
Cortex-M0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005914  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002ff0  080059d4  080059d4  000159d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080089c4  080089c4  000189c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080089c8  080089c8  000189c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00002068  20000000  080089cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000ec  20002068  0800aa34  00022068  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20002154  0800aa34  00022154  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00022068  2**0
                  CONTENTS, READONLY
  9 .debug_info   00013a74  00000000  00000000  00022090  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000251d  00000000  00000000  00035b04  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000b60  00000000  00000000  00038028  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000009f8  00000000  00000000  00038b88  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00006804  00000000  00000000  00039580  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000042b2  00000000  00000000  0003fd84  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      000000ea  00000000  00000000  00044036  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00002edc  00000000  00000000  00044120  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_loc    0000297b  00000000  00000000  00046ffc  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .stab         00000084  00000000  00000000  00049978  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stabstr      00000117  00000000  00000000  000499fc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20002068 	.word	0x20002068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080059bc 	.word	0x080059bc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000206c 	.word	0x2000206c
 8000104:	080059bc 	.word	0x080059bc

08000108 <arm_bitreversal_32>:
 8000108:	1c4b      	adds	r3, r1, #1
 800010a:	b470      	push	{r4, r5, r6}
 800010c:	1c11      	adds	r1, r2, #0
 800010e:	085b      	lsrs	r3, r3, #1

08000110 <arm_bitreversal_32_0>:
 8000110:	884a      	ldrh	r2, [r1, #2]
 8000112:	880e      	ldrh	r6, [r1, #0]
 8000114:	4402      	add	r2, r0
 8000116:	4406      	add	r6, r0
 8000118:	6815      	ldr	r5, [r2, #0]
 800011a:	6834      	ldr	r4, [r6, #0]
 800011c:	6035      	str	r5, [r6, #0]
 800011e:	6014      	str	r4, [r2, #0]
 8000120:	6855      	ldr	r5, [r2, #4]
 8000122:	6874      	ldr	r4, [r6, #4]
 8000124:	6075      	str	r5, [r6, #4]
 8000126:	6054      	str	r4, [r2, #4]
 8000128:	3104      	adds	r1, #4
 800012a:	3b01      	subs	r3, #1
 800012c:	d1f0      	bne.n	8000110 <arm_bitreversal_32_0>
 800012e:	bc70      	pop	{r4, r5, r6}
 8000130:	4770      	bx	lr

08000132 <arm_bitreversal_16>:
 8000132:	1c4b      	adds	r3, r1, #1
 8000134:	b470      	push	{r4, r5, r6}
 8000136:	1c11      	adds	r1, r2, #0
 8000138:	085b      	lsrs	r3, r3, #1

0800013a <arm_bitreversal_16_0>:
 800013a:	884a      	ldrh	r2, [r1, #2]
 800013c:	880e      	ldrh	r6, [r1, #0]
 800013e:	0852      	lsrs	r2, r2, #1
 8000140:	0876      	lsrs	r6, r6, #1
 8000142:	4402      	add	r2, r0
 8000144:	4406      	add	r6, r0
 8000146:	6815      	ldr	r5, [r2, #0]
 8000148:	6834      	ldr	r4, [r6, #0]
 800014a:	6035      	str	r5, [r6, #0]
 800014c:	6014      	str	r4, [r2, #0]
 800014e:	3104      	adds	r1, #4
 8000150:	3b01      	subs	r3, #1
 8000152:	d1f2      	bne.n	800013a <arm_bitreversal_16_0>
 8000154:	bc70      	pop	{r4, r5, r6}
 8000156:	4770      	bx	lr

08000158 <__udivsi3>:
 8000158:	2200      	movs	r2, #0
 800015a:	0843      	lsrs	r3, r0, #1
 800015c:	428b      	cmp	r3, r1
 800015e:	d374      	bcc.n	800024a <__udivsi3+0xf2>
 8000160:	0903      	lsrs	r3, r0, #4
 8000162:	428b      	cmp	r3, r1
 8000164:	d35f      	bcc.n	8000226 <__udivsi3+0xce>
 8000166:	0a03      	lsrs	r3, r0, #8
 8000168:	428b      	cmp	r3, r1
 800016a:	d344      	bcc.n	80001f6 <__udivsi3+0x9e>
 800016c:	0b03      	lsrs	r3, r0, #12
 800016e:	428b      	cmp	r3, r1
 8000170:	d328      	bcc.n	80001c4 <__udivsi3+0x6c>
 8000172:	0c03      	lsrs	r3, r0, #16
 8000174:	428b      	cmp	r3, r1
 8000176:	d30d      	bcc.n	8000194 <__udivsi3+0x3c>
 8000178:	22ff      	movs	r2, #255	; 0xff
 800017a:	0209      	lsls	r1, r1, #8
 800017c:	ba12      	rev	r2, r2
 800017e:	0c03      	lsrs	r3, r0, #16
 8000180:	428b      	cmp	r3, r1
 8000182:	d302      	bcc.n	800018a <__udivsi3+0x32>
 8000184:	1212      	asrs	r2, r2, #8
 8000186:	0209      	lsls	r1, r1, #8
 8000188:	d065      	beq.n	8000256 <__udivsi3+0xfe>
 800018a:	0b03      	lsrs	r3, r0, #12
 800018c:	428b      	cmp	r3, r1
 800018e:	d319      	bcc.n	80001c4 <__udivsi3+0x6c>
 8000190:	e000      	b.n	8000194 <__udivsi3+0x3c>
 8000192:	0a09      	lsrs	r1, r1, #8
 8000194:	0bc3      	lsrs	r3, r0, #15
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x46>
 800019a:	03cb      	lsls	r3, r1, #15
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b83      	lsrs	r3, r0, #14
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x52>
 80001a6:	038b      	lsls	r3, r1, #14
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0b43      	lsrs	r3, r0, #13
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x5e>
 80001b2:	034b      	lsls	r3, r1, #13
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0b03      	lsrs	r3, r0, #12
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x6a>
 80001be:	030b      	lsls	r3, r1, #12
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0ac3      	lsrs	r3, r0, #11
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x76>
 80001ca:	02cb      	lsls	r3, r1, #11
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a83      	lsrs	r3, r0, #10
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x82>
 80001d6:	028b      	lsls	r3, r1, #10
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	0a43      	lsrs	r3, r0, #9
 80001de:	428b      	cmp	r3, r1
 80001e0:	d301      	bcc.n	80001e6 <__udivsi3+0x8e>
 80001e2:	024b      	lsls	r3, r1, #9
 80001e4:	1ac0      	subs	r0, r0, r3
 80001e6:	4152      	adcs	r2, r2
 80001e8:	0a03      	lsrs	r3, r0, #8
 80001ea:	428b      	cmp	r3, r1
 80001ec:	d301      	bcc.n	80001f2 <__udivsi3+0x9a>
 80001ee:	020b      	lsls	r3, r1, #8
 80001f0:	1ac0      	subs	r0, r0, r3
 80001f2:	4152      	adcs	r2, r2
 80001f4:	d2cd      	bcs.n	8000192 <__udivsi3+0x3a>
 80001f6:	09c3      	lsrs	r3, r0, #7
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xa8>
 80001fc:	01cb      	lsls	r3, r1, #7
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0983      	lsrs	r3, r0, #6
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xb4>
 8000208:	018b      	lsls	r3, r1, #6
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	0943      	lsrs	r3, r0, #5
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xc0>
 8000214:	014b      	lsls	r3, r1, #5
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0903      	lsrs	r3, r0, #4
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xcc>
 8000220:	010b      	lsls	r3, r1, #4
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	08c3      	lsrs	r3, r0, #3
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xd8>
 800022c:	00cb      	lsls	r3, r1, #3
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	0883      	lsrs	r3, r0, #2
 8000234:	428b      	cmp	r3, r1
 8000236:	d301      	bcc.n	800023c <__udivsi3+0xe4>
 8000238:	008b      	lsls	r3, r1, #2
 800023a:	1ac0      	subs	r0, r0, r3
 800023c:	4152      	adcs	r2, r2
 800023e:	0843      	lsrs	r3, r0, #1
 8000240:	428b      	cmp	r3, r1
 8000242:	d301      	bcc.n	8000248 <__udivsi3+0xf0>
 8000244:	004b      	lsls	r3, r1, #1
 8000246:	1ac0      	subs	r0, r0, r3
 8000248:	4152      	adcs	r2, r2
 800024a:	1a41      	subs	r1, r0, r1
 800024c:	d200      	bcs.n	8000250 <__udivsi3+0xf8>
 800024e:	4601      	mov	r1, r0
 8000250:	4152      	adcs	r2, r2
 8000252:	4610      	mov	r0, r2
 8000254:	4770      	bx	lr
 8000256:	e7ff      	b.n	8000258 <__udivsi3+0x100>
 8000258:	b501      	push	{r0, lr}
 800025a:	2000      	movs	r0, #0
 800025c:	f000 f806 	bl	800026c <__aeabi_idiv0>
 8000260:	bd02      	pop	{r1, pc}
 8000262:	46c0      	nop			; (mov r8, r8)

08000264 <__aeabi_uidivmod>:
 8000264:	2900      	cmp	r1, #0
 8000266:	d0f7      	beq.n	8000258 <__udivsi3+0x100>
 8000268:	e776      	b.n	8000158 <__udivsi3>
 800026a:	4770      	bx	lr

0800026c <__aeabi_idiv0>:
 800026c:	4770      	bx	lr
 800026e:	46c0      	nop			; (mov r8, r8)

08000270 <__aeabi_fadd>:
 8000270:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000272:	46c6      	mov	lr, r8
 8000274:	024e      	lsls	r6, r1, #9
 8000276:	0247      	lsls	r7, r0, #9
 8000278:	0a76      	lsrs	r6, r6, #9
 800027a:	0a7b      	lsrs	r3, r7, #9
 800027c:	0044      	lsls	r4, r0, #1
 800027e:	0fc5      	lsrs	r5, r0, #31
 8000280:	00f7      	lsls	r7, r6, #3
 8000282:	0048      	lsls	r0, r1, #1
 8000284:	4698      	mov	r8, r3
 8000286:	b500      	push	{lr}
 8000288:	0e24      	lsrs	r4, r4, #24
 800028a:	002a      	movs	r2, r5
 800028c:	00db      	lsls	r3, r3, #3
 800028e:	0e00      	lsrs	r0, r0, #24
 8000290:	0fc9      	lsrs	r1, r1, #31
 8000292:	46bc      	mov	ip, r7
 8000294:	428d      	cmp	r5, r1
 8000296:	d067      	beq.n	8000368 <__aeabi_fadd+0xf8>
 8000298:	1a22      	subs	r2, r4, r0
 800029a:	2a00      	cmp	r2, #0
 800029c:	dc00      	bgt.n	80002a0 <__aeabi_fadd+0x30>
 800029e:	e0a5      	b.n	80003ec <__aeabi_fadd+0x17c>
 80002a0:	2800      	cmp	r0, #0
 80002a2:	d13a      	bne.n	800031a <__aeabi_fadd+0xaa>
 80002a4:	2f00      	cmp	r7, #0
 80002a6:	d100      	bne.n	80002aa <__aeabi_fadd+0x3a>
 80002a8:	e093      	b.n	80003d2 <__aeabi_fadd+0x162>
 80002aa:	1e51      	subs	r1, r2, #1
 80002ac:	2900      	cmp	r1, #0
 80002ae:	d000      	beq.n	80002b2 <__aeabi_fadd+0x42>
 80002b0:	e0bc      	b.n	800042c <__aeabi_fadd+0x1bc>
 80002b2:	2401      	movs	r4, #1
 80002b4:	1bdb      	subs	r3, r3, r7
 80002b6:	015a      	lsls	r2, r3, #5
 80002b8:	d546      	bpl.n	8000348 <__aeabi_fadd+0xd8>
 80002ba:	019b      	lsls	r3, r3, #6
 80002bc:	099e      	lsrs	r6, r3, #6
 80002be:	0030      	movs	r0, r6
 80002c0:	f000 fdb2 	bl	8000e28 <__clzsi2>
 80002c4:	3805      	subs	r0, #5
 80002c6:	4086      	lsls	r6, r0
 80002c8:	4284      	cmp	r4, r0
 80002ca:	dd00      	ble.n	80002ce <__aeabi_fadd+0x5e>
 80002cc:	e09d      	b.n	800040a <__aeabi_fadd+0x19a>
 80002ce:	1b04      	subs	r4, r0, r4
 80002d0:	0032      	movs	r2, r6
 80002d2:	2020      	movs	r0, #32
 80002d4:	3401      	adds	r4, #1
 80002d6:	40e2      	lsrs	r2, r4
 80002d8:	1b04      	subs	r4, r0, r4
 80002da:	40a6      	lsls	r6, r4
 80002dc:	0033      	movs	r3, r6
 80002de:	1e5e      	subs	r6, r3, #1
 80002e0:	41b3      	sbcs	r3, r6
 80002e2:	2400      	movs	r4, #0
 80002e4:	4313      	orrs	r3, r2
 80002e6:	075a      	lsls	r2, r3, #29
 80002e8:	d004      	beq.n	80002f4 <__aeabi_fadd+0x84>
 80002ea:	220f      	movs	r2, #15
 80002ec:	401a      	ands	r2, r3
 80002ee:	2a04      	cmp	r2, #4
 80002f0:	d000      	beq.n	80002f4 <__aeabi_fadd+0x84>
 80002f2:	3304      	adds	r3, #4
 80002f4:	015a      	lsls	r2, r3, #5
 80002f6:	d529      	bpl.n	800034c <__aeabi_fadd+0xdc>
 80002f8:	3401      	adds	r4, #1
 80002fa:	2cff      	cmp	r4, #255	; 0xff
 80002fc:	d100      	bne.n	8000300 <__aeabi_fadd+0x90>
 80002fe:	e081      	b.n	8000404 <__aeabi_fadd+0x194>
 8000300:	002a      	movs	r2, r5
 8000302:	019b      	lsls	r3, r3, #6
 8000304:	0a5b      	lsrs	r3, r3, #9
 8000306:	b2e4      	uxtb	r4, r4
 8000308:	025b      	lsls	r3, r3, #9
 800030a:	05e4      	lsls	r4, r4, #23
 800030c:	0a58      	lsrs	r0, r3, #9
 800030e:	07d2      	lsls	r2, r2, #31
 8000310:	4320      	orrs	r0, r4
 8000312:	4310      	orrs	r0, r2
 8000314:	bc04      	pop	{r2}
 8000316:	4690      	mov	r8, r2
 8000318:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800031a:	2cff      	cmp	r4, #255	; 0xff
 800031c:	d0e3      	beq.n	80002e6 <__aeabi_fadd+0x76>
 800031e:	2180      	movs	r1, #128	; 0x80
 8000320:	0038      	movs	r0, r7
 8000322:	04c9      	lsls	r1, r1, #19
 8000324:	4308      	orrs	r0, r1
 8000326:	4684      	mov	ip, r0
 8000328:	2a1b      	cmp	r2, #27
 800032a:	dd00      	ble.n	800032e <__aeabi_fadd+0xbe>
 800032c:	e082      	b.n	8000434 <__aeabi_fadd+0x1c4>
 800032e:	2020      	movs	r0, #32
 8000330:	4661      	mov	r1, ip
 8000332:	40d1      	lsrs	r1, r2
 8000334:	1a82      	subs	r2, r0, r2
 8000336:	4660      	mov	r0, ip
 8000338:	4090      	lsls	r0, r2
 800033a:	0002      	movs	r2, r0
 800033c:	1e50      	subs	r0, r2, #1
 800033e:	4182      	sbcs	r2, r0
 8000340:	430a      	orrs	r2, r1
 8000342:	1a9b      	subs	r3, r3, r2
 8000344:	015a      	lsls	r2, r3, #5
 8000346:	d4b8      	bmi.n	80002ba <__aeabi_fadd+0x4a>
 8000348:	075a      	lsls	r2, r3, #29
 800034a:	d1ce      	bne.n	80002ea <__aeabi_fadd+0x7a>
 800034c:	08de      	lsrs	r6, r3, #3
 800034e:	002a      	movs	r2, r5
 8000350:	2cff      	cmp	r4, #255	; 0xff
 8000352:	d13a      	bne.n	80003ca <__aeabi_fadd+0x15a>
 8000354:	2e00      	cmp	r6, #0
 8000356:	d100      	bne.n	800035a <__aeabi_fadd+0xea>
 8000358:	e0ae      	b.n	80004b8 <__aeabi_fadd+0x248>
 800035a:	2380      	movs	r3, #128	; 0x80
 800035c:	03db      	lsls	r3, r3, #15
 800035e:	4333      	orrs	r3, r6
 8000360:	025b      	lsls	r3, r3, #9
 8000362:	0a5b      	lsrs	r3, r3, #9
 8000364:	24ff      	movs	r4, #255	; 0xff
 8000366:	e7cf      	b.n	8000308 <__aeabi_fadd+0x98>
 8000368:	1a21      	subs	r1, r4, r0
 800036a:	2900      	cmp	r1, #0
 800036c:	dd52      	ble.n	8000414 <__aeabi_fadd+0x1a4>
 800036e:	2800      	cmp	r0, #0
 8000370:	d031      	beq.n	80003d6 <__aeabi_fadd+0x166>
 8000372:	2cff      	cmp	r4, #255	; 0xff
 8000374:	d0b7      	beq.n	80002e6 <__aeabi_fadd+0x76>
 8000376:	2080      	movs	r0, #128	; 0x80
 8000378:	003e      	movs	r6, r7
 800037a:	04c0      	lsls	r0, r0, #19
 800037c:	4306      	orrs	r6, r0
 800037e:	46b4      	mov	ip, r6
 8000380:	291b      	cmp	r1, #27
 8000382:	dd00      	ble.n	8000386 <__aeabi_fadd+0x116>
 8000384:	e0aa      	b.n	80004dc <__aeabi_fadd+0x26c>
 8000386:	2620      	movs	r6, #32
 8000388:	4660      	mov	r0, ip
 800038a:	40c8      	lsrs	r0, r1
 800038c:	1a71      	subs	r1, r6, r1
 800038e:	4666      	mov	r6, ip
 8000390:	408e      	lsls	r6, r1
 8000392:	0031      	movs	r1, r6
 8000394:	1e4e      	subs	r6, r1, #1
 8000396:	41b1      	sbcs	r1, r6
 8000398:	4301      	orrs	r1, r0
 800039a:	185b      	adds	r3, r3, r1
 800039c:	0159      	lsls	r1, r3, #5
 800039e:	d5d3      	bpl.n	8000348 <__aeabi_fadd+0xd8>
 80003a0:	3401      	adds	r4, #1
 80003a2:	2cff      	cmp	r4, #255	; 0xff
 80003a4:	d100      	bne.n	80003a8 <__aeabi_fadd+0x138>
 80003a6:	e087      	b.n	80004b8 <__aeabi_fadd+0x248>
 80003a8:	2201      	movs	r2, #1
 80003aa:	4978      	ldr	r1, [pc, #480]	; (800058c <__aeabi_fadd+0x31c>)
 80003ac:	401a      	ands	r2, r3
 80003ae:	085b      	lsrs	r3, r3, #1
 80003b0:	400b      	ands	r3, r1
 80003b2:	4313      	orrs	r3, r2
 80003b4:	e797      	b.n	80002e6 <__aeabi_fadd+0x76>
 80003b6:	2c00      	cmp	r4, #0
 80003b8:	d000      	beq.n	80003bc <__aeabi_fadd+0x14c>
 80003ba:	e0a7      	b.n	800050c <__aeabi_fadd+0x29c>
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d000      	beq.n	80003c2 <__aeabi_fadd+0x152>
 80003c0:	e0b6      	b.n	8000530 <__aeabi_fadd+0x2c0>
 80003c2:	1e3b      	subs	r3, r7, #0
 80003c4:	d162      	bne.n	800048c <__aeabi_fadd+0x21c>
 80003c6:	2600      	movs	r6, #0
 80003c8:	2200      	movs	r2, #0
 80003ca:	0273      	lsls	r3, r6, #9
 80003cc:	0a5b      	lsrs	r3, r3, #9
 80003ce:	b2e4      	uxtb	r4, r4
 80003d0:	e79a      	b.n	8000308 <__aeabi_fadd+0x98>
 80003d2:	0014      	movs	r4, r2
 80003d4:	e787      	b.n	80002e6 <__aeabi_fadd+0x76>
 80003d6:	2f00      	cmp	r7, #0
 80003d8:	d04d      	beq.n	8000476 <__aeabi_fadd+0x206>
 80003da:	1e48      	subs	r0, r1, #1
 80003dc:	2800      	cmp	r0, #0
 80003de:	d157      	bne.n	8000490 <__aeabi_fadd+0x220>
 80003e0:	4463      	add	r3, ip
 80003e2:	2401      	movs	r4, #1
 80003e4:	015a      	lsls	r2, r3, #5
 80003e6:	d5af      	bpl.n	8000348 <__aeabi_fadd+0xd8>
 80003e8:	2402      	movs	r4, #2
 80003ea:	e7dd      	b.n	80003a8 <__aeabi_fadd+0x138>
 80003ec:	2a00      	cmp	r2, #0
 80003ee:	d124      	bne.n	800043a <__aeabi_fadd+0x1ca>
 80003f0:	1c62      	adds	r2, r4, #1
 80003f2:	b2d2      	uxtb	r2, r2
 80003f4:	2a01      	cmp	r2, #1
 80003f6:	ddde      	ble.n	80003b6 <__aeabi_fadd+0x146>
 80003f8:	1bde      	subs	r6, r3, r7
 80003fa:	0172      	lsls	r2, r6, #5
 80003fc:	d535      	bpl.n	800046a <__aeabi_fadd+0x1fa>
 80003fe:	1afe      	subs	r6, r7, r3
 8000400:	000d      	movs	r5, r1
 8000402:	e75c      	b.n	80002be <__aeabi_fadd+0x4e>
 8000404:	002a      	movs	r2, r5
 8000406:	2300      	movs	r3, #0
 8000408:	e77e      	b.n	8000308 <__aeabi_fadd+0x98>
 800040a:	0033      	movs	r3, r6
 800040c:	4a60      	ldr	r2, [pc, #384]	; (8000590 <__aeabi_fadd+0x320>)
 800040e:	1a24      	subs	r4, r4, r0
 8000410:	4013      	ands	r3, r2
 8000412:	e768      	b.n	80002e6 <__aeabi_fadd+0x76>
 8000414:	2900      	cmp	r1, #0
 8000416:	d163      	bne.n	80004e0 <__aeabi_fadd+0x270>
 8000418:	1c61      	adds	r1, r4, #1
 800041a:	b2c8      	uxtb	r0, r1
 800041c:	2801      	cmp	r0, #1
 800041e:	dd4e      	ble.n	80004be <__aeabi_fadd+0x24e>
 8000420:	29ff      	cmp	r1, #255	; 0xff
 8000422:	d049      	beq.n	80004b8 <__aeabi_fadd+0x248>
 8000424:	4463      	add	r3, ip
 8000426:	085b      	lsrs	r3, r3, #1
 8000428:	000c      	movs	r4, r1
 800042a:	e75c      	b.n	80002e6 <__aeabi_fadd+0x76>
 800042c:	2aff      	cmp	r2, #255	; 0xff
 800042e:	d041      	beq.n	80004b4 <__aeabi_fadd+0x244>
 8000430:	000a      	movs	r2, r1
 8000432:	e779      	b.n	8000328 <__aeabi_fadd+0xb8>
 8000434:	2201      	movs	r2, #1
 8000436:	1a9b      	subs	r3, r3, r2
 8000438:	e784      	b.n	8000344 <__aeabi_fadd+0xd4>
 800043a:	2c00      	cmp	r4, #0
 800043c:	d01d      	beq.n	800047a <__aeabi_fadd+0x20a>
 800043e:	28ff      	cmp	r0, #255	; 0xff
 8000440:	d022      	beq.n	8000488 <__aeabi_fadd+0x218>
 8000442:	2480      	movs	r4, #128	; 0x80
 8000444:	04e4      	lsls	r4, r4, #19
 8000446:	4252      	negs	r2, r2
 8000448:	4323      	orrs	r3, r4
 800044a:	2a1b      	cmp	r2, #27
 800044c:	dd00      	ble.n	8000450 <__aeabi_fadd+0x1e0>
 800044e:	e08a      	b.n	8000566 <__aeabi_fadd+0x2f6>
 8000450:	001c      	movs	r4, r3
 8000452:	2520      	movs	r5, #32
 8000454:	40d4      	lsrs	r4, r2
 8000456:	1aaa      	subs	r2, r5, r2
 8000458:	4093      	lsls	r3, r2
 800045a:	1e5a      	subs	r2, r3, #1
 800045c:	4193      	sbcs	r3, r2
 800045e:	4323      	orrs	r3, r4
 8000460:	4662      	mov	r2, ip
 8000462:	0004      	movs	r4, r0
 8000464:	1ad3      	subs	r3, r2, r3
 8000466:	000d      	movs	r5, r1
 8000468:	e725      	b.n	80002b6 <__aeabi_fadd+0x46>
 800046a:	2e00      	cmp	r6, #0
 800046c:	d000      	beq.n	8000470 <__aeabi_fadd+0x200>
 800046e:	e726      	b.n	80002be <__aeabi_fadd+0x4e>
 8000470:	2200      	movs	r2, #0
 8000472:	2400      	movs	r4, #0
 8000474:	e7a9      	b.n	80003ca <__aeabi_fadd+0x15a>
 8000476:	000c      	movs	r4, r1
 8000478:	e735      	b.n	80002e6 <__aeabi_fadd+0x76>
 800047a:	2b00      	cmp	r3, #0
 800047c:	d04d      	beq.n	800051a <__aeabi_fadd+0x2aa>
 800047e:	43d2      	mvns	r2, r2
 8000480:	2a00      	cmp	r2, #0
 8000482:	d0ed      	beq.n	8000460 <__aeabi_fadd+0x1f0>
 8000484:	28ff      	cmp	r0, #255	; 0xff
 8000486:	d1e0      	bne.n	800044a <__aeabi_fadd+0x1da>
 8000488:	4663      	mov	r3, ip
 800048a:	24ff      	movs	r4, #255	; 0xff
 800048c:	000d      	movs	r5, r1
 800048e:	e72a      	b.n	80002e6 <__aeabi_fadd+0x76>
 8000490:	29ff      	cmp	r1, #255	; 0xff
 8000492:	d00f      	beq.n	80004b4 <__aeabi_fadd+0x244>
 8000494:	0001      	movs	r1, r0
 8000496:	e773      	b.n	8000380 <__aeabi_fadd+0x110>
 8000498:	2b00      	cmp	r3, #0
 800049a:	d061      	beq.n	8000560 <__aeabi_fadd+0x2f0>
 800049c:	24ff      	movs	r4, #255	; 0xff
 800049e:	2f00      	cmp	r7, #0
 80004a0:	d100      	bne.n	80004a4 <__aeabi_fadd+0x234>
 80004a2:	e720      	b.n	80002e6 <__aeabi_fadd+0x76>
 80004a4:	2280      	movs	r2, #128	; 0x80
 80004a6:	4641      	mov	r1, r8
 80004a8:	03d2      	lsls	r2, r2, #15
 80004aa:	4211      	tst	r1, r2
 80004ac:	d002      	beq.n	80004b4 <__aeabi_fadd+0x244>
 80004ae:	4216      	tst	r6, r2
 80004b0:	d100      	bne.n	80004b4 <__aeabi_fadd+0x244>
 80004b2:	003b      	movs	r3, r7
 80004b4:	24ff      	movs	r4, #255	; 0xff
 80004b6:	e716      	b.n	80002e6 <__aeabi_fadd+0x76>
 80004b8:	24ff      	movs	r4, #255	; 0xff
 80004ba:	2300      	movs	r3, #0
 80004bc:	e724      	b.n	8000308 <__aeabi_fadd+0x98>
 80004be:	2c00      	cmp	r4, #0
 80004c0:	d1ea      	bne.n	8000498 <__aeabi_fadd+0x228>
 80004c2:	2b00      	cmp	r3, #0
 80004c4:	d058      	beq.n	8000578 <__aeabi_fadd+0x308>
 80004c6:	2f00      	cmp	r7, #0
 80004c8:	d100      	bne.n	80004cc <__aeabi_fadd+0x25c>
 80004ca:	e70c      	b.n	80002e6 <__aeabi_fadd+0x76>
 80004cc:	4463      	add	r3, ip
 80004ce:	015a      	lsls	r2, r3, #5
 80004d0:	d400      	bmi.n	80004d4 <__aeabi_fadd+0x264>
 80004d2:	e739      	b.n	8000348 <__aeabi_fadd+0xd8>
 80004d4:	4a2e      	ldr	r2, [pc, #184]	; (8000590 <__aeabi_fadd+0x320>)
 80004d6:	000c      	movs	r4, r1
 80004d8:	4013      	ands	r3, r2
 80004da:	e704      	b.n	80002e6 <__aeabi_fadd+0x76>
 80004dc:	2101      	movs	r1, #1
 80004de:	e75c      	b.n	800039a <__aeabi_fadd+0x12a>
 80004e0:	2c00      	cmp	r4, #0
 80004e2:	d11e      	bne.n	8000522 <__aeabi_fadd+0x2b2>
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	d040      	beq.n	800056a <__aeabi_fadd+0x2fa>
 80004e8:	43c9      	mvns	r1, r1
 80004ea:	2900      	cmp	r1, #0
 80004ec:	d00b      	beq.n	8000506 <__aeabi_fadd+0x296>
 80004ee:	28ff      	cmp	r0, #255	; 0xff
 80004f0:	d036      	beq.n	8000560 <__aeabi_fadd+0x2f0>
 80004f2:	291b      	cmp	r1, #27
 80004f4:	dc47      	bgt.n	8000586 <__aeabi_fadd+0x316>
 80004f6:	001c      	movs	r4, r3
 80004f8:	2620      	movs	r6, #32
 80004fa:	40cc      	lsrs	r4, r1
 80004fc:	1a71      	subs	r1, r6, r1
 80004fe:	408b      	lsls	r3, r1
 8000500:	1e59      	subs	r1, r3, #1
 8000502:	418b      	sbcs	r3, r1
 8000504:	4323      	orrs	r3, r4
 8000506:	4463      	add	r3, ip
 8000508:	0004      	movs	r4, r0
 800050a:	e747      	b.n	800039c <__aeabi_fadd+0x12c>
 800050c:	2b00      	cmp	r3, #0
 800050e:	d118      	bne.n	8000542 <__aeabi_fadd+0x2d2>
 8000510:	1e3b      	subs	r3, r7, #0
 8000512:	d02d      	beq.n	8000570 <__aeabi_fadd+0x300>
 8000514:	000d      	movs	r5, r1
 8000516:	24ff      	movs	r4, #255	; 0xff
 8000518:	e6e5      	b.n	80002e6 <__aeabi_fadd+0x76>
 800051a:	003b      	movs	r3, r7
 800051c:	0004      	movs	r4, r0
 800051e:	000d      	movs	r5, r1
 8000520:	e6e1      	b.n	80002e6 <__aeabi_fadd+0x76>
 8000522:	28ff      	cmp	r0, #255	; 0xff
 8000524:	d01c      	beq.n	8000560 <__aeabi_fadd+0x2f0>
 8000526:	2480      	movs	r4, #128	; 0x80
 8000528:	04e4      	lsls	r4, r4, #19
 800052a:	4249      	negs	r1, r1
 800052c:	4323      	orrs	r3, r4
 800052e:	e7e0      	b.n	80004f2 <__aeabi_fadd+0x282>
 8000530:	2f00      	cmp	r7, #0
 8000532:	d100      	bne.n	8000536 <__aeabi_fadd+0x2c6>
 8000534:	e6d7      	b.n	80002e6 <__aeabi_fadd+0x76>
 8000536:	1bde      	subs	r6, r3, r7
 8000538:	0172      	lsls	r2, r6, #5
 800053a:	d51f      	bpl.n	800057c <__aeabi_fadd+0x30c>
 800053c:	1afb      	subs	r3, r7, r3
 800053e:	000d      	movs	r5, r1
 8000540:	e6d1      	b.n	80002e6 <__aeabi_fadd+0x76>
 8000542:	24ff      	movs	r4, #255	; 0xff
 8000544:	2f00      	cmp	r7, #0
 8000546:	d100      	bne.n	800054a <__aeabi_fadd+0x2da>
 8000548:	e6cd      	b.n	80002e6 <__aeabi_fadd+0x76>
 800054a:	2280      	movs	r2, #128	; 0x80
 800054c:	4640      	mov	r0, r8
 800054e:	03d2      	lsls	r2, r2, #15
 8000550:	4210      	tst	r0, r2
 8000552:	d0af      	beq.n	80004b4 <__aeabi_fadd+0x244>
 8000554:	4216      	tst	r6, r2
 8000556:	d1ad      	bne.n	80004b4 <__aeabi_fadd+0x244>
 8000558:	003b      	movs	r3, r7
 800055a:	000d      	movs	r5, r1
 800055c:	24ff      	movs	r4, #255	; 0xff
 800055e:	e6c2      	b.n	80002e6 <__aeabi_fadd+0x76>
 8000560:	4663      	mov	r3, ip
 8000562:	24ff      	movs	r4, #255	; 0xff
 8000564:	e6bf      	b.n	80002e6 <__aeabi_fadd+0x76>
 8000566:	2301      	movs	r3, #1
 8000568:	e77a      	b.n	8000460 <__aeabi_fadd+0x1f0>
 800056a:	003b      	movs	r3, r7
 800056c:	0004      	movs	r4, r0
 800056e:	e6ba      	b.n	80002e6 <__aeabi_fadd+0x76>
 8000570:	2680      	movs	r6, #128	; 0x80
 8000572:	2200      	movs	r2, #0
 8000574:	03f6      	lsls	r6, r6, #15
 8000576:	e6f0      	b.n	800035a <__aeabi_fadd+0xea>
 8000578:	003b      	movs	r3, r7
 800057a:	e6b4      	b.n	80002e6 <__aeabi_fadd+0x76>
 800057c:	1e33      	subs	r3, r6, #0
 800057e:	d000      	beq.n	8000582 <__aeabi_fadd+0x312>
 8000580:	e6e2      	b.n	8000348 <__aeabi_fadd+0xd8>
 8000582:	2200      	movs	r2, #0
 8000584:	e721      	b.n	80003ca <__aeabi_fadd+0x15a>
 8000586:	2301      	movs	r3, #1
 8000588:	e7bd      	b.n	8000506 <__aeabi_fadd+0x296>
 800058a:	46c0      	nop			; (mov r8, r8)
 800058c:	7dffffff 	.word	0x7dffffff
 8000590:	fbffffff 	.word	0xfbffffff

08000594 <__aeabi_fdiv>:
 8000594:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000596:	4657      	mov	r7, sl
 8000598:	464e      	mov	r6, r9
 800059a:	46de      	mov	lr, fp
 800059c:	4645      	mov	r5, r8
 800059e:	b5e0      	push	{r5, r6, r7, lr}
 80005a0:	0244      	lsls	r4, r0, #9
 80005a2:	0043      	lsls	r3, r0, #1
 80005a4:	0fc6      	lsrs	r6, r0, #31
 80005a6:	b083      	sub	sp, #12
 80005a8:	1c0f      	adds	r7, r1, #0
 80005aa:	0a64      	lsrs	r4, r4, #9
 80005ac:	0e1b      	lsrs	r3, r3, #24
 80005ae:	46b2      	mov	sl, r6
 80005b0:	d053      	beq.n	800065a <__aeabi_fdiv+0xc6>
 80005b2:	2bff      	cmp	r3, #255	; 0xff
 80005b4:	d027      	beq.n	8000606 <__aeabi_fdiv+0x72>
 80005b6:	2280      	movs	r2, #128	; 0x80
 80005b8:	00e4      	lsls	r4, r4, #3
 80005ba:	04d2      	lsls	r2, r2, #19
 80005bc:	4314      	orrs	r4, r2
 80005be:	227f      	movs	r2, #127	; 0x7f
 80005c0:	4252      	negs	r2, r2
 80005c2:	4690      	mov	r8, r2
 80005c4:	4498      	add	r8, r3
 80005c6:	2300      	movs	r3, #0
 80005c8:	4699      	mov	r9, r3
 80005ca:	469b      	mov	fp, r3
 80005cc:	027d      	lsls	r5, r7, #9
 80005ce:	0078      	lsls	r0, r7, #1
 80005d0:	0ffb      	lsrs	r3, r7, #31
 80005d2:	0a6d      	lsrs	r5, r5, #9
 80005d4:	0e00      	lsrs	r0, r0, #24
 80005d6:	9300      	str	r3, [sp, #0]
 80005d8:	d024      	beq.n	8000624 <__aeabi_fdiv+0x90>
 80005da:	28ff      	cmp	r0, #255	; 0xff
 80005dc:	d046      	beq.n	800066c <__aeabi_fdiv+0xd8>
 80005de:	2380      	movs	r3, #128	; 0x80
 80005e0:	2100      	movs	r1, #0
 80005e2:	00ed      	lsls	r5, r5, #3
 80005e4:	04db      	lsls	r3, r3, #19
 80005e6:	431d      	orrs	r5, r3
 80005e8:	387f      	subs	r0, #127	; 0x7f
 80005ea:	4647      	mov	r7, r8
 80005ec:	1a38      	subs	r0, r7, r0
 80005ee:	464f      	mov	r7, r9
 80005f0:	430f      	orrs	r7, r1
 80005f2:	00bf      	lsls	r7, r7, #2
 80005f4:	46b9      	mov	r9, r7
 80005f6:	0033      	movs	r3, r6
 80005f8:	9a00      	ldr	r2, [sp, #0]
 80005fa:	4f87      	ldr	r7, [pc, #540]	; (8000818 <__aeabi_fdiv+0x284>)
 80005fc:	4053      	eors	r3, r2
 80005fe:	464a      	mov	r2, r9
 8000600:	58ba      	ldr	r2, [r7, r2]
 8000602:	9301      	str	r3, [sp, #4]
 8000604:	4697      	mov	pc, r2
 8000606:	2c00      	cmp	r4, #0
 8000608:	d14e      	bne.n	80006a8 <__aeabi_fdiv+0x114>
 800060a:	2308      	movs	r3, #8
 800060c:	4699      	mov	r9, r3
 800060e:	33f7      	adds	r3, #247	; 0xf7
 8000610:	4698      	mov	r8, r3
 8000612:	3bfd      	subs	r3, #253	; 0xfd
 8000614:	469b      	mov	fp, r3
 8000616:	027d      	lsls	r5, r7, #9
 8000618:	0078      	lsls	r0, r7, #1
 800061a:	0ffb      	lsrs	r3, r7, #31
 800061c:	0a6d      	lsrs	r5, r5, #9
 800061e:	0e00      	lsrs	r0, r0, #24
 8000620:	9300      	str	r3, [sp, #0]
 8000622:	d1da      	bne.n	80005da <__aeabi_fdiv+0x46>
 8000624:	2d00      	cmp	r5, #0
 8000626:	d126      	bne.n	8000676 <__aeabi_fdiv+0xe2>
 8000628:	2000      	movs	r0, #0
 800062a:	2101      	movs	r1, #1
 800062c:	0033      	movs	r3, r6
 800062e:	9a00      	ldr	r2, [sp, #0]
 8000630:	4f7a      	ldr	r7, [pc, #488]	; (800081c <__aeabi_fdiv+0x288>)
 8000632:	4053      	eors	r3, r2
 8000634:	4642      	mov	r2, r8
 8000636:	1a10      	subs	r0, r2, r0
 8000638:	464a      	mov	r2, r9
 800063a:	430a      	orrs	r2, r1
 800063c:	0092      	lsls	r2, r2, #2
 800063e:	58ba      	ldr	r2, [r7, r2]
 8000640:	001d      	movs	r5, r3
 8000642:	4697      	mov	pc, r2
 8000644:	9b00      	ldr	r3, [sp, #0]
 8000646:	002c      	movs	r4, r5
 8000648:	469a      	mov	sl, r3
 800064a:	468b      	mov	fp, r1
 800064c:	465b      	mov	r3, fp
 800064e:	2b02      	cmp	r3, #2
 8000650:	d131      	bne.n	80006b6 <__aeabi_fdiv+0x122>
 8000652:	4653      	mov	r3, sl
 8000654:	21ff      	movs	r1, #255	; 0xff
 8000656:	2400      	movs	r4, #0
 8000658:	e038      	b.n	80006cc <__aeabi_fdiv+0x138>
 800065a:	2c00      	cmp	r4, #0
 800065c:	d117      	bne.n	800068e <__aeabi_fdiv+0xfa>
 800065e:	2304      	movs	r3, #4
 8000660:	4699      	mov	r9, r3
 8000662:	2300      	movs	r3, #0
 8000664:	4698      	mov	r8, r3
 8000666:	3301      	adds	r3, #1
 8000668:	469b      	mov	fp, r3
 800066a:	e7af      	b.n	80005cc <__aeabi_fdiv+0x38>
 800066c:	20ff      	movs	r0, #255	; 0xff
 800066e:	2d00      	cmp	r5, #0
 8000670:	d10b      	bne.n	800068a <__aeabi_fdiv+0xf6>
 8000672:	2102      	movs	r1, #2
 8000674:	e7da      	b.n	800062c <__aeabi_fdiv+0x98>
 8000676:	0028      	movs	r0, r5
 8000678:	f000 fbd6 	bl	8000e28 <__clzsi2>
 800067c:	1f43      	subs	r3, r0, #5
 800067e:	409d      	lsls	r5, r3
 8000680:	2376      	movs	r3, #118	; 0x76
 8000682:	425b      	negs	r3, r3
 8000684:	1a18      	subs	r0, r3, r0
 8000686:	2100      	movs	r1, #0
 8000688:	e7af      	b.n	80005ea <__aeabi_fdiv+0x56>
 800068a:	2103      	movs	r1, #3
 800068c:	e7ad      	b.n	80005ea <__aeabi_fdiv+0x56>
 800068e:	0020      	movs	r0, r4
 8000690:	f000 fbca 	bl	8000e28 <__clzsi2>
 8000694:	1f43      	subs	r3, r0, #5
 8000696:	409c      	lsls	r4, r3
 8000698:	2376      	movs	r3, #118	; 0x76
 800069a:	425b      	negs	r3, r3
 800069c:	1a1b      	subs	r3, r3, r0
 800069e:	4698      	mov	r8, r3
 80006a0:	2300      	movs	r3, #0
 80006a2:	4699      	mov	r9, r3
 80006a4:	469b      	mov	fp, r3
 80006a6:	e791      	b.n	80005cc <__aeabi_fdiv+0x38>
 80006a8:	230c      	movs	r3, #12
 80006aa:	4699      	mov	r9, r3
 80006ac:	33f3      	adds	r3, #243	; 0xf3
 80006ae:	4698      	mov	r8, r3
 80006b0:	3bfc      	subs	r3, #252	; 0xfc
 80006b2:	469b      	mov	fp, r3
 80006b4:	e78a      	b.n	80005cc <__aeabi_fdiv+0x38>
 80006b6:	2b03      	cmp	r3, #3
 80006b8:	d100      	bne.n	80006bc <__aeabi_fdiv+0x128>
 80006ba:	e0a5      	b.n	8000808 <__aeabi_fdiv+0x274>
 80006bc:	4655      	mov	r5, sl
 80006be:	2b01      	cmp	r3, #1
 80006c0:	d000      	beq.n	80006c4 <__aeabi_fdiv+0x130>
 80006c2:	e081      	b.n	80007c8 <__aeabi_fdiv+0x234>
 80006c4:	2301      	movs	r3, #1
 80006c6:	2100      	movs	r1, #0
 80006c8:	2400      	movs	r4, #0
 80006ca:	402b      	ands	r3, r5
 80006cc:	0264      	lsls	r4, r4, #9
 80006ce:	05c9      	lsls	r1, r1, #23
 80006d0:	0a60      	lsrs	r0, r4, #9
 80006d2:	07db      	lsls	r3, r3, #31
 80006d4:	4308      	orrs	r0, r1
 80006d6:	4318      	orrs	r0, r3
 80006d8:	b003      	add	sp, #12
 80006da:	bc3c      	pop	{r2, r3, r4, r5}
 80006dc:	4690      	mov	r8, r2
 80006de:	4699      	mov	r9, r3
 80006e0:	46a2      	mov	sl, r4
 80006e2:	46ab      	mov	fp, r5
 80006e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006e6:	2480      	movs	r4, #128	; 0x80
 80006e8:	2300      	movs	r3, #0
 80006ea:	03e4      	lsls	r4, r4, #15
 80006ec:	21ff      	movs	r1, #255	; 0xff
 80006ee:	e7ed      	b.n	80006cc <__aeabi_fdiv+0x138>
 80006f0:	21ff      	movs	r1, #255	; 0xff
 80006f2:	2400      	movs	r4, #0
 80006f4:	e7ea      	b.n	80006cc <__aeabi_fdiv+0x138>
 80006f6:	2301      	movs	r3, #1
 80006f8:	1a59      	subs	r1, r3, r1
 80006fa:	291b      	cmp	r1, #27
 80006fc:	dd66      	ble.n	80007cc <__aeabi_fdiv+0x238>
 80006fe:	9a01      	ldr	r2, [sp, #4]
 8000700:	4013      	ands	r3, r2
 8000702:	2100      	movs	r1, #0
 8000704:	2400      	movs	r4, #0
 8000706:	e7e1      	b.n	80006cc <__aeabi_fdiv+0x138>
 8000708:	2380      	movs	r3, #128	; 0x80
 800070a:	03db      	lsls	r3, r3, #15
 800070c:	421c      	tst	r4, r3
 800070e:	d038      	beq.n	8000782 <__aeabi_fdiv+0x1ee>
 8000710:	421d      	tst	r5, r3
 8000712:	d051      	beq.n	80007b8 <__aeabi_fdiv+0x224>
 8000714:	431c      	orrs	r4, r3
 8000716:	0264      	lsls	r4, r4, #9
 8000718:	0a64      	lsrs	r4, r4, #9
 800071a:	0033      	movs	r3, r6
 800071c:	21ff      	movs	r1, #255	; 0xff
 800071e:	e7d5      	b.n	80006cc <__aeabi_fdiv+0x138>
 8000720:	0163      	lsls	r3, r4, #5
 8000722:	016c      	lsls	r4, r5, #5
 8000724:	42a3      	cmp	r3, r4
 8000726:	d23b      	bcs.n	80007a0 <__aeabi_fdiv+0x20c>
 8000728:	261b      	movs	r6, #27
 800072a:	2100      	movs	r1, #0
 800072c:	3801      	subs	r0, #1
 800072e:	2501      	movs	r5, #1
 8000730:	001f      	movs	r7, r3
 8000732:	0049      	lsls	r1, r1, #1
 8000734:	005b      	lsls	r3, r3, #1
 8000736:	2f00      	cmp	r7, #0
 8000738:	db01      	blt.n	800073e <__aeabi_fdiv+0x1aa>
 800073a:	429c      	cmp	r4, r3
 800073c:	d801      	bhi.n	8000742 <__aeabi_fdiv+0x1ae>
 800073e:	1b1b      	subs	r3, r3, r4
 8000740:	4329      	orrs	r1, r5
 8000742:	3e01      	subs	r6, #1
 8000744:	2e00      	cmp	r6, #0
 8000746:	d1f3      	bne.n	8000730 <__aeabi_fdiv+0x19c>
 8000748:	001c      	movs	r4, r3
 800074a:	1e63      	subs	r3, r4, #1
 800074c:	419c      	sbcs	r4, r3
 800074e:	430c      	orrs	r4, r1
 8000750:	0001      	movs	r1, r0
 8000752:	317f      	adds	r1, #127	; 0x7f
 8000754:	2900      	cmp	r1, #0
 8000756:	ddce      	ble.n	80006f6 <__aeabi_fdiv+0x162>
 8000758:	0763      	lsls	r3, r4, #29
 800075a:	d004      	beq.n	8000766 <__aeabi_fdiv+0x1d2>
 800075c:	230f      	movs	r3, #15
 800075e:	4023      	ands	r3, r4
 8000760:	2b04      	cmp	r3, #4
 8000762:	d000      	beq.n	8000766 <__aeabi_fdiv+0x1d2>
 8000764:	3404      	adds	r4, #4
 8000766:	0123      	lsls	r3, r4, #4
 8000768:	d503      	bpl.n	8000772 <__aeabi_fdiv+0x1de>
 800076a:	0001      	movs	r1, r0
 800076c:	4b2c      	ldr	r3, [pc, #176]	; (8000820 <__aeabi_fdiv+0x28c>)
 800076e:	3180      	adds	r1, #128	; 0x80
 8000770:	401c      	ands	r4, r3
 8000772:	29fe      	cmp	r1, #254	; 0xfe
 8000774:	dd0d      	ble.n	8000792 <__aeabi_fdiv+0x1fe>
 8000776:	2301      	movs	r3, #1
 8000778:	9a01      	ldr	r2, [sp, #4]
 800077a:	21ff      	movs	r1, #255	; 0xff
 800077c:	4013      	ands	r3, r2
 800077e:	2400      	movs	r4, #0
 8000780:	e7a4      	b.n	80006cc <__aeabi_fdiv+0x138>
 8000782:	2380      	movs	r3, #128	; 0x80
 8000784:	03db      	lsls	r3, r3, #15
 8000786:	431c      	orrs	r4, r3
 8000788:	0264      	lsls	r4, r4, #9
 800078a:	0a64      	lsrs	r4, r4, #9
 800078c:	0033      	movs	r3, r6
 800078e:	21ff      	movs	r1, #255	; 0xff
 8000790:	e79c      	b.n	80006cc <__aeabi_fdiv+0x138>
 8000792:	2301      	movs	r3, #1
 8000794:	9a01      	ldr	r2, [sp, #4]
 8000796:	01a4      	lsls	r4, r4, #6
 8000798:	0a64      	lsrs	r4, r4, #9
 800079a:	b2c9      	uxtb	r1, r1
 800079c:	4013      	ands	r3, r2
 800079e:	e795      	b.n	80006cc <__aeabi_fdiv+0x138>
 80007a0:	1b1b      	subs	r3, r3, r4
 80007a2:	261a      	movs	r6, #26
 80007a4:	2101      	movs	r1, #1
 80007a6:	e7c2      	b.n	800072e <__aeabi_fdiv+0x19a>
 80007a8:	9b00      	ldr	r3, [sp, #0]
 80007aa:	468b      	mov	fp, r1
 80007ac:	469a      	mov	sl, r3
 80007ae:	2400      	movs	r4, #0
 80007b0:	e74c      	b.n	800064c <__aeabi_fdiv+0xb8>
 80007b2:	0263      	lsls	r3, r4, #9
 80007b4:	d5e5      	bpl.n	8000782 <__aeabi_fdiv+0x1ee>
 80007b6:	2500      	movs	r5, #0
 80007b8:	2480      	movs	r4, #128	; 0x80
 80007ba:	03e4      	lsls	r4, r4, #15
 80007bc:	432c      	orrs	r4, r5
 80007be:	0264      	lsls	r4, r4, #9
 80007c0:	0a64      	lsrs	r4, r4, #9
 80007c2:	9b00      	ldr	r3, [sp, #0]
 80007c4:	21ff      	movs	r1, #255	; 0xff
 80007c6:	e781      	b.n	80006cc <__aeabi_fdiv+0x138>
 80007c8:	9501      	str	r5, [sp, #4]
 80007ca:	e7c1      	b.n	8000750 <__aeabi_fdiv+0x1bc>
 80007cc:	0023      	movs	r3, r4
 80007ce:	2020      	movs	r0, #32
 80007d0:	40cb      	lsrs	r3, r1
 80007d2:	1a41      	subs	r1, r0, r1
 80007d4:	408c      	lsls	r4, r1
 80007d6:	1e61      	subs	r1, r4, #1
 80007d8:	418c      	sbcs	r4, r1
 80007da:	431c      	orrs	r4, r3
 80007dc:	0763      	lsls	r3, r4, #29
 80007de:	d004      	beq.n	80007ea <__aeabi_fdiv+0x256>
 80007e0:	230f      	movs	r3, #15
 80007e2:	4023      	ands	r3, r4
 80007e4:	2b04      	cmp	r3, #4
 80007e6:	d000      	beq.n	80007ea <__aeabi_fdiv+0x256>
 80007e8:	3404      	adds	r4, #4
 80007ea:	0163      	lsls	r3, r4, #5
 80007ec:	d505      	bpl.n	80007fa <__aeabi_fdiv+0x266>
 80007ee:	2301      	movs	r3, #1
 80007f0:	9a01      	ldr	r2, [sp, #4]
 80007f2:	2101      	movs	r1, #1
 80007f4:	4013      	ands	r3, r2
 80007f6:	2400      	movs	r4, #0
 80007f8:	e768      	b.n	80006cc <__aeabi_fdiv+0x138>
 80007fa:	2301      	movs	r3, #1
 80007fc:	9a01      	ldr	r2, [sp, #4]
 80007fe:	01a4      	lsls	r4, r4, #6
 8000800:	0a64      	lsrs	r4, r4, #9
 8000802:	4013      	ands	r3, r2
 8000804:	2100      	movs	r1, #0
 8000806:	e761      	b.n	80006cc <__aeabi_fdiv+0x138>
 8000808:	2380      	movs	r3, #128	; 0x80
 800080a:	03db      	lsls	r3, r3, #15
 800080c:	431c      	orrs	r4, r3
 800080e:	0264      	lsls	r4, r4, #9
 8000810:	0a64      	lsrs	r4, r4, #9
 8000812:	4653      	mov	r3, sl
 8000814:	21ff      	movs	r1, #255	; 0xff
 8000816:	e759      	b.n	80006cc <__aeabi_fdiv+0x138>
 8000818:	08005a34 	.word	0x08005a34
 800081c:	08005a74 	.word	0x08005a74
 8000820:	f7ffffff 	.word	0xf7ffffff

08000824 <__aeabi_fmul>:
 8000824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000826:	4657      	mov	r7, sl
 8000828:	464e      	mov	r6, r9
 800082a:	4645      	mov	r5, r8
 800082c:	46de      	mov	lr, fp
 800082e:	b5e0      	push	{r5, r6, r7, lr}
 8000830:	0247      	lsls	r7, r0, #9
 8000832:	0046      	lsls	r6, r0, #1
 8000834:	4688      	mov	r8, r1
 8000836:	0a7f      	lsrs	r7, r7, #9
 8000838:	0e36      	lsrs	r6, r6, #24
 800083a:	0fc4      	lsrs	r4, r0, #31
 800083c:	2e00      	cmp	r6, #0
 800083e:	d047      	beq.n	80008d0 <__aeabi_fmul+0xac>
 8000840:	2eff      	cmp	r6, #255	; 0xff
 8000842:	d024      	beq.n	800088e <__aeabi_fmul+0x6a>
 8000844:	00fb      	lsls	r3, r7, #3
 8000846:	2780      	movs	r7, #128	; 0x80
 8000848:	04ff      	lsls	r7, r7, #19
 800084a:	431f      	orrs	r7, r3
 800084c:	2300      	movs	r3, #0
 800084e:	4699      	mov	r9, r3
 8000850:	469a      	mov	sl, r3
 8000852:	3e7f      	subs	r6, #127	; 0x7f
 8000854:	4643      	mov	r3, r8
 8000856:	025d      	lsls	r5, r3, #9
 8000858:	0058      	lsls	r0, r3, #1
 800085a:	0fdb      	lsrs	r3, r3, #31
 800085c:	0a6d      	lsrs	r5, r5, #9
 800085e:	0e00      	lsrs	r0, r0, #24
 8000860:	4698      	mov	r8, r3
 8000862:	d043      	beq.n	80008ec <__aeabi_fmul+0xc8>
 8000864:	28ff      	cmp	r0, #255	; 0xff
 8000866:	d03b      	beq.n	80008e0 <__aeabi_fmul+0xbc>
 8000868:	00eb      	lsls	r3, r5, #3
 800086a:	2580      	movs	r5, #128	; 0x80
 800086c:	2200      	movs	r2, #0
 800086e:	04ed      	lsls	r5, r5, #19
 8000870:	431d      	orrs	r5, r3
 8000872:	387f      	subs	r0, #127	; 0x7f
 8000874:	1836      	adds	r6, r6, r0
 8000876:	1c73      	adds	r3, r6, #1
 8000878:	4641      	mov	r1, r8
 800087a:	469b      	mov	fp, r3
 800087c:	464b      	mov	r3, r9
 800087e:	4061      	eors	r1, r4
 8000880:	4313      	orrs	r3, r2
 8000882:	2b0f      	cmp	r3, #15
 8000884:	d864      	bhi.n	8000950 <__aeabi_fmul+0x12c>
 8000886:	4875      	ldr	r0, [pc, #468]	; (8000a5c <__aeabi_fmul+0x238>)
 8000888:	009b      	lsls	r3, r3, #2
 800088a:	58c3      	ldr	r3, [r0, r3]
 800088c:	469f      	mov	pc, r3
 800088e:	2f00      	cmp	r7, #0
 8000890:	d142      	bne.n	8000918 <__aeabi_fmul+0xf4>
 8000892:	2308      	movs	r3, #8
 8000894:	4699      	mov	r9, r3
 8000896:	3b06      	subs	r3, #6
 8000898:	26ff      	movs	r6, #255	; 0xff
 800089a:	469a      	mov	sl, r3
 800089c:	e7da      	b.n	8000854 <__aeabi_fmul+0x30>
 800089e:	4641      	mov	r1, r8
 80008a0:	2a02      	cmp	r2, #2
 80008a2:	d028      	beq.n	80008f6 <__aeabi_fmul+0xd2>
 80008a4:	2a03      	cmp	r2, #3
 80008a6:	d100      	bne.n	80008aa <__aeabi_fmul+0x86>
 80008a8:	e0ce      	b.n	8000a48 <__aeabi_fmul+0x224>
 80008aa:	2a01      	cmp	r2, #1
 80008ac:	d000      	beq.n	80008b0 <__aeabi_fmul+0x8c>
 80008ae:	e0ac      	b.n	8000a0a <__aeabi_fmul+0x1e6>
 80008b0:	4011      	ands	r1, r2
 80008b2:	2000      	movs	r0, #0
 80008b4:	2200      	movs	r2, #0
 80008b6:	b2cc      	uxtb	r4, r1
 80008b8:	0240      	lsls	r0, r0, #9
 80008ba:	05d2      	lsls	r2, r2, #23
 80008bc:	0a40      	lsrs	r0, r0, #9
 80008be:	07e4      	lsls	r4, r4, #31
 80008c0:	4310      	orrs	r0, r2
 80008c2:	4320      	orrs	r0, r4
 80008c4:	bc3c      	pop	{r2, r3, r4, r5}
 80008c6:	4690      	mov	r8, r2
 80008c8:	4699      	mov	r9, r3
 80008ca:	46a2      	mov	sl, r4
 80008cc:	46ab      	mov	fp, r5
 80008ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80008d0:	2f00      	cmp	r7, #0
 80008d2:	d115      	bne.n	8000900 <__aeabi_fmul+0xdc>
 80008d4:	2304      	movs	r3, #4
 80008d6:	4699      	mov	r9, r3
 80008d8:	3b03      	subs	r3, #3
 80008da:	2600      	movs	r6, #0
 80008dc:	469a      	mov	sl, r3
 80008de:	e7b9      	b.n	8000854 <__aeabi_fmul+0x30>
 80008e0:	20ff      	movs	r0, #255	; 0xff
 80008e2:	2202      	movs	r2, #2
 80008e4:	2d00      	cmp	r5, #0
 80008e6:	d0c5      	beq.n	8000874 <__aeabi_fmul+0x50>
 80008e8:	2203      	movs	r2, #3
 80008ea:	e7c3      	b.n	8000874 <__aeabi_fmul+0x50>
 80008ec:	2d00      	cmp	r5, #0
 80008ee:	d119      	bne.n	8000924 <__aeabi_fmul+0x100>
 80008f0:	2000      	movs	r0, #0
 80008f2:	2201      	movs	r2, #1
 80008f4:	e7be      	b.n	8000874 <__aeabi_fmul+0x50>
 80008f6:	2401      	movs	r4, #1
 80008f8:	22ff      	movs	r2, #255	; 0xff
 80008fa:	400c      	ands	r4, r1
 80008fc:	2000      	movs	r0, #0
 80008fe:	e7db      	b.n	80008b8 <__aeabi_fmul+0x94>
 8000900:	0038      	movs	r0, r7
 8000902:	f000 fa91 	bl	8000e28 <__clzsi2>
 8000906:	2676      	movs	r6, #118	; 0x76
 8000908:	1f43      	subs	r3, r0, #5
 800090a:	409f      	lsls	r7, r3
 800090c:	2300      	movs	r3, #0
 800090e:	4276      	negs	r6, r6
 8000910:	1a36      	subs	r6, r6, r0
 8000912:	4699      	mov	r9, r3
 8000914:	469a      	mov	sl, r3
 8000916:	e79d      	b.n	8000854 <__aeabi_fmul+0x30>
 8000918:	230c      	movs	r3, #12
 800091a:	4699      	mov	r9, r3
 800091c:	3b09      	subs	r3, #9
 800091e:	26ff      	movs	r6, #255	; 0xff
 8000920:	469a      	mov	sl, r3
 8000922:	e797      	b.n	8000854 <__aeabi_fmul+0x30>
 8000924:	0028      	movs	r0, r5
 8000926:	f000 fa7f 	bl	8000e28 <__clzsi2>
 800092a:	1f43      	subs	r3, r0, #5
 800092c:	409d      	lsls	r5, r3
 800092e:	2376      	movs	r3, #118	; 0x76
 8000930:	425b      	negs	r3, r3
 8000932:	1a18      	subs	r0, r3, r0
 8000934:	2200      	movs	r2, #0
 8000936:	e79d      	b.n	8000874 <__aeabi_fmul+0x50>
 8000938:	2080      	movs	r0, #128	; 0x80
 800093a:	2400      	movs	r4, #0
 800093c:	03c0      	lsls	r0, r0, #15
 800093e:	22ff      	movs	r2, #255	; 0xff
 8000940:	e7ba      	b.n	80008b8 <__aeabi_fmul+0x94>
 8000942:	003d      	movs	r5, r7
 8000944:	4652      	mov	r2, sl
 8000946:	e7ab      	b.n	80008a0 <__aeabi_fmul+0x7c>
 8000948:	003d      	movs	r5, r7
 800094a:	0021      	movs	r1, r4
 800094c:	4652      	mov	r2, sl
 800094e:	e7a7      	b.n	80008a0 <__aeabi_fmul+0x7c>
 8000950:	0c3b      	lsrs	r3, r7, #16
 8000952:	469c      	mov	ip, r3
 8000954:	042a      	lsls	r2, r5, #16
 8000956:	0c12      	lsrs	r2, r2, #16
 8000958:	0c2b      	lsrs	r3, r5, #16
 800095a:	0014      	movs	r4, r2
 800095c:	4660      	mov	r0, ip
 800095e:	4665      	mov	r5, ip
 8000960:	043f      	lsls	r7, r7, #16
 8000962:	0c3f      	lsrs	r7, r7, #16
 8000964:	437c      	muls	r4, r7
 8000966:	4342      	muls	r2, r0
 8000968:	435d      	muls	r5, r3
 800096a:	437b      	muls	r3, r7
 800096c:	0c27      	lsrs	r7, r4, #16
 800096e:	189b      	adds	r3, r3, r2
 8000970:	18ff      	adds	r7, r7, r3
 8000972:	42ba      	cmp	r2, r7
 8000974:	d903      	bls.n	800097e <__aeabi_fmul+0x15a>
 8000976:	2380      	movs	r3, #128	; 0x80
 8000978:	025b      	lsls	r3, r3, #9
 800097a:	469c      	mov	ip, r3
 800097c:	4465      	add	r5, ip
 800097e:	0424      	lsls	r4, r4, #16
 8000980:	043a      	lsls	r2, r7, #16
 8000982:	0c24      	lsrs	r4, r4, #16
 8000984:	1912      	adds	r2, r2, r4
 8000986:	0193      	lsls	r3, r2, #6
 8000988:	1e5c      	subs	r4, r3, #1
 800098a:	41a3      	sbcs	r3, r4
 800098c:	0c3f      	lsrs	r7, r7, #16
 800098e:	0e92      	lsrs	r2, r2, #26
 8000990:	197d      	adds	r5, r7, r5
 8000992:	431a      	orrs	r2, r3
 8000994:	01ad      	lsls	r5, r5, #6
 8000996:	4315      	orrs	r5, r2
 8000998:	012b      	lsls	r3, r5, #4
 800099a:	d504      	bpl.n	80009a6 <__aeabi_fmul+0x182>
 800099c:	2301      	movs	r3, #1
 800099e:	465e      	mov	r6, fp
 80009a0:	086a      	lsrs	r2, r5, #1
 80009a2:	401d      	ands	r5, r3
 80009a4:	4315      	orrs	r5, r2
 80009a6:	0032      	movs	r2, r6
 80009a8:	327f      	adds	r2, #127	; 0x7f
 80009aa:	2a00      	cmp	r2, #0
 80009ac:	dd25      	ble.n	80009fa <__aeabi_fmul+0x1d6>
 80009ae:	076b      	lsls	r3, r5, #29
 80009b0:	d004      	beq.n	80009bc <__aeabi_fmul+0x198>
 80009b2:	230f      	movs	r3, #15
 80009b4:	402b      	ands	r3, r5
 80009b6:	2b04      	cmp	r3, #4
 80009b8:	d000      	beq.n	80009bc <__aeabi_fmul+0x198>
 80009ba:	3504      	adds	r5, #4
 80009bc:	012b      	lsls	r3, r5, #4
 80009be:	d503      	bpl.n	80009c8 <__aeabi_fmul+0x1a4>
 80009c0:	0032      	movs	r2, r6
 80009c2:	4b27      	ldr	r3, [pc, #156]	; (8000a60 <__aeabi_fmul+0x23c>)
 80009c4:	3280      	adds	r2, #128	; 0x80
 80009c6:	401d      	ands	r5, r3
 80009c8:	2afe      	cmp	r2, #254	; 0xfe
 80009ca:	dc94      	bgt.n	80008f6 <__aeabi_fmul+0xd2>
 80009cc:	2401      	movs	r4, #1
 80009ce:	01a8      	lsls	r0, r5, #6
 80009d0:	0a40      	lsrs	r0, r0, #9
 80009d2:	b2d2      	uxtb	r2, r2
 80009d4:	400c      	ands	r4, r1
 80009d6:	e76f      	b.n	80008b8 <__aeabi_fmul+0x94>
 80009d8:	2080      	movs	r0, #128	; 0x80
 80009da:	03c0      	lsls	r0, r0, #15
 80009dc:	4207      	tst	r7, r0
 80009de:	d007      	beq.n	80009f0 <__aeabi_fmul+0x1cc>
 80009e0:	4205      	tst	r5, r0
 80009e2:	d105      	bne.n	80009f0 <__aeabi_fmul+0x1cc>
 80009e4:	4328      	orrs	r0, r5
 80009e6:	0240      	lsls	r0, r0, #9
 80009e8:	0a40      	lsrs	r0, r0, #9
 80009ea:	4644      	mov	r4, r8
 80009ec:	22ff      	movs	r2, #255	; 0xff
 80009ee:	e763      	b.n	80008b8 <__aeabi_fmul+0x94>
 80009f0:	4338      	orrs	r0, r7
 80009f2:	0240      	lsls	r0, r0, #9
 80009f4:	0a40      	lsrs	r0, r0, #9
 80009f6:	22ff      	movs	r2, #255	; 0xff
 80009f8:	e75e      	b.n	80008b8 <__aeabi_fmul+0x94>
 80009fa:	2401      	movs	r4, #1
 80009fc:	1aa3      	subs	r3, r4, r2
 80009fe:	2b1b      	cmp	r3, #27
 8000a00:	dd05      	ble.n	8000a0e <__aeabi_fmul+0x1ea>
 8000a02:	400c      	ands	r4, r1
 8000a04:	2200      	movs	r2, #0
 8000a06:	2000      	movs	r0, #0
 8000a08:	e756      	b.n	80008b8 <__aeabi_fmul+0x94>
 8000a0a:	465e      	mov	r6, fp
 8000a0c:	e7cb      	b.n	80009a6 <__aeabi_fmul+0x182>
 8000a0e:	002a      	movs	r2, r5
 8000a10:	2020      	movs	r0, #32
 8000a12:	40da      	lsrs	r2, r3
 8000a14:	1ac3      	subs	r3, r0, r3
 8000a16:	409d      	lsls	r5, r3
 8000a18:	002b      	movs	r3, r5
 8000a1a:	1e5d      	subs	r5, r3, #1
 8000a1c:	41ab      	sbcs	r3, r5
 8000a1e:	4313      	orrs	r3, r2
 8000a20:	075a      	lsls	r2, r3, #29
 8000a22:	d004      	beq.n	8000a2e <__aeabi_fmul+0x20a>
 8000a24:	220f      	movs	r2, #15
 8000a26:	401a      	ands	r2, r3
 8000a28:	2a04      	cmp	r2, #4
 8000a2a:	d000      	beq.n	8000a2e <__aeabi_fmul+0x20a>
 8000a2c:	3304      	adds	r3, #4
 8000a2e:	015a      	lsls	r2, r3, #5
 8000a30:	d504      	bpl.n	8000a3c <__aeabi_fmul+0x218>
 8000a32:	2401      	movs	r4, #1
 8000a34:	2201      	movs	r2, #1
 8000a36:	400c      	ands	r4, r1
 8000a38:	2000      	movs	r0, #0
 8000a3a:	e73d      	b.n	80008b8 <__aeabi_fmul+0x94>
 8000a3c:	2401      	movs	r4, #1
 8000a3e:	019b      	lsls	r3, r3, #6
 8000a40:	0a58      	lsrs	r0, r3, #9
 8000a42:	400c      	ands	r4, r1
 8000a44:	2200      	movs	r2, #0
 8000a46:	e737      	b.n	80008b8 <__aeabi_fmul+0x94>
 8000a48:	2080      	movs	r0, #128	; 0x80
 8000a4a:	2401      	movs	r4, #1
 8000a4c:	03c0      	lsls	r0, r0, #15
 8000a4e:	4328      	orrs	r0, r5
 8000a50:	0240      	lsls	r0, r0, #9
 8000a52:	0a40      	lsrs	r0, r0, #9
 8000a54:	400c      	ands	r4, r1
 8000a56:	22ff      	movs	r2, #255	; 0xff
 8000a58:	e72e      	b.n	80008b8 <__aeabi_fmul+0x94>
 8000a5a:	46c0      	nop			; (mov r8, r8)
 8000a5c:	08005ab4 	.word	0x08005ab4
 8000a60:	f7ffffff 	.word	0xf7ffffff

08000a64 <__aeabi_fsub>:
 8000a64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a66:	464f      	mov	r7, r9
 8000a68:	46d6      	mov	lr, sl
 8000a6a:	4646      	mov	r6, r8
 8000a6c:	0044      	lsls	r4, r0, #1
 8000a6e:	b5c0      	push	{r6, r7, lr}
 8000a70:	0fc2      	lsrs	r2, r0, #31
 8000a72:	0247      	lsls	r7, r0, #9
 8000a74:	0248      	lsls	r0, r1, #9
 8000a76:	0a40      	lsrs	r0, r0, #9
 8000a78:	4684      	mov	ip, r0
 8000a7a:	4666      	mov	r6, ip
 8000a7c:	0a7b      	lsrs	r3, r7, #9
 8000a7e:	0048      	lsls	r0, r1, #1
 8000a80:	0fc9      	lsrs	r1, r1, #31
 8000a82:	469a      	mov	sl, r3
 8000a84:	0e24      	lsrs	r4, r4, #24
 8000a86:	0015      	movs	r5, r2
 8000a88:	00db      	lsls	r3, r3, #3
 8000a8a:	0e00      	lsrs	r0, r0, #24
 8000a8c:	4689      	mov	r9, r1
 8000a8e:	00f6      	lsls	r6, r6, #3
 8000a90:	28ff      	cmp	r0, #255	; 0xff
 8000a92:	d100      	bne.n	8000a96 <__aeabi_fsub+0x32>
 8000a94:	e08f      	b.n	8000bb6 <__aeabi_fsub+0x152>
 8000a96:	2101      	movs	r1, #1
 8000a98:	464f      	mov	r7, r9
 8000a9a:	404f      	eors	r7, r1
 8000a9c:	0039      	movs	r1, r7
 8000a9e:	4291      	cmp	r1, r2
 8000aa0:	d066      	beq.n	8000b70 <__aeabi_fsub+0x10c>
 8000aa2:	1a22      	subs	r2, r4, r0
 8000aa4:	2a00      	cmp	r2, #0
 8000aa6:	dc00      	bgt.n	8000aaa <__aeabi_fsub+0x46>
 8000aa8:	e09d      	b.n	8000be6 <__aeabi_fsub+0x182>
 8000aaa:	2800      	cmp	r0, #0
 8000aac:	d13d      	bne.n	8000b2a <__aeabi_fsub+0xc6>
 8000aae:	2e00      	cmp	r6, #0
 8000ab0:	d100      	bne.n	8000ab4 <__aeabi_fsub+0x50>
 8000ab2:	e08b      	b.n	8000bcc <__aeabi_fsub+0x168>
 8000ab4:	1e51      	subs	r1, r2, #1
 8000ab6:	2900      	cmp	r1, #0
 8000ab8:	d000      	beq.n	8000abc <__aeabi_fsub+0x58>
 8000aba:	e0b5      	b.n	8000c28 <__aeabi_fsub+0x1c4>
 8000abc:	2401      	movs	r4, #1
 8000abe:	1b9b      	subs	r3, r3, r6
 8000ac0:	015a      	lsls	r2, r3, #5
 8000ac2:	d544      	bpl.n	8000b4e <__aeabi_fsub+0xea>
 8000ac4:	019b      	lsls	r3, r3, #6
 8000ac6:	099f      	lsrs	r7, r3, #6
 8000ac8:	0038      	movs	r0, r7
 8000aca:	f000 f9ad 	bl	8000e28 <__clzsi2>
 8000ace:	3805      	subs	r0, #5
 8000ad0:	4087      	lsls	r7, r0
 8000ad2:	4284      	cmp	r4, r0
 8000ad4:	dd00      	ble.n	8000ad8 <__aeabi_fsub+0x74>
 8000ad6:	e096      	b.n	8000c06 <__aeabi_fsub+0x1a2>
 8000ad8:	1b04      	subs	r4, r0, r4
 8000ada:	003a      	movs	r2, r7
 8000adc:	2020      	movs	r0, #32
 8000ade:	3401      	adds	r4, #1
 8000ae0:	40e2      	lsrs	r2, r4
 8000ae2:	1b04      	subs	r4, r0, r4
 8000ae4:	40a7      	lsls	r7, r4
 8000ae6:	003b      	movs	r3, r7
 8000ae8:	1e5f      	subs	r7, r3, #1
 8000aea:	41bb      	sbcs	r3, r7
 8000aec:	2400      	movs	r4, #0
 8000aee:	4313      	orrs	r3, r2
 8000af0:	075a      	lsls	r2, r3, #29
 8000af2:	d004      	beq.n	8000afe <__aeabi_fsub+0x9a>
 8000af4:	220f      	movs	r2, #15
 8000af6:	401a      	ands	r2, r3
 8000af8:	2a04      	cmp	r2, #4
 8000afa:	d000      	beq.n	8000afe <__aeabi_fsub+0x9a>
 8000afc:	3304      	adds	r3, #4
 8000afe:	015a      	lsls	r2, r3, #5
 8000b00:	d527      	bpl.n	8000b52 <__aeabi_fsub+0xee>
 8000b02:	3401      	adds	r4, #1
 8000b04:	2cff      	cmp	r4, #255	; 0xff
 8000b06:	d100      	bne.n	8000b0a <__aeabi_fsub+0xa6>
 8000b08:	e079      	b.n	8000bfe <__aeabi_fsub+0x19a>
 8000b0a:	2201      	movs	r2, #1
 8000b0c:	019b      	lsls	r3, r3, #6
 8000b0e:	0a5b      	lsrs	r3, r3, #9
 8000b10:	b2e4      	uxtb	r4, r4
 8000b12:	402a      	ands	r2, r5
 8000b14:	025b      	lsls	r3, r3, #9
 8000b16:	05e4      	lsls	r4, r4, #23
 8000b18:	0a58      	lsrs	r0, r3, #9
 8000b1a:	07d2      	lsls	r2, r2, #31
 8000b1c:	4320      	orrs	r0, r4
 8000b1e:	4310      	orrs	r0, r2
 8000b20:	bc1c      	pop	{r2, r3, r4}
 8000b22:	4690      	mov	r8, r2
 8000b24:	4699      	mov	r9, r3
 8000b26:	46a2      	mov	sl, r4
 8000b28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b2a:	2cff      	cmp	r4, #255	; 0xff
 8000b2c:	d0e0      	beq.n	8000af0 <__aeabi_fsub+0x8c>
 8000b2e:	2180      	movs	r1, #128	; 0x80
 8000b30:	04c9      	lsls	r1, r1, #19
 8000b32:	430e      	orrs	r6, r1
 8000b34:	2a1b      	cmp	r2, #27
 8000b36:	dc7b      	bgt.n	8000c30 <__aeabi_fsub+0x1cc>
 8000b38:	0031      	movs	r1, r6
 8000b3a:	2020      	movs	r0, #32
 8000b3c:	40d1      	lsrs	r1, r2
 8000b3e:	1a82      	subs	r2, r0, r2
 8000b40:	4096      	lsls	r6, r2
 8000b42:	1e72      	subs	r2, r6, #1
 8000b44:	4196      	sbcs	r6, r2
 8000b46:	430e      	orrs	r6, r1
 8000b48:	1b9b      	subs	r3, r3, r6
 8000b4a:	015a      	lsls	r2, r3, #5
 8000b4c:	d4ba      	bmi.n	8000ac4 <__aeabi_fsub+0x60>
 8000b4e:	075a      	lsls	r2, r3, #29
 8000b50:	d1d0      	bne.n	8000af4 <__aeabi_fsub+0x90>
 8000b52:	2201      	movs	r2, #1
 8000b54:	08df      	lsrs	r7, r3, #3
 8000b56:	402a      	ands	r2, r5
 8000b58:	2cff      	cmp	r4, #255	; 0xff
 8000b5a:	d133      	bne.n	8000bc4 <__aeabi_fsub+0x160>
 8000b5c:	2f00      	cmp	r7, #0
 8000b5e:	d100      	bne.n	8000b62 <__aeabi_fsub+0xfe>
 8000b60:	e0a8      	b.n	8000cb4 <__aeabi_fsub+0x250>
 8000b62:	2380      	movs	r3, #128	; 0x80
 8000b64:	03db      	lsls	r3, r3, #15
 8000b66:	433b      	orrs	r3, r7
 8000b68:	025b      	lsls	r3, r3, #9
 8000b6a:	0a5b      	lsrs	r3, r3, #9
 8000b6c:	24ff      	movs	r4, #255	; 0xff
 8000b6e:	e7d1      	b.n	8000b14 <__aeabi_fsub+0xb0>
 8000b70:	1a21      	subs	r1, r4, r0
 8000b72:	2900      	cmp	r1, #0
 8000b74:	dd4c      	ble.n	8000c10 <__aeabi_fsub+0x1ac>
 8000b76:	2800      	cmp	r0, #0
 8000b78:	d02a      	beq.n	8000bd0 <__aeabi_fsub+0x16c>
 8000b7a:	2cff      	cmp	r4, #255	; 0xff
 8000b7c:	d0b8      	beq.n	8000af0 <__aeabi_fsub+0x8c>
 8000b7e:	2080      	movs	r0, #128	; 0x80
 8000b80:	04c0      	lsls	r0, r0, #19
 8000b82:	4306      	orrs	r6, r0
 8000b84:	291b      	cmp	r1, #27
 8000b86:	dd00      	ble.n	8000b8a <__aeabi_fsub+0x126>
 8000b88:	e0af      	b.n	8000cea <__aeabi_fsub+0x286>
 8000b8a:	0030      	movs	r0, r6
 8000b8c:	2720      	movs	r7, #32
 8000b8e:	40c8      	lsrs	r0, r1
 8000b90:	1a79      	subs	r1, r7, r1
 8000b92:	408e      	lsls	r6, r1
 8000b94:	1e71      	subs	r1, r6, #1
 8000b96:	418e      	sbcs	r6, r1
 8000b98:	4306      	orrs	r6, r0
 8000b9a:	199b      	adds	r3, r3, r6
 8000b9c:	0159      	lsls	r1, r3, #5
 8000b9e:	d5d6      	bpl.n	8000b4e <__aeabi_fsub+0xea>
 8000ba0:	3401      	adds	r4, #1
 8000ba2:	2cff      	cmp	r4, #255	; 0xff
 8000ba4:	d100      	bne.n	8000ba8 <__aeabi_fsub+0x144>
 8000ba6:	e085      	b.n	8000cb4 <__aeabi_fsub+0x250>
 8000ba8:	2201      	movs	r2, #1
 8000baa:	497a      	ldr	r1, [pc, #488]	; (8000d94 <__aeabi_fsub+0x330>)
 8000bac:	401a      	ands	r2, r3
 8000bae:	085b      	lsrs	r3, r3, #1
 8000bb0:	400b      	ands	r3, r1
 8000bb2:	4313      	orrs	r3, r2
 8000bb4:	e79c      	b.n	8000af0 <__aeabi_fsub+0x8c>
 8000bb6:	2e00      	cmp	r6, #0
 8000bb8:	d000      	beq.n	8000bbc <__aeabi_fsub+0x158>
 8000bba:	e770      	b.n	8000a9e <__aeabi_fsub+0x3a>
 8000bbc:	e76b      	b.n	8000a96 <__aeabi_fsub+0x32>
 8000bbe:	1e3b      	subs	r3, r7, #0
 8000bc0:	d1c5      	bne.n	8000b4e <__aeabi_fsub+0xea>
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	027b      	lsls	r3, r7, #9
 8000bc6:	0a5b      	lsrs	r3, r3, #9
 8000bc8:	b2e4      	uxtb	r4, r4
 8000bca:	e7a3      	b.n	8000b14 <__aeabi_fsub+0xb0>
 8000bcc:	0014      	movs	r4, r2
 8000bce:	e78f      	b.n	8000af0 <__aeabi_fsub+0x8c>
 8000bd0:	2e00      	cmp	r6, #0
 8000bd2:	d04d      	beq.n	8000c70 <__aeabi_fsub+0x20c>
 8000bd4:	1e48      	subs	r0, r1, #1
 8000bd6:	2800      	cmp	r0, #0
 8000bd8:	d157      	bne.n	8000c8a <__aeabi_fsub+0x226>
 8000bda:	199b      	adds	r3, r3, r6
 8000bdc:	2401      	movs	r4, #1
 8000bde:	015a      	lsls	r2, r3, #5
 8000be0:	d5b5      	bpl.n	8000b4e <__aeabi_fsub+0xea>
 8000be2:	2402      	movs	r4, #2
 8000be4:	e7e0      	b.n	8000ba8 <__aeabi_fsub+0x144>
 8000be6:	2a00      	cmp	r2, #0
 8000be8:	d125      	bne.n	8000c36 <__aeabi_fsub+0x1d2>
 8000bea:	1c62      	adds	r2, r4, #1
 8000bec:	b2d2      	uxtb	r2, r2
 8000bee:	2a01      	cmp	r2, #1
 8000bf0:	dd72      	ble.n	8000cd8 <__aeabi_fsub+0x274>
 8000bf2:	1b9f      	subs	r7, r3, r6
 8000bf4:	017a      	lsls	r2, r7, #5
 8000bf6:	d535      	bpl.n	8000c64 <__aeabi_fsub+0x200>
 8000bf8:	1af7      	subs	r7, r6, r3
 8000bfa:	000d      	movs	r5, r1
 8000bfc:	e764      	b.n	8000ac8 <__aeabi_fsub+0x64>
 8000bfe:	2201      	movs	r2, #1
 8000c00:	2300      	movs	r3, #0
 8000c02:	402a      	ands	r2, r5
 8000c04:	e786      	b.n	8000b14 <__aeabi_fsub+0xb0>
 8000c06:	003b      	movs	r3, r7
 8000c08:	4a63      	ldr	r2, [pc, #396]	; (8000d98 <__aeabi_fsub+0x334>)
 8000c0a:	1a24      	subs	r4, r4, r0
 8000c0c:	4013      	ands	r3, r2
 8000c0e:	e76f      	b.n	8000af0 <__aeabi_fsub+0x8c>
 8000c10:	2900      	cmp	r1, #0
 8000c12:	d16c      	bne.n	8000cee <__aeabi_fsub+0x28a>
 8000c14:	1c61      	adds	r1, r4, #1
 8000c16:	b2c8      	uxtb	r0, r1
 8000c18:	2801      	cmp	r0, #1
 8000c1a:	dd4e      	ble.n	8000cba <__aeabi_fsub+0x256>
 8000c1c:	29ff      	cmp	r1, #255	; 0xff
 8000c1e:	d049      	beq.n	8000cb4 <__aeabi_fsub+0x250>
 8000c20:	199b      	adds	r3, r3, r6
 8000c22:	085b      	lsrs	r3, r3, #1
 8000c24:	000c      	movs	r4, r1
 8000c26:	e763      	b.n	8000af0 <__aeabi_fsub+0x8c>
 8000c28:	2aff      	cmp	r2, #255	; 0xff
 8000c2a:	d041      	beq.n	8000cb0 <__aeabi_fsub+0x24c>
 8000c2c:	000a      	movs	r2, r1
 8000c2e:	e781      	b.n	8000b34 <__aeabi_fsub+0xd0>
 8000c30:	2601      	movs	r6, #1
 8000c32:	1b9b      	subs	r3, r3, r6
 8000c34:	e789      	b.n	8000b4a <__aeabi_fsub+0xe6>
 8000c36:	2c00      	cmp	r4, #0
 8000c38:	d01c      	beq.n	8000c74 <__aeabi_fsub+0x210>
 8000c3a:	28ff      	cmp	r0, #255	; 0xff
 8000c3c:	d021      	beq.n	8000c82 <__aeabi_fsub+0x21e>
 8000c3e:	2480      	movs	r4, #128	; 0x80
 8000c40:	04e4      	lsls	r4, r4, #19
 8000c42:	4252      	negs	r2, r2
 8000c44:	4323      	orrs	r3, r4
 8000c46:	2a1b      	cmp	r2, #27
 8000c48:	dd00      	ble.n	8000c4c <__aeabi_fsub+0x1e8>
 8000c4a:	e096      	b.n	8000d7a <__aeabi_fsub+0x316>
 8000c4c:	001c      	movs	r4, r3
 8000c4e:	2520      	movs	r5, #32
 8000c50:	40d4      	lsrs	r4, r2
 8000c52:	1aaa      	subs	r2, r5, r2
 8000c54:	4093      	lsls	r3, r2
 8000c56:	1e5a      	subs	r2, r3, #1
 8000c58:	4193      	sbcs	r3, r2
 8000c5a:	4323      	orrs	r3, r4
 8000c5c:	1af3      	subs	r3, r6, r3
 8000c5e:	0004      	movs	r4, r0
 8000c60:	000d      	movs	r5, r1
 8000c62:	e72d      	b.n	8000ac0 <__aeabi_fsub+0x5c>
 8000c64:	2f00      	cmp	r7, #0
 8000c66:	d000      	beq.n	8000c6a <__aeabi_fsub+0x206>
 8000c68:	e72e      	b.n	8000ac8 <__aeabi_fsub+0x64>
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	2400      	movs	r4, #0
 8000c6e:	e7a9      	b.n	8000bc4 <__aeabi_fsub+0x160>
 8000c70:	000c      	movs	r4, r1
 8000c72:	e73d      	b.n	8000af0 <__aeabi_fsub+0x8c>
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d058      	beq.n	8000d2a <__aeabi_fsub+0x2c6>
 8000c78:	43d2      	mvns	r2, r2
 8000c7a:	2a00      	cmp	r2, #0
 8000c7c:	d0ee      	beq.n	8000c5c <__aeabi_fsub+0x1f8>
 8000c7e:	28ff      	cmp	r0, #255	; 0xff
 8000c80:	d1e1      	bne.n	8000c46 <__aeabi_fsub+0x1e2>
 8000c82:	0033      	movs	r3, r6
 8000c84:	24ff      	movs	r4, #255	; 0xff
 8000c86:	000d      	movs	r5, r1
 8000c88:	e732      	b.n	8000af0 <__aeabi_fsub+0x8c>
 8000c8a:	29ff      	cmp	r1, #255	; 0xff
 8000c8c:	d010      	beq.n	8000cb0 <__aeabi_fsub+0x24c>
 8000c8e:	0001      	movs	r1, r0
 8000c90:	e778      	b.n	8000b84 <__aeabi_fsub+0x120>
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d06e      	beq.n	8000d74 <__aeabi_fsub+0x310>
 8000c96:	24ff      	movs	r4, #255	; 0xff
 8000c98:	2e00      	cmp	r6, #0
 8000c9a:	d100      	bne.n	8000c9e <__aeabi_fsub+0x23a>
 8000c9c:	e728      	b.n	8000af0 <__aeabi_fsub+0x8c>
 8000c9e:	2280      	movs	r2, #128	; 0x80
 8000ca0:	4651      	mov	r1, sl
 8000ca2:	03d2      	lsls	r2, r2, #15
 8000ca4:	4211      	tst	r1, r2
 8000ca6:	d003      	beq.n	8000cb0 <__aeabi_fsub+0x24c>
 8000ca8:	4661      	mov	r1, ip
 8000caa:	4211      	tst	r1, r2
 8000cac:	d100      	bne.n	8000cb0 <__aeabi_fsub+0x24c>
 8000cae:	0033      	movs	r3, r6
 8000cb0:	24ff      	movs	r4, #255	; 0xff
 8000cb2:	e71d      	b.n	8000af0 <__aeabi_fsub+0x8c>
 8000cb4:	24ff      	movs	r4, #255	; 0xff
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	e72c      	b.n	8000b14 <__aeabi_fsub+0xb0>
 8000cba:	2c00      	cmp	r4, #0
 8000cbc:	d1e9      	bne.n	8000c92 <__aeabi_fsub+0x22e>
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d063      	beq.n	8000d8a <__aeabi_fsub+0x326>
 8000cc2:	2e00      	cmp	r6, #0
 8000cc4:	d100      	bne.n	8000cc8 <__aeabi_fsub+0x264>
 8000cc6:	e713      	b.n	8000af0 <__aeabi_fsub+0x8c>
 8000cc8:	199b      	adds	r3, r3, r6
 8000cca:	015a      	lsls	r2, r3, #5
 8000ccc:	d400      	bmi.n	8000cd0 <__aeabi_fsub+0x26c>
 8000cce:	e73e      	b.n	8000b4e <__aeabi_fsub+0xea>
 8000cd0:	4a31      	ldr	r2, [pc, #196]	; (8000d98 <__aeabi_fsub+0x334>)
 8000cd2:	000c      	movs	r4, r1
 8000cd4:	4013      	ands	r3, r2
 8000cd6:	e70b      	b.n	8000af0 <__aeabi_fsub+0x8c>
 8000cd8:	2c00      	cmp	r4, #0
 8000cda:	d11e      	bne.n	8000d1a <__aeabi_fsub+0x2b6>
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d12f      	bne.n	8000d40 <__aeabi_fsub+0x2dc>
 8000ce0:	2e00      	cmp	r6, #0
 8000ce2:	d04f      	beq.n	8000d84 <__aeabi_fsub+0x320>
 8000ce4:	0033      	movs	r3, r6
 8000ce6:	000d      	movs	r5, r1
 8000ce8:	e702      	b.n	8000af0 <__aeabi_fsub+0x8c>
 8000cea:	2601      	movs	r6, #1
 8000cec:	e755      	b.n	8000b9a <__aeabi_fsub+0x136>
 8000cee:	2c00      	cmp	r4, #0
 8000cf0:	d11f      	bne.n	8000d32 <__aeabi_fsub+0x2ce>
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d043      	beq.n	8000d7e <__aeabi_fsub+0x31a>
 8000cf6:	43c9      	mvns	r1, r1
 8000cf8:	2900      	cmp	r1, #0
 8000cfa:	d00b      	beq.n	8000d14 <__aeabi_fsub+0x2b0>
 8000cfc:	28ff      	cmp	r0, #255	; 0xff
 8000cfe:	d039      	beq.n	8000d74 <__aeabi_fsub+0x310>
 8000d00:	291b      	cmp	r1, #27
 8000d02:	dc44      	bgt.n	8000d8e <__aeabi_fsub+0x32a>
 8000d04:	001c      	movs	r4, r3
 8000d06:	2720      	movs	r7, #32
 8000d08:	40cc      	lsrs	r4, r1
 8000d0a:	1a79      	subs	r1, r7, r1
 8000d0c:	408b      	lsls	r3, r1
 8000d0e:	1e59      	subs	r1, r3, #1
 8000d10:	418b      	sbcs	r3, r1
 8000d12:	4323      	orrs	r3, r4
 8000d14:	199b      	adds	r3, r3, r6
 8000d16:	0004      	movs	r4, r0
 8000d18:	e740      	b.n	8000b9c <__aeabi_fsub+0x138>
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d11a      	bne.n	8000d54 <__aeabi_fsub+0x2f0>
 8000d1e:	2e00      	cmp	r6, #0
 8000d20:	d124      	bne.n	8000d6c <__aeabi_fsub+0x308>
 8000d22:	2780      	movs	r7, #128	; 0x80
 8000d24:	2200      	movs	r2, #0
 8000d26:	03ff      	lsls	r7, r7, #15
 8000d28:	e71b      	b.n	8000b62 <__aeabi_fsub+0xfe>
 8000d2a:	0033      	movs	r3, r6
 8000d2c:	0004      	movs	r4, r0
 8000d2e:	000d      	movs	r5, r1
 8000d30:	e6de      	b.n	8000af0 <__aeabi_fsub+0x8c>
 8000d32:	28ff      	cmp	r0, #255	; 0xff
 8000d34:	d01e      	beq.n	8000d74 <__aeabi_fsub+0x310>
 8000d36:	2480      	movs	r4, #128	; 0x80
 8000d38:	04e4      	lsls	r4, r4, #19
 8000d3a:	4249      	negs	r1, r1
 8000d3c:	4323      	orrs	r3, r4
 8000d3e:	e7df      	b.n	8000d00 <__aeabi_fsub+0x29c>
 8000d40:	2e00      	cmp	r6, #0
 8000d42:	d100      	bne.n	8000d46 <__aeabi_fsub+0x2e2>
 8000d44:	e6d4      	b.n	8000af0 <__aeabi_fsub+0x8c>
 8000d46:	1b9f      	subs	r7, r3, r6
 8000d48:	017a      	lsls	r2, r7, #5
 8000d4a:	d400      	bmi.n	8000d4e <__aeabi_fsub+0x2ea>
 8000d4c:	e737      	b.n	8000bbe <__aeabi_fsub+0x15a>
 8000d4e:	1af3      	subs	r3, r6, r3
 8000d50:	000d      	movs	r5, r1
 8000d52:	e6cd      	b.n	8000af0 <__aeabi_fsub+0x8c>
 8000d54:	24ff      	movs	r4, #255	; 0xff
 8000d56:	2e00      	cmp	r6, #0
 8000d58:	d100      	bne.n	8000d5c <__aeabi_fsub+0x2f8>
 8000d5a:	e6c9      	b.n	8000af0 <__aeabi_fsub+0x8c>
 8000d5c:	2280      	movs	r2, #128	; 0x80
 8000d5e:	4650      	mov	r0, sl
 8000d60:	03d2      	lsls	r2, r2, #15
 8000d62:	4210      	tst	r0, r2
 8000d64:	d0a4      	beq.n	8000cb0 <__aeabi_fsub+0x24c>
 8000d66:	4660      	mov	r0, ip
 8000d68:	4210      	tst	r0, r2
 8000d6a:	d1a1      	bne.n	8000cb0 <__aeabi_fsub+0x24c>
 8000d6c:	0033      	movs	r3, r6
 8000d6e:	000d      	movs	r5, r1
 8000d70:	24ff      	movs	r4, #255	; 0xff
 8000d72:	e6bd      	b.n	8000af0 <__aeabi_fsub+0x8c>
 8000d74:	0033      	movs	r3, r6
 8000d76:	24ff      	movs	r4, #255	; 0xff
 8000d78:	e6ba      	b.n	8000af0 <__aeabi_fsub+0x8c>
 8000d7a:	2301      	movs	r3, #1
 8000d7c:	e76e      	b.n	8000c5c <__aeabi_fsub+0x1f8>
 8000d7e:	0033      	movs	r3, r6
 8000d80:	0004      	movs	r4, r0
 8000d82:	e6b5      	b.n	8000af0 <__aeabi_fsub+0x8c>
 8000d84:	2700      	movs	r7, #0
 8000d86:	2200      	movs	r2, #0
 8000d88:	e71c      	b.n	8000bc4 <__aeabi_fsub+0x160>
 8000d8a:	0033      	movs	r3, r6
 8000d8c:	e6b0      	b.n	8000af0 <__aeabi_fsub+0x8c>
 8000d8e:	2301      	movs	r3, #1
 8000d90:	e7c0      	b.n	8000d14 <__aeabi_fsub+0x2b0>
 8000d92:	46c0      	nop			; (mov r8, r8)
 8000d94:	7dffffff 	.word	0x7dffffff
 8000d98:	fbffffff 	.word	0xfbffffff

08000d9c <__aeabi_ui2f>:
 8000d9c:	b510      	push	{r4, lr}
 8000d9e:	1e04      	subs	r4, r0, #0
 8000da0:	d027      	beq.n	8000df2 <__aeabi_ui2f+0x56>
 8000da2:	f000 f841 	bl	8000e28 <__clzsi2>
 8000da6:	239e      	movs	r3, #158	; 0x9e
 8000da8:	1a1b      	subs	r3, r3, r0
 8000daa:	2b96      	cmp	r3, #150	; 0x96
 8000dac:	dc0a      	bgt.n	8000dc4 <__aeabi_ui2f+0x28>
 8000dae:	2296      	movs	r2, #150	; 0x96
 8000db0:	1ad2      	subs	r2, r2, r3
 8000db2:	4094      	lsls	r4, r2
 8000db4:	0264      	lsls	r4, r4, #9
 8000db6:	0a64      	lsrs	r4, r4, #9
 8000db8:	b2db      	uxtb	r3, r3
 8000dba:	0264      	lsls	r4, r4, #9
 8000dbc:	05db      	lsls	r3, r3, #23
 8000dbe:	0a60      	lsrs	r0, r4, #9
 8000dc0:	4318      	orrs	r0, r3
 8000dc2:	bd10      	pop	{r4, pc}
 8000dc4:	2b99      	cmp	r3, #153	; 0x99
 8000dc6:	dc17      	bgt.n	8000df8 <__aeabi_ui2f+0x5c>
 8000dc8:	2299      	movs	r2, #153	; 0x99
 8000dca:	1ad2      	subs	r2, r2, r3
 8000dcc:	2a00      	cmp	r2, #0
 8000dce:	dd27      	ble.n	8000e20 <__aeabi_ui2f+0x84>
 8000dd0:	4094      	lsls	r4, r2
 8000dd2:	0022      	movs	r2, r4
 8000dd4:	4c13      	ldr	r4, [pc, #76]	; (8000e24 <__aeabi_ui2f+0x88>)
 8000dd6:	4014      	ands	r4, r2
 8000dd8:	0751      	lsls	r1, r2, #29
 8000dda:	d004      	beq.n	8000de6 <__aeabi_ui2f+0x4a>
 8000ddc:	210f      	movs	r1, #15
 8000dde:	400a      	ands	r2, r1
 8000de0:	2a04      	cmp	r2, #4
 8000de2:	d000      	beq.n	8000de6 <__aeabi_ui2f+0x4a>
 8000de4:	3404      	adds	r4, #4
 8000de6:	0162      	lsls	r2, r4, #5
 8000de8:	d412      	bmi.n	8000e10 <__aeabi_ui2f+0x74>
 8000dea:	01a4      	lsls	r4, r4, #6
 8000dec:	0a64      	lsrs	r4, r4, #9
 8000dee:	b2db      	uxtb	r3, r3
 8000df0:	e7e3      	b.n	8000dba <__aeabi_ui2f+0x1e>
 8000df2:	2300      	movs	r3, #0
 8000df4:	2400      	movs	r4, #0
 8000df6:	e7e0      	b.n	8000dba <__aeabi_ui2f+0x1e>
 8000df8:	22b9      	movs	r2, #185	; 0xb9
 8000dfa:	0021      	movs	r1, r4
 8000dfc:	1ad2      	subs	r2, r2, r3
 8000dfe:	4091      	lsls	r1, r2
 8000e00:	000a      	movs	r2, r1
 8000e02:	1e51      	subs	r1, r2, #1
 8000e04:	418a      	sbcs	r2, r1
 8000e06:	2105      	movs	r1, #5
 8000e08:	1a09      	subs	r1, r1, r0
 8000e0a:	40cc      	lsrs	r4, r1
 8000e0c:	4314      	orrs	r4, r2
 8000e0e:	e7db      	b.n	8000dc8 <__aeabi_ui2f+0x2c>
 8000e10:	4b04      	ldr	r3, [pc, #16]	; (8000e24 <__aeabi_ui2f+0x88>)
 8000e12:	401c      	ands	r4, r3
 8000e14:	239f      	movs	r3, #159	; 0x9f
 8000e16:	01a4      	lsls	r4, r4, #6
 8000e18:	1a1b      	subs	r3, r3, r0
 8000e1a:	0a64      	lsrs	r4, r4, #9
 8000e1c:	b2db      	uxtb	r3, r3
 8000e1e:	e7cc      	b.n	8000dba <__aeabi_ui2f+0x1e>
 8000e20:	0022      	movs	r2, r4
 8000e22:	e7d7      	b.n	8000dd4 <__aeabi_ui2f+0x38>
 8000e24:	fbffffff 	.word	0xfbffffff

08000e28 <__clzsi2>:
 8000e28:	211c      	movs	r1, #28
 8000e2a:	2301      	movs	r3, #1
 8000e2c:	041b      	lsls	r3, r3, #16
 8000e2e:	4298      	cmp	r0, r3
 8000e30:	d301      	bcc.n	8000e36 <__clzsi2+0xe>
 8000e32:	0c00      	lsrs	r0, r0, #16
 8000e34:	3910      	subs	r1, #16
 8000e36:	0a1b      	lsrs	r3, r3, #8
 8000e38:	4298      	cmp	r0, r3
 8000e3a:	d301      	bcc.n	8000e40 <__clzsi2+0x18>
 8000e3c:	0a00      	lsrs	r0, r0, #8
 8000e3e:	3908      	subs	r1, #8
 8000e40:	091b      	lsrs	r3, r3, #4
 8000e42:	4298      	cmp	r0, r3
 8000e44:	d301      	bcc.n	8000e4a <__clzsi2+0x22>
 8000e46:	0900      	lsrs	r0, r0, #4
 8000e48:	3904      	subs	r1, #4
 8000e4a:	a202      	add	r2, pc, #8	; (adr r2, 8000e54 <__clzsi2+0x2c>)
 8000e4c:	5c10      	ldrb	r0, [r2, r0]
 8000e4e:	1840      	adds	r0, r0, r1
 8000e50:	4770      	bx	lr
 8000e52:	46c0      	nop			; (mov r8, r8)
 8000e54:	02020304 	.word	0x02020304
 8000e58:	01010101 	.word	0x01010101
	...

08000e64 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e68:	4b07      	ldr	r3, [pc, #28]	; (8000e88 <HAL_Init+0x24>)
 8000e6a:	4a07      	ldr	r2, [pc, #28]	; (8000e88 <HAL_Init+0x24>)
 8000e6c:	6812      	ldr	r2, [r2, #0]
 8000e6e:	2110      	movs	r1, #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000e74:	2000      	movs	r0, #0
 8000e76:	f000 f809 	bl	8000e8c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e7a:	f002 fa53 	bl	8003324 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e7e:	2300      	movs	r3, #0
}
 8000e80:	0018      	movs	r0, r3
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	46c0      	nop			; (mov r8, r8)
 8000e88:	40022000 	.word	0x40022000

08000e8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b082      	sub	sp, #8
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 8000e94:	f000 ffac 	bl	8001df0 <HAL_RCC_GetHCLKFreq>
 8000e98:	0002      	movs	r2, r0
 8000e9a:	23fa      	movs	r3, #250	; 0xfa
 8000e9c:	0099      	lsls	r1, r3, #2
 8000e9e:	0010      	movs	r0, r2
 8000ea0:	f7ff f95a 	bl	8000158 <__udivsi3>
 8000ea4:	0003      	movs	r3, r0
 8000ea6:	0018      	movs	r0, r3
 8000ea8:	f000 f8f0 	bl	800108c <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000eac:	6879      	ldr	r1, [r7, #4]
 8000eae:	2301      	movs	r3, #1
 8000eb0:	425b      	negs	r3, r3
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	0018      	movs	r0, r3
 8000eb6:	f000 f8c3 	bl	8001040 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
 8000eba:	2300      	movs	r3, #0
}
 8000ebc:	0018      	movs	r0, r3
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	b002      	add	sp, #8
 8000ec2:	bd80      	pop	{r7, pc}

08000ec4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	af00      	add	r7, sp, #0
  uwTick++;
 8000ec8:	4b03      	ldr	r3, [pc, #12]	; (8000ed8 <HAL_IncTick+0x14>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	1c5a      	adds	r2, r3, #1
 8000ece:	4b02      	ldr	r3, [pc, #8]	; (8000ed8 <HAL_IncTick+0x14>)
 8000ed0:	601a      	str	r2, [r3, #0]
}
 8000ed2:	46c0      	nop			; (mov r8, r8)
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	20002090 	.word	0x20002090

08000edc <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	af00      	add	r7, sp, #0
  return uwTick;
 8000ee0:	4b02      	ldr	r3, [pc, #8]	; (8000eec <HAL_GetTick+0x10>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
}
 8000ee4:	0018      	movs	r0, r3
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	46c0      	nop			; (mov r8, r8)
 8000eec:	20002090 	.word	0x20002090

08000ef0 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	0002      	movs	r2, r0
 8000ef8:	1dfb      	adds	r3, r7, #7
 8000efa:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000efc:	4b06      	ldr	r3, [pc, #24]	; (8000f18 <NVIC_EnableIRQ+0x28>)
 8000efe:	1dfa      	adds	r2, r7, #7
 8000f00:	7812      	ldrb	r2, [r2, #0]
 8000f02:	0011      	movs	r1, r2
 8000f04:	221f      	movs	r2, #31
 8000f06:	400a      	ands	r2, r1
 8000f08:	2101      	movs	r1, #1
 8000f0a:	4091      	lsls	r1, r2
 8000f0c:	000a      	movs	r2, r1
 8000f0e:	601a      	str	r2, [r3, #0]
}
 8000f10:	46c0      	nop			; (mov r8, r8)
 8000f12:	46bd      	mov	sp, r7
 8000f14:	b002      	add	sp, #8
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	e000e100 	.word	0xe000e100

08000f1c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f1c:	b5b0      	push	{r4, r5, r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	0002      	movs	r2, r0
 8000f24:	6039      	str	r1, [r7, #0]
 8000f26:	1dfb      	adds	r3, r7, #7
 8000f28:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 8000f2a:	1dfb      	adds	r3, r7, #7
 8000f2c:	781b      	ldrb	r3, [r3, #0]
 8000f2e:	2b7f      	cmp	r3, #127	; 0x7f
 8000f30:	d932      	bls.n	8000f98 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f32:	4c2f      	ldr	r4, [pc, #188]	; (8000ff0 <NVIC_SetPriority+0xd4>)
 8000f34:	1dfb      	adds	r3, r7, #7
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	001a      	movs	r2, r3
 8000f3a:	230f      	movs	r3, #15
 8000f3c:	4013      	ands	r3, r2
 8000f3e:	3b08      	subs	r3, #8
 8000f40:	0899      	lsrs	r1, r3, #2
 8000f42:	4a2b      	ldr	r2, [pc, #172]	; (8000ff0 <NVIC_SetPriority+0xd4>)
 8000f44:	1dfb      	adds	r3, r7, #7
 8000f46:	781b      	ldrb	r3, [r3, #0]
 8000f48:	0018      	movs	r0, r3
 8000f4a:	230f      	movs	r3, #15
 8000f4c:	4003      	ands	r3, r0
 8000f4e:	3b08      	subs	r3, #8
 8000f50:	089b      	lsrs	r3, r3, #2
 8000f52:	3306      	adds	r3, #6
 8000f54:	009b      	lsls	r3, r3, #2
 8000f56:	18d3      	adds	r3, r2, r3
 8000f58:	3304      	adds	r3, #4
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	1dfa      	adds	r2, r7, #7
 8000f5e:	7812      	ldrb	r2, [r2, #0]
 8000f60:	0010      	movs	r0, r2
 8000f62:	2203      	movs	r2, #3
 8000f64:	4002      	ands	r2, r0
 8000f66:	00d2      	lsls	r2, r2, #3
 8000f68:	20ff      	movs	r0, #255	; 0xff
 8000f6a:	4090      	lsls	r0, r2
 8000f6c:	0002      	movs	r2, r0
 8000f6e:	43d2      	mvns	r2, r2
 8000f70:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	019b      	lsls	r3, r3, #6
 8000f76:	20ff      	movs	r0, #255	; 0xff
 8000f78:	4018      	ands	r0, r3
 8000f7a:	1dfb      	adds	r3, r7, #7
 8000f7c:	781b      	ldrb	r3, [r3, #0]
 8000f7e:	001d      	movs	r5, r3
 8000f80:	2303      	movs	r3, #3
 8000f82:	402b      	ands	r3, r5
 8000f84:	00db      	lsls	r3, r3, #3
 8000f86:	4098      	lsls	r0, r3
 8000f88:	0003      	movs	r3, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f8a:	431a      	orrs	r2, r3
 8000f8c:	1d8b      	adds	r3, r1, #6
 8000f8e:	009b      	lsls	r3, r3, #2
 8000f90:	18e3      	adds	r3, r4, r3
 8000f92:	3304      	adds	r3, #4
 8000f94:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000f96:	e027      	b.n	8000fe8 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f98:	4c16      	ldr	r4, [pc, #88]	; (8000ff4 <NVIC_SetPriority+0xd8>)
 8000f9a:	1dfb      	adds	r3, r7, #7
 8000f9c:	781b      	ldrb	r3, [r3, #0]
 8000f9e:	b25b      	sxtb	r3, r3
 8000fa0:	089b      	lsrs	r3, r3, #2
 8000fa2:	4914      	ldr	r1, [pc, #80]	; (8000ff4 <NVIC_SetPriority+0xd8>)
 8000fa4:	1dfa      	adds	r2, r7, #7
 8000fa6:	7812      	ldrb	r2, [r2, #0]
 8000fa8:	b252      	sxtb	r2, r2
 8000faa:	0892      	lsrs	r2, r2, #2
 8000fac:	32c0      	adds	r2, #192	; 0xc0
 8000fae:	0092      	lsls	r2, r2, #2
 8000fb0:	5852      	ldr	r2, [r2, r1]
 8000fb2:	1df9      	adds	r1, r7, #7
 8000fb4:	7809      	ldrb	r1, [r1, #0]
 8000fb6:	0008      	movs	r0, r1
 8000fb8:	2103      	movs	r1, #3
 8000fba:	4001      	ands	r1, r0
 8000fbc:	00c9      	lsls	r1, r1, #3
 8000fbe:	20ff      	movs	r0, #255	; 0xff
 8000fc0:	4088      	lsls	r0, r1
 8000fc2:	0001      	movs	r1, r0
 8000fc4:	43c9      	mvns	r1, r1
 8000fc6:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000fc8:	683a      	ldr	r2, [r7, #0]
 8000fca:	0192      	lsls	r2, r2, #6
 8000fcc:	20ff      	movs	r0, #255	; 0xff
 8000fce:	4010      	ands	r0, r2
 8000fd0:	1dfa      	adds	r2, r7, #7
 8000fd2:	7812      	ldrb	r2, [r2, #0]
 8000fd4:	0015      	movs	r5, r2
 8000fd6:	2203      	movs	r2, #3
 8000fd8:	402a      	ands	r2, r5
 8000fda:	00d2      	lsls	r2, r2, #3
 8000fdc:	4090      	lsls	r0, r2
 8000fde:	0002      	movs	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fe0:	430a      	orrs	r2, r1
 8000fe2:	33c0      	adds	r3, #192	; 0xc0
 8000fe4:	009b      	lsls	r3, r3, #2
 8000fe6:	511a      	str	r2, [r3, r4]
}
 8000fe8:	46c0      	nop			; (mov r8, r8)
 8000fea:	46bd      	mov	sp, r7
 8000fec:	b002      	add	sp, #8
 8000fee:	bdb0      	pop	{r4, r5, r7, pc}
 8000ff0:	e000ed00 	.word	0xe000ed00
 8000ff4:	e000e100 	.word	0xe000e100

08000ff8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b082      	sub	sp, #8
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	3b01      	subs	r3, #1
 8001004:	4a0c      	ldr	r2, [pc, #48]	; (8001038 <SysTick_Config+0x40>)
 8001006:	4293      	cmp	r3, r2
 8001008:	d901      	bls.n	800100e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800100a:	2301      	movs	r3, #1
 800100c:	e010      	b.n	8001030 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800100e:	4b0b      	ldr	r3, [pc, #44]	; (800103c <SysTick_Config+0x44>)
 8001010:	687a      	ldr	r2, [r7, #4]
 8001012:	3a01      	subs	r2, #1
 8001014:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001016:	2301      	movs	r3, #1
 8001018:	425b      	negs	r3, r3
 800101a:	2103      	movs	r1, #3
 800101c:	0018      	movs	r0, r3
 800101e:	f7ff ff7d 	bl	8000f1c <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001022:	4b06      	ldr	r3, [pc, #24]	; (800103c <SysTick_Config+0x44>)
 8001024:	2200      	movs	r2, #0
 8001026:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001028:	4b04      	ldr	r3, [pc, #16]	; (800103c <SysTick_Config+0x44>)
 800102a:	2207      	movs	r2, #7
 800102c:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800102e:	2300      	movs	r3, #0
}
 8001030:	0018      	movs	r0, r3
 8001032:	46bd      	mov	sp, r7
 8001034:	b002      	add	sp, #8
 8001036:	bd80      	pop	{r7, pc}
 8001038:	00ffffff 	.word	0x00ffffff
 800103c:	e000e010 	.word	0xe000e010

08001040 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001040:	b580      	push	{r7, lr}
 8001042:	b084      	sub	sp, #16
 8001044:	af00      	add	r7, sp, #0
 8001046:	60b9      	str	r1, [r7, #8]
 8001048:	607a      	str	r2, [r7, #4]
 800104a:	230f      	movs	r3, #15
 800104c:	18fb      	adds	r3, r7, r3
 800104e:	1c02      	adds	r2, r0, #0
 8001050:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001052:	68ba      	ldr	r2, [r7, #8]
 8001054:	230f      	movs	r3, #15
 8001056:	18fb      	adds	r3, r7, r3
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	b25b      	sxtb	r3, r3
 800105c:	0011      	movs	r1, r2
 800105e:	0018      	movs	r0, r3
 8001060:	f7ff ff5c 	bl	8000f1c <NVIC_SetPriority>
}
 8001064:	46c0      	nop			; (mov r8, r8)
 8001066:	46bd      	mov	sp, r7
 8001068:	b004      	add	sp, #16
 800106a:	bd80      	pop	{r7, pc}

0800106c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
 8001072:	0002      	movs	r2, r0
 8001074:	1dfb      	adds	r3, r7, #7
 8001076:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001078:	1dfb      	adds	r3, r7, #7
 800107a:	781b      	ldrb	r3, [r3, #0]
 800107c:	b25b      	sxtb	r3, r3
 800107e:	0018      	movs	r0, r3
 8001080:	f7ff ff36 	bl	8000ef0 <NVIC_EnableIRQ>
}
 8001084:	46c0      	nop			; (mov r8, r8)
 8001086:	46bd      	mov	sp, r7
 8001088:	b002      	add	sp, #8
 800108a:	bd80      	pop	{r7, pc}

0800108c <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	0018      	movs	r0, r3
 8001098:	f7ff ffae 	bl	8000ff8 <SysTick_Config>
 800109c:	0003      	movs	r3, r0
}
 800109e:	0018      	movs	r0, r3
 80010a0:	46bd      	mov	sp, r7
 80010a2:	b002      	add	sp, #8
 80010a4:	bd80      	pop	{r7, pc}
	...

080010a8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	2b04      	cmp	r3, #4
 80010b4:	d106      	bne.n	80010c4 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80010b6:	4b08      	ldr	r3, [pc, #32]	; (80010d8 <HAL_SYSTICK_CLKSourceConfig+0x30>)
 80010b8:	4a07      	ldr	r2, [pc, #28]	; (80010d8 <HAL_SYSTICK_CLKSourceConfig+0x30>)
 80010ba:	6812      	ldr	r2, [r2, #0]
 80010bc:	2104      	movs	r1, #4
 80010be:	430a      	orrs	r2, r1
 80010c0:	601a      	str	r2, [r3, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 80010c2:	e005      	b.n	80010d0 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80010c4:	4b04      	ldr	r3, [pc, #16]	; (80010d8 <HAL_SYSTICK_CLKSourceConfig+0x30>)
 80010c6:	4a04      	ldr	r2, [pc, #16]	; (80010d8 <HAL_SYSTICK_CLKSourceConfig+0x30>)
 80010c8:	6812      	ldr	r2, [r2, #0]
 80010ca:	2104      	movs	r1, #4
 80010cc:	438a      	bics	r2, r1
 80010ce:	601a      	str	r2, [r3, #0]
}
 80010d0:	46c0      	nop			; (mov r8, r8)
 80010d2:	46bd      	mov	sp, r7
 80010d4:	b002      	add	sp, #8
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	e000e010 	.word	0xe000e010

080010dc <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80010e0:	f000 f803 	bl	80010ea <HAL_SYSTICK_Callback>
}
 80010e4:	46c0      	nop			; (mov r8, r8)
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}

080010ea <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80010ea:	b580      	push	{r7, lr}
 80010ec:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80010ee:	46c0      	nop			; (mov r8, r8)
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}

080010f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b086      	sub	sp, #24
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
 80010fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80010fe:	2300      	movs	r3, #0
 8001100:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001102:	2300      	movs	r3, #0
 8001104:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001106:	2300      	movs	r3, #0
 8001108:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 800110a:	e155      	b.n	80013b8 <HAL_GPIO_Init+0x2c4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800110c:	683b      	ldr	r3, [r7, #0]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	2101      	movs	r1, #1
 8001112:	697a      	ldr	r2, [r7, #20]
 8001114:	4091      	lsls	r1, r2
 8001116:	000a      	movs	r2, r1
 8001118:	4013      	ands	r3, r2
 800111a:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d100      	bne.n	8001124 <HAL_GPIO_Init+0x30>
 8001122:	e146      	b.n	80013b2 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	685b      	ldr	r3, [r3, #4]
 8001128:	2b02      	cmp	r3, #2
 800112a:	d003      	beq.n	8001134 <HAL_GPIO_Init+0x40>
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	2b12      	cmp	r3, #18
 8001132:	d123      	bne.n	800117c <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3];
 8001134:	697b      	ldr	r3, [r7, #20]
 8001136:	08da      	lsrs	r2, r3, #3
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	3208      	adds	r2, #8
 800113c:	0092      	lsls	r2, r2, #2
 800113e:	58d3      	ldr	r3, [r2, r3]
 8001140:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8001142:	697b      	ldr	r3, [r7, #20]
 8001144:	2207      	movs	r2, #7
 8001146:	4013      	ands	r3, r2
 8001148:	009b      	lsls	r3, r3, #2
 800114a:	220f      	movs	r2, #15
 800114c:	409a      	lsls	r2, r3
 800114e:	0013      	movs	r3, r2
 8001150:	43da      	mvns	r2, r3
 8001152:	693b      	ldr	r3, [r7, #16]
 8001154:	4013      	ands	r3, r2
 8001156:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	691a      	ldr	r2, [r3, #16]
 800115c:	697b      	ldr	r3, [r7, #20]
 800115e:	2107      	movs	r1, #7
 8001160:	400b      	ands	r3, r1
 8001162:	009b      	lsls	r3, r3, #2
 8001164:	409a      	lsls	r2, r3
 8001166:	0013      	movs	r3, r2
 8001168:	693a      	ldr	r2, [r7, #16]
 800116a:	4313      	orrs	r3, r2
 800116c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800116e:	697b      	ldr	r3, [r7, #20]
 8001170:	08da      	lsrs	r2, r3, #3
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	3208      	adds	r2, #8
 8001176:	0092      	lsls	r2, r2, #2
 8001178:	6939      	ldr	r1, [r7, #16]
 800117a:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8001182:	697b      	ldr	r3, [r7, #20]
 8001184:	005b      	lsls	r3, r3, #1
 8001186:	2203      	movs	r2, #3
 8001188:	409a      	lsls	r2, r3
 800118a:	0013      	movs	r3, r2
 800118c:	43da      	mvns	r2, r3
 800118e:	693b      	ldr	r3, [r7, #16]
 8001190:	4013      	ands	r3, r2
 8001192:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	2203      	movs	r2, #3
 800119a:	401a      	ands	r2, r3
 800119c:	697b      	ldr	r3, [r7, #20]
 800119e:	005b      	lsls	r3, r3, #1
 80011a0:	409a      	lsls	r2, r3
 80011a2:	0013      	movs	r3, r2
 80011a4:	693a      	ldr	r2, [r7, #16]
 80011a6:	4313      	orrs	r3, r2
 80011a8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	693a      	ldr	r2, [r7, #16]
 80011ae:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	2b01      	cmp	r3, #1
 80011b6:	d00b      	beq.n	80011d0 <HAL_GPIO_Init+0xdc>
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	2b02      	cmp	r3, #2
 80011be:	d007      	beq.n	80011d0 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80011c4:	2b11      	cmp	r3, #17
 80011c6:	d003      	beq.n	80011d0 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	685b      	ldr	r3, [r3, #4]
 80011cc:	2b12      	cmp	r3, #18
 80011ce:	d130      	bne.n	8001232 <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	689b      	ldr	r3, [r3, #8]
 80011d4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80011d6:	697b      	ldr	r3, [r7, #20]
 80011d8:	005b      	lsls	r3, r3, #1
 80011da:	2203      	movs	r2, #3
 80011dc:	409a      	lsls	r2, r3
 80011de:	0013      	movs	r3, r2
 80011e0:	43da      	mvns	r2, r3
 80011e2:	693b      	ldr	r3, [r7, #16]
 80011e4:	4013      	ands	r3, r2
 80011e6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	68da      	ldr	r2, [r3, #12]
 80011ec:	697b      	ldr	r3, [r7, #20]
 80011ee:	005b      	lsls	r3, r3, #1
 80011f0:	409a      	lsls	r2, r3
 80011f2:	0013      	movs	r3, r2
 80011f4:	693a      	ldr	r2, [r7, #16]
 80011f6:	4313      	orrs	r3, r2
 80011f8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	693a      	ldr	r2, [r7, #16]
 80011fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8001206:	2201      	movs	r2, #1
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	409a      	lsls	r2, r3
 800120c:	0013      	movs	r3, r2
 800120e:	43da      	mvns	r2, r3
 8001210:	693b      	ldr	r3, [r7, #16]
 8001212:	4013      	ands	r3, r2
 8001214:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	685b      	ldr	r3, [r3, #4]
 800121a:	091b      	lsrs	r3, r3, #4
 800121c:	2201      	movs	r2, #1
 800121e:	401a      	ands	r2, r3
 8001220:	697b      	ldr	r3, [r7, #20]
 8001222:	409a      	lsls	r2, r3
 8001224:	0013      	movs	r3, r2
 8001226:	693a      	ldr	r2, [r7, #16]
 8001228:	4313      	orrs	r3, r2
 800122a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	693a      	ldr	r2, [r7, #16]
 8001230:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	68db      	ldr	r3, [r3, #12]
 8001236:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001238:	697b      	ldr	r3, [r7, #20]
 800123a:	005b      	lsls	r3, r3, #1
 800123c:	2203      	movs	r2, #3
 800123e:	409a      	lsls	r2, r3
 8001240:	0013      	movs	r3, r2
 8001242:	43da      	mvns	r2, r3
 8001244:	693b      	ldr	r3, [r7, #16]
 8001246:	4013      	ands	r3, r2
 8001248:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	689a      	ldr	r2, [r3, #8]
 800124e:	697b      	ldr	r3, [r7, #20]
 8001250:	005b      	lsls	r3, r3, #1
 8001252:	409a      	lsls	r2, r3
 8001254:	0013      	movs	r3, r2
 8001256:	693a      	ldr	r2, [r7, #16]
 8001258:	4313      	orrs	r3, r2
 800125a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	693a      	ldr	r2, [r7, #16]
 8001260:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	685a      	ldr	r2, [r3, #4]
 8001266:	2380      	movs	r3, #128	; 0x80
 8001268:	055b      	lsls	r3, r3, #21
 800126a:	4013      	ands	r3, r2
 800126c:	d100      	bne.n	8001270 <HAL_GPIO_Init+0x17c>
 800126e:	e0a0      	b.n	80013b2 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001270:	4b57      	ldr	r3, [pc, #348]	; (80013d0 <HAL_GPIO_Init+0x2dc>)
 8001272:	4a57      	ldr	r2, [pc, #348]	; (80013d0 <HAL_GPIO_Init+0x2dc>)
 8001274:	6992      	ldr	r2, [r2, #24]
 8001276:	2101      	movs	r1, #1
 8001278:	430a      	orrs	r2, r1
 800127a:	619a      	str	r2, [r3, #24]
 800127c:	4b54      	ldr	r3, [pc, #336]	; (80013d0 <HAL_GPIO_Init+0x2dc>)
 800127e:	699b      	ldr	r3, [r3, #24]
 8001280:	2201      	movs	r2, #1
 8001282:	4013      	ands	r3, r2
 8001284:	60bb      	str	r3, [r7, #8]
 8001286:	68bb      	ldr	r3, [r7, #8]
  
        temp = SYSCFG->EXTICR[position >> 2];
 8001288:	4a52      	ldr	r2, [pc, #328]	; (80013d4 <HAL_GPIO_Init+0x2e0>)
 800128a:	697b      	ldr	r3, [r7, #20]
 800128c:	089b      	lsrs	r3, r3, #2
 800128e:	3302      	adds	r3, #2
 8001290:	009b      	lsls	r3, r3, #2
 8001292:	589b      	ldr	r3, [r3, r2]
 8001294:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001296:	697b      	ldr	r3, [r7, #20]
 8001298:	2203      	movs	r2, #3
 800129a:	4013      	ands	r3, r2
 800129c:	009b      	lsls	r3, r3, #2
 800129e:	220f      	movs	r2, #15
 80012a0:	409a      	lsls	r2, r3
 80012a2:	0013      	movs	r3, r2
 80012a4:	43da      	mvns	r2, r3
 80012a6:	693b      	ldr	r3, [r7, #16]
 80012a8:	4013      	ands	r3, r2
 80012aa:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80012ac:	687a      	ldr	r2, [r7, #4]
 80012ae:	2390      	movs	r3, #144	; 0x90
 80012b0:	05db      	lsls	r3, r3, #23
 80012b2:	429a      	cmp	r2, r3
 80012b4:	d019      	beq.n	80012ea <HAL_GPIO_Init+0x1f6>
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	4a47      	ldr	r2, [pc, #284]	; (80013d8 <HAL_GPIO_Init+0x2e4>)
 80012ba:	4293      	cmp	r3, r2
 80012bc:	d013      	beq.n	80012e6 <HAL_GPIO_Init+0x1f2>
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	4a46      	ldr	r2, [pc, #280]	; (80013dc <HAL_GPIO_Init+0x2e8>)
 80012c2:	4293      	cmp	r3, r2
 80012c4:	d00d      	beq.n	80012e2 <HAL_GPIO_Init+0x1ee>
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	4a45      	ldr	r2, [pc, #276]	; (80013e0 <HAL_GPIO_Init+0x2ec>)
 80012ca:	4293      	cmp	r3, r2
 80012cc:	d007      	beq.n	80012de <HAL_GPIO_Init+0x1ea>
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	4a44      	ldr	r2, [pc, #272]	; (80013e4 <HAL_GPIO_Init+0x2f0>)
 80012d2:	4293      	cmp	r3, r2
 80012d4:	d101      	bne.n	80012da <HAL_GPIO_Init+0x1e6>
 80012d6:	2304      	movs	r3, #4
 80012d8:	e008      	b.n	80012ec <HAL_GPIO_Init+0x1f8>
 80012da:	2305      	movs	r3, #5
 80012dc:	e006      	b.n	80012ec <HAL_GPIO_Init+0x1f8>
 80012de:	2303      	movs	r3, #3
 80012e0:	e004      	b.n	80012ec <HAL_GPIO_Init+0x1f8>
 80012e2:	2302      	movs	r3, #2
 80012e4:	e002      	b.n	80012ec <HAL_GPIO_Init+0x1f8>
 80012e6:	2301      	movs	r3, #1
 80012e8:	e000      	b.n	80012ec <HAL_GPIO_Init+0x1f8>
 80012ea:	2300      	movs	r3, #0
 80012ec:	697a      	ldr	r2, [r7, #20]
 80012ee:	2103      	movs	r1, #3
 80012f0:	400a      	ands	r2, r1
 80012f2:	0092      	lsls	r2, r2, #2
 80012f4:	4093      	lsls	r3, r2
 80012f6:	693a      	ldr	r2, [r7, #16]
 80012f8:	4313      	orrs	r3, r2
 80012fa:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 80012fc:	4935      	ldr	r1, [pc, #212]	; (80013d4 <HAL_GPIO_Init+0x2e0>)
 80012fe:	697b      	ldr	r3, [r7, #20]
 8001300:	089b      	lsrs	r3, r3, #2
 8001302:	3302      	adds	r3, #2
 8001304:	009b      	lsls	r3, r3, #2
 8001306:	693a      	ldr	r2, [r7, #16]
 8001308:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800130a:	4b37      	ldr	r3, [pc, #220]	; (80013e8 <HAL_GPIO_Init+0x2f4>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	43da      	mvns	r2, r3
 8001314:	693b      	ldr	r3, [r7, #16]
 8001316:	4013      	ands	r3, r2
 8001318:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	685a      	ldr	r2, [r3, #4]
 800131e:	2380      	movs	r3, #128	; 0x80
 8001320:	025b      	lsls	r3, r3, #9
 8001322:	4013      	ands	r3, r2
 8001324:	d003      	beq.n	800132e <HAL_GPIO_Init+0x23a>
        {
          SET_BIT(temp, iocurrent); 
 8001326:	693a      	ldr	r2, [r7, #16]
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	4313      	orrs	r3, r2
 800132c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800132e:	4b2e      	ldr	r3, [pc, #184]	; (80013e8 <HAL_GPIO_Init+0x2f4>)
 8001330:	693a      	ldr	r2, [r7, #16]
 8001332:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001334:	4b2c      	ldr	r3, [pc, #176]	; (80013e8 <HAL_GPIO_Init+0x2f4>)
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	43da      	mvns	r2, r3
 800133e:	693b      	ldr	r3, [r7, #16]
 8001340:	4013      	ands	r3, r2
 8001342:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	685a      	ldr	r2, [r3, #4]
 8001348:	2380      	movs	r3, #128	; 0x80
 800134a:	029b      	lsls	r3, r3, #10
 800134c:	4013      	ands	r3, r2
 800134e:	d003      	beq.n	8001358 <HAL_GPIO_Init+0x264>
        { 
          SET_BIT(temp, iocurrent); 
 8001350:	693a      	ldr	r2, [r7, #16]
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	4313      	orrs	r3, r2
 8001356:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001358:	4b23      	ldr	r3, [pc, #140]	; (80013e8 <HAL_GPIO_Init+0x2f4>)
 800135a:	693a      	ldr	r2, [r7, #16]
 800135c:	605a      	str	r2, [r3, #4]
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800135e:	4b22      	ldr	r3, [pc, #136]	; (80013e8 <HAL_GPIO_Init+0x2f4>)
 8001360:	689b      	ldr	r3, [r3, #8]
 8001362:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	43da      	mvns	r2, r3
 8001368:	693b      	ldr	r3, [r7, #16]
 800136a:	4013      	ands	r3, r2
 800136c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	685a      	ldr	r2, [r3, #4]
 8001372:	2380      	movs	r3, #128	; 0x80
 8001374:	035b      	lsls	r3, r3, #13
 8001376:	4013      	ands	r3, r2
 8001378:	d003      	beq.n	8001382 <HAL_GPIO_Init+0x28e>
        {
          SET_BIT(temp, iocurrent); 
 800137a:	693a      	ldr	r2, [r7, #16]
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	4313      	orrs	r3, r2
 8001380:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001382:	4b19      	ldr	r3, [pc, #100]	; (80013e8 <HAL_GPIO_Init+0x2f4>)
 8001384:	693a      	ldr	r2, [r7, #16]
 8001386:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001388:	4b17      	ldr	r3, [pc, #92]	; (80013e8 <HAL_GPIO_Init+0x2f4>)
 800138a:	68db      	ldr	r3, [r3, #12]
 800138c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	43da      	mvns	r2, r3
 8001392:	693b      	ldr	r3, [r7, #16]
 8001394:	4013      	ands	r3, r2
 8001396:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	685a      	ldr	r2, [r3, #4]
 800139c:	2380      	movs	r3, #128	; 0x80
 800139e:	039b      	lsls	r3, r3, #14
 80013a0:	4013      	ands	r3, r2
 80013a2:	d003      	beq.n	80013ac <HAL_GPIO_Init+0x2b8>
        {
          SET_BIT(temp, iocurrent); 
 80013a4:	693a      	ldr	r2, [r7, #16]
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	4313      	orrs	r3, r2
 80013aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80013ac:	4b0e      	ldr	r3, [pc, #56]	; (80013e8 <HAL_GPIO_Init+0x2f4>)
 80013ae:	693a      	ldr	r2, [r7, #16]
 80013b0:	60da      	str	r2, [r3, #12]
      }
    }
    
    position++;
 80013b2:	697b      	ldr	r3, [r7, #20]
 80013b4:	3301      	adds	r3, #1
 80013b6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	681a      	ldr	r2, [r3, #0]
 80013bc:	697b      	ldr	r3, [r7, #20]
 80013be:	40da      	lsrs	r2, r3
 80013c0:	1e13      	subs	r3, r2, #0
 80013c2:	d000      	beq.n	80013c6 <HAL_GPIO_Init+0x2d2>
 80013c4:	e6a2      	b.n	800110c <HAL_GPIO_Init+0x18>
  } 
}
 80013c6:	46c0      	nop			; (mov r8, r8)
 80013c8:	46bd      	mov	sp, r7
 80013ca:	b006      	add	sp, #24
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	46c0      	nop			; (mov r8, r8)
 80013d0:	40021000 	.word	0x40021000
 80013d4:	40010000 	.word	0x40010000
 80013d8:	48000400 	.word	0x48000400
 80013dc:	48000800 	.word	0x48000800
 80013e0:	48000c00 	.word	0x48000c00
 80013e4:	48001000 	.word	0x48001000
 80013e8:	40010400 	.word	0x40010400

080013ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b082      	sub	sp, #8
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
 80013f4:	0008      	movs	r0, r1
 80013f6:	0011      	movs	r1, r2
 80013f8:	1cbb      	adds	r3, r7, #2
 80013fa:	1c02      	adds	r2, r0, #0
 80013fc:	801a      	strh	r2, [r3, #0]
 80013fe:	1c7b      	adds	r3, r7, #1
 8001400:	1c0a      	adds	r2, r1, #0
 8001402:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001404:	1c7b      	adds	r3, r7, #1
 8001406:	781b      	ldrb	r3, [r3, #0]
 8001408:	2b00      	cmp	r3, #0
 800140a:	d004      	beq.n	8001416 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800140c:	1cbb      	adds	r3, r7, #2
 800140e:	881a      	ldrh	r2, [r3, #0]
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001414:	e003      	b.n	800141e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001416:	1cbb      	adds	r3, r7, #2
 8001418:	881a      	ldrh	r2, [r3, #0]
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800141e:	46c0      	nop			; (mov r8, r8)
 8001420:	46bd      	mov	sp, r7
 8001422:	b002      	add	sp, #8
 8001424:	bd80      	pop	{r7, pc}
	...

08001428 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b086      	sub	sp, #24
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8001430:	2300      	movs	r3, #0
 8001432:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	2201      	movs	r2, #1
 800143a:	4013      	ands	r3, r2
 800143c:	d100      	bne.n	8001440 <HAL_RCC_OscConfig+0x18>
 800143e:	e08d      	b.n	800155c <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001440:	4bc5      	ldr	r3, [pc, #788]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	220c      	movs	r2, #12
 8001446:	4013      	ands	r3, r2
 8001448:	2b04      	cmp	r3, #4
 800144a:	d00e      	beq.n	800146a <HAL_RCC_OscConfig+0x42>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800144c:	4bc2      	ldr	r3, [pc, #776]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 800144e:	685b      	ldr	r3, [r3, #4]
 8001450:	220c      	movs	r2, #12
 8001452:	4013      	ands	r3, r2
 8001454:	2b08      	cmp	r3, #8
 8001456:	d116      	bne.n	8001486 <HAL_RCC_OscConfig+0x5e>
 8001458:	4bbf      	ldr	r3, [pc, #764]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 800145a:	685a      	ldr	r2, [r3, #4]
 800145c:	23c0      	movs	r3, #192	; 0xc0
 800145e:	025b      	lsls	r3, r3, #9
 8001460:	401a      	ands	r2, r3
 8001462:	2380      	movs	r3, #128	; 0x80
 8001464:	025b      	lsls	r3, r3, #9
 8001466:	429a      	cmp	r2, r3
 8001468:	d10d      	bne.n	8001486 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800146a:	4bbb      	ldr	r3, [pc, #748]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 800146c:	681a      	ldr	r2, [r3, #0]
 800146e:	2380      	movs	r3, #128	; 0x80
 8001470:	029b      	lsls	r3, r3, #10
 8001472:	4013      	ands	r3, r2
 8001474:	d100      	bne.n	8001478 <HAL_RCC_OscConfig+0x50>
 8001476:	e070      	b.n	800155a <HAL_RCC_OscConfig+0x132>
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	685b      	ldr	r3, [r3, #4]
 800147c:	2b00      	cmp	r3, #0
 800147e:	d000      	beq.n	8001482 <HAL_RCC_OscConfig+0x5a>
 8001480:	e06b      	b.n	800155a <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8001482:	2301      	movs	r3, #1
 8001484:	e327      	b.n	8001ad6 <HAL_RCC_OscConfig+0x6ae>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	685b      	ldr	r3, [r3, #4]
 800148a:	2b01      	cmp	r3, #1
 800148c:	d107      	bne.n	800149e <HAL_RCC_OscConfig+0x76>
 800148e:	4bb2      	ldr	r3, [pc, #712]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 8001490:	4ab1      	ldr	r2, [pc, #708]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 8001492:	6812      	ldr	r2, [r2, #0]
 8001494:	2180      	movs	r1, #128	; 0x80
 8001496:	0249      	lsls	r1, r1, #9
 8001498:	430a      	orrs	r2, r1
 800149a:	601a      	str	r2, [r3, #0]
 800149c:	e02f      	b.n	80014fe <HAL_RCC_OscConfig+0xd6>
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	685b      	ldr	r3, [r3, #4]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d10c      	bne.n	80014c0 <HAL_RCC_OscConfig+0x98>
 80014a6:	4bac      	ldr	r3, [pc, #688]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 80014a8:	4aab      	ldr	r2, [pc, #684]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 80014aa:	6812      	ldr	r2, [r2, #0]
 80014ac:	49ab      	ldr	r1, [pc, #684]	; (800175c <HAL_RCC_OscConfig+0x334>)
 80014ae:	400a      	ands	r2, r1
 80014b0:	601a      	str	r2, [r3, #0]
 80014b2:	4ba9      	ldr	r3, [pc, #676]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 80014b4:	4aa8      	ldr	r2, [pc, #672]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 80014b6:	6812      	ldr	r2, [r2, #0]
 80014b8:	49a9      	ldr	r1, [pc, #676]	; (8001760 <HAL_RCC_OscConfig+0x338>)
 80014ba:	400a      	ands	r2, r1
 80014bc:	601a      	str	r2, [r3, #0]
 80014be:	e01e      	b.n	80014fe <HAL_RCC_OscConfig+0xd6>
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	685b      	ldr	r3, [r3, #4]
 80014c4:	2b05      	cmp	r3, #5
 80014c6:	d10e      	bne.n	80014e6 <HAL_RCC_OscConfig+0xbe>
 80014c8:	4ba3      	ldr	r3, [pc, #652]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 80014ca:	4aa3      	ldr	r2, [pc, #652]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 80014cc:	6812      	ldr	r2, [r2, #0]
 80014ce:	2180      	movs	r1, #128	; 0x80
 80014d0:	02c9      	lsls	r1, r1, #11
 80014d2:	430a      	orrs	r2, r1
 80014d4:	601a      	str	r2, [r3, #0]
 80014d6:	4ba0      	ldr	r3, [pc, #640]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 80014d8:	4a9f      	ldr	r2, [pc, #636]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 80014da:	6812      	ldr	r2, [r2, #0]
 80014dc:	2180      	movs	r1, #128	; 0x80
 80014de:	0249      	lsls	r1, r1, #9
 80014e0:	430a      	orrs	r2, r1
 80014e2:	601a      	str	r2, [r3, #0]
 80014e4:	e00b      	b.n	80014fe <HAL_RCC_OscConfig+0xd6>
 80014e6:	4b9c      	ldr	r3, [pc, #624]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 80014e8:	4a9b      	ldr	r2, [pc, #620]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 80014ea:	6812      	ldr	r2, [r2, #0]
 80014ec:	499b      	ldr	r1, [pc, #620]	; (800175c <HAL_RCC_OscConfig+0x334>)
 80014ee:	400a      	ands	r2, r1
 80014f0:	601a      	str	r2, [r3, #0]
 80014f2:	4b99      	ldr	r3, [pc, #612]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 80014f4:	4a98      	ldr	r2, [pc, #608]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 80014f6:	6812      	ldr	r2, [r2, #0]
 80014f8:	4999      	ldr	r1, [pc, #612]	; (8001760 <HAL_RCC_OscConfig+0x338>)
 80014fa:	400a      	ands	r2, r1
 80014fc:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	685b      	ldr	r3, [r3, #4]
 8001502:	2b00      	cmp	r3, #0
 8001504:	d014      	beq.n	8001530 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001506:	f7ff fce9 	bl	8000edc <HAL_GetTick>
 800150a:	0003      	movs	r3, r0
 800150c:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800150e:	e008      	b.n	8001522 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001510:	f7ff fce4 	bl	8000edc <HAL_GetTick>
 8001514:	0002      	movs	r2, r0
 8001516:	693b      	ldr	r3, [r7, #16]
 8001518:	1ad3      	subs	r3, r2, r3
 800151a:	2b64      	cmp	r3, #100	; 0x64
 800151c:	d901      	bls.n	8001522 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800151e:	2303      	movs	r3, #3
 8001520:	e2d9      	b.n	8001ad6 <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001522:	4b8d      	ldr	r3, [pc, #564]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 8001524:	681a      	ldr	r2, [r3, #0]
 8001526:	2380      	movs	r3, #128	; 0x80
 8001528:	029b      	lsls	r3, r3, #10
 800152a:	4013      	ands	r3, r2
 800152c:	d0f0      	beq.n	8001510 <HAL_RCC_OscConfig+0xe8>
 800152e:	e015      	b.n	800155c <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001530:	f7ff fcd4 	bl	8000edc <HAL_GetTick>
 8001534:	0003      	movs	r3, r0
 8001536:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001538:	e008      	b.n	800154c <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800153a:	f7ff fccf 	bl	8000edc <HAL_GetTick>
 800153e:	0002      	movs	r2, r0
 8001540:	693b      	ldr	r3, [r7, #16]
 8001542:	1ad3      	subs	r3, r2, r3
 8001544:	2b64      	cmp	r3, #100	; 0x64
 8001546:	d901      	bls.n	800154c <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8001548:	2303      	movs	r3, #3
 800154a:	e2c4      	b.n	8001ad6 <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800154c:	4b82      	ldr	r3, [pc, #520]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 800154e:	681a      	ldr	r2, [r3, #0]
 8001550:	2380      	movs	r3, #128	; 0x80
 8001552:	029b      	lsls	r3, r3, #10
 8001554:	4013      	ands	r3, r2
 8001556:	d1f0      	bne.n	800153a <HAL_RCC_OscConfig+0x112>
 8001558:	e000      	b.n	800155c <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800155a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	2202      	movs	r2, #2
 8001562:	4013      	ands	r3, r2
 8001564:	d100      	bne.n	8001568 <HAL_RCC_OscConfig+0x140>
 8001566:	e06c      	b.n	8001642 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001568:	4b7b      	ldr	r3, [pc, #492]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 800156a:	685b      	ldr	r3, [r3, #4]
 800156c:	220c      	movs	r2, #12
 800156e:	4013      	ands	r3, r2
 8001570:	d00e      	beq.n	8001590 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001572:	4b79      	ldr	r3, [pc, #484]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 8001574:	685b      	ldr	r3, [r3, #4]
 8001576:	220c      	movs	r2, #12
 8001578:	4013      	ands	r3, r2
 800157a:	2b08      	cmp	r3, #8
 800157c:	d11f      	bne.n	80015be <HAL_RCC_OscConfig+0x196>
 800157e:	4b76      	ldr	r3, [pc, #472]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 8001580:	685a      	ldr	r2, [r3, #4]
 8001582:	23c0      	movs	r3, #192	; 0xc0
 8001584:	025b      	lsls	r3, r3, #9
 8001586:	401a      	ands	r2, r3
 8001588:	2380      	movs	r3, #128	; 0x80
 800158a:	021b      	lsls	r3, r3, #8
 800158c:	429a      	cmp	r2, r3
 800158e:	d116      	bne.n	80015be <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001590:	4b71      	ldr	r3, [pc, #452]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	2202      	movs	r2, #2
 8001596:	4013      	ands	r3, r2
 8001598:	d005      	beq.n	80015a6 <HAL_RCC_OscConfig+0x17e>
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	68db      	ldr	r3, [r3, #12]
 800159e:	2b01      	cmp	r3, #1
 80015a0:	d001      	beq.n	80015a6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80015a2:	2301      	movs	r3, #1
 80015a4:	e297      	b.n	8001ad6 <HAL_RCC_OscConfig+0x6ae>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015a6:	4a6c      	ldr	r2, [pc, #432]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 80015a8:	4b6b      	ldr	r3, [pc, #428]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	21f8      	movs	r1, #248	; 0xf8
 80015ae:	438b      	bics	r3, r1
 80015b0:	0019      	movs	r1, r3
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	691b      	ldr	r3, [r3, #16]
 80015b6:	00db      	lsls	r3, r3, #3
 80015b8:	430b      	orrs	r3, r1
 80015ba:	6013      	str	r3, [r2, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015bc:	e041      	b.n	8001642 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	68db      	ldr	r3, [r3, #12]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d024      	beq.n	8001610 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015c6:	4b64      	ldr	r3, [pc, #400]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 80015c8:	4a63      	ldr	r2, [pc, #396]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 80015ca:	6812      	ldr	r2, [r2, #0]
 80015cc:	2101      	movs	r1, #1
 80015ce:	430a      	orrs	r2, r1
 80015d0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015d2:	f7ff fc83 	bl	8000edc <HAL_GetTick>
 80015d6:	0003      	movs	r3, r0
 80015d8:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015da:	e008      	b.n	80015ee <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015dc:	f7ff fc7e 	bl	8000edc <HAL_GetTick>
 80015e0:	0002      	movs	r2, r0
 80015e2:	693b      	ldr	r3, [r7, #16]
 80015e4:	1ad3      	subs	r3, r2, r3
 80015e6:	2b02      	cmp	r3, #2
 80015e8:	d901      	bls.n	80015ee <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80015ea:	2303      	movs	r3, #3
 80015ec:	e273      	b.n	8001ad6 <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015ee:	4b5a      	ldr	r3, [pc, #360]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	2202      	movs	r2, #2
 80015f4:	4013      	ands	r3, r2
 80015f6:	d0f1      	beq.n	80015dc <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015f8:	4a57      	ldr	r2, [pc, #348]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 80015fa:	4b57      	ldr	r3, [pc, #348]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	21f8      	movs	r1, #248	; 0xf8
 8001600:	438b      	bics	r3, r1
 8001602:	0019      	movs	r1, r3
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	691b      	ldr	r3, [r3, #16]
 8001608:	00db      	lsls	r3, r3, #3
 800160a:	430b      	orrs	r3, r1
 800160c:	6013      	str	r3, [r2, #0]
 800160e:	e018      	b.n	8001642 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001610:	4b51      	ldr	r3, [pc, #324]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 8001612:	4a51      	ldr	r2, [pc, #324]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 8001614:	6812      	ldr	r2, [r2, #0]
 8001616:	2101      	movs	r1, #1
 8001618:	438a      	bics	r2, r1
 800161a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800161c:	f7ff fc5e 	bl	8000edc <HAL_GetTick>
 8001620:	0003      	movs	r3, r0
 8001622:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001624:	e008      	b.n	8001638 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001626:	f7ff fc59 	bl	8000edc <HAL_GetTick>
 800162a:	0002      	movs	r2, r0
 800162c:	693b      	ldr	r3, [r7, #16]
 800162e:	1ad3      	subs	r3, r2, r3
 8001630:	2b02      	cmp	r3, #2
 8001632:	d901      	bls.n	8001638 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001634:	2303      	movs	r3, #3
 8001636:	e24e      	b.n	8001ad6 <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001638:	4b47      	ldr	r3, [pc, #284]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	2202      	movs	r2, #2
 800163e:	4013      	ands	r3, r2
 8001640:	d1f1      	bne.n	8001626 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	2208      	movs	r2, #8
 8001648:	4013      	ands	r3, r2
 800164a:	d036      	beq.n	80016ba <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	69db      	ldr	r3, [r3, #28]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d019      	beq.n	8001688 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001654:	4b40      	ldr	r3, [pc, #256]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 8001656:	4a40      	ldr	r2, [pc, #256]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 8001658:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800165a:	2101      	movs	r1, #1
 800165c:	430a      	orrs	r2, r1
 800165e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001660:	f7ff fc3c 	bl	8000edc <HAL_GetTick>
 8001664:	0003      	movs	r3, r0
 8001666:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001668:	e008      	b.n	800167c <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800166a:	f7ff fc37 	bl	8000edc <HAL_GetTick>
 800166e:	0002      	movs	r2, r0
 8001670:	693b      	ldr	r3, [r7, #16]
 8001672:	1ad3      	subs	r3, r2, r3
 8001674:	2b02      	cmp	r3, #2
 8001676:	d901      	bls.n	800167c <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001678:	2303      	movs	r3, #3
 800167a:	e22c      	b.n	8001ad6 <HAL_RCC_OscConfig+0x6ae>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800167c:	4b36      	ldr	r3, [pc, #216]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 800167e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001680:	2202      	movs	r2, #2
 8001682:	4013      	ands	r3, r2
 8001684:	d0f1      	beq.n	800166a <HAL_RCC_OscConfig+0x242>
 8001686:	e018      	b.n	80016ba <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001688:	4b33      	ldr	r3, [pc, #204]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 800168a:	4a33      	ldr	r2, [pc, #204]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 800168c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800168e:	2101      	movs	r1, #1
 8001690:	438a      	bics	r2, r1
 8001692:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001694:	f7ff fc22 	bl	8000edc <HAL_GetTick>
 8001698:	0003      	movs	r3, r0
 800169a:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800169c:	e008      	b.n	80016b0 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800169e:	f7ff fc1d 	bl	8000edc <HAL_GetTick>
 80016a2:	0002      	movs	r2, r0
 80016a4:	693b      	ldr	r3, [r7, #16]
 80016a6:	1ad3      	subs	r3, r2, r3
 80016a8:	2b02      	cmp	r3, #2
 80016aa:	d901      	bls.n	80016b0 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80016ac:	2303      	movs	r3, #3
 80016ae:	e212      	b.n	8001ad6 <HAL_RCC_OscConfig+0x6ae>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016b0:	4b29      	ldr	r3, [pc, #164]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 80016b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016b4:	2202      	movs	r2, #2
 80016b6:	4013      	ands	r3, r2
 80016b8:	d1f1      	bne.n	800169e <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	2204      	movs	r2, #4
 80016c0:	4013      	ands	r3, r2
 80016c2:	d100      	bne.n	80016c6 <HAL_RCC_OscConfig+0x29e>
 80016c4:	e0b6      	b.n	8001834 <HAL_RCC_OscConfig+0x40c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80016c6:	2317      	movs	r3, #23
 80016c8:	18fb      	adds	r3, r7, r3
 80016ca:	2200      	movs	r2, #0
 80016cc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016ce:	4b22      	ldr	r3, [pc, #136]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 80016d0:	69da      	ldr	r2, [r3, #28]
 80016d2:	2380      	movs	r3, #128	; 0x80
 80016d4:	055b      	lsls	r3, r3, #21
 80016d6:	4013      	ands	r3, r2
 80016d8:	d111      	bne.n	80016fe <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016da:	4b1f      	ldr	r3, [pc, #124]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 80016dc:	4a1e      	ldr	r2, [pc, #120]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 80016de:	69d2      	ldr	r2, [r2, #28]
 80016e0:	2180      	movs	r1, #128	; 0x80
 80016e2:	0549      	lsls	r1, r1, #21
 80016e4:	430a      	orrs	r2, r1
 80016e6:	61da      	str	r2, [r3, #28]
 80016e8:	4b1b      	ldr	r3, [pc, #108]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 80016ea:	69da      	ldr	r2, [r3, #28]
 80016ec:	2380      	movs	r3, #128	; 0x80
 80016ee:	055b      	lsls	r3, r3, #21
 80016f0:	4013      	ands	r3, r2
 80016f2:	60fb      	str	r3, [r7, #12]
 80016f4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80016f6:	2317      	movs	r3, #23
 80016f8:	18fb      	adds	r3, r7, r3
 80016fa:	2201      	movs	r2, #1
 80016fc:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016fe:	4b19      	ldr	r3, [pc, #100]	; (8001764 <HAL_RCC_OscConfig+0x33c>)
 8001700:	681a      	ldr	r2, [r3, #0]
 8001702:	2380      	movs	r3, #128	; 0x80
 8001704:	005b      	lsls	r3, r3, #1
 8001706:	4013      	ands	r3, r2
 8001708:	d11a      	bne.n	8001740 <HAL_RCC_OscConfig+0x318>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800170a:	4b16      	ldr	r3, [pc, #88]	; (8001764 <HAL_RCC_OscConfig+0x33c>)
 800170c:	4a15      	ldr	r2, [pc, #84]	; (8001764 <HAL_RCC_OscConfig+0x33c>)
 800170e:	6812      	ldr	r2, [r2, #0]
 8001710:	2180      	movs	r1, #128	; 0x80
 8001712:	0049      	lsls	r1, r1, #1
 8001714:	430a      	orrs	r2, r1
 8001716:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001718:	f7ff fbe0 	bl	8000edc <HAL_GetTick>
 800171c:	0003      	movs	r3, r0
 800171e:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001720:	e008      	b.n	8001734 <HAL_RCC_OscConfig+0x30c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001722:	f7ff fbdb 	bl	8000edc <HAL_GetTick>
 8001726:	0002      	movs	r2, r0
 8001728:	693b      	ldr	r3, [r7, #16]
 800172a:	1ad3      	subs	r3, r2, r3
 800172c:	2b64      	cmp	r3, #100	; 0x64
 800172e:	d901      	bls.n	8001734 <HAL_RCC_OscConfig+0x30c>
        {
          return HAL_TIMEOUT;
 8001730:	2303      	movs	r3, #3
 8001732:	e1d0      	b.n	8001ad6 <HAL_RCC_OscConfig+0x6ae>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001734:	4b0b      	ldr	r3, [pc, #44]	; (8001764 <HAL_RCC_OscConfig+0x33c>)
 8001736:	681a      	ldr	r2, [r3, #0]
 8001738:	2380      	movs	r3, #128	; 0x80
 800173a:	005b      	lsls	r3, r3, #1
 800173c:	4013      	ands	r3, r2
 800173e:	d0f0      	beq.n	8001722 <HAL_RCC_OscConfig+0x2fa>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	689b      	ldr	r3, [r3, #8]
 8001744:	2b01      	cmp	r3, #1
 8001746:	d10f      	bne.n	8001768 <HAL_RCC_OscConfig+0x340>
 8001748:	4b03      	ldr	r3, [pc, #12]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 800174a:	4a03      	ldr	r2, [pc, #12]	; (8001758 <HAL_RCC_OscConfig+0x330>)
 800174c:	6a12      	ldr	r2, [r2, #32]
 800174e:	2101      	movs	r1, #1
 8001750:	430a      	orrs	r2, r1
 8001752:	621a      	str	r2, [r3, #32]
 8001754:	e036      	b.n	80017c4 <HAL_RCC_OscConfig+0x39c>
 8001756:	46c0      	nop			; (mov r8, r8)
 8001758:	40021000 	.word	0x40021000
 800175c:	fffeffff 	.word	0xfffeffff
 8001760:	fffbffff 	.word	0xfffbffff
 8001764:	40007000 	.word	0x40007000
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	689b      	ldr	r3, [r3, #8]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d10c      	bne.n	800178a <HAL_RCC_OscConfig+0x362>
 8001770:	4bc9      	ldr	r3, [pc, #804]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 8001772:	4ac9      	ldr	r2, [pc, #804]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 8001774:	6a12      	ldr	r2, [r2, #32]
 8001776:	2101      	movs	r1, #1
 8001778:	438a      	bics	r2, r1
 800177a:	621a      	str	r2, [r3, #32]
 800177c:	4bc6      	ldr	r3, [pc, #792]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 800177e:	4ac6      	ldr	r2, [pc, #792]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 8001780:	6a12      	ldr	r2, [r2, #32]
 8001782:	2104      	movs	r1, #4
 8001784:	438a      	bics	r2, r1
 8001786:	621a      	str	r2, [r3, #32]
 8001788:	e01c      	b.n	80017c4 <HAL_RCC_OscConfig+0x39c>
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	689b      	ldr	r3, [r3, #8]
 800178e:	2b05      	cmp	r3, #5
 8001790:	d10c      	bne.n	80017ac <HAL_RCC_OscConfig+0x384>
 8001792:	4bc1      	ldr	r3, [pc, #772]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 8001794:	4ac0      	ldr	r2, [pc, #768]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 8001796:	6a12      	ldr	r2, [r2, #32]
 8001798:	2104      	movs	r1, #4
 800179a:	430a      	orrs	r2, r1
 800179c:	621a      	str	r2, [r3, #32]
 800179e:	4bbe      	ldr	r3, [pc, #760]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 80017a0:	4abd      	ldr	r2, [pc, #756]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 80017a2:	6a12      	ldr	r2, [r2, #32]
 80017a4:	2101      	movs	r1, #1
 80017a6:	430a      	orrs	r2, r1
 80017a8:	621a      	str	r2, [r3, #32]
 80017aa:	e00b      	b.n	80017c4 <HAL_RCC_OscConfig+0x39c>
 80017ac:	4bba      	ldr	r3, [pc, #744]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 80017ae:	4aba      	ldr	r2, [pc, #744]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 80017b0:	6a12      	ldr	r2, [r2, #32]
 80017b2:	2101      	movs	r1, #1
 80017b4:	438a      	bics	r2, r1
 80017b6:	621a      	str	r2, [r3, #32]
 80017b8:	4bb7      	ldr	r3, [pc, #732]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 80017ba:	4ab7      	ldr	r2, [pc, #732]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 80017bc:	6a12      	ldr	r2, [r2, #32]
 80017be:	2104      	movs	r1, #4
 80017c0:	438a      	bics	r2, r1
 80017c2:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	689b      	ldr	r3, [r3, #8]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d014      	beq.n	80017f6 <HAL_RCC_OscConfig+0x3ce>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017cc:	f7ff fb86 	bl	8000edc <HAL_GetTick>
 80017d0:	0003      	movs	r3, r0
 80017d2:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017d4:	e009      	b.n	80017ea <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017d6:	f7ff fb81 	bl	8000edc <HAL_GetTick>
 80017da:	0002      	movs	r2, r0
 80017dc:	693b      	ldr	r3, [r7, #16]
 80017de:	1ad3      	subs	r3, r2, r3
 80017e0:	4aae      	ldr	r2, [pc, #696]	; (8001a9c <HAL_RCC_OscConfig+0x674>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d901      	bls.n	80017ea <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 80017e6:	2303      	movs	r3, #3
 80017e8:	e175      	b.n	8001ad6 <HAL_RCC_OscConfig+0x6ae>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017ea:	4bab      	ldr	r3, [pc, #684]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 80017ec:	6a1b      	ldr	r3, [r3, #32]
 80017ee:	2202      	movs	r2, #2
 80017f0:	4013      	ands	r3, r2
 80017f2:	d0f0      	beq.n	80017d6 <HAL_RCC_OscConfig+0x3ae>
 80017f4:	e013      	b.n	800181e <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017f6:	f7ff fb71 	bl	8000edc <HAL_GetTick>
 80017fa:	0003      	movs	r3, r0
 80017fc:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017fe:	e009      	b.n	8001814 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001800:	f7ff fb6c 	bl	8000edc <HAL_GetTick>
 8001804:	0002      	movs	r2, r0
 8001806:	693b      	ldr	r3, [r7, #16]
 8001808:	1ad3      	subs	r3, r2, r3
 800180a:	4aa4      	ldr	r2, [pc, #656]	; (8001a9c <HAL_RCC_OscConfig+0x674>)
 800180c:	4293      	cmp	r3, r2
 800180e:	d901      	bls.n	8001814 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8001810:	2303      	movs	r3, #3
 8001812:	e160      	b.n	8001ad6 <HAL_RCC_OscConfig+0x6ae>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001814:	4ba0      	ldr	r3, [pc, #640]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 8001816:	6a1b      	ldr	r3, [r3, #32]
 8001818:	2202      	movs	r2, #2
 800181a:	4013      	ands	r3, r2
 800181c:	d1f0      	bne.n	8001800 <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800181e:	2317      	movs	r3, #23
 8001820:	18fb      	adds	r3, r7, r3
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	2b01      	cmp	r3, #1
 8001826:	d105      	bne.n	8001834 <HAL_RCC_OscConfig+0x40c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001828:	4b9b      	ldr	r3, [pc, #620]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 800182a:	4a9b      	ldr	r2, [pc, #620]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 800182c:	69d2      	ldr	r2, [r2, #28]
 800182e:	499c      	ldr	r1, [pc, #624]	; (8001aa0 <HAL_RCC_OscConfig+0x678>)
 8001830:	400a      	ands	r2, r1
 8001832:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	2210      	movs	r2, #16
 800183a:	4013      	ands	r3, r2
 800183c:	d063      	beq.n	8001906 <HAL_RCC_OscConfig+0x4de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	695b      	ldr	r3, [r3, #20]
 8001842:	2b01      	cmp	r3, #1
 8001844:	d12a      	bne.n	800189c <HAL_RCC_OscConfig+0x474>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001846:	4b94      	ldr	r3, [pc, #592]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 8001848:	4a93      	ldr	r2, [pc, #588]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 800184a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800184c:	2104      	movs	r1, #4
 800184e:	430a      	orrs	r2, r1
 8001850:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001852:	4b91      	ldr	r3, [pc, #580]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 8001854:	4a90      	ldr	r2, [pc, #576]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 8001856:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001858:	2101      	movs	r1, #1
 800185a:	430a      	orrs	r2, r1
 800185c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800185e:	f7ff fb3d 	bl	8000edc <HAL_GetTick>
 8001862:	0003      	movs	r3, r0
 8001864:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001866:	e008      	b.n	800187a <HAL_RCC_OscConfig+0x452>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001868:	f7ff fb38 	bl	8000edc <HAL_GetTick>
 800186c:	0002      	movs	r2, r0
 800186e:	693b      	ldr	r3, [r7, #16]
 8001870:	1ad3      	subs	r3, r2, r3
 8001872:	2b02      	cmp	r3, #2
 8001874:	d901      	bls.n	800187a <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 8001876:	2303      	movs	r3, #3
 8001878:	e12d      	b.n	8001ad6 <HAL_RCC_OscConfig+0x6ae>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800187a:	4b87      	ldr	r3, [pc, #540]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 800187c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800187e:	2202      	movs	r2, #2
 8001880:	4013      	ands	r3, r2
 8001882:	d0f1      	beq.n	8001868 <HAL_RCC_OscConfig+0x440>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001884:	4a84      	ldr	r2, [pc, #528]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 8001886:	4b84      	ldr	r3, [pc, #528]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 8001888:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800188a:	21f8      	movs	r1, #248	; 0xf8
 800188c:	438b      	bics	r3, r1
 800188e:	0019      	movs	r1, r3
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	699b      	ldr	r3, [r3, #24]
 8001894:	00db      	lsls	r3, r3, #3
 8001896:	430b      	orrs	r3, r1
 8001898:	6353      	str	r3, [r2, #52]	; 0x34
 800189a:	e034      	b.n	8001906 <HAL_RCC_OscConfig+0x4de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	695b      	ldr	r3, [r3, #20]
 80018a0:	3305      	adds	r3, #5
 80018a2:	d111      	bne.n	80018c8 <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80018a4:	4b7c      	ldr	r3, [pc, #496]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 80018a6:	4a7c      	ldr	r2, [pc, #496]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 80018a8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80018aa:	2104      	movs	r1, #4
 80018ac:	438a      	bics	r2, r1
 80018ae:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80018b0:	4a79      	ldr	r2, [pc, #484]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 80018b2:	4b79      	ldr	r3, [pc, #484]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 80018b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018b6:	21f8      	movs	r1, #248	; 0xf8
 80018b8:	438b      	bics	r3, r1
 80018ba:	0019      	movs	r1, r3
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	699b      	ldr	r3, [r3, #24]
 80018c0:	00db      	lsls	r3, r3, #3
 80018c2:	430b      	orrs	r3, r1
 80018c4:	6353      	str	r3, [r2, #52]	; 0x34
 80018c6:	e01e      	b.n	8001906 <HAL_RCC_OscConfig+0x4de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80018c8:	4b73      	ldr	r3, [pc, #460]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 80018ca:	4a73      	ldr	r2, [pc, #460]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 80018cc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80018ce:	2104      	movs	r1, #4
 80018d0:	430a      	orrs	r2, r1
 80018d2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80018d4:	4b70      	ldr	r3, [pc, #448]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 80018d6:	4a70      	ldr	r2, [pc, #448]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 80018d8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80018da:	2101      	movs	r1, #1
 80018dc:	438a      	bics	r2, r1
 80018de:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018e0:	f7ff fafc 	bl	8000edc <HAL_GetTick>
 80018e4:	0003      	movs	r3, r0
 80018e6:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80018e8:	e008      	b.n	80018fc <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80018ea:	f7ff faf7 	bl	8000edc <HAL_GetTick>
 80018ee:	0002      	movs	r2, r0
 80018f0:	693b      	ldr	r3, [r7, #16]
 80018f2:	1ad3      	subs	r3, r2, r3
 80018f4:	2b02      	cmp	r3, #2
 80018f6:	d901      	bls.n	80018fc <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 80018f8:	2303      	movs	r3, #3
 80018fa:	e0ec      	b.n	8001ad6 <HAL_RCC_OscConfig+0x6ae>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80018fc:	4b66      	ldr	r3, [pc, #408]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 80018fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001900:	2202      	movs	r2, #2
 8001902:	4013      	ands	r3, r2
 8001904:	d1f1      	bne.n	80018ea <HAL_RCC_OscConfig+0x4c2>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	2220      	movs	r2, #32
 800190c:	4013      	ands	r3, r2
 800190e:	d05c      	beq.n	80019ca <HAL_RCC_OscConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001910:	4b61      	ldr	r3, [pc, #388]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	220c      	movs	r2, #12
 8001916:	4013      	ands	r3, r2
 8001918:	2b0c      	cmp	r3, #12
 800191a:	d00e      	beq.n	800193a <HAL_RCC_OscConfig+0x512>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 800191c:	4b5e      	ldr	r3, [pc, #376]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	220c      	movs	r2, #12
 8001922:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001924:	2b08      	cmp	r3, #8
 8001926:	d114      	bne.n	8001952 <HAL_RCC_OscConfig+0x52a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001928:	4b5b      	ldr	r3, [pc, #364]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 800192a:	685a      	ldr	r2, [r3, #4]
 800192c:	23c0      	movs	r3, #192	; 0xc0
 800192e:	025b      	lsls	r3, r3, #9
 8001930:	401a      	ands	r2, r3
 8001932:	23c0      	movs	r3, #192	; 0xc0
 8001934:	025b      	lsls	r3, r3, #9
 8001936:	429a      	cmp	r2, r3
 8001938:	d10b      	bne.n	8001952 <HAL_RCC_OscConfig+0x52a>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800193a:	4b57      	ldr	r3, [pc, #348]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 800193c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800193e:	2380      	movs	r3, #128	; 0x80
 8001940:	025b      	lsls	r3, r3, #9
 8001942:	4013      	ands	r3, r2
 8001944:	d040      	beq.n	80019c8 <HAL_RCC_OscConfig+0x5a0>
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6a1b      	ldr	r3, [r3, #32]
 800194a:	2b01      	cmp	r3, #1
 800194c:	d03c      	beq.n	80019c8 <HAL_RCC_OscConfig+0x5a0>
      {
        return HAL_ERROR;
 800194e:	2301      	movs	r3, #1
 8001950:	e0c1      	b.n	8001ad6 <HAL_RCC_OscConfig+0x6ae>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6a1b      	ldr	r3, [r3, #32]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d01b      	beq.n	8001992 <HAL_RCC_OscConfig+0x56a>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800195a:	4b4f      	ldr	r3, [pc, #316]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 800195c:	4a4e      	ldr	r2, [pc, #312]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 800195e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001960:	2180      	movs	r1, #128	; 0x80
 8001962:	0249      	lsls	r1, r1, #9
 8001964:	430a      	orrs	r2, r1
 8001966:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001968:	f7ff fab8 	bl	8000edc <HAL_GetTick>
 800196c:	0003      	movs	r3, r0
 800196e:	613b      	str	r3, [r7, #16]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001970:	e008      	b.n	8001984 <HAL_RCC_OscConfig+0x55c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001972:	f7ff fab3 	bl	8000edc <HAL_GetTick>
 8001976:	0002      	movs	r2, r0
 8001978:	693b      	ldr	r3, [r7, #16]
 800197a:	1ad3      	subs	r3, r2, r3
 800197c:	2b02      	cmp	r3, #2
 800197e:	d901      	bls.n	8001984 <HAL_RCC_OscConfig+0x55c>
          {
            return HAL_TIMEOUT;
 8001980:	2303      	movs	r3, #3
 8001982:	e0a8      	b.n	8001ad6 <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001984:	4b44      	ldr	r3, [pc, #272]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 8001986:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001988:	2380      	movs	r3, #128	; 0x80
 800198a:	025b      	lsls	r3, r3, #9
 800198c:	4013      	ands	r3, r2
 800198e:	d0f0      	beq.n	8001972 <HAL_RCC_OscConfig+0x54a>
 8001990:	e01b      	b.n	80019ca <HAL_RCC_OscConfig+0x5a2>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001992:	4b41      	ldr	r3, [pc, #260]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 8001994:	4a40      	ldr	r2, [pc, #256]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 8001996:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001998:	4942      	ldr	r1, [pc, #264]	; (8001aa4 <HAL_RCC_OscConfig+0x67c>)
 800199a:	400a      	ands	r2, r1
 800199c:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800199e:	f7ff fa9d 	bl	8000edc <HAL_GetTick>
 80019a2:	0003      	movs	r3, r0
 80019a4:	613b      	str	r3, [r7, #16]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80019a6:	e008      	b.n	80019ba <HAL_RCC_OscConfig+0x592>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80019a8:	f7ff fa98 	bl	8000edc <HAL_GetTick>
 80019ac:	0002      	movs	r2, r0
 80019ae:	693b      	ldr	r3, [r7, #16]
 80019b0:	1ad3      	subs	r3, r2, r3
 80019b2:	2b02      	cmp	r3, #2
 80019b4:	d901      	bls.n	80019ba <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 80019b6:	2303      	movs	r3, #3
 80019b8:	e08d      	b.n	8001ad6 <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80019ba:	4b37      	ldr	r3, [pc, #220]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 80019bc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80019be:	2380      	movs	r3, #128	; 0x80
 80019c0:	025b      	lsls	r3, r3, #9
 80019c2:	4013      	ands	r3, r2
 80019c4:	d1f0      	bne.n	80019a8 <HAL_RCC_OscConfig+0x580>
 80019c6:	e000      	b.n	80019ca <HAL_RCC_OscConfig+0x5a2>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80019c8:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d100      	bne.n	80019d4 <HAL_RCC_OscConfig+0x5ac>
 80019d2:	e07f      	b.n	8001ad4 <HAL_RCC_OscConfig+0x6ac>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80019d4:	4b30      	ldr	r3, [pc, #192]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	220c      	movs	r2, #12
 80019da:	4013      	ands	r3, r2
 80019dc:	2b08      	cmp	r3, #8
 80019de:	d100      	bne.n	80019e2 <HAL_RCC_OscConfig+0x5ba>
 80019e0:	e076      	b.n	8001ad0 <HAL_RCC_OscConfig+0x6a8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019e6:	2b02      	cmp	r3, #2
 80019e8:	d14b      	bne.n	8001a82 <HAL_RCC_OscConfig+0x65a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019ea:	4b2b      	ldr	r3, [pc, #172]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 80019ec:	4a2a      	ldr	r2, [pc, #168]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 80019ee:	6812      	ldr	r2, [r2, #0]
 80019f0:	492d      	ldr	r1, [pc, #180]	; (8001aa8 <HAL_RCC_OscConfig+0x680>)
 80019f2:	400a      	ands	r2, r1
 80019f4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019f6:	f7ff fa71 	bl	8000edc <HAL_GetTick>
 80019fa:	0003      	movs	r3, r0
 80019fc:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019fe:	e008      	b.n	8001a12 <HAL_RCC_OscConfig+0x5ea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a00:	f7ff fa6c 	bl	8000edc <HAL_GetTick>
 8001a04:	0002      	movs	r2, r0
 8001a06:	693b      	ldr	r3, [r7, #16]
 8001a08:	1ad3      	subs	r3, r2, r3
 8001a0a:	2b02      	cmp	r3, #2
 8001a0c:	d901      	bls.n	8001a12 <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 8001a0e:	2303      	movs	r3, #3
 8001a10:	e061      	b.n	8001ad6 <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a12:	4b21      	ldr	r3, [pc, #132]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	2380      	movs	r3, #128	; 0x80
 8001a18:	049b      	lsls	r3, r3, #18
 8001a1a:	4013      	ands	r3, r2
 8001a1c:	d1f0      	bne.n	8001a00 <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a1e:	4a1e      	ldr	r2, [pc, #120]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 8001a20:	4b1d      	ldr	r3, [pc, #116]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 8001a22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a24:	210f      	movs	r1, #15
 8001a26:	438b      	bics	r3, r1
 8001a28:	0019      	movs	r1, r3
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a2e:	430b      	orrs	r3, r1
 8001a30:	62d3      	str	r3, [r2, #44]	; 0x2c
 8001a32:	4a19      	ldr	r2, [pc, #100]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 8001a34:	4b18      	ldr	r3, [pc, #96]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	491c      	ldr	r1, [pc, #112]	; (8001aac <HAL_RCC_OscConfig+0x684>)
 8001a3a:	4019      	ands	r1, r3
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a44:	4303      	orrs	r3, r0
 8001a46:	430b      	orrs	r3, r1
 8001a48:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a4a:	4b13      	ldr	r3, [pc, #76]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 8001a4c:	4a12      	ldr	r2, [pc, #72]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 8001a4e:	6812      	ldr	r2, [r2, #0]
 8001a50:	2180      	movs	r1, #128	; 0x80
 8001a52:	0449      	lsls	r1, r1, #17
 8001a54:	430a      	orrs	r2, r1
 8001a56:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a58:	f7ff fa40 	bl	8000edc <HAL_GetTick>
 8001a5c:	0003      	movs	r3, r0
 8001a5e:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a60:	e008      	b.n	8001a74 <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a62:	f7ff fa3b 	bl	8000edc <HAL_GetTick>
 8001a66:	0002      	movs	r2, r0
 8001a68:	693b      	ldr	r3, [r7, #16]
 8001a6a:	1ad3      	subs	r3, r2, r3
 8001a6c:	2b02      	cmp	r3, #2
 8001a6e:	d901      	bls.n	8001a74 <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 8001a70:	2303      	movs	r3, #3
 8001a72:	e030      	b.n	8001ad6 <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a74:	4b08      	ldr	r3, [pc, #32]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 8001a76:	681a      	ldr	r2, [r3, #0]
 8001a78:	2380      	movs	r3, #128	; 0x80
 8001a7a:	049b      	lsls	r3, r3, #18
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	d0f0      	beq.n	8001a62 <HAL_RCC_OscConfig+0x63a>
 8001a80:	e028      	b.n	8001ad4 <HAL_RCC_OscConfig+0x6ac>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a82:	4b05      	ldr	r3, [pc, #20]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 8001a84:	4a04      	ldr	r2, [pc, #16]	; (8001a98 <HAL_RCC_OscConfig+0x670>)
 8001a86:	6812      	ldr	r2, [r2, #0]
 8001a88:	4907      	ldr	r1, [pc, #28]	; (8001aa8 <HAL_RCC_OscConfig+0x680>)
 8001a8a:	400a      	ands	r2, r1
 8001a8c:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a8e:	f7ff fa25 	bl	8000edc <HAL_GetTick>
 8001a92:	0003      	movs	r3, r0
 8001a94:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a96:	e014      	b.n	8001ac2 <HAL_RCC_OscConfig+0x69a>
 8001a98:	40021000 	.word	0x40021000
 8001a9c:	00001388 	.word	0x00001388
 8001aa0:	efffffff 	.word	0xefffffff
 8001aa4:	fffeffff 	.word	0xfffeffff
 8001aa8:	feffffff 	.word	0xfeffffff
 8001aac:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ab0:	f7ff fa14 	bl	8000edc <HAL_GetTick>
 8001ab4:	0002      	movs	r2, r0
 8001ab6:	693b      	ldr	r3, [r7, #16]
 8001ab8:	1ad3      	subs	r3, r2, r3
 8001aba:	2b02      	cmp	r3, #2
 8001abc:	d901      	bls.n	8001ac2 <HAL_RCC_OscConfig+0x69a>
          {
            return HAL_TIMEOUT;
 8001abe:	2303      	movs	r3, #3
 8001ac0:	e009      	b.n	8001ad6 <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ac2:	4b07      	ldr	r3, [pc, #28]	; (8001ae0 <HAL_RCC_OscConfig+0x6b8>)
 8001ac4:	681a      	ldr	r2, [r3, #0]
 8001ac6:	2380      	movs	r3, #128	; 0x80
 8001ac8:	049b      	lsls	r3, r3, #18
 8001aca:	4013      	ands	r3, r2
 8001acc:	d1f0      	bne.n	8001ab0 <HAL_RCC_OscConfig+0x688>
 8001ace:	e001      	b.n	8001ad4 <HAL_RCC_OscConfig+0x6ac>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	e000      	b.n	8001ad6 <HAL_RCC_OscConfig+0x6ae>
    }
  }
  
  return HAL_OK;
 8001ad4:	2300      	movs	r3, #0
}
 8001ad6:	0018      	movs	r0, r3
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	b006      	add	sp, #24
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	46c0      	nop			; (mov r8, r8)
 8001ae0:	40021000 	.word	0x40021000

08001ae4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b084      	sub	sp, #16
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
 8001aec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001aee:	2300      	movs	r3, #0
 8001af0:	60fb      	str	r3, [r7, #12]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001af2:	4b7a      	ldr	r3, [pc, #488]	; (8001cdc <HAL_RCC_ClockConfig+0x1f8>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	2201      	movs	r2, #1
 8001af8:	401a      	ands	r2, r3
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	429a      	cmp	r2, r3
 8001afe:	d211      	bcs.n	8001b24 <HAL_RCC_ClockConfig+0x40>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b00:	4b76      	ldr	r3, [pc, #472]	; (8001cdc <HAL_RCC_ClockConfig+0x1f8>)
 8001b02:	4a76      	ldr	r2, [pc, #472]	; (8001cdc <HAL_RCC_ClockConfig+0x1f8>)
 8001b04:	6812      	ldr	r2, [r2, #0]
 8001b06:	2101      	movs	r1, #1
 8001b08:	438a      	bics	r2, r1
 8001b0a:	0011      	movs	r1, r2
 8001b0c:	683a      	ldr	r2, [r7, #0]
 8001b0e:	430a      	orrs	r2, r1
 8001b10:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001b12:	4b72      	ldr	r3, [pc, #456]	; (8001cdc <HAL_RCC_ClockConfig+0x1f8>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	2201      	movs	r2, #1
 8001b18:	401a      	ands	r2, r3
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	429a      	cmp	r2, r3
 8001b1e:	d001      	beq.n	8001b24 <HAL_RCC_ClockConfig+0x40>
    {
      return HAL_ERROR;
 8001b20:	2301      	movs	r3, #1
 8001b22:	e0d7      	b.n	8001cd4 <HAL_RCC_ClockConfig+0x1f0>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	2202      	movs	r2, #2
 8001b2a:	4013      	ands	r3, r2
 8001b2c:	d009      	beq.n	8001b42 <HAL_RCC_ClockConfig+0x5e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b2e:	4a6c      	ldr	r2, [pc, #432]	; (8001ce0 <HAL_RCC_ClockConfig+0x1fc>)
 8001b30:	4b6b      	ldr	r3, [pc, #428]	; (8001ce0 <HAL_RCC_ClockConfig+0x1fc>)
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	21f0      	movs	r1, #240	; 0xf0
 8001b36:	438b      	bics	r3, r1
 8001b38:	0019      	movs	r1, r3
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	689b      	ldr	r3, [r3, #8]
 8001b3e:	430b      	orrs	r3, r1
 8001b40:	6053      	str	r3, [r2, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	2201      	movs	r2, #1
 8001b48:	4013      	ands	r3, r2
 8001b4a:	d100      	bne.n	8001b4e <HAL_RCC_ClockConfig+0x6a>
 8001b4c:	e089      	b.n	8001c62 <HAL_RCC_ClockConfig+0x17e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	2b01      	cmp	r3, #1
 8001b54:	d107      	bne.n	8001b66 <HAL_RCC_ClockConfig+0x82>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b56:	4b62      	ldr	r3, [pc, #392]	; (8001ce0 <HAL_RCC_ClockConfig+0x1fc>)
 8001b58:	681a      	ldr	r2, [r3, #0]
 8001b5a:	2380      	movs	r3, #128	; 0x80
 8001b5c:	029b      	lsls	r3, r3, #10
 8001b5e:	4013      	ands	r3, r2
 8001b60:	d120      	bne.n	8001ba4 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8001b62:	2301      	movs	r3, #1
 8001b64:	e0b6      	b.n	8001cd4 <HAL_RCC_ClockConfig+0x1f0>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	2b02      	cmp	r3, #2
 8001b6c:	d107      	bne.n	8001b7e <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b6e:	4b5c      	ldr	r3, [pc, #368]	; (8001ce0 <HAL_RCC_ClockConfig+0x1fc>)
 8001b70:	681a      	ldr	r2, [r3, #0]
 8001b72:	2380      	movs	r3, #128	; 0x80
 8001b74:	049b      	lsls	r3, r3, #18
 8001b76:	4013      	ands	r3, r2
 8001b78:	d114      	bne.n	8001ba4 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e0aa      	b.n	8001cd4 <HAL_RCC_ClockConfig+0x1f0>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	2b03      	cmp	r3, #3
 8001b84:	d107      	bne.n	8001b96 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001b86:	4b56      	ldr	r3, [pc, #344]	; (8001ce0 <HAL_RCC_ClockConfig+0x1fc>)
 8001b88:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b8a:	2380      	movs	r3, #128	; 0x80
 8001b8c:	025b      	lsls	r3, r3, #9
 8001b8e:	4013      	ands	r3, r2
 8001b90:	d108      	bne.n	8001ba4 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8001b92:	2301      	movs	r3, #1
 8001b94:	e09e      	b.n	8001cd4 <HAL_RCC_ClockConfig+0x1f0>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b96:	4b52      	ldr	r3, [pc, #328]	; (8001ce0 <HAL_RCC_ClockConfig+0x1fc>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	2202      	movs	r2, #2
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	d101      	bne.n	8001ba4 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	e097      	b.n	8001cd4 <HAL_RCC_ClockConfig+0x1f0>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ba4:	4a4e      	ldr	r2, [pc, #312]	; (8001ce0 <HAL_RCC_ClockConfig+0x1fc>)
 8001ba6:	4b4e      	ldr	r3, [pc, #312]	; (8001ce0 <HAL_RCC_ClockConfig+0x1fc>)
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	2103      	movs	r1, #3
 8001bac:	438b      	bics	r3, r1
 8001bae:	0019      	movs	r1, r3
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	430b      	orrs	r3, r1
 8001bb6:	6053      	str	r3, [r2, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001bb8:	f7ff f990 	bl	8000edc <HAL_GetTick>
 8001bbc:	0003      	movs	r3, r0
 8001bbe:	60fb      	str	r3, [r7, #12]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	2b01      	cmp	r3, #1
 8001bc6:	d111      	bne.n	8001bec <HAL_RCC_ClockConfig+0x108>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001bc8:	e009      	b.n	8001bde <HAL_RCC_ClockConfig+0xfa>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bca:	f7ff f987 	bl	8000edc <HAL_GetTick>
 8001bce:	0002      	movs	r2, r0
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	1ad3      	subs	r3, r2, r3
 8001bd4:	4a43      	ldr	r2, [pc, #268]	; (8001ce4 <HAL_RCC_ClockConfig+0x200>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d901      	bls.n	8001bde <HAL_RCC_ClockConfig+0xfa>
        {
          return HAL_TIMEOUT;
 8001bda:	2303      	movs	r3, #3
 8001bdc:	e07a      	b.n	8001cd4 <HAL_RCC_ClockConfig+0x1f0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001bde:	4b40      	ldr	r3, [pc, #256]	; (8001ce0 <HAL_RCC_ClockConfig+0x1fc>)
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	220c      	movs	r2, #12
 8001be4:	4013      	ands	r3, r2
 8001be6:	2b04      	cmp	r3, #4
 8001be8:	d1ef      	bne.n	8001bca <HAL_RCC_ClockConfig+0xe6>
 8001bea:	e03a      	b.n	8001c62 <HAL_RCC_ClockConfig+0x17e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	2b02      	cmp	r3, #2
 8001bf2:	d111      	bne.n	8001c18 <HAL_RCC_ClockConfig+0x134>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001bf4:	e009      	b.n	8001c0a <HAL_RCC_ClockConfig+0x126>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bf6:	f7ff f971 	bl	8000edc <HAL_GetTick>
 8001bfa:	0002      	movs	r2, r0
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	1ad3      	subs	r3, r2, r3
 8001c00:	4a38      	ldr	r2, [pc, #224]	; (8001ce4 <HAL_RCC_ClockConfig+0x200>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d901      	bls.n	8001c0a <HAL_RCC_ClockConfig+0x126>
        {
          return HAL_TIMEOUT;
 8001c06:	2303      	movs	r3, #3
 8001c08:	e064      	b.n	8001cd4 <HAL_RCC_ClockConfig+0x1f0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c0a:	4b35      	ldr	r3, [pc, #212]	; (8001ce0 <HAL_RCC_ClockConfig+0x1fc>)
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	220c      	movs	r2, #12
 8001c10:	4013      	ands	r3, r2
 8001c12:	2b08      	cmp	r3, #8
 8001c14:	d1ef      	bne.n	8001bf6 <HAL_RCC_ClockConfig+0x112>
 8001c16:	e024      	b.n	8001c62 <HAL_RCC_ClockConfig+0x17e>
        }
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	2b03      	cmp	r3, #3
 8001c1e:	d11b      	bne.n	8001c58 <HAL_RCC_ClockConfig+0x174>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI48)
 8001c20:	e009      	b.n	8001c36 <HAL_RCC_ClockConfig+0x152>
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c22:	f7ff f95b 	bl	8000edc <HAL_GetTick>
 8001c26:	0002      	movs	r2, r0
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	1ad3      	subs	r3, r2, r3
 8001c2c:	4a2d      	ldr	r2, [pc, #180]	; (8001ce4 <HAL_RCC_ClockConfig+0x200>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d901      	bls.n	8001c36 <HAL_RCC_ClockConfig+0x152>
        {
          return HAL_TIMEOUT;
 8001c32:	2303      	movs	r3, #3
 8001c34:	e04e      	b.n	8001cd4 <HAL_RCC_ClockConfig+0x1f0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI48)
 8001c36:	4b2a      	ldr	r3, [pc, #168]	; (8001ce0 <HAL_RCC_ClockConfig+0x1fc>)
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	220c      	movs	r2, #12
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	2b0c      	cmp	r3, #12
 8001c40:	d1ef      	bne.n	8001c22 <HAL_RCC_ClockConfig+0x13e>
 8001c42:	e00e      	b.n	8001c62 <HAL_RCC_ClockConfig+0x17e>
#endif /* RCC_CFGR_SWS_HSI48 */
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c44:	f7ff f94a 	bl	8000edc <HAL_GetTick>
 8001c48:	0002      	movs	r2, r0
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	1ad3      	subs	r3, r2, r3
 8001c4e:	4a25      	ldr	r2, [pc, #148]	; (8001ce4 <HAL_RCC_ClockConfig+0x200>)
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d901      	bls.n	8001c58 <HAL_RCC_ClockConfig+0x174>
        {
          return HAL_TIMEOUT;
 8001c54:	2303      	movs	r3, #3
 8001c56:	e03d      	b.n	8001cd4 <HAL_RCC_ClockConfig+0x1f0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c58:	4b21      	ldr	r3, [pc, #132]	; (8001ce0 <HAL_RCC_ClockConfig+0x1fc>)
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	220c      	movs	r2, #12
 8001c5e:	4013      	ands	r3, r2
 8001c60:	d1f0      	bne.n	8001c44 <HAL_RCC_ClockConfig+0x160>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001c62:	4b1e      	ldr	r3, [pc, #120]	; (8001cdc <HAL_RCC_ClockConfig+0x1f8>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	2201      	movs	r2, #1
 8001c68:	401a      	ands	r2, r3
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	429a      	cmp	r2, r3
 8001c6e:	d911      	bls.n	8001c94 <HAL_RCC_ClockConfig+0x1b0>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c70:	4b1a      	ldr	r3, [pc, #104]	; (8001cdc <HAL_RCC_ClockConfig+0x1f8>)
 8001c72:	4a1a      	ldr	r2, [pc, #104]	; (8001cdc <HAL_RCC_ClockConfig+0x1f8>)
 8001c74:	6812      	ldr	r2, [r2, #0]
 8001c76:	2101      	movs	r1, #1
 8001c78:	438a      	bics	r2, r1
 8001c7a:	0011      	movs	r1, r2
 8001c7c:	683a      	ldr	r2, [r7, #0]
 8001c7e:	430a      	orrs	r2, r1
 8001c80:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001c82:	4b16      	ldr	r3, [pc, #88]	; (8001cdc <HAL_RCC_ClockConfig+0x1f8>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	2201      	movs	r2, #1
 8001c88:	401a      	ands	r2, r3
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	d001      	beq.n	8001c94 <HAL_RCC_ClockConfig+0x1b0>
    {
      return HAL_ERROR;
 8001c90:	2301      	movs	r3, #1
 8001c92:	e01f      	b.n	8001cd4 <HAL_RCC_ClockConfig+0x1f0>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	2204      	movs	r2, #4
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	d008      	beq.n	8001cb0 <HAL_RCC_ClockConfig+0x1cc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001c9e:	4a10      	ldr	r2, [pc, #64]	; (8001ce0 <HAL_RCC_ClockConfig+0x1fc>)
 8001ca0:	4b0f      	ldr	r3, [pc, #60]	; (8001ce0 <HAL_RCC_ClockConfig+0x1fc>)
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	4910      	ldr	r1, [pc, #64]	; (8001ce8 <HAL_RCC_ClockConfig+0x204>)
 8001ca6:	4019      	ands	r1, r3
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	68db      	ldr	r3, [r3, #12]
 8001cac:	430b      	orrs	r3, r1
 8001cae:	6053      	str	r3, [r2, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001cb0:	f000 f820 	bl	8001cf4 <HAL_RCC_GetSysClockFreq>
 8001cb4:	0001      	movs	r1, r0
 8001cb6:	4b0a      	ldr	r3, [pc, #40]	; (8001ce0 <HAL_RCC_ClockConfig+0x1fc>)
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	091b      	lsrs	r3, r3, #4
 8001cbc:	220f      	movs	r2, #15
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	4a0a      	ldr	r2, [pc, #40]	; (8001cec <HAL_RCC_ClockConfig+0x208>)
 8001cc2:	5cd3      	ldrb	r3, [r2, r3]
 8001cc4:	000a      	movs	r2, r1
 8001cc6:	40da      	lsrs	r2, r3
 8001cc8:	4b09      	ldr	r3, [pc, #36]	; (8001cf0 <HAL_RCC_ClockConfig+0x20c>)
 8001cca:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001ccc:	2000      	movs	r0, #0
 8001cce:	f7ff f8dd 	bl	8000e8c <HAL_InitTick>
  
  return HAL_OK;
 8001cd2:	2300      	movs	r3, #0
}
 8001cd4:	0018      	movs	r0, r3
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	b004      	add	sp, #16
 8001cda:	bd80      	pop	{r7, pc}
 8001cdc:	40022000 	.word	0x40022000
 8001ce0:	40021000 	.word	0x40021000
 8001ce4:	00001388 	.word	0x00001388
 8001ce8:	fffff8ff 	.word	0xfffff8ff
 8001cec:	08005af4 	.word	0x08005af4
 8001cf0:	20002000 	.word	0x20002000

08001cf4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001cf4:	b590      	push	{r4, r7, lr}
 8001cf6:	b08f      	sub	sp, #60	; 0x3c
 8001cf8:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8001cfa:	2314      	movs	r3, #20
 8001cfc:	18fb      	adds	r3, r7, r3
 8001cfe:	4a37      	ldr	r2, [pc, #220]	; (8001ddc <HAL_RCC_GetSysClockFreq+0xe8>)
 8001d00:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001d02:	c313      	stmia	r3!, {r0, r1, r4}
 8001d04:	6812      	ldr	r2, [r2, #0]
 8001d06:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001d08:	1d3b      	adds	r3, r7, #4
 8001d0a:	4a35      	ldr	r2, [pc, #212]	; (8001de0 <HAL_RCC_GetSysClockFreq+0xec>)
 8001d0c:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001d0e:	c313      	stmia	r3!, {r0, r1, r4}
 8001d10:	6812      	ldr	r2, [r2, #0]
 8001d12:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001d14:	2300      	movs	r3, #0
 8001d16:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001d18:	2300      	movs	r3, #0
 8001d1a:	62bb      	str	r3, [r7, #40]	; 0x28
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	637b      	str	r3, [r7, #52]	; 0x34
 8001d20:	2300      	movs	r3, #0
 8001d22:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8001d24:	2300      	movs	r3, #0
 8001d26:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8001d28:	4b2e      	ldr	r3, [pc, #184]	; (8001de4 <HAL_RCC_GetSysClockFreq+0xf0>)
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001d2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d30:	220c      	movs	r2, #12
 8001d32:	4013      	ands	r3, r2
 8001d34:	2b08      	cmp	r3, #8
 8001d36:	d006      	beq.n	8001d46 <HAL_RCC_GetSysClockFreq+0x52>
 8001d38:	2b0c      	cmp	r3, #12
 8001d3a:	d043      	beq.n	8001dc4 <HAL_RCC_GetSysClockFreq+0xd0>
 8001d3c:	2b04      	cmp	r3, #4
 8001d3e:	d144      	bne.n	8001dca <HAL_RCC_GetSysClockFreq+0xd6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001d40:	4b29      	ldr	r3, [pc, #164]	; (8001de8 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001d42:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001d44:	e044      	b.n	8001dd0 <HAL_RCC_GetSysClockFreq+0xdc>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001d46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d48:	0c9b      	lsrs	r3, r3, #18
 8001d4a:	220f      	movs	r2, #15
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	2214      	movs	r2, #20
 8001d50:	18ba      	adds	r2, r7, r2
 8001d52:	5cd3      	ldrb	r3, [r2, r3]
 8001d54:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001d56:	4b23      	ldr	r3, [pc, #140]	; (8001de4 <HAL_RCC_GetSysClockFreq+0xf0>)
 8001d58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d5a:	220f      	movs	r2, #15
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	1d3a      	adds	r2, r7, #4
 8001d60:	5cd3      	ldrb	r3, [r2, r3]
 8001d62:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001d64:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001d66:	23c0      	movs	r3, #192	; 0xc0
 8001d68:	025b      	lsls	r3, r3, #9
 8001d6a:	401a      	ands	r2, r3
 8001d6c:	2380      	movs	r3, #128	; 0x80
 8001d6e:	025b      	lsls	r3, r3, #9
 8001d70:	429a      	cmp	r2, r3
 8001d72:	d109      	bne.n	8001d88 <HAL_RCC_GetSysClockFreq+0x94>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8001d74:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001d76:	481c      	ldr	r0, [pc, #112]	; (8001de8 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001d78:	f7fe f9ee 	bl	8000158 <__udivsi3>
 8001d7c:	0003      	movs	r3, r0
 8001d7e:	001a      	movs	r2, r3
 8001d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d82:	4353      	muls	r3, r2
 8001d84:	637b      	str	r3, [r7, #52]	; 0x34
 8001d86:	e01a      	b.n	8001dbe <HAL_RCC_GetSysClockFreq+0xca>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8001d88:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001d8a:	23c0      	movs	r3, #192	; 0xc0
 8001d8c:	025b      	lsls	r3, r3, #9
 8001d8e:	401a      	ands	r2, r3
 8001d90:	23c0      	movs	r3, #192	; 0xc0
 8001d92:	025b      	lsls	r3, r3, #9
 8001d94:	429a      	cmp	r2, r3
 8001d96:	d109      	bne.n	8001dac <HAL_RCC_GetSysClockFreq+0xb8>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (HSI48_VALUE / prediv) * pllmul;
 8001d98:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001d9a:	4814      	ldr	r0, [pc, #80]	; (8001dec <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d9c:	f7fe f9dc 	bl	8000158 <__udivsi3>
 8001da0:	0003      	movs	r3, r0
 8001da2:	001a      	movs	r2, r3
 8001da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001da6:	4353      	muls	r3, r2
 8001da8:	637b      	str	r3, [r7, #52]	; 0x34
 8001daa:	e008      	b.n	8001dbe <HAL_RCC_GetSysClockFreq+0xca>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
 8001dac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001dae:	480e      	ldr	r0, [pc, #56]	; (8001de8 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001db0:	f7fe f9d2 	bl	8000158 <__udivsi3>
 8001db4:	0003      	movs	r3, r0
 8001db6:	001a      	movs	r2, r3
 8001db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dba:	4353      	muls	r3, r2
 8001dbc:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
#endif
      }
      sysclockfreq = pllclk;
 8001dbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001dc0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001dc2:	e005      	b.n	8001dd0 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8001dc4:	4b09      	ldr	r3, [pc, #36]	; (8001dec <HAL_RCC_GetSysClockFreq+0xf8>)
 8001dc6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001dc8:	e002      	b.n	8001dd0 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001dca:	4b07      	ldr	r3, [pc, #28]	; (8001de8 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001dcc:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001dce:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001dd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001dd2:	0018      	movs	r0, r3
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	b00f      	add	sp, #60	; 0x3c
 8001dd8:	bd90      	pop	{r4, r7, pc}
 8001dda:	46c0      	nop			; (mov r8, r8)
 8001ddc:	080059d4 	.word	0x080059d4
 8001de0:	080059e4 	.word	0x080059e4
 8001de4:	40021000 	.word	0x40021000
 8001de8:	007a1200 	.word	0x007a1200
 8001dec:	02dc6c00 	.word	0x02dc6c00

08001df0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001df4:	4b02      	ldr	r3, [pc, #8]	; (8001e00 <HAL_RCC_GetHCLKFreq+0x10>)
 8001df6:	681b      	ldr	r3, [r3, #0]
}
 8001df8:	0018      	movs	r0, r3
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	46c0      	nop			; (mov r8, r8)
 8001e00:	20002000 	.word	0x20002000

08001e04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001e08:	f7ff fff2 	bl	8001df0 <HAL_RCC_GetHCLKFreq>
 8001e0c:	0001      	movs	r1, r0
 8001e0e:	4b06      	ldr	r3, [pc, #24]	; (8001e28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e10:	685b      	ldr	r3, [r3, #4]
 8001e12:	0a1b      	lsrs	r3, r3, #8
 8001e14:	2207      	movs	r2, #7
 8001e16:	4013      	ands	r3, r2
 8001e18:	4a04      	ldr	r2, [pc, #16]	; (8001e2c <HAL_RCC_GetPCLK1Freq+0x28>)
 8001e1a:	5cd3      	ldrb	r3, [r2, r3]
 8001e1c:	40d9      	lsrs	r1, r3
 8001e1e:	000b      	movs	r3, r1
}    
 8001e20:	0018      	movs	r0, r3
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	46c0      	nop			; (mov r8, r8)
 8001e28:	40021000 	.word	0x40021000
 8001e2c:	08005b04 	.word	0x08005b04

08001e30 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b086      	sub	sp, #24
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681a      	ldr	r2, [r3, #0]
 8001e44:	2380      	movs	r3, #128	; 0x80
 8001e46:	025b      	lsls	r3, r3, #9
 8001e48:	4013      	ands	r3, r2
 8001e4a:	d100      	bne.n	8001e4e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001e4c:	e08e      	b.n	8001f6c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8001e4e:	2317      	movs	r3, #23
 8001e50:	18fb      	adds	r3, r7, r3
 8001e52:	2200      	movs	r2, #0
 8001e54:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e56:	4b6e      	ldr	r3, [pc, #440]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001e58:	69da      	ldr	r2, [r3, #28]
 8001e5a:	2380      	movs	r3, #128	; 0x80
 8001e5c:	055b      	lsls	r3, r3, #21
 8001e5e:	4013      	ands	r3, r2
 8001e60:	d111      	bne.n	8001e86 <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001e62:	4b6b      	ldr	r3, [pc, #428]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001e64:	4a6a      	ldr	r2, [pc, #424]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001e66:	69d2      	ldr	r2, [r2, #28]
 8001e68:	2180      	movs	r1, #128	; 0x80
 8001e6a:	0549      	lsls	r1, r1, #21
 8001e6c:	430a      	orrs	r2, r1
 8001e6e:	61da      	str	r2, [r3, #28]
 8001e70:	4b67      	ldr	r3, [pc, #412]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001e72:	69da      	ldr	r2, [r3, #28]
 8001e74:	2380      	movs	r3, #128	; 0x80
 8001e76:	055b      	lsls	r3, r3, #21
 8001e78:	4013      	ands	r3, r2
 8001e7a:	60bb      	str	r3, [r7, #8]
 8001e7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e7e:	2317      	movs	r3, #23
 8001e80:	18fb      	adds	r3, r7, r3
 8001e82:	2201      	movs	r2, #1
 8001e84:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e86:	4b63      	ldr	r3, [pc, #396]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001e88:	681a      	ldr	r2, [r3, #0]
 8001e8a:	2380      	movs	r3, #128	; 0x80
 8001e8c:	005b      	lsls	r3, r3, #1
 8001e8e:	4013      	ands	r3, r2
 8001e90:	d11a      	bne.n	8001ec8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e92:	4b60      	ldr	r3, [pc, #384]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001e94:	4a5f      	ldr	r2, [pc, #380]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001e96:	6812      	ldr	r2, [r2, #0]
 8001e98:	2180      	movs	r1, #128	; 0x80
 8001e9a:	0049      	lsls	r1, r1, #1
 8001e9c:	430a      	orrs	r2, r1
 8001e9e:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ea0:	f7ff f81c 	bl	8000edc <HAL_GetTick>
 8001ea4:	0003      	movs	r3, r0
 8001ea6:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ea8:	e008      	b.n	8001ebc <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001eaa:	f7ff f817 	bl	8000edc <HAL_GetTick>
 8001eae:	0002      	movs	r2, r0
 8001eb0:	693b      	ldr	r3, [r7, #16]
 8001eb2:	1ad3      	subs	r3, r2, r3
 8001eb4:	2b64      	cmp	r3, #100	; 0x64
 8001eb6:	d901      	bls.n	8001ebc <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 8001eb8:	2303      	movs	r3, #3
 8001eba:	e0a4      	b.n	8002006 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ebc:	4b55      	ldr	r3, [pc, #340]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001ebe:	681a      	ldr	r2, [r3, #0]
 8001ec0:	2380      	movs	r3, #128	; 0x80
 8001ec2:	005b      	lsls	r3, r3, #1
 8001ec4:	4013      	ands	r3, r2
 8001ec6:	d0f0      	beq.n	8001eaa <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001ec8:	4b51      	ldr	r3, [pc, #324]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001eca:	6a1a      	ldr	r2, [r3, #32]
 8001ecc:	23c0      	movs	r3, #192	; 0xc0
 8001ece:	009b      	lsls	r3, r3, #2
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d034      	beq.n	8001f44 <HAL_RCCEx_PeriphCLKConfig+0x114>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	685a      	ldr	r2, [r3, #4]
 8001ede:	23c0      	movs	r3, #192	; 0xc0
 8001ee0:	009b      	lsls	r3, r3, #2
 8001ee2:	401a      	ands	r2, r3
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	429a      	cmp	r2, r3
 8001ee8:	d02c      	beq.n	8001f44 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001eea:	4b49      	ldr	r3, [pc, #292]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001eec:	6a1b      	ldr	r3, [r3, #32]
 8001eee:	4a4a      	ldr	r2, [pc, #296]	; (8002018 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001ef4:	4b46      	ldr	r3, [pc, #280]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001ef6:	4a46      	ldr	r2, [pc, #280]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001ef8:	6a12      	ldr	r2, [r2, #32]
 8001efa:	2180      	movs	r1, #128	; 0x80
 8001efc:	0249      	lsls	r1, r1, #9
 8001efe:	430a      	orrs	r2, r1
 8001f00:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001f02:	4b43      	ldr	r3, [pc, #268]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001f04:	4a42      	ldr	r2, [pc, #264]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001f06:	6a12      	ldr	r2, [r2, #32]
 8001f08:	4944      	ldr	r1, [pc, #272]	; (800201c <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8001f0a:	400a      	ands	r2, r1
 8001f0c:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001f0e:	4b40      	ldr	r3, [pc, #256]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001f10:	68fa      	ldr	r2, [r7, #12]
 8001f12:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	2201      	movs	r2, #1
 8001f18:	4013      	ands	r3, r2
 8001f1a:	d013      	beq.n	8001f44 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f1c:	f7fe ffde 	bl	8000edc <HAL_GetTick>
 8001f20:	0003      	movs	r3, r0
 8001f22:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f24:	e009      	b.n	8001f3a <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f26:	f7fe ffd9 	bl	8000edc <HAL_GetTick>
 8001f2a:	0002      	movs	r2, r0
 8001f2c:	693b      	ldr	r3, [r7, #16]
 8001f2e:	1ad3      	subs	r3, r2, r3
 8001f30:	4a3b      	ldr	r2, [pc, #236]	; (8002020 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d901      	bls.n	8001f3a <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8001f36:	2303      	movs	r3, #3
 8001f38:	e065      	b.n	8002006 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f3a:	4b35      	ldr	r3, [pc, #212]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001f3c:	6a1b      	ldr	r3, [r3, #32]
 8001f3e:	2202      	movs	r2, #2
 8001f40:	4013      	ands	r3, r2
 8001f42:	d0f0      	beq.n	8001f26 <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001f44:	4a32      	ldr	r2, [pc, #200]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001f46:	4b32      	ldr	r3, [pc, #200]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001f48:	6a1b      	ldr	r3, [r3, #32]
 8001f4a:	4933      	ldr	r1, [pc, #204]	; (8002018 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8001f4c:	4019      	ands	r1, r3
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	430b      	orrs	r3, r1
 8001f54:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001f56:	2317      	movs	r3, #23
 8001f58:	18fb      	adds	r3, r7, r3
 8001f5a:	781b      	ldrb	r3, [r3, #0]
 8001f5c:	2b01      	cmp	r3, #1
 8001f5e:	d105      	bne.n	8001f6c <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f60:	4b2b      	ldr	r3, [pc, #172]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001f62:	4a2b      	ldr	r2, [pc, #172]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001f64:	69d2      	ldr	r2, [r2, #28]
 8001f66:	492f      	ldr	r1, [pc, #188]	; (8002024 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8001f68:	400a      	ands	r2, r1
 8001f6a:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	2201      	movs	r2, #1
 8001f72:	4013      	ands	r3, r2
 8001f74:	d009      	beq.n	8001f8a <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001f76:	4a26      	ldr	r2, [pc, #152]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001f78:	4b25      	ldr	r3, [pc, #148]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001f7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f7c:	2103      	movs	r1, #3
 8001f7e:	438b      	bics	r3, r1
 8001f80:	0019      	movs	r1, r3
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	430b      	orrs	r3, r1
 8001f88:	6313      	str	r3, [r2, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	2202      	movs	r2, #2
 8001f90:	4013      	ands	r3, r2
 8001f92:	d008      	beq.n	8001fa6 <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001f94:	4a1e      	ldr	r2, [pc, #120]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001f96:	4b1e      	ldr	r3, [pc, #120]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f9a:	4923      	ldr	r1, [pc, #140]	; (8002028 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001f9c:	4019      	ands	r1, r3
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	68db      	ldr	r3, [r3, #12]
 8001fa2:	430b      	orrs	r3, r1
 8001fa4:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	2220      	movs	r2, #32
 8001fac:	4013      	ands	r3, r2
 8001fae:	d009      	beq.n	8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x194>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001fb0:	4a17      	ldr	r2, [pc, #92]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001fb2:	4b17      	ldr	r3, [pc, #92]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb6:	2110      	movs	r1, #16
 8001fb8:	438b      	bics	r3, r1
 8001fba:	0019      	movs	r1, r3
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	691b      	ldr	r3, [r3, #16]
 8001fc0:	430b      	orrs	r3, r1
 8001fc2:	6313      	str	r3, [r2, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681a      	ldr	r2, [r3, #0]
 8001fc8:	2380      	movs	r3, #128	; 0x80
 8001fca:	029b      	lsls	r3, r3, #10
 8001fcc:	4013      	ands	r3, r2
 8001fce:	d009      	beq.n	8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001fd0:	4a0f      	ldr	r2, [pc, #60]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001fd2:	4b0f      	ldr	r3, [pc, #60]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd6:	2180      	movs	r1, #128	; 0x80
 8001fd8:	438b      	bics	r3, r1
 8001fda:	0019      	movs	r1, r3
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	699b      	ldr	r3, [r3, #24]
 8001fe0:	430b      	orrs	r3, r1
 8001fe2:	6313      	str	r3, [r2, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681a      	ldr	r2, [r3, #0]
 8001fe8:	2380      	movs	r3, #128	; 0x80
 8001fea:	00db      	lsls	r3, r3, #3
 8001fec:	4013      	ands	r3, r2
 8001fee:	d009      	beq.n	8002004 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001ff0:	4a07      	ldr	r2, [pc, #28]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001ff2:	4b07      	ldr	r3, [pc, #28]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff6:	2140      	movs	r1, #64	; 0x40
 8001ff8:	438b      	bics	r3, r1
 8001ffa:	0019      	movs	r1, r3
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	695b      	ldr	r3, [r3, #20]
 8002000:	430b      	orrs	r3, r1
 8002002:	6313      	str	r3, [r2, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002004:	2300      	movs	r3, #0
}
 8002006:	0018      	movs	r0, r3
 8002008:	46bd      	mov	sp, r7
 800200a:	b006      	add	sp, #24
 800200c:	bd80      	pop	{r7, pc}
 800200e:	46c0      	nop			; (mov r8, r8)
 8002010:	40021000 	.word	0x40021000
 8002014:	40007000 	.word	0x40007000
 8002018:	fffffcff 	.word	0xfffffcff
 800201c:	fffeffff 	.word	0xfffeffff
 8002020:	00001388 	.word	0x00001388
 8002024:	efffffff 	.word	0xefffffff
 8002028:	fffcffff 	.word	0xfffcffff

0800202c <HAL_TIM_Base_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b082      	sub	sp, #8
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d101      	bne.n	800203e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800203a:	2301      	movs	r3, #1
 800203c:	e01e      	b.n	800207c <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	223d      	movs	r2, #61	; 0x3d
 8002042:	5c9b      	ldrb	r3, [r3, r2]
 8002044:	b2db      	uxtb	r3, r3
 8002046:	2b00      	cmp	r3, #0
 8002048:	d107      	bne.n	800205a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	223c      	movs	r2, #60	; 0x3c
 800204e:	2100      	movs	r1, #0
 8002050:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	0018      	movs	r0, r3
 8002056:	f001 fa3b 	bl	80034d0 <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	223d      	movs	r2, #61	; 0x3d
 800205e:	2102      	movs	r1, #2
 8002060:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681a      	ldr	r2, [r3, #0]
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	3304      	adds	r3, #4
 800206a:	0019      	movs	r1, r3
 800206c:	0010      	movs	r0, r2
 800206e:	f000 fa39 	bl	80024e4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	223d      	movs	r2, #61	; 0x3d
 8002076:	2101      	movs	r1, #1
 8002078:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800207a:	2300      	movs	r3, #0
}
 800207c:	0018      	movs	r0, r3
 800207e:	46bd      	mov	sp, r7
 8002080:	b002      	add	sp, #8
 8002082:	bd80      	pop	{r7, pc}

08002084 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b082      	sub	sp, #8
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	687a      	ldr	r2, [r7, #4]
 8002092:	6812      	ldr	r2, [r2, #0]
 8002094:	68d2      	ldr	r2, [r2, #12]
 8002096:	2101      	movs	r1, #1
 8002098:	430a      	orrs	r2, r1
 800209a:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	687a      	ldr	r2, [r7, #4]
 80020a2:	6812      	ldr	r2, [r2, #0]
 80020a4:	6812      	ldr	r2, [r2, #0]
 80020a6:	2101      	movs	r1, #1
 80020a8:	430a      	orrs	r2, r1
 80020aa:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80020ac:	2300      	movs	r3, #0
}
 80020ae:	0018      	movs	r0, r3
 80020b0:	46bd      	mov	sp, r7
 80020b2:	b002      	add	sp, #8
 80020b4:	bd80      	pop	{r7, pc}

080020b6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80020b6:	b580      	push	{r7, lr}
 80020b8:	b082      	sub	sp, #8
 80020ba:	af00      	add	r7, sp, #0
 80020bc:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	691b      	ldr	r3, [r3, #16]
 80020c4:	2202      	movs	r2, #2
 80020c6:	4013      	ands	r3, r2
 80020c8:	2b02      	cmp	r3, #2
 80020ca:	d124      	bne.n	8002116 <HAL_TIM_IRQHandler+0x60>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	68db      	ldr	r3, [r3, #12]
 80020d2:	2202      	movs	r2, #2
 80020d4:	4013      	ands	r3, r2
 80020d6:	2b02      	cmp	r3, #2
 80020d8:	d11d      	bne.n	8002116 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	2203      	movs	r2, #3
 80020e0:	4252      	negs	r2, r2
 80020e2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2201      	movs	r2, #1
 80020e8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	699b      	ldr	r3, [r3, #24]
 80020f0:	2203      	movs	r2, #3
 80020f2:	4013      	ands	r3, r2
 80020f4:	d004      	beq.n	8002100 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	0018      	movs	r0, r3
 80020fa:	f000 f9db 	bl	80024b4 <HAL_TIM_IC_CaptureCallback>
 80020fe:	e007      	b.n	8002110 <HAL_TIM_IRQHandler+0x5a>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	0018      	movs	r0, r3
 8002104:	f000 f9ce 	bl	80024a4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	0018      	movs	r0, r3
 800210c:	f000 f9da 	bl	80024c4 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2200      	movs	r2, #0
 8002114:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	691b      	ldr	r3, [r3, #16]
 800211c:	2204      	movs	r2, #4
 800211e:	4013      	ands	r3, r2
 8002120:	2b04      	cmp	r3, #4
 8002122:	d125      	bne.n	8002170 <HAL_TIM_IRQHandler+0xba>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	68db      	ldr	r3, [r3, #12]
 800212a:	2204      	movs	r2, #4
 800212c:	4013      	ands	r3, r2
 800212e:	2b04      	cmp	r3, #4
 8002130:	d11e      	bne.n	8002170 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	2205      	movs	r2, #5
 8002138:	4252      	negs	r2, r2
 800213a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2202      	movs	r2, #2
 8002140:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	699a      	ldr	r2, [r3, #24]
 8002148:	23c0      	movs	r3, #192	; 0xc0
 800214a:	009b      	lsls	r3, r3, #2
 800214c:	4013      	ands	r3, r2
 800214e:	d004      	beq.n	800215a <HAL_TIM_IRQHandler+0xa4>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	0018      	movs	r0, r3
 8002154:	f000 f9ae 	bl	80024b4 <HAL_TIM_IC_CaptureCallback>
 8002158:	e007      	b.n	800216a <HAL_TIM_IRQHandler+0xb4>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	0018      	movs	r0, r3
 800215e:	f000 f9a1 	bl	80024a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	0018      	movs	r0, r3
 8002166:	f000 f9ad 	bl	80024c4 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2200      	movs	r2, #0
 800216e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	691b      	ldr	r3, [r3, #16]
 8002176:	2208      	movs	r2, #8
 8002178:	4013      	ands	r3, r2
 800217a:	2b08      	cmp	r3, #8
 800217c:	d124      	bne.n	80021c8 <HAL_TIM_IRQHandler+0x112>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	68db      	ldr	r3, [r3, #12]
 8002184:	2208      	movs	r2, #8
 8002186:	4013      	ands	r3, r2
 8002188:	2b08      	cmp	r3, #8
 800218a:	d11d      	bne.n	80021c8 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	2209      	movs	r2, #9
 8002192:	4252      	negs	r2, r2
 8002194:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2204      	movs	r2, #4
 800219a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	69db      	ldr	r3, [r3, #28]
 80021a2:	2203      	movs	r2, #3
 80021a4:	4013      	ands	r3, r2
 80021a6:	d004      	beq.n	80021b2 <HAL_TIM_IRQHandler+0xfc>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	0018      	movs	r0, r3
 80021ac:	f000 f982 	bl	80024b4 <HAL_TIM_IC_CaptureCallback>
 80021b0:	e007      	b.n	80021c2 <HAL_TIM_IRQHandler+0x10c>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	0018      	movs	r0, r3
 80021b6:	f000 f975 	bl	80024a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	0018      	movs	r0, r3
 80021be:	f000 f981 	bl	80024c4 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2200      	movs	r2, #0
 80021c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	691b      	ldr	r3, [r3, #16]
 80021ce:	2210      	movs	r2, #16
 80021d0:	4013      	ands	r3, r2
 80021d2:	2b10      	cmp	r3, #16
 80021d4:	d125      	bne.n	8002222 <HAL_TIM_IRQHandler+0x16c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	68db      	ldr	r3, [r3, #12]
 80021dc:	2210      	movs	r2, #16
 80021de:	4013      	ands	r3, r2
 80021e0:	2b10      	cmp	r3, #16
 80021e2:	d11e      	bne.n	8002222 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	2211      	movs	r2, #17
 80021ea:	4252      	negs	r2, r2
 80021ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	2208      	movs	r2, #8
 80021f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	69da      	ldr	r2, [r3, #28]
 80021fa:	23c0      	movs	r3, #192	; 0xc0
 80021fc:	009b      	lsls	r3, r3, #2
 80021fe:	4013      	ands	r3, r2
 8002200:	d004      	beq.n	800220c <HAL_TIM_IRQHandler+0x156>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	0018      	movs	r0, r3
 8002206:	f000 f955 	bl	80024b4 <HAL_TIM_IC_CaptureCallback>
 800220a:	e007      	b.n	800221c <HAL_TIM_IRQHandler+0x166>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	0018      	movs	r0, r3
 8002210:	f000 f948 	bl	80024a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	0018      	movs	r0, r3
 8002218:	f000 f954 	bl	80024c4 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2200      	movs	r2, #0
 8002220:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	691b      	ldr	r3, [r3, #16]
 8002228:	2201      	movs	r2, #1
 800222a:	4013      	ands	r3, r2
 800222c:	2b01      	cmp	r3, #1
 800222e:	d10f      	bne.n	8002250 <HAL_TIM_IRQHandler+0x19a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	68db      	ldr	r3, [r3, #12]
 8002236:	2201      	movs	r2, #1
 8002238:	4013      	ands	r3, r2
 800223a:	2b01      	cmp	r3, #1
 800223c:	d108      	bne.n	8002250 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	2202      	movs	r2, #2
 8002244:	4252      	negs	r2, r2
 8002246:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	0018      	movs	r0, r3
 800224c:	f001 f83a 	bl	80032c4 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	691b      	ldr	r3, [r3, #16]
 8002256:	2280      	movs	r2, #128	; 0x80
 8002258:	4013      	ands	r3, r2
 800225a:	2b80      	cmp	r3, #128	; 0x80
 800225c:	d10f      	bne.n	800227e <HAL_TIM_IRQHandler+0x1c8>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	68db      	ldr	r3, [r3, #12]
 8002264:	2280      	movs	r2, #128	; 0x80
 8002266:	4013      	ands	r3, r2
 8002268:	2b80      	cmp	r3, #128	; 0x80
 800226a:	d108      	bne.n	800227e <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	2281      	movs	r2, #129	; 0x81
 8002272:	4252      	negs	r2, r2
 8002274:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	0018      	movs	r0, r3
 800227a:	f000 faaa 	bl	80027d2 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	691b      	ldr	r3, [r3, #16]
 8002284:	2240      	movs	r2, #64	; 0x40
 8002286:	4013      	ands	r3, r2
 8002288:	2b40      	cmp	r3, #64	; 0x40
 800228a:	d10f      	bne.n	80022ac <HAL_TIM_IRQHandler+0x1f6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	68db      	ldr	r3, [r3, #12]
 8002292:	2240      	movs	r2, #64	; 0x40
 8002294:	4013      	ands	r3, r2
 8002296:	2b40      	cmp	r3, #64	; 0x40
 8002298:	d108      	bne.n	80022ac <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	2241      	movs	r2, #65	; 0x41
 80022a0:	4252      	negs	r2, r2
 80022a2:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	0018      	movs	r0, r3
 80022a8:	f000 f914 	bl	80024d4 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	691b      	ldr	r3, [r3, #16]
 80022b2:	2220      	movs	r2, #32
 80022b4:	4013      	ands	r3, r2
 80022b6:	2b20      	cmp	r3, #32
 80022b8:	d10f      	bne.n	80022da <HAL_TIM_IRQHandler+0x224>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	68db      	ldr	r3, [r3, #12]
 80022c0:	2220      	movs	r2, #32
 80022c2:	4013      	ands	r3, r2
 80022c4:	2b20      	cmp	r3, #32
 80022c6:	d108      	bne.n	80022da <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	2221      	movs	r2, #33	; 0x21
 80022ce:	4252      	negs	r2, r2
 80022d0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	0018      	movs	r0, r3
 80022d6:	f000 fa74 	bl	80027c2 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 80022da:	46c0      	nop			; (mov r8, r8)
 80022dc:	46bd      	mov	sp, r7
 80022de:	b002      	add	sp, #8
 80022e0:	bd80      	pop	{r7, pc}
	...

080022e4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b084      	sub	sp, #16
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
 80022ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 80022ee:	2300      	movs	r3, #0
 80022f0:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(htim);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	223c      	movs	r2, #60	; 0x3c
 80022f6:	5c9b      	ldrb	r3, [r3, r2]
 80022f8:	2b01      	cmp	r3, #1
 80022fa:	d101      	bne.n	8002300 <HAL_TIM_ConfigClockSource+0x1c>
 80022fc:	2302      	movs	r3, #2
 80022fe:	e0ca      	b.n	8002496 <HAL_TIM_ConfigClockSource+0x1b2>
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	223c      	movs	r2, #60	; 0x3c
 8002304:	2101      	movs	r1, #1
 8002306:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	223d      	movs	r2, #61	; 0x3d
 800230c:	2102      	movs	r1, #2
 800230e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	689b      	ldr	r3, [r3, #8]
 8002316:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	2277      	movs	r2, #119	; 0x77
 800231c:	4393      	bics	r3, r2
 800231e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	4a5f      	ldr	r2, [pc, #380]	; (80024a0 <HAL_TIM_ConfigClockSource+0x1bc>)
 8002324:	4013      	ands	r3, r2
 8002326:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	68fa      	ldr	r2, [r7, #12]
 800232e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	2b40      	cmp	r3, #64	; 0x40
 8002336:	d100      	bne.n	800233a <HAL_TIM_ConfigClockSource+0x56>
 8002338:	e078      	b.n	800242c <HAL_TIM_ConfigClockSource+0x148>
 800233a:	d80e      	bhi.n	800235a <HAL_TIM_ConfigClockSource+0x76>
 800233c:	2b10      	cmp	r3, #16
 800233e:	d100      	bne.n	8002342 <HAL_TIM_ConfigClockSource+0x5e>
 8002340:	e08b      	b.n	800245a <HAL_TIM_ConfigClockSource+0x176>
 8002342:	d803      	bhi.n	800234c <HAL_TIM_ConfigClockSource+0x68>
 8002344:	2b00      	cmp	r3, #0
 8002346:	d100      	bne.n	800234a <HAL_TIM_ConfigClockSource+0x66>
 8002348:	e080      	b.n	800244c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;

  default:
    break;
 800234a:	e09b      	b.n	8002484 <HAL_TIM_ConfigClockSource+0x1a0>
  switch (sClockSourceConfig->ClockSource)
 800234c:	2b20      	cmp	r3, #32
 800234e:	d100      	bne.n	8002352 <HAL_TIM_ConfigClockSource+0x6e>
 8002350:	e08a      	b.n	8002468 <HAL_TIM_ConfigClockSource+0x184>
 8002352:	2b30      	cmp	r3, #48	; 0x30
 8002354:	d100      	bne.n	8002358 <HAL_TIM_ConfigClockSource+0x74>
 8002356:	e08e      	b.n	8002476 <HAL_TIM_ConfigClockSource+0x192>
    break;
 8002358:	e094      	b.n	8002484 <HAL_TIM_ConfigClockSource+0x1a0>
  switch (sClockSourceConfig->ClockSource)
 800235a:	2b70      	cmp	r3, #112	; 0x70
 800235c:	d017      	beq.n	800238e <HAL_TIM_ConfigClockSource+0xaa>
 800235e:	d804      	bhi.n	800236a <HAL_TIM_ConfigClockSource+0x86>
 8002360:	2b50      	cmp	r3, #80	; 0x50
 8002362:	d043      	beq.n	80023ec <HAL_TIM_ConfigClockSource+0x108>
 8002364:	2b60      	cmp	r3, #96	; 0x60
 8002366:	d051      	beq.n	800240c <HAL_TIM_ConfigClockSource+0x128>
    break;
 8002368:	e08c      	b.n	8002484 <HAL_TIM_ConfigClockSource+0x1a0>
  switch (sClockSourceConfig->ClockSource)
 800236a:	2280      	movs	r2, #128	; 0x80
 800236c:	0152      	lsls	r2, r2, #5
 800236e:	4293      	cmp	r3, r2
 8002370:	d004      	beq.n	800237c <HAL_TIM_ConfigClockSource+0x98>
 8002372:	2280      	movs	r2, #128	; 0x80
 8002374:	0192      	lsls	r2, r2, #6
 8002376:	4293      	cmp	r3, r2
 8002378:	d024      	beq.n	80023c4 <HAL_TIM_ConfigClockSource+0xe0>
    break;
 800237a:	e083      	b.n	8002484 <HAL_TIM_ConfigClockSource+0x1a0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	687a      	ldr	r2, [r7, #4]
 8002382:	6812      	ldr	r2, [r2, #0]
 8002384:	6892      	ldr	r2, [r2, #8]
 8002386:	2107      	movs	r1, #7
 8002388:	438a      	bics	r2, r1
 800238a:	609a      	str	r2, [r3, #8]
    break;
 800238c:	e07a      	b.n	8002484 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_ETR_SetConfig(htim->Instance,
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6818      	ldr	r0, [r3, #0]
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	6899      	ldr	r1, [r3, #8]
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	685a      	ldr	r2, [r3, #4]
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	68db      	ldr	r3, [r3, #12]
 800239e:	f000 f9ab 	bl	80026f8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	689b      	ldr	r3, [r3, #8]
 80023a8:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	2277      	movs	r2, #119	; 0x77
 80023ae:	4393      	bics	r3, r2
 80023b0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	2277      	movs	r2, #119	; 0x77
 80023b6:	4313      	orrs	r3, r2
 80023b8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	68fa      	ldr	r2, [r7, #12]
 80023c0:	609a      	str	r2, [r3, #8]
    break;
 80023c2:	e05f      	b.n	8002484 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_ETR_SetConfig(htim->Instance,
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6818      	ldr	r0, [r3, #0]
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	6899      	ldr	r1, [r3, #8]
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	685a      	ldr	r2, [r3, #4]
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	f000 f990 	bl	80026f8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	687a      	ldr	r2, [r7, #4]
 80023de:	6812      	ldr	r2, [r2, #0]
 80023e0:	6892      	ldr	r2, [r2, #8]
 80023e2:	2180      	movs	r1, #128	; 0x80
 80023e4:	01c9      	lsls	r1, r1, #7
 80023e6:	430a      	orrs	r2, r1
 80023e8:	609a      	str	r2, [r3, #8]
    break;
 80023ea:	e04b      	b.n	8002484 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6818      	ldr	r0, [r3, #0]
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	6859      	ldr	r1, [r3, #4]
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	68db      	ldr	r3, [r3, #12]
 80023f8:	001a      	movs	r2, r3
 80023fa:	f000 f8f5 	bl	80025e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	2150      	movs	r1, #80	; 0x50
 8002404:	0018      	movs	r0, r3
 8002406:	f000 f957 	bl	80026b8 <TIM_ITRx_SetConfig>
    break;
 800240a:	e03b      	b.n	8002484 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6818      	ldr	r0, [r3, #0]
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	6859      	ldr	r1, [r3, #4]
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	68db      	ldr	r3, [r3, #12]
 8002418:	001a      	movs	r2, r3
 800241a:	f000 f917 	bl	800264c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	2160      	movs	r1, #96	; 0x60
 8002424:	0018      	movs	r0, r3
 8002426:	f000 f947 	bl	80026b8 <TIM_ITRx_SetConfig>
    break;
 800242a:	e02b      	b.n	8002484 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6818      	ldr	r0, [r3, #0]
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	6859      	ldr	r1, [r3, #4]
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	68db      	ldr	r3, [r3, #12]
 8002438:	001a      	movs	r2, r3
 800243a:	f000 f8d5 	bl	80025e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	2140      	movs	r1, #64	; 0x40
 8002444:	0018      	movs	r0, r3
 8002446:	f000 f937 	bl	80026b8 <TIM_ITRx_SetConfig>
    break;
 800244a:	e01b      	b.n	8002484 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	2100      	movs	r1, #0
 8002452:	0018      	movs	r0, r3
 8002454:	f000 f930 	bl	80026b8 <TIM_ITRx_SetConfig>
    break;
 8002458:	e014      	b.n	8002484 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	2110      	movs	r1, #16
 8002460:	0018      	movs	r0, r3
 8002462:	f000 f929 	bl	80026b8 <TIM_ITRx_SetConfig>
    break;
 8002466:	e00d      	b.n	8002484 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	2120      	movs	r1, #32
 800246e:	0018      	movs	r0, r3
 8002470:	f000 f922 	bl	80026b8 <TIM_ITRx_SetConfig>
    break;
 8002474:	e006      	b.n	8002484 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	2130      	movs	r1, #48	; 0x30
 800247c:	0018      	movs	r0, r3
 800247e:	f000 f91b 	bl	80026b8 <TIM_ITRx_SetConfig>
    break;
 8002482:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	223d      	movs	r2, #61	; 0x3d
 8002488:	2101      	movs	r1, #1
 800248a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	223c      	movs	r2, #60	; 0x3c
 8002490:	2100      	movs	r1, #0
 8002492:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002494:	2300      	movs	r3, #0
}
 8002496:	0018      	movs	r0, r3
 8002498:	46bd      	mov	sp, r7
 800249a:	b004      	add	sp, #16
 800249c:	bd80      	pop	{r7, pc}
 800249e:	46c0      	nop			; (mov r8, r8)
 80024a0:	ffff00ff 	.word	0xffff00ff

080024a4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b082      	sub	sp, #8
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80024ac:	46c0      	nop			; (mov r8, r8)
 80024ae:	46bd      	mov	sp, r7
 80024b0:	b002      	add	sp, #8
 80024b2:	bd80      	pop	{r7, pc}

080024b4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b082      	sub	sp, #8
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80024bc:	46c0      	nop			; (mov r8, r8)
 80024be:	46bd      	mov	sp, r7
 80024c0:	b002      	add	sp, #8
 80024c2:	bd80      	pop	{r7, pc}

080024c4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b082      	sub	sp, #8
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80024cc:	46c0      	nop			; (mov r8, r8)
 80024ce:	46bd      	mov	sp, r7
 80024d0:	b002      	add	sp, #8
 80024d2:	bd80      	pop	{r7, pc}

080024d4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b082      	sub	sp, #8
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80024dc:	46c0      	nop			; (mov r8, r8)
 80024de:	46bd      	mov	sp, r7
 80024e0:	b002      	add	sp, #8
 80024e2:	bd80      	pop	{r7, pc}

080024e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM periheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b084      	sub	sp, #16
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
 80024ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 80024ee:	2300      	movs	r3, #0
 80024f0:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	4a34      	ldr	r2, [pc, #208]	; (80025cc <TIM_Base_SetConfig+0xe8>)
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d008      	beq.n	8002512 <TIM_Base_SetConfig+0x2e>
 8002500:	687a      	ldr	r2, [r7, #4]
 8002502:	2380      	movs	r3, #128	; 0x80
 8002504:	05db      	lsls	r3, r3, #23
 8002506:	429a      	cmp	r2, r3
 8002508:	d003      	beq.n	8002512 <TIM_Base_SetConfig+0x2e>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	4a30      	ldr	r2, [pc, #192]	; (80025d0 <TIM_Base_SetConfig+0xec>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d108      	bne.n	8002524 <TIM_Base_SetConfig+0x40>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	2270      	movs	r2, #112	; 0x70
 8002516:	4393      	bics	r3, r2
 8002518:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	68fa      	ldr	r2, [r7, #12]
 8002520:	4313      	orrs	r3, r2
 8002522:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	4a29      	ldr	r2, [pc, #164]	; (80025cc <TIM_Base_SetConfig+0xe8>)
 8002528:	4293      	cmp	r3, r2
 800252a:	d018      	beq.n	800255e <TIM_Base_SetConfig+0x7a>
 800252c:	687a      	ldr	r2, [r7, #4]
 800252e:	2380      	movs	r3, #128	; 0x80
 8002530:	05db      	lsls	r3, r3, #23
 8002532:	429a      	cmp	r2, r3
 8002534:	d013      	beq.n	800255e <TIM_Base_SetConfig+0x7a>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	4a25      	ldr	r2, [pc, #148]	; (80025d0 <TIM_Base_SetConfig+0xec>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d00f      	beq.n	800255e <TIM_Base_SetConfig+0x7a>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	4a24      	ldr	r2, [pc, #144]	; (80025d4 <TIM_Base_SetConfig+0xf0>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d00b      	beq.n	800255e <TIM_Base_SetConfig+0x7a>
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	4a23      	ldr	r2, [pc, #140]	; (80025d8 <TIM_Base_SetConfig+0xf4>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d007      	beq.n	800255e <TIM_Base_SetConfig+0x7a>
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	4a22      	ldr	r2, [pc, #136]	; (80025dc <TIM_Base_SetConfig+0xf8>)
 8002552:	4293      	cmp	r3, r2
 8002554:	d003      	beq.n	800255e <TIM_Base_SetConfig+0x7a>
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	4a21      	ldr	r2, [pc, #132]	; (80025e0 <TIM_Base_SetConfig+0xfc>)
 800255a:	4293      	cmp	r3, r2
 800255c:	d108      	bne.n	8002570 <TIM_Base_SetConfig+0x8c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	4a20      	ldr	r2, [pc, #128]	; (80025e4 <TIM_Base_SetConfig+0x100>)
 8002562:	4013      	ands	r3, r2
 8002564:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	68db      	ldr	r3, [r3, #12]
 800256a:	68fa      	ldr	r2, [r7, #12]
 800256c:	4313      	orrs	r3, r2
 800256e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	2280      	movs	r2, #128	; 0x80
 8002574:	4393      	bics	r3, r2
 8002576:	001a      	movs	r2, r3
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	695b      	ldr	r3, [r3, #20]
 800257c:	4313      	orrs	r3, r2
 800257e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	68fa      	ldr	r2, [r7, #12]
 8002584:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	689a      	ldr	r2, [r3, #8]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	681a      	ldr	r2, [r3, #0]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	4a0c      	ldr	r2, [pc, #48]	; (80025cc <TIM_Base_SetConfig+0xe8>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d00b      	beq.n	80025b6 <TIM_Base_SetConfig+0xd2>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	4a0d      	ldr	r2, [pc, #52]	; (80025d8 <TIM_Base_SetConfig+0xf4>)
 80025a2:	4293      	cmp	r3, r2
 80025a4:	d007      	beq.n	80025b6 <TIM_Base_SetConfig+0xd2>
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	4a0c      	ldr	r2, [pc, #48]	; (80025dc <TIM_Base_SetConfig+0xf8>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d003      	beq.n	80025b6 <TIM_Base_SetConfig+0xd2>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	4a0b      	ldr	r2, [pc, #44]	; (80025e0 <TIM_Base_SetConfig+0xfc>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d103      	bne.n	80025be <TIM_Base_SetConfig+0xda>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	691a      	ldr	r2, [r3, #16]
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2201      	movs	r2, #1
 80025c2:	615a      	str	r2, [r3, #20]
}
 80025c4:	46c0      	nop			; (mov r8, r8)
 80025c6:	46bd      	mov	sp, r7
 80025c8:	b004      	add	sp, #16
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	40012c00 	.word	0x40012c00
 80025d0:	40000400 	.word	0x40000400
 80025d4:	40002000 	.word	0x40002000
 80025d8:	40014000 	.word	0x40014000
 80025dc:	40014400 	.word	0x40014400
 80025e0:	40014800 	.word	0x40014800
 80025e4:	fffffcff 	.word	0xfffffcff

080025e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b086      	sub	sp, #24
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	60f8      	str	r0, [r7, #12]
 80025f0:	60b9      	str	r1, [r7, #8]
 80025f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 80025f4:	2300      	movs	r3, #0
 80025f6:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 80025f8:	2300      	movs	r3, #0
 80025fa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	6a1b      	ldr	r3, [r3, #32]
 8002600:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	6a1b      	ldr	r3, [r3, #32]
 8002606:	2201      	movs	r2, #1
 8002608:	4393      	bics	r3, r2
 800260a:	001a      	movs	r2, r3
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	699b      	ldr	r3, [r3, #24]
 8002614:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002616:	697b      	ldr	r3, [r7, #20]
 8002618:	22f0      	movs	r2, #240	; 0xf0
 800261a:	4393      	bics	r3, r2
 800261c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	011b      	lsls	r3, r3, #4
 8002622:	697a      	ldr	r2, [r7, #20]
 8002624:	4313      	orrs	r3, r2
 8002626:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002628:	693b      	ldr	r3, [r7, #16]
 800262a:	220a      	movs	r2, #10
 800262c:	4393      	bics	r3, r2
 800262e:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 8002630:	693a      	ldr	r2, [r7, #16]
 8002632:	68bb      	ldr	r3, [r7, #8]
 8002634:	4313      	orrs	r3, r2
 8002636:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	697a      	ldr	r2, [r7, #20]
 800263c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	693a      	ldr	r2, [r7, #16]
 8002642:	621a      	str	r2, [r3, #32]
}
 8002644:	46c0      	nop			; (mov r8, r8)
 8002646:	46bd      	mov	sp, r7
 8002648:	b006      	add	sp, #24
 800264a:	bd80      	pop	{r7, pc}

0800264c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b086      	sub	sp, #24
 8002650:	af00      	add	r7, sp, #0
 8002652:	60f8      	str	r0, [r7, #12]
 8002654:	60b9      	str	r1, [r7, #8]
 8002656:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8002658:	2300      	movs	r3, #0
 800265a:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800265c:	2300      	movs	r3, #0
 800265e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	6a1b      	ldr	r3, [r3, #32]
 8002664:	2210      	movs	r2, #16
 8002666:	4393      	bics	r3, r2
 8002668:	001a      	movs	r2, r3
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	699b      	ldr	r3, [r3, #24]
 8002672:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	6a1b      	ldr	r3, [r3, #32]
 8002678:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800267a:	697b      	ldr	r3, [r7, #20]
 800267c:	4a0d      	ldr	r2, [pc, #52]	; (80026b4 <TIM_TI2_ConfigInputStage+0x68>)
 800267e:	4013      	ands	r3, r2
 8002680:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	031b      	lsls	r3, r3, #12
 8002686:	697a      	ldr	r2, [r7, #20]
 8002688:	4313      	orrs	r3, r2
 800268a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800268c:	693b      	ldr	r3, [r7, #16]
 800268e:	22a0      	movs	r2, #160	; 0xa0
 8002690:	4393      	bics	r3, r2
 8002692:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	011b      	lsls	r3, r3, #4
 8002698:	693a      	ldr	r2, [r7, #16]
 800269a:	4313      	orrs	r3, r2
 800269c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	697a      	ldr	r2, [r7, #20]
 80026a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	693a      	ldr	r2, [r7, #16]
 80026a8:	621a      	str	r2, [r3, #32]
}
 80026aa:	46c0      	nop			; (mov r8, r8)
 80026ac:	46bd      	mov	sp, r7
 80026ae:	b006      	add	sp, #24
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	46c0      	nop			; (mov r8, r8)
 80026b4:	ffff0fff 	.word	0xffff0fff

080026b8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2 : Filtered Timer Input 2
  *            @arg TIM_TS_ETRF : External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b084      	sub	sp, #16
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
 80026c0:	000a      	movs	r2, r1
 80026c2:	1cbb      	adds	r3, r7, #2
 80026c4:	801a      	strh	r2, [r3, #0]
  uint32_t tmpsmcr = 0U;
 80026c6:	2300      	movs	r3, #0
 80026c8:	60fb      	str	r3, [r7, #12]

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	689b      	ldr	r3, [r3, #8]
 80026ce:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	2270      	movs	r2, #112	; 0x70
 80026d4:	4393      	bics	r3, r2
 80026d6:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80026d8:	1cbb      	adds	r3, r7, #2
 80026da:	881b      	ldrh	r3, [r3, #0]
 80026dc:	2207      	movs	r2, #7
 80026de:	4313      	orrs	r3, r2
 80026e0:	b29b      	uxth	r3, r3
 80026e2:	001a      	movs	r2, r3
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	4313      	orrs	r3, r2
 80026e8:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	68fa      	ldr	r2, [r7, #12]
 80026ee:	609a      	str	r2, [r3, #8]
}
 80026f0:	46c0      	nop			; (mov r8, r8)
 80026f2:	46bd      	mov	sp, r7
 80026f4:	b004      	add	sp, #16
 80026f6:	bd80      	pop	{r7, pc}

080026f8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b086      	sub	sp, #24
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	60f8      	str	r0, [r7, #12]
 8002700:	60b9      	str	r1, [r7, #8]
 8002702:	607a      	str	r2, [r7, #4]
 8002704:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8002706:	2300      	movs	r3, #0
 8002708:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	689b      	ldr	r3, [r3, #8]
 800270e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	4a09      	ldr	r2, [pc, #36]	; (8002738 <TIM_ETR_SetConfig+0x40>)
 8002714:	4013      	ands	r3, r2
 8002716:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	021a      	lsls	r2, r3, #8
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	431a      	orrs	r2, r3
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	4313      	orrs	r3, r2
 8002724:	697a      	ldr	r2, [r7, #20]
 8002726:	4313      	orrs	r3, r2
 8002728:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	697a      	ldr	r2, [r7, #20]
 800272e:	609a      	str	r2, [r3, #8]
}
 8002730:	46c0      	nop			; (mov r8, r8)
 8002732:	46bd      	mov	sp, r7
 8002734:	b006      	add	sp, #24
 8002736:	bd80      	pop	{r7, pc}
 8002738:	ffff00ff 	.word	0xffff00ff

0800273c <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b082      	sub	sp, #8
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
 8002744:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	223c      	movs	r2, #60	; 0x3c
 800274a:	5c9b      	ldrb	r3, [r3, r2]
 800274c:	2b01      	cmp	r3, #1
 800274e:	d101      	bne.n	8002754 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002750:	2302      	movs	r3, #2
 8002752:	e032      	b.n	80027ba <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	223c      	movs	r2, #60	; 0x3c
 8002758:	2101      	movs	r1, #1
 800275a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	223d      	movs	r2, #61	; 0x3d
 8002760:	2102      	movs	r1, #2
 8002762:	5499      	strb	r1, [r3, r2]

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	687a      	ldr	r2, [r7, #4]
 800276a:	6812      	ldr	r2, [r2, #0]
 800276c:	6852      	ldr	r2, [r2, #4]
 800276e:	2170      	movs	r1, #112	; 0x70
 8002770:	438a      	bics	r2, r1
 8002772:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	687a      	ldr	r2, [r7, #4]
 800277a:	6812      	ldr	r2, [r2, #0]
 800277c:	6851      	ldr	r1, [r2, #4]
 800277e:	683a      	ldr	r2, [r7, #0]
 8002780:	6812      	ldr	r2, [r2, #0]
 8002782:	430a      	orrs	r2, r1
 8002784:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	687a      	ldr	r2, [r7, #4]
 800278c:	6812      	ldr	r2, [r2, #0]
 800278e:	6892      	ldr	r2, [r2, #8]
 8002790:	2180      	movs	r1, #128	; 0x80
 8002792:	438a      	bics	r2, r1
 8002794:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	687a      	ldr	r2, [r7, #4]
 800279c:	6812      	ldr	r2, [r2, #0]
 800279e:	6891      	ldr	r1, [r2, #8]
 80027a0:	683a      	ldr	r2, [r7, #0]
 80027a2:	6852      	ldr	r2, [r2, #4]
 80027a4:	430a      	orrs	r2, r1
 80027a6:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	223d      	movs	r2, #61	; 0x3d
 80027ac:	2101      	movs	r1, #1
 80027ae:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	223c      	movs	r2, #60	; 0x3c
 80027b4:	2100      	movs	r1, #0
 80027b6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80027b8:	2300      	movs	r3, #0
}
 80027ba:	0018      	movs	r0, r3
 80027bc:	46bd      	mov	sp, r7
 80027be:	b002      	add	sp, #8
 80027c0:	bd80      	pop	{r7, pc}

080027c2 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 80027c2:	b580      	push	{r7, lr}
 80027c4:	b082      	sub	sp, #8
 80027c6:	af00      	add	r7, sp, #0
 80027c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 80027ca:	46c0      	nop			; (mov r8, r8)
 80027cc:	46bd      	mov	sp, r7
 80027ce:	b002      	add	sp, #8
 80027d0:	bd80      	pop	{r7, pc}

080027d2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80027d2:	b580      	push	{r7, lr}
 80027d4:	b082      	sub	sp, #8
 80027d6:	af00      	add	r7, sp, #0
 80027d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80027da:	46c0      	nop			; (mov r8, r8)
 80027dc:	46bd      	mov	sp, r7
 80027de:	b002      	add	sp, #8
 80027e0:	bd80      	pop	{r7, pc}
	...

080027e4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b082      	sub	sp, #8
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d101      	bne.n	80027f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	e047      	b.n	8002886 <HAL_UART_Init+0xa2>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2269      	movs	r2, #105	; 0x69
 80027fa:	5c9b      	ldrb	r3, [r3, r2]
 80027fc:	b2db      	uxtb	r3, r3
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d107      	bne.n	8002812 <HAL_UART_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	2268      	movs	r2, #104	; 0x68
 8002806:	2100      	movs	r1, #0
 8002808:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	0018      	movs	r0, r3
 800280e:	f000 feb9 	bl	8003584 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2269      	movs	r2, #105	; 0x69
 8002816:	2124      	movs	r1, #36	; 0x24
 8002818:	5499      	strb	r1, [r3, r2]

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	687a      	ldr	r2, [r7, #4]
 8002820:	6812      	ldr	r2, [r2, #0]
 8002822:	6812      	ldr	r2, [r2, #0]
 8002824:	2101      	movs	r1, #1
 8002826:	438a      	bics	r2, r1
 8002828:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	0018      	movs	r0, r3
 800282e:	f000 f8f1 	bl	8002a14 <UART_SetConfig>
 8002832:	0003      	movs	r3, r0
 8002834:	2b01      	cmp	r3, #1
 8002836:	d101      	bne.n	800283c <HAL_UART_Init+0x58>
  {
    return HAL_ERROR;
 8002838:	2301      	movs	r3, #1
 800283a:	e024      	b.n	8002886 <HAL_UART_Init+0xa2>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002840:	2b00      	cmp	r3, #0
 8002842:	d003      	beq.n	800284c <HAL_UART_Init+0x68>
  {
    UART_AdvFeatureConfig(huart);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	0018      	movs	r0, r3
 8002848:	f000 faa0 	bl	8002d8c <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register. */
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	687a      	ldr	r2, [r7, #4]
 8002852:	6812      	ldr	r2, [r2, #0]
 8002854:	6852      	ldr	r2, [r2, #4]
 8002856:	490e      	ldr	r1, [pc, #56]	; (8002890 <HAL_UART_Init+0xac>)
 8002858:	400a      	ands	r2, r1
 800285a:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	687a      	ldr	r2, [r7, #4]
 8002862:	6812      	ldr	r2, [r2, #0]
 8002864:	6892      	ldr	r2, [r2, #8]
 8002866:	212a      	movs	r1, #42	; 0x2a
 8002868:	438a      	bics	r2, r1
 800286a:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif
#endif

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	687a      	ldr	r2, [r7, #4]
 8002872:	6812      	ldr	r2, [r2, #0]
 8002874:	6812      	ldr	r2, [r2, #0]
 8002876:	2101      	movs	r1, #1
 8002878:	430a      	orrs	r2, r1
 800287a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	0018      	movs	r0, r3
 8002880:	f000 fb30 	bl	8002ee4 <UART_CheckIdleState>
 8002884:	0003      	movs	r3, r0
}
 8002886:	0018      	movs	r0, r3
 8002888:	46bd      	mov	sp, r7
 800288a:	b002      	add	sp, #8
 800288c:	bd80      	pop	{r7, pc}
 800288e:	46c0      	nop			; (mov r8, r8)
 8002890:	ffffb7ff 	.word	0xffffb7ff

08002894 <HAL_UART_Transmit>:
  *         (as sent data will be handled using u16 pointer cast). Depending on compilation chain,
  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b088      	sub	sp, #32
 8002898:	af02      	add	r7, sp, #8
 800289a:	60f8      	str	r0, [r7, #12]
 800289c:	60b9      	str	r1, [r7, #8]
 800289e:	603b      	str	r3, [r7, #0]
 80028a0:	1dbb      	adds	r3, r7, #6
 80028a2:	801a      	strh	r2, [r3, #0]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 80028a4:	2300      	movs	r3, #0
 80028a6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	2269      	movs	r2, #105	; 0x69
 80028ac:	5c9b      	ldrb	r3, [r3, r2]
 80028ae:	b2db      	uxtb	r3, r3
 80028b0:	2b20      	cmp	r3, #32
 80028b2:	d000      	beq.n	80028b6 <HAL_UART_Transmit+0x22>
 80028b4:	e08c      	b.n	80029d0 <HAL_UART_Transmit+0x13c>
  {
    if((pData == NULL ) || (Size == 0U))
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d003      	beq.n	80028c4 <HAL_UART_Transmit+0x30>
 80028bc:	1dbb      	adds	r3, r7, #6
 80028be:	881b      	ldrh	r3, [r3, #0]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d101      	bne.n	80028c8 <HAL_UART_Transmit+0x34>
    {
      return  HAL_ERROR;
 80028c4:	2301      	movs	r3, #1
 80028c6:	e084      	b.n	80029d2 <HAL_UART_Transmit+0x13e>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input paramter 
       should be aligned on a u16 frontier, as data to be filled into TDR will be 
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	689a      	ldr	r2, [r3, #8]
 80028cc:	2380      	movs	r3, #128	; 0x80
 80028ce:	015b      	lsls	r3, r3, #5
 80028d0:	429a      	cmp	r2, r3
 80028d2:	d109      	bne.n	80028e8 <HAL_UART_Transmit+0x54>
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	691b      	ldr	r3, [r3, #16]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d105      	bne.n	80028e8 <HAL_UART_Transmit+0x54>
    {
      if((((uint32_t)pData)&1U) != 0U)
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	2201      	movs	r2, #1
 80028e0:	4013      	ands	r3, r2
 80028e2:	d001      	beq.n	80028e8 <HAL_UART_Transmit+0x54>
      {
        return  HAL_ERROR;
 80028e4:	2301      	movs	r3, #1
 80028e6:	e074      	b.n	80029d2 <HAL_UART_Transmit+0x13e>
      }
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	2268      	movs	r2, #104	; 0x68
 80028ec:	5c9b      	ldrb	r3, [r3, r2]
 80028ee:	2b01      	cmp	r3, #1
 80028f0:	d101      	bne.n	80028f6 <HAL_UART_Transmit+0x62>
 80028f2:	2302      	movs	r3, #2
 80028f4:	e06d      	b.n	80029d2 <HAL_UART_Transmit+0x13e>
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	2268      	movs	r2, #104	; 0x68
 80028fa:	2101      	movs	r1, #1
 80028fc:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	2200      	movs	r2, #0
 8002902:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	2269      	movs	r2, #105	; 0x69
 8002908:	2121      	movs	r1, #33	; 0x21
 800290a:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800290c:	f7fe fae6 	bl	8000edc <HAL_GetTick>
 8002910:	0003      	movs	r3, r0
 8002912:	617b      	str	r3, [r7, #20]

    huart->TxXferSize = Size;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	1dba      	adds	r2, r7, #6
 8002918:	2150      	movs	r1, #80	; 0x50
 800291a:	8812      	ldrh	r2, [r2, #0]
 800291c:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	1dba      	adds	r2, r7, #6
 8002922:	2152      	movs	r1, #82	; 0x52
 8002924:	8812      	ldrh	r2, [r2, #0]
 8002926:	525a      	strh	r2, [r3, r1]
    while(huart->TxXferCount > 0)
 8002928:	e035      	b.n	8002996 <HAL_UART_Transmit+0x102>
    {
      huart->TxXferCount--;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	2252      	movs	r2, #82	; 0x52
 800292e:	5a9b      	ldrh	r3, [r3, r2]
 8002930:	b29b      	uxth	r3, r3
 8002932:	3b01      	subs	r3, #1
 8002934:	b299      	uxth	r1, r3
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	2252      	movs	r2, #82	; 0x52
 800293a:	5299      	strh	r1, [r3, r2]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800293c:	697a      	ldr	r2, [r7, #20]
 800293e:	68f8      	ldr	r0, [r7, #12]
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	9300      	str	r3, [sp, #0]
 8002944:	0013      	movs	r3, r2
 8002946:	2200      	movs	r2, #0
 8002948:	2180      	movs	r1, #128	; 0x80
 800294a:	f000 fb23 	bl	8002f94 <UART_WaitOnFlagUntilTimeout>
 800294e:	1e03      	subs	r3, r0, #0
 8002950:	d001      	beq.n	8002956 <HAL_UART_Transmit+0xc2>
      {
        return HAL_TIMEOUT;
 8002952:	2303      	movs	r3, #3
 8002954:	e03d      	b.n	80029d2 <HAL_UART_Transmit+0x13e>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	689a      	ldr	r2, [r3, #8]
 800295a:	2380      	movs	r3, #128	; 0x80
 800295c:	015b      	lsls	r3, r3, #5
 800295e:	429a      	cmp	r2, r3
 8002960:	d111      	bne.n	8002986 <HAL_UART_Transmit+0xf2>
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	691b      	ldr	r3, [r3, #16]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d10d      	bne.n	8002986 <HAL_UART_Transmit+0xf2>
      {
        tmp = (uint16_t*) pData;
 800296a:	68bb      	ldr	r3, [r7, #8]
 800296c:	613b      	str	r3, [r7, #16]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	693a      	ldr	r2, [r7, #16]
 8002974:	8812      	ldrh	r2, [r2, #0]
 8002976:	05d2      	lsls	r2, r2, #23
 8002978:	0dd2      	lsrs	r2, r2, #23
 800297a:	b292      	uxth	r2, r2
 800297c:	851a      	strh	r2, [r3, #40]	; 0x28
        pData += 2;
 800297e:	68bb      	ldr	r3, [r7, #8]
 8002980:	3302      	adds	r3, #2
 8002982:	60bb      	str	r3, [r7, #8]
 8002984:	e007      	b.n	8002996 <HAL_UART_Transmit+0x102>
      }
      else
      {
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	1c59      	adds	r1, r3, #1
 800298e:	60b9      	str	r1, [r7, #8]
 8002990:	781b      	ldrb	r3, [r3, #0]
 8002992:	b29b      	uxth	r3, r3
 8002994:	8513      	strh	r3, [r2, #40]	; 0x28
    while(huart->TxXferCount > 0)
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	2252      	movs	r2, #82	; 0x52
 800299a:	5a9b      	ldrh	r3, [r3, r2]
 800299c:	b29b      	uxth	r3, r3
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d1c3      	bne.n	800292a <HAL_UART_Transmit+0x96>
      }
    }
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80029a2:	697a      	ldr	r2, [r7, #20]
 80029a4:	68f8      	ldr	r0, [r7, #12]
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	9300      	str	r3, [sp, #0]
 80029aa:	0013      	movs	r3, r2
 80029ac:	2200      	movs	r2, #0
 80029ae:	2140      	movs	r1, #64	; 0x40
 80029b0:	f000 faf0 	bl	8002f94 <UART_WaitOnFlagUntilTimeout>
 80029b4:	1e03      	subs	r3, r0, #0
 80029b6:	d001      	beq.n	80029bc <HAL_UART_Transmit+0x128>
    {
      return HAL_TIMEOUT;
 80029b8:	2303      	movs	r3, #3
 80029ba:	e00a      	b.n	80029d2 <HAL_UART_Transmit+0x13e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	2269      	movs	r2, #105	; 0x69
 80029c0:	2120      	movs	r1, #32
 80029c2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	2268      	movs	r2, #104	; 0x68
 80029c8:	2100      	movs	r1, #0
 80029ca:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80029cc:	2300      	movs	r3, #0
 80029ce:	e000      	b.n	80029d2 <HAL_UART_Transmit+0x13e>
  }
  else
  {
    return HAL_BUSY;
 80029d0:	2302      	movs	r3, #2
  }
}
 80029d2:	0018      	movs	r0, r3
 80029d4:	46bd      	mov	sp, r7
 80029d6:	b006      	add	sp, #24
 80029d8:	bd80      	pop	{r7, pc}

080029da <HAL_UART_GetState>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
{
 80029da:	b580      	push	{r7, lr}
 80029dc:	b084      	sub	sp, #16
 80029de:	af00      	add	r7, sp, #0
 80029e0:	6078      	str	r0, [r7, #4]
  uint32_t temp1= 0x00U, temp2 = 0x00U;
 80029e2:	2300      	movs	r3, #0
 80029e4:	60fb      	str	r3, [r7, #12]
 80029e6:	2300      	movs	r3, #0
 80029e8:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	2269      	movs	r2, #105	; 0x69
 80029ee:	5c9b      	ldrb	r3, [r3, r2]
 80029f0:	b2db      	uxtb	r3, r3
 80029f2:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	226a      	movs	r2, #106	; 0x6a
 80029f8:	5c9b      	ldrb	r3, [r3, r2]
 80029fa:	b2db      	uxtb	r3, r3
 80029fc:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	b2da      	uxtb	r2, r3
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	b2db      	uxtb	r3, r3
 8002a06:	4313      	orrs	r3, r2
 8002a08:	b2db      	uxtb	r3, r3
}
 8002a0a:	0018      	movs	r0, r3
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	b004      	add	sp, #16
 8002a10:	bd80      	pop	{r7, pc}
	...

08002a14 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002a14:	b590      	push	{r4, r7, lr}
 8002a16:	b087      	sub	sp, #28
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	60fb      	str	r3, [r7, #12]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8002a20:	2317      	movs	r3, #23
 8002a22:	18fb      	adds	r3, r7, r3
 8002a24:	2210      	movs	r2, #16
 8002a26:	701a      	strb	r2, [r3, #0]
  uint16_t brrtemp                    = 0x0000U;
 8002a28:	230a      	movs	r3, #10
 8002a2a:	18fb      	adds	r3, r7, r3
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	801a      	strh	r2, [r3, #0]
  uint16_t usartdiv                   = 0x0000U;
 8002a30:	2314      	movs	r3, #20
 8002a32:	18fb      	adds	r3, r7, r3
 8002a34:	2200      	movs	r2, #0
 8002a36:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002a38:	2313      	movs	r3, #19
 8002a3a:	18fb      	adds	r3, r7, r3
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	701a      	strb	r2, [r3, #0]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	689a      	ldr	r2, [r3, #8]
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	691b      	ldr	r3, [r3, #16]
 8002a48:	431a      	orrs	r2, r3
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	695b      	ldr	r3, [r3, #20]
 8002a4e:	431a      	orrs	r2, r3
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	69db      	ldr	r3, [r3, #28]
 8002a54:	4313      	orrs	r3, r2
 8002a56:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	687a      	ldr	r2, [r7, #4]
 8002a5e:	6812      	ldr	r2, [r2, #0]
 8002a60:	6812      	ldr	r2, [r2, #0]
 8002a62:	49c0      	ldr	r1, [pc, #768]	; (8002d64 <UART_SetConfig+0x350>)
 8002a64:	4011      	ands	r1, r2
 8002a66:	68fa      	ldr	r2, [r7, #12]
 8002a68:	430a      	orrs	r2, r1
 8002a6a:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	687a      	ldr	r2, [r7, #4]
 8002a72:	6812      	ldr	r2, [r2, #0]
 8002a74:	6852      	ldr	r2, [r2, #4]
 8002a76:	49bc      	ldr	r1, [pc, #752]	; (8002d68 <UART_SetConfig+0x354>)
 8002a78:	4011      	ands	r1, r2
 8002a7a:	687a      	ldr	r2, [r7, #4]
 8002a7c:	68d2      	ldr	r2, [r2, #12]
 8002a7e:	430a      	orrs	r2, r1
 8002a80:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	699a      	ldr	r2, [r3, #24]
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6a1b      	ldr	r3, [r3, #32]
 8002a8a:	4313      	orrs	r3, r2
 8002a8c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	687a      	ldr	r2, [r7, #4]
 8002a94:	6812      	ldr	r2, [r2, #0]
 8002a96:	6892      	ldr	r2, [r2, #8]
 8002a98:	49b4      	ldr	r1, [pc, #720]	; (8002d6c <UART_SetConfig+0x358>)
 8002a9a:	4011      	ands	r1, r2
 8002a9c:	68fa      	ldr	r2, [r7, #12]
 8002a9e:	430a      	orrs	r2, r1
 8002aa0:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4ab2      	ldr	r2, [pc, #712]	; (8002d70 <UART_SetConfig+0x35c>)
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d125      	bne.n	8002af8 <UART_SetConfig+0xe4>
 8002aac:	4bb1      	ldr	r3, [pc, #708]	; (8002d74 <UART_SetConfig+0x360>)
 8002aae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ab0:	2203      	movs	r2, #3
 8002ab2:	4013      	ands	r3, r2
 8002ab4:	2b01      	cmp	r3, #1
 8002ab6:	d00f      	beq.n	8002ad8 <UART_SetConfig+0xc4>
 8002ab8:	d304      	bcc.n	8002ac4 <UART_SetConfig+0xb0>
 8002aba:	2b02      	cmp	r3, #2
 8002abc:	d011      	beq.n	8002ae2 <UART_SetConfig+0xce>
 8002abe:	2b03      	cmp	r3, #3
 8002ac0:	d005      	beq.n	8002ace <UART_SetConfig+0xba>
 8002ac2:	e013      	b.n	8002aec <UART_SetConfig+0xd8>
 8002ac4:	2317      	movs	r3, #23
 8002ac6:	18fb      	adds	r3, r7, r3
 8002ac8:	2200      	movs	r2, #0
 8002aca:	701a      	strb	r2, [r3, #0]
 8002acc:	e064      	b.n	8002b98 <UART_SetConfig+0x184>
 8002ace:	2317      	movs	r3, #23
 8002ad0:	18fb      	adds	r3, r7, r3
 8002ad2:	2202      	movs	r2, #2
 8002ad4:	701a      	strb	r2, [r3, #0]
 8002ad6:	e05f      	b.n	8002b98 <UART_SetConfig+0x184>
 8002ad8:	2317      	movs	r3, #23
 8002ada:	18fb      	adds	r3, r7, r3
 8002adc:	2204      	movs	r2, #4
 8002ade:	701a      	strb	r2, [r3, #0]
 8002ae0:	e05a      	b.n	8002b98 <UART_SetConfig+0x184>
 8002ae2:	2317      	movs	r3, #23
 8002ae4:	18fb      	adds	r3, r7, r3
 8002ae6:	2208      	movs	r2, #8
 8002ae8:	701a      	strb	r2, [r3, #0]
 8002aea:	e055      	b.n	8002b98 <UART_SetConfig+0x184>
 8002aec:	2317      	movs	r3, #23
 8002aee:	18fb      	adds	r3, r7, r3
 8002af0:	2210      	movs	r2, #16
 8002af2:	701a      	strb	r2, [r3, #0]
 8002af4:	46c0      	nop			; (mov r8, r8)
 8002af6:	e04f      	b.n	8002b98 <UART_SetConfig+0x184>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a9e      	ldr	r2, [pc, #632]	; (8002d78 <UART_SetConfig+0x364>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d132      	bne.n	8002b68 <UART_SetConfig+0x154>
 8002b02:	4b9c      	ldr	r3, [pc, #624]	; (8002d74 <UART_SetConfig+0x360>)
 8002b04:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b06:	23c0      	movs	r3, #192	; 0xc0
 8002b08:	029b      	lsls	r3, r3, #10
 8002b0a:	4013      	ands	r3, r2
 8002b0c:	2280      	movs	r2, #128	; 0x80
 8002b0e:	0252      	lsls	r2, r2, #9
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d019      	beq.n	8002b48 <UART_SetConfig+0x134>
 8002b14:	2280      	movs	r2, #128	; 0x80
 8002b16:	0252      	lsls	r2, r2, #9
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d802      	bhi.n	8002b22 <UART_SetConfig+0x10e>
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d009      	beq.n	8002b34 <UART_SetConfig+0x120>
 8002b20:	e01c      	b.n	8002b5c <UART_SetConfig+0x148>
 8002b22:	2280      	movs	r2, #128	; 0x80
 8002b24:	0292      	lsls	r2, r2, #10
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d013      	beq.n	8002b52 <UART_SetConfig+0x13e>
 8002b2a:	22c0      	movs	r2, #192	; 0xc0
 8002b2c:	0292      	lsls	r2, r2, #10
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d005      	beq.n	8002b3e <UART_SetConfig+0x12a>
 8002b32:	e013      	b.n	8002b5c <UART_SetConfig+0x148>
 8002b34:	2317      	movs	r3, #23
 8002b36:	18fb      	adds	r3, r7, r3
 8002b38:	2200      	movs	r2, #0
 8002b3a:	701a      	strb	r2, [r3, #0]
 8002b3c:	e02c      	b.n	8002b98 <UART_SetConfig+0x184>
 8002b3e:	2317      	movs	r3, #23
 8002b40:	18fb      	adds	r3, r7, r3
 8002b42:	2202      	movs	r2, #2
 8002b44:	701a      	strb	r2, [r3, #0]
 8002b46:	e027      	b.n	8002b98 <UART_SetConfig+0x184>
 8002b48:	2317      	movs	r3, #23
 8002b4a:	18fb      	adds	r3, r7, r3
 8002b4c:	2204      	movs	r2, #4
 8002b4e:	701a      	strb	r2, [r3, #0]
 8002b50:	e022      	b.n	8002b98 <UART_SetConfig+0x184>
 8002b52:	2317      	movs	r3, #23
 8002b54:	18fb      	adds	r3, r7, r3
 8002b56:	2208      	movs	r2, #8
 8002b58:	701a      	strb	r2, [r3, #0]
 8002b5a:	e01d      	b.n	8002b98 <UART_SetConfig+0x184>
 8002b5c:	2317      	movs	r3, #23
 8002b5e:	18fb      	adds	r3, r7, r3
 8002b60:	2210      	movs	r2, #16
 8002b62:	701a      	strb	r2, [r3, #0]
 8002b64:	46c0      	nop			; (mov r8, r8)
 8002b66:	e017      	b.n	8002b98 <UART_SetConfig+0x184>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a83      	ldr	r2, [pc, #524]	; (8002d7c <UART_SetConfig+0x368>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d104      	bne.n	8002b7c <UART_SetConfig+0x168>
 8002b72:	2317      	movs	r3, #23
 8002b74:	18fb      	adds	r3, r7, r3
 8002b76:	2200      	movs	r2, #0
 8002b78:	701a      	strb	r2, [r3, #0]
 8002b7a:	e00d      	b.n	8002b98 <UART_SetConfig+0x184>
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4a7f      	ldr	r2, [pc, #508]	; (8002d80 <UART_SetConfig+0x36c>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d104      	bne.n	8002b90 <UART_SetConfig+0x17c>
 8002b86:	2317      	movs	r3, #23
 8002b88:	18fb      	adds	r3, r7, r3
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	701a      	strb	r2, [r3, #0]
 8002b8e:	e003      	b.n	8002b98 <UART_SetConfig+0x184>
 8002b90:	2317      	movs	r3, #23
 8002b92:	18fb      	adds	r3, r7, r3
 8002b94:	2210      	movs	r2, #16
 8002b96:	701a      	strb	r2, [r3, #0]
  
  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	69da      	ldr	r2, [r3, #28]
 8002b9c:	2380      	movs	r3, #128	; 0x80
 8002b9e:	021b      	lsls	r3, r3, #8
 8002ba0:	429a      	cmp	r2, r3
 8002ba2:	d000      	beq.n	8002ba6 <UART_SetConfig+0x192>
 8002ba4:	e07b      	b.n	8002c9e <UART_SetConfig+0x28a>
  {
    switch (clocksource)
 8002ba6:	2317      	movs	r3, #23
 8002ba8:	18fb      	adds	r3, r7, r3
 8002baa:	781b      	ldrb	r3, [r3, #0]
 8002bac:	2b02      	cmp	r3, #2
 8002bae:	d01c      	beq.n	8002bea <UART_SetConfig+0x1d6>
 8002bb0:	dc02      	bgt.n	8002bb8 <UART_SetConfig+0x1a4>
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d005      	beq.n	8002bc2 <UART_SetConfig+0x1ae>
 8002bb6:	e04f      	b.n	8002c58 <UART_SetConfig+0x244>
 8002bb8:	2b04      	cmp	r3, #4
 8002bba:	d027      	beq.n	8002c0c <UART_SetConfig+0x1f8>
 8002bbc:	2b08      	cmp	r3, #8
 8002bbe:	d039      	beq.n	8002c34 <UART_SetConfig+0x220>
 8002bc0:	e04a      	b.n	8002c58 <UART_SetConfig+0x244>
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002bc2:	f7ff f91f 	bl	8001e04 <HAL_RCC_GetPCLK1Freq>
 8002bc6:	0003      	movs	r3, r0
 8002bc8:	005a      	lsls	r2, r3, #1
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	085b      	lsrs	r3, r3, #1
 8002bd0:	18d2      	adds	r2, r2, r3
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	0019      	movs	r1, r3
 8002bd8:	0010      	movs	r0, r2
 8002bda:	f7fd fabd 	bl	8000158 <__udivsi3>
 8002bde:	0003      	movs	r3, r0
 8002be0:	001a      	movs	r2, r3
 8002be2:	2314      	movs	r3, #20
 8002be4:	18fb      	adds	r3, r7, r3
 8002be6:	801a      	strh	r2, [r3, #0]
        break;
 8002be8:	e03b      	b.n	8002c62 <UART_SetConfig+0x24e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	085b      	lsrs	r3, r3, #1
 8002bf0:	4a64      	ldr	r2, [pc, #400]	; (8002d84 <UART_SetConfig+0x370>)
 8002bf2:	189a      	adds	r2, r3, r2
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	0019      	movs	r1, r3
 8002bfa:	0010      	movs	r0, r2
 8002bfc:	f7fd faac 	bl	8000158 <__udivsi3>
 8002c00:	0003      	movs	r3, r0
 8002c02:	001a      	movs	r2, r3
 8002c04:	2314      	movs	r3, #20
 8002c06:	18fb      	adds	r3, r7, r3
 8002c08:	801a      	strh	r2, [r3, #0]
        break;
 8002c0a:	e02a      	b.n	8002c62 <UART_SetConfig+0x24e>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002c0c:	f7ff f872 	bl	8001cf4 <HAL_RCC_GetSysClockFreq>
 8002c10:	0003      	movs	r3, r0
 8002c12:	005a      	lsls	r2, r3, #1
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	085b      	lsrs	r3, r3, #1
 8002c1a:	18d2      	adds	r2, r2, r3
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	0019      	movs	r1, r3
 8002c22:	0010      	movs	r0, r2
 8002c24:	f7fd fa98 	bl	8000158 <__udivsi3>
 8002c28:	0003      	movs	r3, r0
 8002c2a:	001a      	movs	r2, r3
 8002c2c:	2314      	movs	r3, #20
 8002c2e:	18fb      	adds	r3, r7, r3
 8002c30:	801a      	strh	r2, [r3, #0]
        break;
 8002c32:	e016      	b.n	8002c62 <UART_SetConfig+0x24e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	085b      	lsrs	r3, r3, #1
 8002c3a:	2280      	movs	r2, #128	; 0x80
 8002c3c:	0252      	lsls	r2, r2, #9
 8002c3e:	189a      	adds	r2, r3, r2
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	0019      	movs	r1, r3
 8002c46:	0010      	movs	r0, r2
 8002c48:	f7fd fa86 	bl	8000158 <__udivsi3>
 8002c4c:	0003      	movs	r3, r0
 8002c4e:	001a      	movs	r2, r3
 8002c50:	2314      	movs	r3, #20
 8002c52:	18fb      	adds	r3, r7, r3
 8002c54:	801a      	strh	r2, [r3, #0]
        break;
 8002c56:	e004      	b.n	8002c62 <UART_SetConfig+0x24e>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002c58:	2313      	movs	r3, #19
 8002c5a:	18fb      	adds	r3, r7, r3
 8002c5c:	2201      	movs	r2, #1
 8002c5e:	701a      	strb	r2, [r3, #0]
        break;
 8002c60:	46c0      	nop			; (mov r8, r8)
    }

    brrtemp = usartdiv & 0xFFF0U;
 8002c62:	230a      	movs	r3, #10
 8002c64:	18fb      	adds	r3, r7, r3
 8002c66:	2214      	movs	r2, #20
 8002c68:	18ba      	adds	r2, r7, r2
 8002c6a:	8812      	ldrh	r2, [r2, #0]
 8002c6c:	210f      	movs	r1, #15
 8002c6e:	438a      	bics	r2, r1
 8002c70:	801a      	strh	r2, [r3, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002c72:	2314      	movs	r3, #20
 8002c74:	18fb      	adds	r3, r7, r3
 8002c76:	881b      	ldrh	r3, [r3, #0]
 8002c78:	105b      	asrs	r3, r3, #1
 8002c7a:	b29b      	uxth	r3, r3
 8002c7c:	2207      	movs	r2, #7
 8002c7e:	4013      	ands	r3, r2
 8002c80:	b299      	uxth	r1, r3
 8002c82:	230a      	movs	r3, #10
 8002c84:	18fb      	adds	r3, r7, r3
 8002c86:	220a      	movs	r2, #10
 8002c88:	18ba      	adds	r2, r7, r2
 8002c8a:	8812      	ldrh	r2, [r2, #0]
 8002c8c:	430a      	orrs	r2, r1
 8002c8e:	801a      	strh	r2, [r3, #0]
    huart->Instance->BRR = brrtemp;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	220a      	movs	r2, #10
 8002c96:	18ba      	adds	r2, r7, r2
 8002c98:	8812      	ldrh	r2, [r2, #0]
 8002c9a:	60da      	str	r2, [r3, #12]
 8002c9c:	e05b      	b.n	8002d56 <UART_SetConfig+0x342>
  }
  else
  {
    switch (clocksource)
 8002c9e:	2317      	movs	r3, #23
 8002ca0:	18fb      	adds	r3, r7, r3
 8002ca2:	781b      	ldrb	r3, [r3, #0]
 8002ca4:	2b02      	cmp	r3, #2
 8002ca6:	d01b      	beq.n	8002ce0 <UART_SetConfig+0x2cc>
 8002ca8:	dc02      	bgt.n	8002cb0 <UART_SetConfig+0x29c>
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d005      	beq.n	8002cba <UART_SetConfig+0x2a6>
 8002cae:	e04d      	b.n	8002d4c <UART_SetConfig+0x338>
 8002cb0:	2b04      	cmp	r3, #4
 8002cb2:	d026      	beq.n	8002d02 <UART_SetConfig+0x2ee>
 8002cb4:	2b08      	cmp	r3, #8
 8002cb6:	d037      	beq.n	8002d28 <UART_SetConfig+0x314>
 8002cb8:	e048      	b.n	8002d4c <UART_SetConfig+0x338>
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681c      	ldr	r4, [r3, #0]
 8002cbe:	f7ff f8a1 	bl	8001e04 <HAL_RCC_GetPCLK1Freq>
 8002cc2:	0002      	movs	r2, r0
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	085b      	lsrs	r3, r3, #1
 8002cca:	18d2      	adds	r2, r2, r3
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	0019      	movs	r1, r3
 8002cd2:	0010      	movs	r0, r2
 8002cd4:	f7fd fa40 	bl	8000158 <__udivsi3>
 8002cd8:	0003      	movs	r3, r0
 8002cda:	b29b      	uxth	r3, r3
 8002cdc:	60e3      	str	r3, [r4, #12]
        break;
 8002cde:	e03a      	b.n	8002d56 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681c      	ldr	r4, [r3, #0]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	085b      	lsrs	r3, r3, #1
 8002cea:	4a27      	ldr	r2, [pc, #156]	; (8002d88 <UART_SetConfig+0x374>)
 8002cec:	189a      	adds	r2, r3, r2
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	0019      	movs	r1, r3
 8002cf4:	0010      	movs	r0, r2
 8002cf6:	f7fd fa2f 	bl	8000158 <__udivsi3>
 8002cfa:	0003      	movs	r3, r0
 8002cfc:	b29b      	uxth	r3, r3
 8002cfe:	60e3      	str	r3, [r4, #12]
        break;
 8002d00:	e029      	b.n	8002d56 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681c      	ldr	r4, [r3, #0]
 8002d06:	f7fe fff5 	bl	8001cf4 <HAL_RCC_GetSysClockFreq>
 8002d0a:	0002      	movs	r2, r0
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	085b      	lsrs	r3, r3, #1
 8002d12:	18d2      	adds	r2, r2, r3
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	0019      	movs	r1, r3
 8002d1a:	0010      	movs	r0, r2
 8002d1c:	f7fd fa1c 	bl	8000158 <__udivsi3>
 8002d20:	0003      	movs	r3, r0
 8002d22:	b29b      	uxth	r3, r3
 8002d24:	60e3      	str	r3, [r4, #12]
        break;
 8002d26:	e016      	b.n	8002d56 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681c      	ldr	r4, [r3, #0]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	085b      	lsrs	r3, r3, #1
 8002d32:	2280      	movs	r2, #128	; 0x80
 8002d34:	0212      	lsls	r2, r2, #8
 8002d36:	189a      	adds	r2, r3, r2
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	0019      	movs	r1, r3
 8002d3e:	0010      	movs	r0, r2
 8002d40:	f7fd fa0a 	bl	8000158 <__udivsi3>
 8002d44:	0003      	movs	r3, r0
 8002d46:	b29b      	uxth	r3, r3
 8002d48:	60e3      	str	r3, [r4, #12]
        break;
 8002d4a:	e004      	b.n	8002d56 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002d4c:	2313      	movs	r3, #19
 8002d4e:	18fb      	adds	r3, r7, r3
 8002d50:	2201      	movs	r2, #1
 8002d52:	701a      	strb	r2, [r3, #0]
        break;
 8002d54:	46c0      	nop			; (mov r8, r8)
    }
  }

  return ret;
 8002d56:	2313      	movs	r3, #19
 8002d58:	18fb      	adds	r3, r7, r3
 8002d5a:	781b      	ldrb	r3, [r3, #0]

}
 8002d5c:	0018      	movs	r0, r3
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	b007      	add	sp, #28
 8002d62:	bd90      	pop	{r4, r7, pc}
 8002d64:	efff69f3 	.word	0xefff69f3
 8002d68:	ffffcfff 	.word	0xffffcfff
 8002d6c:	fffff4ff 	.word	0xfffff4ff
 8002d70:	40013800 	.word	0x40013800
 8002d74:	40021000 	.word	0x40021000
 8002d78:	40004400 	.word	0x40004400
 8002d7c:	40004800 	.word	0x40004800
 8002d80:	40004c00 	.word	0x40004c00
 8002d84:	00f42400 	.word	0x00f42400
 8002d88:	007a1200 	.word	0x007a1200

08002d8c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b082      	sub	sp, #8
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d98:	2201      	movs	r2, #1
 8002d9a:	4013      	ands	r3, r2
 8002d9c:	d00a      	beq.n	8002db4 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	687a      	ldr	r2, [r7, #4]
 8002da4:	6812      	ldr	r2, [r2, #0]
 8002da6:	6852      	ldr	r2, [r2, #4]
 8002da8:	4945      	ldr	r1, [pc, #276]	; (8002ec0 <UART_AdvFeatureConfig+0x134>)
 8002daa:	4011      	ands	r1, r2
 8002dac:	687a      	ldr	r2, [r7, #4]
 8002dae:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002db0:	430a      	orrs	r2, r1
 8002db2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002db8:	2202      	movs	r2, #2
 8002dba:	4013      	ands	r3, r2
 8002dbc:	d00a      	beq.n	8002dd4 <UART_AdvFeatureConfig+0x48>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	687a      	ldr	r2, [r7, #4]
 8002dc4:	6812      	ldr	r2, [r2, #0]
 8002dc6:	6852      	ldr	r2, [r2, #4]
 8002dc8:	493e      	ldr	r1, [pc, #248]	; (8002ec4 <UART_AdvFeatureConfig+0x138>)
 8002dca:	4011      	ands	r1, r2
 8002dcc:	687a      	ldr	r2, [r7, #4]
 8002dce:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002dd0:	430a      	orrs	r2, r1
 8002dd2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dd8:	2204      	movs	r2, #4
 8002dda:	4013      	ands	r3, r2
 8002ddc:	d00a      	beq.n	8002df4 <UART_AdvFeatureConfig+0x68>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	687a      	ldr	r2, [r7, #4]
 8002de4:	6812      	ldr	r2, [r2, #0]
 8002de6:	6852      	ldr	r2, [r2, #4]
 8002de8:	4937      	ldr	r1, [pc, #220]	; (8002ec8 <UART_AdvFeatureConfig+0x13c>)
 8002dea:	4011      	ands	r1, r2
 8002dec:	687a      	ldr	r2, [r7, #4]
 8002dee:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002df0:	430a      	orrs	r2, r1
 8002df2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002df8:	2208      	movs	r2, #8
 8002dfa:	4013      	ands	r3, r2
 8002dfc:	d00a      	beq.n	8002e14 <UART_AdvFeatureConfig+0x88>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	687a      	ldr	r2, [r7, #4]
 8002e04:	6812      	ldr	r2, [r2, #0]
 8002e06:	6852      	ldr	r2, [r2, #4]
 8002e08:	4930      	ldr	r1, [pc, #192]	; (8002ecc <UART_AdvFeatureConfig+0x140>)
 8002e0a:	4011      	ands	r1, r2
 8002e0c:	687a      	ldr	r2, [r7, #4]
 8002e0e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002e10:	430a      	orrs	r2, r1
 8002e12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e18:	2210      	movs	r2, #16
 8002e1a:	4013      	ands	r3, r2
 8002e1c:	d00a      	beq.n	8002e34 <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	687a      	ldr	r2, [r7, #4]
 8002e24:	6812      	ldr	r2, [r2, #0]
 8002e26:	6892      	ldr	r2, [r2, #8]
 8002e28:	4929      	ldr	r1, [pc, #164]	; (8002ed0 <UART_AdvFeatureConfig+0x144>)
 8002e2a:	4011      	ands	r1, r2
 8002e2c:	687a      	ldr	r2, [r7, #4]
 8002e2e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002e30:	430a      	orrs	r2, r1
 8002e32:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e38:	2220      	movs	r2, #32
 8002e3a:	4013      	ands	r3, r2
 8002e3c:	d00a      	beq.n	8002e54 <UART_AdvFeatureConfig+0xc8>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	687a      	ldr	r2, [r7, #4]
 8002e44:	6812      	ldr	r2, [r2, #0]
 8002e46:	6892      	ldr	r2, [r2, #8]
 8002e48:	4922      	ldr	r1, [pc, #136]	; (8002ed4 <UART_AdvFeatureConfig+0x148>)
 8002e4a:	4011      	ands	r1, r2
 8002e4c:	687a      	ldr	r2, [r7, #4]
 8002e4e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002e50:	430a      	orrs	r2, r1
 8002e52:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e58:	2240      	movs	r2, #64	; 0x40
 8002e5a:	4013      	ands	r3, r2
 8002e5c:	d01b      	beq.n	8002e96 <UART_AdvFeatureConfig+0x10a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	687a      	ldr	r2, [r7, #4]
 8002e64:	6812      	ldr	r2, [r2, #0]
 8002e66:	6852      	ldr	r2, [r2, #4]
 8002e68:	491b      	ldr	r1, [pc, #108]	; (8002ed8 <UART_AdvFeatureConfig+0x14c>)
 8002e6a:	4011      	ands	r1, r2
 8002e6c:	687a      	ldr	r2, [r7, #4]
 8002e6e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002e70:	430a      	orrs	r2, r1
 8002e72:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e78:	2380      	movs	r3, #128	; 0x80
 8002e7a:	035b      	lsls	r3, r3, #13
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	d10a      	bne.n	8002e96 <UART_AdvFeatureConfig+0x10a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	687a      	ldr	r2, [r7, #4]
 8002e86:	6812      	ldr	r2, [r2, #0]
 8002e88:	6852      	ldr	r2, [r2, #4]
 8002e8a:	4914      	ldr	r1, [pc, #80]	; (8002edc <UART_AdvFeatureConfig+0x150>)
 8002e8c:	4011      	ands	r1, r2
 8002e8e:	687a      	ldr	r2, [r7, #4]
 8002e90:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002e92:	430a      	orrs	r2, r1
 8002e94:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e9a:	2280      	movs	r2, #128	; 0x80
 8002e9c:	4013      	ands	r3, r2
 8002e9e:	d00a      	beq.n	8002eb6 <UART_AdvFeatureConfig+0x12a>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	687a      	ldr	r2, [r7, #4]
 8002ea6:	6812      	ldr	r2, [r2, #0]
 8002ea8:	6852      	ldr	r2, [r2, #4]
 8002eaa:	490d      	ldr	r1, [pc, #52]	; (8002ee0 <UART_AdvFeatureConfig+0x154>)
 8002eac:	4011      	ands	r1, r2
 8002eae:	687a      	ldr	r2, [r7, #4]
 8002eb0:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002eb2:	430a      	orrs	r2, r1
 8002eb4:	605a      	str	r2, [r3, #4]
  }
}
 8002eb6:	46c0      	nop			; (mov r8, r8)
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	b002      	add	sp, #8
 8002ebc:	bd80      	pop	{r7, pc}
 8002ebe:	46c0      	nop			; (mov r8, r8)
 8002ec0:	fffdffff 	.word	0xfffdffff
 8002ec4:	fffeffff 	.word	0xfffeffff
 8002ec8:	fffbffff 	.word	0xfffbffff
 8002ecc:	ffff7fff 	.word	0xffff7fff
 8002ed0:	ffffefff 	.word	0xffffefff
 8002ed4:	ffffdfff 	.word	0xffffdfff
 8002ed8:	ffefffff 	.word	0xffefffff
 8002edc:	ff9fffff 	.word	0xff9fffff
 8002ee0:	fff7ffff 	.word	0xfff7ffff

08002ee4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b086      	sub	sp, #24
 8002ee8:	af02      	add	r7, sp, #8
 8002eea:	6078      	str	r0, [r7, #4]
#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  uint32_t tickstart = 0U;
 8002eec:	2300      	movs	r3, #0
 8002eee:	60fb      	str	r3, [r7, #12]
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	66da      	str	r2, [r3, #108]	; 0x6c

#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8002ef6:	f7fd fff1 	bl	8000edc <HAL_GetTick>
 8002efa:	0003      	movs	r3, r0
 8002efc:	60fb      	str	r3, [r7, #12]

  /* TEACK and REACK bits in ISR are checked only when available (not available on all F0 devices).
     Bits are defined for some specific devices, and are available only for UART instances supporting WakeUp from Stop Mode feature. 
  */
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance))
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4a21      	ldr	r2, [pc, #132]	; (8002f88 <UART_CheckIdleState+0xa4>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d004      	beq.n	8002f12 <UART_CheckIdleState+0x2e>
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4a1f      	ldr	r2, [pc, #124]	; (8002f8c <UART_CheckIdleState+0xa8>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d129      	bne.n	8002f66 <UART_CheckIdleState+0x82>
  {
    /* Check if the Transmitter is enabled */
    if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	2208      	movs	r2, #8
 8002f1a:	4013      	ands	r3, r2
 8002f1c:	2b08      	cmp	r3, #8
 8002f1e:	d10d      	bne.n	8002f3c <UART_CheckIdleState+0x58>
    {
      /* Wait until TEACK flag is set */
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002f20:	68fa      	ldr	r2, [r7, #12]
 8002f22:	2380      	movs	r3, #128	; 0x80
 8002f24:	0399      	lsls	r1, r3, #14
 8002f26:	6878      	ldr	r0, [r7, #4]
 8002f28:	4b19      	ldr	r3, [pc, #100]	; (8002f90 <UART_CheckIdleState+0xac>)
 8002f2a:	9300      	str	r3, [sp, #0]
 8002f2c:	0013      	movs	r3, r2
 8002f2e:	2200      	movs	r2, #0
 8002f30:	f000 f830 	bl	8002f94 <UART_WaitOnFlagUntilTimeout>
 8002f34:	1e03      	subs	r3, r0, #0
 8002f36:	d001      	beq.n	8002f3c <UART_CheckIdleState+0x58>
      {
        /* Timeout occurred */
        return HAL_TIMEOUT;
 8002f38:	2303      	movs	r3, #3
 8002f3a:	e021      	b.n	8002f80 <UART_CheckIdleState+0x9c>
      }
    }

    /* Check if the Receiver is enabled */
    if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	2204      	movs	r2, #4
 8002f44:	4013      	ands	r3, r2
 8002f46:	2b04      	cmp	r3, #4
 8002f48:	d10d      	bne.n	8002f66 <UART_CheckIdleState+0x82>
    {
      /* Wait until REACK flag is set */
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002f4a:	68fa      	ldr	r2, [r7, #12]
 8002f4c:	2380      	movs	r3, #128	; 0x80
 8002f4e:	03d9      	lsls	r1, r3, #15
 8002f50:	6878      	ldr	r0, [r7, #4]
 8002f52:	4b0f      	ldr	r3, [pc, #60]	; (8002f90 <UART_CheckIdleState+0xac>)
 8002f54:	9300      	str	r3, [sp, #0]
 8002f56:	0013      	movs	r3, r2
 8002f58:	2200      	movs	r2, #0
 8002f5a:	f000 f81b 	bl	8002f94 <UART_WaitOnFlagUntilTimeout>
 8002f5e:	1e03      	subs	r3, r0, #0
 8002f60:	d001      	beq.n	8002f66 <UART_CheckIdleState+0x82>
      {
        /* Timeout occurred */
        return HAL_TIMEOUT;
 8002f62:	2303      	movs	r3, #3
 8002f64:	e00c      	b.n	8002f80 <UART_CheckIdleState+0x9c>
    }
  }
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2269      	movs	r2, #105	; 0x69
 8002f6a:	2120      	movs	r1, #32
 8002f6c:	5499      	strb	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	226a      	movs	r2, #106	; 0x6a
 8002f72:	2120      	movs	r1, #32
 8002f74:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2268      	movs	r2, #104	; 0x68
 8002f7a:	2100      	movs	r1, #0
 8002f7c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002f7e:	2300      	movs	r3, #0
}
 8002f80:	0018      	movs	r0, r3
 8002f82:	46bd      	mov	sp, r7
 8002f84:	b004      	add	sp, #16
 8002f86:	bd80      	pop	{r7, pc}
 8002f88:	40013800 	.word	0x40013800
 8002f8c:	40004400 	.word	0x40004400
 8002f90:	01ffffff 	.word	0x01ffffff

08002f94 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b084      	sub	sp, #16
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	60f8      	str	r0, [r7, #12]
 8002f9c:	60b9      	str	r1, [r7, #8]
 8002f9e:	603b      	str	r3, [r7, #0]
 8002fa0:	1dfb      	adds	r3, r7, #7
 8002fa2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002fa4:	e02b      	b.n	8002ffe <UART_WaitOnFlagUntilTimeout+0x6a>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8002fa6:	69bb      	ldr	r3, [r7, #24]
 8002fa8:	3301      	adds	r3, #1
 8002faa:	d028      	beq.n	8002ffe <UART_WaitOnFlagUntilTimeout+0x6a>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002fac:	69bb      	ldr	r3, [r7, #24]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d007      	beq.n	8002fc2 <UART_WaitOnFlagUntilTimeout+0x2e>
 8002fb2:	f7fd ff93 	bl	8000edc <HAL_GetTick>
 8002fb6:	0002      	movs	r2, r0
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	1ad2      	subs	r2, r2, r3
 8002fbc:	69bb      	ldr	r3, [r7, #24]
 8002fbe:	429a      	cmp	r2, r3
 8002fc0:	d91d      	bls.n	8002ffe <UART_WaitOnFlagUntilTimeout+0x6a>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	68fa      	ldr	r2, [r7, #12]
 8002fc8:	6812      	ldr	r2, [r2, #0]
 8002fca:	6812      	ldr	r2, [r2, #0]
 8002fcc:	4916      	ldr	r1, [pc, #88]	; (8003028 <UART_WaitOnFlagUntilTimeout+0x94>)
 8002fce:	400a      	ands	r2, r1
 8002fd0:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	68fa      	ldr	r2, [r7, #12]
 8002fd8:	6812      	ldr	r2, [r2, #0]
 8002fda:	6892      	ldr	r2, [r2, #8]
 8002fdc:	2101      	movs	r1, #1
 8002fde:	438a      	bics	r2, r1
 8002fe0:	609a      	str	r2, [r3, #8]

        huart->gState  = HAL_UART_STATE_READY;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	2269      	movs	r2, #105	; 0x69
 8002fe6:	2120      	movs	r1, #32
 8002fe8:	5499      	strb	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	226a      	movs	r2, #106	; 0x6a
 8002fee:	2120      	movs	r1, #32
 8002ff0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	2268      	movs	r2, #104	; 0x68
 8002ff6:	2100      	movs	r1, #0
 8002ff8:	5499      	strb	r1, [r3, r2]
        return HAL_TIMEOUT;
 8002ffa:	2303      	movs	r3, #3
 8002ffc:	e00f      	b.n	800301e <UART_WaitOnFlagUntilTimeout+0x8a>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	69db      	ldr	r3, [r3, #28]
 8003004:	68ba      	ldr	r2, [r7, #8]
 8003006:	401a      	ands	r2, r3
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	1ad3      	subs	r3, r2, r3
 800300c:	425a      	negs	r2, r3
 800300e:	4153      	adcs	r3, r2
 8003010:	b2db      	uxtb	r3, r3
 8003012:	001a      	movs	r2, r3
 8003014:	1dfb      	adds	r3, r7, #7
 8003016:	781b      	ldrb	r3, [r3, #0]
 8003018:	429a      	cmp	r2, r3
 800301a:	d0c4      	beq.n	8002fa6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800301c:	2300      	movs	r3, #0
}
 800301e:	0018      	movs	r0, r3
 8003020:	46bd      	mov	sp, r7
 8003022:	b004      	add	sp, #16
 8003024:	bd80      	pop	{r7, pc}
 8003026:	46c0      	nop			; (mov r8, r8)
 8003028:	fffffe5f 	.word	0xfffffe5f

0800302c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b088      	sub	sp, #32
 8003030:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003032:	4b30      	ldr	r3, [pc, #192]	; (80030f4 <MX_GPIO_Init+0xc8>)
 8003034:	4a2f      	ldr	r2, [pc, #188]	; (80030f4 <MX_GPIO_Init+0xc8>)
 8003036:	6952      	ldr	r2, [r2, #20]
 8003038:	2180      	movs	r1, #128	; 0x80
 800303a:	0309      	lsls	r1, r1, #12
 800303c:	430a      	orrs	r2, r1
 800303e:	615a      	str	r2, [r3, #20]
 8003040:	4b2c      	ldr	r3, [pc, #176]	; (80030f4 <MX_GPIO_Init+0xc8>)
 8003042:	695a      	ldr	r2, [r3, #20]
 8003044:	2380      	movs	r3, #128	; 0x80
 8003046:	031b      	lsls	r3, r3, #12
 8003048:	4013      	ands	r3, r2
 800304a:	60bb      	str	r3, [r7, #8]
 800304c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800304e:	4b29      	ldr	r3, [pc, #164]	; (80030f4 <MX_GPIO_Init+0xc8>)
 8003050:	4a28      	ldr	r2, [pc, #160]	; (80030f4 <MX_GPIO_Init+0xc8>)
 8003052:	6952      	ldr	r2, [r2, #20]
 8003054:	2180      	movs	r1, #128	; 0x80
 8003056:	03c9      	lsls	r1, r1, #15
 8003058:	430a      	orrs	r2, r1
 800305a:	615a      	str	r2, [r3, #20]
 800305c:	4b25      	ldr	r3, [pc, #148]	; (80030f4 <MX_GPIO_Init+0xc8>)
 800305e:	695a      	ldr	r2, [r3, #20]
 8003060:	2380      	movs	r3, #128	; 0x80
 8003062:	03db      	lsls	r3, r3, #15
 8003064:	4013      	ands	r3, r2
 8003066:	607b      	str	r3, [r7, #4]
 8003068:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800306a:	4b22      	ldr	r3, [pc, #136]	; (80030f4 <MX_GPIO_Init+0xc8>)
 800306c:	4a21      	ldr	r2, [pc, #132]	; (80030f4 <MX_GPIO_Init+0xc8>)
 800306e:	6952      	ldr	r2, [r2, #20]
 8003070:	2180      	movs	r1, #128	; 0x80
 8003072:	0289      	lsls	r1, r1, #10
 8003074:	430a      	orrs	r2, r1
 8003076:	615a      	str	r2, [r3, #20]
 8003078:	4b1e      	ldr	r3, [pc, #120]	; (80030f4 <MX_GPIO_Init+0xc8>)
 800307a:	695a      	ldr	r2, [r3, #20]
 800307c:	2380      	movs	r3, #128	; 0x80
 800307e:	029b      	lsls	r3, r3, #10
 8003080:	4013      	ands	r3, r2
 8003082:	603b      	str	r3, [r7, #0]
 8003084:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8003086:	2390      	movs	r3, #144	; 0x90
 8003088:	05db      	lsls	r3, r3, #23
 800308a:	2200      	movs	r2, #0
 800308c:	2120      	movs	r1, #32
 800308e:	0018      	movs	r0, r3
 8003090:	f7fe f9ac 	bl	80013ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003094:	230c      	movs	r3, #12
 8003096:	18fb      	adds	r3, r7, r3
 8003098:	2280      	movs	r2, #128	; 0x80
 800309a:	0192      	lsls	r2, r2, #6
 800309c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800309e:	230c      	movs	r3, #12
 80030a0:	18fb      	adds	r3, r7, r3
 80030a2:	4a15      	ldr	r2, [pc, #84]	; (80030f8 <MX_GPIO_Init+0xcc>)
 80030a4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030a6:	230c      	movs	r3, #12
 80030a8:	18fb      	adds	r3, r7, r3
 80030aa:	2200      	movs	r2, #0
 80030ac:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80030ae:	230c      	movs	r3, #12
 80030b0:	18fb      	adds	r3, r7, r3
 80030b2:	4a12      	ldr	r2, [pc, #72]	; (80030fc <MX_GPIO_Init+0xd0>)
 80030b4:	0019      	movs	r1, r3
 80030b6:	0010      	movs	r0, r2
 80030b8:	f7fe f81c 	bl	80010f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80030bc:	230c      	movs	r3, #12
 80030be:	18fb      	adds	r3, r7, r3
 80030c0:	2220      	movs	r2, #32
 80030c2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030c4:	230c      	movs	r3, #12
 80030c6:	18fb      	adds	r3, r7, r3
 80030c8:	2201      	movs	r2, #1
 80030ca:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030cc:	230c      	movs	r3, #12
 80030ce:	18fb      	adds	r3, r7, r3
 80030d0:	2200      	movs	r2, #0
 80030d2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030d4:	230c      	movs	r3, #12
 80030d6:	18fb      	adds	r3, r7, r3
 80030d8:	2200      	movs	r2, #0
 80030da:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80030dc:	230c      	movs	r3, #12
 80030de:	18fa      	adds	r2, r7, r3
 80030e0:	2390      	movs	r3, #144	; 0x90
 80030e2:	05db      	lsls	r3, r3, #23
 80030e4:	0011      	movs	r1, r2
 80030e6:	0018      	movs	r0, r3
 80030e8:	f7fe f804 	bl	80010f4 <HAL_GPIO_Init>

}
 80030ec:	46c0      	nop			; (mov r8, r8)
 80030ee:	46bd      	mov	sp, r7
 80030f0:	b008      	add	sp, #32
 80030f2:	bd80      	pop	{r7, pc}
 80030f4:	40021000 	.word	0x40021000
 80030f8:	10210000 	.word	0x10210000
 80030fc:	48000800 	.word	0x48000800

08003100 <__io_putchar>:
/*
 * Printf in Serial 2 (Virtual serial of Nucleo-64 with STLINK)
 */

int __io_putchar(int ch)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b084      	sub	sp, #16
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
 uint8_t c[1];
 c[0] = ch & 0x00FF;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	b2da      	uxtb	r2, r3
 800310c:	230c      	movs	r3, #12
 800310e:	18fb      	adds	r3, r7, r3
 8003110:	701a      	strb	r2, [r3, #0]

 while(HAL_UART_GetState(&huart2) != HAL_UART_STATE_READY);//Wait until UART is ready
 8003112:	46c0      	nop			; (mov r8, r8)
 8003114:	4b09      	ldr	r3, [pc, #36]	; (800313c <__io_putchar+0x3c>)
 8003116:	0018      	movs	r0, r3
 8003118:	f7ff fc5f 	bl	80029da <HAL_UART_GetState>
 800311c:	0003      	movs	r3, r0
 800311e:	2b20      	cmp	r3, #32
 8003120:	d1f8      	bne.n	8003114 <__io_putchar+0x14>
 HAL_UART_Transmit(&huart2, &(*c), 1, 10);
 8003122:	230c      	movs	r3, #12
 8003124:	18f9      	adds	r1, r7, r3
 8003126:	4805      	ldr	r0, [pc, #20]	; (800313c <__io_putchar+0x3c>)
 8003128:	230a      	movs	r3, #10
 800312a:	2201      	movs	r2, #1
 800312c:	f7ff fbb2 	bl	8002894 <HAL_UART_Transmit>
 return ch;
 8003130:	687b      	ldr	r3, [r7, #4]
}
 8003132:	0018      	movs	r0, r3
 8003134:	46bd      	mov	sp, r7
 8003136:	b004      	add	sp, #16
 8003138:	bd80      	pop	{r7, pc}
 800313a:	46c0      	nop			; (mov r8, r8)
 800313c:	200020e0 	.word	0x200020e0

08003140 <_write>:

int _write(int file,char *ptr, int len)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b086      	sub	sp, #24
 8003144:	af00      	add	r7, sp, #0
 8003146:	60f8      	str	r0, [r7, #12]
 8003148:	60b9      	str	r1, [r7, #8]
 800314a:	607a      	str	r2, [r7, #4]
 int DataIdx;
 for(DataIdx= 0; DataIdx< len; DataIdx++){
 800314c:	2300      	movs	r3, #0
 800314e:	617b      	str	r3, [r7, #20]
 8003150:	e009      	b.n	8003166 <_write+0x26>
	 __io_putchar(*ptr++);
 8003152:	68bb      	ldr	r3, [r7, #8]
 8003154:	1c5a      	adds	r2, r3, #1
 8003156:	60ba      	str	r2, [r7, #8]
 8003158:	781b      	ldrb	r3, [r3, #0]
 800315a:	0018      	movs	r0, r3
 800315c:	f7ff ffd0 	bl	8003100 <__io_putchar>
 for(DataIdx= 0; DataIdx< len; DataIdx++){
 8003160:	697b      	ldr	r3, [r7, #20]
 8003162:	3301      	adds	r3, #1
 8003164:	617b      	str	r3, [r7, #20]
 8003166:	697a      	ldr	r2, [r7, #20]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	429a      	cmp	r2, r3
 800316c:	dbf1      	blt.n	8003152 <_write+0x12>
	 }
return len;
 800316e:	687b      	ldr	r3, [r7, #4]
}
 8003170:	0018      	movs	r0, r3
 8003172:	46bd      	mov	sp, r7
 8003174:	b006      	add	sp, #24
 8003176:	bd80      	pop	{r7, pc}

08003178 <main>:
  * @brief  The application entry point.
  *
  * @retval None
  */
int main(void)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b088      	sub	sp, #32
 800317c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800317e:	f7fd fe71 	bl	8000e64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003182:	f000 f831 	bl	80031e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003186:	f7ff ff51 	bl	800302c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800318a:	f000 f9c5 	bl	8003518 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 800318e:	f000 f94d 	bl	800342c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);//Start 1s timer
 8003192:	4b11      	ldr	r3, [pc, #68]	; (80031d8 <main+0x60>)
 8003194:	0018      	movs	r0, r3
 8003196:	f7fe ff75 	bl	8002084 <HAL_TIM_Base_Start_IT>
  uint32_t ifftFlag = 0;
 800319a:	2300      	movs	r3, #0
 800319c:	61fb      	str	r3, [r7, #28]
    uint32_t doBitReverse = 1;
 800319e:	2301      	movs	r3, #1
 80031a0:	61bb      	str	r3, [r7, #24]
  {

  /* USER CODE END WHILE */

  /* USER CODE BEGIN 3 */
	  arm_cfft_f32(&arm_cfft_sR_f32_len1024, testInput_f32_10khz, ifftFlag, doBitReverse);
 80031a2:	69fb      	ldr	r3, [r7, #28]
 80031a4:	b2da      	uxtb	r2, r3
 80031a6:	69bb      	ldr	r3, [r7, #24]
 80031a8:	b2db      	uxtb	r3, r3
 80031aa:	490c      	ldr	r1, [pc, #48]	; (80031dc <main+0x64>)
 80031ac:	480c      	ldr	r0, [pc, #48]	; (80031e0 <main+0x68>)
 80031ae:	f000 ff31 	bl	8004014 <arm_cfft_f32>
	  FFT_result++;
 80031b2:	4b0c      	ldr	r3, [pc, #48]	; (80031e4 <main+0x6c>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	1c5a      	adds	r2, r3, #1
 80031b8:	4b0a      	ldr	r3, [pc, #40]	; (80031e4 <main+0x6c>)
 80031ba:	601a      	str	r2, [r3, #0]
	  arm_cfft_f32(&arm_cfft_sR_f32_len1024, testInput_f32_10khz, ifftFlag, 0);
 80031bc:	69fb      	ldr	r3, [r7, #28]
 80031be:	b2da      	uxtb	r2, r3
 80031c0:	4906      	ldr	r1, [pc, #24]	; (80031dc <main+0x64>)
 80031c2:	4807      	ldr	r0, [pc, #28]	; (80031e0 <main+0x68>)
 80031c4:	2300      	movs	r3, #0
 80031c6:	f000 ff25 	bl	8004014 <arm_cfft_f32>
	  FFT_result++;
 80031ca:	4b06      	ldr	r3, [pc, #24]	; (80031e4 <main+0x6c>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	1c5a      	adds	r2, r3, #1
 80031d0:	4b04      	ldr	r3, [pc, #16]	; (80031e4 <main+0x6c>)
 80031d2:	601a      	str	r2, [r3, #0]
	  arm_cfft_f32(&arm_cfft_sR_f32_len1024, testInput_f32_10khz, ifftFlag, doBitReverse);
 80031d4:	e7e5      	b.n	80031a2 <main+0x2a>
 80031d6:	46c0      	nop			; (mov r8, r8)
 80031d8:	200020a0 	.word	0x200020a0
 80031dc:	20000000 	.word	0x20000000
 80031e0:	08005b0c 	.word	0x08005b0c
 80031e4:	20002094 	.word	0x20002094

080031e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b098      	sub	sp, #96	; 0x60
 80031ec:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48;
 80031ee:	232c      	movs	r3, #44	; 0x2c
 80031f0:	18fb      	adds	r3, r7, r3
 80031f2:	2220      	movs	r2, #32
 80031f4:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80031f6:	232c      	movs	r3, #44	; 0x2c
 80031f8:	18fb      	adds	r3, r7, r3
 80031fa:	2201      	movs	r2, #1
 80031fc:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80031fe:	232c      	movs	r3, #44	; 0x2c
 8003200:	18fb      	adds	r3, r7, r3
 8003202:	2200      	movs	r2, #0
 8003204:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003206:	232c      	movs	r3, #44	; 0x2c
 8003208:	18fb      	adds	r3, r7, r3
 800320a:	0018      	movs	r0, r3
 800320c:	f7fe f90c 	bl	8001428 <HAL_RCC_OscConfig>
 8003210:	1e03      	subs	r3, r0, #0
 8003212:	d007      	beq.n	8003224 <SystemClock_Config+0x3c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8003214:	23be      	movs	r3, #190	; 0xbe
 8003216:	33ff      	adds	r3, #255	; 0xff
 8003218:	001a      	movs	r2, r3
 800321a:	4b29      	ldr	r3, [pc, #164]	; (80032c0 <SystemClock_Config+0xd8>)
 800321c:	0011      	movs	r1, r2
 800321e:	0018      	movs	r0, r3
 8003220:	f000 f87a 	bl	8003318 <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003224:	231c      	movs	r3, #28
 8003226:	18fb      	adds	r3, r7, r3
 8003228:	2207      	movs	r2, #7
 800322a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 800322c:	231c      	movs	r3, #28
 800322e:	18fb      	adds	r3, r7, r3
 8003230:	2203      	movs	r2, #3
 8003232:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003234:	231c      	movs	r3, #28
 8003236:	18fb      	adds	r3, r7, r3
 8003238:	2200      	movs	r2, #0
 800323a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800323c:	231c      	movs	r3, #28
 800323e:	18fb      	adds	r3, r7, r3
 8003240:	2200      	movs	r2, #0
 8003242:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003244:	231c      	movs	r3, #28
 8003246:	18fb      	adds	r3, r7, r3
 8003248:	2101      	movs	r1, #1
 800324a:	0018      	movs	r0, r3
 800324c:	f7fe fc4a 	bl	8001ae4 <HAL_RCC_ClockConfig>
 8003250:	1e03      	subs	r3, r0, #0
 8003252:	d006      	beq.n	8003262 <SystemClock_Config+0x7a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8003254:	23e5      	movs	r3, #229	; 0xe5
 8003256:	005a      	lsls	r2, r3, #1
 8003258:	4b19      	ldr	r3, [pc, #100]	; (80032c0 <SystemClock_Config+0xd8>)
 800325a:	0011      	movs	r1, r2
 800325c:	0018      	movs	r0, r3
 800325e:	f000 f85b 	bl	8003318 <_Error_Handler>
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003262:	003b      	movs	r3, r7
 8003264:	2202      	movs	r2, #2
 8003266:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003268:	003b      	movs	r3, r7
 800326a:	2200      	movs	r2, #0
 800326c:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800326e:	003b      	movs	r3, r7
 8003270:	0018      	movs	r0, r3
 8003272:	f7fe fddd 	bl	8001e30 <HAL_RCCEx_PeriphCLKConfig>
 8003276:	1e03      	subs	r3, r0, #0
 8003278:	d007      	beq.n	800328a <SystemClock_Config+0xa2>
  {
    _Error_Handler(__FILE__, __LINE__);
 800327a:	23d2      	movs	r3, #210	; 0xd2
 800327c:	33ff      	adds	r3, #255	; 0xff
 800327e:	001a      	movs	r2, r3
 8003280:	4b0f      	ldr	r3, [pc, #60]	; (80032c0 <SystemClock_Config+0xd8>)
 8003282:	0011      	movs	r1, r2
 8003284:	0018      	movs	r0, r3
 8003286:	f000 f847 	bl	8003318 <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800328a:	f7fe fdb1 	bl	8001df0 <HAL_RCC_GetHCLKFreq>
 800328e:	0002      	movs	r2, r0
 8003290:	23fa      	movs	r3, #250	; 0xfa
 8003292:	0099      	lsls	r1, r3, #2
 8003294:	0010      	movs	r0, r2
 8003296:	f7fc ff5f 	bl	8000158 <__udivsi3>
 800329a:	0003      	movs	r3, r0
 800329c:	0018      	movs	r0, r3
 800329e:	f7fd fef5 	bl	800108c <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80032a2:	2004      	movs	r0, #4
 80032a4:	f7fd ff00 	bl	80010a8 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80032a8:	2301      	movs	r3, #1
 80032aa:	425b      	negs	r3, r3
 80032ac:	2200      	movs	r2, #0
 80032ae:	2100      	movs	r1, #0
 80032b0:	0018      	movs	r0, r3
 80032b2:	f7fd fec5 	bl	8001040 <HAL_NVIC_SetPriority>
}
 80032b6:	46c0      	nop			; (mov r8, r8)
 80032b8:	46bd      	mov	sp, r7
 80032ba:	b018      	add	sp, #96	; 0x60
 80032bc:	bd80      	pop	{r7, pc}
 80032be:	46c0      	nop			; (mov r8, r8)
 80032c0:	080059f4 	.word	0x080059f4

080032c4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b082      	sub	sp, #8
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE BEGIN Callback 1 */

  if (htim->Instance == TIM2) {
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681a      	ldr	r2, [r3, #0]
 80032d0:	2380      	movs	r3, #128	; 0x80
 80032d2:	05db      	lsls	r3, r3, #23
 80032d4:	429a      	cmp	r2, r3
 80032d6:	d112      	bne.n	80032fe <HAL_TIM_PeriodElapsedCallback+0x3a>

	  printf("FFT/s: %i \r\n", (FFT_result-FFT_old));
 80032d8:	4b0b      	ldr	r3, [pc, #44]	; (8003308 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80032da:	681a      	ldr	r2, [r3, #0]
 80032dc:	4b0b      	ldr	r3, [pc, #44]	; (800330c <HAL_TIM_PeriodElapsedCallback+0x48>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	1ad2      	subs	r2, r2, r3
 80032e2:	4b0b      	ldr	r3, [pc, #44]	; (8003310 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80032e4:	0011      	movs	r1, r2
 80032e6:	0018      	movs	r0, r3
 80032e8:	f001 fbf6 	bl	8004ad8 <iprintf>
	  FFT_old = FFT_result;
 80032ec:	4b06      	ldr	r3, [pc, #24]	; (8003308 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	4b06      	ldr	r3, [pc, #24]	; (800330c <HAL_TIM_PeriodElapsedCallback+0x48>)
 80032f2:	601a      	str	r2, [r3, #0]
	  i++;
 80032f4:	4b07      	ldr	r3, [pc, #28]	; (8003314 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	1c5a      	adds	r2, r3, #1
 80032fa:	4b06      	ldr	r3, [pc, #24]	; (8003314 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80032fc:	601a      	str	r2, [r3, #0]
  }

  /* USER CODE END Callback 1 */
}
 80032fe:	46c0      	nop			; (mov r8, r8)
 8003300:	46bd      	mov	sp, r7
 8003302:	b002      	add	sp, #8
 8003304:	bd80      	pop	{r7, pc}
 8003306:	46c0      	nop			; (mov r8, r8)
 8003308:	20002094 	.word	0x20002094
 800330c:	2000209c 	.word	0x2000209c
 8003310:	08005a04 	.word	0x08005a04
 8003314:	20002098 	.word	0x20002098

08003318 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b082      	sub	sp, #8
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
 8003320:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 8003322:	e7fe      	b.n	8003322 <_Error_Handler+0xa>

08003324 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b082      	sub	sp, #8
 8003328:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800332a:	4b12      	ldr	r3, [pc, #72]	; (8003374 <HAL_MspInit+0x50>)
 800332c:	4a11      	ldr	r2, [pc, #68]	; (8003374 <HAL_MspInit+0x50>)
 800332e:	6992      	ldr	r2, [r2, #24]
 8003330:	2101      	movs	r1, #1
 8003332:	430a      	orrs	r2, r1
 8003334:	619a      	str	r2, [r3, #24]
 8003336:	4b0f      	ldr	r3, [pc, #60]	; (8003374 <HAL_MspInit+0x50>)
 8003338:	699b      	ldr	r3, [r3, #24]
 800333a:	2201      	movs	r2, #1
 800333c:	4013      	ands	r3, r2
 800333e:	607b      	str	r3, [r7, #4]
 8003340:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8003342:	2305      	movs	r3, #5
 8003344:	425b      	negs	r3, r3
 8003346:	2200      	movs	r2, #0
 8003348:	2100      	movs	r1, #0
 800334a:	0018      	movs	r0, r3
 800334c:	f7fd fe78 	bl	8001040 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8003350:	2302      	movs	r3, #2
 8003352:	425b      	negs	r3, r3
 8003354:	2200      	movs	r2, #0
 8003356:	2100      	movs	r1, #0
 8003358:	0018      	movs	r0, r3
 800335a:	f7fd fe71 	bl	8001040 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800335e:	2301      	movs	r3, #1
 8003360:	425b      	negs	r3, r3
 8003362:	2200      	movs	r2, #0
 8003364:	2100      	movs	r1, #0
 8003366:	0018      	movs	r0, r3
 8003368:	f7fd fe6a 	bl	8001040 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800336c:	46c0      	nop			; (mov r8, r8)
 800336e:	46bd      	mov	sp, r7
 8003370:	b002      	add	sp, #8
 8003372:	bd80      	pop	{r7, pc}
 8003374:	40021000 	.word	0x40021000

08003378 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800337c:	f7fd fda2 	bl	8000ec4 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8003380:	f7fd feac 	bl	80010dc <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003384:	46c0      	nop			; (mov r8, r8)
 8003386:	46bd      	mov	sp, r7
 8003388:	bd80      	pop	{r7, pc}
	...

0800338c <TIM2_IRQHandler>:

/**
* @brief This function handles TIM2 global interrupt.
*/
void TIM2_IRQHandler(void)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003390:	4b03      	ldr	r3, [pc, #12]	; (80033a0 <TIM2_IRQHandler+0x14>)
 8003392:	0018      	movs	r0, r3
 8003394:	f7fe fe8f 	bl	80020b6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003398:	46c0      	nop			; (mov r8, r8)
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
 800339e:	46c0      	nop			; (mov r8, r8)
 80033a0:	200020a0 	.word	0x200020a0

080033a4 <SystemInit>:
  *         Initialize the default HSI clock source, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 80033a8:	4b1a      	ldr	r3, [pc, #104]	; (8003414 <SystemInit+0x70>)
 80033aa:	4a1a      	ldr	r2, [pc, #104]	; (8003414 <SystemInit+0x70>)
 80033ac:	6812      	ldr	r2, [r2, #0]
 80033ae:	2101      	movs	r1, #1
 80033b0:	430a      	orrs	r2, r1
 80033b2:	601a      	str	r2, [r3, #0]
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 80033b4:	4b17      	ldr	r3, [pc, #92]	; (8003414 <SystemInit+0x70>)
 80033b6:	4a17      	ldr	r2, [pc, #92]	; (8003414 <SystemInit+0x70>)
 80033b8:	6852      	ldr	r2, [r2, #4]
 80033ba:	4917      	ldr	r1, [pc, #92]	; (8003418 <SystemInit+0x74>)
 80033bc:	400a      	ands	r2, r1
 80033be:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 80033c0:	4b14      	ldr	r3, [pc, #80]	; (8003414 <SystemInit+0x70>)
 80033c2:	4a14      	ldr	r2, [pc, #80]	; (8003414 <SystemInit+0x70>)
 80033c4:	6812      	ldr	r2, [r2, #0]
 80033c6:	4915      	ldr	r1, [pc, #84]	; (800341c <SystemInit+0x78>)
 80033c8:	400a      	ands	r2, r1
 80033ca:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 80033cc:	4b11      	ldr	r3, [pc, #68]	; (8003414 <SystemInit+0x70>)
 80033ce:	4a11      	ldr	r2, [pc, #68]	; (8003414 <SystemInit+0x70>)
 80033d0:	6812      	ldr	r2, [r2, #0]
 80033d2:	4913      	ldr	r1, [pc, #76]	; (8003420 <SystemInit+0x7c>)
 80033d4:	400a      	ands	r2, r1
 80033d6:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 80033d8:	4b0e      	ldr	r3, [pc, #56]	; (8003414 <SystemInit+0x70>)
 80033da:	4a0e      	ldr	r2, [pc, #56]	; (8003414 <SystemInit+0x70>)
 80033dc:	6852      	ldr	r2, [r2, #4]
 80033de:	4911      	ldr	r1, [pc, #68]	; (8003424 <SystemInit+0x80>)
 80033e0:	400a      	ands	r2, r1
 80033e2:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 80033e4:	4b0b      	ldr	r3, [pc, #44]	; (8003414 <SystemInit+0x70>)
 80033e6:	4a0b      	ldr	r2, [pc, #44]	; (8003414 <SystemInit+0x70>)
 80033e8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80033ea:	210f      	movs	r1, #15
 80033ec:	438a      	bics	r2, r1
 80033ee:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined (STM32F072xB) || defined (STM32F078xx)
  /* Reset USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW, USBSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFCFE2CU;
 80033f0:	4b08      	ldr	r3, [pc, #32]	; (8003414 <SystemInit+0x70>)
 80033f2:	4a08      	ldr	r2, [pc, #32]	; (8003414 <SystemInit+0x70>)
 80033f4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80033f6:	490c      	ldr	r1, [pc, #48]	; (8003428 <SystemInit+0x84>)
 80033f8:	400a      	ands	r2, r1
 80033fa:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 80033fc:	4b05      	ldr	r3, [pc, #20]	; (8003414 <SystemInit+0x70>)
 80033fe:	4a05      	ldr	r2, [pc, #20]	; (8003414 <SystemInit+0x70>)
 8003400:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003402:	2101      	movs	r1, #1
 8003404:	438a      	bics	r2, r1
 8003406:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8003408:	4b02      	ldr	r3, [pc, #8]	; (8003414 <SystemInit+0x70>)
 800340a:	2200      	movs	r2, #0
 800340c:	609a      	str	r2, [r3, #8]

}
 800340e:	46c0      	nop			; (mov r8, r8)
 8003410:	46bd      	mov	sp, r7
 8003412:	bd80      	pop	{r7, pc}
 8003414:	40021000 	.word	0x40021000
 8003418:	08ffb80c 	.word	0x08ffb80c
 800341c:	fef6ffff 	.word	0xfef6ffff
 8003420:	fffbffff 	.word	0xfffbffff
 8003424:	ffc0ffff 	.word	0xffc0ffff
 8003428:	fffcfe2c 	.word	0xfffcfe2c

0800342c <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b086      	sub	sp, #24
 8003430:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim2.Instance = TIM2;
 8003432:	4b24      	ldr	r3, [pc, #144]	; (80034c4 <MX_TIM2_Init+0x98>)
 8003434:	2280      	movs	r2, #128	; 0x80
 8003436:	05d2      	lsls	r2, r2, #23
 8003438:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0xBB80;
 800343a:	4b22      	ldr	r3, [pc, #136]	; (80034c4 <MX_TIM2_Init+0x98>)
 800343c:	4a22      	ldr	r2, [pc, #136]	; (80034c8 <MX_TIM2_Init+0x9c>)
 800343e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003440:	4b20      	ldr	r3, [pc, #128]	; (80034c4 <MX_TIM2_Init+0x98>)
 8003442:	2200      	movs	r2, #0
 8003444:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8003446:	4b1f      	ldr	r3, [pc, #124]	; (80034c4 <MX_TIM2_Init+0x98>)
 8003448:	22fa      	movs	r2, #250	; 0xfa
 800344a:	0092      	lsls	r2, r2, #2
 800344c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800344e:	4b1d      	ldr	r3, [pc, #116]	; (80034c4 <MX_TIM2_Init+0x98>)
 8003450:	2200      	movs	r2, #0
 8003452:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003454:	4b1b      	ldr	r3, [pc, #108]	; (80034c4 <MX_TIM2_Init+0x98>)
 8003456:	2200      	movs	r2, #0
 8003458:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800345a:	4b1a      	ldr	r3, [pc, #104]	; (80034c4 <MX_TIM2_Init+0x98>)
 800345c:	0018      	movs	r0, r3
 800345e:	f7fe fde5 	bl	800202c <HAL_TIM_Base_Init>
 8003462:	1e03      	subs	r3, r0, #0
 8003464:	d004      	beq.n	8003470 <MX_TIM2_Init+0x44>
  {
    _Error_Handler(__FILE__, __LINE__);
 8003466:	4b19      	ldr	r3, [pc, #100]	; (80034cc <MX_TIM2_Init+0xa0>)
 8003468:	213f      	movs	r1, #63	; 0x3f
 800346a:	0018      	movs	r0, r3
 800346c:	f7ff ff54 	bl	8003318 <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003470:	2308      	movs	r3, #8
 8003472:	18fb      	adds	r3, r7, r3
 8003474:	2280      	movs	r2, #128	; 0x80
 8003476:	0152      	lsls	r2, r2, #5
 8003478:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800347a:	2308      	movs	r3, #8
 800347c:	18fa      	adds	r2, r7, r3
 800347e:	4b11      	ldr	r3, [pc, #68]	; (80034c4 <MX_TIM2_Init+0x98>)
 8003480:	0011      	movs	r1, r2
 8003482:	0018      	movs	r0, r3
 8003484:	f7fe ff2e 	bl	80022e4 <HAL_TIM_ConfigClockSource>
 8003488:	1e03      	subs	r3, r0, #0
 800348a:	d004      	beq.n	8003496 <MX_TIM2_Init+0x6a>
  {
    _Error_Handler(__FILE__, __LINE__);
 800348c:	4b0f      	ldr	r3, [pc, #60]	; (80034cc <MX_TIM2_Init+0xa0>)
 800348e:	2145      	movs	r1, #69	; 0x45
 8003490:	0018      	movs	r0, r3
 8003492:	f7ff ff41 	bl	8003318 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003496:	003b      	movs	r3, r7
 8003498:	2200      	movs	r2, #0
 800349a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800349c:	003b      	movs	r3, r7
 800349e:	2200      	movs	r2, #0
 80034a0:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80034a2:	003a      	movs	r2, r7
 80034a4:	4b07      	ldr	r3, [pc, #28]	; (80034c4 <MX_TIM2_Init+0x98>)
 80034a6:	0011      	movs	r1, r2
 80034a8:	0018      	movs	r0, r3
 80034aa:	f7ff f947 	bl	800273c <HAL_TIMEx_MasterConfigSynchronization>
 80034ae:	1e03      	subs	r3, r0, #0
 80034b0:	d004      	beq.n	80034bc <MX_TIM2_Init+0x90>
  {
    _Error_Handler(__FILE__, __LINE__);
 80034b2:	4b06      	ldr	r3, [pc, #24]	; (80034cc <MX_TIM2_Init+0xa0>)
 80034b4:	214c      	movs	r1, #76	; 0x4c
 80034b6:	0018      	movs	r0, r3
 80034b8:	f7ff ff2e 	bl	8003318 <_Error_Handler>
  }

}
 80034bc:	46c0      	nop			; (mov r8, r8)
 80034be:	46bd      	mov	sp, r7
 80034c0:	b006      	add	sp, #24
 80034c2:	bd80      	pop	{r7, pc}
 80034c4:	200020a0 	.word	0x200020a0
 80034c8:	0000bb80 	.word	0x0000bb80
 80034cc:	08005a14 	.word	0x08005a14

080034d0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b084      	sub	sp, #16
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681a      	ldr	r2, [r3, #0]
 80034dc:	2380      	movs	r3, #128	; 0x80
 80034de:	05db      	lsls	r3, r3, #23
 80034e0:	429a      	cmp	r2, r3
 80034e2:	d113      	bne.n	800350c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80034e4:	4b0b      	ldr	r3, [pc, #44]	; (8003514 <HAL_TIM_Base_MspInit+0x44>)
 80034e6:	4a0b      	ldr	r2, [pc, #44]	; (8003514 <HAL_TIM_Base_MspInit+0x44>)
 80034e8:	69d2      	ldr	r2, [r2, #28]
 80034ea:	2101      	movs	r1, #1
 80034ec:	430a      	orrs	r2, r1
 80034ee:	61da      	str	r2, [r3, #28]
 80034f0:	4b08      	ldr	r3, [pc, #32]	; (8003514 <HAL_TIM_Base_MspInit+0x44>)
 80034f2:	69db      	ldr	r3, [r3, #28]
 80034f4:	2201      	movs	r2, #1
 80034f6:	4013      	ands	r3, r2
 80034f8:	60fb      	str	r3, [r7, #12]
 80034fa:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80034fc:	2200      	movs	r2, #0
 80034fe:	2100      	movs	r1, #0
 8003500:	200f      	movs	r0, #15
 8003502:	f7fd fd9d 	bl	8001040 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003506:	200f      	movs	r0, #15
 8003508:	f7fd fdb0 	bl	800106c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800350c:	46c0      	nop			; (mov r8, r8)
 800350e:	46bd      	mov	sp, r7
 8003510:	b004      	add	sp, #16
 8003512:	bd80      	pop	{r7, pc}
 8003514:	40021000 	.word	0x40021000

08003518 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 800351c:	4b16      	ldr	r3, [pc, #88]	; (8003578 <MX_USART2_UART_Init+0x60>)
 800351e:	4a17      	ldr	r2, [pc, #92]	; (800357c <MX_USART2_UART_Init+0x64>)
 8003520:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003522:	4b15      	ldr	r3, [pc, #84]	; (8003578 <MX_USART2_UART_Init+0x60>)
 8003524:	22e1      	movs	r2, #225	; 0xe1
 8003526:	0252      	lsls	r2, r2, #9
 8003528:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_7B;
 800352a:	4b13      	ldr	r3, [pc, #76]	; (8003578 <MX_USART2_UART_Init+0x60>)
 800352c:	2280      	movs	r2, #128	; 0x80
 800352e:	0552      	lsls	r2, r2, #21
 8003530:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003532:	4b11      	ldr	r3, [pc, #68]	; (8003578 <MX_USART2_UART_Init+0x60>)
 8003534:	2200      	movs	r2, #0
 8003536:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003538:	4b0f      	ldr	r3, [pc, #60]	; (8003578 <MX_USART2_UART_Init+0x60>)
 800353a:	2200      	movs	r2, #0
 800353c:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800353e:	4b0e      	ldr	r3, [pc, #56]	; (8003578 <MX_USART2_UART_Init+0x60>)
 8003540:	220c      	movs	r2, #12
 8003542:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003544:	4b0c      	ldr	r3, [pc, #48]	; (8003578 <MX_USART2_UART_Init+0x60>)
 8003546:	2200      	movs	r2, #0
 8003548:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800354a:	4b0b      	ldr	r3, [pc, #44]	; (8003578 <MX_USART2_UART_Init+0x60>)
 800354c:	2200      	movs	r2, #0
 800354e:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003550:	4b09      	ldr	r3, [pc, #36]	; (8003578 <MX_USART2_UART_Init+0x60>)
 8003552:	2200      	movs	r2, #0
 8003554:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003556:	4b08      	ldr	r3, [pc, #32]	; (8003578 <MX_USART2_UART_Init+0x60>)
 8003558:	2200      	movs	r2, #0
 800355a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800355c:	4b06      	ldr	r3, [pc, #24]	; (8003578 <MX_USART2_UART_Init+0x60>)
 800355e:	0018      	movs	r0, r3
 8003560:	f7ff f940 	bl	80027e4 <HAL_UART_Init>
 8003564:	1e03      	subs	r3, r0, #0
 8003566:	d004      	beq.n	8003572 <MX_USART2_UART_Init+0x5a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8003568:	4b05      	ldr	r3, [pc, #20]	; (8003580 <MX_USART2_UART_Init+0x68>)
 800356a:	2144      	movs	r1, #68	; 0x44
 800356c:	0018      	movs	r0, r3
 800356e:	f7ff fed3 	bl	8003318 <_Error_Handler>
  }

}
 8003572:	46c0      	nop			; (mov r8, r8)
 8003574:	46bd      	mov	sp, r7
 8003576:	bd80      	pop	{r7, pc}
 8003578:	200020e0 	.word	0x200020e0
 800357c:	40004400 	.word	0x40004400
 8003580:	08005a24 	.word	0x08005a24

08003584 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b088      	sub	sp, #32
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART2)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4a18      	ldr	r2, [pc, #96]	; (80035f4 <HAL_UART_MspInit+0x70>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d129      	bne.n	80035ea <HAL_UART_MspInit+0x66>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003596:	4b18      	ldr	r3, [pc, #96]	; (80035f8 <HAL_UART_MspInit+0x74>)
 8003598:	4a17      	ldr	r2, [pc, #92]	; (80035f8 <HAL_UART_MspInit+0x74>)
 800359a:	69d2      	ldr	r2, [r2, #28]
 800359c:	2180      	movs	r1, #128	; 0x80
 800359e:	0289      	lsls	r1, r1, #10
 80035a0:	430a      	orrs	r2, r1
 80035a2:	61da      	str	r2, [r3, #28]
 80035a4:	4b14      	ldr	r3, [pc, #80]	; (80035f8 <HAL_UART_MspInit+0x74>)
 80035a6:	69da      	ldr	r2, [r3, #28]
 80035a8:	2380      	movs	r3, #128	; 0x80
 80035aa:	029b      	lsls	r3, r3, #10
 80035ac:	4013      	ands	r3, r2
 80035ae:	60bb      	str	r3, [r7, #8]
 80035b0:	68bb      	ldr	r3, [r7, #8]
  
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80035b2:	230c      	movs	r3, #12
 80035b4:	18fb      	adds	r3, r7, r3
 80035b6:	220c      	movs	r2, #12
 80035b8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035ba:	230c      	movs	r3, #12
 80035bc:	18fb      	adds	r3, r7, r3
 80035be:	2202      	movs	r2, #2
 80035c0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035c2:	230c      	movs	r3, #12
 80035c4:	18fb      	adds	r3, r7, r3
 80035c6:	2200      	movs	r2, #0
 80035c8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035ca:	230c      	movs	r3, #12
 80035cc:	18fb      	adds	r3, r7, r3
 80035ce:	2200      	movs	r2, #0
 80035d0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80035d2:	230c      	movs	r3, #12
 80035d4:	18fb      	adds	r3, r7, r3
 80035d6:	2201      	movs	r2, #1
 80035d8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035da:	230c      	movs	r3, #12
 80035dc:	18fa      	adds	r2, r7, r3
 80035de:	2390      	movs	r3, #144	; 0x90
 80035e0:	05db      	lsls	r3, r3, #23
 80035e2:	0011      	movs	r1, r2
 80035e4:	0018      	movs	r0, r3
 80035e6:	f7fd fd85 	bl	80010f4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80035ea:	46c0      	nop			; (mov r8, r8)
 80035ec:	46bd      	mov	sp, r7
 80035ee:	b008      	add	sp, #32
 80035f0:	bd80      	pop	{r7, pc}
 80035f2:	46c0      	nop			; (mov r8, r8)
 80035f4:	40004400 	.word	0x40004400
 80035f8:	40021000 	.word	0x40021000

080035fc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80035fc:	480d      	ldr	r0, [pc, #52]	; (8003634 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80035fe:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003600:	480d      	ldr	r0, [pc, #52]	; (8003638 <LoopForever+0x6>)
  ldr r1, =_edata
 8003602:	490e      	ldr	r1, [pc, #56]	; (800363c <LoopForever+0xa>)
  ldr r2, =_sidata
 8003604:	4a0e      	ldr	r2, [pc, #56]	; (8003640 <LoopForever+0xe>)
  movs r3, #0
 8003606:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003608:	e002      	b.n	8003610 <LoopCopyDataInit>

0800360a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800360a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800360c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800360e:	3304      	adds	r3, #4

08003610 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003610:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003612:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003614:	d3f9      	bcc.n	800360a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003616:	4a0b      	ldr	r2, [pc, #44]	; (8003644 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003618:	4c0b      	ldr	r4, [pc, #44]	; (8003648 <LoopForever+0x16>)
  movs r3, #0
 800361a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800361c:	e001      	b.n	8003622 <LoopFillZerobss>

0800361e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800361e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003620:	3204      	adds	r2, #4

08003622 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003622:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003624:	d3fb      	bcc.n	800361e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8003626:	f7ff febd 	bl	80033a4 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800362a:	f001 fa31 	bl	8004a90 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800362e:	f7ff fda3 	bl	8003178 <main>

08003632 <LoopForever>:

LoopForever:
    b LoopForever
 8003632:	e7fe      	b.n	8003632 <LoopForever>
  ldr   r0, =_estack
 8003634:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8003638:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800363c:	20002068 	.word	0x20002068
  ldr r2, =_sidata
 8003640:	080089cc 	.word	0x080089cc
  ldr r2, =_sbss
 8003644:	20002068 	.word	0x20002068
  ldr r4, =_ebss
 8003648:	20002154 	.word	0x20002154

0800364c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800364c:	e7fe      	b.n	800364c <ADC1_COMP_IRQHandler>
	...

08003650 <arm_cfft_radix8by2_f32>:
 8003650:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003652:	4656      	mov	r6, sl
 8003654:	464d      	mov	r5, r9
 8003656:	465f      	mov	r7, fp
 8003658:	4644      	mov	r4, r8
 800365a:	b4f0      	push	{r4, r5, r6, r7}
 800365c:	000d      	movs	r5, r1
 800365e:	46ac      	mov	ip, r5
 8003660:	b093      	sub	sp, #76	; 0x4c
 8003662:	9111      	str	r1, [sp, #68]	; 0x44
 8003664:	8801      	ldrh	r1, [r0, #0]
 8003666:	900e      	str	r0, [sp, #56]	; 0x38
 8003668:	008b      	lsls	r3, r1, #2
 800366a:	4463      	add	r3, ip
 800366c:	001e      	movs	r6, r3
 800366e:	46b4      	mov	ip, r6
 8003670:	930f      	str	r3, [sp, #60]	; 0x3c
 8003672:	084b      	lsrs	r3, r1, #1
 8003674:	9310      	str	r3, [sp, #64]	; 0x40
 8003676:	08c9      	lsrs	r1, r1, #3
 8003678:	009b      	lsls	r3, r3, #2
 800367a:	6842      	ldr	r2, [r0, #4]
 800367c:	9109      	str	r1, [sp, #36]	; 0x24
 800367e:	18e8      	adds	r0, r5, r3
 8003680:	4463      	add	r3, ip
 8003682:	2900      	cmp	r1, #0
 8003684:	d100      	bne.n	8003688 <arm_cfft_radix8by2_f32+0x38>
 8003686:	e110      	b.n	80038aa <arm_cfft_radix8by2_f32+0x25a>
 8003688:	4680      	mov	r8, r0
 800368a:	001f      	movs	r7, r3
 800368c:	4691      	mov	r9, r2
 800368e:	46ab      	mov	fp, r5
 8003690:	46b2      	mov	sl, r6
 8003692:	465a      	mov	r2, fp
 8003694:	4659      	mov	r1, fp
 8003696:	6852      	ldr	r2, [r2, #4]
 8003698:	4654      	mov	r4, sl
 800369a:	9200      	str	r2, [sp, #0]
 800369c:	4652      	mov	r2, sl
 800369e:	688d      	ldr	r5, [r1, #8]
 80036a0:	68c9      	ldr	r1, [r1, #12]
 80036a2:	6864      	ldr	r4, [r4, #4]
 80036a4:	9101      	str	r1, [sp, #4]
 80036a6:	4641      	mov	r1, r8
 80036a8:	9402      	str	r4, [sp, #8]
 80036aa:	68d4      	ldr	r4, [r2, #12]
 80036ac:	4642      	mov	r2, r8
 80036ae:	6849      	ldr	r1, [r1, #4]
 80036b0:	6812      	ldr	r2, [r2, #0]
 80036b2:	910b      	str	r1, [sp, #44]	; 0x2c
 80036b4:	4641      	mov	r1, r8
 80036b6:	9203      	str	r2, [sp, #12]
 80036b8:	4642      	mov	r2, r8
 80036ba:	465b      	mov	r3, fp
 80036bc:	4650      	mov	r0, sl
 80036be:	68c9      	ldr	r1, [r1, #12]
 80036c0:	6892      	ldr	r2, [r2, #8]
 80036c2:	910c      	str	r1, [sp, #48]	; 0x30
 80036c4:	6879      	ldr	r1, [r7, #4]
 80036c6:	9204      	str	r2, [sp, #16]
 80036c8:	683a      	ldr	r2, [r7, #0]
 80036ca:	6800      	ldr	r0, [r0, #0]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	9106      	str	r1, [sp, #24]
 80036d0:	68f9      	ldr	r1, [r7, #12]
 80036d2:	9205      	str	r2, [sp, #20]
 80036d4:	68ba      	ldr	r2, [r7, #8]
 80036d6:	910d      	str	r1, [sp, #52]	; 0x34
 80036d8:	900a      	str	r0, [sp, #40]	; 0x28
 80036da:	1c01      	adds	r1, r0, #0
 80036dc:	1c18      	adds	r0, r3, #0
 80036de:	9207      	str	r2, [sp, #28]
 80036e0:	4656      	mov	r6, sl
 80036e2:	9308      	str	r3, [sp, #32]
 80036e4:	f7fc fdc4 	bl	8000270 <__aeabi_fadd>
 80036e8:	465b      	mov	r3, fp
 80036ea:	68b6      	ldr	r6, [r6, #8]
 80036ec:	9902      	ldr	r1, [sp, #8]
 80036ee:	6018      	str	r0, [r3, #0]
 80036f0:	9800      	ldr	r0, [sp, #0]
 80036f2:	f7fc fdbd 	bl	8000270 <__aeabi_fadd>
 80036f6:	465b      	mov	r3, fp
 80036f8:	1c31      	adds	r1, r6, #0
 80036fa:	6058      	str	r0, [r3, #4]
 80036fc:	1c28      	adds	r0, r5, #0
 80036fe:	f7fc fdb7 	bl	8000270 <__aeabi_fadd>
 8003702:	465b      	mov	r3, fp
 8003704:	1c21      	adds	r1, r4, #0
 8003706:	6098      	str	r0, [r3, #8]
 8003708:	9801      	ldr	r0, [sp, #4]
 800370a:	f7fc fdb1 	bl	8000270 <__aeabi_fadd>
 800370e:	465b      	mov	r3, fp
 8003710:	990a      	ldr	r1, [sp, #40]	; 0x28
 8003712:	60d8      	str	r0, [r3, #12]
 8003714:	9808      	ldr	r0, [sp, #32]
 8003716:	f7fd f9a5 	bl	8000a64 <__aeabi_fsub>
 800371a:	9902      	ldr	r1, [sp, #8]
 800371c:	9008      	str	r0, [sp, #32]
 800371e:	9800      	ldr	r0, [sp, #0]
 8003720:	f7fd f9a0 	bl	8000a64 <__aeabi_fsub>
 8003724:	1c31      	adds	r1, r6, #0
 8003726:	9000      	str	r0, [sp, #0]
 8003728:	1c28      	adds	r0, r5, #0
 800372a:	f7fd f99b 	bl	8000a64 <__aeabi_fsub>
 800372e:	1c21      	adds	r1, r4, #0
 8003730:	9002      	str	r0, [sp, #8]
 8003732:	9801      	ldr	r0, [sp, #4]
 8003734:	f7fd f996 	bl	8000a64 <__aeabi_fsub>
 8003738:	9905      	ldr	r1, [sp, #20]
 800373a:	9001      	str	r0, [sp, #4]
 800373c:	9803      	ldr	r0, [sp, #12]
 800373e:	f7fc fd97 	bl	8000270 <__aeabi_fadd>
 8003742:	4643      	mov	r3, r8
 8003744:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8003746:	9906      	ldr	r1, [sp, #24]
 8003748:	6018      	str	r0, [r3, #0]
 800374a:	1c30      	adds	r0, r6, #0
 800374c:	f7fc fd90 	bl	8000270 <__aeabi_fadd>
 8003750:	4643      	mov	r3, r8
 8003752:	9907      	ldr	r1, [sp, #28]
 8003754:	6058      	str	r0, [r3, #4]
 8003756:	9804      	ldr	r0, [sp, #16]
 8003758:	f7fc fd8a 	bl	8000270 <__aeabi_fadd>
 800375c:	4643      	mov	r3, r8
 800375e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8003760:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8003762:	6098      	str	r0, [r3, #8]
 8003764:	1c29      	adds	r1, r5, #0
 8003766:	1c20      	adds	r0, r4, #0
 8003768:	f7fc fd82 	bl	8000270 <__aeabi_fadd>
 800376c:	4643      	mov	r3, r8
 800376e:	9903      	ldr	r1, [sp, #12]
 8003770:	60d8      	str	r0, [r3, #12]
 8003772:	9805      	ldr	r0, [sp, #20]
 8003774:	f7fd f976 	bl	8000a64 <__aeabi_fsub>
 8003778:	1c31      	adds	r1, r6, #0
 800377a:	9003      	str	r0, [sp, #12]
 800377c:	9806      	ldr	r0, [sp, #24]
 800377e:	f7fd f971 	bl	8000a64 <__aeabi_fsub>
 8003782:	9904      	ldr	r1, [sp, #16]
 8003784:	1c06      	adds	r6, r0, #0
 8003786:	9807      	ldr	r0, [sp, #28]
 8003788:	f7fd f96c 	bl	8000a64 <__aeabi_fsub>
 800378c:	1c21      	adds	r1, r4, #0
 800378e:	9004      	str	r0, [sp, #16]
 8003790:	1c28      	adds	r0, r5, #0
 8003792:	f7fd f967 	bl	8000a64 <__aeabi_fsub>
 8003796:	464b      	mov	r3, r9
 8003798:	681c      	ldr	r4, [r3, #0]
 800379a:	9005      	str	r0, [sp, #20]
 800379c:	1c21      	adds	r1, r4, #0
 800379e:	9808      	ldr	r0, [sp, #32]
 80037a0:	685d      	ldr	r5, [r3, #4]
 80037a2:	f7fd f83f 	bl	8000824 <__aeabi_fmul>
 80037a6:	1c29      	adds	r1, r5, #0
 80037a8:	9006      	str	r0, [sp, #24]
 80037aa:	9800      	ldr	r0, [sp, #0]
 80037ac:	f7fd f83a 	bl	8000824 <__aeabi_fmul>
 80037b0:	1c01      	adds	r1, r0, #0
 80037b2:	9806      	ldr	r0, [sp, #24]
 80037b4:	f7fc fd5c 	bl	8000270 <__aeabi_fadd>
 80037b8:	4653      	mov	r3, sl
 80037ba:	1c21      	adds	r1, r4, #0
 80037bc:	6018      	str	r0, [r3, #0]
 80037be:	9800      	ldr	r0, [sp, #0]
 80037c0:	f7fd f830 	bl	8000824 <__aeabi_fmul>
 80037c4:	1c29      	adds	r1, r5, #0
 80037c6:	9000      	str	r0, [sp, #0]
 80037c8:	9808      	ldr	r0, [sp, #32]
 80037ca:	f7fd f82b 	bl	8000824 <__aeabi_fmul>
 80037ce:	1c01      	adds	r1, r0, #0
 80037d0:	9800      	ldr	r0, [sp, #0]
 80037d2:	f7fd f947 	bl	8000a64 <__aeabi_fsub>
 80037d6:	4653      	mov	r3, sl
 80037d8:	1c29      	adds	r1, r5, #0
 80037da:	6058      	str	r0, [r3, #4]
 80037dc:	9803      	ldr	r0, [sp, #12]
 80037de:	f7fd f821 	bl	8000824 <__aeabi_fmul>
 80037e2:	1c21      	adds	r1, r4, #0
 80037e4:	9000      	str	r0, [sp, #0]
 80037e6:	1c30      	adds	r0, r6, #0
 80037e8:	f7fd f81c 	bl	8000824 <__aeabi_fmul>
 80037ec:	1c01      	adds	r1, r0, #0
 80037ee:	9800      	ldr	r0, [sp, #0]
 80037f0:	f7fd f938 	bl	8000a64 <__aeabi_fsub>
 80037f4:	1c29      	adds	r1, r5, #0
 80037f6:	6038      	str	r0, [r7, #0]
 80037f8:	1c30      	adds	r0, r6, #0
 80037fa:	f7fd f813 	bl	8000824 <__aeabi_fmul>
 80037fe:	1c21      	adds	r1, r4, #0
 8003800:	1c05      	adds	r5, r0, #0
 8003802:	9803      	ldr	r0, [sp, #12]
 8003804:	f7fd f80e 	bl	8000824 <__aeabi_fmul>
 8003808:	1c01      	adds	r1, r0, #0
 800380a:	1c28      	adds	r0, r5, #0
 800380c:	f7fc fd30 	bl	8000270 <__aeabi_fadd>
 8003810:	464b      	mov	r3, r9
 8003812:	6078      	str	r0, [r7, #4]
 8003814:	689c      	ldr	r4, [r3, #8]
 8003816:	9802      	ldr	r0, [sp, #8]
 8003818:	1c21      	adds	r1, r4, #0
 800381a:	68dd      	ldr	r5, [r3, #12]
 800381c:	f7fd f802 	bl	8000824 <__aeabi_fmul>
 8003820:	1c29      	adds	r1, r5, #0
 8003822:	1c06      	adds	r6, r0, #0
 8003824:	9801      	ldr	r0, [sp, #4]
 8003826:	f7fc fffd 	bl	8000824 <__aeabi_fmul>
 800382a:	1c01      	adds	r1, r0, #0
 800382c:	1c30      	adds	r0, r6, #0
 800382e:	f7fc fd1f 	bl	8000270 <__aeabi_fadd>
 8003832:	4653      	mov	r3, sl
 8003834:	1c21      	adds	r1, r4, #0
 8003836:	6098      	str	r0, [r3, #8]
 8003838:	9801      	ldr	r0, [sp, #4]
 800383a:	f7fc fff3 	bl	8000824 <__aeabi_fmul>
 800383e:	1c29      	adds	r1, r5, #0
 8003840:	1c06      	adds	r6, r0, #0
 8003842:	9802      	ldr	r0, [sp, #8]
 8003844:	f7fc ffee 	bl	8000824 <__aeabi_fmul>
 8003848:	1c01      	adds	r1, r0, #0
 800384a:	1c30      	adds	r0, r6, #0
 800384c:	f7fd f90a 	bl	8000a64 <__aeabi_fsub>
 8003850:	4653      	mov	r3, sl
 8003852:	1c29      	adds	r1, r5, #0
 8003854:	60d8      	str	r0, [r3, #12]
 8003856:	9804      	ldr	r0, [sp, #16]
 8003858:	f7fc ffe4 	bl	8000824 <__aeabi_fmul>
 800385c:	1c21      	adds	r1, r4, #0
 800385e:	1c06      	adds	r6, r0, #0
 8003860:	9805      	ldr	r0, [sp, #20]
 8003862:	f7fc ffdf 	bl	8000824 <__aeabi_fmul>
 8003866:	1c01      	adds	r1, r0, #0
 8003868:	1c30      	adds	r0, r6, #0
 800386a:	f7fd f8fb 	bl	8000a64 <__aeabi_fsub>
 800386e:	1c29      	adds	r1, r5, #0
 8003870:	60b8      	str	r0, [r7, #8]
 8003872:	9805      	ldr	r0, [sp, #20]
 8003874:	f7fc ffd6 	bl	8000824 <__aeabi_fmul>
 8003878:	1c21      	adds	r1, r4, #0
 800387a:	1c05      	adds	r5, r0, #0
 800387c:	9804      	ldr	r0, [sp, #16]
 800387e:	f7fc ffd1 	bl	8000824 <__aeabi_fmul>
 8003882:	1c01      	adds	r1, r0, #0
 8003884:	1c28      	adds	r0, r5, #0
 8003886:	f7fc fcf3 	bl	8000270 <__aeabi_fadd>
 800388a:	2210      	movs	r2, #16
 800388c:	4694      	mov	ip, r2
 800388e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003890:	60f8      	str	r0, [r7, #12]
 8003892:	3b01      	subs	r3, #1
 8003894:	9309      	str	r3, [sp, #36]	; 0x24
 8003896:	44e3      	add	fp, ip
 8003898:	44e0      	add	r8, ip
 800389a:	3710      	adds	r7, #16
 800389c:	44e2      	add	sl, ip
 800389e:	44e1      	add	r9, ip
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d000      	beq.n	80038a6 <arm_cfft_radix8by2_f32+0x256>
 80038a4:	e6f5      	b.n	8003692 <arm_cfft_radix8by2_f32+0x42>
 80038a6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80038a8:	685a      	ldr	r2, [r3, #4]
 80038aa:	466b      	mov	r3, sp
 80038ac:	2140      	movs	r1, #64	; 0x40
 80038ae:	185b      	adds	r3, r3, r1
 80038b0:	881c      	ldrh	r4, [r3, #0]
 80038b2:	9811      	ldr	r0, [sp, #68]	; 0x44
 80038b4:	0021      	movs	r1, r4
 80038b6:	2302      	movs	r3, #2
 80038b8:	f000 fc28 	bl	800410c <arm_radix8_butterfly_f32>
 80038bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80038be:	0021      	movs	r1, r4
 80038c0:	685a      	ldr	r2, [r3, #4]
 80038c2:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80038c4:	2302      	movs	r3, #2
 80038c6:	f000 fc21 	bl	800410c <arm_radix8_butterfly_f32>
 80038ca:	b013      	add	sp, #76	; 0x4c
 80038cc:	bc3c      	pop	{r2, r3, r4, r5}
 80038ce:	4690      	mov	r8, r2
 80038d0:	4699      	mov	r9, r3
 80038d2:	46a2      	mov	sl, r4
 80038d4:	46ab      	mov	fp, r5
 80038d6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080038d8 <arm_cfft_radix8by4_f32>:
 80038d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80038da:	465f      	mov	r7, fp
 80038dc:	4656      	mov	r6, sl
 80038de:	464d      	mov	r5, r9
 80038e0:	4644      	mov	r4, r8
 80038e2:	468c      	mov	ip, r1
 80038e4:	b4f0      	push	{r4, r5, r6, r7}
 80038e6:	8802      	ldrh	r2, [r0, #0]
 80038e8:	000d      	movs	r5, r1
 80038ea:	0852      	lsrs	r2, r2, #1
 80038ec:	0093      	lsls	r3, r2, #2
 80038ee:	449c      	add	ip, r3
 80038f0:	4666      	mov	r6, ip
 80038f2:	449c      	add	ip, r3
 80038f4:	4661      	mov	r1, ip
 80038f6:	b0a9      	sub	sp, #164	; 0xa4
 80038f8:	449c      	add	ip, r3
 80038fa:	4664      	mov	r4, ip
 80038fc:	0007      	movs	r7, r0
 80038fe:	9026      	str	r0, [sp, #152]	; 0x98
 8003900:	0008      	movs	r0, r1
 8003902:	3b04      	subs	r3, #4
 8003904:	4463      	add	r3, ip
 8003906:	941f      	str	r4, [sp, #124]	; 0x7c
 8003908:	9302      	str	r3, [sp, #8]
 800390a:	682c      	ldr	r4, [r5, #0]
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	9520      	str	r5, [sp, #128]	; 0x80
 8003910:	6805      	ldr	r5, [r0, #0]
 8003912:	3904      	subs	r1, #4
 8003914:	4698      	mov	r8, r3
 8003916:	0007      	movs	r7, r0
 8003918:	0853      	lsrs	r3, r2, #1
 800391a:	9105      	str	r1, [sp, #20]
 800391c:	1c20      	adds	r0, r4, #0
 800391e:	1c29      	adds	r1, r5, #0
 8003920:	9325      	str	r3, [sp, #148]	; 0x94
 8003922:	f7fc fca5 	bl	8000270 <__aeabi_fadd>
 8003926:	1c29      	adds	r1, r5, #0
 8003928:	4681      	mov	r9, r0
 800392a:	1c20      	adds	r0, r4, #0
 800392c:	f7fd f89a 	bl	8000a64 <__aeabi_fsub>
 8003930:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003932:	687d      	ldr	r5, [r7, #4]
 8003934:	685c      	ldr	r4, [r3, #4]
 8003936:	4682      	mov	sl, r0
 8003938:	1c29      	adds	r1, r5, #0
 800393a:	1c20      	adds	r0, r4, #0
 800393c:	9721      	str	r7, [sp, #132]	; 0x84
 800393e:	f7fc fc97 	bl	8000270 <__aeabi_fadd>
 8003942:	1c29      	adds	r1, r5, #0
 8003944:	9001      	str	r0, [sp, #4]
 8003946:	1c20      	adds	r0, r4, #0
 8003948:	f7fd f88c 	bl	8000a64 <__aeabi_fsub>
 800394c:	0033      	movs	r3, r6
 800394e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8003950:	681d      	ldr	r5, [r3, #0]
 8003952:	6814      	ldr	r4, [r2, #0]
 8003954:	4683      	mov	fp, r0
 8003956:	1c29      	adds	r1, r5, #0
 8003958:	4648      	mov	r0, r9
 800395a:	6877      	ldr	r7, [r6, #4]
 800395c:	931d      	str	r3, [sp, #116]	; 0x74
 800395e:	6856      	ldr	r6, [r2, #4]
 8003960:	f7fc fc86 	bl	8000270 <__aeabi_fadd>
 8003964:	1c21      	adds	r1, r4, #0
 8003966:	f7fc fc83 	bl	8000270 <__aeabi_fadd>
 800396a:	9920      	ldr	r1, [sp, #128]	; 0x80
 800396c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800396e:	6008      	str	r0, [r1, #0]
 8003970:	3108      	adds	r1, #8
 8003972:	911e      	str	r1, [sp, #120]	; 0x78
 8003974:	9801      	ldr	r0, [sp, #4]
 8003976:	6859      	ldr	r1, [r3, #4]
 8003978:	f7fc fc7a 	bl	8000270 <__aeabi_fadd>
 800397c:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800397e:	6851      	ldr	r1, [r2, #4]
 8003980:	f7fc fc76 	bl	8000270 <__aeabi_fadd>
 8003984:	9920      	ldr	r1, [sp, #128]	; 0x80
 8003986:	6048      	str	r0, [r1, #4]
 8003988:	1c39      	adds	r1, r7, #0
 800398a:	4650      	mov	r0, sl
 800398c:	f7fc fc70 	bl	8000270 <__aeabi_fadd>
 8003990:	1c31      	adds	r1, r6, #0
 8003992:	f7fd f867 	bl	8000a64 <__aeabi_fsub>
 8003996:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8003998:	1c29      	adds	r1, r5, #0
 800399a:	001a      	movs	r2, r3
 800399c:	6018      	str	r0, [r3, #0]
 800399e:	3208      	adds	r2, #8
 80039a0:	4658      	mov	r0, fp
 80039a2:	921a      	str	r2, [sp, #104]	; 0x68
 80039a4:	f7fd f85e 	bl	8000a64 <__aeabi_fsub>
 80039a8:	1c21      	adds	r1, r4, #0
 80039aa:	f7fc fc61 	bl	8000270 <__aeabi_fadd>
 80039ae:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80039b0:	1c29      	adds	r1, r5, #0
 80039b2:	6058      	str	r0, [r3, #4]
 80039b4:	4648      	mov	r0, r9
 80039b6:	f7fd f855 	bl	8000a64 <__aeabi_fsub>
 80039ba:	1c21      	adds	r1, r4, #0
 80039bc:	f7fd f852 	bl	8000a64 <__aeabi_fsub>
 80039c0:	9921      	ldr	r1, [sp, #132]	; 0x84
 80039c2:	6008      	str	r0, [r1, #0]
 80039c4:	3108      	adds	r1, #8
 80039c6:	911c      	str	r1, [sp, #112]	; 0x70
 80039c8:	9801      	ldr	r0, [sp, #4]
 80039ca:	1c39      	adds	r1, r7, #0
 80039cc:	f7fd f84a 	bl	8000a64 <__aeabi_fsub>
 80039d0:	1c31      	adds	r1, r6, #0
 80039d2:	f7fd f847 	bl	8000a64 <__aeabi_fsub>
 80039d6:	9921      	ldr	r1, [sp, #132]	; 0x84
 80039d8:	6048      	str	r0, [r1, #4]
 80039da:	1c39      	adds	r1, r7, #0
 80039dc:	4650      	mov	r0, sl
 80039de:	f7fd f841 	bl	8000a64 <__aeabi_fsub>
 80039e2:	1c31      	adds	r1, r6, #0
 80039e4:	f7fc fc44 	bl	8000270 <__aeabi_fadd>
 80039e8:	9e1f      	ldr	r6, [sp, #124]	; 0x7c
 80039ea:	1c29      	adds	r1, r5, #0
 80039ec:	0037      	movs	r7, r6
 80039ee:	6030      	str	r0, [r6, #0]
 80039f0:	3708      	adds	r7, #8
 80039f2:	4658      	mov	r0, fp
 80039f4:	971b      	str	r7, [sp, #108]	; 0x6c
 80039f6:	f7fc fc3b 	bl	8000270 <__aeabi_fadd>
 80039fa:	1c21      	adds	r1, r4, #0
 80039fc:	f7fd f832 	bl	8000a64 <__aeabi_fsub>
 8003a00:	0034      	movs	r4, r6
 8003a02:	6070      	str	r0, [r6, #4]
 8003a04:	2508      	movs	r5, #8
 8003a06:	2610      	movs	r6, #16
 8003a08:	4640      	mov	r0, r8
 8003a0a:	9a25      	ldr	r2, [sp, #148]	; 0x94
 8003a0c:	4445      	add	r5, r8
 8003a0e:	1e93      	subs	r3, r2, #2
 8003a10:	4446      	add	r6, r8
 8003a12:	3018      	adds	r0, #24
 8003a14:	085a      	lsrs	r2, r3, #1
 8003a16:	9523      	str	r5, [sp, #140]	; 0x8c
 8003a18:	9624      	str	r6, [sp, #144]	; 0x90
 8003a1a:	9022      	str	r0, [sp, #136]	; 0x88
 8003a1c:	9227      	str	r2, [sp, #156]	; 0x9c
 8003a1e:	d100      	bne.n	8003a22 <arm_cfft_radix8by4_f32+0x14a>
 8003a20:	e1fd      	b.n	8003e1e <arm_cfft_radix8by4_f32+0x546>
 8003a22:	46a2      	mov	sl, r4
 8003a24:	240c      	movs	r4, #12
 8003a26:	4264      	negs	r4, r4
 8003a28:	46a4      	mov	ip, r4
 8003a2a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8003a2c:	9212      	str	r2, [sp, #72]	; 0x48
 8003a2e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8003a30:	44e2      	add	sl, ip
 8003a32:	3b0c      	subs	r3, #12
 8003a34:	46d1      	mov	r9, sl
 8003a36:	4693      	mov	fp, r2
 8003a38:	46b8      	mov	r8, r7
 8003a3a:	469a      	mov	sl, r3
 8003a3c:	9821      	ldr	r0, [sp, #132]	; 0x84
 8003a3e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8003a40:	3808      	subs	r0, #8
 8003a42:	9001      	str	r0, [sp, #4]
 8003a44:	9103      	str	r1, [sp, #12]
 8003a46:	9822      	ldr	r0, [sp, #136]	; 0x88
 8003a48:	991e      	ldr	r1, [sp, #120]	; 0x78
 8003a4a:	9011      	str	r0, [sp, #68]	; 0x44
 8003a4c:	9610      	str	r6, [sp, #64]	; 0x40
 8003a4e:	9513      	str	r5, [sp, #76]	; 0x4c
 8003a50:	9104      	str	r1, [sp, #16]
 8003a52:	9e04      	ldr	r6, [sp, #16]
 8003a54:	9f03      	ldr	r7, [sp, #12]
 8003a56:	6834      	ldr	r4, [r6, #0]
 8003a58:	683d      	ldr	r5, [r7, #0]
 8003a5a:	1c20      	adds	r0, r4, #0
 8003a5c:	1c29      	adds	r1, r5, #0
 8003a5e:	f7fc fc07 	bl	8000270 <__aeabi_fadd>
 8003a62:	1c29      	adds	r1, r5, #0
 8003a64:	9006      	str	r0, [sp, #24]
 8003a66:	1c20      	adds	r0, r4, #0
 8003a68:	f7fc fffc 	bl	8000a64 <__aeabi_fsub>
 8003a6c:	6874      	ldr	r4, [r6, #4]
 8003a6e:	687d      	ldr	r5, [r7, #4]
 8003a70:	9007      	str	r0, [sp, #28]
 8003a72:	1c29      	adds	r1, r5, #0
 8003a74:	1c20      	adds	r0, r4, #0
 8003a76:	9604      	str	r6, [sp, #16]
 8003a78:	9703      	str	r7, [sp, #12]
 8003a7a:	f7fc fbf9 	bl	8000270 <__aeabi_fadd>
 8003a7e:	1c29      	adds	r1, r5, #0
 8003a80:	9008      	str	r0, [sp, #32]
 8003a82:	1c20      	adds	r0, r4, #0
 8003a84:	f7fc ffee 	bl	8000a64 <__aeabi_fsub>
 8003a88:	4659      	mov	r1, fp
 8003a8a:	684f      	ldr	r7, [r1, #4]
 8003a8c:	4641      	mov	r1, r8
 8003a8e:	684e      	ldr	r6, [r1, #4]
 8003a90:	9009      	str	r0, [sp, #36]	; 0x24
 8003a92:	1c39      	adds	r1, r7, #0
 8003a94:	9807      	ldr	r0, [sp, #28]
 8003a96:	f7fc fbeb 	bl	8000270 <__aeabi_fadd>
 8003a9a:	1c31      	adds	r1, r6, #0
 8003a9c:	f7fc ffe2 	bl	8000a64 <__aeabi_fsub>
 8003aa0:	4659      	mov	r1, fp
 8003aa2:	680d      	ldr	r5, [r1, #0]
 8003aa4:	4641      	mov	r1, r8
 8003aa6:	680c      	ldr	r4, [r1, #0]
 8003aa8:	900a      	str	r0, [sp, #40]	; 0x28
 8003aaa:	1c29      	adds	r1, r5, #0
 8003aac:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003aae:	f7fc ffd9 	bl	8000a64 <__aeabi_fsub>
 8003ab2:	1c21      	adds	r1, r4, #0
 8003ab4:	f7fc fbdc 	bl	8000270 <__aeabi_fadd>
 8003ab8:	1c29      	adds	r1, r5, #0
 8003aba:	900b      	str	r0, [sp, #44]	; 0x2c
 8003abc:	9806      	ldr	r0, [sp, #24]
 8003abe:	f7fc ffd1 	bl	8000a64 <__aeabi_fsub>
 8003ac2:	1c21      	adds	r1, r4, #0
 8003ac4:	f7fc ffce 	bl	8000a64 <__aeabi_fsub>
 8003ac8:	1c39      	adds	r1, r7, #0
 8003aca:	900c      	str	r0, [sp, #48]	; 0x30
 8003acc:	9808      	ldr	r0, [sp, #32]
 8003ace:	f7fc ffc9 	bl	8000a64 <__aeabi_fsub>
 8003ad2:	1c31      	adds	r1, r6, #0
 8003ad4:	f7fc ffc6 	bl	8000a64 <__aeabi_fsub>
 8003ad8:	1c39      	adds	r1, r7, #0
 8003ada:	9014      	str	r0, [sp, #80]	; 0x50
 8003adc:	9807      	ldr	r0, [sp, #28]
 8003ade:	f7fc ffc1 	bl	8000a64 <__aeabi_fsub>
 8003ae2:	1c31      	adds	r1, r6, #0
 8003ae4:	f7fc fbc4 	bl	8000270 <__aeabi_fadd>
 8003ae8:	1c29      	adds	r1, r5, #0
 8003aea:	9007      	str	r0, [sp, #28]
 8003aec:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003aee:	f7fc fbbf 	bl	8000270 <__aeabi_fadd>
 8003af2:	1c21      	adds	r1, r4, #0
 8003af4:	f7fc ffb6 	bl	8000a64 <__aeabi_fsub>
 8003af8:	1c29      	adds	r1, r5, #0
 8003afa:	9015      	str	r0, [sp, #84]	; 0x54
 8003afc:	9806      	ldr	r0, [sp, #24]
 8003afe:	f7fc fbb7 	bl	8000270 <__aeabi_fadd>
 8003b02:	1c21      	adds	r1, r4, #0
 8003b04:	f7fc fbb4 	bl	8000270 <__aeabi_fadd>
 8003b08:	9b04      	ldr	r3, [sp, #16]
 8003b0a:	6018      	str	r0, [r3, #0]
 8003b0c:	3308      	adds	r3, #8
 8003b0e:	1f1c      	subs	r4, r3, #4
 8003b10:	9304      	str	r3, [sp, #16]
 8003b12:	465b      	mov	r3, fp
 8003b14:	9808      	ldr	r0, [sp, #32]
 8003b16:	6859      	ldr	r1, [r3, #4]
 8003b18:	f7fc fbaa 	bl	8000270 <__aeabi_fadd>
 8003b1c:	4643      	mov	r3, r8
 8003b1e:	6859      	ldr	r1, [r3, #4]
 8003b20:	f7fc fba6 	bl	8000270 <__aeabi_fadd>
 8003b24:	4653      	mov	r3, sl
 8003b26:	6020      	str	r0, [r4, #0]
 8003b28:	685c      	ldr	r4, [r3, #4]
 8003b2a:	464b      	mov	r3, r9
 8003b2c:	685d      	ldr	r5, [r3, #4]
 8003b2e:	1c20      	adds	r0, r4, #0
 8003b30:	1c29      	adds	r1, r5, #0
 8003b32:	f7fc fb9d 	bl	8000270 <__aeabi_fadd>
 8003b36:	1c29      	adds	r1, r5, #0
 8003b38:	9008      	str	r0, [sp, #32]
 8003b3a:	1c20      	adds	r0, r4, #0
 8003b3c:	f7fc ff92 	bl	8000a64 <__aeabi_fsub>
 8003b40:	4653      	mov	r3, sl
 8003b42:	689c      	ldr	r4, [r3, #8]
 8003b44:	464b      	mov	r3, r9
 8003b46:	689d      	ldr	r5, [r3, #8]
 8003b48:	1c06      	adds	r6, r0, #0
 8003b4a:	1c29      	adds	r1, r5, #0
 8003b4c:	1c20      	adds	r0, r4, #0
 8003b4e:	f7fc fb8f 	bl	8000270 <__aeabi_fadd>
 8003b52:	1c29      	adds	r1, r5, #0
 8003b54:	9009      	str	r0, [sp, #36]	; 0x24
 8003b56:	1c20      	adds	r0, r4, #0
 8003b58:	f7fc ff84 	bl	8000a64 <__aeabi_fsub>
 8003b5c:	9b05      	ldr	r3, [sp, #20]
 8003b5e:	9c02      	ldr	r4, [sp, #8]
 8003b60:	681d      	ldr	r5, [r3, #0]
 8003b62:	6821      	ldr	r1, [r4, #0]
 8003b64:	900d      	str	r0, [sp, #52]	; 0x34
 8003b66:	1c28      	adds	r0, r5, #0
 8003b68:	9106      	str	r1, [sp, #24]
 8003b6a:	f7fc ff7b 	bl	8000a64 <__aeabi_fsub>
 8003b6e:	1c01      	adds	r1, r0, #0
 8003b70:	9017      	str	r0, [sp, #92]	; 0x5c
 8003b72:	1c30      	adds	r0, r6, #0
 8003b74:	9616      	str	r6, [sp, #88]	; 0x58
 8003b76:	f7fc fb7b 	bl	8000270 <__aeabi_fadd>
 8003b7a:	9b01      	ldr	r3, [sp, #4]
 8003b7c:	9402      	str	r4, [sp, #8]
 8003b7e:	681f      	ldr	r7, [r3, #0]
 8003b80:	3c04      	subs	r4, #4
 8003b82:	6826      	ldr	r6, [r4, #0]
 8003b84:	1c39      	adds	r1, r7, #0
 8003b86:	9018      	str	r0, [sp, #96]	; 0x60
 8003b88:	980d      	ldr	r0, [sp, #52]	; 0x34
 8003b8a:	f7fc ff6b 	bl	8000a64 <__aeabi_fsub>
 8003b8e:	1c31      	adds	r1, r6, #0
 8003b90:	f7fc fb6e 	bl	8000270 <__aeabi_fadd>
 8003b94:	1c39      	adds	r1, r7, #0
 8003b96:	900e      	str	r0, [sp, #56]	; 0x38
 8003b98:	9808      	ldr	r0, [sp, #32]
 8003b9a:	f7fc ff63 	bl	8000a64 <__aeabi_fsub>
 8003b9e:	1c31      	adds	r1, r6, #0
 8003ba0:	f7fc ff60 	bl	8000a64 <__aeabi_fsub>
 8003ba4:	1c29      	adds	r1, r5, #0
 8003ba6:	9019      	str	r0, [sp, #100]	; 0x64
 8003ba8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003baa:	f7fc ff5b 	bl	8000a64 <__aeabi_fsub>
 8003bae:	9906      	ldr	r1, [sp, #24]
 8003bb0:	f7fc ff58 	bl	8000a64 <__aeabi_fsub>
 8003bb4:	9916      	ldr	r1, [sp, #88]	; 0x58
 8003bb6:	900f      	str	r0, [sp, #60]	; 0x3c
 8003bb8:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8003bba:	f7fc ff53 	bl	8000a64 <__aeabi_fsub>
 8003bbe:	1c39      	adds	r1, r7, #0
 8003bc0:	9016      	str	r0, [sp, #88]	; 0x58
 8003bc2:	1c30      	adds	r0, r6, #0
 8003bc4:	f7fc ff4e 	bl	8000a64 <__aeabi_fsub>
 8003bc8:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003bca:	f7fc ff4b 	bl	8000a64 <__aeabi_fsub>
 8003bce:	1c29      	adds	r1, r5, #0
 8003bd0:	900d      	str	r0, [sp, #52]	; 0x34
 8003bd2:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003bd4:	f7fc fb4c 	bl	8000270 <__aeabi_fadd>
 8003bd8:	9906      	ldr	r1, [sp, #24]
 8003bda:	f7fc fb49 	bl	8000270 <__aeabi_fadd>
 8003bde:	4655      	mov	r5, sl
 8003be0:	9901      	ldr	r1, [sp, #4]
 8003be2:	60a8      	str	r0, [r5, #8]
 8003be4:	6809      	ldr	r1, [r1, #0]
 8003be6:	9808      	ldr	r0, [sp, #32]
 8003be8:	f7fc fb42 	bl	8000270 <__aeabi_fadd>
 8003bec:	6821      	ldr	r1, [r4, #0]
 8003bee:	f7fc fb3f 	bl	8000270 <__aeabi_fadd>
 8003bf2:	6068      	str	r0, [r5, #4]
 8003bf4:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 8003bf6:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003bf8:	682c      	ldr	r4, [r5, #0]
 8003bfa:	3508      	adds	r5, #8
 8003bfc:	1f2b      	subs	r3, r5, #4
 8003bfe:	1c21      	adds	r1, r4, #0
 8003c00:	9513      	str	r5, [sp, #76]	; 0x4c
 8003c02:	681d      	ldr	r5, [r3, #0]
 8003c04:	f7fc fe0e 	bl	8000824 <__aeabi_fmul>
 8003c08:	1c29      	adds	r1, r5, #0
 8003c0a:	1c06      	adds	r6, r0, #0
 8003c0c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8003c0e:	f7fc fe09 	bl	8000824 <__aeabi_fmul>
 8003c12:	1c01      	adds	r1, r0, #0
 8003c14:	1c30      	adds	r0, r6, #0
 8003c16:	f7fc fb2b 	bl	8000270 <__aeabi_fadd>
 8003c1a:	465f      	mov	r7, fp
 8003c1c:	6038      	str	r0, [r7, #0]
 8003c1e:	2708      	movs	r7, #8
 8003c20:	46bc      	mov	ip, r7
 8003c22:	1c21      	adds	r1, r4, #0
 8003c24:	44e3      	add	fp, ip
 8003c26:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8003c28:	f7fc fdfc 	bl	8000824 <__aeabi_fmul>
 8003c2c:	465f      	mov	r7, fp
 8003c2e:	1c29      	adds	r1, r5, #0
 8003c30:	1f3e      	subs	r6, r7, #4
 8003c32:	1c07      	adds	r7, r0, #0
 8003c34:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003c36:	f7fc fdf5 	bl	8000824 <__aeabi_fmul>
 8003c3a:	1c01      	adds	r1, r0, #0
 8003c3c:	1c38      	adds	r0, r7, #0
 8003c3e:	f7fc ff11 	bl	8000a64 <__aeabi_fsub>
 8003c42:	1c29      	adds	r1, r5, #0
 8003c44:	6030      	str	r0, [r6, #0]
 8003c46:	980e      	ldr	r0, [sp, #56]	; 0x38
 8003c48:	f7fc fdec 	bl	8000824 <__aeabi_fmul>
 8003c4c:	9f18      	ldr	r7, [sp, #96]	; 0x60
 8003c4e:	1c06      	adds	r6, r0, #0
 8003c50:	1c21      	adds	r1, r4, #0
 8003c52:	1c38      	adds	r0, r7, #0
 8003c54:	f7fc fde6 	bl	8000824 <__aeabi_fmul>
 8003c58:	1c01      	adds	r1, r0, #0
 8003c5a:	1c30      	adds	r0, r6, #0
 8003c5c:	f7fc ff02 	bl	8000a64 <__aeabi_fsub>
 8003c60:	9e05      	ldr	r6, [sp, #20]
 8003c62:	1c29      	adds	r1, r5, #0
 8003c64:	6030      	str	r0, [r6, #0]
 8003c66:	3e08      	subs	r6, #8
 8003c68:	1c38      	adds	r0, r7, #0
 8003c6a:	9605      	str	r6, [sp, #20]
 8003c6c:	f7fc fdda 	bl	8000824 <__aeabi_fmul>
 8003c70:	1c21      	adds	r1, r4, #0
 8003c72:	1c05      	adds	r5, r0, #0
 8003c74:	980e      	ldr	r0, [sp, #56]	; 0x38
 8003c76:	f7fc fdd5 	bl	8000824 <__aeabi_fmul>
 8003c7a:	1c01      	adds	r1, r0, #0
 8003c7c:	1c28      	adds	r0, r5, #0
 8003c7e:	f7fc faf7 	bl	8000270 <__aeabi_fadd>
 8003c82:	9901      	ldr	r1, [sp, #4]
 8003c84:	9e10      	ldr	r6, [sp, #64]	; 0x40
 8003c86:	6008      	str	r0, [r1, #0]
 8003c88:	6834      	ldr	r4, [r6, #0]
 8003c8a:	6875      	ldr	r5, [r6, #4]
 8003c8c:	1c21      	adds	r1, r4, #0
 8003c8e:	3610      	adds	r6, #16
 8003c90:	980c      	ldr	r0, [sp, #48]	; 0x30
 8003c92:	9610      	str	r6, [sp, #64]	; 0x40
 8003c94:	f7fc fdc6 	bl	8000824 <__aeabi_fmul>
 8003c98:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8003c9a:	1c06      	adds	r6, r0, #0
 8003c9c:	1c29      	adds	r1, r5, #0
 8003c9e:	1c38      	adds	r0, r7, #0
 8003ca0:	f7fc fdc0 	bl	8000824 <__aeabi_fmul>
 8003ca4:	1c01      	adds	r1, r0, #0
 8003ca6:	1c30      	adds	r0, r6, #0
 8003ca8:	f7fc fae2 	bl	8000270 <__aeabi_fadd>
 8003cac:	9a03      	ldr	r2, [sp, #12]
 8003cae:	1c21      	adds	r1, r4, #0
 8003cb0:	6010      	str	r0, [r2, #0]
 8003cb2:	3208      	adds	r2, #8
 8003cb4:	1c38      	adds	r0, r7, #0
 8003cb6:	1f16      	subs	r6, r2, #4
 8003cb8:	9203      	str	r2, [sp, #12]
 8003cba:	f7fc fdb3 	bl	8000824 <__aeabi_fmul>
 8003cbe:	1c29      	adds	r1, r5, #0
 8003cc0:	1c07      	adds	r7, r0, #0
 8003cc2:	980c      	ldr	r0, [sp, #48]	; 0x30
 8003cc4:	f7fc fdae 	bl	8000824 <__aeabi_fmul>
 8003cc8:	1c01      	adds	r1, r0, #0
 8003cca:	1c38      	adds	r0, r7, #0
 8003ccc:	f7fc feca 	bl	8000a64 <__aeabi_fsub>
 8003cd0:	6030      	str	r0, [r6, #0]
 8003cd2:	2680      	movs	r6, #128	; 0x80
 8003cd4:	0636      	lsls	r6, r6, #24
 8003cd6:	46b4      	mov	ip, r6
 8003cd8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003cda:	1c21      	adds	r1, r4, #0
 8003cdc:	4462      	add	r2, ip
 8003cde:	0010      	movs	r0, r2
 8003ce0:	f7fc fda0 	bl	8000824 <__aeabi_fmul>
 8003ce4:	9f19      	ldr	r7, [sp, #100]	; 0x64
 8003ce6:	1c06      	adds	r6, r0, #0
 8003ce8:	1c29      	adds	r1, r5, #0
 8003cea:	1c38      	adds	r0, r7, #0
 8003cec:	f7fc fd9a 	bl	8000824 <__aeabi_fmul>
 8003cf0:	1c01      	adds	r1, r0, #0
 8003cf2:	1c30      	adds	r0, r6, #0
 8003cf4:	f7fc feb6 	bl	8000a64 <__aeabi_fsub>
 8003cf8:	464a      	mov	r2, r9
 8003cfa:	1c29      	adds	r1, r5, #0
 8003cfc:	6090      	str	r0, [r2, #8]
 8003cfe:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8003d00:	f7fc fd90 	bl	8000824 <__aeabi_fmul>
 8003d04:	1c21      	adds	r1, r4, #0
 8003d06:	1c05      	adds	r5, r0, #0
 8003d08:	1c38      	adds	r0, r7, #0
 8003d0a:	f7fc fd8b 	bl	8000824 <__aeabi_fmul>
 8003d0e:	1c01      	adds	r1, r0, #0
 8003d10:	1c28      	adds	r0, r5, #0
 8003d12:	f7fc fea7 	bl	8000a64 <__aeabi_fsub>
 8003d16:	464a      	mov	r2, r9
 8003d18:	6050      	str	r0, [r2, #4]
 8003d1a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8003d1c:	9807      	ldr	r0, [sp, #28]
 8003d1e:	6814      	ldr	r4, [r2, #0]
 8003d20:	6855      	ldr	r5, [r2, #4]
 8003d22:	1c21      	adds	r1, r4, #0
 8003d24:	3218      	adds	r2, #24
 8003d26:	9211      	str	r2, [sp, #68]	; 0x44
 8003d28:	f7fc fd7c 	bl	8000824 <__aeabi_fmul>
 8003d2c:	9f15      	ldr	r7, [sp, #84]	; 0x54
 8003d2e:	1c06      	adds	r6, r0, #0
 8003d30:	1c29      	adds	r1, r5, #0
 8003d32:	1c38      	adds	r0, r7, #0
 8003d34:	f7fc fd76 	bl	8000824 <__aeabi_fmul>
 8003d38:	1c01      	adds	r1, r0, #0
 8003d3a:	1c30      	adds	r0, r6, #0
 8003d3c:	f7fc fa98 	bl	8000270 <__aeabi_fadd>
 8003d40:	4642      	mov	r2, r8
 8003d42:	6010      	str	r0, [r2, #0]
 8003d44:	2208      	movs	r2, #8
 8003d46:	4694      	mov	ip, r2
 8003d48:	44e0      	add	r8, ip
 8003d4a:	4642      	mov	r2, r8
 8003d4c:	1c21      	adds	r1, r4, #0
 8003d4e:	1c38      	adds	r0, r7, #0
 8003d50:	1f16      	subs	r6, r2, #4
 8003d52:	f7fc fd67 	bl	8000824 <__aeabi_fmul>
 8003d56:	1c29      	adds	r1, r5, #0
 8003d58:	1c07      	adds	r7, r0, #0
 8003d5a:	9807      	ldr	r0, [sp, #28]
 8003d5c:	f7fc fd62 	bl	8000824 <__aeabi_fmul>
 8003d60:	1c01      	adds	r1, r0, #0
 8003d62:	1c38      	adds	r0, r7, #0
 8003d64:	f7fc fe7e 	bl	8000a64 <__aeabi_fsub>
 8003d68:	1c29      	adds	r1, r5, #0
 8003d6a:	6030      	str	r0, [r6, #0]
 8003d6c:	980d      	ldr	r0, [sp, #52]	; 0x34
 8003d6e:	f7fc fd59 	bl	8000824 <__aeabi_fmul>
 8003d72:	9f16      	ldr	r7, [sp, #88]	; 0x58
 8003d74:	1c06      	adds	r6, r0, #0
 8003d76:	1c21      	adds	r1, r4, #0
 8003d78:	1c38      	adds	r0, r7, #0
 8003d7a:	f7fc fd53 	bl	8000824 <__aeabi_fmul>
 8003d7e:	1c01      	adds	r1, r0, #0
 8003d80:	1c30      	adds	r0, r6, #0
 8003d82:	f7fc fe6f 	bl	8000a64 <__aeabi_fsub>
 8003d86:	9b02      	ldr	r3, [sp, #8]
 8003d88:	1c29      	adds	r1, r5, #0
 8003d8a:	6018      	str	r0, [r3, #0]
 8003d8c:	3b08      	subs	r3, #8
 8003d8e:	1c38      	adds	r0, r7, #0
 8003d90:	001e      	movs	r6, r3
 8003d92:	9302      	str	r3, [sp, #8]
 8003d94:	f7fc fd46 	bl	8000824 <__aeabi_fmul>
 8003d98:	1c21      	adds	r1, r4, #0
 8003d9a:	1c05      	adds	r5, r0, #0
 8003d9c:	980d      	ldr	r0, [sp, #52]	; 0x34
 8003d9e:	f7fc fd41 	bl	8000824 <__aeabi_fmul>
 8003da2:	1c01      	adds	r1, r0, #0
 8003da4:	1c28      	adds	r0, r5, #0
 8003da6:	f7fc fa63 	bl	8000270 <__aeabi_fadd>
 8003daa:	6070      	str	r0, [r6, #4]
 8003dac:	2008      	movs	r0, #8
 8003dae:	4240      	negs	r0, r0
 8003db0:	4684      	mov	ip, r0
 8003db2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003db4:	9901      	ldr	r1, [sp, #4]
 8003db6:	3a01      	subs	r2, #1
 8003db8:	1809      	adds	r1, r1, r0
 8003dba:	9212      	str	r2, [sp, #72]	; 0x48
 8003dbc:	44e2      	add	sl, ip
 8003dbe:	44e1      	add	r9, ip
 8003dc0:	9101      	str	r1, [sp, #4]
 8003dc2:	2a00      	cmp	r2, #0
 8003dc4:	d000      	beq.n	8003dc8 <arm_cfft_radix8by4_f32+0x4f0>
 8003dc6:	e644      	b.n	8003a52 <arm_cfft_radix8by4_f32+0x17a>
 8003dc8:	991e      	ldr	r1, [sp, #120]	; 0x78
 8003dca:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8003dcc:	468c      	mov	ip, r1
 8003dce:	00da      	lsls	r2, r3, #3
 8003dd0:	4494      	add	ip, r2
 8003dd2:	4661      	mov	r1, ip
 8003dd4:	911e      	str	r1, [sp, #120]	; 0x78
 8003dd6:	9923      	ldr	r1, [sp, #140]	; 0x8c
 8003dd8:	9824      	ldr	r0, [sp, #144]	; 0x90
 8003dda:	468c      	mov	ip, r1
 8003ddc:	4494      	add	ip, r2
 8003dde:	4661      	mov	r1, ip
 8003de0:	9123      	str	r1, [sp, #140]	; 0x8c
 8003de2:	991a      	ldr	r1, [sp, #104]	; 0x68
 8003de4:	468c      	mov	ip, r1
 8003de6:	4494      	add	ip, r2
 8003de8:	4661      	mov	r1, ip
 8003dea:	4684      	mov	ip, r0
 8003dec:	911a      	str	r1, [sp, #104]	; 0x68
 8003dee:	0019      	movs	r1, r3
 8003df0:	011b      	lsls	r3, r3, #4
 8003df2:	449c      	add	ip, r3
 8003df4:	4663      	mov	r3, ip
 8003df6:	9324      	str	r3, [sp, #144]	; 0x90
 8003df8:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8003dfa:	469c      	mov	ip, r3
 8003dfc:	4494      	add	ip, r2
 8003dfe:	4663      	mov	r3, ip
 8003e00:	468c      	mov	ip, r1
 8003e02:	931c      	str	r3, [sp, #112]	; 0x70
 8003e04:	004b      	lsls	r3, r1, #1
 8003e06:	9922      	ldr	r1, [sp, #136]	; 0x88
 8003e08:	4463      	add	r3, ip
 8003e0a:	468c      	mov	ip, r1
 8003e0c:	00db      	lsls	r3, r3, #3
 8003e0e:	449c      	add	ip, r3
 8003e10:	4663      	mov	r3, ip
 8003e12:	9322      	str	r3, [sp, #136]	; 0x88
 8003e14:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003e16:	469c      	mov	ip, r3
 8003e18:	4494      	add	ip, r2
 8003e1a:	4663      	mov	r3, ip
 8003e1c:	931b      	str	r3, [sp, #108]	; 0x6c
 8003e1e:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 8003e20:	9f1c      	ldr	r7, [sp, #112]	; 0x70
 8003e22:	6834      	ldr	r4, [r6, #0]
 8003e24:	683d      	ldr	r5, [r7, #0]
 8003e26:	1c20      	adds	r0, r4, #0
 8003e28:	1c29      	adds	r1, r5, #0
 8003e2a:	f7fc fa21 	bl	8000270 <__aeabi_fadd>
 8003e2e:	1c29      	adds	r1, r5, #0
 8003e30:	9001      	str	r0, [sp, #4]
 8003e32:	1c20      	adds	r0, r4, #0
 8003e34:	f7fc fe16 	bl	8000a64 <__aeabi_fsub>
 8003e38:	6874      	ldr	r4, [r6, #4]
 8003e3a:	687d      	ldr	r5, [r7, #4]
 8003e3c:	4683      	mov	fp, r0
 8003e3e:	1c29      	adds	r1, r5, #0
 8003e40:	1c20      	adds	r0, r4, #0
 8003e42:	961e      	str	r6, [sp, #120]	; 0x78
 8003e44:	971c      	str	r7, [sp, #112]	; 0x70
 8003e46:	f7fc fa13 	bl	8000270 <__aeabi_fadd>
 8003e4a:	1c29      	adds	r1, r5, #0
 8003e4c:	4681      	mov	r9, r0
 8003e4e:	1c20      	adds	r0, r4, #0
 8003e50:	f7fc fe08 	bl	8000a64 <__aeabi_fsub>
 8003e54:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 8003e56:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003e58:	6867      	ldr	r7, [r4, #4]
 8003e5a:	685e      	ldr	r6, [r3, #4]
 8003e5c:	4682      	mov	sl, r0
 8003e5e:	1c39      	adds	r1, r7, #0
 8003e60:	4658      	mov	r0, fp
 8003e62:	f7fc fa05 	bl	8000270 <__aeabi_fadd>
 8003e66:	1c31      	adds	r1, r6, #0
 8003e68:	f7fc fdfc 	bl	8000a64 <__aeabi_fsub>
 8003e6c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8003e6e:	6825      	ldr	r5, [r4, #0]
 8003e70:	941a      	str	r4, [sp, #104]	; 0x68
 8003e72:	6814      	ldr	r4, [r2, #0]
 8003e74:	9002      	str	r0, [sp, #8]
 8003e76:	1c29      	adds	r1, r5, #0
 8003e78:	4650      	mov	r0, sl
 8003e7a:	f7fc fdf3 	bl	8000a64 <__aeabi_fsub>
 8003e7e:	1c21      	adds	r1, r4, #0
 8003e80:	f7fc f9f6 	bl	8000270 <__aeabi_fadd>
 8003e84:	1c29      	adds	r1, r5, #0
 8003e86:	4680      	mov	r8, r0
 8003e88:	9801      	ldr	r0, [sp, #4]
 8003e8a:	f7fc fdeb 	bl	8000a64 <__aeabi_fsub>
 8003e8e:	1c21      	adds	r1, r4, #0
 8003e90:	f7fc fde8 	bl	8000a64 <__aeabi_fsub>
 8003e94:	1c39      	adds	r1, r7, #0
 8003e96:	9003      	str	r0, [sp, #12]
 8003e98:	4648      	mov	r0, r9
 8003e9a:	f7fc fde3 	bl	8000a64 <__aeabi_fsub>
 8003e9e:	1c31      	adds	r1, r6, #0
 8003ea0:	f7fc fde0 	bl	8000a64 <__aeabi_fsub>
 8003ea4:	1c39      	adds	r1, r7, #0
 8003ea6:	9004      	str	r0, [sp, #16]
 8003ea8:	4658      	mov	r0, fp
 8003eaa:	f7fc fddb 	bl	8000a64 <__aeabi_fsub>
 8003eae:	1c31      	adds	r1, r6, #0
 8003eb0:	f7fc f9de 	bl	8000270 <__aeabi_fadd>
 8003eb4:	1c29      	adds	r1, r5, #0
 8003eb6:	1c07      	adds	r7, r0, #0
 8003eb8:	4650      	mov	r0, sl
 8003eba:	f7fc f9d9 	bl	8000270 <__aeabi_fadd>
 8003ebe:	1c21      	adds	r1, r4, #0
 8003ec0:	f7fc fdd0 	bl	8000a64 <__aeabi_fsub>
 8003ec4:	1c29      	adds	r1, r5, #0
 8003ec6:	1c06      	adds	r6, r0, #0
 8003ec8:	9801      	ldr	r0, [sp, #4]
 8003eca:	f7fc f9d1 	bl	8000270 <__aeabi_fadd>
 8003ece:	1c21      	adds	r1, r4, #0
 8003ed0:	f7fc f9ce 	bl	8000270 <__aeabi_fadd>
 8003ed4:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 8003ed6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8003ed8:	6028      	str	r0, [r5, #0]
 8003eda:	6859      	ldr	r1, [r3, #4]
 8003edc:	4648      	mov	r0, r9
 8003ede:	f7fc f9c7 	bl	8000270 <__aeabi_fadd>
 8003ee2:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8003ee4:	6851      	ldr	r1, [r2, #4]
 8003ee6:	f7fc f9c3 	bl	8000270 <__aeabi_fadd>
 8003eea:	9923      	ldr	r1, [sp, #140]	; 0x8c
 8003eec:	6068      	str	r0, [r5, #4]
 8003eee:	9b02      	ldr	r3, [sp, #8]
 8003ef0:	680d      	ldr	r5, [r1, #0]
 8003ef2:	684c      	ldr	r4, [r1, #4]
 8003ef4:	1c18      	adds	r0, r3, #0
 8003ef6:	1c29      	adds	r1, r5, #0
 8003ef8:	469b      	mov	fp, r3
 8003efa:	f7fc fc93 	bl	8000824 <__aeabi_fmul>
 8003efe:	1c21      	adds	r1, r4, #0
 8003f00:	4681      	mov	r9, r0
 8003f02:	4640      	mov	r0, r8
 8003f04:	f7fc fc8e 	bl	8000824 <__aeabi_fmul>
 8003f08:	1c01      	adds	r1, r0, #0
 8003f0a:	4648      	mov	r0, r9
 8003f0c:	f7fc f9b0 	bl	8000270 <__aeabi_fadd>
 8003f10:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8003f12:	1c29      	adds	r1, r5, #0
 8003f14:	6018      	str	r0, [r3, #0]
 8003f16:	4640      	mov	r0, r8
 8003f18:	f7fc fc84 	bl	8000824 <__aeabi_fmul>
 8003f1c:	1c21      	adds	r1, r4, #0
 8003f1e:	1c05      	adds	r5, r0, #0
 8003f20:	4658      	mov	r0, fp
 8003f22:	f7fc fc7f 	bl	8000824 <__aeabi_fmul>
 8003f26:	1c01      	adds	r1, r0, #0
 8003f28:	1c28      	adds	r0, r5, #0
 8003f2a:	f7fc fd9b 	bl	8000a64 <__aeabi_fsub>
 8003f2e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8003f30:	9924      	ldr	r1, [sp, #144]	; 0x90
 8003f32:	6058      	str	r0, [r3, #4]
 8003f34:	680d      	ldr	r5, [r1, #0]
 8003f36:	9b03      	ldr	r3, [sp, #12]
 8003f38:	684c      	ldr	r4, [r1, #4]
 8003f3a:	1c18      	adds	r0, r3, #0
 8003f3c:	1c29      	adds	r1, r5, #0
 8003f3e:	469a      	mov	sl, r3
 8003f40:	f7fc fc70 	bl	8000824 <__aeabi_fmul>
 8003f44:	9b04      	ldr	r3, [sp, #16]
 8003f46:	4680      	mov	r8, r0
 8003f48:	1c21      	adds	r1, r4, #0
 8003f4a:	1c18      	adds	r0, r3, #0
 8003f4c:	4699      	mov	r9, r3
 8003f4e:	f7fc fc69 	bl	8000824 <__aeabi_fmul>
 8003f52:	1c01      	adds	r1, r0, #0
 8003f54:	4640      	mov	r0, r8
 8003f56:	f7fc f98b 	bl	8000270 <__aeabi_fadd>
 8003f5a:	991c      	ldr	r1, [sp, #112]	; 0x70
 8003f5c:	6008      	str	r0, [r1, #0]
 8003f5e:	1c29      	adds	r1, r5, #0
 8003f60:	4648      	mov	r0, r9
 8003f62:	f7fc fc5f 	bl	8000824 <__aeabi_fmul>
 8003f66:	1c21      	adds	r1, r4, #0
 8003f68:	1c05      	adds	r5, r0, #0
 8003f6a:	4650      	mov	r0, sl
 8003f6c:	f7fc fc5a 	bl	8000824 <__aeabi_fmul>
 8003f70:	1c01      	adds	r1, r0, #0
 8003f72:	1c28      	adds	r0, r5, #0
 8003f74:	f7fc fd76 	bl	8000a64 <__aeabi_fsub>
 8003f78:	991c      	ldr	r1, [sp, #112]	; 0x70
 8003f7a:	6048      	str	r0, [r1, #4]
 8003f7c:	9922      	ldr	r1, [sp, #136]	; 0x88
 8003f7e:	1c38      	adds	r0, r7, #0
 8003f80:	680d      	ldr	r5, [r1, #0]
 8003f82:	684c      	ldr	r4, [r1, #4]
 8003f84:	1c29      	adds	r1, r5, #0
 8003f86:	f7fc fc4d 	bl	8000824 <__aeabi_fmul>
 8003f8a:	1c21      	adds	r1, r4, #0
 8003f8c:	4680      	mov	r8, r0
 8003f8e:	1c30      	adds	r0, r6, #0
 8003f90:	f7fc fc48 	bl	8000824 <__aeabi_fmul>
 8003f94:	1c01      	adds	r1, r0, #0
 8003f96:	4640      	mov	r0, r8
 8003f98:	f7fc f96a 	bl	8000270 <__aeabi_fadd>
 8003f9c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8003f9e:	1c29      	adds	r1, r5, #0
 8003fa0:	6010      	str	r0, [r2, #0]
 8003fa2:	1c30      	adds	r0, r6, #0
 8003fa4:	f7fc fc3e 	bl	8000824 <__aeabi_fmul>
 8003fa8:	1c21      	adds	r1, r4, #0
 8003faa:	1c05      	adds	r5, r0, #0
 8003fac:	1c38      	adds	r0, r7, #0
 8003fae:	f7fc fc39 	bl	8000824 <__aeabi_fmul>
 8003fb2:	1c01      	adds	r1, r0, #0
 8003fb4:	1c28      	adds	r0, r5, #0
 8003fb6:	f7fc fd55 	bl	8000a64 <__aeabi_fsub>
 8003fba:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8003fbc:	466b      	mov	r3, sp
 8003fbe:	6050      	str	r0, [r2, #4]
 8003fc0:	2294      	movs	r2, #148	; 0x94
 8003fc2:	9d26      	ldr	r5, [sp, #152]	; 0x98
 8003fc4:	189b      	adds	r3, r3, r2
 8003fc6:	881c      	ldrh	r4, [r3, #0]
 8003fc8:	686b      	ldr	r3, [r5, #4]
 8003fca:	0021      	movs	r1, r4
 8003fcc:	9301      	str	r3, [sp, #4]
 8003fce:	9a01      	ldr	r2, [sp, #4]
 8003fd0:	9820      	ldr	r0, [sp, #128]	; 0x80
 8003fd2:	2304      	movs	r3, #4
 8003fd4:	f000 f89a 	bl	800410c <arm_radix8_butterfly_f32>
 8003fd8:	686b      	ldr	r3, [r5, #4]
 8003fda:	0021      	movs	r1, r4
 8003fdc:	9301      	str	r3, [sp, #4]
 8003fde:	9a01      	ldr	r2, [sp, #4]
 8003fe0:	981d      	ldr	r0, [sp, #116]	; 0x74
 8003fe2:	2304      	movs	r3, #4
 8003fe4:	f000 f892 	bl	800410c <arm_radix8_butterfly_f32>
 8003fe8:	686b      	ldr	r3, [r5, #4]
 8003fea:	0021      	movs	r1, r4
 8003fec:	9301      	str	r3, [sp, #4]
 8003fee:	9a01      	ldr	r2, [sp, #4]
 8003ff0:	9821      	ldr	r0, [sp, #132]	; 0x84
 8003ff2:	2304      	movs	r3, #4
 8003ff4:	f000 f88a 	bl	800410c <arm_radix8_butterfly_f32>
 8003ff8:	686a      	ldr	r2, [r5, #4]
 8003ffa:	2304      	movs	r3, #4
 8003ffc:	0021      	movs	r1, r4
 8003ffe:	981f      	ldr	r0, [sp, #124]	; 0x7c
 8004000:	f000 f884 	bl	800410c <arm_radix8_butterfly_f32>
 8004004:	b029      	add	sp, #164	; 0xa4
 8004006:	bc3c      	pop	{r2, r3, r4, r5}
 8004008:	4690      	mov	r8, r2
 800400a:	4699      	mov	r9, r3
 800400c:	46a2      	mov	sl, r4
 800400e:	46ab      	mov	fp, r5
 8004010:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004012:	46c0      	nop			; (mov r8, r8)

08004014 <arm_cfft_f32>:
 8004014:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004016:	4647      	mov	r7, r8
 8004018:	b480      	push	{r7}
 800401a:	0006      	movs	r6, r0
 800401c:	000c      	movs	r4, r1
 800401e:	0017      	movs	r7, r2
 8004020:	4698      	mov	r8, r3
 8004022:	8805      	ldrh	r5, [r0, #0]
 8004024:	2a01      	cmp	r2, #1
 8004026:	d059      	beq.n	80040dc <arm_cfft_f32+0xc8>
 8004028:	2380      	movs	r3, #128	; 0x80
 800402a:	005b      	lsls	r3, r3, #1
 800402c:	429d      	cmp	r5, r3
 800402e:	d049      	beq.n	80040c4 <arm_cfft_f32+0xb0>
 8004030:	d93c      	bls.n	80040ac <arm_cfft_f32+0x98>
 8004032:	2380      	movs	r3, #128	; 0x80
 8004034:	00db      	lsls	r3, r3, #3
 8004036:	429d      	cmp	r5, r3
 8004038:	d03f      	beq.n	80040ba <arm_cfft_f32+0xa6>
 800403a:	d95e      	bls.n	80040fa <arm_cfft_f32+0xe6>
 800403c:	2380      	movs	r3, #128	; 0x80
 800403e:	011b      	lsls	r3, r3, #4
 8004040:	429d      	cmp	r5, r3
 8004042:	d03f      	beq.n	80040c4 <arm_cfft_f32+0xb0>
 8004044:	2380      	movs	r3, #128	; 0x80
 8004046:	015b      	lsls	r3, r3, #5
 8004048:	429d      	cmp	r5, r3
 800404a:	d13f      	bne.n	80040cc <arm_cfft_f32+0xb8>
 800404c:	2301      	movs	r3, #1
 800404e:	6872      	ldr	r2, [r6, #4]
 8004050:	0029      	movs	r1, r5
 8004052:	0020      	movs	r0, r4
 8004054:	f000 f85a 	bl	800410c <arm_radix8_butterfly_f32>
 8004058:	4643      	mov	r3, r8
 800405a:	2b00      	cmp	r3, #0
 800405c:	d039      	beq.n	80040d2 <arm_cfft_f32+0xbe>
 800405e:	68b2      	ldr	r2, [r6, #8]
 8004060:	89b1      	ldrh	r1, [r6, #12]
 8004062:	0020      	movs	r0, r4
 8004064:	f7fc f850 	bl	8000108 <arm_bitreversal_32>
 8004068:	2f01      	cmp	r7, #1
 800406a:	d134      	bne.n	80040d6 <arm_cfft_f32+0xc2>
 800406c:	0028      	movs	r0, r5
 800406e:	f7fc fe95 	bl	8000d9c <__aeabi_ui2f>
 8004072:	1c01      	adds	r1, r0, #0
 8004074:	20fe      	movs	r0, #254	; 0xfe
 8004076:	0580      	lsls	r0, r0, #22
 8004078:	f7fc fa8c 	bl	8000594 <__aeabi_fdiv>
 800407c:	1c07      	adds	r7, r0, #0
 800407e:	2d00      	cmp	r5, #0
 8004080:	d029      	beq.n	80040d6 <arm_cfft_f32+0xc2>
 8004082:	2600      	movs	r6, #0
 8004084:	6820      	ldr	r0, [r4, #0]
 8004086:	1c39      	adds	r1, r7, #0
 8004088:	f7fc fbcc 	bl	8000824 <__aeabi_fmul>
 800408c:	2280      	movs	r2, #128	; 0x80
 800408e:	0612      	lsls	r2, r2, #24
 8004090:	4694      	mov	ip, r2
 8004092:	6863      	ldr	r3, [r4, #4]
 8004094:	6020      	str	r0, [r4, #0]
 8004096:	4463      	add	r3, ip
 8004098:	0018      	movs	r0, r3
 800409a:	1c39      	adds	r1, r7, #0
 800409c:	f7fc fbc2 	bl	8000824 <__aeabi_fmul>
 80040a0:	3601      	adds	r6, #1
 80040a2:	6060      	str	r0, [r4, #4]
 80040a4:	3408      	adds	r4, #8
 80040a6:	42b5      	cmp	r5, r6
 80040a8:	d8ec      	bhi.n	8004084 <arm_cfft_f32+0x70>
 80040aa:	e014      	b.n	80040d6 <arm_cfft_f32+0xc2>
 80040ac:	2d20      	cmp	r5, #32
 80040ae:	d009      	beq.n	80040c4 <arm_cfft_f32+0xb0>
 80040b0:	d928      	bls.n	8004104 <arm_cfft_f32+0xf0>
 80040b2:	2d40      	cmp	r5, #64	; 0x40
 80040b4:	d0ca      	beq.n	800404c <arm_cfft_f32+0x38>
 80040b6:	2d80      	cmp	r5, #128	; 0x80
 80040b8:	d108      	bne.n	80040cc <arm_cfft_f32+0xb8>
 80040ba:	0021      	movs	r1, r4
 80040bc:	0030      	movs	r0, r6
 80040be:	f7ff fac7 	bl	8003650 <arm_cfft_radix8by2_f32>
 80040c2:	e003      	b.n	80040cc <arm_cfft_f32+0xb8>
 80040c4:	0021      	movs	r1, r4
 80040c6:	0030      	movs	r0, r6
 80040c8:	f7ff fc06 	bl	80038d8 <arm_cfft_radix8by4_f32>
 80040cc:	4643      	mov	r3, r8
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d1c5      	bne.n	800405e <arm_cfft_f32+0x4a>
 80040d2:	2f01      	cmp	r7, #1
 80040d4:	d0ca      	beq.n	800406c <arm_cfft_f32+0x58>
 80040d6:	bc04      	pop	{r2}
 80040d8:	4690      	mov	r8, r2
 80040da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80040dc:	1d0b      	adds	r3, r1, #4
 80040de:	2d00      	cmp	r5, #0
 80040e0:	d0a2      	beq.n	8004028 <arm_cfft_f32+0x14>
 80040e2:	2100      	movs	r1, #0
 80040e4:	2080      	movs	r0, #128	; 0x80
 80040e6:	0600      	lsls	r0, r0, #24
 80040e8:	4684      	mov	ip, r0
 80040ea:	681a      	ldr	r2, [r3, #0]
 80040ec:	3101      	adds	r1, #1
 80040ee:	4462      	add	r2, ip
 80040f0:	601a      	str	r2, [r3, #0]
 80040f2:	3308      	adds	r3, #8
 80040f4:	428d      	cmp	r5, r1
 80040f6:	d8f5      	bhi.n	80040e4 <arm_cfft_f32+0xd0>
 80040f8:	e796      	b.n	8004028 <arm_cfft_f32+0x14>
 80040fa:	2380      	movs	r3, #128	; 0x80
 80040fc:	009b      	lsls	r3, r3, #2
 80040fe:	429d      	cmp	r5, r3
 8004100:	d0a4      	beq.n	800404c <arm_cfft_f32+0x38>
 8004102:	e7e3      	b.n	80040cc <arm_cfft_f32+0xb8>
 8004104:	2d10      	cmp	r5, #16
 8004106:	d0d8      	beq.n	80040ba <arm_cfft_f32+0xa6>
 8004108:	e7e0      	b.n	80040cc <arm_cfft_f32+0xb8>
 800410a:	46c0      	nop			; (mov r8, r8)

0800410c <arm_radix8_butterfly_f32>:
 800410c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800410e:	4644      	mov	r4, r8
 8004110:	465f      	mov	r7, fp
 8004112:	4656      	mov	r6, sl
 8004114:	464d      	mov	r5, r9
 8004116:	b4f0      	push	{r4, r5, r6, r7}
 8004118:	0004      	movs	r4, r0
 800411a:	b0b9      	sub	sp, #228	; 0xe4
 800411c:	9036      	str	r0, [sp, #216]	; 0xd8
 800411e:	911a      	str	r1, [sp, #104]	; 0x68
 8004120:	9237      	str	r2, [sp, #220]	; 0xdc
 8004122:	9310      	str	r3, [sp, #64]	; 0x40
 8004124:	9118      	str	r1, [sp, #96]	; 0x60
 8004126:	08cb      	lsrs	r3, r1, #3
 8004128:	001a      	movs	r2, r3
 800412a:	4694      	mov	ip, r2
 800412c:	932e      	str	r3, [sp, #184]	; 0xb8
 800412e:	00cb      	lsls	r3, r1, #3
 8004130:	9319      	str	r3, [sp, #100]	; 0x64
 8004132:	0011      	movs	r1, r2
 8004134:	0053      	lsls	r3, r2, #1
 8004136:	9311      	str	r3, [sp, #68]	; 0x44
 8004138:	4463      	add	r3, ip
 800413a:	00da      	lsls	r2, r3, #3
 800413c:	46a0      	mov	r8, r4
 800413e:	011b      	lsls	r3, r3, #4
 8004140:	9304      	str	r3, [sp, #16]
 8004142:	2300      	movs	r3, #0
 8004144:	46a3      	mov	fp, r4
 8004146:	18a6      	adds	r6, r4, r2
 8004148:	00ca      	lsls	r2, r1, #3
 800414a:	9205      	str	r2, [sp, #20]
 800414c:	3204      	adds	r2, #4
 800414e:	4490      	add	r8, r2
 8004150:	010a      	lsls	r2, r1, #4
 8004152:	9202      	str	r2, [sp, #8]
 8004154:	9309      	str	r3, [sp, #36]	; 0x24
 8004156:	3204      	adds	r2, #4
 8004158:	4643      	mov	r3, r8
 800415a:	445a      	add	r2, fp
 800415c:	46a2      	mov	sl, r4
 800415e:	46b3      	mov	fp, r6
 8004160:	9200      	str	r2, [sp, #0]
 8004162:	014a      	lsls	r2, r1, #5
 8004164:	9201      	str	r2, [sp, #4]
 8004166:	9303      	str	r3, [sp, #12]
 8004168:	4653      	mov	r3, sl
 800416a:	4652      	mov	r2, sl
 800416c:	681c      	ldr	r4, [r3, #0]
 800416e:	9b01      	ldr	r3, [sp, #4]
 8004170:	1c20      	adds	r0, r4, #0
 8004172:	58d5      	ldr	r5, [r2, r3]
 8004174:	1c29      	adds	r1, r5, #0
 8004176:	f7fc f87b 	bl	8000270 <__aeabi_fadd>
 800417a:	1c29      	adds	r1, r5, #0
 800417c:	1c06      	adds	r6, r0, #0
 800417e:	1c20      	adds	r0, r4, #0
 8004180:	f7fc fc70 	bl	8000a64 <__aeabi_fsub>
 8004184:	4651      	mov	r1, sl
 8004186:	465c      	mov	r4, fp
 8004188:	9a05      	ldr	r2, [sp, #20]
 800418a:	9008      	str	r0, [sp, #32]
 800418c:	588d      	ldr	r5, [r1, r2]
 800418e:	9a02      	ldr	r2, [sp, #8]
 8004190:	1c28      	adds	r0, r5, #0
 8004192:	58a7      	ldr	r7, [r4, r2]
 8004194:	1c39      	adds	r1, r7, #0
 8004196:	f7fc f86b 	bl	8000270 <__aeabi_fadd>
 800419a:	1c39      	adds	r1, r7, #0
 800419c:	1c04      	adds	r4, r0, #0
 800419e:	1c28      	adds	r0, r5, #0
 80041a0:	4655      	mov	r5, sl
 80041a2:	f7fc fc5f 	bl	8000a64 <__aeabi_fsub>
 80041a6:	4651      	mov	r1, sl
 80041a8:	9a02      	ldr	r2, [sp, #8]
 80041aa:	9f04      	ldr	r7, [sp, #16]
 80041ac:	58ad      	ldr	r5, [r5, r2]
 80041ae:	59c9      	ldr	r1, [r1, r7]
 80041b0:	900a      	str	r0, [sp, #40]	; 0x28
 80041b2:	1c28      	adds	r0, r5, #0
 80041b4:	4688      	mov	r8, r1
 80041b6:	f7fc f85b 	bl	8000270 <__aeabi_fadd>
 80041ba:	1c07      	adds	r7, r0, #0
 80041bc:	1c28      	adds	r0, r5, #0
 80041be:	465d      	mov	r5, fp
 80041c0:	4641      	mov	r1, r8
 80041c2:	f7fc fc4f 	bl	8000a64 <__aeabi_fsub>
 80041c6:	682d      	ldr	r5, [r5, #0]
 80041c8:	9b01      	ldr	r3, [sp, #4]
 80041ca:	46a8      	mov	r8, r5
 80041cc:	465d      	mov	r5, fp
 80041ce:	58ed      	ldr	r5, [r5, r3]
 80041d0:	900b      	str	r0, [sp, #44]	; 0x2c
 80041d2:	1c29      	adds	r1, r5, #0
 80041d4:	4640      	mov	r0, r8
 80041d6:	f7fc f84b 	bl	8000270 <__aeabi_fadd>
 80041da:	46a9      	mov	r9, r5
 80041dc:	1c05      	adds	r5, r0, #0
 80041de:	4649      	mov	r1, r9
 80041e0:	4640      	mov	r0, r8
 80041e2:	f7fc fc3f 	bl	8000a64 <__aeabi_fsub>
 80041e6:	1c39      	adds	r1, r7, #0
 80041e8:	900c      	str	r0, [sp, #48]	; 0x30
 80041ea:	1c30      	adds	r0, r6, #0
 80041ec:	f7fc fc3a 	bl	8000a64 <__aeabi_fsub>
 80041f0:	1c39      	adds	r1, r7, #0
 80041f2:	900d      	str	r0, [sp, #52]	; 0x34
 80041f4:	1c30      	adds	r0, r6, #0
 80041f6:	f7fc f83b 	bl	8000270 <__aeabi_fadd>
 80041fa:	1c29      	adds	r1, r5, #0
 80041fc:	1c06      	adds	r6, r0, #0
 80041fe:	1c20      	adds	r0, r4, #0
 8004200:	f7fc fc30 	bl	8000a64 <__aeabi_fsub>
 8004204:	1c29      	adds	r1, r5, #0
 8004206:	900e      	str	r0, [sp, #56]	; 0x38
 8004208:	1c20      	adds	r0, r4, #0
 800420a:	f7fc f831 	bl	8000270 <__aeabi_fadd>
 800420e:	1c04      	adds	r4, r0, #0
 8004210:	1c01      	adds	r1, r0, #0
 8004212:	1c30      	adds	r0, r6, #0
 8004214:	f7fc f82c 	bl	8000270 <__aeabi_fadd>
 8004218:	4655      	mov	r5, sl
 800421a:	1c21      	adds	r1, r4, #0
 800421c:	6028      	str	r0, [r5, #0]
 800421e:	1c30      	adds	r0, r6, #0
 8004220:	f7fc fc20 	bl	8000a64 <__aeabi_fsub>
 8004224:	9e01      	ldr	r6, [sp, #4]
 8004226:	9b00      	ldr	r3, [sp, #0]
 8004228:	51a8      	str	r0, [r5, r6]
 800422a:	686c      	ldr	r4, [r5, #4]
 800422c:	9902      	ldr	r1, [sp, #8]
 800422e:	1c20      	adds	r0, r4, #0
 8004230:	585d      	ldr	r5, [r3, r1]
 8004232:	1c29      	adds	r1, r5, #0
 8004234:	f7fc f81c 	bl	8000270 <__aeabi_fadd>
 8004238:	1c29      	adds	r1, r5, #0
 800423a:	1c07      	adds	r7, r0, #0
 800423c:	1c20      	adds	r0, r4, #0
 800423e:	f7fc fc11 	bl	8000a64 <__aeabi_fsub>
 8004242:	9903      	ldr	r1, [sp, #12]
 8004244:	900f      	str	r0, [sp, #60]	; 0x3c
 8004246:	680c      	ldr	r4, [r1, #0]
 8004248:	598d      	ldr	r5, [r1, r6]
 800424a:	1c20      	adds	r0, r4, #0
 800424c:	1c29      	adds	r1, r5, #0
 800424e:	f7fc f80f 	bl	8000270 <__aeabi_fadd>
 8004252:	1c29      	adds	r1, r5, #0
 8004254:	4681      	mov	r9, r0
 8004256:	1c20      	adds	r0, r4, #0
 8004258:	f7fc fc04 	bl	8000a64 <__aeabi_fsub>
 800425c:	9b00      	ldr	r3, [sp, #0]
 800425e:	9601      	str	r6, [sp, #4]
 8004260:	001a      	movs	r2, r3
 8004262:	681d      	ldr	r5, [r3, #0]
 8004264:	5996      	ldr	r6, [r2, r6]
 8004266:	1c04      	adds	r4, r0, #0
 8004268:	1c31      	adds	r1, r6, #0
 800426a:	1c28      	adds	r0, r5, #0
 800426c:	f7fc f800 	bl	8000270 <__aeabi_fadd>
 8004270:	4680      	mov	r8, r0
 8004272:	1c28      	adds	r0, r5, #0
 8004274:	465d      	mov	r5, fp
 8004276:	1c31      	adds	r1, r6, #0
 8004278:	f7fc fbf4 	bl	8000a64 <__aeabi_fsub>
 800427c:	9903      	ldr	r1, [sp, #12]
 800427e:	9e04      	ldr	r6, [sp, #16]
 8004280:	686d      	ldr	r5, [r5, #4]
 8004282:	598e      	ldr	r6, [r1, r6]
 8004284:	9006      	str	r0, [sp, #24]
 8004286:	1c31      	adds	r1, r6, #0
 8004288:	1c28      	adds	r0, r5, #0
 800428a:	f7fb fff1 	bl	8000270 <__aeabi_fadd>
 800428e:	1c31      	adds	r1, r6, #0
 8004290:	9007      	str	r0, [sp, #28]
 8004292:	1c28      	adds	r0, r5, #0
 8004294:	f7fc fbe6 	bl	8000a64 <__aeabi_fsub>
 8004298:	4641      	mov	r1, r8
 800429a:	1c06      	adds	r6, r0, #0
 800429c:	1c38      	adds	r0, r7, #0
 800429e:	f7fc fbe1 	bl	8000a64 <__aeabi_fsub>
 80042a2:	4641      	mov	r1, r8
 80042a4:	1c05      	adds	r5, r0, #0
 80042a6:	1c38      	adds	r0, r7, #0
 80042a8:	f7fb ffe2 	bl	8000270 <__aeabi_fadd>
 80042ac:	9907      	ldr	r1, [sp, #28]
 80042ae:	4680      	mov	r8, r0
 80042b0:	4648      	mov	r0, r9
 80042b2:	f7fc fbd7 	bl	8000a64 <__aeabi_fsub>
 80042b6:	9907      	ldr	r1, [sp, #28]
 80042b8:	1c07      	adds	r7, r0, #0
 80042ba:	4648      	mov	r0, r9
 80042bc:	f7fb ffd8 	bl	8000270 <__aeabi_fadd>
 80042c0:	4681      	mov	r9, r0
 80042c2:	1c01      	adds	r1, r0, #0
 80042c4:	4640      	mov	r0, r8
 80042c6:	f7fb ffd3 	bl	8000270 <__aeabi_fadd>
 80042ca:	4652      	mov	r2, sl
 80042cc:	4649      	mov	r1, r9
 80042ce:	6050      	str	r0, [r2, #4]
 80042d0:	4640      	mov	r0, r8
 80042d2:	f7fc fbc7 	bl	8000a64 <__aeabi_fsub>
 80042d6:	9a00      	ldr	r2, [sp, #0]
 80042d8:	9b02      	ldr	r3, [sp, #8]
 80042da:	1c39      	adds	r1, r7, #0
 80042dc:	50d0      	str	r0, [r2, r3]
 80042de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80042e0:	1c18      	adds	r0, r3, #0
 80042e2:	4698      	mov	r8, r3
 80042e4:	f7fb ffc4 	bl	8000270 <__aeabi_fadd>
 80042e8:	4651      	mov	r1, sl
 80042ea:	9a02      	ldr	r2, [sp, #8]
 80042ec:	5088      	str	r0, [r1, r2]
 80042ee:	1c39      	adds	r1, r7, #0
 80042f0:	4640      	mov	r0, r8
 80042f2:	f7fc fbb7 	bl	8000a64 <__aeabi_fsub>
 80042f6:	4651      	mov	r1, sl
 80042f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80042fa:	9f04      	ldr	r7, [sp, #16]
 80042fc:	4698      	mov	r8, r3
 80042fe:	51c8      	str	r0, [r1, r7]
 8004300:	1c19      	adds	r1, r3, #0
 8004302:	1c28      	adds	r0, r5, #0
 8004304:	f7fc fbae 	bl	8000a64 <__aeabi_fsub>
 8004308:	9f00      	ldr	r7, [sp, #0]
 800430a:	1c29      	adds	r1, r5, #0
 800430c:	6038      	str	r0, [r7, #0]
 800430e:	4640      	mov	r0, r8
 8004310:	f7fb ffae 	bl	8000270 <__aeabi_fadd>
 8004314:	9b01      	ldr	r3, [sp, #4]
 8004316:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004318:	50f8      	str	r0, [r7, r3]
 800431a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800431c:	1c28      	adds	r0, r5, #0
 800431e:	1c19      	adds	r1, r3, #0
 8004320:	4698      	mov	r8, r3
 8004322:	9700      	str	r7, [sp, #0]
 8004324:	f7fc fb9e 	bl	8000a64 <__aeabi_fsub>
 8004328:	498c      	ldr	r1, [pc, #560]	; (800455c <arm_radix8_butterfly_f32+0x450>)
 800432a:	f7fc fa7b 	bl	8000824 <__aeabi_fmul>
 800432e:	4641      	mov	r1, r8
 8004330:	4681      	mov	r9, r0
 8004332:	1c28      	adds	r0, r5, #0
 8004334:	f7fb ff9c 	bl	8000270 <__aeabi_fadd>
 8004338:	4988      	ldr	r1, [pc, #544]	; (800455c <arm_radix8_butterfly_f32+0x450>)
 800433a:	f7fc fa73 	bl	8000824 <__aeabi_fmul>
 800433e:	1c31      	adds	r1, r6, #0
 8004340:	1c05      	adds	r5, r0, #0
 8004342:	1c20      	adds	r0, r4, #0
 8004344:	f7fc fb8e 	bl	8000a64 <__aeabi_fsub>
 8004348:	4984      	ldr	r1, [pc, #528]	; (800455c <arm_radix8_butterfly_f32+0x450>)
 800434a:	f7fc fa6b 	bl	8000824 <__aeabi_fmul>
 800434e:	1c31      	adds	r1, r6, #0
 8004350:	1c07      	adds	r7, r0, #0
 8004352:	1c20      	adds	r0, r4, #0
 8004354:	f7fb ff8c 	bl	8000270 <__aeabi_fadd>
 8004358:	4980      	ldr	r1, [pc, #512]	; (800455c <arm_radix8_butterfly_f32+0x450>)
 800435a:	f7fc fa63 	bl	8000824 <__aeabi_fmul>
 800435e:	9c08      	ldr	r4, [sp, #32]
 8004360:	4649      	mov	r1, r9
 8004362:	9007      	str	r0, [sp, #28]
 8004364:	1c20      	adds	r0, r4, #0
 8004366:	f7fc fb7d 	bl	8000a64 <__aeabi_fsub>
 800436a:	4649      	mov	r1, r9
 800436c:	4680      	mov	r8, r0
 800436e:	1c20      	adds	r0, r4, #0
 8004370:	f7fb ff7e 	bl	8000270 <__aeabi_fadd>
 8004374:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004376:	1c29      	adds	r1, r5, #0
 8004378:	9008      	str	r0, [sp, #32]
 800437a:	1c18      	adds	r0, r3, #0
 800437c:	4699      	mov	r9, r3
 800437e:	f7fc fb71 	bl	8000a64 <__aeabi_fsub>
 8004382:	1c29      	adds	r1, r5, #0
 8004384:	1c04      	adds	r4, r0, #0
 8004386:	4648      	mov	r0, r9
 8004388:	f7fb ff72 	bl	8000270 <__aeabi_fadd>
 800438c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800438e:	1c06      	adds	r6, r0, #0
 8004390:	1c39      	adds	r1, r7, #0
 8004392:	1c18      	adds	r0, r3, #0
 8004394:	4699      	mov	r9, r3
 8004396:	f7fc fb65 	bl	8000a64 <__aeabi_fsub>
 800439a:	1c39      	adds	r1, r7, #0
 800439c:	1c05      	adds	r5, r0, #0
 800439e:	4648      	mov	r0, r9
 80043a0:	f7fb ff66 	bl	8000270 <__aeabi_fadd>
 80043a4:	9907      	ldr	r1, [sp, #28]
 80043a6:	1c07      	adds	r7, r0, #0
 80043a8:	9806      	ldr	r0, [sp, #24]
 80043aa:	f7fc fb5b 	bl	8000a64 <__aeabi_fsub>
 80043ae:	9907      	ldr	r1, [sp, #28]
 80043b0:	4681      	mov	r9, r0
 80043b2:	9806      	ldr	r0, [sp, #24]
 80043b4:	f7fb ff5c 	bl	8000270 <__aeabi_fadd>
 80043b8:	1c01      	adds	r1, r0, #0
 80043ba:	9006      	str	r0, [sp, #24]
 80043bc:	9808      	ldr	r0, [sp, #32]
 80043be:	f7fb ff57 	bl	8000270 <__aeabi_fadd>
 80043c2:	4651      	mov	r1, sl
 80043c4:	9b05      	ldr	r3, [sp, #20]
 80043c6:	50c8      	str	r0, [r1, r3]
 80043c8:	9906      	ldr	r1, [sp, #24]
 80043ca:	9808      	ldr	r0, [sp, #32]
 80043cc:	f7fc fb4a 	bl	8000a64 <__aeabi_fsub>
 80043d0:	4659      	mov	r1, fp
 80043d2:	9b01      	ldr	r3, [sp, #4]
 80043d4:	50c8      	str	r0, [r1, r3]
 80043d6:	4649      	mov	r1, r9
 80043d8:	4640      	mov	r0, r8
 80043da:	f7fb ff49 	bl	8000270 <__aeabi_fadd>
 80043de:	4659      	mov	r1, fp
 80043e0:	9a02      	ldr	r2, [sp, #8]
 80043e2:	5088      	str	r0, [r1, r2]
 80043e4:	4649      	mov	r1, r9
 80043e6:	4640      	mov	r0, r8
 80043e8:	f7fc fb3c 	bl	8000a64 <__aeabi_fsub>
 80043ec:	465a      	mov	r2, fp
 80043ee:	1c31      	adds	r1, r6, #0
 80043f0:	6010      	str	r0, [r2, #0]
 80043f2:	1c38      	adds	r0, r7, #0
 80043f4:	f7fc fb36 	bl	8000a64 <__aeabi_fsub>
 80043f8:	9903      	ldr	r1, [sp, #12]
 80043fa:	6008      	str	r0, [r1, #0]
 80043fc:	1c39      	adds	r1, r7, #0
 80043fe:	1c30      	adds	r0, r6, #0
 8004400:	f7fb ff36 	bl	8000270 <__aeabi_fadd>
 8004404:	9e03      	ldr	r6, [sp, #12]
 8004406:	9f04      	ldr	r7, [sp, #16]
 8004408:	1c21      	adds	r1, r4, #0
 800440a:	51f0      	str	r0, [r6, r7]
 800440c:	1c28      	adds	r0, r5, #0
 800440e:	f7fc fb29 	bl	8000a64 <__aeabi_fsub>
 8004412:	9b01      	ldr	r3, [sp, #4]
 8004414:	1c29      	adds	r1, r5, #0
 8004416:	50f0      	str	r0, [r6, r3]
 8004418:	1c20      	adds	r0, r4, #0
 800441a:	f7fb ff29 	bl	8000270 <__aeabi_fadd>
 800441e:	465b      	mov	r3, fp
 8004420:	9918      	ldr	r1, [sp, #96]	; 0x60
 8004422:	6058      	str	r0, [r3, #4]
 8004424:	468c      	mov	ip, r1
 8004426:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004428:	9819      	ldr	r0, [sp, #100]	; 0x64
 800442a:	4463      	add	r3, ip
 800442c:	0031      	movs	r1, r6
 800442e:	4684      	mov	ip, r0
 8004430:	9a00      	ldr	r2, [sp, #0]
 8004432:	001c      	movs	r4, r3
 8004434:	9309      	str	r3, [sp, #36]	; 0x24
 8004436:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8004438:	4462      	add	r2, ip
 800443a:	4461      	add	r1, ip
 800443c:	9200      	str	r2, [sp, #0]
 800443e:	44e2      	add	sl, ip
 8004440:	44e3      	add	fp, ip
 8004442:	9103      	str	r1, [sp, #12]
 8004444:	001a      	movs	r2, r3
 8004446:	42a2      	cmp	r2, r4
 8004448:	d900      	bls.n	800444c <arm_radix8_butterfly_f32+0x340>
 800444a:	e68d      	b.n	8004168 <arm_radix8_butterfly_f32+0x5c>
 800444c:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800444e:	2e07      	cmp	r6, #7
 8004450:	d800      	bhi.n	8004454 <arm_radix8_butterfly_f32+0x348>
 8004452:	e313      	b.n	8004a7c <arm_radix8_butterfly_f32+0x970>
 8004454:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004456:	9d37      	ldr	r5, [sp, #220]	; 0xdc
 8004458:	00d3      	lsls	r3, r2, #3
 800445a:	0018      	movs	r0, r3
 800445c:	9335      	str	r3, [sp, #212]	; 0xd4
 800445e:	4684      	mov	ip, r0
 8004460:	002b      	movs	r3, r5
 8004462:	0010      	movs	r0, r2
 8004464:	4463      	add	r3, ip
 8004466:	0111      	lsls	r1, r2, #4
 8004468:	449c      	add	ip, r3
 800446a:	912f      	str	r1, [sp, #188]	; 0xbc
 800446c:	4661      	mov	r1, ip
 800446e:	4684      	mov	ip, r0
 8004470:	0052      	lsls	r2, r2, #1
 8004472:	4462      	add	r2, ip
 8004474:	912d      	str	r1, [sp, #180]	; 0xb4
 8004476:	9123      	str	r1, [sp, #140]	; 0x8c
 8004478:	00d1      	lsls	r1, r2, #3
 800447a:	000c      	movs	r4, r1
 800447c:	9131      	str	r1, [sp, #196]	; 0xc4
 800447e:	46a4      	mov	ip, r4
 8004480:	0029      	movs	r1, r5
 8004482:	4461      	add	r1, ip
 8004484:	4684      	mov	ip, r0
 8004486:	4462      	add	r2, ip
 8004488:	9124      	str	r1, [sp, #144]	; 0x90
 800448a:	0001      	movs	r1, r0
 800448c:	00d0      	lsls	r0, r2, #3
 800448e:	0004      	movs	r4, r0
 8004490:	9030      	str	r0, [sp, #192]	; 0xc0
 8004492:	46a4      	mov	ip, r4
 8004494:	0028      	movs	r0, r5
 8004496:	4460      	add	r0, ip
 8004498:	468c      	mov	ip, r1
 800449a:	4462      	add	r2, ip
 800449c:	9026      	str	r0, [sp, #152]	; 0x98
 800449e:	0008      	movs	r0, r1
 80044a0:	00d1      	lsls	r1, r2, #3
 80044a2:	468c      	mov	ip, r1
 80044a4:	002c      	movs	r4, r5
 80044a6:	4464      	add	r4, ip
 80044a8:	4684      	mov	ip, r0
 80044aa:	4462      	add	r2, ip
 80044ac:	9134      	str	r1, [sp, #208]	; 0xd0
 80044ae:	0001      	movs	r1, r0
 80044b0:	00d0      	lsls	r0, r2, #3
 80044b2:	4684      	mov	ip, r0
 80044b4:	9425      	str	r4, [sp, #148]	; 0x94
 80044b6:	002c      	movs	r4, r5
 80044b8:	4465      	add	r5, ip
 80044ba:	468c      	mov	ip, r1
 80044bc:	4462      	add	r2, ip
 80044be:	00d2      	lsls	r2, r2, #3
 80044c0:	4694      	mov	ip, r2
 80044c2:	952c      	str	r5, [sp, #176]	; 0xb0
 80044c4:	0025      	movs	r5, r4
 80044c6:	9c36      	ldr	r4, [sp, #216]	; 0xd8
 80044c8:	9232      	str	r2, [sp, #200]	; 0xc8
 80044ca:	0022      	movs	r2, r4
 80044cc:	4465      	add	r5, ip
 80044ce:	46b4      	mov	ip, r6
 80044d0:	3208      	adds	r2, #8
 80044d2:	922a      	str	r2, [sp, #168]	; 0xa8
 80044d4:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80044d6:	9033      	str	r0, [sp, #204]	; 0xcc
 80044d8:	3201      	adds	r2, #1
 80044da:	4462      	add	r2, ip
 80044dc:	46a4      	mov	ip, r4
 80044de:	00d1      	lsls	r1, r2, #3
 80044e0:	4461      	add	r1, ip
 80044e2:	46b4      	mov	ip, r6
 80044e4:	4462      	add	r2, ip
 80044e6:	46a4      	mov	ip, r4
 80044e8:	00d2      	lsls	r2, r2, #3
 80044ea:	3204      	adds	r2, #4
 80044ec:	4462      	add	r2, ip
 80044ee:	9228      	str	r2, [sp, #160]	; 0xa0
 80044f0:	9a05      	ldr	r2, [sp, #20]
 80044f2:	952b      	str	r5, [sp, #172]	; 0xac
 80044f4:	320c      	adds	r2, #12
 80044f6:	4462      	add	r2, ip
 80044f8:	9227      	str	r2, [sp, #156]	; 0x9c
 80044fa:	2201      	movs	r2, #1
 80044fc:	9129      	str	r1, [sp, #164]	; 0xa4
 80044fe:	9222      	str	r2, [sp, #136]	; 0x88
 8004500:	681a      	ldr	r2, [r3, #0]
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	920a      	str	r2, [sp, #40]	; 0x28
 8004506:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8004508:	930f      	str	r3, [sp, #60]	; 0x3c
 800450a:	6811      	ldr	r1, [r2, #0]
 800450c:	6853      	ldr	r3, [r2, #4]
 800450e:	910b      	str	r1, [sp, #44]	; 0x2c
 8004510:	9924      	ldr	r1, [sp, #144]	; 0x90
 8004512:	931d      	str	r3, [sp, #116]	; 0x74
 8004514:	6808      	ldr	r0, [r1, #0]
 8004516:	684b      	ldr	r3, [r1, #4]
 8004518:	901b      	str	r0, [sp, #108]	; 0x6c
 800451a:	9826      	ldr	r0, [sp, #152]	; 0x98
 800451c:	931e      	str	r3, [sp, #120]	; 0x78
 800451e:	6804      	ldr	r4, [r0, #0]
 8004520:	6843      	ldr	r3, [r0, #4]
 8004522:	940c      	str	r4, [sp, #48]	; 0x30
 8004524:	9c25      	ldr	r4, [sp, #148]	; 0x94
 8004526:	9310      	str	r3, [sp, #64]	; 0x40
 8004528:	6825      	ldr	r5, [r4, #0]
 800452a:	6863      	ldr	r3, [r4, #4]
 800452c:	950d      	str	r5, [sp, #52]	; 0x34
 800452e:	9d2c      	ldr	r5, [sp, #176]	; 0xb0
 8004530:	931f      	str	r3, [sp, #124]	; 0x7c
 8004532:	682e      	ldr	r6, [r5, #0]
 8004534:	686b      	ldr	r3, [r5, #4]
 8004536:	961c      	str	r6, [sp, #112]	; 0x70
 8004538:	9e2b      	ldr	r6, [sp, #172]	; 0xac
 800453a:	9320      	str	r3, [sp, #128]	; 0x80
 800453c:	6837      	ldr	r7, [r6, #0]
 800453e:	970e      	str	r7, [sp, #56]	; 0x38
 8004540:	6873      	ldr	r3, [r6, #4]
 8004542:	9e2a      	ldr	r6, [sp, #168]	; 0xa8
 8004544:	9321      	str	r3, [sp, #132]	; 0x84
 8004546:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8004548:	46b3      	mov	fp, r6
 800454a:	9300      	str	r3, [sp, #0]
 800454c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800454e:	9303      	str	r3, [sp, #12]
 8004550:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8004552:	4698      	mov	r8, r3
 8004554:	46c2      	mov	sl, r8
 8004556:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004558:	9309      	str	r3, [sp, #36]	; 0x24
 800455a:	e001      	b.n	8004560 <arm_radix8_butterfly_f32+0x454>
 800455c:	3f3504f3 	.word	0x3f3504f3
 8004560:	465b      	mov	r3, fp
 8004562:	4659      	mov	r1, fp
 8004564:	681d      	ldr	r5, [r3, #0]
 8004566:	9b01      	ldr	r3, [sp, #4]
 8004568:	1c28      	adds	r0, r5, #0
 800456a:	58ce      	ldr	r6, [r1, r3]
 800456c:	1c31      	adds	r1, r6, #0
 800456e:	f7fb fe7f 	bl	8000270 <__aeabi_fadd>
 8004572:	1c04      	adds	r4, r0, #0
 8004574:	1c28      	adds	r0, r5, #0
 8004576:	465d      	mov	r5, fp
 8004578:	1c31      	adds	r1, r6, #0
 800457a:	4656      	mov	r6, sl
 800457c:	f7fc fa72 	bl	8000a64 <__aeabi_fsub>
 8004580:	9905      	ldr	r1, [sp, #20]
 8004582:	9013      	str	r0, [sp, #76]	; 0x4c
 8004584:	586d      	ldr	r5, [r5, r1]
 8004586:	9902      	ldr	r1, [sp, #8]
 8004588:	1c28      	adds	r0, r5, #0
 800458a:	5877      	ldr	r7, [r6, r1]
 800458c:	1c39      	adds	r1, r7, #0
 800458e:	f7fb fe6f 	bl	8000270 <__aeabi_fadd>
 8004592:	1c39      	adds	r1, r7, #0
 8004594:	1c06      	adds	r6, r0, #0
 8004596:	465f      	mov	r7, fp
 8004598:	1c28      	adds	r0, r5, #0
 800459a:	465d      	mov	r5, fp
 800459c:	f7fc fa62 	bl	8000a64 <__aeabi_fsub>
 80045a0:	9a04      	ldr	r2, [sp, #16]
 80045a2:	9902      	ldr	r1, [sp, #8]
 80045a4:	58bf      	ldr	r7, [r7, r2]
 80045a6:	586d      	ldr	r5, [r5, r1]
 80045a8:	9014      	str	r0, [sp, #80]	; 0x50
 80045aa:	1c39      	adds	r1, r7, #0
 80045ac:	1c28      	adds	r0, r5, #0
 80045ae:	f7fb fe5f 	bl	8000270 <__aeabi_fadd>
 80045b2:	1c39      	adds	r1, r7, #0
 80045b4:	4680      	mov	r8, r0
 80045b6:	4657      	mov	r7, sl
 80045b8:	1c28      	adds	r0, r5, #0
 80045ba:	4655      	mov	r5, sl
 80045bc:	f7fc fa52 	bl	8000a64 <__aeabi_fsub>
 80045c0:	9b01      	ldr	r3, [sp, #4]
 80045c2:	682d      	ldr	r5, [r5, #0]
 80045c4:	58ff      	ldr	r7, [r7, r3]
 80045c6:	9015      	str	r0, [sp, #84]	; 0x54
 80045c8:	1c39      	adds	r1, r7, #0
 80045ca:	1c28      	adds	r0, r5, #0
 80045cc:	f7fb fe50 	bl	8000270 <__aeabi_fadd>
 80045d0:	46b9      	mov	r9, r7
 80045d2:	1c07      	adds	r7, r0, #0
 80045d4:	4649      	mov	r1, r9
 80045d6:	1c28      	adds	r0, r5, #0
 80045d8:	f7fc fa44 	bl	8000a64 <__aeabi_fsub>
 80045dc:	4641      	mov	r1, r8
 80045de:	9016      	str	r0, [sp, #88]	; 0x58
 80045e0:	1c20      	adds	r0, r4, #0
 80045e2:	f7fc fa3f 	bl	8000a64 <__aeabi_fsub>
 80045e6:	4641      	mov	r1, r8
 80045e8:	1c05      	adds	r5, r0, #0
 80045ea:	1c20      	adds	r0, r4, #0
 80045ec:	f7fb fe40 	bl	8000270 <__aeabi_fadd>
 80045f0:	1c39      	adds	r1, r7, #0
 80045f2:	4680      	mov	r8, r0
 80045f4:	1c30      	adds	r0, r6, #0
 80045f6:	f7fc fa35 	bl	8000a64 <__aeabi_fsub>
 80045fa:	1c39      	adds	r1, r7, #0
 80045fc:	1c04      	adds	r4, r0, #0
 80045fe:	1c30      	adds	r0, r6, #0
 8004600:	f7fb fe36 	bl	8000270 <__aeabi_fadd>
 8004604:	1c06      	adds	r6, r0, #0
 8004606:	1c01      	adds	r1, r0, #0
 8004608:	4640      	mov	r0, r8
 800460a:	f7fb fe31 	bl	8000270 <__aeabi_fadd>
 800460e:	465f      	mov	r7, fp
 8004610:	1c31      	adds	r1, r6, #0
 8004612:	6038      	str	r0, [r7, #0]
 8004614:	4640      	mov	r0, r8
 8004616:	f7fc fa25 	bl	8000a64 <__aeabi_fsub>
 800461a:	687e      	ldr	r6, [r7, #4]
 800461c:	9f03      	ldr	r7, [sp, #12]
 800461e:	9006      	str	r0, [sp, #24]
 8004620:	683f      	ldr	r7, [r7, #0]
 8004622:	1c30      	adds	r0, r6, #0
 8004624:	1c39      	adds	r1, r7, #0
 8004626:	f7fb fe23 	bl	8000270 <__aeabi_fadd>
 800462a:	1c39      	adds	r1, r7, #0
 800462c:	4680      	mov	r8, r0
 800462e:	1c30      	adds	r0, r6, #0
 8004630:	f7fc fa18 	bl	8000a64 <__aeabi_fsub>
 8004634:	9b00      	ldr	r3, [sp, #0]
 8004636:	9a01      	ldr	r2, [sp, #4]
 8004638:	681f      	ldr	r7, [r3, #0]
 800463a:	589e      	ldr	r6, [r3, r2]
 800463c:	9007      	str	r0, [sp, #28]
 800463e:	1c31      	adds	r1, r6, #0
 8004640:	1c38      	adds	r0, r7, #0
 8004642:	f7fb fe15 	bl	8000270 <__aeabi_fadd>
 8004646:	46b1      	mov	r9, r6
 8004648:	1c06      	adds	r6, r0, #0
 800464a:	4649      	mov	r1, r9
 800464c:	1c38      	adds	r0, r7, #0
 800464e:	f7fc fa09 	bl	8000a64 <__aeabi_fsub>
 8004652:	9b00      	ldr	r3, [sp, #0]
 8004654:	9f05      	ldr	r7, [sp, #20]
 8004656:	9a03      	ldr	r2, [sp, #12]
 8004658:	9902      	ldr	r1, [sp, #8]
 800465a:	59df      	ldr	r7, [r3, r7]
 800465c:	5851      	ldr	r1, [r2, r1]
 800465e:	9017      	str	r0, [sp, #92]	; 0x5c
 8004660:	1c38      	adds	r0, r7, #0
 8004662:	9108      	str	r1, [sp, #32]
 8004664:	f7fb fe04 	bl	8000270 <__aeabi_fadd>
 8004668:	4681      	mov	r9, r0
 800466a:	1c38      	adds	r0, r7, #0
 800466c:	4657      	mov	r7, sl
 800466e:	9908      	ldr	r1, [sp, #32]
 8004670:	f7fc f9f8 	bl	8000a64 <__aeabi_fsub>
 8004674:	687f      	ldr	r7, [r7, #4]
 8004676:	9b00      	ldr	r3, [sp, #0]
 8004678:	1c3a      	adds	r2, r7, #0
 800467a:	9f04      	ldr	r7, [sp, #16]
 800467c:	9008      	str	r0, [sp, #32]
 800467e:	59d9      	ldr	r1, [r3, r7]
 8004680:	1c10      	adds	r0, r2, #0
 8004682:	9211      	str	r2, [sp, #68]	; 0x44
 8004684:	9112      	str	r1, [sp, #72]	; 0x48
 8004686:	f7fb fdf3 	bl	8000270 <__aeabi_fadd>
 800468a:	9912      	ldr	r1, [sp, #72]	; 0x48
 800468c:	1c07      	adds	r7, r0, #0
 800468e:	9811      	ldr	r0, [sp, #68]	; 0x44
 8004690:	f7fc f9e8 	bl	8000a64 <__aeabi_fsub>
 8004694:	4649      	mov	r1, r9
 8004696:	9011      	str	r0, [sp, #68]	; 0x44
 8004698:	4640      	mov	r0, r8
 800469a:	f7fc f9e3 	bl	8000a64 <__aeabi_fsub>
 800469e:	4649      	mov	r1, r9
 80046a0:	9012      	str	r0, [sp, #72]	; 0x48
 80046a2:	4640      	mov	r0, r8
 80046a4:	f7fb fde4 	bl	8000270 <__aeabi_fadd>
 80046a8:	1c39      	adds	r1, r7, #0
 80046aa:	4680      	mov	r8, r0
 80046ac:	1c30      	adds	r0, r6, #0
 80046ae:	f7fc f9d9 	bl	8000a64 <__aeabi_fsub>
 80046b2:	1c39      	adds	r1, r7, #0
 80046b4:	4681      	mov	r9, r0
 80046b6:	1c30      	adds	r0, r6, #0
 80046b8:	f7fb fdda 	bl	8000270 <__aeabi_fadd>
 80046bc:	4649      	mov	r1, r9
 80046be:	1c07      	adds	r7, r0, #0
 80046c0:	1c28      	adds	r0, r5, #0
 80046c2:	f7fb fdd5 	bl	8000270 <__aeabi_fadd>
 80046c6:	4649      	mov	r1, r9
 80046c8:	1c06      	adds	r6, r0, #0
 80046ca:	1c28      	adds	r0, r5, #0
 80046cc:	f7fc f9ca 	bl	8000a64 <__aeabi_fsub>
 80046d0:	1c39      	adds	r1, r7, #0
 80046d2:	1c05      	adds	r5, r0, #0
 80046d4:	4640      	mov	r0, r8
 80046d6:	f7fb fdcb 	bl	8000270 <__aeabi_fadd>
 80046da:	4659      	mov	r1, fp
 80046dc:	6048      	str	r0, [r1, #4]
 80046de:	1c39      	adds	r1, r7, #0
 80046e0:	4640      	mov	r0, r8
 80046e2:	f7fc f9bf 	bl	8000a64 <__aeabi_fsub>
 80046e6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80046e8:	4680      	mov	r8, r0
 80046ea:	1c21      	adds	r1, r4, #0
 80046ec:	1c18      	adds	r0, r3, #0
 80046ee:	4699      	mov	r9, r3
 80046f0:	f7fc f9b8 	bl	8000a64 <__aeabi_fsub>
 80046f4:	4649      	mov	r1, r9
 80046f6:	1c07      	adds	r7, r0, #0
 80046f8:	1c20      	adds	r0, r4, #0
 80046fa:	f7fb fdb9 	bl	8000270 <__aeabi_fadd>
 80046fe:	9906      	ldr	r1, [sp, #24]
 8004700:	1c04      	adds	r4, r0, #0
 8004702:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004704:	f7fc f88e 	bl	8000824 <__aeabi_fmul>
 8004708:	4641      	mov	r1, r8
 800470a:	4681      	mov	r9, r0
 800470c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800470e:	f7fc f889 	bl	8000824 <__aeabi_fmul>
 8004712:	1c01      	adds	r1, r0, #0
 8004714:	4648      	mov	r0, r9
 8004716:	f7fb fdab 	bl	8000270 <__aeabi_fadd>
 800471a:	4659      	mov	r1, fp
 800471c:	9a01      	ldr	r2, [sp, #4]
 800471e:	5088      	str	r0, [r1, r2]
 8004720:	4641      	mov	r1, r8
 8004722:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004724:	f7fc f87e 	bl	8000824 <__aeabi_fmul>
 8004728:	9906      	ldr	r1, [sp, #24]
 800472a:	4680      	mov	r8, r0
 800472c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800472e:	f7fc f879 	bl	8000824 <__aeabi_fmul>
 8004732:	1c01      	adds	r1, r0, #0
 8004734:	4640      	mov	r0, r8
 8004736:	f7fc f995 	bl	8000a64 <__aeabi_fsub>
 800473a:	9a03      	ldr	r2, [sp, #12]
 800473c:	1c31      	adds	r1, r6, #0
 800473e:	6010      	str	r0, [r2, #0]
 8004740:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8004742:	f7fc f86f 	bl	8000824 <__aeabi_fmul>
 8004746:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004748:	4680      	mov	r8, r0
 800474a:	1c39      	adds	r1, r7, #0
 800474c:	1c18      	adds	r0, r3, #0
 800474e:	4699      	mov	r9, r3
 8004750:	f7fc f868 	bl	8000824 <__aeabi_fmul>
 8004754:	1c01      	adds	r1, r0, #0
 8004756:	4640      	mov	r0, r8
 8004758:	f7fb fd8a 	bl	8000270 <__aeabi_fadd>
 800475c:	465b      	mov	r3, fp
 800475e:	9902      	ldr	r1, [sp, #8]
 8004760:	5058      	str	r0, [r3, r1]
 8004762:	1c39      	adds	r1, r7, #0
 8004764:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8004766:	f7fc f85d 	bl	8000824 <__aeabi_fmul>
 800476a:	1c31      	adds	r1, r6, #0
 800476c:	1c07      	adds	r7, r0, #0
 800476e:	4648      	mov	r0, r9
 8004770:	f7fc f858 	bl	8000824 <__aeabi_fmul>
 8004774:	1c01      	adds	r1, r0, #0
 8004776:	1c38      	adds	r0, r7, #0
 8004778:	f7fc f974 	bl	8000a64 <__aeabi_fsub>
 800477c:	9b00      	ldr	r3, [sp, #0]
 800477e:	9e05      	ldr	r6, [sp, #20]
 8004780:	1c29      	adds	r1, r5, #0
 8004782:	5198      	str	r0, [r3, r6]
 8004784:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8004786:	1c18      	adds	r0, r3, #0
 8004788:	4699      	mov	r9, r3
 800478a:	f7fc f84b 	bl	8000824 <__aeabi_fmul>
 800478e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004790:	1c06      	adds	r6, r0, #0
 8004792:	1c21      	adds	r1, r4, #0
 8004794:	1c18      	adds	r0, r3, #0
 8004796:	4698      	mov	r8, r3
 8004798:	f7fc f844 	bl	8000824 <__aeabi_fmul>
 800479c:	1c01      	adds	r1, r0, #0
 800479e:	1c30      	adds	r0, r6, #0
 80047a0:	f7fb fd66 	bl	8000270 <__aeabi_fadd>
 80047a4:	465e      	mov	r6, fp
 80047a6:	9f04      	ldr	r7, [sp, #16]
 80047a8:	1c21      	adds	r1, r4, #0
 80047aa:	51f0      	str	r0, [r6, r7]
 80047ac:	4648      	mov	r0, r9
 80047ae:	f7fc f839 	bl	8000824 <__aeabi_fmul>
 80047b2:	1c29      	adds	r1, r5, #0
 80047b4:	1c04      	adds	r4, r0, #0
 80047b6:	4640      	mov	r0, r8
 80047b8:	f7fc f834 	bl	8000824 <__aeabi_fmul>
 80047bc:	1c01      	adds	r1, r0, #0
 80047be:	1c20      	adds	r0, r4, #0
 80047c0:	f7fc f950 	bl	8000a64 <__aeabi_fsub>
 80047c4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80047c6:	9c03      	ldr	r4, [sp, #12]
 80047c8:	9902      	ldr	r1, [sp, #8]
 80047ca:	4699      	mov	r9, r3
 80047cc:	5060      	str	r0, [r4, r1]
 80047ce:	1c19      	adds	r1, r3, #0
 80047d0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80047d2:	1c18      	adds	r0, r3, #0
 80047d4:	4698      	mov	r8, r3
 80047d6:	f7fc f945 	bl	8000a64 <__aeabi_fsub>
 80047da:	49ac      	ldr	r1, [pc, #688]	; (8004a8c <arm_radix8_butterfly_f32+0x980>)
 80047dc:	f7fc f822 	bl	8000824 <__aeabi_fmul>
 80047e0:	4649      	mov	r1, r9
 80047e2:	1c04      	adds	r4, r0, #0
 80047e4:	4640      	mov	r0, r8
 80047e6:	f7fb fd43 	bl	8000270 <__aeabi_fadd>
 80047ea:	49a8      	ldr	r1, [pc, #672]	; (8004a8c <arm_radix8_butterfly_f32+0x980>)
 80047ec:	f7fc f81a 	bl	8000824 <__aeabi_fmul>
 80047f0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80047f2:	1c05      	adds	r5, r0, #0
 80047f4:	4699      	mov	r9, r3
 80047f6:	1c19      	adds	r1, r3, #0
 80047f8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80047fa:	1c18      	adds	r0, r3, #0
 80047fc:	4698      	mov	r8, r3
 80047fe:	f7fc f931 	bl	8000a64 <__aeabi_fsub>
 8004802:	49a2      	ldr	r1, [pc, #648]	; (8004a8c <arm_radix8_butterfly_f32+0x980>)
 8004804:	f7fc f80e 	bl	8000824 <__aeabi_fmul>
 8004808:	4649      	mov	r1, r9
 800480a:	1c07      	adds	r7, r0, #0
 800480c:	4640      	mov	r0, r8
 800480e:	f7fb fd2f 	bl	8000270 <__aeabi_fadd>
 8004812:	499e      	ldr	r1, [pc, #632]	; (8004a8c <arm_radix8_butterfly_f32+0x980>)
 8004814:	f7fc f806 	bl	8000824 <__aeabi_fmul>
 8004818:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 800481a:	4681      	mov	r9, r0
 800481c:	1c21      	adds	r1, r4, #0
 800481e:	1c30      	adds	r0, r6, #0
 8004820:	f7fc f920 	bl	8000a64 <__aeabi_fsub>
 8004824:	1c21      	adds	r1, r4, #0
 8004826:	4680      	mov	r8, r0
 8004828:	1c30      	adds	r0, r6, #0
 800482a:	f7fb fd21 	bl	8000270 <__aeabi_fadd>
 800482e:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8004830:	1c29      	adds	r1, r5, #0
 8004832:	9006      	str	r0, [sp, #24]
 8004834:	1c30      	adds	r0, r6, #0
 8004836:	f7fc f915 	bl	8000a64 <__aeabi_fsub>
 800483a:	1c29      	adds	r1, r5, #0
 800483c:	1c04      	adds	r4, r0, #0
 800483e:	1c30      	adds	r0, r6, #0
 8004840:	f7fb fd16 	bl	8000270 <__aeabi_fadd>
 8004844:	1c39      	adds	r1, r7, #0
 8004846:	1c06      	adds	r6, r0, #0
 8004848:	9807      	ldr	r0, [sp, #28]
 800484a:	f7fc f90b 	bl	8000a64 <__aeabi_fsub>
 800484e:	1c39      	adds	r1, r7, #0
 8004850:	1c05      	adds	r5, r0, #0
 8004852:	9807      	ldr	r0, [sp, #28]
 8004854:	f7fb fd0c 	bl	8000270 <__aeabi_fadd>
 8004858:	464b      	mov	r3, r9
 800485a:	1c07      	adds	r7, r0, #0
 800485c:	9307      	str	r3, [sp, #28]
 800485e:	4649      	mov	r1, r9
 8004860:	9808      	ldr	r0, [sp, #32]
 8004862:	f7fc f8ff 	bl	8000a64 <__aeabi_fsub>
 8004866:	9907      	ldr	r1, [sp, #28]
 8004868:	4681      	mov	r9, r0
 800486a:	9808      	ldr	r0, [sp, #32]
 800486c:	f7fb fd00 	bl	8000270 <__aeabi_fadd>
 8004870:	1c01      	adds	r1, r0, #0
 8004872:	9008      	str	r0, [sp, #32]
 8004874:	9806      	ldr	r0, [sp, #24]
 8004876:	f7fb fcfb 	bl	8000270 <__aeabi_fadd>
 800487a:	9908      	ldr	r1, [sp, #32]
 800487c:	9007      	str	r0, [sp, #28]
 800487e:	9806      	ldr	r0, [sp, #24]
 8004880:	f7fc f8f0 	bl	8000a64 <__aeabi_fsub>
 8004884:	4649      	mov	r1, r9
 8004886:	9006      	str	r0, [sp, #24]
 8004888:	4640      	mov	r0, r8
 800488a:	f7fb fcf1 	bl	8000270 <__aeabi_fadd>
 800488e:	4649      	mov	r1, r9
 8004890:	9008      	str	r0, [sp, #32]
 8004892:	4640      	mov	r0, r8
 8004894:	f7fc f8e6 	bl	8000a64 <__aeabi_fsub>
 8004898:	1c31      	adds	r1, r6, #0
 800489a:	4681      	mov	r9, r0
 800489c:	1c38      	adds	r0, r7, #0
 800489e:	f7fc f8e1 	bl	8000a64 <__aeabi_fsub>
 80048a2:	1c39      	adds	r1, r7, #0
 80048a4:	4680      	mov	r8, r0
 80048a6:	1c30      	adds	r0, r6, #0
 80048a8:	f7fb fce2 	bl	8000270 <__aeabi_fadd>
 80048ac:	1c21      	adds	r1, r4, #0
 80048ae:	1c07      	adds	r7, r0, #0
 80048b0:	1c28      	adds	r0, r5, #0
 80048b2:	f7fc f8d7 	bl	8000a64 <__aeabi_fsub>
 80048b6:	1c29      	adds	r1, r5, #0
 80048b8:	1c06      	adds	r6, r0, #0
 80048ba:	1c20      	adds	r0, r4, #0
 80048bc:	f7fb fcd8 	bl	8000270 <__aeabi_fadd>
 80048c0:	9907      	ldr	r1, [sp, #28]
 80048c2:	1c04      	adds	r4, r0, #0
 80048c4:	980a      	ldr	r0, [sp, #40]	; 0x28
 80048c6:	f7fb ffad 	bl	8000824 <__aeabi_fmul>
 80048ca:	4641      	mov	r1, r8
 80048cc:	1c05      	adds	r5, r0, #0
 80048ce:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80048d0:	f7fb ffa8 	bl	8000824 <__aeabi_fmul>
 80048d4:	1c01      	adds	r1, r0, #0
 80048d6:	1c28      	adds	r0, r5, #0
 80048d8:	f7fb fcca 	bl	8000270 <__aeabi_fadd>
 80048dc:	4659      	mov	r1, fp
 80048de:	9d05      	ldr	r5, [sp, #20]
 80048e0:	5148      	str	r0, [r1, r5]
 80048e2:	4641      	mov	r1, r8
 80048e4:	980a      	ldr	r0, [sp, #40]	; 0x28
 80048e6:	f7fb ff9d 	bl	8000824 <__aeabi_fmul>
 80048ea:	9907      	ldr	r1, [sp, #28]
 80048ec:	1c05      	adds	r5, r0, #0
 80048ee:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80048f0:	f7fb ff98 	bl	8000824 <__aeabi_fmul>
 80048f4:	1c01      	adds	r1, r0, #0
 80048f6:	1c28      	adds	r0, r5, #0
 80048f8:	f7fc f8b4 	bl	8000a64 <__aeabi_fsub>
 80048fc:	9b00      	ldr	r3, [sp, #0]
 80048fe:	9906      	ldr	r1, [sp, #24]
 8004900:	6018      	str	r0, [r3, #0]
 8004902:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004904:	f7fb ff8e 	bl	8000824 <__aeabi_fmul>
 8004908:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800490a:	1c05      	adds	r5, r0, #0
 800490c:	1c39      	adds	r1, r7, #0
 800490e:	1c18      	adds	r0, r3, #0
 8004910:	4698      	mov	r8, r3
 8004912:	f7fb ff87 	bl	8000824 <__aeabi_fmul>
 8004916:	1c01      	adds	r1, r0, #0
 8004918:	1c28      	adds	r0, r5, #0
 800491a:	f7fb fca9 	bl	8000270 <__aeabi_fadd>
 800491e:	4655      	mov	r5, sl
 8004920:	9a01      	ldr	r2, [sp, #4]
 8004922:	1c39      	adds	r1, r7, #0
 8004924:	50a8      	str	r0, [r5, r2]
 8004926:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004928:	f7fb ff7c 	bl	8000824 <__aeabi_fmul>
 800492c:	9906      	ldr	r1, [sp, #24]
 800492e:	1c05      	adds	r5, r0, #0
 8004930:	4640      	mov	r0, r8
 8004932:	f7fb ff77 	bl	8000824 <__aeabi_fmul>
 8004936:	1c01      	adds	r1, r0, #0
 8004938:	1c28      	adds	r0, r5, #0
 800493a:	f7fc f893 	bl	8000a64 <__aeabi_fsub>
 800493e:	9f00      	ldr	r7, [sp, #0]
 8004940:	9d04      	ldr	r5, [sp, #16]
 8004942:	9908      	ldr	r1, [sp, #32]
 8004944:	5178      	str	r0, [r7, r5]
 8004946:	980d      	ldr	r0, [sp, #52]	; 0x34
 8004948:	f7fb ff6c 	bl	8000824 <__aeabi_fmul>
 800494c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800494e:	1c05      	adds	r5, r0, #0
 8004950:	1c31      	adds	r1, r6, #0
 8004952:	1c18      	adds	r0, r3, #0
 8004954:	4698      	mov	r8, r3
 8004956:	f7fb ff65 	bl	8000824 <__aeabi_fmul>
 800495a:	1c01      	adds	r1, r0, #0
 800495c:	1c28      	adds	r0, r5, #0
 800495e:	f7fb fc87 	bl	8000270 <__aeabi_fadd>
 8004962:	4653      	mov	r3, sl
 8004964:	9d02      	ldr	r5, [sp, #8]
 8004966:	1c31      	adds	r1, r6, #0
 8004968:	5158      	str	r0, [r3, r5]
 800496a:	980d      	ldr	r0, [sp, #52]	; 0x34
 800496c:	f7fb ff5a 	bl	8000824 <__aeabi_fmul>
 8004970:	9908      	ldr	r1, [sp, #32]
 8004972:	1c05      	adds	r5, r0, #0
 8004974:	4640      	mov	r0, r8
 8004976:	f7fb ff55 	bl	8000824 <__aeabi_fmul>
 800497a:	1c01      	adds	r1, r0, #0
 800497c:	1c28      	adds	r0, r5, #0
 800497e:	f7fc f871 	bl	8000a64 <__aeabi_fsub>
 8004982:	9a01      	ldr	r2, [sp, #4]
 8004984:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004986:	50b8      	str	r0, [r7, r2]
 8004988:	4649      	mov	r1, r9
 800498a:	1c18      	adds	r0, r3, #0
 800498c:	4698      	mov	r8, r3
 800498e:	f7fb ff49 	bl	8000824 <__aeabi_fmul>
 8004992:	003e      	movs	r6, r7
 8004994:	9f1e      	ldr	r7, [sp, #120]	; 0x78
 8004996:	1c21      	adds	r1, r4, #0
 8004998:	1c05      	adds	r5, r0, #0
 800499a:	1c38      	adds	r0, r7, #0
 800499c:	f7fb ff42 	bl	8000824 <__aeabi_fmul>
 80049a0:	1c01      	adds	r1, r0, #0
 80049a2:	1c28      	adds	r0, r5, #0
 80049a4:	f7fb fc64 	bl	8000270 <__aeabi_fadd>
 80049a8:	4653      	mov	r3, sl
 80049aa:	1c21      	adds	r1, r4, #0
 80049ac:	6018      	str	r0, [r3, #0]
 80049ae:	4640      	mov	r0, r8
 80049b0:	f7fb ff38 	bl	8000824 <__aeabi_fmul>
 80049b4:	4649      	mov	r1, r9
 80049b6:	1c04      	adds	r4, r0, #0
 80049b8:	1c38      	adds	r0, r7, #0
 80049ba:	f7fb ff33 	bl	8000824 <__aeabi_fmul>
 80049be:	1c01      	adds	r1, r0, #0
 80049c0:	1c20      	adds	r0, r4, #0
 80049c2:	f7fc f84f 	bl	8000a64 <__aeabi_fsub>
 80049c6:	4653      	mov	r3, sl
 80049c8:	9918      	ldr	r1, [sp, #96]	; 0x60
 80049ca:	6058      	str	r0, [r3, #4]
 80049cc:	468c      	mov	ip, r1
 80049ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80049d0:	9919      	ldr	r1, [sp, #100]	; 0x64
 80049d2:	4463      	add	r3, ip
 80049d4:	0018      	movs	r0, r3
 80049d6:	468c      	mov	ip, r1
 80049d8:	9309      	str	r3, [sp, #36]	; 0x24
 80049da:	0033      	movs	r3, r6
 80049dc:	9c03      	ldr	r4, [sp, #12]
 80049de:	4463      	add	r3, ip
 80049e0:	9300      	str	r3, [sp, #0]
 80049e2:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80049e4:	4464      	add	r4, ip
 80049e6:	44e3      	add	fp, ip
 80049e8:	44e2      	add	sl, ip
 80049ea:	9403      	str	r4, [sp, #12]
 80049ec:	001a      	movs	r2, r3
 80049ee:	4282      	cmp	r2, r0
 80049f0:	d900      	bls.n	80049f4 <arm_radix8_butterfly_f32+0x8e8>
 80049f2:	e5b5      	b.n	8004560 <arm_radix8_butterfly_f32+0x454>
 80049f4:	982f      	ldr	r0, [sp, #188]	; 0xbc
 80049f6:	9923      	ldr	r1, [sp, #140]	; 0x8c
 80049f8:	4684      	mov	ip, r0
 80049fa:	9831      	ldr	r0, [sp, #196]	; 0xc4
 80049fc:	4461      	add	r1, ip
 80049fe:	4684      	mov	ip, r0
 8004a00:	9123      	str	r1, [sp, #140]	; 0x8c
 8004a02:	9830      	ldr	r0, [sp, #192]	; 0xc0
 8004a04:	9924      	ldr	r1, [sp, #144]	; 0x90
 8004a06:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004a08:	4461      	add	r1, ip
 8004a0a:	4684      	mov	ip, r0
 8004a0c:	9124      	str	r1, [sp, #144]	; 0x90
 8004a0e:	9834      	ldr	r0, [sp, #208]	; 0xd0
 8004a10:	9926      	ldr	r1, [sp, #152]	; 0x98
 8004a12:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004a14:	4461      	add	r1, ip
 8004a16:	4684      	mov	ip, r0
 8004a18:	9126      	str	r1, [sp, #152]	; 0x98
 8004a1a:	9833      	ldr	r0, [sp, #204]	; 0xcc
 8004a1c:	9925      	ldr	r1, [sp, #148]	; 0x94
 8004a1e:	3301      	adds	r3, #1
 8004a20:	4461      	add	r1, ip
 8004a22:	4684      	mov	ip, r0
 8004a24:	9125      	str	r1, [sp, #148]	; 0x94
 8004a26:	9832      	ldr	r0, [sp, #200]	; 0xc8
 8004a28:	992c      	ldr	r1, [sp, #176]	; 0xb0
 8004a2a:	001a      	movs	r2, r3
 8004a2c:	4461      	add	r1, ip
 8004a2e:	4684      	mov	ip, r0
 8004a30:	912c      	str	r1, [sp, #176]	; 0xb0
 8004a32:	992b      	ldr	r1, [sp, #172]	; 0xac
 8004a34:	9322      	str	r3, [sp, #136]	; 0x88
 8004a36:	4461      	add	r1, ip
 8004a38:	912b      	str	r1, [sp, #172]	; 0xac
 8004a3a:	992a      	ldr	r1, [sp, #168]	; 0xa8
 8004a3c:	0023      	movs	r3, r4
 8004a3e:	3108      	adds	r1, #8
 8004a40:	912a      	str	r1, [sp, #168]	; 0xa8
 8004a42:	9929      	ldr	r1, [sp, #164]	; 0xa4
 8004a44:	3108      	adds	r1, #8
 8004a46:	9129      	str	r1, [sp, #164]	; 0xa4
 8004a48:	9928      	ldr	r1, [sp, #160]	; 0xa0
 8004a4a:	3108      	adds	r1, #8
 8004a4c:	9128      	str	r1, [sp, #160]	; 0xa0
 8004a4e:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8004a50:	3108      	adds	r1, #8
 8004a52:	9127      	str	r1, [sp, #156]	; 0x9c
 8004a54:	992e      	ldr	r1, [sp, #184]	; 0xb8
 8004a56:	4291      	cmp	r1, r2
 8004a58:	d005      	beq.n	8004a66 <arm_radix8_butterfly_f32+0x95a>
 8004a5a:	9935      	ldr	r1, [sp, #212]	; 0xd4
 8004a5c:	0022      	movs	r2, r4
 8004a5e:	468c      	mov	ip, r1
 8004a60:	4462      	add	r2, ip
 8004a62:	922d      	str	r2, [sp, #180]	; 0xb4
 8004a64:	e54c      	b.n	8004500 <arm_radix8_butterfly_f32+0x3f4>
 8004a66:	466b      	mov	r3, sp
 8004a68:	22d4      	movs	r2, #212	; 0xd4
 8004a6a:	189b      	adds	r3, r3, r2
 8004a6c:	881b      	ldrh	r3, [r3, #0]
 8004a6e:	9c36      	ldr	r4, [sp, #216]	; 0xd8
 8004a70:	9310      	str	r3, [sp, #64]	; 0x40
 8004a72:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 8004a74:	9318      	str	r3, [sp, #96]	; 0x60
 8004a76:	0019      	movs	r1, r3
 8004a78:	f7ff fb55 	bl	8004126 <arm_radix8_butterfly_f32+0x1a>
 8004a7c:	b039      	add	sp, #228	; 0xe4
 8004a7e:	bc3c      	pop	{r2, r3, r4, r5}
 8004a80:	4690      	mov	r8, r2
 8004a82:	4699      	mov	r9, r3
 8004a84:	46a2      	mov	sl, r4
 8004a86:	46ab      	mov	fp, r5
 8004a88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a8a:	46c0      	nop			; (mov r8, r8)
 8004a8c:	3f3504f3 	.word	0x3f3504f3

08004a90 <__libc_init_array>:
 8004a90:	b570      	push	{r4, r5, r6, lr}
 8004a92:	2600      	movs	r6, #0
 8004a94:	4d0c      	ldr	r5, [pc, #48]	; (8004ac8 <__libc_init_array+0x38>)
 8004a96:	4c0d      	ldr	r4, [pc, #52]	; (8004acc <__libc_init_array+0x3c>)
 8004a98:	1b64      	subs	r4, r4, r5
 8004a9a:	10a4      	asrs	r4, r4, #2
 8004a9c:	42a6      	cmp	r6, r4
 8004a9e:	d109      	bne.n	8004ab4 <__libc_init_array+0x24>
 8004aa0:	2600      	movs	r6, #0
 8004aa2:	f000 ff8b 	bl	80059bc <_init>
 8004aa6:	4d0a      	ldr	r5, [pc, #40]	; (8004ad0 <__libc_init_array+0x40>)
 8004aa8:	4c0a      	ldr	r4, [pc, #40]	; (8004ad4 <__libc_init_array+0x44>)
 8004aaa:	1b64      	subs	r4, r4, r5
 8004aac:	10a4      	asrs	r4, r4, #2
 8004aae:	42a6      	cmp	r6, r4
 8004ab0:	d105      	bne.n	8004abe <__libc_init_array+0x2e>
 8004ab2:	bd70      	pop	{r4, r5, r6, pc}
 8004ab4:	00b3      	lsls	r3, r6, #2
 8004ab6:	58eb      	ldr	r3, [r5, r3]
 8004ab8:	4798      	blx	r3
 8004aba:	3601      	adds	r6, #1
 8004abc:	e7ee      	b.n	8004a9c <__libc_init_array+0xc>
 8004abe:	00b3      	lsls	r3, r6, #2
 8004ac0:	58eb      	ldr	r3, [r5, r3]
 8004ac2:	4798      	blx	r3
 8004ac4:	3601      	adds	r6, #1
 8004ac6:	e7f2      	b.n	8004aae <__libc_init_array+0x1e>
 8004ac8:	080089c4 	.word	0x080089c4
 8004acc:	080089c4 	.word	0x080089c4
 8004ad0:	080089c4 	.word	0x080089c4
 8004ad4:	080089c8 	.word	0x080089c8

08004ad8 <iprintf>:
 8004ad8:	b40f      	push	{r0, r1, r2, r3}
 8004ada:	4b0b      	ldr	r3, [pc, #44]	; (8004b08 <iprintf+0x30>)
 8004adc:	b513      	push	{r0, r1, r4, lr}
 8004ade:	681c      	ldr	r4, [r3, #0]
 8004ae0:	2c00      	cmp	r4, #0
 8004ae2:	d005      	beq.n	8004af0 <iprintf+0x18>
 8004ae4:	69a3      	ldr	r3, [r4, #24]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d102      	bne.n	8004af0 <iprintf+0x18>
 8004aea:	0020      	movs	r0, r4
 8004aec:	f000 f850 	bl	8004b90 <__sinit>
 8004af0:	ab05      	add	r3, sp, #20
 8004af2:	9a04      	ldr	r2, [sp, #16]
 8004af4:	68a1      	ldr	r1, [r4, #8]
 8004af6:	0020      	movs	r0, r4
 8004af8:	9301      	str	r3, [sp, #4]
 8004afa:	f000 f96d 	bl	8004dd8 <_vfiprintf_r>
 8004afe:	bc16      	pop	{r1, r2, r4}
 8004b00:	bc08      	pop	{r3}
 8004b02:	b004      	add	sp, #16
 8004b04:	4718      	bx	r3
 8004b06:	46c0      	nop			; (mov r8, r8)
 8004b08:	20002004 	.word	0x20002004

08004b0c <_cleanup_r>:
 8004b0c:	b510      	push	{r4, lr}
 8004b0e:	4902      	ldr	r1, [pc, #8]	; (8004b18 <_cleanup_r+0xc>)
 8004b10:	f000 f8b2 	bl	8004c78 <_fwalk_reent>
 8004b14:	bd10      	pop	{r4, pc}
 8004b16:	46c0      	nop			; (mov r8, r8)
 8004b18:	080056d5 	.word	0x080056d5

08004b1c <std.isra.0>:
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	b510      	push	{r4, lr}
 8004b20:	0004      	movs	r4, r0
 8004b22:	6003      	str	r3, [r0, #0]
 8004b24:	6043      	str	r3, [r0, #4]
 8004b26:	6083      	str	r3, [r0, #8]
 8004b28:	8181      	strh	r1, [r0, #12]
 8004b2a:	6643      	str	r3, [r0, #100]	; 0x64
 8004b2c:	81c2      	strh	r2, [r0, #14]
 8004b2e:	6103      	str	r3, [r0, #16]
 8004b30:	6143      	str	r3, [r0, #20]
 8004b32:	6183      	str	r3, [r0, #24]
 8004b34:	0019      	movs	r1, r3
 8004b36:	2208      	movs	r2, #8
 8004b38:	305c      	adds	r0, #92	; 0x5c
 8004b3a:	f000 f8be 	bl	8004cba <memset>
 8004b3e:	4b05      	ldr	r3, [pc, #20]	; (8004b54 <std.isra.0+0x38>)
 8004b40:	6224      	str	r4, [r4, #32]
 8004b42:	6263      	str	r3, [r4, #36]	; 0x24
 8004b44:	4b04      	ldr	r3, [pc, #16]	; (8004b58 <std.isra.0+0x3c>)
 8004b46:	62a3      	str	r3, [r4, #40]	; 0x28
 8004b48:	4b04      	ldr	r3, [pc, #16]	; (8004b5c <std.isra.0+0x40>)
 8004b4a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004b4c:	4b04      	ldr	r3, [pc, #16]	; (8004b60 <std.isra.0+0x44>)
 8004b4e:	6323      	str	r3, [r4, #48]	; 0x30
 8004b50:	bd10      	pop	{r4, pc}
 8004b52:	46c0      	nop			; (mov r8, r8)
 8004b54:	08005345 	.word	0x08005345
 8004b58:	0800536d 	.word	0x0800536d
 8004b5c:	080053a5 	.word	0x080053a5
 8004b60:	080053d1 	.word	0x080053d1

08004b64 <__sfmoreglue>:
 8004b64:	b570      	push	{r4, r5, r6, lr}
 8004b66:	2568      	movs	r5, #104	; 0x68
 8004b68:	1e4a      	subs	r2, r1, #1
 8004b6a:	4355      	muls	r5, r2
 8004b6c:	000e      	movs	r6, r1
 8004b6e:	0029      	movs	r1, r5
 8004b70:	3174      	adds	r1, #116	; 0x74
 8004b72:	f000 f8ab 	bl	8004ccc <_malloc_r>
 8004b76:	1e04      	subs	r4, r0, #0
 8004b78:	d008      	beq.n	8004b8c <__sfmoreglue+0x28>
 8004b7a:	2100      	movs	r1, #0
 8004b7c:	002a      	movs	r2, r5
 8004b7e:	6001      	str	r1, [r0, #0]
 8004b80:	6046      	str	r6, [r0, #4]
 8004b82:	300c      	adds	r0, #12
 8004b84:	60a0      	str	r0, [r4, #8]
 8004b86:	3268      	adds	r2, #104	; 0x68
 8004b88:	f000 f897 	bl	8004cba <memset>
 8004b8c:	0020      	movs	r0, r4
 8004b8e:	bd70      	pop	{r4, r5, r6, pc}

08004b90 <__sinit>:
 8004b90:	6983      	ldr	r3, [r0, #24]
 8004b92:	b513      	push	{r0, r1, r4, lr}
 8004b94:	0004      	movs	r4, r0
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d128      	bne.n	8004bec <__sinit+0x5c>
 8004b9a:	6483      	str	r3, [r0, #72]	; 0x48
 8004b9c:	64c3      	str	r3, [r0, #76]	; 0x4c
 8004b9e:	6503      	str	r3, [r0, #80]	; 0x50
 8004ba0:	4b13      	ldr	r3, [pc, #76]	; (8004bf0 <__sinit+0x60>)
 8004ba2:	4a14      	ldr	r2, [pc, #80]	; (8004bf4 <__sinit+0x64>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	6282      	str	r2, [r0, #40]	; 0x28
 8004ba8:	9301      	str	r3, [sp, #4]
 8004baa:	4298      	cmp	r0, r3
 8004bac:	d101      	bne.n	8004bb2 <__sinit+0x22>
 8004bae:	2301      	movs	r3, #1
 8004bb0:	6183      	str	r3, [r0, #24]
 8004bb2:	0020      	movs	r0, r4
 8004bb4:	f000 f820 	bl	8004bf8 <__sfp>
 8004bb8:	6060      	str	r0, [r4, #4]
 8004bba:	0020      	movs	r0, r4
 8004bbc:	f000 f81c 	bl	8004bf8 <__sfp>
 8004bc0:	60a0      	str	r0, [r4, #8]
 8004bc2:	0020      	movs	r0, r4
 8004bc4:	f000 f818 	bl	8004bf8 <__sfp>
 8004bc8:	2200      	movs	r2, #0
 8004bca:	60e0      	str	r0, [r4, #12]
 8004bcc:	2104      	movs	r1, #4
 8004bce:	6860      	ldr	r0, [r4, #4]
 8004bd0:	f7ff ffa4 	bl	8004b1c <std.isra.0>
 8004bd4:	2201      	movs	r2, #1
 8004bd6:	2109      	movs	r1, #9
 8004bd8:	68a0      	ldr	r0, [r4, #8]
 8004bda:	f7ff ff9f 	bl	8004b1c <std.isra.0>
 8004bde:	2202      	movs	r2, #2
 8004be0:	2112      	movs	r1, #18
 8004be2:	68e0      	ldr	r0, [r4, #12]
 8004be4:	f7ff ff9a 	bl	8004b1c <std.isra.0>
 8004be8:	2301      	movs	r3, #1
 8004bea:	61a3      	str	r3, [r4, #24]
 8004bec:	bd13      	pop	{r0, r1, r4, pc}
 8004bee:	46c0      	nop			; (mov r8, r8)
 8004bf0:	0800898c 	.word	0x0800898c
 8004bf4:	08004b0d 	.word	0x08004b0d

08004bf8 <__sfp>:
 8004bf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bfa:	4b1e      	ldr	r3, [pc, #120]	; (8004c74 <__sfp+0x7c>)
 8004bfc:	0007      	movs	r7, r0
 8004bfe:	681e      	ldr	r6, [r3, #0]
 8004c00:	69b3      	ldr	r3, [r6, #24]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d102      	bne.n	8004c0c <__sfp+0x14>
 8004c06:	0030      	movs	r0, r6
 8004c08:	f7ff ffc2 	bl	8004b90 <__sinit>
 8004c0c:	3648      	adds	r6, #72	; 0x48
 8004c0e:	68b4      	ldr	r4, [r6, #8]
 8004c10:	6873      	ldr	r3, [r6, #4]
 8004c12:	3b01      	subs	r3, #1
 8004c14:	d504      	bpl.n	8004c20 <__sfp+0x28>
 8004c16:	6833      	ldr	r3, [r6, #0]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d007      	beq.n	8004c2c <__sfp+0x34>
 8004c1c:	6836      	ldr	r6, [r6, #0]
 8004c1e:	e7f6      	b.n	8004c0e <__sfp+0x16>
 8004c20:	220c      	movs	r2, #12
 8004c22:	5ea5      	ldrsh	r5, [r4, r2]
 8004c24:	2d00      	cmp	r5, #0
 8004c26:	d00d      	beq.n	8004c44 <__sfp+0x4c>
 8004c28:	3468      	adds	r4, #104	; 0x68
 8004c2a:	e7f2      	b.n	8004c12 <__sfp+0x1a>
 8004c2c:	2104      	movs	r1, #4
 8004c2e:	0038      	movs	r0, r7
 8004c30:	f7ff ff98 	bl	8004b64 <__sfmoreglue>
 8004c34:	6030      	str	r0, [r6, #0]
 8004c36:	2800      	cmp	r0, #0
 8004c38:	d1f0      	bne.n	8004c1c <__sfp+0x24>
 8004c3a:	230c      	movs	r3, #12
 8004c3c:	0004      	movs	r4, r0
 8004c3e:	603b      	str	r3, [r7, #0]
 8004c40:	0020      	movs	r0, r4
 8004c42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c44:	2301      	movs	r3, #1
 8004c46:	0020      	movs	r0, r4
 8004c48:	425b      	negs	r3, r3
 8004c4a:	81e3      	strh	r3, [r4, #14]
 8004c4c:	3302      	adds	r3, #2
 8004c4e:	81a3      	strh	r3, [r4, #12]
 8004c50:	6665      	str	r5, [r4, #100]	; 0x64
 8004c52:	6025      	str	r5, [r4, #0]
 8004c54:	60a5      	str	r5, [r4, #8]
 8004c56:	6065      	str	r5, [r4, #4]
 8004c58:	6125      	str	r5, [r4, #16]
 8004c5a:	6165      	str	r5, [r4, #20]
 8004c5c:	61a5      	str	r5, [r4, #24]
 8004c5e:	2208      	movs	r2, #8
 8004c60:	0029      	movs	r1, r5
 8004c62:	305c      	adds	r0, #92	; 0x5c
 8004c64:	f000 f829 	bl	8004cba <memset>
 8004c68:	6365      	str	r5, [r4, #52]	; 0x34
 8004c6a:	63a5      	str	r5, [r4, #56]	; 0x38
 8004c6c:	64a5      	str	r5, [r4, #72]	; 0x48
 8004c6e:	64e5      	str	r5, [r4, #76]	; 0x4c
 8004c70:	e7e6      	b.n	8004c40 <__sfp+0x48>
 8004c72:	46c0      	nop			; (mov r8, r8)
 8004c74:	0800898c 	.word	0x0800898c

08004c78 <_fwalk_reent>:
 8004c78:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004c7a:	0004      	movs	r4, r0
 8004c7c:	0007      	movs	r7, r0
 8004c7e:	2600      	movs	r6, #0
 8004c80:	9101      	str	r1, [sp, #4]
 8004c82:	3448      	adds	r4, #72	; 0x48
 8004c84:	2c00      	cmp	r4, #0
 8004c86:	d101      	bne.n	8004c8c <_fwalk_reent+0x14>
 8004c88:	0030      	movs	r0, r6
 8004c8a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004c8c:	6863      	ldr	r3, [r4, #4]
 8004c8e:	68a5      	ldr	r5, [r4, #8]
 8004c90:	9300      	str	r3, [sp, #0]
 8004c92:	9b00      	ldr	r3, [sp, #0]
 8004c94:	3b01      	subs	r3, #1
 8004c96:	9300      	str	r3, [sp, #0]
 8004c98:	d501      	bpl.n	8004c9e <_fwalk_reent+0x26>
 8004c9a:	6824      	ldr	r4, [r4, #0]
 8004c9c:	e7f2      	b.n	8004c84 <_fwalk_reent+0xc>
 8004c9e:	89ab      	ldrh	r3, [r5, #12]
 8004ca0:	2b01      	cmp	r3, #1
 8004ca2:	d908      	bls.n	8004cb6 <_fwalk_reent+0x3e>
 8004ca4:	220e      	movs	r2, #14
 8004ca6:	5eab      	ldrsh	r3, [r5, r2]
 8004ca8:	3301      	adds	r3, #1
 8004caa:	d004      	beq.n	8004cb6 <_fwalk_reent+0x3e>
 8004cac:	0029      	movs	r1, r5
 8004cae:	0038      	movs	r0, r7
 8004cb0:	9b01      	ldr	r3, [sp, #4]
 8004cb2:	4798      	blx	r3
 8004cb4:	4306      	orrs	r6, r0
 8004cb6:	3568      	adds	r5, #104	; 0x68
 8004cb8:	e7eb      	b.n	8004c92 <_fwalk_reent+0x1a>

08004cba <memset>:
 8004cba:	0003      	movs	r3, r0
 8004cbc:	1882      	adds	r2, r0, r2
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d100      	bne.n	8004cc4 <memset+0xa>
 8004cc2:	4770      	bx	lr
 8004cc4:	7019      	strb	r1, [r3, #0]
 8004cc6:	3301      	adds	r3, #1
 8004cc8:	e7f9      	b.n	8004cbe <memset+0x4>
	...

08004ccc <_malloc_r>:
 8004ccc:	2303      	movs	r3, #3
 8004cce:	b570      	push	{r4, r5, r6, lr}
 8004cd0:	1ccd      	adds	r5, r1, #3
 8004cd2:	439d      	bics	r5, r3
 8004cd4:	3508      	adds	r5, #8
 8004cd6:	0006      	movs	r6, r0
 8004cd8:	2d0c      	cmp	r5, #12
 8004cda:	d21e      	bcs.n	8004d1a <_malloc_r+0x4e>
 8004cdc:	250c      	movs	r5, #12
 8004cde:	42a9      	cmp	r1, r5
 8004ce0:	d81d      	bhi.n	8004d1e <_malloc_r+0x52>
 8004ce2:	0030      	movs	r0, r6
 8004ce4:	f000 fdad 	bl	8005842 <__malloc_lock>
 8004ce8:	4a25      	ldr	r2, [pc, #148]	; (8004d80 <_malloc_r+0xb4>)
 8004cea:	6814      	ldr	r4, [r2, #0]
 8004cec:	0021      	movs	r1, r4
 8004cee:	2900      	cmp	r1, #0
 8004cf0:	d119      	bne.n	8004d26 <_malloc_r+0x5a>
 8004cf2:	4c24      	ldr	r4, [pc, #144]	; (8004d84 <_malloc_r+0xb8>)
 8004cf4:	6823      	ldr	r3, [r4, #0]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d103      	bne.n	8004d02 <_malloc_r+0x36>
 8004cfa:	0030      	movs	r0, r6
 8004cfc:	f000 fb10 	bl	8005320 <_sbrk_r>
 8004d00:	6020      	str	r0, [r4, #0]
 8004d02:	0029      	movs	r1, r5
 8004d04:	0030      	movs	r0, r6
 8004d06:	f000 fb0b 	bl	8005320 <_sbrk_r>
 8004d0a:	1c43      	adds	r3, r0, #1
 8004d0c:	d12c      	bne.n	8004d68 <_malloc_r+0x9c>
 8004d0e:	230c      	movs	r3, #12
 8004d10:	0030      	movs	r0, r6
 8004d12:	6033      	str	r3, [r6, #0]
 8004d14:	f000 fd96 	bl	8005844 <__malloc_unlock>
 8004d18:	e003      	b.n	8004d22 <_malloc_r+0x56>
 8004d1a:	2d00      	cmp	r5, #0
 8004d1c:	dadf      	bge.n	8004cde <_malloc_r+0x12>
 8004d1e:	230c      	movs	r3, #12
 8004d20:	6033      	str	r3, [r6, #0]
 8004d22:	2000      	movs	r0, #0
 8004d24:	bd70      	pop	{r4, r5, r6, pc}
 8004d26:	680b      	ldr	r3, [r1, #0]
 8004d28:	1b5b      	subs	r3, r3, r5
 8004d2a:	d41a      	bmi.n	8004d62 <_malloc_r+0x96>
 8004d2c:	2b0b      	cmp	r3, #11
 8004d2e:	d903      	bls.n	8004d38 <_malloc_r+0x6c>
 8004d30:	600b      	str	r3, [r1, #0]
 8004d32:	18cc      	adds	r4, r1, r3
 8004d34:	6025      	str	r5, [r4, #0]
 8004d36:	e003      	b.n	8004d40 <_malloc_r+0x74>
 8004d38:	428c      	cmp	r4, r1
 8004d3a:	d10e      	bne.n	8004d5a <_malloc_r+0x8e>
 8004d3c:	6863      	ldr	r3, [r4, #4]
 8004d3e:	6013      	str	r3, [r2, #0]
 8004d40:	0030      	movs	r0, r6
 8004d42:	f000 fd7f 	bl	8005844 <__malloc_unlock>
 8004d46:	0020      	movs	r0, r4
 8004d48:	2207      	movs	r2, #7
 8004d4a:	300b      	adds	r0, #11
 8004d4c:	1d23      	adds	r3, r4, #4
 8004d4e:	4390      	bics	r0, r2
 8004d50:	1ac3      	subs	r3, r0, r3
 8004d52:	d0e7      	beq.n	8004d24 <_malloc_r+0x58>
 8004d54:	425a      	negs	r2, r3
 8004d56:	50e2      	str	r2, [r4, r3]
 8004d58:	e7e4      	b.n	8004d24 <_malloc_r+0x58>
 8004d5a:	684b      	ldr	r3, [r1, #4]
 8004d5c:	6063      	str	r3, [r4, #4]
 8004d5e:	000c      	movs	r4, r1
 8004d60:	e7ee      	b.n	8004d40 <_malloc_r+0x74>
 8004d62:	000c      	movs	r4, r1
 8004d64:	6849      	ldr	r1, [r1, #4]
 8004d66:	e7c2      	b.n	8004cee <_malloc_r+0x22>
 8004d68:	2303      	movs	r3, #3
 8004d6a:	1cc4      	adds	r4, r0, #3
 8004d6c:	439c      	bics	r4, r3
 8004d6e:	42a0      	cmp	r0, r4
 8004d70:	d0e0      	beq.n	8004d34 <_malloc_r+0x68>
 8004d72:	1a21      	subs	r1, r4, r0
 8004d74:	0030      	movs	r0, r6
 8004d76:	f000 fad3 	bl	8005320 <_sbrk_r>
 8004d7a:	1c43      	adds	r3, r0, #1
 8004d7c:	d1da      	bne.n	8004d34 <_malloc_r+0x68>
 8004d7e:	e7c6      	b.n	8004d0e <_malloc_r+0x42>
 8004d80:	20002084 	.word	0x20002084
 8004d84:	20002088 	.word	0x20002088

08004d88 <__sfputc_r>:
 8004d88:	6893      	ldr	r3, [r2, #8]
 8004d8a:	b510      	push	{r4, lr}
 8004d8c:	3b01      	subs	r3, #1
 8004d8e:	6093      	str	r3, [r2, #8]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	da05      	bge.n	8004da0 <__sfputc_r+0x18>
 8004d94:	6994      	ldr	r4, [r2, #24]
 8004d96:	42a3      	cmp	r3, r4
 8004d98:	db08      	blt.n	8004dac <__sfputc_r+0x24>
 8004d9a:	b2cb      	uxtb	r3, r1
 8004d9c:	2b0a      	cmp	r3, #10
 8004d9e:	d005      	beq.n	8004dac <__sfputc_r+0x24>
 8004da0:	6813      	ldr	r3, [r2, #0]
 8004da2:	1c58      	adds	r0, r3, #1
 8004da4:	6010      	str	r0, [r2, #0]
 8004da6:	7019      	strb	r1, [r3, #0]
 8004da8:	b2c8      	uxtb	r0, r1
 8004daa:	bd10      	pop	{r4, pc}
 8004dac:	f000 fb16 	bl	80053dc <__swbuf_r>
 8004db0:	e7fb      	b.n	8004daa <__sfputc_r+0x22>

08004db2 <__sfputs_r>:
 8004db2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004db4:	0006      	movs	r6, r0
 8004db6:	000f      	movs	r7, r1
 8004db8:	0014      	movs	r4, r2
 8004dba:	18d5      	adds	r5, r2, r3
 8004dbc:	42ac      	cmp	r4, r5
 8004dbe:	d101      	bne.n	8004dc4 <__sfputs_r+0x12>
 8004dc0:	2000      	movs	r0, #0
 8004dc2:	e007      	b.n	8004dd4 <__sfputs_r+0x22>
 8004dc4:	7821      	ldrb	r1, [r4, #0]
 8004dc6:	003a      	movs	r2, r7
 8004dc8:	0030      	movs	r0, r6
 8004dca:	f7ff ffdd 	bl	8004d88 <__sfputc_r>
 8004dce:	3401      	adds	r4, #1
 8004dd0:	1c43      	adds	r3, r0, #1
 8004dd2:	d1f3      	bne.n	8004dbc <__sfputs_r+0xa>
 8004dd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004dd8 <_vfiprintf_r>:
 8004dd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004dda:	b09f      	sub	sp, #124	; 0x7c
 8004ddc:	0006      	movs	r6, r0
 8004dde:	000f      	movs	r7, r1
 8004de0:	0014      	movs	r4, r2
 8004de2:	9305      	str	r3, [sp, #20]
 8004de4:	2800      	cmp	r0, #0
 8004de6:	d004      	beq.n	8004df2 <_vfiprintf_r+0x1a>
 8004de8:	6983      	ldr	r3, [r0, #24]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d101      	bne.n	8004df2 <_vfiprintf_r+0x1a>
 8004dee:	f7ff fecf 	bl	8004b90 <__sinit>
 8004df2:	4b7f      	ldr	r3, [pc, #508]	; (8004ff0 <_vfiprintf_r+0x218>)
 8004df4:	429f      	cmp	r7, r3
 8004df6:	d15c      	bne.n	8004eb2 <_vfiprintf_r+0xda>
 8004df8:	6877      	ldr	r7, [r6, #4]
 8004dfa:	89bb      	ldrh	r3, [r7, #12]
 8004dfc:	071b      	lsls	r3, r3, #28
 8004dfe:	d562      	bpl.n	8004ec6 <_vfiprintf_r+0xee>
 8004e00:	693b      	ldr	r3, [r7, #16]
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d05f      	beq.n	8004ec6 <_vfiprintf_r+0xee>
 8004e06:	2300      	movs	r3, #0
 8004e08:	ad06      	add	r5, sp, #24
 8004e0a:	616b      	str	r3, [r5, #20]
 8004e0c:	3320      	adds	r3, #32
 8004e0e:	766b      	strb	r3, [r5, #25]
 8004e10:	3310      	adds	r3, #16
 8004e12:	76ab      	strb	r3, [r5, #26]
 8004e14:	9402      	str	r4, [sp, #8]
 8004e16:	9c02      	ldr	r4, [sp, #8]
 8004e18:	7823      	ldrb	r3, [r4, #0]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d15d      	bne.n	8004eda <_vfiprintf_r+0x102>
 8004e1e:	9b02      	ldr	r3, [sp, #8]
 8004e20:	1ae3      	subs	r3, r4, r3
 8004e22:	9304      	str	r3, [sp, #16]
 8004e24:	d00d      	beq.n	8004e42 <_vfiprintf_r+0x6a>
 8004e26:	9b04      	ldr	r3, [sp, #16]
 8004e28:	9a02      	ldr	r2, [sp, #8]
 8004e2a:	0039      	movs	r1, r7
 8004e2c:	0030      	movs	r0, r6
 8004e2e:	f7ff ffc0 	bl	8004db2 <__sfputs_r>
 8004e32:	1c43      	adds	r3, r0, #1
 8004e34:	d100      	bne.n	8004e38 <_vfiprintf_r+0x60>
 8004e36:	e0cc      	b.n	8004fd2 <_vfiprintf_r+0x1fa>
 8004e38:	696a      	ldr	r2, [r5, #20]
 8004e3a:	9b04      	ldr	r3, [sp, #16]
 8004e3c:	4694      	mov	ip, r2
 8004e3e:	4463      	add	r3, ip
 8004e40:	616b      	str	r3, [r5, #20]
 8004e42:	7823      	ldrb	r3, [r4, #0]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d100      	bne.n	8004e4a <_vfiprintf_r+0x72>
 8004e48:	e0c3      	b.n	8004fd2 <_vfiprintf_r+0x1fa>
 8004e4a:	2201      	movs	r2, #1
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	4252      	negs	r2, r2
 8004e50:	606a      	str	r2, [r5, #4]
 8004e52:	a902      	add	r1, sp, #8
 8004e54:	3254      	adds	r2, #84	; 0x54
 8004e56:	1852      	adds	r2, r2, r1
 8004e58:	3401      	adds	r4, #1
 8004e5a:	602b      	str	r3, [r5, #0]
 8004e5c:	60eb      	str	r3, [r5, #12]
 8004e5e:	60ab      	str	r3, [r5, #8]
 8004e60:	7013      	strb	r3, [r2, #0]
 8004e62:	65ab      	str	r3, [r5, #88]	; 0x58
 8004e64:	7821      	ldrb	r1, [r4, #0]
 8004e66:	2205      	movs	r2, #5
 8004e68:	4862      	ldr	r0, [pc, #392]	; (8004ff4 <_vfiprintf_r+0x21c>)
 8004e6a:	f000 fcdf 	bl	800582c <memchr>
 8004e6e:	1c63      	adds	r3, r4, #1
 8004e70:	469c      	mov	ip, r3
 8004e72:	2800      	cmp	r0, #0
 8004e74:	d135      	bne.n	8004ee2 <_vfiprintf_r+0x10a>
 8004e76:	6829      	ldr	r1, [r5, #0]
 8004e78:	06cb      	lsls	r3, r1, #27
 8004e7a:	d504      	bpl.n	8004e86 <_vfiprintf_r+0xae>
 8004e7c:	2353      	movs	r3, #83	; 0x53
 8004e7e:	aa02      	add	r2, sp, #8
 8004e80:	3020      	adds	r0, #32
 8004e82:	189b      	adds	r3, r3, r2
 8004e84:	7018      	strb	r0, [r3, #0]
 8004e86:	070b      	lsls	r3, r1, #28
 8004e88:	d504      	bpl.n	8004e94 <_vfiprintf_r+0xbc>
 8004e8a:	2353      	movs	r3, #83	; 0x53
 8004e8c:	202b      	movs	r0, #43	; 0x2b
 8004e8e:	aa02      	add	r2, sp, #8
 8004e90:	189b      	adds	r3, r3, r2
 8004e92:	7018      	strb	r0, [r3, #0]
 8004e94:	7823      	ldrb	r3, [r4, #0]
 8004e96:	2b2a      	cmp	r3, #42	; 0x2a
 8004e98:	d02c      	beq.n	8004ef4 <_vfiprintf_r+0x11c>
 8004e9a:	2000      	movs	r0, #0
 8004e9c:	210a      	movs	r1, #10
 8004e9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ea0:	7822      	ldrb	r2, [r4, #0]
 8004ea2:	3a30      	subs	r2, #48	; 0x30
 8004ea4:	2a09      	cmp	r2, #9
 8004ea6:	d800      	bhi.n	8004eaa <_vfiprintf_r+0xd2>
 8004ea8:	e06b      	b.n	8004f82 <_vfiprintf_r+0x1aa>
 8004eaa:	2800      	cmp	r0, #0
 8004eac:	d02a      	beq.n	8004f04 <_vfiprintf_r+0x12c>
 8004eae:	9309      	str	r3, [sp, #36]	; 0x24
 8004eb0:	e028      	b.n	8004f04 <_vfiprintf_r+0x12c>
 8004eb2:	4b51      	ldr	r3, [pc, #324]	; (8004ff8 <_vfiprintf_r+0x220>)
 8004eb4:	429f      	cmp	r7, r3
 8004eb6:	d101      	bne.n	8004ebc <_vfiprintf_r+0xe4>
 8004eb8:	68b7      	ldr	r7, [r6, #8]
 8004eba:	e79e      	b.n	8004dfa <_vfiprintf_r+0x22>
 8004ebc:	4b4f      	ldr	r3, [pc, #316]	; (8004ffc <_vfiprintf_r+0x224>)
 8004ebe:	429f      	cmp	r7, r3
 8004ec0:	d19b      	bne.n	8004dfa <_vfiprintf_r+0x22>
 8004ec2:	68f7      	ldr	r7, [r6, #12]
 8004ec4:	e799      	b.n	8004dfa <_vfiprintf_r+0x22>
 8004ec6:	0039      	movs	r1, r7
 8004ec8:	0030      	movs	r0, r6
 8004eca:	f000 faf1 	bl	80054b0 <__swsetup_r>
 8004ece:	2800      	cmp	r0, #0
 8004ed0:	d099      	beq.n	8004e06 <_vfiprintf_r+0x2e>
 8004ed2:	2001      	movs	r0, #1
 8004ed4:	4240      	negs	r0, r0
 8004ed6:	b01f      	add	sp, #124	; 0x7c
 8004ed8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004eda:	2b25      	cmp	r3, #37	; 0x25
 8004edc:	d09f      	beq.n	8004e1e <_vfiprintf_r+0x46>
 8004ede:	3401      	adds	r4, #1
 8004ee0:	e79a      	b.n	8004e18 <_vfiprintf_r+0x40>
 8004ee2:	4b44      	ldr	r3, [pc, #272]	; (8004ff4 <_vfiprintf_r+0x21c>)
 8004ee4:	6829      	ldr	r1, [r5, #0]
 8004ee6:	1ac0      	subs	r0, r0, r3
 8004ee8:	2301      	movs	r3, #1
 8004eea:	4083      	lsls	r3, r0
 8004eec:	430b      	orrs	r3, r1
 8004eee:	602b      	str	r3, [r5, #0]
 8004ef0:	4664      	mov	r4, ip
 8004ef2:	e7b7      	b.n	8004e64 <_vfiprintf_r+0x8c>
 8004ef4:	9b05      	ldr	r3, [sp, #20]
 8004ef6:	1d18      	adds	r0, r3, #4
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	9005      	str	r0, [sp, #20]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	db3a      	blt.n	8004f76 <_vfiprintf_r+0x19e>
 8004f00:	9309      	str	r3, [sp, #36]	; 0x24
 8004f02:	4664      	mov	r4, ip
 8004f04:	7823      	ldrb	r3, [r4, #0]
 8004f06:	2b2e      	cmp	r3, #46	; 0x2e
 8004f08:	d10b      	bne.n	8004f22 <_vfiprintf_r+0x14a>
 8004f0a:	7863      	ldrb	r3, [r4, #1]
 8004f0c:	1c62      	adds	r2, r4, #1
 8004f0e:	2b2a      	cmp	r3, #42	; 0x2a
 8004f10:	d13f      	bne.n	8004f92 <_vfiprintf_r+0x1ba>
 8004f12:	9b05      	ldr	r3, [sp, #20]
 8004f14:	3402      	adds	r4, #2
 8004f16:	1d1a      	adds	r2, r3, #4
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	9205      	str	r2, [sp, #20]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	db35      	blt.n	8004f8c <_vfiprintf_r+0x1b4>
 8004f20:	9307      	str	r3, [sp, #28]
 8004f22:	7821      	ldrb	r1, [r4, #0]
 8004f24:	2203      	movs	r2, #3
 8004f26:	4836      	ldr	r0, [pc, #216]	; (8005000 <_vfiprintf_r+0x228>)
 8004f28:	f000 fc80 	bl	800582c <memchr>
 8004f2c:	2800      	cmp	r0, #0
 8004f2e:	d007      	beq.n	8004f40 <_vfiprintf_r+0x168>
 8004f30:	4b33      	ldr	r3, [pc, #204]	; (8005000 <_vfiprintf_r+0x228>)
 8004f32:	682a      	ldr	r2, [r5, #0]
 8004f34:	1ac0      	subs	r0, r0, r3
 8004f36:	2340      	movs	r3, #64	; 0x40
 8004f38:	4083      	lsls	r3, r0
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	602b      	str	r3, [r5, #0]
 8004f3e:	3401      	adds	r4, #1
 8004f40:	7821      	ldrb	r1, [r4, #0]
 8004f42:	1c63      	adds	r3, r4, #1
 8004f44:	2206      	movs	r2, #6
 8004f46:	482f      	ldr	r0, [pc, #188]	; (8005004 <_vfiprintf_r+0x22c>)
 8004f48:	9302      	str	r3, [sp, #8]
 8004f4a:	7629      	strb	r1, [r5, #24]
 8004f4c:	f000 fc6e 	bl	800582c <memchr>
 8004f50:	2800      	cmp	r0, #0
 8004f52:	d044      	beq.n	8004fde <_vfiprintf_r+0x206>
 8004f54:	4b2c      	ldr	r3, [pc, #176]	; (8005008 <_vfiprintf_r+0x230>)
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d12f      	bne.n	8004fba <_vfiprintf_r+0x1e2>
 8004f5a:	6829      	ldr	r1, [r5, #0]
 8004f5c:	9b05      	ldr	r3, [sp, #20]
 8004f5e:	2207      	movs	r2, #7
 8004f60:	05c9      	lsls	r1, r1, #23
 8004f62:	d528      	bpl.n	8004fb6 <_vfiprintf_r+0x1de>
 8004f64:	189b      	adds	r3, r3, r2
 8004f66:	4393      	bics	r3, r2
 8004f68:	3308      	adds	r3, #8
 8004f6a:	9305      	str	r3, [sp, #20]
 8004f6c:	696b      	ldr	r3, [r5, #20]
 8004f6e:	9a03      	ldr	r2, [sp, #12]
 8004f70:	189b      	adds	r3, r3, r2
 8004f72:	616b      	str	r3, [r5, #20]
 8004f74:	e74f      	b.n	8004e16 <_vfiprintf_r+0x3e>
 8004f76:	425b      	negs	r3, r3
 8004f78:	60eb      	str	r3, [r5, #12]
 8004f7a:	2302      	movs	r3, #2
 8004f7c:	430b      	orrs	r3, r1
 8004f7e:	602b      	str	r3, [r5, #0]
 8004f80:	e7bf      	b.n	8004f02 <_vfiprintf_r+0x12a>
 8004f82:	434b      	muls	r3, r1
 8004f84:	3401      	adds	r4, #1
 8004f86:	189b      	adds	r3, r3, r2
 8004f88:	2001      	movs	r0, #1
 8004f8a:	e789      	b.n	8004ea0 <_vfiprintf_r+0xc8>
 8004f8c:	2301      	movs	r3, #1
 8004f8e:	425b      	negs	r3, r3
 8004f90:	e7c6      	b.n	8004f20 <_vfiprintf_r+0x148>
 8004f92:	2300      	movs	r3, #0
 8004f94:	0014      	movs	r4, r2
 8004f96:	200a      	movs	r0, #10
 8004f98:	001a      	movs	r2, r3
 8004f9a:	606b      	str	r3, [r5, #4]
 8004f9c:	7821      	ldrb	r1, [r4, #0]
 8004f9e:	3930      	subs	r1, #48	; 0x30
 8004fa0:	2909      	cmp	r1, #9
 8004fa2:	d903      	bls.n	8004fac <_vfiprintf_r+0x1d4>
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d0bc      	beq.n	8004f22 <_vfiprintf_r+0x14a>
 8004fa8:	9207      	str	r2, [sp, #28]
 8004faa:	e7ba      	b.n	8004f22 <_vfiprintf_r+0x14a>
 8004fac:	4342      	muls	r2, r0
 8004fae:	3401      	adds	r4, #1
 8004fb0:	1852      	adds	r2, r2, r1
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	e7f2      	b.n	8004f9c <_vfiprintf_r+0x1c4>
 8004fb6:	3307      	adds	r3, #7
 8004fb8:	e7d5      	b.n	8004f66 <_vfiprintf_r+0x18e>
 8004fba:	ab05      	add	r3, sp, #20
 8004fbc:	9300      	str	r3, [sp, #0]
 8004fbe:	003a      	movs	r2, r7
 8004fc0:	4b12      	ldr	r3, [pc, #72]	; (800500c <_vfiprintf_r+0x234>)
 8004fc2:	0029      	movs	r1, r5
 8004fc4:	0030      	movs	r0, r6
 8004fc6:	e000      	b.n	8004fca <_vfiprintf_r+0x1f2>
 8004fc8:	bf00      	nop
 8004fca:	9003      	str	r0, [sp, #12]
 8004fcc:	9b03      	ldr	r3, [sp, #12]
 8004fce:	3301      	adds	r3, #1
 8004fd0:	d1cc      	bne.n	8004f6c <_vfiprintf_r+0x194>
 8004fd2:	89bb      	ldrh	r3, [r7, #12]
 8004fd4:	065b      	lsls	r3, r3, #25
 8004fd6:	d500      	bpl.n	8004fda <_vfiprintf_r+0x202>
 8004fd8:	e77b      	b.n	8004ed2 <_vfiprintf_r+0xfa>
 8004fda:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8004fdc:	e77b      	b.n	8004ed6 <_vfiprintf_r+0xfe>
 8004fde:	ab05      	add	r3, sp, #20
 8004fe0:	9300      	str	r3, [sp, #0]
 8004fe2:	003a      	movs	r2, r7
 8004fe4:	4b09      	ldr	r3, [pc, #36]	; (800500c <_vfiprintf_r+0x234>)
 8004fe6:	0029      	movs	r1, r5
 8004fe8:	0030      	movs	r0, r6
 8004fea:	f000 f87f 	bl	80050ec <_printf_i>
 8004fee:	e7ec      	b.n	8004fca <_vfiprintf_r+0x1f2>
 8004ff0:	0800894c 	.word	0x0800894c
 8004ff4:	08008990 	.word	0x08008990
 8004ff8:	0800896c 	.word	0x0800896c
 8004ffc:	0800892c 	.word	0x0800892c
 8005000:	08008996 	.word	0x08008996
 8005004:	0800899a 	.word	0x0800899a
 8005008:	00000000 	.word	0x00000000
 800500c:	08004db3 	.word	0x08004db3

08005010 <_printf_common>:
 8005010:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005012:	0015      	movs	r5, r2
 8005014:	9301      	str	r3, [sp, #4]
 8005016:	688a      	ldr	r2, [r1, #8]
 8005018:	690b      	ldr	r3, [r1, #16]
 800501a:	9000      	str	r0, [sp, #0]
 800501c:	000c      	movs	r4, r1
 800501e:	4293      	cmp	r3, r2
 8005020:	da00      	bge.n	8005024 <_printf_common+0x14>
 8005022:	0013      	movs	r3, r2
 8005024:	0022      	movs	r2, r4
 8005026:	602b      	str	r3, [r5, #0]
 8005028:	3243      	adds	r2, #67	; 0x43
 800502a:	7812      	ldrb	r2, [r2, #0]
 800502c:	2a00      	cmp	r2, #0
 800502e:	d001      	beq.n	8005034 <_printf_common+0x24>
 8005030:	3301      	adds	r3, #1
 8005032:	602b      	str	r3, [r5, #0]
 8005034:	6823      	ldr	r3, [r4, #0]
 8005036:	069b      	lsls	r3, r3, #26
 8005038:	d502      	bpl.n	8005040 <_printf_common+0x30>
 800503a:	682b      	ldr	r3, [r5, #0]
 800503c:	3302      	adds	r3, #2
 800503e:	602b      	str	r3, [r5, #0]
 8005040:	2706      	movs	r7, #6
 8005042:	6823      	ldr	r3, [r4, #0]
 8005044:	401f      	ands	r7, r3
 8005046:	d027      	beq.n	8005098 <_printf_common+0x88>
 8005048:	0023      	movs	r3, r4
 800504a:	3343      	adds	r3, #67	; 0x43
 800504c:	781b      	ldrb	r3, [r3, #0]
 800504e:	1e5a      	subs	r2, r3, #1
 8005050:	4193      	sbcs	r3, r2
 8005052:	6822      	ldr	r2, [r4, #0]
 8005054:	0692      	lsls	r2, r2, #26
 8005056:	d430      	bmi.n	80050ba <_printf_common+0xaa>
 8005058:	0022      	movs	r2, r4
 800505a:	9901      	ldr	r1, [sp, #4]
 800505c:	3243      	adds	r2, #67	; 0x43
 800505e:	9800      	ldr	r0, [sp, #0]
 8005060:	9e08      	ldr	r6, [sp, #32]
 8005062:	47b0      	blx	r6
 8005064:	1c43      	adds	r3, r0, #1
 8005066:	d025      	beq.n	80050b4 <_printf_common+0xa4>
 8005068:	2306      	movs	r3, #6
 800506a:	6820      	ldr	r0, [r4, #0]
 800506c:	682a      	ldr	r2, [r5, #0]
 800506e:	68e1      	ldr	r1, [r4, #12]
 8005070:	4003      	ands	r3, r0
 8005072:	2500      	movs	r5, #0
 8005074:	2b04      	cmp	r3, #4
 8005076:	d103      	bne.n	8005080 <_printf_common+0x70>
 8005078:	1a8d      	subs	r5, r1, r2
 800507a:	43eb      	mvns	r3, r5
 800507c:	17db      	asrs	r3, r3, #31
 800507e:	401d      	ands	r5, r3
 8005080:	68a3      	ldr	r3, [r4, #8]
 8005082:	6922      	ldr	r2, [r4, #16]
 8005084:	4293      	cmp	r3, r2
 8005086:	dd01      	ble.n	800508c <_printf_common+0x7c>
 8005088:	1a9b      	subs	r3, r3, r2
 800508a:	18ed      	adds	r5, r5, r3
 800508c:	2700      	movs	r7, #0
 800508e:	42bd      	cmp	r5, r7
 8005090:	d120      	bne.n	80050d4 <_printf_common+0xc4>
 8005092:	2000      	movs	r0, #0
 8005094:	e010      	b.n	80050b8 <_printf_common+0xa8>
 8005096:	3701      	adds	r7, #1
 8005098:	68e3      	ldr	r3, [r4, #12]
 800509a:	682a      	ldr	r2, [r5, #0]
 800509c:	1a9b      	subs	r3, r3, r2
 800509e:	429f      	cmp	r7, r3
 80050a0:	dad2      	bge.n	8005048 <_printf_common+0x38>
 80050a2:	0022      	movs	r2, r4
 80050a4:	2301      	movs	r3, #1
 80050a6:	3219      	adds	r2, #25
 80050a8:	9901      	ldr	r1, [sp, #4]
 80050aa:	9800      	ldr	r0, [sp, #0]
 80050ac:	9e08      	ldr	r6, [sp, #32]
 80050ae:	47b0      	blx	r6
 80050b0:	1c43      	adds	r3, r0, #1
 80050b2:	d1f0      	bne.n	8005096 <_printf_common+0x86>
 80050b4:	2001      	movs	r0, #1
 80050b6:	4240      	negs	r0, r0
 80050b8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80050ba:	2030      	movs	r0, #48	; 0x30
 80050bc:	18e1      	adds	r1, r4, r3
 80050be:	3143      	adds	r1, #67	; 0x43
 80050c0:	7008      	strb	r0, [r1, #0]
 80050c2:	0021      	movs	r1, r4
 80050c4:	1c5a      	adds	r2, r3, #1
 80050c6:	3145      	adds	r1, #69	; 0x45
 80050c8:	7809      	ldrb	r1, [r1, #0]
 80050ca:	18a2      	adds	r2, r4, r2
 80050cc:	3243      	adds	r2, #67	; 0x43
 80050ce:	3302      	adds	r3, #2
 80050d0:	7011      	strb	r1, [r2, #0]
 80050d2:	e7c1      	b.n	8005058 <_printf_common+0x48>
 80050d4:	0022      	movs	r2, r4
 80050d6:	2301      	movs	r3, #1
 80050d8:	321a      	adds	r2, #26
 80050da:	9901      	ldr	r1, [sp, #4]
 80050dc:	9800      	ldr	r0, [sp, #0]
 80050de:	9e08      	ldr	r6, [sp, #32]
 80050e0:	47b0      	blx	r6
 80050e2:	1c43      	adds	r3, r0, #1
 80050e4:	d0e6      	beq.n	80050b4 <_printf_common+0xa4>
 80050e6:	3701      	adds	r7, #1
 80050e8:	e7d1      	b.n	800508e <_printf_common+0x7e>
	...

080050ec <_printf_i>:
 80050ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80050ee:	b08b      	sub	sp, #44	; 0x2c
 80050f0:	9206      	str	r2, [sp, #24]
 80050f2:	000a      	movs	r2, r1
 80050f4:	3243      	adds	r2, #67	; 0x43
 80050f6:	9307      	str	r3, [sp, #28]
 80050f8:	9005      	str	r0, [sp, #20]
 80050fa:	9204      	str	r2, [sp, #16]
 80050fc:	7e0a      	ldrb	r2, [r1, #24]
 80050fe:	000c      	movs	r4, r1
 8005100:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005102:	2a6e      	cmp	r2, #110	; 0x6e
 8005104:	d100      	bne.n	8005108 <_printf_i+0x1c>
 8005106:	e08f      	b.n	8005228 <_printf_i+0x13c>
 8005108:	d817      	bhi.n	800513a <_printf_i+0x4e>
 800510a:	2a63      	cmp	r2, #99	; 0x63
 800510c:	d02c      	beq.n	8005168 <_printf_i+0x7c>
 800510e:	d808      	bhi.n	8005122 <_printf_i+0x36>
 8005110:	2a00      	cmp	r2, #0
 8005112:	d100      	bne.n	8005116 <_printf_i+0x2a>
 8005114:	e099      	b.n	800524a <_printf_i+0x15e>
 8005116:	2a58      	cmp	r2, #88	; 0x58
 8005118:	d054      	beq.n	80051c4 <_printf_i+0xd8>
 800511a:	0026      	movs	r6, r4
 800511c:	3642      	adds	r6, #66	; 0x42
 800511e:	7032      	strb	r2, [r6, #0]
 8005120:	e029      	b.n	8005176 <_printf_i+0x8a>
 8005122:	2a64      	cmp	r2, #100	; 0x64
 8005124:	d001      	beq.n	800512a <_printf_i+0x3e>
 8005126:	2a69      	cmp	r2, #105	; 0x69
 8005128:	d1f7      	bne.n	800511a <_printf_i+0x2e>
 800512a:	6821      	ldr	r1, [r4, #0]
 800512c:	681a      	ldr	r2, [r3, #0]
 800512e:	0608      	lsls	r0, r1, #24
 8005130:	d523      	bpl.n	800517a <_printf_i+0x8e>
 8005132:	1d11      	adds	r1, r2, #4
 8005134:	6019      	str	r1, [r3, #0]
 8005136:	6815      	ldr	r5, [r2, #0]
 8005138:	e025      	b.n	8005186 <_printf_i+0x9a>
 800513a:	2a73      	cmp	r2, #115	; 0x73
 800513c:	d100      	bne.n	8005140 <_printf_i+0x54>
 800513e:	e088      	b.n	8005252 <_printf_i+0x166>
 8005140:	d808      	bhi.n	8005154 <_printf_i+0x68>
 8005142:	2a6f      	cmp	r2, #111	; 0x6f
 8005144:	d029      	beq.n	800519a <_printf_i+0xae>
 8005146:	2a70      	cmp	r2, #112	; 0x70
 8005148:	d1e7      	bne.n	800511a <_printf_i+0x2e>
 800514a:	2220      	movs	r2, #32
 800514c:	6809      	ldr	r1, [r1, #0]
 800514e:	430a      	orrs	r2, r1
 8005150:	6022      	str	r2, [r4, #0]
 8005152:	e003      	b.n	800515c <_printf_i+0x70>
 8005154:	2a75      	cmp	r2, #117	; 0x75
 8005156:	d020      	beq.n	800519a <_printf_i+0xae>
 8005158:	2a78      	cmp	r2, #120	; 0x78
 800515a:	d1de      	bne.n	800511a <_printf_i+0x2e>
 800515c:	0022      	movs	r2, r4
 800515e:	2178      	movs	r1, #120	; 0x78
 8005160:	3245      	adds	r2, #69	; 0x45
 8005162:	7011      	strb	r1, [r2, #0]
 8005164:	4a6c      	ldr	r2, [pc, #432]	; (8005318 <_printf_i+0x22c>)
 8005166:	e030      	b.n	80051ca <_printf_i+0xde>
 8005168:	000e      	movs	r6, r1
 800516a:	681a      	ldr	r2, [r3, #0]
 800516c:	3642      	adds	r6, #66	; 0x42
 800516e:	1d11      	adds	r1, r2, #4
 8005170:	6019      	str	r1, [r3, #0]
 8005172:	6813      	ldr	r3, [r2, #0]
 8005174:	7033      	strb	r3, [r6, #0]
 8005176:	2301      	movs	r3, #1
 8005178:	e079      	b.n	800526e <_printf_i+0x182>
 800517a:	0649      	lsls	r1, r1, #25
 800517c:	d5d9      	bpl.n	8005132 <_printf_i+0x46>
 800517e:	1d11      	adds	r1, r2, #4
 8005180:	6019      	str	r1, [r3, #0]
 8005182:	2300      	movs	r3, #0
 8005184:	5ed5      	ldrsh	r5, [r2, r3]
 8005186:	2d00      	cmp	r5, #0
 8005188:	da03      	bge.n	8005192 <_printf_i+0xa6>
 800518a:	232d      	movs	r3, #45	; 0x2d
 800518c:	9a04      	ldr	r2, [sp, #16]
 800518e:	426d      	negs	r5, r5
 8005190:	7013      	strb	r3, [r2, #0]
 8005192:	4b62      	ldr	r3, [pc, #392]	; (800531c <_printf_i+0x230>)
 8005194:	270a      	movs	r7, #10
 8005196:	9303      	str	r3, [sp, #12]
 8005198:	e02f      	b.n	80051fa <_printf_i+0x10e>
 800519a:	6820      	ldr	r0, [r4, #0]
 800519c:	6819      	ldr	r1, [r3, #0]
 800519e:	0605      	lsls	r5, r0, #24
 80051a0:	d503      	bpl.n	80051aa <_printf_i+0xbe>
 80051a2:	1d08      	adds	r0, r1, #4
 80051a4:	6018      	str	r0, [r3, #0]
 80051a6:	680d      	ldr	r5, [r1, #0]
 80051a8:	e005      	b.n	80051b6 <_printf_i+0xca>
 80051aa:	0640      	lsls	r0, r0, #25
 80051ac:	d5f9      	bpl.n	80051a2 <_printf_i+0xb6>
 80051ae:	680d      	ldr	r5, [r1, #0]
 80051b0:	1d08      	adds	r0, r1, #4
 80051b2:	6018      	str	r0, [r3, #0]
 80051b4:	b2ad      	uxth	r5, r5
 80051b6:	4b59      	ldr	r3, [pc, #356]	; (800531c <_printf_i+0x230>)
 80051b8:	2708      	movs	r7, #8
 80051ba:	9303      	str	r3, [sp, #12]
 80051bc:	2a6f      	cmp	r2, #111	; 0x6f
 80051be:	d018      	beq.n	80051f2 <_printf_i+0x106>
 80051c0:	270a      	movs	r7, #10
 80051c2:	e016      	b.n	80051f2 <_printf_i+0x106>
 80051c4:	3145      	adds	r1, #69	; 0x45
 80051c6:	700a      	strb	r2, [r1, #0]
 80051c8:	4a54      	ldr	r2, [pc, #336]	; (800531c <_printf_i+0x230>)
 80051ca:	9203      	str	r2, [sp, #12]
 80051cc:	681a      	ldr	r2, [r3, #0]
 80051ce:	6821      	ldr	r1, [r4, #0]
 80051d0:	1d10      	adds	r0, r2, #4
 80051d2:	6018      	str	r0, [r3, #0]
 80051d4:	6815      	ldr	r5, [r2, #0]
 80051d6:	0608      	lsls	r0, r1, #24
 80051d8:	d522      	bpl.n	8005220 <_printf_i+0x134>
 80051da:	07cb      	lsls	r3, r1, #31
 80051dc:	d502      	bpl.n	80051e4 <_printf_i+0xf8>
 80051de:	2320      	movs	r3, #32
 80051e0:	4319      	orrs	r1, r3
 80051e2:	6021      	str	r1, [r4, #0]
 80051e4:	2710      	movs	r7, #16
 80051e6:	2d00      	cmp	r5, #0
 80051e8:	d103      	bne.n	80051f2 <_printf_i+0x106>
 80051ea:	2320      	movs	r3, #32
 80051ec:	6822      	ldr	r2, [r4, #0]
 80051ee:	439a      	bics	r2, r3
 80051f0:	6022      	str	r2, [r4, #0]
 80051f2:	0023      	movs	r3, r4
 80051f4:	2200      	movs	r2, #0
 80051f6:	3343      	adds	r3, #67	; 0x43
 80051f8:	701a      	strb	r2, [r3, #0]
 80051fa:	6863      	ldr	r3, [r4, #4]
 80051fc:	60a3      	str	r3, [r4, #8]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	db5c      	blt.n	80052bc <_printf_i+0x1d0>
 8005202:	2204      	movs	r2, #4
 8005204:	6821      	ldr	r1, [r4, #0]
 8005206:	4391      	bics	r1, r2
 8005208:	6021      	str	r1, [r4, #0]
 800520a:	2d00      	cmp	r5, #0
 800520c:	d158      	bne.n	80052c0 <_printf_i+0x1d4>
 800520e:	9e04      	ldr	r6, [sp, #16]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d064      	beq.n	80052de <_printf_i+0x1f2>
 8005214:	0026      	movs	r6, r4
 8005216:	9b03      	ldr	r3, [sp, #12]
 8005218:	3642      	adds	r6, #66	; 0x42
 800521a:	781b      	ldrb	r3, [r3, #0]
 800521c:	7033      	strb	r3, [r6, #0]
 800521e:	e05e      	b.n	80052de <_printf_i+0x1f2>
 8005220:	0648      	lsls	r0, r1, #25
 8005222:	d5da      	bpl.n	80051da <_printf_i+0xee>
 8005224:	b2ad      	uxth	r5, r5
 8005226:	e7d8      	b.n	80051da <_printf_i+0xee>
 8005228:	6809      	ldr	r1, [r1, #0]
 800522a:	681a      	ldr	r2, [r3, #0]
 800522c:	0608      	lsls	r0, r1, #24
 800522e:	d505      	bpl.n	800523c <_printf_i+0x150>
 8005230:	1d11      	adds	r1, r2, #4
 8005232:	6019      	str	r1, [r3, #0]
 8005234:	6813      	ldr	r3, [r2, #0]
 8005236:	6962      	ldr	r2, [r4, #20]
 8005238:	601a      	str	r2, [r3, #0]
 800523a:	e006      	b.n	800524a <_printf_i+0x15e>
 800523c:	0649      	lsls	r1, r1, #25
 800523e:	d5f7      	bpl.n	8005230 <_printf_i+0x144>
 8005240:	1d11      	adds	r1, r2, #4
 8005242:	6019      	str	r1, [r3, #0]
 8005244:	6813      	ldr	r3, [r2, #0]
 8005246:	8aa2      	ldrh	r2, [r4, #20]
 8005248:	801a      	strh	r2, [r3, #0]
 800524a:	2300      	movs	r3, #0
 800524c:	9e04      	ldr	r6, [sp, #16]
 800524e:	6123      	str	r3, [r4, #16]
 8005250:	e054      	b.n	80052fc <_printf_i+0x210>
 8005252:	681a      	ldr	r2, [r3, #0]
 8005254:	1d11      	adds	r1, r2, #4
 8005256:	6019      	str	r1, [r3, #0]
 8005258:	6816      	ldr	r6, [r2, #0]
 800525a:	2100      	movs	r1, #0
 800525c:	6862      	ldr	r2, [r4, #4]
 800525e:	0030      	movs	r0, r6
 8005260:	f000 fae4 	bl	800582c <memchr>
 8005264:	2800      	cmp	r0, #0
 8005266:	d001      	beq.n	800526c <_printf_i+0x180>
 8005268:	1b80      	subs	r0, r0, r6
 800526a:	6060      	str	r0, [r4, #4]
 800526c:	6863      	ldr	r3, [r4, #4]
 800526e:	6123      	str	r3, [r4, #16]
 8005270:	2300      	movs	r3, #0
 8005272:	9a04      	ldr	r2, [sp, #16]
 8005274:	7013      	strb	r3, [r2, #0]
 8005276:	e041      	b.n	80052fc <_printf_i+0x210>
 8005278:	6923      	ldr	r3, [r4, #16]
 800527a:	0032      	movs	r2, r6
 800527c:	9906      	ldr	r1, [sp, #24]
 800527e:	9805      	ldr	r0, [sp, #20]
 8005280:	9d07      	ldr	r5, [sp, #28]
 8005282:	47a8      	blx	r5
 8005284:	1c43      	adds	r3, r0, #1
 8005286:	d043      	beq.n	8005310 <_printf_i+0x224>
 8005288:	6823      	ldr	r3, [r4, #0]
 800528a:	2500      	movs	r5, #0
 800528c:	079b      	lsls	r3, r3, #30
 800528e:	d40f      	bmi.n	80052b0 <_printf_i+0x1c4>
 8005290:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005292:	68e0      	ldr	r0, [r4, #12]
 8005294:	4298      	cmp	r0, r3
 8005296:	da3d      	bge.n	8005314 <_printf_i+0x228>
 8005298:	0018      	movs	r0, r3
 800529a:	e03b      	b.n	8005314 <_printf_i+0x228>
 800529c:	0022      	movs	r2, r4
 800529e:	2301      	movs	r3, #1
 80052a0:	3219      	adds	r2, #25
 80052a2:	9906      	ldr	r1, [sp, #24]
 80052a4:	9805      	ldr	r0, [sp, #20]
 80052a6:	9e07      	ldr	r6, [sp, #28]
 80052a8:	47b0      	blx	r6
 80052aa:	1c43      	adds	r3, r0, #1
 80052ac:	d030      	beq.n	8005310 <_printf_i+0x224>
 80052ae:	3501      	adds	r5, #1
 80052b0:	68e3      	ldr	r3, [r4, #12]
 80052b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80052b4:	1a9b      	subs	r3, r3, r2
 80052b6:	429d      	cmp	r5, r3
 80052b8:	dbf0      	blt.n	800529c <_printf_i+0x1b0>
 80052ba:	e7e9      	b.n	8005290 <_printf_i+0x1a4>
 80052bc:	2d00      	cmp	r5, #0
 80052be:	d0a9      	beq.n	8005214 <_printf_i+0x128>
 80052c0:	9e04      	ldr	r6, [sp, #16]
 80052c2:	0028      	movs	r0, r5
 80052c4:	0039      	movs	r1, r7
 80052c6:	f7fa ffcd 	bl	8000264 <__aeabi_uidivmod>
 80052ca:	9b03      	ldr	r3, [sp, #12]
 80052cc:	3e01      	subs	r6, #1
 80052ce:	5c5b      	ldrb	r3, [r3, r1]
 80052d0:	0028      	movs	r0, r5
 80052d2:	7033      	strb	r3, [r6, #0]
 80052d4:	0039      	movs	r1, r7
 80052d6:	f7fa ff3f 	bl	8000158 <__udivsi3>
 80052da:	1e05      	subs	r5, r0, #0
 80052dc:	d1f1      	bne.n	80052c2 <_printf_i+0x1d6>
 80052de:	2f08      	cmp	r7, #8
 80052e0:	d109      	bne.n	80052f6 <_printf_i+0x20a>
 80052e2:	6823      	ldr	r3, [r4, #0]
 80052e4:	07db      	lsls	r3, r3, #31
 80052e6:	d506      	bpl.n	80052f6 <_printf_i+0x20a>
 80052e8:	6863      	ldr	r3, [r4, #4]
 80052ea:	6922      	ldr	r2, [r4, #16]
 80052ec:	4293      	cmp	r3, r2
 80052ee:	dc02      	bgt.n	80052f6 <_printf_i+0x20a>
 80052f0:	2330      	movs	r3, #48	; 0x30
 80052f2:	3e01      	subs	r6, #1
 80052f4:	7033      	strb	r3, [r6, #0]
 80052f6:	9b04      	ldr	r3, [sp, #16]
 80052f8:	1b9b      	subs	r3, r3, r6
 80052fa:	6123      	str	r3, [r4, #16]
 80052fc:	9b07      	ldr	r3, [sp, #28]
 80052fe:	aa09      	add	r2, sp, #36	; 0x24
 8005300:	9300      	str	r3, [sp, #0]
 8005302:	0021      	movs	r1, r4
 8005304:	9b06      	ldr	r3, [sp, #24]
 8005306:	9805      	ldr	r0, [sp, #20]
 8005308:	f7ff fe82 	bl	8005010 <_printf_common>
 800530c:	1c43      	adds	r3, r0, #1
 800530e:	d1b3      	bne.n	8005278 <_printf_i+0x18c>
 8005310:	2001      	movs	r0, #1
 8005312:	4240      	negs	r0, r0
 8005314:	b00b      	add	sp, #44	; 0x2c
 8005316:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005318:	080089b2 	.word	0x080089b2
 800531c:	080089a1 	.word	0x080089a1

08005320 <_sbrk_r>:
 8005320:	2300      	movs	r3, #0
 8005322:	b570      	push	{r4, r5, r6, lr}
 8005324:	4c06      	ldr	r4, [pc, #24]	; (8005340 <_sbrk_r+0x20>)
 8005326:	0005      	movs	r5, r0
 8005328:	0008      	movs	r0, r1
 800532a:	6023      	str	r3, [r4, #0]
 800532c:	f000 fb36 	bl	800599c <_sbrk>
 8005330:	1c43      	adds	r3, r0, #1
 8005332:	d103      	bne.n	800533c <_sbrk_r+0x1c>
 8005334:	6823      	ldr	r3, [r4, #0]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d000      	beq.n	800533c <_sbrk_r+0x1c>
 800533a:	602b      	str	r3, [r5, #0]
 800533c:	bd70      	pop	{r4, r5, r6, pc}
 800533e:	46c0      	nop			; (mov r8, r8)
 8005340:	20002150 	.word	0x20002150

08005344 <__sread>:
 8005344:	b570      	push	{r4, r5, r6, lr}
 8005346:	000c      	movs	r4, r1
 8005348:	250e      	movs	r5, #14
 800534a:	5f49      	ldrsh	r1, [r1, r5]
 800534c:	f000 fac6 	bl	80058dc <_read_r>
 8005350:	2800      	cmp	r0, #0
 8005352:	db03      	blt.n	800535c <__sread+0x18>
 8005354:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005356:	181b      	adds	r3, r3, r0
 8005358:	6563      	str	r3, [r4, #84]	; 0x54
 800535a:	bd70      	pop	{r4, r5, r6, pc}
 800535c:	89a3      	ldrh	r3, [r4, #12]
 800535e:	4a02      	ldr	r2, [pc, #8]	; (8005368 <__sread+0x24>)
 8005360:	4013      	ands	r3, r2
 8005362:	81a3      	strh	r3, [r4, #12]
 8005364:	e7f9      	b.n	800535a <__sread+0x16>
 8005366:	46c0      	nop			; (mov r8, r8)
 8005368:	ffffefff 	.word	0xffffefff

0800536c <__swrite>:
 800536c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800536e:	001f      	movs	r7, r3
 8005370:	898b      	ldrh	r3, [r1, #12]
 8005372:	0005      	movs	r5, r0
 8005374:	000c      	movs	r4, r1
 8005376:	0016      	movs	r6, r2
 8005378:	05db      	lsls	r3, r3, #23
 800537a:	d505      	bpl.n	8005388 <__swrite+0x1c>
 800537c:	230e      	movs	r3, #14
 800537e:	5ec9      	ldrsh	r1, [r1, r3]
 8005380:	2200      	movs	r2, #0
 8005382:	2302      	movs	r3, #2
 8005384:	f000 f9d2 	bl	800572c <_lseek_r>
 8005388:	89a3      	ldrh	r3, [r4, #12]
 800538a:	4a05      	ldr	r2, [pc, #20]	; (80053a0 <__swrite+0x34>)
 800538c:	0028      	movs	r0, r5
 800538e:	4013      	ands	r3, r2
 8005390:	81a3      	strh	r3, [r4, #12]
 8005392:	0032      	movs	r2, r6
 8005394:	230e      	movs	r3, #14
 8005396:	5ee1      	ldrsh	r1, [r4, r3]
 8005398:	003b      	movs	r3, r7
 800539a:	f000 f875 	bl	8005488 <_write_r>
 800539e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80053a0:	ffffefff 	.word	0xffffefff

080053a4 <__sseek>:
 80053a4:	b570      	push	{r4, r5, r6, lr}
 80053a6:	000c      	movs	r4, r1
 80053a8:	250e      	movs	r5, #14
 80053aa:	5f49      	ldrsh	r1, [r1, r5]
 80053ac:	f000 f9be 	bl	800572c <_lseek_r>
 80053b0:	89a3      	ldrh	r3, [r4, #12]
 80053b2:	1c42      	adds	r2, r0, #1
 80053b4:	d103      	bne.n	80053be <__sseek+0x1a>
 80053b6:	4a05      	ldr	r2, [pc, #20]	; (80053cc <__sseek+0x28>)
 80053b8:	4013      	ands	r3, r2
 80053ba:	81a3      	strh	r3, [r4, #12]
 80053bc:	bd70      	pop	{r4, r5, r6, pc}
 80053be:	2280      	movs	r2, #128	; 0x80
 80053c0:	0152      	lsls	r2, r2, #5
 80053c2:	4313      	orrs	r3, r2
 80053c4:	81a3      	strh	r3, [r4, #12]
 80053c6:	6560      	str	r0, [r4, #84]	; 0x54
 80053c8:	e7f8      	b.n	80053bc <__sseek+0x18>
 80053ca:	46c0      	nop			; (mov r8, r8)
 80053cc:	ffffefff 	.word	0xffffefff

080053d0 <__sclose>:
 80053d0:	b510      	push	{r4, lr}
 80053d2:	230e      	movs	r3, #14
 80053d4:	5ec9      	ldrsh	r1, [r1, r3]
 80053d6:	f000 f8e1 	bl	800559c <_close_r>
 80053da:	bd10      	pop	{r4, pc}

080053dc <__swbuf_r>:
 80053dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053de:	0005      	movs	r5, r0
 80053e0:	000e      	movs	r6, r1
 80053e2:	0014      	movs	r4, r2
 80053e4:	2800      	cmp	r0, #0
 80053e6:	d004      	beq.n	80053f2 <__swbuf_r+0x16>
 80053e8:	6983      	ldr	r3, [r0, #24]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d101      	bne.n	80053f2 <__swbuf_r+0x16>
 80053ee:	f7ff fbcf 	bl	8004b90 <__sinit>
 80053f2:	4b22      	ldr	r3, [pc, #136]	; (800547c <__swbuf_r+0xa0>)
 80053f4:	429c      	cmp	r4, r3
 80053f6:	d12d      	bne.n	8005454 <__swbuf_r+0x78>
 80053f8:	686c      	ldr	r4, [r5, #4]
 80053fa:	69a3      	ldr	r3, [r4, #24]
 80053fc:	60a3      	str	r3, [r4, #8]
 80053fe:	89a3      	ldrh	r3, [r4, #12]
 8005400:	071b      	lsls	r3, r3, #28
 8005402:	d531      	bpl.n	8005468 <__swbuf_r+0x8c>
 8005404:	6923      	ldr	r3, [r4, #16]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d02e      	beq.n	8005468 <__swbuf_r+0x8c>
 800540a:	6823      	ldr	r3, [r4, #0]
 800540c:	6922      	ldr	r2, [r4, #16]
 800540e:	b2f7      	uxtb	r7, r6
 8005410:	1a98      	subs	r0, r3, r2
 8005412:	6963      	ldr	r3, [r4, #20]
 8005414:	b2f6      	uxtb	r6, r6
 8005416:	4298      	cmp	r0, r3
 8005418:	db05      	blt.n	8005426 <__swbuf_r+0x4a>
 800541a:	0021      	movs	r1, r4
 800541c:	0028      	movs	r0, r5
 800541e:	f000 f959 	bl	80056d4 <_fflush_r>
 8005422:	2800      	cmp	r0, #0
 8005424:	d126      	bne.n	8005474 <__swbuf_r+0x98>
 8005426:	68a3      	ldr	r3, [r4, #8]
 8005428:	3001      	adds	r0, #1
 800542a:	3b01      	subs	r3, #1
 800542c:	60a3      	str	r3, [r4, #8]
 800542e:	6823      	ldr	r3, [r4, #0]
 8005430:	1c5a      	adds	r2, r3, #1
 8005432:	6022      	str	r2, [r4, #0]
 8005434:	701f      	strb	r7, [r3, #0]
 8005436:	6963      	ldr	r3, [r4, #20]
 8005438:	4298      	cmp	r0, r3
 800543a:	d004      	beq.n	8005446 <__swbuf_r+0x6a>
 800543c:	89a3      	ldrh	r3, [r4, #12]
 800543e:	07db      	lsls	r3, r3, #31
 8005440:	d51a      	bpl.n	8005478 <__swbuf_r+0x9c>
 8005442:	2e0a      	cmp	r6, #10
 8005444:	d118      	bne.n	8005478 <__swbuf_r+0x9c>
 8005446:	0021      	movs	r1, r4
 8005448:	0028      	movs	r0, r5
 800544a:	f000 f943 	bl	80056d4 <_fflush_r>
 800544e:	2800      	cmp	r0, #0
 8005450:	d012      	beq.n	8005478 <__swbuf_r+0x9c>
 8005452:	e00f      	b.n	8005474 <__swbuf_r+0x98>
 8005454:	4b0a      	ldr	r3, [pc, #40]	; (8005480 <__swbuf_r+0xa4>)
 8005456:	429c      	cmp	r4, r3
 8005458:	d101      	bne.n	800545e <__swbuf_r+0x82>
 800545a:	68ac      	ldr	r4, [r5, #8]
 800545c:	e7cd      	b.n	80053fa <__swbuf_r+0x1e>
 800545e:	4b09      	ldr	r3, [pc, #36]	; (8005484 <__swbuf_r+0xa8>)
 8005460:	429c      	cmp	r4, r3
 8005462:	d1ca      	bne.n	80053fa <__swbuf_r+0x1e>
 8005464:	68ec      	ldr	r4, [r5, #12]
 8005466:	e7c8      	b.n	80053fa <__swbuf_r+0x1e>
 8005468:	0021      	movs	r1, r4
 800546a:	0028      	movs	r0, r5
 800546c:	f000 f820 	bl	80054b0 <__swsetup_r>
 8005470:	2800      	cmp	r0, #0
 8005472:	d0ca      	beq.n	800540a <__swbuf_r+0x2e>
 8005474:	2601      	movs	r6, #1
 8005476:	4276      	negs	r6, r6
 8005478:	0030      	movs	r0, r6
 800547a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800547c:	0800894c 	.word	0x0800894c
 8005480:	0800896c 	.word	0x0800896c
 8005484:	0800892c 	.word	0x0800892c

08005488 <_write_r>:
 8005488:	b570      	push	{r4, r5, r6, lr}
 800548a:	0005      	movs	r5, r0
 800548c:	0008      	movs	r0, r1
 800548e:	0011      	movs	r1, r2
 8005490:	2200      	movs	r2, #0
 8005492:	4c06      	ldr	r4, [pc, #24]	; (80054ac <_write_r+0x24>)
 8005494:	6022      	str	r2, [r4, #0]
 8005496:	001a      	movs	r2, r3
 8005498:	f7fd fe52 	bl	8003140 <_write>
 800549c:	1c43      	adds	r3, r0, #1
 800549e:	d103      	bne.n	80054a8 <_write_r+0x20>
 80054a0:	6823      	ldr	r3, [r4, #0]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d000      	beq.n	80054a8 <_write_r+0x20>
 80054a6:	602b      	str	r3, [r5, #0]
 80054a8:	bd70      	pop	{r4, r5, r6, pc}
 80054aa:	46c0      	nop			; (mov r8, r8)
 80054ac:	20002150 	.word	0x20002150

080054b0 <__swsetup_r>:
 80054b0:	4b36      	ldr	r3, [pc, #216]	; (800558c <__swsetup_r+0xdc>)
 80054b2:	b570      	push	{r4, r5, r6, lr}
 80054b4:	681d      	ldr	r5, [r3, #0]
 80054b6:	0006      	movs	r6, r0
 80054b8:	000c      	movs	r4, r1
 80054ba:	2d00      	cmp	r5, #0
 80054bc:	d005      	beq.n	80054ca <__swsetup_r+0x1a>
 80054be:	69ab      	ldr	r3, [r5, #24]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d102      	bne.n	80054ca <__swsetup_r+0x1a>
 80054c4:	0028      	movs	r0, r5
 80054c6:	f7ff fb63 	bl	8004b90 <__sinit>
 80054ca:	4b31      	ldr	r3, [pc, #196]	; (8005590 <__swsetup_r+0xe0>)
 80054cc:	429c      	cmp	r4, r3
 80054ce:	d10f      	bne.n	80054f0 <__swsetup_r+0x40>
 80054d0:	686c      	ldr	r4, [r5, #4]
 80054d2:	230c      	movs	r3, #12
 80054d4:	5ee2      	ldrsh	r2, [r4, r3]
 80054d6:	b293      	uxth	r3, r2
 80054d8:	0719      	lsls	r1, r3, #28
 80054da:	d42d      	bmi.n	8005538 <__swsetup_r+0x88>
 80054dc:	06d9      	lsls	r1, r3, #27
 80054de:	d411      	bmi.n	8005504 <__swsetup_r+0x54>
 80054e0:	2309      	movs	r3, #9
 80054e2:	2001      	movs	r0, #1
 80054e4:	6033      	str	r3, [r6, #0]
 80054e6:	3337      	adds	r3, #55	; 0x37
 80054e8:	4313      	orrs	r3, r2
 80054ea:	81a3      	strh	r3, [r4, #12]
 80054ec:	4240      	negs	r0, r0
 80054ee:	bd70      	pop	{r4, r5, r6, pc}
 80054f0:	4b28      	ldr	r3, [pc, #160]	; (8005594 <__swsetup_r+0xe4>)
 80054f2:	429c      	cmp	r4, r3
 80054f4:	d101      	bne.n	80054fa <__swsetup_r+0x4a>
 80054f6:	68ac      	ldr	r4, [r5, #8]
 80054f8:	e7eb      	b.n	80054d2 <__swsetup_r+0x22>
 80054fa:	4b27      	ldr	r3, [pc, #156]	; (8005598 <__swsetup_r+0xe8>)
 80054fc:	429c      	cmp	r4, r3
 80054fe:	d1e8      	bne.n	80054d2 <__swsetup_r+0x22>
 8005500:	68ec      	ldr	r4, [r5, #12]
 8005502:	e7e6      	b.n	80054d2 <__swsetup_r+0x22>
 8005504:	075b      	lsls	r3, r3, #29
 8005506:	d513      	bpl.n	8005530 <__swsetup_r+0x80>
 8005508:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800550a:	2900      	cmp	r1, #0
 800550c:	d008      	beq.n	8005520 <__swsetup_r+0x70>
 800550e:	0023      	movs	r3, r4
 8005510:	3344      	adds	r3, #68	; 0x44
 8005512:	4299      	cmp	r1, r3
 8005514:	d002      	beq.n	800551c <__swsetup_r+0x6c>
 8005516:	0030      	movs	r0, r6
 8005518:	f000 f996 	bl	8005848 <_free_r>
 800551c:	2300      	movs	r3, #0
 800551e:	6363      	str	r3, [r4, #52]	; 0x34
 8005520:	2224      	movs	r2, #36	; 0x24
 8005522:	89a3      	ldrh	r3, [r4, #12]
 8005524:	4393      	bics	r3, r2
 8005526:	81a3      	strh	r3, [r4, #12]
 8005528:	2300      	movs	r3, #0
 800552a:	6063      	str	r3, [r4, #4]
 800552c:	6923      	ldr	r3, [r4, #16]
 800552e:	6023      	str	r3, [r4, #0]
 8005530:	2308      	movs	r3, #8
 8005532:	89a2      	ldrh	r2, [r4, #12]
 8005534:	4313      	orrs	r3, r2
 8005536:	81a3      	strh	r3, [r4, #12]
 8005538:	6923      	ldr	r3, [r4, #16]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d10b      	bne.n	8005556 <__swsetup_r+0xa6>
 800553e:	21a0      	movs	r1, #160	; 0xa0
 8005540:	2280      	movs	r2, #128	; 0x80
 8005542:	89a3      	ldrh	r3, [r4, #12]
 8005544:	0089      	lsls	r1, r1, #2
 8005546:	0092      	lsls	r2, r2, #2
 8005548:	400b      	ands	r3, r1
 800554a:	4293      	cmp	r3, r2
 800554c:	d003      	beq.n	8005556 <__swsetup_r+0xa6>
 800554e:	0021      	movs	r1, r4
 8005550:	0030      	movs	r0, r6
 8005552:	f000 f927 	bl	80057a4 <__smakebuf_r>
 8005556:	2301      	movs	r3, #1
 8005558:	89a2      	ldrh	r2, [r4, #12]
 800555a:	4013      	ands	r3, r2
 800555c:	d011      	beq.n	8005582 <__swsetup_r+0xd2>
 800555e:	2300      	movs	r3, #0
 8005560:	60a3      	str	r3, [r4, #8]
 8005562:	6963      	ldr	r3, [r4, #20]
 8005564:	425b      	negs	r3, r3
 8005566:	61a3      	str	r3, [r4, #24]
 8005568:	2000      	movs	r0, #0
 800556a:	6923      	ldr	r3, [r4, #16]
 800556c:	4283      	cmp	r3, r0
 800556e:	d1be      	bne.n	80054ee <__swsetup_r+0x3e>
 8005570:	230c      	movs	r3, #12
 8005572:	5ee2      	ldrsh	r2, [r4, r3]
 8005574:	0613      	lsls	r3, r2, #24
 8005576:	d5ba      	bpl.n	80054ee <__swsetup_r+0x3e>
 8005578:	2340      	movs	r3, #64	; 0x40
 800557a:	4313      	orrs	r3, r2
 800557c:	81a3      	strh	r3, [r4, #12]
 800557e:	3801      	subs	r0, #1
 8005580:	e7b5      	b.n	80054ee <__swsetup_r+0x3e>
 8005582:	0792      	lsls	r2, r2, #30
 8005584:	d400      	bmi.n	8005588 <__swsetup_r+0xd8>
 8005586:	6963      	ldr	r3, [r4, #20]
 8005588:	60a3      	str	r3, [r4, #8]
 800558a:	e7ed      	b.n	8005568 <__swsetup_r+0xb8>
 800558c:	20002004 	.word	0x20002004
 8005590:	0800894c 	.word	0x0800894c
 8005594:	0800896c 	.word	0x0800896c
 8005598:	0800892c 	.word	0x0800892c

0800559c <_close_r>:
 800559c:	2300      	movs	r3, #0
 800559e:	b570      	push	{r4, r5, r6, lr}
 80055a0:	4c06      	ldr	r4, [pc, #24]	; (80055bc <_close_r+0x20>)
 80055a2:	0005      	movs	r5, r0
 80055a4:	0008      	movs	r0, r1
 80055a6:	6023      	str	r3, [r4, #0]
 80055a8:	f000 f9d0 	bl	800594c <_close>
 80055ac:	1c43      	adds	r3, r0, #1
 80055ae:	d103      	bne.n	80055b8 <_close_r+0x1c>
 80055b0:	6823      	ldr	r3, [r4, #0]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d000      	beq.n	80055b8 <_close_r+0x1c>
 80055b6:	602b      	str	r3, [r5, #0]
 80055b8:	bd70      	pop	{r4, r5, r6, pc}
 80055ba:	46c0      	nop			; (mov r8, r8)
 80055bc:	20002150 	.word	0x20002150

080055c0 <__sflush_r>:
 80055c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80055c2:	898a      	ldrh	r2, [r1, #12]
 80055c4:	0005      	movs	r5, r0
 80055c6:	000c      	movs	r4, r1
 80055c8:	0713      	lsls	r3, r2, #28
 80055ca:	d460      	bmi.n	800568e <__sflush_r+0xce>
 80055cc:	684b      	ldr	r3, [r1, #4]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	dc04      	bgt.n	80055dc <__sflush_r+0x1c>
 80055d2:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	dc01      	bgt.n	80055dc <__sflush_r+0x1c>
 80055d8:	2000      	movs	r0, #0
 80055da:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80055dc:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80055de:	2f00      	cmp	r7, #0
 80055e0:	d0fa      	beq.n	80055d8 <__sflush_r+0x18>
 80055e2:	2300      	movs	r3, #0
 80055e4:	682e      	ldr	r6, [r5, #0]
 80055e6:	602b      	str	r3, [r5, #0]
 80055e8:	2380      	movs	r3, #128	; 0x80
 80055ea:	015b      	lsls	r3, r3, #5
 80055ec:	401a      	ands	r2, r3
 80055ee:	d034      	beq.n	800565a <__sflush_r+0x9a>
 80055f0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80055f2:	89a3      	ldrh	r3, [r4, #12]
 80055f4:	075b      	lsls	r3, r3, #29
 80055f6:	d506      	bpl.n	8005606 <__sflush_r+0x46>
 80055f8:	6863      	ldr	r3, [r4, #4]
 80055fa:	1ac0      	subs	r0, r0, r3
 80055fc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d001      	beq.n	8005606 <__sflush_r+0x46>
 8005602:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005604:	1ac0      	subs	r0, r0, r3
 8005606:	0002      	movs	r2, r0
 8005608:	6a21      	ldr	r1, [r4, #32]
 800560a:	2300      	movs	r3, #0
 800560c:	0028      	movs	r0, r5
 800560e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8005610:	47b8      	blx	r7
 8005612:	89a1      	ldrh	r1, [r4, #12]
 8005614:	1c43      	adds	r3, r0, #1
 8005616:	d106      	bne.n	8005626 <__sflush_r+0x66>
 8005618:	682b      	ldr	r3, [r5, #0]
 800561a:	2b1d      	cmp	r3, #29
 800561c:	d831      	bhi.n	8005682 <__sflush_r+0xc2>
 800561e:	4a2c      	ldr	r2, [pc, #176]	; (80056d0 <__sflush_r+0x110>)
 8005620:	40da      	lsrs	r2, r3
 8005622:	07d3      	lsls	r3, r2, #31
 8005624:	d52d      	bpl.n	8005682 <__sflush_r+0xc2>
 8005626:	2300      	movs	r3, #0
 8005628:	6063      	str	r3, [r4, #4]
 800562a:	6923      	ldr	r3, [r4, #16]
 800562c:	6023      	str	r3, [r4, #0]
 800562e:	04cb      	lsls	r3, r1, #19
 8005630:	d505      	bpl.n	800563e <__sflush_r+0x7e>
 8005632:	1c43      	adds	r3, r0, #1
 8005634:	d102      	bne.n	800563c <__sflush_r+0x7c>
 8005636:	682b      	ldr	r3, [r5, #0]
 8005638:	2b00      	cmp	r3, #0
 800563a:	d100      	bne.n	800563e <__sflush_r+0x7e>
 800563c:	6560      	str	r0, [r4, #84]	; 0x54
 800563e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005640:	602e      	str	r6, [r5, #0]
 8005642:	2900      	cmp	r1, #0
 8005644:	d0c8      	beq.n	80055d8 <__sflush_r+0x18>
 8005646:	0023      	movs	r3, r4
 8005648:	3344      	adds	r3, #68	; 0x44
 800564a:	4299      	cmp	r1, r3
 800564c:	d002      	beq.n	8005654 <__sflush_r+0x94>
 800564e:	0028      	movs	r0, r5
 8005650:	f000 f8fa 	bl	8005848 <_free_r>
 8005654:	2000      	movs	r0, #0
 8005656:	6360      	str	r0, [r4, #52]	; 0x34
 8005658:	e7bf      	b.n	80055da <__sflush_r+0x1a>
 800565a:	2301      	movs	r3, #1
 800565c:	6a21      	ldr	r1, [r4, #32]
 800565e:	0028      	movs	r0, r5
 8005660:	47b8      	blx	r7
 8005662:	1c43      	adds	r3, r0, #1
 8005664:	d1c5      	bne.n	80055f2 <__sflush_r+0x32>
 8005666:	682b      	ldr	r3, [r5, #0]
 8005668:	2b00      	cmp	r3, #0
 800566a:	d0c2      	beq.n	80055f2 <__sflush_r+0x32>
 800566c:	2b1d      	cmp	r3, #29
 800566e:	d001      	beq.n	8005674 <__sflush_r+0xb4>
 8005670:	2b16      	cmp	r3, #22
 8005672:	d101      	bne.n	8005678 <__sflush_r+0xb8>
 8005674:	602e      	str	r6, [r5, #0]
 8005676:	e7af      	b.n	80055d8 <__sflush_r+0x18>
 8005678:	2340      	movs	r3, #64	; 0x40
 800567a:	89a2      	ldrh	r2, [r4, #12]
 800567c:	4313      	orrs	r3, r2
 800567e:	81a3      	strh	r3, [r4, #12]
 8005680:	e7ab      	b.n	80055da <__sflush_r+0x1a>
 8005682:	2340      	movs	r3, #64	; 0x40
 8005684:	430b      	orrs	r3, r1
 8005686:	2001      	movs	r0, #1
 8005688:	81a3      	strh	r3, [r4, #12]
 800568a:	4240      	negs	r0, r0
 800568c:	e7a5      	b.n	80055da <__sflush_r+0x1a>
 800568e:	690f      	ldr	r7, [r1, #16]
 8005690:	2f00      	cmp	r7, #0
 8005692:	d0a1      	beq.n	80055d8 <__sflush_r+0x18>
 8005694:	680b      	ldr	r3, [r1, #0]
 8005696:	600f      	str	r7, [r1, #0]
 8005698:	1bdb      	subs	r3, r3, r7
 800569a:	9301      	str	r3, [sp, #4]
 800569c:	2300      	movs	r3, #0
 800569e:	0792      	lsls	r2, r2, #30
 80056a0:	d100      	bne.n	80056a4 <__sflush_r+0xe4>
 80056a2:	694b      	ldr	r3, [r1, #20]
 80056a4:	60a3      	str	r3, [r4, #8]
 80056a6:	9b01      	ldr	r3, [sp, #4]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	dc00      	bgt.n	80056ae <__sflush_r+0xee>
 80056ac:	e794      	b.n	80055d8 <__sflush_r+0x18>
 80056ae:	9b01      	ldr	r3, [sp, #4]
 80056b0:	003a      	movs	r2, r7
 80056b2:	6a21      	ldr	r1, [r4, #32]
 80056b4:	0028      	movs	r0, r5
 80056b6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80056b8:	47b0      	blx	r6
 80056ba:	2800      	cmp	r0, #0
 80056bc:	dc03      	bgt.n	80056c6 <__sflush_r+0x106>
 80056be:	2340      	movs	r3, #64	; 0x40
 80056c0:	89a2      	ldrh	r2, [r4, #12]
 80056c2:	4313      	orrs	r3, r2
 80056c4:	e7df      	b.n	8005686 <__sflush_r+0xc6>
 80056c6:	9b01      	ldr	r3, [sp, #4]
 80056c8:	183f      	adds	r7, r7, r0
 80056ca:	1a1b      	subs	r3, r3, r0
 80056cc:	9301      	str	r3, [sp, #4]
 80056ce:	e7ea      	b.n	80056a6 <__sflush_r+0xe6>
 80056d0:	20400001 	.word	0x20400001

080056d4 <_fflush_r>:
 80056d4:	690b      	ldr	r3, [r1, #16]
 80056d6:	b570      	push	{r4, r5, r6, lr}
 80056d8:	0005      	movs	r5, r0
 80056da:	000c      	movs	r4, r1
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d101      	bne.n	80056e4 <_fflush_r+0x10>
 80056e0:	2000      	movs	r0, #0
 80056e2:	bd70      	pop	{r4, r5, r6, pc}
 80056e4:	2800      	cmp	r0, #0
 80056e6:	d004      	beq.n	80056f2 <_fflush_r+0x1e>
 80056e8:	6983      	ldr	r3, [r0, #24]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d101      	bne.n	80056f2 <_fflush_r+0x1e>
 80056ee:	f7ff fa4f 	bl	8004b90 <__sinit>
 80056f2:	4b0b      	ldr	r3, [pc, #44]	; (8005720 <_fflush_r+0x4c>)
 80056f4:	429c      	cmp	r4, r3
 80056f6:	d109      	bne.n	800570c <_fflush_r+0x38>
 80056f8:	686c      	ldr	r4, [r5, #4]
 80056fa:	220c      	movs	r2, #12
 80056fc:	5ea3      	ldrsh	r3, [r4, r2]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d0ee      	beq.n	80056e0 <_fflush_r+0xc>
 8005702:	0021      	movs	r1, r4
 8005704:	0028      	movs	r0, r5
 8005706:	f7ff ff5b 	bl	80055c0 <__sflush_r>
 800570a:	e7ea      	b.n	80056e2 <_fflush_r+0xe>
 800570c:	4b05      	ldr	r3, [pc, #20]	; (8005724 <_fflush_r+0x50>)
 800570e:	429c      	cmp	r4, r3
 8005710:	d101      	bne.n	8005716 <_fflush_r+0x42>
 8005712:	68ac      	ldr	r4, [r5, #8]
 8005714:	e7f1      	b.n	80056fa <_fflush_r+0x26>
 8005716:	4b04      	ldr	r3, [pc, #16]	; (8005728 <_fflush_r+0x54>)
 8005718:	429c      	cmp	r4, r3
 800571a:	d1ee      	bne.n	80056fa <_fflush_r+0x26>
 800571c:	68ec      	ldr	r4, [r5, #12]
 800571e:	e7ec      	b.n	80056fa <_fflush_r+0x26>
 8005720:	0800894c 	.word	0x0800894c
 8005724:	0800896c 	.word	0x0800896c
 8005728:	0800892c 	.word	0x0800892c

0800572c <_lseek_r>:
 800572c:	b570      	push	{r4, r5, r6, lr}
 800572e:	0005      	movs	r5, r0
 8005730:	0008      	movs	r0, r1
 8005732:	0011      	movs	r1, r2
 8005734:	2200      	movs	r2, #0
 8005736:	4c06      	ldr	r4, [pc, #24]	; (8005750 <_lseek_r+0x24>)
 8005738:	6022      	str	r2, [r4, #0]
 800573a:	001a      	movs	r2, r3
 800573c:	f000 f91e 	bl	800597c <_lseek>
 8005740:	1c43      	adds	r3, r0, #1
 8005742:	d103      	bne.n	800574c <_lseek_r+0x20>
 8005744:	6823      	ldr	r3, [r4, #0]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d000      	beq.n	800574c <_lseek_r+0x20>
 800574a:	602b      	str	r3, [r5, #0]
 800574c:	bd70      	pop	{r4, r5, r6, pc}
 800574e:	46c0      	nop			; (mov r8, r8)
 8005750:	20002150 	.word	0x20002150

08005754 <__swhatbuf_r>:
 8005754:	b570      	push	{r4, r5, r6, lr}
 8005756:	000e      	movs	r6, r1
 8005758:	001d      	movs	r5, r3
 800575a:	230e      	movs	r3, #14
 800575c:	5ec9      	ldrsh	r1, [r1, r3]
 800575e:	b090      	sub	sp, #64	; 0x40
 8005760:	0014      	movs	r4, r2
 8005762:	2900      	cmp	r1, #0
 8005764:	da07      	bge.n	8005776 <__swhatbuf_r+0x22>
 8005766:	2300      	movs	r3, #0
 8005768:	602b      	str	r3, [r5, #0]
 800576a:	89b3      	ldrh	r3, [r6, #12]
 800576c:	061b      	lsls	r3, r3, #24
 800576e:	d411      	bmi.n	8005794 <__swhatbuf_r+0x40>
 8005770:	2380      	movs	r3, #128	; 0x80
 8005772:	00db      	lsls	r3, r3, #3
 8005774:	e00f      	b.n	8005796 <__swhatbuf_r+0x42>
 8005776:	aa01      	add	r2, sp, #4
 8005778:	f000 f8c4 	bl	8005904 <_fstat_r>
 800577c:	2800      	cmp	r0, #0
 800577e:	dbf2      	blt.n	8005766 <__swhatbuf_r+0x12>
 8005780:	22f0      	movs	r2, #240	; 0xf0
 8005782:	9b02      	ldr	r3, [sp, #8]
 8005784:	0212      	lsls	r2, r2, #8
 8005786:	4013      	ands	r3, r2
 8005788:	4a05      	ldr	r2, [pc, #20]	; (80057a0 <__swhatbuf_r+0x4c>)
 800578a:	189b      	adds	r3, r3, r2
 800578c:	425a      	negs	r2, r3
 800578e:	4153      	adcs	r3, r2
 8005790:	602b      	str	r3, [r5, #0]
 8005792:	e7ed      	b.n	8005770 <__swhatbuf_r+0x1c>
 8005794:	2340      	movs	r3, #64	; 0x40
 8005796:	2000      	movs	r0, #0
 8005798:	6023      	str	r3, [r4, #0]
 800579a:	b010      	add	sp, #64	; 0x40
 800579c:	bd70      	pop	{r4, r5, r6, pc}
 800579e:	46c0      	nop			; (mov r8, r8)
 80057a0:	ffffe000 	.word	0xffffe000

080057a4 <__smakebuf_r>:
 80057a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80057a6:	2602      	movs	r6, #2
 80057a8:	898b      	ldrh	r3, [r1, #12]
 80057aa:	0005      	movs	r5, r0
 80057ac:	000c      	movs	r4, r1
 80057ae:	4233      	tst	r3, r6
 80057b0:	d006      	beq.n	80057c0 <__smakebuf_r+0x1c>
 80057b2:	0023      	movs	r3, r4
 80057b4:	3347      	adds	r3, #71	; 0x47
 80057b6:	6023      	str	r3, [r4, #0]
 80057b8:	6123      	str	r3, [r4, #16]
 80057ba:	2301      	movs	r3, #1
 80057bc:	6163      	str	r3, [r4, #20]
 80057be:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80057c0:	ab01      	add	r3, sp, #4
 80057c2:	466a      	mov	r2, sp
 80057c4:	f7ff ffc6 	bl	8005754 <__swhatbuf_r>
 80057c8:	9900      	ldr	r1, [sp, #0]
 80057ca:	0007      	movs	r7, r0
 80057cc:	0028      	movs	r0, r5
 80057ce:	f7ff fa7d 	bl	8004ccc <_malloc_r>
 80057d2:	2800      	cmp	r0, #0
 80057d4:	d108      	bne.n	80057e8 <__smakebuf_r+0x44>
 80057d6:	220c      	movs	r2, #12
 80057d8:	5ea3      	ldrsh	r3, [r4, r2]
 80057da:	059a      	lsls	r2, r3, #22
 80057dc:	d4ef      	bmi.n	80057be <__smakebuf_r+0x1a>
 80057de:	2203      	movs	r2, #3
 80057e0:	4393      	bics	r3, r2
 80057e2:	431e      	orrs	r6, r3
 80057e4:	81a6      	strh	r6, [r4, #12]
 80057e6:	e7e4      	b.n	80057b2 <__smakebuf_r+0xe>
 80057e8:	4b0f      	ldr	r3, [pc, #60]	; (8005828 <__smakebuf_r+0x84>)
 80057ea:	62ab      	str	r3, [r5, #40]	; 0x28
 80057ec:	2380      	movs	r3, #128	; 0x80
 80057ee:	89a2      	ldrh	r2, [r4, #12]
 80057f0:	6020      	str	r0, [r4, #0]
 80057f2:	4313      	orrs	r3, r2
 80057f4:	81a3      	strh	r3, [r4, #12]
 80057f6:	9b00      	ldr	r3, [sp, #0]
 80057f8:	6120      	str	r0, [r4, #16]
 80057fa:	6163      	str	r3, [r4, #20]
 80057fc:	9b01      	ldr	r3, [sp, #4]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d00d      	beq.n	800581e <__smakebuf_r+0x7a>
 8005802:	230e      	movs	r3, #14
 8005804:	5ee1      	ldrsh	r1, [r4, r3]
 8005806:	0028      	movs	r0, r5
 8005808:	f000 f88e 	bl	8005928 <_isatty_r>
 800580c:	2800      	cmp	r0, #0
 800580e:	d006      	beq.n	800581e <__smakebuf_r+0x7a>
 8005810:	2203      	movs	r2, #3
 8005812:	89a3      	ldrh	r3, [r4, #12]
 8005814:	4393      	bics	r3, r2
 8005816:	001a      	movs	r2, r3
 8005818:	2301      	movs	r3, #1
 800581a:	4313      	orrs	r3, r2
 800581c:	81a3      	strh	r3, [r4, #12]
 800581e:	89a0      	ldrh	r0, [r4, #12]
 8005820:	4338      	orrs	r0, r7
 8005822:	81a0      	strh	r0, [r4, #12]
 8005824:	e7cb      	b.n	80057be <__smakebuf_r+0x1a>
 8005826:	46c0      	nop			; (mov r8, r8)
 8005828:	08004b0d 	.word	0x08004b0d

0800582c <memchr>:
 800582c:	b2c9      	uxtb	r1, r1
 800582e:	1882      	adds	r2, r0, r2
 8005830:	4290      	cmp	r0, r2
 8005832:	d101      	bne.n	8005838 <memchr+0xc>
 8005834:	2000      	movs	r0, #0
 8005836:	4770      	bx	lr
 8005838:	7803      	ldrb	r3, [r0, #0]
 800583a:	428b      	cmp	r3, r1
 800583c:	d0fb      	beq.n	8005836 <memchr+0xa>
 800583e:	3001      	adds	r0, #1
 8005840:	e7f6      	b.n	8005830 <memchr+0x4>

08005842 <__malloc_lock>:
 8005842:	4770      	bx	lr

08005844 <__malloc_unlock>:
 8005844:	4770      	bx	lr
	...

08005848 <_free_r>:
 8005848:	b570      	push	{r4, r5, r6, lr}
 800584a:	0005      	movs	r5, r0
 800584c:	2900      	cmp	r1, #0
 800584e:	d010      	beq.n	8005872 <_free_r+0x2a>
 8005850:	1f0c      	subs	r4, r1, #4
 8005852:	6823      	ldr	r3, [r4, #0]
 8005854:	2b00      	cmp	r3, #0
 8005856:	da00      	bge.n	800585a <_free_r+0x12>
 8005858:	18e4      	adds	r4, r4, r3
 800585a:	0028      	movs	r0, r5
 800585c:	f7ff fff1 	bl	8005842 <__malloc_lock>
 8005860:	4a1d      	ldr	r2, [pc, #116]	; (80058d8 <_free_r+0x90>)
 8005862:	6813      	ldr	r3, [r2, #0]
 8005864:	2b00      	cmp	r3, #0
 8005866:	d105      	bne.n	8005874 <_free_r+0x2c>
 8005868:	6063      	str	r3, [r4, #4]
 800586a:	6014      	str	r4, [r2, #0]
 800586c:	0028      	movs	r0, r5
 800586e:	f7ff ffe9 	bl	8005844 <__malloc_unlock>
 8005872:	bd70      	pop	{r4, r5, r6, pc}
 8005874:	42a3      	cmp	r3, r4
 8005876:	d909      	bls.n	800588c <_free_r+0x44>
 8005878:	6821      	ldr	r1, [r4, #0]
 800587a:	1860      	adds	r0, r4, r1
 800587c:	4283      	cmp	r3, r0
 800587e:	d1f3      	bne.n	8005868 <_free_r+0x20>
 8005880:	6818      	ldr	r0, [r3, #0]
 8005882:	685b      	ldr	r3, [r3, #4]
 8005884:	1841      	adds	r1, r0, r1
 8005886:	6021      	str	r1, [r4, #0]
 8005888:	e7ee      	b.n	8005868 <_free_r+0x20>
 800588a:	0013      	movs	r3, r2
 800588c:	685a      	ldr	r2, [r3, #4]
 800588e:	2a00      	cmp	r2, #0
 8005890:	d001      	beq.n	8005896 <_free_r+0x4e>
 8005892:	42a2      	cmp	r2, r4
 8005894:	d9f9      	bls.n	800588a <_free_r+0x42>
 8005896:	6819      	ldr	r1, [r3, #0]
 8005898:	1858      	adds	r0, r3, r1
 800589a:	42a0      	cmp	r0, r4
 800589c:	d10b      	bne.n	80058b6 <_free_r+0x6e>
 800589e:	6820      	ldr	r0, [r4, #0]
 80058a0:	1809      	adds	r1, r1, r0
 80058a2:	1858      	adds	r0, r3, r1
 80058a4:	6019      	str	r1, [r3, #0]
 80058a6:	4282      	cmp	r2, r0
 80058a8:	d1e0      	bne.n	800586c <_free_r+0x24>
 80058aa:	6810      	ldr	r0, [r2, #0]
 80058ac:	6852      	ldr	r2, [r2, #4]
 80058ae:	1841      	adds	r1, r0, r1
 80058b0:	6019      	str	r1, [r3, #0]
 80058b2:	605a      	str	r2, [r3, #4]
 80058b4:	e7da      	b.n	800586c <_free_r+0x24>
 80058b6:	42a0      	cmp	r0, r4
 80058b8:	d902      	bls.n	80058c0 <_free_r+0x78>
 80058ba:	230c      	movs	r3, #12
 80058bc:	602b      	str	r3, [r5, #0]
 80058be:	e7d5      	b.n	800586c <_free_r+0x24>
 80058c0:	6821      	ldr	r1, [r4, #0]
 80058c2:	1860      	adds	r0, r4, r1
 80058c4:	4282      	cmp	r2, r0
 80058c6:	d103      	bne.n	80058d0 <_free_r+0x88>
 80058c8:	6810      	ldr	r0, [r2, #0]
 80058ca:	6852      	ldr	r2, [r2, #4]
 80058cc:	1841      	adds	r1, r0, r1
 80058ce:	6021      	str	r1, [r4, #0]
 80058d0:	6062      	str	r2, [r4, #4]
 80058d2:	605c      	str	r4, [r3, #4]
 80058d4:	e7ca      	b.n	800586c <_free_r+0x24>
 80058d6:	46c0      	nop			; (mov r8, r8)
 80058d8:	20002084 	.word	0x20002084

080058dc <_read_r>:
 80058dc:	b570      	push	{r4, r5, r6, lr}
 80058de:	0005      	movs	r5, r0
 80058e0:	0008      	movs	r0, r1
 80058e2:	0011      	movs	r1, r2
 80058e4:	2200      	movs	r2, #0
 80058e6:	4c06      	ldr	r4, [pc, #24]	; (8005900 <_read_r+0x24>)
 80058e8:	6022      	str	r2, [r4, #0]
 80058ea:	001a      	movs	r2, r3
 80058ec:	f000 f84e 	bl	800598c <_read>
 80058f0:	1c43      	adds	r3, r0, #1
 80058f2:	d103      	bne.n	80058fc <_read_r+0x20>
 80058f4:	6823      	ldr	r3, [r4, #0]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d000      	beq.n	80058fc <_read_r+0x20>
 80058fa:	602b      	str	r3, [r5, #0]
 80058fc:	bd70      	pop	{r4, r5, r6, pc}
 80058fe:	46c0      	nop			; (mov r8, r8)
 8005900:	20002150 	.word	0x20002150

08005904 <_fstat_r>:
 8005904:	2300      	movs	r3, #0
 8005906:	b570      	push	{r4, r5, r6, lr}
 8005908:	4c06      	ldr	r4, [pc, #24]	; (8005924 <_fstat_r+0x20>)
 800590a:	0005      	movs	r5, r0
 800590c:	0008      	movs	r0, r1
 800590e:	0011      	movs	r1, r2
 8005910:	6023      	str	r3, [r4, #0]
 8005912:	f000 f823 	bl	800595c <_fstat>
 8005916:	1c43      	adds	r3, r0, #1
 8005918:	d103      	bne.n	8005922 <_fstat_r+0x1e>
 800591a:	6823      	ldr	r3, [r4, #0]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d000      	beq.n	8005922 <_fstat_r+0x1e>
 8005920:	602b      	str	r3, [r5, #0]
 8005922:	bd70      	pop	{r4, r5, r6, pc}
 8005924:	20002150 	.word	0x20002150

08005928 <_isatty_r>:
 8005928:	2300      	movs	r3, #0
 800592a:	b570      	push	{r4, r5, r6, lr}
 800592c:	4c06      	ldr	r4, [pc, #24]	; (8005948 <_isatty_r+0x20>)
 800592e:	0005      	movs	r5, r0
 8005930:	0008      	movs	r0, r1
 8005932:	6023      	str	r3, [r4, #0]
 8005934:	f000 f81a 	bl	800596c <_isatty>
 8005938:	1c43      	adds	r3, r0, #1
 800593a:	d103      	bne.n	8005944 <_isatty_r+0x1c>
 800593c:	6823      	ldr	r3, [r4, #0]
 800593e:	2b00      	cmp	r3, #0
 8005940:	d000      	beq.n	8005944 <_isatty_r+0x1c>
 8005942:	602b      	str	r3, [r5, #0]
 8005944:	bd70      	pop	{r4, r5, r6, pc}
 8005946:	46c0      	nop			; (mov r8, r8)
 8005948:	20002150 	.word	0x20002150

0800594c <_close>:
 800594c:	2258      	movs	r2, #88	; 0x58
 800594e:	2001      	movs	r0, #1
 8005950:	4b01      	ldr	r3, [pc, #4]	; (8005958 <_close+0xc>)
 8005952:	4240      	negs	r0, r0
 8005954:	601a      	str	r2, [r3, #0]
 8005956:	4770      	bx	lr
 8005958:	20002150 	.word	0x20002150

0800595c <_fstat>:
 800595c:	2258      	movs	r2, #88	; 0x58
 800595e:	2001      	movs	r0, #1
 8005960:	4b01      	ldr	r3, [pc, #4]	; (8005968 <_fstat+0xc>)
 8005962:	4240      	negs	r0, r0
 8005964:	601a      	str	r2, [r3, #0]
 8005966:	4770      	bx	lr
 8005968:	20002150 	.word	0x20002150

0800596c <_isatty>:
 800596c:	2258      	movs	r2, #88	; 0x58
 800596e:	4b02      	ldr	r3, [pc, #8]	; (8005978 <_isatty+0xc>)
 8005970:	2000      	movs	r0, #0
 8005972:	601a      	str	r2, [r3, #0]
 8005974:	4770      	bx	lr
 8005976:	46c0      	nop			; (mov r8, r8)
 8005978:	20002150 	.word	0x20002150

0800597c <_lseek>:
 800597c:	2258      	movs	r2, #88	; 0x58
 800597e:	2001      	movs	r0, #1
 8005980:	4b01      	ldr	r3, [pc, #4]	; (8005988 <_lseek+0xc>)
 8005982:	4240      	negs	r0, r0
 8005984:	601a      	str	r2, [r3, #0]
 8005986:	4770      	bx	lr
 8005988:	20002150 	.word	0x20002150

0800598c <_read>:
 800598c:	2258      	movs	r2, #88	; 0x58
 800598e:	2001      	movs	r0, #1
 8005990:	4b01      	ldr	r3, [pc, #4]	; (8005998 <_read+0xc>)
 8005992:	4240      	negs	r0, r0
 8005994:	601a      	str	r2, [r3, #0]
 8005996:	4770      	bx	lr
 8005998:	20002150 	.word	0x20002150

0800599c <_sbrk>:
 800599c:	4b05      	ldr	r3, [pc, #20]	; (80059b4 <_sbrk+0x18>)
 800599e:	0002      	movs	r2, r0
 80059a0:	6819      	ldr	r1, [r3, #0]
 80059a2:	2900      	cmp	r1, #0
 80059a4:	d101      	bne.n	80059aa <_sbrk+0xe>
 80059a6:	4904      	ldr	r1, [pc, #16]	; (80059b8 <_sbrk+0x1c>)
 80059a8:	6019      	str	r1, [r3, #0]
 80059aa:	6818      	ldr	r0, [r3, #0]
 80059ac:	1882      	adds	r2, r0, r2
 80059ae:	601a      	str	r2, [r3, #0]
 80059b0:	4770      	bx	lr
 80059b2:	46c0      	nop			; (mov r8, r8)
 80059b4:	2000208c 	.word	0x2000208c
 80059b8:	20002154 	.word	0x20002154

080059bc <_init>:
 80059bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059be:	46c0      	nop			; (mov r8, r8)
 80059c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059c2:	bc08      	pop	{r3}
 80059c4:	469e      	mov	lr, r3
 80059c6:	4770      	bx	lr

080059c8 <_fini>:
 80059c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059ca:	46c0      	nop			; (mov r8, r8)
 80059cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059ce:	bc08      	pop	{r3}
 80059d0:	469e      	mov	lr, r3
 80059d2:	4770      	bx	lr
