<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Spresense NuttX SDK: nuttx/arch/arm/src/lpc11xx/chip/lpc11_syscon.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Spresense NuttX SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a087eb8c8217e7f024fc12aaad1b9d3e.html">nuttx</a></li><li class="navelem"><a class="el" href="dir_88610be0a0df6a45851e0b0324278b6c.html">arch</a></li><li class="navelem"><a class="el" href="dir_866c7ad0dc41518818f929c02064d5fe.html">arm</a></li><li class="navelem"><a class="el" href="dir_8471443f31d14d96bbf22349bee182fe.html">src</a></li><li class="navelem"><a class="el" href="dir_f70dac23117b5e58c11ba32bc99df3bc.html">lpc11xx</a></li><li class="navelem"><a class="el" href="dir_b0af8ec135ef74e9d456c83cb46635ab.html">chip</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">lpc11_syscon.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/********************************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * arch/arm/src/lpc11xx/chip/lpc11_syscon.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *   Copyright (C) 2010, 2013 Gregory Nutt. All rights reserved.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *   Author: Gregory Nutt &lt;gnutt@nuttx.org&gt;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * are met:</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    the documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * 3. Neither the name NuttX nor the names of its contributors may be</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    used to endorse or promote products derived from this software</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> ********************************************************************************************/</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_SRC_LPC11XX_CHIP_LPC11_SYSCON_H</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ARCH_ARM_SRC_LPC11XX_CHIP_LPC11_SYSCON_H</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/********************************************************************************************</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Included Files</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> ********************************************************************************************/</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &lt;nuttx/config.h&gt;</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;chip.h&quot;</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;chip/lpc11_memorymap.h&quot;</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/********************************************************************************************</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> * Pre-processor Definitions</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> ********************************************************************************************/</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/* Register offsets *************************************************************************/</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define LPC11_SYSCON_SYSMEMREMAP_OFFSET       0x0000 </span><span class="comment">/* System memory remap */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC11_SYSCON_PRESETCTRL_OFFSET        0x0004 </span><span class="comment">/* Pefipheral reset control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC11_SYSCON_SYSPLLCTRL_OFFSET        0x0008 </span><span class="comment">/* System PLL control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC11_SYSCON_SYSPLLSTAT_OFFSET        0x000C </span><span class="comment">/* System PLL status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor"></span>                                                     <span class="comment">/* 0x010 - 0x01c: Reserved */</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define LPC11_SYSCON_SYSOSCCTRL_OFFSET        0x0020 </span><span class="comment">/* System oscillator control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC11_SYSCON_WDTOSCCTRL_OFFSET        0x0024 </span><span class="comment">/* Watchdog oscillator control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC11_SYSCON_IRCCTRL_OFFSET           0x0028 </span><span class="comment">/* IRC control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor"></span>                                                     <span class="comment">/* 0x02c: Reserved */</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define LPC11_SYSCON_SYSRSTSTAT_OFFSET        0x0030 </span><span class="comment">/* System reset status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor"></span>                                                     <span class="comment">/* 0x034 - 0x03c: Reserved */</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define LPC11_SYSCON_SYSPLLCLKSEL_OFFSET      0x0040 </span><span class="comment">/* System PLL clock source select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC11_SYSCON_SYSPLLCLKUEN_OFFSET      0x0044 </span><span class="comment">/* System PLL clock source update enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor"></span>                                                     <span class="comment">/* 0x048 - 0x06c: Reserved */</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define LPC11_SYSCON_MAINCLKSEL_OFFSET        0x0070 </span><span class="comment">/* Main clock source select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC11_SYSCON_MAINCLKUEN_OFFSET        0x0074 </span><span class="comment">/* Main clock source update enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC11_SYSCON_SYSAHBCLKDIV_OFFSET      0x0078 </span><span class="comment">/* System AHB clock divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor"></span>                                                     <span class="comment">/* 0x07c: Reserved */</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define LPC11_SYSCON_SYSAHBCLKCTRL_OFFSET     0x0080 </span><span class="comment">/* System AHB clock control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor"></span>                                                     <span class="comment">/* 0x084 - 0x090: Reserved */</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define LPC11_SYSCON_SSP0CLKDIV_OFFSET        0x0094 </span><span class="comment">/* SPI0 clock divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC11_SYSCON_UARTCLKDIV_OFFSET        0x0098 </span><span class="comment">/* UART clock divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC11_SYSCON_SSP1CLKDIV_OFFSET        0x009c </span><span class="comment">/* SPI1 clock divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"></span>                                                     <span class="comment">/* 0x0a0 - 0x0cc: Reserved */</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define LPC11_SYSCON_WDTCLKSEL_OFFSET         0x00d0 </span><span class="comment">/* WDT clock source select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC11_SYSCON_WDTCLKUEN_OFFSET         0x00d4 </span><span class="comment">/* WDT clock source update enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC11_SYSCON_WDTCLKDIV_OFFSET         0x00d8 </span><span class="comment">/* WDT clock divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor"></span>                                                     <span class="comment">/* 0x0dc: Reserved */</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define LPC11_SYSCON_CLKOUTCLKSEL_OFFSET      0x00e0 </span><span class="comment">/* CLKOUT clock source select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC11_SYSCON_CLKOUTUEN_OFFSET         0x00e4 </span><span class="comment">/* CLKOUT clock source update enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC11_SYSCON_CLKOUTCLKDIV_OFFSET      0x00e8 </span><span class="comment">/* CLKOUT clock divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span>                                                     <span class="comment">/* 0x0ec - 0x0fc: Reserved */</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define LPC11_SYSCON_PIOPORCAP0_OFFSET        0x0100 </span><span class="comment">/* POR captured PIO status 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC11_SYSCON_PIOPORCAP1_OFFSET        0x0104 </span><span class="comment">/* POR captured PIO status 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span>                                                     <span class="comment">/* 0x108 - 0x14c: Reserved */</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define LPC11_SYSCON_BODCTRL_OFFSET           0x0150 </span><span class="comment">/* BOD control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC11_SYSCON_SYSTCKCAL_OFFSET         0x0154 </span><span class="comment">/* System tick counter calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span>                                                     <span class="comment">/* 0x158 - 0x16c: Reserved */</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define LPC11_SYSCON_IRQLATENCY_OFFSET        0x0170 </span><span class="comment">/* IRQ delay */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC11_SYSCON_NMISRC_OFFSET            0x0174 </span><span class="comment">/* NMI source selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor"></span>                                                     <span class="comment">/* 0x178 - 0x1fc: Reserved */</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define LPC11_SYSCON_STARTAPRP0_OFFSET        0x0200 </span><span class="comment">/* Start logic edge control register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC11_SYSCON_STARTERP0_OFFSET         0x0204 </span><span class="comment">/* Start logic signal enable register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC11_SYSCON_STARTRSRP0CLR_OFFSET     0x0208 </span><span class="comment">/* Start logic reset register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC11_SYSCON_STARTSRP0_OFFSET         0x020c </span><span class="comment">/* Start logic status register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span>                                                     <span class="comment">/* 0x210 - 0x22c: Reserved */</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define LPC11_SYSCON_PDSLEEPCFG_OFFSET        0x0230 </span><span class="comment">/* Power-down states in Deep-sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC11_SYSCON_PDAWAKECFG_OFFSET        0x0234 </span><span class="comment">/* Power-down states after wake-up from Deep-sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC11_SYSCON_PDRUNCFG_OFFSET          0x0238 </span><span class="comment">/* Power-down configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor"></span>                                                     <span class="comment">/* 0x023c - 0x3f0: Reserved */</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define LPC11_SYSCON_DEVICE_ID_OFFSET         0x03f4 </span><span class="comment">/* Device ID register 0 for parts LPC1100, LPC1100C, LPC1100L */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/* Register addresses ***********************************************************************/</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define LPC11_SYSCON_SYSMEMREMAP              (LPC11_SYSCON_BASE + LPC11_SYSCON_SYSMEMREMAP_OFFSET)</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define LPC11_SYSCON_PRESETCTRL               (LPC11_SYSCON_BASE + LPC11_SYSCON_PRESETCTRL_OFFSET)</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC11_SYSCON_SYSPLLCTRL               (LPC11_SYSCON_BASE + LPC11_SYSCON_SYSPLLCTRL_OFFSET)</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC11_SYSCON_SYSPLLSTAT               (LPC11_SYSCON_BASE + LPC11_SYSCON_SYSPLLSTAT_OFFSET)</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define LPC11_SYSCON_SYSOSCCTRL               (LPC11_SYSCON_BASE + LPC11_SYSCON_SYSOSCCTRL_OFFSET)</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC11_SYSCON_WDTOSCCTRL               (LPC11_SYSCON_BASE + LPC11_SYSCON_WDTOSCCTRL_OFFSET)</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC11_SYSCON_IRCCTRL                  (LPC11_SYSCON_BASE + LPC11_SYSCON_IRCCTRL_OFFSET)</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define LPC11_SYSCON_SYSRSTSTAT               (LPC11_SYSCON_BASE + LPC11_SYSCON_SYSRSTSTAT_OFFSET)</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define LPC11_SYSCON_SYSPLLCLKSEL             (LPC11_SYSCON_BASE + LPC11_SYSCON_SYSPLLCLKSEL_OFFSET)</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC11_SYSCON_SYSPLLCLKUEN             (LPC11_SYSCON_BASE + LPC11_SYSCON_SYSPLLCLKUEN_OFFSET)</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define LPC11_SYSCON_MAINCLKSEL               (LPC11_SYSCON_BASE + LPC11_SYSCON_MAINCLKSEL_OFFSET)</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC11_SYSCON_MAINCLKUEN               (LPC11_SYSCON_BASE + LPC11_SYSCON_MAINCLKUEN_OFFSET)</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define LPC11_SYSCON_SYSAHBCLKDIV             (LPC11_SYSCON_BASE + LPC11_SYSCON_SYSAHBCLKDIV_OFFSET)</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC11_SYSCON_SYSAHBCLKCTRL            (LPC11_SYSCON_BASE + LPC11_SYSCON_SYSAHBCLKCTRL_OFFSET)</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define LPC11_SYSCON_SSP0CLKDIV               (LPC11_SYSCON_BASE + LPC11_SYSCON_SSP0CLKDIV_OFFSET)</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC11_SYSCON_UARTCLKDIV               (LPC11_SYSCON_BASE + LPC11_SYSCON_UARTCLKDIV_OFFSET)</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC11_SYSCON_SSP1CLKDIV               (LPC11_SYSCON_BASE + LPC11_SYSCON_SSP1CLKDIV_OFFSET)</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define LPC11_SYSCON_WDTCLKSEL                (LPC11_SYSCON_BASE + LPC11_SYSCON_WDTCLKSEL_OFFSET)</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC11_SYSCON_WDTCLKUEN                (LPC11_SYSCON_BASE + LPC11_SYSCON_WDTCLKUEN_OFFSET)</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC11_SYSCON_WDTCLKDIV                (LPC11_SYSCON_BASE + LPC11_SYSCON_WDTCLKDIV_OFFSET)</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define LPC11_SYSCON_CLKOUTCLKSEL             (LPC11_SYSCON_BASE + LPC11_SYSCON_CLKOUTCLKSEL_OFFSET)</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC11_SYSCON_CLKOUTUEN                (LPC11_SYSCON_BASE + LPC11_SYSCON_CLKOUTUEN_OFFSET_OFFSET)</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC11_SYSCON_CLKOUTCLKDIV             (LPC11_SYSCON_BASE + LPC11_SYSCON_CLKOUTCLKDIV_OFFSET)</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define LPC11_SYSCON_PIOPORCAP0               (LPC11_SYSCON_BASE + LPC11_SYSCON_PIOPORCAP0_OFFSET)</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC11_SYSCON_PIOPORCAP1               (LPC11_SYSCON_BASE + LPC11_SYSCON_PIOPORCAP1_OFFSET)</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define LPC11_SYSCON_BODCTRL                  (LPC11_SYSCON_BASE + LPC11_SYSCON_BODCTRL_OFFSET)</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC11_SYSCON_SYSTCKCAL                (LPC11_SYSCON_BASE + LPC11_SYSCON_SYSTCKCAL_OFFSET)</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define LPC11_SYSCON_IRQLATENCY               (LPC11_SYSCON_BASE + LPC11_SYSCON_IRQLATENCY_OFFSET)</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC11_SYSCON_NMISRC                   (LPC11_SYSCON_BASE + LPC11_SYSCON_NMISRC_OFFSET)</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define LPC11_SYSCON_STARTAPRP0               (LPC11_SYSCON_BASE + LPC11_SYSCON_STARTAPRP0_OFFSET)</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC11_SYSCON_STARTERP0                (LPC11_SYSCON_BASE + LPC11_SYSCON_STARTERP0_OFFSET)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC11_SYSCON_STARTRSRP0CLR            (LPC11_SYSCON_BASE + LPC11_SYSCON_STARTRSRP0CLR_OFFSET)</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC11_SYSCON_STARTSRP0                (LPC11_SYSCON_BASE + LPC11_SYSCON_STARTSRP0_OFFSET)</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define LPC11_SYSCON_PDSLEEPCFG               (LPC11_SYSCON_BASE + LPC11_SYSCON_PDSLEEPCFG_OFFSET)</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC11_SYSCON_PDAWAKECFG               (LPC11_SYSCON_BASE + LPC11_SYSCON_PDAWAKECFG_OFFSET)</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC11_SYSCON_PDRUNCFG                 (LPC11_SYSCON_BASE + LPC11_SYSCON_PDRUNCFG_OFFSET)</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define LPC11_SYSCON_DEVICE_ID                (LPC11_SYSCON_BASE + LPC11_SYSCON_DEVICE_ID_OFFSET)</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">/* Register bit definitions *****************************************************************/</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define SYSCON_SYSMEMREMAP_MAP_SHIFT          (0)       </span><span class="comment">/* Bits 0-1: System memory remap register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SYSMEMREMAP_MAP_MASK           (3 &lt;&lt; SYSCON_SYSMEMREMAP_MAP_SHIFT)</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_SYSMEMREMAP_MAP_BOOTLOADER   (0 &lt;&lt; SYSCON_SYSMEMREMAP_MAP_SHIFT) </span><span class="comment">/* Interrupt vectors are re-mapped to Boot ROM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_SYSMEMREMAP_MAP_RAM          (1 &lt;&lt; SYSCON_SYSMEMREMAP_MAP_SHIFT) </span><span class="comment">/* Interrupt vectors are re-mapped to Static RAM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_SYSMEMREMAP_MAP_FLASH        (2 &lt;&lt; SYSCON_SYSMEMREMAP_MAP_SHIFT) </span><span class="comment">/* Interrupt vectors are keeped in flash */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"></span>                                                                                  <span class="comment">/* Bits 2-31:  Reserved */</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define SYSCON_PRESETCTRL_SSP0_RST_N          (1 &lt;&lt; 0)  </span><span class="comment">/* SPI0 reset control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PRESETCTRL_I2C0_RST_N          (1 &lt;&lt; 1)  </span><span class="comment">/* I2C0 reset control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PRESETCTRL_SSP1_RST_N          (1 &lt;&lt; 2)  </span><span class="comment">/* SPI1 reset control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PRESETCTRL_CAN_RST_N           (1 &lt;&lt; 3)  </span><span class="comment">/* C_CAN reset control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor"></span>                                                        <span class="comment">/* Bits 4-31:  Reserved */</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define SYSCON_SYSPLLCTRL_MSEL_SHIFT          (0)       </span><span class="comment">/* Bits 0-4: Feedback divider value. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SYSPLLCTRL_MSEL_MASK           (0x1f &lt;&lt; SYSCON_SYSPLLCTRL_MSEL_SHIFT)</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_SYSPLLCTRL_MSEL_DIV(n)       ((n-1) &lt;&lt; SYSCON_SYSPLLCTRL_MSEL_SHIFT) </span><span class="comment">/* n=1,2,3,..32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SYSPLLCTRL_PSEL_SHIFT          (5)       </span><span class="comment">/* Bits 5-6: Post divider ratio P. The division ratio is 2 x P */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SYSPLLCTRL_PSEL_MASK           (3 &lt;&lt; SYSCON_SYSPLLCTRL_PSEL_SHIFT)</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_SYSPLLCTRL_PSEL_DIV1         (0 &lt;&lt; SYSCON_SYSPLLCTRL_PSEL_SHIFT)</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_SYSPLLCTRL_PSEL_DIV2         (1 &lt;&lt; SYSCON_SYSPLLCTRL_PSEL_SHIFT)</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_SYSPLLCTRL_PSEL_DIV4         (2 &lt;&lt; SYSCON_SYSPLLCTRL_PSEL_SHIFT)</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_SYSPLLCTRL_PSEL_DIV8         (3 &lt;&lt; SYSCON_SYSPLLCTRL_PSEL_SHIFT)</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor"></span>                                                                                  <span class="comment">/* Bits 7-31:  Reserved */</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define SYSCON_SYSPLLSTAT_LOCK                (1 &lt;&lt; 0)  </span><span class="comment">/* PLL lock status. 0 = PLL not locked, 1 = PLL locked */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor"></span>                                                        <span class="comment">/* Bits 1-31: Reserved */</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define SYSCON_SYSOSCCTRL_BYPASS              (1 &lt;&lt; 0)  </span><span class="comment">/* Bypass system oscillator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SYSOSCCTRL_FREQRANGE           (1 &lt;&lt; 1)  </span><span class="comment">/* Determines freq. range for low-power oscillator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor"></span>                                                        <span class="comment">/* Bits 2-31: Reserved */</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define SYSCON_WDTOSCCTRL_DIVSEL_SHIFT        (0)       </span><span class="comment">/* Bits 0-4: Select divider for Fclkana. wdt_osc_clk = Fclkana/(2x(1+DIVSEL)) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_WDTOSCCTRL_DIVSEL_MASK         (0x1f &lt;&lt; SYSCON_WDTOSCCTRL_DIVSEL_SHIFT)</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_WDTOSCCTRL_DIVSEL(n)         (((n-2)/2) &lt;&lt; SYSCON_WDTOSCCTRL_DIVSEL_SHIFT) </span><span class="comment">/* n = 2,4,8,..64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_WDTOSCCTRL_FREQSEL_SHIFT       (5)       </span><span class="comment">/* Bits 5-8: Select watchdog oscillator analog output frequency */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_WDTOSCCTRL_FREQSEL_MASK        (15 &lt;&lt; SYSCON_WDTOSCCTRL_FREQSEL_SHIFT)</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_WDTOSCCTRL_FREQSEL_0p6Mhz    (1 &lt;&lt; SYSCON_WDTOSCCTRL_FREQSEL_SHIFT) </span><span class="comment">/* Select watchdog osc analog freq 0.6 MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_WDTOSCCTRL_FREQSEL_1p05Mhz   (2 &lt;&lt; SYSCON_WDTOSCCTRL_FREQSEL_SHIFT) </span><span class="comment">/* Select watchdog osc analog freq 1.05 MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_WDTOSCCTRL_FREQSEL_1p4Mhz    (3 &lt;&lt; SYSCON_WDTOSCCTRL_FREQSEL_SHIFT) </span><span class="comment">/* Select watchdog osc analog freq 1.4 MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_WDTOSCCTRL_FREQSEL_1p75Mhz   (4 &lt;&lt; SYSCON_WDTOSCCTRL_FREQSEL_SHIFT) </span><span class="comment">/* Select watchdog osc analog freq 1.75 MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_WDTOSCCTRL_FREQSEL_2p1Mhz    (5 &lt;&lt; SYSCON_WDTOSCCTRL_FREQSEL_SHIFT) </span><span class="comment">/* Select watchdog osc analog freq 2.1 MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_WDTOSCCTRL_FREQSEL_2p4Mhz    (6 &lt;&lt; SYSCON_WDTOSCCTRL_FREQSEL_SHIFT) </span><span class="comment">/* Select watchdog osc analog freq 2.4 MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_WDTOSCCTRL_FREQSEL_2p7Mhz    (7 &lt;&lt; SYSCON_WDTOSCCTRL_FREQSEL_SHIFT) </span><span class="comment">/* Select watchdog osc analog freq 2.7 MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_WDTOSCCTRL_FREQSEL_3Mhz      (8 &lt;&lt; SYSCON_WDTOSCCTRL_FREQSEL_SHIFT) </span><span class="comment">/* Select watchdog osc analog freq 3.0 MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_WDTOSCCTRL_FREQSEL_3p25Mhz   (9 &lt;&lt; SYSCON_WDTOSCCTRL_FREQSEL_SHIFT) </span><span class="comment">/* Select watchdog osc analog freq 3.25 MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_WDTOSCCTRL_FREQSEL_3p5Mhz    (10 &lt;&lt; SYSCON_WDTOSCCTRL_FREQSEL_SHIFT) </span><span class="comment">/* Select watchdog osc analog freq 3.5 MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_WDTOSCCTRL_FREQSEL_3p75Mhz   (11 &lt;&lt; SYSCON_WDTOSCCTRL_FREQSEL_SHIFT) </span><span class="comment">/* Select watchdog osc analog freq 3.75 MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_WDTOSCCTRL_FREQSEL_4Mhz      (12 &lt;&lt; SYSCON_WDTOSCCTRL_FREQSEL_SHIFT) </span><span class="comment">/* Select watchdog osc analog freq 4 MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_WDTOSCCTRL_FREQSEL_4p2Mhz    (13 &lt;&lt; SYSCON_WDTOSCCTRL_FREQSEL_SHIFT) </span><span class="comment">/* Select watchdog osc analog freq 4.2 MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_WDTOSCCTRL_FREQSEL_4p4Mhz    (14 &lt;&lt; SYSCON_WDTOSCCTRL_FREQSEL_SHIFT) </span><span class="comment">/* Select watchdog osc analog freq 4.4 MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_WDTOSCCTRL_FREQSEL_4p6Mhz    (15 &lt;&lt; SYSCON_WDTOSCCTRL_FREQSEL_SHIFT) </span><span class="comment">/* Select watchdog osc analog freq 4.6 MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor"></span>                                                                                      <span class="comment">/* Bits 9-31: Reserved */</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define SYSCON_IRCCTRL_TRIM_MASK              (0xff)    </span><span class="comment">/* Bits 0-7: Trim value used to adjust on-chip 12 MHz oscillator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor"></span>                                                        <span class="comment">/* Bits 8-31: Reserved */</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define SYSCON_SYSRSTSTAT_POR                 (1 &lt;&lt; 0)  </span><span class="comment">/* POR reset status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SYSRSTSTAT_EXTRST              (1 &lt;&lt; 1)  </span><span class="comment">/* Status of the external /RESET pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SYSRSTSTAT_WDT                 (1 &lt;&lt; 2)  </span><span class="comment">/* Status of the Watchdog reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SYSRSTSTAT_BOD                 (1 &lt;&lt; 3)  </span><span class="comment">/* Status of Brown-out detect reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SYSRSTSTAT_SYSRST              (1 &lt;&lt; 4)  </span><span class="comment">/* Status of the software system reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor"></span>                                                        <span class="comment">/* Bits 5-31: Reserved */</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define SYSCON_SYSPLLCLKSEL_SHIFT             (0) </span><span class="comment">/* Bits 0-1: System PLL clock source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SYSPLLCLKSEL_MASK              (3 &lt;&lt; SYSCON_SYSPLLCLKSEL_SHIFT)</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_SYSPLLCLKSEL_IRCOSC          (0 &lt;&lt; SYSCON_SYSPLLCLKSEL_SHIFT)</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_SYSPLLCLKSEL_SYSOSC          (1 &lt;&lt; SYSCON_SYSPLLCLKSEL_SHIFT)</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor"></span>                                                                               <span class="comment">/* Bits 2-31: Reserved */</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define SYSCON_SYSPLLCLKUEN_ENA               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Enable system PLL clock source update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor"></span>                                                        <span class="comment">/* Bits 1-31: Reserved */</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define SYSCON_MAINCLKSEL_SHIFT               (0)       </span><span class="comment">/* Bits 0-1: Clock source for main clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_MAINCLKSEL_MASK                (3 &lt;&lt; SYSCON_MAINCLKSEL_SHIFT)</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_MAINCLKSEL_IRCOSC            (0 &lt;&lt; SYSCON_MAINCLKSEL_SHIFT) </span><span class="comment">/* IRC oscillator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_MAINCLKSEL_PLLOSC            (1 &lt;&lt; SYSCON_MAINCLKSEL_SHIFT) </span><span class="comment">/* Input clock to system PLL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_MAINCLKSEL_WDTOSC            (2 &lt;&lt; SYSCON_MAINCLKSEL_SHIFT) </span><span class="comment">/* WDT oscillator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_MAINCLKSEL_SYSPLLCLKOUT      (3 &lt;&lt; SYSCON_MAINCLKSEL_SHIFT) </span><span class="comment">/* System PLL clock out */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor"></span>                                                                             <span class="comment">/* Bits 2-31: Reserved */</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define SYSCON_MAINCLKUEN_ENA                 (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Enable main clock source update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor"></span>                                                        <span class="comment">/* Bits 1-31: Reserved */</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define SYSCON_SYSAHBCLKDIV_SHIFT             (0)       </span><span class="comment">/* Bits 0-7: 0=System clock disabled, 1=Divide by 1 ... 255 = Divide by 255 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SYSAHBCLKDIV_MASK              (0xff &lt;&lt; SYSCON_SYSAHBCLKDIV_SHIFT)</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor"></span>                                                        <span class="comment">/* Bits 8-31: Reserved */</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">//#  define SYSCON_CCLKCFG_DIV(n)       ((n-1) &lt;&lt; SYSCON_CCLKCFG_SHIFT) /* n=2,3,..255 */</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define SYSCON_SYSAHBCLKCTRL_SYS              (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Enables clock for AHB to APB bridge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SYSAHBCLKCTRL_ROM              (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Enables clock for ROM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SYSAHBCLKCTRL_RAM              (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Enables clock for RAM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SYSAHBCLKCTRL_FLASHREG         (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Enables clock for flash register interface */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SYSAHBCLKCTRL_FLASHARRAY       (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Enables clock for flash array access */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SYSAHBCLKCTRL_I2C0             (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Enables clock for I2C0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SYSAHBCLKCTRL_GPIO             (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Enables clock for GPIO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SYSAHBCLKCTRL_CT16B0           (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Enables clock for 16-bit counter/timer 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SYSAHBCLKCTRL_CT16B1           (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Enables clock for 16-bit counter/timer 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SYSAHBCLKCTRL_CT32B0           (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Enables clock for 32-bit counter/timer 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SYSAHBCLKCTRL_CT32B1           (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Enables clock for 32-bit counter/timer 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SYSAHBCLKCTRL_SSP0             (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Enables clock for SPI0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SYSAHBCLKCTRL_UART             (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Enables clock for UART */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SYSAHBCLKCTRL_ADC              (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Enables clock for ADC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor"></span>                                                        <span class="comment">/* Bit 14: Reserved */</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define SYSCON_SYSAHBCLKCTRL_WDT              (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Enables clock for WDT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SYSAHBCLKCTRL_IOCON            (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Enables clock for I/O configuration block */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SYSAHBCLKCTRL_CAN              (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Enables clock for C_CAN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SYSAHBCLKCTRL_SSP1             (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Enables clock for SPI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor"></span>                                                        <span class="comment">/* Bits 19-31: Reserved */</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define SYSCON_SSP0CLKDIV_MASK                (0xff)    </span><span class="comment">/* Bits 0-7: 0=Disable SPI0_PCLK, 1=Divide by 1 ... 255 = Divide by 255 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor"></span>                                                        <span class="comment">/* Bits 8-31: Reserved */</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define SYSCON_UARTCLKDIV_MASK                (0xff)    </span><span class="comment">/* Bits 0-7: 0=Disable UART_PCLK, 1=Divide by 1 ... 255 = Divide by 255 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor"></span>                                                        <span class="comment">/* Bits 8-31: Reserved */</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define SYSCON_SSP1CLKDIV_MASK                (0xff)    </span><span class="comment">/* Bits 0-7: 0=Disable SPI1_PCLK, 1=Divide by 1 ... 255 = Divide by 255 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor"></span>                                                        <span class="comment">/* Bits 8-31: Reserved */</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define SYSCON_WDTCLKSEL_SHIFT                (0)       </span><span class="comment">/* Bits 0-1: WDT clock source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_WDTCLKSEL_MASK                 (3 &lt;&lt; SYSCON_WDTCLKSEL_SHIFT)</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_WDTCLKSEL_IRCOSC             (0 &lt;&lt; SYSCON_WDTCLKSEL_SHIFT) </span><span class="comment">/* IRC oscillator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_WDTCLKSEL_MAINCLK            (1 &lt;&lt; SYSCON_WDTCLKSEL_SHIFT) </span><span class="comment">/* Main clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_WDTCLKSEL_WDTOSC             (2 &lt;&lt; SYSCON_WDTCLKSEL_SHIFT) </span><span class="comment">/* Watchdog oscillator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor"></span>                                                                            <span class="comment">/* Bits 2-31: reserved */</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define SYSCON_WDTCLKUEN_ENA                  (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Enable WDT clock source update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor"></span>                                                        <span class="comment">/* Bits 1-31: Reserved */</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define SYSCON_WDTCLKDIV_MASK                 (0xff)    </span><span class="comment">/* Bits 0-7: 0=Disable WDCLK, 1=Divide by 1 ... 255 = Divide by 255 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor"></span>                                                        <span class="comment">/* Bits 8-31: Reserved */</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define SYSCON_CLKOUTCLKSEL_SHIFT             (0) </span><span class="comment">/* Bits 0-1: CLKOUT clock source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_CLKOUTCLKSEL_MASK              (3 &lt;&lt; SYSCON_CLKOUTCLKSEL_SHIFT)</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_CLKOUTCLKSEL_IRCOSC          (0 &lt;&lt; SYSCON_CLKOUTCLKSEL_SHIFT) </span><span class="comment">/* IRC oscillator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_CLKOUTCLKSEL_SYSOSC          (1 &lt;&lt; SYSCON_CLKOUTCLKSEL_SHIFT) </span><span class="comment">/* System oscillator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_CLKOUTCLKSEL_WDTOSC          (2 &lt;&lt; SYSCON_CLKOUTCLKSEL_SHIFT) </span><span class="comment">/* Watchdog oscillator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_CLKOUTCLKSEL_MAINCLK         (3 &lt;&lt; SYSCON_CLKOUTCLKSEL_SHIFT) </span><span class="comment">/* Main clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor"></span>                                                                               <span class="comment">/* Bits 2-31: Reserved */</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define SYSCON_CLKOUTUEN_ENA                  (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Enable CLKOUT clock source update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor"></span>                                                        <span class="comment">/* Bits 1-31: Reserved */</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define SYSCON_CLKOUTCLKDIV_MASK              (0xff)    </span><span class="comment">/* Bits 0-7: 0=Disable CLKOUT, 1=Divide by 1 ... 255 = Divide by 255 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor"></span>                                                        <span class="comment">/* Bits 1-31: Reserved */</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define SYSCON_PIOPORCAP0_CAPPIO0_SHIFT       (0)       </span><span class="comment">/* Bits 0-11: Raw reset stats input PIO0_n: PIO0_11 to PIO0_0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PIOPORCAP0_CAPPIO0_MASK        (0xfff &lt;&lt; SYSCON_PIOPORCAP0_CAPPIO0_SHIFT)</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_PIOPORCAP0_CAPPIO0_BIT(n)    ((1 &lt;&lt; n) &lt;&lt; SYSCON_PIOPORCAP0_CAPPIO0_SHIFT) </span><span class="comment">/* n = 0 to 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define SYSCON_PIOPORCAP0_CAPPIO1_SHIFT       (12)      </span><span class="comment">/* Bits 12-23: Raw reset stats input PIO0_n: PIO1_11 to PIO1_0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PIOPORCAP0_CAPPIO1_MASK        (0xfff &lt;&lt; SYSCON_PIOPORCAP0_CAPPIO1_SHIFT)</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_PIOPORCAP0_CAPPIO1_BIT(n)    ((1 &lt;&lt; n) &lt;&lt; SYSCON_PIOPORCAP0_CAPPIO1_SHIFT) </span><span class="comment">/* n = 0 to 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define SYSCON_PIOPORCAP0_CAPPIO2_SHIFT       (24)      </span><span class="comment">/* Bits 24-31: Raw reset stats input PIO0_n: PIO2_11 to PIO2_0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PIOPORCAP0_CAPPIO2_MASK        (0xfff &lt;&lt; SYSCON_PIOPORCAP0_CAPPIO2_SHIFT)</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_PIOPORCAP0_CAPPIO2_BIT(n)    ((1 &lt;&lt; n) &lt;&lt; SYSCON_PIOPORCAP0_CAPPIO2_SHIFT) </span><span class="comment">/* n = 0 to 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define SYSCON_PIOPORCAP1_CAPPIO2_8           (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Raw reset status input PIO2_8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PIOPORCAP1_CAPPIO2_9           (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: Raw reset status input PIO2_9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PIOPORCAP1_CAPPIO2_10          (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: Raw reset status input PIO2_10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PIOPORCAP1_CAPPIO2_11          (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: Raw reset status input PIO2_11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PIOPORCAP1_CAPPIO3_0           (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: Raw reset status input PIO3_0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PIOPORCAP1_CAPPIO3_1           (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5: Raw reset status input PIO3_1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PIOPORCAP1_CAPPIO3_2           (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6: Raw reset status input PIO3_2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PIOPORCAP1_CAPPIO3_3           (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: Raw reset status input PIO3_3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PIOPORCAP1_CAPPIO3_4           (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8: Raw reset status input PIO3_4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PIOPORCAP1_CAPPIO3_5           (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9: Raw reset status input PIO3_5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor"></span>                                                        <span class="comment">/* Bits 10-31: Reserved */</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define SYSCON_BODCTRL_BODRSTLEV_SHIFT        (0)       </span><span class="comment">/* Bits 0-1: BOD reset level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_BODCTRL_BODRSTLEV_MASK         (3 &lt;&lt; SYSCON_BODCTRL_BODRSTLEV_SHIFT)</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_BODCTRL_BODRSTLEV_LEVEL0     (0 &lt;&lt; SYSCON_BODCTRL_BODRSTLEV_SHIFT) </span><span class="comment">/* Level 0: assert 1.46V, de-assert 1.63V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_BODCTRL_BODRSTLEV_LEVEL1     (1 &lt;&lt; SYSCON_BODCTRL_BODRSTLEV_SHIFT) </span><span class="comment">/* Level 1: assert 2.06V, de-assert 2.15V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_BODCTRL_BODRSTLEV_LEVEL2     (2 &lt;&lt; SYSCON_BODCTRL_BODRSTLEV_SHIFT) </span><span class="comment">/* Level 2: assert 2.35V, de-assert 2.43V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_BODCTRL_BODRSTLEV_LEVEL3     (3 &lt;&lt; SYSCON_BODCTRL_BODRSTLEV_SHIFT) </span><span class="comment">/* Level 3: assert 2.63V, de-assert 2.71V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_BODCTRL_BODINTVAL_SHIFT        (2)       </span><span class="comment">/* Bits 2-3: BOD interrupt level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_BODCTRL_BODINTVAL_MASK         (3 &lt;&lt; SYSCON_BODCTRL_BODRSTLEV_BODINTVAL_SHIFT)</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_BODCTRL_BODINTVAL_LEVEL0     (0 &lt;&lt; SYSCON_BODCTRL_BODINTVAL_SHIFT) </span><span class="comment">/* Level 0: Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_BODCTRL_BODINTVAL_LEVEL1     (1 &lt;&lt; SYSCON_BODCTRL_BODINTVAL_SHIFT) </span><span class="comment">/* Level 1: int. assert 2.22V,de-a. 2.35V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_BODCTRL_BODINTVAL_LEVEL2     (2 &lt;&lt; SYSCON_BODCTRL_BODINTVAL_SHIFT) </span><span class="comment">/* Level 2: int. assert 2.52V,de-a. 2.66V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_BODCTRL_BODINTVAL_LEVEL3     (3 &lt;&lt; SYSCON_BODCTRL_BODINTVAL_SHIFT) </span><span class="comment">/* Level 3: int. assert 2.80V,de-a. 2.90V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_BODCTRL_BODRSTENA              (1 &lt;&lt; 4)  </span><span class="comment">/* BOD reset enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor"></span>                                                        <span class="comment">/* Bits 5-31: Reserved */</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define SYSCON_SYSTCKCAL_CAL                  0x3ffffff </span><span class="comment">/* Bits 0-25: System tick timer calibration value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor"></span>                                                        <span class="comment">/* Bits 26-31: Reserved */</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define SYSCON_IRQLATENCY_LATENCY_MASK        (0xff)    </span><span class="comment">/* Bits 0-7: 8-bit latency value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor"></span>                                                        <span class="comment">/* Bits 8-31: Reserved */</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define SYSCON_NMISRC_IRQNO_SHIFT             (0)       </span><span class="comment">/* Bits 0-4: The IRQ number of interrupt that acts as NMI if bit 31 is 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_NMISRC_IRQNO_MASK              (31 &lt;&lt; SYSCON_NMISRC_IRQNO_SHIFT)</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor"></span>                                                        <span class="comment">/* Bits 5-30: Reserved */</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define SYSCON_NMISRC_NMIEN                   (1 &lt;&lt; 31) </span><span class="comment">/* Write 1 to this bit to enable NMI source selected by bits 4:0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define SYSCON_STARTAPRP0_APRPIO0_SHIFT       (0)       </span><span class="comment">/* Bits 0-11: Edge select for start logic input PIO0_[0-11], 0=fall/1=rise */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_STARTAPRP0_APRPIO0_MASK        (0xfff &lt;&lt; SYSCON_STARTAPRP0_APRPIO0_SHIFT)</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_STARTAPRP0_APRPIO0_BIT(n)    ((1 &lt;&lt; n) &lt;&lt; SYSCON_STARTAPRP0_APRPIO0_SHIFT) </span><span class="comment">/* n = 0 to 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_STARTAPRP0_APRPIO1_0           (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Edge select start logic input PIO1_0, 0=falling/1=rising */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor"></span>                                                        <span class="comment">/* Bits 13-31: Reserved */</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define SYSCON_STARTERP0_ERPIO0_SHIFT         (0)       </span><span class="comment">/* Bits 0-11: Enable start signal for start logic input PIO0[0-11] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_STARTERP0_ERPIO0_MASK          (0xfff &lt;&lt; SYSCON_STARTERP0_ERPIO0_SHIFT)</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_STARTERP0_ERPIO0_BIT(n)      ((1 &lt;&lt; n) &lt;&lt; SYSCON_STARTERP0_ERPIO0_SHIFT) </span><span class="comment">/* n = 0 to 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_STARTERP0_ERPIO1_0             (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Enable start signal for start logic input PIO1_0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor"></span>                                                        <span class="comment">/* Bits 13-31: Reserved */</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define SYSCON_STARTRSRP0CLR_RSRPIO0_SHIFT    (0)       </span><span class="comment">/* Bits 0-11: Start logic reset register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_STARTRSRP0CLR_RSRPIO0_MASK     (0xfff &lt;&lt; SYSCON_STARTRSRP0CLR_RSRPIO0_SHIFT)</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_STARTRSRP0CLR_RSRPIO0_BIT(n) ((1 &lt;&lt; n) &lt;&lt; SYSCON_STARTRSRP0CLR_RSRPIO0_SHIFT) </span><span class="comment">/* n = 0 to 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_STARTRSRP0CLR_RSRPIO1_0        (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Start signal reset for start logic input PIO1_0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor"></span>                                                        <span class="comment">/* Bits 13-31: Reserved */</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define SYSCON_STARTSRP0_SRPIO0_SHIFT         (0)       </span><span class="comment">/* Bits 0-11: Start logic status register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_STARTSRP0_SRPIO0_MASK          (0xfff &lt;&lt; SYSCON_STARTSRP0_SRPIO0_SHIFT)</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_STARTSRP0_SRPIO0_BIT(n)      ((1 &lt;&lt; n) &lt;&lt; SYSCON_STARTSRP0_SRPIO0_SHIFT) </span><span class="comment">/* n = 0 to 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_STARTSRP0_SRPIO1_0             (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Start signal status for start logic input PIO1_0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor"></span>                                                        <span class="comment">/* Bits 13-31: Reserved */</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;                                                        <span class="comment">/* Bits 0-2: Reserved. NOTE: Always write these bits as 111 */</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define SYSCON_PDSLEEPCFG_BOD_PD              (1 &lt;&lt; 3)  </span><span class="comment">/* BOD power-down control in Deep-sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor"></span>                                                        <span class="comment">/* Bits 4-5: Reserved. NOTE: Always write these bits as 11 */</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define SYSCON_PDSLEEPCFG_WDTOSC_PD           (1 &lt;&lt; 6)  </span><span class="comment">/* Watchdog oscillator power control in Deep-sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor"></span>                                                        <span class="comment">/* Bit 7:  Reserved. NOTE: Always write this bit as 1 */</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;                                                        <span class="comment">/* Bits 8-10: Reserved NOTE: Always write these bits as 000 */</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;                                                        <span class="comment">/* Bits 11-12: Reserved. NOTE: Always write these bits as 11 */</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;                                                        <span class="comment">/* Bits 13-31: Reserved */</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define SYSCON_PDAWAKECFG_IRCOUT_PD           (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  IRC oscillator output wake-up configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PDAWAKECFG_IRC_PD              (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  IRC oscillator wake-up configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PDAWAKECFG_FLASH_PD            (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Flash wake-up configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PDAWAKECFG_BOD_PD              (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Brownout Detection wake-up configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PDAWAKECFG_ADC_PD              (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  ADC wake-up configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PDAWAKECFG_SYSOSC_PD           (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  System oscillator wake-up configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PDAWAKECFG_WDTOSC_PD           (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Watchdog oscillator wake-up configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PDAWAKECFG_SYSPLL_PD           (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  System PLL wake-up configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor"></span>                                                        <span class="comment">/* Bit 8:  Reserved. NOTE: Always write this bit as 1 */</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;                                                        <span class="comment">/* Bit 9:  Reserved. NOTE: Always write this bit as 0 */</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;                                                        <span class="comment">/* Bit 10: Reserved. NOTE: Always write this bit as 1 */</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;                                                        <span class="comment">/* Bit 11: Reserved. NOTE: Always write this bit as 1 */</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;                                                        <span class="comment">/* Bit 12: Reserved. NOTE: Always write this bit as 0 */</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;                                                        <span class="comment">/* Bits 13-15: Reserved. NOTE: Always write these bits as 111 */</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;                                                        <span class="comment">/* Bits 16-31: Reserved */</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define SYSCON_PDRUNCFG_IRCOUT_PD             (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  IRC oscillator output power-down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PDRUNCFG_IRC_PD                (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  IRC oscillator power-down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PDRUNCFG_FLASH_PD              (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Flash power-down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PDRUNCFG_BOD_PD                (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Brownout Detection power-down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PDRUNCFG_ADC_PD                (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  ADC power-down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PDRUNCFG_SYSOSC_PD             (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  System oscillator power-down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PDRUNCFG_WDTOSC_PD             (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Watchdog oscillator power-down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PDRUNCFG_SYSPLL_PD             (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  System PLL power-down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor"></span>                                                        <span class="comment">/* Bit 8:  Reserved. NOTE: Always write this bit as 1 */</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;                                                        <span class="comment">/* Bit 9:  Reserved. NOTE: Always write this bit as 0 */</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;                                                        <span class="comment">/* Bit 10: Reserved. NOTE: Always write this bit as 1 */</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;                                                        <span class="comment">/* Bit 11: Reserved. NOTE: Always write this bit as 1 */</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;                                                        <span class="comment">/* Bit 12: Reserved. NOTE: Always write this bit as 0 */</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;                                                        <span class="comment">/* Bits 13-15: Reserved. NOTE: Always write these bits as 111 */</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;                                                        <span class="comment">/* Bits 16-31: Reserved */</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">/********************************************************************************************</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment"> * Public Types</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment"> ********************************************************************************************/</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">/********************************************************************************************</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment"> * Public Data</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment"> ********************************************************************************************/</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">/********************************************************************************************</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment"> * Public Functions</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment"> ********************************************************************************************/</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __ARCH_ARM_SRC_LPC11XX_CHIP_LPC11_SYSCON_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
