INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/Experiment_5/display/display.srcs/sources_1/new/define.svh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/Experiment_5/display/display.srcs/sources_1/ip/width8_addra14/sim/width8_addra14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module width8_addra14
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/Experiment_5/display/display.srcs/sources_1/ip/rom3_width8_addra16/sim/rom3_width8_addra16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom3_width8_addra16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/Experiment_5/display/display.srcs/sources_1/ip/rom2_width8_addra16/sim/rom2_width8_addra16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom2_width8_addra16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/Experiment_5/display/display.srcs/sources_1/ip/rom1_width8_addra16/sim/rom1_width8_addra16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom1_width8_addra16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/Experiment_5/display/display.srcs/sources_1/ip/rom0_width8_addra16/sim/rom0_width8_addra16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom0_width8_addra16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/Experiment_5/display/display.srcs/sources_1/new/define.svh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/Experiment_5/display/display.srcs/sources_1/new/BRAM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_extension
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/Experiment_5/display/display.srcs/sources_1/new/W_and_R.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_extension
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/Experiment_5/display/display.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/Experiment_5/display/display.srcs/sources_1/new/dis_buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dis_buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/Experiment_5/display/display.srcs/sources_1/new/display.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/Experiment_5/display/display.srcs/sources_1/new/inst_dec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/Experiment_5/display/display.srcs/sources_1/new/mem_access.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/Experiment_5/display/display.srcs/sources_1/new/micro_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module micro_cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/Experiment_5/display/display.srcs/sources_1/new/pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/Experiment_5/display/display.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/Experiment_5/display/display.srcs/sources_1/new/rom_bit_extension.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_bit_extension
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/Experiment_5/display/display.srcs/sources_1/new/seg7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/Experiment_5/display/display.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
