#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "D:\Icarus\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Icarus\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Icarus\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Icarus\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Icarus\iverilog\lib\ivl\va_math.vpi";
S_000001c962774a80 .scope module, "facto_tb" "facto_tb" 2 3;
 .timescale -9 -9;
v000001c9627ebe30_0 .var "CLK", 0 0;
v000001c9627eb610_0 .net "Done", 0 0, v000001c962774120_0;  1 drivers
v000001c9627ec790_0 .var "RST", 0 0;
v000001c9627ebd90_0 .var "X", 7 0;
v000001c9627ec5b0_0 .net "fi_out", 7 0, v000001c9627e82d0_0;  1 drivers
v000001c9627ec1f0_0 .var "start_i", 0 0;
E_000001c96276e370 .event anyedge, v000001c962774120_0;
S_000001c96276ff20 .scope module, "uut" "facto" 2 10, 3 3 0, S_000001c962774a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RST";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "X";
    .port_info 3 /INPUT 1 "start_i";
    .port_info 4 /OUTPUT 1 "Done";
    .port_info 5 /OUTPUT 8 "fi_out";
v000001c9627e9db0_0 .net "CLK", 0 0, v000001c9627ebe30_0;  1 drivers
v000001c9627e8730_0 .net "Done", 0 0, v000001c962774120_0;  alias, 1 drivers
v000001c9627e9e50_0 .net "RST", 0 0, v000001c9627ec790_0;  1 drivers
v000001c9627e87d0_0 .net "X", 7 0, v000001c9627ebd90_0;  1 drivers
v000001c9627e8870_0 .net "fi_out", 7 0, v000001c9627e82d0_0;  alias, 1 drivers
v000001c9627e9130_0 .net "i_lt_x", 0 0, v000001c9627741c0_0;  1 drivers
v000001c9627e91d0_0 .net "ld_fi", 0 0, v000001c962773900_0;  1 drivers
v000001c9627e9310_0 .net "ld_i", 0 0, v000001c962773a40_0;  1 drivers
v000001c9627e9ef0_0 .net "ld_o", 0 0, v000001c962773c20_0;  1 drivers
v000001c9627ecb50_0 .net "st", 0 0, v000001c962773cc0_0;  1 drivers
v000001c9627ec6f0_0 .net "start_i", 0 0, v000001c9627ec1f0_0;  1 drivers
S_000001c9627700b0 .scope module, "ct" "controller" 3 27, 4 1 0, S_000001c96276ff20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RST";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "i_lt_x";
    .port_info 3 /INPUT 1 "start_i";
    .port_info 4 /OUTPUT 1 "ld_i";
    .port_info 5 /OUTPUT 1 "ld_fi";
    .port_info 6 /OUTPUT 1 "ld_o";
    .port_info 7 /OUTPUT 1 "st";
    .port_info 8 /OUTPUT 1 "Done";
P_000001c96285ea10 .param/l "ADD" 0 4 13, C4<011>;
P_000001c96285ea48 .param/l "COMPARE" 0 4 13, C4<010>;
P_000001c96285ea80 .param/l "DONE" 0 4 13, C4<101>;
P_000001c96285eab8 .param/l "IDLE" 0 4 13, C4<000>;
P_000001c96285eaf0 .param/l "LOAD" 0 4 13, C4<001>;
P_000001c96285eb28 .param/l "MULT" 0 4 13, C4<100>;
v000001c962774300_0 .net "CLK", 0 0, v000001c9627ebe30_0;  alias, 1 drivers
v000001c962774120_0 .var "Done", 0 0;
v000001c962773ea0_0 .net "RST", 0 0, v000001c9627ec790_0;  alias, 1 drivers
v000001c9627739a0_0 .net "i_lt_x", 0 0, v000001c9627741c0_0;  alias, 1 drivers
v000001c962773900_0 .var "ld_fi", 0 0;
v000001c962773a40_0 .var "ld_i", 0 0;
v000001c962773c20_0 .var "ld_o", 0 0;
v000001c9627744e0_0 .var "next_state", 2 0;
v000001c962773cc0_0 .var "st", 0 0;
v000001c9627743a0_0 .net "start_i", 0 0, v000001c9627ec1f0_0;  alias, 1 drivers
v000001c962774580_0 .var "state", 2 0;
E_000001c96276e9f0 .event anyedge, v000001c962774580_0, v000001c9627743a0_0, v000001c9627739a0_0;
E_000001c96276df70 .event posedge, v000001c962773ea0_0, v000001c962774300_0;
S_000001c96285eb70 .scope module, "dp" "datapath" 3 16, 5 6 0, S_000001c96276ff20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "X";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /INPUT 1 "ld_i";
    .port_info 4 /INPUT 1 "ld_fi";
    .port_info 5 /INPUT 1 "ld_o";
    .port_info 6 /INPUT 1 "st";
    .port_info 7 /OUTPUT 1 "i_lt_x";
    .port_info 8 /OUTPUT 8 "fi_out";
v000001c9627e84b0_0 .net "CLK", 0 0, v000001c9627ebe30_0;  alias, 1 drivers
v000001c9627e9d10_0 .net "RST", 0 0, v000001c9627ec790_0;  alias, 1 drivers
v000001c9627ea030_0 .net "X", 7 0, v000001c9627ebd90_0;  alias, 1 drivers
v000001c9627e8d70_0 .net "X_src", 7 0, L_000001c9627ec830;  1 drivers
v000001c9627e8550_0 .net "fi", 7 0, v000001c9627e9b30_0;  1 drivers
v000001c9627e8c30_0 .net "fi_mul", 7 0, v000001c9627e8eb0_0;  1 drivers
v000001c9627e85f0_0 .net "fi_out", 7 0, v000001c9627e82d0_0;  alias, 1 drivers
v000001c9627e9270_0 .net "fi_src", 7 0, L_000001c9627ecdd0;  1 drivers
v000001c9627e8690_0 .net "i_add", 7 0, v000001c962773f40_0;  1 drivers
v000001c9627e93b0_0 .net "i_lt_x", 0 0, v000001c9627741c0_0;  alias, 1 drivers
v000001c9627e8b90_0 .net "i_out", 7 0, v000001c9627e99f0_0;  1 drivers
v000001c9627ea170_0 .net "ld_fi", 0 0, v000001c962773900_0;  alias, 1 drivers
v000001c9627e9090_0 .net "ld_i", 0 0, v000001c962773a40_0;  alias, 1 drivers
v000001c9627e89b0_0 .net "ld_o", 0 0, v000001c962773c20_0;  alias, 1 drivers
v000001c9627e8cd0_0 .net "st", 0 0, v000001c962773cc0_0;  alias, 1 drivers
S_000001c96285ed00 .scope module, "add" "add" 5 56, 6 1 0, S_000001c96285eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "Y";
v000001c962773ae0_0 .net "A", 7 0, v000001c9627e99f0_0;  alias, 1 drivers
L_000001c962860118 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001c962773d60_0 .net "B", 7 0, L_000001c962860118;  1 drivers
v000001c962773f40_0 .var "Y", 7 0;
E_000001c96276e6b0 .event anyedge, v000001c962773ae0_0, v000001c962773d60_0;
S_000001c962775f60 .scope module, "comp" "comp" 5 66, 7 1 0, S_000001c96285eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 1 "Y";
v000001c962773fe0_0 .net "A", 7 0, v000001c9627e99f0_0;  alias, 1 drivers
v000001c962774080_0 .net "B", 7 0, v000001c9627ebd90_0;  alias, 1 drivers
v000001c9627741c0_0 .var "Y", 0 0;
E_000001c96276eaf0 .event anyedge, v000001c962773ae0_0, v000001c962774080_0;
S_000001c9627760f0 .scope module, "mul" "mul" 5 61, 8 1 0, S_000001c96285eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "Y";
v000001c9627e8e10_0 .net "A", 7 0, v000001c962773f40_0;  alias, 1 drivers
v000001c9627e8370_0 .net "B", 7 0, v000001c9627e9b30_0;  alias, 1 drivers
v000001c9627e8eb0_0 .var "Y", 7 0;
E_000001c96276e6f0 .event anyedge, v000001c962773f40_0, v000001c9627e8370_0;
S_000001c96278b9d0 .scope module, "muxX" "mux" 5 44, 9 1 0, S_000001c96285eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "Y";
L_000001c962860088 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001c9627e9450_0 .net "A", 7 0, L_000001c962860088;  1 drivers
v000001c9627e98b0_0 .net "B", 7 0, v000001c962773f40_0;  alias, 1 drivers
v000001c9627e9c70_0 .net "Y", 7 0, L_000001c9627ec830;  alias, 1 drivers
v000001c9627e9a90_0 .net "sel", 0 0, v000001c962773cc0_0;  alias, 1 drivers
L_000001c9627ec830 .functor MUXZ 8, v000001c962773f40_0, L_000001c962860088, v000001c962773cc0_0, C4<>;
S_000001c96278bb60 .scope module, "muxfi" "mux" 5 50, 9 1 0, S_000001c96285eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "Y";
L_000001c9628600d0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001c9627e96d0_0 .net "A", 7 0, L_000001c9628600d0;  1 drivers
v000001c9627e9770_0 .net "B", 7 0, v000001c9627e8eb0_0;  alias, 1 drivers
v000001c9627e9810_0 .net "Y", 7 0, L_000001c9627ecdd0;  alias, 1 drivers
v000001c9627e8910_0 .net "sel", 0 0, v000001c962773cc0_0;  alias, 1 drivers
L_000001c9627ecdd0 .functor MUXZ 8, v000001c9627e8eb0_0, L_000001c9628600d0, v000001c962773cc0_0, C4<>;
S_000001c96277c200 .scope module, "regI" "register" 5 23, 10 1 0, S_000001c96285eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
    .port_info 4 /INPUT 1 "ld";
v000001c9627e9950_0 .net "CLK", 0 0, v000001c9627ebe30_0;  alias, 1 drivers
v000001c9627e8a50_0 .net "D", 7 0, L_000001c9627ec830;  alias, 1 drivers
v000001c9627e99f0_0 .var "Q", 7 0;
v000001c9627ea0d0_0 .net "RST", 0 0, v000001c9627ec790_0;  alias, 1 drivers
v000001c9627e94f0_0 .net "ld", 0 0, v000001c962773a40_0;  alias, 1 drivers
S_000001c96277c390 .scope module, "regfi" "register" 5 30, 10 1 0, S_000001c96285eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
    .port_info 4 /INPUT 1 "ld";
v000001c9627e8af0_0 .net "CLK", 0 0, v000001c9627ebe30_0;  alias, 1 drivers
v000001c9627e9f90_0 .net "D", 7 0, L_000001c9627ecdd0;  alias, 1 drivers
v000001c9627e9b30_0 .var "Q", 7 0;
v000001c9627e8f50_0 .net "RST", 0 0, v000001c9627ec790_0;  alias, 1 drivers
v000001c9627e9590_0 .net "ld", 0 0, v000001c962773900_0;  alias, 1 drivers
S_000001c962780c40 .scope module, "regout" "register" 5 37, 10 1 0, S_000001c96285eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
    .port_info 4 /INPUT 1 "ld";
v000001c9627e9bd0_0 .net "CLK", 0 0, v000001c9627ebe30_0;  alias, 1 drivers
v000001c9627e8ff0_0 .net "D", 7 0, v000001c9627e9b30_0;  alias, 1 drivers
v000001c9627e82d0_0 .var "Q", 7 0;
v000001c9627e9630_0 .net "RST", 0 0, v000001c9627ec790_0;  alias, 1 drivers
v000001c9627e8410_0 .net "ld", 0 0, v000001c962773c20_0;  alias, 1 drivers
    .scope S_000001c96277c200;
T_0 ;
    %wait E_000001c96276df70;
    %load/vec4 v000001c9627ea0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001c9627e99f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001c9627e94f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001c9627e8a50_0;
    %assign/vec4 v000001c9627e99f0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001c96277c390;
T_1 ;
    %wait E_000001c96276df70;
    %load/vec4 v000001c9627e8f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001c9627e9b30_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001c9627e9590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001c9627e9f90_0;
    %assign/vec4 v000001c9627e9b30_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001c962780c40;
T_2 ;
    %wait E_000001c96276df70;
    %load/vec4 v000001c9627e9630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001c9627e82d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001c9627e8410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001c9627e8ff0_0;
    %assign/vec4 v000001c9627e82d0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001c96285ed00;
T_3 ;
    %wait E_000001c96276e6b0;
    %load/vec4 v000001c962773ae0_0;
    %load/vec4 v000001c962773d60_0;
    %add;
    %store/vec4 v000001c962773f40_0, 0, 8;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001c9627760f0;
T_4 ;
    %wait E_000001c96276e6f0;
    %load/vec4 v000001c9627e8e10_0;
    %load/vec4 v000001c9627e8370_0;
    %mul;
    %store/vec4 v000001c9627e8eb0_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001c962775f60;
T_5 ;
    %wait E_000001c96276eaf0;
    %load/vec4 v000001c962773fe0_0;
    %load/vec4 v000001c962774080_0;
    %cmp/u;
    %jmp/0xz  T_5.0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c9627741c0_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c9627741c0_0, 0, 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001c9627700b0;
T_6 ;
    %wait E_000001c96276df70;
    %load/vec4 v000001c962773ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001c962774580_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001c9627744e0_0;
    %assign/vec4 v000001c962774580_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001c9627700b0;
T_7 ;
    %wait E_000001c96276e9f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c962773a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c962773900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c962773c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c962773cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c962774120_0, 0, 1;
    %load/vec4 v000001c962774580_0;
    %store/vec4 v000001c9627744e0_0, 0, 3;
    %load/vec4 v000001c962774580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v000001c9627743a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001c9627744e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c962773cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c962773a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c962773900_0, 0, 1;
T_7.7 ;
    %jmp T_7.6;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c962773a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c962773900_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001c9627744e0_0, 0, 3;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v000001c9627739a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001c9627744e0_0, 0, 3;
    %jmp T_7.10;
T_7.9 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001c9627744e0_0, 0, 3;
T_7.10 ;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001c9627744e0_0, 0, 3;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001c9627744e0_0, 0, 3;
    %jmp T_7.6;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c962773c20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c962774120_0, 0, 1;
    %load/vec4 v000001c9627743a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.11, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c9627744e0_0, 0, 3;
T_7.11 ;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001c962774a80;
T_8 ;
    %delay 5, 0;
    %load/vec4 v000001c9627ebe30_0;
    %inv;
    %store/vec4 v000001c9627ebe30_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_000001c962774a80;
T_9 ;
    %vpi_call 2 20 "$dumpfile", "facto.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c962774a80 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c9627ebe30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c9627ec790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c9627ec1f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c9627ec790_0, 0, 1;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v000001c9627ebd90_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c9627ec1f0_0, 0, 1;
    %delay 60, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c9627ec1f0_0, 0, 1;
T_9.0 ;
    %load/vec4 v000001c9627eb610_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_9.1, 6;
    %wait E_000001c96276e370;
    %jmp T_9.0;
T_9.1 ;
    %vpi_call 2 31 "$display", "factorial:%d", v000001c9627ec5b0_0 {0 0 0};
    %delay 20, 0;
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "facto_tb.v";
    "./facto.v";
    "./controller.v";
    "./datapath.v";
    "./add.v";
    "./comp.v";
    "./mul.v";
    "./mux.v";
    "./register.v";
