#FIG 3.2  Produced by xfig version 3.2.5c
Landscape
Center
Metric
A4      
100.00
Single
-2
1200 2
0 32 #d9d9d9
2 2 0 2 0 7 50 -1 -1 0.000 0 0 -1 0 0 5
	 7650 1350 13050 1350 13050 4950 7650 4950 7650 1350
2 2 0 2 0 7 50 -1 -1 0.000 0 0 -1 0 0 5
	 8550 5850 12150 5850 12150 8100 8550 8100 8550 5850
2 2 0 2 0 7 50 -1 -1 0.000 0 0 -1 0 0 5
	 9000 9000 11700 9000 11700 12600 9000 12600 9000 9000
2 1 0 2 0 7 50 -1 -1 0.000 0 0 -1 0 0 2
	 7650 2250 13050 2250
2 1 0 2 0 7 50 -1 -1 0.000 0 0 -1 0 0 2
	 7605 3600 13005 3600
2 1 0 2 0 7 50 -1 -1 0.000 0 0 -1 0 0 2
	 10350 2250 10350 3555
2 1 0 2 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	1 1 2.00 120.00 240.00
	 9450 4950 9450 5850
2 1 0 2 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	1 1 2.00 120.00 240.00
	 11250 4950 11250 5850
2 1 0 2 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	1 1 2.00 120.00 240.00
	 10350 8100 10350 9000
2 1 0 2 0 7 50 -1 -1 0.000 0 0 -1 0 0 2
	 9630 5130 9270 5445
2 1 0 2 0 7 50 -1 -1 0.000 0 0 -1 0 0 2
	 11430 5085 11070 5400
2 1 0 2 0 7 50 -1 -1 0.000 0 0 -1 0 0 2
	 10575 8235 10215 8550
2 2 0 2 0 7 50 -1 -1 0.000 0 0 -1 0 0 5
	 2700 1350 5850 1350 5850 9900 2700 9900 2700 1350
2 2 0 2 0 32 51 -1 20 0.000 0 0 -1 0 0 5
	 1350 900 13500 900 13500 13500 1350 13500 1350 900
2 1 0 2 0 32 50 -1 -1 0.000 0 0 -1 0 0 3
	 7650 4275 10395 4275 10395 4950
2 1 0 2 4 32 50 -1 -1 0.000 0 0 -1 1 0 2
	1 1 2.00 120.00 240.00
	 -1305 2250 1305 2250
2 1 0 2 0 32 50 -1 -1 0.000 0 0 -1 1 0 2
	1 1 2.00 120.00 240.00
	 -1305 10800 1305 10800
2 1 0 2 0 32 50 -1 -1 0.000 0 0 -1 1 0 2
	1 1 2.00 120.00 240.00
	 1395 2250 2700 2250
2 1 0 2 0 32 50 -1 -1 0.000 0 0 -1 1 0 2
	1 1 2.00 120.00 240.00
	 1350 10800 9000 10800
2 1 0 2 0 32 50 -1 -1 0.000 0 0 -1 1 0 2
	1 1 2.00 120.00 240.00
	 5850 9450 9000 9450
2 1 0 2 0 32 50 -1 -1 0.000 0 0 -1 1 0 2
	1 1 2.00 120.00 240.00
	 5805 4770 7650 4770
2 2 0 2 0 32 50 -1 -1 0.000 0 0 -1 0 0 5
	 -13950 1800 -9900 1800 -9900 6750 -13950 6750 -13950 1800
2 2 0 2 0 32 50 -1 -1 0.000 0 0 -1 0 0 5
	 -5400 1350 -2700 1350 -2700 4950 -5400 4950 -5400 1350
2 2 0 2 4 32 50 -1 -1 0.000 0 0 -1 0 0 5
	 -5400 5850 -2700 5850 -2700 7650 -5400 7650 -5400 5850
2 2 0 2 0 32 50 -1 -1 0.000 0 0 -1 0 0 5
	 -8550 2250 -6750 2250 -6750 3150 -8550 3150 -8550 2250
2 1 0 2 0 32 50 -1 -1 0.000 0 0 -1 1 0 2
	1 1 2.00 120.00 240.00
	 -9900 2700 -8595 2700
2 1 0 2 4 32 50 -1 -1 0.000 0 0 -1 1 0 2
	1 1 2.00 120.00 240.00
	 -9900 4500 -8550 4500
2 1 0 2 0 32 50 -1 -1 0.000 0 0 -1 1 0 2
	1 1 2.00 120.00 240.00
	 -6795 2700 -5400 2700
2 1 0 2 0 32 50 -1 -1 0.000 0 0 -1 0 0 2
	 -2700 2250 -1260 2250
2 1 0 2 0 32 50 -1 -1 0.000 0 0 -1 0 0 3
	 -1620 2250 -1620 10800 -1305 10800
2 1 0 2 4 32 50 -1 -1 0.000 0 0 -1 1 0 4
	1 1 2.00 120.00 240.00
	 -6795 4500 -6300 4500 -6300 6750 -5445 6750
2 1 0 2 4 32 50 -1 -1 0.000 0 0 -1 1 0 2
	1 1 2.00 120.00 240.00
	 -6390 4500 -5400 4500
2 2 0 2 4 32 50 -1 -1 0.000 0 0 -1 0 0 5
	 -8550 4050 -6750 4050 -6750 4950 -8550 4950 -8550 4050
2 1 1 2 0 7 50 -1 -1 4.000 0 0 -1 0 0 2
	 -7650 1350 -7650 7605
4 0 0 50 -1 0 34 0.0000 6 345 4680 9270 1755 \\texttt{ARM CORTEX A9}\001
4 0 0 50 -1 0 34 0.0000 6 360 4575 9180 10170 \\texttt{DRAM SubSystem}\001
4 0 0 50 -1 0 34 0.0000 6 345 3450 3420 5535 \\texttt{Interconnect}\001
4 0 0 50 -1 0 34 0.0000 6 345 4815 9360 4050 \\texttt{L1 CACHE (32 KB)}\001
4 0 0 50 -1 0 34 0.0000 6 375 5760 8910 7065 \\texttt{L2 Cache (512 KB) 8 way}\001
4 0 0 50 -1 0 34 0.0000 6 345 7845 6300 13140 \\texttt{HARD PROCESSOR SYSTEM (HPS)}\001
4 0 0 50 -1 0 34 0.0000 6 345 3825 8415 4725 \\texttt{SNOOP UNIT}\001
4 0 0 50 -1 0 34 0.0000 6 345 4005 -1215 2115 \\texttt{FPGA-TO-HPS}\001
4 0 0 50 -1 0 34 0.0000 6 345 4710 -1215 10620 \\texttt{FPGA-TO-SDRAM}\001
4 0 0 50 -1 0 34 0.0000 6 345 2175 6165 4635 \\texttt{ACP}\001
4 0 0 50 -1 0 34 0.0000 6 345 4410 -4950 2565 \\texttt{ADDRESS SPAN}\001
4 0 4 50 -1 0 34 0.0000 6 345 2655 -4950 6660 \\texttt{TIMER}\001
4 0 4 50 -1 0 34 0.0000 6 360 4140 -5310 4545 \\texttt{Control Register}\001
4 0 0 50 -1 0 34 0.0000 6 345 4725 -13275 6165 \\texttt{OPENCL KERNEL}\001
4 0 0 50 -1 0 34 0.0000 6 345 2955 -7425 1665 \\texttt{400 MHz}\001
4 0 0 50 -1 0 34 0.0000 6 345 3510 -8370 2700 \\texttt{CDC MEM0}\001
4 0 4 50 -1 0 34 0.0000 6 345 3510 -8415 4500 \\texttt{CDC MEM1}\001
4 0 0 50 -1 0 34 0.0000 6 345 3585 -4635 2925 \\texttt{EXPANDER}\001
4 0 0 50 -1 0 34 0.0000 6 345 2385 8325 2970 \\texttt{CPU0}\001
4 0 0 50 -1 0 34 0.0000 6 345 2385 11160 2970 \\texttt{CPU1}\001
4 0 0 50 -1 0 34 0.0000 6 345 3210 -9585 1665 \\texttt{Kernel Clk}\001
4 0 0 50 -1 0 34 0.0000 6 345 3720 -11430 2790 \\texttt{PORT MEM0}\001
4 0 4 50 -1 0 34 0.0000 6 345 3720 -11430 4635 \\texttt{PORT MEM1}\001
