

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Sun Oct 29 20:14:35 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  2145473131|  2145473131|  21.455 sec|  21.455 sec|  2145473131|  2145473131|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+------------+------------+-----------+-----------+-----------+-------+----------+
        |                      |     Latency (cycles)    | Iteration |  Initiation Interval  |  Trip |          |
        |       Loop Name      |     min    |     max    |  Latency  |  achieved |   target  | Count | Pipelined|
        +----------------------+------------+------------+-----------+-----------+-----------+-------+----------+
        |- TILE_J              |  2145473130|  2145473130|  143031542|          -|          -|     15|        no|
        | + TILE_I             |   143031540|   143031540|    9535436|          -|          -|     15|        no|
        |  ++ TILE_I.1         |         625|         625|          1|          -|          -|    625|        no|
        |  ++ IN_BUFFER_BY     |        6925|        6925|        277|          -|          -|     25|        no|
        |   +++ IN_BUFFER_BX   |         275|         275|         11|          -|          -|     25|        no|
        |  ++ NOUT             |     9509248|     9509248|     148582|          -|          -|     64|        no|
        |   +++ TY             |      148580|      148580|       8740|          -|          -|     17|        no|
        |    ++++ TX           |        8738|        8738|        514|          -|          -|     17|        no|
        |     +++++ KY         |         504|         504|         56|          -|          -|      9|        no|
        |      ++++++ KX       |          54|          54|          6|          -|          -|      9|        no|
        |  ++ OUT_BUFFER_NOUT  |         128|         128|          2|          -|          -|     64|        no|
        |  ++ TILE_I.5         |       18496|       18496|          1|          -|          -|  18496|        no|
        +----------------------+------------+------------+-----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 45
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 4 5 
5 --> 6 17 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 6 
17 --> 35 18 
18 --> 19 17 
19 --> 20 18 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 19 
29 --> 30 28 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 29 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 45 
44 --> 43 
45 --> 45 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tj = alloca i32 1"   --->   Operation 46 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_23, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty, void @empty_0, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%conv1_biases_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_biases" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 48 'read' 'conv1_biases_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%conv1_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_weights" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 49 'read' 'conv1_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 50 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %conv1_biases_read, i32 1, i32 63" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 51 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln115 = sext i63 %trunc_ln" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 52 'sext' 'sext_ln115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i64 %sext_ln115" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 53 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 0, i4 %tj" [src/conv1.cpp:31]   --->   Operation 54 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TILE_I" [src/conv1.cpp:31]   --->   Operation 55 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tj_1 = load i4 %tj" [src/conv1.cpp:31]   --->   Operation 56 'load' 'tj_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.79ns)   --->   "%icmp_ln31 = icmp_eq  i4 %tj_1, i4 15" [src/conv1.cpp:31]   --->   Operation 57 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.79ns)   --->   "%add_ln31 = add i4 %tj_1, i4 1" [src/conv1.cpp:31]   --->   Operation 58 'add' 'add_ln31' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %TILE_I.split, void %for.end119" [src/conv1.cpp:31]   --->   Operation 59 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv1.cpp:31]   --->   Operation 60 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [src/conv1.cpp:31]   --->   Operation 61 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.42ns)   --->   "%br_ln32 = br void %for.body4" [src/conv1.cpp:32]   --->   Operation 62 'br' 'br_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.42>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln75 = ret" [src/conv1.cpp:75]   --->   Operation 63 'ret' 'ret_ln75' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.22>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%ti = phi i4 0, void %TILE_I.split, i4 %add_ln32, void %_Z21export_buffer_tile_c1PA17_A17_8ap_fixedILi16ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_A255_S2_iiPS2_.exit" [src/conv1.cpp:32]   --->   Operation 64 'phi' 'ti' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.79ns)   --->   "%icmp_ln32 = icmp_eq  i4 %ti, i4 15" [src/conv1.cpp:32]   --->   Operation 65 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.79ns)   --->   "%add_ln32 = add i4 %ti, i4 1" [src/conv1.cpp:32]   --->   Operation 66 'add' 'add_ln32' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %for.body4.split, void %for.inc117" [src/conv1.cpp:32]   --->   Operation 67 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv1.cpp:32]   --->   Operation 68 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [src/conv1.cpp:32]   --->   Operation 69 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.42ns)   --->   "%br_ln91 = br void %memset.loop.i" [src/conv1.cpp:91->src/conv1.cpp:42]   --->   Operation 70 'br' 'br_ln91' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_3 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 %add_ln31, i4 %tj" [src/conv1.cpp:31]   --->   Operation 71 'store' 'store_ln31' <Predicate = (icmp_ln32)> <Delay = 0.42>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TILE_I" [src/conv1.cpp:31]   --->   Operation 72 'br' 'br_ln31' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.02>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%empty = phi i10 0, void %for.body4.split, i10 %empty_33, void %memset.loop.i.split"   --->   Operation 73 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.78ns)   --->   "%exitcond4 = icmp_eq  i10 %empty, i10 625"   --->   Operation 74 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.78ns)   --->   "%empty_33 = add i10 %empty, i10 1"   --->   Operation 75 'add' 'empty_33' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond4, void %memset.loop.i.split, void %IN_BUFFER_BX.i.preheader"   --->   Operation 76 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 625, i64 625, i64 625"   --->   Operation 77 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%p_cast40 = zext i10 %empty"   --->   Operation 78 'zext' 'p_cast40' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%input_fm_buffer_0_addr = getelementptr i16 %input_fm_buffer_0, i64 0, i64 %p_cast40"   --->   Operation 79 'getelementptr' 'input_fm_buffer_0_addr' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.23ns)   --->   "%store_ln0 = store i16 0, i10 %input_fm_buffer_0_addr"   --->   Operation 80 'store' 'store_ln0' <Predicate = (!exitcond4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i"   --->   Operation 81 'br' 'br_ln0' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.42ns)   --->   "%br_ln94 = br void %IN_BUFFER_BX.i" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 82 'br' 'br_ln94' <Predicate = (exitcond4)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 3.62>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%by = phi i5 %add_ln94, void %for.inc22.i, i5 0, void %IN_BUFFER_BX.i.preheader" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 83 'phi' 'by' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 %add_ln94_1, void %for.inc22.i, i10 0, void %IN_BUFFER_BX.i.preheader" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 84 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.78ns)   --->   "%add_ln94_1 = add i10 %phi_mul, i10 25" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 85 'add' 'add_ln94_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i5 %by" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 86 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.78ns)   --->   "%icmp_ln94 = icmp_eq  i5 %by, i5 25" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 87 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.78ns)   --->   "%add_ln94 = add i5 %by, i5 1" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 88 'add' 'add_ln94' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94, void %IN_BUFFER_BX.i.split, void %TY.preheader" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 89 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%speclooptripcount_ln94 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 90 'speclooptripcount' 'speclooptripcount_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln94 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 91 'specloopname' 'specloopname_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%tmp2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tj_1, i4 %tj_1" [src/conv1.cpp:31]   --->   Operation 92 'bitconcatenate' 'tmp2' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i8 %tmp2" [src/conv1.cpp:31]   --->   Operation 93 'zext' 'tmp2_cast' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.78ns)   --->   "%tmp3 = add i6 %zext_ln94, i6 60" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 94 'add' 'tmp3' <Predicate = (!icmp_ln94)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%tmp3_cast = sext i6 %tmp3" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 95 'sext' 'tmp3_cast' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.76ns)   --->   "%empty_34 = add i10 %tmp3_cast, i10 %tmp2_cast" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 96 'add' 'empty_34' <Predicate = (!icmp_ln94)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_34, i32 9" [src/srcnn.cpp:53->src/conv1.cpp:99->src/conv1.cpp:42]   --->   Operation 97 'bitselect' 'tmp_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.78ns)   --->   "%icmp_ln54 = icmp_sgt  i10 %empty_34, i10 254" [src/srcnn.cpp:54->src/conv1.cpp:99->src/conv1.cpp:42]   --->   Operation 98 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln94)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_34, i32 9" [src/srcnn.cpp:53->src/conv1.cpp:99->src/conv1.cpp:42]   --->   Operation 99 'bitselect' 'tmp_2' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%select_ln53 = select i1 %tmp_2, i10 0, i10 254" [src/srcnn.cpp:53->src/conv1.cpp:99->src/conv1.cpp:42]   --->   Operation 100 'select' 'select_ln53' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%or_ln53 = or i1 %tmp_1, i1 %icmp_ln54" [src/srcnn.cpp:53->src/conv1.cpp:99->src/conv1.cpp:42]   --->   Operation 101 'or' 'or_ln53' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.40ns) (out node of the LUT)   --->   "%yClamped = select i1 %or_ln53, i10 %select_ln53, i10 %empty_34" [src/srcnn.cpp:53->src/conv1.cpp:99->src/conv1.cpp:42]   --->   Operation 102 'select' 'yClamped' <Predicate = (!icmp_ln94)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i10.i9, i10 %yClamped, i9 0" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 103 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln102_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %yClamped, i1 0" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 104 'bitconcatenate' 'shl_ln102_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln102 = sext i11 %shl_ln102_1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 105 'sext' 'sext_ln102' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.88ns)   --->   "%sub_ln102 = sub i19 %shl_ln, i19 %sext_ln102" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 106 'sub' 'sub_ln102' <Predicate = (!icmp_ln94)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln95 = sext i19 %sub_ln102" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 107 'sext' 'sext_ln95' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.42ns)   --->   "%br_ln95 = br void %for.inc.i" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 108 'br' 'br_ln95' <Predicate = (!icmp_ln94)> <Delay = 0.42>
ST_5 : Operation 109 [1/1] (0.42ns)   --->   "%br_ln45 = br void %TY" [src/conv1.cpp:45]   --->   Operation 109 'br' 'br_ln45' <Predicate = (icmp_ln94)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 3.56>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%bx = phi i5 %add_ln95, void %for.inc.i.split, i5 0, void %IN_BUFFER_BX.i.split" [src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 110 'phi' 'bx' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i5 %bx" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 111 'zext' 'zext_ln102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.78ns)   --->   "%add_ln102_2 = add i10 %phi_mul, i10 %zext_ln102" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 112 'add' 'add_ln102_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln102_1 = zext i10 %add_ln102_2" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 113 'zext' 'zext_ln102_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%input_fm_buffer_0_addr_1 = getelementptr i16 %input_fm_buffer_0, i64 0, i64 %zext_ln102_1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 114 'getelementptr' 'input_fm_buffer_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i5 %bx" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 115 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.78ns)   --->   "%icmp_ln95 = icmp_eq  i5 %bx, i5 25" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 116 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.78ns)   --->   "%add_ln95 = add i5 %bx, i5 1" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 117 'add' 'add_ln95' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %for.inc.i.split, void %for.inc22.i" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 118 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%tmp6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %ti, i4 %ti" [src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 119 'bitconcatenate' 'tmp6' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i8 %tmp6" [src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 120 'zext' 'zext_ln98' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.78ns)   --->   "%add_ln98_1 = add i6 %zext_ln95, i6 60" [src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 121 'add' 'add_ln98_1' <Predicate = (!icmp_ln95)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln98 = sext i6 %add_ln98_1" [src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 122 'sext' 'sext_ln98' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.76ns)   --->   "%add_ln98 = add i10 %sext_ln98, i10 %zext_ln98" [src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 123 'add' 'add_ln98' <Predicate = (!icmp_ln95)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_3)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln98, i32 9" [src/srcnn.cpp:53->src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 124 'bitselect' 'tmp_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.78ns)   --->   "%icmp_ln54_1 = icmp_sgt  i10 %add_ln98, i10 254" [src/srcnn.cpp:54->src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 125 'icmp' 'icmp_ln54_1' <Predicate = (!icmp_ln95)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_3)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln98, i32 9" [src/srcnn.cpp:53->src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 126 'bitselect' 'tmp_4' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_3)   --->   "%or_ln53_1 = or i1 %tmp_3, i1 %icmp_ln54_1" [src/srcnn.cpp:53->src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 127 'or' 'or_ln53_1' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_3)   --->   "%select_ln53_2 = select i1 %tmp_4, i10 0, i10 254" [src/srcnn.cpp:53->src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 128 'select' 'select_ln53_2' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln53_3 = select i1 %or_ln53_1, i10 %select_ln53_2, i10 %add_ln98" [src/srcnn.cpp:53->src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 129 'select' 'select_ln53_3' <Predicate = (!icmp_ln95)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%shl_ln102_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %select_ln53_3, i1 0" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 130 'bitconcatenate' 'shl_ln102_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln102_2 = sext i11 %shl_ln102_2" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 131 'sext' 'sext_ln102_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102 = add i64 %sext_ln102_2, i64 %input_ftmap_read" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 132 'add' 'add_ln102' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 133 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln102_1 = add i64 %add_ln102, i64 %sext_ln95" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 133 'add' 'add_ln102_1' <Predicate = (!icmp_ln95)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln102_1, i32 1, i32 63" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 134 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln102_1 = sext i63 %trunc_ln3" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 135 'sext' 'sext_ln102_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16 %gmem, i64 %sext_ln102_1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 136 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln94 = br void %IN_BUFFER_BX.i" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 137 'br' 'br_ln94' <Predicate = (icmp_ln95)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 138 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_2, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 138 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 139 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_2, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 139 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 140 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_2, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 140 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 141 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_2, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 141 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 142 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_2, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 142 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 143 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_2, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 143 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 144 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_2, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 144 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 145 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_2, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 145 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 146 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem_addr_2" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 146 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 1.23>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%speclooptripcount_ln95 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 147 'speclooptripcount' 'speclooptripcount_ln95' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 148 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 148 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 149 [1/1] (1.23ns)   --->   "%store_ln102 = store i16 %gmem_addr_2_read, i10 %input_fm_buffer_0_addr_1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 149 'store' 'store_ln102' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln95 = br void %for.inc.i" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 150 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>

State 17 <SV = 5> <Delay = 1.08>
ST_17 : Operation 151 [1/1] (0.00ns)   --->   "%nout = phi i7 %add_ln45, void %for.inc111, i7 0, void %TY.preheader" [src/conv1.cpp:45]   --->   Operation 151 'phi' 'nout' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 152 [1/1] (0.00ns)   --->   "%phi_mul37 = phi i14 %add_ln45_1, void %for.inc111, i14 0, void %TY.preheader" [src/conv1.cpp:45]   --->   Operation 152 'phi' 'phi_mul37' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 153 [1/1] (0.83ns)   --->   "%add_ln45_1 = add i14 %phi_mul37, i14 162" [src/conv1.cpp:45]   --->   Operation 153 'add' 'add_ln45_1' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 154 [1/1] (0.00ns)   --->   "%nout_cast = zext i7 %nout" [src/conv1.cpp:45]   --->   Operation 154 'zext' 'nout_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 155 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %nout, i4 0" [src/conv1.cpp:45]   --->   Operation 155 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_cast = zext i11 %tmp" [src/conv1.cpp:45]   --->   Operation 156 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 157 [1/1] (0.79ns)   --->   "%empty_35 = add i12 %tmp_cast, i12 %nout_cast" [src/conv1.cpp:45]   --->   Operation 157 'add' 'empty_35' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 158 [1/1] (0.77ns)   --->   "%icmp_ln45 = icmp_eq  i7 %nout, i7 64" [src/conv1.cpp:45]   --->   Operation 158 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 159 [1/1] (0.77ns)   --->   "%add_ln45 = add i7 %nout, i7 1" [src/conv1.cpp:45]   --->   Operation 159 'add' 'add_ln45' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %TY.split, void %for.inc114" [src/conv1.cpp:45]   --->   Operation 160 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 161 [1/1] (0.00ns)   --->   "%speclooptripcount_ln45 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv1.cpp:45]   --->   Operation 161 'speclooptripcount' 'speclooptripcount_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 162 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [src/conv1.cpp:45]   --->   Operation 162 'specloopname' 'specloopname_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i14 %phi_mul37" [src/conv1.cpp:48]   --->   Operation 163 'zext' 'zext_ln48' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 164 [1/1] (1.08ns)   --->   "%add_ln48 = add i64 %zext_ln48, i64 %conv1_weights_read" [src/conv1.cpp:48]   --->   Operation 164 'add' 'add_ln48' <Predicate = (!icmp_ln45)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln48, i32 1, i32 63" [src/conv1.cpp:52]   --->   Operation 165 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln52 = sext i63 %trunc_ln2" [src/conv1.cpp:52]   --->   Operation 166 'sext' 'sext_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 167 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i64 %sext_ln52" [src/conv1.cpp:52]   --->   Operation 167 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 168 [1/1] (0.42ns)   --->   "%br_ln48 = br void %TX" [src/conv1.cpp:48]   --->   Operation 168 'br' 'br_ln48' <Predicate = (!icmp_ln45)> <Delay = 0.42>

State 18 <SV = 6> <Delay = 1.65>
ST_18 : Operation 169 [1/1] (0.00ns)   --->   "%ty = phi i5 %add_ln48_1, void %for.inc108, i5 0, void %TY.split" [src/conv1.cpp:48]   --->   Operation 169 'phi' 'ty' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 170 [1/1] (0.00ns)   --->   "%ty_cast = zext i5 %ty" [src/conv1.cpp:48]   --->   Operation 170 'zext' 'ty_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 171 [1/1] (0.80ns)   --->   "%empty_36 = add i12 %empty_35, i12 %ty_cast" [src/conv1.cpp:45]   --->   Operation 171 'add' 'empty_36' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 172 [1/1] (0.00ns)   --->   "%p_cast = zext i12 %empty_36" [src/conv1.cpp:45]   --->   Operation 172 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 173 [1/1] (0.00ns)   --->   "%empty_37 = trunc i12 %empty_36" [src/conv1.cpp:45]   --->   Operation 173 'trunc' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 174 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %empty_37, i4 0" [src/conv1.cpp:45]   --->   Operation 174 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 175 [1/1] (0.84ns)   --->   "%empty_38 = add i15 %p_shl1, i15 %p_cast" [src/conv1.cpp:45]   --->   Operation 175 'add' 'empty_38' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 176 [1/1] (0.78ns)   --->   "%icmp_ln48 = icmp_eq  i5 %ty, i5 17" [src/conv1.cpp:48]   --->   Operation 176 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 177 [1/1] (0.78ns)   --->   "%add_ln48_1 = add i5 %ty, i5 1" [src/conv1.cpp:48]   --->   Operation 177 'add' 'add_ln48_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %TX.split, void %for.inc111" [src/conv1.cpp:48]   --->   Operation 178 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 179 [1/1] (0.00ns)   --->   "%speclooptripcount_ln48 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv1.cpp:48]   --->   Operation 179 'speclooptripcount' 'speclooptripcount_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 180 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [src/conv1.cpp:48]   --->   Operation 180 'specloopname' 'specloopname_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 181 [1/1] (0.42ns)   --->   "%br_ln49 = br void %KY" [src/conv1.cpp:49]   --->   Operation 181 'br' 'br_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.42>
ST_18 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln45 = br void %TY" [src/conv1.cpp:45]   --->   Operation 182 'br' 'br_ln45' <Predicate = (icmp_ln48)> <Delay = 0.00>

State 19 <SV = 7> <Delay = 0.84>
ST_19 : Operation 183 [1/1] (0.00ns)   --->   "%tx = phi i5 %add_ln49, void %for.inc105, i5 0, void %TX.split" [src/conv1.cpp:49]   --->   Operation 183 'phi' 'tx' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 184 [1/1] (0.00ns)   --->   "%tx_cast = zext i5 %tx" [src/conv1.cpp:49]   --->   Operation 184 'zext' 'tx_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 185 [1/1] (0.84ns)   --->   "%empty_39 = add i15 %empty_38, i15 %tx_cast" [src/conv1.cpp:45]   --->   Operation 185 'add' 'empty_39' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 186 [1/1] (0.00ns)   --->   "%p_cast45 = zext i15 %empty_39" [src/conv1.cpp:45]   --->   Operation 186 'zext' 'p_cast45' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 187 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr_1 = getelementptr i16 %output_fm_buffer, i64 0, i64 %p_cast45" [src/conv1.cpp:45]   --->   Operation 187 'getelementptr' 'output_fm_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 188 [1/1] (0.78ns)   --->   "%icmp_ln49 = icmp_eq  i5 %tx, i5 17" [src/conv1.cpp:49]   --->   Operation 188 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 189 [1/1] (0.78ns)   --->   "%add_ln49 = add i5 %tx, i5 1" [src/conv1.cpp:49]   --->   Operation 189 'add' 'add_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %KY.split, void %for.inc108" [src/conv1.cpp:49]   --->   Operation 190 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln48 = br void %TX" [src/conv1.cpp:48]   --->   Operation 191 'br' 'br_ln48' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 20 <SV = 8> <Delay = 7.30>
ST_20 : Operation 192 [8/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 81" [src/conv1.cpp:52]   --->   Operation 192 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 9> <Delay = 7.30>
ST_21 : Operation 193 [7/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 81" [src/conv1.cpp:52]   --->   Operation 193 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 10> <Delay = 7.30>
ST_22 : Operation 194 [6/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 81" [src/conv1.cpp:52]   --->   Operation 194 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 11> <Delay = 7.30>
ST_23 : Operation 195 [5/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 81" [src/conv1.cpp:52]   --->   Operation 195 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 12> <Delay = 7.30>
ST_24 : Operation 196 [4/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 81" [src/conv1.cpp:52]   --->   Operation 196 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 13> <Delay = 7.30>
ST_25 : Operation 197 [3/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 81" [src/conv1.cpp:52]   --->   Operation 197 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 14> <Delay = 7.30>
ST_26 : Operation 198 [2/2] (1.23ns)   --->   "%output_fm_buffer_load = load i15 %output_fm_buffer_addr_1" [src/conv1.cpp:62]   --->   Operation 198 'load' 'output_fm_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 18496> <RAM>
ST_26 : Operation 199 [2/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 81" [src/conv1.cpp:52]   --->   Operation 199 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 15> <Delay = 7.30>
ST_27 : Operation 200 [1/1] (0.00ns)   --->   "%speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv1.cpp:49]   --->   Operation 200 'speclooptripcount' 'speclooptripcount_ln49' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 201 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [src/conv1.cpp:49]   --->   Operation 201 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 202 [1/2] (1.23ns)   --->   "%output_fm_buffer_load = load i15 %output_fm_buffer_addr_1" [src/conv1.cpp:62]   --->   Operation 202 'load' 'output_fm_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 18496> <RAM>
ST_27 : Operation 203 [1/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 81" [src/conv1.cpp:52]   --->   Operation 203 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 204 [1/1] (0.42ns)   --->   "%br_ln52 = br void %KX" [src/conv1.cpp:52]   --->   Operation 204 'br' 'br_ln52' <Predicate = true> <Delay = 0.42>

State 28 <SV = 16> <Delay = 2.03>
ST_28 : Operation 205 [1/1] (0.00ns)   --->   "%ky = phi i4 %add_ln52, void %for.inc102, i4 0, void %KY.split" [src/conv1.cpp:52]   --->   Operation 205 'phi' 'ky' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 206 [1/1] (0.00ns)   --->   "%conv_i_i_lcssa_lcssa11 = phi i16 %conv_i_i_lcssa10, void %for.inc102, i16 %output_fm_buffer_load, void %KY.split" [src/conv1.cpp:62]   --->   Operation 206 'phi' 'conv_i_i_lcssa_lcssa11' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i4 %ky" [src/conv1.cpp:52]   --->   Operation 207 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 208 [1/1] (0.79ns)   --->   "%icmp_ln52 = icmp_eq  i4 %ky, i4 9" [src/conv1.cpp:52]   --->   Operation 208 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 209 [1/1] (0.79ns)   --->   "%add_ln52 = add i4 %ky, i4 1" [src/conv1.cpp:52]   --->   Operation 209 'add' 'add_ln52' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %KX.split, void %for.inc105" [src/conv1.cpp:52]   --->   Operation 210 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 211 [1/1] (0.00ns)   --->   "%speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:52]   --->   Operation 211 'speclooptripcount' 'speclooptripcount_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_28 : Operation 212 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [src/conv1.cpp:52]   --->   Operation 212 'specloopname' 'specloopname_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_28 : Operation 213 [1/1] (0.78ns)   --->   "%empty_41 = add i5 %zext_ln52, i5 %ty" [src/conv1.cpp:52]   --->   Operation 213 'add' 'empty_41' <Predicate = (!icmp_ln52)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i5 %empty_41" [src/conv1.cpp:62]   --->   Operation 214 'zext' 'zext_ln62' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_28 : Operation 215 [1/1] (1.23ns)   --->   "%mul_ln62_1 = mul i10 %zext_ln62, i10 25" [src/conv1.cpp:62]   --->   Operation 215 'mul' 'mul_ln62_1' <Predicate = (!icmp_ln52)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 216 [1/1] (0.42ns)   --->   "%br_ln53 = br void %NIN" [src/conv1.cpp:53]   --->   Operation 216 'br' 'br_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.42>
ST_28 : Operation 217 [1/1] (1.23ns)   --->   "%store_ln62 = store i16 %conv_i_i_lcssa_lcssa11, i15 %output_fm_buffer_addr_1" [src/conv1.cpp:62]   --->   Operation 217 'store' 'store_ln62' <Predicate = (icmp_ln52)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 18496> <RAM>
ST_28 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln49 = br void %KY" [src/conv1.cpp:49]   --->   Operation 218 'br' 'br_ln49' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 29 <SV = 17> <Delay = 1.57>
ST_29 : Operation 219 [1/1] (0.00ns)   --->   "%kx = phi i4 %add_ln53, void %NIN.split, i4 0, void %KX.split" [src/conv1.cpp:53]   --->   Operation 219 'phi' 'kx' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 220 [1/1] (0.00ns)   --->   "%conv_i_i_lcssa10 = phi i16 %trunc_ln4, void %NIN.split, i16 %conv_i_i_lcssa_lcssa11, void %KX.split" [src/conv1.cpp:62]   --->   Operation 220 'phi' 'conv_i_i_lcssa10' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i4 %kx" [src/conv1.cpp:53]   --->   Operation 221 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 222 [1/1] (0.79ns)   --->   "%icmp_ln53 = icmp_eq  i4 %kx, i4 9" [src/conv1.cpp:53]   --->   Operation 222 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 223 [1/1] (0.79ns)   --->   "%add_ln53 = add i4 %kx, i4 1" [src/conv1.cpp:53]   --->   Operation 223 'add' 'add_ln53' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %NIN.split, void %for.inc102" [src/conv1.cpp:53]   --->   Operation 224 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 225 [1/1] (0.78ns)   --->   "%add_ln57 = add i5 %zext_ln53, i5 %tx" [src/conv1.cpp:57]   --->   Operation 225 'add' 'add_ln57' <Predicate = (!icmp_ln53)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i5 %add_ln57" [src/conv1.cpp:62]   --->   Operation 226 'zext' 'zext_ln62_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_29 : Operation 227 [1/1] (0.78ns)   --->   "%add_ln62_1 = add i10 %mul_ln62_1, i10 %zext_ln62_1" [src/conv1.cpp:62]   --->   Operation 227 'add' 'add_ln62_1' <Predicate = (!icmp_ln53)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln52 = br void %KX" [src/conv1.cpp:52]   --->   Operation 228 'br' 'br_ln52' <Predicate = (icmp_ln53)> <Delay = 0.00>

State 30 <SV = 18> <Delay = 7.30>
ST_30 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln62_2 = zext i10 %add_ln62_1" [src/conv1.cpp:62]   --->   Operation 229 'zext' 'zext_ln62_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 230 [1/1] (0.00ns)   --->   "%input_fm_buffer_0_addr_2 = getelementptr i16 %input_fm_buffer_0, i64 0, i64 %zext_ln62_2" [src/conv1.cpp:62]   --->   Operation 230 'getelementptr' 'input_fm_buffer_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 231 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_1" [src/conv1.cpp:62]   --->   Operation 231 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 232 [2/2] (1.23ns)   --->   "%input_fm_buffer_0_load = load i10 %input_fm_buffer_0_addr_2" [src/conv1.cpp:62]   --->   Operation 232 'load' 'input_fm_buffer_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>

State 31 <SV = 19> <Delay = 2.23>
ST_31 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i16 %gmem_addr_1_read" [src/conv1.cpp:62]   --->   Operation 233 'sext' 'sext_ln62' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 234 [1/2] (1.23ns)   --->   "%input_fm_buffer_0_load = load i10 %input_fm_buffer_0_addr_2" [src/conv1.cpp:62]   --->   Operation 234 'load' 'input_fm_buffer_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>
ST_31 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln62_1 = sext i16 %input_fm_buffer_0_load" [src/conv1.cpp:62]   --->   Operation 235 'sext' 'sext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 236 [3/3] (0.99ns) (grouped into DSP with root node add_ln62)   --->   "%mul_ln62 = mul i23 %sext_ln62_1, i23 %sext_ln62" [src/conv1.cpp:62]   --->   Operation 236 'mul' 'mul_ln62' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 20> <Delay = 0.99>
ST_32 : Operation 237 [2/3] (0.99ns) (grouped into DSP with root node add_ln62)   --->   "%mul_ln62 = mul i23 %sext_ln62_1, i23 %sext_ln62" [src/conv1.cpp:62]   --->   Operation 237 'mul' 'mul_ln62' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 21> <Delay = 0.64>
ST_33 : Operation 238 [1/3] (0.00ns) (grouped into DSP with root node add_ln62)   --->   "%mul_ln62 = mul i23 %sext_ln62_1, i23 %sext_ln62" [src/conv1.cpp:62]   --->   Operation 238 'mul' 'mul_ln62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 239 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %conv_i_i_lcssa10, i7 0" [src/conv1.cpp:62]   --->   Operation 239 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 240 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln62 = add i23 %shl_ln1, i23 %mul_ln62" [src/conv1.cpp:62]   --->   Operation 240 'add' 'add_ln62' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 22> <Delay = 0.64>
ST_34 : Operation 241 [1/1] (0.00ns)   --->   "%speclooptripcount_ln53 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:53]   --->   Operation 241 'speclooptripcount' 'speclooptripcount_ln53' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 242 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/conv1.cpp:53]   --->   Operation 242 'specloopname' 'specloopname_ln53' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 243 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln62 = add i23 %shl_ln1, i23 %mul_ln62" [src/conv1.cpp:62]   --->   Operation 243 'add' 'add_ln62' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %add_ln62, i32 7, i32 22" [src/conv1.cpp:62]   --->   Operation 244 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln53 = br void %NIN" [src/conv1.cpp:53]   --->   Operation 245 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>

State 35 <SV = 6> <Delay = 7.30>
ST_35 : Operation 246 [8/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 246 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 7> <Delay = 7.30>
ST_36 : Operation 247 [7/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 247 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 8> <Delay = 7.30>
ST_37 : Operation 248 [6/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 248 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 9> <Delay = 7.30>
ST_38 : Operation 249 [5/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 249 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 10> <Delay = 7.30>
ST_39 : Operation 250 [4/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 250 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 11> <Delay = 7.30>
ST_40 : Operation 251 [3/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 251 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 12> <Delay = 7.30>
ST_41 : Operation 252 [2/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 252 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 13> <Delay = 7.30>
ST_42 : Operation 253 [1/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 253 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 254 [1/1] (0.42ns)   --->   "%br_ln115 = br void %OUT_BUFFER_TY.i" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 254 'br' 'br_ln115' <Predicate = true> <Delay = 0.42>

State 43 <SV = 14> <Delay = 0.77>
ST_43 : Operation 255 [1/1] (0.00ns)   --->   "%nout_1 = phi i7 %add_ln115, void %OUT_BUFFER_TY.i.split, i7 0, void %for.inc114" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 255 'phi' 'nout_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 256 [1/1] (0.77ns)   --->   "%icmp_ln115 = icmp_eq  i7 %nout_1, i7 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 256 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 257 [1/1] (0.77ns)   --->   "%add_ln115 = add i7 %nout_1, i7 1" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 257 'add' 'add_ln115' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %OUT_BUFFER_TY.i.split, void %memset.loop.i20.preheader" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 258 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 259 [1/1] (0.42ns)   --->   "%br_ln0 = br void %memset.loop.i20"   --->   Operation 259 'br' 'br_ln0' <Predicate = (icmp_ln115)> <Delay = 0.42>

State 44 <SV = 15> <Delay = 7.30>
ST_44 : Operation 260 [1/1] (0.00ns)   --->   "%speclooptripcount_ln115 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 260 'speclooptripcount' 'speclooptripcount_ln115' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 261 [1/1] (0.00ns)   --->   "%specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 261 'specloopname' 'specloopname_ln115' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 262 [1/1] (7.30ns)   --->   "%empty_43 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 262 'read' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln115 = br void %OUT_BUFFER_TY.i" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 263 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>

State 45 <SV = 15> <Delay = 2.07>
ST_45 : Operation 264 [1/1] (0.00ns)   --->   "%empty_44 = phi i15 %empty_45, void %memset.loop.i20.split, i15 0, void %memset.loop.i20.preheader"   --->   Operation 264 'phi' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 265 [1/1] (0.84ns)   --->   "%exitcond5515 = icmp_eq  i15 %empty_44, i15 18496"   --->   Operation 265 'icmp' 'exitcond5515' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 266 [1/1] (0.84ns)   --->   "%empty_45 = add i15 %empty_44, i15 1"   --->   Operation 266 'add' 'empty_45' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 267 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond5515, void %memset.loop.i20.split, void %_Z21export_buffer_tile_c1PA17_A17_8ap_fixedILi16ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_A255_S2_iiPS2_.exit"   --->   Operation 267 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 268 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 18496, i64 18496, i64 18496"   --->   Operation 268 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond5515)> <Delay = 0.00>
ST_45 : Operation 269 [1/1] (0.00ns)   --->   "%p_cast46 = zext i15 %empty_44"   --->   Operation 269 'zext' 'p_cast46' <Predicate = (!exitcond5515)> <Delay = 0.00>
ST_45 : Operation 270 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr = getelementptr i16 %output_fm_buffer, i64 0, i64 %p_cast46"   --->   Operation 270 'getelementptr' 'output_fm_buffer_addr' <Predicate = (!exitcond5515)> <Delay = 0.00>
ST_45 : Operation 271 [1/1] (1.23ns)   --->   "%store_ln0 = store i16 0, i15 %output_fm_buffer_addr"   --->   Operation 271 'store' 'store_ln0' <Predicate = (!exitcond5515)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 18496> <RAM>
ST_45 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i20"   --->   Operation 272 'br' 'br_ln0' <Predicate = (!exitcond5515)> <Delay = 0.00>
ST_45 : Operation 273 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.body4" [src/conv1.cpp:32]   --->   Operation 273 'br' 'br_ln32' <Predicate = (exitcond5515)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_biases]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_fm_buffer_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_fm_buffer]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tj                       (alloca           ) [ 0111111111111111111111111111111111111111111111]
specinterface_ln0        (specinterface    ) [ 0000000000000000000000000000000000000000000000]
conv1_biases_read        (read             ) [ 0000000000000000000000000000000000000000000000]
conv1_weights_read       (read             ) [ 0011111111111111111111111111111111111111111111]
input_ftmap_read         (read             ) [ 0011111111111111111111111111111111111111111111]
trunc_ln                 (partselect       ) [ 0000000000000000000000000000000000000000000000]
sext_ln115               (sext             ) [ 0000000000000000000000000000000000000000000000]
gmem_addr                (getelementptr    ) [ 0011111111111111111111111111111111111111111111]
store_ln31               (store            ) [ 0000000000000000000000000000000000000000000000]
br_ln31                  (br               ) [ 0000000000000000000000000000000000000000000000]
tj_1                     (load             ) [ 0001111111111111111111111111111111111111111111]
icmp_ln31                (icmp             ) [ 0011111111111111111111111111111111111111111111]
add_ln31                 (add              ) [ 0001111111111111111111111111111111111111111111]
br_ln31                  (br               ) [ 0000000000000000000000000000000000000000000000]
speclooptripcount_ln31   (speclooptripcount) [ 0000000000000000000000000000000000000000000000]
specloopname_ln31        (specloopname     ) [ 0000000000000000000000000000000000000000000000]
br_ln32                  (br               ) [ 0011111111111111111111111111111111111111111111]
ret_ln75                 (ret              ) [ 0000000000000000000000000000000000000000000000]
ti                       (phi              ) [ 0001111111111111100000000000000000000000000000]
icmp_ln32                (icmp             ) [ 0011111111111111111111111111111111111111111111]
add_ln32                 (add              ) [ 0011111111111111111111111111111111111111111111]
br_ln32                  (br               ) [ 0000000000000000000000000000000000000000000000]
speclooptripcount_ln32   (speclooptripcount) [ 0000000000000000000000000000000000000000000000]
specloopname_ln32        (specloopname     ) [ 0000000000000000000000000000000000000000000000]
br_ln91                  (br               ) [ 0011111111111111111111111111111111111111111111]
store_ln31               (store            ) [ 0000000000000000000000000000000000000000000000]
br_ln31                  (br               ) [ 0000000000000000000000000000000000000000000000]
empty                    (phi              ) [ 0000100000000000000000000000000000000000000000]
exitcond4                (icmp             ) [ 0011111111111111111111111111111111111111111111]
empty_33                 (add              ) [ 0011111111111111111111111111111111111111111111]
br_ln0                   (br               ) [ 0000000000000000000000000000000000000000000000]
speclooptripcount_ln0    (speclooptripcount) [ 0000000000000000000000000000000000000000000000]
p_cast40                 (zext             ) [ 0000000000000000000000000000000000000000000000]
input_fm_buffer_0_addr   (getelementptr    ) [ 0000000000000000000000000000000000000000000000]
store_ln0                (store            ) [ 0000000000000000000000000000000000000000000000]
br_ln0                   (br               ) [ 0011111111111111111111111111111111111111111111]
br_ln94                  (br               ) [ 0011111111111111111111111111111111111111111111]
by                       (phi              ) [ 0000010000000000000000000000000000000000000000]
phi_mul                  (phi              ) [ 0000011111111111100000000000000000000000000000]
add_ln94_1               (add              ) [ 0011111111111111111111111111111111111111111111]
zext_ln94                (zext             ) [ 0000000000000000000000000000000000000000000000]
icmp_ln94                (icmp             ) [ 0011111111111111111111111111111111111111111111]
add_ln94                 (add              ) [ 0011111111111111111111111111111111111111111111]
br_ln94                  (br               ) [ 0000000000000000000000000000000000000000000000]
speclooptripcount_ln94   (speclooptripcount) [ 0000000000000000000000000000000000000000000000]
specloopname_ln94        (specloopname     ) [ 0000000000000000000000000000000000000000000000]
tmp2                     (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000]
tmp2_cast                (zext             ) [ 0000000000000000000000000000000000000000000000]
tmp3                     (add              ) [ 0000000000000000000000000000000000000000000000]
tmp3_cast                (sext             ) [ 0000000000000000000000000000000000000000000000]
empty_34                 (add              ) [ 0000000000000000000000000000000000000000000000]
tmp_1                    (bitselect        ) [ 0000000000000000000000000000000000000000000000]
icmp_ln54                (icmp             ) [ 0000000000000000000000000000000000000000000000]
tmp_2                    (bitselect        ) [ 0000000000000000000000000000000000000000000000]
select_ln53              (select           ) [ 0000000000000000000000000000000000000000000000]
or_ln53                  (or               ) [ 0000000000000000000000000000000000000000000000]
yClamped                 (select           ) [ 0000000000000000000000000000000000000000000000]
shl_ln                   (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000]
shl_ln102_1              (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000]
sext_ln102               (sext             ) [ 0000000000000000000000000000000000000000000000]
sub_ln102                (sub              ) [ 0000000000000000000000000000000000000000000000]
sext_ln95                (sext             ) [ 0000001111111111100000000000000000000000000000]
br_ln95                  (br               ) [ 0011111111111111111111111111111111111111111111]
br_ln45                  (br               ) [ 0011111111111111111111111111111111111111111111]
bx                       (phi              ) [ 0000001000000000000000000000000000000000000000]
zext_ln102               (zext             ) [ 0000000000000000000000000000000000000000000000]
add_ln102_2              (add              ) [ 0000000000000000000000000000000000000000000000]
zext_ln102_1             (zext             ) [ 0000000000000000000000000000000000000000000000]
input_fm_buffer_0_addr_1 (getelementptr    ) [ 0000000111111111100000000000000000000000000000]
zext_ln95                (zext             ) [ 0000000000000000000000000000000000000000000000]
icmp_ln95                (icmp             ) [ 0011111111111111111111111111111111111111111111]
add_ln95                 (add              ) [ 0011111111111111111111111111111111111111111111]
br_ln95                  (br               ) [ 0000000000000000000000000000000000000000000000]
tmp6                     (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000]
zext_ln98                (zext             ) [ 0000000000000000000000000000000000000000000000]
add_ln98_1               (add              ) [ 0000000000000000000000000000000000000000000000]
sext_ln98                (sext             ) [ 0000000000000000000000000000000000000000000000]
add_ln98                 (add              ) [ 0000000000000000000000000000000000000000000000]
tmp_3                    (bitselect        ) [ 0000000000000000000000000000000000000000000000]
icmp_ln54_1              (icmp             ) [ 0000000000000000000000000000000000000000000000]
tmp_4                    (bitselect        ) [ 0000000000000000000000000000000000000000000000]
or_ln53_1                (or               ) [ 0000000000000000000000000000000000000000000000]
select_ln53_2            (select           ) [ 0000000000000000000000000000000000000000000000]
select_ln53_3            (select           ) [ 0000000000000000000000000000000000000000000000]
shl_ln102_2              (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000]
sext_ln102_2             (sext             ) [ 0000000000000000000000000000000000000000000000]
add_ln102                (add              ) [ 0000000000000000000000000000000000000000000000]
add_ln102_1              (add              ) [ 0000000000000000000000000000000000000000000000]
trunc_ln3                (partselect       ) [ 0000000000000000000000000000000000000000000000]
sext_ln102_1             (sext             ) [ 0000000000000000000000000000000000000000000000]
gmem_addr_2              (getelementptr    ) [ 0000000111111111000000000000000000000000000000]
br_ln94                  (br               ) [ 0011111111111111111111111111111111111111111111]
gmem_load_req            (readreq          ) [ 0000000000000000000000000000000000000000000000]
gmem_addr_2_read         (read             ) [ 0000000000000000100000000000000000000000000000]
speclooptripcount_ln95   (speclooptripcount) [ 0000000000000000000000000000000000000000000000]
specloopname_ln95        (specloopname     ) [ 0000000000000000000000000000000000000000000000]
store_ln102              (store            ) [ 0000000000000000000000000000000000000000000000]
br_ln95                  (br               ) [ 0011111111111111111111111111111111111111111111]
nout                     (phi              ) [ 0000000000000000010000000000000000000000000000]
phi_mul37                (phi              ) [ 0000000000000000010000000000000000000000000000]
add_ln45_1               (add              ) [ 0011111111111111111111111111111111111111111111]
nout_cast                (zext             ) [ 0000000000000000000000000000000000000000000000]
tmp                      (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000]
tmp_cast                 (zext             ) [ 0000000000000000000000000000000000000000000000]
empty_35                 (add              ) [ 0000000000000000001111111111111111100000000000]
icmp_ln45                (icmp             ) [ 0011111111111111111111111111111111111111111111]
add_ln45                 (add              ) [ 0011111111111111111111111111111111111111111111]
br_ln45                  (br               ) [ 0000000000000000000000000000000000000000000000]
speclooptripcount_ln45   (speclooptripcount) [ 0000000000000000000000000000000000000000000000]
specloopname_ln45        (specloopname     ) [ 0000000000000000000000000000000000000000000000]
zext_ln48                (zext             ) [ 0000000000000000000000000000000000000000000000]
add_ln48                 (add              ) [ 0000000000000000000000000000000000000000000000]
trunc_ln2                (partselect       ) [ 0000000000000000000000000000000000000000000000]
sext_ln52                (sext             ) [ 0000000000000000000000000000000000000000000000]
gmem_addr_1              (getelementptr    ) [ 0000000000000000001111111111111111100000000000]
br_ln48                  (br               ) [ 0011111111111111111111111111111111111111111111]
ty                       (phi              ) [ 0000000000000000001011111111111111100000000000]
ty_cast                  (zext             ) [ 0000000000000000000000000000000000000000000000]
empty_36                 (add              ) [ 0000000000000000000000000000000000000000000000]
p_cast                   (zext             ) [ 0000000000000000000000000000000000000000000000]
empty_37                 (trunc            ) [ 0000000000000000000000000000000000000000000000]
p_shl1                   (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000]
empty_38                 (add              ) [ 0000000000000000000111111111111111100000000000]
icmp_ln48                (icmp             ) [ 0011111111111111111111111111111111111111111111]
add_ln48_1               (add              ) [ 0011111111111111111111111111111111111111111111]
br_ln48                  (br               ) [ 0000000000000000000000000000000000000000000000]
speclooptripcount_ln48   (speclooptripcount) [ 0000000000000000000000000000000000000000000000]
specloopname_ln48        (specloopname     ) [ 0000000000000000000000000000000000000000000000]
br_ln49                  (br               ) [ 0011111111111111111111111111111111111111111111]
br_ln45                  (br               ) [ 0011111111111111111111111111111111111111111111]
tx                       (phi              ) [ 0000000000000000000100000000011111100000000000]
tx_cast                  (zext             ) [ 0000000000000000000000000000000000000000000000]
empty_39                 (add              ) [ 0000000000000000000000000000000000000000000000]
p_cast45                 (zext             ) [ 0000000000000000000000000000000000000000000000]
output_fm_buffer_addr_1  (getelementptr    ) [ 0000000000000000000011111111111111100000000000]
icmp_ln49                (icmp             ) [ 0011111111111111111111111111111111111111111111]
add_ln49                 (add              ) [ 0011111111111111111111111111111111111111111111]
br_ln49                  (br               ) [ 0000000000000000000000000000000000000000000000]
br_ln48                  (br               ) [ 0011111111111111111111111111111111111111111111]
speclooptripcount_ln49   (speclooptripcount) [ 0000000000000000000000000000000000000000000000]
specloopname_ln49        (specloopname     ) [ 0000000000000000000000000000000000000000000000]
output_fm_buffer_load    (load             ) [ 0011111111111111111111111111111111111111111111]
empty_40                 (readreq          ) [ 0000000000000000000000000000000000000000000000]
br_ln52                  (br               ) [ 0011111111111111111111111111111111111111111111]
ky                       (phi              ) [ 0000000000000000000000000000100000000000000000]
conv_i_i_lcssa_lcssa11   (phi              ) [ 0000000000000000000000000000111111100000000000]
zext_ln52                (zext             ) [ 0000000000000000000000000000000000000000000000]
icmp_ln52                (icmp             ) [ 0011111111111111111111111111111111111111111111]
add_ln52                 (add              ) [ 0011111111111111111111111111111111111111111111]
br_ln52                  (br               ) [ 0000000000000000000000000000000000000000000000]
speclooptripcount_ln52   (speclooptripcount) [ 0000000000000000000000000000000000000000000000]
specloopname_ln52        (specloopname     ) [ 0000000000000000000000000000000000000000000000]
empty_41                 (add              ) [ 0000000000000000000000000000000000000000000000]
zext_ln62                (zext             ) [ 0000000000000000000000000000000000000000000000]
mul_ln62_1               (mul              ) [ 0000000000000000000000000000011111100000000000]
br_ln53                  (br               ) [ 0011111111111111111111111111111111111111111111]
store_ln62               (store            ) [ 0000000000000000000000000000000000000000000000]
br_ln49                  (br               ) [ 0011111111111111111111111111111111111111111111]
kx                       (phi              ) [ 0000000000000000000000000000010000000000000000]
conv_i_i_lcssa10         (phi              ) [ 0011111111111111111111111111111111011111111111]
zext_ln53                (zext             ) [ 0000000000000000000000000000000000000000000000]
icmp_ln53                (icmp             ) [ 0011111111111111111111111111111111111111111111]
add_ln53                 (add              ) [ 0011111111111111111111111111111111111111111111]
br_ln53                  (br               ) [ 0000000000000000000000000000000000000000000000]
add_ln57                 (add              ) [ 0000000000000000000000000000000000000000000000]
zext_ln62_1              (zext             ) [ 0000000000000000000000000000000000000000000000]
add_ln62_1               (add              ) [ 0000000000000000000000000000001000000000000000]
br_ln52                  (br               ) [ 0011111111111111111111111111111111111111111111]
zext_ln62_2              (zext             ) [ 0000000000000000000000000000000000000000000000]
input_fm_buffer_0_addr_2 (getelementptr    ) [ 0000000000000000000000000000000100000000000000]
gmem_addr_1_read         (read             ) [ 0000000000000000000000000000000100000000000000]
sext_ln62                (sext             ) [ 0000000000000000000000000000000011000000000000]
input_fm_buffer_0_load   (load             ) [ 0000000000000000000000000000000000000000000000]
sext_ln62_1              (sext             ) [ 0000000000000000000000000000000011000000000000]
mul_ln62                 (mul              ) [ 0000000000000000000000000000000000100000000000]
shl_ln1                  (bitconcatenate   ) [ 0000000000000000000000000000000000100000000000]
speclooptripcount_ln53   (speclooptripcount) [ 0000000000000000000000000000000000000000000000]
specloopname_ln53        (specloopname     ) [ 0000000000000000000000000000000000000000000000]
add_ln62                 (add              ) [ 0000000000000000000000000000000000000000000000]
trunc_ln4                (partselect       ) [ 0011111111111111111111111111111111111111111111]
br_ln53                  (br               ) [ 0011111111111111111111111111111111111111111111]
empty_42                 (readreq          ) [ 0000000000000000000000000000000000000000000000]
br_ln115                 (br               ) [ 0011111111111111111111111111111111111111111111]
nout_1                   (phi              ) [ 0000000000000000000000000000000000000000000100]
icmp_ln115               (icmp             ) [ 0011111111111111111111111111111111111111111111]
add_ln115                (add              ) [ 0011111111111111111111111111111111111111111111]
br_ln115                 (br               ) [ 0000000000000000000000000000000000000000000000]
br_ln0                   (br               ) [ 0011111111111111111111111111111111111111111111]
speclooptripcount_ln115  (speclooptripcount) [ 0000000000000000000000000000000000000000000000]
specloopname_ln115       (specloopname     ) [ 0000000000000000000000000000000000000000000000]
empty_43                 (read             ) [ 0000000000000000000000000000000000000000000000]
br_ln115                 (br               ) [ 0011111111111111111111111111111111111111111111]
empty_44                 (phi              ) [ 0000000000000000000000000000000000000000000001]
exitcond5515             (icmp             ) [ 0011111111111111111111111111111111111111111111]
empty_45                 (add              ) [ 0011111111111111111111111111111111111111111111]
br_ln0                   (br               ) [ 0000000000000000000000000000000000000000000000]
speclooptripcount_ln0    (speclooptripcount) [ 0000000000000000000000000000000000000000000000]
p_cast46                 (zext             ) [ 0000000000000000000000000000000000000000000000]
output_fm_buffer_addr    (getelementptr    ) [ 0000000000000000000000000000000000000000000000]
store_ln0                (store            ) [ 0000000000000000000000000000000000000000000000]
br_ln0                   (br               ) [ 0011111111111111111111111111111111111111111111]
br_ln32                  (br               ) [ 0011111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv1_biases">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_biases"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_fm_buffer_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_fm_buffer">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i10.i9"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i11.i4"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i16.i7"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1004" name="tj_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tj/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="conv1_biases_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_biases_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="conv1_weights_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weights_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="input_ftmap_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="0"/>
<pin id="179" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_readreq_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="1"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/7 "/>
</bind>
</comp>

<comp id="189" class="1004" name="gmem_addr_2_read_read_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="0"/>
<pin id="191" dir="0" index="1" bw="16" slack="9"/>
<pin id="192" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/15 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_readreq_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="16" slack="3"/>
<pin id="197" dir="0" index="2" bw="8" slack="0"/>
<pin id="198" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_40/20 "/>
</bind>
</comp>

<comp id="201" class="1004" name="gmem_addr_1_read_read_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="0"/>
<pin id="203" dir="0" index="1" bw="16" slack="13"/>
<pin id="204" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/30 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_readreq_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="6"/>
<pin id="209" dir="0" index="2" bw="8" slack="0"/>
<pin id="210" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_42/35 "/>
</bind>
</comp>

<comp id="213" class="1004" name="empty_43_read_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="16" slack="0"/>
<pin id="215" dir="0" index="1" bw="16" slack="15"/>
<pin id="216" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_43/44 "/>
</bind>
</comp>

<comp id="218" class="1004" name="input_fm_buffer_0_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="10" slack="0"/>
<pin id="222" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_0_addr/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="10" slack="0"/>
<pin id="227" dir="0" index="1" bw="16" slack="0"/>
<pin id="228" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln0/4 store_ln102/16 input_fm_buffer_0_load/30 "/>
</bind>
</comp>

<comp id="232" class="1004" name="input_fm_buffer_0_addr_1_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="10" slack="0"/>
<pin id="236" dir="1" index="3" bw="10" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_0_addr_1/6 "/>
</bind>
</comp>

<comp id="239" class="1004" name="output_fm_buffer_addr_1_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="15" slack="0"/>
<pin id="243" dir="1" index="3" bw="15" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_addr_1/19 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="15" slack="0"/>
<pin id="248" dir="0" index="1" bw="16" slack="0"/>
<pin id="249" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_fm_buffer_load/26 store_ln62/28 store_ln0/45 "/>
</bind>
</comp>

<comp id="251" class="1004" name="input_fm_buffer_0_addr_2_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="10" slack="0"/>
<pin id="255" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_0_addr_2/30 "/>
</bind>
</comp>

<comp id="259" class="1004" name="output_fm_buffer_addr_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="15" slack="0"/>
<pin id="263" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_addr/45 "/>
</bind>
</comp>

<comp id="268" class="1005" name="ti_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="1"/>
<pin id="270" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ti (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="ti_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="4" slack="0"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ti/3 "/>
</bind>
</comp>

<comp id="280" class="1005" name="empty_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="10" slack="1"/>
<pin id="282" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="empty_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="10" slack="0"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="291" class="1005" name="by_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="1"/>
<pin id="293" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="by (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="by_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="5" slack="0"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="1" slack="1"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="by/5 "/>
</bind>
</comp>

<comp id="302" class="1005" name="phi_mul_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="10" slack="1"/>
<pin id="304" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="306" class="1004" name="phi_mul_phi_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="10" slack="0"/>
<pin id="308" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="1" slack="1"/>
<pin id="310" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/5 "/>
</bind>
</comp>

<comp id="314" class="1005" name="bx_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="5" slack="1"/>
<pin id="316" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="bx (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="bx_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="0"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="1" slack="1"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bx/6 "/>
</bind>
</comp>

<comp id="325" class="1005" name="nout_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="7" slack="1"/>
<pin id="327" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="nout (phireg) "/>
</bind>
</comp>

<comp id="329" class="1004" name="nout_phi_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="7" slack="0"/>
<pin id="331" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="332" dir="0" index="2" bw="1" slack="1"/>
<pin id="333" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nout/17 "/>
</bind>
</comp>

<comp id="336" class="1005" name="phi_mul37_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="14" slack="1"/>
<pin id="338" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul37 (phireg) "/>
</bind>
</comp>

<comp id="340" class="1004" name="phi_mul37_phi_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="14" slack="0"/>
<pin id="342" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="1" slack="1"/>
<pin id="344" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul37/17 "/>
</bind>
</comp>

<comp id="347" class="1005" name="ty_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="5" slack="1"/>
<pin id="349" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ty (phireg) "/>
</bind>
</comp>

<comp id="351" class="1004" name="ty_phi_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="5" slack="0"/>
<pin id="353" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="1" slack="1"/>
<pin id="355" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ty/18 "/>
</bind>
</comp>

<comp id="359" class="1005" name="tx_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="5" slack="1"/>
<pin id="361" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tx (phireg) "/>
</bind>
</comp>

<comp id="363" class="1004" name="tx_phi_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="5" slack="0"/>
<pin id="365" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="1" slack="1"/>
<pin id="367" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tx/19 "/>
</bind>
</comp>

<comp id="371" class="1005" name="ky_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="1"/>
<pin id="373" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ky (phireg) "/>
</bind>
</comp>

<comp id="375" class="1004" name="ky_phi_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="4" slack="0"/>
<pin id="377" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="1" slack="1"/>
<pin id="379" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ky/28 "/>
</bind>
</comp>

<comp id="382" class="1005" name="conv_i_i_lcssa_lcssa11_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="1"/>
<pin id="384" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_i_i_lcssa_lcssa11 (phireg) "/>
</bind>
</comp>

<comp id="385" class="1004" name="conv_i_i_lcssa_lcssa11_phi_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="16" slack="1"/>
<pin id="387" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="388" dir="0" index="2" bw="16" slack="1"/>
<pin id="389" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="390" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="conv_i_i_lcssa_lcssa11/28 "/>
</bind>
</comp>

<comp id="393" class="1005" name="kx_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="4" slack="1"/>
<pin id="395" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kx (phireg) "/>
</bind>
</comp>

<comp id="397" class="1004" name="kx_phi_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4" slack="0"/>
<pin id="399" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="400" dir="0" index="2" bw="1" slack="1"/>
<pin id="401" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="402" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kx/29 "/>
</bind>
</comp>

<comp id="404" class="1005" name="conv_i_i_lcssa10_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="16" slack="1"/>
<pin id="406" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_i_i_lcssa10 (phireg) "/>
</bind>
</comp>

<comp id="408" class="1004" name="conv_i_i_lcssa10_phi_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="16" slack="1"/>
<pin id="410" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="2" bw="16" slack="1"/>
<pin id="412" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="413" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="conv_i_i_lcssa10/29 "/>
</bind>
</comp>

<comp id="416" class="1005" name="nout_1_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="7" slack="1"/>
<pin id="418" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="nout_1 (phireg) "/>
</bind>
</comp>

<comp id="420" class="1004" name="nout_1_phi_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="7" slack="0"/>
<pin id="422" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="423" dir="0" index="2" bw="1" slack="1"/>
<pin id="424" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="425" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nout_1/43 "/>
</bind>
</comp>

<comp id="427" class="1005" name="empty_44_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="15" slack="1"/>
<pin id="429" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="empty_44 (phireg) "/>
</bind>
</comp>

<comp id="431" class="1004" name="empty_44_phi_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="15" slack="0"/>
<pin id="433" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="434" dir="0" index="2" bw="1" slack="1"/>
<pin id="435" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="436" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_44/45 "/>
</bind>
</comp>

<comp id="438" class="1004" name="trunc_ln_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="63" slack="0"/>
<pin id="440" dir="0" index="1" bw="64" slack="0"/>
<pin id="441" dir="0" index="2" bw="1" slack="0"/>
<pin id="442" dir="0" index="3" bw="7" slack="0"/>
<pin id="443" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="sext_ln115_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="63" slack="0"/>
<pin id="450" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="gmem_addr_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="16" slack="0"/>
<pin id="454" dir="0" index="1" bw="63" slack="0"/>
<pin id="455" dir="1" index="2" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="store_ln31_store_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="4" slack="0"/>
<pin id="461" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tj_1_load_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="4" slack="1"/>
<pin id="465" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tj_1/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="icmp_ln31_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="4" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="add_ln31_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="4" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="icmp_ln32_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="4" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="add_ln32_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="4" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="store_ln31_store_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="4" slack="1"/>
<pin id="492" dir="0" index="1" bw="4" slack="2"/>
<pin id="493" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="exitcond4_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="10" slack="0"/>
<pin id="496" dir="0" index="1" bw="10" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/4 "/>
</bind>
</comp>

<comp id="500" class="1004" name="empty_33_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="10" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_33/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="p_cast40_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="10" slack="0"/>
<pin id="508" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast40/4 "/>
</bind>
</comp>

<comp id="511" class="1004" name="add_ln94_1_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="10" slack="0"/>
<pin id="513" dir="0" index="1" bw="6" slack="0"/>
<pin id="514" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94_1/5 "/>
</bind>
</comp>

<comp id="517" class="1004" name="zext_ln94_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="5" slack="0"/>
<pin id="519" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94/5 "/>
</bind>
</comp>

<comp id="521" class="1004" name="icmp_ln94_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="5" slack="0"/>
<pin id="523" dir="0" index="1" bw="4" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/5 "/>
</bind>
</comp>

<comp id="527" class="1004" name="add_ln94_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="5" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94/5 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp2_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="8" slack="0"/>
<pin id="535" dir="0" index="1" bw="4" slack="3"/>
<pin id="536" dir="0" index="2" bw="4" slack="3"/>
<pin id="537" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp2_cast_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="0"/>
<pin id="541" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/5 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp3_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="5" slack="0"/>
<pin id="545" dir="0" index="1" bw="3" slack="0"/>
<pin id="546" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp3_cast_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="6" slack="0"/>
<pin id="551" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp3_cast/5 "/>
</bind>
</comp>

<comp id="553" class="1004" name="empty_34_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="6" slack="0"/>
<pin id="555" dir="0" index="1" bw="8" slack="0"/>
<pin id="556" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_34/5 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="10" slack="0"/>
<pin id="562" dir="0" index="2" bw="5" slack="0"/>
<pin id="563" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="567" class="1004" name="icmp_ln54_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="10" slack="0"/>
<pin id="569" dir="0" index="1" bw="9" slack="0"/>
<pin id="570" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/5 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_2_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="10" slack="0"/>
<pin id="576" dir="0" index="2" bw="5" slack="0"/>
<pin id="577" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="581" class="1004" name="select_ln53_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="0" index="2" bw="9" slack="0"/>
<pin id="585" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53/5 "/>
</bind>
</comp>

<comp id="589" class="1004" name="or_ln53_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln53/5 "/>
</bind>
</comp>

<comp id="595" class="1004" name="yClamped_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="9" slack="0"/>
<pin id="598" dir="0" index="2" bw="10" slack="0"/>
<pin id="599" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="yClamped/5 "/>
</bind>
</comp>

<comp id="603" class="1004" name="shl_ln_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="19" slack="0"/>
<pin id="605" dir="0" index="1" bw="10" slack="0"/>
<pin id="606" dir="0" index="2" bw="1" slack="0"/>
<pin id="607" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="611" class="1004" name="shl_ln102_1_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="11" slack="0"/>
<pin id="613" dir="0" index="1" bw="10" slack="0"/>
<pin id="614" dir="0" index="2" bw="1" slack="0"/>
<pin id="615" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln102_1/5 "/>
</bind>
</comp>

<comp id="619" class="1004" name="sext_ln102_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="11" slack="0"/>
<pin id="621" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln102/5 "/>
</bind>
</comp>

<comp id="623" class="1004" name="sub_ln102_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="19" slack="0"/>
<pin id="625" dir="0" index="1" bw="11" slack="0"/>
<pin id="626" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln102/5 "/>
</bind>
</comp>

<comp id="629" class="1004" name="sext_ln95_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="19" slack="0"/>
<pin id="631" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln95/5 "/>
</bind>
</comp>

<comp id="633" class="1004" name="zext_ln102_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="5" slack="0"/>
<pin id="635" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102/6 "/>
</bind>
</comp>

<comp id="637" class="1004" name="add_ln102_2_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="10" slack="1"/>
<pin id="639" dir="0" index="1" bw="5" slack="0"/>
<pin id="640" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102_2/6 "/>
</bind>
</comp>

<comp id="643" class="1004" name="zext_ln102_1_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="10" slack="0"/>
<pin id="645" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102_1/6 "/>
</bind>
</comp>

<comp id="648" class="1004" name="zext_ln95_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="5" slack="0"/>
<pin id="650" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95/6 "/>
</bind>
</comp>

<comp id="652" class="1004" name="icmp_ln95_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="5" slack="0"/>
<pin id="654" dir="0" index="1" bw="4" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln95/6 "/>
</bind>
</comp>

<comp id="658" class="1004" name="add_ln95_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="5" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95/6 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp6_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="8" slack="0"/>
<pin id="666" dir="0" index="1" bw="4" slack="3"/>
<pin id="667" dir="0" index="2" bw="4" slack="3"/>
<pin id="668" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp6/6 "/>
</bind>
</comp>

<comp id="672" class="1004" name="zext_ln98_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="0"/>
<pin id="674" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/6 "/>
</bind>
</comp>

<comp id="676" class="1004" name="add_ln98_1_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="5" slack="0"/>
<pin id="678" dir="0" index="1" bw="3" slack="0"/>
<pin id="679" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98_1/6 "/>
</bind>
</comp>

<comp id="682" class="1004" name="sext_ln98_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="6" slack="0"/>
<pin id="684" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98/6 "/>
</bind>
</comp>

<comp id="686" class="1004" name="add_ln98_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="6" slack="0"/>
<pin id="688" dir="0" index="1" bw="8" slack="0"/>
<pin id="689" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98/6 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_3_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="10" slack="0"/>
<pin id="695" dir="0" index="2" bw="5" slack="0"/>
<pin id="696" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="700" class="1004" name="icmp_ln54_1_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="10" slack="0"/>
<pin id="702" dir="0" index="1" bw="9" slack="0"/>
<pin id="703" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54_1/6 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_4_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="0" index="1" bw="10" slack="0"/>
<pin id="709" dir="0" index="2" bw="5" slack="0"/>
<pin id="710" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="714" class="1004" name="or_ln53_1_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="0" index="1" bw="1" slack="0"/>
<pin id="717" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln53_1/6 "/>
</bind>
</comp>

<comp id="720" class="1004" name="select_ln53_2_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="1" slack="0"/>
<pin id="723" dir="0" index="2" bw="9" slack="0"/>
<pin id="724" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53_2/6 "/>
</bind>
</comp>

<comp id="728" class="1004" name="select_ln53_3_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="0" index="1" bw="9" slack="0"/>
<pin id="731" dir="0" index="2" bw="10" slack="0"/>
<pin id="732" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53_3/6 "/>
</bind>
</comp>

<comp id="736" class="1004" name="shl_ln102_2_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="11" slack="0"/>
<pin id="738" dir="0" index="1" bw="10" slack="0"/>
<pin id="739" dir="0" index="2" bw="1" slack="0"/>
<pin id="740" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln102_2/6 "/>
</bind>
</comp>

<comp id="744" class="1004" name="sext_ln102_2_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="11" slack="0"/>
<pin id="746" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln102_2/6 "/>
</bind>
</comp>

<comp id="748" class="1004" name="add_ln102_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="11" slack="0"/>
<pin id="750" dir="0" index="1" bw="64" slack="5"/>
<pin id="751" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102/6 "/>
</bind>
</comp>

<comp id="753" class="1004" name="add_ln102_1_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="64" slack="0"/>
<pin id="755" dir="0" index="1" bw="19" slack="1"/>
<pin id="756" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102_1/6 "/>
</bind>
</comp>

<comp id="758" class="1004" name="trunc_ln3_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="63" slack="0"/>
<pin id="760" dir="0" index="1" bw="64" slack="0"/>
<pin id="761" dir="0" index="2" bw="1" slack="0"/>
<pin id="762" dir="0" index="3" bw="7" slack="0"/>
<pin id="763" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/6 "/>
</bind>
</comp>

<comp id="768" class="1004" name="sext_ln102_1_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="63" slack="0"/>
<pin id="770" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln102_1/6 "/>
</bind>
</comp>

<comp id="772" class="1004" name="gmem_addr_2_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="16" slack="0"/>
<pin id="774" dir="0" index="1" bw="63" slack="0"/>
<pin id="775" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/6 "/>
</bind>
</comp>

<comp id="778" class="1004" name="add_ln45_1_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="14" slack="0"/>
<pin id="780" dir="0" index="1" bw="9" slack="0"/>
<pin id="781" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_1/17 "/>
</bind>
</comp>

<comp id="784" class="1004" name="nout_cast_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="7" slack="0"/>
<pin id="786" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="nout_cast/17 "/>
</bind>
</comp>

<comp id="788" class="1004" name="tmp_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="11" slack="0"/>
<pin id="790" dir="0" index="1" bw="7" slack="0"/>
<pin id="791" dir="0" index="2" bw="1" slack="0"/>
<pin id="792" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/17 "/>
</bind>
</comp>

<comp id="796" class="1004" name="tmp_cast_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="11" slack="0"/>
<pin id="798" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/17 "/>
</bind>
</comp>

<comp id="800" class="1004" name="empty_35_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="11" slack="0"/>
<pin id="802" dir="0" index="1" bw="7" slack="0"/>
<pin id="803" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_35/17 "/>
</bind>
</comp>

<comp id="806" class="1004" name="icmp_ln45_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="7" slack="0"/>
<pin id="808" dir="0" index="1" bw="7" slack="0"/>
<pin id="809" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/17 "/>
</bind>
</comp>

<comp id="812" class="1004" name="add_ln45_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="7" slack="0"/>
<pin id="814" dir="0" index="1" bw="1" slack="0"/>
<pin id="815" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/17 "/>
</bind>
</comp>

<comp id="818" class="1004" name="zext_ln48_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="14" slack="0"/>
<pin id="820" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/17 "/>
</bind>
</comp>

<comp id="822" class="1004" name="add_ln48_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="14" slack="0"/>
<pin id="824" dir="0" index="1" bw="64" slack="5"/>
<pin id="825" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/17 "/>
</bind>
</comp>

<comp id="827" class="1004" name="trunc_ln2_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="63" slack="0"/>
<pin id="829" dir="0" index="1" bw="64" slack="0"/>
<pin id="830" dir="0" index="2" bw="1" slack="0"/>
<pin id="831" dir="0" index="3" bw="7" slack="0"/>
<pin id="832" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/17 "/>
</bind>
</comp>

<comp id="837" class="1004" name="sext_ln52_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="63" slack="0"/>
<pin id="839" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln52/17 "/>
</bind>
</comp>

<comp id="841" class="1004" name="gmem_addr_1_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="16" slack="0"/>
<pin id="843" dir="0" index="1" bw="63" slack="0"/>
<pin id="844" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/17 "/>
</bind>
</comp>

<comp id="847" class="1004" name="ty_cast_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="5" slack="0"/>
<pin id="849" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ty_cast/18 "/>
</bind>
</comp>

<comp id="851" class="1004" name="empty_36_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="12" slack="1"/>
<pin id="853" dir="0" index="1" bw="5" slack="0"/>
<pin id="854" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_36/18 "/>
</bind>
</comp>

<comp id="856" class="1004" name="p_cast_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="12" slack="0"/>
<pin id="858" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/18 "/>
</bind>
</comp>

<comp id="860" class="1004" name="empty_37_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="12" slack="0"/>
<pin id="862" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_37/18 "/>
</bind>
</comp>

<comp id="864" class="1004" name="p_shl1_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="15" slack="0"/>
<pin id="866" dir="0" index="1" bw="11" slack="0"/>
<pin id="867" dir="0" index="2" bw="1" slack="0"/>
<pin id="868" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/18 "/>
</bind>
</comp>

<comp id="872" class="1004" name="empty_38_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="15" slack="0"/>
<pin id="874" dir="0" index="1" bw="12" slack="0"/>
<pin id="875" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_38/18 "/>
</bind>
</comp>

<comp id="878" class="1004" name="icmp_ln48_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="5" slack="0"/>
<pin id="880" dir="0" index="1" bw="5" slack="0"/>
<pin id="881" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/18 "/>
</bind>
</comp>

<comp id="884" class="1004" name="add_ln48_1_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="5" slack="0"/>
<pin id="886" dir="0" index="1" bw="1" slack="0"/>
<pin id="887" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_1/18 "/>
</bind>
</comp>

<comp id="890" class="1004" name="tx_cast_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="5" slack="0"/>
<pin id="892" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tx_cast/19 "/>
</bind>
</comp>

<comp id="894" class="1004" name="empty_39_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="15" slack="1"/>
<pin id="896" dir="0" index="1" bw="5" slack="0"/>
<pin id="897" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_39/19 "/>
</bind>
</comp>

<comp id="899" class="1004" name="p_cast45_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="15" slack="0"/>
<pin id="901" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast45/19 "/>
</bind>
</comp>

<comp id="904" class="1004" name="icmp_ln49_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="5" slack="0"/>
<pin id="906" dir="0" index="1" bw="5" slack="0"/>
<pin id="907" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/19 "/>
</bind>
</comp>

<comp id="910" class="1004" name="add_ln49_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="5" slack="0"/>
<pin id="912" dir="0" index="1" bw="1" slack="0"/>
<pin id="913" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/19 "/>
</bind>
</comp>

<comp id="916" class="1004" name="zext_ln52_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="4" slack="0"/>
<pin id="918" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/28 "/>
</bind>
</comp>

<comp id="920" class="1004" name="icmp_ln52_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="4" slack="0"/>
<pin id="922" dir="0" index="1" bw="4" slack="0"/>
<pin id="923" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/28 "/>
</bind>
</comp>

<comp id="926" class="1004" name="add_ln52_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="4" slack="0"/>
<pin id="928" dir="0" index="1" bw="1" slack="0"/>
<pin id="929" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/28 "/>
</bind>
</comp>

<comp id="932" class="1004" name="empty_41_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="4" slack="0"/>
<pin id="934" dir="0" index="1" bw="5" slack="10"/>
<pin id="935" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_41/28 "/>
</bind>
</comp>

<comp id="938" class="1004" name="zext_ln62_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="5" slack="0"/>
<pin id="940" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/28 "/>
</bind>
</comp>

<comp id="942" class="1004" name="mul_ln62_1_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="5" slack="0"/>
<pin id="944" dir="0" index="1" bw="6" slack="0"/>
<pin id="945" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln62_1/28 "/>
</bind>
</comp>

<comp id="948" class="1004" name="zext_ln53_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="4" slack="0"/>
<pin id="950" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/29 "/>
</bind>
</comp>

<comp id="952" class="1004" name="icmp_ln53_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="4" slack="0"/>
<pin id="954" dir="0" index="1" bw="4" slack="0"/>
<pin id="955" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/29 "/>
</bind>
</comp>

<comp id="958" class="1004" name="add_ln53_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="4" slack="0"/>
<pin id="960" dir="0" index="1" bw="1" slack="0"/>
<pin id="961" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/29 "/>
</bind>
</comp>

<comp id="964" class="1004" name="add_ln57_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="4" slack="0"/>
<pin id="966" dir="0" index="1" bw="5" slack="10"/>
<pin id="967" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/29 "/>
</bind>
</comp>

<comp id="970" class="1004" name="zext_ln62_1_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="5" slack="0"/>
<pin id="972" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_1/29 "/>
</bind>
</comp>

<comp id="974" class="1004" name="add_ln62_1_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="10" slack="1"/>
<pin id="976" dir="0" index="1" bw="5" slack="0"/>
<pin id="977" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_1/29 "/>
</bind>
</comp>

<comp id="979" class="1004" name="zext_ln62_2_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="10" slack="1"/>
<pin id="981" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_2/30 "/>
</bind>
</comp>

<comp id="983" class="1004" name="sext_ln62_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="16" slack="1"/>
<pin id="985" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62/31 "/>
</bind>
</comp>

<comp id="986" class="1004" name="sext_ln62_1_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="16" slack="0"/>
<pin id="988" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_1/31 "/>
</bind>
</comp>

<comp id="990" class="1004" name="shl_ln1_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="23" slack="0"/>
<pin id="992" dir="0" index="1" bw="16" slack="4"/>
<pin id="993" dir="0" index="2" bw="1" slack="0"/>
<pin id="994" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/33 "/>
</bind>
</comp>

<comp id="998" class="1004" name="trunc_ln4_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="16" slack="0"/>
<pin id="1000" dir="0" index="1" bw="23" slack="0"/>
<pin id="1001" dir="0" index="2" bw="4" slack="0"/>
<pin id="1002" dir="0" index="3" bw="6" slack="0"/>
<pin id="1003" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/34 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="icmp_ln115_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="7" slack="0"/>
<pin id="1009" dir="0" index="1" bw="7" slack="0"/>
<pin id="1010" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115/43 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="add_ln115_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="7" slack="0"/>
<pin id="1015" dir="0" index="1" bw="1" slack="0"/>
<pin id="1016" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/43 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="exitcond5515_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="15" slack="0"/>
<pin id="1021" dir="0" index="1" bw="15" slack="0"/>
<pin id="1022" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5515/45 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="empty_45_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="15" slack="0"/>
<pin id="1027" dir="0" index="1" bw="1" slack="0"/>
<pin id="1028" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_45/45 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="p_cast46_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="15" slack="0"/>
<pin id="1033" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast46/45 "/>
</bind>
</comp>

<comp id="1036" class="1007" name="grp_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="16" slack="0"/>
<pin id="1038" dir="0" index="1" bw="16" slack="0"/>
<pin id="1039" dir="0" index="2" bw="23" slack="0"/>
<pin id="1040" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln62/31 add_ln62/33 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="tj_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="4" slack="0"/>
<pin id="1047" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tj "/>
</bind>
</comp>

<comp id="1052" class="1005" name="conv1_weights_read_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="64" slack="5"/>
<pin id="1054" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="conv1_weights_read "/>
</bind>
</comp>

<comp id="1057" class="1005" name="input_ftmap_read_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="64" slack="5"/>
<pin id="1059" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="1062" class="1005" name="gmem_addr_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="16" slack="6"/>
<pin id="1064" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="1068" class="1005" name="tj_1_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="4" slack="3"/>
<pin id="1070" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="tj_1 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="add_ln31_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="4" slack="1"/>
<pin id="1079" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="add_ln32_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="4" slack="0"/>
<pin id="1087" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln32 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="empty_33_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="10" slack="0"/>
<pin id="1095" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="empty_33 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="add_ln94_1_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="10" slack="0"/>
<pin id="1100" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln94_1 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="add_ln94_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="5" slack="0"/>
<pin id="1108" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln94 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="sext_ln95_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="64" slack="1"/>
<pin id="1113" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln95 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="input_fm_buffer_0_addr_1_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="10" slack="10"/>
<pin id="1118" dir="1" index="1" bw="10" slack="10"/>
</pin_list>
<bind>
<opset="input_fm_buffer_0_addr_1 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="add_ln95_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="5" slack="0"/>
<pin id="1126" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln95 "/>
</bind>
</comp>

<comp id="1129" class="1005" name="gmem_addr_2_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="16" slack="1"/>
<pin id="1131" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="gmem_addr_2_read_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="16" slack="1"/>
<pin id="1137" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read "/>
</bind>
</comp>

<comp id="1140" class="1005" name="add_ln45_1_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="14" slack="0"/>
<pin id="1142" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln45_1 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="empty_35_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="12" slack="1"/>
<pin id="1147" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="empty_35 "/>
</bind>
</comp>

<comp id="1153" class="1005" name="add_ln45_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="7" slack="0"/>
<pin id="1155" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln45 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="gmem_addr_1_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="16" slack="3"/>
<pin id="1160" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="empty_38_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="15" slack="1"/>
<pin id="1166" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="empty_38 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="add_ln48_1_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="5" slack="0"/>
<pin id="1174" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln48_1 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="output_fm_buffer_addr_1_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="15" slack="7"/>
<pin id="1179" dir="1" index="1" bw="15" slack="7"/>
</pin_list>
<bind>
<opset="output_fm_buffer_addr_1 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="add_ln49_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="5" slack="0"/>
<pin id="1187" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln49 "/>
</bind>
</comp>

<comp id="1190" class="1005" name="output_fm_buffer_load_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="16" slack="1"/>
<pin id="1192" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_load "/>
</bind>
</comp>

<comp id="1198" class="1005" name="add_ln52_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="4" slack="0"/>
<pin id="1200" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln52 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="mul_ln62_1_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="10" slack="1"/>
<pin id="1205" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln62_1 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="add_ln53_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="4" slack="0"/>
<pin id="1213" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln53 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="add_ln62_1_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="10" slack="1"/>
<pin id="1218" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln62_1 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="input_fm_buffer_0_addr_2_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="10" slack="1"/>
<pin id="1223" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_fm_buffer_0_addr_2 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="gmem_addr_1_read_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="16" slack="1"/>
<pin id="1228" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="1231" class="1005" name="sext_ln62_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="23" slack="1"/>
<pin id="1233" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln62 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="sext_ln62_1_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="23" slack="1"/>
<pin id="1238" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln62_1 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="shl_ln1_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="23" slack="1"/>
<pin id="1243" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="trunc_ln4_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="16" slack="1"/>
<pin id="1248" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="add_ln115_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="7" slack="0"/>
<pin id="1256" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln115 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="empty_45_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="15" slack="0"/>
<pin id="1264" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="empty_45 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="163"><net_src comp="12" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="30" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="30" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="30" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="2" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="94" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="12" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="193"><net_src comp="96" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="124" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="126" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="205"><net_src comp="136" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="124" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="148" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="217"><net_src comp="136" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="8" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="60" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="62" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="231"><net_src comp="218" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="237"><net_src comp="8" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="60" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="10" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="60" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="256"><net_src comp="8" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="60" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="251" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="264"><net_src comp="10" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="60" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="62" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="267"><net_src comp="259" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="271"><net_src comp="36" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="272" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="283"><net_src comp="52" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="64" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="291" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="305"><net_src comp="52" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="302" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="313"><net_src comp="306" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="317"><net_src comp="64" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="314" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="328"><net_src comp="100" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="335"><net_src comp="325" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="339"><net_src comp="102" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="346"><net_src comp="336" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="350"><net_src comp="64" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="357"><net_src comp="347" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="358"><net_src comp="351" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="362"><net_src comp="64" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="369"><net_src comp="359" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="370"><net_src comp="363" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="374"><net_src comp="36" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="371" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="391"><net_src comp="385" pin="4"/><net_sink comp="246" pin=1"/></net>

<net id="392"><net_src comp="385" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="396"><net_src comp="36" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="403"><net_src comp="393" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="407"><net_src comp="404" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="414"><net_src comp="382" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="415"><net_src comp="408" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="419"><net_src comp="100" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="426"><net_src comp="416" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="430"><net_src comp="152" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="437"><net_src comp="427" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="444"><net_src comp="32" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="164" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="446"><net_src comp="12" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="447"><net_src comp="34" pin="0"/><net_sink comp="438" pin=3"/></net>

<net id="451"><net_src comp="438" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="0" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="448" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="36" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="470"><net_src comp="463" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="38" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="463" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="40" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="272" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="38" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="272" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="40" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="498"><net_src comp="284" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="54" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="284" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="56" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="509"><net_src comp="284" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="515"><net_src comp="306" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="66" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="520"><net_src comp="295" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="525"><net_src comp="295" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="68" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="295" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="70" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="538"><net_src comp="76" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="542"><net_src comp="533" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="517" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="78" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="552"><net_src comp="543" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="557"><net_src comp="549" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="539" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="564"><net_src comp="80" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="553" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="82" pin="0"/><net_sink comp="559" pin=2"/></net>

<net id="571"><net_src comp="553" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="84" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="578"><net_src comp="80" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="553" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="580"><net_src comp="82" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="586"><net_src comp="573" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="52" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="84" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="593"><net_src comp="559" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="567" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="600"><net_src comp="589" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="601"><net_src comp="581" pin="3"/><net_sink comp="595" pin=1"/></net>

<net id="602"><net_src comp="553" pin="2"/><net_sink comp="595" pin=2"/></net>

<net id="608"><net_src comp="86" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="595" pin="3"/><net_sink comp="603" pin=1"/></net>

<net id="610"><net_src comp="88" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="616"><net_src comp="90" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="595" pin="3"/><net_sink comp="611" pin=1"/></net>

<net id="618"><net_src comp="92" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="622"><net_src comp="611" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="627"><net_src comp="603" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="619" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="632"><net_src comp="623" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="636"><net_src comp="318" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="641"><net_src comp="302" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="633" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="646"><net_src comp="637" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="651"><net_src comp="318" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="656"><net_src comp="318" pin="4"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="68" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="318" pin="4"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="70" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="669"><net_src comp="76" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="268" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="671"><net_src comp="268" pin="1"/><net_sink comp="664" pin=2"/></net>

<net id="675"><net_src comp="664" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="680"><net_src comp="648" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="78" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="685"><net_src comp="676" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="690"><net_src comp="682" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="672" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="697"><net_src comp="80" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="686" pin="2"/><net_sink comp="692" pin=1"/></net>

<net id="699"><net_src comp="82" pin="0"/><net_sink comp="692" pin=2"/></net>

<net id="704"><net_src comp="686" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="84" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="711"><net_src comp="80" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="712"><net_src comp="686" pin="2"/><net_sink comp="706" pin=1"/></net>

<net id="713"><net_src comp="82" pin="0"/><net_sink comp="706" pin=2"/></net>

<net id="718"><net_src comp="692" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="700" pin="2"/><net_sink comp="714" pin=1"/></net>

<net id="725"><net_src comp="706" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="52" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="727"><net_src comp="84" pin="0"/><net_sink comp="720" pin=2"/></net>

<net id="733"><net_src comp="714" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="734"><net_src comp="720" pin="3"/><net_sink comp="728" pin=1"/></net>

<net id="735"><net_src comp="686" pin="2"/><net_sink comp="728" pin=2"/></net>

<net id="741"><net_src comp="90" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="742"><net_src comp="728" pin="3"/><net_sink comp="736" pin=1"/></net>

<net id="743"><net_src comp="92" pin="0"/><net_sink comp="736" pin=2"/></net>

<net id="747"><net_src comp="736" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="752"><net_src comp="744" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="757"><net_src comp="748" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="764"><net_src comp="32" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="753" pin="2"/><net_sink comp="758" pin=1"/></net>

<net id="766"><net_src comp="12" pin="0"/><net_sink comp="758" pin=2"/></net>

<net id="767"><net_src comp="34" pin="0"/><net_sink comp="758" pin=3"/></net>

<net id="771"><net_src comp="758" pin="4"/><net_sink comp="768" pin=0"/></net>

<net id="776"><net_src comp="0" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="768" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="782"><net_src comp="340" pin="4"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="104" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="787"><net_src comp="329" pin="4"/><net_sink comp="784" pin=0"/></net>

<net id="793"><net_src comp="106" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="794"><net_src comp="329" pin="4"/><net_sink comp="788" pin=1"/></net>

<net id="795"><net_src comp="36" pin="0"/><net_sink comp="788" pin=2"/></net>

<net id="799"><net_src comp="788" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="804"><net_src comp="796" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="784" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="810"><net_src comp="329" pin="4"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="108" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="816"><net_src comp="329" pin="4"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="110" pin="0"/><net_sink comp="812" pin=1"/></net>

<net id="821"><net_src comp="340" pin="4"/><net_sink comp="818" pin=0"/></net>

<net id="826"><net_src comp="818" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="833"><net_src comp="32" pin="0"/><net_sink comp="827" pin=0"/></net>

<net id="834"><net_src comp="822" pin="2"/><net_sink comp="827" pin=1"/></net>

<net id="835"><net_src comp="12" pin="0"/><net_sink comp="827" pin=2"/></net>

<net id="836"><net_src comp="34" pin="0"/><net_sink comp="827" pin=3"/></net>

<net id="840"><net_src comp="827" pin="4"/><net_sink comp="837" pin=0"/></net>

<net id="845"><net_src comp="0" pin="0"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="837" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="850"><net_src comp="351" pin="4"/><net_sink comp="847" pin=0"/></net>

<net id="855"><net_src comp="847" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="859"><net_src comp="851" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="863"><net_src comp="851" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="869"><net_src comp="116" pin="0"/><net_sink comp="864" pin=0"/></net>

<net id="870"><net_src comp="860" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="871"><net_src comp="36" pin="0"/><net_sink comp="864" pin=2"/></net>

<net id="876"><net_src comp="864" pin="3"/><net_sink comp="872" pin=0"/></net>

<net id="877"><net_src comp="856" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="882"><net_src comp="351" pin="4"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="118" pin="0"/><net_sink comp="878" pin=1"/></net>

<net id="888"><net_src comp="351" pin="4"/><net_sink comp="884" pin=0"/></net>

<net id="889"><net_src comp="70" pin="0"/><net_sink comp="884" pin=1"/></net>

<net id="893"><net_src comp="363" pin="4"/><net_sink comp="890" pin=0"/></net>

<net id="898"><net_src comp="890" pin="1"/><net_sink comp="894" pin=1"/></net>

<net id="902"><net_src comp="894" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="908"><net_src comp="363" pin="4"/><net_sink comp="904" pin=0"/></net>

<net id="909"><net_src comp="118" pin="0"/><net_sink comp="904" pin=1"/></net>

<net id="914"><net_src comp="363" pin="4"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="70" pin="0"/><net_sink comp="910" pin=1"/></net>

<net id="919"><net_src comp="375" pin="4"/><net_sink comp="916" pin=0"/></net>

<net id="924"><net_src comp="375" pin="4"/><net_sink comp="920" pin=0"/></net>

<net id="925"><net_src comp="130" pin="0"/><net_sink comp="920" pin=1"/></net>

<net id="930"><net_src comp="375" pin="4"/><net_sink comp="926" pin=0"/></net>

<net id="931"><net_src comp="40" pin="0"/><net_sink comp="926" pin=1"/></net>

<net id="936"><net_src comp="916" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="347" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="941"><net_src comp="932" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="946"><net_src comp="938" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="947"><net_src comp="66" pin="0"/><net_sink comp="942" pin=1"/></net>

<net id="951"><net_src comp="397" pin="4"/><net_sink comp="948" pin=0"/></net>

<net id="956"><net_src comp="397" pin="4"/><net_sink comp="952" pin=0"/></net>

<net id="957"><net_src comp="130" pin="0"/><net_sink comp="952" pin=1"/></net>

<net id="962"><net_src comp="397" pin="4"/><net_sink comp="958" pin=0"/></net>

<net id="963"><net_src comp="40" pin="0"/><net_sink comp="958" pin=1"/></net>

<net id="968"><net_src comp="948" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="969"><net_src comp="359" pin="1"/><net_sink comp="964" pin=1"/></net>

<net id="973"><net_src comp="964" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="978"><net_src comp="970" pin="1"/><net_sink comp="974" pin=1"/></net>

<net id="982"><net_src comp="979" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="989"><net_src comp="225" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="995"><net_src comp="138" pin="0"/><net_sink comp="990" pin=0"/></net>

<net id="996"><net_src comp="404" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="997"><net_src comp="100" pin="0"/><net_sink comp="990" pin=2"/></net>

<net id="1004"><net_src comp="142" pin="0"/><net_sink comp="998" pin=0"/></net>

<net id="1005"><net_src comp="144" pin="0"/><net_sink comp="998" pin=2"/></net>

<net id="1006"><net_src comp="146" pin="0"/><net_sink comp="998" pin=3"/></net>

<net id="1011"><net_src comp="420" pin="4"/><net_sink comp="1007" pin=0"/></net>

<net id="1012"><net_src comp="108" pin="0"/><net_sink comp="1007" pin=1"/></net>

<net id="1017"><net_src comp="420" pin="4"/><net_sink comp="1013" pin=0"/></net>

<net id="1018"><net_src comp="110" pin="0"/><net_sink comp="1013" pin=1"/></net>

<net id="1023"><net_src comp="431" pin="4"/><net_sink comp="1019" pin=0"/></net>

<net id="1024"><net_src comp="154" pin="0"/><net_sink comp="1019" pin=1"/></net>

<net id="1029"><net_src comp="431" pin="4"/><net_sink comp="1025" pin=0"/></net>

<net id="1030"><net_src comp="156" pin="0"/><net_sink comp="1025" pin=1"/></net>

<net id="1034"><net_src comp="431" pin="4"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="1041"><net_src comp="986" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1042"><net_src comp="983" pin="1"/><net_sink comp="1036" pin=1"/></net>

<net id="1043"><net_src comp="990" pin="3"/><net_sink comp="1036" pin=2"/></net>

<net id="1044"><net_src comp="1036" pin="3"/><net_sink comp="998" pin=1"/></net>

<net id="1048"><net_src comp="160" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="1050"><net_src comp="1045" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="1051"><net_src comp="1045" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="1055"><net_src comp="170" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="1060"><net_src comp="176" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="1065"><net_src comp="452" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="1067"><net_src comp="1062" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="1071"><net_src comp="463" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="1073"><net_src comp="1068" pin="1"/><net_sink comp="533" pin=2"/></net>

<net id="1080"><net_src comp="472" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="1088"><net_src comp="484" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="1096"><net_src comp="500" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="1101"><net_src comp="511" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="1109"><net_src comp="527" pin="2"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="1114"><net_src comp="629" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="1119"><net_src comp="232" pin="3"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="1127"><net_src comp="658" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="1132"><net_src comp="772" pin="2"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="1134"><net_src comp="1129" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="1138"><net_src comp="189" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="1143"><net_src comp="778" pin="2"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="1148"><net_src comp="800" pin="2"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="1156"><net_src comp="812" pin="2"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="1161"><net_src comp="841" pin="2"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="1163"><net_src comp="1158" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="1167"><net_src comp="872" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1175"><net_src comp="884" pin="2"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="1180"><net_src comp="239" pin="3"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="1188"><net_src comp="910" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="1193"><net_src comp="246" pin="3"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="1201"><net_src comp="926" pin="2"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="1206"><net_src comp="942" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="1214"><net_src comp="958" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="1219"><net_src comp="974" pin="2"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="1224"><net_src comp="251" pin="3"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="1229"><net_src comp="201" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="1234"><net_src comp="983" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="1036" pin=1"/></net>

<net id="1239"><net_src comp="986" pin="1"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1244"><net_src comp="990" pin="3"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1249"><net_src comp="998" pin="4"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="1257"><net_src comp="1013" pin="2"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="1265"><net_src comp="1025" pin="2"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="431" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_fm_buffer_0 | {4 16 }
	Port: output_fm_buffer | {28 45 }
 - Input state : 
	Port: conv1 : gmem | {7 8 9 10 11 12 13 14 15 20 21 22 23 24 25 26 27 30 35 36 37 38 39 40 41 42 44 }
	Port: conv1 : input_ftmap | {1 }
	Port: conv1 : conv1_weights | {1 }
	Port: conv1 : conv1_biases | {1 }
	Port: conv1 : input_fm_buffer_0 | {30 31 }
	Port: conv1 : output_fm_buffer | {26 27 }
  - Chain level:
	State 1
		sext_ln115 : 1
		gmem_addr : 2
		store_ln31 : 1
	State 2
		icmp_ln31 : 1
		add_ln31 : 1
		br_ln31 : 2
	State 3
		icmp_ln32 : 1
		add_ln32 : 1
		br_ln32 : 2
	State 4
		exitcond4 : 1
		empty_33 : 1
		br_ln0 : 2
		p_cast40 : 1
		input_fm_buffer_0_addr : 2
		store_ln0 : 3
	State 5
		add_ln94_1 : 1
		zext_ln94 : 1
		icmp_ln94 : 1
		add_ln94 : 1
		br_ln94 : 2
		tmp2_cast : 1
		tmp3 : 2
		tmp3_cast : 3
		empty_34 : 4
		tmp_1 : 5
		icmp_ln54 : 5
		tmp_2 : 5
		select_ln53 : 6
		or_ln53 : 6
		yClamped : 7
		shl_ln : 8
		shl_ln102_1 : 8
		sext_ln102 : 9
		sub_ln102 : 10
		sext_ln95 : 11
	State 6
		zext_ln102 : 1
		add_ln102_2 : 2
		zext_ln102_1 : 3
		input_fm_buffer_0_addr_1 : 4
		zext_ln95 : 1
		icmp_ln95 : 1
		add_ln95 : 1
		br_ln95 : 2
		zext_ln98 : 1
		add_ln98_1 : 2
		sext_ln98 : 3
		add_ln98 : 4
		tmp_3 : 5
		icmp_ln54_1 : 5
		tmp_4 : 5
		or_ln53_1 : 6
		select_ln53_2 : 6
		select_ln53_3 : 7
		shl_ln102_2 : 8
		sext_ln102_2 : 9
		add_ln102 : 10
		add_ln102_1 : 11
		trunc_ln3 : 12
		sext_ln102_1 : 13
		gmem_addr_2 : 14
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		add_ln45_1 : 1
		nout_cast : 1
		tmp : 1
		tmp_cast : 2
		empty_35 : 3
		icmp_ln45 : 1
		add_ln45 : 1
		br_ln45 : 2
		zext_ln48 : 1
		add_ln48 : 2
		trunc_ln2 : 3
		sext_ln52 : 4
		gmem_addr_1 : 5
	State 18
		ty_cast : 1
		empty_36 : 2
		p_cast : 3
		empty_37 : 3
		p_shl1 : 4
		empty_38 : 5
		icmp_ln48 : 1
		add_ln48_1 : 1
		br_ln48 : 2
	State 19
		tx_cast : 1
		empty_39 : 2
		p_cast45 : 3
		output_fm_buffer_addr_1 : 4
		icmp_ln49 : 1
		add_ln49 : 1
		br_ln49 : 2
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
		zext_ln52 : 1
		icmp_ln52 : 1
		add_ln52 : 1
		br_ln52 : 2
		empty_41 : 2
		zext_ln62 : 3
		mul_ln62_1 : 4
		store_ln62 : 1
	State 29
		zext_ln53 : 1
		icmp_ln53 : 1
		add_ln53 : 1
		br_ln53 : 2
		add_ln57 : 2
		zext_ln62_1 : 3
		add_ln62_1 : 4
	State 30
		input_fm_buffer_0_addr_2 : 1
		input_fm_buffer_0_load : 2
	State 31
		sext_ln62_1 : 1
		mul_ln62 : 2
	State 32
	State 33
		add_ln62 : 1
	State 34
		trunc_ln4 : 1
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
		icmp_ln115 : 1
		add_ln115 : 1
		br_ln115 : 2
	State 44
	State 45
		exitcond5515 : 1
		empty_45 : 1
		br_ln0 : 2
		p_cast46 : 1
		output_fm_buffer_addr : 2
		store_ln0 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |         add_ln31_fu_472        |    0    |    0    |    12   |
|          |         add_ln32_fu_484        |    0    |    0    |    12   |
|          |         empty_33_fu_500        |    0    |    0    |    17   |
|          |        add_ln94_1_fu_511       |    0    |    0    |    17   |
|          |         add_ln94_fu_527        |    0    |    0    |    12   |
|          |           tmp3_fu_543          |    0    |    0    |    12   |
|          |         empty_34_fu_553        |    0    |    0    |    15   |
|          |       add_ln102_2_fu_637       |    0    |    0    |    17   |
|          |         add_ln95_fu_658        |    0    |    0    |    12   |
|          |        add_ln98_1_fu_676       |    0    |    0    |    12   |
|          |         add_ln98_fu_686        |    0    |    0    |    15   |
|          |        add_ln102_fu_748        |    0    |    0    |    64   |
|          |       add_ln102_1_fu_753       |    0    |    0    |    64   |
|          |        add_ln45_1_fu_778       |    0    |    0    |    21   |
|    add   |         empty_35_fu_800        |    0    |    0    |    18   |
|          |         add_ln45_fu_812        |    0    |    0    |    14   |
|          |         add_ln48_fu_822        |    0    |    0    |    71   |
|          |         empty_36_fu_851        |    0    |    0    |    19   |
|          |         empty_38_fu_872        |    0    |    0    |    22   |
|          |        add_ln48_1_fu_884       |    0    |    0    |    12   |
|          |         empty_39_fu_894        |    0    |    0    |    22   |
|          |         add_ln49_fu_910        |    0    |    0    |    12   |
|          |         add_ln52_fu_926        |    0    |    0    |    12   |
|          |         empty_41_fu_932        |    0    |    0    |    12   |
|          |         add_ln53_fu_958        |    0    |    0    |    12   |
|          |         add_ln57_fu_964        |    0    |    0    |    12   |
|          |        add_ln62_1_fu_974       |    0    |    0    |    17   |
|          |        add_ln115_fu_1013       |    0    |    0    |    14   |
|          |        empty_45_fu_1025        |    0    |    0    |    22   |
|----------|--------------------------------|---------|---------|---------|
|          |        icmp_ln31_fu_466        |    0    |    0    |    12   |
|          |        icmp_ln32_fu_478        |    0    |    0    |    12   |
|          |        exitcond4_fu_494        |    0    |    0    |    17   |
|          |        icmp_ln94_fu_521        |    0    |    0    |    12   |
|          |        icmp_ln54_fu_567        |    0    |    0    |    17   |
|          |        icmp_ln95_fu_652        |    0    |    0    |    12   |
|   icmp   |       icmp_ln54_1_fu_700       |    0    |    0    |    17   |
|          |        icmp_ln45_fu_806        |    0    |    0    |    14   |
|          |        icmp_ln48_fu_878        |    0    |    0    |    12   |
|          |        icmp_ln49_fu_904        |    0    |    0    |    12   |
|          |        icmp_ln52_fu_920        |    0    |    0    |    12   |
|          |        icmp_ln53_fu_952        |    0    |    0    |    12   |
|          |       icmp_ln115_fu_1007       |    0    |    0    |    14   |
|          |      exitcond5515_fu_1019      |    0    |    0    |    22   |
|----------|--------------------------------|---------|---------|---------|
|          |       select_ln53_fu_581       |    0    |    0    |    9    |
|  select  |         yClamped_fu_595        |    0    |    0    |    10   |
|          |      select_ln53_2_fu_720      |    0    |    0    |    9    |
|          |      select_ln53_3_fu_728      |    0    |    0    |    10   |
|----------|--------------------------------|---------|---------|---------|
|    sub   |        sub_ln102_fu_623        |    0    |    0    |    26   |
|----------|--------------------------------|---------|---------|---------|
|    mul   |        mul_ln62_1_fu_942       |    0    |    0    |    23   |
|----------|--------------------------------|---------|---------|---------|
|    or    |         or_ln53_fu_589         |    0    |    0    |    2    |
|          |        or_ln53_1_fu_714        |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|  muladd  |           grp_fu_1036          |    1    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |  conv1_biases_read_read_fu_164 |    0    |    0    |    0    |
|          | conv1_weights_read_read_fu_170 |    0    |    0    |    0    |
|   read   |  input_ftmap_read_read_fu_176  |    0    |    0    |    0    |
|          |  gmem_addr_2_read_read_fu_189  |    0    |    0    |    0    |
|          |  gmem_addr_1_read_read_fu_201  |    0    |    0    |    0    |
|          |      empty_43_read_fu_213      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       grp_readreq_fu_182       |    0    |    0    |    0    |
|  readreq |       grp_readreq_fu_194       |    0    |    0    |    0    |
|          |       grp_readreq_fu_206       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |         trunc_ln_fu_438        |    0    |    0    |    0    |
|partselect|        trunc_ln3_fu_758        |    0    |    0    |    0    |
|          |        trunc_ln2_fu_827        |    0    |    0    |    0    |
|          |        trunc_ln4_fu_998        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        sext_ln115_fu_448       |    0    |    0    |    0    |
|          |        tmp3_cast_fu_549        |    0    |    0    |    0    |
|          |        sext_ln102_fu_619       |    0    |    0    |    0    |
|          |        sext_ln95_fu_629        |    0    |    0    |    0    |
|   sext   |        sext_ln98_fu_682        |    0    |    0    |    0    |
|          |       sext_ln102_2_fu_744      |    0    |    0    |    0    |
|          |       sext_ln102_1_fu_768      |    0    |    0    |    0    |
|          |        sext_ln52_fu_837        |    0    |    0    |    0    |
|          |        sext_ln62_fu_983        |    0    |    0    |    0    |
|          |       sext_ln62_1_fu_986       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |         p_cast40_fu_506        |    0    |    0    |    0    |
|          |        zext_ln94_fu_517        |    0    |    0    |    0    |
|          |        tmp2_cast_fu_539        |    0    |    0    |    0    |
|          |        zext_ln102_fu_633       |    0    |    0    |    0    |
|          |       zext_ln102_1_fu_643      |    0    |    0    |    0    |
|          |        zext_ln95_fu_648        |    0    |    0    |    0    |
|          |        zext_ln98_fu_672        |    0    |    0    |    0    |
|          |        nout_cast_fu_784        |    0    |    0    |    0    |
|          |         tmp_cast_fu_796        |    0    |    0    |    0    |
|   zext   |        zext_ln48_fu_818        |    0    |    0    |    0    |
|          |         ty_cast_fu_847         |    0    |    0    |    0    |
|          |          p_cast_fu_856         |    0    |    0    |    0    |
|          |         tx_cast_fu_890         |    0    |    0    |    0    |
|          |         p_cast45_fu_899        |    0    |    0    |    0    |
|          |        zext_ln52_fu_916        |    0    |    0    |    0    |
|          |        zext_ln62_fu_938        |    0    |    0    |    0    |
|          |        zext_ln53_fu_948        |    0    |    0    |    0    |
|          |       zext_ln62_1_fu_970       |    0    |    0    |    0    |
|          |       zext_ln62_2_fu_979       |    0    |    0    |    0    |
|          |        p_cast46_fu_1031        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |           tmp2_fu_533          |    0    |    0    |    0    |
|          |          shl_ln_fu_603         |    0    |    0    |    0    |
|          |       shl_ln102_1_fu_611       |    0    |    0    |    0    |
|bitconcatenate|           tmp6_fu_664          |    0    |    0    |    0    |
|          |       shl_ln102_2_fu_736       |    0    |    0    |    0    |
|          |           tmp_fu_788           |    0    |    0    |    0    |
|          |          p_shl1_fu_864         |    0    |    0    |    0    |
|          |         shl_ln1_fu_990         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_1_fu_559          |    0    |    0    |    0    |
| bitselect|          tmp_2_fu_573          |    0    |    0    |    0    |
|          |          tmp_3_fu_692          |    0    |    0    |    0    |
|          |          tmp_4_fu_706          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   trunc  |         empty_37_fu_860        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    1    |    0    |   881   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|        add_ln115_reg_1254       |    7   |
|        add_ln31_reg_1077        |    4   |
|        add_ln32_reg_1085        |    4   |
|       add_ln45_1_reg_1140       |   14   |
|        add_ln45_reg_1153        |    7   |
|       add_ln48_1_reg_1172       |    5   |
|        add_ln49_reg_1185        |    5   |
|        add_ln52_reg_1198        |    4   |
|        add_ln53_reg_1211        |    4   |
|       add_ln62_1_reg_1216       |   10   |
|       add_ln94_1_reg_1098       |   10   |
|        add_ln94_reg_1106        |    5   |
|        add_ln95_reg_1124        |    5   |
|            bx_reg_314           |    5   |
|            by_reg_291           |    5   |
|   conv1_weights_read_reg_1052   |   64   |
|     conv_i_i_lcssa10_reg_404    |   16   |
|  conv_i_i_lcssa_lcssa11_reg_382 |   16   |
|        empty_33_reg_1093        |   10   |
|        empty_35_reg_1145        |   12   |
|        empty_38_reg_1164        |   15   |
|         empty_44_reg_427        |   15   |
|        empty_45_reg_1262        |   15   |
|          empty_reg_280          |   10   |
|    gmem_addr_1_read_reg_1226    |   16   |
|       gmem_addr_1_reg_1158      |   16   |
|    gmem_addr_2_read_reg_1135    |   16   |
|       gmem_addr_2_reg_1129      |   16   |
|        gmem_addr_reg_1062       |   16   |
|input_fm_buffer_0_addr_1_reg_1116|   10   |
|input_fm_buffer_0_addr_2_reg_1221|   10   |
|    input_ftmap_read_reg_1057    |   64   |
|            kx_reg_393           |    4   |
|            ky_reg_371           |    4   |
|       mul_ln62_1_reg_1203       |   10   |
|          nout_1_reg_416         |    7   |
|           nout_reg_325          |    7   |
| output_fm_buffer_addr_1_reg_1177|   15   |
|  output_fm_buffer_load_reg_1190 |   16   |
|        phi_mul37_reg_336        |   14   |
|         phi_mul_reg_302         |   10   |
|       sext_ln62_1_reg_1236      |   23   |
|        sext_ln62_reg_1231       |   23   |
|        sext_ln95_reg_1111       |   64   |
|         shl_ln1_reg_1241        |   23   |
|            ti_reg_268           |    4   |
|          tj_1_reg_1068          |    4   |
|           tj_reg_1045           |    4   |
|        trunc_ln4_reg_1246       |   16   |
|            tx_reg_359           |    5   |
|            ty_reg_347           |    5   |
+---------------------------------+--------+
|              Total              |   689  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_225 |  p0  |   4  |  10  |   40   ||    20   |
| grp_access_fu_225 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_246 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_246 |  p1  |   2  |  16  |   32   ||    9    |
|     ti_reg_268    |  p0  |   2  |   4  |    8   ||    9    |
|  phi_mul_reg_302  |  p0  |   2  |  10  |   20   ||    9    |
|     ty_reg_347    |  p0  |   2  |   5  |   10   ||    9    |
|     tx_reg_359    |  p0  |   2  |   5  |   10   ||    9    |
|    grp_fu_1036    |  p0  |   3  |  16  |   48   ||    14   |
|    grp_fu_1036    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   262  ||  4.417  ||   106   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   881  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   106  |
|  Register |    -   |    -   |   689  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    4   |   689  |   987  |
+-----------+--------+--------+--------+--------+
