###############################################################################
#
# IAR C/C++ Compiler V7.10.1.973/W32 for MSP430           15/Sep/2017  17:24:46
# Copyright 1996-2017 IAR Systems AB.
# Standalone license - IAR Embedded Workbench for Texas Instruments MSP430, 8K KickStart Edition 7.10
#
#    __rt_version  =  3
#    __double_size =  32
#    __reg_r4      =  free
#    __reg_r5      =  free
#    __pic         =  no
#    __core        =  430X
#    __data_model  =  small
#    __code_model  =  large
#    Source file   =  
#        \\ncsu1.uncanet.unca.edu\home\jchesebr\Desktop\Homework 03\clocks.c
#    Command line  =  
#        -f C:\Users\jchesebr\AppData\Local\Temp\EW206C.tmp
#        ("\\ncsu1.uncanet.unca.edu\home\jchesebr\Desktop\Homework 03\clocks.c"
#        -lC "\\ncsu1.uncanet.unca.edu\home\jchesebr\Desktop\Homework
#        03\Debug\List" -o
#        "\\ncsu1.uncanet.unca.edu\home\jchesebr\Desktop\Homework 03\Debug\Obj"
#        --debug -D__MSP430FR5994__ -e --double=32 --dlib_config "C:\Program
#        Files (x86)\IAR Systems\Embedded Workbench
#        8.0\430\lib\dlib\dl430xlsfn.h" --core=430X --data_model=small -Oh
#        --multiplier=32 --hw_workaround=CPU40 --code_model=large)
#    Locale        =  English_USA.1252
#    List file     =  
#        \\ncsu1.uncanet.unca.edu\home\jchesebr\Desktop\Homework
#        03\Debug\List\clocks.lst
#    Object file   =  
#        \\ncsu1.uncanet.unca.edu\home\jchesebr\Desktop\Homework
#        03\Debug\Obj\clocks.r43
#
###############################################################################

\\ncsu1.uncanet.unca.edu\home\jchesebr\Desktop\Homework 03\clocks.c
      1          //------------------------------------------------------------------------------
      2          //
      3          //  Description: This file contains the Clock Initialization
      4          //
      5          //  Jim Carlson
      6          //  Aug 2017
      7          //  Built with IAR Embedded Workbench Version: V7.10.2 (8.0.6.4651)
      8          //------------------------------------------------------------------------------
      9          
     10          //------------------------------------------------------------------------------
     11          #include  "msp430.h"

   \                                 In  segment DATA16_AN, at 0x160
   \   union <unnamed> _A_CSCTL0_L
   \                     _A_CSCTL0_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x162
   \   union <unnamed> _A_CSCTL1_L
   \                     _A_CSCTL1_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x164
   \   union <unnamed> _A_CSCTL2_L
   \                     _A_CSCTL2_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x166
   \   union <unnamed> _A_CSCTL3_L
   \                     _A_CSCTL3_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x168
   \   union <unnamed> _A_CSCTL4_L
   \                     _A_CSCTL4_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x16a
   \   union <unnamed> _A_CSCTL5_L
   \                     _A_CSCTL5_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x102
   \   union <unnamed> _A_SFRIFG1_L
   \                     _A_SFRIFG1_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x15c
   \   union <unnamed> _A_WDTCTL_L
   \                     _A_WDTCTL_L:
   \   000000                DS8 2
     12          #include  "functions.h"
     13          #include <string.h>
     14          #include "macros.h"
     15          //MACROS========================================================================
     16          #define FLLN_BITS          (0x03ffu)
     17          #define FLLN_255           (0x00ffu)
     18          #define CSLOCK                  (0x01) // Any incorrect password locks registers
     19          
     20          // Port J Pins
     21          #define XINR                 (0x10) // XINR
     22          #define XOUTR                (0x20) // XOUTR
     23          #define CLEAR_REGISTER     (0X0000)
     24          
     25          void Init_Clocks(void);
     26          

   \                                 In  segment CODE, align 2
     27          void Init_Clocks(void){
   \                     Init_Clocks:
     28          //------------------------------------------------------------------------------
     29          // Clock Configurtaions
     30          // This is the clock initialization for the program.
     31          //
     32          // Initial clock configuration, runs immediately after boot.
     33          // Disables 1ms watchdog timer,
     34          //      configure MCLK to 8MHz
     35          //      configure SMCLK to 8MHz.
     36          // Since the X1 oscillator is not currently connected,
     37          // X1CLK is an unknown speed (probably ~10kHz).
     38          //------------------------------------------------------------------------------
     39            WDTCTL = WDTPW | WDTHOLD;  // Disable watchdog
   \   000000   B240805A5C01 MOV.W   #0x5a80, &0x15c
     40          //  PJSEL0 |= XINR;
     41          //  PJSEL0 |= XOUTR;
     42          
     43          // Clocks:
     44          // Clock System Control 0 Register
     45            CSCTL0 = CSKEY;            // Unlock register
   \   000006   B24000A56001 MOV.W   #0xa500, &0x160
     46          
     47          // Clock System Control 1 Register
     48            CSCTL1 = CLEAR_REGISTER;   // Clear register
   \   00000C   82436201     MOV.W   #0x0, &0x162
     49            CSCTL1 = DCOFSEL_6;        // Set DCO setting for 8MHz
   \   000010   B2400C006201 MOV.W   #0xc, &0x162
     50          //  CSCTL1 &= ~DCORSEL;        // DCO range select. For high-speed devices,
     51                                       // this bit can be written by the user.
     52                                       // For low-speed devices, it is always reset.
     53          
     54          // Clock System Control 2 Register
     55            CSCTL2 = CLEAR_REGISTER;   // Clear register
   \   000016   82436401     MOV.W   #0x0, &0x164
     56            CSCTL2 |= SELA__LFXTCLK;
   \   00001A   924264016401 MOV.W   &0x164, &0x164
     57            CSCTL2 |= SELS__DCOCLK;
   \   000020   B2D030006401 BIS.W   #0x30, &0x164
     58            CSCTL2 |= SELM__DCOCLK;
   \   000026   B2D003006401 BIS.W   #0x3, &0x164
     59          
     60          // Clock System Control 3 Register
     61            CSCTL3 = CLEAR_REGISTER;   // Clear register
   \   00002C   82436601     MOV.W   #0x0, &0x166
     62            CSCTL3 |= DIVA__1;         // set ACLK clock divider /1
   \   000030   924266016601 MOV.W   &0x166, &0x166
     63            CSCTL3 |= DIVS__1;         // set SMCLK clock divider /1
   \   000036   924266016601 MOV.W   &0x166, &0x166
     64            CSCTL3 |= DIVM__1;         // set MCLK clock divider /1
   \   00003C   924266016601 MOV.W   &0x166, &0x166
     65          
     66          // Clock System Control 4 Register
     67          //  CSCTL4 = CLEAR_REGISTER;   // Clear register
     68            CSCTL4 &= ~LFXTOFF;        // Enable LFXT1
   \   000042   92C36801     BIC.W   #0x1, &0x168
     69          
     70            do
     71            {
     72              CSCTL5 &= ~LFXTOFFG;     // Clear XT1 fault flag
   \                     ??Init_Clocks_0:
   \   000046   92C36A01     BIC.W   #0x1, &0x16a
     73              SFRIFG1 &= ~OFIFG;
   \   00004A   A2C30201     BIC.W   #0x2, &0x102
     74            } while (SFRIFG1 & OFIFG); // Test oscillator fault flag
   \   00004E   A2B30201     BIT.W   #0x2, &0x102
   \   000052   F923         JNE     ??Init_Clocks_0
     75          
     76          //  CSCTL0 = CSLOCK;           // Lock registers
     77            CSCTL0_H = 0;              // Lock CS registers
   \   000054   C2436101     MOV.B   #0x0, &0x161
     78          
     79          
     80          //  CSCTL4 &= ~XT1OFF;         // XT1 is on if XT1 is selected by the port selection and XT1 is not in bypass
     81          //  CSCTL4 &= ~SMCLKOFF;       // SMCLK is not Off
     82          //  CSCTL4 &= ~XT1BYPASS;      // XT1 sourced from external crystal
     83          //  CSCTL4 &= ~XTS;            // Low-frequency mode
     84          //  CSCTL4 |= XT1DRIVE_0;      // Lowest current consumption for XT1 LF mode.
     85                                       // XT1 oscillator operating range in HF mode is 4 MHz to 8 MHz.
     86          //  CSCTL4 |= XT2OFF;          // High Frequency Oscillator 2 (XT2) disable
     87          
     88          //------------------------------------------------------------------------------
     89          }
   \   000058   1001         RETA
   \   00005A                REQUIRE _A_WDTCTL_L
   \   00005A                REQUIRE _A_CSCTL0_L
   \   00005A                REQUIRE _A_CSCTL1_L
   \   00005A                REQUIRE _A_CSCTL2_L
   \   00005A                REQUIRE _A_CSCTL3_L
   \   00005A                REQUIRE _A_CSCTL4_L
   \   00005A                REQUIRE _A_CSCTL5_L
   \   00005A                REQUIRE _A_SFRIFG1_L
     90          
     91          

   Maximum stack usage in bytes:

   CSTACK Function
   ------ --------
      4   Init_Clocks


   Segment part sizes:

   Bytes  Function/Label
   -----  --------------
      90  Init_Clocks
       2  _A_CSCTL0_L
       2  _A_CSCTL1_L
       2  _A_CSCTL2_L
       2  _A_CSCTL3_L
       2  _A_CSCTL4_L
       2  _A_CSCTL5_L
       2  _A_SFRIFG1_L
       2  _A_WDTCTL_L

 
 90 bytes in segment CODE
 16 bytes in segment DATA16_AN
 
 90 bytes of CODE memory
  0 bytes of DATA memory (+ 16 bytes shared)

Errors: none
Warnings: none
