// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module main_p_sum_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read13,
        a_1_address0,
        a_1_ce0,
        a_1_q0,
        a_1_address1,
        a_1_ce1,
        a_1_q1,
        a_1_offset,
        p_read4,
        p_read10,
        p_read11,
        diff_p,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        grp_fu_433_p_din0,
        grp_fu_433_p_din1,
        grp_fu_433_p_opcode,
        grp_fu_433_p_dout0,
        grp_fu_433_p_ce,
        grp_fu_438_p_din0,
        grp_fu_438_p_din1,
        grp_fu_438_p_opcode,
        grp_fu_438_p_dout0,
        grp_fu_438_p_ce,
        grp_fu_1175_p_din0,
        grp_fu_1175_p_din1,
        grp_fu_1175_p_opcode,
        grp_fu_1175_p_dout0,
        grp_fu_1175_p_ce
);

parameter    ap_ST_fsm_state1 = 19'd1;
parameter    ap_ST_fsm_state2 = 19'd2;
parameter    ap_ST_fsm_state3 = 19'd4;
parameter    ap_ST_fsm_state4 = 19'd8;
parameter    ap_ST_fsm_state5 = 19'd16;
parameter    ap_ST_fsm_state6 = 19'd32;
parameter    ap_ST_fsm_state7 = 19'd64;
parameter    ap_ST_fsm_state8 = 19'd128;
parameter    ap_ST_fsm_state9 = 19'd256;
parameter    ap_ST_fsm_state10 = 19'd512;
parameter    ap_ST_fsm_state11 = 19'd1024;
parameter    ap_ST_fsm_state12 = 19'd2048;
parameter    ap_ST_fsm_state13 = 19'd4096;
parameter    ap_ST_fsm_state14 = 19'd8192;
parameter    ap_ST_fsm_state15 = 19'd16384;
parameter    ap_ST_fsm_state16 = 19'd32768;
parameter    ap_ST_fsm_state17 = 19'd65536;
parameter    ap_ST_fsm_state18 = 19'd131072;
parameter    ap_ST_fsm_state19 = 19'd262144;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] p_read13;
output  [5:0] a_1_address0;
output   a_1_ce0;
input  [31:0] a_1_q0;
output  [5:0] a_1_address1;
output   a_1_ce1;
input  [31:0] a_1_q1;
input  [3:0] a_1_offset;
input  [31:0] p_read4;
input  [31:0] p_read10;
input  [31:0] p_read11;
input  [1:0] diff_p;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] grp_fu_433_p_din0;
output  [31:0] grp_fu_433_p_din1;
output  [1:0] grp_fu_433_p_opcode;
input  [31:0] grp_fu_433_p_dout0;
output   grp_fu_433_p_ce;
output  [31:0] grp_fu_438_p_din0;
output  [31:0] grp_fu_438_p_din1;
output  [4:0] grp_fu_438_p_opcode;
input  [0:0] grp_fu_438_p_dout0;
output   grp_fu_438_p_ce;
output  [31:0] grp_fu_1175_p_din0;
output  [31:0] grp_fu_1175_p_din1;
output  [4:0] grp_fu_1175_p_opcode;
input  [0:0] grp_fu_1175_p_dout0;
output   grp_fu_1175_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] a_1_address0;
reg a_1_ce0;
reg a_1_ce1;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;
reg[31:0] ap_return_3;

(* fsm_encoding = "none" *) reg   [18:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] reg_346;
wire    ap_CS_fsm_state9;
reg   [0:0] tmp_238_reg_725;
wire    ap_CS_fsm_state13;
wire   [5:0] sub_ln111_fu_367_p2;
reg   [5:0] sub_ln111_reg_651;
wire    ap_CS_fsm_state2;
reg   [31:0] a_1_load_reg_672;
wire    ap_CS_fsm_state3;
reg   [31:0] a_1_load_1_reg_709;
reg   [31:0] a_1_load_2_reg_715;
wire   [0:0] icmp_ln77_fu_398_p2;
reg   [0:0] icmp_ln77_reg_720;
wire   [0:0] tmp_238_fu_404_p3;
wire    ap_CS_fsm_state6;
wire   [31:0] select_ln117_fu_414_p3;
wire   [31:0] tmp_s_fu_426_p5;
reg   [31:0] tmp_s_reg_734;
wire   [0:0] and_ln77_13_fu_477_p2;
reg   [0:0] and_ln77_13_reg_739;
wire   [1:0] empty_fu_485_p1;
reg   [1:0] empty_reg_743;
wire    ap_CS_fsm_state15;
wire   [0:0] icmp_ln92_fu_490_p2;
reg   [0:0] icmp_ln92_reg_749;
wire   [1:0] xor_ln92_fu_496_p2;
reg   [1:0] xor_ln92_reg_753;
wire   [31:0] tmp_fu_537_p2;
wire    ap_CS_fsm_state17;
wire   [0:0] icmp_ln104_fu_542_p2;
reg   [0:0] icmp_ln104_reg_773;
wire   [2:0] select_ln104_fu_564_p3;
reg   [2:0] select_ln104_reg_777;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293_ap_start;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293_ap_done;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293_ap_idle;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293_ap_ready;
wire   [31:0] grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293_idx_tmp_out;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293_idx_tmp_out_ap_vld;
wire   [31:0] grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293_grp_fu_782_p_din0;
wire   [31:0] grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293_grp_fu_782_p_din1;
wire   [4:0] grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293_grp_fu_782_p_opcode;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293_grp_fu_782_p_ce;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303_ap_start;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303_ap_done;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303_ap_idle;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303_ap_ready;
wire   [31:0] grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303_agg_result_num_1_out;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303_agg_result_num_1_out_ap_vld;
wire   [31:0] grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303_agg_result_num16_0_out;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303_agg_result_num16_0_out_ap_vld;
wire   [31:0] grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303_agg_result_num2_0_out;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303_agg_result_num2_0_out_ap_vld;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317_ap_start;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317_ap_done;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317_ap_idle;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317_ap_ready;
wire   [31:0] grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317_agg_result_num_4_out;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317_agg_result_num_4_out_ap_vld;
wire   [31:0] grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317_agg_result_num16_3_out;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317_agg_result_num16_3_out_ap_vld;
wire   [31:0] grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317_agg_result_num2_3_out;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317_agg_result_num2_3_out_ap_vld;
reg   [31:0] agg_result_num_0_reg_171;
reg   [31:0] agg_result_num16_6_reg_181;
reg   [31:0] agg_result_num_3_reg_191;
reg   [31:0] agg_result_num16_2_reg_202;
reg   [31:0] agg_result_num2_2_reg_213;
reg   [1:0] ap_phi_mux_base_0_lcssa_i25_phi_fu_227_p4;
reg   [1:0] base_0_lcssa_i25_reg_223;
wire   [1:0] base_fu_520_p2;
reg   [31:0] agg_result_p_0_reg_235;
reg   [31:0] ap_phi_mux_agg_result_num_6_phi_fu_249_p6;
reg   [31:0] agg_result_num_6_reg_246;
wire    ap_CS_fsm_state19;
reg   [31:0] ap_phi_mux_agg_result_num16_5_phi_fu_261_p6;
reg   [31:0] agg_result_num16_5_reg_258;
reg   [31:0] ap_phi_mux_agg_result_num2_5_phi_fu_273_p6;
reg   [31:0] agg_result_num2_5_reg_270;
reg   [31:0] ap_phi_mux_agg_result_p_3_phi_fu_284_p6;
reg   [31:0] agg_result_p_3_reg_281;
reg    grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293_ap_start_reg;
wire    ap_CS_fsm_state14;
reg    grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303_ap_start_reg;
wire    ap_CS_fsm_state16;
reg    grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317_ap_start_reg;
wire    ap_CS_fsm_state18;
wire   [63:0] zext_ln111_1_fu_373_p1;
wire   [63:0] zext_ln111_2_fu_383_p1;
wire   [63:0] zext_ln111_3_fu_393_p1;
reg   [31:0] grp_fu_333_p0;
reg   [31:0] grp_fu_333_p1;
wire    ap_CS_fsm_state10;
wire   [5:0] tmp_228_fu_359_p3;
wire   [5:0] zext_ln111_fu_355_p1;
wire   [5:0] add_ln111_fu_378_p2;
wire   [5:0] add_ln111_1_fu_388_p2;
wire   [0:0] trunc_ln117_fu_411_p1;
wire   [1:0] tmp_s_fu_426_p4;
wire   [31:0] bitcast_ln77_fu_435_p1;
wire   [7:0] tmp_232_fu_439_p4;
wire   [22:0] trunc_ln77_fu_449_p1;
wire   [0:0] icmp_ln77_29_fu_459_p2;
wire   [0:0] icmp_ln77_28_fu_453_p2;
wire   [0:0] or_ln77_fu_465_p2;
wire   [0:0] and_ln77_fu_471_p2;
wire   [1:0] sub_ln92_fu_515_p2;
wire   [1:0] xor_ln100_fu_527_p2;
wire  signed [31:0] sext_ln100_fu_533_p1;
wire   [2:0] zext_ln104_fu_548_p1;
wire   [0:0] icmp_ln104_30_fu_552_p2;
wire   [2:0] add_ln104_fu_558_p2;
reg    grp_fu_782_ce;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [31:0] ap_return_2_preg;
reg   [31:0] ap_return_3_preg;
reg   [18:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 19'd1;
#0 grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293_ap_start_reg = 1'b0;
#0 grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303_ap_start_reg = 1'b0;
#0 grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317_ap_start_reg = 1'b0;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
#0 ap_return_2_preg = 32'd0;
#0 ap_return_3_preg = 32'd0;
end

main_p_sum_1_Pipeline_VITIS_LOOP_84_1 grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293_ap_start),
    .ap_done(grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293_ap_done),
    .ap_idle(grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293_ap_idle),
    .ap_ready(grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293_ap_ready),
    .agg_result_num_0(agg_result_num_0_reg_171),
    .agg_result_num16_6(agg_result_num16_6_reg_181),
    .tmp_303(reg_346),
    .idx_tmp_out(grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293_idx_tmp_out),
    .idx_tmp_out_ap_vld(grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293_idx_tmp_out_ap_vld),
    .grp_fu_782_p_din0(grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293_grp_fu_782_p_din0),
    .grp_fu_782_p_din1(grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293_grp_fu_782_p_din1),
    .grp_fu_782_p_opcode(grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293_grp_fu_782_p_opcode),
    .grp_fu_782_p_dout0(grp_fu_1175_p_dout0),
    .grp_fu_782_p_ce(grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293_grp_fu_782_p_ce)
);

main_p_sum_1_Pipeline_VITIS_LOOP_92_2 grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303_ap_start),
    .ap_done(grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303_ap_done),
    .ap_idle(grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303_ap_idle),
    .ap_ready(grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303_ap_ready),
    .agg_result_num_0(agg_result_num_0_reg_171),
    .agg_result_num16_6(agg_result_num16_6_reg_181),
    .tmp_303(reg_346),
    .zext_ln92(empty_reg_743),
    .xor_ln92(xor_ln92_reg_753),
    .agg_result_num_1_out(grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303_agg_result_num_1_out),
    .agg_result_num_1_out_ap_vld(grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303_agg_result_num_1_out_ap_vld),
    .agg_result_num16_0_out(grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303_agg_result_num16_0_out),
    .agg_result_num16_0_out_ap_vld(grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303_agg_result_num16_0_out_ap_vld),
    .agg_result_num2_0_out(grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303_agg_result_num2_0_out),
    .agg_result_num2_0_out_ap_vld(grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303_agg_result_num2_0_out_ap_vld)
);

main_p_sum_1_Pipeline_VITIS_LOOP_104_3 grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317_ap_start),
    .ap_done(grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317_ap_done),
    .ap_idle(grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317_ap_idle),
    .ap_ready(grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317_ap_ready),
    .agg_result_num_3(agg_result_num_3_reg_191),
    .agg_result_num16_2(agg_result_num16_2_reg_202),
    .agg_result_num2_2(agg_result_num2_2_reg_213),
    .zext_ln104(base_0_lcssa_i25_reg_223),
    .zext_ln104_23(select_ln104_reg_777),
    .agg_result_num_4_out(grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317_agg_result_num_4_out),
    .agg_result_num_4_out_ap_vld(grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317_agg_result_num_4_out_ap_vld),
    .agg_result_num16_3_out(grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317_agg_result_num16_3_out),
    .agg_result_num16_3_out_ap_vld(grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317_agg_result_num16_3_out_ap_vld),
    .agg_result_num2_3_out(grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317_agg_result_num2_3_out),
    .agg_result_num2_3_out_ap_vld(grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317_agg_result_num2_3_out_ap_vld)
);

main_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_32_32_1_1_U137(
    .din0(p_read4),
    .din1(p_read10),
    .din2(p_read11),
    .din3(tmp_s_fu_426_p4),
    .dout(tmp_s_fu_426_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state19)) begin
            ap_return_0_preg <= ap_phi_mux_agg_result_p_3_phi_fu_284_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state19)) begin
            ap_return_1_preg <= ap_phi_mux_agg_result_num_6_phi_fu_249_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state19)) begin
            ap_return_2_preg <= ap_phi_mux_agg_result_num16_5_phi_fu_261_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state19)) begin
            ap_return_3_preg <= ap_phi_mux_agg_result_num2_5_phi_fu_273_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state17) & ((icmp_ln104_fu_542_p2 == 1'd0) | (icmp_ln92_reg_749 == 1'd0)))) begin
            grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317_ap_start_reg <= 1'b1;
        end else if ((grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317_ap_ready == 1'b1)) begin
            grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state13) & (1'd1 == and_ln77_13_fu_477_p2))) begin
            grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293_ap_start_reg <= 1'b1;
        end else if ((grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293_ap_ready == 1'b1)) begin
            grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln92_fu_490_p2 == 1'd1))) begin
            grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303_ap_start_reg <= 1'b1;
        end else if ((grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303_ap_ready == 1'b1)) begin
            grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln104_fu_542_p2 == 1'd0) & (icmp_ln92_reg_749 == 1'd1))) begin
        agg_result_num16_2_reg_202 <= grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303_agg_result_num16_0_out;
    end else if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln92_fu_490_p2 == 1'd0))) begin
        agg_result_num16_2_reg_202 <= agg_result_num16_6_reg_181;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln77_13_fu_477_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        agg_result_num16_5_reg_258 <= agg_result_num16_6_reg_181;
    end else if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln104_fu_542_p2 == 1'd1) & (icmp_ln92_reg_749 == 1'd1))) begin
        agg_result_num16_5_reg_258 <= grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303_agg_result_num16_0_out;
    end else if (((1'b1 == ap_CS_fsm_state19) & (((icmp_ln104_reg_773 == 1'd0) & (1'd1 == and_ln77_13_reg_739)) | ((1'd1 == and_ln77_13_reg_739) & (icmp_ln92_reg_749 == 1'd0))))) begin
        agg_result_num16_5_reg_258 <= grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317_agg_result_num16_3_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (tmp_238_fu_404_p3 == 1'd1))) begin
        agg_result_num16_6_reg_181 <= a_1_load_1_reg_709;
    end else if (((tmp_238_reg_725 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        agg_result_num16_6_reg_181 <= grp_fu_433_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln104_fu_542_p2 == 1'd0) & (icmp_ln92_reg_749 == 1'd1))) begin
        agg_result_num2_2_reg_213 <= grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303_agg_result_num2_0_out;
    end else if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln92_fu_490_p2 == 1'd0))) begin
        agg_result_num2_2_reg_213 <= reg_346;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln77_13_fu_477_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        agg_result_num2_5_reg_270 <= grp_fu_433_p_dout0;
    end else if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln104_fu_542_p2 == 1'd1) & (icmp_ln92_reg_749 == 1'd1))) begin
        agg_result_num2_5_reg_270 <= grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303_agg_result_num2_0_out;
    end else if (((1'b1 == ap_CS_fsm_state19) & (((icmp_ln104_reg_773 == 1'd0) & (1'd1 == and_ln77_13_reg_739)) | ((1'd1 == and_ln77_13_reg_739) & (icmp_ln92_reg_749 == 1'd0))))) begin
        agg_result_num2_5_reg_270 <= grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317_agg_result_num2_3_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln77_fu_398_p2 == 1'd0))) begin
        agg_result_num_0_reg_171 <= a_1_load_reg_672;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln77_reg_720 == 1'd1))) begin
        agg_result_num_0_reg_171 <= grp_fu_433_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln104_fu_542_p2 == 1'd0) & (icmp_ln92_reg_749 == 1'd1))) begin
        agg_result_num_3_reg_191 <= grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303_agg_result_num_1_out;
    end else if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln92_fu_490_p2 == 1'd0))) begin
        agg_result_num_3_reg_191 <= agg_result_num_0_reg_171;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln77_13_fu_477_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        agg_result_num_6_reg_246 <= agg_result_num_0_reg_171;
    end else if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln104_fu_542_p2 == 1'd1) & (icmp_ln92_reg_749 == 1'd1))) begin
        agg_result_num_6_reg_246 <= grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303_agg_result_num_1_out;
    end else if (((1'b1 == ap_CS_fsm_state19) & (((icmp_ln104_reg_773 == 1'd0) & (1'd1 == and_ln77_13_reg_739)) | ((1'd1 == and_ln77_13_reg_739) & (icmp_ln92_reg_749 == 1'd0))))) begin
        agg_result_num_6_reg_246 <= grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317_agg_result_num_4_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln104_fu_542_p2 == 1'd0) & (icmp_ln92_reg_749 == 1'd1))) begin
        agg_result_p_0_reg_235 <= tmp_fu_537_p2;
    end else if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln92_fu_490_p2 == 1'd0))) begin
        agg_result_p_0_reg_235 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln77_13_fu_477_p2) & (1'b1 == ap_CS_fsm_state13))) begin
        agg_result_p_3_reg_281 <= p_read13;
    end else if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln104_fu_542_p2 == 1'd1) & (icmp_ln92_reg_749 == 1'd1))) begin
        agg_result_p_3_reg_281 <= tmp_fu_537_p2;
    end else if (((1'b1 == ap_CS_fsm_state19) & (((icmp_ln104_reg_773 == 1'd0) & (1'd1 == and_ln77_13_reg_739)) | ((1'd1 == and_ln77_13_reg_739) & (icmp_ln92_reg_749 == 1'd0))))) begin
        agg_result_p_3_reg_281 <= agg_result_p_0_reg_235;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln104_fu_542_p2 == 1'd0) & (icmp_ln92_reg_749 == 1'd1))) begin
        base_0_lcssa_i25_reg_223 <= base_fu_520_p2;
    end else if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln92_fu_490_p2 == 1'd0))) begin
        base_0_lcssa_i25_reg_223 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        a_1_load_1_reg_709 <= a_1_q1;
        a_1_load_2_reg_715 <= a_1_q0;
        icmp_ln77_reg_720 <= icmp_ln77_fu_398_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        a_1_load_reg_672 <= a_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        and_ln77_13_reg_739 <= and_ln77_13_fu_477_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        empty_reg_743 <= empty_fu_485_p1;
        icmp_ln92_reg_749 <= icmp_ln92_fu_490_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln92_reg_749 == 1'd1))) begin
        icmp_ln104_reg_773 <= icmp_ln104_fu_542_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((tmp_238_reg_725 == 1'd0) & (1'b1 == ap_CS_fsm_state9)))) begin
        reg_346 <= grp_fu_433_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & ((icmp_ln104_fu_542_p2 == 1'd0) | (icmp_ln92_reg_749 == 1'd0)))) begin
        select_ln104_reg_777 <= select_ln104_fu_564_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        sub_ln111_reg_651 <= sub_ln111_fu_367_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        tmp_238_reg_725 <= diff_p[32'd1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        tmp_s_reg_734 <= tmp_s_fu_426_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln92_fu_490_p2 == 1'd1))) begin
        xor_ln92_reg_753 <= xor_ln92_fu_496_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        a_1_address0 = zext_ln111_3_fu_393_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        a_1_address0 = zext_ln111_1_fu_373_p1;
    end else begin
        a_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        a_1_ce0 = 1'b1;
    end else begin
        a_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        a_1_ce1 = 1'b1;
    end else begin
        a_1_ce1 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303_ap_done == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317_ap_done == 1'b0)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) & (((icmp_ln104_reg_773 == 1'd0) & (1'd1 == and_ln77_13_reg_739)) | ((1'd1 == and_ln77_13_reg_739) & (icmp_ln92_reg_749 == 1'd0))))) begin
        ap_phi_mux_agg_result_num16_5_phi_fu_261_p6 = grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317_agg_result_num16_3_out;
    end else begin
        ap_phi_mux_agg_result_num16_5_phi_fu_261_p6 = agg_result_num16_5_reg_258;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) & (((icmp_ln104_reg_773 == 1'd0) & (1'd1 == and_ln77_13_reg_739)) | ((1'd1 == and_ln77_13_reg_739) & (icmp_ln92_reg_749 == 1'd0))))) begin
        ap_phi_mux_agg_result_num2_5_phi_fu_273_p6 = grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317_agg_result_num2_3_out;
    end else begin
        ap_phi_mux_agg_result_num2_5_phi_fu_273_p6 = agg_result_num2_5_reg_270;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) & (((icmp_ln104_reg_773 == 1'd0) & (1'd1 == and_ln77_13_reg_739)) | ((1'd1 == and_ln77_13_reg_739) & (icmp_ln92_reg_749 == 1'd0))))) begin
        ap_phi_mux_agg_result_num_6_phi_fu_249_p6 = grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317_agg_result_num_4_out;
    end else begin
        ap_phi_mux_agg_result_num_6_phi_fu_249_p6 = agg_result_num_6_reg_246;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) & (((icmp_ln104_reg_773 == 1'd0) & (1'd1 == and_ln77_13_reg_739)) | ((1'd1 == and_ln77_13_reg_739) & (icmp_ln92_reg_749 == 1'd0))))) begin
        ap_phi_mux_agg_result_p_3_phi_fu_284_p6 = agg_result_p_0_reg_235;
    end else begin
        ap_phi_mux_agg_result_p_3_phi_fu_284_p6 = agg_result_p_3_reg_281;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln104_fu_542_p2 == 1'd0) & (icmp_ln92_reg_749 == 1'd1))) begin
        ap_phi_mux_base_0_lcssa_i25_phi_fu_227_p4 = base_fu_520_p2;
    end else begin
        ap_phi_mux_base_0_lcssa_i25_phi_fu_227_p4 = base_0_lcssa_i25_reg_223;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        ap_return_0 = ap_phi_mux_agg_result_p_3_phi_fu_284_p6;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        ap_return_1 = ap_phi_mux_agg_result_num_6_phi_fu_249_p6;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        ap_return_2 = ap_phi_mux_agg_result_num16_5_phi_fu_261_p6;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        ap_return_3 = ap_phi_mux_agg_result_num2_5_phi_fu_273_p6;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_333_p0 = a_1_load_2_reg_715;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_333_p0 = a_1_load_1_reg_709;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_333_p0 = a_1_load_reg_672;
    end else begin
        grp_fu_333_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_333_p1 = tmp_s_reg_734;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_333_p1 = select_ln117_fu_414_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_333_p1 = p_read4;
    end else begin
        grp_fu_333_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_782_ce = grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293_grp_fu_782_p_ce;
    end else begin
        grp_fu_782_ce = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln77_fu_398_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (tmp_238_fu_404_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((1'd0 == and_ln77_13_fu_477_p2) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln92_fu_490_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & (grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln104_fu_542_p2 == 1'd1) & (icmp_ln92_reg_749 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_1_address1 = zext_ln111_2_fu_383_p1;

assign add_ln104_fu_558_p2 = (zext_ln104_fu_548_p1 + 3'd1);

assign add_ln111_1_fu_388_p2 = (sub_ln111_reg_651 + 6'd2);

assign add_ln111_fu_378_p2 = (sub_ln111_reg_651 + 6'd1);

assign and_ln77_13_fu_477_p2 = (icmp_ln77_reg_720 & and_ln77_fu_471_p2);

assign and_ln77_fu_471_p2 = (or_ln77_fu_465_p2 & grp_fu_438_p_dout0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign base_fu_520_p2 = (sub_ln92_fu_515_p2 + 2'd1);

assign bitcast_ln77_fu_435_p1 = agg_result_num_0_reg_171;

assign empty_fu_485_p1 = grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293_idx_tmp_out[1:0];

assign grp_fu_1175_p_ce = grp_fu_782_ce;

assign grp_fu_1175_p_din0 = grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293_grp_fu_782_p_din0;

assign grp_fu_1175_p_din1 = grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293_grp_fu_782_p_din1;

assign grp_fu_1175_p_opcode = grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293_grp_fu_782_p_opcode;

assign grp_fu_433_p_ce = 1'b1;

assign grp_fu_433_p_din0 = grp_fu_333_p0;

assign grp_fu_433_p_din1 = grp_fu_333_p1;

assign grp_fu_433_p_opcode = 2'd0;

assign grp_fu_438_p_ce = 1'b1;

assign grp_fu_438_p_din0 = agg_result_num_0_reg_171;

assign grp_fu_438_p_din1 = 32'd0;

assign grp_fu_438_p_opcode = 5'd1;

assign grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317_ap_start = grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317_ap_start_reg;

assign grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293_ap_start = grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293_ap_start_reg;

assign grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303_ap_start = grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303_ap_start_reg;

assign icmp_ln104_30_fu_552_p2 = ((ap_phi_mux_base_0_lcssa_i25_phi_fu_227_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln104_fu_542_p2 = ((base_fu_520_p2 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln77_28_fu_453_p2 = ((tmp_232_fu_439_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln77_29_fu_459_p2 = ((trunc_ln77_fu_449_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln77_fu_398_p2 = ((diff_p == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln92_fu_490_p2 = ((grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293_idx_tmp_out < 32'd3) ? 1'b1 : 1'b0);

assign or_ln77_fu_465_p2 = (icmp_ln77_29_fu_459_p2 | icmp_ln77_28_fu_453_p2);

assign select_ln104_fu_564_p3 = ((icmp_ln104_30_fu_552_p2[0:0] == 1'b1) ? 3'd3 : add_ln104_fu_558_p2);

assign select_ln117_fu_414_p3 = ((trunc_ln117_fu_411_p1[0:0] == 1'b1) ? p_read4 : p_read10);

assign sext_ln100_fu_533_p1 = $signed(xor_ln100_fu_527_p2);

assign sub_ln111_fu_367_p2 = (tmp_228_fu_359_p3 - zext_ln111_fu_355_p1);

assign sub_ln92_fu_515_p2 = ($signed(2'd2) - $signed(empty_reg_743));

assign tmp_228_fu_359_p3 = {{a_1_offset}, {2'd0}};

assign tmp_232_fu_439_p4 = {{bitcast_ln77_fu_435_p1[30:23]}};

assign tmp_238_fu_404_p3 = diff_p[32'd1];

assign tmp_fu_537_p2 = ($signed(sext_ln100_fu_533_p1) + $signed(p_read13));

assign tmp_s_fu_426_p4 = ($signed(2'd2) - $signed(diff_p));

assign trunc_ln117_fu_411_p1 = diff_p[0:0];

assign trunc_ln77_fu_449_p1 = bitcast_ln77_fu_435_p1[22:0];

assign xor_ln100_fu_527_p2 = (sub_ln92_fu_515_p2 ^ 2'd2);

assign xor_ln92_fu_496_p2 = (empty_fu_485_p1 ^ 2'd3);

assign zext_ln104_fu_548_p1 = ap_phi_mux_base_0_lcssa_i25_phi_fu_227_p4;

assign zext_ln111_1_fu_373_p1 = sub_ln111_fu_367_p2;

assign zext_ln111_2_fu_383_p1 = add_ln111_fu_378_p2;

assign zext_ln111_3_fu_393_p1 = add_ln111_1_fu_388_p2;

assign zext_ln111_fu_355_p1 = a_1_offset;

endmodule //main_p_sum_1
