#-----------------------------------------------------------
# Vivado v2024.2.1 (64-bit)
# SW Build 5266912 on Sun Dec 15 09:03:31 MST 2024
# IP Build 5264866 on Sun Dec 15 16:27:47 MST 2024
# SharedData Build 5264680 on Wed Dec 11 12:48:36 MST 2024
# Start of session at: Mon Feb 10 13:43:21 2025
# Process ID         : 78856
# Current directory  : /home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.runs/top_axi_noc_0_0_synth_1
# Command line       : vivado -log top_axi_noc_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_axi_noc_0_0.tcl
# Log file           : /home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.runs/top_axi_noc_0_0_synth_1/top_axi_noc_0_0.vds
# Journal file       : /home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.runs/top_axi_noc_0_0_synth_1/vivado.jou
# Running On         : omar-Dell-G15-5515
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.1 LTS
# Processor Detail   : AMD Ryzen 7 5800H with Radeon Graphics
# CPU Frequency      : 3490.806 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 32964 MB
# Swap memory        : 0 MB
# Total Virtual      : 32964 MB
# Available Virtual  : 18042 MB
#-----------------------------------------------------------
source top_axi_noc_0_0.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_axi_noc_0_0
Command: synth_design -top top_axi_noc_0_0 -part xcvc1902-vsva2197-2MP-e-S -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvc1902'
INFO: [Common 17-86] Your Synthesis license expires in 7 day(s)
INFO: [Device 21-403] Loading part xcvc1902-vsva2197-2MP-e-S
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 79073
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2647.121 ; gain = 176.859 ; free physical = 6559 ; free virtual = 15263
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'IF_NOC_AXI_TDEST', assumed default net type 'wire' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_d0e7_M00_AXI_nsu_0.sv:300]
INFO: [Synth 8-11241] undeclared symbol 'pll0_locked', assumed default net type 'wire' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_d0e7_MC0_ddrc_0_phy_wrapper.sv:4032]
INFO: [Synth 8-11241] undeclared symbol 'pll1_locked', assumed default net type 'wire' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_d0e7_MC0_ddrc_0_phy_wrapper.sv:4108]
INFO: [Synth 8-11241] undeclared symbol 'pll2_locked', assumed default net type 'wire' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_d0e7_MC0_ddrc_0_phy_wrapper.sv:4180]
WARNING: [Synth 8-10507] attribute 'XPHYIO_MC_ADDR_BIT33' is already specified; last one will take precedence [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/hdl/rtl/bd_d0e7_MC0_ddrc_0_wrapper.sv:265]
WARNING: [Synth 8-10507] attribute 'XPHYIO_MC_MEMORY_TIMEPERIOD1' is already specified; last one will take precedence [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/hdl/rtl/bd_d0e7_MC0_ddrc_0_wrapper.sv:465]
WARNING: [Synth 8-10507] attribute 'XPHYIO_MC_XMPU_CONFIG3' is already specified; last one will take precedence [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/hdl/rtl/bd_d0e7_MC0_ddrc_0_wrapper.sv:598]
INFO: [Synth 8-6157] synthesizing module 'top_axi_noc_0_0' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/synth/top_axi_noc_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d0e7' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/synth/bd_d0e7.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_d0e7_M00_AXI_nsu_0' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_d0e7_M00_AXI_nsu_0.sv:54]
INFO: [Synth 8-6157] synthesizing module 'bd_d0e7_M00_AXI_nsu_0_top' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_d0e7_M00_AXI_nsu_0_top.sv:69]
INFO: [Synth 8-6157] synthesizing module 'NOC_NSU512' [/media/omar/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:98899]
INFO: [Synth 8-6155] done synthesizing module 'NOC_NSU512' (0#1) [/media/omar/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:98899]
WARNING: [Synth 8-689] width (18) of port connection 'IF_NOC_AXI_ARUSER' does not match port width (16) of module 'NOC_NSU512' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_d0e7_M00_AXI_nsu_0_top.sv:226]
WARNING: [Synth 8-689] width (18) of port connection 'IF_NOC_AXI_AWUSER' does not match port width (16) of module 'NOC_NSU512' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_d0e7_M00_AXI_nsu_0_top.sv:238]
WARNING: [Synth 8-689] width (4) of port connection 'IF_NOC_AXI_WSTRB' does not match port width (64) of module 'NOC_NSU512' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_d0e7_M00_AXI_nsu_0_top.sv:245]
WARNING: [Synth 8-689] width (32) of port connection 'IF_NOC_AXI_RDATA' does not match port width (512) of module 'NOC_NSU512' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_d0e7_M00_AXI_nsu_0_top.sv:255]
INFO: [Synth 8-6155] done synthesizing module 'bd_d0e7_M00_AXI_nsu_0_top' (0#1) [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_d0e7_M00_AXI_nsu_0_top.sv:69]
WARNING: [Synth 8-689] width (1) of port connection 'IF_NOC_AXI_TDEST' does not match port width (10) of module 'bd_d0e7_M00_AXI_nsu_0_top' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_d0e7_M00_AXI_nsu_0.sv:300]
INFO: [Synth 8-6155] done synthesizing module 'bd_d0e7_M00_AXI_nsu_0' (0#1) [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_d0e7_M00_AXI_nsu_0.sv:54]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_CREDIT_RETURN' of module 'bd_d0e7_M00_AXI_nsu_0' is unconnected for instance 'M00_AXI_nsu' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/synth/bd_d0e7.v:745]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_CREDIT_RDY' of module 'bd_d0e7_M00_AXI_nsu_0' is unconnected for instance 'M00_AXI_nsu' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/synth/bd_d0e7.v:745]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_FLIT' of module 'bd_d0e7_M00_AXI_nsu_0' is unconnected for instance 'M00_AXI_nsu' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/synth/bd_d0e7.v:745]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_VALID' of module 'bd_d0e7_M00_AXI_nsu_0' is unconnected for instance 'M00_AXI_nsu' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/synth/bd_d0e7.v:745]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_CREDIT_RDY' of module 'bd_d0e7_M00_AXI_nsu_0' is unconnected for instance 'M00_AXI_nsu' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/synth/bd_d0e7.v:745]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_FLIT' of module 'bd_d0e7_M00_AXI_nsu_0' is unconnected for instance 'M00_AXI_nsu' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/synth/bd_d0e7.v:745]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_VALID' of module 'bd_d0e7_M00_AXI_nsu_0' is unconnected for instance 'M00_AXI_nsu' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/synth/bd_d0e7.v:745]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_CREDIT_RETURN' of module 'bd_d0e7_M00_AXI_nsu_0' is unconnected for instance 'M00_AXI_nsu' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/synth/bd_d0e7.v:745]
WARNING: [Synth 8-7023] instance 'M00_AXI_nsu' of module 'bd_d0e7_M00_AXI_nsu_0' has 51 connections declared, but only 43 given [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/synth/bd_d0e7.v:745]
INFO: [Synth 8-6157] synthesizing module 'bd_d0e7_MC0_ddrc_0' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/hdl/rtl/bd_d0e7_MC0_ddrc_0.sv:67]
INFO: [Synth 8-6157] synthesizing module 'bd_d0e7_MC0_ddrc_0_wrapper' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/hdl/rtl/bd_d0e7_MC0_ddrc_0_wrapper.sv:67]
INFO: [Synth 8-6157] synthesizing module 'bd_d0e7_MC0_ddrc_0_phy' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/bfm/bd_d0e7_MC0_ddrc_0_phy.sv:68]
INFO: [Synth 8-6157] synthesizing module 'bd_d0e7_MC0_ddrc_0_phy_wrapper' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_d0e7_MC0_ddrc_0_phy_wrapper.sv:78]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/media/omar/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75840]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [/media/omar/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75840]
INFO: [Synth 8-6157] synthesizing module 'DDRMC' [/media/omar/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:35600]
INFO: [Synth 8-6155] done synthesizing module 'DDRMC' (0#1) [/media/omar/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:35600]
INFO: [Synth 8-6157] synthesizing module 'DDRMC_RIU' [/media/omar/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:40363]
INFO: [Synth 8-6155] done synthesizing module 'DDRMC_RIU' (0#1) [/media/omar/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:40363]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/media/omar/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:99428]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (0#1) [/media/omar/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:99428]
INFO: [Synth 8-6157] synthesizing module 'advanced_io_wizard_phy_v1_0_bank_wrapper' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:49]
INFO: [Synth 8-6157] synthesizing module 'XPHY' [/media/omar/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:155046]
INFO: [Synth 8-6155] done synthesizing module 'XPHY' (0#1) [/media/omar/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:155046]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
INFO: [Synth 8-6157] synthesizing module 'XPHY__parameterized0' [/media/omar/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:155046]
INFO: [Synth 8-6155] done synthesizing module 'XPHY__parameterized0' (0#1) [/media/omar/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:155046]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/media/omar/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:80391]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [/media/omar/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:80391]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS' [/media/omar/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:80408]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS' (0#1) [/media/omar/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:80408]
INFO: [Synth 8-6157] synthesizing module 'XPIO_VREF' [/media/omar/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:155264]
INFO: [Synth 8-6155] done synthesizing module 'XPIO_VREF' (0#1) [/media/omar/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:155264]
INFO: [Synth 8-6155] done synthesizing module 'advanced_io_wizard_phy_v1_0_bank_wrapper' (0#1) [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:49]
WARNING: [Synth 8-7071] port 'DLY_RDY' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST0' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_d0e7_MC0_ddrc_0_phy_wrapper.sv:3701]
WARNING: [Synth 8-7071] port 'FIFO_WR_CLK' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST0' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_d0e7_MC0_ddrc_0_phy_wrapper.sv:3701]
WARNING: [Synth 8-7071] port 'PHY_RDY' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST0' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_d0e7_MC0_ddrc_0_phy_wrapper.sv:3701]
WARNING: [Synth 8-7071] port 'CNTVALUEOUT' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST0' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_d0e7_MC0_ddrc_0_phy_wrapper.sv:3701]
WARNING: [Synth 8-7071] port 'EN_VTC' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST0' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_d0e7_MC0_ddrc_0_phy_wrapper.sv:3701]
WARNING: [Synth 8-7071] port 'CE' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST0' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_d0e7_MC0_ddrc_0_phy_wrapper.sv:3701]
WARNING: [Synth 8-7071] port 'CNTVALUEIN' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST0' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_d0e7_MC0_ddrc_0_phy_wrapper.sv:3701]
WARNING: [Synth 8-7071] port 'RX_EN_VTC' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST0' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_d0e7_MC0_ddrc_0_phy_wrapper.sv:3701]
WARNING: [Synth 8-7071] port 'INC' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST0' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_d0e7_MC0_ddrc_0_phy_wrapper.sv:3701]
WARNING: [Synth 8-7071] port 'LD' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST0' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_d0e7_MC0_ddrc_0_phy_wrapper.sv:3701]
WARNING: [Synth 8-7071] port 'RXTX_SEL' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST0' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_d0e7_MC0_ddrc_0_phy_wrapper.sv:3701]
WARNING: [Synth 8-7071] port 'RX_RST' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST0' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_d0e7_MC0_ddrc_0_phy_wrapper.sv:3701]
WARNING: [Synth 8-7071] port 'TX_EN_VTC' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST0' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_d0e7_MC0_ddrc_0_phy_wrapper.sv:3701]
WARNING: [Synth 8-7071] port 'TX_RST' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST0' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_d0e7_MC0_ddrc_0_phy_wrapper.sv:3701]
WARNING: [Synth 8-7071] port 'LPTX_I_RX_O' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST0' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_d0e7_MC0_ddrc_0_phy_wrapper.sv:3701]
WARNING: [Synth 8-7071] port 'LPTX_T_RX_DISABLE' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST0' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_d0e7_MC0_ddrc_0_phy_wrapper.sv:3701]
WARNING: [Synth 8-7071] port 'HSRX_DISABLE' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST0' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_d0e7_MC0_ddrc_0_phy_wrapper.sv:3701]
WARNING: [Synth 8-7071] port 'VREF' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST0' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_d0e7_MC0_ddrc_0_phy_wrapper.sv:3701]
WARNING: [Synth 8-7023] instance 'BANK_WRAPPER_INST0' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' has 43 connections declared, but only 25 given [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_d0e7_MC0_ddrc_0_phy_wrapper.sv:3701]
INFO: [Synth 8-6157] synthesizing module 'advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized0' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:49]
INFO: [Synth 8-6157] synthesizing module 'XPHY__parameterized1' [/media/omar/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:155046]
INFO: [Synth 8-6155] done synthesizing module 'XPHY__parameterized1' (0#1) [/media/omar/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:155046]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
INFO: [Synth 8-6157] synthesizing module 'XPHY__parameterized2' [/media/omar/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:155046]
INFO: [Synth 8-6155] done synthesizing module 'XPHY__parameterized2' (0#1) [/media/omar/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:155046]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
INFO: [Synth 8-6157] synthesizing module 'XPHY__parameterized3' [/media/omar/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:155046]
INFO: [Synth 8-6155] done synthesizing module 'XPHY__parameterized3' (0#1) [/media/omar/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:155046]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
INFO: [Synth 8-6157] synthesizing module 'XPHY__parameterized4' [/media/omar/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:155046]
INFO: [Synth 8-6155] done synthesizing module 'XPHY__parameterized4' (0#1) [/media/omar/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:155046]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
INFO: [Synth 8-6157] synthesizing module 'XPHY__parameterized5' [/media/omar/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:155046]
INFO: [Synth 8-6155] done synthesizing module 'XPHY__parameterized5' (0#1) [/media/omar/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:155046]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
INFO: [Synth 8-6157] synthesizing module 'XPHY__parameterized6' [/media/omar/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:155046]
INFO: [Synth 8-6155] done synthesizing module 'XPHY__parameterized6' (0#1) [/media/omar/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:155046]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/media/omar/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:99442]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/media/omar/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:99442]
INFO: [Synth 8-6155] done synthesizing module 'advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized0' (0#1) [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:49]
WARNING: [Synth 8-7071] port 'DLY_RDY' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST1' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_d0e7_MC0_ddrc_0_phy_wrapper.sv:3826]
WARNING: [Synth 8-7071] port 'FIFO_WR_CLK' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST1' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_d0e7_MC0_ddrc_0_phy_wrapper.sv:3826]
WARNING: [Synth 8-7071] port 'PHY_RDY' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST1' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_d0e7_MC0_ddrc_0_phy_wrapper.sv:3826]
WARNING: [Synth 8-7071] port 'CNTVALUEOUT' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST1' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_d0e7_MC0_ddrc_0_phy_wrapper.sv:3826]
WARNING: [Synth 8-7071] port 'EN_VTC' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST1' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_d0e7_MC0_ddrc_0_phy_wrapper.sv:3826]
WARNING: [Synth 8-7071] port 'CE' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST1' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_d0e7_MC0_ddrc_0_phy_wrapper.sv:3826]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'BANK_WRAPPER_INST1' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' has 43 connections declared, but only 25 given [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_d0e7_MC0_ddrc_0_phy_wrapper.sv:3826]
INFO: [Synth 8-6157] synthesizing module 'advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:49]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
INFO: [Synth 8-6155] done synthesizing module 'advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1' (0#1) [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:49]
WARNING: [Synth 8-7023] instance 'BANK_WRAPPER_INST2' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' has 43 connections declared, but only 25 given [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_d0e7_MC0_ddrc_0_phy_wrapper.sv:3951]
INFO: [Synth 8-6157] synthesizing module 'XPLL' [/media/omar/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:161091]
INFO: [Synth 8-6155] done synthesizing module 'XPLL' (0#1) [/media/omar/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:161091]
WARNING: [Synth 8-7023] instance 'u_xpll0_bank0' of module 'XPLL' has 37 connections declared, but only 30 given [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_d0e7_MC0_ddrc_0_phy_wrapper.sv:4023]
INFO: [Synth 8-6157] synthesizing module 'XPLL__parameterized0' [/media/omar/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:161091]
INFO: [Synth 8-6155] done synthesizing module 'XPLL__parameterized0' (0#1) [/media/omar/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:161091]
WARNING: [Synth 8-7023] instance 'u_xpll0_bank1' of module 'XPLL' has 37 connections declared, but only 30 given [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_d0e7_MC0_ddrc_0_phy_wrapper.sv:4099]
WARNING: [Synth 8-7023] instance 'u_xpll0_bank2' of module 'XPLL' has 37 connections declared, but only 30 given [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_d0e7_MC0_ddrc_0_phy_wrapper.sv:4171]
INFO: [Synth 8-6155] done synthesizing module 'bd_d0e7_MC0_ddrc_0_phy_wrapper' (0#1) [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_d0e7_MC0_ddrc_0_phy_wrapper.sv:78]
INFO: [Synth 8-6155] done synthesizing module 'bd_d0e7_MC0_ddrc_0_phy' (0#1) [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/bfm/bd_d0e7_MC0_ddrc_0_phy.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'bd_d0e7_MC0_ddrc_0_wrapper' (0#1) [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/hdl/rtl/bd_d0e7_MC0_ddrc_0_wrapper.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'bd_d0e7_MC0_ddrc_0' (0#1) [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/hdl/rtl/bd_d0e7_MC0_ddrc_0.sv:67]
WARNING: [Synth 8-7023] instance 'MC0_ddrc' of module 'bd_d0e7_MC0_ddrc_0' has 52 connections declared, but only 20 given [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/synth/bd_d0e7.v:790]
INFO: [Synth 8-6157] synthesizing module 'bd_d0e7_S00_AXI_nmu_0' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_d0e7_S00_AXI_nmu_0.sv:55]
INFO: [Synth 8-6157] synthesizing module 'bd_d0e7_S00_AXI_nmu_0_top' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_d0e7_S00_AXI_nmu_0_top.sv:70]
INFO: [Synth 8-6157] synthesizing module 'NOC_NMU128' [/media/omar/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:95298]
INFO: [Synth 8-6155] done synthesizing module 'NOC_NMU128' (0#1) [/media/omar/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:95298]
WARNING: [Synth 8-7023] instance 'NOC_NMU128_INST' of module 'NOC_NMU128' has 74 connections declared, but only 72 given [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_d0e7_S00_AXI_nmu_0_top.sv:528]
INFO: [Synth 8-6155] done synthesizing module 'bd_d0e7_S00_AXI_nmu_0_top' (0#1) [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_d0e7_S00_AXI_nmu_0_top.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'bd_d0e7_S00_AXI_nmu_0' (0#1) [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_d0e7_S00_AXI_nmu_0.sv:55]
WARNING: [Synth 8-7023] instance 'S00_AXI_nmu' of module 'bd_d0e7_S00_AXI_nmu_0' has 58 connections declared, but only 49 given [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/synth/bd_d0e7.v:812]
INFO: [Synth 8-6157] synthesizing module 'bd_d0e7_S01_AXI_nmu_0' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_d0e7_S01_AXI_nmu_0.sv:55]
INFO: [Synth 8-6157] synthesizing module 'bd_d0e7_S01_AXI_nmu_0_top' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_d0e7_S01_AXI_nmu_0_top.sv:70]
INFO: [Synth 8-6157] synthesizing module 'NOC_NMU128__parameterized0' [/media/omar/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:95298]
INFO: [Synth 8-6155] done synthesizing module 'NOC_NMU128__parameterized0' (0#1) [/media/omar/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:95298]
WARNING: [Synth 8-7023] instance 'NOC_NMU128_INST' of module 'NOC_NMU128' has 74 connections declared, but only 72 given [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_d0e7_S01_AXI_nmu_0_top.sv:528]
INFO: [Synth 8-6155] done synthesizing module 'bd_d0e7_S01_AXI_nmu_0_top' (0#1) [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_d0e7_S01_AXI_nmu_0_top.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'bd_d0e7_S01_AXI_nmu_0' (0#1) [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_d0e7_S01_AXI_nmu_0.sv:55]
WARNING: [Synth 8-7023] instance 'S01_AXI_nmu' of module 'bd_d0e7_S01_AXI_nmu_0' has 58 connections declared, but only 49 given [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/synth/bd_d0e7.v:863]
INFO: [Synth 8-6157] synthesizing module 'bd_d0e7_S02_AXI_nmu_0' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_d0e7_S02_AXI_nmu_0.sv:55]
INFO: [Synth 8-6157] synthesizing module 'bd_d0e7_S02_AXI_nmu_0_top' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_d0e7_S02_AXI_nmu_0_top.sv:70]
WARNING: [Synth 8-7023] instance 'NOC_NMU128_INST' of module 'NOC_NMU128' has 74 connections declared, but only 72 given [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_d0e7_S02_AXI_nmu_0_top.sv:528]
INFO: [Synth 8-6155] done synthesizing module 'bd_d0e7_S02_AXI_nmu_0_top' (0#1) [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_d0e7_S02_AXI_nmu_0_top.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'bd_d0e7_S02_AXI_nmu_0' (0#1) [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_d0e7_S02_AXI_nmu_0.sv:55]
WARNING: [Synth 8-7023] instance 'S02_AXI_nmu' of module 'bd_d0e7_S02_AXI_nmu_0' has 58 connections declared, but only 49 given [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/synth/bd_d0e7.v:914]
INFO: [Synth 8-6157] synthesizing module 'bd_d0e7_S03_AXI_nmu_0' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_5/hdl/bfm/bd_d0e7_S03_AXI_nmu_0.sv:55]
INFO: [Synth 8-6157] synthesizing module 'bd_d0e7_S03_AXI_nmu_0_top' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_5/hdl/bfm/bd_d0e7_S03_AXI_nmu_0_top.sv:70]
WARNING: [Synth 8-7023] instance 'NOC_NMU128_INST' of module 'NOC_NMU128' has 74 connections declared, but only 72 given [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_5/hdl/bfm/bd_d0e7_S03_AXI_nmu_0_top.sv:528]
INFO: [Synth 8-6155] done synthesizing module 'bd_d0e7_S03_AXI_nmu_0_top' (0#1) [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_5/hdl/bfm/bd_d0e7_S03_AXI_nmu_0_top.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'bd_d0e7_S03_AXI_nmu_0' (0#1) [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_5/hdl/bfm/bd_d0e7_S03_AXI_nmu_0.sv:55]
WARNING: [Synth 8-7023] instance 'S03_AXI_nmu' of module 'bd_d0e7_S03_AXI_nmu_0' has 58 connections declared, but only 49 given [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/synth/bd_d0e7.v:965]
INFO: [Synth 8-6157] synthesizing module 'bd_d0e7_const_0_0' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_1/synth/bd_d0e7_const_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant' (0#1) [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'bd_d0e7_const_0_0' (0#1) [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_1/synth/bd_d0e7_const_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d0e7' (0#1) [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/synth/bd_d0e7.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_axi_noc_0_0' (0#1) [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/synth/top_axi_noc_0_0.v:53]
WARNING: [Synth 8-3848] Net CNTVALUEOUT in module/entity advanced_io_wizard_phy_v1_0_bank_wrapper does not have driver. [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:165]
WARNING: [Synth 8-3848] Net CNTVALUEOUT in module/entity advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized0 does not have driver. [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:165]
WARNING: [Synth 8-3848] Net CNTVALUEOUT in module/entity advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 does not have driver. [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:165]
WARNING: [Synth 8-3848] Net nc_dmc_d in module/entity bd_d0e7_MC0_ddrc_0_phy_wrapper does not have driver. [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_d0e7_MC0_ddrc_0_phy_wrapper.sv:1153]
WARNING: [Synth 8-3848] Net nc_dmc2phy_rdcs0 in module/entity bd_d0e7_MC0_ddrc_0_phy_wrapper does not have driver. [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_d0e7_MC0_ddrc_0_phy_wrapper.sv:1173]
WARNING: [Synth 8-3848] Net nc_dmc2phy_rdcs1 in module/entity bd_d0e7_MC0_ddrc_0_phy_wrapper does not have driver. [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_d0e7_MC0_ddrc_0_phy_wrapper.sv:1176]
WARNING: [Synth 8-3848] Net nc_dmc2phy_rden in module/entity bd_d0e7_MC0_ddrc_0_phy_wrapper does not have driver. [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_d0e7_MC0_ddrc_0_phy_wrapper.sv:1179]
WARNING: [Synth 8-3848] Net nc_dmc2phy_wrcs0 in module/entity bd_d0e7_MC0_ddrc_0_phy_wrapper does not have driver. [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_d0e7_MC0_ddrc_0_phy_wrapper.sv:1182]
WARNING: [Synth 8-3848] Net nc_dmc2phy_wrcs1 in module/entity bd_d0e7_MC0_ddrc_0_phy_wrapper does not have driver. [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_d0e7_MC0_ddrc_0_phy_wrapper.sv:1185]
WARNING: [Synth 8-3848] Net nc_dmc2phy_wren in module/entity bd_d0e7_MC0_ddrc_0_phy_wrapper does not have driver. [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_d0e7_MC0_ddrc_0_phy_wrapper.sv:1188]
WARNING: [Synth 8-7129] Port FIFO_EMPTY[8] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIFO_EMPTY[1] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIFO_EMPTY[0] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIFO_WR_CLK[8] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIFO_WR_CLK[1] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIFO_WR_CLK[0] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_STATUS[8] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_STATUS[1] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_STATUS[0] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[431] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[430] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[429] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[428] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[427] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[426] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[425] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[424] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[423] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[422] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[421] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[420] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[419] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[418] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[417] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[416] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[415] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[414] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[413] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[412] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[411] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[410] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[409] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[408] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[407] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[406] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[405] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[404] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[403] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[402] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[401] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[400] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[399] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[398] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[397] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[396] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[395] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[394] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[393] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[392] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[391] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[390] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[389] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[388] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[387] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[386] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[385] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[384] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[95] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[94] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[93] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[92] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[91] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[90] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[89] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[88] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[87] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[86] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[85] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[84] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[83] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[82] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[81] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[80] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[79] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[78] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[77] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[76] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[75] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[74] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[73] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[72] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[71] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[70] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[69] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[68] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[67] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[66] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[65] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[64] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[63] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[62] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[61] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[60] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[59] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[58] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[57] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[56] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[55] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[54] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[53] in module advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2761.090 ; gain = 290.828 ; free physical = 6422 ; free virtual = 15128
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2761.090 ; gain = 290.828 ; free physical = 6422 ; free virtual = 15128
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2761.090 ; gain = 290.828 ; free physical = 6422 ; free virtual = 15128
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2769.090 ; gain = 0.000 ; free physical = 6427 ; free virtual = 15133
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Constraints 18-6358] GCLK_DESKEW_DEFAULT not specified in Clock Expansion Window constraints config file for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Device 21-9335] Optimized delay calculation is enabled for this device.
INFO: [Constraints 18-13227] Created floorplan with Advanced Flow Feature Set
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/top_axi_noc_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/top_axi_noc_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_0/xdc/bd_d0e7_S00_AXI_nmu_0.xdc] for cell 'inst/S00_AXI_nmu/bd_d0e7_S00_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_0/xdc/bd_d0e7_S00_AXI_nmu_0.xdc] for cell 'inst/S00_AXI_nmu/bd_d0e7_S00_AXI_nmu_0_top_INST'
Parsing XDC File [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_2/xdc/bd_d0e7_M00_AXI_nsu_0.xdc] for cell 'inst/M00_AXI_nsu/bd_d0e7_M00_AXI_nsu_0_top_INST'
Finished Parsing XDC File [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_2/xdc/bd_d0e7_M00_AXI_nsu_0.xdc] for cell 'inst/M00_AXI_nsu/bd_d0e7_M00_AXI_nsu_0_top_INST'
Parsing XDC File [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_3/xdc/bd_d0e7_S01_AXI_nmu_0.xdc] for cell 'inst/S01_AXI_nmu/bd_d0e7_S01_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_3/xdc/bd_d0e7_S01_AXI_nmu_0.xdc] for cell 'inst/S01_AXI_nmu/bd_d0e7_S01_AXI_nmu_0_top_INST'
Parsing XDC File [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_4/xdc/bd_d0e7_S02_AXI_nmu_0.xdc] for cell 'inst/S02_AXI_nmu/bd_d0e7_S02_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_4/xdc/bd_d0e7_S02_AXI_nmu_0.xdc] for cell 'inst/S02_AXI_nmu/bd_d0e7_S02_AXI_nmu_0_top_INST'
Parsing XDC File [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_5/xdc/bd_d0e7_S03_AXI_nmu_0.xdc] for cell 'inst/S03_AXI_nmu/bd_d0e7_S03_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_5/xdc/bd_d0e7_S03_AXI_nmu_0.xdc] for cell 'inst/S03_AXI_nmu/bd_d0e7_S03_AXI_nmu_0_top_INST'
Parsing XDC File [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/hdl/par/bd_d0e7_MC0_ddrc_0_ip.xdc] for cell 'inst/MC0_ddrc/inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2987.418 ; gain = 64.875 ; free physical = 6402 ; free virtual = 15108
Finished Parsing XDC File [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/hdl/par/bd_d0e7_MC0_ddrc_0_ip.xdc] for cell 'inst/MC0_ddrc/inst'
Parsing XDC File [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/top_axi_noc_0_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/top_axi_noc_0_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/top_axi_noc_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/top_axi_noc_0_0.xdc] for cell 'inst'
Parsing XDC File [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.runs/top_axi_noc_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.runs/top_axi_noc_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.runs/top_axi_noc_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_axi_noc_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_axi_noc_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3000.293 ; gain = 0.000 ; free physical = 6397 ; free virtual = 15104
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3000.293 ; gain = 0.000 ; free physical = 6397 ; free virtual = 15104
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3000.293 ; gain = 530.031 ; free physical = 6396 ; free virtual = 15103
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvc1902-vsva2197-2MP-e-S
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3008.297 ; gain = 538.035 ; free physical = 6396 ; free virtual = 15103
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/S00_AXI_nmu/bd_d0e7_S00_AXI_nmu_0_top_INST. (constraint file  /home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.runs/top_axi_noc_0_0_synth_1/dont_touch.xdc, line 35).
Applied set_property KEEP_HIERARCHY = SOFT for inst/M00_AXI_nsu/bd_d0e7_M00_AXI_nsu_0_top_INST. (constraint file  /home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.runs/top_axi_noc_0_0_synth_1/dont_touch.xdc, line 38).
Applied set_property KEEP_HIERARCHY = SOFT for inst/S01_AXI_nmu/bd_d0e7_S01_AXI_nmu_0_top_INST. (constraint file  /home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.runs/top_axi_noc_0_0_synth_1/dont_touch.xdc, line 41).
Applied set_property KEEP_HIERARCHY = SOFT for inst/S02_AXI_nmu/bd_d0e7_S02_AXI_nmu_0_top_INST. (constraint file  /home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.runs/top_axi_noc_0_0_synth_1/dont_touch.xdc, line 44).
Applied set_property KEEP_HIERARCHY = SOFT for inst/S03_AXI_nmu/bd_d0e7_S03_AXI_nmu_0_top_INST. (constraint file  /home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.runs/top_axi_noc_0_0_synth_1/dont_touch.xdc, line 47).
Applied set_property KEEP_HIERARCHY = SOFT for inst/MC0_ddrc/inst. (constraint file  /home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.runs/top_axi_noc_0_0_synth_1/dont_touch.xdc, line 50).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/S00_AXI_nmu. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/const_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/M00_AXI_nsu. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/S01_AXI_nmu. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/S02_AXI_nmu. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/S03_AXI_nmu. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/MC0_ddrc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/MC0_ddrc/inst/noc_ddr4_phy. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IOB[19]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IOB[2]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IOB[51]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IOB[27]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IOB[52]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IOB[20]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IOB[31]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IOB[24]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IOB[9]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IOB[17]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IOB[22]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IOB[29]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IOB[28]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IOB[34]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IOB[35]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IOB[14]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IOB[11]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IOB[16]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IOB[49]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IOB[3]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IOB[53]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IOB[18]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IOB[13]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IOB[12]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IOB[23]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IOB[8]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IOB[42]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IOB[30]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IOB[18]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IOB[42]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[6]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[18]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[30]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[42]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IOB[40]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IOB[26]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IOB[27]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IOB[33]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IOB[32]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IOB[35]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IOB[34]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IOB[17]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IOB[16]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IOB[15]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IOB[14]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IOB[41]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IOB[20]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IOB[21]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IOB[23]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IOB[22]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IOB[38]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IOB[39]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IOB[40]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IOB[41]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IOB[44]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IOB[45]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IOB[39]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IOB[46]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IOB[47]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[5]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[4]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[3]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[2]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[9]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[8]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[11]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[10]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IOB[38]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[17]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[16]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[15]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[14]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[21]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[20]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[23]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[22]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[29]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[28]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IOB[44]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[27]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[26]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[32]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[33]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[35]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[34]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[40]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[41]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[39]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[38]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IOB[45]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[44]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[45]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[47]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[46]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IOB[47]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IOB[46]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IOB[28]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IOB[29]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IOB[37]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IOB[25]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IOB[13]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IOB[37]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[1]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[13]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[25]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[37]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IOB[36]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IOB[24]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IOB[12]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IOB[36]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[0]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[12]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[24]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IOB[36]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IOB[32]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/MC0_ddrc/inst/noc_ddr4_phy/inst/ch0_ddr4_reset_n. (constraint file  auto generated constraint).
Applied set_property KEEP = true for sys_clk0_clk_n[0]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for sys_clk0_clk_p[0]. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3008.297 ; gain = 538.035 ; free physical = 6395 ; free virtual = 15103
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3008.297 ; gain = 538.035 ; free physical = 6390 ; free virtual = 15098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:164)
BRAMs: 1934 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3008.297 ; gain = 538.035 ; free physical = 6404 ; free virtual = 15113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 3709.422 ; gain = 1239.160 ; free physical = 5712 ; free virtual = 14437
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 3729.430 ; gain = 1259.168 ; free physical = 5697 ; free virtual = 14423
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_d0e7_M00_AXI_nsu_0_top`
   Worst Slack before retiming is invalid and worst slack after retiming is invalid
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_d0e7_M00_AXI_nsu_0_top' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_d0e7_M00_AXI_nsu_0`
   Worst Slack before retiming is invalid and worst slack after retiming is invalid
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_d0e7_M00_AXI_nsu_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_d0e7_MC0_ddrc_0_phy`
   Worst Slack before retiming is invalid and worst slack after retiming is invalid
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_d0e7_MC0_ddrc_0_phy' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_d0e7_MC0_ddrc_0_wrapper`
   Worst Slack before retiming is invalid and worst slack after retiming is invalid
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_d0e7_MC0_ddrc_0_wrapper' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_d0e7_MC0_ddrc_0`
   Worst Slack before retiming is invalid and worst slack after retiming is invalid
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_d0e7_MC0_ddrc_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_d0e7_S00_AXI_nmu_0_top`
   Worst Slack before retiming is invalid and worst slack after retiming is invalid
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_d0e7_S00_AXI_nmu_0_top' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_d0e7_S00_AXI_nmu_0`
   Worst Slack before retiming is invalid and worst slack after retiming is invalid
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_d0e7_S00_AXI_nmu_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_d0e7_S01_AXI_nmu_0_top`
   Worst Slack before retiming is invalid and worst slack after retiming is invalid
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_d0e7_S01_AXI_nmu_0_top' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_d0e7_S01_AXI_nmu_0`
   Worst Slack before retiming is invalid and worst slack after retiming is invalid
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_d0e7_S01_AXI_nmu_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_d0e7_S02_AXI_nmu_0_top`
   Worst Slack before retiming is invalid and worst slack after retiming is invalid
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_d0e7_S02_AXI_nmu_0_top' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_d0e7_S02_AXI_nmu_0`
   Worst Slack before retiming is invalid and worst slack after retiming is invalid
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_d0e7_S02_AXI_nmu_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_d0e7_S03_AXI_nmu_0_top`
   Worst Slack before retiming is invalid and worst slack after retiming is invalid
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_d0e7_S03_AXI_nmu_0_top' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_d0e7_S03_AXI_nmu_0`
   Worst Slack before retiming is invalid and worst slack after retiming is invalid
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_d0e7_S03_AXI_nmu_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_d0e7_const_0_0`
   Worst Slack before retiming is invalid and worst slack after retiming is invalid
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_d0e7_const_0_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_d0e7`
   Worst Slack before retiming is invalid and worst slack after retiming is invalid
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_d0e7' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `top_axi_noc_0_0`
   Worst Slack before retiming is invalid and worst slack after retiming is invalid
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `top_axi_noc_0_0' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 3737.438 ; gain = 1267.176 ; free physical = 5687 ; free virtual = 14413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `bd_d0e7_M00_AXI_nsu_0_top`
   Worst Slack before retiming is invalid and worst slack after retiming is invalid
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_d0e7_M00_AXI_nsu_0_top' done


INFO: [Synth 8-5816] Retiming module `bd_d0e7_M00_AXI_nsu_0`
   Worst Slack before retiming is invalid and worst slack after retiming is invalid
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_d0e7_M00_AXI_nsu_0' done


INFO: [Synth 8-5816] Retiming module `bd_d0e7_MC0_ddrc_0_phy`
   Worst Slack before retiming is invalid and worst slack after retiming is invalid
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_d0e7_MC0_ddrc_0_phy' done


INFO: [Synth 8-5816] Retiming module `bd_d0e7_MC0_ddrc_0_wrapper`
   Worst Slack before retiming is invalid and worst slack after retiming is invalid
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_d0e7_MC0_ddrc_0_wrapper' done


INFO: [Synth 8-5816] Retiming module `bd_d0e7_MC0_ddrc_0`
   Worst Slack before retiming is invalid and worst slack after retiming is invalid
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_d0e7_MC0_ddrc_0' done


INFO: [Synth 8-5816] Retiming module `bd_d0e7_S00_AXI_nmu_0_top`
   Worst Slack before retiming is invalid and worst slack after retiming is invalid
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_d0e7_S00_AXI_nmu_0_top' done


INFO: [Synth 8-5816] Retiming module `bd_d0e7_S00_AXI_nmu_0`
   Worst Slack before retiming is invalid and worst slack after retiming is invalid
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_d0e7_S00_AXI_nmu_0' done


INFO: [Synth 8-5816] Retiming module `bd_d0e7_S01_AXI_nmu_0_top`
   Worst Slack before retiming is invalid and worst slack after retiming is invalid
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_d0e7_S01_AXI_nmu_0_top' done


INFO: [Synth 8-5816] Retiming module `bd_d0e7_S01_AXI_nmu_0`
   Worst Slack before retiming is invalid and worst slack after retiming is invalid
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_d0e7_S01_AXI_nmu_0' done


INFO: [Synth 8-5816] Retiming module `bd_d0e7_S02_AXI_nmu_0_top`
   Worst Slack before retiming is invalid and worst slack after retiming is invalid
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_d0e7_S02_AXI_nmu_0_top' done


INFO: [Synth 8-5816] Retiming module `bd_d0e7_S02_AXI_nmu_0`
   Worst Slack before retiming is invalid and worst slack after retiming is invalid
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_d0e7_S02_AXI_nmu_0' done


INFO: [Synth 8-5816] Retiming module `bd_d0e7_S03_AXI_nmu_0_top`
   Worst Slack before retiming is invalid and worst slack after retiming is invalid
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_d0e7_S03_AXI_nmu_0_top' done


INFO: [Synth 8-5816] Retiming module `bd_d0e7_S03_AXI_nmu_0`
   Worst Slack before retiming is invalid and worst slack after retiming is invalid
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_d0e7_S03_AXI_nmu_0' done


INFO: [Synth 8-5816] Retiming module `bd_d0e7_const_0_0`
   Worst Slack before retiming is invalid and worst slack after retiming is invalid
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_d0e7_const_0_0' done


INFO: [Synth 8-5816] Retiming module `bd_d0e7`
   Worst Slack before retiming is invalid and worst slack after retiming is invalid
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_d0e7' done


INFO: [Synth 8-5816] Retiming module `top_axi_noc_0_0`
   Worst Slack before retiming is invalid and worst slack after retiming is invalid
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `top_axi_noc_0_0' done


---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_CREDIT_RDY to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[181] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[180] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[179] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[178] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[177] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[176] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[175] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[174] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[173] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[172] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[171] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[170] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[169] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[168] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[167] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[166] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[165] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[164] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[163] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[162] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[161] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[160] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[159] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[158] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[157] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[156] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[155] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[154] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[153] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[152] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[151] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[150] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[149] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[148] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[147] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[146] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[145] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[144] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[143] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[142] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[141] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[140] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[139] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[138] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[137] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[136] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[135] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[134] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[133] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[132] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[131] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[130] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[129] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[128] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[127] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[126] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[125] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[124] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[123] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[122] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[121] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[120] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[119] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[118] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[117] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[116] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[115] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[114] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[113] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[112] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[111] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[110] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[109] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[108] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[107] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[106] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[105] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[104] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[103] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[102] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[101] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[100] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[99] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[98] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[97] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[96] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[95] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[94] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[93] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[92] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[91] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[90] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[89] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[88] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[87] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[86] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[85] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[84] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[83] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 3892.250 ; gain = 1421.988 ; free physical = 5556 ; free virtual = 14282
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 3892.250 ; gain = 1421.988 ; free physical = 5556 ; free virtual = 14282
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 3892.250 ; gain = 1421.988 ; free physical = 5548 ; free virtual = 14274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 3892.250 ; gain = 1421.988 ; free physical = 5548 ; free virtual = 14274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 3892.250 ; gain = 1421.988 ; free physical = 5548 ; free virtual = 14274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 3892.250 ; gain = 1421.988 ; free physical = 5548 ; free virtual = 14274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |DDRMC      |     1|
|2     |DDRMC_RIU  |     1|
|3     |NOC_NMU128 |     4|
|4     |NOC_NSU512 |     1|
|5     |XPHY       |    23|
|13    |XPIO_VREF  |    16|
|14    |XPLL       |     3|
|16    |IBUFDS     |     1|
|17    |IOBUF      |    72|
|18    |IOBUFDS    |     8|
|19    |OBUF       |    26|
|20    |OBUFDS     |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 3892.250 ; gain = 1421.988 ; free physical = 5548 ; free virtual = 14274
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3892.250 ; gain = 1182.785 ; free physical = 5549 ; free virtual = 14274
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 3892.250 ; gain = 1421.988 ; free physical = 5549 ; free virtual = 14274
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3892.250 ; gain = 0.000 ; free physical = 5710 ; free virtual = 14435
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Constraints 18-6358] GCLK_DESKEW_DEFAULT not specified in Clock Expansion Window constraints config file for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Device 21-9335] Optimized delay calculation is enabled for this device.
INFO: [Constraints 18-13227] Created floorplan with Advanced Flow Feature Set
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[0].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[1].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[2].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[3].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[4].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[5].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[6].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[7].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[6].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[7].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[2].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[3].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[4].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[5].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[6].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[7].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
INFO: [Constraints 18-5243] Reading ELF File '/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_axi_noc_0_0/bd_0/ip/ip_6/ip_0/bd_d0e7_MC0_ddrc_0_phy_ddrmc.elf' for cell 'inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3892.250 ; gain = 0.000 ; free physical = 5714 ; free virtual = 14440
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 6af73dab
INFO: [Common 17-83] Releasing license: Synthesis
302 Infos, 274 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 3892.250 ; gain = 2312.574 ; free physical = 5716 ; free virtual = 14442
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3058.673; main = 3058.673; forked = 269.356
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4431.164; main = 3881.895; forked = 917.551
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3905.902 ; gain = 0.000 ; free physical = 5715 ; free virtual = 14445
INFO: [Common 17-1381] The checkpoint '/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.runs/top_axi_noc_0_0_synth_1/top_axi_noc_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP top_axi_noc_0_0, cache-ID = dfbf78bd2bf6888c
INFO: [Coretcl 2-1174] Renamed 19 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3961.930 ; gain = 0.000 ; free physical = 5691 ; free virtual = 14425
INFO: [Common 17-1381] The checkpoint '/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.runs/top_axi_noc_0_0_synth_1/top_axi_noc_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_axi_noc_0_0_utilization_synth.rpt -pb top_axi_noc_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 10 13:44:19 2025...
