MemCellType,CellArea (F^2),CellAspectRatio,AccessType,AccessCMOSWidth (F),SRAMCellNMOSWidth (F),SRAMCellPMOSWidth (F),ReadMode,ReadVoltage (V),MinSenseVoltage (mV),Stitching,MemoryCellInputFile,DesignTarget,DeviceRoadmap,LocalWireType,LocalWireRepeaterType,LocalWireUseLowSwing,GlobalWireType,GlobalWireRepeaterType,GlobalWireUseLowSwing,Routing,InternalSensing,Temperature (K),BufferDesignOptimization,ProcessNode,OptimizationTarget,WordWidth (bit),Capacity (MB),Benchmark Name,Read Accesses,Write Accesses,Total Dynamic Read Power (mW),Total Dynamic Write Power (mW),Total Power,Total Dynamic Read Energy (mJ),Total Dynamic Write Energy (mJ),Total Read Latency (ms),Total Write Latency (ms),Read BW Util,Write BW Util,Area (mm^2),Area Efficiency (percent),Read Latency (ns),Write Latency (ns),Read Energy (pJ),Write Energy (pJ),Leakage Power (mW),Bits Per Cell
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet50w,211500000.0,0,974.169,0.0,1041.069,974.169,0.0,777.474,0.0,11.06895198220594,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet50w,211500000.0,0,974.169,0.0,1041.069,974.169,0.0,777.474,0.0,11.06895198220594,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet50w_int,4700000.0,0,21.6482,0.0,88.54820000000001,21.6482,0.0,17.2772,0.0,0.24597671071568758,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet50w_int,4700000.0,0,21.6482,0.0,88.54820000000001,21.6482,0.0,17.2772,0.0,0.24597671071568758,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet26w_single,87750000.0,0,404.1765,0.0,471.0765,404.1765,0.0,322.569,0.0,4.592437524532252,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet26w_single,87750000.0,0,404.1765,0.0,471.0765,404.1765,0.0,322.569,0.0,4.592437524532252,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet26w_single_int,1950000.0,0,8.9817,0.0,75.88170000000001,8.9817,0.0,7.1682,0.0,0.10205416721182782,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet26w_single_int,1950000.0,0,8.9817,0.0,75.88170000000001,8.9817,0.0,7.1682,0.0,0.10205416721182782,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet26w_multi,265500000.0,0,1222.893,0.0,1289.7930000000001,1222.893,0.0,975.978,0.0,13.895067381918095,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet26w_multi,265500000.0,0,1222.893,0.0,1289.7930000000001,1222.893,0.0,975.978,0.0,13.895067381918095,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet26w_multi_int,5900000.0,0,27.1754,0.0,94.0754,27.1754,0.0,21.6884,0.0,0.30877927515373543,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet26w_multi_int,5900000.0,0,27.1754,0.0,94.0754,27.1754,0.0,21.6884,0.0,0.30877927515373543,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ALBERTw_emb,3840000.0,0,17.68704,0.0,84.58704,17.68704,0.0,14.11584,0.0,0.2009682062017532,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ALBERTw_emb,3840000.0,0,17.68704,0.0,84.58704,17.68704,0.0,14.11584,0.0,0.2009682062017532,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ALBERTw_all,11700000.0,0,53.8902,0.0,120.7902,53.8902,0.0,43.0092,0.0,0.612325003270967,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ALBERTw_all,11700000.0,0,53.8902,0.0,120.7902,53.8902,0.0,43.0092,0.0,0.612325003270967,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ALBERTw_multi,29200000.0,0,134.4952,0.0,201.39520000000002,134.4952,0.0,107.33919999999999,0.0,1.5281957346591653,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ALBERTw_multi,29200000.0,0,134.4952,0.0,201.39520000000002,134.4952,0.0,107.33919999999999,0.0,1.5281957346591653,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet50,324000000.0,108000000.0,1492.344,277.02,1836.2640000000001,1492.344,277.02,1191.024,396.36,16.956692398272928,5.864386072083079,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet50,324000000.0,108000000.0,1492.344,277.02,1836.2640000000001,1492.344,277.02,1191.024,396.36,16.956692398272928,5.864386072083079,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet50_int,7200000.0,2400000.0,33.163199999999996,6.156,106.2192,33.163199999999996,6.156,26.467200000000002,8.808,0.37681538662828734,0.13031969049073508,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet50_int,7200000.0,2400000.0,33.163199999999996,6.156,106.2192,33.163199999999996,6.156,26.467200000000002,8.808,0.37681538662828734,0.13031969049073508,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet26_single,99000000.0,9900000.0,455.994,25.3935,548.2875,455.994,25.3935,363.924,36.333,5.18121156613895,0.5375687232742822,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet26_single,99000000.0,9900000.0,455.994,25.3935,548.2875,455.994,25.3935,363.924,36.333,5.18121156613895,0.5375687232742822,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet26_single_int,2200000.0,220000.0,10.1332,0.5642999999999999,77.59750000000001,10.1332,0.5642999999999999,8.0872,0.8074,0.1151380348030878,0.011945971628317382,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet26_single_int,2200000.0,220000.0,10.1332,0.5642999999999999,77.59750000000001,10.1332,0.5642999999999999,8.0872,0.8074,0.1151380348030878,0.011945971628317382,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet26_multi,297000000.0,40500000.0,1367.982,103.8825,1538.7645,1367.982,103.8825,1091.772,148.635,15.543634698416852,2.1991447770311545,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet26_multi,297000000.0,40500000.0,1367.982,103.8825,1538.7645,1367.982,103.8825,1091.772,148.635,15.543634698416852,2.1991447770311545,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet26_multi_int,6600000.0,900000.0,30.3996,2.3085,99.6081,30.3996,2.3085,24.261599999999998,3.303,0.34541410440926335,0.04886988393402566,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet26_multi_int,6600000.0,900000.0,30.3996,2.3085,99.6081,30.3996,2.3085,24.261599999999998,3.303,0.34541410440926335,0.04886988393402566,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet50w,211500000.0,0,974.169,0.0,1041.069,974.169,0.0,777.474,0.0,11.06895198220594,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet50w,211500000.0,0,974.169,0.0,1041.069,974.169,0.0,777.474,0.0,11.06895198220594,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet50w_int,4700000.0,0,21.6482,0.0,88.54820000000001,21.6482,0.0,17.2772,0.0,0.24597671071568758,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet50w_int,4700000.0,0,21.6482,0.0,88.54820000000001,21.6482,0.0,17.2772,0.0,0.24597671071568758,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet26w_single,87750000.0,0,404.1765,0.0,471.0765,404.1765,0.0,322.569,0.0,4.592437524532252,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet26w_single,87750000.0,0,404.1765,0.0,471.0765,404.1765,0.0,322.569,0.0,4.592437524532252,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet26w_single_int,1950000.0,0,8.9817,0.0,75.88170000000001,8.9817,0.0,7.1682,0.0,0.10205416721182782,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet26w_single_int,1950000.0,0,8.9817,0.0,75.88170000000001,8.9817,0.0,7.1682,0.0,0.10205416721182782,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet26w_multi,265500000.0,0,1222.893,0.0,1289.7930000000001,1222.893,0.0,975.978,0.0,13.895067381918095,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet26w_multi,265500000.0,0,1222.893,0.0,1289.7930000000001,1222.893,0.0,975.978,0.0,13.895067381918095,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet26w_multi_int,5900000.0,0,27.1754,0.0,94.0754,27.1754,0.0,21.6884,0.0,0.30877927515373543,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet26w_multi_int,5900000.0,0,27.1754,0.0,94.0754,27.1754,0.0,21.6884,0.0,0.30877927515373543,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ALBERTw_emb,3840000.0,0,17.68704,0.0,84.58704,17.68704,0.0,14.11584,0.0,0.2009682062017532,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ALBERTw_emb,3840000.0,0,17.68704,0.0,84.58704,17.68704,0.0,14.11584,0.0,0.2009682062017532,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ALBERTw_all,11700000.0,0,53.8902,0.0,120.7902,53.8902,0.0,43.0092,0.0,0.612325003270967,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ALBERTw_all,11700000.0,0,53.8902,0.0,120.7902,53.8902,0.0,43.0092,0.0,0.612325003270967,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ALBERTw_multi,29200000.0,0,134.4952,0.0,201.39520000000002,134.4952,0.0,107.33919999999999,0.0,1.5281957346591653,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ALBERTw_multi,29200000.0,0,134.4952,0.0,201.39520000000002,134.4952,0.0,107.33919999999999,0.0,1.5281957346591653,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet50,324000000.0,108000000.0,1492.344,277.02,1836.2640000000001,1492.344,277.02,1191.024,396.36,16.956692398272928,5.864386072083079,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet50,324000000.0,108000000.0,1492.344,277.02,1836.2640000000001,1492.344,277.02,1191.024,396.36,16.956692398272928,5.864386072083079,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet50_int,7200000.0,2400000.0,33.163199999999996,6.156,106.2192,33.163199999999996,6.156,26.467200000000002,8.808,0.37681538662828734,0.13031969049073508,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet50_int,7200000.0,2400000.0,33.163199999999996,6.156,106.2192,33.163199999999996,6.156,26.467200000000002,8.808,0.37681538662828734,0.13031969049073508,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet26_single,99000000.0,9900000.0,455.994,25.3935,548.2875,455.994,25.3935,363.924,36.333,5.18121156613895,0.5375687232742822,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet26_single,99000000.0,9900000.0,455.994,25.3935,548.2875,455.994,25.3935,363.924,36.333,5.18121156613895,0.5375687232742822,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet26_single_int,2200000.0,220000.0,10.1332,0.5642999999999999,77.59750000000001,10.1332,0.5642999999999999,8.0872,0.8074,0.1151380348030878,0.011945971628317382,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet26_single_int,2200000.0,220000.0,10.1332,0.5642999999999999,77.59750000000001,10.1332,0.5642999999999999,8.0872,0.8074,0.1151380348030878,0.011945971628317382,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet26_multi,297000000.0,40500000.0,1367.982,103.8825,1538.7645,1367.982,103.8825,1091.772,148.635,15.543634698416852,2.1991447770311545,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet26_multi,297000000.0,40500000.0,1367.982,103.8825,1538.7645,1367.982,103.8825,1091.772,148.635,15.543634698416852,2.1991447770311545,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet26_multi_int,6600000.0,900000.0,30.3996,2.3085,99.6081,30.3996,2.3085,24.261599999999998,3.303,0.34541410440926335,0.04886988393402566,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteEDP, 64, 2,ResNet26_multi_int,6600000.0,900000.0,30.3996,2.3085,99.6081,30.3996,2.3085,24.261599999999998,3.303,0.34541410440926335,0.04886988393402566,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet50w,211500000.0,0,974.169,0.0,1041.069,974.169,0.0,777.474,0.0,11.06895198220594,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet50w,211500000.0,0,974.169,0.0,1041.069,974.169,0.0,777.474,0.0,11.06895198220594,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet50w_int,4700000.0,0,21.6482,0.0,88.54820000000001,21.6482,0.0,17.2772,0.0,0.24597671071568758,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet50w_int,4700000.0,0,21.6482,0.0,88.54820000000001,21.6482,0.0,17.2772,0.0,0.24597671071568758,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet26w_single,87750000.0,0,404.1765,0.0,471.0765,404.1765,0.0,322.569,0.0,4.592437524532252,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet26w_single,87750000.0,0,404.1765,0.0,471.0765,404.1765,0.0,322.569,0.0,4.592437524532252,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet26w_single_int,1950000.0,0,8.9817,0.0,75.88170000000001,8.9817,0.0,7.1682,0.0,0.10205416721182782,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet26w_single_int,1950000.0,0,8.9817,0.0,75.88170000000001,8.9817,0.0,7.1682,0.0,0.10205416721182782,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet26w_multi,265500000.0,0,1222.893,0.0,1289.7930000000001,1222.893,0.0,975.978,0.0,13.895067381918095,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet26w_multi,265500000.0,0,1222.893,0.0,1289.7930000000001,1222.893,0.0,975.978,0.0,13.895067381918095,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet26w_multi_int,5900000.0,0,27.1754,0.0,94.0754,27.1754,0.0,21.6884,0.0,0.30877927515373543,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet26w_multi_int,5900000.0,0,27.1754,0.0,94.0754,27.1754,0.0,21.6884,0.0,0.30877927515373543,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ALBERTw_emb,3840000.0,0,17.68704,0.0,84.58704,17.68704,0.0,14.11584,0.0,0.2009682062017532,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ALBERTw_emb,3840000.0,0,17.68704,0.0,84.58704,17.68704,0.0,14.11584,0.0,0.2009682062017532,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ALBERTw_all,11700000.0,0,53.8902,0.0,120.7902,53.8902,0.0,43.0092,0.0,0.612325003270967,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ALBERTw_all,11700000.0,0,53.8902,0.0,120.7902,53.8902,0.0,43.0092,0.0,0.612325003270967,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ALBERTw_multi,29200000.0,0,134.4952,0.0,201.39520000000002,134.4952,0.0,107.33919999999999,0.0,1.5281957346591653,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ALBERTw_multi,29200000.0,0,134.4952,0.0,201.39520000000002,134.4952,0.0,107.33919999999999,0.0,1.5281957346591653,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet50,324000000.0,108000000.0,1492.344,277.02,1836.2640000000001,1492.344,277.02,1191.024,396.36,16.956692398272928,5.864386072083079,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet50,324000000.0,108000000.0,1492.344,277.02,1836.2640000000001,1492.344,277.02,1191.024,396.36,16.956692398272928,5.864386072083079,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet50_int,7200000.0,2400000.0,33.163199999999996,6.156,106.2192,33.163199999999996,6.156,26.467200000000002,8.808,0.37681538662828734,0.13031969049073508,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet50_int,7200000.0,2400000.0,33.163199999999996,6.156,106.2192,33.163199999999996,6.156,26.467200000000002,8.808,0.37681538662828734,0.13031969049073508,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet26_single,99000000.0,9900000.0,455.994,25.3935,548.2875,455.994,25.3935,363.924,36.333,5.18121156613895,0.5375687232742822,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet26_single,99000000.0,9900000.0,455.994,25.3935,548.2875,455.994,25.3935,363.924,36.333,5.18121156613895,0.5375687232742822,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet26_single_int,2200000.0,220000.0,10.1332,0.5642999999999999,77.59750000000001,10.1332,0.5642999999999999,8.0872,0.8074,0.1151380348030878,0.011945971628317382,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet26_single_int,2200000.0,220000.0,10.1332,0.5642999999999999,77.59750000000001,10.1332,0.5642999999999999,8.0872,0.8074,0.1151380348030878,0.011945971628317382,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet26_multi,297000000.0,40500000.0,1367.982,103.8825,1538.7645,1367.982,103.8825,1091.772,148.635,15.543634698416852,2.1991447770311545,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet26_multi,297000000.0,40500000.0,1367.982,103.8825,1538.7645,1367.982,103.8825,1091.772,148.635,15.543634698416852,2.1991447770311545,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet26_multi_int,6600000.0,900000.0,30.3996,2.3085,99.6081,30.3996,2.3085,24.261599999999998,3.303,0.34541410440926335,0.04886988393402566,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet26_multi_int,6600000.0,900000.0,30.3996,2.3085,99.6081,30.3996,2.3085,24.261599999999998,3.303,0.34541410440926335,0.04886988393402566,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet50w,211500000.0,0,974.169,0.0,1041.069,974.169,0.0,777.474,0.0,11.06895198220594,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet50w,211500000.0,0,974.169,0.0,1041.069,974.169,0.0,777.474,0.0,11.06895198220594,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet50w_int,4700000.0,0,21.6482,0.0,88.54820000000001,21.6482,0.0,17.2772,0.0,0.24597671071568758,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet50w_int,4700000.0,0,21.6482,0.0,88.54820000000001,21.6482,0.0,17.2772,0.0,0.24597671071568758,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet26w_single,87750000.0,0,404.1765,0.0,471.0765,404.1765,0.0,322.569,0.0,4.592437524532252,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet26w_single,87750000.0,0,404.1765,0.0,471.0765,404.1765,0.0,322.569,0.0,4.592437524532252,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet26w_single_int,1950000.0,0,8.9817,0.0,75.88170000000001,8.9817,0.0,7.1682,0.0,0.10205416721182782,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet26w_single_int,1950000.0,0,8.9817,0.0,75.88170000000001,8.9817,0.0,7.1682,0.0,0.10205416721182782,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet26w_multi,265500000.0,0,1222.893,0.0,1289.7930000000001,1222.893,0.0,975.978,0.0,13.895067381918095,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet26w_multi,265500000.0,0,1222.893,0.0,1289.7930000000001,1222.893,0.0,975.978,0.0,13.895067381918095,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet26w_multi_int,5900000.0,0,27.1754,0.0,94.0754,27.1754,0.0,21.6884,0.0,0.30877927515373543,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet26w_multi_int,5900000.0,0,27.1754,0.0,94.0754,27.1754,0.0,21.6884,0.0,0.30877927515373543,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ALBERTw_emb,3840000.0,0,17.68704,0.0,84.58704,17.68704,0.0,14.11584,0.0,0.2009682062017532,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ALBERTw_emb,3840000.0,0,17.68704,0.0,84.58704,17.68704,0.0,14.11584,0.0,0.2009682062017532,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ALBERTw_all,11700000.0,0,53.8902,0.0,120.7902,53.8902,0.0,43.0092,0.0,0.612325003270967,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ALBERTw_all,11700000.0,0,53.8902,0.0,120.7902,53.8902,0.0,43.0092,0.0,0.612325003270967,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ALBERTw_multi,29200000.0,0,134.4952,0.0,201.39520000000002,134.4952,0.0,107.33919999999999,0.0,1.5281957346591653,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ALBERTw_multi,29200000.0,0,134.4952,0.0,201.39520000000002,134.4952,0.0,107.33919999999999,0.0,1.5281957346591653,0.0,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet50,324000000.0,108000000.0,1492.344,277.02,1836.2640000000001,1492.344,277.02,1191.024,396.36,16.956692398272928,5.864386072083079,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet50,324000000.0,108000000.0,1492.344,277.02,1836.2640000000001,1492.344,277.02,1191.024,396.36,16.956692398272928,5.864386072083079,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet50_int,7200000.0,2400000.0,33.163199999999996,6.156,106.2192,33.163199999999996,6.156,26.467200000000002,8.808,0.37681538662828734,0.13031969049073508,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet50_int,7200000.0,2400000.0,33.163199999999996,6.156,106.2192,33.163199999999996,6.156,26.467200000000002,8.808,0.37681538662828734,0.13031969049073508,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet26_single,99000000.0,9900000.0,455.994,25.3935,548.2875,455.994,25.3935,363.924,36.333,5.18121156613895,0.5375687232742822,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet26_single,99000000.0,9900000.0,455.994,25.3935,548.2875,455.994,25.3935,363.924,36.333,5.18121156613895,0.5375687232742822,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet26_single_int,2200000.0,220000.0,10.1332,0.5642999999999999,77.59750000000001,10.1332,0.5642999999999999,8.0872,0.8074,0.1151380348030878,0.011945971628317382,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet26_single_int,2200000.0,220000.0,10.1332,0.5642999999999999,77.59750000000001,10.1332,0.5642999999999999,8.0872,0.8074,0.1151380348030878,0.011945971628317382,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet26_multi,297000000.0,40500000.0,1367.982,103.8825,1538.7645,1367.982,103.8825,1091.772,148.635,15.543634698416852,2.1991447770311545,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet26_multi,297000000.0,40500000.0,1367.982,103.8825,1538.7645,1367.982,103.8825,1091.772,148.635,15.543634698416852,2.1991447770311545,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet26_multi_int,6600000.0,900000.0,30.3996,2.3085,99.6081,30.3996,2.3085,24.261599999999998,3.303,0.34541410440926335,0.04886988393402566,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteDynamicEnergy, 64, 2,ResNet26_multi_int,6600000.0,900000.0,30.3996,2.3085,99.6081,30.3996,2.3085,24.261599999999998,3.303,0.34541410440926335,0.04886988393402566,1.387,85.479,3.676,3.67,4.606,2.565,66.9,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet50w,211500000.0,0,238.57199999999997,0.0,294.917,238.57199999999997,0.0,990.666,0.0,18.42936499292016,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet50w,211500000.0,0,238.57199999999997,0.0,294.917,238.57199999999997,0.0,990.666,0.0,18.42936499292016,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet50w_int,4700000.0,0,5.3016,0.0,61.6466,5.3016,0.0,22.0148,0.0,0.4095414442871147,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet50w_int,4700000.0,0,5.3016,0.0,61.6466,5.3016,0.0,22.0148,0.0,0.4095414442871147,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet26w_single,87750000.0,0,98.98199999999999,0.0,155.327,98.98199999999999,0.0,411.021,0.0,7.64622590131794,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet26w_single,87750000.0,0,98.98199999999999,0.0,155.327,98.98199999999999,0.0,411.021,0.0,7.64622590131794,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet26w_single_int,1950000.0,0,2.1995999999999998,0.0,58.544599999999996,2.1995999999999998,0.0,9.133799999999999,0.0,0.16991613114039864,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet26w_single_int,1950000.0,0,2.1995999999999998,0.0,58.544599999999996,2.1995999999999998,0.0,9.133799999999999,0.0,0.16991613114039864,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet26w_multi,265500000.0,0,299.484,0.0,355.82899999999995,299.484,0.0,1243.602,0.0,23.134734778346587,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet26w_multi,265500000.0,0,299.484,0.0,355.82899999999995,299.484,0.0,1243.602,0.0,23.134734778346587,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet26w_multi_int,5900000.0,0,6.655199999999999,0.0,63.0002,6.655199999999999,0.0,27.6356,0.0,0.5141052172965909,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet26w_multi_int,5900000.0,0,6.655199999999999,0.0,63.0002,6.655199999999999,0.0,27.6356,0.0,0.5141052172965909,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ALBERTw_emb,3840000.0,0,4.33152,0.0,60.67652,4.33152,0.0,17.98656,0.0,0.33460407363032346,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ALBERTw_emb,3840000.0,0,4.33152,0.0,60.67652,4.33152,0.0,17.98656,0.0,0.33460407363032346,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ALBERTw_all,11700000.0,0,13.197599999999998,0.0,69.5426,13.197599999999998,0.0,54.802800000000005,0.0,1.0194967868423919,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ALBERTw_all,11700000.0,0,13.197599999999998,0.0,69.5426,13.197599999999998,0.0,54.802800000000005,0.0,1.0194967868423919,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ALBERTw_multi,29200000.0,0,32.937599999999996,0.0,89.2826,32.937599999999996,0.0,136.7728,0.0,2.544385143230585,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ALBERTw_multi,29200000.0,0,32.937599999999996,0.0,89.2826,32.937599999999996,0.0,136.7728,0.0,2.544385143230585,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet50,324000000.0,108000000.0,365.4719999999999,1837.7279999999998,2259.5449999999996,365.4719999999999,1837.7279999999998,1517.616,505.332,28.23221871255854,7.140495867768595,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet50,324000000.0,108000000.0,365.4719999999999,1837.7279999999998,2259.5449999999996,365.4719999999999,1837.7279999999998,1517.616,505.332,28.23221871255854,7.140495867768595,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet50_int,7200000.0,2400000.0,8.121599999999999,40.83839999999999,105.30499999999999,8.121599999999999,40.83839999999999,33.7248,11.2296,0.6273826380568565,0.1586776859504132,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet50_int,7200000.0,2400000.0,8.121599999999999,40.83839999999999,105.30499999999999,8.121599999999999,40.83839999999999,33.7248,11.2296,0.6273826380568565,0.1586776859504132,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet26_single,99000000.0,9900000.0,111.67199999999998,168.45839999999995,336.4753999999999,111.67199999999998,168.45839999999995,463.716,46.3221,8.626511273281777,0.6545454545454545,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet26_single,99000000.0,9900000.0,111.67199999999998,168.45839999999995,336.4753999999999,111.67199999999998,168.45839999999995,463.716,46.3221,8.626511273281777,0.6545454545454545,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet26_single_int,2200000.0,220000.0,2.4815999999999994,3.7435199999999997,62.570119999999996,2.4815999999999994,3.7435199999999997,10.304799999999998,1.0293800000000002,0.19170025051737283,0.014545454545454545,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet26_single_int,2200000.0,220000.0,2.4815999999999994,3.7435199999999997,62.570119999999996,2.4815999999999994,3.7435199999999997,10.304799999999998,1.0293800000000002,0.19170025051737283,0.014545454545454545,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet26_multi,297000000.0,40500000.0,335.01599999999996,689.1479999999999,1080.509,335.01599999999996,689.1479999999999,1391.148,189.4995,25.879533819845335,2.677685950413223,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet26_multi,297000000.0,40500000.0,335.01599999999996,689.1479999999999,1080.509,335.01599999999996,689.1479999999999,1391.148,189.4995,25.879533819845335,2.677685950413223,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet26_multi_int,6600000.0,900000.0,7.444799999999999,15.314399999999997,79.10419999999999,7.444799999999999,15.314399999999997,30.9144,4.2111,0.5751007515521186,0.05950413223140496,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet26_multi_int,6600000.0,900000.0,7.444799999999999,15.314399999999997,79.10419999999999,7.444799999999999,15.314399999999997,30.9144,4.2111,0.5751007515521186,0.05950413223140496,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet50w,211500000.0,0,238.57199999999997,0.0,294.917,238.57199999999997,0.0,990.666,0.0,18.42936499292016,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet50w,211500000.0,0,238.57199999999997,0.0,294.917,238.57199999999997,0.0,990.666,0.0,18.42936499292016,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet50w_int,4700000.0,0,5.3016,0.0,61.6466,5.3016,0.0,22.0148,0.0,0.4095414442871147,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet50w_int,4700000.0,0,5.3016,0.0,61.6466,5.3016,0.0,22.0148,0.0,0.4095414442871147,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet26w_single,87750000.0,0,98.98199999999999,0.0,155.327,98.98199999999999,0.0,411.021,0.0,7.64622590131794,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet26w_single,87750000.0,0,98.98199999999999,0.0,155.327,98.98199999999999,0.0,411.021,0.0,7.64622590131794,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet26w_single_int,1950000.0,0,2.1995999999999998,0.0,58.544599999999996,2.1995999999999998,0.0,9.133799999999999,0.0,0.16991613114039864,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet26w_single_int,1950000.0,0,2.1995999999999998,0.0,58.544599999999996,2.1995999999999998,0.0,9.133799999999999,0.0,0.16991613114039864,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet26w_multi,265500000.0,0,299.484,0.0,355.82899999999995,299.484,0.0,1243.602,0.0,23.134734778346587,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet26w_multi,265500000.0,0,299.484,0.0,355.82899999999995,299.484,0.0,1243.602,0.0,23.134734778346587,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet26w_multi_int,5900000.0,0,6.655199999999999,0.0,63.0002,6.655199999999999,0.0,27.6356,0.0,0.5141052172965909,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet26w_multi_int,5900000.0,0,6.655199999999999,0.0,63.0002,6.655199999999999,0.0,27.6356,0.0,0.5141052172965909,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ALBERTw_emb,3840000.0,0,4.33152,0.0,60.67652,4.33152,0.0,17.98656,0.0,0.33460407363032346,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ALBERTw_emb,3840000.0,0,4.33152,0.0,60.67652,4.33152,0.0,17.98656,0.0,0.33460407363032346,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ALBERTw_all,11700000.0,0,13.197599999999998,0.0,69.5426,13.197599999999998,0.0,54.802800000000005,0.0,1.0194967868423919,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ALBERTw_all,11700000.0,0,13.197599999999998,0.0,69.5426,13.197599999999998,0.0,54.802800000000005,0.0,1.0194967868423919,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ALBERTw_multi,29200000.0,0,32.937599999999996,0.0,89.2826,32.937599999999996,0.0,136.7728,0.0,2.544385143230585,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ALBERTw_multi,29200000.0,0,32.937599999999996,0.0,89.2826,32.937599999999996,0.0,136.7728,0.0,2.544385143230585,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet50,324000000.0,108000000.0,365.4719999999999,1837.7279999999998,2259.5449999999996,365.4719999999999,1837.7279999999998,1517.616,505.332,28.23221871255854,7.140495867768595,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet50,324000000.0,108000000.0,365.4719999999999,1837.7279999999998,2259.5449999999996,365.4719999999999,1837.7279999999998,1517.616,505.332,28.23221871255854,7.140495867768595,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet50_int,7200000.0,2400000.0,8.121599999999999,40.83839999999999,105.30499999999999,8.121599999999999,40.83839999999999,33.7248,11.2296,0.6273826380568565,0.1586776859504132,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet50_int,7200000.0,2400000.0,8.121599999999999,40.83839999999999,105.30499999999999,8.121599999999999,40.83839999999999,33.7248,11.2296,0.6273826380568565,0.1586776859504132,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet26_single,99000000.0,9900000.0,111.67199999999998,168.45839999999995,336.4753999999999,111.67199999999998,168.45839999999995,463.716,46.3221,8.626511273281777,0.6545454545454545,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet26_single,99000000.0,9900000.0,111.67199999999998,168.45839999999995,336.4753999999999,111.67199999999998,168.45839999999995,463.716,46.3221,8.626511273281777,0.6545454545454545,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet26_single_int,2200000.0,220000.0,2.4815999999999994,3.7435199999999997,62.570119999999996,2.4815999999999994,3.7435199999999997,10.304799999999998,1.0293800000000002,0.19170025051737283,0.014545454545454545,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet26_single_int,2200000.0,220000.0,2.4815999999999994,3.7435199999999997,62.570119999999996,2.4815999999999994,3.7435199999999997,10.304799999999998,1.0293800000000002,0.19170025051737283,0.014545454545454545,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet26_multi,297000000.0,40500000.0,335.01599999999996,689.1479999999999,1080.509,335.01599999999996,689.1479999999999,1391.148,189.4995,25.879533819845335,2.677685950413223,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet26_multi,297000000.0,40500000.0,335.01599999999996,689.1479999999999,1080.509,335.01599999999996,689.1479999999999,1391.148,189.4995,25.879533819845335,2.677685950413223,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet26_multi_int,6600000.0,900000.0,7.444799999999999,15.314399999999997,79.10419999999999,7.444799999999999,15.314399999999997,30.9144,4.2111,0.5751007515521186,0.05950413223140496,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadEDP, 64, 2,ResNet26_multi_int,6600000.0,900000.0,7.444799999999999,15.314399999999997,79.10419999999999,7.444799999999999,15.314399999999997,30.9144,4.2111,0.5751007515521186,0.05950413223140496,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet50w,211500000.0,0,7788.699,0.0,7843.495,7788.699,0.0,552.861,0.0,26.408615576712968,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet50w,211500000.0,0,7788.699,0.0,7843.495,7788.699,0.0,552.861,0.0,26.408615576712968,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet50w_int,4700000.0,0,173.0822,0.0,227.8782,173.0822,0.0,12.2858,0.0,0.5868581239269549,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet50w_int,4700000.0,0,173.0822,0.0,227.8782,173.0822,0.0,12.2858,0.0,0.5868581239269549,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet26w_single,87750000.0,0,3231.4815,0.0,3286.2774999999997,3231.4815,0.0,229.3785,0.0,10.95676603714687,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet26w_single,87750000.0,0,3231.4815,0.0,3286.2774999999997,3231.4815,0.0,229.3785,0.0,10.95676603714687,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet26w_single_int,1950000.0,0,71.8107,0.0,126.60669999999999,71.8107,0.0,5.097300000000001,0.0,0.24348368971437492,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet26w_single_int,1950000.0,0,71.8107,0.0,126.60669999999999,71.8107,0.0,5.097300000000001,0.0,0.24348368971437492,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet26w_multi,265500000.0,0,9777.303,0.0,9832.099,9777.303,0.0,694.017,0.0,33.15124083034181,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet26w_multi,265500000.0,0,9777.303,0.0,9832.099,9777.303,0.0,694.017,0.0,33.15124083034181,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet26w_multi_int,5900000.0,0,217.27339999999998,0.0,272.0694,217.27339999999998,0.0,15.422600000000001,0.0,0.7366942406742625,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet26w_multi_int,5900000.0,0,217.27339999999998,0.0,272.0694,217.27339999999998,0.0,15.422600000000001,0.0,0.7366942406742625,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ALBERTw_emb,3840000.0,0,141.41183999999998,0.0,196.20783999999998,141.41183999999998,0.0,10.03776,0.0,0.47947557359138443,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ALBERTw_emb,3840000.0,0,141.41183999999998,0.0,196.20783999999998,141.41183999999998,0.0,10.03776,0.0,0.47947557359138443,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ALBERTw_all,11700000.0,0,430.86420000000004,0.0,485.66020000000003,430.86420000000004,0.0,30.5838,0.0,1.4609021382862495,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ALBERTw_all,11700000.0,0,430.86420000000004,0.0,485.66020000000003,430.86420000000004,0.0,30.5838,0.0,1.4609021382862495,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ALBERTw_multi,29200000.0,0,1075.3192,0.0,1130.1152,1075.3192,0.0,76.3288,0.0,3.6460121741844853,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ALBERTw_multi,29200000.0,0,1075.3192,0.0,1130.1152,1075.3192,0.0,76.3288,0.0,3.6460121741844853,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet50,324000000.0,108000000.0,11931.624,715.5,12701.92,11931.624,715.5,846.936,281.664,40.45575152177306,18.250950570342205,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet50,324000000.0,108000000.0,11931.624,715.5,12701.92,11931.624,715.5,846.936,281.664,40.45575152177306,18.250950570342205,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet50_int,7200000.0,2400000.0,265.1472,15.9,335.84319999999997,265.1472,15.9,18.8208,6.2592,0.8990167004838459,0.4055766793409379,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet50_int,7200000.0,2400000.0,265.1472,15.9,335.84319999999997,265.1472,15.9,18.8208,6.2592,0.8990167004838459,0.4055766793409379,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet26_single,99000000.0,9900000.0,3645.774,65.5875,3766.1575,3645.774,65.5875,258.786,25.819200000000002,12.36147963165288,1.6730038022813687,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet26_single,99000000.0,9900000.0,3645.774,65.5875,3766.1575,3645.774,65.5875,258.786,25.819200000000002,12.36147963165288,1.6730038022813687,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet26_single_int,2200000.0,220000.0,81.0172,1.4575,137.2707,81.0172,1.4575,5.7508,0.5737599999999999,0.27469954737006397,0.037177862272919304,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet26_single_int,2200000.0,220000.0,81.0172,1.4575,137.2707,81.0172,1.4575,5.7508,0.5737599999999999,0.27469954737006397,0.037177862272919304,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet26_multi,297000000.0,40500000.0,10937.322,268.3125,11260.4305,10937.322,268.3125,776.358,105.624,37.08443889495864,6.844106463878327,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet26_multi,297000000.0,40500000.0,10937.322,268.3125,11260.4305,10937.322,268.3125,776.358,105.624,37.08443889495864,6.844106463878327,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet26_multi_int,6600000.0,900000.0,243.0516,5.9625,303.8101,243.0516,5.9625,17.2524,2.3472,0.8240986421101919,0.1520912547528517,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet26_multi_int,6600000.0,900000.0,243.0516,5.9625,303.8101,243.0516,5.9625,17.2524,2.3472,0.8240986421101919,0.1520912547528517,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet50w,211500000.0,0,7788.699,0.0,7843.495,7788.699,0.0,552.861,0.0,26.408615576712968,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet50w,211500000.0,0,7788.699,0.0,7843.495,7788.699,0.0,552.861,0.0,26.408615576712968,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet50w_int,4700000.0,0,173.0822,0.0,227.8782,173.0822,0.0,12.2858,0.0,0.5868581239269549,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet50w_int,4700000.0,0,173.0822,0.0,227.8782,173.0822,0.0,12.2858,0.0,0.5868581239269549,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet26w_single,87750000.0,0,3231.4815,0.0,3286.2774999999997,3231.4815,0.0,229.3785,0.0,10.95676603714687,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet26w_single,87750000.0,0,3231.4815,0.0,3286.2774999999997,3231.4815,0.0,229.3785,0.0,10.95676603714687,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet26w_single_int,1950000.0,0,71.8107,0.0,126.60669999999999,71.8107,0.0,5.097300000000001,0.0,0.24348368971437492,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet26w_single_int,1950000.0,0,71.8107,0.0,126.60669999999999,71.8107,0.0,5.097300000000001,0.0,0.24348368971437492,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet26w_multi,265500000.0,0,9777.303,0.0,9832.099,9777.303,0.0,694.017,0.0,33.15124083034181,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet26w_multi,265500000.0,0,9777.303,0.0,9832.099,9777.303,0.0,694.017,0.0,33.15124083034181,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet26w_multi_int,5900000.0,0,217.27339999999998,0.0,272.0694,217.27339999999998,0.0,15.422600000000001,0.0,0.7366942406742625,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet26w_multi_int,5900000.0,0,217.27339999999998,0.0,272.0694,217.27339999999998,0.0,15.422600000000001,0.0,0.7366942406742625,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ALBERTw_emb,3840000.0,0,141.41183999999998,0.0,196.20783999999998,141.41183999999998,0.0,10.03776,0.0,0.47947557359138443,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ALBERTw_emb,3840000.0,0,141.41183999999998,0.0,196.20783999999998,141.41183999999998,0.0,10.03776,0.0,0.47947557359138443,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ALBERTw_all,11700000.0,0,430.86420000000004,0.0,485.66020000000003,430.86420000000004,0.0,30.5838,0.0,1.4609021382862495,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ALBERTw_all,11700000.0,0,430.86420000000004,0.0,485.66020000000003,430.86420000000004,0.0,30.5838,0.0,1.4609021382862495,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ALBERTw_multi,29200000.0,0,1075.3192,0.0,1130.1152,1075.3192,0.0,76.3288,0.0,3.6460121741844853,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ALBERTw_multi,29200000.0,0,1075.3192,0.0,1130.1152,1075.3192,0.0,76.3288,0.0,3.6460121741844853,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet50,324000000.0,108000000.0,11931.624,715.5,12701.92,11931.624,715.5,846.936,281.664,40.45575152177306,18.250950570342205,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet50,324000000.0,108000000.0,11931.624,715.5,12701.92,11931.624,715.5,846.936,281.664,40.45575152177306,18.250950570342205,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet50_int,7200000.0,2400000.0,265.1472,15.9,335.84319999999997,265.1472,15.9,18.8208,6.2592,0.8990167004838459,0.4055766793409379,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet50_int,7200000.0,2400000.0,265.1472,15.9,335.84319999999997,265.1472,15.9,18.8208,6.2592,0.8990167004838459,0.4055766793409379,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet26_single,99000000.0,9900000.0,3645.774,65.5875,3766.1575,3645.774,65.5875,258.786,25.819200000000002,12.36147963165288,1.6730038022813687,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet26_single,99000000.0,9900000.0,3645.774,65.5875,3766.1575,3645.774,65.5875,258.786,25.819200000000002,12.36147963165288,1.6730038022813687,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet26_single_int,2200000.0,220000.0,81.0172,1.4575,137.2707,81.0172,1.4575,5.7508,0.5737599999999999,0.27469954737006397,0.037177862272919304,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet26_single_int,2200000.0,220000.0,81.0172,1.4575,137.2707,81.0172,1.4575,5.7508,0.5737599999999999,0.27469954737006397,0.037177862272919304,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet26_multi,297000000.0,40500000.0,10937.322,268.3125,11260.4305,10937.322,268.3125,776.358,105.624,37.08443889495864,6.844106463878327,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet26_multi,297000000.0,40500000.0,10937.322,268.3125,11260.4305,10937.322,268.3125,776.358,105.624,37.08443889495864,6.844106463878327,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet26_multi_int,6600000.0,900000.0,243.0516,5.9625,303.8101,243.0516,5.9625,17.2524,2.3472,0.8240986421101919,0.1520912547528517,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, WriteLatency, 64, 2,ResNet26_multi_int,6600000.0,900000.0,243.0516,5.9625,303.8101,243.0516,5.9625,17.2524,2.3472,0.8240986421101919,0.1520912547528517,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet50w,211500000.0,0,7788.699,0.0,7843.495,7788.699,0.0,552.861,0.0,26.408615576712968,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet50w,211500000.0,0,7788.699,0.0,7843.495,7788.699,0.0,552.861,0.0,26.408615576712968,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet50w_int,4700000.0,0,173.0822,0.0,227.8782,173.0822,0.0,12.2858,0.0,0.5868581239269549,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet50w_int,4700000.0,0,173.0822,0.0,227.8782,173.0822,0.0,12.2858,0.0,0.5868581239269549,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet26w_single,87750000.0,0,3231.4815,0.0,3286.2774999999997,3231.4815,0.0,229.3785,0.0,10.95676603714687,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet26w_single,87750000.0,0,3231.4815,0.0,3286.2774999999997,3231.4815,0.0,229.3785,0.0,10.95676603714687,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet26w_single_int,1950000.0,0,71.8107,0.0,126.60669999999999,71.8107,0.0,5.097300000000001,0.0,0.24348368971437492,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet26w_single_int,1950000.0,0,71.8107,0.0,126.60669999999999,71.8107,0.0,5.097300000000001,0.0,0.24348368971437492,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet26w_multi,265500000.0,0,9777.303,0.0,9832.099,9777.303,0.0,694.017,0.0,33.15124083034181,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet26w_multi,265500000.0,0,9777.303,0.0,9832.099,9777.303,0.0,694.017,0.0,33.15124083034181,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet26w_multi_int,5900000.0,0,217.27339999999998,0.0,272.0694,217.27339999999998,0.0,15.422600000000001,0.0,0.7366942406742625,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet26w_multi_int,5900000.0,0,217.27339999999998,0.0,272.0694,217.27339999999998,0.0,15.422600000000001,0.0,0.7366942406742625,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ALBERTw_emb,3840000.0,0,141.41183999999998,0.0,196.20783999999998,141.41183999999998,0.0,10.03776,0.0,0.47947557359138443,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ALBERTw_emb,3840000.0,0,141.41183999999998,0.0,196.20783999999998,141.41183999999998,0.0,10.03776,0.0,0.47947557359138443,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ALBERTw_all,11700000.0,0,430.86420000000004,0.0,485.66020000000003,430.86420000000004,0.0,30.5838,0.0,1.4609021382862495,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ALBERTw_all,11700000.0,0,430.86420000000004,0.0,485.66020000000003,430.86420000000004,0.0,30.5838,0.0,1.4609021382862495,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ALBERTw_multi,29200000.0,0,1075.3192,0.0,1130.1152,1075.3192,0.0,76.3288,0.0,3.6460121741844853,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ALBERTw_multi,29200000.0,0,1075.3192,0.0,1130.1152,1075.3192,0.0,76.3288,0.0,3.6460121741844853,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet50,324000000.0,108000000.0,11931.624,715.5,12701.92,11931.624,715.5,846.936,281.664,40.45575152177306,18.250950570342205,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet50,324000000.0,108000000.0,11931.624,715.5,12701.92,11931.624,715.5,846.936,281.664,40.45575152177306,18.250950570342205,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet50_int,7200000.0,2400000.0,265.1472,15.9,335.84319999999997,265.1472,15.9,18.8208,6.2592,0.8990167004838459,0.4055766793409379,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet50_int,7200000.0,2400000.0,265.1472,15.9,335.84319999999997,265.1472,15.9,18.8208,6.2592,0.8990167004838459,0.4055766793409379,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet26_single,99000000.0,9900000.0,3645.774,65.5875,3766.1575,3645.774,65.5875,258.786,25.819200000000002,12.36147963165288,1.6730038022813687,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet26_single,99000000.0,9900000.0,3645.774,65.5875,3766.1575,3645.774,65.5875,258.786,25.819200000000002,12.36147963165288,1.6730038022813687,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet26_single_int,2200000.0,220000.0,81.0172,1.4575,137.2707,81.0172,1.4575,5.7508,0.5737599999999999,0.27469954737006397,0.037177862272919304,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet26_single_int,2200000.0,220000.0,81.0172,1.4575,137.2707,81.0172,1.4575,5.7508,0.5737599999999999,0.27469954737006397,0.037177862272919304,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet26_multi,297000000.0,40500000.0,10937.322,268.3125,11260.4305,10937.322,268.3125,776.358,105.624,37.08443889495864,6.844106463878327,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet26_multi,297000000.0,40500000.0,10937.322,268.3125,11260.4305,10937.322,268.3125,776.358,105.624,37.08443889495864,6.844106463878327,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet26_multi_int,6600000.0,900000.0,243.0516,5.9625,303.8101,243.0516,5.9625,17.2524,2.3472,0.8240986421101919,0.1520912547528517,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet26_multi_int,6600000.0,900000.0,243.0516,5.9625,303.8101,243.0516,5.9625,17.2524,2.3472,0.8240986421101919,0.1520912547528517,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet50w,211500000.0,0,7788.699,0.0,7843.495,7788.699,0.0,552.861,0.0,26.408615576712968,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet50w,211500000.0,0,7788.699,0.0,7843.495,7788.699,0.0,552.861,0.0,26.408615576712968,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet50w_int,4700000.0,0,173.0822,0.0,227.8782,173.0822,0.0,12.2858,0.0,0.5868581239269549,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet50w_int,4700000.0,0,173.0822,0.0,227.8782,173.0822,0.0,12.2858,0.0,0.5868581239269549,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet26w_single,87750000.0,0,3231.4815,0.0,3286.2774999999997,3231.4815,0.0,229.3785,0.0,10.95676603714687,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet26w_single,87750000.0,0,3231.4815,0.0,3286.2774999999997,3231.4815,0.0,229.3785,0.0,10.95676603714687,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet26w_single_int,1950000.0,0,71.8107,0.0,126.60669999999999,71.8107,0.0,5.097300000000001,0.0,0.24348368971437492,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet26w_single_int,1950000.0,0,71.8107,0.0,126.60669999999999,71.8107,0.0,5.097300000000001,0.0,0.24348368971437492,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet26w_multi,265500000.0,0,9777.303,0.0,9832.099,9777.303,0.0,694.017,0.0,33.15124083034181,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet26w_multi,265500000.0,0,9777.303,0.0,9832.099,9777.303,0.0,694.017,0.0,33.15124083034181,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet26w_multi_int,5900000.0,0,217.27339999999998,0.0,272.0694,217.27339999999998,0.0,15.422600000000001,0.0,0.7366942406742625,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet26w_multi_int,5900000.0,0,217.27339999999998,0.0,272.0694,217.27339999999998,0.0,15.422600000000001,0.0,0.7366942406742625,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ALBERTw_emb,3840000.0,0,141.41183999999998,0.0,196.20783999999998,141.41183999999998,0.0,10.03776,0.0,0.47947557359138443,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ALBERTw_emb,3840000.0,0,141.41183999999998,0.0,196.20783999999998,141.41183999999998,0.0,10.03776,0.0,0.47947557359138443,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ALBERTw_all,11700000.0,0,430.86420000000004,0.0,485.66020000000003,430.86420000000004,0.0,30.5838,0.0,1.4609021382862495,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ALBERTw_all,11700000.0,0,430.86420000000004,0.0,485.66020000000003,430.86420000000004,0.0,30.5838,0.0,1.4609021382862495,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ALBERTw_multi,29200000.0,0,1075.3192,0.0,1130.1152,1075.3192,0.0,76.3288,0.0,3.6460121741844853,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ALBERTw_multi,29200000.0,0,1075.3192,0.0,1130.1152,1075.3192,0.0,76.3288,0.0,3.6460121741844853,0.0,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet50,324000000.0,108000000.0,11931.624,715.5,12701.92,11931.624,715.5,846.936,281.664,40.45575152177306,18.250950570342205,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet50,324000000.0,108000000.0,11931.624,715.5,12701.92,11931.624,715.5,846.936,281.664,40.45575152177306,18.250950570342205,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet50_int,7200000.0,2400000.0,265.1472,15.9,335.84319999999997,265.1472,15.9,18.8208,6.2592,0.8990167004838459,0.4055766793409379,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet50_int,7200000.0,2400000.0,265.1472,15.9,335.84319999999997,265.1472,15.9,18.8208,6.2592,0.8990167004838459,0.4055766793409379,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet26_single,99000000.0,9900000.0,3645.774,65.5875,3766.1575,3645.774,65.5875,258.786,25.819200000000002,12.36147963165288,1.6730038022813687,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet26_single,99000000.0,9900000.0,3645.774,65.5875,3766.1575,3645.774,65.5875,258.786,25.819200000000002,12.36147963165288,1.6730038022813687,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet26_single_int,2200000.0,220000.0,81.0172,1.4575,137.2707,81.0172,1.4575,5.7508,0.5737599999999999,0.27469954737006397,0.037177862272919304,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet26_single_int,2200000.0,220000.0,81.0172,1.4575,137.2707,81.0172,1.4575,5.7508,0.5737599999999999,0.27469954737006397,0.037177862272919304,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet26_multi,297000000.0,40500000.0,10937.322,268.3125,11260.4305,10937.322,268.3125,776.358,105.624,37.08443889495864,6.844106463878327,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet26_multi,297000000.0,40500000.0,10937.322,268.3125,11260.4305,10937.322,268.3125,776.358,105.624,37.08443889495864,6.844106463878327,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet26_multi_int,6600000.0,900000.0,243.0516,5.9625,303.8101,243.0516,5.9625,17.2524,2.3472,0.8240986421101919,0.1520912547528517,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadLatency, 64, 2,ResNet26_multi_int,6600000.0,900000.0,243.0516,5.9625,303.8101,243.0516,5.9625,17.2524,2.3472,0.8240986421101919,0.1520912547528517,1.291,91.798,2.614,2.608,36.826,6.625,54.796,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet50w,211500000.0,0,238.57199999999997,0.0,294.917,238.57199999999997,0.0,990.666,0.0,18.42936499292016,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet50w,211500000.0,0,238.57199999999997,0.0,294.917,238.57199999999997,0.0,990.666,0.0,18.42936499292016,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet50w_int,4700000.0,0,5.3016,0.0,61.6466,5.3016,0.0,22.0148,0.0,0.4095414442871147,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet50w_int,4700000.0,0,5.3016,0.0,61.6466,5.3016,0.0,22.0148,0.0,0.4095414442871147,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet26w_single,87750000.0,0,98.98199999999999,0.0,155.327,98.98199999999999,0.0,411.021,0.0,7.64622590131794,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet26w_single,87750000.0,0,98.98199999999999,0.0,155.327,98.98199999999999,0.0,411.021,0.0,7.64622590131794,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet26w_single_int,1950000.0,0,2.1995999999999998,0.0,58.544599999999996,2.1995999999999998,0.0,9.133799999999999,0.0,0.16991613114039864,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet26w_single_int,1950000.0,0,2.1995999999999998,0.0,58.544599999999996,2.1995999999999998,0.0,9.133799999999999,0.0,0.16991613114039864,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet26w_multi,265500000.0,0,299.484,0.0,355.82899999999995,299.484,0.0,1243.602,0.0,23.134734778346587,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet26w_multi,265500000.0,0,299.484,0.0,355.82899999999995,299.484,0.0,1243.602,0.0,23.134734778346587,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet26w_multi_int,5900000.0,0,6.655199999999999,0.0,63.0002,6.655199999999999,0.0,27.6356,0.0,0.5141052172965909,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet26w_multi_int,5900000.0,0,6.655199999999999,0.0,63.0002,6.655199999999999,0.0,27.6356,0.0,0.5141052172965909,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ALBERTw_emb,3840000.0,0,4.33152,0.0,60.67652,4.33152,0.0,17.98656,0.0,0.33460407363032346,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ALBERTw_emb,3840000.0,0,4.33152,0.0,60.67652,4.33152,0.0,17.98656,0.0,0.33460407363032346,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ALBERTw_all,11700000.0,0,13.197599999999998,0.0,69.5426,13.197599999999998,0.0,54.802800000000005,0.0,1.0194967868423919,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ALBERTw_all,11700000.0,0,13.197599999999998,0.0,69.5426,13.197599999999998,0.0,54.802800000000005,0.0,1.0194967868423919,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ALBERTw_multi,29200000.0,0,32.937599999999996,0.0,89.2826,32.937599999999996,0.0,136.7728,0.0,2.544385143230585,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ALBERTw_multi,29200000.0,0,32.937599999999996,0.0,89.2826,32.937599999999996,0.0,136.7728,0.0,2.544385143230585,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet50,324000000.0,108000000.0,365.4719999999999,1837.7279999999998,2259.5449999999996,365.4719999999999,1837.7279999999998,1517.616,505.332,28.23221871255854,7.140495867768595,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet50,324000000.0,108000000.0,365.4719999999999,1837.7279999999998,2259.5449999999996,365.4719999999999,1837.7279999999998,1517.616,505.332,28.23221871255854,7.140495867768595,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet50_int,7200000.0,2400000.0,8.121599999999999,40.83839999999999,105.30499999999999,8.121599999999999,40.83839999999999,33.7248,11.2296,0.6273826380568565,0.1586776859504132,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet50_int,7200000.0,2400000.0,8.121599999999999,40.83839999999999,105.30499999999999,8.121599999999999,40.83839999999999,33.7248,11.2296,0.6273826380568565,0.1586776859504132,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet26_single,99000000.0,9900000.0,111.67199999999998,168.45839999999995,336.4753999999999,111.67199999999998,168.45839999999995,463.716,46.3221,8.626511273281777,0.6545454545454545,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet26_single,99000000.0,9900000.0,111.67199999999998,168.45839999999995,336.4753999999999,111.67199999999998,168.45839999999995,463.716,46.3221,8.626511273281777,0.6545454545454545,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet26_single_int,2200000.0,220000.0,2.4815999999999994,3.7435199999999997,62.570119999999996,2.4815999999999994,3.7435199999999997,10.304799999999998,1.0293800000000002,0.19170025051737283,0.014545454545454545,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet26_single_int,2200000.0,220000.0,2.4815999999999994,3.7435199999999997,62.570119999999996,2.4815999999999994,3.7435199999999997,10.304799999999998,1.0293800000000002,0.19170025051737283,0.014545454545454545,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet26_multi,297000000.0,40500000.0,335.01599999999996,689.1479999999999,1080.509,335.01599999999996,689.1479999999999,1391.148,189.4995,25.879533819845335,2.677685950413223,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet26_multi,297000000.0,40500000.0,335.01599999999996,689.1479999999999,1080.509,335.01599999999996,689.1479999999999,1391.148,189.4995,25.879533819845335,2.677685950413223,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet26_multi_int,6600000.0,900000.0,7.444799999999999,15.314399999999997,79.10419999999999,7.444799999999999,15.314399999999997,30.9144,4.2111,0.5751007515521186,0.05950413223140496,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet26_multi_int,6600000.0,900000.0,7.444799999999999,15.314399999999997,79.10419999999999,7.444799999999999,15.314399999999997,30.9144,4.2111,0.5751007515521186,0.05950413223140496,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet50w,211500000.0,0,238.57199999999997,0.0,294.917,238.57199999999997,0.0,990.666,0.0,18.42936499292016,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet50w,211500000.0,0,238.57199999999997,0.0,294.917,238.57199999999997,0.0,990.666,0.0,18.42936499292016,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet50w_int,4700000.0,0,5.3016,0.0,61.6466,5.3016,0.0,22.0148,0.0,0.4095414442871147,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet50w_int,4700000.0,0,5.3016,0.0,61.6466,5.3016,0.0,22.0148,0.0,0.4095414442871147,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet26w_single,87750000.0,0,98.98199999999999,0.0,155.327,98.98199999999999,0.0,411.021,0.0,7.64622590131794,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet26w_single,87750000.0,0,98.98199999999999,0.0,155.327,98.98199999999999,0.0,411.021,0.0,7.64622590131794,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet26w_single_int,1950000.0,0,2.1995999999999998,0.0,58.544599999999996,2.1995999999999998,0.0,9.133799999999999,0.0,0.16991613114039864,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet26w_single_int,1950000.0,0,2.1995999999999998,0.0,58.544599999999996,2.1995999999999998,0.0,9.133799999999999,0.0,0.16991613114039864,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet26w_multi,265500000.0,0,299.484,0.0,355.82899999999995,299.484,0.0,1243.602,0.0,23.134734778346587,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet26w_multi,265500000.0,0,299.484,0.0,355.82899999999995,299.484,0.0,1243.602,0.0,23.134734778346587,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet26w_multi_int,5900000.0,0,6.655199999999999,0.0,63.0002,6.655199999999999,0.0,27.6356,0.0,0.5141052172965909,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet26w_multi_int,5900000.0,0,6.655199999999999,0.0,63.0002,6.655199999999999,0.0,27.6356,0.0,0.5141052172965909,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ALBERTw_emb,3840000.0,0,4.33152,0.0,60.67652,4.33152,0.0,17.98656,0.0,0.33460407363032346,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ALBERTw_emb,3840000.0,0,4.33152,0.0,60.67652,4.33152,0.0,17.98656,0.0,0.33460407363032346,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ALBERTw_all,11700000.0,0,13.197599999999998,0.0,69.5426,13.197599999999998,0.0,54.802800000000005,0.0,1.0194967868423919,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ALBERTw_all,11700000.0,0,13.197599999999998,0.0,69.5426,13.197599999999998,0.0,54.802800000000005,0.0,1.0194967868423919,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ALBERTw_multi,29200000.0,0,32.937599999999996,0.0,89.2826,32.937599999999996,0.0,136.7728,0.0,2.544385143230585,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ALBERTw_multi,29200000.0,0,32.937599999999996,0.0,89.2826,32.937599999999996,0.0,136.7728,0.0,2.544385143230585,0.0,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet50,324000000.0,108000000.0,365.4719999999999,1837.7279999999998,2259.5449999999996,365.4719999999999,1837.7279999999998,1517.616,505.332,28.23221871255854,7.140495867768595,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet50,324000000.0,108000000.0,365.4719999999999,1837.7279999999998,2259.5449999999996,365.4719999999999,1837.7279999999998,1517.616,505.332,28.23221871255854,7.140495867768595,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet50_int,7200000.0,2400000.0,8.121599999999999,40.83839999999999,105.30499999999999,8.121599999999999,40.83839999999999,33.7248,11.2296,0.6273826380568565,0.1586776859504132,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet50_int,7200000.0,2400000.0,8.121599999999999,40.83839999999999,105.30499999999999,8.121599999999999,40.83839999999999,33.7248,11.2296,0.6273826380568565,0.1586776859504132,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet26_single,99000000.0,9900000.0,111.67199999999998,168.45839999999995,336.4753999999999,111.67199999999998,168.45839999999995,463.716,46.3221,8.626511273281777,0.6545454545454545,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet26_single,99000000.0,9900000.0,111.67199999999998,168.45839999999995,336.4753999999999,111.67199999999998,168.45839999999995,463.716,46.3221,8.626511273281777,0.6545454545454545,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet26_single_int,2200000.0,220000.0,2.4815999999999994,3.7435199999999997,62.570119999999996,2.4815999999999994,3.7435199999999997,10.304799999999998,1.0293800000000002,0.19170025051737283,0.014545454545454545,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet26_single_int,2200000.0,220000.0,2.4815999999999994,3.7435199999999997,62.570119999999996,2.4815999999999994,3.7435199999999997,10.304799999999998,1.0293800000000002,0.19170025051737283,0.014545454545454545,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet26_multi,297000000.0,40500000.0,335.01599999999996,689.1479999999999,1080.509,335.01599999999996,689.1479999999999,1391.148,189.4995,25.879533819845335,2.677685950413223,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet26_multi,297000000.0,40500000.0,335.01599999999996,689.1479999999999,1080.509,335.01599999999996,689.1479999999999,1391.148,189.4995,25.879533819845335,2.677685950413223,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_worst_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet26_multi_int,6600000.0,900000.0,7.444799999999999,15.314399999999997,79.10419999999999,7.444799999999999,15.314399999999997,30.9144,4.2111,0.5751007515521186,0.05950413223140496,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
 SRAM, 146, 1.460000, CMOS, 1.310000, 2.080000, 1.230000, voltage, 1.1, 80, 16, data/cell_cfgs/SRAM_best_case.cell, RAM, LOP, LocalAggressive, RepeatedNone, No, GlobalAggressive, RepeatedNone, No, non-H-tree, false, 350, balanced, 22, ReadDynamicEnergy, 64, 2,ResNet26_multi_int,6600000.0,900000.0,7.444799999999999,15.314399999999997,79.10419999999999,7.444799999999999,15.314399999999997,30.9144,4.2111,0.5751007515521186,0.05950413223140496,1.309,90.6,4.684,4.679,1.128,17.016,56.345,1
