// Generated by CIRCT firtool-1.108.0
module AddressDecoder(	// @[src/main/scala/memctrl/AddressDecoder.scala:15:7]
  input  [31:0] io_addr,	// @[src/main/scala/memctrl/AddressDecoder.scala:16:14]
  output [2:0]  io_bankIndex,	// @[src/main/scala/memctrl/AddressDecoder.scala:16:14]
                io_bankGroupIndex,	// @[src/main/scala/memctrl/AddressDecoder.scala:16:14]
                io_rankIndex	// @[src/main/scala/memctrl/AddressDecoder.scala:16:14]
);

  assign io_bankIndex = io_addr[2:0];	// @[src/main/scala/memctrl/AddressDecoder.scala:15:7, :27:31]
  assign io_bankGroupIndex = io_addr[5:3];	// @[src/main/scala/memctrl/AddressDecoder.scala:15:7, :28:31]
  assign io_rankIndex = io_addr[8:6];	// @[src/main/scala/memctrl/AddressDecoder.scala:15:7, :29:31]
endmodule


// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS


// Include rmemory initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
// VCS coverage exclude_file
module mem_2097152x32(	// @[src/main/scala/memctrl/BankModel.scala:82:16]
  input  [20:0] R0_addr,
  input         R0_en,
                R0_clk,
  output [31:0] R0_data,
  input  [20:0] W0_addr,
  input         W0_en,
                W0_clk,
  input  [31:0] W0_data
);

  reg [31:0] Memory[0:2097151];	// @[src/main/scala/memctrl/BankModel.scala:82:16]
  always @(posedge W0_clk) begin	// @[src/main/scala/memctrl/BankModel.scala:82:16]
    if (W0_en & 1'h1)	// @[src/main/scala/memctrl/BankModel.scala:82:16]
      Memory[W0_addr] <= W0_data;	// @[src/main/scala/memctrl/BankModel.scala:82:16]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/scala/memctrl/BankModel.scala:82:16]
    reg [31:0] _RANDOM_MEM;	// @[src/main/scala/memctrl/BankModel.scala:82:16]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:82:16]
      `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:82:16]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/scala/memctrl/BankModel.scala:82:16]
        for (logic [21:0] i = 22'h0; i < 22'h200000; i += 22'h1) begin
          _RANDOM_MEM = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:82:16]
          Memory[i[20:0]] = _RANDOM_MEM;	// @[src/main/scala/memctrl/BankModel.scala:82:16]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 32'bx;	// @[src/main/scala/memctrl/BankModel.scala:82:16]
endmodule

module DRAMBank(	// @[src/main/scala/memctrl/BankModel.scala:57:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:57:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:57:7]
                io_cs,	// @[src/main/scala/memctrl/BankModel.scala:58:14]
                io_ras,	// @[src/main/scala/memctrl/BankModel.scala:58:14]
                io_cas,	// @[src/main/scala/memctrl/BankModel.scala:58:14]
                io_we,	// @[src/main/scala/memctrl/BankModel.scala:58:14]
  input  [31:0] io_addr,	// @[src/main/scala/memctrl/BankModel.scala:58:14]
                io_wdata,	// @[src/main/scala/memctrl/BankModel.scala:58:14]
  output        io_response_complete,	// @[src/main/scala/memctrl/BankModel.scala:58:14]
  output [31:0] io_response_data	// @[src/main/scala/memctrl/BankModel.scala:58:14]
);

  wire        io_busy;	// @[src/main/scala/memctrl/BankModel.scala:176:41, :190:46, :191:13]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:82:16]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:61:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:65:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:66:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:67:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:68:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:70:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:70:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:70:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:70:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:71:30]
  reg         refreshInProgress;	// @[src/main/scala/memctrl/BankModel.scala:74:34]
  reg  [31:0] refreshCounter;	// @[src/main/scala/memctrl/BankModel.scala:75:34]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:78:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:79:26]
  reg         readValid;	// @[src/main/scala/memctrl/BankModel.scala:85:26]
  reg  [31:0] readData;	// @[src/main/scala/memctrl/BankModel.scala:86:22]
  wire        _GEN = refreshCounter == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:75:34, :119:26]
  wire        _GEN_0 = refreshInProgress & _GEN;	// @[src/main/scala/memctrl/BankModel.scala:74:34, :89:24, :116:28, :119:{26,35}]
  wire        _GEN_1 = ~io_cs & ~io_ras & io_cas & ~io_we & ~refreshInProgress;	// @[src/main/scala/memctrl/BankModel.scala:74:34, :94:{28,46}, :97:81, :98:{36,54,72}, :112:9, :129:22]
  wire        _GEN_2 = ~io_busy & cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:61:29, :66:30, :108:{58,67}, :131:{11,20}, :176:41, :190:46, :191:13]
  wire        _GEN_3 = _GEN_1 & _GEN_2;	// @[src/main/scala/memctrl/BankModel.scala:66:30, :98:{36,54,72}, :129:{22,45}, :131:{20,59}, :133:21]
  wire        _GEN_4 = ~io_cs & ~io_ras & io_cas & io_we & ~refreshInProgress;	// @[src/main/scala/memctrl/BankModel.scala:74:34, :94:{28,46}, :95:{36,54,72}, :112:9, :140:21]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:108:58]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:108:58]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:71:30, :108:58]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:70:26, :108:58]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:70:26, :108:58]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:70:26, :108:58]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:70:26, :108:58]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:71:30, :108:58]
  end // always_comb
  wire        _GEN_5 = _GEN_4 ? ~io_busy | _GEN_3 | _GEN_0 : _GEN_3 | _GEN_0;	// @[src/main/scala/memctrl/BankModel.scala:66:30, :89:24, :95:{36,54,72}, :116:28, :119:35, :129:45, :131:{11,59}, :133:21, :134:28, :140:{21,44}, :145:21, :151:28, :176:41, :190:46, :191:13]
  wire        _GEN_6 = ~io_cs & io_ras & ~io_cas & io_we & ~refreshInProgress;	// @[src/main/scala/memctrl/BankModel.scala:74:34, :94:{28,64}, :96:{36,54,72}, :112:9, :157:17]
  wire [20:0] _GEN_7 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:79:26, :105:70]
  wire [20:0] _GEN_8 = {15'h0, io_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:104:25, :105:70]
  wire        _GEN_9 = ~io_cs & io_ras & ~io_cas & ~io_we & ~refreshInProgress;	// @[src/main/scala/memctrl/BankModel.scala:74:34, :94:{28,64}, :97:{36,54,72,81}, :112:9, :176:18]
  wire        _GEN_10 = _GEN_9 & ~io_busy;	// @[src/main/scala/memctrl/BankModel.scala:97:{36,54,72}, :131:11, :168:20, :176:{18,41}, :180:21, :182:28, :190:46, :191:13]
  assign io_busy =
    ~(io_cs & ~refreshInProgress)
    & (_GEN_9
         ? ~rowActive | cycleCounter - lastActivate < 64'hE | cycleCounter
           - lastWriteEnd < 64'h2
         : _GEN_6
             ? ~rowActive | cycleCounter - lastActivate < 64'hE | cycleCounter
               - lastReadEnd < 64'h2 | cycleCounter - lastWriteEnd < 64'h8
             : _GEN_4
                 ? ~(cycleCounter - casez_tmp > 64'h1D & cycleCounter
                     - lastActivate > 64'h5)
                 : _GEN_1 ? cycleCounter - lastActivate < 64'h22 : refreshInProgress);	// @[src/main/scala/memctrl/BankModel.scala:61:29, :65:30, :67:30, :68:30, :74:34, :78:26, :95:{36,54,72}, :96:{36,54,72}, :97:{36,54,72}, :98:{36,54,72}, :108:{58,67}, :112:9, :116:28, :129:{22,45}, :130:{13,16}, :140:{21,44}, :144:{13,16,25}, :157:{17,40}, :158:{13,16,27}, :159:{16,54}, :160:{16,53}, :161:16, :176:{18,41}, :177:{13,16,27}, :178:{16,54}, :179:16, :190:{23,46}, :191:13]
  wire        _GEN_11 = ~refreshInProgress & ~io_cs & ~io_ras & ~io_cas & io_we;	// @[src/main/scala/memctrl/BankModel.scala:74:34, :94:{28,36,46,54,64,72}, :112:{9,28}]
  wire        _GEN_12 = refreshInProgress & _GEN;	// @[src/main/scala/memctrl/BankModel.scala:74:34, :112:43, :116:28, :119:{26,35}, :120:25]
  wire        _GEN_13 = _GEN_4 & ~io_busy;	// @[src/main/scala/memctrl/BankModel.scala:95:{36,54,72}, :129:45, :131:11, :140:{21,44}, :145:21, :146:17, :176:41, :190:46, :191:13]
  wire        _GEN_14 = _GEN_6 & ~io_busy;	// @[src/main/scala/memctrl/BankModel.scala:86:22, :96:{36,54,72}, :131:11, :157:{17,40}, :162:21, :163:17, :176:41, :190:46, :191:13]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:57:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:57:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:61:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:65:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:66:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:67:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:68:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:71:30]
      refreshInProgress <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:74:34]
      refreshCounter <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:75:34]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:78:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:79:26]
      readValid <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:85:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:57:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:61:29, :62:32]
      if (_GEN_13) begin	// @[src/main/scala/memctrl/BankModel.scala:129:45, :140:44, :145:21, :146:17]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:61:29, :65:30]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:71:30, :150:24]
        activeRow <= io_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:79:26, :103:25]
      end
      if (_GEN_3)	// @[src/main/scala/memctrl/BankModel.scala:66:30, :129:45, :131:59, :133:21]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:61:29, :66:30]
      if (_GEN_14)	// @[src/main/scala/memctrl/BankModel.scala:86:22, :157:40, :162:21, :163:17]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:61:29, :67:30, :165:35]
      if (_GEN_10)	// @[src/main/scala/memctrl/BankModel.scala:168:20, :176:41, :180:21, :182:28]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:61:29, :68:30, :184:{36,51}]
      refreshInProgress <= ~_GEN_12 & (_GEN_11 | refreshInProgress);	// @[src/main/scala/memctrl/BankModel.scala:74:34, :94:{36,54,72}, :112:{28,43}, :113:23, :116:28, :119:35, :120:25]
      if (refreshInProgress)	// @[src/main/scala/memctrl/BankModel.scala:74:34]
        refreshCounter <= refreshCounter - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:75:34, :118:38]
      else if (_GEN_11)	// @[src/main/scala/memctrl/BankModel.scala:94:{36,54,72}, :112:28]
        refreshCounter <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:75:34]
      rowActive <=
        _GEN_13 | (_GEN_1 ? ~(_GEN_2 | _GEN_12) & rowActive : ~_GEN_12 & rowActive);	// @[src/main/scala/memctrl/BankModel.scala:78:26, :98:{36,54,72}, :112:43, :116:28, :119:35, :120:25, :122:25, :129:{22,45}, :131:{20,59}, :132:17, :140:44, :145:21, :146:17]
      readValid <= ~readValid & (_GEN_14 | readValid);	// @[src/main/scala/memctrl/BankModel.scala:85:26, :86:22, :157:40, :162:21, :163:17, :164:17, :168:20, :171:26]
    end
    if (_GEN_4 & ~io_busy & actPtr == 2'h0)	// @[src/main/scala/memctrl/BankModel.scala:70:26, :71:30, :95:{36,54,72}, :131:11, :140:{21,44}, :145:21, :149:29, :176:41, :190:46, :191:13]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:61:29, :70:26]
    if (_GEN_4 & ~io_busy & actPtr == 2'h1)	// @[src/main/scala/memctrl/BankModel.scala:70:26, :71:30, :95:{36,54,72}, :131:11, :140:{21,44}, :145:21, :149:29, :176:41, :190:46, :191:13]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:61:29, :70:26]
    if (_GEN_4 & ~io_busy & actPtr == 2'h2)	// @[src/main/scala/memctrl/BankModel.scala:70:26, :71:30, :95:{36,54,72}, :131:11, :140:{21,44}, :145:21, :149:29, :176:41, :190:46, :191:13]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:61:29, :70:26]
    if (_GEN_4 & ~io_busy & (&actPtr))	// @[src/main/scala/memctrl/BankModel.scala:70:26, :71:30, :95:{36,54,72}, :131:11, :140:{21,44}, :145:21, :149:29, :176:41, :190:46, :191:13]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:61:29, :70:26]
    if (_GEN_14)	// @[src/main/scala/memctrl/BankModel.scala:86:22, :157:40, :162:21, :163:17]
      readData <= _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:82:16, :86:22]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:57:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:57:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:57:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:22];	// @[src/main/scala/memctrl/BankModel.scala:57:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:57:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:57:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:57:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:57:7]
        for (logic [4:0] i = 5'h0; i < 5'h17; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:57:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:57:7]
        cycleCounter = {_RANDOM[5'h0], _RANDOM[5'h1]};	// @[src/main/scala/memctrl/BankModel.scala:57:7, :61:29]
        lastActivate = {_RANDOM[5'h2], _RANDOM[5'h3]};	// @[src/main/scala/memctrl/BankModel.scala:57:7, :65:30]
        lastPrecharge = {_RANDOM[5'h4], _RANDOM[5'h5]};	// @[src/main/scala/memctrl/BankModel.scala:57:7, :66:30]
        lastReadEnd = {_RANDOM[5'h6], _RANDOM[5'h7]};	// @[src/main/scala/memctrl/BankModel.scala:57:7, :67:30]
        lastWriteEnd = {_RANDOM[5'h8], _RANDOM[5'h9]};	// @[src/main/scala/memctrl/BankModel.scala:57:7, :68:30]
        activateTimes_0 = {_RANDOM[5'hC], _RANDOM[5'hD]};	// @[src/main/scala/memctrl/BankModel.scala:57:7, :70:26]
        activateTimes_1 = {_RANDOM[5'hE], _RANDOM[5'hF]};	// @[src/main/scala/memctrl/BankModel.scala:57:7, :70:26]
        activateTimes_2 = {_RANDOM[5'h10], _RANDOM[5'h11]};	// @[src/main/scala/memctrl/BankModel.scala:57:7, :70:26]
        activateTimes_3 = {_RANDOM[5'h12], _RANDOM[5'h13]};	// @[src/main/scala/memctrl/BankModel.scala:57:7, :70:26]
        actPtr = _RANDOM[5'h14][1:0];	// @[src/main/scala/memctrl/BankModel.scala:57:7, :71:30]
        refreshInProgress = _RANDOM[5'h14][2];	// @[src/main/scala/memctrl/BankModel.scala:57:7, :71:30, :74:34]
        refreshCounter = {_RANDOM[5'h14][31:3], _RANDOM[5'h15][2:0]};	// @[src/main/scala/memctrl/BankModel.scala:57:7, :71:30, :75:34]
        rowActive = _RANDOM[5'h15][3];	// @[src/main/scala/memctrl/BankModel.scala:57:7, :75:34, :78:26]
        activeRow = _RANDOM[5'h15][18:4];	// @[src/main/scala/memctrl/BankModel.scala:57:7, :75:34, :79:26]
        readValid = _RANDOM[5'h15][19];	// @[src/main/scala/memctrl/BankModel.scala:57:7, :75:34, :85:26]
        readData = {_RANDOM[5'h15][31:20], _RANDOM[5'h16][19:0]};	// @[src/main/scala/memctrl/BankModel.scala:57:7, :75:34, :86:22]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:57:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:57:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:82:16]
    .R0_addr (_GEN_7 + _GEN_8),	// @[src/main/scala/memctrl/BankModel.scala:105:70]
    .R0_en   (_GEN_6 & ~io_busy),	// @[src/main/scala/memctrl/BankModel.scala:82:16, :96:{36,54,72}, :131:11, :157:{17,40}, :162:21, :176:41, :190:46, :191:13]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_7 + _GEN_8),	// @[src/main/scala/memctrl/BankModel.scala:105:70]
    .W0_en   (_GEN_9 & ~io_busy),	// @[src/main/scala/memctrl/BankModel.scala:82:16, :97:{36,54,72}, :131:11, :176:{18,41}, :180:21, :190:46, :191:13]
    .W0_clk  (clock),
    .W0_data (io_wdata)
  );	// @[src/main/scala/memctrl/BankModel.scala:82:16]
  assign io_response_complete =
    _GEN_9 ? ~io_busy | readValid | _GEN_5 : readValid | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:57:7, :85:26, :97:{36,54,72}, :129:45, :131:11, :140:44, :145:21, :168:20, :170:26, :176:{18,41}, :180:21, :183:28, :190:46, :191:13]
  assign io_response_data = _GEN_10 ? io_wdata : readValid ? readData : 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:57:7, :85:26, :86:22, :90:24, :168:20, :169:26, :176:41, :180:21, :182:28]
endmodule

module BankGroup(	// @[src/main/scala/memctrl/BankGroup.scala:22:7]
  input         clock,	// @[src/main/scala/memctrl/BankGroup.scala:22:7]
                reset,	// @[src/main/scala/memctrl/BankGroup.scala:22:7]
                io_ras,	// @[src/main/scala/memctrl/BankGroup.scala:23:14]
                io_cas,	// @[src/main/scala/memctrl/BankGroup.scala:23:14]
                io_we,	// @[src/main/scala/memctrl/BankGroup.scala:23:14]
  input  [31:0] io_addr,	// @[src/main/scala/memctrl/BankGroup.scala:23:14]
                io_wdata,	// @[src/main/scala/memctrl/BankGroup.scala:23:14]
  output        io_response_complete,	// @[src/main/scala/memctrl/BankGroup.scala:23:14]
  output [31:0] io_response_data	// @[src/main/scala/memctrl/BankGroup.scala:23:14]
);

  wire        _banks_7_io_response_complete;	// @[src/main/scala/memctrl/BankGroup.scala:32:52]
  wire [31:0] _banks_7_io_response_data;	// @[src/main/scala/memctrl/BankGroup.scala:32:52]
  wire        _banks_6_io_response_complete;	// @[src/main/scala/memctrl/BankGroup.scala:32:52]
  wire [31:0] _banks_6_io_response_data;	// @[src/main/scala/memctrl/BankGroup.scala:32:52]
  wire        _banks_5_io_response_complete;	// @[src/main/scala/memctrl/BankGroup.scala:32:52]
  wire [31:0] _banks_5_io_response_data;	// @[src/main/scala/memctrl/BankGroup.scala:32:52]
  wire        _banks_4_io_response_complete;	// @[src/main/scala/memctrl/BankGroup.scala:32:52]
  wire [31:0] _banks_4_io_response_data;	// @[src/main/scala/memctrl/BankGroup.scala:32:52]
  wire        _banks_3_io_response_complete;	// @[src/main/scala/memctrl/BankGroup.scala:32:52]
  wire [31:0] _banks_3_io_response_data;	// @[src/main/scala/memctrl/BankGroup.scala:32:52]
  wire        _banks_2_io_response_complete;	// @[src/main/scala/memctrl/BankGroup.scala:32:52]
  wire [31:0] _banks_2_io_response_data;	// @[src/main/scala/memctrl/BankGroup.scala:32:52]
  wire        _banks_1_io_response_complete;	// @[src/main/scala/memctrl/BankGroup.scala:32:52]
  wire [31:0] _banks_1_io_response_data;	// @[src/main/scala/memctrl/BankGroup.scala:32:52]
  wire        _banks_0_io_response_complete;	// @[src/main/scala/memctrl/BankGroup.scala:32:52]
  wire [31:0] _banks_0_io_response_data;	// @[src/main/scala/memctrl/BankGroup.scala:32:52]
  wire [2:0]  _addrDecoder_io_bankIndex;	// @[src/main/scala/memctrl/BankGroup.scala:26:27]
  reg         casez_tmp;	// @[src/main/scala/memctrl/BankGroup.scala:48:24]
  always_comb begin	// @[src/main/scala/memctrl/BankGroup.scala:48:24]
    casez (_addrDecoder_io_bankIndex)	// @[src/main/scala/memctrl/BankGroup.scala:26:27, :48:24]
      3'b000:
        casez_tmp = _banks_0_io_response_complete;	// @[src/main/scala/memctrl/BankGroup.scala:32:52, :48:24]
      3'b001:
        casez_tmp = _banks_1_io_response_complete;	// @[src/main/scala/memctrl/BankGroup.scala:32:52, :48:24]
      3'b010:
        casez_tmp = _banks_2_io_response_complete;	// @[src/main/scala/memctrl/BankGroup.scala:32:52, :48:24]
      3'b011:
        casez_tmp = _banks_3_io_response_complete;	// @[src/main/scala/memctrl/BankGroup.scala:32:52, :48:24]
      3'b100:
        casez_tmp = _banks_4_io_response_complete;	// @[src/main/scala/memctrl/BankGroup.scala:32:52, :48:24]
      3'b101:
        casez_tmp = _banks_5_io_response_complete;	// @[src/main/scala/memctrl/BankGroup.scala:32:52, :48:24]
      3'b110:
        casez_tmp = _banks_6_io_response_complete;	// @[src/main/scala/memctrl/BankGroup.scala:32:52, :48:24]
      default:
        casez_tmp = _banks_7_io_response_complete;	// @[src/main/scala/memctrl/BankGroup.scala:32:52, :48:24]
    endcase	// @[src/main/scala/memctrl/BankGroup.scala:26:27, :48:24]
  end // always_comb
  reg  [31:0] casez_tmp_0;	// @[src/main/scala/memctrl/BankGroup.scala:49:24]
  always_comb begin	// @[src/main/scala/memctrl/BankGroup.scala:49:24]
    casez (_addrDecoder_io_bankIndex)	// @[src/main/scala/memctrl/BankGroup.scala:26:27, :49:24]
      3'b000:
        casez_tmp_0 = _banks_0_io_response_data;	// @[src/main/scala/memctrl/BankGroup.scala:32:52, :49:24]
      3'b001:
        casez_tmp_0 = _banks_1_io_response_data;	// @[src/main/scala/memctrl/BankGroup.scala:32:52, :49:24]
      3'b010:
        casez_tmp_0 = _banks_2_io_response_data;	// @[src/main/scala/memctrl/BankGroup.scala:32:52, :49:24]
      3'b011:
        casez_tmp_0 = _banks_3_io_response_data;	// @[src/main/scala/memctrl/BankGroup.scala:32:52, :49:24]
      3'b100:
        casez_tmp_0 = _banks_4_io_response_data;	// @[src/main/scala/memctrl/BankGroup.scala:32:52, :49:24]
      3'b101:
        casez_tmp_0 = _banks_5_io_response_data;	// @[src/main/scala/memctrl/BankGroup.scala:32:52, :49:24]
      3'b110:
        casez_tmp_0 = _banks_6_io_response_data;	// @[src/main/scala/memctrl/BankGroup.scala:32:52, :49:24]
      default:
        casez_tmp_0 = _banks_7_io_response_data;	// @[src/main/scala/memctrl/BankGroup.scala:32:52, :49:24]
    endcase	// @[src/main/scala/memctrl/BankGroup.scala:26:27, :49:24]
  end // always_comb
  AddressDecoder addrDecoder (	// @[src/main/scala/memctrl/BankGroup.scala:26:27]
    .io_addr           (io_addr),
    .io_bankIndex      (_addrDecoder_io_bankIndex),
    .io_bankGroupIndex (/* unused */),
    .io_rankIndex      (/* unused */)
  );	// @[src/main/scala/memctrl/BankGroup.scala:26:27]
  DRAMBank banks_0 (	// @[src/main/scala/memctrl/BankGroup.scala:32:52]
    .clock                (clock),
    .reset                (reset),
    .io_cs                (|_addrDecoder_io_bankIndex),	// @[src/main/scala/memctrl/BankGroup.scala:26:27, :35:36]
    .io_ras               (io_ras),
    .io_cas               (io_cas),
    .io_we                (io_we),
    .io_addr              (io_addr),
    .io_wdata             (io_wdata),
    .io_response_complete (_banks_0_io_response_complete),
    .io_response_data     (_banks_0_io_response_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:32:52]
  DRAMBank banks_1 (	// @[src/main/scala/memctrl/BankGroup.scala:32:52]
    .clock                (clock),
    .reset                (reset),
    .io_cs                (_addrDecoder_io_bankIndex != 3'h1),	// @[src/main/scala/memctrl/BankGroup.scala:26:27, :35:{24,36}]
    .io_ras               (io_ras),
    .io_cas               (io_cas),
    .io_we                (io_we),
    .io_addr              (io_addr),
    .io_wdata             (io_wdata),
    .io_response_complete (_banks_1_io_response_complete),
    .io_response_data     (_banks_1_io_response_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:32:52]
  DRAMBank banks_2 (	// @[src/main/scala/memctrl/BankGroup.scala:32:52]
    .clock                (clock),
    .reset                (reset),
    .io_cs                (_addrDecoder_io_bankIndex != 3'h2),	// @[src/main/scala/memctrl/BankGroup.scala:26:27, :35:{24,36}]
    .io_ras               (io_ras),
    .io_cas               (io_cas),
    .io_we                (io_we),
    .io_addr              (io_addr),
    .io_wdata             (io_wdata),
    .io_response_complete (_banks_2_io_response_complete),
    .io_response_data     (_banks_2_io_response_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:32:52]
  DRAMBank banks_3 (	// @[src/main/scala/memctrl/BankGroup.scala:32:52]
    .clock                (clock),
    .reset                (reset),
    .io_cs                (_addrDecoder_io_bankIndex != 3'h3),	// @[src/main/scala/memctrl/BankGroup.scala:26:27, :35:{24,36}]
    .io_ras               (io_ras),
    .io_cas               (io_cas),
    .io_we                (io_we),
    .io_addr              (io_addr),
    .io_wdata             (io_wdata),
    .io_response_complete (_banks_3_io_response_complete),
    .io_response_data     (_banks_3_io_response_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:32:52]
  DRAMBank banks_4 (	// @[src/main/scala/memctrl/BankGroup.scala:32:52]
    .clock                (clock),
    .reset                (reset),
    .io_cs                (_addrDecoder_io_bankIndex != 3'h4),	// @[src/main/scala/memctrl/BankGroup.scala:26:27, :35:{24,36}]
    .io_ras               (io_ras),
    .io_cas               (io_cas),
    .io_we                (io_we),
    .io_addr              (io_addr),
    .io_wdata             (io_wdata),
    .io_response_complete (_banks_4_io_response_complete),
    .io_response_data     (_banks_4_io_response_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:32:52]
  DRAMBank banks_5 (	// @[src/main/scala/memctrl/BankGroup.scala:32:52]
    .clock                (clock),
    .reset                (reset),
    .io_cs                (_addrDecoder_io_bankIndex != 3'h5),	// @[src/main/scala/memctrl/BankGroup.scala:26:27, :35:{24,36}]
    .io_ras               (io_ras),
    .io_cas               (io_cas),
    .io_we                (io_we),
    .io_addr              (io_addr),
    .io_wdata             (io_wdata),
    .io_response_complete (_banks_5_io_response_complete),
    .io_response_data     (_banks_5_io_response_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:32:52]
  DRAMBank banks_6 (	// @[src/main/scala/memctrl/BankGroup.scala:32:52]
    .clock                (clock),
    .reset                (reset),
    .io_cs                (_addrDecoder_io_bankIndex != 3'h6),	// @[src/main/scala/memctrl/BankGroup.scala:26:27, :35:{24,36}]
    .io_ras               (io_ras),
    .io_cas               (io_cas),
    .io_we                (io_we),
    .io_addr              (io_addr),
    .io_wdata             (io_wdata),
    .io_response_complete (_banks_6_io_response_complete),
    .io_response_data     (_banks_6_io_response_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:32:52]
  DRAMBank banks_7 (	// @[src/main/scala/memctrl/BankGroup.scala:32:52]
    .clock                (clock),
    .reset                (reset),
    .io_cs                (_addrDecoder_io_bankIndex != 3'h7),	// @[src/main/scala/memctrl/BankGroup.scala:26:27, :35:36]
    .io_ras               (io_ras),
    .io_cas               (io_cas),
    .io_we                (io_we),
    .io_addr              (io_addr),
    .io_wdata             (io_wdata),
    .io_response_complete (_banks_7_io_response_complete),
    .io_response_data     (_banks_7_io_response_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:32:52]
  assign io_response_complete = casez_tmp;	// @[src/main/scala/memctrl/BankGroup.scala:22:7, :48:24]
  assign io_response_data = casez_tmp_0;	// @[src/main/scala/memctrl/BankGroup.scala:22:7, :49:24]
endmodule

module Rank(	// @[src/main/scala/memctrl/Rank.scala:22:7]
  input         clock,	// @[src/main/scala/memctrl/Rank.scala:22:7]
                reset,	// @[src/main/scala/memctrl/Rank.scala:22:7]
                io_ras,	// @[src/main/scala/memctrl/Rank.scala:23:14]
                io_cas,	// @[src/main/scala/memctrl/Rank.scala:23:14]
                io_we,	// @[src/main/scala/memctrl/Rank.scala:23:14]
  input  [31:0] io_addr,	// @[src/main/scala/memctrl/Rank.scala:23:14]
                io_wdata,	// @[src/main/scala/memctrl/Rank.scala:23:14]
  output        io_response_complete,	// @[src/main/scala/memctrl/Rank.scala:23:14]
  output [31:0] io_response_data	// @[src/main/scala/memctrl/Rank.scala:23:14]
);

  wire        _bank_groups_7_io_response_complete;	// @[src/main/scala/memctrl/Rank.scala:32:63]
  wire [31:0] _bank_groups_7_io_response_data;	// @[src/main/scala/memctrl/Rank.scala:32:63]
  wire        _bank_groups_6_io_response_complete;	// @[src/main/scala/memctrl/Rank.scala:32:63]
  wire [31:0] _bank_groups_6_io_response_data;	// @[src/main/scala/memctrl/Rank.scala:32:63]
  wire        _bank_groups_5_io_response_complete;	// @[src/main/scala/memctrl/Rank.scala:32:63]
  wire [31:0] _bank_groups_5_io_response_data;	// @[src/main/scala/memctrl/Rank.scala:32:63]
  wire        _bank_groups_4_io_response_complete;	// @[src/main/scala/memctrl/Rank.scala:32:63]
  wire [31:0] _bank_groups_4_io_response_data;	// @[src/main/scala/memctrl/Rank.scala:32:63]
  wire        _bank_groups_3_io_response_complete;	// @[src/main/scala/memctrl/Rank.scala:32:63]
  wire [31:0] _bank_groups_3_io_response_data;	// @[src/main/scala/memctrl/Rank.scala:32:63]
  wire        _bank_groups_2_io_response_complete;	// @[src/main/scala/memctrl/Rank.scala:32:63]
  wire [31:0] _bank_groups_2_io_response_data;	// @[src/main/scala/memctrl/Rank.scala:32:63]
  wire        _bank_groups_1_io_response_complete;	// @[src/main/scala/memctrl/Rank.scala:32:63]
  wire [31:0] _bank_groups_1_io_response_data;	// @[src/main/scala/memctrl/Rank.scala:32:63]
  wire        _bank_groups_0_io_response_complete;	// @[src/main/scala/memctrl/Rank.scala:32:63]
  wire [31:0] _bank_groups_0_io_response_data;	// @[src/main/scala/memctrl/Rank.scala:32:63]
  wire [2:0]  _addrDecoder_io_bankGroupIndex;	// @[src/main/scala/memctrl/Rank.scala:26:27]
  reg         casez_tmp;	// @[src/main/scala/memctrl/Rank.scala:49:24]
  always_comb begin	// @[src/main/scala/memctrl/Rank.scala:49:24]
    casez (_addrDecoder_io_bankGroupIndex)	// @[src/main/scala/memctrl/Rank.scala:26:27, :49:24]
      3'b000:
        casez_tmp = _bank_groups_0_io_response_complete;	// @[src/main/scala/memctrl/Rank.scala:32:63, :49:24]
      3'b001:
        casez_tmp = _bank_groups_1_io_response_complete;	// @[src/main/scala/memctrl/Rank.scala:32:63, :49:24]
      3'b010:
        casez_tmp = _bank_groups_2_io_response_complete;	// @[src/main/scala/memctrl/Rank.scala:32:63, :49:24]
      3'b011:
        casez_tmp = _bank_groups_3_io_response_complete;	// @[src/main/scala/memctrl/Rank.scala:32:63, :49:24]
      3'b100:
        casez_tmp = _bank_groups_4_io_response_complete;	// @[src/main/scala/memctrl/Rank.scala:32:63, :49:24]
      3'b101:
        casez_tmp = _bank_groups_5_io_response_complete;	// @[src/main/scala/memctrl/Rank.scala:32:63, :49:24]
      3'b110:
        casez_tmp = _bank_groups_6_io_response_complete;	// @[src/main/scala/memctrl/Rank.scala:32:63, :49:24]
      default:
        casez_tmp = _bank_groups_7_io_response_complete;	// @[src/main/scala/memctrl/Rank.scala:32:63, :49:24]
    endcase	// @[src/main/scala/memctrl/Rank.scala:26:27, :49:24]
  end // always_comb
  reg  [31:0] casez_tmp_0;	// @[src/main/scala/memctrl/Rank.scala:50:24]
  always_comb begin	// @[src/main/scala/memctrl/Rank.scala:50:24]
    casez (_addrDecoder_io_bankGroupIndex)	// @[src/main/scala/memctrl/Rank.scala:26:27, :50:24]
      3'b000:
        casez_tmp_0 = _bank_groups_0_io_response_data;	// @[src/main/scala/memctrl/Rank.scala:32:63, :50:24]
      3'b001:
        casez_tmp_0 = _bank_groups_1_io_response_data;	// @[src/main/scala/memctrl/Rank.scala:32:63, :50:24]
      3'b010:
        casez_tmp_0 = _bank_groups_2_io_response_data;	// @[src/main/scala/memctrl/Rank.scala:32:63, :50:24]
      3'b011:
        casez_tmp_0 = _bank_groups_3_io_response_data;	// @[src/main/scala/memctrl/Rank.scala:32:63, :50:24]
      3'b100:
        casez_tmp_0 = _bank_groups_4_io_response_data;	// @[src/main/scala/memctrl/Rank.scala:32:63, :50:24]
      3'b101:
        casez_tmp_0 = _bank_groups_5_io_response_data;	// @[src/main/scala/memctrl/Rank.scala:32:63, :50:24]
      3'b110:
        casez_tmp_0 = _bank_groups_6_io_response_data;	// @[src/main/scala/memctrl/Rank.scala:32:63, :50:24]
      default:
        casez_tmp_0 = _bank_groups_7_io_response_data;	// @[src/main/scala/memctrl/Rank.scala:32:63, :50:24]
    endcase	// @[src/main/scala/memctrl/Rank.scala:26:27, :50:24]
  end // always_comb
  AddressDecoder addrDecoder (	// @[src/main/scala/memctrl/Rank.scala:26:27]
    .io_addr           (io_addr),
    .io_bankIndex      (/* unused */),
    .io_bankGroupIndex (_addrDecoder_io_bankGroupIndex),
    .io_rankIndex      (/* unused */)
  );	// @[src/main/scala/memctrl/Rank.scala:26:27]
  BankGroup bank_groups_0 (	// @[src/main/scala/memctrl/Rank.scala:32:63]
    .clock                (clock),
    .reset                (reset),
    .io_ras               (io_ras),
    .io_cas               (io_cas),
    .io_we                (io_we),
    .io_addr              (io_addr),
    .io_wdata             (io_wdata),
    .io_response_complete (_bank_groups_0_io_response_complete),
    .io_response_data     (_bank_groups_0_io_response_data)
  );	// @[src/main/scala/memctrl/Rank.scala:32:63]
  BankGroup bank_groups_1 (	// @[src/main/scala/memctrl/Rank.scala:32:63]
    .clock                (clock),
    .reset                (reset),
    .io_ras               (io_ras),
    .io_cas               (io_cas),
    .io_we                (io_we),
    .io_addr              (io_addr),
    .io_wdata             (io_wdata),
    .io_response_complete (_bank_groups_1_io_response_complete),
    .io_response_data     (_bank_groups_1_io_response_data)
  );	// @[src/main/scala/memctrl/Rank.scala:32:63]
  BankGroup bank_groups_2 (	// @[src/main/scala/memctrl/Rank.scala:32:63]
    .clock                (clock),
    .reset                (reset),
    .io_ras               (io_ras),
    .io_cas               (io_cas),
    .io_we                (io_we),
    .io_addr              (io_addr),
    .io_wdata             (io_wdata),
    .io_response_complete (_bank_groups_2_io_response_complete),
    .io_response_data     (_bank_groups_2_io_response_data)
  );	// @[src/main/scala/memctrl/Rank.scala:32:63]
  BankGroup bank_groups_3 (	// @[src/main/scala/memctrl/Rank.scala:32:63]
    .clock                (clock),
    .reset                (reset),
    .io_ras               (io_ras),
    .io_cas               (io_cas),
    .io_we                (io_we),
    .io_addr              (io_addr),
    .io_wdata             (io_wdata),
    .io_response_complete (_bank_groups_3_io_response_complete),
    .io_response_data     (_bank_groups_3_io_response_data)
  );	// @[src/main/scala/memctrl/Rank.scala:32:63]
  BankGroup bank_groups_4 (	// @[src/main/scala/memctrl/Rank.scala:32:63]
    .clock                (clock),
    .reset                (reset),
    .io_ras               (io_ras),
    .io_cas               (io_cas),
    .io_we                (io_we),
    .io_addr              (io_addr),
    .io_wdata             (io_wdata),
    .io_response_complete (_bank_groups_4_io_response_complete),
    .io_response_data     (_bank_groups_4_io_response_data)
  );	// @[src/main/scala/memctrl/Rank.scala:32:63]
  BankGroup bank_groups_5 (	// @[src/main/scala/memctrl/Rank.scala:32:63]
    .clock                (clock),
    .reset                (reset),
    .io_ras               (io_ras),
    .io_cas               (io_cas),
    .io_we                (io_we),
    .io_addr              (io_addr),
    .io_wdata             (io_wdata),
    .io_response_complete (_bank_groups_5_io_response_complete),
    .io_response_data     (_bank_groups_5_io_response_data)
  );	// @[src/main/scala/memctrl/Rank.scala:32:63]
  BankGroup bank_groups_6 (	// @[src/main/scala/memctrl/Rank.scala:32:63]
    .clock                (clock),
    .reset                (reset),
    .io_ras               (io_ras),
    .io_cas               (io_cas),
    .io_we                (io_we),
    .io_addr              (io_addr),
    .io_wdata             (io_wdata),
    .io_response_complete (_bank_groups_6_io_response_complete),
    .io_response_data     (_bank_groups_6_io_response_data)
  );	// @[src/main/scala/memctrl/Rank.scala:32:63]
  BankGroup bank_groups_7 (	// @[src/main/scala/memctrl/Rank.scala:32:63]
    .clock                (clock),
    .reset                (reset),
    .io_ras               (io_ras),
    .io_cas               (io_cas),
    .io_we                (io_we),
    .io_addr              (io_addr),
    .io_wdata             (io_wdata),
    .io_response_complete (_bank_groups_7_io_response_complete),
    .io_response_data     (_bank_groups_7_io_response_data)
  );	// @[src/main/scala/memctrl/Rank.scala:32:63]
  assign io_response_complete = casez_tmp;	// @[src/main/scala/memctrl/Rank.scala:22:7, :49:24]
  assign io_response_data = casez_tmp_0;	// @[src/main/scala/memctrl/Rank.scala:22:7, :50:24]
endmodule

module Channel(	// @[src/main/scala/memctrl/Channel.scala:18:7]
  input         clock,	// @[src/main/scala/memctrl/Channel.scala:18:7]
                reset,	// @[src/main/scala/memctrl/Channel.scala:18:7]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/Channel.scala:19:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/Channel.scala:19:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/Channel.scala:19:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/Channel.scala:19:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/Channel.scala:19:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/Channel.scala:19:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/Channel.scala:19:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/Channel.scala:19:14]
);

  wire        _ranks_7_io_response_complete;	// @[src/main/scala/memctrl/Channel.scala:43:52]
  wire [31:0] _ranks_7_io_response_data;	// @[src/main/scala/memctrl/Channel.scala:43:52]
  wire        _ranks_6_io_response_complete;	// @[src/main/scala/memctrl/Channel.scala:43:52]
  wire [31:0] _ranks_6_io_response_data;	// @[src/main/scala/memctrl/Channel.scala:43:52]
  wire        _ranks_5_io_response_complete;	// @[src/main/scala/memctrl/Channel.scala:43:52]
  wire [31:0] _ranks_5_io_response_data;	// @[src/main/scala/memctrl/Channel.scala:43:52]
  wire        _ranks_4_io_response_complete;	// @[src/main/scala/memctrl/Channel.scala:43:52]
  wire [31:0] _ranks_4_io_response_data;	// @[src/main/scala/memctrl/Channel.scala:43:52]
  wire        _ranks_3_io_response_complete;	// @[src/main/scala/memctrl/Channel.scala:43:52]
  wire [31:0] _ranks_3_io_response_data;	// @[src/main/scala/memctrl/Channel.scala:43:52]
  wire        _ranks_2_io_response_complete;	// @[src/main/scala/memctrl/Channel.scala:43:52]
  wire [31:0] _ranks_2_io_response_data;	// @[src/main/scala/memctrl/Channel.scala:43:52]
  wire        _ranks_1_io_response_complete;	// @[src/main/scala/memctrl/Channel.scala:43:52]
  wire [31:0] _ranks_1_io_response_data;	// @[src/main/scala/memctrl/Channel.scala:43:52]
  wire        _ranks_0_io_response_complete;	// @[src/main/scala/memctrl/Channel.scala:43:52]
  wire [31:0] _ranks_0_io_response_data;	// @[src/main/scala/memctrl/Channel.scala:43:52]
  wire [2:0]  _addrDecoder_io_rankIndex;	// @[src/main/scala/memctrl/Channel.scala:36:27]
  reg         casez_tmp;	// @[src/main/scala/memctrl/Channel.scala:58:24]
  always_comb begin	// @[src/main/scala/memctrl/Channel.scala:58:24]
    casez (_addrDecoder_io_rankIndex)	// @[src/main/scala/memctrl/Channel.scala:36:27, :58:24]
      3'b000:
        casez_tmp = _ranks_0_io_response_complete;	// @[src/main/scala/memctrl/Channel.scala:43:52, :58:24]
      3'b001:
        casez_tmp = _ranks_1_io_response_complete;	// @[src/main/scala/memctrl/Channel.scala:43:52, :58:24]
      3'b010:
        casez_tmp = _ranks_2_io_response_complete;	// @[src/main/scala/memctrl/Channel.scala:43:52, :58:24]
      3'b011:
        casez_tmp = _ranks_3_io_response_complete;	// @[src/main/scala/memctrl/Channel.scala:43:52, :58:24]
      3'b100:
        casez_tmp = _ranks_4_io_response_complete;	// @[src/main/scala/memctrl/Channel.scala:43:52, :58:24]
      3'b101:
        casez_tmp = _ranks_5_io_response_complete;	// @[src/main/scala/memctrl/Channel.scala:43:52, :58:24]
      3'b110:
        casez_tmp = _ranks_6_io_response_complete;	// @[src/main/scala/memctrl/Channel.scala:43:52, :58:24]
      default:
        casez_tmp = _ranks_7_io_response_complete;	// @[src/main/scala/memctrl/Channel.scala:43:52, :58:24]
    endcase	// @[src/main/scala/memctrl/Channel.scala:36:27, :58:24]
  end // always_comb
  reg  [31:0] casez_tmp_0;	// @[src/main/scala/memctrl/Channel.scala:60:24]
  always_comb begin	// @[src/main/scala/memctrl/Channel.scala:60:24]
    casez (_addrDecoder_io_rankIndex)	// @[src/main/scala/memctrl/Channel.scala:36:27, :60:24]
      3'b000:
        casez_tmp_0 = _ranks_0_io_response_data;	// @[src/main/scala/memctrl/Channel.scala:43:52, :60:24]
      3'b001:
        casez_tmp_0 = _ranks_1_io_response_data;	// @[src/main/scala/memctrl/Channel.scala:43:52, :60:24]
      3'b010:
        casez_tmp_0 = _ranks_2_io_response_data;	// @[src/main/scala/memctrl/Channel.scala:43:52, :60:24]
      3'b011:
        casez_tmp_0 = _ranks_3_io_response_data;	// @[src/main/scala/memctrl/Channel.scala:43:52, :60:24]
      3'b100:
        casez_tmp_0 = _ranks_4_io_response_data;	// @[src/main/scala/memctrl/Channel.scala:43:52, :60:24]
      3'b101:
        casez_tmp_0 = _ranks_5_io_response_data;	// @[src/main/scala/memctrl/Channel.scala:43:52, :60:24]
      3'b110:
        casez_tmp_0 = _ranks_6_io_response_data;	// @[src/main/scala/memctrl/Channel.scala:43:52, :60:24]
      default:
        casez_tmp_0 = _ranks_7_io_response_data;	// @[src/main/scala/memctrl/Channel.scala:43:52, :60:24]
    endcase	// @[src/main/scala/memctrl/Channel.scala:36:27, :60:24]
  end // always_comb
  AddressDecoder addrDecoder (	// @[src/main/scala/memctrl/Channel.scala:36:27]
    .io_addr           (io_memCmd_bits_addr),
    .io_bankIndex      (/* unused */),
    .io_bankGroupIndex (/* unused */),
    .io_rankIndex      (_addrDecoder_io_rankIndex)
  );	// @[src/main/scala/memctrl/Channel.scala:36:27]
  Rank ranks_0 (	// @[src/main/scala/memctrl/Channel.scala:43:52]
    .clock                (clock),
    .reset                (reset),
    .io_ras               (io_memCmd_bits_ras),
    .io_cas               (io_memCmd_bits_cas),
    .io_we                (io_memCmd_bits_we),
    .io_addr              (io_memCmd_bits_addr),
    .io_wdata             (io_memCmd_bits_data),
    .io_response_complete (_ranks_0_io_response_complete),
    .io_response_data     (_ranks_0_io_response_data)
  );	// @[src/main/scala/memctrl/Channel.scala:43:52]
  Rank ranks_1 (	// @[src/main/scala/memctrl/Channel.scala:43:52]
    .clock                (clock),
    .reset                (reset),
    .io_ras               (io_memCmd_bits_ras),
    .io_cas               (io_memCmd_bits_cas),
    .io_we                (io_memCmd_bits_we),
    .io_addr              (io_memCmd_bits_addr),
    .io_wdata             (io_memCmd_bits_data),
    .io_response_complete (_ranks_1_io_response_complete),
    .io_response_data     (_ranks_1_io_response_data)
  );	// @[src/main/scala/memctrl/Channel.scala:43:52]
  Rank ranks_2 (	// @[src/main/scala/memctrl/Channel.scala:43:52]
    .clock                (clock),
    .reset                (reset),
    .io_ras               (io_memCmd_bits_ras),
    .io_cas               (io_memCmd_bits_cas),
    .io_we                (io_memCmd_bits_we),
    .io_addr              (io_memCmd_bits_addr),
    .io_wdata             (io_memCmd_bits_data),
    .io_response_complete (_ranks_2_io_response_complete),
    .io_response_data     (_ranks_2_io_response_data)
  );	// @[src/main/scala/memctrl/Channel.scala:43:52]
  Rank ranks_3 (	// @[src/main/scala/memctrl/Channel.scala:43:52]
    .clock                (clock),
    .reset                (reset),
    .io_ras               (io_memCmd_bits_ras),
    .io_cas               (io_memCmd_bits_cas),
    .io_we                (io_memCmd_bits_we),
    .io_addr              (io_memCmd_bits_addr),
    .io_wdata             (io_memCmd_bits_data),
    .io_response_complete (_ranks_3_io_response_complete),
    .io_response_data     (_ranks_3_io_response_data)
  );	// @[src/main/scala/memctrl/Channel.scala:43:52]
  Rank ranks_4 (	// @[src/main/scala/memctrl/Channel.scala:43:52]
    .clock                (clock),
    .reset                (reset),
    .io_ras               (io_memCmd_bits_ras),
    .io_cas               (io_memCmd_bits_cas),
    .io_we                (io_memCmd_bits_we),
    .io_addr              (io_memCmd_bits_addr),
    .io_wdata             (io_memCmd_bits_data),
    .io_response_complete (_ranks_4_io_response_complete),
    .io_response_data     (_ranks_4_io_response_data)
  );	// @[src/main/scala/memctrl/Channel.scala:43:52]
  Rank ranks_5 (	// @[src/main/scala/memctrl/Channel.scala:43:52]
    .clock                (clock),
    .reset                (reset),
    .io_ras               (io_memCmd_bits_ras),
    .io_cas               (io_memCmd_bits_cas),
    .io_we                (io_memCmd_bits_we),
    .io_addr              (io_memCmd_bits_addr),
    .io_wdata             (io_memCmd_bits_data),
    .io_response_complete (_ranks_5_io_response_complete),
    .io_response_data     (_ranks_5_io_response_data)
  );	// @[src/main/scala/memctrl/Channel.scala:43:52]
  Rank ranks_6 (	// @[src/main/scala/memctrl/Channel.scala:43:52]
    .clock                (clock),
    .reset                (reset),
    .io_ras               (io_memCmd_bits_ras),
    .io_cas               (io_memCmd_bits_cas),
    .io_we                (io_memCmd_bits_we),
    .io_addr              (io_memCmd_bits_addr),
    .io_wdata             (io_memCmd_bits_data),
    .io_response_complete (_ranks_6_io_response_complete),
    .io_response_data     (_ranks_6_io_response_data)
  );	// @[src/main/scala/memctrl/Channel.scala:43:52]
  Rank ranks_7 (	// @[src/main/scala/memctrl/Channel.scala:43:52]
    .clock                (clock),
    .reset                (reset),
    .io_ras               (io_memCmd_bits_ras),
    .io_cas               (io_memCmd_bits_cas),
    .io_we                (io_memCmd_bits_we),
    .io_addr              (io_memCmd_bits_addr),
    .io_wdata             (io_memCmd_bits_data),
    .io_response_complete (_ranks_7_io_response_complete),
    .io_response_data     (_ranks_7_io_response_data)
  );	// @[src/main/scala/memctrl/Channel.scala:43:52]
  assign io_phyResp_valid = casez_tmp;	// @[src/main/scala/memctrl/Channel.scala:18:7, :58:24]
  assign io_phyResp_bits_addr = io_memCmd_bits_addr;	// @[src/main/scala/memctrl/Channel.scala:18:7]
  assign io_phyResp_bits_data = casez_tmp_0;	// @[src/main/scala/memctrl/Channel.scala:18:7, :60:24]
endmodule

// VCS coverage exclude_file
module ram_8x66(	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  input  [2:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [65:0] R0_data,
  input  [2:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [65:0] W0_data
);

  reg [65:0] Memory[0:7];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  always @(posedge W0_clk) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    if (W0_en & 1'h1)	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      Memory[W0_addr] <= W0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    reg [95:0] _RANDOM_MEM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        for (logic [3:0] i = 4'h0; i < 4'h8; i += 4'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h60; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
          end
          Memory[i[2:0]] = _RANDOM_MEM[65:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 66'bx;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
endmodule

module Queue8_ControllerRequest(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_rd_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_wr_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_wdata,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_rd_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_wr_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_wdata	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  wire [65:0] _ram_ext_R0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg  [2:0]  enq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg  [2:0]  deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg         maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        ptr_match = enq_ptr_value == deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33]
  wire        empty = ptr_match & ~maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}]
  wire        full = ptr_match & maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24]
  wire        do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19]
  wire        do_deq = io_deq_ready & ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      enq_ptr_value <= 3'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      deq_ptr_value <= 3'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      maybe_full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        enq_ptr_value <= enq_ptr_value + 3'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (do_deq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        deq_ptr_value <= deq_ptr_value + 3'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (~(do_enq == do_deq))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
        maybe_full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][2:0];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][5:3];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][6];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_8x66 ram_ext (	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    .R0_addr (deq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .W0_en   (do_enq),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_rd_en, io_enq_bits_wr_en, io_enq_bits_addr, io_enq_bits_wdata})	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19]
  assign io_deq_valid = ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19]
  assign io_deq_bits_rd_en = _ram_ext_R0_data[65];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_wr_en = _ram_ext_R0_data[64];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_addr = _ram_ext_R0_data[63:32];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_wdata = _ram_ext_R0_data[31:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
endmodule

// VCS coverage exclude_file
module ram_8x98(	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  input  [2:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [97:0] R0_data,
  input  [2:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [97:0] W0_data
);

  reg [97:0] Memory[0:7];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  always @(posedge W0_clk) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    if (W0_en & 1'h1)	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      Memory[W0_addr] <= W0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    reg [127:0] _RANDOM_MEM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        for (logic [3:0] i = 4'h0; i < 4'h8; i += 4'h1) begin
          for (logic [7:0] j = 8'h0; j < 8'h80; j += 8'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
          end
          Memory[i[2:0]] = _RANDOM_MEM[97:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 98'bx;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
endmodule

module Queue8_ControllerResponse(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_rd_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_wr_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_wdata,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_rd_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_wr_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_wdata,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_data	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  wire [97:0] _ram_ext_R0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg  [2:0]  enq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg  [2:0]  deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg         maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        ptr_match = enq_ptr_value == deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33]
  wire        empty = ptr_match & ~maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}]
  wire        full = ptr_match & maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24]
  wire        do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19]
  wire        do_deq = io_deq_ready & ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      enq_ptr_value <= 3'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      deq_ptr_value <= 3'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      maybe_full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        enq_ptr_value <= enq_ptr_value + 3'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (do_deq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        deq_ptr_value <= deq_ptr_value + 3'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (~(do_enq == do_deq))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
        maybe_full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][2:0];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][5:3];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][6];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_8x98 ram_ext (	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    .R0_addr (deq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .W0_en   (do_enq),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_rd_en,
        io_enq_bits_wr_en,
        io_enq_bits_addr,
        io_enq_bits_wdata,
        io_enq_bits_data})	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19]
  assign io_deq_valid = ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19]
  assign io_deq_bits_rd_en = _ram_ext_R0_data[97];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_wr_en = _ram_ext_R0_data[96];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_addr = _ram_ext_R0_data[95:64];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_wdata = _ram_ext_R0_data[63:32];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_data = _ram_ext_R0_data[31:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
endmodule

// VCS coverage exclude_file
module ram_16x67(	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  input  [3:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [66:0] R0_data,
  input  [3:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [66:0] W0_data
);

  reg [66:0] Memory[0:15];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  always @(posedge W0_clk) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    if (W0_en & 1'h1)	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      Memory[W0_addr] <= W0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    reg [95:0] _RANDOM_MEM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        for (logic [4:0] i = 5'h0; i < 5'h10; i += 5'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h60; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
          end
          Memory[i[3:0]] = _RANDOM_MEM[66:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 67'bx;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
endmodule

module Queue16_MemCmd(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_cs,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_ras,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_cas,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_we,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_ras,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_cas,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_we	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  wire [66:0] _ram_ext_R0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg  [3:0]  enq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg  [3:0]  deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg         maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        ptr_match = enq_ptr_value == deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33]
  wire        empty = ptr_match & ~maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}]
  wire        full = ptr_match & maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24]
  wire        do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      enq_ptr_value <= 4'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      deq_ptr_value <= 4'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      maybe_full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        enq_ptr_value <= enq_ptr_value + 4'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (~empty)	// @[src/main/scala/chisel3/util/Decoupled.scala:261:25]
        deq_ptr_value <= deq_ptr_value + 4'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (~(do_enq == ~empty))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :261:25, :276:{15,27}, :277:16, :285:19]
        maybe_full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:0];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][7:4];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][8];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_16x67 ram_ext (	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    .R0_addr (deq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .W0_en   (do_enq),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_addr,
        io_enq_bits_data,
        io_enq_bits_ras,
        io_enq_bits_cas,
        io_enq_bits_we})	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19]
  assign io_deq_bits_addr = _ram_ext_R0_data[66:35];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_data = _ram_ext_R0_data[34:3];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_ras = _ram_ext_R0_data[2];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_cas = _ram_ext_R0_data[1];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_we = _ram_ext_R0_data[0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
endmodule

module MemoryControllerFSM(	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7]
  input         clock,	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7]
                reset,	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/MemControllerFSM.scala:11:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/MemControllerFSM.scala:11:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/MemControllerFSM.scala:11:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/MemControllerFSM.scala:11:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/MemControllerFSM.scala:11:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/MemControllerFSM.scala:11:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/MemControllerFSM.scala:11:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/MemControllerFSM.scala:11:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/MemControllerFSM.scala:11:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/MemControllerFSM.scala:11:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/MemControllerFSM.scala:11:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/MemControllerFSM.scala:11:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/MemControllerFSM.scala:11:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/MemControllerFSM.scala:11:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/MemControllerFSM.scala:11:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/MemControllerFSM.scala:11:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/MemControllerFSM.scala:11:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/MemControllerFSM.scala:11:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/MemControllerFSM.scala:11:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/MemControllerFSM.scala:11:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/MemControllerFSM.scala:11:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/MemControllerFSM.scala:11:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/MemControllerFSM.scala:11:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/MemControllerFSM.scala:11:14]
);

  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/MemControllerFSM.scala:20:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/MemControllerFSM.scala:24:32]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/MemControllerFSM.scala:26:32]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/MemControllerFSM.scala:27:32]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/MemControllerFSM.scala:28:32]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/MemControllerFSM.scala:29:28]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/MemControllerFSM.scala:29:28]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/MemControllerFSM.scala:29:28]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/MemControllerFSM.scala:29:28]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/MemControllerFSM.scala:30:32]
  reg         reqReg_rd_en;	// @[src/main/scala/memctrl/MemControllerFSM.scala:33:28]
  reg         reqReg_wr_en;	// @[src/main/scala/memctrl/MemControllerFSM.scala:33:28]
  reg  [31:0] reqReg_addr;	// @[src/main/scala/memctrl/MemControllerFSM.scala:33:28]
  reg  [31:0] reqReg_wdata;	// @[src/main/scala/memctrl/MemControllerFSM.scala:33:28]
  reg         requestActive;	// @[src/main/scala/memctrl/MemControllerFSM.scala:34:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/MemControllerFSM.scala:35:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/MemControllerFSM.scala:36:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/MemControllerFSM.scala:40:22]
  reg  [31:0] counter;	// @[src/main/scala/memctrl/MemControllerFSM.scala:41:24]
  wire        _io_req_ready_T = state == 4'h0;	// @[src/main/scala/memctrl/MemControllerFSM.scala:40:22, :44:26]
  wire        io_req_ready_0 = _io_req_ready_T & ~requestActive;	// @[src/main/scala/memctrl/MemControllerFSM.scala:34:32, :44:{26,37,40}]
  wire        io_resp_valid_0 = state == 4'h7;	// @[src/main/scala/memctrl/MemControllerFSM.scala:40:22, :69:27]
  wire [63:0] _GEN = cycleCounter - lastRefresh;	// @[src/main/scala/memctrl/MemControllerFSM.scala:20:29, :28:32, :72:59]
  wire        _GEN_0 = _GEN > 64'hF3B;	// @[src/main/scala/memctrl/MemControllerFSM.scala:72:{59,68}]
  wire        _GEN_1 = state == 4'h1;	// @[src/main/scala/memctrl/MemControllerFSM.scala:40:22, :75:17]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/MemControllerFSM.scala:72:59]
  always_comb begin	// @[src/main/scala/memctrl/MemControllerFSM.scala:72:59]
    casez (actPtr)	// @[src/main/scala/memctrl/MemControllerFSM.scala:30:32, :72:59]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/MemControllerFSM.scala:29:28, :72:59]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/MemControllerFSM.scala:29:28, :72:59]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/MemControllerFSM.scala:29:28, :72:59]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/MemControllerFSM.scala:29:28, :72:59]
    endcase	// @[src/main/scala/memctrl/MemControllerFSM.scala:30:32, :72:59]
  end // always_comb
  wire        _GEN_2 =
    cycleCounter - casez_tmp > 64'h1D & cycleCounter - lastActivate > 64'h5;	// @[src/main/scala/memctrl/MemControllerFSM.scala:20:29, :24:32, :72:{59,68}, :89:19]
  wire        _GEN_3 = state == 4'h2;	// @[src/main/scala/memctrl/MemControllerFSM.scala:40:22, :75:17]
  wire [63:0] _GEN_4 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/MemControllerFSM.scala:20:29, :24:32, :72:59]
  wire        _GEN_5 = _GEN_4 > 64'hD;	// @[src/main/scala/memctrl/MemControllerFSM.scala:72:{59,68}]
  wire        _GEN_6 = state == 4'h3;	// @[src/main/scala/memctrl/MemControllerFSM.scala:40:22, :75:17]
  wire [63:0] _GEN_7 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/MemControllerFSM.scala:20:29, :26:32, :72:59]
  wire [63:0] _GEN_8 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/MemControllerFSM.scala:20:29, :27:32, :72:59]
  wire        _GEN_9 = _io_req_ready_T | _GEN_1;	// @[src/main/scala/memctrl/MemControllerFSM.scala:41:24, :44:26, :75:17]
  wire        _GEN_10 = state == 4'h4;	// @[src/main/scala/memctrl/MemControllerFSM.scala:40:22, :75:17]
  wire        _GEN_11 = _GEN_5 & (|(_GEN_8[63:1]));	// @[src/main/scala/memctrl/MemControllerFSM.scala:72:{59,68}, :134:51]
  wire        _GEN_12 = state == 4'h5;	// @[src/main/scala/memctrl/MemControllerFSM.scala:40:22, :75:17]
  wire        _GEN_13 = state == 4'h6;	// @[src/main/scala/memctrl/MemControllerFSM.scala:40:22, :75:17]
  wire        _GEN_14 = _GEN_7 >= {62'h1, reqReg_rd_en, 1'h0} & _GEN_4 > 64'h21;	// @[src/main/scala/memctrl/MemControllerFSM.scala:33:28, :72:{59,68}, :156:39]
  wire        _GEN_15 = state == 4'h8;	// @[src/main/scala/memctrl/MemControllerFSM.scala:40:22, :75:17]
  wire        _GEN_16 = _GEN_6 | _GEN_10 | _GEN_12 | _GEN_13 | io_resp_valid_0;	// @[src/main/scala/memctrl/MemControllerFSM.scala:57:15, :69:27, :75:17, :134:94, :156:80]
  wire        _GEN_17 = counter == 32'h0 & (|(_GEN_7[63:1])) & (|(_GEN_8[63:3]));	// @[src/main/scala/memctrl/MemControllerFSM.scala:41:24, :72:{59,68}, :121:{20,28,69}]
  wire        _GEN_18 =
    _GEN_17 & io_phyResp_valid & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/memctrl/MemControllerFSM.scala:35:32, :36:32, :121:{28,69,112}, :123:{30,54,73}, :124:27]
  wire        _GEN_19 = _io_req_ready_T | _GEN_1 | _GEN_3 | ~(_GEN_6 & _GEN_18);	// @[src/main/scala/memctrl/MemControllerFSM.scala:36:32, :44:26, :75:17, :121:112, :123:{30,73}, :124:27]
  wire        _GEN_20 = io_resp_ready & io_resp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/MemControllerFSM.scala:69:27]
  wire        _GEN_21 = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/MemControllerFSM.scala:44:37, :45:24]
  wire        _GEN_22 = io_cmdOut_ready & (|state);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/MemControllerFSM.scala:40:22, :59:29]
  wire        _GEN_23 = _GEN_2 & _GEN_22;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/MemControllerFSM.scala:24:32, :89:{19,30}, :96:30, :97:24]
  wire        _GEN_24 = _io_req_ready_T | ~(_GEN_1 & _GEN_23);	// @[src/main/scala/memctrl/MemControllerFSM.scala:24:32, :44:26, :75:17, :89:30, :96:30, :97:24]
  wire        _GEN_25 = _GEN_5 & _GEN_22;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/MemControllerFSM.scala:35:32, :72:68, :106:52, :112:30, :113:25]
  wire        _GEN_26 = _GEN_11 & _GEN_22;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/MemControllerFSM.scala:35:32, :134:{51,94}, :140:30, :141:25]
  wire        _GEN_27 = _GEN_10 & _GEN_26;	// @[src/main/scala/memctrl/MemControllerFSM.scala:35:32, :75:17, :134:94, :140:30, :141:25]
  wire        _GEN_28 = _GEN_15 & _GEN_0 & _GEN_22;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/MemControllerFSM.scala:28:32, :72:68, :75:17, :176:50, :181:30, :182:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7]
    if (reset) begin	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/MemControllerFSM.scala:20:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/MemControllerFSM.scala:24:32]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/MemControllerFSM.scala:26:32]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/MemControllerFSM.scala:27:32]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/MemControllerFSM.scala:28:32]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/MemControllerFSM.scala:30:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/MemControllerFSM.scala:34:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/MemControllerFSM.scala:35:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/MemControllerFSM.scala:36:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/MemControllerFSM.scala:40:22]
      counter <= 32'h0;	// @[src/main/scala/memctrl/MemControllerFSM.scala:41:24]
    end
    else begin	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/MemControllerFSM.scala:20:29, :21:32]
      if (_GEN_24) begin	// @[src/main/scala/memctrl/MemControllerFSM.scala:24:32, :75:17]
      end
      else	// @[src/main/scala/memctrl/MemControllerFSM.scala:24:32, :75:17]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/MemControllerFSM.scala:20:29, :24:32]
      if (_GEN_19) begin	// @[src/main/scala/memctrl/MemControllerFSM.scala:26:32, :36:32, :75:17]
      end
      else	// @[src/main/scala/memctrl/MemControllerFSM.scala:26:32, :75:17]
        lastReadEnd <= cycleCounter;	// @[src/main/scala/memctrl/MemControllerFSM.scala:20:29, :26:32]
      if (_io_req_ready_T | _GEN_1 | _GEN_3 | _GEN_6 | ~_GEN_27) begin	// @[src/main/scala/memctrl/MemControllerFSM.scala:27:32, :35:32, :44:26, :75:17, :134:94, :140:30, :141:25]
      end
      else	// @[src/main/scala/memctrl/MemControllerFSM.scala:27:32, :75:17]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/MemControllerFSM.scala:20:29, :27:32, :142:{40,55}]
      if (_io_req_ready_T | _GEN_1 | _GEN_3 | _GEN_16 | ~_GEN_28) begin	// @[src/main/scala/memctrl/MemControllerFSM.scala:28:32, :44:26, :57:15, :75:17, :134:94, :156:80, :176:50, :181:30, :182:23]
      end
      else	// @[src/main/scala/memctrl/MemControllerFSM.scala:28:32, :75:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/MemControllerFSM.scala:20:29, :28:32]
      if (_GEN_24) begin	// @[src/main/scala/memctrl/MemControllerFSM.scala:24:32, :30:32, :75:17]
      end
      else	// @[src/main/scala/memctrl/MemControllerFSM.scala:30:32, :75:17]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/MemControllerFSM.scala:30:32, :99:28]
      requestActive <=
        (_io_req_ready_T | _GEN_1 | _GEN_3 | _GEN_6 | _GEN_10 | _GEN_12 | _GEN_13
         | ~_GEN_20) & (_GEN_21 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/MemControllerFSM.scala:34:32, :44:26, :45:{24,40}, :47:19, :75:17, :169:26, :170:23]
      if (_io_req_ready_T) begin	// @[src/main/scala/memctrl/MemControllerFSM.scala:44:26]
        if (_GEN_0)	// @[src/main/scala/memctrl/MemControllerFSM.scala:72:68]
          state <= 4'h8;	// @[src/main/scala/memctrl/MemControllerFSM.scala:40:22]
        else if (requestActive)	// @[src/main/scala/memctrl/MemControllerFSM.scala:34:32]
          state <= 4'h1;	// @[src/main/scala/memctrl/MemControllerFSM.scala:40:22]
      end
      else if (_GEN_1) begin	// @[src/main/scala/memctrl/MemControllerFSM.scala:75:17]
        if (_GEN_2)	// @[src/main/scala/memctrl/MemControllerFSM.scala:89:19]
          issuedAddrReg <= reqReg_addr;	// @[src/main/scala/memctrl/MemControllerFSM.scala:33:28, :35:32]
        if (_GEN_23)	// @[src/main/scala/memctrl/MemControllerFSM.scala:24:32, :89:30, :96:30, :97:24]
          state <= reqReg_rd_en ? 4'h2 : 4'h4;	// @[src/main/scala/memctrl/MemControllerFSM.scala:33:28, :40:22, :100:23]
      end
      else if (_GEN_3) begin	// @[src/main/scala/memctrl/MemControllerFSM.scala:75:17]
        if (_GEN_25) begin	// @[src/main/scala/memctrl/MemControllerFSM.scala:35:32, :106:52, :112:30, :113:25]
          issuedAddrReg <= reqReg_addr;	// @[src/main/scala/memctrl/MemControllerFSM.scala:33:28, :35:32]
          state <= 4'h3;	// @[src/main/scala/memctrl/MemControllerFSM.scala:40:22]
        end
      end
      else begin	// @[src/main/scala/memctrl/MemControllerFSM.scala:75:17]
        if (_GEN_6 | ~_GEN_27) begin	// @[src/main/scala/memctrl/MemControllerFSM.scala:35:32, :75:17, :134:94, :140:30, :141:25]
        end
        else	// @[src/main/scala/memctrl/MemControllerFSM.scala:35:32, :75:17]
          issuedAddrReg <= reqReg_addr;	// @[src/main/scala/memctrl/MemControllerFSM.scala:33:28, :35:32]
        if (_GEN_6) begin	// @[src/main/scala/memctrl/MemControllerFSM.scala:75:17]
          if (_GEN_18)	// @[src/main/scala/memctrl/MemControllerFSM.scala:36:32, :121:112, :123:{30,73}, :124:27]
            state <= 4'h6;	// @[src/main/scala/memctrl/MemControllerFSM.scala:40:22]
        end
        else if (_GEN_10) begin	// @[src/main/scala/memctrl/MemControllerFSM.scala:75:17]
          if (_GEN_26)	// @[src/main/scala/memctrl/MemControllerFSM.scala:35:32, :134:94, :140:30, :141:25]
            state <= 4'h5;	// @[src/main/scala/memctrl/MemControllerFSM.scala:40:22]
        end
        else if (_GEN_12)	// @[src/main/scala/memctrl/MemControllerFSM.scala:75:17]
          state <= 4'h6;	// @[src/main/scala/memctrl/MemControllerFSM.scala:40:22]
        else if (_GEN_13) begin	// @[src/main/scala/memctrl/MemControllerFSM.scala:75:17]
          if (_GEN_14 & _GEN_22)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/MemControllerFSM.scala:40:22, :156:{39,80}, :162:30, :164:17]
            state <= 4'h7;	// @[src/main/scala/memctrl/MemControllerFSM.scala:40:22]
        end
        else if (io_resp_valid_0 ? _GEN_20 : _GEN_28)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/MemControllerFSM.scala:28:32, :40:22, :69:27, :75:17, :169:26, :171:15, :176:50, :181:30, :182:23, :183:17]
          state <= 4'h0;	// @[src/main/scala/memctrl/MemControllerFSM.scala:40:22]
      end
      if (_GEN_19) begin	// @[src/main/scala/memctrl/MemControllerFSM.scala:36:32, :75:17]
      end
      else	// @[src/main/scala/memctrl/MemControllerFSM.scala:36:32, :75:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/MemControllerFSM.scala:36:32]
      if (~_GEN_9) begin	// @[src/main/scala/memctrl/MemControllerFSM.scala:41:24, :55:15, :75:17, :89:30]
        if (_GEN_3) begin	// @[src/main/scala/memctrl/MemControllerFSM.scala:75:17]
          if (_GEN_25)	// @[src/main/scala/memctrl/MemControllerFSM.scala:35:32, :106:52, :112:30, :113:25]
            counter <= 32'hE;	// @[src/main/scala/memctrl/MemControllerFSM.scala:41:24]
        end
        else if (~_GEN_6 | _GEN_17) begin	// @[src/main/scala/memctrl/MemControllerFSM.scala:41:24, :75:17, :121:{28,69,112}]
        end
        else	// @[src/main/scala/memctrl/MemControllerFSM.scala:41:24, :75:17, :121:112]
          counter <= counter - 32'h1;	// @[src/main/scala/memctrl/MemControllerFSM.scala:41:24, :129:28]
      end
    end
    if (_io_req_ready_T | ~(_GEN_1 & _GEN_2 & _GEN_22 & actPtr == 2'h0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/MemControllerFSM.scala:29:28, :30:32, :44:26, :75:17, :89:{19,30}, :96:30, :98:33]
    end
    else	// @[src/main/scala/memctrl/MemControllerFSM.scala:29:28, :75:17]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/MemControllerFSM.scala:20:29, :29:28]
    if (_io_req_ready_T | ~(_GEN_1 & _GEN_2 & _GEN_22 & actPtr == 2'h1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/MemControllerFSM.scala:29:28, :30:32, :44:26, :75:17, :89:{19,30}, :96:30, :98:33]
    end
    else	// @[src/main/scala/memctrl/MemControllerFSM.scala:29:28, :75:17]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/MemControllerFSM.scala:20:29, :29:28]
    if (_io_req_ready_T | ~(_GEN_1 & _GEN_2 & _GEN_22 & actPtr == 2'h2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/MemControllerFSM.scala:29:28, :30:32, :44:26, :75:17, :89:{19,30}, :96:30, :98:33]
    end
    else	// @[src/main/scala/memctrl/MemControllerFSM.scala:29:28, :75:17]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/MemControllerFSM.scala:20:29, :29:28]
    if (_io_req_ready_T | ~(_GEN_1 & _GEN_2 & _GEN_22 & (&actPtr))) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/MemControllerFSM.scala:29:28, :30:32, :44:26, :75:17, :89:{19,30}, :96:30, :98:33]
    end
    else	// @[src/main/scala/memctrl/MemControllerFSM.scala:29:28, :75:17]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/MemControllerFSM.scala:20:29, :29:28]
    if (_GEN_21) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/MemControllerFSM.scala:45:24]
      reqReg_rd_en <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/MemControllerFSM.scala:33:28]
      reqReg_wr_en <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/MemControllerFSM.scala:33:28]
      reqReg_addr <= io_req_bits_addr;	// @[src/main/scala/memctrl/MemControllerFSM.scala:33:28]
      reqReg_wdata <= io_req_bits_wdata;	// @[src/main/scala/memctrl/MemControllerFSM.scala:33:28]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7]
    initial begin	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7]
        end	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7]
        cycleCounter = {_RANDOM[5'h0], _RANDOM[5'h1]};	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7, :20:29]
        lastActivate = {_RANDOM[5'h2], _RANDOM[5'h3]};	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7, :24:32]
        lastReadEnd = {_RANDOM[5'h6], _RANDOM[5'h7]};	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7, :26:32]
        lastWriteEnd = {_RANDOM[5'h8], _RANDOM[5'h9]};	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7, :27:32]
        lastRefresh = {_RANDOM[5'hA], _RANDOM[5'hB]};	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7, :28:32]
        activateTimes_0 = {_RANDOM[5'hC], _RANDOM[5'hD]};	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7, :29:28]
        activateTimes_1 = {_RANDOM[5'hE], _RANDOM[5'hF]};	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7, :29:28]
        activateTimes_2 = {_RANDOM[5'h10], _RANDOM[5'h11]};	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7, :29:28]
        activateTimes_3 = {_RANDOM[5'h12], _RANDOM[5'h13]};	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7, :29:28]
        actPtr = _RANDOM[5'h14][1:0];	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7, :30:32]
        reqReg_rd_en = _RANDOM[5'h14][2];	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7, :30:32, :33:28]
        reqReg_wr_en = _RANDOM[5'h14][3];	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7, :30:32, :33:28]
        reqReg_addr = {_RANDOM[5'h14][31:4], _RANDOM[5'h15][3:0]};	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7, :30:32, :33:28]
        reqReg_wdata = {_RANDOM[5'h15][31:4], _RANDOM[5'h16][3:0]};	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7, :33:28]
        requestActive = _RANDOM[5'h16][4];	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7, :33:28, :34:32]
        issuedAddrReg = {_RANDOM[5'h16][31:5], _RANDOM[5'h17][4:0]};	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7, :33:28, :35:32]
        responseDataReg = {_RANDOM[5'h17][31:5], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7, :35:32, :36:32]
        state = _RANDOM[5'h18][8:5];	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7, :36:32, :40:22]
        counter = {_RANDOM[5'h18][31:9], _RANDOM[5'h19][8:0]};	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7, :36:32, :41:24]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7, :44:37]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7, :69:27]
  assign io_resp_bits_rd_en = reqReg_rd_en;	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7, :33:28]
  assign io_resp_bits_wr_en = reqReg_wr_en;	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7, :33:28]
  assign io_resp_bits_addr = reqReg_addr;	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7, :33:28]
  assign io_resp_bits_wdata = reqReg_wdata;	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7, :33:28]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7, :36:32]
  assign io_cmdOut_valid = |state;	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7, :40:22, :59:29]
  assign io_cmdOut_bits_addr = issuedAddrReg;	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7, :35:32]
  assign io_cmdOut_bits_data = reqReg_wdata;	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7, :33:28]
  assign io_cmdOut_bits_cs =
    _io_req_ready_T
    | (_GEN_1
         ? ~_GEN_2
         : _GEN_3
             ? _GEN_4 < 64'hE
             : _GEN_6
               | (_GEN_10
                    ? ~_GEN_11
                    : _GEN_12
                      | (_GEN_13
                           ? ~_GEN_14
                           : io_resp_valid_0 | ~_GEN_15 | _GEN < 64'hF3C)));	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7, :44:26, :54:15, :69:27, :72:{59,68}, :75:17, :89:{19,30}, :91:20, :106:52, :108:20, :134:{51,94}, :136:20, :156:{39,80}, :158:20, :176:50, :177:20]
  assign io_cmdOut_bits_ras = ~_GEN_9 & (_GEN_3 ? _GEN_5 : ~_GEN_6 & _GEN_10 & _GEN_11);	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7, :41:24, :55:15, :72:68, :75:17, :89:30, :106:52, :121:112, :134:{51,94}]
  assign io_cmdOut_bits_cas =
    ~_io_req_ready_T
    & (_GEN_1 ? _GEN_2 : ~(_GEN_3 | _GEN_6 | _GEN_10 | _GEN_12) & _GEN_13 & _GEN_14);	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7, :44:26, :56:15, :75:17, :89:{19,30}, :106:52, :134:94, :156:{39,80}]
  assign io_cmdOut_bits_we =
    ~_io_req_ready_T & (_GEN_1 ? _GEN_2 : _GEN_3 ? _GEN_5 : ~_GEN_16 & _GEN_15 & _GEN_0);	// @[src/main/scala/memctrl/MemControllerFSM.scala:10:7, :44:26, :56:15, :57:15, :72:68, :75:17, :89:{19,30}, :106:52, :134:94, :156:80, :176:50]
endmodule

// VCS coverage exclude_file
module ram_4x66(	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  input  [1:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [65:0] R0_data,
  input  [1:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [65:0] W0_data
);

  reg [65:0] Memory[0:3];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  always @(posedge W0_clk) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    if (W0_en & 1'h1)	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      Memory[W0_addr] <= W0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    reg [95:0] _RANDOM_MEM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h60; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
          end
          Memory[i[1:0]] = _RANDOM_MEM[65:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 66'bx;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
endmodule

module Queue4_ControllerRequest(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_rd_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_wr_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_wdata,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_rd_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_wr_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_wdata	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  wire [65:0] _ram_ext_R0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg  [1:0]  enq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg  [1:0]  deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg         maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        ptr_match = enq_ptr_value == deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33]
  wire        empty = ptr_match & ~maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}]
  wire        full = ptr_match & maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24]
  wire        do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19]
  wire        do_deq = io_deq_ready & ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      enq_ptr_value <= 2'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      deq_ptr_value <= 2'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      maybe_full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        enq_ptr_value <= enq_ptr_value + 2'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (do_deq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        deq_ptr_value <= deq_ptr_value + 2'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (~(do_enq == do_deq))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
        maybe_full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:2];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][4];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_4x66 ram_ext (	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    .R0_addr (deq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .W0_en   (do_enq),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_rd_en, io_enq_bits_wr_en, io_enq_bits_addr, io_enq_bits_wdata})	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19]
  assign io_deq_valid = ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19]
  assign io_deq_bits_rd_en = _ram_ext_R0_data[65];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_wr_en = _ram_ext_R0_data[64];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_addr = _ram_ext_R0_data[63:32];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_wdata = _ram_ext_R0_data[31:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
endmodule

module RRArbiter(	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  input         clock,	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  output        io_in_0_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_0_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_0_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_0_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_1_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_1_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_1_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_1_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_2_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_2_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_2_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_2_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_3_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_3_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_3_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_3_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_4_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_4_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_4_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_4_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_5_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_5_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_5_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_5_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_6_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_6_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_6_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_6_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_7_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_7_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_7_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_7_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_out_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output [31:0] io_out_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_out_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_we	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
);

  wire [2:0]  io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:94:{24,33}]
  reg         casez_tmp;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp = io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp = io_in_1_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp = io_in_2_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp = io_in_3_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp = io_in_4_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp = io_in_5_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp = io_in_6_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp = io_in_7_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_0;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp_0 = io_in_0_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp_0 = io_in_1_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp_0 = io_in_2_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp_0 = io_in_3_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp_0 = io_in_4_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp_0 = io_in_5_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp_0 = io_in_6_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_0 = io_in_7_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp_1 = io_in_0_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp_1 = io_in_1_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp_1 = io_in_2_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp_1 = io_in_3_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp_1 = io_in_4_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp_1 = io_in_5_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp_1 = io_in_6_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_1 = io_in_7_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg         casez_tmp_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp_2 = io_in_0_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp_2 = io_in_1_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp_2 = io_in_2_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp_2 = io_in_3_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp_2 = io_in_4_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp_2 = io_in_5_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp_2 = io_in_6_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_2 = io_in_7_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg         casez_tmp_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp_3 = io_in_0_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp_3 = io_in_1_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp_3 = io_in_2_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp_3 = io_in_3_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp_3 = io_in_4_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp_3 = io_in_5_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp_3 = io_in_6_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_3 = io_in_7_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg         casez_tmp_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp_4 = io_in_0_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp_4 = io_in_1_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp_4 = io_in_2_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp_4 = io_in_3_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp_4 = io_in_4_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp_4 = io_in_5_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp_4 = io_in_6_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_4 = io_in_7_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg         casez_tmp_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp_5 = io_in_0_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp_5 = io_in_1_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp_5 = io_in_2_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp_5 = io_in_3_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp_5 = io_in_4_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp_5 = io_in_5_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp_5 = io_in_6_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_5 = io_in_7_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [2:0]  ctrl_validMask_grantMask_lastGrant;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33]
  wire        ctrl_validMask_grantMask_1 = ctrl_validMask_grantMask_lastGrant == 3'h0;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_2 = ctrl_validMask_grantMask_lastGrant < 3'h2;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_3 = ctrl_validMask_grantMask_lastGrant < 3'h3;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_5 = ctrl_validMask_grantMask_lastGrant < 3'h5;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_6 =
    ctrl_validMask_grantMask_lastGrant[2:1] != 2'h3;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_7 = ctrl_validMask_grantMask_lastGrant != 3'h7;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_1 = io_in_1_valid & ctrl_validMask_grantMask_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_2 = io_in_2_valid & ctrl_validMask_grantMask_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_3 = io_in_3_valid & ctrl_validMask_grantMask_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_4 = io_in_4_valid & ~(ctrl_validMask_grantMask_lastGrant[2]);	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49, :83:76]
  wire        ctrl_validMask_5 = io_in_5_valid & ctrl_validMask_grantMask_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_6 = io_in_6_valid & ctrl_validMask_grantMask_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_7 = io_in_7_valid & ctrl_validMask_grantMask_7;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        _ctrl_T_1 = ctrl_validMask_1 | ctrl_validMask_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_2 = _ctrl_T_1 | ctrl_validMask_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_3 = _ctrl_T_2 | ctrl_validMask_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_4 = _ctrl_T_3 | ctrl_validMask_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_5 = _ctrl_T_4 | ctrl_validMask_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_6 = _ctrl_T_5 | ctrl_validMask_7;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_7 = _ctrl_T_6 | io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_8 = _ctrl_T_7 | io_in_1_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_9 = _ctrl_T_8 | io_in_2_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_10 = _ctrl_T_9 | io_in_3_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_11 = _ctrl_T_10 | io_in_4_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_12 = _ctrl_T_11 | io_in_5_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  assign io_chosen_choice =
    ctrl_validMask_1
      ? 3'h1
      : ctrl_validMask_2
          ? 3'h2
          : ctrl_validMask_3
              ? 3'h3
              : ctrl_validMask_4
                  ? 3'h4
                  : ctrl_validMask_5
                      ? 3'h5
                      : ctrl_validMask_6
                          ? 3'h6
                          : ctrl_validMask_7
                              ? 3'h7
                              : io_in_0_valid
                                  ? 3'h0
                                  : io_in_1_valid
                                      ? 3'h1
                                      : io_in_2_valid
                                          ? 3'h2
                                          : io_in_3_valid
                                              ? 3'h3
                                              : io_in_4_valid
                                                  ? 3'h4
                                                  : io_in_5_valid
                                                      ? 3'h5
                                                      : {2'h3, ~io_in_6_valid};	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76, :90:41, :92:{26,35}, :94:{24,33}]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    if (io_out_ready & casez_tmp)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ctrl_validMask_grantMask_lastGrant <= io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :94:{24,33}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    initial begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        ctrl_validMask_grantMask_lastGrant = _RANDOM[/*Zero width*/ 1'b0][2:0];	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :118:7]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_0_ready = ~_ctrl_T_6 & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :118:7]
  assign io_in_1_ready = (ctrl_validMask_grantMask_1 | ~_ctrl_T_7) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:50, :118:7]
  assign io_in_2_ready =
    (~ctrl_validMask_1 & ctrl_validMask_grantMask_2 | ~_ctrl_T_8) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :83:76, :87:{34,50}, :118:7]
  assign io_in_3_ready =
    (~_ctrl_T_1 & ctrl_validMask_grantMask_3 | ~_ctrl_T_9) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_4_ready =
    (~_ctrl_T_2 & ~(ctrl_validMask_grantMask_lastGrant[2]) | ~_ctrl_T_10) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :81:33, :82:49, :87:{34,50}, :118:7]
  assign io_in_5_ready =
    (~_ctrl_T_3 & ctrl_validMask_grantMask_5 | ~_ctrl_T_11) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_6_ready =
    (~_ctrl_T_4 & ctrl_validMask_grantMask_6 | ~_ctrl_T_12) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_7_ready =
    (~_ctrl_T_5 & ctrl_validMask_grantMask_7 | ~(_ctrl_T_12 | io_in_6_valid))
    & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_out_valid = casez_tmp;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_addr = casez_tmp_0;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_data = casez_tmp_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_cs = casez_tmp_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_ras = casez_tmp_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_cas = casez_tmp_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_we = casez_tmp_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
endmodule

module RRArbiter_1(	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  input         clock,	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  output        io_in_0_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_0_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_0_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_1_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_1_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_1_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_2_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_2_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_2_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_3_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_3_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_3_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_4_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_4_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_4_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_5_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_5_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_5_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_6_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_6_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_6_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_7_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_7_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_7_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_out_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_out_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output [31:0] io_out_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_data	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
);

  wire [2:0]  io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:94:{24,33}]
  reg         casez_tmp;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp = io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp = io_in_1_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp = io_in_2_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp = io_in_3_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp = io_in_4_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp = io_in_5_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp = io_in_6_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp = io_in_7_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg         casez_tmp_0;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp_0 = io_in_0_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp_0 = io_in_1_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp_0 = io_in_2_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp_0 = io_in_3_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp_0 = io_in_4_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp_0 = io_in_5_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp_0 = io_in_6_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_0 = io_in_7_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg         casez_tmp_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp_1 = io_in_0_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp_1 = io_in_1_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp_1 = io_in_2_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp_1 = io_in_3_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp_1 = io_in_4_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp_1 = io_in_5_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp_1 = io_in_6_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_1 = io_in_7_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp_2 = io_in_0_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp_2 = io_in_1_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp_2 = io_in_2_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp_2 = io_in_3_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp_2 = io_in_4_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp_2 = io_in_5_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp_2 = io_in_6_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_2 = io_in_7_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp_3 = io_in_0_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp_3 = io_in_1_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp_3 = io_in_2_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp_3 = io_in_3_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp_3 = io_in_4_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp_3 = io_in_5_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp_3 = io_in_6_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_3 = io_in_7_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp_4 = io_in_0_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp_4 = io_in_1_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp_4 = io_in_2_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp_4 = io_in_3_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp_4 = io_in_4_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp_4 = io_in_5_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp_4 = io_in_6_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_4 = io_in_7_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [2:0]  ctrl_validMask_grantMask_lastGrant;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33]
  wire        ctrl_validMask_grantMask_1 = ctrl_validMask_grantMask_lastGrant == 3'h0;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_2 = ctrl_validMask_grantMask_lastGrant < 3'h2;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_3 = ctrl_validMask_grantMask_lastGrant < 3'h3;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_5 = ctrl_validMask_grantMask_lastGrant < 3'h5;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_6 =
    ctrl_validMask_grantMask_lastGrant[2:1] != 2'h3;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_7 = ctrl_validMask_grantMask_lastGrant != 3'h7;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_1 = io_in_1_valid & ctrl_validMask_grantMask_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_2 = io_in_2_valid & ctrl_validMask_grantMask_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_3 = io_in_3_valid & ctrl_validMask_grantMask_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_4 = io_in_4_valid & ~(ctrl_validMask_grantMask_lastGrant[2]);	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49, :83:76]
  wire        ctrl_validMask_5 = io_in_5_valid & ctrl_validMask_grantMask_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_6 = io_in_6_valid & ctrl_validMask_grantMask_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_7 = io_in_7_valid & ctrl_validMask_grantMask_7;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        _ctrl_T_1 = ctrl_validMask_1 | ctrl_validMask_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_2 = _ctrl_T_1 | ctrl_validMask_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_3 = _ctrl_T_2 | ctrl_validMask_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_4 = _ctrl_T_3 | ctrl_validMask_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_5 = _ctrl_T_4 | ctrl_validMask_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_6 = _ctrl_T_5 | ctrl_validMask_7;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_7 = _ctrl_T_6 | io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_8 = _ctrl_T_7 | io_in_1_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_9 = _ctrl_T_8 | io_in_2_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_10 = _ctrl_T_9 | io_in_3_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_11 = _ctrl_T_10 | io_in_4_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_12 = _ctrl_T_11 | io_in_5_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  assign io_chosen_choice =
    ctrl_validMask_1
      ? 3'h1
      : ctrl_validMask_2
          ? 3'h2
          : ctrl_validMask_3
              ? 3'h3
              : ctrl_validMask_4
                  ? 3'h4
                  : ctrl_validMask_5
                      ? 3'h5
                      : ctrl_validMask_6
                          ? 3'h6
                          : ctrl_validMask_7
                              ? 3'h7
                              : io_in_0_valid
                                  ? 3'h0
                                  : io_in_1_valid
                                      ? 3'h1
                                      : io_in_2_valid
                                          ? 3'h2
                                          : io_in_3_valid
                                              ? 3'h3
                                              : io_in_4_valid
                                                  ? 3'h4
                                                  : io_in_5_valid
                                                      ? 3'h5
                                                      : {2'h3, ~io_in_6_valid};	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76, :90:41, :92:{26,35}, :94:{24,33}]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    if (io_out_ready & casez_tmp)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ctrl_validMask_grantMask_lastGrant <= io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :94:{24,33}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    initial begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        ctrl_validMask_grantMask_lastGrant = _RANDOM[/*Zero width*/ 1'b0][2:0];	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :118:7]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_0_ready = ~_ctrl_T_6 & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :118:7]
  assign io_in_1_ready = (ctrl_validMask_grantMask_1 | ~_ctrl_T_7) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:50, :118:7]
  assign io_in_2_ready =
    (~ctrl_validMask_1 & ctrl_validMask_grantMask_2 | ~_ctrl_T_8) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :83:76, :87:{34,50}, :118:7]
  assign io_in_3_ready =
    (~_ctrl_T_1 & ctrl_validMask_grantMask_3 | ~_ctrl_T_9) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_4_ready =
    (~_ctrl_T_2 & ~(ctrl_validMask_grantMask_lastGrant[2]) | ~_ctrl_T_10) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :81:33, :82:49, :87:{34,50}, :118:7]
  assign io_in_5_ready =
    (~_ctrl_T_3 & ctrl_validMask_grantMask_5 | ~_ctrl_T_11) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_6_ready =
    (~_ctrl_T_4 & ctrl_validMask_grantMask_6 | ~_ctrl_T_12) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_7_ready =
    (~_ctrl_T_5 & ctrl_validMask_grantMask_7 | ~(_ctrl_T_12 | io_in_6_valid))
    & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_out_valid = casez_tmp;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_rd_en = casez_tmp_0;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_wr_en = casez_tmp_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_addr = casez_tmp_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_wdata = casez_tmp_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_data = casez_tmp_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
endmodule


// Users can define 'PRINTF_FD' to add a specified fd to prints.
`ifndef PRINTF_FD_
  `ifdef PRINTF_FD
    `define PRINTF_FD_ (`PRINTF_FD)
  `else  // PRINTF_FD
    `define PRINTF_FD_ 32'h80000002
  `endif // PRINTF_FD
`endif // not def PRINTF_FD_

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_
module MultiRankMemoryController(	// @[src/main/scala/memctrl/MemoryController.scala:46:7]
  input         clock,	// @[src/main/scala/memctrl/MemoryController.scala:46:7]
                reset,	// @[src/main/scala/memctrl/MemoryController.scala:46:7]
  output        io_in_ready,	// @[src/main/scala/memctrl/MemoryController.scala:47:14]
  input         io_in_valid,	// @[src/main/scala/memctrl/MemoryController.scala:47:14]
                io_in_bits_rd_en,	// @[src/main/scala/memctrl/MemoryController.scala:47:14]
                io_in_bits_wr_en,	// @[src/main/scala/memctrl/MemoryController.scala:47:14]
  input  [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/MemoryController.scala:47:14]
                io_in_bits_wdata,	// @[src/main/scala/memctrl/MemoryController.scala:47:14]
  input         io_out_ready,	// @[src/main/scala/memctrl/MemoryController.scala:47:14]
  output        io_out_valid,	// @[src/main/scala/memctrl/MemoryController.scala:47:14]
                io_out_bits_rd_en,	// @[src/main/scala/memctrl/MemoryController.scala:47:14]
                io_out_bits_wr_en,	// @[src/main/scala/memctrl/MemoryController.scala:47:14]
  output [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/MemoryController.scala:47:14]
                io_out_bits_wdata,	// @[src/main/scala/memctrl/MemoryController.scala:47:14]
                io_out_bits_data,	// @[src/main/scala/memctrl/MemoryController.scala:47:14]
                io_memCmd_bits_addr,	// @[src/main/scala/memctrl/MemoryController.scala:47:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/MemoryController.scala:47:14]
  output        io_memCmd_bits_ras,	// @[src/main/scala/memctrl/MemoryController.scala:47:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/MemoryController.scala:47:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/MemoryController.scala:47:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/MemoryController.scala:47:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/MemoryController.scala:47:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/MemoryController.scala:47:14]
);

  wire        _arbResp_io_in_0_ready;	// @[src/main/scala/memctrl/MemoryController.scala:141:23]
  wire        _arbResp_io_in_1_ready;	// @[src/main/scala/memctrl/MemoryController.scala:141:23]
  wire        _arbResp_io_in_2_ready;	// @[src/main/scala/memctrl/MemoryController.scala:141:23]
  wire        _arbResp_io_in_3_ready;	// @[src/main/scala/memctrl/MemoryController.scala:141:23]
  wire        _arbResp_io_in_4_ready;	// @[src/main/scala/memctrl/MemoryController.scala:141:23]
  wire        _arbResp_io_in_5_ready;	// @[src/main/scala/memctrl/MemoryController.scala:141:23]
  wire        _arbResp_io_in_6_ready;	// @[src/main/scala/memctrl/MemoryController.scala:141:23]
  wire        _arbResp_io_in_7_ready;	// @[src/main/scala/memctrl/MemoryController.scala:141:23]
  wire        _arbResp_io_out_valid;	// @[src/main/scala/memctrl/MemoryController.scala:141:23]
  wire        _arbResp_io_out_bits_rd_en;	// @[src/main/scala/memctrl/MemoryController.scala:141:23]
  wire        _arbResp_io_out_bits_wr_en;	// @[src/main/scala/memctrl/MemoryController.scala:141:23]
  wire [31:0] _arbResp_io_out_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:141:23]
  wire [31:0] _arbResp_io_out_bits_wdata;	// @[src/main/scala/memctrl/MemoryController.scala:141:23]
  wire [31:0] _arbResp_io_out_bits_data;	// @[src/main/scala/memctrl/MemoryController.scala:141:23]
  wire        _cmdArb_io_in_0_ready;	// @[src/main/scala/memctrl/MemoryController.scala:123:22]
  wire        _cmdArb_io_in_1_ready;	// @[src/main/scala/memctrl/MemoryController.scala:123:22]
  wire        _cmdArb_io_in_2_ready;	// @[src/main/scala/memctrl/MemoryController.scala:123:22]
  wire        _cmdArb_io_in_3_ready;	// @[src/main/scala/memctrl/MemoryController.scala:123:22]
  wire        _cmdArb_io_in_4_ready;	// @[src/main/scala/memctrl/MemoryController.scala:123:22]
  wire        _cmdArb_io_in_5_ready;	// @[src/main/scala/memctrl/MemoryController.scala:123:22]
  wire        _cmdArb_io_in_6_ready;	// @[src/main/scala/memctrl/MemoryController.scala:123:22]
  wire        _cmdArb_io_in_7_ready;	// @[src/main/scala/memctrl/MemoryController.scala:123:22]
  wire        _cmdArb_io_out_valid;	// @[src/main/scala/memctrl/MemoryController.scala:123:22]
  wire [31:0] _cmdArb_io_out_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:123:22]
  wire [31:0] _cmdArb_io_out_bits_data;	// @[src/main/scala/memctrl/MemoryController.scala:123:22]
  wire        _cmdArb_io_out_bits_cs;	// @[src/main/scala/memctrl/MemoryController.scala:123:22]
  wire        _cmdArb_io_out_bits_ras;	// @[src/main/scala/memctrl/MemoryController.scala:123:22]
  wire        _cmdArb_io_out_bits_cas;	// @[src/main/scala/memctrl/MemoryController.scala:123:22]
  wire        _cmdArb_io_out_bits_we;	// @[src/main/scala/memctrl/MemoryController.scala:123:22]
  wire        _Queue4_ControllerRequest_7_io_enq_ready;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire        _Queue4_ControllerRequest_7_io_deq_valid;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire        _Queue4_ControllerRequest_7_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire        _Queue4_ControllerRequest_7_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire [31:0] _Queue4_ControllerRequest_7_io_deq_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire [31:0] _Queue4_ControllerRequest_7_io_deq_bits_wdata;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire        _Queue4_ControllerRequest_6_io_enq_ready;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire        _Queue4_ControllerRequest_6_io_deq_valid;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire        _Queue4_ControllerRequest_6_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire        _Queue4_ControllerRequest_6_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire [31:0] _Queue4_ControllerRequest_6_io_deq_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire [31:0] _Queue4_ControllerRequest_6_io_deq_bits_wdata;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire        _Queue4_ControllerRequest_5_io_enq_ready;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire        _Queue4_ControllerRequest_5_io_deq_valid;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire        _Queue4_ControllerRequest_5_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire        _Queue4_ControllerRequest_5_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire [31:0] _Queue4_ControllerRequest_5_io_deq_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire [31:0] _Queue4_ControllerRequest_5_io_deq_bits_wdata;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire        _Queue4_ControllerRequest_4_io_enq_ready;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire        _Queue4_ControllerRequest_4_io_deq_valid;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire        _Queue4_ControllerRequest_4_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire        _Queue4_ControllerRequest_4_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire [31:0] _Queue4_ControllerRequest_4_io_deq_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire [31:0] _Queue4_ControllerRequest_4_io_deq_bits_wdata;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire        _Queue4_ControllerRequest_3_io_enq_ready;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire        _Queue4_ControllerRequest_3_io_deq_valid;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire        _Queue4_ControllerRequest_3_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire        _Queue4_ControllerRequest_3_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire [31:0] _Queue4_ControllerRequest_3_io_deq_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire [31:0] _Queue4_ControllerRequest_3_io_deq_bits_wdata;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire        _Queue4_ControllerRequest_2_io_enq_ready;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire        _Queue4_ControllerRequest_2_io_deq_valid;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire        _Queue4_ControllerRequest_2_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire        _Queue4_ControllerRequest_2_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire [31:0] _Queue4_ControllerRequest_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire [31:0] _Queue4_ControllerRequest_2_io_deq_bits_wdata;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire        _Queue4_ControllerRequest_1_io_enq_ready;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire        _Queue4_ControllerRequest_1_io_deq_valid;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire        _Queue4_ControllerRequest_1_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire        _Queue4_ControllerRequest_1_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire [31:0] _Queue4_ControllerRequest_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire [31:0] _Queue4_ControllerRequest_1_io_deq_bits_wdata;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire        _Queue4_ControllerRequest_io_enq_ready;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire        _Queue4_ControllerRequest_io_deq_valid;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire        _Queue4_ControllerRequest_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire        _Queue4_ControllerRequest_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire [31:0] _Queue4_ControllerRequest_io_deq_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire [31:0] _Queue4_ControllerRequest_io_deq_bits_wdata;	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  wire        _MemoryControllerFSM_7_io_req_ready;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_7_io_resp_valid;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_7_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_7_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire [31:0] _MemoryControllerFSM_7_io_resp_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire [31:0] _MemoryControllerFSM_7_io_resp_bits_wdata;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire [31:0] _MemoryControllerFSM_7_io_resp_bits_data;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_7_io_cmdOut_valid;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire [31:0] _MemoryControllerFSM_7_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire [31:0] _MemoryControllerFSM_7_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_7_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_7_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_7_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_7_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_6_io_req_ready;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_6_io_resp_valid;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_6_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_6_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire [31:0] _MemoryControllerFSM_6_io_resp_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire [31:0] _MemoryControllerFSM_6_io_resp_bits_wdata;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire [31:0] _MemoryControllerFSM_6_io_resp_bits_data;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_6_io_cmdOut_valid;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire [31:0] _MemoryControllerFSM_6_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire [31:0] _MemoryControllerFSM_6_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_6_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_6_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_6_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_6_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_5_io_req_ready;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_5_io_resp_valid;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_5_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_5_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire [31:0] _MemoryControllerFSM_5_io_resp_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire [31:0] _MemoryControllerFSM_5_io_resp_bits_wdata;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire [31:0] _MemoryControllerFSM_5_io_resp_bits_data;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_5_io_cmdOut_valid;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire [31:0] _MemoryControllerFSM_5_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire [31:0] _MemoryControllerFSM_5_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_5_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_5_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_5_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_5_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_4_io_req_ready;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_4_io_resp_valid;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_4_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_4_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire [31:0] _MemoryControllerFSM_4_io_resp_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire [31:0] _MemoryControllerFSM_4_io_resp_bits_wdata;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire [31:0] _MemoryControllerFSM_4_io_resp_bits_data;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_4_io_cmdOut_valid;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire [31:0] _MemoryControllerFSM_4_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire [31:0] _MemoryControllerFSM_4_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_4_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_4_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_4_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_4_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_3_io_req_ready;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_3_io_resp_valid;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_3_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_3_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire [31:0] _MemoryControllerFSM_3_io_resp_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire [31:0] _MemoryControllerFSM_3_io_resp_bits_wdata;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire [31:0] _MemoryControllerFSM_3_io_resp_bits_data;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_3_io_cmdOut_valid;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire [31:0] _MemoryControllerFSM_3_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire [31:0] _MemoryControllerFSM_3_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_3_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_3_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_3_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_3_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_2_io_req_ready;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_2_io_resp_valid;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_2_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_2_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire [31:0] _MemoryControllerFSM_2_io_resp_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire [31:0] _MemoryControllerFSM_2_io_resp_bits_wdata;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire [31:0] _MemoryControllerFSM_2_io_resp_bits_data;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_2_io_cmdOut_valid;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire [31:0] _MemoryControllerFSM_2_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire [31:0] _MemoryControllerFSM_2_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_2_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_2_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_2_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_2_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_1_io_req_ready;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_1_io_resp_valid;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_1_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_1_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire [31:0] _MemoryControllerFSM_1_io_resp_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire [31:0] _MemoryControllerFSM_1_io_resp_bits_wdata;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire [31:0] _MemoryControllerFSM_1_io_resp_bits_data;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_1_io_cmdOut_valid;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire [31:0] _MemoryControllerFSM_1_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire [31:0] _MemoryControllerFSM_1_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_1_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_1_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_1_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_1_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_io_req_ready;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_io_resp_valid;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire [31:0] _MemoryControllerFSM_io_resp_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire [31:0] _MemoryControllerFSM_io_resp_bits_wdata;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire [31:0] _MemoryControllerFSM_io_resp_bits_data;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_io_cmdOut_valid;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire [31:0] _MemoryControllerFSM_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire [31:0] _MemoryControllerFSM_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _MemoryControllerFSM_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  wire        _cmdQueue_io_enq_ready;	// @[src/main/scala/memctrl/MemoryController.scala:67:25]
  wire        _respQueue_io_enq_ready;	// @[src/main/scala/memctrl/MemoryController.scala:63:25]
  wire        _reqQueue_io_deq_valid;	// @[src/main/scala/memctrl/MemoryController.scala:60:25]
  wire        _reqQueue_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/MemoryController.scala:60:25]
  wire        _reqQueue_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/MemoryController.scala:60:25]
  wire [31:0] _reqQueue_io_deq_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:60:25]
  wire [31:0] _reqQueue_io_deq_bits_wdata;	// @[src/main/scala/memctrl/MemoryController.scala:60:25]
  wire        _GEN = _reqQueue_io_deq_bits_addr[8:6] == 3'h0;	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :87:43, :102:24]
  wire        _GEN_0 = _reqQueue_io_deq_valid & _GEN;	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :102:{24,33}]
  wire        _GEN_1 = _reqQueue_io_deq_bits_addr[8:6] == 3'h1;	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :87:43, :102:24]
  wire        _GEN_2 = _reqQueue_io_deq_valid & _GEN_1;	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :102:{24,33}]
  wire        _GEN_3 = _reqQueue_io_deq_bits_addr[8:6] == 3'h2;	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :87:43, :102:24]
  wire        _GEN_4 = _reqQueue_io_deq_valid & _GEN_3;	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :102:{24,33}]
  wire        _GEN_5 = _reqQueue_io_deq_bits_addr[8:6] == 3'h3;	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :87:43, :102:24]
  wire        _GEN_6 = _reqQueue_io_deq_valid & _GEN_5;	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :102:{24,33}]
  wire        _GEN_7 = _reqQueue_io_deq_bits_addr[8:6] == 3'h4;	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :87:43, :102:24]
  wire        _GEN_8 = _reqQueue_io_deq_valid & _GEN_7;	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :102:{24,33}]
  wire        _GEN_9 = _reqQueue_io_deq_bits_addr[8:6] == 3'h5;	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :87:43, :102:24]
  wire        _GEN_10 = _reqQueue_io_deq_valid & _GEN_9;	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :102:{24,33}]
  wire        _GEN_11 = _reqQueue_io_deq_bits_addr[8:6] == 3'h6;	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :87:43, :102:24]
  wire        _GEN_12 = _reqQueue_io_deq_valid & _GEN_11;	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :102:{24,33}]
  wire        _GEN_13 = _reqQueue_io_deq_valid & (&(_reqQueue_io_deq_bits_addr[8:6]));	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :87:43, :102:{24,33}]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/MemoryController.scala:103:15]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/MemoryController.scala:103:15]
      if ((`PRINTF_COND_) & _GEN_0 & ~reset)	// @[src/main/scala/memctrl/MemoryController.scala:102:33, :103:15]
        $fwrite(`PRINTF_FD_, "Enqueuing request to queue %d\n",
                _reqQueue_io_deq_bits_addr[8:6]);	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :87:43, :103:15]
      if ((`PRINTF_COND_) & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/MemoryController.scala:102:33, :103:15]
        $fwrite(`PRINTF_FD_, "Enqueuing request to queue %d\n",
                _reqQueue_io_deq_bits_addr[8:6]);	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :87:43, :103:15]
      if ((`PRINTF_COND_) & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/MemoryController.scala:102:33, :103:15]
        $fwrite(`PRINTF_FD_, "Enqueuing request to queue %d\n",
                _reqQueue_io_deq_bits_addr[8:6]);	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :87:43, :103:15]
      if ((`PRINTF_COND_) & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/MemoryController.scala:102:33, :103:15]
        $fwrite(`PRINTF_FD_, "Enqueuing request to queue %d\n",
                _reqQueue_io_deq_bits_addr[8:6]);	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :87:43, :103:15]
      if ((`PRINTF_COND_) & _GEN_8 & ~reset)	// @[src/main/scala/memctrl/MemoryController.scala:102:33, :103:15]
        $fwrite(`PRINTF_FD_, "Enqueuing request to queue %d\n",
                _reqQueue_io_deq_bits_addr[8:6]);	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :87:43, :103:15]
      if ((`PRINTF_COND_) & _GEN_10 & ~reset)	// @[src/main/scala/memctrl/MemoryController.scala:102:33, :103:15]
        $fwrite(`PRINTF_FD_, "Enqueuing request to queue %d\n",
                _reqQueue_io_deq_bits_addr[8:6]);	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :87:43, :103:15]
      if ((`PRINTF_COND_) & _GEN_12 & ~reset)	// @[src/main/scala/memctrl/MemoryController.scala:102:33, :103:15]
        $fwrite(`PRINTF_FD_, "Enqueuing request to queue %d\n",
                _reqQueue_io_deq_bits_addr[8:6]);	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :87:43, :103:15]
      if ((`PRINTF_COND_) & _GEN_13 & ~reset)	// @[src/main/scala/memctrl/MemoryController.scala:102:33, :103:15]
        $fwrite(`PRINTF_FD_, "Enqueuing request to queue %d\n",
                _reqQueue_io_deq_bits_addr[8:6]);	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :87:43, :103:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  Queue8_ControllerRequest reqQueue (	// @[src/main/scala/memctrl/MemoryController.scala:60:25]
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (io_in_ready),
    .io_enq_valid      (io_in_valid),
    .io_enq_bits_rd_en (io_in_bits_rd_en),
    .io_enq_bits_wr_en (io_in_bits_wr_en),
    .io_enq_bits_addr  (io_in_bits_addr),
    .io_enq_bits_wdata (io_in_bits_wdata),
    .io_deq_ready
      (_GEN_0 & _Queue4_ControllerRequest_io_enq_ready | _GEN_2
       & _Queue4_ControllerRequest_1_io_enq_ready | _GEN_4
       & _Queue4_ControllerRequest_2_io_enq_ready | _GEN_6
       & _Queue4_ControllerRequest_3_io_enq_ready | _GEN_8
       & _Queue4_ControllerRequest_4_io_enq_ready | _GEN_10
       & _Queue4_ControllerRequest_5_io_enq_ready | _GEN_12
       & _Queue4_ControllerRequest_6_io_enq_ready | _GEN_13
       & _Queue4_ControllerRequest_7_io_enq_ready),	// @[src/main/scala/memctrl/MemoryController.scala:77:11, :97:20, :99:32, :102:33, :106:24, :110:49]
    .io_deq_valid      (_reqQueue_io_deq_valid),
    .io_deq_bits_rd_en (_reqQueue_io_deq_bits_rd_en),
    .io_deq_bits_wr_en (_reqQueue_io_deq_bits_wr_en),
    .io_deq_bits_addr  (_reqQueue_io_deq_bits_addr),
    .io_deq_bits_wdata (_reqQueue_io_deq_bits_wdata)
  );	// @[src/main/scala/memctrl/MemoryController.scala:60:25]
  Queue8_ControllerResponse respQueue (	// @[src/main/scala/memctrl/MemoryController.scala:63:25]
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (_respQueue_io_enq_ready),
    .io_enq_valid      (_arbResp_io_out_valid),	// @[src/main/scala/memctrl/MemoryController.scala:141:23]
    .io_enq_bits_rd_en (_arbResp_io_out_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:141:23]
    .io_enq_bits_wr_en (_arbResp_io_out_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:141:23]
    .io_enq_bits_addr  (_arbResp_io_out_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:141:23]
    .io_enq_bits_wdata (_arbResp_io_out_bits_wdata),	// @[src/main/scala/memctrl/MemoryController.scala:141:23]
    .io_enq_bits_data  (_arbResp_io_out_bits_data),	// @[src/main/scala/memctrl/MemoryController.scala:141:23]
    .io_deq_ready      (io_out_ready),
    .io_deq_valid      (io_out_valid),
    .io_deq_bits_rd_en (io_out_bits_rd_en),
    .io_deq_bits_wr_en (io_out_bits_wr_en),
    .io_deq_bits_addr  (io_out_bits_addr),
    .io_deq_bits_wdata (io_out_bits_wdata),
    .io_deq_bits_data  (io_out_bits_data)
  );	// @[src/main/scala/memctrl/MemoryController.scala:63:25]
  Queue16_MemCmd cmdQueue (	// @[src/main/scala/memctrl/MemoryController.scala:67:25]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_cmdQueue_io_enq_ready),
    .io_enq_valid     (_cmdArb_io_out_valid),	// @[src/main/scala/memctrl/MemoryController.scala:123:22]
    .io_enq_bits_addr (_cmdArb_io_out_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:123:22]
    .io_enq_bits_data (_cmdArb_io_out_bits_data),	// @[src/main/scala/memctrl/MemoryController.scala:123:22]
    .io_enq_bits_cs   (_cmdArb_io_out_bits_cs),	// @[src/main/scala/memctrl/MemoryController.scala:123:22]
    .io_enq_bits_ras  (_cmdArb_io_out_bits_ras),	// @[src/main/scala/memctrl/MemoryController.scala:123:22]
    .io_enq_bits_cas  (_cmdArb_io_out_bits_cas),	// @[src/main/scala/memctrl/MemoryController.scala:123:22]
    .io_enq_bits_we   (_cmdArb_io_out_bits_we),	// @[src/main/scala/memctrl/MemoryController.scala:123:22]
    .io_deq_bits_addr (io_memCmd_bits_addr),
    .io_deq_bits_data (io_memCmd_bits_data),
    .io_deq_bits_ras  (io_memCmd_bits_ras),
    .io_deq_bits_cas  (io_memCmd_bits_cas),
    .io_deq_bits_we   (io_memCmd_bits_we)
  );	// @[src/main/scala/memctrl/MemoryController.scala:67:25]
  MemoryControllerFSM MemoryControllerFSM (	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .clock                (clock),
    .reset                (reset),
    .io_req_ready         (_MemoryControllerFSM_io_req_ready),
    .io_req_valid         (_Queue4_ControllerRequest_io_deq_valid),	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .io_req_bits_rd_en    (_Queue4_ControllerRequest_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .io_req_bits_wr_en    (_Queue4_ControllerRequest_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .io_req_bits_addr     (_Queue4_ControllerRequest_io_deq_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .io_req_bits_wdata    (_Queue4_ControllerRequest_io_deq_bits_wdata),	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .io_resp_ready        (_arbResp_io_in_0_ready),	// @[src/main/scala/memctrl/MemoryController.scala:141:23]
    .io_resp_valid        (_MemoryControllerFSM_io_resp_valid),
    .io_resp_bits_rd_en   (_MemoryControllerFSM_io_resp_bits_rd_en),
    .io_resp_bits_wr_en   (_MemoryControllerFSM_io_resp_bits_wr_en),
    .io_resp_bits_addr    (_MemoryControllerFSM_io_resp_bits_addr),
    .io_resp_bits_wdata   (_MemoryControllerFSM_io_resp_bits_wdata),
    .io_resp_bits_data    (_MemoryControllerFSM_io_resp_bits_data),
    .io_cmdOut_ready      (_cmdArb_io_in_0_ready),	// @[src/main/scala/memctrl/MemoryController.scala:123:22]
    .io_cmdOut_valid      (_MemoryControllerFSM_io_cmdOut_valid),
    .io_cmdOut_bits_addr  (_MemoryControllerFSM_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data  (_MemoryControllerFSM_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs    (_MemoryControllerFSM_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras   (_MemoryControllerFSM_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas   (_MemoryControllerFSM_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we    (_MemoryControllerFSM_io_cmdOut_bits_we),
    .io_phyResp_valid     (io_phyResp_valid),
    .io_phyResp_bits_addr (io_phyResp_bits_addr),
    .io_phyResp_bits_data (io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  MemoryControllerFSM MemoryControllerFSM_1 (	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .clock                (clock),
    .reset                (reset),
    .io_req_ready         (_MemoryControllerFSM_1_io_req_ready),
    .io_req_valid         (_Queue4_ControllerRequest_1_io_deq_valid),	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .io_req_bits_rd_en    (_Queue4_ControllerRequest_1_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .io_req_bits_wr_en    (_Queue4_ControllerRequest_1_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .io_req_bits_addr     (_Queue4_ControllerRequest_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .io_req_bits_wdata    (_Queue4_ControllerRequest_1_io_deq_bits_wdata),	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .io_resp_ready        (_arbResp_io_in_1_ready),	// @[src/main/scala/memctrl/MemoryController.scala:141:23]
    .io_resp_valid        (_MemoryControllerFSM_1_io_resp_valid),
    .io_resp_bits_rd_en   (_MemoryControllerFSM_1_io_resp_bits_rd_en),
    .io_resp_bits_wr_en   (_MemoryControllerFSM_1_io_resp_bits_wr_en),
    .io_resp_bits_addr    (_MemoryControllerFSM_1_io_resp_bits_addr),
    .io_resp_bits_wdata   (_MemoryControllerFSM_1_io_resp_bits_wdata),
    .io_resp_bits_data    (_MemoryControllerFSM_1_io_resp_bits_data),
    .io_cmdOut_ready      (_cmdArb_io_in_1_ready),	// @[src/main/scala/memctrl/MemoryController.scala:123:22]
    .io_cmdOut_valid      (_MemoryControllerFSM_1_io_cmdOut_valid),
    .io_cmdOut_bits_addr  (_MemoryControllerFSM_1_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data  (_MemoryControllerFSM_1_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs    (_MemoryControllerFSM_1_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras   (_MemoryControllerFSM_1_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas   (_MemoryControllerFSM_1_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we    (_MemoryControllerFSM_1_io_cmdOut_bits_we),
    .io_phyResp_valid     (io_phyResp_valid),
    .io_phyResp_bits_addr (io_phyResp_bits_addr),
    .io_phyResp_bits_data (io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  MemoryControllerFSM MemoryControllerFSM_2 (	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .clock                (clock),
    .reset                (reset),
    .io_req_ready         (_MemoryControllerFSM_2_io_req_ready),
    .io_req_valid         (_Queue4_ControllerRequest_2_io_deq_valid),	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .io_req_bits_rd_en    (_Queue4_ControllerRequest_2_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .io_req_bits_wr_en    (_Queue4_ControllerRequest_2_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .io_req_bits_addr     (_Queue4_ControllerRequest_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .io_req_bits_wdata    (_Queue4_ControllerRequest_2_io_deq_bits_wdata),	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .io_resp_ready        (_arbResp_io_in_2_ready),	// @[src/main/scala/memctrl/MemoryController.scala:141:23]
    .io_resp_valid        (_MemoryControllerFSM_2_io_resp_valid),
    .io_resp_bits_rd_en   (_MemoryControllerFSM_2_io_resp_bits_rd_en),
    .io_resp_bits_wr_en   (_MemoryControllerFSM_2_io_resp_bits_wr_en),
    .io_resp_bits_addr    (_MemoryControllerFSM_2_io_resp_bits_addr),
    .io_resp_bits_wdata   (_MemoryControllerFSM_2_io_resp_bits_wdata),
    .io_resp_bits_data    (_MemoryControllerFSM_2_io_resp_bits_data),
    .io_cmdOut_ready      (_cmdArb_io_in_2_ready),	// @[src/main/scala/memctrl/MemoryController.scala:123:22]
    .io_cmdOut_valid      (_MemoryControllerFSM_2_io_cmdOut_valid),
    .io_cmdOut_bits_addr  (_MemoryControllerFSM_2_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data  (_MemoryControllerFSM_2_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs    (_MemoryControllerFSM_2_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras   (_MemoryControllerFSM_2_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas   (_MemoryControllerFSM_2_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we    (_MemoryControllerFSM_2_io_cmdOut_bits_we),
    .io_phyResp_valid     (io_phyResp_valid),
    .io_phyResp_bits_addr (io_phyResp_bits_addr),
    .io_phyResp_bits_data (io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  MemoryControllerFSM MemoryControllerFSM_3 (	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .clock                (clock),
    .reset                (reset),
    .io_req_ready         (_MemoryControllerFSM_3_io_req_ready),
    .io_req_valid         (_Queue4_ControllerRequest_3_io_deq_valid),	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .io_req_bits_rd_en    (_Queue4_ControllerRequest_3_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .io_req_bits_wr_en    (_Queue4_ControllerRequest_3_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .io_req_bits_addr     (_Queue4_ControllerRequest_3_io_deq_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .io_req_bits_wdata    (_Queue4_ControllerRequest_3_io_deq_bits_wdata),	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .io_resp_ready        (_arbResp_io_in_3_ready),	// @[src/main/scala/memctrl/MemoryController.scala:141:23]
    .io_resp_valid        (_MemoryControllerFSM_3_io_resp_valid),
    .io_resp_bits_rd_en   (_MemoryControllerFSM_3_io_resp_bits_rd_en),
    .io_resp_bits_wr_en   (_MemoryControllerFSM_3_io_resp_bits_wr_en),
    .io_resp_bits_addr    (_MemoryControllerFSM_3_io_resp_bits_addr),
    .io_resp_bits_wdata   (_MemoryControllerFSM_3_io_resp_bits_wdata),
    .io_resp_bits_data    (_MemoryControllerFSM_3_io_resp_bits_data),
    .io_cmdOut_ready      (_cmdArb_io_in_3_ready),	// @[src/main/scala/memctrl/MemoryController.scala:123:22]
    .io_cmdOut_valid      (_MemoryControllerFSM_3_io_cmdOut_valid),
    .io_cmdOut_bits_addr  (_MemoryControllerFSM_3_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data  (_MemoryControllerFSM_3_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs    (_MemoryControllerFSM_3_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras   (_MemoryControllerFSM_3_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas   (_MemoryControllerFSM_3_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we    (_MemoryControllerFSM_3_io_cmdOut_bits_we),
    .io_phyResp_valid     (io_phyResp_valid),
    .io_phyResp_bits_addr (io_phyResp_bits_addr),
    .io_phyResp_bits_data (io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  MemoryControllerFSM MemoryControllerFSM_4 (	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .clock                (clock),
    .reset                (reset),
    .io_req_ready         (_MemoryControllerFSM_4_io_req_ready),
    .io_req_valid         (_Queue4_ControllerRequest_4_io_deq_valid),	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .io_req_bits_rd_en    (_Queue4_ControllerRequest_4_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .io_req_bits_wr_en    (_Queue4_ControllerRequest_4_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .io_req_bits_addr     (_Queue4_ControllerRequest_4_io_deq_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .io_req_bits_wdata    (_Queue4_ControllerRequest_4_io_deq_bits_wdata),	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .io_resp_ready        (_arbResp_io_in_4_ready),	// @[src/main/scala/memctrl/MemoryController.scala:141:23]
    .io_resp_valid        (_MemoryControllerFSM_4_io_resp_valid),
    .io_resp_bits_rd_en   (_MemoryControllerFSM_4_io_resp_bits_rd_en),
    .io_resp_bits_wr_en   (_MemoryControllerFSM_4_io_resp_bits_wr_en),
    .io_resp_bits_addr    (_MemoryControllerFSM_4_io_resp_bits_addr),
    .io_resp_bits_wdata   (_MemoryControllerFSM_4_io_resp_bits_wdata),
    .io_resp_bits_data    (_MemoryControllerFSM_4_io_resp_bits_data),
    .io_cmdOut_ready      (_cmdArb_io_in_4_ready),	// @[src/main/scala/memctrl/MemoryController.scala:123:22]
    .io_cmdOut_valid      (_MemoryControllerFSM_4_io_cmdOut_valid),
    .io_cmdOut_bits_addr  (_MemoryControllerFSM_4_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data  (_MemoryControllerFSM_4_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs    (_MemoryControllerFSM_4_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras   (_MemoryControllerFSM_4_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas   (_MemoryControllerFSM_4_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we    (_MemoryControllerFSM_4_io_cmdOut_bits_we),
    .io_phyResp_valid     (io_phyResp_valid),
    .io_phyResp_bits_addr (io_phyResp_bits_addr),
    .io_phyResp_bits_data (io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  MemoryControllerFSM MemoryControllerFSM_5 (	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .clock                (clock),
    .reset                (reset),
    .io_req_ready         (_MemoryControllerFSM_5_io_req_ready),
    .io_req_valid         (_Queue4_ControllerRequest_5_io_deq_valid),	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .io_req_bits_rd_en    (_Queue4_ControllerRequest_5_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .io_req_bits_wr_en    (_Queue4_ControllerRequest_5_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .io_req_bits_addr     (_Queue4_ControllerRequest_5_io_deq_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .io_req_bits_wdata    (_Queue4_ControllerRequest_5_io_deq_bits_wdata),	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .io_resp_ready        (_arbResp_io_in_5_ready),	// @[src/main/scala/memctrl/MemoryController.scala:141:23]
    .io_resp_valid        (_MemoryControllerFSM_5_io_resp_valid),
    .io_resp_bits_rd_en   (_MemoryControllerFSM_5_io_resp_bits_rd_en),
    .io_resp_bits_wr_en   (_MemoryControllerFSM_5_io_resp_bits_wr_en),
    .io_resp_bits_addr    (_MemoryControllerFSM_5_io_resp_bits_addr),
    .io_resp_bits_wdata   (_MemoryControllerFSM_5_io_resp_bits_wdata),
    .io_resp_bits_data    (_MemoryControllerFSM_5_io_resp_bits_data),
    .io_cmdOut_ready      (_cmdArb_io_in_5_ready),	// @[src/main/scala/memctrl/MemoryController.scala:123:22]
    .io_cmdOut_valid      (_MemoryControllerFSM_5_io_cmdOut_valid),
    .io_cmdOut_bits_addr  (_MemoryControllerFSM_5_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data  (_MemoryControllerFSM_5_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs    (_MemoryControllerFSM_5_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras   (_MemoryControllerFSM_5_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas   (_MemoryControllerFSM_5_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we    (_MemoryControllerFSM_5_io_cmdOut_bits_we),
    .io_phyResp_valid     (io_phyResp_valid),
    .io_phyResp_bits_addr (io_phyResp_bits_addr),
    .io_phyResp_bits_data (io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  MemoryControllerFSM MemoryControllerFSM_6 (	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .clock                (clock),
    .reset                (reset),
    .io_req_ready         (_MemoryControllerFSM_6_io_req_ready),
    .io_req_valid         (_Queue4_ControllerRequest_6_io_deq_valid),	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .io_req_bits_rd_en    (_Queue4_ControllerRequest_6_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .io_req_bits_wr_en    (_Queue4_ControllerRequest_6_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .io_req_bits_addr     (_Queue4_ControllerRequest_6_io_deq_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .io_req_bits_wdata    (_Queue4_ControllerRequest_6_io_deq_bits_wdata),	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .io_resp_ready        (_arbResp_io_in_6_ready),	// @[src/main/scala/memctrl/MemoryController.scala:141:23]
    .io_resp_valid        (_MemoryControllerFSM_6_io_resp_valid),
    .io_resp_bits_rd_en   (_MemoryControllerFSM_6_io_resp_bits_rd_en),
    .io_resp_bits_wr_en   (_MemoryControllerFSM_6_io_resp_bits_wr_en),
    .io_resp_bits_addr    (_MemoryControllerFSM_6_io_resp_bits_addr),
    .io_resp_bits_wdata   (_MemoryControllerFSM_6_io_resp_bits_wdata),
    .io_resp_bits_data    (_MemoryControllerFSM_6_io_resp_bits_data),
    .io_cmdOut_ready      (_cmdArb_io_in_6_ready),	// @[src/main/scala/memctrl/MemoryController.scala:123:22]
    .io_cmdOut_valid      (_MemoryControllerFSM_6_io_cmdOut_valid),
    .io_cmdOut_bits_addr  (_MemoryControllerFSM_6_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data  (_MemoryControllerFSM_6_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs    (_MemoryControllerFSM_6_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras   (_MemoryControllerFSM_6_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas   (_MemoryControllerFSM_6_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we    (_MemoryControllerFSM_6_io_cmdOut_bits_we),
    .io_phyResp_valid     (io_phyResp_valid),
    .io_phyResp_bits_addr (io_phyResp_bits_addr),
    .io_phyResp_bits_data (io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  MemoryControllerFSM MemoryControllerFSM_7 (	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .clock                (clock),
    .reset                (reset),
    .io_req_ready         (_MemoryControllerFSM_7_io_req_ready),
    .io_req_valid         (_Queue4_ControllerRequest_7_io_deq_valid),	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .io_req_bits_rd_en    (_Queue4_ControllerRequest_7_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .io_req_bits_wr_en    (_Queue4_ControllerRequest_7_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .io_req_bits_addr     (_Queue4_ControllerRequest_7_io_deq_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .io_req_bits_wdata    (_Queue4_ControllerRequest_7_io_deq_bits_wdata),	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .io_resp_ready        (_arbResp_io_in_7_ready),	// @[src/main/scala/memctrl/MemoryController.scala:141:23]
    .io_resp_valid        (_MemoryControllerFSM_7_io_resp_valid),
    .io_resp_bits_rd_en   (_MemoryControllerFSM_7_io_resp_bits_rd_en),
    .io_resp_bits_wr_en   (_MemoryControllerFSM_7_io_resp_bits_wr_en),
    .io_resp_bits_addr    (_MemoryControllerFSM_7_io_resp_bits_addr),
    .io_resp_bits_wdata   (_MemoryControllerFSM_7_io_resp_bits_wdata),
    .io_resp_bits_data    (_MemoryControllerFSM_7_io_resp_bits_data),
    .io_cmdOut_ready      (_cmdArb_io_in_7_ready),	// @[src/main/scala/memctrl/MemoryController.scala:123:22]
    .io_cmdOut_valid      (_MemoryControllerFSM_7_io_cmdOut_valid),
    .io_cmdOut_bits_addr  (_MemoryControllerFSM_7_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data  (_MemoryControllerFSM_7_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs    (_MemoryControllerFSM_7_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras   (_MemoryControllerFSM_7_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas   (_MemoryControllerFSM_7_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we    (_MemoryControllerFSM_7_io_cmdOut_bits_we),
    .io_phyResp_valid     (io_phyResp_valid),
    .io_phyResp_bits_addr (io_phyResp_bits_addr),
    .io_phyResp_bits_data (io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
  Queue4_ControllerRequest Queue4_ControllerRequest (	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (_Queue4_ControllerRequest_io_enq_ready),
    .io_enq_valid      (_reqQueue_io_deq_valid & _GEN),	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :95:31, :99:32, :102:{24,33}]
    .io_enq_bits_rd_en (_GEN_0 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :96:31, :99:32, :102:33, :105:35]
    .io_enq_bits_wr_en (_GEN_0 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :96:31, :99:32, :102:33, :105:35]
    .io_enq_bits_addr  (_GEN_0 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :96:31, :99:32, :102:33, :105:35]
    .io_enq_bits_wdata (_GEN_0 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :96:31, :99:32, :102:33, :105:35]
    .io_deq_ready      (_MemoryControllerFSM_io_req_ready),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_deq_valid      (_Queue4_ControllerRequest_io_deq_valid),
    .io_deq_bits_rd_en (_Queue4_ControllerRequest_io_deq_bits_rd_en),
    .io_deq_bits_wr_en (_Queue4_ControllerRequest_io_deq_bits_wr_en),
    .io_deq_bits_addr  (_Queue4_ControllerRequest_io_deq_bits_addr),
    .io_deq_bits_wdata (_Queue4_ControllerRequest_io_deq_bits_wdata)
  );	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  Queue4_ControllerRequest Queue4_ControllerRequest_1 (	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (_Queue4_ControllerRequest_1_io_enq_ready),
    .io_enq_valid      (_reqQueue_io_deq_valid & _GEN_1),	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :95:31, :99:32, :102:{24,33}]
    .io_enq_bits_rd_en (_GEN_2 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :96:31, :99:32, :102:33, :105:35]
    .io_enq_bits_wr_en (_GEN_2 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :96:31, :99:32, :102:33, :105:35]
    .io_enq_bits_addr  (_GEN_2 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :96:31, :99:32, :102:33, :105:35]
    .io_enq_bits_wdata (_GEN_2 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :96:31, :99:32, :102:33, :105:35]
    .io_deq_ready      (_MemoryControllerFSM_1_io_req_ready),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_deq_valid      (_Queue4_ControllerRequest_1_io_deq_valid),
    .io_deq_bits_rd_en (_Queue4_ControllerRequest_1_io_deq_bits_rd_en),
    .io_deq_bits_wr_en (_Queue4_ControllerRequest_1_io_deq_bits_wr_en),
    .io_deq_bits_addr  (_Queue4_ControllerRequest_1_io_deq_bits_addr),
    .io_deq_bits_wdata (_Queue4_ControllerRequest_1_io_deq_bits_wdata)
  );	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  Queue4_ControllerRequest Queue4_ControllerRequest_2 (	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (_Queue4_ControllerRequest_2_io_enq_ready),
    .io_enq_valid      (_reqQueue_io_deq_valid & _GEN_3),	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :95:31, :99:32, :102:{24,33}]
    .io_enq_bits_rd_en (_GEN_4 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :96:31, :99:32, :102:33, :105:35]
    .io_enq_bits_wr_en (_GEN_4 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :96:31, :99:32, :102:33, :105:35]
    .io_enq_bits_addr  (_GEN_4 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :96:31, :99:32, :102:33, :105:35]
    .io_enq_bits_wdata (_GEN_4 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :96:31, :99:32, :102:33, :105:35]
    .io_deq_ready      (_MemoryControllerFSM_2_io_req_ready),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_deq_valid      (_Queue4_ControllerRequest_2_io_deq_valid),
    .io_deq_bits_rd_en (_Queue4_ControllerRequest_2_io_deq_bits_rd_en),
    .io_deq_bits_wr_en (_Queue4_ControllerRequest_2_io_deq_bits_wr_en),
    .io_deq_bits_addr  (_Queue4_ControllerRequest_2_io_deq_bits_addr),
    .io_deq_bits_wdata (_Queue4_ControllerRequest_2_io_deq_bits_wdata)
  );	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  Queue4_ControllerRequest Queue4_ControllerRequest_3 (	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (_Queue4_ControllerRequest_3_io_enq_ready),
    .io_enq_valid      (_reqQueue_io_deq_valid & _GEN_5),	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :95:31, :99:32, :102:{24,33}]
    .io_enq_bits_rd_en (_GEN_6 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :96:31, :99:32, :102:33, :105:35]
    .io_enq_bits_wr_en (_GEN_6 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :96:31, :99:32, :102:33, :105:35]
    .io_enq_bits_addr  (_GEN_6 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :96:31, :99:32, :102:33, :105:35]
    .io_enq_bits_wdata (_GEN_6 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :96:31, :99:32, :102:33, :105:35]
    .io_deq_ready      (_MemoryControllerFSM_3_io_req_ready),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_deq_valid      (_Queue4_ControllerRequest_3_io_deq_valid),
    .io_deq_bits_rd_en (_Queue4_ControllerRequest_3_io_deq_bits_rd_en),
    .io_deq_bits_wr_en (_Queue4_ControllerRequest_3_io_deq_bits_wr_en),
    .io_deq_bits_addr  (_Queue4_ControllerRequest_3_io_deq_bits_addr),
    .io_deq_bits_wdata (_Queue4_ControllerRequest_3_io_deq_bits_wdata)
  );	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  Queue4_ControllerRequest Queue4_ControllerRequest_4 (	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (_Queue4_ControllerRequest_4_io_enq_ready),
    .io_enq_valid      (_reqQueue_io_deq_valid & _GEN_7),	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :95:31, :99:32, :102:{24,33}]
    .io_enq_bits_rd_en (_GEN_8 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :96:31, :99:32, :102:33, :105:35]
    .io_enq_bits_wr_en (_GEN_8 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :96:31, :99:32, :102:33, :105:35]
    .io_enq_bits_addr  (_GEN_8 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :96:31, :99:32, :102:33, :105:35]
    .io_enq_bits_wdata (_GEN_8 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :96:31, :99:32, :102:33, :105:35]
    .io_deq_ready      (_MemoryControllerFSM_4_io_req_ready),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_deq_valid      (_Queue4_ControllerRequest_4_io_deq_valid),
    .io_deq_bits_rd_en (_Queue4_ControllerRequest_4_io_deq_bits_rd_en),
    .io_deq_bits_wr_en (_Queue4_ControllerRequest_4_io_deq_bits_wr_en),
    .io_deq_bits_addr  (_Queue4_ControllerRequest_4_io_deq_bits_addr),
    .io_deq_bits_wdata (_Queue4_ControllerRequest_4_io_deq_bits_wdata)
  );	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  Queue4_ControllerRequest Queue4_ControllerRequest_5 (	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (_Queue4_ControllerRequest_5_io_enq_ready),
    .io_enq_valid      (_reqQueue_io_deq_valid & _GEN_9),	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :95:31, :99:32, :102:{24,33}]
    .io_enq_bits_rd_en (_GEN_10 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :96:31, :99:32, :102:33, :105:35]
    .io_enq_bits_wr_en (_GEN_10 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :96:31, :99:32, :102:33, :105:35]
    .io_enq_bits_addr  (_GEN_10 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :96:31, :99:32, :102:33, :105:35]
    .io_enq_bits_wdata (_GEN_10 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :96:31, :99:32, :102:33, :105:35]
    .io_deq_ready      (_MemoryControllerFSM_5_io_req_ready),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_deq_valid      (_Queue4_ControllerRequest_5_io_deq_valid),
    .io_deq_bits_rd_en (_Queue4_ControllerRequest_5_io_deq_bits_rd_en),
    .io_deq_bits_wr_en (_Queue4_ControllerRequest_5_io_deq_bits_wr_en),
    .io_deq_bits_addr  (_Queue4_ControllerRequest_5_io_deq_bits_addr),
    .io_deq_bits_wdata (_Queue4_ControllerRequest_5_io_deq_bits_wdata)
  );	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  Queue4_ControllerRequest Queue4_ControllerRequest_6 (	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (_Queue4_ControllerRequest_6_io_enq_ready),
    .io_enq_valid      (_reqQueue_io_deq_valid & _GEN_11),	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :95:31, :99:32, :102:{24,33}]
    .io_enq_bits_rd_en (_GEN_12 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :96:31, :99:32, :102:33, :105:35]
    .io_enq_bits_wr_en (_GEN_12 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :96:31, :99:32, :102:33, :105:35]
    .io_enq_bits_addr  (_GEN_12 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :96:31, :99:32, :102:33, :105:35]
    .io_enq_bits_wdata (_GEN_12 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :96:31, :99:32, :102:33, :105:35]
    .io_deq_ready      (_MemoryControllerFSM_6_io_req_ready),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_deq_valid      (_Queue4_ControllerRequest_6_io_deq_valid),
    .io_deq_bits_rd_en (_Queue4_ControllerRequest_6_io_deq_bits_rd_en),
    .io_deq_bits_wr_en (_Queue4_ControllerRequest_6_io_deq_bits_wr_en),
    .io_deq_bits_addr  (_Queue4_ControllerRequest_6_io_deq_bits_addr),
    .io_deq_bits_wdata (_Queue4_ControllerRequest_6_io_deq_bits_wdata)
  );	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  Queue4_ControllerRequest Queue4_ControllerRequest_7 (	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (_Queue4_ControllerRequest_7_io_enq_ready),
    .io_enq_valid      (_reqQueue_io_deq_valid & (&(_reqQueue_io_deq_bits_addr[8:6]))),	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :87:43, :95:31, :99:32, :102:{24,33}]
    .io_enq_bits_rd_en (_GEN_13 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :96:31, :99:32, :102:33, :105:35]
    .io_enq_bits_wr_en (_GEN_13 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :96:31, :99:32, :102:33, :105:35]
    .io_enq_bits_addr  (_GEN_13 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :96:31, :99:32, :102:33, :105:35]
    .io_enq_bits_wdata (_GEN_13 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/MemoryController.scala:60:25, :96:31, :99:32, :102:33, :105:35]
    .io_deq_ready      (_MemoryControllerFSM_7_io_req_ready),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_deq_valid      (_Queue4_ControllerRequest_7_io_deq_valid),
    .io_deq_bits_rd_en (_Queue4_ControllerRequest_7_io_deq_bits_rd_en),
    .io_deq_bits_wr_en (_Queue4_ControllerRequest_7_io_deq_bits_wr_en),
    .io_deq_bits_addr  (_Queue4_ControllerRequest_7_io_deq_bits_addr),
    .io_deq_bits_wdata (_Queue4_ControllerRequest_7_io_deq_bits_wdata)
  );	// @[src/main/scala/memctrl/MemoryController.scala:77:11]
  RRArbiter cmdArb (	// @[src/main/scala/memctrl/MemoryController.scala:123:22]
    .clock             (clock),
    .io_in_0_ready     (_cmdArb_io_in_0_ready),
    .io_in_0_valid     (_MemoryControllerFSM_io_cmdOut_valid),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_0_bits_addr (_MemoryControllerFSM_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_0_bits_data (_MemoryControllerFSM_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_0_bits_cs   (_MemoryControllerFSM_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_0_bits_ras  (_MemoryControllerFSM_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_0_bits_cas  (_MemoryControllerFSM_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_0_bits_we   (_MemoryControllerFSM_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_1_ready     (_cmdArb_io_in_1_ready),
    .io_in_1_valid     (_MemoryControllerFSM_1_io_cmdOut_valid),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_1_bits_addr (_MemoryControllerFSM_1_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_1_bits_data (_MemoryControllerFSM_1_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_1_bits_cs   (_MemoryControllerFSM_1_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_1_bits_ras  (_MemoryControllerFSM_1_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_1_bits_cas  (_MemoryControllerFSM_1_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_1_bits_we   (_MemoryControllerFSM_1_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_2_ready     (_cmdArb_io_in_2_ready),
    .io_in_2_valid     (_MemoryControllerFSM_2_io_cmdOut_valid),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_2_bits_addr (_MemoryControllerFSM_2_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_2_bits_data (_MemoryControllerFSM_2_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_2_bits_cs   (_MemoryControllerFSM_2_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_2_bits_ras  (_MemoryControllerFSM_2_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_2_bits_cas  (_MemoryControllerFSM_2_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_2_bits_we   (_MemoryControllerFSM_2_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_3_ready     (_cmdArb_io_in_3_ready),
    .io_in_3_valid     (_MemoryControllerFSM_3_io_cmdOut_valid),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_3_bits_addr (_MemoryControllerFSM_3_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_3_bits_data (_MemoryControllerFSM_3_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_3_bits_cs   (_MemoryControllerFSM_3_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_3_bits_ras  (_MemoryControllerFSM_3_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_3_bits_cas  (_MemoryControllerFSM_3_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_3_bits_we   (_MemoryControllerFSM_3_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_4_ready     (_cmdArb_io_in_4_ready),
    .io_in_4_valid     (_MemoryControllerFSM_4_io_cmdOut_valid),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_4_bits_addr (_MemoryControllerFSM_4_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_4_bits_data (_MemoryControllerFSM_4_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_4_bits_cs   (_MemoryControllerFSM_4_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_4_bits_ras  (_MemoryControllerFSM_4_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_4_bits_cas  (_MemoryControllerFSM_4_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_4_bits_we   (_MemoryControllerFSM_4_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_5_ready     (_cmdArb_io_in_5_ready),
    .io_in_5_valid     (_MemoryControllerFSM_5_io_cmdOut_valid),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_5_bits_addr (_MemoryControllerFSM_5_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_5_bits_data (_MemoryControllerFSM_5_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_5_bits_cs   (_MemoryControllerFSM_5_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_5_bits_ras  (_MemoryControllerFSM_5_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_5_bits_cas  (_MemoryControllerFSM_5_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_5_bits_we   (_MemoryControllerFSM_5_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_6_ready     (_cmdArb_io_in_6_ready),
    .io_in_6_valid     (_MemoryControllerFSM_6_io_cmdOut_valid),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_6_bits_addr (_MemoryControllerFSM_6_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_6_bits_data (_MemoryControllerFSM_6_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_6_bits_cs   (_MemoryControllerFSM_6_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_6_bits_ras  (_MemoryControllerFSM_6_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_6_bits_cas  (_MemoryControllerFSM_6_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_6_bits_we   (_MemoryControllerFSM_6_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_7_ready     (_cmdArb_io_in_7_ready),
    .io_in_7_valid     (_MemoryControllerFSM_7_io_cmdOut_valid),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_7_bits_addr (_MemoryControllerFSM_7_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_7_bits_data (_MemoryControllerFSM_7_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_7_bits_cs   (_MemoryControllerFSM_7_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_7_bits_ras  (_MemoryControllerFSM_7_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_7_bits_cas  (_MemoryControllerFSM_7_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_7_bits_we   (_MemoryControllerFSM_7_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_out_ready      (_cmdQueue_io_enq_ready),	// @[src/main/scala/memctrl/MemoryController.scala:67:25]
    .io_out_valid      (_cmdArb_io_out_valid),
    .io_out_bits_addr  (_cmdArb_io_out_bits_addr),
    .io_out_bits_data  (_cmdArb_io_out_bits_data),
    .io_out_bits_cs    (_cmdArb_io_out_bits_cs),
    .io_out_bits_ras   (_cmdArb_io_out_bits_ras),
    .io_out_bits_cas   (_cmdArb_io_out_bits_cas),
    .io_out_bits_we    (_cmdArb_io_out_bits_we)
  );	// @[src/main/scala/memctrl/MemoryController.scala:123:22]
  RRArbiter_1 arbResp (	// @[src/main/scala/memctrl/MemoryController.scala:141:23]
    .clock              (clock),
    .io_in_0_ready      (_arbResp_io_in_0_ready),
    .io_in_0_valid      (_MemoryControllerFSM_io_resp_valid),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_0_bits_rd_en (_MemoryControllerFSM_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_0_bits_wr_en (_MemoryControllerFSM_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_0_bits_addr  (_MemoryControllerFSM_io_resp_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_0_bits_wdata (_MemoryControllerFSM_io_resp_bits_wdata),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_0_bits_data  (_MemoryControllerFSM_io_resp_bits_data),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_1_ready      (_arbResp_io_in_1_ready),
    .io_in_1_valid      (_MemoryControllerFSM_1_io_resp_valid),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_1_bits_rd_en (_MemoryControllerFSM_1_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_1_bits_wr_en (_MemoryControllerFSM_1_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_1_bits_addr  (_MemoryControllerFSM_1_io_resp_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_1_bits_wdata (_MemoryControllerFSM_1_io_resp_bits_wdata),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_1_bits_data  (_MemoryControllerFSM_1_io_resp_bits_data),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_2_ready      (_arbResp_io_in_2_ready),
    .io_in_2_valid      (_MemoryControllerFSM_2_io_resp_valid),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_2_bits_rd_en (_MemoryControllerFSM_2_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_2_bits_wr_en (_MemoryControllerFSM_2_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_2_bits_addr  (_MemoryControllerFSM_2_io_resp_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_2_bits_wdata (_MemoryControllerFSM_2_io_resp_bits_wdata),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_2_bits_data  (_MemoryControllerFSM_2_io_resp_bits_data),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_3_ready      (_arbResp_io_in_3_ready),
    .io_in_3_valid      (_MemoryControllerFSM_3_io_resp_valid),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_3_bits_rd_en (_MemoryControllerFSM_3_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_3_bits_wr_en (_MemoryControllerFSM_3_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_3_bits_addr  (_MemoryControllerFSM_3_io_resp_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_3_bits_wdata (_MemoryControllerFSM_3_io_resp_bits_wdata),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_3_bits_data  (_MemoryControllerFSM_3_io_resp_bits_data),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_4_ready      (_arbResp_io_in_4_ready),
    .io_in_4_valid      (_MemoryControllerFSM_4_io_resp_valid),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_4_bits_rd_en (_MemoryControllerFSM_4_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_4_bits_wr_en (_MemoryControllerFSM_4_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_4_bits_addr  (_MemoryControllerFSM_4_io_resp_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_4_bits_wdata (_MemoryControllerFSM_4_io_resp_bits_wdata),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_4_bits_data  (_MemoryControllerFSM_4_io_resp_bits_data),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_5_ready      (_arbResp_io_in_5_ready),
    .io_in_5_valid      (_MemoryControllerFSM_5_io_resp_valid),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_5_bits_rd_en (_MemoryControllerFSM_5_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_5_bits_wr_en (_MemoryControllerFSM_5_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_5_bits_addr  (_MemoryControllerFSM_5_io_resp_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_5_bits_wdata (_MemoryControllerFSM_5_io_resp_bits_wdata),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_5_bits_data  (_MemoryControllerFSM_5_io_resp_bits_data),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_6_ready      (_arbResp_io_in_6_ready),
    .io_in_6_valid      (_MemoryControllerFSM_6_io_resp_valid),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_6_bits_rd_en (_MemoryControllerFSM_6_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_6_bits_wr_en (_MemoryControllerFSM_6_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_6_bits_addr  (_MemoryControllerFSM_6_io_resp_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_6_bits_wdata (_MemoryControllerFSM_6_io_resp_bits_wdata),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_6_bits_data  (_MemoryControllerFSM_6_io_resp_bits_data),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_7_ready      (_arbResp_io_in_7_ready),
    .io_in_7_valid      (_MemoryControllerFSM_7_io_resp_valid),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_7_bits_rd_en (_MemoryControllerFSM_7_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_7_bits_wr_en (_MemoryControllerFSM_7_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_7_bits_addr  (_MemoryControllerFSM_7_io_resp_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_7_bits_wdata (_MemoryControllerFSM_7_io_resp_bits_wdata),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_in_7_bits_data  (_MemoryControllerFSM_7_io_resp_bits_data),	// @[src/main/scala/memctrl/MemoryController.scala:72:11]
    .io_out_ready       (_respQueue_io_enq_ready),	// @[src/main/scala/memctrl/MemoryController.scala:63:25]
    .io_out_valid       (_arbResp_io_out_valid),
    .io_out_bits_rd_en  (_arbResp_io_out_bits_rd_en),
    .io_out_bits_wr_en  (_arbResp_io_out_bits_wr_en),
    .io_out_bits_addr   (_arbResp_io_out_bits_addr),
    .io_out_bits_wdata  (_arbResp_io_out_bits_wdata),
    .io_out_bits_data   (_arbResp_io_out_bits_data)
  );	// @[src/main/scala/memctrl/MemoryController.scala:141:23]
endmodule

module PerformanceStatistics(	// @[src/main/scala/memctrl/PerformanceStatistics.scala:59:7]
  input        clock,	// @[src/main/scala/memctrl/PerformanceStatistics.scala:59:7]
               reset,	// @[src/main/scala/memctrl/PerformanceStatistics.scala:59:7]
               io_in_fire,	// @[src/main/scala/memctrl/PerformanceStatistics.scala:60:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/PerformanceStatistics.scala:60:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/PerformanceStatistics.scala:60:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/PerformanceStatistics.scala:60:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/PerformanceStatistics.scala:60:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/PerformanceStatistics.scala:60:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/PerformanceStatistics.scala:60:14]
  input [31:0] io_out_bits_addr	// @[src/main/scala/memctrl/PerformanceStatistics.scala:60:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/PerformanceStatistics.scala:68:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/PerformanceStatistics.scala:59:7]
    if (reset)	// @[src/main/scala/memctrl/PerformanceStatistics.scala:59:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/PerformanceStatistics.scala:68:29]
    else	// @[src/main/scala/memctrl/PerformanceStatistics.scala:59:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/PerformanceStatistics.scala:68:29, :69:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/PerformanceStatistics.scala:59:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/PerformanceStatistics.scala:59:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/PerformanceStatistics.scala:59:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/PerformanceStatistics.scala:59:7]
    initial begin	// @[src/main/scala/memctrl/PerformanceStatistics.scala:59:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/PerformanceStatistics.scala:59:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/PerformanceStatistics.scala:59:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/PerformanceStatistics.scala:59:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/PerformanceStatistics.scala:59:7]
        end	// @[src/main/scala/memctrl/PerformanceStatistics.scala:59:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/PerformanceStatistics.scala:59:7, :68:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/PerformanceStatistics.scala:59:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/PerformanceStatistics.scala:59:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  PerformanceStatisticsInput perfIn (	// @[src/main/scala/memctrl/PerformanceStatistics.scala:72:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter)	// @[src/main/scala/memctrl/PerformanceStatistics.scala:68:29]
  );	// @[src/main/scala/memctrl/PerformanceStatistics.scala:72:23]
  PerformanceStatisticsOutput perfOut (	// @[src/main/scala/memctrl/PerformanceStatistics.scala:73:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter)	// @[src/main/scala/memctrl/PerformanceStatistics.scala:68:29]
  );	// @[src/main/scala/memctrl/PerformanceStatistics.scala:73:23]
endmodule

module SingleChannelSystem(	// @[src/main/scala/memctrl/System.scala:24:7]
  input         clock,	// @[src/main/scala/memctrl/System.scala:24:7]
                reset,	// @[src/main/scala/memctrl/System.scala:24:7]
  output        io_in_ready,	// @[src/main/scala/memctrl/System.scala:27:14]
  input         io_in_valid,	// @[src/main/scala/memctrl/System.scala:27:14]
                io_in_bits_rd_en,	// @[src/main/scala/memctrl/System.scala:27:14]
                io_in_bits_wr_en,	// @[src/main/scala/memctrl/System.scala:27:14]
  input  [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/System.scala:27:14]
                io_in_bits_wdata,	// @[src/main/scala/memctrl/System.scala:27:14]
  input         io_out_ready,	// @[src/main/scala/memctrl/System.scala:27:14]
  output        io_out_valid,	// @[src/main/scala/memctrl/System.scala:27:14]
                io_out_bits_rd_en,	// @[src/main/scala/memctrl/System.scala:27:14]
                io_out_bits_wr_en,	// @[src/main/scala/memctrl/System.scala:27:14]
  output [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/System.scala:27:14]
                io_out_bits_wdata,	// @[src/main/scala/memctrl/System.scala:27:14]
                io_out_bits_data	// @[src/main/scala/memctrl/System.scala:27:14]
);

  wire        _memory_controller_io_in_ready;	// @[src/main/scala/memctrl/System.scala:30:33]
  wire        _memory_controller_io_out_valid;	// @[src/main/scala/memctrl/System.scala:30:33]
  wire        _memory_controller_io_out_bits_rd_en;	// @[src/main/scala/memctrl/System.scala:30:33]
  wire        _memory_controller_io_out_bits_wr_en;	// @[src/main/scala/memctrl/System.scala:30:33]
  wire [31:0] _memory_controller_io_out_bits_addr;	// @[src/main/scala/memctrl/System.scala:30:33]
  wire [31:0] _memory_controller_io_memCmd_bits_addr;	// @[src/main/scala/memctrl/System.scala:30:33]
  wire [31:0] _memory_controller_io_memCmd_bits_data;	// @[src/main/scala/memctrl/System.scala:30:33]
  wire        _memory_controller_io_memCmd_bits_ras;	// @[src/main/scala/memctrl/System.scala:30:33]
  wire        _memory_controller_io_memCmd_bits_cas;	// @[src/main/scala/memctrl/System.scala:30:33]
  wire        _memory_controller_io_memCmd_bits_we;	// @[src/main/scala/memctrl/System.scala:30:33]
  wire        _channel_io_phyResp_valid;	// @[src/main/scala/memctrl/System.scala:29:23]
  wire [31:0] _channel_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/System.scala:29:23]
  wire [31:0] _channel_io_phyResp_bits_data;	// @[src/main/scala/memctrl/System.scala:29:23]
  Channel channel (	// @[src/main/scala/memctrl/System.scala:29:23]
    .clock                (clock),
    .reset                (reset),
    .io_memCmd_bits_ras   (_memory_controller_io_memCmd_bits_ras),	// @[src/main/scala/memctrl/System.scala:30:33]
    .io_memCmd_bits_cas   (_memory_controller_io_memCmd_bits_cas),	// @[src/main/scala/memctrl/System.scala:30:33]
    .io_memCmd_bits_we    (_memory_controller_io_memCmd_bits_we),	// @[src/main/scala/memctrl/System.scala:30:33]
    .io_memCmd_bits_addr  (_memory_controller_io_memCmd_bits_addr),	// @[src/main/scala/memctrl/System.scala:30:33]
    .io_memCmd_bits_data  (_memory_controller_io_memCmd_bits_data),	// @[src/main/scala/memctrl/System.scala:30:33]
    .io_phyResp_valid     (_channel_io_phyResp_valid),
    .io_phyResp_bits_addr (_channel_io_phyResp_bits_addr),
    .io_phyResp_bits_data (_channel_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/System.scala:29:23]
  MultiRankMemoryController memory_controller (	// @[src/main/scala/memctrl/System.scala:30:33]
    .clock                (clock),
    .reset                (reset),
    .io_in_ready          (_memory_controller_io_in_ready),
    .io_in_valid          (io_in_valid),
    .io_in_bits_rd_en     (io_in_bits_rd_en),
    .io_in_bits_wr_en     (io_in_bits_wr_en),
    .io_in_bits_addr      (io_in_bits_addr),
    .io_in_bits_wdata     (io_in_bits_wdata),
    .io_out_ready         (io_out_ready),
    .io_out_valid         (_memory_controller_io_out_valid),
    .io_out_bits_rd_en    (_memory_controller_io_out_bits_rd_en),
    .io_out_bits_wr_en    (_memory_controller_io_out_bits_wr_en),
    .io_out_bits_addr     (_memory_controller_io_out_bits_addr),
    .io_out_bits_wdata    (io_out_bits_wdata),
    .io_out_bits_data     (io_out_bits_data),
    .io_memCmd_bits_addr  (_memory_controller_io_memCmd_bits_addr),
    .io_memCmd_bits_data  (_memory_controller_io_memCmd_bits_data),
    .io_memCmd_bits_ras   (_memory_controller_io_memCmd_bits_ras),
    .io_memCmd_bits_cas   (_memory_controller_io_memCmd_bits_cas),
    .io_memCmd_bits_we    (_memory_controller_io_memCmd_bits_we),
    .io_phyResp_valid     (_channel_io_phyResp_valid),	// @[src/main/scala/memctrl/System.scala:29:23]
    .io_phyResp_bits_addr (_channel_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/System.scala:29:23]
    .io_phyResp_bits_data (_channel_io_phyResp_bits_data)	// @[src/main/scala/memctrl/System.scala:29:23]
  );	// @[src/main/scala/memctrl/System.scala:30:33]
  PerformanceStatistics perfStats (	// @[src/main/scala/memctrl/System.scala:48:27]
    .clock             (clock),
    .reset             (reset),
    .io_in_fire        (io_in_valid & _memory_controller_io_in_ready),	// @[src/main/scala/memctrl/System.scala:30:33, :43:33]
    .io_in_bits_rd_en  (io_in_bits_rd_en),
    .io_in_bits_wr_en  (io_in_bits_wr_en),
    .io_in_bits_addr   (io_in_bits_addr),
    .io_out_fire       (_memory_controller_io_out_valid & io_out_ready),	// @[src/main/scala/memctrl/System.scala:30:33, :44:33]
    .io_out_bits_rd_en (_memory_controller_io_out_bits_rd_en),	// @[src/main/scala/memctrl/System.scala:30:33]
    .io_out_bits_wr_en (_memory_controller_io_out_bits_wr_en),	// @[src/main/scala/memctrl/System.scala:30:33]
    .io_out_bits_addr  (_memory_controller_io_out_bits_addr)	// @[src/main/scala/memctrl/System.scala:30:33]
  );	// @[src/main/scala/memctrl/System.scala:48:27]
  assign io_in_ready = _memory_controller_io_in_ready;	// @[src/main/scala/memctrl/System.scala:24:7, :30:33]
  assign io_out_valid = _memory_controller_io_out_valid;	// @[src/main/scala/memctrl/System.scala:24:7, :30:33]
  assign io_out_bits_rd_en = _memory_controller_io_out_bits_rd_en;	// @[src/main/scala/memctrl/System.scala:24:7, :30:33]
  assign io_out_bits_wr_en = _memory_controller_io_out_bits_wr_en;	// @[src/main/scala/memctrl/System.scala:24:7, :30:33]
  assign io_out_bits_addr = _memory_controller_io_out_bits_addr;	// @[src/main/scala/memctrl/System.scala:24:7, :30:33]
endmodule



// Generated by CIRCT firtool-1.108.0
module PerformanceStatisticsInput(
    input wire clk,
    input wire reset,
    input wire req_fire,
    input wire rd_en,
    input wire wr_en,
    input wire [31:0] addr,
    input wire [63:0] globalCycle
);
    integer file;
    initial begin
        file = $fopen("input_request_stats.csv", "w");
        $fwrite(file, "RequestID,Address,Read,Write,Cycle\n");
        $display("IN VERILOG INPUT");
    end

    reg [31:0] reqId = 0;

    always @(posedge clk) begin
        if (reset) begin
            reqId <= 0;
        end else if (req_fire) begin
            $fwrite(file, "%d,%d,%d,%d,%d\n", reqId, addr, rd_en, wr_en, globalCycle);
            reqId <= reqId + 1;
        end
    end
endmodule

// Generated by CIRCT firtool-1.108.0
module PerformanceStatisticsOutput(
    input wire clk,
    input wire reset,
    input wire resp_fire,
    input wire rd_en,
    input wire wr_en,
    input wire [31:0] addr,
    input wire [63:0] globalCycle
);
    integer file;
    initial begin
        file = $fopen("output_request_stats.csv", "w");
        $fwrite(file, "RequestID,Address,Read,Write,Cycle\n");
        $display("IN VERILOG OUTPUT");
    end

    reg [31:0] reqId = 0;

    always @(posedge clk) begin
        if (reset) begin
            reqId <= 0;
        end else if (resp_fire) begin
            $fwrite(file, "%d,%d,%d,%d,%d\n", reqId, addr,rd_en, wr_en, globalCycle);
            reqId <= reqId + 1;
        end
    end
endmodule
// ----- 8< ----- FILE "firrtl_black_box_resource_files.f" ----- 8< -----

