{"files":[{"patch":"@@ -1128,1 +1128,1 @@\n-  assert_different_registers(a1, a2, result, cnt1, t0, t1);\n+  assert_different_registers(a1, a2, result, cnt1, tmp1, tmp2);\n@@ -1170,2 +1170,2 @@\n-  test_bit(t0, cnt1, 2);\n-  beqz(t0, TAIL03);\n+  test_bit(tmp1, cnt1, 2);\n+  beqz(tmp1, TAIL03);\n@@ -1182,2 +1182,2 @@\n-  test_bit(t0, cnt1, 1);\n-  beqz(t0, TAIL01);\n+  test_bit(tmp1, cnt1, 1);\n+  beqz(tmp1, TAIL01);\n@@ -1195,2 +1195,2 @@\n-    test_bit(t0, cnt1, 0);\n-    beqz(t0, SAME);\n+    test_bit(tmp1, cnt1, 0);\n+    beqz(tmp1, SAME);\n","filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp","additions":7,"deletions":7,"binary":false,"changes":14,"status":"modified"}]}