
---------- Begin Simulation Statistics ----------
final_tick                                  209893500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  80162                       # Simulator instruction rate (inst/s)
host_mem_usage                                 861492                       # Number of bytes of host memory used
host_op_rate                                    84012                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.12                       # Real time elapsed on the host
host_tick_rate                               67294372                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      250000                       # Number of instructions simulated
sim_ops                                        262031                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000210                       # Number of seconds simulated
sim_ticks                                   209893500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.497556                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   20190                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                26393                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3033                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             18082                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 76                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             343                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              267                       # Number of indirect misses.
system.cpu.branchPred.lookups                   46097                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13850                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          100                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     23847                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    23844                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2725                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      25001                       # Number of branches committed
system.cpu.commit.bw_lim_events                 15593                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             169                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          148748                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               250118                       # Number of instructions committed
system.cpu.commit.committedOps                 262149                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       351083                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.746687                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.831894                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       257327     73.30%     73.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        49876     14.21%     87.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        14624      4.17%     91.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         3959      1.13%     92.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         5412      1.54%     94.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         1903      0.54%     94.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1482      0.42%     95.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          907      0.26%     95.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        15593      4.44%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       351083                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 7366                       # Number of function calls committed.
system.cpu.commit.int_insts                    255121                       # Number of committed integer instructions.
system.cpu.commit.loads                         40703                       # Number of loads committed
system.cpu.commit.membars                         142                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           35      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           135828     51.81%     51.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           36231     13.82%     65.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            13779      5.26%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              83      0.03%     70.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     70.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             138      0.05%     70.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             140      0.05%     71.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            103      0.04%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           40703     15.53%     86.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          35109     13.39%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            262149                       # Class of committed instruction
system.cpu.commit.refs                          75812                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      1073                       # Number of committed Vector instructions.
system.cpu.committedInsts                      250000                       # Number of Instructions Simulated
system.cpu.committedOps                        262031                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.679152                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.679152                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                230859                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   310                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                19846                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 485395                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    59195                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     67068                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3656                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1046                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 10446                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       46097                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     63300                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        279689                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1690                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         496774                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    7928                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.109810                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              87518                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              34116                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.183393                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             371224                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.393980                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.710959                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   274538     73.95%     73.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     9897      2.67%     76.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    13185      3.55%     80.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     7418      2.00%     82.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     5541      1.49%     83.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     9820      2.65%     86.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     8410      2.27%     88.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     2086      0.56%     89.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    40329     10.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               371224                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           48564                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 3716                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    37827                       # Number of branches executed
system.cpu.iew.exec_nop                           207                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.924688                       # Inst execution rate
system.cpu.iew.exec_refs                       121804                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      50569                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   58639                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 74122                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                231                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              6503                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                58724                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              445235                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 71235                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3528                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                388173                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3376                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9865                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3656                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14927                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           882                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              126                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          184                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        33417                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        23601                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             31                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2022                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1694                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    398240                       # num instructions consuming a value
system.cpu.iew.wb_count                        369271                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.645930                       # average fanout of values written-back
system.cpu.iew.wb_producers                    257235                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.879661                       # insts written-back per cycle
system.cpu.iew.wb_sent                         384970                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   558442                       # number of integer regfile reads
system.cpu.int_regfile_writes                  314211                       # number of integer regfile writes
system.cpu.ipc                               0.595539                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.595539                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                36      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                206484     52.71%     52.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                45693     11.67%     64.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 15551      3.97%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   89      0.02%     68.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  147      0.04%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  144      0.04%     68.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 106      0.03%     68.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                72719     18.56%     87.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               50735     12.95%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 391704                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      259144                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.661581                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1887      0.73%      0.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                 128467     49.57%     50.30% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                  123416     47.62%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      1      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3216      1.24%     99.17% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2156      0.83%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 649589                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1417681                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       368165                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            626619                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     444797                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    391704                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 231                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          182946                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              6309                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             62                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       143967                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        371224                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.055169                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.654232                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              215273     57.99%     57.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               56059     15.10%     73.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               42488     11.45%     84.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               20924      5.64%     90.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               13786      3.71%     93.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               10254      2.76%     96.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                6151      1.66%     98.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                5735      1.54%     99.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 554      0.15%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          371224                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.933100                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   1223                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               2401                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         1106                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1385                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                89                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               58                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                74122                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               58724                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  251051                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    569                       # number of misc regfile writes
system.cpu.numCycles                           419788                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   78331                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                233282                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  28007                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    63488                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    125                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     6                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                731758                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 466428                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              411924                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     71726                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 123961                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3656                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                141490                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   178600                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           695849                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          12533                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                404                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     46108                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            232                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1538                       # Number of vector rename lookups
system.cpu.rob.rob_reads                       734570                       # The number of ROB reads
system.cpu.rob.rob_writes                      841999                       # The number of ROB writes
system.cpu.timesIdled                             701                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     1353                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     587                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    26                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1447                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5792                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         4359                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           16                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         9289                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             16                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                761                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1417                       # Transaction distribution
system.membus.trans_dist::CleanEvict               30                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3577                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3577                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           761                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       368320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  368320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4345                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4345    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4345                       # Request fanout histogram
system.membus.reqLayer0.occupancy            12163000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           22957750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    209893500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1344                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         4819                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          949                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              54                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3579                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3578                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1200                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          144                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            7                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            7                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3349                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        10869                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 14218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       137536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       455936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 593472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1463                       # Total snoops (count)
system.tol2bus.snoopTraffic                     90688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             6393                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002659                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.051502                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   6376     99.73%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     17      0.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               6393                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            8995500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           5586999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1800000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    209893500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  583                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                      584                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 583                       # number of overall hits
system.l2.overall_hits::.cpu.data                   1                       # number of overall hits
system.l2.overall_hits::total                     584                       # number of overall hits
system.l2.demand_misses::.cpu.inst                617                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               3722                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4339                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               617                       # number of overall misses
system.l2.overall_misses::.cpu.data              3722                       # number of overall misses
system.l2.overall_misses::total                  4339                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     48694500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    304618500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        353313000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     48694500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    304618500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       353313000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1200                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             3723                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4923                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1200                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            3723                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4923                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.514167                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999731                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.881373                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.514167                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999731                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.881373                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78921.393841                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81842.692101                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81427.287393                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78921.393841                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81842.692101                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81427.287393                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1417                       # number of writebacks
system.l2.writebacks::total                      1417                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           617                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          3722                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4339                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          617                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         3722                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4339                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     42524500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    267408500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    309933000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     42524500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    267408500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    309933000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.514167                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999731                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.881373                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.514167                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999731                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.881373                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68921.393841                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71845.378829                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71429.592072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68921.393841                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71845.378829                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71429.592072                       # average overall mshr miss latency
system.l2.replacements                           1463                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3402                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3402                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3402                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3402                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          948                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              948                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          948                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          948                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3578                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3578                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    292454000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     292454000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3579                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3579                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999721                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999721                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81736.724427                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81736.724427                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3578                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3578                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    256684000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    256684000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999721                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999721                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71739.519285                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71739.519285                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            583                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                583                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          617                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              617                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     48694500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     48694500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1200                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1200                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.514167                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.514167                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78921.393841                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78921.393841                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          617                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          617                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     42524500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     42524500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.514167                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.514167                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68921.393841                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68921.393841                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data          144                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             144                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     12164500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12164500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          144                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           144                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84475.694444                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84475.694444                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          144                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          144                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     10724500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10724500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74475.694444                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74475.694444                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               7                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    209893500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1894.857914                       # Cycle average of tags in use
system.l2.tags.total_refs                        9280                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4340                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.138249                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.838339                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       545.110485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1348.909089                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.016635                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.041165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.057826                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2877                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          208                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1840                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          829                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.087799                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     78644                       # Number of tag accesses
system.l2.tags.data_accesses                    78644                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    209893500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          39488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         238144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             277632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        39488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         39488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        90688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           90688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             617                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3721                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4338                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1417                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1417                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         188133506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1134594449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1322727955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    188133506                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        188133506                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      432066739                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            432066739                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      432066739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        188133506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1134594449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1754794693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1417.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       617.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3721.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000014654750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           87                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           87                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                9919                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1311                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4338                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1417                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4338                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1417                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                86                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                83                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               90                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               90                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               90                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               89                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       8.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     49338500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   21690000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               130676000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11373.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30123.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3689                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1207                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.18                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4338                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1417                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          824                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    436.116505                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   369.777894                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   184.351047                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           73      8.86%      8.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           88     10.68%     19.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           24      2.91%     22.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           36      4.37%     26.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          574     69.66%     96.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      0.97%     97.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      0.49%     97.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      0.49%     98.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           13      1.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          824                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           87                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      49.839080                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.055764                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    314.979544                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            86     98.85%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      1.15%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            87                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           87                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.068966                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.058674                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.643268                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               86     98.85%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      1.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            87                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 277632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   89472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  277632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                90688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1322.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       426.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1322.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    432.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     209855500                       # Total gap between requests
system.mem_ctrls.avgGap                      36464.90                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        39488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       238144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        89472                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 188133505.801751822233                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1134594449.089657306671                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 426273324.328766703606                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          617                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3721                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1417                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17118000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    113558000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   1739057500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27743.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30518.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1227281.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3191580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1666005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            15886500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            3737520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15980640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         90465270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          4417920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          135345435                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.829092                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     10770000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      6760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    192363500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2806020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1461075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            15086820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            3560040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15980640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         90262350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          4588800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          133745745                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        637.207655                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     11227000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      6760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    191906500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    209893500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        61910                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            61910                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        61910                       # number of overall hits
system.cpu.icache.overall_hits::total           61910                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1390                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1390                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1390                       # number of overall misses
system.cpu.icache.overall_misses::total          1390                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     67267498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     67267498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     67267498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     67267498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        63300                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        63300                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        63300                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        63300                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.021959                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.021959                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.021959                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.021959                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 48393.883453                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48393.883453                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 48393.883453                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48393.883453                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          850                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    65.384615                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          949                       # number of writebacks
system.cpu.icache.writebacks::total               949                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          190                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          190                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          190                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          190                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1200                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1200                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1200                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1200                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     56752499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     56752499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     56752499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     56752499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.018957                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018957                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.018957                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018957                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 47293.749167                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47293.749167                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 47293.749167                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47293.749167                       # average overall mshr miss latency
system.cpu.icache.replacements                    949                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        61910                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           61910                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1390                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1390                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     67267498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     67267498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        63300                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        63300                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.021959                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.021959                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 48393.883453                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48393.883453                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          190                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          190                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1200                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1200                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     56752499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     56752499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.018957                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018957                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 47293.749167                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47293.749167                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    209893500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           237.416452                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               63110                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1200                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             52.591667                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   237.416452                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.927408                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.927408                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          251                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            127800                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           127800                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    209893500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    209893500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    209893500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    209893500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    209893500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        75427                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            75427                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        75477                       # number of overall hits
system.cpu.dcache.overall_hits::total           75477                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        30183                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          30183                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        30188                       # number of overall misses
system.cpu.dcache.overall_misses::total         30188                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2219428131                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2219428131                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2219428131                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2219428131                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       105610                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       105610                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       105665                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       105665                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.285797                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.285797                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.285695                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.285695                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73532.390120                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73532.390120                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73520.211044                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73520.211044                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        17194                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               899                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.125695                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3402                       # number of writebacks
system.cpu.dcache.writebacks::total              3402                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        26457                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        26457                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        26457                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        26457                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         3726                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3726                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3729                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3729                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    310102496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    310102496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    310350996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    310350996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.035281                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035281                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.035291                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035291                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 83226.649490                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 83226.649490                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 83226.333065                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83226.333065                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3410                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        70298                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           70298                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          325                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           325                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26671000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26671000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        70623                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        70623                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004602                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004602                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 82064.615385                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 82064.615385                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          185                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          185                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          140                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          140                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12051000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12051000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001982                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001982                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 86078.571429                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 86078.571429                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         5129                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           5129                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29851                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29851                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2192534633                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2192534633                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        34980                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        34980                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.853373                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.853373                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73449.285887                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73449.285887                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        26272                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        26272                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3579                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3579                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    297835998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    297835998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.102316                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.102316                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 83217.658005                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83217.658005                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           50                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            50                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           55                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           55                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.090909                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.090909                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       248500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       248500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.054545                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.054545                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 82833.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 82833.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          178                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          178                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.005587                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.005587                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.005587                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.005587                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          142                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          142                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    209893500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           286.025439                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               79526                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3729                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.326361                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   286.025439                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.279322                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.279322                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          319                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          255                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.311523                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            215701                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           215701                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    209893500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    209893500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
