magic	,	V_30
tegra_clk_periph_nodiv_ops	,	V_42
clk_register	,	F_17
periph	,	V_4
set_parent	,	V_12
__iomem	,	T_2
clk_init_data	,	V_38
hw	,	V_2
prate	,	V_19
to_clk_periph_gate	,	F_12
__clk_get_hw	,	F_11
tegra_clk_register_periph	,	F_19
u32	,	T_3
reg	,	V_45
clk_periph_set_rate	,	F_6
enable	,	V_26
get_parent	,	V_10
tegra_periph_reset_assert	,	F_15
to_clk_periph	,	F_2
clk_periph_is_enabled	,	F_7
init	,	V_39
clk	,	V_9
offset	,	V_37
index	,	V_11
clk_periph_recalc_rate	,	F_4
recalc_rate	,	V_17
ops	,	V_40
mux_ops	,	V_6
clk_periph_round_rate	,	F_5
name	,	V_33
gate_hw	,	V_23
tegra_periph_reset_deassert	,	F_10
round_rate	,	V_20
gate_ops	,	V_22
TEGRA_CLK_PERIPH_MAGIC	,	V_31
div_ops	,	V_14
set_rate	,	V_21
_tegra_clk_register_periph	,	F_16
flags	,	V_43
clk_periph_set_parent	,	F_3
clk_periph_get_parent	,	F_1
is_enabled	,	V_25
mux	,	V_8
parent_rate	,	V_13
tegra_clk_periph_ops	,	V_41
divider	,	V_16
rate	,	V_18
div_hw	,	V_15
clk_hw	,	V_1
tegra_clk_register_periph_nodiv	,	F_20
u8	,	T_1
c	,	V_28
WARN_ON	,	F_13
tegra_periph_reset	,	F_14
clk_periph_enable	,	F_8
num_parents	,	V_35
tegra_clk_periph_gate	,	V_29
clk_ops	,	V_5
parent_names	,	V_34
CLK_SET_RATE_PARENT	,	V_44
mux_hw	,	V_7
disable	,	V_27
tegra_clk_periph	,	V_3
clk_base	,	V_36
gate	,	V_24
TEGRA_CLK_PERIPH_GATE_MAGIC	,	V_32
clk_periph_disable	,	F_9
IS_ERR	,	F_18
