module CPU (input logic Run, Reset, Continue,
				input logic [15:0] 
				input logic [2:0] nzp,
				output logic [2:0] nzp,
				output logic )

module MAR (input logic Clk,
				input logic [15:0] A_in, PC, IR,
				output logic [15:0] A_out);
	always_ff @ (posedge Clk or posedge Reset)
	begin
		
	end
endmodule 