mm_regmap.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/5a01/src/mm_regmap.vhd,incdir="$ref_dir/../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Lab_02.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
axi_regmap.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/5a01/src/axi_regmap.vhd,incdir="$ref_dir/../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Lab_02.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_axi_regmap_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_regmap_0_0/sim/design_1_axi_regmap_0_0.vhd,incdir="$ref_dir/../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Lab_02.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Lab_02.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
arith_unit.vhd,vhdl,xil_defaultlib,../../../../Lab_02.srcs/sources_1/Users/kenzm/FPGA/Lab_02/Lab_02.srcs/sources_1/new/arith_unit.vhd,incdir="$ref_dir/../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Lab_02.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
comp_unit.vhd,vhdl,xil_defaultlib,../../../../Lab_02.srcs/sources_1/Users/kenzm/FPGA/Lab_02/Lab_02.srcs/sources_1/new/comp_unit.vhd,incdir="$ref_dir/../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Lab_02.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
logic_unit.vhd,vhdl,xil_defaultlib,../../../../Lab_02.srcs/sources_1/Users/kenzm/FPGA/Lab_02/Lab_02.srcs/sources_1/new/logic_unit.vhd,incdir="$ref_dir/../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Lab_02.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
shifter_unit.vhd,vhdl,xil_defaultlib,../../../../Lab_02.srcs/sources_1/Users/kenzm/FPGA/Lab_02/Lab_02.srcs/sources_1/new/shifter_unit.vhd,incdir="$ref_dir/../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Lab_02.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
ALU.vhd,vhdl,xil_defaultlib,../../../../Lab_02.srcs/sources_1/Users/kenzm/FPGA/Lab_02/Lab_02.srcs/sources_1/new/ALU.vhd,incdir="$ref_dir/../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Lab_02.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_ALU_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ALU_0_0/sim/design_1_ALU_0_0.vhd,incdir="$ref_dir/../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Lab_02.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_rst_ps7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd,incdir="$ref_dir/../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Lab_02.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="$ref_dir/../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Lab_02.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="$ref_dir/../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab_02.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Lab_02.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
