+incdir+rtl/verilog/
rtl/verilog/mor1kx-defines.v
rtl/verilog/mor1kx-sprs.v
rtl/verilog/mor1kx_branch_predictor_gshare.v
rtl/verilog/mor1kx_branch_predictor_simple.v
rtl/verilog/mor1kx_branch_predictor_saturation_counter.v
rtl/verilog/mor1kx_branch_prediction.v
rtl/verilog/mor1kx_bus_if_wb32.v
rtl/verilog/mor1kx_cache_lru.v
rtl/verilog/mor1kx_cfgrs.v
rtl/verilog/mor1kx_cpu_cappuccino.v
rtl/verilog/mor1kx_ctrl_cappuccino.v
rtl/verilog/mor1kx_dcache.v
rtl/verilog/mor1kx_decode_execute_cappuccino.v
rtl/verilog/mor1kx_decode.v
rtl/verilog/mor1kx_dmmu.v
rtl/verilog/mor1kx_execute_alu.v
rtl/verilog/mor1kx_execute_ctrl_cappuccino.v
rtl/verilog/mor1kx_fetch_cappuccino.v
rtl/verilog/mor1kx_icache.v
rtl/verilog/mor1kx_immu.v
rtl/verilog/mor1kx_lsu_cappuccino.v
rtl/verilog/mor1kx_pcu.v
rtl/verilog/mor1kx_pic.v
rtl/verilog/mor1kx_rf_cappuccino.v
rtl/verilog/mor1kx_simple_dpram_sclk.v
rtl/verilog/mor1kx_store_buffer.v
rtl/verilog/mor1kx_ticktimer.v
rtl/verilog/mor1kx_true_dpram_sclk.v
rtl/verilog/mor1kx.v
rtl/verilog/mor1kx_wb_mux_cappuccino.v
rtl/verilog/pfpu32/pfpu32_addsub.v
rtl/verilog/pfpu32/pfpu32_cmp.v
rtl/verilog/pfpu32/pfpu32_f2i.v
rtl/verilog/pfpu32/pfpu32_i2f.v
rtl/verilog/pfpu32/pfpu32_muldiv.v
rtl/verilog/pfpu32/pfpu32_rnd.v
rtl/verilog/pfpu32/pfpu32_top.v
