
Projeto2-Otimizacao-Energetica.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000037cc  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000848  20400000  004037cc  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000e4  20400848  00404014  00020848  2**2
                  ALLOC
  3 .stack        00002004  2040092c  004040f8  00020848  2**0
                  ALLOC
  4 .heap         00000200  20402930  004060fc  00020848  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  00020848  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020876  2**0
                  CONTENTS, READONLY
  7 .debug_info   00014323  00000000  00000000  000208cf  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000025ea  00000000  00000000  00034bf2  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00007596  00000000  00000000  000371dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000c70  00000000  00000000  0003e772  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000b70  00000000  00000000  0003f3e2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001ec13  00000000  00000000  0003ff52  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000bb59  00000000  00000000  0005eb65  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0008ace7  00000000  00000000  0006a6be  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00003c94  00000000  00000000  000f53a8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	30 29 40 20 c9 1a 40 00 79 1b 40 00 79 1b 40 00     0)@ ..@.y.@.y.@.
  400010:	79 1b 40 00 79 1b 40 00 79 1b 40 00 00 00 00 00     y.@.y.@.y.@.....
	...
  40002c:	79 1b 40 00 79 1b 40 00 00 00 00 00 79 1b 40 00     y.@.y.@.....y.@.
  40003c:	79 1b 40 00 79 1b 40 00 79 1b 40 00 25 24 40 00     y.@.y.@.y.@.%$@.
  40004c:	79 1b 40 00 79 1b 40 00 79 1b 40 00 79 1b 40 00     y.@.y.@.y.@.y.@.
  40005c:	79 1b 40 00 79 1b 40 00 00 00 00 00 91 0a 40 00     y.@.y.@.......@.
  40006c:	a9 0a 40 00 c1 0a 40 00 79 1b 40 00 79 1b 40 00     ..@...@.y.@.y.@.
  40007c:	79 1b 40 00 d9 0a 40 00 f1 0a 40 00 79 1b 40 00     y.@...@...@.y.@.
  40008c:	79 1b 40 00 79 1b 40 00 79 1b 40 00 79 1b 40 00     y.@.y.@.y.@.y.@.
  40009c:	79 1b 40 00 ed 23 40 00 79 1b 40 00 79 1b 40 00     y.@..#@.y.@.y.@.
  4000ac:	79 1b 40 00 79 1b 40 00 79 1b 40 00 79 1b 40 00     y.@.y.@.y.@.y.@.
  4000bc:	79 1b 40 00 79 1b 40 00 79 1b 40 00 79 1b 40 00     y.@.y.@.y.@.y.@.
  4000cc:	79 1b 40 00 00 00 00 00 79 1b 40 00 00 00 00 00     y.@.....y.@.....
  4000dc:	79 1b 40 00 79 1b 40 00 79 1b 40 00 79 1b 40 00     y.@.y.@.y.@.y.@.
  4000ec:	79 1b 40 00 79 1b 40 00 79 1b 40 00 79 1b 40 00     y.@.y.@.y.@.y.@.
  4000fc:	79 1b 40 00 79 1b 40 00 79 1b 40 00 79 1b 40 00     y.@.y.@.y.@.y.@.
  40010c:	79 1b 40 00 79 1b 40 00 00 00 00 00 00 00 00 00     y.@.y.@.........
  40011c:	00 00 00 00 79 1b 40 00 79 1b 40 00 79 1b 40 00     ....y.@.y.@.y.@.
  40012c:	79 1b 40 00 79 1b 40 00 00 00 00 00 79 1b 40 00     y.@.y.@.....y.@.
  40013c:	79 1b 40 00                                         y.@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400848 	.word	0x20400848
  40015c:	00000000 	.word	0x00000000
  400160:	004037cc 	.word	0x004037cc

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	004037cc 	.word	0x004037cc
  4001a0:	2040084c 	.word	0x2040084c
  4001a4:	004037cc 	.word	0x004037cc
  4001a8:	00000000 	.word	0x00000000

004001ac <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  4001ac:	b580      	push	{r7, lr}
  4001ae:	b082      	sub	sp, #8
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	2b07      	cmp	r3, #7
  4001b8:	d831      	bhi.n	40021e <osc_enable+0x72>
  4001ba:	a201      	add	r2, pc, #4	; (adr r2, 4001c0 <osc_enable+0x14>)
  4001bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001c0:	0040021d 	.word	0x0040021d
  4001c4:	004001e1 	.word	0x004001e1
  4001c8:	004001e9 	.word	0x004001e9
  4001cc:	004001f1 	.word	0x004001f1
  4001d0:	004001f9 	.word	0x004001f9
  4001d4:	00400201 	.word	0x00400201
  4001d8:	00400209 	.word	0x00400209
  4001dc:	00400213 	.word	0x00400213
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001e0:	2000      	movs	r0, #0
  4001e2:	4b11      	ldr	r3, [pc, #68]	; (400228 <osc_enable+0x7c>)
  4001e4:	4798      	blx	r3
		break;
  4001e6:	e01a      	b.n	40021e <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4001e8:	2001      	movs	r0, #1
  4001ea:	4b0f      	ldr	r3, [pc, #60]	; (400228 <osc_enable+0x7c>)
  4001ec:	4798      	blx	r3
		break;
  4001ee:	e016      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4001f0:	2000      	movs	r0, #0
  4001f2:	4b0e      	ldr	r3, [pc, #56]	; (40022c <osc_enable+0x80>)
  4001f4:	4798      	blx	r3
		break;
  4001f6:	e012      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4001f8:	2010      	movs	r0, #16
  4001fa:	4b0c      	ldr	r3, [pc, #48]	; (40022c <osc_enable+0x80>)
  4001fc:	4798      	blx	r3
		break;
  4001fe:	e00e      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400200:	2020      	movs	r0, #32
  400202:	4b0a      	ldr	r3, [pc, #40]	; (40022c <osc_enable+0x80>)
  400204:	4798      	blx	r3
		break;
  400206:	e00a      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400208:	213e      	movs	r1, #62	; 0x3e
  40020a:	2000      	movs	r0, #0
  40020c:	4b08      	ldr	r3, [pc, #32]	; (400230 <osc_enable+0x84>)
  40020e:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400210:	e005      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400212:	213e      	movs	r1, #62	; 0x3e
  400214:	2001      	movs	r0, #1
  400216:	4b06      	ldr	r3, [pc, #24]	; (400230 <osc_enable+0x84>)
  400218:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40021a:	e000      	b.n	40021e <osc_enable+0x72>
		break;
  40021c:	bf00      	nop
	}
}
  40021e:	bf00      	nop
  400220:	3708      	adds	r7, #8
  400222:	46bd      	mov	sp, r7
  400224:	bd80      	pop	{r7, pc}
  400226:	bf00      	nop
  400228:	00400c09 	.word	0x00400c09
  40022c:	00400c75 	.word	0x00400c75
  400230:	00400ce5 	.word	0x00400ce5

00400234 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400234:	b580      	push	{r7, lr}
  400236:	b082      	sub	sp, #8
  400238:	af00      	add	r7, sp, #0
  40023a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40023c:	687b      	ldr	r3, [r7, #4]
  40023e:	2b07      	cmp	r3, #7
  400240:	d826      	bhi.n	400290 <osc_is_ready+0x5c>
  400242:	a201      	add	r2, pc, #4	; (adr r2, 400248 <osc_is_ready+0x14>)
  400244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400248:	00400269 	.word	0x00400269
  40024c:	0040026d 	.word	0x0040026d
  400250:	0040026d 	.word	0x0040026d
  400254:	0040027f 	.word	0x0040027f
  400258:	0040027f 	.word	0x0040027f
  40025c:	0040027f 	.word	0x0040027f
  400260:	0040027f 	.word	0x0040027f
  400264:	0040027f 	.word	0x0040027f
	case OSC_SLCK_32K_RC:
		return 1;
  400268:	2301      	movs	r3, #1
  40026a:	e012      	b.n	400292 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40026c:	4b0b      	ldr	r3, [pc, #44]	; (40029c <osc_is_ready+0x68>)
  40026e:	4798      	blx	r3
  400270:	4603      	mov	r3, r0
  400272:	2b00      	cmp	r3, #0
  400274:	bf14      	ite	ne
  400276:	2301      	movne	r3, #1
  400278:	2300      	moveq	r3, #0
  40027a:	b2db      	uxtb	r3, r3
  40027c:	e009      	b.n	400292 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40027e:	4b08      	ldr	r3, [pc, #32]	; (4002a0 <osc_is_ready+0x6c>)
  400280:	4798      	blx	r3
  400282:	4603      	mov	r3, r0
  400284:	2b00      	cmp	r3, #0
  400286:	bf14      	ite	ne
  400288:	2301      	movne	r3, #1
  40028a:	2300      	moveq	r3, #0
  40028c:	b2db      	uxtb	r3, r3
  40028e:	e000      	b.n	400292 <osc_is_ready+0x5e>
	}

	return 0;
  400290:	2300      	movs	r3, #0
}
  400292:	4618      	mov	r0, r3
  400294:	3708      	adds	r7, #8
  400296:	46bd      	mov	sp, r7
  400298:	bd80      	pop	{r7, pc}
  40029a:	bf00      	nop
  40029c:	00400c41 	.word	0x00400c41
  4002a0:	00400d5d 	.word	0x00400d5d

004002a4 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4002a4:	b480      	push	{r7}
  4002a6:	b083      	sub	sp, #12
  4002a8:	af00      	add	r7, sp, #0
  4002aa:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4002ac:	687b      	ldr	r3, [r7, #4]
  4002ae:	2b07      	cmp	r3, #7
  4002b0:	d825      	bhi.n	4002fe <osc_get_rate+0x5a>
  4002b2:	a201      	add	r2, pc, #4	; (adr r2, 4002b8 <osc_get_rate+0x14>)
  4002b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002b8:	004002d9 	.word	0x004002d9
  4002bc:	004002df 	.word	0x004002df
  4002c0:	004002e5 	.word	0x004002e5
  4002c4:	004002eb 	.word	0x004002eb
  4002c8:	004002ef 	.word	0x004002ef
  4002cc:	004002f3 	.word	0x004002f3
  4002d0:	004002f7 	.word	0x004002f7
  4002d4:	004002fb 	.word	0x004002fb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4002d8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4002dc:	e010      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4002de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e2:	e00d      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4002e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e8:	e00a      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4002ea:	4b08      	ldr	r3, [pc, #32]	; (40030c <osc_get_rate+0x68>)
  4002ec:	e008      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4002ee:	4b08      	ldr	r3, [pc, #32]	; (400310 <osc_get_rate+0x6c>)
  4002f0:	e006      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4002f2:	4b08      	ldr	r3, [pc, #32]	; (400314 <osc_get_rate+0x70>)
  4002f4:	e004      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4002f6:	4b07      	ldr	r3, [pc, #28]	; (400314 <osc_get_rate+0x70>)
  4002f8:	e002      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4002fa:	4b06      	ldr	r3, [pc, #24]	; (400314 <osc_get_rate+0x70>)
  4002fc:	e000      	b.n	400300 <osc_get_rate+0x5c>
	}

	return 0;
  4002fe:	2300      	movs	r3, #0
}
  400300:	4618      	mov	r0, r3
  400302:	370c      	adds	r7, #12
  400304:	46bd      	mov	sp, r7
  400306:	f85d 7b04 	ldr.w	r7, [sp], #4
  40030a:	4770      	bx	lr
  40030c:	003d0900 	.word	0x003d0900
  400310:	007a1200 	.word	0x007a1200
  400314:	00b71b00 	.word	0x00b71b00

00400318 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400318:	b580      	push	{r7, lr}
  40031a:	b082      	sub	sp, #8
  40031c:	af00      	add	r7, sp, #0
  40031e:	4603      	mov	r3, r0
  400320:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400322:	bf00      	nop
  400324:	79fb      	ldrb	r3, [r7, #7]
  400326:	4618      	mov	r0, r3
  400328:	4b05      	ldr	r3, [pc, #20]	; (400340 <osc_wait_ready+0x28>)
  40032a:	4798      	blx	r3
  40032c:	4603      	mov	r3, r0
  40032e:	f083 0301 	eor.w	r3, r3, #1
  400332:	b2db      	uxtb	r3, r3
  400334:	2b00      	cmp	r3, #0
  400336:	d1f5      	bne.n	400324 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400338:	bf00      	nop
  40033a:	3708      	adds	r7, #8
  40033c:	46bd      	mov	sp, r7
  40033e:	bd80      	pop	{r7, pc}
  400340:	00400235 	.word	0x00400235

00400344 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400344:	b580      	push	{r7, lr}
  400346:	b086      	sub	sp, #24
  400348:	af00      	add	r7, sp, #0
  40034a:	60f8      	str	r0, [r7, #12]
  40034c:	607a      	str	r2, [r7, #4]
  40034e:	603b      	str	r3, [r7, #0]
  400350:	460b      	mov	r3, r1
  400352:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400354:	687b      	ldr	r3, [r7, #4]
  400356:	2b00      	cmp	r3, #0
  400358:	d107      	bne.n	40036a <pll_config_init+0x26>
  40035a:	683b      	ldr	r3, [r7, #0]
  40035c:	2b00      	cmp	r3, #0
  40035e:	d104      	bne.n	40036a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400360:	68fb      	ldr	r3, [r7, #12]
  400362:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400366:	601a      	str	r2, [r3, #0]
  400368:	e019      	b.n	40039e <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40036a:	7afb      	ldrb	r3, [r7, #11]
  40036c:	4618      	mov	r0, r3
  40036e:	4b0e      	ldr	r3, [pc, #56]	; (4003a8 <pll_config_init+0x64>)
  400370:	4798      	blx	r3
  400372:	4602      	mov	r2, r0
  400374:	687b      	ldr	r3, [r7, #4]
  400376:	fbb2 f3f3 	udiv	r3, r2, r3
  40037a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40037c:	697b      	ldr	r3, [r7, #20]
  40037e:	683a      	ldr	r2, [r7, #0]
  400380:	fb02 f303 	mul.w	r3, r2, r3
  400384:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400386:	683b      	ldr	r3, [r7, #0]
  400388:	3b01      	subs	r3, #1
  40038a:	041a      	lsls	r2, r3, #16
  40038c:	4b07      	ldr	r3, [pc, #28]	; (4003ac <pll_config_init+0x68>)
  40038e:	4013      	ands	r3, r2
  400390:	687a      	ldr	r2, [r7, #4]
  400392:	b2d2      	uxtb	r2, r2
  400394:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400396:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40039a:	68fb      	ldr	r3, [r7, #12]
  40039c:	601a      	str	r2, [r3, #0]
	}
}
  40039e:	bf00      	nop
  4003a0:	3718      	adds	r7, #24
  4003a2:	46bd      	mov	sp, r7
  4003a4:	bd80      	pop	{r7, pc}
  4003a6:	bf00      	nop
  4003a8:	004002a5 	.word	0x004002a5
  4003ac:	07ff0000 	.word	0x07ff0000

004003b0 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4003b0:	b580      	push	{r7, lr}
  4003b2:	b082      	sub	sp, #8
  4003b4:	af00      	add	r7, sp, #0
  4003b6:	6078      	str	r0, [r7, #4]
  4003b8:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003ba:	683b      	ldr	r3, [r7, #0]
  4003bc:	2b00      	cmp	r3, #0
  4003be:	d108      	bne.n	4003d2 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003c0:	4b09      	ldr	r3, [pc, #36]	; (4003e8 <pll_enable+0x38>)
  4003c2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003c4:	4a09      	ldr	r2, [pc, #36]	; (4003ec <pll_enable+0x3c>)
  4003c6:	687b      	ldr	r3, [r7, #4]
  4003c8:	681b      	ldr	r3, [r3, #0]
  4003ca:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003ce:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  4003d0:	e005      	b.n	4003de <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003d2:	4a06      	ldr	r2, [pc, #24]	; (4003ec <pll_enable+0x3c>)
  4003d4:	687b      	ldr	r3, [r7, #4]
  4003d6:	681b      	ldr	r3, [r3, #0]
  4003d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4003dc:	61d3      	str	r3, [r2, #28]
}
  4003de:	bf00      	nop
  4003e0:	3708      	adds	r7, #8
  4003e2:	46bd      	mov	sp, r7
  4003e4:	bd80      	pop	{r7, pc}
  4003e6:	bf00      	nop
  4003e8:	00400d79 	.word	0x00400d79
  4003ec:	400e0600 	.word	0x400e0600

004003f0 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4003f0:	b580      	push	{r7, lr}
  4003f2:	b082      	sub	sp, #8
  4003f4:	af00      	add	r7, sp, #0
  4003f6:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003f8:	687b      	ldr	r3, [r7, #4]
  4003fa:	2b00      	cmp	r3, #0
  4003fc:	d103      	bne.n	400406 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4003fe:	4b05      	ldr	r3, [pc, #20]	; (400414 <pll_is_locked+0x24>)
  400400:	4798      	blx	r3
  400402:	4603      	mov	r3, r0
  400404:	e002      	b.n	40040c <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  400406:	4b04      	ldr	r3, [pc, #16]	; (400418 <pll_is_locked+0x28>)
  400408:	4798      	blx	r3
  40040a:	4603      	mov	r3, r0
	}
}
  40040c:	4618      	mov	r0, r3
  40040e:	3708      	adds	r7, #8
  400410:	46bd      	mov	sp, r7
  400412:	bd80      	pop	{r7, pc}
  400414:	00400d95 	.word	0x00400d95
  400418:	00400db1 	.word	0x00400db1

0040041c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40041c:	b580      	push	{r7, lr}
  40041e:	b082      	sub	sp, #8
  400420:	af00      	add	r7, sp, #0
  400422:	4603      	mov	r3, r0
  400424:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400426:	79fb      	ldrb	r3, [r7, #7]
  400428:	3b03      	subs	r3, #3
  40042a:	2b04      	cmp	r3, #4
  40042c:	d808      	bhi.n	400440 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40042e:	79fb      	ldrb	r3, [r7, #7]
  400430:	4618      	mov	r0, r3
  400432:	4b06      	ldr	r3, [pc, #24]	; (40044c <pll_enable_source+0x30>)
  400434:	4798      	blx	r3
		osc_wait_ready(e_src);
  400436:	79fb      	ldrb	r3, [r7, #7]
  400438:	4618      	mov	r0, r3
  40043a:	4b05      	ldr	r3, [pc, #20]	; (400450 <pll_enable_source+0x34>)
  40043c:	4798      	blx	r3
		break;
  40043e:	e000      	b.n	400442 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400440:	bf00      	nop
	}
}
  400442:	bf00      	nop
  400444:	3708      	adds	r7, #8
  400446:	46bd      	mov	sp, r7
  400448:	bd80      	pop	{r7, pc}
  40044a:	bf00      	nop
  40044c:	004001ad 	.word	0x004001ad
  400450:	00400319 	.word	0x00400319

00400454 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400454:	b580      	push	{r7, lr}
  400456:	b082      	sub	sp, #8
  400458:	af00      	add	r7, sp, #0
  40045a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40045c:	bf00      	nop
  40045e:	6878      	ldr	r0, [r7, #4]
  400460:	4b04      	ldr	r3, [pc, #16]	; (400474 <pll_wait_for_lock+0x20>)
  400462:	4798      	blx	r3
  400464:	4603      	mov	r3, r0
  400466:	2b00      	cmp	r3, #0
  400468:	d0f9      	beq.n	40045e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40046a:	2300      	movs	r3, #0
}
  40046c:	4618      	mov	r0, r3
  40046e:	3708      	adds	r7, #8
  400470:	46bd      	mov	sp, r7
  400472:	bd80      	pop	{r7, pc}
  400474:	004003f1 	.word	0x004003f1

00400478 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400478:	b580      	push	{r7, lr}
  40047a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40047c:	2006      	movs	r0, #6
  40047e:	4b05      	ldr	r3, [pc, #20]	; (400494 <sysclk_get_main_hz+0x1c>)
  400480:	4798      	blx	r3
  400482:	4602      	mov	r2, r0
  400484:	4613      	mov	r3, r2
  400486:	009b      	lsls	r3, r3, #2
  400488:	4413      	add	r3, r2
  40048a:	009a      	lsls	r2, r3, #2
  40048c:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40048e:	4618      	mov	r0, r3
  400490:	bd80      	pop	{r7, pc}
  400492:	bf00      	nop
  400494:	004002a5 	.word	0x004002a5

00400498 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400498:	b580      	push	{r7, lr}
  40049a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40049c:	4b02      	ldr	r3, [pc, #8]	; (4004a8 <sysclk_get_cpu_hz+0x10>)
  40049e:	4798      	blx	r3
  4004a0:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4004a2:	4618      	mov	r0, r3
  4004a4:	bd80      	pop	{r7, pc}
  4004a6:	bf00      	nop
  4004a8:	00400479 	.word	0x00400479

004004ac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4004ac:	b590      	push	{r4, r7, lr}
  4004ae:	b083      	sub	sp, #12
  4004b0:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4004b2:	4813      	ldr	r0, [pc, #76]	; (400500 <sysclk_init+0x54>)
  4004b4:	4b13      	ldr	r3, [pc, #76]	; (400504 <sysclk_init+0x58>)
  4004b6:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4004b8:	2006      	movs	r0, #6
  4004ba:	4b13      	ldr	r3, [pc, #76]	; (400508 <sysclk_init+0x5c>)
  4004bc:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004be:	1d38      	adds	r0, r7, #4
  4004c0:	2319      	movs	r3, #25
  4004c2:	2201      	movs	r2, #1
  4004c4:	2106      	movs	r1, #6
  4004c6:	4c11      	ldr	r4, [pc, #68]	; (40050c <sysclk_init+0x60>)
  4004c8:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004ca:	1d3b      	adds	r3, r7, #4
  4004cc:	2100      	movs	r1, #0
  4004ce:	4618      	mov	r0, r3
  4004d0:	4b0f      	ldr	r3, [pc, #60]	; (400510 <sysclk_init+0x64>)
  4004d2:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004d4:	2000      	movs	r0, #0
  4004d6:	4b0f      	ldr	r3, [pc, #60]	; (400514 <sysclk_init+0x68>)
  4004d8:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4004da:	2002      	movs	r0, #2
  4004dc:	4b0e      	ldr	r3, [pc, #56]	; (400518 <sysclk_init+0x6c>)
  4004de:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004e0:	2000      	movs	r0, #0
  4004e2:	4b0e      	ldr	r3, [pc, #56]	; (40051c <sysclk_init+0x70>)
  4004e4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004e6:	4b0e      	ldr	r3, [pc, #56]	; (400520 <sysclk_init+0x74>)
  4004e8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4004ea:	4b0e      	ldr	r3, [pc, #56]	; (400524 <sysclk_init+0x78>)
  4004ec:	4798      	blx	r3
  4004ee:	4603      	mov	r3, r0
  4004f0:	4618      	mov	r0, r3
  4004f2:	4b04      	ldr	r3, [pc, #16]	; (400504 <sysclk_init+0x58>)
  4004f4:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4004f6:	bf00      	nop
  4004f8:	370c      	adds	r7, #12
  4004fa:	46bd      	mov	sp, r7
  4004fc:	bd90      	pop	{r4, r7, pc}
  4004fe:	bf00      	nop
  400500:	11e1a300 	.word	0x11e1a300
  400504:	00401ce9 	.word	0x00401ce9
  400508:	0040041d 	.word	0x0040041d
  40050c:	00400345 	.word	0x00400345
  400510:	004003b1 	.word	0x004003b1
  400514:	00400455 	.word	0x00400455
  400518:	00400b09 	.word	0x00400b09
  40051c:	00400b85 	.word	0x00400b85
  400520:	00401b81 	.word	0x00401b81
  400524:	00400499 	.word	0x00400499

00400528 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400528:	b580      	push	{r7, lr}
  40052a:	b086      	sub	sp, #24
  40052c:	af00      	add	r7, sp, #0
  40052e:	60f8      	str	r0, [r7, #12]
  400530:	60b9      	str	r1, [r7, #8]
  400532:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400534:	2300      	movs	r3, #0
  400536:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  400538:	68fb      	ldr	r3, [r7, #12]
  40053a:	2b00      	cmp	r3, #0
  40053c:	d012      	beq.n	400564 <_read+0x3c>
		return -1;
  40053e:	f04f 33ff 	mov.w	r3, #4294967295
  400542:	e013      	b.n	40056c <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  400544:	4b0b      	ldr	r3, [pc, #44]	; (400574 <_read+0x4c>)
  400546:	681b      	ldr	r3, [r3, #0]
  400548:	4a0b      	ldr	r2, [pc, #44]	; (400578 <_read+0x50>)
  40054a:	6812      	ldr	r2, [r2, #0]
  40054c:	68b9      	ldr	r1, [r7, #8]
  40054e:	4610      	mov	r0, r2
  400550:	4798      	blx	r3
		ptr++;
  400552:	68bb      	ldr	r3, [r7, #8]
  400554:	3301      	adds	r3, #1
  400556:	60bb      	str	r3, [r7, #8]
		nChars++;
  400558:	697b      	ldr	r3, [r7, #20]
  40055a:	3301      	adds	r3, #1
  40055c:	617b      	str	r3, [r7, #20]
	for (; len > 0; --len) {
  40055e:	687b      	ldr	r3, [r7, #4]
  400560:	3b01      	subs	r3, #1
  400562:	607b      	str	r3, [r7, #4]
  400564:	687b      	ldr	r3, [r7, #4]
  400566:	2b00      	cmp	r3, #0
  400568:	dcec      	bgt.n	400544 <_read+0x1c>
	}
	return nChars;
  40056a:	697b      	ldr	r3, [r7, #20]
}
  40056c:	4618      	mov	r0, r3
  40056e:	3718      	adds	r7, #24
  400570:	46bd      	mov	sp, r7
  400572:	bd80      	pop	{r7, pc}
  400574:	2040091c 	.word	0x2040091c
  400578:	20400924 	.word	0x20400924

0040057c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  40057c:	b580      	push	{r7, lr}
  40057e:	b086      	sub	sp, #24
  400580:	af00      	add	r7, sp, #0
  400582:	60f8      	str	r0, [r7, #12]
  400584:	60b9      	str	r1, [r7, #8]
  400586:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400588:	2300      	movs	r3, #0
  40058a:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  40058c:	68fb      	ldr	r3, [r7, #12]
  40058e:	2b01      	cmp	r3, #1
  400590:	d01e      	beq.n	4005d0 <_write+0x54>
  400592:	68fb      	ldr	r3, [r7, #12]
  400594:	2b02      	cmp	r3, #2
  400596:	d01b      	beq.n	4005d0 <_write+0x54>
  400598:	68fb      	ldr	r3, [r7, #12]
  40059a:	2b03      	cmp	r3, #3
  40059c:	d018      	beq.n	4005d0 <_write+0x54>
		return -1;
  40059e:	f04f 33ff 	mov.w	r3, #4294967295
  4005a2:	e019      	b.n	4005d8 <_write+0x5c>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4005a4:	4b0e      	ldr	r3, [pc, #56]	; (4005e0 <_write+0x64>)
  4005a6:	681a      	ldr	r2, [r3, #0]
  4005a8:	4b0e      	ldr	r3, [pc, #56]	; (4005e4 <_write+0x68>)
  4005aa:	6818      	ldr	r0, [r3, #0]
  4005ac:	68bb      	ldr	r3, [r7, #8]
  4005ae:	1c59      	adds	r1, r3, #1
  4005b0:	60b9      	str	r1, [r7, #8]
  4005b2:	781b      	ldrb	r3, [r3, #0]
  4005b4:	4619      	mov	r1, r3
  4005b6:	4790      	blx	r2
  4005b8:	4603      	mov	r3, r0
  4005ba:	2b00      	cmp	r3, #0
  4005bc:	da02      	bge.n	4005c4 <_write+0x48>
			return -1;
  4005be:	f04f 33ff 	mov.w	r3, #4294967295
  4005c2:	e009      	b.n	4005d8 <_write+0x5c>
		}
		++nChars;
  4005c4:	697b      	ldr	r3, [r7, #20]
  4005c6:	3301      	adds	r3, #1
  4005c8:	617b      	str	r3, [r7, #20]
	for (; len != 0; --len) {
  4005ca:	687b      	ldr	r3, [r7, #4]
  4005cc:	3b01      	subs	r3, #1
  4005ce:	607b      	str	r3, [r7, #4]
  4005d0:	687b      	ldr	r3, [r7, #4]
  4005d2:	2b00      	cmp	r3, #0
  4005d4:	d1e6      	bne.n	4005a4 <_write+0x28>
	}
	return nChars;
  4005d6:	697b      	ldr	r3, [r7, #20]
}
  4005d8:	4618      	mov	r0, r3
  4005da:	3718      	adds	r7, #24
  4005dc:	46bd      	mov	sp, r7
  4005de:	bd80      	pop	{r7, pc}
  4005e0:	20400920 	.word	0x20400920
  4005e4:	20400924 	.word	0x20400924

004005e8 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  4005e8:	b480      	push	{r7}
  4005ea:	b085      	sub	sp, #20
  4005ec:	af00      	add	r7, sp, #0
  4005ee:	60f8      	str	r0, [r7, #12]
  4005f0:	60b9      	str	r1, [r7, #8]
  4005f2:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4005f4:	687b      	ldr	r3, [r7, #4]
  4005f6:	2b00      	cmp	r3, #0
  4005f8:	d003      	beq.n	400602 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  4005fa:	68fb      	ldr	r3, [r7, #12]
  4005fc:	68ba      	ldr	r2, [r7, #8]
  4005fe:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  400600:	e002      	b.n	400608 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  400602:	68fb      	ldr	r3, [r7, #12]
  400604:	68ba      	ldr	r2, [r7, #8]
  400606:	661a      	str	r2, [r3, #96]	; 0x60
}
  400608:	bf00      	nop
  40060a:	3714      	adds	r7, #20
  40060c:	46bd      	mov	sp, r7
  40060e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400612:	4770      	bx	lr

00400614 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  400614:	b480      	push	{r7}
  400616:	b083      	sub	sp, #12
  400618:	af00      	add	r7, sp, #0
  40061a:	6078      	str	r0, [r7, #4]
  40061c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  40061e:	687b      	ldr	r3, [r7, #4]
  400620:	683a      	ldr	r2, [r7, #0]
  400622:	631a      	str	r2, [r3, #48]	; 0x30
}
  400624:	bf00      	nop
  400626:	370c      	adds	r7, #12
  400628:	46bd      	mov	sp, r7
  40062a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40062e:	4770      	bx	lr

00400630 <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  400630:	b480      	push	{r7}
  400632:	b083      	sub	sp, #12
  400634:	af00      	add	r7, sp, #0
  400636:	6078      	str	r0, [r7, #4]
  400638:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  40063a:	687b      	ldr	r3, [r7, #4]
  40063c:	683a      	ldr	r2, [r7, #0]
  40063e:	635a      	str	r2, [r3, #52]	; 0x34
}
  400640:	bf00      	nop
  400642:	370c      	adds	r7, #12
  400644:	46bd      	mov	sp, r7
  400646:	f85d 7b04 	ldr.w	r7, [sp], #4
  40064a:	4770      	bx	lr

0040064c <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  40064c:	b480      	push	{r7}
  40064e:	b087      	sub	sp, #28
  400650:	af00      	add	r7, sp, #0
  400652:	60f8      	str	r0, [r7, #12]
  400654:	60b9      	str	r1, [r7, #8]
  400656:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400658:	68fb      	ldr	r3, [r7, #12]
  40065a:	687a      	ldr	r2, [r7, #4]
  40065c:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40065e:	68bb      	ldr	r3, [r7, #8]
  400660:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400664:	d04a      	beq.n	4006fc <pio_set_peripheral+0xb0>
  400666:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40066a:	d808      	bhi.n	40067e <pio_set_peripheral+0x32>
  40066c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400670:	d016      	beq.n	4006a0 <pio_set_peripheral+0x54>
  400672:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400676:	d02c      	beq.n	4006d2 <pio_set_peripheral+0x86>
  400678:	2b00      	cmp	r3, #0
  40067a:	d069      	beq.n	400750 <pio_set_peripheral+0x104>
  40067c:	e064      	b.n	400748 <pio_set_peripheral+0xfc>
  40067e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400682:	d065      	beq.n	400750 <pio_set_peripheral+0x104>
  400684:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400688:	d803      	bhi.n	400692 <pio_set_peripheral+0x46>
  40068a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40068e:	d04a      	beq.n	400726 <pio_set_peripheral+0xda>
  400690:	e05a      	b.n	400748 <pio_set_peripheral+0xfc>
  400692:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400696:	d05b      	beq.n	400750 <pio_set_peripheral+0x104>
  400698:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40069c:	d058      	beq.n	400750 <pio_set_peripheral+0x104>
  40069e:	e053      	b.n	400748 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4006a0:	68fb      	ldr	r3, [r7, #12]
  4006a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4006a4:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4006a6:	68fb      	ldr	r3, [r7, #12]
  4006a8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4006aa:	687b      	ldr	r3, [r7, #4]
  4006ac:	43d9      	mvns	r1, r3
  4006ae:	697b      	ldr	r3, [r7, #20]
  4006b0:	400b      	ands	r3, r1
  4006b2:	401a      	ands	r2, r3
  4006b4:	68fb      	ldr	r3, [r7, #12]
  4006b6:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4006b8:	68fb      	ldr	r3, [r7, #12]
  4006ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4006bc:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4006be:	68fb      	ldr	r3, [r7, #12]
  4006c0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4006c2:	687b      	ldr	r3, [r7, #4]
  4006c4:	43d9      	mvns	r1, r3
  4006c6:	697b      	ldr	r3, [r7, #20]
  4006c8:	400b      	ands	r3, r1
  4006ca:	401a      	ands	r2, r3
  4006cc:	68fb      	ldr	r3, [r7, #12]
  4006ce:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4006d0:	e03a      	b.n	400748 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4006d2:	68fb      	ldr	r3, [r7, #12]
  4006d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4006d6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4006d8:	687a      	ldr	r2, [r7, #4]
  4006da:	697b      	ldr	r3, [r7, #20]
  4006dc:	431a      	orrs	r2, r3
  4006de:	68fb      	ldr	r3, [r7, #12]
  4006e0:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4006e2:	68fb      	ldr	r3, [r7, #12]
  4006e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4006e6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4006e8:	68fb      	ldr	r3, [r7, #12]
  4006ea:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4006ec:	687b      	ldr	r3, [r7, #4]
  4006ee:	43d9      	mvns	r1, r3
  4006f0:	697b      	ldr	r3, [r7, #20]
  4006f2:	400b      	ands	r3, r1
  4006f4:	401a      	ands	r2, r3
  4006f6:	68fb      	ldr	r3, [r7, #12]
  4006f8:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4006fa:	e025      	b.n	400748 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4006fc:	68fb      	ldr	r3, [r7, #12]
  4006fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400700:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400702:	68fb      	ldr	r3, [r7, #12]
  400704:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400706:	687b      	ldr	r3, [r7, #4]
  400708:	43d9      	mvns	r1, r3
  40070a:	697b      	ldr	r3, [r7, #20]
  40070c:	400b      	ands	r3, r1
  40070e:	401a      	ands	r2, r3
  400710:	68fb      	ldr	r3, [r7, #12]
  400712:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400714:	68fb      	ldr	r3, [r7, #12]
  400716:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400718:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40071a:	687a      	ldr	r2, [r7, #4]
  40071c:	697b      	ldr	r3, [r7, #20]
  40071e:	431a      	orrs	r2, r3
  400720:	68fb      	ldr	r3, [r7, #12]
  400722:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400724:	e010      	b.n	400748 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400726:	68fb      	ldr	r3, [r7, #12]
  400728:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40072a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40072c:	687a      	ldr	r2, [r7, #4]
  40072e:	697b      	ldr	r3, [r7, #20]
  400730:	431a      	orrs	r2, r3
  400732:	68fb      	ldr	r3, [r7, #12]
  400734:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400736:	68fb      	ldr	r3, [r7, #12]
  400738:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40073a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40073c:	687a      	ldr	r2, [r7, #4]
  40073e:	697b      	ldr	r3, [r7, #20]
  400740:	431a      	orrs	r2, r3
  400742:	68fb      	ldr	r3, [r7, #12]
  400744:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400746:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400748:	68fb      	ldr	r3, [r7, #12]
  40074a:	687a      	ldr	r2, [r7, #4]
  40074c:	605a      	str	r2, [r3, #4]
  40074e:	e000      	b.n	400752 <pio_set_peripheral+0x106>
		return;
  400750:	bf00      	nop
}
  400752:	371c      	adds	r7, #28
  400754:	46bd      	mov	sp, r7
  400756:	f85d 7b04 	ldr.w	r7, [sp], #4
  40075a:	4770      	bx	lr

0040075c <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  40075c:	b580      	push	{r7, lr}
  40075e:	b084      	sub	sp, #16
  400760:	af00      	add	r7, sp, #0
  400762:	60f8      	str	r0, [r7, #12]
  400764:	60b9      	str	r1, [r7, #8]
  400766:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  400768:	68b9      	ldr	r1, [r7, #8]
  40076a:	68f8      	ldr	r0, [r7, #12]
  40076c:	4b19      	ldr	r3, [pc, #100]	; (4007d4 <pio_set_input+0x78>)
  40076e:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  400770:	687b      	ldr	r3, [r7, #4]
  400772:	f003 0301 	and.w	r3, r3, #1
  400776:	461a      	mov	r2, r3
  400778:	68b9      	ldr	r1, [r7, #8]
  40077a:	68f8      	ldr	r0, [r7, #12]
  40077c:	4b16      	ldr	r3, [pc, #88]	; (4007d8 <pio_set_input+0x7c>)
  40077e:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400780:	687b      	ldr	r3, [r7, #4]
  400782:	f003 030a 	and.w	r3, r3, #10
  400786:	2b00      	cmp	r3, #0
  400788:	d003      	beq.n	400792 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  40078a:	68fb      	ldr	r3, [r7, #12]
  40078c:	68ba      	ldr	r2, [r7, #8]
  40078e:	621a      	str	r2, [r3, #32]
  400790:	e002      	b.n	400798 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  400792:	68fb      	ldr	r3, [r7, #12]
  400794:	68ba      	ldr	r2, [r7, #8]
  400796:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  400798:	687b      	ldr	r3, [r7, #4]
  40079a:	f003 0302 	and.w	r3, r3, #2
  40079e:	2b00      	cmp	r3, #0
  4007a0:	d004      	beq.n	4007ac <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  4007a2:	68fb      	ldr	r3, [r7, #12]
  4007a4:	68ba      	ldr	r2, [r7, #8]
  4007a6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  4007aa:	e008      	b.n	4007be <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4007ac:	687b      	ldr	r3, [r7, #4]
  4007ae:	f003 0308 	and.w	r3, r3, #8
  4007b2:	2b00      	cmp	r3, #0
  4007b4:	d003      	beq.n	4007be <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  4007b6:	68fb      	ldr	r3, [r7, #12]
  4007b8:	68ba      	ldr	r2, [r7, #8]
  4007ba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4007be:	68fb      	ldr	r3, [r7, #12]
  4007c0:	68ba      	ldr	r2, [r7, #8]
  4007c2:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  4007c4:	68fb      	ldr	r3, [r7, #12]
  4007c6:	68ba      	ldr	r2, [r7, #8]
  4007c8:	601a      	str	r2, [r3, #0]
}
  4007ca:	bf00      	nop
  4007cc:	3710      	adds	r7, #16
  4007ce:	46bd      	mov	sp, r7
  4007d0:	bd80      	pop	{r7, pc}
  4007d2:	bf00      	nop
  4007d4:	004008f1 	.word	0x004008f1
  4007d8:	004005e9 	.word	0x004005e9

004007dc <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4007dc:	b580      	push	{r7, lr}
  4007de:	b084      	sub	sp, #16
  4007e0:	af00      	add	r7, sp, #0
  4007e2:	60f8      	str	r0, [r7, #12]
  4007e4:	60b9      	str	r1, [r7, #8]
  4007e6:	607a      	str	r2, [r7, #4]
  4007e8:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  4007ea:	68b9      	ldr	r1, [r7, #8]
  4007ec:	68f8      	ldr	r0, [r7, #12]
  4007ee:	4b12      	ldr	r3, [pc, #72]	; (400838 <pio_set_output+0x5c>)
  4007f0:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  4007f2:	69ba      	ldr	r2, [r7, #24]
  4007f4:	68b9      	ldr	r1, [r7, #8]
  4007f6:	68f8      	ldr	r0, [r7, #12]
  4007f8:	4b10      	ldr	r3, [pc, #64]	; (40083c <pio_set_output+0x60>)
  4007fa:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4007fc:	683b      	ldr	r3, [r7, #0]
  4007fe:	2b00      	cmp	r3, #0
  400800:	d003      	beq.n	40080a <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  400802:	68fb      	ldr	r3, [r7, #12]
  400804:	68ba      	ldr	r2, [r7, #8]
  400806:	651a      	str	r2, [r3, #80]	; 0x50
  400808:	e002      	b.n	400810 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40080a:	68fb      	ldr	r3, [r7, #12]
  40080c:	68ba      	ldr	r2, [r7, #8]
  40080e:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400810:	687b      	ldr	r3, [r7, #4]
  400812:	2b00      	cmp	r3, #0
  400814:	d003      	beq.n	40081e <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  400816:	68fb      	ldr	r3, [r7, #12]
  400818:	68ba      	ldr	r2, [r7, #8]
  40081a:	631a      	str	r2, [r3, #48]	; 0x30
  40081c:	e002      	b.n	400824 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40081e:	68fb      	ldr	r3, [r7, #12]
  400820:	68ba      	ldr	r2, [r7, #8]
  400822:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400824:	68fb      	ldr	r3, [r7, #12]
  400826:	68ba      	ldr	r2, [r7, #8]
  400828:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40082a:	68fb      	ldr	r3, [r7, #12]
  40082c:	68ba      	ldr	r2, [r7, #8]
  40082e:	601a      	str	r2, [r3, #0]
}
  400830:	bf00      	nop
  400832:	3710      	adds	r7, #16
  400834:	46bd      	mov	sp, r7
  400836:	bd80      	pop	{r7, pc}
  400838:	004008f1 	.word	0x004008f1
  40083c:	004005e9 	.word	0x004005e9

00400840 <pio_get_output_data_status>:
 * \retval 1 At least one PIO is configured to output a high level.
 * \retval 0 All PIOs are configured to output a low level.
 */
uint32_t pio_get_output_data_status(const Pio *p_pio,
		const uint32_t ul_mask)
{
  400840:	b480      	push	{r7}
  400842:	b083      	sub	sp, #12
  400844:	af00      	add	r7, sp, #0
  400846:	6078      	str	r0, [r7, #4]
  400848:	6039      	str	r1, [r7, #0]
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  40084a:	687b      	ldr	r3, [r7, #4]
  40084c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40084e:	683b      	ldr	r3, [r7, #0]
  400850:	4013      	ands	r3, r2
  400852:	2b00      	cmp	r3, #0
  400854:	d101      	bne.n	40085a <pio_get_output_data_status+0x1a>
		return 0;
  400856:	2300      	movs	r3, #0
  400858:	e000      	b.n	40085c <pio_get_output_data_status+0x1c>
	} else {
		return 1;
  40085a:	2301      	movs	r3, #1
	}
}
  40085c:	4618      	mov	r0, r3
  40085e:	370c      	adds	r7, #12
  400860:	46bd      	mov	sp, r7
  400862:	f85d 7b04 	ldr.w	r7, [sp], #4
  400866:	4770      	bx	lr

00400868 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  400868:	b480      	push	{r7}
  40086a:	b085      	sub	sp, #20
  40086c:	af00      	add	r7, sp, #0
  40086e:	60f8      	str	r0, [r7, #12]
  400870:	60b9      	str	r1, [r7, #8]
  400872:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  400874:	687b      	ldr	r3, [r7, #4]
  400876:	f003 0310 	and.w	r3, r3, #16
  40087a:	2b00      	cmp	r3, #0
  40087c:	d020      	beq.n	4008c0 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  40087e:	68fb      	ldr	r3, [r7, #12]
  400880:	68ba      	ldr	r2, [r7, #8]
  400882:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400886:	687b      	ldr	r3, [r7, #4]
  400888:	f003 0320 	and.w	r3, r3, #32
  40088c:	2b00      	cmp	r3, #0
  40088e:	d004      	beq.n	40089a <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  400890:	68fb      	ldr	r3, [r7, #12]
  400892:	68ba      	ldr	r2, [r7, #8]
  400894:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400898:	e003      	b.n	4008a2 <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  40089a:	68fb      	ldr	r3, [r7, #12]
  40089c:	68ba      	ldr	r2, [r7, #8]
  40089e:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  4008a2:	687b      	ldr	r3, [r7, #4]
  4008a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
  4008a8:	2b00      	cmp	r3, #0
  4008aa:	d004      	beq.n	4008b6 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  4008ac:	68fb      	ldr	r3, [r7, #12]
  4008ae:	68ba      	ldr	r2, [r7, #8]
  4008b0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  4008b4:	e008      	b.n	4008c8 <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  4008b6:	68fb      	ldr	r3, [r7, #12]
  4008b8:	68ba      	ldr	r2, [r7, #8]
  4008ba:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  4008be:	e003      	b.n	4008c8 <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  4008c0:	68fb      	ldr	r3, [r7, #12]
  4008c2:	68ba      	ldr	r2, [r7, #8]
  4008c4:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  4008c8:	bf00      	nop
  4008ca:	3714      	adds	r7, #20
  4008cc:	46bd      	mov	sp, r7
  4008ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008d2:	4770      	bx	lr

004008d4 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4008d4:	b480      	push	{r7}
  4008d6:	b083      	sub	sp, #12
  4008d8:	af00      	add	r7, sp, #0
  4008da:	6078      	str	r0, [r7, #4]
  4008dc:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  4008de:	687b      	ldr	r3, [r7, #4]
  4008e0:	683a      	ldr	r2, [r7, #0]
  4008e2:	641a      	str	r2, [r3, #64]	; 0x40
}
  4008e4:	bf00      	nop
  4008e6:	370c      	adds	r7, #12
  4008e8:	46bd      	mov	sp, r7
  4008ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008ee:	4770      	bx	lr

004008f0 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4008f0:	b480      	push	{r7}
  4008f2:	b083      	sub	sp, #12
  4008f4:	af00      	add	r7, sp, #0
  4008f6:	6078      	str	r0, [r7, #4]
  4008f8:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  4008fa:	687b      	ldr	r3, [r7, #4]
  4008fc:	683a      	ldr	r2, [r7, #0]
  4008fe:	645a      	str	r2, [r3, #68]	; 0x44
}
  400900:	bf00      	nop
  400902:	370c      	adds	r7, #12
  400904:	46bd      	mov	sp, r7
  400906:	f85d 7b04 	ldr.w	r7, [sp], #4
  40090a:	4770      	bx	lr

0040090c <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  40090c:	b480      	push	{r7}
  40090e:	b083      	sub	sp, #12
  400910:	af00      	add	r7, sp, #0
  400912:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  400914:	687b      	ldr	r3, [r7, #4]
  400916:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  400918:	4618      	mov	r0, r3
  40091a:	370c      	adds	r7, #12
  40091c:	46bd      	mov	sp, r7
  40091e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400922:	4770      	bx	lr

00400924 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400924:	b480      	push	{r7}
  400926:	b083      	sub	sp, #12
  400928:	af00      	add	r7, sp, #0
  40092a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  40092c:	687b      	ldr	r3, [r7, #4]
  40092e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  400930:	4618      	mov	r0, r3
  400932:	370c      	adds	r7, #12
  400934:	46bd      	mov	sp, r7
  400936:	f85d 7b04 	ldr.w	r7, [sp], #4
  40093a:	4770      	bx	lr

0040093c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40093c:	b580      	push	{r7, lr}
  40093e:	b084      	sub	sp, #16
  400940:	af00      	add	r7, sp, #0
  400942:	6078      	str	r0, [r7, #4]
  400944:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400946:	6878      	ldr	r0, [r7, #4]
  400948:	4b26      	ldr	r3, [pc, #152]	; (4009e4 <pio_handler_process+0xa8>)
  40094a:	4798      	blx	r3
  40094c:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  40094e:	6878      	ldr	r0, [r7, #4]
  400950:	4b25      	ldr	r3, [pc, #148]	; (4009e8 <pio_handler_process+0xac>)
  400952:	4798      	blx	r3
  400954:	4602      	mov	r2, r0
  400956:	68fb      	ldr	r3, [r7, #12]
  400958:	4013      	ands	r3, r2
  40095a:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  40095c:	68fb      	ldr	r3, [r7, #12]
  40095e:	2b00      	cmp	r3, #0
  400960:	d03c      	beq.n	4009dc <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  400962:	2300      	movs	r3, #0
  400964:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  400966:	e034      	b.n	4009d2 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400968:	4a20      	ldr	r2, [pc, #128]	; (4009ec <pio_handler_process+0xb0>)
  40096a:	68bb      	ldr	r3, [r7, #8]
  40096c:	011b      	lsls	r3, r3, #4
  40096e:	4413      	add	r3, r2
  400970:	681a      	ldr	r2, [r3, #0]
  400972:	683b      	ldr	r3, [r7, #0]
  400974:	429a      	cmp	r2, r3
  400976:	d126      	bne.n	4009c6 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400978:	4a1c      	ldr	r2, [pc, #112]	; (4009ec <pio_handler_process+0xb0>)
  40097a:	68bb      	ldr	r3, [r7, #8]
  40097c:	011b      	lsls	r3, r3, #4
  40097e:	4413      	add	r3, r2
  400980:	3304      	adds	r3, #4
  400982:	681a      	ldr	r2, [r3, #0]
  400984:	68fb      	ldr	r3, [r7, #12]
  400986:	4013      	ands	r3, r2
  400988:	2b00      	cmp	r3, #0
  40098a:	d01c      	beq.n	4009c6 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40098c:	4a17      	ldr	r2, [pc, #92]	; (4009ec <pio_handler_process+0xb0>)
  40098e:	68bb      	ldr	r3, [r7, #8]
  400990:	011b      	lsls	r3, r3, #4
  400992:	4413      	add	r3, r2
  400994:	330c      	adds	r3, #12
  400996:	681b      	ldr	r3, [r3, #0]
  400998:	4914      	ldr	r1, [pc, #80]	; (4009ec <pio_handler_process+0xb0>)
  40099a:	68ba      	ldr	r2, [r7, #8]
  40099c:	0112      	lsls	r2, r2, #4
  40099e:	440a      	add	r2, r1
  4009a0:	6810      	ldr	r0, [r2, #0]
  4009a2:	4912      	ldr	r1, [pc, #72]	; (4009ec <pio_handler_process+0xb0>)
  4009a4:	68ba      	ldr	r2, [r7, #8]
  4009a6:	0112      	lsls	r2, r2, #4
  4009a8:	440a      	add	r2, r1
  4009aa:	3204      	adds	r2, #4
  4009ac:	6812      	ldr	r2, [r2, #0]
  4009ae:	4611      	mov	r1, r2
  4009b0:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4009b2:	4a0e      	ldr	r2, [pc, #56]	; (4009ec <pio_handler_process+0xb0>)
  4009b4:	68bb      	ldr	r3, [r7, #8]
  4009b6:	011b      	lsls	r3, r3, #4
  4009b8:	4413      	add	r3, r2
  4009ba:	3304      	adds	r3, #4
  4009bc:	681b      	ldr	r3, [r3, #0]
  4009be:	43db      	mvns	r3, r3
  4009c0:	68fa      	ldr	r2, [r7, #12]
  4009c2:	4013      	ands	r3, r2
  4009c4:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  4009c6:	68bb      	ldr	r3, [r7, #8]
  4009c8:	3301      	adds	r3, #1
  4009ca:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  4009cc:	68bb      	ldr	r3, [r7, #8]
  4009ce:	2b06      	cmp	r3, #6
  4009d0:	d803      	bhi.n	4009da <pio_handler_process+0x9e>
		while (status != 0) {
  4009d2:	68fb      	ldr	r3, [r7, #12]
  4009d4:	2b00      	cmp	r3, #0
  4009d6:	d1c7      	bne.n	400968 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  4009d8:	e000      	b.n	4009dc <pio_handler_process+0xa0>
				break;
  4009da:	bf00      	nop
}
  4009dc:	bf00      	nop
  4009de:	3710      	adds	r7, #16
  4009e0:	46bd      	mov	sp, r7
  4009e2:	bd80      	pop	{r7, pc}
  4009e4:	0040090d 	.word	0x0040090d
  4009e8:	00400925 	.word	0x00400925
  4009ec:	20400864 	.word	0x20400864

004009f0 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  4009f0:	b580      	push	{r7, lr}
  4009f2:	b086      	sub	sp, #24
  4009f4:	af00      	add	r7, sp, #0
  4009f6:	60f8      	str	r0, [r7, #12]
  4009f8:	60b9      	str	r1, [r7, #8]
  4009fa:	607a      	str	r2, [r7, #4]
  4009fc:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  4009fe:	4b21      	ldr	r3, [pc, #132]	; (400a84 <pio_handler_set+0x94>)
  400a00:	681b      	ldr	r3, [r3, #0]
  400a02:	2b06      	cmp	r3, #6
  400a04:	d901      	bls.n	400a0a <pio_handler_set+0x1a>
		return 1;
  400a06:	2301      	movs	r3, #1
  400a08:	e038      	b.n	400a7c <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400a0a:	2300      	movs	r3, #0
  400a0c:	75fb      	strb	r3, [r7, #23]
  400a0e:	e011      	b.n	400a34 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  400a10:	7dfb      	ldrb	r3, [r7, #23]
  400a12:	011b      	lsls	r3, r3, #4
  400a14:	4a1c      	ldr	r2, [pc, #112]	; (400a88 <pio_handler_set+0x98>)
  400a16:	4413      	add	r3, r2
  400a18:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400a1a:	693b      	ldr	r3, [r7, #16]
  400a1c:	681a      	ldr	r2, [r3, #0]
  400a1e:	68bb      	ldr	r3, [r7, #8]
  400a20:	429a      	cmp	r2, r3
  400a22:	d104      	bne.n	400a2e <pio_handler_set+0x3e>
  400a24:	693b      	ldr	r3, [r7, #16]
  400a26:	685a      	ldr	r2, [r3, #4]
  400a28:	687b      	ldr	r3, [r7, #4]
  400a2a:	429a      	cmp	r2, r3
  400a2c:	d008      	beq.n	400a40 <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400a2e:	7dfb      	ldrb	r3, [r7, #23]
  400a30:	3301      	adds	r3, #1
  400a32:	75fb      	strb	r3, [r7, #23]
  400a34:	7dfa      	ldrb	r2, [r7, #23]
  400a36:	4b13      	ldr	r3, [pc, #76]	; (400a84 <pio_handler_set+0x94>)
  400a38:	681b      	ldr	r3, [r3, #0]
  400a3a:	429a      	cmp	r2, r3
  400a3c:	d9e8      	bls.n	400a10 <pio_handler_set+0x20>
  400a3e:	e000      	b.n	400a42 <pio_handler_set+0x52>
			break;
  400a40:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400a42:	693b      	ldr	r3, [r7, #16]
  400a44:	68ba      	ldr	r2, [r7, #8]
  400a46:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  400a48:	693b      	ldr	r3, [r7, #16]
  400a4a:	687a      	ldr	r2, [r7, #4]
  400a4c:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  400a4e:	693b      	ldr	r3, [r7, #16]
  400a50:	683a      	ldr	r2, [r7, #0]
  400a52:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  400a54:	693b      	ldr	r3, [r7, #16]
  400a56:	6a3a      	ldr	r2, [r7, #32]
  400a58:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  400a5a:	7dfa      	ldrb	r2, [r7, #23]
  400a5c:	4b09      	ldr	r3, [pc, #36]	; (400a84 <pio_handler_set+0x94>)
  400a5e:	681b      	ldr	r3, [r3, #0]
  400a60:	3301      	adds	r3, #1
  400a62:	429a      	cmp	r2, r3
  400a64:	d104      	bne.n	400a70 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  400a66:	4b07      	ldr	r3, [pc, #28]	; (400a84 <pio_handler_set+0x94>)
  400a68:	681b      	ldr	r3, [r3, #0]
  400a6a:	3301      	adds	r3, #1
  400a6c:	4a05      	ldr	r2, [pc, #20]	; (400a84 <pio_handler_set+0x94>)
  400a6e:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400a70:	683a      	ldr	r2, [r7, #0]
  400a72:	6879      	ldr	r1, [r7, #4]
  400a74:	68f8      	ldr	r0, [r7, #12]
  400a76:	4b05      	ldr	r3, [pc, #20]	; (400a8c <pio_handler_set+0x9c>)
  400a78:	4798      	blx	r3

	return 0;
  400a7a:	2300      	movs	r3, #0
}
  400a7c:	4618      	mov	r0, r3
  400a7e:	3718      	adds	r7, #24
  400a80:	46bd      	mov	sp, r7
  400a82:	bd80      	pop	{r7, pc}
  400a84:	204008d4 	.word	0x204008d4
  400a88:	20400864 	.word	0x20400864
  400a8c:	00400869 	.word	0x00400869

00400a90 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400a90:	b580      	push	{r7, lr}
  400a92:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  400a94:	210a      	movs	r1, #10
  400a96:	4802      	ldr	r0, [pc, #8]	; (400aa0 <PIOA_Handler+0x10>)
  400a98:	4b02      	ldr	r3, [pc, #8]	; (400aa4 <PIOA_Handler+0x14>)
  400a9a:	4798      	blx	r3
}
  400a9c:	bf00      	nop
  400a9e:	bd80      	pop	{r7, pc}
  400aa0:	400e0e00 	.word	0x400e0e00
  400aa4:	0040093d 	.word	0x0040093d

00400aa8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400aa8:	b580      	push	{r7, lr}
  400aaa:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  400aac:	210b      	movs	r1, #11
  400aae:	4802      	ldr	r0, [pc, #8]	; (400ab8 <PIOB_Handler+0x10>)
  400ab0:	4b02      	ldr	r3, [pc, #8]	; (400abc <PIOB_Handler+0x14>)
  400ab2:	4798      	blx	r3
}
  400ab4:	bf00      	nop
  400ab6:	bd80      	pop	{r7, pc}
  400ab8:	400e1000 	.word	0x400e1000
  400abc:	0040093d 	.word	0x0040093d

00400ac0 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400ac0:	b580      	push	{r7, lr}
  400ac2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  400ac4:	210c      	movs	r1, #12
  400ac6:	4802      	ldr	r0, [pc, #8]	; (400ad0 <PIOC_Handler+0x10>)
  400ac8:	4b02      	ldr	r3, [pc, #8]	; (400ad4 <PIOC_Handler+0x14>)
  400aca:	4798      	blx	r3
}
  400acc:	bf00      	nop
  400ace:	bd80      	pop	{r7, pc}
  400ad0:	400e1200 	.word	0x400e1200
  400ad4:	0040093d 	.word	0x0040093d

00400ad8 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400ad8:	b580      	push	{r7, lr}
  400ada:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  400adc:	2110      	movs	r1, #16
  400ade:	4802      	ldr	r0, [pc, #8]	; (400ae8 <PIOD_Handler+0x10>)
  400ae0:	4b02      	ldr	r3, [pc, #8]	; (400aec <PIOD_Handler+0x14>)
  400ae2:	4798      	blx	r3
}
  400ae4:	bf00      	nop
  400ae6:	bd80      	pop	{r7, pc}
  400ae8:	400e1400 	.word	0x400e1400
  400aec:	0040093d 	.word	0x0040093d

00400af0 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400af0:	b580      	push	{r7, lr}
  400af2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  400af4:	2111      	movs	r1, #17
  400af6:	4802      	ldr	r0, [pc, #8]	; (400b00 <PIOE_Handler+0x10>)
  400af8:	4b02      	ldr	r3, [pc, #8]	; (400b04 <PIOE_Handler+0x14>)
  400afa:	4798      	blx	r3
}
  400afc:	bf00      	nop
  400afe:	bd80      	pop	{r7, pc}
  400b00:	400e1600 	.word	0x400e1600
  400b04:	0040093d 	.word	0x0040093d

00400b08 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  400b08:	b480      	push	{r7}
  400b0a:	b083      	sub	sp, #12
  400b0c:	af00      	add	r7, sp, #0
  400b0e:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  400b10:	687b      	ldr	r3, [r7, #4]
  400b12:	3b01      	subs	r3, #1
  400b14:	2b03      	cmp	r3, #3
  400b16:	d81a      	bhi.n	400b4e <pmc_mck_set_division+0x46>
  400b18:	a201      	add	r2, pc, #4	; (adr r2, 400b20 <pmc_mck_set_division+0x18>)
  400b1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400b1e:	bf00      	nop
  400b20:	00400b31 	.word	0x00400b31
  400b24:	00400b37 	.word	0x00400b37
  400b28:	00400b3f 	.word	0x00400b3f
  400b2c:	00400b47 	.word	0x00400b47
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400b30:	2300      	movs	r3, #0
  400b32:	607b      	str	r3, [r7, #4]
			break;
  400b34:	e00e      	b.n	400b54 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  400b36:	f44f 7380 	mov.w	r3, #256	; 0x100
  400b3a:	607b      	str	r3, [r7, #4]
			break;
  400b3c:	e00a      	b.n	400b54 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400b3e:	f44f 7340 	mov.w	r3, #768	; 0x300
  400b42:	607b      	str	r3, [r7, #4]
			break;
  400b44:	e006      	b.n	400b54 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400b46:	f44f 7300 	mov.w	r3, #512	; 0x200
  400b4a:	607b      	str	r3, [r7, #4]
			break;
  400b4c:	e002      	b.n	400b54 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400b4e:	2300      	movs	r3, #0
  400b50:	607b      	str	r3, [r7, #4]
			break;
  400b52:	bf00      	nop
	}
	PMC->PMC_MCKR =
  400b54:	490a      	ldr	r1, [pc, #40]	; (400b80 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400b56:	4b0a      	ldr	r3, [pc, #40]	; (400b80 <pmc_mck_set_division+0x78>)
  400b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400b5a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  400b5e:	687b      	ldr	r3, [r7, #4]
  400b60:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  400b62:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400b64:	bf00      	nop
  400b66:	4b06      	ldr	r3, [pc, #24]	; (400b80 <pmc_mck_set_division+0x78>)
  400b68:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b6a:	f003 0308 	and.w	r3, r3, #8
  400b6e:	2b00      	cmp	r3, #0
  400b70:	d0f9      	beq.n	400b66 <pmc_mck_set_division+0x5e>
}
  400b72:	bf00      	nop
  400b74:	370c      	adds	r7, #12
  400b76:	46bd      	mov	sp, r7
  400b78:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b7c:	4770      	bx	lr
  400b7e:	bf00      	nop
  400b80:	400e0600 	.word	0x400e0600

00400b84 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  400b84:	b480      	push	{r7}
  400b86:	b085      	sub	sp, #20
  400b88:	af00      	add	r7, sp, #0
  400b8a:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400b8c:	491d      	ldr	r1, [pc, #116]	; (400c04 <pmc_switch_mck_to_pllack+0x80>)
  400b8e:	4b1d      	ldr	r3, [pc, #116]	; (400c04 <pmc_switch_mck_to_pllack+0x80>)
  400b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400b92:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  400b96:	687b      	ldr	r3, [r7, #4]
  400b98:	4313      	orrs	r3, r2
  400b9a:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b9c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400ba0:	60fb      	str	r3, [r7, #12]
  400ba2:	e007      	b.n	400bb4 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400ba4:	68fb      	ldr	r3, [r7, #12]
  400ba6:	2b00      	cmp	r3, #0
  400ba8:	d101      	bne.n	400bae <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  400baa:	2301      	movs	r3, #1
  400bac:	e023      	b.n	400bf6 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  400bae:	68fb      	ldr	r3, [r7, #12]
  400bb0:	3b01      	subs	r3, #1
  400bb2:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400bb4:	4b13      	ldr	r3, [pc, #76]	; (400c04 <pmc_switch_mck_to_pllack+0x80>)
  400bb6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400bb8:	f003 0308 	and.w	r3, r3, #8
  400bbc:	2b00      	cmp	r3, #0
  400bbe:	d0f1      	beq.n	400ba4 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400bc0:	4a10      	ldr	r2, [pc, #64]	; (400c04 <pmc_switch_mck_to_pllack+0x80>)
  400bc2:	4b10      	ldr	r3, [pc, #64]	; (400c04 <pmc_switch_mck_to_pllack+0x80>)
  400bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400bc6:	f023 0303 	bic.w	r3, r3, #3
  400bca:	f043 0302 	orr.w	r3, r3, #2
  400bce:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400bd0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400bd4:	60fb      	str	r3, [r7, #12]
  400bd6:	e007      	b.n	400be8 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400bd8:	68fb      	ldr	r3, [r7, #12]
  400bda:	2b00      	cmp	r3, #0
  400bdc:	d101      	bne.n	400be2 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  400bde:	2301      	movs	r3, #1
  400be0:	e009      	b.n	400bf6 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  400be2:	68fb      	ldr	r3, [r7, #12]
  400be4:	3b01      	subs	r3, #1
  400be6:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400be8:	4b06      	ldr	r3, [pc, #24]	; (400c04 <pmc_switch_mck_to_pllack+0x80>)
  400bea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400bec:	f003 0308 	and.w	r3, r3, #8
  400bf0:	2b00      	cmp	r3, #0
  400bf2:	d0f1      	beq.n	400bd8 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  400bf4:	2300      	movs	r3, #0
}
  400bf6:	4618      	mov	r0, r3
  400bf8:	3714      	adds	r7, #20
  400bfa:	46bd      	mov	sp, r7
  400bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c00:	4770      	bx	lr
  400c02:	bf00      	nop
  400c04:	400e0600 	.word	0x400e0600

00400c08 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  400c08:	b480      	push	{r7}
  400c0a:	b083      	sub	sp, #12
  400c0c:	af00      	add	r7, sp, #0
  400c0e:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400c10:	687b      	ldr	r3, [r7, #4]
  400c12:	2b01      	cmp	r3, #1
  400c14:	d105      	bne.n	400c22 <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  400c16:	4907      	ldr	r1, [pc, #28]	; (400c34 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400c18:	4b06      	ldr	r3, [pc, #24]	; (400c34 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400c1a:	689a      	ldr	r2, [r3, #8]
  400c1c:	4b06      	ldr	r3, [pc, #24]	; (400c38 <pmc_switch_sclk_to_32kxtal+0x30>)
  400c1e:	4313      	orrs	r3, r2
  400c20:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400c22:	4b04      	ldr	r3, [pc, #16]	; (400c34 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400c24:	4a05      	ldr	r2, [pc, #20]	; (400c3c <pmc_switch_sclk_to_32kxtal+0x34>)
  400c26:	601a      	str	r2, [r3, #0]
}
  400c28:	bf00      	nop
  400c2a:	370c      	adds	r7, #12
  400c2c:	46bd      	mov	sp, r7
  400c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c32:	4770      	bx	lr
  400c34:	400e1810 	.word	0x400e1810
  400c38:	a5100000 	.word	0xa5100000
  400c3c:	a5000008 	.word	0xa5000008

00400c40 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  400c40:	b480      	push	{r7}
  400c42:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  400c44:	4b09      	ldr	r3, [pc, #36]	; (400c6c <pmc_osc_is_ready_32kxtal+0x2c>)
  400c46:	695b      	ldr	r3, [r3, #20]
  400c48:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  400c4c:	2b00      	cmp	r3, #0
  400c4e:	d007      	beq.n	400c60 <pmc_osc_is_ready_32kxtal+0x20>
  400c50:	4b07      	ldr	r3, [pc, #28]	; (400c70 <pmc_osc_is_ready_32kxtal+0x30>)
  400c52:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c54:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400c58:	2b00      	cmp	r3, #0
  400c5a:	d001      	beq.n	400c60 <pmc_osc_is_ready_32kxtal+0x20>
  400c5c:	2301      	movs	r3, #1
  400c5e:	e000      	b.n	400c62 <pmc_osc_is_ready_32kxtal+0x22>
  400c60:	2300      	movs	r3, #0
}
  400c62:	4618      	mov	r0, r3
  400c64:	46bd      	mov	sp, r7
  400c66:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c6a:	4770      	bx	lr
  400c6c:	400e1810 	.word	0x400e1810
  400c70:	400e0600 	.word	0x400e0600

00400c74 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  400c74:	b480      	push	{r7}
  400c76:	b083      	sub	sp, #12
  400c78:	af00      	add	r7, sp, #0
  400c7a:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  400c7c:	4915      	ldr	r1, [pc, #84]	; (400cd4 <pmc_switch_mainck_to_fastrc+0x60>)
  400c7e:	4b15      	ldr	r3, [pc, #84]	; (400cd4 <pmc_switch_mainck_to_fastrc+0x60>)
  400c80:	6a1a      	ldr	r2, [r3, #32]
  400c82:	4b15      	ldr	r3, [pc, #84]	; (400cd8 <pmc_switch_mainck_to_fastrc+0x64>)
  400c84:	4313      	orrs	r3, r2
  400c86:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400c88:	bf00      	nop
  400c8a:	4b12      	ldr	r3, [pc, #72]	; (400cd4 <pmc_switch_mainck_to_fastrc+0x60>)
  400c8c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400c92:	2b00      	cmp	r3, #0
  400c94:	d0f9      	beq.n	400c8a <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400c96:	490f      	ldr	r1, [pc, #60]	; (400cd4 <pmc_switch_mainck_to_fastrc+0x60>)
  400c98:	4b0e      	ldr	r3, [pc, #56]	; (400cd4 <pmc_switch_mainck_to_fastrc+0x60>)
  400c9a:	6a1a      	ldr	r2, [r3, #32]
  400c9c:	4b0f      	ldr	r3, [pc, #60]	; (400cdc <pmc_switch_mainck_to_fastrc+0x68>)
  400c9e:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  400ca0:	687a      	ldr	r2, [r7, #4]
  400ca2:	4313      	orrs	r3, r2
  400ca4:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400ca8:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400caa:	bf00      	nop
  400cac:	4b09      	ldr	r3, [pc, #36]	; (400cd4 <pmc_switch_mainck_to_fastrc+0x60>)
  400cae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400cb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400cb4:	2b00      	cmp	r3, #0
  400cb6:	d0f9      	beq.n	400cac <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400cb8:	4906      	ldr	r1, [pc, #24]	; (400cd4 <pmc_switch_mainck_to_fastrc+0x60>)
  400cba:	4b06      	ldr	r3, [pc, #24]	; (400cd4 <pmc_switch_mainck_to_fastrc+0x60>)
  400cbc:	6a1a      	ldr	r2, [r3, #32]
  400cbe:	4b08      	ldr	r3, [pc, #32]	; (400ce0 <pmc_switch_mainck_to_fastrc+0x6c>)
  400cc0:	4013      	ands	r3, r2
  400cc2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400cc6:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  400cc8:	bf00      	nop
  400cca:	370c      	adds	r7, #12
  400ccc:	46bd      	mov	sp, r7
  400cce:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cd2:	4770      	bx	lr
  400cd4:	400e0600 	.word	0x400e0600
  400cd8:	00370008 	.word	0x00370008
  400cdc:	ffc8ff8f 	.word	0xffc8ff8f
  400ce0:	fec8ffff 	.word	0xfec8ffff

00400ce4 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  400ce4:	b480      	push	{r7}
  400ce6:	b083      	sub	sp, #12
  400ce8:	af00      	add	r7, sp, #0
  400cea:	6078      	str	r0, [r7, #4]
  400cec:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400cee:	687b      	ldr	r3, [r7, #4]
  400cf0:	2b00      	cmp	r3, #0
  400cf2:	d008      	beq.n	400d06 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400cf4:	4913      	ldr	r1, [pc, #76]	; (400d44 <pmc_switch_mainck_to_xtal+0x60>)
  400cf6:	4b13      	ldr	r3, [pc, #76]	; (400d44 <pmc_switch_mainck_to_xtal+0x60>)
  400cf8:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400cfa:	4a13      	ldr	r2, [pc, #76]	; (400d48 <pmc_switch_mainck_to_xtal+0x64>)
  400cfc:	401a      	ands	r2, r3
  400cfe:	4b13      	ldr	r3, [pc, #76]	; (400d4c <pmc_switch_mainck_to_xtal+0x68>)
  400d00:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400d02:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  400d04:	e018      	b.n	400d38 <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400d06:	490f      	ldr	r1, [pc, #60]	; (400d44 <pmc_switch_mainck_to_xtal+0x60>)
  400d08:	4b0e      	ldr	r3, [pc, #56]	; (400d44 <pmc_switch_mainck_to_xtal+0x60>)
  400d0a:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400d0c:	4b10      	ldr	r3, [pc, #64]	; (400d50 <pmc_switch_mainck_to_xtal+0x6c>)
  400d0e:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400d10:	683a      	ldr	r2, [r7, #0]
  400d12:	0212      	lsls	r2, r2, #8
  400d14:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400d16:	431a      	orrs	r2, r3
  400d18:	4b0e      	ldr	r3, [pc, #56]	; (400d54 <pmc_switch_mainck_to_xtal+0x70>)
  400d1a:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400d1c:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400d1e:	bf00      	nop
  400d20:	4b08      	ldr	r3, [pc, #32]	; (400d44 <pmc_switch_mainck_to_xtal+0x60>)
  400d22:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d24:	f003 0301 	and.w	r3, r3, #1
  400d28:	2b00      	cmp	r3, #0
  400d2a:	d0f9      	beq.n	400d20 <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400d2c:	4905      	ldr	r1, [pc, #20]	; (400d44 <pmc_switch_mainck_to_xtal+0x60>)
  400d2e:	4b05      	ldr	r3, [pc, #20]	; (400d44 <pmc_switch_mainck_to_xtal+0x60>)
  400d30:	6a1a      	ldr	r2, [r3, #32]
  400d32:	4b09      	ldr	r3, [pc, #36]	; (400d58 <pmc_switch_mainck_to_xtal+0x74>)
  400d34:	4313      	orrs	r3, r2
  400d36:	620b      	str	r3, [r1, #32]
}
  400d38:	bf00      	nop
  400d3a:	370c      	adds	r7, #12
  400d3c:	46bd      	mov	sp, r7
  400d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d42:	4770      	bx	lr
  400d44:	400e0600 	.word	0x400e0600
  400d48:	fec8fffc 	.word	0xfec8fffc
  400d4c:	01370002 	.word	0x01370002
  400d50:	ffc8fffc 	.word	0xffc8fffc
  400d54:	00370001 	.word	0x00370001
  400d58:	01370000 	.word	0x01370000

00400d5c <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  400d5c:	b480      	push	{r7}
  400d5e:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400d60:	4b04      	ldr	r3, [pc, #16]	; (400d74 <pmc_osc_is_ready_mainck+0x18>)
  400d62:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  400d68:	4618      	mov	r0, r3
  400d6a:	46bd      	mov	sp, r7
  400d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d70:	4770      	bx	lr
  400d72:	bf00      	nop
  400d74:	400e0600 	.word	0x400e0600

00400d78 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  400d78:	b480      	push	{r7}
  400d7a:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400d7c:	4b04      	ldr	r3, [pc, #16]	; (400d90 <pmc_disable_pllack+0x18>)
  400d7e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400d82:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  400d84:	bf00      	nop
  400d86:	46bd      	mov	sp, r7
  400d88:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d8c:	4770      	bx	lr
  400d8e:	bf00      	nop
  400d90:	400e0600 	.word	0x400e0600

00400d94 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  400d94:	b480      	push	{r7}
  400d96:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400d98:	4b04      	ldr	r3, [pc, #16]	; (400dac <pmc_is_locked_pllack+0x18>)
  400d9a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d9c:	f003 0302 	and.w	r3, r3, #2
}
  400da0:	4618      	mov	r0, r3
  400da2:	46bd      	mov	sp, r7
  400da4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400da8:	4770      	bx	lr
  400daa:	bf00      	nop
  400dac:	400e0600 	.word	0x400e0600

00400db0 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  400db0:	b480      	push	{r7}
  400db2:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  400db4:	4b04      	ldr	r3, [pc, #16]	; (400dc8 <pmc_is_locked_upll+0x18>)
  400db6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400db8:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  400dbc:	4618      	mov	r0, r3
  400dbe:	46bd      	mov	sp, r7
  400dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400dc4:	4770      	bx	lr
  400dc6:	bf00      	nop
  400dc8:	400e0600 	.word	0x400e0600

00400dcc <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  400dcc:	b480      	push	{r7}
  400dce:	b083      	sub	sp, #12
  400dd0:	af00      	add	r7, sp, #0
  400dd2:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  400dd4:	687b      	ldr	r3, [r7, #4]
  400dd6:	2b3f      	cmp	r3, #63	; 0x3f
  400dd8:	d901      	bls.n	400dde <pmc_enable_periph_clk+0x12>
		return 1;
  400dda:	2301      	movs	r3, #1
  400ddc:	e02f      	b.n	400e3e <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  400dde:	687b      	ldr	r3, [r7, #4]
  400de0:	2b1f      	cmp	r3, #31
  400de2:	d813      	bhi.n	400e0c <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400de4:	4b19      	ldr	r3, [pc, #100]	; (400e4c <pmc_enable_periph_clk+0x80>)
  400de6:	699a      	ldr	r2, [r3, #24]
  400de8:	2101      	movs	r1, #1
  400dea:	687b      	ldr	r3, [r7, #4]
  400dec:	fa01 f303 	lsl.w	r3, r1, r3
  400df0:	401a      	ands	r2, r3
  400df2:	2101      	movs	r1, #1
  400df4:	687b      	ldr	r3, [r7, #4]
  400df6:	fa01 f303 	lsl.w	r3, r1, r3
  400dfa:	429a      	cmp	r2, r3
  400dfc:	d01e      	beq.n	400e3c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  400dfe:	4a13      	ldr	r2, [pc, #76]	; (400e4c <pmc_enable_periph_clk+0x80>)
  400e00:	2101      	movs	r1, #1
  400e02:	687b      	ldr	r3, [r7, #4]
  400e04:	fa01 f303 	lsl.w	r3, r1, r3
  400e08:	6113      	str	r3, [r2, #16]
  400e0a:	e017      	b.n	400e3c <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400e0c:	687b      	ldr	r3, [r7, #4]
  400e0e:	3b20      	subs	r3, #32
  400e10:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400e12:	4b0e      	ldr	r3, [pc, #56]	; (400e4c <pmc_enable_periph_clk+0x80>)
  400e14:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400e18:	2101      	movs	r1, #1
  400e1a:	687b      	ldr	r3, [r7, #4]
  400e1c:	fa01 f303 	lsl.w	r3, r1, r3
  400e20:	401a      	ands	r2, r3
  400e22:	2101      	movs	r1, #1
  400e24:	687b      	ldr	r3, [r7, #4]
  400e26:	fa01 f303 	lsl.w	r3, r1, r3
  400e2a:	429a      	cmp	r2, r3
  400e2c:	d006      	beq.n	400e3c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  400e2e:	4a07      	ldr	r2, [pc, #28]	; (400e4c <pmc_enable_periph_clk+0x80>)
  400e30:	2101      	movs	r1, #1
  400e32:	687b      	ldr	r3, [r7, #4]
  400e34:	fa01 f303 	lsl.w	r3, r1, r3
  400e38:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  400e3c:	2300      	movs	r3, #0
}
  400e3e:	4618      	mov	r0, r3
  400e40:	370c      	adds	r7, #12
  400e42:	46bd      	mov	sp, r7
  400e44:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e48:	4770      	bx	lr
  400e4a:	bf00      	nop
  400e4c:	400e0600 	.word	0x400e0600

00400e50 <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  400e50:	b480      	push	{r7}
  400e52:	b083      	sub	sp, #12
  400e54:	af00      	add	r7, sp, #0
  400e56:	6078      	str	r0, [r7, #4]
	ul_flash_in_wait_mode = ul_flash_state;
  400e58:	4a04      	ldr	r2, [pc, #16]	; (400e6c <pmc_set_flash_in_wait_mode+0x1c>)
  400e5a:	687b      	ldr	r3, [r7, #4]
  400e5c:	6013      	str	r3, [r2, #0]
}
  400e5e:	bf00      	nop
  400e60:	370c      	adds	r7, #12
  400e62:	46bd      	mov	sp, r7
  400e64:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e68:	4770      	bx	lr
  400e6a:	bf00      	nop
  400e6c:	20400004 	.word	0x20400004

00400e70 <pmc_enable_waitmode>:
 * Generally, this function will be called by pmc_sleep() in order to
 * complete all sequence entering wait mode.
 * See \ref pmc_sleep() for entering different sleep modes.
 */
void pmc_enable_waitmode(void)
{
  400e70:	b480      	push	{r7}
  400e72:	b083      	sub	sp, #12
  400e74:	af00      	add	r7, sp, #0
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  400e76:	4b20      	ldr	r3, [pc, #128]	; (400ef8 <pmc_enable_waitmode+0x88>)
  400e78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400e7a:	607b      	str	r3, [r7, #4]
	i &= ~PMC_FSMR_FLPM_Msk;
  400e7c:	687b      	ldr	r3, [r7, #4]
  400e7e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
  400e82:	607b      	str	r3, [r7, #4]
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
#else
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  400e84:	687b      	ldr	r3, [r7, #4]
  400e86:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  400e8a:	607b      	str	r3, [r7, #4]
#endif
	PMC->PMC_FSMR = i;
  400e8c:	4a1a      	ldr	r2, [pc, #104]	; (400ef8 <pmc_enable_waitmode+0x88>)
  400e8e:	687b      	ldr	r3, [r7, #4]
  400e90:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  400e92:	4919      	ldr	r1, [pc, #100]	; (400ef8 <pmc_enable_waitmode+0x88>)
  400e94:	4b18      	ldr	r3, [pc, #96]	; (400ef8 <pmc_enable_waitmode+0x88>)
  400e96:	6a1a      	ldr	r2, [r3, #32]
  400e98:	4b18      	ldr	r3, [pc, #96]	; (400efc <pmc_enable_waitmode+0x8c>)
  400e9a:	4313      	orrs	r3, r2
  400e9c:	620b      	str	r3, [r1, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400e9e:	bf00      	nop
  400ea0:	4b15      	ldr	r3, [pc, #84]	; (400ef8 <pmc_enable_waitmode+0x88>)
  400ea2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ea4:	f003 0308 	and.w	r3, r3, #8
  400ea8:	2b00      	cmp	r3, #0
  400eaa:	d0f9      	beq.n	400ea0 <pmc_enable_waitmode+0x30>

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  400eac:	2300      	movs	r3, #0
  400eae:	607b      	str	r3, [r7, #4]
  400eb0:	e003      	b.n	400eba <pmc_enable_waitmode+0x4a>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  400eb2:	bf00      	nop
  400eb4:	687b      	ldr	r3, [r7, #4]
  400eb6:	3301      	adds	r3, #1
  400eb8:	607b      	str	r3, [r7, #4]
  400eba:	687b      	ldr	r3, [r7, #4]
  400ebc:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
  400ec0:	d3f7      	bcc.n	400eb2 <pmc_enable_waitmode+0x42>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  400ec2:	bf00      	nop
  400ec4:	4b0c      	ldr	r3, [pc, #48]	; (400ef8 <pmc_enable_waitmode+0x88>)
  400ec6:	6a1b      	ldr	r3, [r3, #32]
  400ec8:	f003 0308 	and.w	r3, r3, #8
  400ecc:	2b00      	cmp	r3, #0
  400ece:	d0f9      	beq.n	400ec4 <pmc_enable_waitmode+0x54>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  400ed0:	4b09      	ldr	r3, [pc, #36]	; (400ef8 <pmc_enable_waitmode+0x88>)
  400ed2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400ed4:	607b      	str	r3, [r7, #4]
	i &= ~PMC_FSMR_FLPM_Msk;
  400ed6:	687b      	ldr	r3, [r7, #4]
  400ed8:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
  400edc:	607b      	str	r3, [r7, #4]
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  400ede:	687b      	ldr	r3, [r7, #4]
  400ee0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  400ee4:	607b      	str	r3, [r7, #4]
	PMC->PMC_FSMR = i;
  400ee6:	4a04      	ldr	r2, [pc, #16]	; (400ef8 <pmc_enable_waitmode+0x88>)
  400ee8:	687b      	ldr	r3, [r7, #4]
  400eea:	6713      	str	r3, [r2, #112]	; 0x70
#endif
}
  400eec:	bf00      	nop
  400eee:	370c      	adds	r7, #12
  400ef0:	46bd      	mov	sp, r7
  400ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ef6:	4770      	bx	lr
  400ef8:	400e0600 	.word	0x400e0600
  400efc:	00370004 	.word	0x00370004

00400f00 <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  400f00:	b590      	push	{r4, r7, lr}
  400f02:	b099      	sub	sp, #100	; 0x64
  400f04:	af00      	add	r7, sp, #0
  400f06:	6078      	str	r0, [r7, #4]
	switch (sleep_mode) {
  400f08:	687b      	ldr	r3, [r7, #4]
  400f0a:	3b01      	subs	r3, #1
  400f0c:	2b04      	cmp	r3, #4
  400f0e:	f200 81a3 	bhi.w	401258 <pmc_sleep+0x358>
  400f12:	a201      	add	r2, pc, #4	; (adr r2, 400f18 <pmc_sleep+0x18>)
  400f14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400f18:	00400f2d 	.word	0x00400f2d
  400f1c:	00400f2d 	.word	0x00400f2d
  400f20:	00400f49 	.word	0x00400f49
  400f24:	00400f49 	.word	0x00400f49
  400f28:	00401237 	.word	0x00401237
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  400f2c:	4a71      	ldr	r2, [pc, #452]	; (4010f4 <pmc_sleep+0x1f4>)
  400f2e:	4b71      	ldr	r3, [pc, #452]	; (4010f4 <pmc_sleep+0x1f4>)
  400f30:	691b      	ldr	r3, [r3, #16]
  400f32:	f023 0304 	bic.w	r3, r3, #4
  400f36:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  400f38:	4b6f      	ldr	r3, [pc, #444]	; (4010f8 <pmc_sleep+0x1f8>)
  400f3a:	2201      	movs	r2, #1
  400f3c:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400f3e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  400f42:	b662      	cpsie	i
  __ASM volatile ("wfi");
  400f44:	bf30      	wfi
		__WFI();
		break;
  400f46:	e187      	b.n	401258 <pmc_sleep+0x358>
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  400f48:	687b      	ldr	r3, [r7, #4]
  400f4a:	2b03      	cmp	r3, #3
  400f4c:	d103      	bne.n	400f56 <pmc_sleep+0x56>
  400f4e:	2000      	movs	r0, #0
  400f50:	4b6a      	ldr	r3, [pc, #424]	; (4010fc <pmc_sleep+0x1fc>)
  400f52:	4798      	blx	r3
  400f54:	e003      	b.n	400f5e <pmc_sleep+0x5e>
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  400f56:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
  400f5a:	4b68      	ldr	r3, [pc, #416]	; (4010fc <pmc_sleep+0x1fc>)
  400f5c:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  400f5e:	b672      	cpsid	i
  __ASM volatile ("dmb");
  400f60:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  400f64:	4b64      	ldr	r3, [pc, #400]	; (4010f8 <pmc_sleep+0x1f8>)
  400f66:	2200      	movs	r2, #0
  400f68:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  400f6a:	4b65      	ldr	r3, [pc, #404]	; (401100 <pmc_sleep+0x200>)
  400f6c:	2201      	movs	r2, #1
  400f6e:	701a      	strb	r2, [r3, #0]
		/* Backup the sub-system 1 status and stop sub-system 1 */
		uint32_t cpclk_backup = PMC->PMC_SCSR &
				(PMC_SCSR_CPCK | PMC_SCSR_CPBMCK);
		PMC->PMC_SCDR = cpclk_backup | PMC_SCDR_CPKEY_PASSWD;
#endif
		pmc_save_clock_settings(&mor, &pllr0, &pllr1, &mckr, &fmr,
  400f70:	687b      	ldr	r3, [r7, #4]
  400f72:	2b04      	cmp	r3, #4
  400f74:	bf0c      	ite	eq
  400f76:	2301      	moveq	r3, #1
  400f78:	2300      	movne	r3, #0
  400f7a:	b2da      	uxtb	r2, r3
  400f7c:	f107 031c 	add.w	r3, r7, #28
  400f80:	643b      	str	r3, [r7, #64]	; 0x40
  400f82:	f107 0318 	add.w	r3, r7, #24
  400f86:	63fb      	str	r3, [r7, #60]	; 0x3c
  400f88:	f107 0314 	add.w	r3, r7, #20
  400f8c:	63bb      	str	r3, [r7, #56]	; 0x38
  400f8e:	f107 0310 	add.w	r3, r7, #16
  400f92:	637b      	str	r3, [r7, #52]	; 0x34
  400f94:	f107 030c 	add.w	r3, r7, #12
  400f98:	633b      	str	r3, [r7, #48]	; 0x30
  400f9a:	4613      	mov	r3, r2
  400f9c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t mor  = PMC->CKGR_MOR;
  400fa0:	4b58      	ldr	r3, [pc, #352]	; (401104 <pmc_sleep+0x204>)
  400fa2:	6a1b      	ldr	r3, [r3, #32]
  400fa4:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t mckr = PMC->PMC_MCKR;
  400fa6:	4b57      	ldr	r3, [pc, #348]	; (401104 <pmc_sleep+0x204>)
  400fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400faa:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t fmr  = EFC0->EEFC_FMR;
  400fac:	4b56      	ldr	r3, [pc, #344]	; (401108 <pmc_sleep+0x208>)
  400fae:	681b      	ldr	r3, [r3, #0]
  400fb0:	623b      	str	r3, [r7, #32]
	if (p_osc_setting) {
  400fb2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  400fb4:	2b00      	cmp	r3, #0
  400fb6:	d002      	beq.n	400fbe <pmc_sleep+0xbe>
		*p_osc_setting = mor;
  400fb8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  400fba:	6aba      	ldr	r2, [r7, #40]	; 0x28
  400fbc:	601a      	str	r2, [r3, #0]
	if (p_pll0_setting) {
  400fbe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  400fc0:	2b00      	cmp	r3, #0
  400fc2:	d003      	beq.n	400fcc <pmc_sleep+0xcc>
		*p_pll0_setting = PMC->CKGR_PLLAR;
  400fc4:	4b4f      	ldr	r3, [pc, #316]	; (401104 <pmc_sleep+0x204>)
  400fc6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  400fc8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  400fca:	601a      	str	r2, [r3, #0]
	if (p_pll1_setting) {
  400fcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  400fce:	2b00      	cmp	r3, #0
  400fd0:	d002      	beq.n	400fd8 <pmc_sleep+0xd8>
		*p_pll1_setting = 0;
  400fd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  400fd4:	2200      	movs	r2, #0
  400fd6:	601a      	str	r2, [r3, #0]
	if (p_mck_setting) {
  400fd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  400fda:	2b00      	cmp	r3, #0
  400fdc:	d002      	beq.n	400fe4 <pmc_sleep+0xe4>
		*p_mck_setting  = mckr;
  400fde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  400fe0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  400fe2:	601a      	str	r2, [r3, #0]
	if (p_fmr_setting) {
  400fe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  400fe6:	2b00      	cmp	r3, #0
  400fe8:	d002      	beq.n	400ff0 <pmc_sleep+0xf0>
		*p_fmr_setting  = fmr;
  400fea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  400fec:	6a3a      	ldr	r2, [r7, #32]
  400fee:	601a      	str	r2, [r3, #0]
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  400ff0:	4944      	ldr	r1, [pc, #272]	; (401104 <pmc_sleep+0x204>)
  400ff2:	6aba      	ldr	r2, [r7, #40]	; 0x28
  400ff4:	4b45      	ldr	r3, [pc, #276]	; (40110c <pmc_sleep+0x20c>)
  400ff6:	4313      	orrs	r3, r2
  400ff8:	620b      	str	r3, [r1, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  400ffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400ffc:	f003 0303 	and.w	r3, r3, #3
  401000:	2b01      	cmp	r3, #1
  401002:	d90e      	bls.n	401022 <pmc_sleep+0x122>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  401004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401006:	f023 0303 	bic.w	r3, r3, #3
  40100a:	f043 0301 	orr.w	r3, r3, #1
  40100e:	627b      	str	r3, [r7, #36]	; 0x24
		PMC->PMC_MCKR = mckr;
  401010:	4a3c      	ldr	r2, [pc, #240]	; (401104 <pmc_sleep+0x204>)
  401012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401014:	6313      	str	r3, [r2, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401016:	4b3b      	ldr	r3, [pc, #236]	; (401104 <pmc_sleep+0x204>)
  401018:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40101a:	f003 0308 	and.w	r3, r3, #8
  40101e:	2b00      	cmp	r3, #0
  401020:	d0f9      	beq.n	401016 <pmc_sleep+0x116>
	if (mckr & PMC_MCKR_PRES_Msk) {
  401022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401024:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401028:	2b00      	cmp	r3, #0
  40102a:	d00c      	beq.n	401046 <pmc_sleep+0x146>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  40102c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40102e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401032:	627b      	str	r3, [r7, #36]	; 0x24
		PMC->PMC_MCKR = mckr;
  401034:	4a33      	ldr	r2, [pc, #204]	; (401104 <pmc_sleep+0x204>)
  401036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401038:	6313      	str	r3, [r2, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40103a:	4b32      	ldr	r3, [pc, #200]	; (401104 <pmc_sleep+0x204>)
  40103c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40103e:	f003 0308 	and.w	r3, r3, #8
  401042:	2b00      	cmp	r3, #0
  401044:	d0f9      	beq.n	40103a <pmc_sleep+0x13a>
	pmc_disable_pllack();
  401046:	4b32      	ldr	r3, [pc, #200]	; (401110 <pmc_sleep+0x210>)
  401048:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  40104a:	4b2e      	ldr	r3, [pc, #184]	; (401104 <pmc_sleep+0x204>)
  40104c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40104e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  401052:	2b00      	cmp	r3, #0
  401054:	d0f9      	beq.n	40104a <pmc_sleep+0x14a>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  401056:	492b      	ldr	r1, [pc, #172]	; (401104 <pmc_sleep+0x204>)
  401058:	4b2a      	ldr	r3, [pc, #168]	; (401104 <pmc_sleep+0x204>)
  40105a:	6a1a      	ldr	r2, [r3, #32]
  40105c:	4b2d      	ldr	r3, [pc, #180]	; (401114 <pmc_sleep+0x214>)
  40105e:	4013      	ands	r3, r2
  401060:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401064:	620b      	str	r3, [r1, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  401066:	4b27      	ldr	r3, [pc, #156]	; (401104 <pmc_sleep+0x204>)
  401068:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40106a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  40106e:	2b00      	cmp	r3, #0
  401070:	d0f9      	beq.n	401066 <pmc_sleep+0x166>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  401072:	4a25      	ldr	r2, [pc, #148]	; (401108 <pmc_sleep+0x208>)
  401074:	6a3b      	ldr	r3, [r7, #32]
  401076:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
  40107a:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
  40107c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  401080:	2b00      	cmp	r3, #0
  401082:	d007      	beq.n	401094 <pmc_sleep+0x194>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401084:	491f      	ldr	r1, [pc, #124]	; (401104 <pmc_sleep+0x204>)
  401086:	4b1f      	ldr	r3, [pc, #124]	; (401104 <pmc_sleep+0x204>)
  401088:	6a1a      	ldr	r2, [r3, #32]
  40108a:	4b23      	ldr	r3, [pc, #140]	; (401118 <pmc_sleep+0x218>)
  40108c:	4013      	ands	r3, r2
  40108e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401092:	620b      	str	r3, [r1, #32]
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  401094:	4b18      	ldr	r3, [pc, #96]	; (4010f8 <pmc_sleep+0x1f8>)
  401096:	2201      	movs	r2, #1
  401098:	701a      	strb	r2, [r3, #0]
  40109a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40109e:	b662      	cpsie	i

		pmc_enable_waitmode();
  4010a0:	4b1e      	ldr	r3, [pc, #120]	; (40111c <pmc_sleep+0x21c>)
  4010a2:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  4010a4:	b672      	cpsid	i
  4010a6:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  4010aa:	4b13      	ldr	r3, [pc, #76]	; (4010f8 <pmc_sleep+0x1f8>)
  4010ac:	2200      	movs	r2, #0
  4010ae:	701a      	strb	r2, [r3, #0]
		pmc_restore_clock_setting(mor, pllr0, pllr1, mckr, fmr
  4010b0:	69fc      	ldr	r4, [r7, #28]
  4010b2:	69b8      	ldr	r0, [r7, #24]
  4010b4:	6979      	ldr	r1, [r7, #20]
  4010b6:	693a      	ldr	r2, [r7, #16]
  4010b8:	68fb      	ldr	r3, [r7, #12]
  4010ba:	65fc      	str	r4, [r7, #92]	; 0x5c
  4010bc:	65b8      	str	r0, [r7, #88]	; 0x58
  4010be:	6579      	str	r1, [r7, #84]	; 0x54
  4010c0:	653a      	str	r2, [r7, #80]	; 0x50
  4010c2:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t pll_sr = 0;
  4010c4:	2300      	movs	r3, #0
  4010c6:	64bb      	str	r3, [r7, #72]	; 0x48
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  4010c8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  4010ca:	f003 0302 	and.w	r3, r3, #2
  4010ce:	2b00      	cmp	r3, #0
  4010d0:	d02c      	beq.n	40112c <pmc_sleep+0x22c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4010d2:	490c      	ldr	r1, [pc, #48]	; (401104 <pmc_sleep+0x204>)
  4010d4:	4b0b      	ldr	r3, [pc, #44]	; (401104 <pmc_sleep+0x204>)
  4010d6:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4010d8:	4a11      	ldr	r2, [pc, #68]	; (401120 <pmc_sleep+0x220>)
  4010da:	401a      	ands	r2, r3
  4010dc:	4b11      	ldr	r3, [pc, #68]	; (401124 <pmc_sleep+0x224>)
  4010de:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4010e0:	620b      	str	r3, [r1, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4010e2:	4908      	ldr	r1, [pc, #32]	; (401104 <pmc_sleep+0x204>)
  4010e4:	4b07      	ldr	r3, [pc, #28]	; (401104 <pmc_sleep+0x204>)
  4010e6:	6a1a      	ldr	r2, [r3, #32]
				| CKGR_MOR_KEY_PASSWD;
  4010e8:	4b0f      	ldr	r3, [pc, #60]	; (401128 <pmc_sleep+0x228>)
  4010ea:	4013      	ands	r3, r2
  4010ec:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4010f0:	620b      	str	r3, [r1, #32]
  4010f2:	e04e      	b.n	401192 <pmc_sleep+0x292>
  4010f4:	e000ed00 	.word	0xe000ed00
  4010f8:	20400000 	.word	0x20400000
  4010fc:	00400e51 	.word	0x00400e51
  401100:	204008d8 	.word	0x204008d8
  401104:	400e0600 	.word	0x400e0600
  401108:	400e0c00 	.word	0x400e0c00
  40110c:	00370008 	.word	0x00370008
  401110:	00400d79 	.word	0x00400d79
  401114:	fec8ffff 	.word	0xfec8ffff
  401118:	ffc8fffe 	.word	0xffc8fffe
  40111c:	00400e71 	.word	0x00400e71
  401120:	fec8fffc 	.word	0xfec8fffc
  401124:	01370002 	.word	0x01370002
  401128:	ffc8ff87 	.word	0xffc8ff87
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  40112c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  40112e:	f003 0301 	and.w	r3, r3, #1
  401132:	2b00      	cmp	r3, #0
  401134:	d02d      	beq.n	401192 <pmc_sleep+0x292>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  401136:	4b4a      	ldr	r3, [pc, #296]	; (401260 <pmc_sleep+0x360>)
  401138:	6a1b      	ldr	r3, [r3, #32]
  40113a:	f003 0301 	and.w	r3, r3, #1
  40113e:	2b00      	cmp	r3, #0
  401140:	d10d      	bne.n	40115e <pmc_sleep+0x25e>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401142:	4947      	ldr	r1, [pc, #284]	; (401260 <pmc_sleep+0x360>)
  401144:	4b46      	ldr	r3, [pc, #280]	; (401260 <pmc_sleep+0x360>)
  401146:	6a1b      	ldr	r3, [r3, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  401148:	4a46      	ldr	r2, [pc, #280]	; (401264 <pmc_sleep+0x364>)
  40114a:	401a      	ands	r2, r3
  40114c:	4b46      	ldr	r3, [pc, #280]	; (401268 <pmc_sleep+0x368>)
  40114e:	4313      	orrs	r3, r2
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401150:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401152:	4b43      	ldr	r3, [pc, #268]	; (401260 <pmc_sleep+0x360>)
  401154:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401156:	f003 0301 	and.w	r3, r3, #1
  40115a:	2b00      	cmp	r3, #0
  40115c:	d0f9      	beq.n	401152 <pmc_sleep+0x252>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  40115e:	4b40      	ldr	r3, [pc, #256]	; (401260 <pmc_sleep+0x360>)
  401160:	6a1b      	ldr	r3, [r3, #32]
  401162:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401166:	2b00      	cmp	r3, #0
  401168:	d10b      	bne.n	401182 <pmc_sleep+0x282>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40116a:	493d      	ldr	r1, [pc, #244]	; (401260 <pmc_sleep+0x360>)
  40116c:	4b3c      	ldr	r3, [pc, #240]	; (401260 <pmc_sleep+0x360>)
  40116e:	6a1a      	ldr	r2, [r3, #32]
  401170:	4b3e      	ldr	r3, [pc, #248]	; (40126c <pmc_sleep+0x36c>)
  401172:	4313      	orrs	r3, r2
  401174:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  401176:	4b3a      	ldr	r3, [pc, #232]	; (401260 <pmc_sleep+0x360>)
  401178:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40117a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  40117e:	2b00      	cmp	r3, #0
  401180:	d0f9      	beq.n	401176 <pmc_sleep+0x276>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401182:	4937      	ldr	r1, [pc, #220]	; (401260 <pmc_sleep+0x360>)
  401184:	4b36      	ldr	r3, [pc, #216]	; (401260 <pmc_sleep+0x360>)
  401186:	6a1a      	ldr	r2, [r3, #32]
					| CKGR_MOR_KEY_PASSWD;
  401188:	4b39      	ldr	r3, [pc, #228]	; (401270 <pmc_sleep+0x370>)
  40118a:	4013      	ands	r3, r2
  40118c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401190:	620b      	str	r3, [r1, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  401192:	6dba      	ldr	r2, [r7, #88]	; 0x58
  401194:	4b37      	ldr	r3, [pc, #220]	; (401274 <pmc_sleep+0x374>)
  401196:	4013      	ands	r3, r2
  401198:	2b00      	cmp	r3, #0
  40119a:	d008      	beq.n	4011ae <pmc_sleep+0x2ae>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  40119c:	4a30      	ldr	r2, [pc, #192]	; (401260 <pmc_sleep+0x360>)
  40119e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  4011a0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4011a4:	6293      	str	r3, [r2, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
  4011a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
  4011a8:	f043 0302 	orr.w	r3, r3, #2
  4011ac:	64bb      	str	r3, [r7, #72]	; 0x48
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  4011ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  4011b0:	f003 0303 	and.w	r3, r3, #3
  4011b4:	2b02      	cmp	r3, #2
  4011b6:	d105      	bne.n	4011c4 <pmc_sleep+0x2c4>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  4011b8:	4b29      	ldr	r3, [pc, #164]	; (401260 <pmc_sleep+0x360>)
  4011ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4011bc:	f003 0302 	and.w	r3, r3, #2
  4011c0:	2b00      	cmp	r3, #0
  4011c2:	d0f9      	beq.n	4011b8 <pmc_sleep+0x2b8>
	mckr = PMC->PMC_MCKR;
  4011c4:	4b26      	ldr	r3, [pc, #152]	; (401260 <pmc_sleep+0x360>)
  4011c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4011c8:	647b      	str	r3, [r7, #68]	; 0x44
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  4011ca:	4925      	ldr	r1, [pc, #148]	; (401260 <pmc_sleep+0x360>)
  4011cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
  4011ce:	f023 0270 	bic.w	r2, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  4011d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  4011d4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4011d8:	4313      	orrs	r3, r2
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  4011da:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4011dc:	4b20      	ldr	r3, [pc, #128]	; (401260 <pmc_sleep+0x360>)
  4011de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4011e0:	f003 0308 	and.w	r3, r3, #8
  4011e4:	2b00      	cmp	r3, #0
  4011e6:	d0f9      	beq.n	4011dc <pmc_sleep+0x2dc>
	EFC0->EEFC_FMR = fmr_setting;
  4011e8:	4a23      	ldr	r2, [pc, #140]	; (401278 <pmc_sleep+0x378>)
  4011ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4011ec:	6013      	str	r3, [r2, #0]
	PMC->PMC_MCKR = mck_setting;
  4011ee:	4a1c      	ldr	r2, [pc, #112]	; (401260 <pmc_sleep+0x360>)
  4011f0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  4011f2:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4011f4:	4b1a      	ldr	r3, [pc, #104]	; (401260 <pmc_sleep+0x360>)
  4011f6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4011f8:	f003 0308 	and.w	r3, r3, #8
  4011fc:	2b00      	cmp	r3, #0
  4011fe:	d0f9      	beq.n	4011f4 <pmc_sleep+0x2f4>
	while (!(PMC->PMC_SR & pll_sr));
  401200:	4b17      	ldr	r3, [pc, #92]	; (401260 <pmc_sleep+0x360>)
  401202:	6e9a      	ldr	r2, [r3, #104]	; 0x68
  401204:	6cbb      	ldr	r3, [r7, #72]	; 0x48
  401206:	4013      	ands	r3, r2
  401208:	2b00      	cmp	r3, #0
  40120a:	d0f9      	beq.n	401200 <pmc_sleep+0x300>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  40120c:	4b1b      	ldr	r3, [pc, #108]	; (40127c <pmc_sleep+0x37c>)
  40120e:	2200      	movs	r2, #0
  401210:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  401212:	4b1b      	ldr	r3, [pc, #108]	; (401280 <pmc_sleep+0x380>)
  401214:	681b      	ldr	r3, [r3, #0]
  401216:	2b00      	cmp	r3, #0
  401218:	d005      	beq.n	401226 <pmc_sleep+0x326>
			callback_clocks_restored();
  40121a:	4b19      	ldr	r3, [pc, #100]	; (401280 <pmc_sleep+0x380>)
  40121c:	681b      	ldr	r3, [r3, #0]
  40121e:	4798      	blx	r3
			callback_clocks_restored = NULL;
  401220:	4b17      	ldr	r3, [pc, #92]	; (401280 <pmc_sleep+0x380>)
  401222:	2200      	movs	r2, #0
  401224:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  401226:	4b17      	ldr	r3, [pc, #92]	; (401284 <pmc_sleep+0x384>)
  401228:	2201      	movs	r2, #1
  40122a:	701a      	strb	r2, [r3, #0]
  40122c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401230:	b662      	cpsie	i

		break;
  401232:	bf00      	nop
  401234:	e010      	b.n	401258 <pmc_sleep+0x358>
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  401236:	4a14      	ldr	r2, [pc, #80]	; (401288 <pmc_sleep+0x388>)
  401238:	4b13      	ldr	r3, [pc, #76]	; (401288 <pmc_sleep+0x388>)
  40123a:	691b      	ldr	r3, [r3, #16]
  40123c:	f043 0304 	orr.w	r3, r3, #4
  401240:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  401242:	4b12      	ldr	r3, [pc, #72]	; (40128c <pmc_sleep+0x38c>)
  401244:	4a12      	ldr	r2, [pc, #72]	; (401290 <pmc_sleep+0x390>)
  401246:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  401248:	4b0e      	ldr	r3, [pc, #56]	; (401284 <pmc_sleep+0x384>)
  40124a:	2201      	movs	r2, #1
  40124c:	701a      	strb	r2, [r3, #0]
  40124e:	f3bf 8f5f 	dmb	sy
  401252:	b662      	cpsie	i
  __ASM volatile ("wfi");
  401254:	bf30      	wfi
		__WFI() ;
#else
		cpu_irq_enable();
		__WFE() ;
#endif
		break;
  401256:	bf00      	nop
#endif
	}
}
  401258:	bf00      	nop
  40125a:	3764      	adds	r7, #100	; 0x64
  40125c:	46bd      	mov	sp, r7
  40125e:	bd90      	pop	{r4, r7, pc}
  401260:	400e0600 	.word	0x400e0600
  401264:	ffc8fffc 	.word	0xffc8fffc
  401268:	00370001 	.word	0x00370001
  40126c:	01370000 	.word	0x01370000
  401270:	ffc8ff87 	.word	0xffc8ff87
  401274:	07ff0000 	.word	0x07ff0000
  401278:	400e0c00 	.word	0x400e0c00
  40127c:	204008d8 	.word	0x204008d8
  401280:	204008dc 	.word	0x204008dc
  401284:	20400000 	.word	0x20400000
  401288:	e000ed00 	.word	0xe000ed00
  40128c:	400e1810 	.word	0x400e1810
  401290:	a5000004 	.word	0xa5000004

00401294 <rtc_set_hour_mode>:
 *
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
  401294:	b480      	push	{r7}
  401296:	b083      	sub	sp, #12
  401298:	af00      	add	r7, sp, #0
  40129a:	6078      	str	r0, [r7, #4]
  40129c:	6039      	str	r1, [r7, #0]
	if (ul_mode) {
  40129e:	683b      	ldr	r3, [r7, #0]
  4012a0:	2b00      	cmp	r3, #0
  4012a2:	d006      	beq.n	4012b2 <rtc_set_hour_mode+0x1e>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  4012a4:	687b      	ldr	r3, [r7, #4]
  4012a6:	685b      	ldr	r3, [r3, #4]
  4012a8:	f043 0201 	orr.w	r2, r3, #1
  4012ac:	687b      	ldr	r3, [r7, #4]
  4012ae:	605a      	str	r2, [r3, #4]
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
	}
}
  4012b0:	e005      	b.n	4012be <rtc_set_hour_mode+0x2a>
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  4012b2:	687b      	ldr	r3, [r7, #4]
  4012b4:	685b      	ldr	r3, [r3, #4]
  4012b6:	f023 0201 	bic.w	r2, r3, #1
  4012ba:	687b      	ldr	r3, [r7, #4]
  4012bc:	605a      	str	r2, [r3, #4]
}
  4012be:	bf00      	nop
  4012c0:	370c      	adds	r7, #12
  4012c2:	46bd      	mov	sp, r7
  4012c4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012c8:	4770      	bx	lr

004012ca <rtc_enable_interrupt>:
 *
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtc_enable_interrupt(Rtc *p_rtc, uint32_t ul_sources)
{
  4012ca:	b480      	push	{r7}
  4012cc:	b083      	sub	sp, #12
  4012ce:	af00      	add	r7, sp, #0
  4012d0:	6078      	str	r0, [r7, #4]
  4012d2:	6039      	str	r1, [r7, #0]
	p_rtc->RTC_IER = ul_sources;
  4012d4:	687b      	ldr	r3, [r7, #4]
  4012d6:	683a      	ldr	r2, [r7, #0]
  4012d8:	621a      	str	r2, [r3, #32]
}
  4012da:	bf00      	nop
  4012dc:	370c      	adds	r7, #12
  4012de:	46bd      	mov	sp, r7
  4012e0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012e4:	4770      	bx	lr
	...

004012e8 <rtc_set_time>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
  4012e8:	b480      	push	{r7}
  4012ea:	b087      	sub	sp, #28
  4012ec:	af00      	add	r7, sp, #0
  4012ee:	60f8      	str	r0, [r7, #12]
  4012f0:	60b9      	str	r1, [r7, #8]
  4012f2:	607a      	str	r2, [r7, #4]
  4012f4:	603b      	str	r3, [r7, #0]
	uint32_t ul_time = 0;
  4012f6:	2300      	movs	r3, #0
  4012f8:	617b      	str	r3, [r7, #20]

	/* If 12-hour mode, set AMPM bit */
	if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  4012fa:	68fb      	ldr	r3, [r7, #12]
  4012fc:	685b      	ldr	r3, [r3, #4]
  4012fe:	f003 0301 	and.w	r3, r3, #1
  401302:	2b01      	cmp	r3, #1
  401304:	d109      	bne.n	40131a <rtc_set_time+0x32>
		if (ul_hour > 12) {
  401306:	68bb      	ldr	r3, [r7, #8]
  401308:	2b0c      	cmp	r3, #12
  40130a:	d906      	bls.n	40131a <rtc_set_time+0x32>
			ul_hour -= 12;
  40130c:	68bb      	ldr	r3, [r7, #8]
  40130e:	3b0c      	subs	r3, #12
  401310:	60bb      	str	r3, [r7, #8]
			ul_time |= RTC_TIMR_AMPM;
  401312:	697b      	ldr	r3, [r7, #20]
  401314:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  401318:	617b      	str	r3, [r7, #20]
		}
	}

	/* Hour */
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  40131a:	68bb      	ldr	r3, [r7, #8]
  40131c:	4a33      	ldr	r2, [pc, #204]	; (4013ec <rtc_set_time+0x104>)
  40131e:	fba2 2303 	umull	r2, r3, r2, r3
  401322:	08db      	lsrs	r3, r3, #3
  401324:	0518      	lsls	r0, r3, #20
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  401326:	68b9      	ldr	r1, [r7, #8]
  401328:	4b30      	ldr	r3, [pc, #192]	; (4013ec <rtc_set_time+0x104>)
  40132a:	fba3 2301 	umull	r2, r3, r3, r1
  40132e:	08da      	lsrs	r2, r3, #3
  401330:	4613      	mov	r3, r2
  401332:	009b      	lsls	r3, r3, #2
  401334:	4413      	add	r3, r2
  401336:	005b      	lsls	r3, r3, #1
  401338:	1aca      	subs	r2, r1, r3
  40133a:	0413      	lsls	r3, r2, #16
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  40133c:	4303      	orrs	r3, r0
  40133e:	697a      	ldr	r2, [r7, #20]
  401340:	4313      	orrs	r3, r2
  401342:	617b      	str	r3, [r7, #20]

	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  401344:	687b      	ldr	r3, [r7, #4]
  401346:	4a29      	ldr	r2, [pc, #164]	; (4013ec <rtc_set_time+0x104>)
  401348:	fba2 2303 	umull	r2, r3, r2, r3
  40134c:	08db      	lsrs	r3, r3, #3
  40134e:	0318      	lsls	r0, r3, #12
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  401350:	6879      	ldr	r1, [r7, #4]
  401352:	4b26      	ldr	r3, [pc, #152]	; (4013ec <rtc_set_time+0x104>)
  401354:	fba3 2301 	umull	r2, r3, r3, r1
  401358:	08da      	lsrs	r2, r3, #3
  40135a:	4613      	mov	r3, r2
  40135c:	009b      	lsls	r3, r3, #2
  40135e:	4413      	add	r3, r2
  401360:	005b      	lsls	r3, r3, #1
  401362:	1aca      	subs	r2, r1, r3
  401364:	0213      	lsls	r3, r2, #8
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  401366:	4303      	orrs	r3, r0
  401368:	697a      	ldr	r2, [r7, #20]
  40136a:	4313      	orrs	r3, r2
  40136c:	617b      	str	r3, [r7, #20]

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  40136e:	683b      	ldr	r3, [r7, #0]
  401370:	4a1e      	ldr	r2, [pc, #120]	; (4013ec <rtc_set_time+0x104>)
  401372:	fba2 2303 	umull	r2, r3, r2, r3
  401376:	08db      	lsrs	r3, r3, #3
  401378:	0118      	lsls	r0, r3, #4
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  40137a:	6839      	ldr	r1, [r7, #0]
  40137c:	4b1b      	ldr	r3, [pc, #108]	; (4013ec <rtc_set_time+0x104>)
  40137e:	fba3 2301 	umull	r2, r3, r3, r1
  401382:	08da      	lsrs	r2, r3, #3
  401384:	4613      	mov	r3, r2
  401386:	009b      	lsls	r3, r3, #2
  401388:	4413      	add	r3, r2
  40138a:	005b      	lsls	r3, r3, #1
  40138c:	1aca      	subs	r2, r1, r3
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  40138e:	ea40 0302 	orr.w	r3, r0, r2
  401392:	697a      	ldr	r2, [r7, #20]
  401394:	4313      	orrs	r3, r2
  401396:	617b      	str	r3, [r7, #20]

	/* Update time register. Check the spec for the flow. */
	p_rtc->RTC_CR |= RTC_CR_UPDTIM;
  401398:	68fb      	ldr	r3, [r7, #12]
  40139a:	681b      	ldr	r3, [r3, #0]
  40139c:	f043 0201 	orr.w	r2, r3, #1
  4013a0:	68fb      	ldr	r3, [r7, #12]
  4013a2:	601a      	str	r2, [r3, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  4013a4:	bf00      	nop
  4013a6:	68fb      	ldr	r3, [r7, #12]
  4013a8:	699b      	ldr	r3, [r3, #24]
  4013aa:	f003 0301 	and.w	r3, r3, #1
  4013ae:	2b01      	cmp	r3, #1
  4013b0:	d1f9      	bne.n	4013a6 <rtc_set_time+0xbe>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  4013b2:	68fb      	ldr	r3, [r7, #12]
  4013b4:	2201      	movs	r2, #1
  4013b6:	61da      	str	r2, [r3, #28]
	p_rtc->RTC_TIMR = ul_time;
  4013b8:	68fb      	ldr	r3, [r7, #12]
  4013ba:	697a      	ldr	r2, [r7, #20]
  4013bc:	609a      	str	r2, [r3, #8]
	p_rtc->RTC_CR &= (~RTC_CR_UPDTIM);
  4013be:	68fb      	ldr	r3, [r7, #12]
  4013c0:	681b      	ldr	r3, [r3, #0]
  4013c2:	f023 0201 	bic.w	r2, r3, #1
  4013c6:	68fb      	ldr	r3, [r7, #12]
  4013c8:	601a      	str	r2, [r3, #0]
	p_rtc->RTC_SCCR |= RTC_SCCR_SECCLR;
  4013ca:	68fb      	ldr	r3, [r7, #12]
  4013cc:	69db      	ldr	r3, [r3, #28]
  4013ce:	f043 0204 	orr.w	r2, r3, #4
  4013d2:	68fb      	ldr	r3, [r7, #12]
  4013d4:	61da      	str	r2, [r3, #28]

	return (p_rtc->RTC_VER & RTC_VER_NVTIM);
  4013d6:	68fb      	ldr	r3, [r7, #12]
  4013d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4013da:	f003 0301 	and.w	r3, r3, #1
}
  4013de:	4618      	mov	r0, r3
  4013e0:	371c      	adds	r7, #28
  4013e2:	46bd      	mov	sp, r7
  4013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013e8:	4770      	bx	lr
  4013ea:	bf00      	nop
  4013ec:	cccccccd 	.word	0xcccccccd

004013f0 <rtc_set_date>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date(Rtc *p_rtc, uint32_t ul_year, uint32_t ul_month,
		uint32_t ul_day, uint32_t ul_week)
{
  4013f0:	b480      	push	{r7}
  4013f2:	b087      	sub	sp, #28
  4013f4:	af00      	add	r7, sp, #0
  4013f6:	60f8      	str	r0, [r7, #12]
  4013f8:	60b9      	str	r1, [r7, #8]
  4013fa:	607a      	str	r2, [r7, #4]
  4013fc:	603b      	str	r3, [r7, #0]
	uint32_t ul_date = 0;
  4013fe:	2300      	movs	r3, #0
  401400:	617b      	str	r3, [r7, #20]

	/* Cent */
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  401402:	68bb      	ldr	r3, [r7, #8]
  401404:	4a46      	ldr	r2, [pc, #280]	; (401520 <rtc_set_date+0x130>)
  401406:	fba2 2303 	umull	r2, r3, r2, r3
  40140a:	099b      	lsrs	r3, r3, #6
  40140c:	0118      	lsls	r0, r3, #4
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);
  40140e:	68bb      	ldr	r3, [r7, #8]
  401410:	4a44      	ldr	r2, [pc, #272]	; (401524 <rtc_set_date+0x134>)
  401412:	fba2 2303 	umull	r2, r3, r2, r3
  401416:	0959      	lsrs	r1, r3, #5
  401418:	4b43      	ldr	r3, [pc, #268]	; (401528 <rtc_set_date+0x138>)
  40141a:	fba3 2301 	umull	r2, r3, r3, r1
  40141e:	08da      	lsrs	r2, r3, #3
  401420:	4613      	mov	r3, r2
  401422:	009b      	lsls	r3, r3, #2
  401424:	4413      	add	r3, r2
  401426:	005b      	lsls	r3, r3, #1
  401428:	1aca      	subs	r2, r1, r3
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
  40142a:	ea40 0302 	orr.w	r3, r0, r2
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  40142e:	697a      	ldr	r2, [r7, #20]
  401430:	4313      	orrs	r3, r2
  401432:	617b      	str	r3, [r7, #20]

	/* Year */
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  401434:	68bb      	ldr	r3, [r7, #8]
  401436:	4a3c      	ldr	r2, [pc, #240]	; (401528 <rtc_set_date+0x138>)
  401438:	fba2 2303 	umull	r2, r3, r2, r3
  40143c:	08d9      	lsrs	r1, r3, #3
  40143e:	4b3a      	ldr	r3, [pc, #232]	; (401528 <rtc_set_date+0x138>)
  401440:	fba3 2301 	umull	r2, r3, r3, r1
  401444:	08da      	lsrs	r2, r3, #3
  401446:	4613      	mov	r3, r2
  401448:	009b      	lsls	r3, r3, #2
  40144a:	4413      	add	r3, r2
  40144c:	005b      	lsls	r3, r3, #1
  40144e:	1aca      	subs	r2, r1, r3
  401450:	0310      	lsls	r0, r2, #12
			(RTC_CALR_YEAR_Pos + BCD_SHIFT)) |
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);
  401452:	68b9      	ldr	r1, [r7, #8]
  401454:	4b34      	ldr	r3, [pc, #208]	; (401528 <rtc_set_date+0x138>)
  401456:	fba3 2301 	umull	r2, r3, r3, r1
  40145a:	08da      	lsrs	r2, r3, #3
  40145c:	4613      	mov	r3, r2
  40145e:	009b      	lsls	r3, r3, #2
  401460:	4413      	add	r3, r2
  401462:	005b      	lsls	r3, r3, #1
  401464:	1aca      	subs	r2, r1, r3
  401466:	0213      	lsls	r3, r2, #8
			(RTC_CALR_YEAR_Pos + BCD_SHIFT)) |
  401468:	4303      	orrs	r3, r0
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  40146a:	697a      	ldr	r2, [r7, #20]
  40146c:	4313      	orrs	r3, r2
  40146e:	617b      	str	r3, [r7, #20]

	/* Month */
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  401470:	687b      	ldr	r3, [r7, #4]
  401472:	4a2d      	ldr	r2, [pc, #180]	; (401528 <rtc_set_date+0x138>)
  401474:	fba2 2303 	umull	r2, r3, r2, r3
  401478:	08db      	lsrs	r3, r3, #3
  40147a:	0518      	lsls	r0, r3, #20
			((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  40147c:	6879      	ldr	r1, [r7, #4]
  40147e:	4b2a      	ldr	r3, [pc, #168]	; (401528 <rtc_set_date+0x138>)
  401480:	fba3 2301 	umull	r2, r3, r3, r1
  401484:	08da      	lsrs	r2, r3, #3
  401486:	4613      	mov	r3, r2
  401488:	009b      	lsls	r3, r3, #2
  40148a:	4413      	add	r3, r2
  40148c:	005b      	lsls	r3, r3, #1
  40148e:	1aca      	subs	r2, r1, r3
  401490:	0413      	lsls	r3, r2, #16
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  401492:	4303      	orrs	r3, r0
  401494:	697a      	ldr	r2, [r7, #20]
  401496:	4313      	orrs	r3, r2
  401498:	617b      	str	r3, [r7, #20]

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);
  40149a:	6a3b      	ldr	r3, [r7, #32]
  40149c:	055b      	lsls	r3, r3, #21
  40149e:	697a      	ldr	r2, [r7, #20]
  4014a0:	4313      	orrs	r3, r2
  4014a2:	617b      	str	r3, [r7, #20]

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4014a4:	683b      	ldr	r3, [r7, #0]
  4014a6:	4a20      	ldr	r2, [pc, #128]	; (401528 <rtc_set_date+0x138>)
  4014a8:	fba2 2303 	umull	r2, r3, r2, r3
  4014ac:	08db      	lsrs	r3, r3, #3
  4014ae:	0718      	lsls	r0, r3, #28
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  4014b0:	6839      	ldr	r1, [r7, #0]
  4014b2:	4b1d      	ldr	r3, [pc, #116]	; (401528 <rtc_set_date+0x138>)
  4014b4:	fba3 2301 	umull	r2, r3, r3, r1
  4014b8:	08da      	lsrs	r2, r3, #3
  4014ba:	4613      	mov	r3, r2
  4014bc:	009b      	lsls	r3, r3, #2
  4014be:	4413      	add	r3, r2
  4014c0:	005b      	lsls	r3, r3, #1
  4014c2:	1aca      	subs	r2, r1, r3
  4014c4:	0613      	lsls	r3, r2, #24
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4014c6:	4303      	orrs	r3, r0
  4014c8:	697a      	ldr	r2, [r7, #20]
  4014ca:	4313      	orrs	r3, r2
  4014cc:	617b      	str	r3, [r7, #20]

	/* Update calendar register. Check the spec for the flow. */
	p_rtc->RTC_CR |= RTC_CR_UPDCAL;
  4014ce:	68fb      	ldr	r3, [r7, #12]
  4014d0:	681b      	ldr	r3, [r3, #0]
  4014d2:	f043 0202 	orr.w	r2, r3, #2
  4014d6:	68fb      	ldr	r3, [r7, #12]
  4014d8:	601a      	str	r2, [r3, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  4014da:	bf00      	nop
  4014dc:	68fb      	ldr	r3, [r7, #12]
  4014de:	699b      	ldr	r3, [r3, #24]
  4014e0:	f003 0301 	and.w	r3, r3, #1
  4014e4:	2b01      	cmp	r3, #1
  4014e6:	d1f9      	bne.n	4014dc <rtc_set_date+0xec>

	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  4014e8:	68fb      	ldr	r3, [r7, #12]
  4014ea:	2201      	movs	r2, #1
  4014ec:	61da      	str	r2, [r3, #28]
	p_rtc->RTC_CALR = ul_date;
  4014ee:	68fb      	ldr	r3, [r7, #12]
  4014f0:	697a      	ldr	r2, [r7, #20]
  4014f2:	60da      	str	r2, [r3, #12]
	p_rtc->RTC_CR &= (~RTC_CR_UPDCAL);
  4014f4:	68fb      	ldr	r3, [r7, #12]
  4014f6:	681b      	ldr	r3, [r3, #0]
  4014f8:	f023 0202 	bic.w	r2, r3, #2
  4014fc:	68fb      	ldr	r3, [r7, #12]
  4014fe:	601a      	str	r2, [r3, #0]
	/* Clear SECENV in SCCR */
	p_rtc->RTC_SCCR |= RTC_SCCR_SECCLR;
  401500:	68fb      	ldr	r3, [r7, #12]
  401502:	69db      	ldr	r3, [r3, #28]
  401504:	f043 0204 	orr.w	r2, r3, #4
  401508:	68fb      	ldr	r3, [r7, #12]
  40150a:	61da      	str	r2, [r3, #28]

	return (p_rtc->RTC_VER & RTC_VER_NVCAL);
  40150c:	68fb      	ldr	r3, [r7, #12]
  40150e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401510:	f003 0302 	and.w	r3, r3, #2
}
  401514:	4618      	mov	r0, r3
  401516:	371c      	adds	r7, #28
  401518:	46bd      	mov	sp, r7
  40151a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40151e:	4770      	bx	lr
  401520:	10624dd3 	.word	0x10624dd3
  401524:	51eb851f 	.word	0x51eb851f
  401528:	cccccccd 	.word	0xcccccccd

0040152c <rtc_get_status>:
 * \param p_rtc Pointer to an RTC instance.
 *
 * \return Status of the RTC.
 */
uint32_t rtc_get_status(Rtc *p_rtc)
{
  40152c:	b480      	push	{r7}
  40152e:	b083      	sub	sp, #12
  401530:	af00      	add	r7, sp, #0
  401532:	6078      	str	r0, [r7, #4]
	return (p_rtc->RTC_SR);
  401534:	687b      	ldr	r3, [r7, #4]
  401536:	699b      	ldr	r3, [r3, #24]
}
  401538:	4618      	mov	r0, r3
  40153a:	370c      	adds	r7, #12
  40153c:	46bd      	mov	sp, r7
  40153e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401542:	4770      	bx	lr

00401544 <rtc_clear_status>:
 *
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_clear Some flag bits which will be cleared.
 */
void rtc_clear_status(Rtc *p_rtc, uint32_t ul_clear)
{
  401544:	b480      	push	{r7}
  401546:	b083      	sub	sp, #12
  401548:	af00      	add	r7, sp, #0
  40154a:	6078      	str	r0, [r7, #4]
  40154c:	6039      	str	r1, [r7, #0]
	p_rtc->RTC_SCCR = ul_clear;
  40154e:	687b      	ldr	r3, [r7, #4]
  401550:	683a      	ldr	r2, [r7, #0]
  401552:	61da      	str	r2, [r3, #28]
}
  401554:	bf00      	nop
  401556:	370c      	adds	r7, #12
  401558:	46bd      	mov	sp, r7
  40155a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40155e:	4770      	bx	lr

00401560 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  401560:	b480      	push	{r7}
  401562:	b087      	sub	sp, #28
  401564:	af00      	add	r7, sp, #0
  401566:	60f8      	str	r0, [r7, #12]
  401568:	60b9      	str	r1, [r7, #8]
  40156a:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40156c:	68fa      	ldr	r2, [r7, #12]
  40156e:	68bb      	ldr	r3, [r7, #8]
  401570:	019b      	lsls	r3, r3, #6
  401572:	4413      	add	r3, r2
  401574:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  401576:	697b      	ldr	r3, [r7, #20]
  401578:	2202      	movs	r2, #2
  40157a:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  40157c:	697b      	ldr	r3, [r7, #20]
  40157e:	f04f 32ff 	mov.w	r2, #4294967295
  401582:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  401584:	697b      	ldr	r3, [r7, #20]
  401586:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  401588:	697b      	ldr	r3, [r7, #20]
  40158a:	687a      	ldr	r2, [r7, #4]
  40158c:	605a      	str	r2, [r3, #4]
}
  40158e:	bf00      	nop
  401590:	371c      	adds	r7, #28
  401592:	46bd      	mov	sp, r7
  401594:	f85d 7b04 	ldr.w	r7, [sp], #4
  401598:	4770      	bx	lr

0040159a <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  40159a:	b480      	push	{r7}
  40159c:	b083      	sub	sp, #12
  40159e:	af00      	add	r7, sp, #0
  4015a0:	6078      	str	r0, [r7, #4]
  4015a2:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  4015a4:	687a      	ldr	r2, [r7, #4]
  4015a6:	683b      	ldr	r3, [r7, #0]
  4015a8:	019b      	lsls	r3, r3, #6
  4015aa:	4413      	add	r3, r2
  4015ac:	2205      	movs	r2, #5
  4015ae:	601a      	str	r2, [r3, #0]
}
  4015b0:	bf00      	nop
  4015b2:	370c      	adds	r7, #12
  4015b4:	46bd      	mov	sp, r7
  4015b6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015ba:	4770      	bx	lr

004015bc <tc_write_ra>:
 */
void tc_write_ra(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  4015bc:	b480      	push	{r7}
  4015be:	b085      	sub	sp, #20
  4015c0:	af00      	add	r7, sp, #0
  4015c2:	60f8      	str	r0, [r7, #12]
  4015c4:	60b9      	str	r1, [r7, #8]
  4015c6:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RA = ul_value;
  4015c8:	68fa      	ldr	r2, [r7, #12]
  4015ca:	68bb      	ldr	r3, [r7, #8]
  4015cc:	019b      	lsls	r3, r3, #6
  4015ce:	4413      	add	r3, r2
  4015d0:	3314      	adds	r3, #20
  4015d2:	687a      	ldr	r2, [r7, #4]
  4015d4:	601a      	str	r2, [r3, #0]
}
  4015d6:	bf00      	nop
  4015d8:	3714      	adds	r7, #20
  4015da:	46bd      	mov	sp, r7
  4015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015e0:	4770      	bx	lr

004015e2 <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  4015e2:	b480      	push	{r7}
  4015e4:	b085      	sub	sp, #20
  4015e6:	af00      	add	r7, sp, #0
  4015e8:	60f8      	str	r0, [r7, #12]
  4015ea:	60b9      	str	r1, [r7, #8]
  4015ec:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  4015ee:	68fa      	ldr	r2, [r7, #12]
  4015f0:	68bb      	ldr	r3, [r7, #8]
  4015f2:	019b      	lsls	r3, r3, #6
  4015f4:	4413      	add	r3, r2
  4015f6:	331c      	adds	r3, #28
  4015f8:	687a      	ldr	r2, [r7, #4]
  4015fa:	601a      	str	r2, [r3, #0]
}
  4015fc:	bf00      	nop
  4015fe:	3714      	adds	r7, #20
  401600:	46bd      	mov	sp, r7
  401602:	f85d 7b04 	ldr.w	r7, [sp], #4
  401606:	4770      	bx	lr

00401608 <tc_enable_interrupt>:
 */
void tc_enable_interrupt(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_sources)
{
  401608:	b480      	push	{r7}
  40160a:	b087      	sub	sp, #28
  40160c:	af00      	add	r7, sp, #0
  40160e:	60f8      	str	r0, [r7, #12]
  401610:	60b9      	str	r1, [r7, #8]
  401612:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  401614:	68fa      	ldr	r2, [r7, #12]
  401616:	68bb      	ldr	r3, [r7, #8]
  401618:	019b      	lsls	r3, r3, #6
  40161a:	4413      	add	r3, r2
  40161c:	617b      	str	r3, [r7, #20]
	tc_channel->TC_IER = ul_sources;
  40161e:	697b      	ldr	r3, [r7, #20]
  401620:	687a      	ldr	r2, [r7, #4]
  401622:	625a      	str	r2, [r3, #36]	; 0x24
}
  401624:	bf00      	nop
  401626:	371c      	adds	r7, #28
  401628:	46bd      	mov	sp, r7
  40162a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40162e:	4770      	bx	lr

00401630 <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
  401630:	b480      	push	{r7}
  401632:	b085      	sub	sp, #20
  401634:	af00      	add	r7, sp, #0
  401636:	6078      	str	r0, [r7, #4]
  401638:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40163a:	687a      	ldr	r2, [r7, #4]
  40163c:	683b      	ldr	r3, [r7, #0]
  40163e:	019b      	lsls	r3, r3, #6
  401640:	4413      	add	r3, r2
  401642:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
  401644:	68fb      	ldr	r3, [r7, #12]
  401646:	6a1b      	ldr	r3, [r3, #32]
}
  401648:	4618      	mov	r0, r3
  40164a:	3714      	adds	r7, #20
  40164c:	46bd      	mov	sp, r7
  40164e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401652:	4770      	bx	lr

00401654 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  401654:	b480      	push	{r7}
  401656:	b08d      	sub	sp, #52	; 0x34
  401658:	af00      	add	r7, sp, #0
  40165a:	60f8      	str	r0, [r7, #12]
  40165c:	60b9      	str	r1, [r7, #8]
  40165e:	607a      	str	r2, [r7, #4]
  401660:	603b      	str	r3, [r7, #0]
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  401662:	2302      	movs	r3, #2
  401664:	613b      	str	r3, [r7, #16]
  401666:	2308      	movs	r3, #8
  401668:	617b      	str	r3, [r7, #20]
  40166a:	2320      	movs	r3, #32
  40166c:	61bb      	str	r3, [r7, #24]
  40166e:	2380      	movs	r3, #128	; 0x80
  401670:	61fb      	str	r3, [r7, #28]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  401672:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  401674:	0bdb      	lsrs	r3, r3, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  401676:	623b      	str	r3, [r7, #32]
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  401678:	2300      	movs	r3, #0
  40167a:	62fb      	str	r3, [r7, #44]	; 0x2c
  40167c:	e01a      	b.n	4016b4 <tc_find_mck_divisor+0x60>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
  40167e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401680:	009b      	lsls	r3, r3, #2
  401682:	f107 0230 	add.w	r2, r7, #48	; 0x30
  401686:	4413      	add	r3, r2
  401688:	f853 3c20 	ldr.w	r3, [r3, #-32]
  40168c:	68ba      	ldr	r2, [r7, #8]
  40168e:	fbb2 f3f3 	udiv	r3, r2, r3
  401692:	62bb      	str	r3, [r7, #40]	; 0x28
		ul_low  = ul_high / TC_DIV_FACTOR;
  401694:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401696:	0c1b      	lsrs	r3, r3, #16
  401698:	627b      	str	r3, [r7, #36]	; 0x24
		if (ul_freq > ul_high) {
  40169a:	68fa      	ldr	r2, [r7, #12]
  40169c:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40169e:	429a      	cmp	r2, r3
  4016a0:	d901      	bls.n	4016a6 <tc_find_mck_divisor+0x52>
			return 0;
  4016a2:	2300      	movs	r3, #0
  4016a4:	e023      	b.n	4016ee <tc_find_mck_divisor+0x9a>
		} else if (ul_freq >= ul_low) {
  4016a6:	68fa      	ldr	r2, [r7, #12]
  4016a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4016aa:	429a      	cmp	r2, r3
  4016ac:	d206      	bcs.n	4016bc <tc_find_mck_divisor+0x68>
			ul_index++) {
  4016ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4016b0:	3301      	adds	r3, #1
  4016b2:	62fb      	str	r3, [r7, #44]	; 0x2c
	for (ul_index = 0;
  4016b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4016b6:	2b04      	cmp	r3, #4
  4016b8:	d9e1      	bls.n	40167e <tc_find_mck_divisor+0x2a>
  4016ba:	e000      	b.n	4016be <tc_find_mck_divisor+0x6a>
			break;
  4016bc:	bf00      	nop
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
  4016be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4016c0:	2b04      	cmp	r3, #4
  4016c2:	d901      	bls.n	4016c8 <tc_find_mck_divisor+0x74>
		return 0;
  4016c4:	2300      	movs	r3, #0
  4016c6:	e012      	b.n	4016ee <tc_find_mck_divisor+0x9a>
	}

	/*  Store results. */
	if (p_uldiv) {
  4016c8:	687b      	ldr	r3, [r7, #4]
  4016ca:	2b00      	cmp	r3, #0
  4016cc:	d008      	beq.n	4016e0 <tc_find_mck_divisor+0x8c>
		*p_uldiv = divisors[ul_index];
  4016ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4016d0:	009b      	lsls	r3, r3, #2
  4016d2:	f107 0230 	add.w	r2, r7, #48	; 0x30
  4016d6:	4413      	add	r3, r2
  4016d8:	f853 2c20 	ldr.w	r2, [r3, #-32]
  4016dc:	687b      	ldr	r3, [r7, #4]
  4016de:	601a      	str	r2, [r3, #0]
	}

	if (p_ultcclks) {
  4016e0:	683b      	ldr	r3, [r7, #0]
  4016e2:	2b00      	cmp	r3, #0
  4016e4:	d002      	beq.n	4016ec <tc_find_mck_divisor+0x98>
		*p_ultcclks = ul_index;
  4016e6:	683b      	ldr	r3, [r7, #0]
  4016e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  4016ea:	601a      	str	r2, [r3, #0]
	}

	return 1;
  4016ec:	2301      	movs	r3, #1
}
  4016ee:	4618      	mov	r0, r3
  4016f0:	3734      	adds	r7, #52	; 0x34
  4016f2:	46bd      	mov	sp, r7
  4016f4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016f8:	4770      	bx	lr

004016fa <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  4016fa:	b480      	push	{r7}
  4016fc:	b085      	sub	sp, #20
  4016fe:	af00      	add	r7, sp, #0
  401700:	6078      	str	r0, [r7, #4]
  401702:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  401704:	2300      	movs	r3, #0
  401706:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  401708:	687b      	ldr	r3, [r7, #4]
  40170a:	22ac      	movs	r2, #172	; 0xac
  40170c:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  40170e:	683b      	ldr	r3, [r7, #0]
  401710:	681a      	ldr	r2, [r3, #0]
  401712:	683b      	ldr	r3, [r7, #0]
  401714:	685b      	ldr	r3, [r3, #4]
  401716:	fbb2 f3f3 	udiv	r3, r2, r3
  40171a:	091b      	lsrs	r3, r3, #4
  40171c:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  40171e:	68fb      	ldr	r3, [r7, #12]
  401720:	2b00      	cmp	r3, #0
  401722:	d003      	beq.n	40172c <uart_init+0x32>
  401724:	68fb      	ldr	r3, [r7, #12]
  401726:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  40172a:	d301      	bcc.n	401730 <uart_init+0x36>
		return 1;
  40172c:	2301      	movs	r3, #1
  40172e:	e00a      	b.n	401746 <uart_init+0x4c>

	p_uart->UART_BRGR = cd;
  401730:	687b      	ldr	r3, [r7, #4]
  401732:	68fa      	ldr	r2, [r7, #12]
  401734:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  401736:	683b      	ldr	r3, [r7, #0]
  401738:	689a      	ldr	r2, [r3, #8]
  40173a:	687b      	ldr	r3, [r7, #4]
  40173c:	605a      	str	r2, [r3, #4]
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  40173e:	687b      	ldr	r3, [r7, #4]
  401740:	2250      	movs	r2, #80	; 0x50
  401742:	601a      	str	r2, [r3, #0]

	return 0;
  401744:	2300      	movs	r3, #0
}
  401746:	4618      	mov	r0, r3
  401748:	3714      	adds	r7, #20
  40174a:	46bd      	mov	sp, r7
  40174c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401750:	4770      	bx	lr

00401752 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  401752:	b480      	push	{r7}
  401754:	b083      	sub	sp, #12
  401756:	af00      	add	r7, sp, #0
  401758:	6078      	str	r0, [r7, #4]
  40175a:	460b      	mov	r3, r1
  40175c:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  40175e:	687b      	ldr	r3, [r7, #4]
  401760:	695b      	ldr	r3, [r3, #20]
  401762:	f003 0302 	and.w	r3, r3, #2
  401766:	2b00      	cmp	r3, #0
  401768:	d101      	bne.n	40176e <uart_write+0x1c>
		return 1;
  40176a:	2301      	movs	r3, #1
  40176c:	e003      	b.n	401776 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  40176e:	78fa      	ldrb	r2, [r7, #3]
  401770:	687b      	ldr	r3, [r7, #4]
  401772:	61da      	str	r2, [r3, #28]
	return 0;
  401774:	2300      	movs	r3, #0
}
  401776:	4618      	mov	r0, r3
  401778:	370c      	adds	r7, #12
  40177a:	46bd      	mov	sp, r7
  40177c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401780:	4770      	bx	lr

00401782 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  401782:	b480      	push	{r7}
  401784:	b083      	sub	sp, #12
  401786:	af00      	add	r7, sp, #0
  401788:	6078      	str	r0, [r7, #4]
  40178a:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  40178c:	687b      	ldr	r3, [r7, #4]
  40178e:	695b      	ldr	r3, [r3, #20]
  401790:	f003 0301 	and.w	r3, r3, #1
  401794:	2b00      	cmp	r3, #0
  401796:	d101      	bne.n	40179c <uart_read+0x1a>
		return 1;
  401798:	2301      	movs	r3, #1
  40179a:	e005      	b.n	4017a8 <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40179c:	687b      	ldr	r3, [r7, #4]
  40179e:	699b      	ldr	r3, [r3, #24]
  4017a0:	b2da      	uxtb	r2, r3
  4017a2:	683b      	ldr	r3, [r7, #0]
  4017a4:	701a      	strb	r2, [r3, #0]
	return 0;
  4017a6:	2300      	movs	r3, #0
}
  4017a8:	4618      	mov	r0, r3
  4017aa:	370c      	adds	r7, #12
  4017ac:	46bd      	mov	sp, r7
  4017ae:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017b2:	4770      	bx	lr

004017b4 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  4017b4:	b480      	push	{r7}
  4017b6:	b089      	sub	sp, #36	; 0x24
  4017b8:	af00      	add	r7, sp, #0
  4017ba:	60f8      	str	r0, [r7, #12]
  4017bc:	60b9      	str	r1, [r7, #8]
  4017be:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  4017c0:	68bb      	ldr	r3, [r7, #8]
  4017c2:	011a      	lsls	r2, r3, #4
  4017c4:	687b      	ldr	r3, [r7, #4]
  4017c6:	429a      	cmp	r2, r3
  4017c8:	d802      	bhi.n	4017d0 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  4017ca:	2310      	movs	r3, #16
  4017cc:	61fb      	str	r3, [r7, #28]
  4017ce:	e001      	b.n	4017d4 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  4017d0:	2308      	movs	r3, #8
  4017d2:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4017d4:	687b      	ldr	r3, [r7, #4]
  4017d6:	00da      	lsls	r2, r3, #3
  4017d8:	69fb      	ldr	r3, [r7, #28]
  4017da:	68b9      	ldr	r1, [r7, #8]
  4017dc:	fb01 f303 	mul.w	r3, r1, r3
  4017e0:	085b      	lsrs	r3, r3, #1
  4017e2:	441a      	add	r2, r3
  4017e4:	69fb      	ldr	r3, [r7, #28]
  4017e6:	68b9      	ldr	r1, [r7, #8]
  4017e8:	fb01 f303 	mul.w	r3, r1, r3
  4017ec:	fbb2 f3f3 	udiv	r3, r2, r3
  4017f0:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  4017f2:	69bb      	ldr	r3, [r7, #24]
  4017f4:	08db      	lsrs	r3, r3, #3
  4017f6:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  4017f8:	69bb      	ldr	r3, [r7, #24]
  4017fa:	f003 0307 	and.w	r3, r3, #7
  4017fe:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401800:	697b      	ldr	r3, [r7, #20]
  401802:	2b00      	cmp	r3, #0
  401804:	d003      	beq.n	40180e <usart_set_async_baudrate+0x5a>
  401806:	697b      	ldr	r3, [r7, #20]
  401808:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  40180c:	d301      	bcc.n	401812 <usart_set_async_baudrate+0x5e>
		return 1;
  40180e:	2301      	movs	r3, #1
  401810:	e00f      	b.n	401832 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  401812:	69fb      	ldr	r3, [r7, #28]
  401814:	2b08      	cmp	r3, #8
  401816:	d105      	bne.n	401824 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  401818:	68fb      	ldr	r3, [r7, #12]
  40181a:	685b      	ldr	r3, [r3, #4]
  40181c:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  401820:	68fb      	ldr	r3, [r7, #12]
  401822:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  401824:	693b      	ldr	r3, [r7, #16]
  401826:	041a      	lsls	r2, r3, #16
  401828:	697b      	ldr	r3, [r7, #20]
  40182a:	431a      	orrs	r2, r3
  40182c:	68fb      	ldr	r3, [r7, #12]
  40182e:	621a      	str	r2, [r3, #32]

	return 0;
  401830:	2300      	movs	r3, #0
}
  401832:	4618      	mov	r0, r3
  401834:	3724      	adds	r7, #36	; 0x24
  401836:	46bd      	mov	sp, r7
  401838:	f85d 7b04 	ldr.w	r7, [sp], #4
  40183c:	4770      	bx	lr
	...

00401840 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  401840:	b580      	push	{r7, lr}
  401842:	b082      	sub	sp, #8
  401844:	af00      	add	r7, sp, #0
  401846:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  401848:	6878      	ldr	r0, [r7, #4]
  40184a:	4b0d      	ldr	r3, [pc, #52]	; (401880 <usart_reset+0x40>)
  40184c:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  40184e:	687b      	ldr	r3, [r7, #4]
  401850:	2200      	movs	r2, #0
  401852:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  401854:	687b      	ldr	r3, [r7, #4]
  401856:	2200      	movs	r2, #0
  401858:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  40185a:	687b      	ldr	r3, [r7, #4]
  40185c:	2200      	movs	r2, #0
  40185e:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  401860:	6878      	ldr	r0, [r7, #4]
  401862:	4b08      	ldr	r3, [pc, #32]	; (401884 <usart_reset+0x44>)
  401864:	4798      	blx	r3
	usart_reset_rx(p_usart);
  401866:	6878      	ldr	r0, [r7, #4]
  401868:	4b07      	ldr	r3, [pc, #28]	; (401888 <usart_reset+0x48>)
  40186a:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  40186c:	6878      	ldr	r0, [r7, #4]
  40186e:	4b07      	ldr	r3, [pc, #28]	; (40188c <usart_reset+0x4c>)
  401870:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  401872:	6878      	ldr	r0, [r7, #4]
  401874:	4b06      	ldr	r3, [pc, #24]	; (401890 <usart_reset+0x50>)
  401876:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  401878:	bf00      	nop
  40187a:	3708      	adds	r7, #8
  40187c:	46bd      	mov	sp, r7
  40187e:	bd80      	pop	{r7, pc}
  401880:	00401a21 	.word	0x00401a21
  401884:	00401933 	.word	0x00401933
  401888:	00401967 	.word	0x00401967
  40188c:	00401981 	.word	0x00401981
  401890:	0040199d 	.word	0x0040199d

00401894 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  401894:	b580      	push	{r7, lr}
  401896:	b084      	sub	sp, #16
  401898:	af00      	add	r7, sp, #0
  40189a:	60f8      	str	r0, [r7, #12]
  40189c:	60b9      	str	r1, [r7, #8]
  40189e:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  4018a0:	68f8      	ldr	r0, [r7, #12]
  4018a2:	4b1a      	ldr	r3, [pc, #104]	; (40190c <usart_init_rs232+0x78>)
  4018a4:	4798      	blx	r3

	ul_reg_val = 0;
  4018a6:	4b1a      	ldr	r3, [pc, #104]	; (401910 <usart_init_rs232+0x7c>)
  4018a8:	2200      	movs	r2, #0
  4018aa:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4018ac:	68bb      	ldr	r3, [r7, #8]
  4018ae:	2b00      	cmp	r3, #0
  4018b0:	d009      	beq.n	4018c6 <usart_init_rs232+0x32>
  4018b2:	68bb      	ldr	r3, [r7, #8]
  4018b4:	681b      	ldr	r3, [r3, #0]
  4018b6:	687a      	ldr	r2, [r7, #4]
  4018b8:	4619      	mov	r1, r3
  4018ba:	68f8      	ldr	r0, [r7, #12]
  4018bc:	4b15      	ldr	r3, [pc, #84]	; (401914 <usart_init_rs232+0x80>)
  4018be:	4798      	blx	r3
  4018c0:	4603      	mov	r3, r0
  4018c2:	2b00      	cmp	r3, #0
  4018c4:	d001      	beq.n	4018ca <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  4018c6:	2301      	movs	r3, #1
  4018c8:	e01b      	b.n	401902 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4018ca:	68bb      	ldr	r3, [r7, #8]
  4018cc:	685a      	ldr	r2, [r3, #4]
  4018ce:	68bb      	ldr	r3, [r7, #8]
  4018d0:	689b      	ldr	r3, [r3, #8]
  4018d2:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4018d4:	68bb      	ldr	r3, [r7, #8]
  4018d6:	691b      	ldr	r3, [r3, #16]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4018d8:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4018da:	68bb      	ldr	r3, [r7, #8]
  4018dc:	68db      	ldr	r3, [r3, #12]
  4018de:	431a      	orrs	r2, r3
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4018e0:	4b0b      	ldr	r3, [pc, #44]	; (401910 <usart_init_rs232+0x7c>)
  4018e2:	681b      	ldr	r3, [r3, #0]
  4018e4:	4313      	orrs	r3, r2
  4018e6:	4a0a      	ldr	r2, [pc, #40]	; (401910 <usart_init_rs232+0x7c>)
  4018e8:	6013      	str	r3, [r2, #0]

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  4018ea:	4b09      	ldr	r3, [pc, #36]	; (401910 <usart_init_rs232+0x7c>)
  4018ec:	681b      	ldr	r3, [r3, #0]
  4018ee:	4a08      	ldr	r2, [pc, #32]	; (401910 <usart_init_rs232+0x7c>)
  4018f0:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  4018f2:	68fb      	ldr	r3, [r7, #12]
  4018f4:	685a      	ldr	r2, [r3, #4]
  4018f6:	4b06      	ldr	r3, [pc, #24]	; (401910 <usart_init_rs232+0x7c>)
  4018f8:	681b      	ldr	r3, [r3, #0]
  4018fa:	431a      	orrs	r2, r3
  4018fc:	68fb      	ldr	r3, [r7, #12]
  4018fe:	605a      	str	r2, [r3, #4]

	return 0;
  401900:	2300      	movs	r3, #0
}
  401902:	4618      	mov	r0, r3
  401904:	3710      	adds	r7, #16
  401906:	46bd      	mov	sp, r7
  401908:	bd80      	pop	{r7, pc}
  40190a:	bf00      	nop
  40190c:	00401841 	.word	0x00401841
  401910:	204008e0 	.word	0x204008e0
  401914:	004017b5 	.word	0x004017b5

00401918 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  401918:	b480      	push	{r7}
  40191a:	b083      	sub	sp, #12
  40191c:	af00      	add	r7, sp, #0
  40191e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  401920:	687b      	ldr	r3, [r7, #4]
  401922:	2240      	movs	r2, #64	; 0x40
  401924:	601a      	str	r2, [r3, #0]
}
  401926:	bf00      	nop
  401928:	370c      	adds	r7, #12
  40192a:	46bd      	mov	sp, r7
  40192c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401930:	4770      	bx	lr

00401932 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  401932:	b480      	push	{r7}
  401934:	b083      	sub	sp, #12
  401936:	af00      	add	r7, sp, #0
  401938:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  40193a:	687b      	ldr	r3, [r7, #4]
  40193c:	2288      	movs	r2, #136	; 0x88
  40193e:	601a      	str	r2, [r3, #0]
}
  401940:	bf00      	nop
  401942:	370c      	adds	r7, #12
  401944:	46bd      	mov	sp, r7
  401946:	f85d 7b04 	ldr.w	r7, [sp], #4
  40194a:	4770      	bx	lr

0040194c <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  40194c:	b480      	push	{r7}
  40194e:	b083      	sub	sp, #12
  401950:	af00      	add	r7, sp, #0
  401952:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  401954:	687b      	ldr	r3, [r7, #4]
  401956:	2210      	movs	r2, #16
  401958:	601a      	str	r2, [r3, #0]
}
  40195a:	bf00      	nop
  40195c:	370c      	adds	r7, #12
  40195e:	46bd      	mov	sp, r7
  401960:	f85d 7b04 	ldr.w	r7, [sp], #4
  401964:	4770      	bx	lr

00401966 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  401966:	b480      	push	{r7}
  401968:	b083      	sub	sp, #12
  40196a:	af00      	add	r7, sp, #0
  40196c:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  40196e:	687b      	ldr	r3, [r7, #4]
  401970:	2224      	movs	r2, #36	; 0x24
  401972:	601a      	str	r2, [r3, #0]
}
  401974:	bf00      	nop
  401976:	370c      	adds	r7, #12
  401978:	46bd      	mov	sp, r7
  40197a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40197e:	4770      	bx	lr

00401980 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  401980:	b480      	push	{r7}
  401982:	b083      	sub	sp, #12
  401984:	af00      	add	r7, sp, #0
  401986:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  401988:	687b      	ldr	r3, [r7, #4]
  40198a:	f44f 7280 	mov.w	r2, #256	; 0x100
  40198e:	601a      	str	r2, [r3, #0]
}
  401990:	bf00      	nop
  401992:	370c      	adds	r7, #12
  401994:	46bd      	mov	sp, r7
  401996:	f85d 7b04 	ldr.w	r7, [sp], #4
  40199a:	4770      	bx	lr

0040199c <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  40199c:	b480      	push	{r7}
  40199e:	b083      	sub	sp, #12
  4019a0:	af00      	add	r7, sp, #0
  4019a2:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  4019a4:	687b      	ldr	r3, [r7, #4]
  4019a6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4019aa:	601a      	str	r2, [r3, #0]
}
  4019ac:	bf00      	nop
  4019ae:	370c      	adds	r7, #12
  4019b0:	46bd      	mov	sp, r7
  4019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019b6:	4770      	bx	lr

004019b8 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  4019b8:	b480      	push	{r7}
  4019ba:	b083      	sub	sp, #12
  4019bc:	af00      	add	r7, sp, #0
  4019be:	6078      	str	r0, [r7, #4]
  4019c0:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4019c2:	687b      	ldr	r3, [r7, #4]
  4019c4:	695b      	ldr	r3, [r3, #20]
  4019c6:	f003 0302 	and.w	r3, r3, #2
  4019ca:	2b00      	cmp	r3, #0
  4019cc:	d101      	bne.n	4019d2 <usart_write+0x1a>
		return 1;
  4019ce:	2301      	movs	r3, #1
  4019d0:	e005      	b.n	4019de <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  4019d2:	683b      	ldr	r3, [r7, #0]
  4019d4:	f3c3 0208 	ubfx	r2, r3, #0, #9
  4019d8:	687b      	ldr	r3, [r7, #4]
  4019da:	61da      	str	r2, [r3, #28]
	return 0;
  4019dc:	2300      	movs	r3, #0
}
  4019de:	4618      	mov	r0, r3
  4019e0:	370c      	adds	r7, #12
  4019e2:	46bd      	mov	sp, r7
  4019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019e8:	4770      	bx	lr

004019ea <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  4019ea:	b480      	push	{r7}
  4019ec:	b083      	sub	sp, #12
  4019ee:	af00      	add	r7, sp, #0
  4019f0:	6078      	str	r0, [r7, #4]
  4019f2:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4019f4:	687b      	ldr	r3, [r7, #4]
  4019f6:	695b      	ldr	r3, [r3, #20]
  4019f8:	f003 0301 	and.w	r3, r3, #1
  4019fc:	2b00      	cmp	r3, #0
  4019fe:	d101      	bne.n	401a04 <usart_read+0x1a>
		return 1;
  401a00:	2301      	movs	r3, #1
  401a02:	e006      	b.n	401a12 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  401a04:	687b      	ldr	r3, [r7, #4]
  401a06:	699b      	ldr	r3, [r3, #24]
  401a08:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401a0c:	683b      	ldr	r3, [r7, #0]
  401a0e:	601a      	str	r2, [r3, #0]

	return 0;
  401a10:	2300      	movs	r3, #0
}
  401a12:	4618      	mov	r0, r3
  401a14:	370c      	adds	r7, #12
  401a16:	46bd      	mov	sp, r7
  401a18:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a1c:	4770      	bx	lr
	...

00401a20 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  401a20:	b480      	push	{r7}
  401a22:	b083      	sub	sp, #12
  401a24:	af00      	add	r7, sp, #0
  401a26:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401a28:	687b      	ldr	r3, [r7, #4]
  401a2a:	4a04      	ldr	r2, [pc, #16]	; (401a3c <usart_disable_writeprotect+0x1c>)
  401a2c:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  401a30:	bf00      	nop
  401a32:	370c      	adds	r7, #12
  401a34:	46bd      	mov	sp, r7
  401a36:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a3a:	4770      	bx	lr
  401a3c:	55534100 	.word	0x55534100

00401a40 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  401a40:	b480      	push	{r7}
  401a42:	b083      	sub	sp, #12
  401a44:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401a46:	f3ef 8310 	mrs	r3, PRIMASK
  401a4a:	607b      	str	r3, [r7, #4]
  return(result);
  401a4c:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401a4e:	2b00      	cmp	r3, #0
  401a50:	bf0c      	ite	eq
  401a52:	2301      	moveq	r3, #1
  401a54:	2300      	movne	r3, #0
  401a56:	b2db      	uxtb	r3, r3
  401a58:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  401a5a:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401a5c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401a60:	4b04      	ldr	r3, [pc, #16]	; (401a74 <cpu_irq_save+0x34>)
  401a62:	2200      	movs	r2, #0
  401a64:	701a      	strb	r2, [r3, #0]
	return flags;
  401a66:	683b      	ldr	r3, [r7, #0]
}
  401a68:	4618      	mov	r0, r3
  401a6a:	370c      	adds	r7, #12
  401a6c:	46bd      	mov	sp, r7
  401a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a72:	4770      	bx	lr
  401a74:	20400000 	.word	0x20400000

00401a78 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  401a78:	b480      	push	{r7}
  401a7a:	b083      	sub	sp, #12
  401a7c:	af00      	add	r7, sp, #0
  401a7e:	6078      	str	r0, [r7, #4]
	return (flags);
  401a80:	687b      	ldr	r3, [r7, #4]
  401a82:	2b00      	cmp	r3, #0
  401a84:	bf14      	ite	ne
  401a86:	2301      	movne	r3, #1
  401a88:	2300      	moveq	r3, #0
  401a8a:	b2db      	uxtb	r3, r3
}
  401a8c:	4618      	mov	r0, r3
  401a8e:	370c      	adds	r7, #12
  401a90:	46bd      	mov	sp, r7
  401a92:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a96:	4770      	bx	lr

00401a98 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  401a98:	b580      	push	{r7, lr}
  401a9a:	b082      	sub	sp, #8
  401a9c:	af00      	add	r7, sp, #0
  401a9e:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  401aa0:	6878      	ldr	r0, [r7, #4]
  401aa2:	4b07      	ldr	r3, [pc, #28]	; (401ac0 <cpu_irq_restore+0x28>)
  401aa4:	4798      	blx	r3
  401aa6:	4603      	mov	r3, r0
  401aa8:	2b00      	cmp	r3, #0
  401aaa:	d005      	beq.n	401ab8 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  401aac:	4b05      	ldr	r3, [pc, #20]	; (401ac4 <cpu_irq_restore+0x2c>)
  401aae:	2201      	movs	r2, #1
  401ab0:	701a      	strb	r2, [r3, #0]
  401ab2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401ab6:	b662      	cpsie	i
}
  401ab8:	bf00      	nop
  401aba:	3708      	adds	r7, #8
  401abc:	46bd      	mov	sp, r7
  401abe:	bd80      	pop	{r7, pc}
  401ac0:	00401a79 	.word	0x00401a79
  401ac4:	20400000 	.word	0x20400000

00401ac8 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401ac8:	b580      	push	{r7, lr}
  401aca:	b084      	sub	sp, #16
  401acc:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  401ace:	4b1e      	ldr	r3, [pc, #120]	; (401b48 <Reset_Handler+0x80>)
  401ad0:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  401ad2:	4b1e      	ldr	r3, [pc, #120]	; (401b4c <Reset_Handler+0x84>)
  401ad4:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  401ad6:	68fa      	ldr	r2, [r7, #12]
  401ad8:	68bb      	ldr	r3, [r7, #8]
  401ada:	429a      	cmp	r2, r3
  401adc:	d00c      	beq.n	401af8 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  401ade:	e007      	b.n	401af0 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  401ae0:	68bb      	ldr	r3, [r7, #8]
  401ae2:	1d1a      	adds	r2, r3, #4
  401ae4:	60ba      	str	r2, [r7, #8]
  401ae6:	68fa      	ldr	r2, [r7, #12]
  401ae8:	1d11      	adds	r1, r2, #4
  401aea:	60f9      	str	r1, [r7, #12]
  401aec:	6812      	ldr	r2, [r2, #0]
  401aee:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  401af0:	68bb      	ldr	r3, [r7, #8]
  401af2:	4a17      	ldr	r2, [pc, #92]	; (401b50 <Reset_Handler+0x88>)
  401af4:	4293      	cmp	r3, r2
  401af6:	d3f3      	bcc.n	401ae0 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401af8:	4b16      	ldr	r3, [pc, #88]	; (401b54 <Reset_Handler+0x8c>)
  401afa:	60bb      	str	r3, [r7, #8]
  401afc:	e004      	b.n	401b08 <Reset_Handler+0x40>
                *pDest++ = 0;
  401afe:	68bb      	ldr	r3, [r7, #8]
  401b00:	1d1a      	adds	r2, r3, #4
  401b02:	60ba      	str	r2, [r7, #8]
  401b04:	2200      	movs	r2, #0
  401b06:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  401b08:	68bb      	ldr	r3, [r7, #8]
  401b0a:	4a13      	ldr	r2, [pc, #76]	; (401b58 <Reset_Handler+0x90>)
  401b0c:	4293      	cmp	r3, r2
  401b0e:	d3f6      	bcc.n	401afe <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  401b10:	4b12      	ldr	r3, [pc, #72]	; (401b5c <Reset_Handler+0x94>)
  401b12:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401b14:	4a12      	ldr	r2, [pc, #72]	; (401b60 <Reset_Handler+0x98>)
  401b16:	68fb      	ldr	r3, [r7, #12]
  401b18:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401b1c:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  401b1e:	4b11      	ldr	r3, [pc, #68]	; (401b64 <Reset_Handler+0x9c>)
  401b20:	4798      	blx	r3
  401b22:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  401b24:	4a10      	ldr	r2, [pc, #64]	; (401b68 <Reset_Handler+0xa0>)
  401b26:	4b10      	ldr	r3, [pc, #64]	; (401b68 <Reset_Handler+0xa0>)
  401b28:	681b      	ldr	r3, [r3, #0]
  401b2a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401b2e:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  401b30:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401b34:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  401b38:	6878      	ldr	r0, [r7, #4]
  401b3a:	4b0c      	ldr	r3, [pc, #48]	; (401b6c <Reset_Handler+0xa4>)
  401b3c:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  401b3e:	4b0c      	ldr	r3, [pc, #48]	; (401b70 <Reset_Handler+0xa8>)
  401b40:	4798      	blx	r3

        /* Branch to main function */
        main();
  401b42:	4b0c      	ldr	r3, [pc, #48]	; (401b74 <Reset_Handler+0xac>)
  401b44:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  401b46:	e7fe      	b.n	401b46 <Reset_Handler+0x7e>
  401b48:	004037cc 	.word	0x004037cc
  401b4c:	20400000 	.word	0x20400000
  401b50:	20400848 	.word	0x20400848
  401b54:	20400848 	.word	0x20400848
  401b58:	2040092c 	.word	0x2040092c
  401b5c:	00400000 	.word	0x00400000
  401b60:	e000ed00 	.word	0xe000ed00
  401b64:	00401a41 	.word	0x00401a41
  401b68:	e000ed88 	.word	0xe000ed88
  401b6c:	00401a99 	.word	0x00401a99
  401b70:	00402759 	.word	0x00402759
  401b74:	00402709 	.word	0x00402709

00401b78 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401b78:	b480      	push	{r7}
  401b7a:	af00      	add	r7, sp, #0
        while (1) {
  401b7c:	e7fe      	b.n	401b7c <Dummy_Handler+0x4>
	...

00401b80 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  401b80:	b480      	push	{r7}
  401b82:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401b84:	4b52      	ldr	r3, [pc, #328]	; (401cd0 <SystemCoreClockUpdate+0x150>)
  401b86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401b88:	f003 0303 	and.w	r3, r3, #3
  401b8c:	2b01      	cmp	r3, #1
  401b8e:	d014      	beq.n	401bba <SystemCoreClockUpdate+0x3a>
  401b90:	2b01      	cmp	r3, #1
  401b92:	d302      	bcc.n	401b9a <SystemCoreClockUpdate+0x1a>
  401b94:	2b02      	cmp	r3, #2
  401b96:	d038      	beq.n	401c0a <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  401b98:	e07a      	b.n	401c90 <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401b9a:	4b4e      	ldr	r3, [pc, #312]	; (401cd4 <SystemCoreClockUpdate+0x154>)
  401b9c:	695b      	ldr	r3, [r3, #20]
  401b9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401ba2:	2b00      	cmp	r3, #0
  401ba4:	d004      	beq.n	401bb0 <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401ba6:	4b4c      	ldr	r3, [pc, #304]	; (401cd8 <SystemCoreClockUpdate+0x158>)
  401ba8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401bac:	601a      	str	r2, [r3, #0]
    break;
  401bae:	e06f      	b.n	401c90 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401bb0:	4b49      	ldr	r3, [pc, #292]	; (401cd8 <SystemCoreClockUpdate+0x158>)
  401bb2:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  401bb6:	601a      	str	r2, [r3, #0]
    break;
  401bb8:	e06a      	b.n	401c90 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401bba:	4b45      	ldr	r3, [pc, #276]	; (401cd0 <SystemCoreClockUpdate+0x150>)
  401bbc:	6a1b      	ldr	r3, [r3, #32]
  401bbe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401bc2:	2b00      	cmp	r3, #0
  401bc4:	d003      	beq.n	401bce <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401bc6:	4b44      	ldr	r3, [pc, #272]	; (401cd8 <SystemCoreClockUpdate+0x158>)
  401bc8:	4a44      	ldr	r2, [pc, #272]	; (401cdc <SystemCoreClockUpdate+0x15c>)
  401bca:	601a      	str	r2, [r3, #0]
    break;
  401bcc:	e060      	b.n	401c90 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401bce:	4b42      	ldr	r3, [pc, #264]	; (401cd8 <SystemCoreClockUpdate+0x158>)
  401bd0:	4a43      	ldr	r2, [pc, #268]	; (401ce0 <SystemCoreClockUpdate+0x160>)
  401bd2:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401bd4:	4b3e      	ldr	r3, [pc, #248]	; (401cd0 <SystemCoreClockUpdate+0x150>)
  401bd6:	6a1b      	ldr	r3, [r3, #32]
  401bd8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401bdc:	2b10      	cmp	r3, #16
  401bde:	d004      	beq.n	401bea <SystemCoreClockUpdate+0x6a>
  401be0:	2b20      	cmp	r3, #32
  401be2:	d008      	beq.n	401bf6 <SystemCoreClockUpdate+0x76>
  401be4:	2b00      	cmp	r3, #0
  401be6:	d00e      	beq.n	401c06 <SystemCoreClockUpdate+0x86>
          break;
  401be8:	e00e      	b.n	401c08 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  401bea:	4b3b      	ldr	r3, [pc, #236]	; (401cd8 <SystemCoreClockUpdate+0x158>)
  401bec:	681b      	ldr	r3, [r3, #0]
  401bee:	005b      	lsls	r3, r3, #1
  401bf0:	4a39      	ldr	r2, [pc, #228]	; (401cd8 <SystemCoreClockUpdate+0x158>)
  401bf2:	6013      	str	r3, [r2, #0]
          break;
  401bf4:	e008      	b.n	401c08 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  401bf6:	4b38      	ldr	r3, [pc, #224]	; (401cd8 <SystemCoreClockUpdate+0x158>)
  401bf8:	681a      	ldr	r2, [r3, #0]
  401bfa:	4613      	mov	r3, r2
  401bfc:	005b      	lsls	r3, r3, #1
  401bfe:	4413      	add	r3, r2
  401c00:	4a35      	ldr	r2, [pc, #212]	; (401cd8 <SystemCoreClockUpdate+0x158>)
  401c02:	6013      	str	r3, [r2, #0]
          break;
  401c04:	e000      	b.n	401c08 <SystemCoreClockUpdate+0x88>
          break;
  401c06:	bf00      	nop
    break;
  401c08:	e042      	b.n	401c90 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401c0a:	4b31      	ldr	r3, [pc, #196]	; (401cd0 <SystemCoreClockUpdate+0x150>)
  401c0c:	6a1b      	ldr	r3, [r3, #32]
  401c0e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401c12:	2b00      	cmp	r3, #0
  401c14:	d003      	beq.n	401c1e <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401c16:	4b30      	ldr	r3, [pc, #192]	; (401cd8 <SystemCoreClockUpdate+0x158>)
  401c18:	4a30      	ldr	r2, [pc, #192]	; (401cdc <SystemCoreClockUpdate+0x15c>)
  401c1a:	601a      	str	r2, [r3, #0]
  401c1c:	e01c      	b.n	401c58 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401c1e:	4b2e      	ldr	r3, [pc, #184]	; (401cd8 <SystemCoreClockUpdate+0x158>)
  401c20:	4a2f      	ldr	r2, [pc, #188]	; (401ce0 <SystemCoreClockUpdate+0x160>)
  401c22:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401c24:	4b2a      	ldr	r3, [pc, #168]	; (401cd0 <SystemCoreClockUpdate+0x150>)
  401c26:	6a1b      	ldr	r3, [r3, #32]
  401c28:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401c2c:	2b10      	cmp	r3, #16
  401c2e:	d004      	beq.n	401c3a <SystemCoreClockUpdate+0xba>
  401c30:	2b20      	cmp	r3, #32
  401c32:	d008      	beq.n	401c46 <SystemCoreClockUpdate+0xc6>
  401c34:	2b00      	cmp	r3, #0
  401c36:	d00e      	beq.n	401c56 <SystemCoreClockUpdate+0xd6>
          break;
  401c38:	e00e      	b.n	401c58 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  401c3a:	4b27      	ldr	r3, [pc, #156]	; (401cd8 <SystemCoreClockUpdate+0x158>)
  401c3c:	681b      	ldr	r3, [r3, #0]
  401c3e:	005b      	lsls	r3, r3, #1
  401c40:	4a25      	ldr	r2, [pc, #148]	; (401cd8 <SystemCoreClockUpdate+0x158>)
  401c42:	6013      	str	r3, [r2, #0]
          break;
  401c44:	e008      	b.n	401c58 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  401c46:	4b24      	ldr	r3, [pc, #144]	; (401cd8 <SystemCoreClockUpdate+0x158>)
  401c48:	681a      	ldr	r2, [r3, #0]
  401c4a:	4613      	mov	r3, r2
  401c4c:	005b      	lsls	r3, r3, #1
  401c4e:	4413      	add	r3, r2
  401c50:	4a21      	ldr	r2, [pc, #132]	; (401cd8 <SystemCoreClockUpdate+0x158>)
  401c52:	6013      	str	r3, [r2, #0]
          break;
  401c54:	e000      	b.n	401c58 <SystemCoreClockUpdate+0xd8>
          break;
  401c56:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401c58:	4b1d      	ldr	r3, [pc, #116]	; (401cd0 <SystemCoreClockUpdate+0x150>)
  401c5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401c5c:	f003 0303 	and.w	r3, r3, #3
  401c60:	2b02      	cmp	r3, #2
  401c62:	d114      	bne.n	401c8e <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401c64:	4b1a      	ldr	r3, [pc, #104]	; (401cd0 <SystemCoreClockUpdate+0x150>)
  401c66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401c68:	0c1b      	lsrs	r3, r3, #16
  401c6a:	f3c3 030a 	ubfx	r3, r3, #0, #11
  401c6e:	3301      	adds	r3, #1
  401c70:	4a19      	ldr	r2, [pc, #100]	; (401cd8 <SystemCoreClockUpdate+0x158>)
  401c72:	6812      	ldr	r2, [r2, #0]
  401c74:	fb02 f303 	mul.w	r3, r2, r3
  401c78:	4a17      	ldr	r2, [pc, #92]	; (401cd8 <SystemCoreClockUpdate+0x158>)
  401c7a:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401c7c:	4b14      	ldr	r3, [pc, #80]	; (401cd0 <SystemCoreClockUpdate+0x150>)
  401c7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401c80:	b2db      	uxtb	r3, r3
  401c82:	4a15      	ldr	r2, [pc, #84]	; (401cd8 <SystemCoreClockUpdate+0x158>)
  401c84:	6812      	ldr	r2, [r2, #0]
  401c86:	fbb2 f3f3 	udiv	r3, r2, r3
  401c8a:	4a13      	ldr	r2, [pc, #76]	; (401cd8 <SystemCoreClockUpdate+0x158>)
  401c8c:	6013      	str	r3, [r2, #0]
    break;
  401c8e:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401c90:	4b0f      	ldr	r3, [pc, #60]	; (401cd0 <SystemCoreClockUpdate+0x150>)
  401c92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401c94:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401c98:	2b70      	cmp	r3, #112	; 0x70
  401c9a:	d108      	bne.n	401cae <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  401c9c:	4b0e      	ldr	r3, [pc, #56]	; (401cd8 <SystemCoreClockUpdate+0x158>)
  401c9e:	681b      	ldr	r3, [r3, #0]
  401ca0:	4a10      	ldr	r2, [pc, #64]	; (401ce4 <SystemCoreClockUpdate+0x164>)
  401ca2:	fba2 2303 	umull	r2, r3, r2, r3
  401ca6:	085b      	lsrs	r3, r3, #1
  401ca8:	4a0b      	ldr	r2, [pc, #44]	; (401cd8 <SystemCoreClockUpdate+0x158>)
  401caa:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  401cac:	e00a      	b.n	401cc4 <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401cae:	4b08      	ldr	r3, [pc, #32]	; (401cd0 <SystemCoreClockUpdate+0x150>)
  401cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401cb2:	091b      	lsrs	r3, r3, #4
  401cb4:	f003 0307 	and.w	r3, r3, #7
  401cb8:	4a07      	ldr	r2, [pc, #28]	; (401cd8 <SystemCoreClockUpdate+0x158>)
  401cba:	6812      	ldr	r2, [r2, #0]
  401cbc:	fa22 f303 	lsr.w	r3, r2, r3
  401cc0:	4a05      	ldr	r2, [pc, #20]	; (401cd8 <SystemCoreClockUpdate+0x158>)
  401cc2:	6013      	str	r3, [r2, #0]
}
  401cc4:	bf00      	nop
  401cc6:	46bd      	mov	sp, r7
  401cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ccc:	4770      	bx	lr
  401cce:	bf00      	nop
  401cd0:	400e0600 	.word	0x400e0600
  401cd4:	400e1810 	.word	0x400e1810
  401cd8:	20400008 	.word	0x20400008
  401cdc:	00b71b00 	.word	0x00b71b00
  401ce0:	003d0900 	.word	0x003d0900
  401ce4:	aaaaaaab 	.word	0xaaaaaaab

00401ce8 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  401ce8:	b480      	push	{r7}
  401cea:	b083      	sub	sp, #12
  401cec:	af00      	add	r7, sp, #0
  401cee:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401cf0:	687b      	ldr	r3, [r7, #4]
  401cf2:	4a19      	ldr	r2, [pc, #100]	; (401d58 <system_init_flash+0x70>)
  401cf4:	4293      	cmp	r3, r2
  401cf6:	d804      	bhi.n	401d02 <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401cf8:	4b18      	ldr	r3, [pc, #96]	; (401d5c <system_init_flash+0x74>)
  401cfa:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401cfe:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401d00:	e023      	b.n	401d4a <system_init_flash+0x62>
    if (ul_clk < CHIP_FREQ_FWS_1)
  401d02:	687b      	ldr	r3, [r7, #4]
  401d04:	4a16      	ldr	r2, [pc, #88]	; (401d60 <system_init_flash+0x78>)
  401d06:	4293      	cmp	r3, r2
  401d08:	d803      	bhi.n	401d12 <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401d0a:	4b14      	ldr	r3, [pc, #80]	; (401d5c <system_init_flash+0x74>)
  401d0c:	4a15      	ldr	r2, [pc, #84]	; (401d64 <system_init_flash+0x7c>)
  401d0e:	601a      	str	r2, [r3, #0]
}
  401d10:	e01b      	b.n	401d4a <system_init_flash+0x62>
      if (ul_clk < CHIP_FREQ_FWS_2)
  401d12:	687b      	ldr	r3, [r7, #4]
  401d14:	4a14      	ldr	r2, [pc, #80]	; (401d68 <system_init_flash+0x80>)
  401d16:	4293      	cmp	r3, r2
  401d18:	d803      	bhi.n	401d22 <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401d1a:	4b10      	ldr	r3, [pc, #64]	; (401d5c <system_init_flash+0x74>)
  401d1c:	4a13      	ldr	r2, [pc, #76]	; (401d6c <system_init_flash+0x84>)
  401d1e:	601a      	str	r2, [r3, #0]
}
  401d20:	e013      	b.n	401d4a <system_init_flash+0x62>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401d22:	687b      	ldr	r3, [r7, #4]
  401d24:	4a12      	ldr	r2, [pc, #72]	; (401d70 <system_init_flash+0x88>)
  401d26:	4293      	cmp	r3, r2
  401d28:	d803      	bhi.n	401d32 <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401d2a:	4b0c      	ldr	r3, [pc, #48]	; (401d5c <system_init_flash+0x74>)
  401d2c:	4a11      	ldr	r2, [pc, #68]	; (401d74 <system_init_flash+0x8c>)
  401d2e:	601a      	str	r2, [r3, #0]
}
  401d30:	e00b      	b.n	401d4a <system_init_flash+0x62>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401d32:	687b      	ldr	r3, [r7, #4]
  401d34:	4a10      	ldr	r2, [pc, #64]	; (401d78 <system_init_flash+0x90>)
  401d36:	4293      	cmp	r3, r2
  401d38:	d804      	bhi.n	401d44 <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401d3a:	4b08      	ldr	r3, [pc, #32]	; (401d5c <system_init_flash+0x74>)
  401d3c:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401d40:	601a      	str	r2, [r3, #0]
}
  401d42:	e002      	b.n	401d4a <system_init_flash+0x62>
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401d44:	4b05      	ldr	r3, [pc, #20]	; (401d5c <system_init_flash+0x74>)
  401d46:	4a0d      	ldr	r2, [pc, #52]	; (401d7c <system_init_flash+0x94>)
  401d48:	601a      	str	r2, [r3, #0]
}
  401d4a:	bf00      	nop
  401d4c:	370c      	adds	r7, #12
  401d4e:	46bd      	mov	sp, r7
  401d50:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d54:	4770      	bx	lr
  401d56:	bf00      	nop
  401d58:	01312cff 	.word	0x01312cff
  401d5c:	400e0c00 	.word	0x400e0c00
  401d60:	026259ff 	.word	0x026259ff
  401d64:	04000100 	.word	0x04000100
  401d68:	039386ff 	.word	0x039386ff
  401d6c:	04000200 	.word	0x04000200
  401d70:	04c4b3ff 	.word	0x04c4b3ff
  401d74:	04000300 	.word	0x04000300
  401d78:	05f5e0ff 	.word	0x05f5e0ff
  401d7c:	04000500 	.word	0x04000500

00401d80 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  401d80:	b480      	push	{r7}
  401d82:	b085      	sub	sp, #20
  401d84:	af00      	add	r7, sp, #0
  401d86:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  401d88:	4b10      	ldr	r3, [pc, #64]	; (401dcc <_sbrk+0x4c>)
  401d8a:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  401d8c:	4b10      	ldr	r3, [pc, #64]	; (401dd0 <_sbrk+0x50>)
  401d8e:	681b      	ldr	r3, [r3, #0]
  401d90:	2b00      	cmp	r3, #0
  401d92:	d102      	bne.n	401d9a <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  401d94:	4b0e      	ldr	r3, [pc, #56]	; (401dd0 <_sbrk+0x50>)
  401d96:	4a0f      	ldr	r2, [pc, #60]	; (401dd4 <_sbrk+0x54>)
  401d98:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  401d9a:	4b0d      	ldr	r3, [pc, #52]	; (401dd0 <_sbrk+0x50>)
  401d9c:	681b      	ldr	r3, [r3, #0]
  401d9e:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  401da0:	68ba      	ldr	r2, [r7, #8]
  401da2:	687b      	ldr	r3, [r7, #4]
  401da4:	441a      	add	r2, r3
  401da6:	68fb      	ldr	r3, [r7, #12]
  401da8:	429a      	cmp	r2, r3
  401daa:	dd02      	ble.n	401db2 <_sbrk+0x32>
		return (caddr_t) -1;	
  401dac:	f04f 33ff 	mov.w	r3, #4294967295
  401db0:	e006      	b.n	401dc0 <_sbrk+0x40>
	}

	heap += incr;
  401db2:	4b07      	ldr	r3, [pc, #28]	; (401dd0 <_sbrk+0x50>)
  401db4:	681a      	ldr	r2, [r3, #0]
  401db6:	687b      	ldr	r3, [r7, #4]
  401db8:	4413      	add	r3, r2
  401dba:	4a05      	ldr	r2, [pc, #20]	; (401dd0 <_sbrk+0x50>)
  401dbc:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  401dbe:	68bb      	ldr	r3, [r7, #8]
}
  401dc0:	4618      	mov	r0, r3
  401dc2:	3714      	adds	r7, #20
  401dc4:	46bd      	mov	sp, r7
  401dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
  401dca:	4770      	bx	lr
  401dcc:	2045fffc 	.word	0x2045fffc
  401dd0:	204008e4 	.word	0x204008e4
  401dd4:	20402b30 	.word	0x20402b30

00401dd8 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  401dd8:	b480      	push	{r7}
  401dda:	b083      	sub	sp, #12
  401ddc:	af00      	add	r7, sp, #0
  401dde:	6078      	str	r0, [r7, #4]
	return -1;
  401de0:	f04f 33ff 	mov.w	r3, #4294967295
}
  401de4:	4618      	mov	r0, r3
  401de6:	370c      	adds	r7, #12
  401de8:	46bd      	mov	sp, r7
  401dea:	f85d 7b04 	ldr.w	r7, [sp], #4
  401dee:	4770      	bx	lr

00401df0 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  401df0:	b480      	push	{r7}
  401df2:	b083      	sub	sp, #12
  401df4:	af00      	add	r7, sp, #0
  401df6:	6078      	str	r0, [r7, #4]
  401df8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  401dfa:	683b      	ldr	r3, [r7, #0]
  401dfc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  401e00:	605a      	str	r2, [r3, #4]

	return 0;
  401e02:	2300      	movs	r3, #0
}
  401e04:	4618      	mov	r0, r3
  401e06:	370c      	adds	r7, #12
  401e08:	46bd      	mov	sp, r7
  401e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e0e:	4770      	bx	lr

00401e10 <_lseek>:
{
	return 1;
}

extern int _lseek(int file, int ptr, int dir)
{
  401e10:	b480      	push	{r7}
  401e12:	b085      	sub	sp, #20
  401e14:	af00      	add	r7, sp, #0
  401e16:	60f8      	str	r0, [r7, #12]
  401e18:	60b9      	str	r1, [r7, #8]
  401e1a:	607a      	str	r2, [r7, #4]
	return 0;
  401e1c:	2300      	movs	r3, #0
}
  401e1e:	4618      	mov	r0, r3
  401e20:	3714      	adds	r7, #20
  401e22:	46bd      	mov	sp, r7
  401e24:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e28:	4770      	bx	lr
	...

00401e2c <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  401e2c:	b480      	push	{r7}
  401e2e:	b083      	sub	sp, #12
  401e30:	af00      	add	r7, sp, #0
  401e32:	4603      	mov	r3, r0
  401e34:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401e36:	4909      	ldr	r1, [pc, #36]	; (401e5c <NVIC_EnableIRQ+0x30>)
  401e38:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401e3c:	095b      	lsrs	r3, r3, #5
  401e3e:	79fa      	ldrb	r2, [r7, #7]
  401e40:	f002 021f 	and.w	r2, r2, #31
  401e44:	2001      	movs	r0, #1
  401e46:	fa00 f202 	lsl.w	r2, r0, r2
  401e4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401e4e:	bf00      	nop
  401e50:	370c      	adds	r7, #12
  401e52:	46bd      	mov	sp, r7
  401e54:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e58:	4770      	bx	lr
  401e5a:	bf00      	nop
  401e5c:	e000e100 	.word	0xe000e100

00401e60 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  401e60:	b480      	push	{r7}
  401e62:	b083      	sub	sp, #12
  401e64:	af00      	add	r7, sp, #0
  401e66:	4603      	mov	r3, r0
  401e68:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  401e6a:	4909      	ldr	r1, [pc, #36]	; (401e90 <NVIC_DisableIRQ+0x30>)
  401e6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401e70:	095b      	lsrs	r3, r3, #5
  401e72:	79fa      	ldrb	r2, [r7, #7]
  401e74:	f002 021f 	and.w	r2, r2, #31
  401e78:	2001      	movs	r0, #1
  401e7a:	fa00 f202 	lsl.w	r2, r0, r2
  401e7e:	3320      	adds	r3, #32
  401e80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401e84:	bf00      	nop
  401e86:	370c      	adds	r7, #12
  401e88:	46bd      	mov	sp, r7
  401e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e8e:	4770      	bx	lr
  401e90:	e000e100 	.word	0xe000e100

00401e94 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  401e94:	b480      	push	{r7}
  401e96:	b083      	sub	sp, #12
  401e98:	af00      	add	r7, sp, #0
  401e9a:	4603      	mov	r3, r0
  401e9c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401e9e:	4909      	ldr	r1, [pc, #36]	; (401ec4 <NVIC_ClearPendingIRQ+0x30>)
  401ea0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401ea4:	095b      	lsrs	r3, r3, #5
  401ea6:	79fa      	ldrb	r2, [r7, #7]
  401ea8:	f002 021f 	and.w	r2, r2, #31
  401eac:	2001      	movs	r0, #1
  401eae:	fa00 f202 	lsl.w	r2, r0, r2
  401eb2:	3360      	adds	r3, #96	; 0x60
  401eb4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401eb8:	bf00      	nop
  401eba:	370c      	adds	r7, #12
  401ebc:	46bd      	mov	sp, r7
  401ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ec2:	4770      	bx	lr
  401ec4:	e000e100 	.word	0xe000e100

00401ec8 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  401ec8:	b480      	push	{r7}
  401eca:	b083      	sub	sp, #12
  401ecc:	af00      	add	r7, sp, #0
  401ece:	4603      	mov	r3, r0
  401ed0:	6039      	str	r1, [r7, #0]
  401ed2:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  401ed4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401ed8:	2b00      	cmp	r3, #0
  401eda:	da0b      	bge.n	401ef4 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401edc:	490d      	ldr	r1, [pc, #52]	; (401f14 <NVIC_SetPriority+0x4c>)
  401ede:	79fb      	ldrb	r3, [r7, #7]
  401ee0:	f003 030f 	and.w	r3, r3, #15
  401ee4:	3b04      	subs	r3, #4
  401ee6:	683a      	ldr	r2, [r7, #0]
  401ee8:	b2d2      	uxtb	r2, r2
  401eea:	0152      	lsls	r2, r2, #5
  401eec:	b2d2      	uxtb	r2, r2
  401eee:	440b      	add	r3, r1
  401ef0:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
}
  401ef2:	e009      	b.n	401f08 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401ef4:	4908      	ldr	r1, [pc, #32]	; (401f18 <NVIC_SetPriority+0x50>)
  401ef6:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401efa:	683a      	ldr	r2, [r7, #0]
  401efc:	b2d2      	uxtb	r2, r2
  401efe:	0152      	lsls	r2, r2, #5
  401f00:	b2d2      	uxtb	r2, r2
  401f02:	440b      	add	r3, r1
  401f04:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  401f08:	bf00      	nop
  401f0a:	370c      	adds	r7, #12
  401f0c:	46bd      	mov	sp, r7
  401f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f12:	4770      	bx	lr
  401f14:	e000ed00 	.word	0xe000ed00
  401f18:	e000e100 	.word	0xe000e100

00401f1c <osc_get_rate>:
{
  401f1c:	b480      	push	{r7}
  401f1e:	b083      	sub	sp, #12
  401f20:	af00      	add	r7, sp, #0
  401f22:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401f24:	687b      	ldr	r3, [r7, #4]
  401f26:	2b07      	cmp	r3, #7
  401f28:	d825      	bhi.n	401f76 <osc_get_rate+0x5a>
  401f2a:	a201      	add	r2, pc, #4	; (adr r2, 401f30 <osc_get_rate+0x14>)
  401f2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401f30:	00401f51 	.word	0x00401f51
  401f34:	00401f57 	.word	0x00401f57
  401f38:	00401f5d 	.word	0x00401f5d
  401f3c:	00401f63 	.word	0x00401f63
  401f40:	00401f67 	.word	0x00401f67
  401f44:	00401f6b 	.word	0x00401f6b
  401f48:	00401f6f 	.word	0x00401f6f
  401f4c:	00401f73 	.word	0x00401f73
		return OSC_SLCK_32K_RC_HZ;
  401f50:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401f54:	e010      	b.n	401f78 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401f56:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401f5a:	e00d      	b.n	401f78 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  401f5c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401f60:	e00a      	b.n	401f78 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  401f62:	4b08      	ldr	r3, [pc, #32]	; (401f84 <osc_get_rate+0x68>)
  401f64:	e008      	b.n	401f78 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401f66:	4b08      	ldr	r3, [pc, #32]	; (401f88 <osc_get_rate+0x6c>)
  401f68:	e006      	b.n	401f78 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  401f6a:	4b08      	ldr	r3, [pc, #32]	; (401f8c <osc_get_rate+0x70>)
  401f6c:	e004      	b.n	401f78 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  401f6e:	4b07      	ldr	r3, [pc, #28]	; (401f8c <osc_get_rate+0x70>)
  401f70:	e002      	b.n	401f78 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401f72:	4b06      	ldr	r3, [pc, #24]	; (401f8c <osc_get_rate+0x70>)
  401f74:	e000      	b.n	401f78 <osc_get_rate+0x5c>
	return 0;
  401f76:	2300      	movs	r3, #0
}
  401f78:	4618      	mov	r0, r3
  401f7a:	370c      	adds	r7, #12
  401f7c:	46bd      	mov	sp, r7
  401f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f82:	4770      	bx	lr
  401f84:	003d0900 	.word	0x003d0900
  401f88:	007a1200 	.word	0x007a1200
  401f8c:	00b71b00 	.word	0x00b71b00

00401f90 <sysclk_get_main_hz>:
{
  401f90:	b580      	push	{r7, lr}
  401f92:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401f94:	2006      	movs	r0, #6
  401f96:	4b05      	ldr	r3, [pc, #20]	; (401fac <sysclk_get_main_hz+0x1c>)
  401f98:	4798      	blx	r3
  401f9a:	4602      	mov	r2, r0
  401f9c:	4613      	mov	r3, r2
  401f9e:	009b      	lsls	r3, r3, #2
  401fa0:	4413      	add	r3, r2
  401fa2:	009a      	lsls	r2, r3, #2
  401fa4:	4413      	add	r3, r2
}
  401fa6:	4618      	mov	r0, r3
  401fa8:	bd80      	pop	{r7, pc}
  401faa:	bf00      	nop
  401fac:	00401f1d 	.word	0x00401f1d

00401fb0 <sysclk_get_cpu_hz>:
{
  401fb0:	b580      	push	{r7, lr}
  401fb2:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401fb4:	4b02      	ldr	r3, [pc, #8]	; (401fc0 <sysclk_get_cpu_hz+0x10>)
  401fb6:	4798      	blx	r3
  401fb8:	4603      	mov	r3, r0
}
  401fba:	4618      	mov	r0, r3
  401fbc:	bd80      	pop	{r7, pc}
  401fbe:	bf00      	nop
  401fc0:	00401f91 	.word	0x00401f91

00401fc4 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  401fc4:	b580      	push	{r7, lr}
  401fc6:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  401fc8:	4b02      	ldr	r3, [pc, #8]	; (401fd4 <sysclk_get_peripheral_hz+0x10>)
  401fca:	4798      	blx	r3
  401fcc:	4603      	mov	r3, r0
  401fce:	085b      	lsrs	r3, r3, #1
		(((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 : (1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos))) * CONFIG_SYSCLK_DIV);
}
  401fd0:	4618      	mov	r0, r3
  401fd2:	bd80      	pop	{r7, pc}
  401fd4:	00401f91 	.word	0x00401f91

00401fd8 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  401fd8:	b580      	push	{r7, lr}
  401fda:	b082      	sub	sp, #8
  401fdc:	af00      	add	r7, sp, #0
  401fde:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  401fe0:	6878      	ldr	r0, [r7, #4]
  401fe2:	4b03      	ldr	r3, [pc, #12]	; (401ff0 <sysclk_enable_peripheral_clock+0x18>)
  401fe4:	4798      	blx	r3
}
  401fe6:	bf00      	nop
  401fe8:	3708      	adds	r7, #8
  401fea:	46bd      	mov	sp, r7
  401fec:	bd80      	pop	{r7, pc}
  401fee:	bf00      	nop
  401ff0:	00400dcd 	.word	0x00400dcd

00401ff4 <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  401ff4:	b580      	push	{r7, lr}
  401ff6:	b08c      	sub	sp, #48	; 0x30
  401ff8:	af00      	add	r7, sp, #0
  401ffa:	6078      	str	r0, [r7, #4]
  401ffc:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401ffe:	4b49      	ldr	r3, [pc, #292]	; (402124 <usart_serial_init+0x130>)
  402000:	4798      	blx	r3
  402002:	4603      	mov	r3, r0
  402004:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  402006:	683b      	ldr	r3, [r7, #0]
  402008:	681b      	ldr	r3, [r3, #0]
  40200a:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  40200c:	683b      	ldr	r3, [r7, #0]
  40200e:	689b      	ldr	r3, [r3, #8]
  402010:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  402012:	683b      	ldr	r3, [r7, #0]
  402014:	681b      	ldr	r3, [r3, #0]
  402016:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  402018:	683b      	ldr	r3, [r7, #0]
  40201a:	685b      	ldr	r3, [r3, #4]
  40201c:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  40201e:	683b      	ldr	r3, [r7, #0]
  402020:	689b      	ldr	r3, [r3, #8]
  402022:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  402024:	683b      	ldr	r3, [r7, #0]
  402026:	68db      	ldr	r3, [r3, #12]
  402028:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  40202a:	2300      	movs	r3, #0
  40202c:	61fb      	str	r3, [r7, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40202e:	687b      	ldr	r3, [r7, #4]
  402030:	4a3d      	ldr	r2, [pc, #244]	; (402128 <usart_serial_init+0x134>)
  402032:	4293      	cmp	r3, r2
  402034:	d108      	bne.n	402048 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  402036:	2007      	movs	r0, #7
  402038:	4b3c      	ldr	r3, [pc, #240]	; (40212c <usart_serial_init+0x138>)
  40203a:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  40203c:	f107 0324 	add.w	r3, r7, #36	; 0x24
  402040:	4619      	mov	r1, r3
  402042:	6878      	ldr	r0, [r7, #4]
  402044:	4b3a      	ldr	r3, [pc, #232]	; (402130 <usart_serial_init+0x13c>)
  402046:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  402048:	687b      	ldr	r3, [r7, #4]
  40204a:	4a3a      	ldr	r2, [pc, #232]	; (402134 <usart_serial_init+0x140>)
  40204c:	4293      	cmp	r3, r2
  40204e:	d108      	bne.n	402062 <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  402050:	2008      	movs	r0, #8
  402052:	4b36      	ldr	r3, [pc, #216]	; (40212c <usart_serial_init+0x138>)
  402054:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  402056:	f107 0324 	add.w	r3, r7, #36	; 0x24
  40205a:	4619      	mov	r1, r3
  40205c:	6878      	ldr	r0, [r7, #4]
  40205e:	4b34      	ldr	r3, [pc, #208]	; (402130 <usart_serial_init+0x13c>)
  402060:	4798      	blx	r3
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  402062:	687b      	ldr	r3, [r7, #4]
  402064:	4a34      	ldr	r2, [pc, #208]	; (402138 <usart_serial_init+0x144>)
  402066:	4293      	cmp	r3, r2
  402068:	d108      	bne.n	40207c <usart_serial_init+0x88>
		sysclk_enable_peripheral_clock(ID_UART2);
  40206a:	202c      	movs	r0, #44	; 0x2c
  40206c:	4b2f      	ldr	r3, [pc, #188]	; (40212c <usart_serial_init+0x138>)
  40206e:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  402070:	f107 0324 	add.w	r3, r7, #36	; 0x24
  402074:	4619      	mov	r1, r3
  402076:	6878      	ldr	r0, [r7, #4]
  402078:	4b2d      	ldr	r3, [pc, #180]	; (402130 <usart_serial_init+0x13c>)
  40207a:	4798      	blx	r3
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  40207c:	687b      	ldr	r3, [r7, #4]
  40207e:	4a2f      	ldr	r2, [pc, #188]	; (40213c <usart_serial_init+0x148>)
  402080:	4293      	cmp	r3, r2
  402082:	d108      	bne.n	402096 <usart_serial_init+0xa2>
		sysclk_enable_peripheral_clock(ID_UART3);
  402084:	202d      	movs	r0, #45	; 0x2d
  402086:	4b29      	ldr	r3, [pc, #164]	; (40212c <usart_serial_init+0x138>)
  402088:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  40208a:	f107 0324 	add.w	r3, r7, #36	; 0x24
  40208e:	4619      	mov	r1, r3
  402090:	6878      	ldr	r0, [r7, #4]
  402092:	4b27      	ldr	r3, [pc, #156]	; (402130 <usart_serial_init+0x13c>)
  402094:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  402096:	687b      	ldr	r3, [r7, #4]
  402098:	4a29      	ldr	r2, [pc, #164]	; (402140 <usart_serial_init+0x14c>)
  40209a:	4293      	cmp	r3, r2
  40209c:	d111      	bne.n	4020c2 <usart_serial_init+0xce>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  40209e:	200d      	movs	r0, #13
  4020a0:	4b22      	ldr	r3, [pc, #136]	; (40212c <usart_serial_init+0x138>)
  4020a2:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  4020a4:	4b1f      	ldr	r3, [pc, #124]	; (402124 <usart_serial_init+0x130>)
  4020a6:	4798      	blx	r3
  4020a8:	4602      	mov	r2, r0
  4020aa:	f107 030c 	add.w	r3, r7, #12
  4020ae:	4619      	mov	r1, r3
  4020b0:	6878      	ldr	r0, [r7, #4]
  4020b2:	4b24      	ldr	r3, [pc, #144]	; (402144 <usart_serial_init+0x150>)
  4020b4:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  4020b6:	6878      	ldr	r0, [r7, #4]
  4020b8:	4b23      	ldr	r3, [pc, #140]	; (402148 <usart_serial_init+0x154>)
  4020ba:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4020bc:	6878      	ldr	r0, [r7, #4]
  4020be:	4b23      	ldr	r3, [pc, #140]	; (40214c <usart_serial_init+0x158>)
  4020c0:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4020c2:	687b      	ldr	r3, [r7, #4]
  4020c4:	4a22      	ldr	r2, [pc, #136]	; (402150 <usart_serial_init+0x15c>)
  4020c6:	4293      	cmp	r3, r2
  4020c8:	d111      	bne.n	4020ee <usart_serial_init+0xfa>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
  4020ca:	200e      	movs	r0, #14
  4020cc:	4b17      	ldr	r3, [pc, #92]	; (40212c <usart_serial_init+0x138>)
  4020ce:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  4020d0:	4b14      	ldr	r3, [pc, #80]	; (402124 <usart_serial_init+0x130>)
  4020d2:	4798      	blx	r3
  4020d4:	4602      	mov	r2, r0
  4020d6:	f107 030c 	add.w	r3, r7, #12
  4020da:	4619      	mov	r1, r3
  4020dc:	6878      	ldr	r0, [r7, #4]
  4020de:	4b19      	ldr	r3, [pc, #100]	; (402144 <usart_serial_init+0x150>)
  4020e0:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  4020e2:	6878      	ldr	r0, [r7, #4]
  4020e4:	4b18      	ldr	r3, [pc, #96]	; (402148 <usart_serial_init+0x154>)
  4020e6:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4020e8:	6878      	ldr	r0, [r7, #4]
  4020ea:	4b18      	ldr	r3, [pc, #96]	; (40214c <usart_serial_init+0x158>)
  4020ec:	4798      	blx	r3
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  4020ee:	687b      	ldr	r3, [r7, #4]
  4020f0:	4a18      	ldr	r2, [pc, #96]	; (402154 <usart_serial_init+0x160>)
  4020f2:	4293      	cmp	r3, r2
  4020f4:	d111      	bne.n	40211a <usart_serial_init+0x126>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM2);
		flexcom_set_opmode(FLEXCOM2, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART2);
  4020f6:	200f      	movs	r0, #15
  4020f8:	4b0c      	ldr	r3, [pc, #48]	; (40212c <usart_serial_init+0x138>)
  4020fa:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  4020fc:	4b09      	ldr	r3, [pc, #36]	; (402124 <usart_serial_init+0x130>)
  4020fe:	4798      	blx	r3
  402100:	4602      	mov	r2, r0
  402102:	f107 030c 	add.w	r3, r7, #12
  402106:	4619      	mov	r1, r3
  402108:	6878      	ldr	r0, [r7, #4]
  40210a:	4b0e      	ldr	r3, [pc, #56]	; (402144 <usart_serial_init+0x150>)
  40210c:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  40210e:	6878      	ldr	r0, [r7, #4]
  402110:	4b0d      	ldr	r3, [pc, #52]	; (402148 <usart_serial_init+0x154>)
  402112:	4798      	blx	r3
		usart_enable_rx(p_usart);
  402114:	6878      	ldr	r0, [r7, #4]
  402116:	4b0d      	ldr	r3, [pc, #52]	; (40214c <usart_serial_init+0x158>)
  402118:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  40211a:	bf00      	nop
  40211c:	3730      	adds	r7, #48	; 0x30
  40211e:	46bd      	mov	sp, r7
  402120:	bd80      	pop	{r7, pc}
  402122:	bf00      	nop
  402124:	00401fc5 	.word	0x00401fc5
  402128:	400e0800 	.word	0x400e0800
  40212c:	00401fd9 	.word	0x00401fd9
  402130:	004016fb 	.word	0x004016fb
  402134:	400e0a00 	.word	0x400e0a00
  402138:	400e1a00 	.word	0x400e1a00
  40213c:	400e1c00 	.word	0x400e1c00
  402140:	40024000 	.word	0x40024000
  402144:	00401895 	.word	0x00401895
  402148:	00401919 	.word	0x00401919
  40214c:	0040194d 	.word	0x0040194d
  402150:	40028000 	.word	0x40028000
  402154:	4002c000 	.word	0x4002c000

00402158 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  402158:	b580      	push	{r7, lr}
  40215a:	b082      	sub	sp, #8
  40215c:	af00      	add	r7, sp, #0
  40215e:	6078      	str	r0, [r7, #4]
  402160:	460b      	mov	r3, r1
  402162:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  402164:	687b      	ldr	r3, [r7, #4]
  402166:	4a36      	ldr	r2, [pc, #216]	; (402240 <usart_serial_putchar+0xe8>)
  402168:	4293      	cmp	r3, r2
  40216a:	d10a      	bne.n	402182 <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  40216c:	bf00      	nop
  40216e:	78fb      	ldrb	r3, [r7, #3]
  402170:	4619      	mov	r1, r3
  402172:	6878      	ldr	r0, [r7, #4]
  402174:	4b33      	ldr	r3, [pc, #204]	; (402244 <usart_serial_putchar+0xec>)
  402176:	4798      	blx	r3
  402178:	4603      	mov	r3, r0
  40217a:	2b00      	cmp	r3, #0
  40217c:	d1f7      	bne.n	40216e <usart_serial_putchar+0x16>
		return 1;
  40217e:	2301      	movs	r3, #1
  402180:	e05a      	b.n	402238 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  402182:	687b      	ldr	r3, [r7, #4]
  402184:	4a30      	ldr	r2, [pc, #192]	; (402248 <usart_serial_putchar+0xf0>)
  402186:	4293      	cmp	r3, r2
  402188:	d10a      	bne.n	4021a0 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  40218a:	bf00      	nop
  40218c:	78fb      	ldrb	r3, [r7, #3]
  40218e:	4619      	mov	r1, r3
  402190:	6878      	ldr	r0, [r7, #4]
  402192:	4b2c      	ldr	r3, [pc, #176]	; (402244 <usart_serial_putchar+0xec>)
  402194:	4798      	blx	r3
  402196:	4603      	mov	r3, r0
  402198:	2b00      	cmp	r3, #0
  40219a:	d1f7      	bne.n	40218c <usart_serial_putchar+0x34>
		return 1;
  40219c:	2301      	movs	r3, #1
  40219e:	e04b      	b.n	402238 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4021a0:	687b      	ldr	r3, [r7, #4]
  4021a2:	4a2a      	ldr	r2, [pc, #168]	; (40224c <usart_serial_putchar+0xf4>)
  4021a4:	4293      	cmp	r3, r2
  4021a6:	d10a      	bne.n	4021be <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  4021a8:	bf00      	nop
  4021aa:	78fb      	ldrb	r3, [r7, #3]
  4021ac:	4619      	mov	r1, r3
  4021ae:	6878      	ldr	r0, [r7, #4]
  4021b0:	4b24      	ldr	r3, [pc, #144]	; (402244 <usart_serial_putchar+0xec>)
  4021b2:	4798      	blx	r3
  4021b4:	4603      	mov	r3, r0
  4021b6:	2b00      	cmp	r3, #0
  4021b8:	d1f7      	bne.n	4021aa <usart_serial_putchar+0x52>
		return 1;
  4021ba:	2301      	movs	r3, #1
  4021bc:	e03c      	b.n	402238 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4021be:	687b      	ldr	r3, [r7, #4]
  4021c0:	4a23      	ldr	r2, [pc, #140]	; (402250 <usart_serial_putchar+0xf8>)
  4021c2:	4293      	cmp	r3, r2
  4021c4:	d10a      	bne.n	4021dc <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  4021c6:	bf00      	nop
  4021c8:	78fb      	ldrb	r3, [r7, #3]
  4021ca:	4619      	mov	r1, r3
  4021cc:	6878      	ldr	r0, [r7, #4]
  4021ce:	4b1d      	ldr	r3, [pc, #116]	; (402244 <usart_serial_putchar+0xec>)
  4021d0:	4798      	blx	r3
  4021d2:	4603      	mov	r3, r0
  4021d4:	2b00      	cmp	r3, #0
  4021d6:	d1f7      	bne.n	4021c8 <usart_serial_putchar+0x70>
		return 1;
  4021d8:	2301      	movs	r3, #1
  4021da:	e02d      	b.n	402238 <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4021dc:	687b      	ldr	r3, [r7, #4]
  4021de:	4a1d      	ldr	r2, [pc, #116]	; (402254 <usart_serial_putchar+0xfc>)
  4021e0:	4293      	cmp	r3, r2
  4021e2:	d10a      	bne.n	4021fa <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  4021e4:	bf00      	nop
  4021e6:	78fb      	ldrb	r3, [r7, #3]
  4021e8:	4619      	mov	r1, r3
  4021ea:	6878      	ldr	r0, [r7, #4]
  4021ec:	4b1a      	ldr	r3, [pc, #104]	; (402258 <usart_serial_putchar+0x100>)
  4021ee:	4798      	blx	r3
  4021f0:	4603      	mov	r3, r0
  4021f2:	2b00      	cmp	r3, #0
  4021f4:	d1f7      	bne.n	4021e6 <usart_serial_putchar+0x8e>
		return 1;
  4021f6:	2301      	movs	r3, #1
  4021f8:	e01e      	b.n	402238 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4021fa:	687b      	ldr	r3, [r7, #4]
  4021fc:	4a17      	ldr	r2, [pc, #92]	; (40225c <usart_serial_putchar+0x104>)
  4021fe:	4293      	cmp	r3, r2
  402200:	d10a      	bne.n	402218 <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  402202:	bf00      	nop
  402204:	78fb      	ldrb	r3, [r7, #3]
  402206:	4619      	mov	r1, r3
  402208:	6878      	ldr	r0, [r7, #4]
  40220a:	4b13      	ldr	r3, [pc, #76]	; (402258 <usart_serial_putchar+0x100>)
  40220c:	4798      	blx	r3
  40220e:	4603      	mov	r3, r0
  402210:	2b00      	cmp	r3, #0
  402212:	d1f7      	bne.n	402204 <usart_serial_putchar+0xac>
		return 1;
  402214:	2301      	movs	r3, #1
  402216:	e00f      	b.n	402238 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  402218:	687b      	ldr	r3, [r7, #4]
  40221a:	4a11      	ldr	r2, [pc, #68]	; (402260 <usart_serial_putchar+0x108>)
  40221c:	4293      	cmp	r3, r2
  40221e:	d10a      	bne.n	402236 <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  402220:	bf00      	nop
  402222:	78fb      	ldrb	r3, [r7, #3]
  402224:	4619      	mov	r1, r3
  402226:	6878      	ldr	r0, [r7, #4]
  402228:	4b0b      	ldr	r3, [pc, #44]	; (402258 <usart_serial_putchar+0x100>)
  40222a:	4798      	blx	r3
  40222c:	4603      	mov	r3, r0
  40222e:	2b00      	cmp	r3, #0
  402230:	d1f7      	bne.n	402222 <usart_serial_putchar+0xca>
		return 1;
  402232:	2301      	movs	r3, #1
  402234:	e000      	b.n	402238 <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  402236:	2300      	movs	r3, #0
}
  402238:	4618      	mov	r0, r3
  40223a:	3708      	adds	r7, #8
  40223c:	46bd      	mov	sp, r7
  40223e:	bd80      	pop	{r7, pc}
  402240:	400e0800 	.word	0x400e0800
  402244:	00401753 	.word	0x00401753
  402248:	400e0a00 	.word	0x400e0a00
  40224c:	400e1a00 	.word	0x400e1a00
  402250:	400e1c00 	.word	0x400e1c00
  402254:	40024000 	.word	0x40024000
  402258:	004019b9 	.word	0x004019b9
  40225c:	40028000 	.word	0x40028000
  402260:	4002c000 	.word	0x4002c000

00402264 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  402264:	b580      	push	{r7, lr}
  402266:	b084      	sub	sp, #16
  402268:	af00      	add	r7, sp, #0
  40226a:	6078      	str	r0, [r7, #4]
  40226c:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  40226e:	2300      	movs	r3, #0
  402270:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  402272:	687b      	ldr	r3, [r7, #4]
  402274:	4a34      	ldr	r2, [pc, #208]	; (402348 <usart_serial_getchar+0xe4>)
  402276:	4293      	cmp	r3, r2
  402278:	d107      	bne.n	40228a <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  40227a:	bf00      	nop
  40227c:	6839      	ldr	r1, [r7, #0]
  40227e:	6878      	ldr	r0, [r7, #4]
  402280:	4b32      	ldr	r3, [pc, #200]	; (40234c <usart_serial_getchar+0xe8>)
  402282:	4798      	blx	r3
  402284:	4603      	mov	r3, r0
  402286:	2b00      	cmp	r3, #0
  402288:	d1f8      	bne.n	40227c <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40228a:	687b      	ldr	r3, [r7, #4]
  40228c:	4a30      	ldr	r2, [pc, #192]	; (402350 <usart_serial_getchar+0xec>)
  40228e:	4293      	cmp	r3, r2
  402290:	d107      	bne.n	4022a2 <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  402292:	bf00      	nop
  402294:	6839      	ldr	r1, [r7, #0]
  402296:	6878      	ldr	r0, [r7, #4]
  402298:	4b2c      	ldr	r3, [pc, #176]	; (40234c <usart_serial_getchar+0xe8>)
  40229a:	4798      	blx	r3
  40229c:	4603      	mov	r3, r0
  40229e:	2b00      	cmp	r3, #0
  4022a0:	d1f8      	bne.n	402294 <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4022a2:	687b      	ldr	r3, [r7, #4]
  4022a4:	4a2b      	ldr	r2, [pc, #172]	; (402354 <usart_serial_getchar+0xf0>)
  4022a6:	4293      	cmp	r3, r2
  4022a8:	d107      	bne.n	4022ba <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  4022aa:	bf00      	nop
  4022ac:	6839      	ldr	r1, [r7, #0]
  4022ae:	6878      	ldr	r0, [r7, #4]
  4022b0:	4b26      	ldr	r3, [pc, #152]	; (40234c <usart_serial_getchar+0xe8>)
  4022b2:	4798      	blx	r3
  4022b4:	4603      	mov	r3, r0
  4022b6:	2b00      	cmp	r3, #0
  4022b8:	d1f8      	bne.n	4022ac <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4022ba:	687b      	ldr	r3, [r7, #4]
  4022bc:	4a26      	ldr	r2, [pc, #152]	; (402358 <usart_serial_getchar+0xf4>)
  4022be:	4293      	cmp	r3, r2
  4022c0:	d107      	bne.n	4022d2 <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  4022c2:	bf00      	nop
  4022c4:	6839      	ldr	r1, [r7, #0]
  4022c6:	6878      	ldr	r0, [r7, #4]
  4022c8:	4b20      	ldr	r3, [pc, #128]	; (40234c <usart_serial_getchar+0xe8>)
  4022ca:	4798      	blx	r3
  4022cc:	4603      	mov	r3, r0
  4022ce:	2b00      	cmp	r3, #0
  4022d0:	d1f8      	bne.n	4022c4 <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4022d2:	687b      	ldr	r3, [r7, #4]
  4022d4:	4a21      	ldr	r2, [pc, #132]	; (40235c <usart_serial_getchar+0xf8>)
  4022d6:	4293      	cmp	r3, r2
  4022d8:	d10d      	bne.n	4022f6 <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  4022da:	bf00      	nop
  4022dc:	f107 030c 	add.w	r3, r7, #12
  4022e0:	4619      	mov	r1, r3
  4022e2:	6878      	ldr	r0, [r7, #4]
  4022e4:	4b1e      	ldr	r3, [pc, #120]	; (402360 <usart_serial_getchar+0xfc>)
  4022e6:	4798      	blx	r3
  4022e8:	4603      	mov	r3, r0
  4022ea:	2b00      	cmp	r3, #0
  4022ec:	d1f6      	bne.n	4022dc <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  4022ee:	68fb      	ldr	r3, [r7, #12]
  4022f0:	b2da      	uxtb	r2, r3
  4022f2:	683b      	ldr	r3, [r7, #0]
  4022f4:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4022f6:	687b      	ldr	r3, [r7, #4]
  4022f8:	4a1a      	ldr	r2, [pc, #104]	; (402364 <usart_serial_getchar+0x100>)
  4022fa:	4293      	cmp	r3, r2
  4022fc:	d10d      	bne.n	40231a <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  4022fe:	bf00      	nop
  402300:	f107 030c 	add.w	r3, r7, #12
  402304:	4619      	mov	r1, r3
  402306:	6878      	ldr	r0, [r7, #4]
  402308:	4b15      	ldr	r3, [pc, #84]	; (402360 <usart_serial_getchar+0xfc>)
  40230a:	4798      	blx	r3
  40230c:	4603      	mov	r3, r0
  40230e:	2b00      	cmp	r3, #0
  402310:	d1f6      	bne.n	402300 <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  402312:	68fb      	ldr	r3, [r7, #12]
  402314:	b2da      	uxtb	r2, r3
  402316:	683b      	ldr	r3, [r7, #0]
  402318:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40231a:	687b      	ldr	r3, [r7, #4]
  40231c:	4a12      	ldr	r2, [pc, #72]	; (402368 <usart_serial_getchar+0x104>)
  40231e:	4293      	cmp	r3, r2
  402320:	d10d      	bne.n	40233e <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  402322:	bf00      	nop
  402324:	f107 030c 	add.w	r3, r7, #12
  402328:	4619      	mov	r1, r3
  40232a:	6878      	ldr	r0, [r7, #4]
  40232c:	4b0c      	ldr	r3, [pc, #48]	; (402360 <usart_serial_getchar+0xfc>)
  40232e:	4798      	blx	r3
  402330:	4603      	mov	r3, r0
  402332:	2b00      	cmp	r3, #0
  402334:	d1f6      	bne.n	402324 <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  402336:	68fb      	ldr	r3, [r7, #12]
  402338:	b2da      	uxtb	r2, r3
  40233a:	683b      	ldr	r3, [r7, #0]
  40233c:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  40233e:	bf00      	nop
  402340:	3710      	adds	r7, #16
  402342:	46bd      	mov	sp, r7
  402344:	bd80      	pop	{r7, pc}
  402346:	bf00      	nop
  402348:	400e0800 	.word	0x400e0800
  40234c:	00401783 	.word	0x00401783
  402350:	400e0a00 	.word	0x400e0a00
  402354:	400e1a00 	.word	0x400e1a00
  402358:	400e1c00 	.word	0x400e1c00
  40235c:	40024000 	.word	0x40024000
  402360:	004019eb 	.word	0x004019eb
  402364:	40028000 	.word	0x40028000
  402368:	4002c000 	.word	0x4002c000

0040236c <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  40236c:	b580      	push	{r7, lr}
  40236e:	b082      	sub	sp, #8
  402370:	af00      	add	r7, sp, #0
  402372:	6078      	str	r0, [r7, #4]
  402374:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  402376:	4a0f      	ldr	r2, [pc, #60]	; (4023b4 <stdio_serial_init+0x48>)
  402378:	687b      	ldr	r3, [r7, #4]
  40237a:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  40237c:	4b0e      	ldr	r3, [pc, #56]	; (4023b8 <stdio_serial_init+0x4c>)
  40237e:	4a0f      	ldr	r2, [pc, #60]	; (4023bc <stdio_serial_init+0x50>)
  402380:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  402382:	4b0f      	ldr	r3, [pc, #60]	; (4023c0 <stdio_serial_init+0x54>)
  402384:	4a0f      	ldr	r2, [pc, #60]	; (4023c4 <stdio_serial_init+0x58>)
  402386:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  402388:	6839      	ldr	r1, [r7, #0]
  40238a:	6878      	ldr	r0, [r7, #4]
  40238c:	4b0e      	ldr	r3, [pc, #56]	; (4023c8 <stdio_serial_init+0x5c>)
  40238e:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  402390:	4b0e      	ldr	r3, [pc, #56]	; (4023cc <stdio_serial_init+0x60>)
  402392:	681b      	ldr	r3, [r3, #0]
  402394:	689b      	ldr	r3, [r3, #8]
  402396:	2100      	movs	r1, #0
  402398:	4618      	mov	r0, r3
  40239a:	4b0d      	ldr	r3, [pc, #52]	; (4023d0 <stdio_serial_init+0x64>)
  40239c:	4798      	blx	r3
	setbuf(stdin, NULL);
  40239e:	4b0b      	ldr	r3, [pc, #44]	; (4023cc <stdio_serial_init+0x60>)
  4023a0:	681b      	ldr	r3, [r3, #0]
  4023a2:	685b      	ldr	r3, [r3, #4]
  4023a4:	2100      	movs	r1, #0
  4023a6:	4618      	mov	r0, r3
  4023a8:	4b09      	ldr	r3, [pc, #36]	; (4023d0 <stdio_serial_init+0x64>)
  4023aa:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  4023ac:	bf00      	nop
  4023ae:	3708      	adds	r7, #8
  4023b0:	46bd      	mov	sp, r7
  4023b2:	bd80      	pop	{r7, pc}
  4023b4:	20400924 	.word	0x20400924
  4023b8:	20400920 	.word	0x20400920
  4023bc:	00402159 	.word	0x00402159
  4023c0:	2040091c 	.word	0x2040091c
  4023c4:	00402265 	.word	0x00402265
  4023c8:	00401ff5 	.word	0x00401ff5
  4023cc:	2040000c 	.word	0x2040000c
  4023d0:	00402845 	.word	0x00402845

004023d4 <Button1_Handler>:

/**
 *  Handle Interrupcao botao 1
 */
static void Button1_Handler(uint32_t id, uint32_t mask)
{
  4023d4:	b480      	push	{r7}
  4023d6:	b083      	sub	sp, #12
  4023d8:	af00      	add	r7, sp, #0
  4023da:	6078      	str	r0, [r7, #4]
  4023dc:	6039      	str	r1, [r7, #0]

}
  4023de:	bf00      	nop
  4023e0:	370c      	adds	r7, #12
  4023e2:	46bd      	mov	sp, r7
  4023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4023e8:	4770      	bx	lr
	...

004023ec <TC1_Handler>:

/**
 *  Interrupt handler for TC1 interrupt.
 */
void TC1_Handler(void){
  4023ec:	b580      	push	{r7, lr}
  4023ee:	b082      	sub	sp, #8
  4023f0:	af00      	add	r7, sp, #0
	volatile uint32_t ul_dummy;

    /****************************************************************
	* Devemos indicar ao TC que a interrupo foi satisfeita.
    ******************************************************************/
	ul_dummy = tc_get_status(TC0, 1);
  4023f2:	2101      	movs	r1, #1
  4023f4:	4807      	ldr	r0, [pc, #28]	; (402414 <TC1_Handler+0x28>)
  4023f6:	4b08      	ldr	r3, [pc, #32]	; (402418 <TC1_Handler+0x2c>)
  4023f8:	4798      	blx	r3
  4023fa:	4603      	mov	r3, r0
  4023fc:	607b      	str	r3, [r7, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  4023fe:	687b      	ldr	r3, [r7, #4]

	/** Muda o estado do LED */
  pin_toggle(LED_PIO, LED_PIN_MASK);
  402400:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  402404:	4805      	ldr	r0, [pc, #20]	; (40241c <TC1_Handler+0x30>)
  402406:	4b06      	ldr	r3, [pc, #24]	; (402420 <TC1_Handler+0x34>)
  402408:	4798      	blx	r3

 }
  40240a:	bf00      	nop
  40240c:	3708      	adds	r7, #8
  40240e:	46bd      	mov	sp, r7
  402410:	bd80      	pop	{r7, pc}
  402412:	bf00      	nop
  402414:	4000c000 	.word	0x4000c000
  402418:	00401631 	.word	0x00401631
  40241c:	400e1200 	.word	0x400e1200
  402420:	0040246d 	.word	0x0040246d

00402424 <RTC_Handler>:

/**
 * \brief Interrupt handler for the RTC. Refresh the display.
 */
void RTC_Handler(void)
{
  402424:	b580      	push	{r7, lr}
  402426:	b082      	sub	sp, #8
  402428:	af00      	add	r7, sp, #0
	uint32_t ul_status = rtc_get_status(RTC);
  40242a:	480d      	ldr	r0, [pc, #52]	; (402460 <RTC_Handler+0x3c>)
  40242c:	4b0d      	ldr	r3, [pc, #52]	; (402464 <RTC_Handler+0x40>)
  40242e:	4798      	blx	r3
  402430:	6078      	str	r0, [r7, #4]

	/* Second increment interrupt */
	if ((ul_status & RTC_SR_SEC) == RTC_SR_SEC) {
  402432:	687b      	ldr	r3, [r7, #4]
  402434:	f003 0304 	and.w	r3, r3, #4
  402438:	2b00      	cmp	r3, #0
  40243a:	d004      	beq.n	402446 <RTC_Handler+0x22>

		rtc_clear_status(RTC, RTC_SCCR_SECCLR);
  40243c:	2104      	movs	r1, #4
  40243e:	4808      	ldr	r0, [pc, #32]	; (402460 <RTC_Handler+0x3c>)
  402440:	4b09      	ldr	r3, [pc, #36]	; (402468 <RTC_Handler+0x44>)
  402442:	4798      	blx	r3
		if ((ul_status & RTC_SR_ALARM) == RTC_SR_ALARM) {

			rtc_clear_status(RTC, RTC_SCCR_ALRCLR);
		}
	}
}
  402444:	e008      	b.n	402458 <RTC_Handler+0x34>
		if ((ul_status & RTC_SR_ALARM) == RTC_SR_ALARM) {
  402446:	687b      	ldr	r3, [r7, #4]
  402448:	f003 0302 	and.w	r3, r3, #2
  40244c:	2b00      	cmp	r3, #0
  40244e:	d003      	beq.n	402458 <RTC_Handler+0x34>
			rtc_clear_status(RTC, RTC_SCCR_ALRCLR);
  402450:	2102      	movs	r1, #2
  402452:	4803      	ldr	r0, [pc, #12]	; (402460 <RTC_Handler+0x3c>)
  402454:	4b04      	ldr	r3, [pc, #16]	; (402468 <RTC_Handler+0x44>)
  402456:	4798      	blx	r3
}
  402458:	bf00      	nop
  40245a:	3708      	adds	r7, #8
  40245c:	46bd      	mov	sp, r7
  40245e:	bd80      	pop	{r7, pc}
  402460:	400e1860 	.word	0x400e1860
  402464:	0040152d 	.word	0x0040152d
  402468:	00401545 	.word	0x00401545

0040246c <pin_toggle>:
/************************************************************************/

/**
 *  Toggle pin controlado pelo PIO (out)
 */
void pin_toggle(Pio *pio, uint32_t mask){
  40246c:	b580      	push	{r7, lr}
  40246e:	b082      	sub	sp, #8
  402470:	af00      	add	r7, sp, #0
  402472:	6078      	str	r0, [r7, #4]
  402474:	6039      	str	r1, [r7, #0]
   if(pio_get_output_data_status(pio, mask))
  402476:	6839      	ldr	r1, [r7, #0]
  402478:	6878      	ldr	r0, [r7, #4]
  40247a:	4b09      	ldr	r3, [pc, #36]	; (4024a0 <pin_toggle+0x34>)
  40247c:	4798      	blx	r3
  40247e:	4603      	mov	r3, r0
  402480:	2b00      	cmp	r3, #0
  402482:	d004      	beq.n	40248e <pin_toggle+0x22>
    pio_clear(pio, mask);
  402484:	6839      	ldr	r1, [r7, #0]
  402486:	6878      	ldr	r0, [r7, #4]
  402488:	4b06      	ldr	r3, [pc, #24]	; (4024a4 <pin_toggle+0x38>)
  40248a:	4798      	blx	r3
   else
    pio_set(pio,mask);
}
  40248c:	e003      	b.n	402496 <pin_toggle+0x2a>
    pio_set(pio,mask);
  40248e:	6839      	ldr	r1, [r7, #0]
  402490:	6878      	ldr	r0, [r7, #4]
  402492:	4b05      	ldr	r3, [pc, #20]	; (4024a8 <pin_toggle+0x3c>)
  402494:	4798      	blx	r3
}
  402496:	bf00      	nop
  402498:	3708      	adds	r7, #8
  40249a:	46bd      	mov	sp, r7
  40249c:	bd80      	pop	{r7, pc}
  40249e:	bf00      	nop
  4024a0:	00400841 	.word	0x00400841
  4024a4:	00400631 	.word	0x00400631
  4024a8:	00400615 	.word	0x00400615

004024ac <BUT_init>:

/**
 * @Brief Inicializa o pino do BUT
 */
void BUT_init(void){
  4024ac:	b590      	push	{r4, r7, lr}
  4024ae:	b083      	sub	sp, #12
  4024b0:	af02      	add	r7, sp, #8
    /* config. pino botao em modo de entrada */
    pmc_enable_periph_clk(BUT_PIO_ID);
  4024b2:	200a      	movs	r0, #10
  4024b4:	4b10      	ldr	r3, [pc, #64]	; (4024f8 <BUT_init+0x4c>)
  4024b6:	4798      	blx	r3
    pio_set_input(BUT_PIO, BUT_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  4024b8:	2209      	movs	r2, #9
  4024ba:	f44f 6100 	mov.w	r1, #2048	; 0x800
  4024be:	480f      	ldr	r0, [pc, #60]	; (4024fc <BUT_init+0x50>)
  4024c0:	4b0f      	ldr	r3, [pc, #60]	; (402500 <BUT_init+0x54>)
  4024c2:	4798      	blx	r3

    /* config. interrupcao em borda de descida no botao do kit */
    /* indica funcao (but_Handler) a ser chamada quando houver uma interrupo */
    pio_enable_interrupt(BUT_PIO, BUT_PIN_MASK);
  4024c4:	f44f 6100 	mov.w	r1, #2048	; 0x800
  4024c8:	480c      	ldr	r0, [pc, #48]	; (4024fc <BUT_init+0x50>)
  4024ca:	4b0e      	ldr	r3, [pc, #56]	; (402504 <BUT_init+0x58>)
  4024cc:	4798      	blx	r3
    pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_PIN_MASK, PIO_IT_FALL_EDGE, Button1_Handler);
  4024ce:	4b0e      	ldr	r3, [pc, #56]	; (402508 <BUT_init+0x5c>)
  4024d0:	9300      	str	r3, [sp, #0]
  4024d2:	2350      	movs	r3, #80	; 0x50
  4024d4:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4024d8:	210a      	movs	r1, #10
  4024da:	4808      	ldr	r0, [pc, #32]	; (4024fc <BUT_init+0x50>)
  4024dc:	4c0b      	ldr	r4, [pc, #44]	; (40250c <BUT_init+0x60>)
  4024de:	47a0      	blx	r4

    /* habilita interrupco do PIO que controla o botao */
    /* e configura sua prioridade                        */
    NVIC_EnableIRQ(BUT_PIO_ID);
  4024e0:	200a      	movs	r0, #10
  4024e2:	4b0b      	ldr	r3, [pc, #44]	; (402510 <BUT_init+0x64>)
  4024e4:	4798      	blx	r3
    NVIC_SetPriority(BUT_PIO_ID, 1);
  4024e6:	2101      	movs	r1, #1
  4024e8:	200a      	movs	r0, #10
  4024ea:	4b0a      	ldr	r3, [pc, #40]	; (402514 <BUT_init+0x68>)
  4024ec:	4798      	blx	r3
};
  4024ee:	bf00      	nop
  4024f0:	3704      	adds	r7, #4
  4024f2:	46bd      	mov	sp, r7
  4024f4:	bd90      	pop	{r4, r7, pc}
  4024f6:	bf00      	nop
  4024f8:	00400dcd 	.word	0x00400dcd
  4024fc:	400e0e00 	.word	0x400e0e00
  402500:	0040075d 	.word	0x0040075d
  402504:	004008d5 	.word	0x004008d5
  402508:	004023d5 	.word	0x004023d5
  40250c:	004009f1 	.word	0x004009f1
  402510:	00401e2d 	.word	0x00401e2d
  402514:	00401ec9 	.word	0x00401ec9

00402518 <LED_init>:

/**
 * @Brief Inicializa o pino do LED
 */
void LED_init(int estado){
  402518:	b590      	push	{r4, r7, lr}
  40251a:	b085      	sub	sp, #20
  40251c:	af02      	add	r7, sp, #8
  40251e:	6078      	str	r0, [r7, #4]
    pmc_enable_periph_clk(LED_PIO_ID);
  402520:	200c      	movs	r0, #12
  402522:	4b07      	ldr	r3, [pc, #28]	; (402540 <LED_init+0x28>)
  402524:	4798      	blx	r3
    pio_set_output(LED_PIO, LED_PIN_MASK, estado, 0, 0 );
  402526:	687a      	ldr	r2, [r7, #4]
  402528:	2300      	movs	r3, #0
  40252a:	9300      	str	r3, [sp, #0]
  40252c:	2300      	movs	r3, #0
  40252e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  402532:	4804      	ldr	r0, [pc, #16]	; (402544 <LED_init+0x2c>)
  402534:	4c04      	ldr	r4, [pc, #16]	; (402548 <LED_init+0x30>)
  402536:	47a0      	blx	r4
};
  402538:	bf00      	nop
  40253a:	370c      	adds	r7, #12
  40253c:	46bd      	mov	sp, r7
  40253e:	bd90      	pop	{r4, r7, pc}
  402540:	00400dcd 	.word	0x00400dcd
  402544:	400e1200 	.word	0x400e1200
  402548:	004007dd 	.word	0x004007dd

0040254c <TC1_init>:

/**
 * Configura TimerCounter (TC0) para gerar uma interrupcao no canal 0-(ID_TC1)
 * a cada 250 ms (4Hz)
 */
void TC1_init(void){
  40254c:	b590      	push	{r4, r7, lr}
  40254e:	b087      	sub	sp, #28
  402550:	af02      	add	r7, sp, #8
    uint32_t ul_div;
    uint32_t ul_tcclks;
    uint32_t ul_sysclk = sysclk_get_cpu_hz();
  402552:	4b1e      	ldr	r3, [pc, #120]	; (4025cc <TC1_init+0x80>)
  402554:	4798      	blx	r3
  402556:	60f8      	str	r0, [r7, #12]

    uint32_t channel = 1;
  402558:	2301      	movs	r3, #1
  40255a:	60bb      	str	r3, [r7, #8]

    /* Configura o PMC */
    pmc_enable_periph_clk(ID_TC1);
  40255c:	2018      	movs	r0, #24
  40255e:	4b1c      	ldr	r3, [pc, #112]	; (4025d0 <TC1_init+0x84>)
  402560:	4798      	blx	r3

    /** Configura o TC para operar em  4Mhz e interrupco no RC compare */
    tc_find_mck_divisor(4, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  402562:	4639      	mov	r1, r7
  402564:	1d3a      	adds	r2, r7, #4
  402566:	68fb      	ldr	r3, [r7, #12]
  402568:	9300      	str	r3, [sp, #0]
  40256a:	460b      	mov	r3, r1
  40256c:	68f9      	ldr	r1, [r7, #12]
  40256e:	2004      	movs	r0, #4
  402570:	4c18      	ldr	r4, [pc, #96]	; (4025d4 <TC1_init+0x88>)
  402572:	47a0      	blx	r4
    tc_init(TC0, channel, ul_tcclks | TC_CMR_WAVE);
  402574:	683b      	ldr	r3, [r7, #0]
  402576:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  40257a:	461a      	mov	r2, r3
  40257c:	68b9      	ldr	r1, [r7, #8]
  40257e:	4816      	ldr	r0, [pc, #88]	; (4025d8 <TC1_init+0x8c>)
  402580:	4b16      	ldr	r3, [pc, #88]	; (4025dc <TC1_init+0x90>)
  402582:	4798      	blx	r3

    // Enable RC interrupt
    tc_write_rc(TC0, channel, (ul_sysclk / ul_div) / 4);
  402584:	687b      	ldr	r3, [r7, #4]
  402586:	68fa      	ldr	r2, [r7, #12]
  402588:	fbb2 f3f3 	udiv	r3, r2, r3
  40258c:	089b      	lsrs	r3, r3, #2
  40258e:	461a      	mov	r2, r3
  402590:	68b9      	ldr	r1, [r7, #8]
  402592:	4811      	ldr	r0, [pc, #68]	; (4025d8 <TC1_init+0x8c>)
  402594:	4b12      	ldr	r3, [pc, #72]	; (4025e0 <TC1_init+0x94>)
  402596:	4798      	blx	r3

    tc_write_ra(TC0, channel, (ul_sysclk / ul_div) / 8);
  402598:	687b      	ldr	r3, [r7, #4]
  40259a:	68fa      	ldr	r2, [r7, #12]
  40259c:	fbb2 f3f3 	udiv	r3, r2, r3
  4025a0:	08db      	lsrs	r3, r3, #3
  4025a2:	461a      	mov	r2, r3
  4025a4:	68b9      	ldr	r1, [r7, #8]
  4025a6:	480c      	ldr	r0, [pc, #48]	; (4025d8 <TC1_init+0x8c>)
  4025a8:	4b0e      	ldr	r3, [pc, #56]	; (4025e4 <TC1_init+0x98>)
  4025aa:	4798      	blx	r3


    /* Configura e ativa interrupco no TC canal 0 */
    NVIC_EnableIRQ((IRQn_Type) ID_TC1);
  4025ac:	2018      	movs	r0, #24
  4025ae:	4b0e      	ldr	r3, [pc, #56]	; (4025e8 <TC1_init+0x9c>)
  4025b0:	4798      	blx	r3
    tc_enable_interrupt(TC0, channel, TC_IER_CPCS | TC_IER_CPAS);
  4025b2:	2214      	movs	r2, #20
  4025b4:	68b9      	ldr	r1, [r7, #8]
  4025b6:	4808      	ldr	r0, [pc, #32]	; (4025d8 <TC1_init+0x8c>)
  4025b8:	4b0c      	ldr	r3, [pc, #48]	; (4025ec <TC1_init+0xa0>)
  4025ba:	4798      	blx	r3

    /* Inicializa o canal 0 do TC */
    tc_start(TC0, channel);
  4025bc:	68b9      	ldr	r1, [r7, #8]
  4025be:	4806      	ldr	r0, [pc, #24]	; (4025d8 <TC1_init+0x8c>)
  4025c0:	4b0b      	ldr	r3, [pc, #44]	; (4025f0 <TC1_init+0xa4>)
  4025c2:	4798      	blx	r3
}
  4025c4:	bf00      	nop
  4025c6:	3714      	adds	r7, #20
  4025c8:	46bd      	mov	sp, r7
  4025ca:	bd90      	pop	{r4, r7, pc}
  4025cc:	00401fb1 	.word	0x00401fb1
  4025d0:	00400dcd 	.word	0x00400dcd
  4025d4:	00401655 	.word	0x00401655
  4025d8:	4000c000 	.word	0x4000c000
  4025dc:	00401561 	.word	0x00401561
  4025e0:	004015e3 	.word	0x004015e3
  4025e4:	004015bd 	.word	0x004015bd
  4025e8:	00401e2d 	.word	0x00401e2d
  4025ec:	00401609 	.word	0x00401609
  4025f0:	0040159b 	.word	0x0040159b

004025f4 <RTC_init>:

/**
 * Configura o RTC para funcionar com interrupcao de alarme
 */
void RTC_init(){
  4025f4:	b590      	push	{r4, r7, lr}
  4025f6:	b083      	sub	sp, #12
  4025f8:	af02      	add	r7, sp, #8
    /* Configura o PMC */
    pmc_enable_periph_clk(ID_RTC);
  4025fa:	2002      	movs	r0, #2
  4025fc:	4b14      	ldr	r3, [pc, #80]	; (402650 <RTC_init+0x5c>)
  4025fe:	4798      	blx	r3

    /* Default RTC configuration, 24-hour mode */
    rtc_set_hour_mode(RTC, 0);
  402600:	2100      	movs	r1, #0
  402602:	4814      	ldr	r0, [pc, #80]	; (402654 <RTC_init+0x60>)
  402604:	4b14      	ldr	r3, [pc, #80]	; (402658 <RTC_init+0x64>)
  402606:	4798      	blx	r3

    /* Configura data e hora manualmente */
    rtc_set_date(RTC, YEAR, MOUNTH, DAY, WEEK);
  402608:	230d      	movs	r3, #13
  40260a:	9300      	str	r3, [sp, #0]
  40260c:	231b      	movs	r3, #27
  40260e:	2203      	movs	r2, #3
  402610:	f240 71e1 	movw	r1, #2017	; 0x7e1
  402614:	480f      	ldr	r0, [pc, #60]	; (402654 <RTC_init+0x60>)
  402616:	4c11      	ldr	r4, [pc, #68]	; (40265c <RTC_init+0x68>)
  402618:	47a0      	blx	r4
    rtc_set_time(RTC, HOUR, MINUTE, SECOND);
  40261a:	2300      	movs	r3, #0
  40261c:	2205      	movs	r2, #5
  40261e:	2109      	movs	r1, #9
  402620:	480c      	ldr	r0, [pc, #48]	; (402654 <RTC_init+0x60>)
  402622:	4c0f      	ldr	r4, [pc, #60]	; (402660 <RTC_init+0x6c>)
  402624:	47a0      	blx	r4

    /* Configure RTC interrupts */
    NVIC_DisableIRQ(RTC_IRQn);
  402626:	2002      	movs	r0, #2
  402628:	4b0e      	ldr	r3, [pc, #56]	; (402664 <RTC_init+0x70>)
  40262a:	4798      	blx	r3
    NVIC_ClearPendingIRQ(RTC_IRQn);
  40262c:	2002      	movs	r0, #2
  40262e:	4b0e      	ldr	r3, [pc, #56]	; (402668 <RTC_init+0x74>)
  402630:	4798      	blx	r3
    NVIC_SetPriority(RTC_IRQn, 0);
  402632:	2100      	movs	r1, #0
  402634:	2002      	movs	r0, #2
  402636:	4b0d      	ldr	r3, [pc, #52]	; (40266c <RTC_init+0x78>)
  402638:	4798      	blx	r3
    NVIC_EnableIRQ(RTC_IRQn);
  40263a:	2002      	movs	r0, #2
  40263c:	4b0c      	ldr	r3, [pc, #48]	; (402670 <RTC_init+0x7c>)
  40263e:	4798      	blx	r3

    /* Ativa interrupcao via alarme */
    rtc_enable_interrupt(RTC,  RTC_IER_ALREN);
  402640:	2102      	movs	r1, #2
  402642:	4804      	ldr	r0, [pc, #16]	; (402654 <RTC_init+0x60>)
  402644:	4b0b      	ldr	r3, [pc, #44]	; (402674 <RTC_init+0x80>)
  402646:	4798      	blx	r3

}
  402648:	bf00      	nop
  40264a:	3704      	adds	r7, #4
  40264c:	46bd      	mov	sp, r7
  40264e:	bd90      	pop	{r4, r7, pc}
  402650:	00400dcd 	.word	0x00400dcd
  402654:	400e1860 	.word	0x400e1860
  402658:	00401295 	.word	0x00401295
  40265c:	004013f1 	.word	0x004013f1
  402660:	004012e9 	.word	0x004012e9
  402664:	00401e61 	.word	0x00401e61
  402668:	00401e95 	.word	0x00401e95
  40266c:	00401ec9 	.word	0x00401ec9
  402670:	00401e2d 	.word	0x00401e2d
  402674:	004012cb 	.word	0x004012cb

00402678 <USART1_init>:

/**
 * \brief Configure UART console.
 */
static void USART1_init(void){
  402678:	b580      	push	{r7, lr}
  40267a:	b086      	sub	sp, #24
  40267c:	af00      	add	r7, sp, #0

  /* Configura USART1 Pinos */
 sysclk_enable_peripheral_clock(ID_PIOB);
  40267e:	200b      	movs	r0, #11
  402680:	4b1a      	ldr	r3, [pc, #104]	; (4026ec <USART1_init+0x74>)
  402682:	4798      	blx	r3
 sysclk_enable_peripheral_clock(ID_PIOA);
  402684:	200a      	movs	r0, #10
  402686:	4b19      	ldr	r3, [pc, #100]	; (4026ec <USART1_init+0x74>)
  402688:	4798      	blx	r3
 pio_set_peripheral(PIOB, PIO_PERIPH_D, PIO_PB4);  // RX
  40268a:	2210      	movs	r2, #16
  40268c:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  402690:	4817      	ldr	r0, [pc, #92]	; (4026f0 <USART1_init+0x78>)
  402692:	4b18      	ldr	r3, [pc, #96]	; (4026f4 <USART1_init+0x7c>)
  402694:	4798      	blx	r3
 pio_set_peripheral(PIOA, PIO_PERIPH_A, PIO_PA21); // TX
  402696:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  40269a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40269e:	4816      	ldr	r0, [pc, #88]	; (4026f8 <USART1_init+0x80>)
  4026a0:	4b14      	ldr	r3, [pc, #80]	; (4026f4 <USART1_init+0x7c>)
  4026a2:	4798      	blx	r3
 MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  4026a4:	4a15      	ldr	r2, [pc, #84]	; (4026fc <USART1_init+0x84>)
  4026a6:	4b15      	ldr	r3, [pc, #84]	; (4026fc <USART1_init+0x84>)
  4026a8:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  4026ac:	f043 0310 	orr.w	r3, r3, #16
  4026b0:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114

  /* Configura opcoes USART */
  const sam_usart_opt_t usart_settings = {
  4026b4:	463b      	mov	r3, r7
  4026b6:	2200      	movs	r2, #0
  4026b8:	601a      	str	r2, [r3, #0]
  4026ba:	605a      	str	r2, [r3, #4]
  4026bc:	609a      	str	r2, [r3, #8]
  4026be:	60da      	str	r2, [r3, #12]
  4026c0:	611a      	str	r2, [r3, #16]
  4026c2:	615a      	str	r2, [r3, #20]
  4026c4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  4026c8:	603b      	str	r3, [r7, #0]
  4026ca:	23c0      	movs	r3, #192	; 0xc0
  4026cc:	607b      	str	r3, [r7, #4]
  4026ce:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4026d2:	60bb      	str	r3, [r7, #8]
    .stop_bits    = US_MR_NBSTOP_1_BIT    ,
    .channel_mode = US_MR_CHMODE_NORMAL
  };

  /* Ativa Clock periferico USART0 */
  sysclk_enable_peripheral_clock(USART_COM_ID);
  4026d4:	200e      	movs	r0, #14
  4026d6:	4b05      	ldr	r3, [pc, #20]	; (4026ec <USART1_init+0x74>)
  4026d8:	4798      	blx	r3
 	stdio_serial_init(CONF_UART, &usart_settings);
  4026da:	463b      	mov	r3, r7
  4026dc:	4619      	mov	r1, r3
  4026de:	4808      	ldr	r0, [pc, #32]	; (402700 <USART1_init+0x88>)
  4026e0:	4b08      	ldr	r3, [pc, #32]	; (402704 <USART1_init+0x8c>)
  4026e2:	4798      	blx	r3

 }
  4026e4:	bf00      	nop
  4026e6:	3718      	adds	r7, #24
  4026e8:	46bd      	mov	sp, r7
  4026ea:	bd80      	pop	{r7, pc}
  4026ec:	00401fd9 	.word	0x00401fd9
  4026f0:	400e1000 	.word	0x400e1000
  4026f4:	0040064d 	.word	0x0040064d
  4026f8:	400e0e00 	.word	0x400e0e00
  4026fc:	40088000 	.word	0x40088000
  402700:	40028000 	.word	0x40028000
  402704:	0040236d 	.word	0x0040236d

00402708 <main>:

/************************************************************************/
/* Main Code	                                                        */
/************************************************************************/
int main(void){
  402708:	b580      	push	{r7, lr}
  40270a:	af00      	add	r7, sp, #0
	/* Initialize the SAM system */
	sysclk_init();
  40270c:	4b0a      	ldr	r3, [pc, #40]	; (402738 <main+0x30>)
  40270e:	4798      	blx	r3

	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  402710:	4b0a      	ldr	r3, [pc, #40]	; (40273c <main+0x34>)
  402712:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402716:	605a      	str	r2, [r3, #4]

  /* Configura Leds */
  LED_init(0);
  402718:	2000      	movs	r0, #0
  40271a:	4b09      	ldr	r3, [pc, #36]	; (402740 <main+0x38>)
  40271c:	4798      	blx	r3

	/* Configura os botes */
	BUT_init();
  40271e:	4b09      	ldr	r3, [pc, #36]	; (402744 <main+0x3c>)
  402720:	4798      	blx	r3

  /** Configura timer 0 */
  TC1_init();
  402722:	4b09      	ldr	r3, [pc, #36]	; (402748 <main+0x40>)
  402724:	4798      	blx	r3

  /** Configura RTC */
  RTC_init();
  402726:	4b09      	ldr	r3, [pc, #36]	; (40274c <main+0x44>)
  402728:	4798      	blx	r3

  /** Inicializa USART como printf */
  USART1_init();
  40272a:	4b09      	ldr	r3, [pc, #36]	; (402750 <main+0x48>)
  40272c:	4798      	blx	r3

	while (1) {
    pmc_sleep(SLEEPMGR_SLEEP_WFI);
  40272e:	2002      	movs	r0, #2
  402730:	4b08      	ldr	r3, [pc, #32]	; (402754 <main+0x4c>)
  402732:	4798      	blx	r3
  402734:	e7fb      	b.n	40272e <main+0x26>
  402736:	bf00      	nop
  402738:	004004ad 	.word	0x004004ad
  40273c:	400e1850 	.word	0x400e1850
  402740:	00402519 	.word	0x00402519
  402744:	004024ad 	.word	0x004024ad
  402748:	0040254d 	.word	0x0040254d
  40274c:	004025f5 	.word	0x004025f5
  402750:	00402679 	.word	0x00402679
  402754:	00400f01 	.word	0x00400f01

00402758 <__libc_init_array>:
  402758:	b570      	push	{r4, r5, r6, lr}
  40275a:	4e0f      	ldr	r6, [pc, #60]	; (402798 <__libc_init_array+0x40>)
  40275c:	4d0f      	ldr	r5, [pc, #60]	; (40279c <__libc_init_array+0x44>)
  40275e:	1b76      	subs	r6, r6, r5
  402760:	10b6      	asrs	r6, r6, #2
  402762:	bf18      	it	ne
  402764:	2400      	movne	r4, #0
  402766:	d005      	beq.n	402774 <__libc_init_array+0x1c>
  402768:	3401      	adds	r4, #1
  40276a:	f855 3b04 	ldr.w	r3, [r5], #4
  40276e:	4798      	blx	r3
  402770:	42a6      	cmp	r6, r4
  402772:	d1f9      	bne.n	402768 <__libc_init_array+0x10>
  402774:	4e0a      	ldr	r6, [pc, #40]	; (4027a0 <__libc_init_array+0x48>)
  402776:	4d0b      	ldr	r5, [pc, #44]	; (4027a4 <__libc_init_array+0x4c>)
  402778:	1b76      	subs	r6, r6, r5
  40277a:	f001 f815 	bl	4037a8 <_init>
  40277e:	10b6      	asrs	r6, r6, #2
  402780:	bf18      	it	ne
  402782:	2400      	movne	r4, #0
  402784:	d006      	beq.n	402794 <__libc_init_array+0x3c>
  402786:	3401      	adds	r4, #1
  402788:	f855 3b04 	ldr.w	r3, [r5], #4
  40278c:	4798      	blx	r3
  40278e:	42a6      	cmp	r6, r4
  402790:	d1f9      	bne.n	402786 <__libc_init_array+0x2e>
  402792:	bd70      	pop	{r4, r5, r6, pc}
  402794:	bd70      	pop	{r4, r5, r6, pc}
  402796:	bf00      	nop
  402798:	004037b4 	.word	0x004037b4
  40279c:	004037b4 	.word	0x004037b4
  4027a0:	004037bc 	.word	0x004037bc
  4027a4:	004037b4 	.word	0x004037b4

004027a8 <memset>:
  4027a8:	b470      	push	{r4, r5, r6}
  4027aa:	0786      	lsls	r6, r0, #30
  4027ac:	d046      	beq.n	40283c <memset+0x94>
  4027ae:	1e54      	subs	r4, r2, #1
  4027b0:	2a00      	cmp	r2, #0
  4027b2:	d041      	beq.n	402838 <memset+0x90>
  4027b4:	b2ca      	uxtb	r2, r1
  4027b6:	4603      	mov	r3, r0
  4027b8:	e002      	b.n	4027c0 <memset+0x18>
  4027ba:	f114 34ff 	adds.w	r4, r4, #4294967295
  4027be:	d33b      	bcc.n	402838 <memset+0x90>
  4027c0:	f803 2b01 	strb.w	r2, [r3], #1
  4027c4:	079d      	lsls	r5, r3, #30
  4027c6:	d1f8      	bne.n	4027ba <memset+0x12>
  4027c8:	2c03      	cmp	r4, #3
  4027ca:	d92e      	bls.n	40282a <memset+0x82>
  4027cc:	b2cd      	uxtb	r5, r1
  4027ce:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4027d2:	2c0f      	cmp	r4, #15
  4027d4:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4027d8:	d919      	bls.n	40280e <memset+0x66>
  4027da:	f103 0210 	add.w	r2, r3, #16
  4027de:	4626      	mov	r6, r4
  4027e0:	3e10      	subs	r6, #16
  4027e2:	2e0f      	cmp	r6, #15
  4027e4:	f842 5c10 	str.w	r5, [r2, #-16]
  4027e8:	f842 5c0c 	str.w	r5, [r2, #-12]
  4027ec:	f842 5c08 	str.w	r5, [r2, #-8]
  4027f0:	f842 5c04 	str.w	r5, [r2, #-4]
  4027f4:	f102 0210 	add.w	r2, r2, #16
  4027f8:	d8f2      	bhi.n	4027e0 <memset+0x38>
  4027fa:	f1a4 0210 	sub.w	r2, r4, #16
  4027fe:	f022 020f 	bic.w	r2, r2, #15
  402802:	f004 040f 	and.w	r4, r4, #15
  402806:	3210      	adds	r2, #16
  402808:	2c03      	cmp	r4, #3
  40280a:	4413      	add	r3, r2
  40280c:	d90d      	bls.n	40282a <memset+0x82>
  40280e:	461e      	mov	r6, r3
  402810:	4622      	mov	r2, r4
  402812:	3a04      	subs	r2, #4
  402814:	2a03      	cmp	r2, #3
  402816:	f846 5b04 	str.w	r5, [r6], #4
  40281a:	d8fa      	bhi.n	402812 <memset+0x6a>
  40281c:	1f22      	subs	r2, r4, #4
  40281e:	f022 0203 	bic.w	r2, r2, #3
  402822:	3204      	adds	r2, #4
  402824:	4413      	add	r3, r2
  402826:	f004 0403 	and.w	r4, r4, #3
  40282a:	b12c      	cbz	r4, 402838 <memset+0x90>
  40282c:	b2c9      	uxtb	r1, r1
  40282e:	441c      	add	r4, r3
  402830:	f803 1b01 	strb.w	r1, [r3], #1
  402834:	429c      	cmp	r4, r3
  402836:	d1fb      	bne.n	402830 <memset+0x88>
  402838:	bc70      	pop	{r4, r5, r6}
  40283a:	4770      	bx	lr
  40283c:	4614      	mov	r4, r2
  40283e:	4603      	mov	r3, r0
  402840:	e7c2      	b.n	4027c8 <memset+0x20>
  402842:	bf00      	nop

00402844 <setbuf>:
  402844:	2900      	cmp	r1, #0
  402846:	bf0c      	ite	eq
  402848:	2202      	moveq	r2, #2
  40284a:	2200      	movne	r2, #0
  40284c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402850:	f000 b800 	b.w	402854 <setvbuf>

00402854 <setvbuf>:
  402854:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  402858:	4c50      	ldr	r4, [pc, #320]	; (40299c <setvbuf+0x148>)
  40285a:	6825      	ldr	r5, [r4, #0]
  40285c:	b083      	sub	sp, #12
  40285e:	4604      	mov	r4, r0
  402860:	460f      	mov	r7, r1
  402862:	4690      	mov	r8, r2
  402864:	461e      	mov	r6, r3
  402866:	b115      	cbz	r5, 40286e <setvbuf+0x1a>
  402868:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40286a:	2b00      	cmp	r3, #0
  40286c:	d077      	beq.n	40295e <setvbuf+0x10a>
  40286e:	f1b8 0f02 	cmp.w	r8, #2
  402872:	d004      	beq.n	40287e <setvbuf+0x2a>
  402874:	f1b8 0f01 	cmp.w	r8, #1
  402878:	d87d      	bhi.n	402976 <setvbuf+0x122>
  40287a:	2e00      	cmp	r6, #0
  40287c:	db7b      	blt.n	402976 <setvbuf+0x122>
  40287e:	4621      	mov	r1, r4
  402880:	4628      	mov	r0, r5
  402882:	f000 f93d 	bl	402b00 <_fflush_r>
  402886:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402888:	b141      	cbz	r1, 40289c <setvbuf+0x48>
  40288a:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40288e:	4299      	cmp	r1, r3
  402890:	d002      	beq.n	402898 <setvbuf+0x44>
  402892:	4628      	mov	r0, r5
  402894:	f000 fa3c 	bl	402d10 <_free_r>
  402898:	2300      	movs	r3, #0
  40289a:	6323      	str	r3, [r4, #48]	; 0x30
  40289c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4028a0:	2200      	movs	r2, #0
  4028a2:	61a2      	str	r2, [r4, #24]
  4028a4:	6062      	str	r2, [r4, #4]
  4028a6:	061a      	lsls	r2, r3, #24
  4028a8:	d452      	bmi.n	402950 <setvbuf+0xfc>
  4028aa:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4028ae:	f023 0303 	bic.w	r3, r3, #3
  4028b2:	f1b8 0f02 	cmp.w	r8, #2
  4028b6:	81a3      	strh	r3, [r4, #12]
  4028b8:	d037      	beq.n	40292a <setvbuf+0xd6>
  4028ba:	ab01      	add	r3, sp, #4
  4028bc:	466a      	mov	r2, sp
  4028be:	4621      	mov	r1, r4
  4028c0:	4628      	mov	r0, r5
  4028c2:	f000 fb35 	bl	402f30 <__swhatbuf_r>
  4028c6:	89a3      	ldrh	r3, [r4, #12]
  4028c8:	4318      	orrs	r0, r3
  4028ca:	81a0      	strh	r0, [r4, #12]
  4028cc:	b316      	cbz	r6, 402914 <setvbuf+0xc0>
  4028ce:	b317      	cbz	r7, 402916 <setvbuf+0xc2>
  4028d0:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4028d2:	2b00      	cmp	r3, #0
  4028d4:	d04b      	beq.n	40296e <setvbuf+0x11a>
  4028d6:	9b00      	ldr	r3, [sp, #0]
  4028d8:	6027      	str	r7, [r4, #0]
  4028da:	429e      	cmp	r6, r3
  4028dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4028e0:	6127      	str	r7, [r4, #16]
  4028e2:	bf1c      	itt	ne
  4028e4:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
  4028e8:	81a3      	strhne	r3, [r4, #12]
  4028ea:	f1b8 0f01 	cmp.w	r8, #1
  4028ee:	bf04      	itt	eq
  4028f0:	f043 0301 	orreq.w	r3, r3, #1
  4028f4:	81a3      	strheq	r3, [r4, #12]
  4028f6:	b29b      	uxth	r3, r3
  4028f8:	f013 0008 	ands.w	r0, r3, #8
  4028fc:	6166      	str	r6, [r4, #20]
  4028fe:	d023      	beq.n	402948 <setvbuf+0xf4>
  402900:	f013 0001 	ands.w	r0, r3, #1
  402904:	d02f      	beq.n	402966 <setvbuf+0x112>
  402906:	2000      	movs	r0, #0
  402908:	4276      	negs	r6, r6
  40290a:	61a6      	str	r6, [r4, #24]
  40290c:	60a0      	str	r0, [r4, #8]
  40290e:	b003      	add	sp, #12
  402910:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402914:	9e00      	ldr	r6, [sp, #0]
  402916:	4630      	mov	r0, r6
  402918:	f000 fb38 	bl	402f8c <malloc>
  40291c:	4607      	mov	r7, r0
  40291e:	b368      	cbz	r0, 40297c <setvbuf+0x128>
  402920:	89a3      	ldrh	r3, [r4, #12]
  402922:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402926:	81a3      	strh	r3, [r4, #12]
  402928:	e7d2      	b.n	4028d0 <setvbuf+0x7c>
  40292a:	2000      	movs	r0, #0
  40292c:	f104 0243 	add.w	r2, r4, #67	; 0x43
  402930:	f043 0302 	orr.w	r3, r3, #2
  402934:	2500      	movs	r5, #0
  402936:	2101      	movs	r1, #1
  402938:	81a3      	strh	r3, [r4, #12]
  40293a:	60a5      	str	r5, [r4, #8]
  40293c:	6022      	str	r2, [r4, #0]
  40293e:	6122      	str	r2, [r4, #16]
  402940:	6161      	str	r1, [r4, #20]
  402942:	b003      	add	sp, #12
  402944:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402948:	60a0      	str	r0, [r4, #8]
  40294a:	b003      	add	sp, #12
  40294c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402950:	6921      	ldr	r1, [r4, #16]
  402952:	4628      	mov	r0, r5
  402954:	f000 f9dc 	bl	402d10 <_free_r>
  402958:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40295c:	e7a5      	b.n	4028aa <setvbuf+0x56>
  40295e:	4628      	mov	r0, r5
  402960:	f000 f962 	bl	402c28 <__sinit>
  402964:	e783      	b.n	40286e <setvbuf+0x1a>
  402966:	60a6      	str	r6, [r4, #8]
  402968:	b003      	add	sp, #12
  40296a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40296e:	4628      	mov	r0, r5
  402970:	f000 f95a 	bl	402c28 <__sinit>
  402974:	e7af      	b.n	4028d6 <setvbuf+0x82>
  402976:	f04f 30ff 	mov.w	r0, #4294967295
  40297a:	e7e2      	b.n	402942 <setvbuf+0xee>
  40297c:	f8dd 9000 	ldr.w	r9, [sp]
  402980:	45b1      	cmp	r9, r6
  402982:	d006      	beq.n	402992 <setvbuf+0x13e>
  402984:	4648      	mov	r0, r9
  402986:	f000 fb01 	bl	402f8c <malloc>
  40298a:	4607      	mov	r7, r0
  40298c:	b108      	cbz	r0, 402992 <setvbuf+0x13e>
  40298e:	464e      	mov	r6, r9
  402990:	e7c6      	b.n	402920 <setvbuf+0xcc>
  402992:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402996:	f04f 30ff 	mov.w	r0, #4294967295
  40299a:	e7c7      	b.n	40292c <setvbuf+0xd8>
  40299c:	2040000c 	.word	0x2040000c

004029a0 <register_fini>:
  4029a0:	4b02      	ldr	r3, [pc, #8]	; (4029ac <register_fini+0xc>)
  4029a2:	b113      	cbz	r3, 4029aa <register_fini+0xa>
  4029a4:	4802      	ldr	r0, [pc, #8]	; (4029b0 <register_fini+0x10>)
  4029a6:	f000 b805 	b.w	4029b4 <atexit>
  4029aa:	4770      	bx	lr
  4029ac:	00000000 	.word	0x00000000
  4029b0:	00402c3d 	.word	0x00402c3d

004029b4 <atexit>:
  4029b4:	2300      	movs	r3, #0
  4029b6:	4601      	mov	r1, r0
  4029b8:	461a      	mov	r2, r3
  4029ba:	4618      	mov	r0, r3
  4029bc:	f000 be0e 	b.w	4035dc <__register_exitproc>

004029c0 <__sflush_r>:
  4029c0:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4029c4:	b29a      	uxth	r2, r3
  4029c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4029ca:	460d      	mov	r5, r1
  4029cc:	0711      	lsls	r1, r2, #28
  4029ce:	4680      	mov	r8, r0
  4029d0:	d43a      	bmi.n	402a48 <__sflush_r+0x88>
  4029d2:	686a      	ldr	r2, [r5, #4]
  4029d4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4029d8:	2a00      	cmp	r2, #0
  4029da:	81ab      	strh	r3, [r5, #12]
  4029dc:	dd6f      	ble.n	402abe <__sflush_r+0xfe>
  4029de:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4029e0:	2c00      	cmp	r4, #0
  4029e2:	d049      	beq.n	402a78 <__sflush_r+0xb8>
  4029e4:	2200      	movs	r2, #0
  4029e6:	b29b      	uxth	r3, r3
  4029e8:	f8d8 6000 	ldr.w	r6, [r8]
  4029ec:	f8c8 2000 	str.w	r2, [r8]
  4029f0:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  4029f4:	d067      	beq.n	402ac6 <__sflush_r+0x106>
  4029f6:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4029f8:	075f      	lsls	r7, r3, #29
  4029fa:	d505      	bpl.n	402a08 <__sflush_r+0x48>
  4029fc:	6869      	ldr	r1, [r5, #4]
  4029fe:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  402a00:	1a52      	subs	r2, r2, r1
  402a02:	b10b      	cbz	r3, 402a08 <__sflush_r+0x48>
  402a04:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  402a06:	1ad2      	subs	r2, r2, r3
  402a08:	2300      	movs	r3, #0
  402a0a:	69e9      	ldr	r1, [r5, #28]
  402a0c:	4640      	mov	r0, r8
  402a0e:	47a0      	blx	r4
  402a10:	1c44      	adds	r4, r0, #1
  402a12:	d03c      	beq.n	402a8e <__sflush_r+0xce>
  402a14:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  402a18:	692a      	ldr	r2, [r5, #16]
  402a1a:	602a      	str	r2, [r5, #0]
  402a1c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  402a20:	2200      	movs	r2, #0
  402a22:	81ab      	strh	r3, [r5, #12]
  402a24:	04db      	lsls	r3, r3, #19
  402a26:	606a      	str	r2, [r5, #4]
  402a28:	d447      	bmi.n	402aba <__sflush_r+0xfa>
  402a2a:	6b29      	ldr	r1, [r5, #48]	; 0x30
  402a2c:	f8c8 6000 	str.w	r6, [r8]
  402a30:	b311      	cbz	r1, 402a78 <__sflush_r+0xb8>
  402a32:	f105 0340 	add.w	r3, r5, #64	; 0x40
  402a36:	4299      	cmp	r1, r3
  402a38:	d002      	beq.n	402a40 <__sflush_r+0x80>
  402a3a:	4640      	mov	r0, r8
  402a3c:	f000 f968 	bl	402d10 <_free_r>
  402a40:	2000      	movs	r0, #0
  402a42:	6328      	str	r0, [r5, #48]	; 0x30
  402a44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402a48:	692e      	ldr	r6, [r5, #16]
  402a4a:	b1ae      	cbz	r6, 402a78 <__sflush_r+0xb8>
  402a4c:	682c      	ldr	r4, [r5, #0]
  402a4e:	602e      	str	r6, [r5, #0]
  402a50:	0791      	lsls	r1, r2, #30
  402a52:	bf0c      	ite	eq
  402a54:	696b      	ldreq	r3, [r5, #20]
  402a56:	2300      	movne	r3, #0
  402a58:	1ba4      	subs	r4, r4, r6
  402a5a:	60ab      	str	r3, [r5, #8]
  402a5c:	e00a      	b.n	402a74 <__sflush_r+0xb4>
  402a5e:	4623      	mov	r3, r4
  402a60:	4632      	mov	r2, r6
  402a62:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  402a64:	69e9      	ldr	r1, [r5, #28]
  402a66:	4640      	mov	r0, r8
  402a68:	47b8      	blx	r7
  402a6a:	2800      	cmp	r0, #0
  402a6c:	eba4 0400 	sub.w	r4, r4, r0
  402a70:	4406      	add	r6, r0
  402a72:	dd04      	ble.n	402a7e <__sflush_r+0xbe>
  402a74:	2c00      	cmp	r4, #0
  402a76:	dcf2      	bgt.n	402a5e <__sflush_r+0x9e>
  402a78:	2000      	movs	r0, #0
  402a7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402a7e:	89ab      	ldrh	r3, [r5, #12]
  402a80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402a84:	81ab      	strh	r3, [r5, #12]
  402a86:	f04f 30ff 	mov.w	r0, #4294967295
  402a8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402a8e:	f8d8 4000 	ldr.w	r4, [r8]
  402a92:	2c1d      	cmp	r4, #29
  402a94:	d8f3      	bhi.n	402a7e <__sflush_r+0xbe>
  402a96:	4b19      	ldr	r3, [pc, #100]	; (402afc <__sflush_r+0x13c>)
  402a98:	40e3      	lsrs	r3, r4
  402a9a:	43db      	mvns	r3, r3
  402a9c:	f013 0301 	ands.w	r3, r3, #1
  402aa0:	d1ed      	bne.n	402a7e <__sflush_r+0xbe>
  402aa2:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  402aa6:	606b      	str	r3, [r5, #4]
  402aa8:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  402aac:	6929      	ldr	r1, [r5, #16]
  402aae:	81ab      	strh	r3, [r5, #12]
  402ab0:	04da      	lsls	r2, r3, #19
  402ab2:	6029      	str	r1, [r5, #0]
  402ab4:	d5b9      	bpl.n	402a2a <__sflush_r+0x6a>
  402ab6:	2c00      	cmp	r4, #0
  402ab8:	d1b7      	bne.n	402a2a <__sflush_r+0x6a>
  402aba:	6528      	str	r0, [r5, #80]	; 0x50
  402abc:	e7b5      	b.n	402a2a <__sflush_r+0x6a>
  402abe:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  402ac0:	2a00      	cmp	r2, #0
  402ac2:	dc8c      	bgt.n	4029de <__sflush_r+0x1e>
  402ac4:	e7d8      	b.n	402a78 <__sflush_r+0xb8>
  402ac6:	2301      	movs	r3, #1
  402ac8:	69e9      	ldr	r1, [r5, #28]
  402aca:	4640      	mov	r0, r8
  402acc:	47a0      	blx	r4
  402ace:	1c43      	adds	r3, r0, #1
  402ad0:	4602      	mov	r2, r0
  402ad2:	d002      	beq.n	402ada <__sflush_r+0x11a>
  402ad4:	89ab      	ldrh	r3, [r5, #12]
  402ad6:	6aac      	ldr	r4, [r5, #40]	; 0x28
  402ad8:	e78e      	b.n	4029f8 <__sflush_r+0x38>
  402ada:	f8d8 3000 	ldr.w	r3, [r8]
  402ade:	2b00      	cmp	r3, #0
  402ae0:	d0f8      	beq.n	402ad4 <__sflush_r+0x114>
  402ae2:	2b1d      	cmp	r3, #29
  402ae4:	d001      	beq.n	402aea <__sflush_r+0x12a>
  402ae6:	2b16      	cmp	r3, #22
  402ae8:	d102      	bne.n	402af0 <__sflush_r+0x130>
  402aea:	f8c8 6000 	str.w	r6, [r8]
  402aee:	e7c3      	b.n	402a78 <__sflush_r+0xb8>
  402af0:	89ab      	ldrh	r3, [r5, #12]
  402af2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402af6:	81ab      	strh	r3, [r5, #12]
  402af8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402afc:	20400001 	.word	0x20400001

00402b00 <_fflush_r>:
  402b00:	b510      	push	{r4, lr}
  402b02:	4604      	mov	r4, r0
  402b04:	b082      	sub	sp, #8
  402b06:	b108      	cbz	r0, 402b0c <_fflush_r+0xc>
  402b08:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402b0a:	b153      	cbz	r3, 402b22 <_fflush_r+0x22>
  402b0c:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  402b10:	b908      	cbnz	r0, 402b16 <_fflush_r+0x16>
  402b12:	b002      	add	sp, #8
  402b14:	bd10      	pop	{r4, pc}
  402b16:	4620      	mov	r0, r4
  402b18:	b002      	add	sp, #8
  402b1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  402b1e:	f7ff bf4f 	b.w	4029c0 <__sflush_r>
  402b22:	9101      	str	r1, [sp, #4]
  402b24:	f000 f880 	bl	402c28 <__sinit>
  402b28:	9901      	ldr	r1, [sp, #4]
  402b2a:	e7ef      	b.n	402b0c <_fflush_r+0xc>

00402b2c <_cleanup_r>:
  402b2c:	4901      	ldr	r1, [pc, #4]	; (402b34 <_cleanup_r+0x8>)
  402b2e:	f000 b9d5 	b.w	402edc <_fwalk_reent>
  402b32:	bf00      	nop
  402b34:	004036a5 	.word	0x004036a5

00402b38 <__sinit.part.1>:
  402b38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402b3c:	4b35      	ldr	r3, [pc, #212]	; (402c14 <__sinit.part.1+0xdc>)
  402b3e:	6845      	ldr	r5, [r0, #4]
  402b40:	63c3      	str	r3, [r0, #60]	; 0x3c
  402b42:	2400      	movs	r4, #0
  402b44:	4607      	mov	r7, r0
  402b46:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  402b4a:	2304      	movs	r3, #4
  402b4c:	2103      	movs	r1, #3
  402b4e:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  402b52:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  402b56:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  402b5a:	b083      	sub	sp, #12
  402b5c:	602c      	str	r4, [r5, #0]
  402b5e:	606c      	str	r4, [r5, #4]
  402b60:	60ac      	str	r4, [r5, #8]
  402b62:	666c      	str	r4, [r5, #100]	; 0x64
  402b64:	81ec      	strh	r4, [r5, #14]
  402b66:	612c      	str	r4, [r5, #16]
  402b68:	616c      	str	r4, [r5, #20]
  402b6a:	61ac      	str	r4, [r5, #24]
  402b6c:	81ab      	strh	r3, [r5, #12]
  402b6e:	4621      	mov	r1, r4
  402b70:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  402b74:	2208      	movs	r2, #8
  402b76:	f7ff fe17 	bl	4027a8 <memset>
  402b7a:	68be      	ldr	r6, [r7, #8]
  402b7c:	f8df b098 	ldr.w	fp, [pc, #152]	; 402c18 <__sinit.part.1+0xe0>
  402b80:	f8df a098 	ldr.w	sl, [pc, #152]	; 402c1c <__sinit.part.1+0xe4>
  402b84:	f8df 9098 	ldr.w	r9, [pc, #152]	; 402c20 <__sinit.part.1+0xe8>
  402b88:	f8df 8098 	ldr.w	r8, [pc, #152]	; 402c24 <__sinit.part.1+0xec>
  402b8c:	f8c5 b020 	str.w	fp, [r5, #32]
  402b90:	2301      	movs	r3, #1
  402b92:	2209      	movs	r2, #9
  402b94:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  402b98:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  402b9c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  402ba0:	61ed      	str	r5, [r5, #28]
  402ba2:	4621      	mov	r1, r4
  402ba4:	81f3      	strh	r3, [r6, #14]
  402ba6:	81b2      	strh	r2, [r6, #12]
  402ba8:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  402bac:	6034      	str	r4, [r6, #0]
  402bae:	6074      	str	r4, [r6, #4]
  402bb0:	60b4      	str	r4, [r6, #8]
  402bb2:	6674      	str	r4, [r6, #100]	; 0x64
  402bb4:	6134      	str	r4, [r6, #16]
  402bb6:	6174      	str	r4, [r6, #20]
  402bb8:	61b4      	str	r4, [r6, #24]
  402bba:	2208      	movs	r2, #8
  402bbc:	9301      	str	r3, [sp, #4]
  402bbe:	f7ff fdf3 	bl	4027a8 <memset>
  402bc2:	68fd      	ldr	r5, [r7, #12]
  402bc4:	61f6      	str	r6, [r6, #28]
  402bc6:	2012      	movs	r0, #18
  402bc8:	2202      	movs	r2, #2
  402bca:	f8c6 b020 	str.w	fp, [r6, #32]
  402bce:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  402bd2:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  402bd6:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  402bda:	4621      	mov	r1, r4
  402bdc:	81a8      	strh	r0, [r5, #12]
  402bde:	81ea      	strh	r2, [r5, #14]
  402be0:	602c      	str	r4, [r5, #0]
  402be2:	606c      	str	r4, [r5, #4]
  402be4:	60ac      	str	r4, [r5, #8]
  402be6:	666c      	str	r4, [r5, #100]	; 0x64
  402be8:	612c      	str	r4, [r5, #16]
  402bea:	616c      	str	r4, [r5, #20]
  402bec:	61ac      	str	r4, [r5, #24]
  402bee:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  402bf2:	2208      	movs	r2, #8
  402bf4:	f7ff fdd8 	bl	4027a8 <memset>
  402bf8:	9b01      	ldr	r3, [sp, #4]
  402bfa:	61ed      	str	r5, [r5, #28]
  402bfc:	f8c5 b020 	str.w	fp, [r5, #32]
  402c00:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  402c04:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  402c08:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  402c0c:	63bb      	str	r3, [r7, #56]	; 0x38
  402c0e:	b003      	add	sp, #12
  402c10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402c14:	00402b2d 	.word	0x00402b2d
  402c18:	00403529 	.word	0x00403529
  402c1c:	0040354d 	.word	0x0040354d
  402c20:	00403589 	.word	0x00403589
  402c24:	004035a9 	.word	0x004035a9

00402c28 <__sinit>:
  402c28:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402c2a:	b103      	cbz	r3, 402c2e <__sinit+0x6>
  402c2c:	4770      	bx	lr
  402c2e:	f7ff bf83 	b.w	402b38 <__sinit.part.1>
  402c32:	bf00      	nop

00402c34 <__sfp_lock_acquire>:
  402c34:	4770      	bx	lr
  402c36:	bf00      	nop

00402c38 <__sfp_lock_release>:
  402c38:	4770      	bx	lr
  402c3a:	bf00      	nop

00402c3c <__libc_fini_array>:
  402c3c:	b538      	push	{r3, r4, r5, lr}
  402c3e:	4c0a      	ldr	r4, [pc, #40]	; (402c68 <__libc_fini_array+0x2c>)
  402c40:	4d0a      	ldr	r5, [pc, #40]	; (402c6c <__libc_fini_array+0x30>)
  402c42:	1b64      	subs	r4, r4, r5
  402c44:	10a4      	asrs	r4, r4, #2
  402c46:	d00a      	beq.n	402c5e <__libc_fini_array+0x22>
  402c48:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  402c4c:	3b01      	subs	r3, #1
  402c4e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  402c52:	3c01      	subs	r4, #1
  402c54:	f855 3904 	ldr.w	r3, [r5], #-4
  402c58:	4798      	blx	r3
  402c5a:	2c00      	cmp	r4, #0
  402c5c:	d1f9      	bne.n	402c52 <__libc_fini_array+0x16>
  402c5e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  402c62:	f000 bdab 	b.w	4037bc <_fini>
  402c66:	bf00      	nop
  402c68:	004037cc 	.word	0x004037cc
  402c6c:	004037c8 	.word	0x004037c8

00402c70 <_malloc_trim_r>:
  402c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402c72:	4f24      	ldr	r7, [pc, #144]	; (402d04 <_malloc_trim_r+0x94>)
  402c74:	460c      	mov	r4, r1
  402c76:	4606      	mov	r6, r0
  402c78:	f000 fc40 	bl	4034fc <__malloc_lock>
  402c7c:	68bb      	ldr	r3, [r7, #8]
  402c7e:	685d      	ldr	r5, [r3, #4]
  402c80:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  402c84:	310f      	adds	r1, #15
  402c86:	f025 0503 	bic.w	r5, r5, #3
  402c8a:	4429      	add	r1, r5
  402c8c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  402c90:	f021 010f 	bic.w	r1, r1, #15
  402c94:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  402c98:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  402c9c:	db07      	blt.n	402cae <_malloc_trim_r+0x3e>
  402c9e:	2100      	movs	r1, #0
  402ca0:	4630      	mov	r0, r6
  402ca2:	f000 fc2f 	bl	403504 <_sbrk_r>
  402ca6:	68bb      	ldr	r3, [r7, #8]
  402ca8:	442b      	add	r3, r5
  402caa:	4298      	cmp	r0, r3
  402cac:	d004      	beq.n	402cb8 <_malloc_trim_r+0x48>
  402cae:	4630      	mov	r0, r6
  402cb0:	f000 fc26 	bl	403500 <__malloc_unlock>
  402cb4:	2000      	movs	r0, #0
  402cb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402cb8:	4261      	negs	r1, r4
  402cba:	4630      	mov	r0, r6
  402cbc:	f000 fc22 	bl	403504 <_sbrk_r>
  402cc0:	3001      	adds	r0, #1
  402cc2:	d00d      	beq.n	402ce0 <_malloc_trim_r+0x70>
  402cc4:	4b10      	ldr	r3, [pc, #64]	; (402d08 <_malloc_trim_r+0x98>)
  402cc6:	68ba      	ldr	r2, [r7, #8]
  402cc8:	6819      	ldr	r1, [r3, #0]
  402cca:	1b2d      	subs	r5, r5, r4
  402ccc:	f045 0501 	orr.w	r5, r5, #1
  402cd0:	4630      	mov	r0, r6
  402cd2:	1b09      	subs	r1, r1, r4
  402cd4:	6055      	str	r5, [r2, #4]
  402cd6:	6019      	str	r1, [r3, #0]
  402cd8:	f000 fc12 	bl	403500 <__malloc_unlock>
  402cdc:	2001      	movs	r0, #1
  402cde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402ce0:	2100      	movs	r1, #0
  402ce2:	4630      	mov	r0, r6
  402ce4:	f000 fc0e 	bl	403504 <_sbrk_r>
  402ce8:	68ba      	ldr	r2, [r7, #8]
  402cea:	1a83      	subs	r3, r0, r2
  402cec:	2b0f      	cmp	r3, #15
  402cee:	ddde      	ble.n	402cae <_malloc_trim_r+0x3e>
  402cf0:	4c06      	ldr	r4, [pc, #24]	; (402d0c <_malloc_trim_r+0x9c>)
  402cf2:	4905      	ldr	r1, [pc, #20]	; (402d08 <_malloc_trim_r+0x98>)
  402cf4:	6824      	ldr	r4, [r4, #0]
  402cf6:	f043 0301 	orr.w	r3, r3, #1
  402cfa:	1b00      	subs	r0, r0, r4
  402cfc:	6053      	str	r3, [r2, #4]
  402cfe:	6008      	str	r0, [r1, #0]
  402d00:	e7d5      	b.n	402cae <_malloc_trim_r+0x3e>
  402d02:	bf00      	nop
  402d04:	20400438 	.word	0x20400438
  402d08:	204008e8 	.word	0x204008e8
  402d0c:	20400840 	.word	0x20400840

00402d10 <_free_r>:
  402d10:	2900      	cmp	r1, #0
  402d12:	d044      	beq.n	402d9e <_free_r+0x8e>
  402d14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402d18:	460d      	mov	r5, r1
  402d1a:	4680      	mov	r8, r0
  402d1c:	f000 fbee 	bl	4034fc <__malloc_lock>
  402d20:	f855 7c04 	ldr.w	r7, [r5, #-4]
  402d24:	4969      	ldr	r1, [pc, #420]	; (402ecc <_free_r+0x1bc>)
  402d26:	f027 0301 	bic.w	r3, r7, #1
  402d2a:	f1a5 0408 	sub.w	r4, r5, #8
  402d2e:	18e2      	adds	r2, r4, r3
  402d30:	688e      	ldr	r6, [r1, #8]
  402d32:	6850      	ldr	r0, [r2, #4]
  402d34:	42b2      	cmp	r2, r6
  402d36:	f020 0003 	bic.w	r0, r0, #3
  402d3a:	d05e      	beq.n	402dfa <_free_r+0xea>
  402d3c:	07fe      	lsls	r6, r7, #31
  402d3e:	6050      	str	r0, [r2, #4]
  402d40:	d40b      	bmi.n	402d5a <_free_r+0x4a>
  402d42:	f855 7c08 	ldr.w	r7, [r5, #-8]
  402d46:	1be4      	subs	r4, r4, r7
  402d48:	f101 0e08 	add.w	lr, r1, #8
  402d4c:	68a5      	ldr	r5, [r4, #8]
  402d4e:	4575      	cmp	r5, lr
  402d50:	443b      	add	r3, r7
  402d52:	d06d      	beq.n	402e30 <_free_r+0x120>
  402d54:	68e7      	ldr	r7, [r4, #12]
  402d56:	60ef      	str	r7, [r5, #12]
  402d58:	60bd      	str	r5, [r7, #8]
  402d5a:	1815      	adds	r5, r2, r0
  402d5c:	686d      	ldr	r5, [r5, #4]
  402d5e:	07ed      	lsls	r5, r5, #31
  402d60:	d53e      	bpl.n	402de0 <_free_r+0xd0>
  402d62:	f043 0201 	orr.w	r2, r3, #1
  402d66:	6062      	str	r2, [r4, #4]
  402d68:	50e3      	str	r3, [r4, r3]
  402d6a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402d6e:	d217      	bcs.n	402da0 <_free_r+0x90>
  402d70:	08db      	lsrs	r3, r3, #3
  402d72:	1c58      	adds	r0, r3, #1
  402d74:	109a      	asrs	r2, r3, #2
  402d76:	684d      	ldr	r5, [r1, #4]
  402d78:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  402d7c:	60a7      	str	r7, [r4, #8]
  402d7e:	2301      	movs	r3, #1
  402d80:	4093      	lsls	r3, r2
  402d82:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  402d86:	432b      	orrs	r3, r5
  402d88:	3a08      	subs	r2, #8
  402d8a:	60e2      	str	r2, [r4, #12]
  402d8c:	604b      	str	r3, [r1, #4]
  402d8e:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  402d92:	60fc      	str	r4, [r7, #12]
  402d94:	4640      	mov	r0, r8
  402d96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402d9a:	f000 bbb1 	b.w	403500 <__malloc_unlock>
  402d9e:	4770      	bx	lr
  402da0:	0a5a      	lsrs	r2, r3, #9
  402da2:	2a04      	cmp	r2, #4
  402da4:	d852      	bhi.n	402e4c <_free_r+0x13c>
  402da6:	099a      	lsrs	r2, r3, #6
  402da8:	f102 0739 	add.w	r7, r2, #57	; 0x39
  402dac:	00ff      	lsls	r7, r7, #3
  402dae:	f102 0538 	add.w	r5, r2, #56	; 0x38
  402db2:	19c8      	adds	r0, r1, r7
  402db4:	59ca      	ldr	r2, [r1, r7]
  402db6:	3808      	subs	r0, #8
  402db8:	4290      	cmp	r0, r2
  402dba:	d04f      	beq.n	402e5c <_free_r+0x14c>
  402dbc:	6851      	ldr	r1, [r2, #4]
  402dbe:	f021 0103 	bic.w	r1, r1, #3
  402dc2:	428b      	cmp	r3, r1
  402dc4:	d232      	bcs.n	402e2c <_free_r+0x11c>
  402dc6:	6892      	ldr	r2, [r2, #8]
  402dc8:	4290      	cmp	r0, r2
  402dca:	d1f7      	bne.n	402dbc <_free_r+0xac>
  402dcc:	68c3      	ldr	r3, [r0, #12]
  402dce:	60a0      	str	r0, [r4, #8]
  402dd0:	60e3      	str	r3, [r4, #12]
  402dd2:	609c      	str	r4, [r3, #8]
  402dd4:	60c4      	str	r4, [r0, #12]
  402dd6:	4640      	mov	r0, r8
  402dd8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402ddc:	f000 bb90 	b.w	403500 <__malloc_unlock>
  402de0:	6895      	ldr	r5, [r2, #8]
  402de2:	4f3b      	ldr	r7, [pc, #236]	; (402ed0 <_free_r+0x1c0>)
  402de4:	42bd      	cmp	r5, r7
  402de6:	4403      	add	r3, r0
  402de8:	d040      	beq.n	402e6c <_free_r+0x15c>
  402dea:	68d0      	ldr	r0, [r2, #12]
  402dec:	60e8      	str	r0, [r5, #12]
  402dee:	f043 0201 	orr.w	r2, r3, #1
  402df2:	6085      	str	r5, [r0, #8]
  402df4:	6062      	str	r2, [r4, #4]
  402df6:	50e3      	str	r3, [r4, r3]
  402df8:	e7b7      	b.n	402d6a <_free_r+0x5a>
  402dfa:	07ff      	lsls	r7, r7, #31
  402dfc:	4403      	add	r3, r0
  402dfe:	d407      	bmi.n	402e10 <_free_r+0x100>
  402e00:	f855 2c08 	ldr.w	r2, [r5, #-8]
  402e04:	1aa4      	subs	r4, r4, r2
  402e06:	4413      	add	r3, r2
  402e08:	68a0      	ldr	r0, [r4, #8]
  402e0a:	68e2      	ldr	r2, [r4, #12]
  402e0c:	60c2      	str	r2, [r0, #12]
  402e0e:	6090      	str	r0, [r2, #8]
  402e10:	4a30      	ldr	r2, [pc, #192]	; (402ed4 <_free_r+0x1c4>)
  402e12:	6812      	ldr	r2, [r2, #0]
  402e14:	f043 0001 	orr.w	r0, r3, #1
  402e18:	4293      	cmp	r3, r2
  402e1a:	6060      	str	r0, [r4, #4]
  402e1c:	608c      	str	r4, [r1, #8]
  402e1e:	d3b9      	bcc.n	402d94 <_free_r+0x84>
  402e20:	4b2d      	ldr	r3, [pc, #180]	; (402ed8 <_free_r+0x1c8>)
  402e22:	4640      	mov	r0, r8
  402e24:	6819      	ldr	r1, [r3, #0]
  402e26:	f7ff ff23 	bl	402c70 <_malloc_trim_r>
  402e2a:	e7b3      	b.n	402d94 <_free_r+0x84>
  402e2c:	4610      	mov	r0, r2
  402e2e:	e7cd      	b.n	402dcc <_free_r+0xbc>
  402e30:	1811      	adds	r1, r2, r0
  402e32:	6849      	ldr	r1, [r1, #4]
  402e34:	07c9      	lsls	r1, r1, #31
  402e36:	d444      	bmi.n	402ec2 <_free_r+0x1b2>
  402e38:	6891      	ldr	r1, [r2, #8]
  402e3a:	68d2      	ldr	r2, [r2, #12]
  402e3c:	60ca      	str	r2, [r1, #12]
  402e3e:	4403      	add	r3, r0
  402e40:	f043 0001 	orr.w	r0, r3, #1
  402e44:	6091      	str	r1, [r2, #8]
  402e46:	6060      	str	r0, [r4, #4]
  402e48:	50e3      	str	r3, [r4, r3]
  402e4a:	e7a3      	b.n	402d94 <_free_r+0x84>
  402e4c:	2a14      	cmp	r2, #20
  402e4e:	d816      	bhi.n	402e7e <_free_r+0x16e>
  402e50:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  402e54:	00ff      	lsls	r7, r7, #3
  402e56:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  402e5a:	e7aa      	b.n	402db2 <_free_r+0xa2>
  402e5c:	10aa      	asrs	r2, r5, #2
  402e5e:	2301      	movs	r3, #1
  402e60:	684d      	ldr	r5, [r1, #4]
  402e62:	4093      	lsls	r3, r2
  402e64:	432b      	orrs	r3, r5
  402e66:	604b      	str	r3, [r1, #4]
  402e68:	4603      	mov	r3, r0
  402e6a:	e7b0      	b.n	402dce <_free_r+0xbe>
  402e6c:	f043 0201 	orr.w	r2, r3, #1
  402e70:	614c      	str	r4, [r1, #20]
  402e72:	610c      	str	r4, [r1, #16]
  402e74:	60e5      	str	r5, [r4, #12]
  402e76:	60a5      	str	r5, [r4, #8]
  402e78:	6062      	str	r2, [r4, #4]
  402e7a:	50e3      	str	r3, [r4, r3]
  402e7c:	e78a      	b.n	402d94 <_free_r+0x84>
  402e7e:	2a54      	cmp	r2, #84	; 0x54
  402e80:	d806      	bhi.n	402e90 <_free_r+0x180>
  402e82:	0b1a      	lsrs	r2, r3, #12
  402e84:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  402e88:	00ff      	lsls	r7, r7, #3
  402e8a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  402e8e:	e790      	b.n	402db2 <_free_r+0xa2>
  402e90:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402e94:	d806      	bhi.n	402ea4 <_free_r+0x194>
  402e96:	0bda      	lsrs	r2, r3, #15
  402e98:	f102 0778 	add.w	r7, r2, #120	; 0x78
  402e9c:	00ff      	lsls	r7, r7, #3
  402e9e:	f102 0577 	add.w	r5, r2, #119	; 0x77
  402ea2:	e786      	b.n	402db2 <_free_r+0xa2>
  402ea4:	f240 5054 	movw	r0, #1364	; 0x554
  402ea8:	4282      	cmp	r2, r0
  402eaa:	d806      	bhi.n	402eba <_free_r+0x1aa>
  402eac:	0c9a      	lsrs	r2, r3, #18
  402eae:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  402eb2:	00ff      	lsls	r7, r7, #3
  402eb4:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  402eb8:	e77b      	b.n	402db2 <_free_r+0xa2>
  402eba:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  402ebe:	257e      	movs	r5, #126	; 0x7e
  402ec0:	e777      	b.n	402db2 <_free_r+0xa2>
  402ec2:	f043 0101 	orr.w	r1, r3, #1
  402ec6:	6061      	str	r1, [r4, #4]
  402ec8:	6013      	str	r3, [r2, #0]
  402eca:	e763      	b.n	402d94 <_free_r+0x84>
  402ecc:	20400438 	.word	0x20400438
  402ed0:	20400440 	.word	0x20400440
  402ed4:	20400844 	.word	0x20400844
  402ed8:	20400918 	.word	0x20400918

00402edc <_fwalk_reent>:
  402edc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402ee0:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  402ee4:	d01f      	beq.n	402f26 <_fwalk_reent+0x4a>
  402ee6:	4688      	mov	r8, r1
  402ee8:	4606      	mov	r6, r0
  402eea:	f04f 0900 	mov.w	r9, #0
  402eee:	687d      	ldr	r5, [r7, #4]
  402ef0:	68bc      	ldr	r4, [r7, #8]
  402ef2:	3d01      	subs	r5, #1
  402ef4:	d411      	bmi.n	402f1a <_fwalk_reent+0x3e>
  402ef6:	89a3      	ldrh	r3, [r4, #12]
  402ef8:	2b01      	cmp	r3, #1
  402efa:	f105 35ff 	add.w	r5, r5, #4294967295
  402efe:	d908      	bls.n	402f12 <_fwalk_reent+0x36>
  402f00:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  402f04:	3301      	adds	r3, #1
  402f06:	4621      	mov	r1, r4
  402f08:	4630      	mov	r0, r6
  402f0a:	d002      	beq.n	402f12 <_fwalk_reent+0x36>
  402f0c:	47c0      	blx	r8
  402f0e:	ea49 0900 	orr.w	r9, r9, r0
  402f12:	1c6b      	adds	r3, r5, #1
  402f14:	f104 0468 	add.w	r4, r4, #104	; 0x68
  402f18:	d1ed      	bne.n	402ef6 <_fwalk_reent+0x1a>
  402f1a:	683f      	ldr	r7, [r7, #0]
  402f1c:	2f00      	cmp	r7, #0
  402f1e:	d1e6      	bne.n	402eee <_fwalk_reent+0x12>
  402f20:	4648      	mov	r0, r9
  402f22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402f26:	46b9      	mov	r9, r7
  402f28:	4648      	mov	r0, r9
  402f2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402f2e:	bf00      	nop

00402f30 <__swhatbuf_r>:
  402f30:	b570      	push	{r4, r5, r6, lr}
  402f32:	460c      	mov	r4, r1
  402f34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402f38:	2900      	cmp	r1, #0
  402f3a:	b090      	sub	sp, #64	; 0x40
  402f3c:	4615      	mov	r5, r2
  402f3e:	461e      	mov	r6, r3
  402f40:	db14      	blt.n	402f6c <__swhatbuf_r+0x3c>
  402f42:	aa01      	add	r2, sp, #4
  402f44:	f000 fbee 	bl	403724 <_fstat_r>
  402f48:	2800      	cmp	r0, #0
  402f4a:	db0f      	blt.n	402f6c <__swhatbuf_r+0x3c>
  402f4c:	9a02      	ldr	r2, [sp, #8]
  402f4e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  402f52:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  402f56:	fab2 f282 	clz	r2, r2
  402f5a:	0952      	lsrs	r2, r2, #5
  402f5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402f60:	f44f 6000 	mov.w	r0, #2048	; 0x800
  402f64:	6032      	str	r2, [r6, #0]
  402f66:	602b      	str	r3, [r5, #0]
  402f68:	b010      	add	sp, #64	; 0x40
  402f6a:	bd70      	pop	{r4, r5, r6, pc}
  402f6c:	89a2      	ldrh	r2, [r4, #12]
  402f6e:	2300      	movs	r3, #0
  402f70:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  402f74:	6033      	str	r3, [r6, #0]
  402f76:	d004      	beq.n	402f82 <__swhatbuf_r+0x52>
  402f78:	2240      	movs	r2, #64	; 0x40
  402f7a:	4618      	mov	r0, r3
  402f7c:	602a      	str	r2, [r5, #0]
  402f7e:	b010      	add	sp, #64	; 0x40
  402f80:	bd70      	pop	{r4, r5, r6, pc}
  402f82:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402f86:	602b      	str	r3, [r5, #0]
  402f88:	b010      	add	sp, #64	; 0x40
  402f8a:	bd70      	pop	{r4, r5, r6, pc}

00402f8c <malloc>:
  402f8c:	4b02      	ldr	r3, [pc, #8]	; (402f98 <malloc+0xc>)
  402f8e:	4601      	mov	r1, r0
  402f90:	6818      	ldr	r0, [r3, #0]
  402f92:	f000 b803 	b.w	402f9c <_malloc_r>
  402f96:	bf00      	nop
  402f98:	2040000c 	.word	0x2040000c

00402f9c <_malloc_r>:
  402f9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402fa0:	f101 060b 	add.w	r6, r1, #11
  402fa4:	2e16      	cmp	r6, #22
  402fa6:	b083      	sub	sp, #12
  402fa8:	4605      	mov	r5, r0
  402faa:	f240 809e 	bls.w	4030ea <_malloc_r+0x14e>
  402fae:	f036 0607 	bics.w	r6, r6, #7
  402fb2:	f100 80bd 	bmi.w	403130 <_malloc_r+0x194>
  402fb6:	42b1      	cmp	r1, r6
  402fb8:	f200 80ba 	bhi.w	403130 <_malloc_r+0x194>
  402fbc:	f000 fa9e 	bl	4034fc <__malloc_lock>
  402fc0:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  402fc4:	f0c0 8293 	bcc.w	4034ee <_malloc_r+0x552>
  402fc8:	0a73      	lsrs	r3, r6, #9
  402fca:	f000 80b8 	beq.w	40313e <_malloc_r+0x1a2>
  402fce:	2b04      	cmp	r3, #4
  402fd0:	f200 8179 	bhi.w	4032c6 <_malloc_r+0x32a>
  402fd4:	09b3      	lsrs	r3, r6, #6
  402fd6:	f103 0039 	add.w	r0, r3, #57	; 0x39
  402fda:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  402fde:	00c3      	lsls	r3, r0, #3
  402fe0:	4fbf      	ldr	r7, [pc, #764]	; (4032e0 <_malloc_r+0x344>)
  402fe2:	443b      	add	r3, r7
  402fe4:	f1a3 0108 	sub.w	r1, r3, #8
  402fe8:	685c      	ldr	r4, [r3, #4]
  402fea:	42a1      	cmp	r1, r4
  402fec:	d106      	bne.n	402ffc <_malloc_r+0x60>
  402fee:	e00c      	b.n	40300a <_malloc_r+0x6e>
  402ff0:	2a00      	cmp	r2, #0
  402ff2:	f280 80aa 	bge.w	40314a <_malloc_r+0x1ae>
  402ff6:	68e4      	ldr	r4, [r4, #12]
  402ff8:	42a1      	cmp	r1, r4
  402ffa:	d006      	beq.n	40300a <_malloc_r+0x6e>
  402ffc:	6863      	ldr	r3, [r4, #4]
  402ffe:	f023 0303 	bic.w	r3, r3, #3
  403002:	1b9a      	subs	r2, r3, r6
  403004:	2a0f      	cmp	r2, #15
  403006:	ddf3      	ble.n	402ff0 <_malloc_r+0x54>
  403008:	4670      	mov	r0, lr
  40300a:	693c      	ldr	r4, [r7, #16]
  40300c:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4032f4 <_malloc_r+0x358>
  403010:	4574      	cmp	r4, lr
  403012:	f000 81ab 	beq.w	40336c <_malloc_r+0x3d0>
  403016:	6863      	ldr	r3, [r4, #4]
  403018:	f023 0303 	bic.w	r3, r3, #3
  40301c:	1b9a      	subs	r2, r3, r6
  40301e:	2a0f      	cmp	r2, #15
  403020:	f300 8190 	bgt.w	403344 <_malloc_r+0x3a8>
  403024:	2a00      	cmp	r2, #0
  403026:	f8c7 e014 	str.w	lr, [r7, #20]
  40302a:	f8c7 e010 	str.w	lr, [r7, #16]
  40302e:	f280 809d 	bge.w	40316c <_malloc_r+0x1d0>
  403032:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403036:	f080 8161 	bcs.w	4032fc <_malloc_r+0x360>
  40303a:	08db      	lsrs	r3, r3, #3
  40303c:	f103 0c01 	add.w	ip, r3, #1
  403040:	1099      	asrs	r1, r3, #2
  403042:	687a      	ldr	r2, [r7, #4]
  403044:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  403048:	f8c4 8008 	str.w	r8, [r4, #8]
  40304c:	2301      	movs	r3, #1
  40304e:	408b      	lsls	r3, r1
  403050:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  403054:	4313      	orrs	r3, r2
  403056:	3908      	subs	r1, #8
  403058:	60e1      	str	r1, [r4, #12]
  40305a:	607b      	str	r3, [r7, #4]
  40305c:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  403060:	f8c8 400c 	str.w	r4, [r8, #12]
  403064:	1082      	asrs	r2, r0, #2
  403066:	2401      	movs	r4, #1
  403068:	4094      	lsls	r4, r2
  40306a:	429c      	cmp	r4, r3
  40306c:	f200 808b 	bhi.w	403186 <_malloc_r+0x1ea>
  403070:	421c      	tst	r4, r3
  403072:	d106      	bne.n	403082 <_malloc_r+0xe6>
  403074:	f020 0003 	bic.w	r0, r0, #3
  403078:	0064      	lsls	r4, r4, #1
  40307a:	421c      	tst	r4, r3
  40307c:	f100 0004 	add.w	r0, r0, #4
  403080:	d0fa      	beq.n	403078 <_malloc_r+0xdc>
  403082:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  403086:	46cc      	mov	ip, r9
  403088:	4680      	mov	r8, r0
  40308a:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40308e:	459c      	cmp	ip, r3
  403090:	d107      	bne.n	4030a2 <_malloc_r+0x106>
  403092:	e16d      	b.n	403370 <_malloc_r+0x3d4>
  403094:	2a00      	cmp	r2, #0
  403096:	f280 817b 	bge.w	403390 <_malloc_r+0x3f4>
  40309a:	68db      	ldr	r3, [r3, #12]
  40309c:	459c      	cmp	ip, r3
  40309e:	f000 8167 	beq.w	403370 <_malloc_r+0x3d4>
  4030a2:	6859      	ldr	r1, [r3, #4]
  4030a4:	f021 0103 	bic.w	r1, r1, #3
  4030a8:	1b8a      	subs	r2, r1, r6
  4030aa:	2a0f      	cmp	r2, #15
  4030ac:	ddf2      	ble.n	403094 <_malloc_r+0xf8>
  4030ae:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4030b2:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4030b6:	9300      	str	r3, [sp, #0]
  4030b8:	199c      	adds	r4, r3, r6
  4030ba:	4628      	mov	r0, r5
  4030bc:	f046 0601 	orr.w	r6, r6, #1
  4030c0:	f042 0501 	orr.w	r5, r2, #1
  4030c4:	605e      	str	r6, [r3, #4]
  4030c6:	f8c8 c00c 	str.w	ip, [r8, #12]
  4030ca:	f8cc 8008 	str.w	r8, [ip, #8]
  4030ce:	617c      	str	r4, [r7, #20]
  4030d0:	613c      	str	r4, [r7, #16]
  4030d2:	f8c4 e00c 	str.w	lr, [r4, #12]
  4030d6:	f8c4 e008 	str.w	lr, [r4, #8]
  4030da:	6065      	str	r5, [r4, #4]
  4030dc:	505a      	str	r2, [r3, r1]
  4030de:	f000 fa0f 	bl	403500 <__malloc_unlock>
  4030e2:	9b00      	ldr	r3, [sp, #0]
  4030e4:	f103 0408 	add.w	r4, r3, #8
  4030e8:	e01e      	b.n	403128 <_malloc_r+0x18c>
  4030ea:	2910      	cmp	r1, #16
  4030ec:	d820      	bhi.n	403130 <_malloc_r+0x194>
  4030ee:	f000 fa05 	bl	4034fc <__malloc_lock>
  4030f2:	2610      	movs	r6, #16
  4030f4:	2318      	movs	r3, #24
  4030f6:	2002      	movs	r0, #2
  4030f8:	4f79      	ldr	r7, [pc, #484]	; (4032e0 <_malloc_r+0x344>)
  4030fa:	443b      	add	r3, r7
  4030fc:	f1a3 0208 	sub.w	r2, r3, #8
  403100:	685c      	ldr	r4, [r3, #4]
  403102:	4294      	cmp	r4, r2
  403104:	f000 813d 	beq.w	403382 <_malloc_r+0x3e6>
  403108:	6863      	ldr	r3, [r4, #4]
  40310a:	68e1      	ldr	r1, [r4, #12]
  40310c:	68a6      	ldr	r6, [r4, #8]
  40310e:	f023 0303 	bic.w	r3, r3, #3
  403112:	4423      	add	r3, r4
  403114:	4628      	mov	r0, r5
  403116:	685a      	ldr	r2, [r3, #4]
  403118:	60f1      	str	r1, [r6, #12]
  40311a:	f042 0201 	orr.w	r2, r2, #1
  40311e:	608e      	str	r6, [r1, #8]
  403120:	605a      	str	r2, [r3, #4]
  403122:	f000 f9ed 	bl	403500 <__malloc_unlock>
  403126:	3408      	adds	r4, #8
  403128:	4620      	mov	r0, r4
  40312a:	b003      	add	sp, #12
  40312c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403130:	2400      	movs	r4, #0
  403132:	230c      	movs	r3, #12
  403134:	4620      	mov	r0, r4
  403136:	602b      	str	r3, [r5, #0]
  403138:	b003      	add	sp, #12
  40313a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40313e:	2040      	movs	r0, #64	; 0x40
  403140:	f44f 7300 	mov.w	r3, #512	; 0x200
  403144:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  403148:	e74a      	b.n	402fe0 <_malloc_r+0x44>
  40314a:	4423      	add	r3, r4
  40314c:	68e1      	ldr	r1, [r4, #12]
  40314e:	685a      	ldr	r2, [r3, #4]
  403150:	68a6      	ldr	r6, [r4, #8]
  403152:	f042 0201 	orr.w	r2, r2, #1
  403156:	60f1      	str	r1, [r6, #12]
  403158:	4628      	mov	r0, r5
  40315a:	608e      	str	r6, [r1, #8]
  40315c:	605a      	str	r2, [r3, #4]
  40315e:	f000 f9cf 	bl	403500 <__malloc_unlock>
  403162:	3408      	adds	r4, #8
  403164:	4620      	mov	r0, r4
  403166:	b003      	add	sp, #12
  403168:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40316c:	4423      	add	r3, r4
  40316e:	4628      	mov	r0, r5
  403170:	685a      	ldr	r2, [r3, #4]
  403172:	f042 0201 	orr.w	r2, r2, #1
  403176:	605a      	str	r2, [r3, #4]
  403178:	f000 f9c2 	bl	403500 <__malloc_unlock>
  40317c:	3408      	adds	r4, #8
  40317e:	4620      	mov	r0, r4
  403180:	b003      	add	sp, #12
  403182:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403186:	68bc      	ldr	r4, [r7, #8]
  403188:	6863      	ldr	r3, [r4, #4]
  40318a:	f023 0803 	bic.w	r8, r3, #3
  40318e:	45b0      	cmp	r8, r6
  403190:	d304      	bcc.n	40319c <_malloc_r+0x200>
  403192:	eba8 0306 	sub.w	r3, r8, r6
  403196:	2b0f      	cmp	r3, #15
  403198:	f300 8085 	bgt.w	4032a6 <_malloc_r+0x30a>
  40319c:	f8df 9158 	ldr.w	r9, [pc, #344]	; 4032f8 <_malloc_r+0x35c>
  4031a0:	4b50      	ldr	r3, [pc, #320]	; (4032e4 <_malloc_r+0x348>)
  4031a2:	f8d9 2000 	ldr.w	r2, [r9]
  4031a6:	681b      	ldr	r3, [r3, #0]
  4031a8:	3201      	adds	r2, #1
  4031aa:	4433      	add	r3, r6
  4031ac:	eb04 0a08 	add.w	sl, r4, r8
  4031b0:	f000 8155 	beq.w	40345e <_malloc_r+0x4c2>
  4031b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4031b8:	330f      	adds	r3, #15
  4031ba:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  4031be:	f02b 0b0f 	bic.w	fp, fp, #15
  4031c2:	4659      	mov	r1, fp
  4031c4:	4628      	mov	r0, r5
  4031c6:	f000 f99d 	bl	403504 <_sbrk_r>
  4031ca:	1c41      	adds	r1, r0, #1
  4031cc:	4602      	mov	r2, r0
  4031ce:	f000 80fc 	beq.w	4033ca <_malloc_r+0x42e>
  4031d2:	4582      	cmp	sl, r0
  4031d4:	f200 80f7 	bhi.w	4033c6 <_malloc_r+0x42a>
  4031d8:	4b43      	ldr	r3, [pc, #268]	; (4032e8 <_malloc_r+0x34c>)
  4031da:	6819      	ldr	r1, [r3, #0]
  4031dc:	4459      	add	r1, fp
  4031de:	6019      	str	r1, [r3, #0]
  4031e0:	f000 814d 	beq.w	40347e <_malloc_r+0x4e2>
  4031e4:	f8d9 0000 	ldr.w	r0, [r9]
  4031e8:	3001      	adds	r0, #1
  4031ea:	bf1b      	ittet	ne
  4031ec:	eba2 0a0a 	subne.w	sl, r2, sl
  4031f0:	4451      	addne	r1, sl
  4031f2:	f8c9 2000 	streq.w	r2, [r9]
  4031f6:	6019      	strne	r1, [r3, #0]
  4031f8:	f012 0107 	ands.w	r1, r2, #7
  4031fc:	f000 8115 	beq.w	40342a <_malloc_r+0x48e>
  403200:	f1c1 0008 	rsb	r0, r1, #8
  403204:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  403208:	4402      	add	r2, r0
  40320a:	3108      	adds	r1, #8
  40320c:	eb02 090b 	add.w	r9, r2, fp
  403210:	f3c9 090b 	ubfx	r9, r9, #0, #12
  403214:	eba1 0909 	sub.w	r9, r1, r9
  403218:	4649      	mov	r1, r9
  40321a:	4628      	mov	r0, r5
  40321c:	9301      	str	r3, [sp, #4]
  40321e:	9200      	str	r2, [sp, #0]
  403220:	f000 f970 	bl	403504 <_sbrk_r>
  403224:	1c43      	adds	r3, r0, #1
  403226:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40322a:	f000 8143 	beq.w	4034b4 <_malloc_r+0x518>
  40322e:	1a80      	subs	r0, r0, r2
  403230:	4448      	add	r0, r9
  403232:	f040 0001 	orr.w	r0, r0, #1
  403236:	6819      	ldr	r1, [r3, #0]
  403238:	60ba      	str	r2, [r7, #8]
  40323a:	4449      	add	r1, r9
  40323c:	42bc      	cmp	r4, r7
  40323e:	6050      	str	r0, [r2, #4]
  403240:	6019      	str	r1, [r3, #0]
  403242:	d017      	beq.n	403274 <_malloc_r+0x2d8>
  403244:	f1b8 0f0f 	cmp.w	r8, #15
  403248:	f240 80fb 	bls.w	403442 <_malloc_r+0x4a6>
  40324c:	6860      	ldr	r0, [r4, #4]
  40324e:	f1a8 020c 	sub.w	r2, r8, #12
  403252:	f022 0207 	bic.w	r2, r2, #7
  403256:	eb04 0e02 	add.w	lr, r4, r2
  40325a:	f000 0001 	and.w	r0, r0, #1
  40325e:	f04f 0c05 	mov.w	ip, #5
  403262:	4310      	orrs	r0, r2
  403264:	2a0f      	cmp	r2, #15
  403266:	6060      	str	r0, [r4, #4]
  403268:	f8ce c004 	str.w	ip, [lr, #4]
  40326c:	f8ce c008 	str.w	ip, [lr, #8]
  403270:	f200 8117 	bhi.w	4034a2 <_malloc_r+0x506>
  403274:	4b1d      	ldr	r3, [pc, #116]	; (4032ec <_malloc_r+0x350>)
  403276:	68bc      	ldr	r4, [r7, #8]
  403278:	681a      	ldr	r2, [r3, #0]
  40327a:	4291      	cmp	r1, r2
  40327c:	bf88      	it	hi
  40327e:	6019      	strhi	r1, [r3, #0]
  403280:	4b1b      	ldr	r3, [pc, #108]	; (4032f0 <_malloc_r+0x354>)
  403282:	681a      	ldr	r2, [r3, #0]
  403284:	4291      	cmp	r1, r2
  403286:	6862      	ldr	r2, [r4, #4]
  403288:	bf88      	it	hi
  40328a:	6019      	strhi	r1, [r3, #0]
  40328c:	f022 0203 	bic.w	r2, r2, #3
  403290:	4296      	cmp	r6, r2
  403292:	eba2 0306 	sub.w	r3, r2, r6
  403296:	d801      	bhi.n	40329c <_malloc_r+0x300>
  403298:	2b0f      	cmp	r3, #15
  40329a:	dc04      	bgt.n	4032a6 <_malloc_r+0x30a>
  40329c:	4628      	mov	r0, r5
  40329e:	f000 f92f 	bl	403500 <__malloc_unlock>
  4032a2:	2400      	movs	r4, #0
  4032a4:	e740      	b.n	403128 <_malloc_r+0x18c>
  4032a6:	19a2      	adds	r2, r4, r6
  4032a8:	f043 0301 	orr.w	r3, r3, #1
  4032ac:	f046 0601 	orr.w	r6, r6, #1
  4032b0:	6066      	str	r6, [r4, #4]
  4032b2:	4628      	mov	r0, r5
  4032b4:	60ba      	str	r2, [r7, #8]
  4032b6:	6053      	str	r3, [r2, #4]
  4032b8:	f000 f922 	bl	403500 <__malloc_unlock>
  4032bc:	3408      	adds	r4, #8
  4032be:	4620      	mov	r0, r4
  4032c0:	b003      	add	sp, #12
  4032c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4032c6:	2b14      	cmp	r3, #20
  4032c8:	d971      	bls.n	4033ae <_malloc_r+0x412>
  4032ca:	2b54      	cmp	r3, #84	; 0x54
  4032cc:	f200 80a3 	bhi.w	403416 <_malloc_r+0x47a>
  4032d0:	0b33      	lsrs	r3, r6, #12
  4032d2:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  4032d6:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  4032da:	00c3      	lsls	r3, r0, #3
  4032dc:	e680      	b.n	402fe0 <_malloc_r+0x44>
  4032de:	bf00      	nop
  4032e0:	20400438 	.word	0x20400438
  4032e4:	20400918 	.word	0x20400918
  4032e8:	204008e8 	.word	0x204008e8
  4032ec:	20400910 	.word	0x20400910
  4032f0:	20400914 	.word	0x20400914
  4032f4:	20400440 	.word	0x20400440
  4032f8:	20400840 	.word	0x20400840
  4032fc:	0a5a      	lsrs	r2, r3, #9
  4032fe:	2a04      	cmp	r2, #4
  403300:	d95b      	bls.n	4033ba <_malloc_r+0x41e>
  403302:	2a14      	cmp	r2, #20
  403304:	f200 80ae 	bhi.w	403464 <_malloc_r+0x4c8>
  403308:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  40330c:	00c9      	lsls	r1, r1, #3
  40330e:	325b      	adds	r2, #91	; 0x5b
  403310:	eb07 0c01 	add.w	ip, r7, r1
  403314:	5879      	ldr	r1, [r7, r1]
  403316:	f1ac 0c08 	sub.w	ip, ip, #8
  40331a:	458c      	cmp	ip, r1
  40331c:	f000 8088 	beq.w	403430 <_malloc_r+0x494>
  403320:	684a      	ldr	r2, [r1, #4]
  403322:	f022 0203 	bic.w	r2, r2, #3
  403326:	4293      	cmp	r3, r2
  403328:	d273      	bcs.n	403412 <_malloc_r+0x476>
  40332a:	6889      	ldr	r1, [r1, #8]
  40332c:	458c      	cmp	ip, r1
  40332e:	d1f7      	bne.n	403320 <_malloc_r+0x384>
  403330:	f8dc 200c 	ldr.w	r2, [ip, #12]
  403334:	687b      	ldr	r3, [r7, #4]
  403336:	60e2      	str	r2, [r4, #12]
  403338:	f8c4 c008 	str.w	ip, [r4, #8]
  40333c:	6094      	str	r4, [r2, #8]
  40333e:	f8cc 400c 	str.w	r4, [ip, #12]
  403342:	e68f      	b.n	403064 <_malloc_r+0xc8>
  403344:	19a1      	adds	r1, r4, r6
  403346:	f046 0c01 	orr.w	ip, r6, #1
  40334a:	f042 0601 	orr.w	r6, r2, #1
  40334e:	f8c4 c004 	str.w	ip, [r4, #4]
  403352:	4628      	mov	r0, r5
  403354:	6179      	str	r1, [r7, #20]
  403356:	6139      	str	r1, [r7, #16]
  403358:	f8c1 e00c 	str.w	lr, [r1, #12]
  40335c:	f8c1 e008 	str.w	lr, [r1, #8]
  403360:	604e      	str	r6, [r1, #4]
  403362:	50e2      	str	r2, [r4, r3]
  403364:	f000 f8cc 	bl	403500 <__malloc_unlock>
  403368:	3408      	adds	r4, #8
  40336a:	e6dd      	b.n	403128 <_malloc_r+0x18c>
  40336c:	687b      	ldr	r3, [r7, #4]
  40336e:	e679      	b.n	403064 <_malloc_r+0xc8>
  403370:	f108 0801 	add.w	r8, r8, #1
  403374:	f018 0f03 	tst.w	r8, #3
  403378:	f10c 0c08 	add.w	ip, ip, #8
  40337c:	f47f ae85 	bne.w	40308a <_malloc_r+0xee>
  403380:	e02d      	b.n	4033de <_malloc_r+0x442>
  403382:	68dc      	ldr	r4, [r3, #12]
  403384:	42a3      	cmp	r3, r4
  403386:	bf08      	it	eq
  403388:	3002      	addeq	r0, #2
  40338a:	f43f ae3e 	beq.w	40300a <_malloc_r+0x6e>
  40338e:	e6bb      	b.n	403108 <_malloc_r+0x16c>
  403390:	4419      	add	r1, r3
  403392:	461c      	mov	r4, r3
  403394:	684a      	ldr	r2, [r1, #4]
  403396:	68db      	ldr	r3, [r3, #12]
  403398:	f854 6f08 	ldr.w	r6, [r4, #8]!
  40339c:	f042 0201 	orr.w	r2, r2, #1
  4033a0:	604a      	str	r2, [r1, #4]
  4033a2:	4628      	mov	r0, r5
  4033a4:	60f3      	str	r3, [r6, #12]
  4033a6:	609e      	str	r6, [r3, #8]
  4033a8:	f000 f8aa 	bl	403500 <__malloc_unlock>
  4033ac:	e6bc      	b.n	403128 <_malloc_r+0x18c>
  4033ae:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  4033b2:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4033b6:	00c3      	lsls	r3, r0, #3
  4033b8:	e612      	b.n	402fe0 <_malloc_r+0x44>
  4033ba:	099a      	lsrs	r2, r3, #6
  4033bc:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4033c0:	00c9      	lsls	r1, r1, #3
  4033c2:	3238      	adds	r2, #56	; 0x38
  4033c4:	e7a4      	b.n	403310 <_malloc_r+0x374>
  4033c6:	42bc      	cmp	r4, r7
  4033c8:	d054      	beq.n	403474 <_malloc_r+0x4d8>
  4033ca:	68bc      	ldr	r4, [r7, #8]
  4033cc:	6862      	ldr	r2, [r4, #4]
  4033ce:	f022 0203 	bic.w	r2, r2, #3
  4033d2:	e75d      	b.n	403290 <_malloc_r+0x2f4>
  4033d4:	f859 3908 	ldr.w	r3, [r9], #-8
  4033d8:	4599      	cmp	r9, r3
  4033da:	f040 8086 	bne.w	4034ea <_malloc_r+0x54e>
  4033de:	f010 0f03 	tst.w	r0, #3
  4033e2:	f100 30ff 	add.w	r0, r0, #4294967295
  4033e6:	d1f5      	bne.n	4033d4 <_malloc_r+0x438>
  4033e8:	687b      	ldr	r3, [r7, #4]
  4033ea:	ea23 0304 	bic.w	r3, r3, r4
  4033ee:	607b      	str	r3, [r7, #4]
  4033f0:	0064      	lsls	r4, r4, #1
  4033f2:	429c      	cmp	r4, r3
  4033f4:	f63f aec7 	bhi.w	403186 <_malloc_r+0x1ea>
  4033f8:	2c00      	cmp	r4, #0
  4033fa:	f43f aec4 	beq.w	403186 <_malloc_r+0x1ea>
  4033fe:	421c      	tst	r4, r3
  403400:	4640      	mov	r0, r8
  403402:	f47f ae3e 	bne.w	403082 <_malloc_r+0xe6>
  403406:	0064      	lsls	r4, r4, #1
  403408:	421c      	tst	r4, r3
  40340a:	f100 0004 	add.w	r0, r0, #4
  40340e:	d0fa      	beq.n	403406 <_malloc_r+0x46a>
  403410:	e637      	b.n	403082 <_malloc_r+0xe6>
  403412:	468c      	mov	ip, r1
  403414:	e78c      	b.n	403330 <_malloc_r+0x394>
  403416:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40341a:	d815      	bhi.n	403448 <_malloc_r+0x4ac>
  40341c:	0bf3      	lsrs	r3, r6, #15
  40341e:	f103 0078 	add.w	r0, r3, #120	; 0x78
  403422:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  403426:	00c3      	lsls	r3, r0, #3
  403428:	e5da      	b.n	402fe0 <_malloc_r+0x44>
  40342a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40342e:	e6ed      	b.n	40320c <_malloc_r+0x270>
  403430:	687b      	ldr	r3, [r7, #4]
  403432:	1092      	asrs	r2, r2, #2
  403434:	2101      	movs	r1, #1
  403436:	fa01 f202 	lsl.w	r2, r1, r2
  40343a:	4313      	orrs	r3, r2
  40343c:	607b      	str	r3, [r7, #4]
  40343e:	4662      	mov	r2, ip
  403440:	e779      	b.n	403336 <_malloc_r+0x39a>
  403442:	2301      	movs	r3, #1
  403444:	6053      	str	r3, [r2, #4]
  403446:	e729      	b.n	40329c <_malloc_r+0x300>
  403448:	f240 5254 	movw	r2, #1364	; 0x554
  40344c:	4293      	cmp	r3, r2
  40344e:	d822      	bhi.n	403496 <_malloc_r+0x4fa>
  403450:	0cb3      	lsrs	r3, r6, #18
  403452:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  403456:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40345a:	00c3      	lsls	r3, r0, #3
  40345c:	e5c0      	b.n	402fe0 <_malloc_r+0x44>
  40345e:	f103 0b10 	add.w	fp, r3, #16
  403462:	e6ae      	b.n	4031c2 <_malloc_r+0x226>
  403464:	2a54      	cmp	r2, #84	; 0x54
  403466:	d829      	bhi.n	4034bc <_malloc_r+0x520>
  403468:	0b1a      	lsrs	r2, r3, #12
  40346a:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40346e:	00c9      	lsls	r1, r1, #3
  403470:	326e      	adds	r2, #110	; 0x6e
  403472:	e74d      	b.n	403310 <_malloc_r+0x374>
  403474:	4b20      	ldr	r3, [pc, #128]	; (4034f8 <_malloc_r+0x55c>)
  403476:	6819      	ldr	r1, [r3, #0]
  403478:	4459      	add	r1, fp
  40347a:	6019      	str	r1, [r3, #0]
  40347c:	e6b2      	b.n	4031e4 <_malloc_r+0x248>
  40347e:	f3ca 000b 	ubfx	r0, sl, #0, #12
  403482:	2800      	cmp	r0, #0
  403484:	f47f aeae 	bne.w	4031e4 <_malloc_r+0x248>
  403488:	eb08 030b 	add.w	r3, r8, fp
  40348c:	68ba      	ldr	r2, [r7, #8]
  40348e:	f043 0301 	orr.w	r3, r3, #1
  403492:	6053      	str	r3, [r2, #4]
  403494:	e6ee      	b.n	403274 <_malloc_r+0x2d8>
  403496:	207f      	movs	r0, #127	; 0x7f
  403498:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  40349c:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4034a0:	e59e      	b.n	402fe0 <_malloc_r+0x44>
  4034a2:	f104 0108 	add.w	r1, r4, #8
  4034a6:	4628      	mov	r0, r5
  4034a8:	9300      	str	r3, [sp, #0]
  4034aa:	f7ff fc31 	bl	402d10 <_free_r>
  4034ae:	9b00      	ldr	r3, [sp, #0]
  4034b0:	6819      	ldr	r1, [r3, #0]
  4034b2:	e6df      	b.n	403274 <_malloc_r+0x2d8>
  4034b4:	2001      	movs	r0, #1
  4034b6:	f04f 0900 	mov.w	r9, #0
  4034ba:	e6bc      	b.n	403236 <_malloc_r+0x29a>
  4034bc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4034c0:	d805      	bhi.n	4034ce <_malloc_r+0x532>
  4034c2:	0bda      	lsrs	r2, r3, #15
  4034c4:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4034c8:	00c9      	lsls	r1, r1, #3
  4034ca:	3277      	adds	r2, #119	; 0x77
  4034cc:	e720      	b.n	403310 <_malloc_r+0x374>
  4034ce:	f240 5154 	movw	r1, #1364	; 0x554
  4034d2:	428a      	cmp	r2, r1
  4034d4:	d805      	bhi.n	4034e2 <_malloc_r+0x546>
  4034d6:	0c9a      	lsrs	r2, r3, #18
  4034d8:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4034dc:	00c9      	lsls	r1, r1, #3
  4034de:	327c      	adds	r2, #124	; 0x7c
  4034e0:	e716      	b.n	403310 <_malloc_r+0x374>
  4034e2:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4034e6:	227e      	movs	r2, #126	; 0x7e
  4034e8:	e712      	b.n	403310 <_malloc_r+0x374>
  4034ea:	687b      	ldr	r3, [r7, #4]
  4034ec:	e780      	b.n	4033f0 <_malloc_r+0x454>
  4034ee:	08f0      	lsrs	r0, r6, #3
  4034f0:	f106 0308 	add.w	r3, r6, #8
  4034f4:	e600      	b.n	4030f8 <_malloc_r+0x15c>
  4034f6:	bf00      	nop
  4034f8:	204008e8 	.word	0x204008e8

004034fc <__malloc_lock>:
  4034fc:	4770      	bx	lr
  4034fe:	bf00      	nop

00403500 <__malloc_unlock>:
  403500:	4770      	bx	lr
  403502:	bf00      	nop

00403504 <_sbrk_r>:
  403504:	b538      	push	{r3, r4, r5, lr}
  403506:	4c07      	ldr	r4, [pc, #28]	; (403524 <_sbrk_r+0x20>)
  403508:	2300      	movs	r3, #0
  40350a:	4605      	mov	r5, r0
  40350c:	4608      	mov	r0, r1
  40350e:	6023      	str	r3, [r4, #0]
  403510:	f7fe fc36 	bl	401d80 <_sbrk>
  403514:	1c43      	adds	r3, r0, #1
  403516:	d000      	beq.n	40351a <_sbrk_r+0x16>
  403518:	bd38      	pop	{r3, r4, r5, pc}
  40351a:	6823      	ldr	r3, [r4, #0]
  40351c:	2b00      	cmp	r3, #0
  40351e:	d0fb      	beq.n	403518 <_sbrk_r+0x14>
  403520:	602b      	str	r3, [r5, #0]
  403522:	bd38      	pop	{r3, r4, r5, pc}
  403524:	20400928 	.word	0x20400928

00403528 <__sread>:
  403528:	b510      	push	{r4, lr}
  40352a:	460c      	mov	r4, r1
  40352c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403530:	f000 f922 	bl	403778 <_read_r>
  403534:	2800      	cmp	r0, #0
  403536:	db03      	blt.n	403540 <__sread+0x18>
  403538:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40353a:	4403      	add	r3, r0
  40353c:	6523      	str	r3, [r4, #80]	; 0x50
  40353e:	bd10      	pop	{r4, pc}
  403540:	89a3      	ldrh	r3, [r4, #12]
  403542:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  403546:	81a3      	strh	r3, [r4, #12]
  403548:	bd10      	pop	{r4, pc}
  40354a:	bf00      	nop

0040354c <__swrite>:
  40354c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403550:	4616      	mov	r6, r2
  403552:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  403556:	461f      	mov	r7, r3
  403558:	05d3      	lsls	r3, r2, #23
  40355a:	460c      	mov	r4, r1
  40355c:	4605      	mov	r5, r0
  40355e:	d507      	bpl.n	403570 <__swrite+0x24>
  403560:	2200      	movs	r2, #0
  403562:	2302      	movs	r3, #2
  403564:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403568:	f000 f8f0 	bl	40374c <_lseek_r>
  40356c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403570:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403574:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  403578:	81a2      	strh	r2, [r4, #12]
  40357a:	463b      	mov	r3, r7
  40357c:	4632      	mov	r2, r6
  40357e:	4628      	mov	r0, r5
  403580:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403584:	f000 b814 	b.w	4035b0 <_write_r>

00403588 <__sseek>:
  403588:	b510      	push	{r4, lr}
  40358a:	460c      	mov	r4, r1
  40358c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403590:	f000 f8dc 	bl	40374c <_lseek_r>
  403594:	89a3      	ldrh	r3, [r4, #12]
  403596:	1c42      	adds	r2, r0, #1
  403598:	bf0e      	itee	eq
  40359a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40359e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4035a2:	6520      	strne	r0, [r4, #80]	; 0x50
  4035a4:	81a3      	strh	r3, [r4, #12]
  4035a6:	bd10      	pop	{r4, pc}

004035a8 <__sclose>:
  4035a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4035ac:	f000 b868 	b.w	403680 <_close_r>

004035b0 <_write_r>:
  4035b0:	b570      	push	{r4, r5, r6, lr}
  4035b2:	460d      	mov	r5, r1
  4035b4:	4c08      	ldr	r4, [pc, #32]	; (4035d8 <_write_r+0x28>)
  4035b6:	4611      	mov	r1, r2
  4035b8:	4606      	mov	r6, r0
  4035ba:	461a      	mov	r2, r3
  4035bc:	4628      	mov	r0, r5
  4035be:	2300      	movs	r3, #0
  4035c0:	6023      	str	r3, [r4, #0]
  4035c2:	f7fc ffdb 	bl	40057c <_write>
  4035c6:	1c43      	adds	r3, r0, #1
  4035c8:	d000      	beq.n	4035cc <_write_r+0x1c>
  4035ca:	bd70      	pop	{r4, r5, r6, pc}
  4035cc:	6823      	ldr	r3, [r4, #0]
  4035ce:	2b00      	cmp	r3, #0
  4035d0:	d0fb      	beq.n	4035ca <_write_r+0x1a>
  4035d2:	6033      	str	r3, [r6, #0]
  4035d4:	bd70      	pop	{r4, r5, r6, pc}
  4035d6:	bf00      	nop
  4035d8:	20400928 	.word	0x20400928

004035dc <__register_exitproc>:
  4035dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4035e0:	4c25      	ldr	r4, [pc, #148]	; (403678 <__register_exitproc+0x9c>)
  4035e2:	6825      	ldr	r5, [r4, #0]
  4035e4:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  4035e8:	4606      	mov	r6, r0
  4035ea:	4688      	mov	r8, r1
  4035ec:	4692      	mov	sl, r2
  4035ee:	4699      	mov	r9, r3
  4035f0:	b3c4      	cbz	r4, 403664 <__register_exitproc+0x88>
  4035f2:	6860      	ldr	r0, [r4, #4]
  4035f4:	281f      	cmp	r0, #31
  4035f6:	dc17      	bgt.n	403628 <__register_exitproc+0x4c>
  4035f8:	1c43      	adds	r3, r0, #1
  4035fa:	b176      	cbz	r6, 40361a <__register_exitproc+0x3e>
  4035fc:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  403600:	2201      	movs	r2, #1
  403602:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  403606:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  40360a:	4082      	lsls	r2, r0
  40360c:	4311      	orrs	r1, r2
  40360e:	2e02      	cmp	r6, #2
  403610:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  403614:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  403618:	d01e      	beq.n	403658 <__register_exitproc+0x7c>
  40361a:	3002      	adds	r0, #2
  40361c:	6063      	str	r3, [r4, #4]
  40361e:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  403622:	2000      	movs	r0, #0
  403624:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403628:	4b14      	ldr	r3, [pc, #80]	; (40367c <__register_exitproc+0xa0>)
  40362a:	b303      	cbz	r3, 40366e <__register_exitproc+0x92>
  40362c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  403630:	f7ff fcac 	bl	402f8c <malloc>
  403634:	4604      	mov	r4, r0
  403636:	b1d0      	cbz	r0, 40366e <__register_exitproc+0x92>
  403638:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  40363c:	2700      	movs	r7, #0
  40363e:	e880 0088 	stmia.w	r0, {r3, r7}
  403642:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  403646:	4638      	mov	r0, r7
  403648:	2301      	movs	r3, #1
  40364a:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  40364e:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  403652:	2e00      	cmp	r6, #0
  403654:	d0e1      	beq.n	40361a <__register_exitproc+0x3e>
  403656:	e7d1      	b.n	4035fc <__register_exitproc+0x20>
  403658:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  40365c:	430a      	orrs	r2, r1
  40365e:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  403662:	e7da      	b.n	40361a <__register_exitproc+0x3e>
  403664:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  403668:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  40366c:	e7c1      	b.n	4035f2 <__register_exitproc+0x16>
  40366e:	f04f 30ff 	mov.w	r0, #4294967295
  403672:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403676:	bf00      	nop
  403678:	004037a4 	.word	0x004037a4
  40367c:	00402f8d 	.word	0x00402f8d

00403680 <_close_r>:
  403680:	b538      	push	{r3, r4, r5, lr}
  403682:	4c07      	ldr	r4, [pc, #28]	; (4036a0 <_close_r+0x20>)
  403684:	2300      	movs	r3, #0
  403686:	4605      	mov	r5, r0
  403688:	4608      	mov	r0, r1
  40368a:	6023      	str	r3, [r4, #0]
  40368c:	f7fe fba4 	bl	401dd8 <_close>
  403690:	1c43      	adds	r3, r0, #1
  403692:	d000      	beq.n	403696 <_close_r+0x16>
  403694:	bd38      	pop	{r3, r4, r5, pc}
  403696:	6823      	ldr	r3, [r4, #0]
  403698:	2b00      	cmp	r3, #0
  40369a:	d0fb      	beq.n	403694 <_close_r+0x14>
  40369c:	602b      	str	r3, [r5, #0]
  40369e:	bd38      	pop	{r3, r4, r5, pc}
  4036a0:	20400928 	.word	0x20400928

004036a4 <_fclose_r>:
  4036a4:	b570      	push	{r4, r5, r6, lr}
  4036a6:	b139      	cbz	r1, 4036b8 <_fclose_r+0x14>
  4036a8:	4605      	mov	r5, r0
  4036aa:	460c      	mov	r4, r1
  4036ac:	b108      	cbz	r0, 4036b2 <_fclose_r+0xe>
  4036ae:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4036b0:	b383      	cbz	r3, 403714 <_fclose_r+0x70>
  4036b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4036b6:	b913      	cbnz	r3, 4036be <_fclose_r+0x1a>
  4036b8:	2600      	movs	r6, #0
  4036ba:	4630      	mov	r0, r6
  4036bc:	bd70      	pop	{r4, r5, r6, pc}
  4036be:	4621      	mov	r1, r4
  4036c0:	4628      	mov	r0, r5
  4036c2:	f7ff f97d 	bl	4029c0 <__sflush_r>
  4036c6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4036c8:	4606      	mov	r6, r0
  4036ca:	b133      	cbz	r3, 4036da <_fclose_r+0x36>
  4036cc:	69e1      	ldr	r1, [r4, #28]
  4036ce:	4628      	mov	r0, r5
  4036d0:	4798      	blx	r3
  4036d2:	2800      	cmp	r0, #0
  4036d4:	bfb8      	it	lt
  4036d6:	f04f 36ff 	movlt.w	r6, #4294967295
  4036da:	89a3      	ldrh	r3, [r4, #12]
  4036dc:	061b      	lsls	r3, r3, #24
  4036de:	d41c      	bmi.n	40371a <_fclose_r+0x76>
  4036e0:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4036e2:	b141      	cbz	r1, 4036f6 <_fclose_r+0x52>
  4036e4:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4036e8:	4299      	cmp	r1, r3
  4036ea:	d002      	beq.n	4036f2 <_fclose_r+0x4e>
  4036ec:	4628      	mov	r0, r5
  4036ee:	f7ff fb0f 	bl	402d10 <_free_r>
  4036f2:	2300      	movs	r3, #0
  4036f4:	6323      	str	r3, [r4, #48]	; 0x30
  4036f6:	6c61      	ldr	r1, [r4, #68]	; 0x44
  4036f8:	b121      	cbz	r1, 403704 <_fclose_r+0x60>
  4036fa:	4628      	mov	r0, r5
  4036fc:	f7ff fb08 	bl	402d10 <_free_r>
  403700:	2300      	movs	r3, #0
  403702:	6463      	str	r3, [r4, #68]	; 0x44
  403704:	f7ff fa96 	bl	402c34 <__sfp_lock_acquire>
  403708:	2300      	movs	r3, #0
  40370a:	81a3      	strh	r3, [r4, #12]
  40370c:	f7ff fa94 	bl	402c38 <__sfp_lock_release>
  403710:	4630      	mov	r0, r6
  403712:	bd70      	pop	{r4, r5, r6, pc}
  403714:	f7ff fa88 	bl	402c28 <__sinit>
  403718:	e7cb      	b.n	4036b2 <_fclose_r+0xe>
  40371a:	6921      	ldr	r1, [r4, #16]
  40371c:	4628      	mov	r0, r5
  40371e:	f7ff faf7 	bl	402d10 <_free_r>
  403722:	e7dd      	b.n	4036e0 <_fclose_r+0x3c>

00403724 <_fstat_r>:
  403724:	b538      	push	{r3, r4, r5, lr}
  403726:	460b      	mov	r3, r1
  403728:	4c07      	ldr	r4, [pc, #28]	; (403748 <_fstat_r+0x24>)
  40372a:	4605      	mov	r5, r0
  40372c:	4611      	mov	r1, r2
  40372e:	4618      	mov	r0, r3
  403730:	2300      	movs	r3, #0
  403732:	6023      	str	r3, [r4, #0]
  403734:	f7fe fb5c 	bl	401df0 <_fstat>
  403738:	1c43      	adds	r3, r0, #1
  40373a:	d000      	beq.n	40373e <_fstat_r+0x1a>
  40373c:	bd38      	pop	{r3, r4, r5, pc}
  40373e:	6823      	ldr	r3, [r4, #0]
  403740:	2b00      	cmp	r3, #0
  403742:	d0fb      	beq.n	40373c <_fstat_r+0x18>
  403744:	602b      	str	r3, [r5, #0]
  403746:	bd38      	pop	{r3, r4, r5, pc}
  403748:	20400928 	.word	0x20400928

0040374c <_lseek_r>:
  40374c:	b570      	push	{r4, r5, r6, lr}
  40374e:	460d      	mov	r5, r1
  403750:	4c08      	ldr	r4, [pc, #32]	; (403774 <_lseek_r+0x28>)
  403752:	4611      	mov	r1, r2
  403754:	4606      	mov	r6, r0
  403756:	461a      	mov	r2, r3
  403758:	4628      	mov	r0, r5
  40375a:	2300      	movs	r3, #0
  40375c:	6023      	str	r3, [r4, #0]
  40375e:	f7fe fb57 	bl	401e10 <_lseek>
  403762:	1c43      	adds	r3, r0, #1
  403764:	d000      	beq.n	403768 <_lseek_r+0x1c>
  403766:	bd70      	pop	{r4, r5, r6, pc}
  403768:	6823      	ldr	r3, [r4, #0]
  40376a:	2b00      	cmp	r3, #0
  40376c:	d0fb      	beq.n	403766 <_lseek_r+0x1a>
  40376e:	6033      	str	r3, [r6, #0]
  403770:	bd70      	pop	{r4, r5, r6, pc}
  403772:	bf00      	nop
  403774:	20400928 	.word	0x20400928

00403778 <_read_r>:
  403778:	b570      	push	{r4, r5, r6, lr}
  40377a:	460d      	mov	r5, r1
  40377c:	4c08      	ldr	r4, [pc, #32]	; (4037a0 <_read_r+0x28>)
  40377e:	4611      	mov	r1, r2
  403780:	4606      	mov	r6, r0
  403782:	461a      	mov	r2, r3
  403784:	4628      	mov	r0, r5
  403786:	2300      	movs	r3, #0
  403788:	6023      	str	r3, [r4, #0]
  40378a:	f7fc fecd 	bl	400528 <_read>
  40378e:	1c43      	adds	r3, r0, #1
  403790:	d000      	beq.n	403794 <_read_r+0x1c>
  403792:	bd70      	pop	{r4, r5, r6, pc}
  403794:	6823      	ldr	r3, [r4, #0]
  403796:	2b00      	cmp	r3, #0
  403798:	d0fb      	beq.n	403792 <_read_r+0x1a>
  40379a:	6033      	str	r3, [r6, #0]
  40379c:	bd70      	pop	{r4, r5, r6, pc}
  40379e:	bf00      	nop
  4037a0:	20400928 	.word	0x20400928

004037a4 <_global_impure_ptr>:
  4037a4:	20400010                                ..@ 

004037a8 <_init>:
  4037a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4037aa:	bf00      	nop
  4037ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4037ae:	bc08      	pop	{r3}
  4037b0:	469e      	mov	lr, r3
  4037b2:	4770      	bx	lr

004037b4 <__init_array_start>:
  4037b4:	004029a1 	.word	0x004029a1

004037b8 <__frame_dummy_init_array_entry>:
  4037b8:	00400165                                e.@.

004037bc <_fini>:
  4037bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4037be:	bf00      	nop
  4037c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4037c2:	bc08      	pop	{r3}
  4037c4:	469e      	mov	lr, r3
  4037c6:	4770      	bx	lr

004037c8 <__fini_array_start>:
  4037c8:	00400141 	.word	0x00400141
