@Unpublished{Norton15,
author = {Robert McNeill Norton},
title = {Hardware Support for Compartmentalisation},
note = {{PhD} approved},
year = {2015},
month = {September},
}

@INPROCEEDINGS{Frigui95,
author={Frigui, I. and Alfa, A.S.},
booktitle={WESCANEX 95. Communications, Power, and Computing. Conference Proceedings., IEEE},
title={Approximate method for polling systems with time-limited-based polling tables},
year={1995},
volume={2},
pages={398-402 vol.2},
keywords={approximation theory;multiprogramming;network operating systems;network servers;processor scheduling;queueing theory;CPU;approximate method;communication systems;computer systems;cyclic polling system;fair share scheduler;mean service time;mean waiting times;multiprogramming environment;multiqueueing systems;operating systems schedulers;polling systems;polling tables;simulation;time-limited-based polling tables;Algorithm design and analysis;Computer aided manufacturing;Industrial engineering;Job shop scheduling;Manufacturing systems;Operating systems;Processor scheduling;Scheduling algorithm;Tiles},
doi={10.1109/WESCAN.1995.494063},
month={May},}

@INPROCEEDINGS{Fox15,
author={Anthony Fox},
title={Improved Tool Support for {Machine-Code} Decompilation in {HOL4}},
booktitle={Interactive Theorem Proving, ITP},
institution = {University of Cambridge},
year={2015},
}

@misc{ctsrd15,
author = {Robert N. M. Watson},
title = {{CTSRD} {--} Rethinking the hardware-software interface for security},
url = {https://www.cl.cam.ac.uk/research/security/ctsrd/},
lastchecked = {22.12.2015},
}

@Misc{splash2_0,
author = {Yi Liu},
title = {{Splash-2 Benchmarks}},
howpublished = {https://github.com/liuyix/splash2\_benchmark},
publisher = {GitHub},
lastchecked = {22.12.2015},
}
%https://github.com/liuyix/splash2_benchmark/archive/v1.0.tar.gz

@Misc{splash2_1,
author = {Stacey Son},
title = {{Splash-2 Benchmarks}},
howpublished = {https://github.com/staceyson/splash2},
publisher = {GitHub},
lastchecked = {22.12.2015},
}

@Misc{splash2_2,
author = {Princeton University},
title = {{PARSEC 3.0 Documentation, {Princeton} Application Repository}},
howpublished = {http://parsec.cs.princeton.edu/parsec3-doc.htm},
lastchecked = {22.12.2015},
}

@Misc{hp_the_machine,
author = {Hewlett Packard Labs},
title = {{The Machine: A} new kind of computer, {HP}},
howpublished = {http://www.labs.hpe.com/research/systems-research/themachine/},
lastchecked = {29.12.2015},
}

@book{Mangard07,
 author = {Mangard, Stefan and Oswald, Elisabeth and Popp, Thomas},
 title = {Power Analysis Attacks: Revealing the Secrets of Smart Cards (Advances in Information Security)},
 year = {2007},
 isbn = {0387308571},
 publisher = {Springer-Verlag New York, Inc.},
 address = {Secaucus, NJ, USA},
} 

@book{Hennessy06,
 author = {Hennessy, John L. and Patterson, David A.},
 title = {Computer Architecture, Fourth Edition: A Quantitative Approach},
 year = {2006},
 isbn = {0123704901},
 publisher = {Morgan Kaufmann Publishers Inc.},
 address = {San Francisco, CA, USA},
}

@online{Miller15,
author = {David S. Miller},
title = {Cache and {TLB} Flushing Under {Linux}, The {Linux} Kernel Archives},
howpublished = {https://www.kernel.org/doc/Documentation/cachetlb.txt},
publisher = {The Linux Kernel Archives},
lastchecked = {26.12.2015},
}

@article{MRC2,
	title = {{Modular Research-based Composably trustworthy Mission-oriented Resilient Clouds (MRC squared)}},
        author = {SRI and Cambridge, University},
        howpublished = {http://www.cl.cam.ac.uk/research/comparch/research/mrc2.html},
 	year = {2011}
}

@article{CTSRD,
	title = {{CRASH-Worthy Trustworthy Systems R\&D (CTSRD)}},
	author = "SRI and Cambridge, University",
	howpublished = {http://www.cl.cam.ac.uk/research/security/ctsrd/},
	year = {2010}
}

@BOOK{BSVBE,
        TITLE = {BSV by Example},
        AUTHOR = {Rishiyur S. Nikhil and Kathy R. Czeck},
        PUBLISHER = {CreateSpace},
        MONTH = {December},
        YEAR = {2010},
}

@BOOK{BSVREF,
        AUTHOR = {Bluespec-Inc.},
        TITLE = {Bluespec System Verilog Reference Guide},
        PUBLISHER = {Bluespec Inc.},
        MONTH = {October},
        YEAR = {2009},
}

@misc{p34,	
	author = {Simon Moore},
	title = {Advanced Computer Design},
	year = {2011},
	url = {www.cl.cam.ac.uk/teaching/1213/P34/}
}

@misc{altera,
	author = {Altera Corporation},
	title = {Altera},
	url = {www.altera.com}
}

@BOOK{MIPS,
        AUTHOR = {Joe Heinrich},
        TITLE = {MIPS R4000 User's Manual},
        EDITION = {Second},
        PUBLISHER = {MIPS Technologies},
        YEAR = {1994},
}

@article{BIMPA,
	author = {Simon W. Moore and Paul J. Fox and Steven JT. Marsh and A. Theodore Markettos and Alan Mujumdar},
	title = {Bluehive — A Field-Programable Custom Computing Machine for Extreme-Scale Real-Time Neural Network Simulation},
	journal = {FCCM: IEEE International Symposium on Field-Programmable Custom Computing Machines},
	year = {2012}
}	

@article{Rumble10,
	author = {Stephen M. Rumble and Diego Ongaro and Ryan Stutsman and Mendel Rosenblum and John K. Ousterhout},
	title = {Its Time for Low Latency},
	journal = {HotOS 2011: In the Proceedings of the Thirteenth Workshop on Hot Topics in Operating Systems},
	year = {2011}
}

@INPROCEEDINGS{Greenberg08,
    author = {Albert Greenberg and Parantap Lahiri and David A. Maltz and Parveen Patel and Sudipta Sengupta},
    title = {Towards a next generation data center architecture: Scalability and commoditization},
    booktitle = {PRESTO Workshop at SIGCOMM},
    year = {2008}
}

@article{force10,
author = {FORCE10 Networks, Inc.},
	title = {Force10: Ethernet: The High Bandwidth Low-Latency Data Center Switching Fabric},	
	year = {2008}
}

@INPROCEEDINGS{helios10,
    author = {Nathan Farrington and George Porter and Sivasankar Radhakrishnan and Hamid Hajabdolali Bazzaz and Vikram Subramanya and Yeshaiahu Fainman and George Papen and Amin Vahdat},
    title = {Helios: A hybrid electrical/optical switch architecture for modular data centers},
    booktitle = {ACM SIGCOMM},
    year = {2010},
    pages = {339--350}
}

@INPROCEEDINGS{scalable08,
    author = {Mohammad Al-fares and Alexander Loukissas and Amin Vahdat},
    title = {A Scalable, Commodity Data Center Network Architecture ABSTRACT},
    booktitle = {SIGCOMM},	
    year = {2008}
}

@INPROCEEDINGS{FAWN10,
    author = {Vijay Vasudevan and David Andersen and Michael Kaminsky and Lawrence Tan and Jason Franklin and Iulian Moraru},
    title = {Energy-efficient cluster computing with FAWN: Workloads and implications},
    booktitle = {Proc. e-Energy 2010},
    year = {2010}
}

@INPROCEEDINGS{maspar90,
	author = {John R. Nickolls},
	title = {The Design of the {MasPar MP-1: A} Cost Effective Massively Parallel Computer},
	booktitle = {Proceedings of IEEE Compcon Spring 1990 IEEE Computer Society Press Reprint},
	year = {1990}
}

@INPROCEEDINGS{Mattson10,
author={Mattson, T.G. and van der Wijngaart, R.F. and Riepen, M. and Lehnig, T. and Brett, P. and Haas, W. and Kennedy, P. and Howard, J. and Vangal, S. and Borkar, N. and Ruhl, G. and Dighe, S.},
booktitle={High Performance Computing, Networking, Storage and Analysis (SC), 2010 International Conference for},
title={The 48-core {SCC} Processor: the Programmer's View},
year={2010},
pages={1-11},
keywords={cache storage;message passing;multiprocessing systems;shared memory systems;48-core SCC processor;cache-coherent shared memory multiprocessors;distributed memory chips;many-core chips;message passing;shared memory architectures;Coherence;Linux;Message passing;Registers;Software;Table lookup;Tiles},
doi={10.1109/SC.2010.53},
month={November},}

@inproceedings{Mattson08,
 author = {Mattson, Timothy G. and Van der Wijngaart, Rob and Frumkin, Michael},
 title = {Programming the {Intel} 80-core Network-on-a-chip Terascale Processor},
 booktitle = {Proceedings of the 2008 ACM/IEEE Conference on Supercomputing},
 series = {SC '08},
 year = {2008},
 isbn = {978-1-4244-2835-9},
 location = {Austin, Texas},
 pages = {38:1--38:11},
 articleno = {38},
 numpages = {11},
 url = {http://dl.acm.org/citation.cfm?id=1413370.1413409},
 acmid = {1413409},
 publisher = {IEEE Press},
 address = {Piscataway, NJ, USA},
} 

@MISC{Vangal08,
    author = {Sriram R. Vangal and Jason Howard and Gregory Ruhl and Saurabh Dighe and Howard Wilson and James Tschanz and David Finan and Arvind Singh and Tiju Jacob and Nitin Borkar and Shekhar Borkar},
    title = {An 80-tile sub-100-{W} {TeraFLOPS} processor in 65-nm {CMOS}},
    year = {2008}
}

@ARTICLE{godson3,
author={Weiwu Hu and Jian Wang and Xiang Gao and Yunji Chen and Qi Liu and Guojie Li},
journal={Micro, IEEE},
title={Godson-3: {A} Scalable Multicore {RISC} Processor with x86 Emulation},
year={2009},
volume={29},
number={2},
pages={17-29},
keywords={CMOS digital integrated circuits;microprocessor chips;multiprocessing systems;network-on-chip;reconfigurable architectures;reduced instruction set computing;CMOS technology;Godson-3 microprocessor;high-end embedded application;high-performance scientific computing;high-throughput server application;network-on-chip;reconfigurable architecture;scalable multicore RISC processor;size 65 nm;x86 emulation;CMOS technology;Emulation;Hardware;Microprocessors;Multicore processing;Network servers;Network-on-a-chip;Reconfigurable architectures;Reduced instruction set computing;Scientific computing;RISC processor;multicore processor;reconfigurable architecture;scalable interconnection network;x86 emulation},
doi={10.1109/MM.2009.30},
ISSN={0272-1732},
month={March},}

@article{cyclops06,
	author = {Ying Ping Zhangi and Taikyeong Jeong and Fei Chen and Haiping Wu and Ronny Nitzsche and Guang R. Gao},
	title = {A Study of the On-Chip Interconnection Network for the IBM Cyclops64 Multi-Core Architecture},
	journal = {Parallel and Distributed Processing Symposium, 2006. IPDPS 2006. 20th International},
	year = {2006}
}


@INPROCEEDINGS{bluegeneq11,
author={Dong Chen and Noel A. Eisley and Philip Heidelberger and Robert M. Senger and Yutaka Sugawara and Sameer Kumar and Valentina Salapura and David L. Satterfield},
title={The IBM Blue Gene/Q interconnection network and message unit},
booktitle={High Performance Computing, Networking, Storage and Analysis (SC)}, 
year={2011}
}

@INPROCEEDINGS{heracles11,
author={M.A. Kinsy and M. Pellauer and S. Devadas},
title = {Heracles: Fully Synthesizable Parameterized MIPS-Based Multicore System},
booktitle={Field Programmable Logic and Applications (FPL)},
year={2011} 
}

@INPROCEEDINGS{Loghi06,
	author = {Mirko Loghi and Luca Benini},
	title = {Cache Coherence Tradeoffs in Shared-Memory MPSoCs},
	booktitle = {ACM Transactions on Embedded Computing Systems},
	volume = {5},
	number = {2},
	pages = {383-407},
	year = {2006}
}

@phdthesis{Marty08,
 author = {Marty R. Michael},
 advisor = {Hill, Mark D.},
 title = {Cache coherence techniques for multicore processors},
 publisher = {University of Wisconsin at Madison},
 year = {2008},
} 

@ARTICLE{Byrd99,
author={G. T. Byrd and M. J. Flynn},
title={Producer-consumer communication in distributed shared memory multiprocessors},
journal={Proceedings of the IEEE}, 
volume={87},
number={3},
pages={456-466},
year={1999}
} 

@INPROCEEDINGS{Agarwal04,
    author = {Saurabh Agarwal and Rahul Garg and Meeta S. Gupta},
    title = {Adaptive incremental checkpointing for massively parallel systems},
    booktitle = {ICS: Proceedings of the 18th annual international conference on Supercomputing},
    year = {2004},
    pages = {277--286},
}

@inproceedings{Passas09,
 author = {Stavros Passas and Kostas Magoutis and Angelos Bilas},
 title = {Towards 100 gbit/s ethernet: multicore-based parallel communication protocol design},
 booktitle = {ICS: Proceedings of the 23rd international conference on Supercomputing},
 pages = {214--224},
year={2009}	
}

@INPROCEEDINGS{Sosnowski07,
author={Janus Sosnowski},
title={Improving Software Based Self - Testing for Cache Memories},
booktitle={Design and Test Workshop, 2007. IDT 2007. 2nd International}, 
year={2007}
} 

@inproceedings{Carlo11,
author = {Stefano Di Carlo and Paolo Prinetto and Alessandro Savino},
title= {Software-Based Self-Test of Set-Associative Cache Memories},
journal= {IEEE Transactions on Computers},
year = {2011}
}

@INPROCEEDINGS{Theodorou10,
author={G. Theodorou and N. Kranitis and A. Paschalis and D. Gizopoulos},
 title={A software-based self-test methodology for in-system testing of processor cache tag arrays},
booktitle={On-Line Testing Symposium (IOLTS), 2010 IEEE 16th International},
year={2010}
} 

@INPROCEEDINGS{Perkins99,
author={Perkins, C.E. and Royer, E.M.},
title={Ad-hoc on-demand distance vector routing},
booktitle={Mobile Computing Systems and Applications Proceedings. WMCSA}, 
year={1999}
}

@ARTICLE{Mellor-crummey91,
    author = {John M. Mellor-crummey and Michael L. Scott},
    title = {Algorithms for Scalable Synchronization on Shared-Memory Multiprocessors},
    journal = {ACM Transactions on Computer Systems},
    year = {1991},
    volume = {9},
    pages = {21--65}
}

@MISC{ll_sc_1,
    author = {Maged M. Michael},
    title = {Hazard Pointers: Safe Memory Reclamation for Lock-Free Objects},
    year = {2004}
}

@MISC{ll_sc_2,
    author = {Björn B. Brandenburg and John M. Calandrino and Aaron Block and Hennadiy Leontyev and James H. Anderson},
    title = {Real-Time Synchronization on Multiprocessors: To Block or Not to Block, to Suspend or Spin?},
    year = {2008}
}

@INPROCEEDINGS{ll_sc_3,
author={Hui Gao and Yan Fu and Hesselink, W.H.},
title={Verification of a Lock-Free Implementation of Multiword LL/SC Object},
booktitle={DASC: Dependable, Autonomic and Secure Computing}, 
year={2009},
}

@MISC{Dean12,
author = {Jeff Dean},
title = {Numbers everyone should know},
year = {2012},
URL = {http://www.google.com/moderator/#15/e=7f3&t=7f3.41}
}

@article{Schulz06,
author={Greg Schulz},
title ={Data Center I/O Performance Issues and Impacts},
year={2006}
}

@INPROCEEDINGS{migrate_1,
author={Jayasinghe, D. and Malkowski, S. and Qingyang Wang and Li, J. and Pengcheng Xiong and Pu, C.}, 
title={Variations in Performance and Scalability When Migrating n-Tier Applications to Different Clouds}, 
booktitle={Cloud Computing (CLOUD)},
year={2011}
}

@INPROCEEDINGS{migrate_2,
author={Kikuchi, S. and Matsumoto, Y.}, 
title={Impact of Live Migration on Multi-tier Application Performance in Clouds}, 
booktitle={Cloud Computing (CLOUD)},
year={2012}
}

@INPROCEEDINGS{migrate_3,
author={Bifulco, R. and Canonico, R. and Ventre, G. and Manetti, V.}, 
title={Transparent migration of virtual infrastructures in large datacenters for Cloud computing}, 
booktitle={Computers and Communications (ISCC), 2011 IEEE Symposium on},
year={2011}
}

@INPROCEEDINGS{Luff12,
author={Meredydd Luff and Simon Moore},
title={Asynchronous Remote Stores for Inter-Processor Communication},
booktitle={Future Architectural Support for Parallel Programming: FASPP},
year={2012}
}

% % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % %
% BERI Architecture References
% % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % %
@TechReport{Chadwick13,
  author =       {Chadwick, Gregory A.},
  title =        {{Communication centric, multi-core, fine-grained processor architecture}},
  year =         2013,
  month =        apr,
  url =          {http://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-832.pdf},
  institution =  {University of Cambridge, Computer Laboratory},
  number =       {UCAM-CL-TR-832}
}

@inproceedings{Chadwick12,
  title={Mamba: A scalable communication centric multi-threaded processor architecture},
  author={Chadwick, Gregory A and Moore, Simon W},
  booktitle={Computer Design ({ICCD}), 2012 {IEEE} 30th International Conference on},
  pages={277--283},
  year={2012},
  organization={{IEEE}}
}

@Manual{TerasicDE4,
author = {Terasic Technologies Inc.},
title = {DE4 User Manual},
year = {2010},
}

@article{GEM5,
 author = {Binkert, Nathan and Beckmann, Bradford and Black, Gabriel and Reinhardt, Steven K. and Saidi, Ali and Basu, Arkaprava and Hestness, Joel and Hower, Derek R. and Krishna, Tushar and Sardashti, Somayeh and Sen, Rathijit and Sewell, Korey and Shoaib, Muhammad and Vaish, Nilay and Hill, Mark D. and Wood, David A.},
 title = {The Gem5 Simulator},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {May 2011},
 volume = {39},
 number = {2},
 month = aug,
 year = {2011},
 issn = {0163-5964},
 pages = {1--7},
 numpages = {7},
 url = {http://doi.acm.org/10.1145/2024716.2024718},
 doi = {10.1145/2024716.2024718},
 acmid = {2024718},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@article{Chisnall15,
 author = {Chisnall, David and Rothwell, Colin and Watson, Robert N.M. and Woodruff, Jonathan and Vadera, Munraj and Moore, Simon W. and Roe, Michael and Davis, Brooks and Neumann, Peter G.},
 title = {Beyond the {PDP-11}: Architectural Support for a Memory-Safe {C} Abstract Machine},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {March 2015},
 volume = {43},
 number = {1},
 month = mar,
 year = {2015},
 issn = {0163-5964},
 pages = {117--130},
 numpages = {14},
 url = {http://doi.acm.org/10.1145/2786763.2694367},
 doi = {10.1145/2786763.2694367},
 acmid = {2694367},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {C language, bounds checking, capabilities, compilers, memory protection, memory safety, processor design, security},
} 

@INPROCEEDINGS{Chisnall14,
title = {{LLVM} in the {FreeBSD} Toolchain},
booktitle={AsiaBSDCon 2014. Proceedings},
author = {David Chisnall}
year = {2014},
}

% % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % %
% Directory Coherence
% % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % %

@article{Chaiken90,
 author = {Chaiken, David and Fields, Craig and Kurihara, Kiyoshi and Agarwal, Anant},
 title = {Directory-Based Cache Coherence in Large-Scale Multiprocessors},
 journal = {Computer},
 issue_date = {June 1990},
 volume = {23},
 number = {6},
 month = jun,
 year = {1990},
 issn = {0018-9162},
 pages = {49--58},
 numpages = {10},
 url = {http://dx.doi.org/10.1109/2.55500},
 doi = {10.1109/2.55500},
 acmid = {79813},
 publisher = {IEEE Computer Society Press},
 address = {Los Alamitos, CA, USA},
}

@INPROCEEDINGS{Agarwal88,
author={Agarwal, A. and Simoni, R. and Hennessy, J. and Horowitz, M.},
booktitle={Computer Architecture, 1988. Conference Proceedings. 15th Annual International Symposium on},
title={An evaluation of directory schemes for cache coherence},
year={1988},
pages={280-289},
keywords={buffer storage;parallel architectures;parallel machines;performance evaluation;storage management;cache coherence;directory schemes;multiprocessor systems;shared-memory multiprocessors;snoopy cache systems;trace driven simulation;Bandwidth;Broadcasting;Computer science;Laboratories;Multiprocessing systems;Parallel programming;Protocols;Watches},
doi={10.1109/ISCA.1988.5238},
month={May},}

@ARTICLE{Stenstrom90,
author={Stenstrom, P.},
journal={Computer},
title={A survey of cache coherence schemes for multiprocessors},
year={1990},
volume={23},
number={6},
pages={12-24},
keywords={buffer storage;memory architecture;multiprocessing systems;cache coherence schemes;consistency;hardware complexity;multiprocessors;performance issues;protocols;shared data;software schemes;Costs;Hardware;Protocols;Software maintenance},
doi={10.1109/2.55497},
ISSN={0018-9162},
month={June},}

@article{Lilja93,
 author = {Lilja, David J.},
 title = {Cache Coherence in Large-scale Shared-memory Multiprocessors: Issues and Comparisons},
 journal = {ACM Comput. Surv.},
 issue_date = {Sept. 1993},
 volume = {25},
 number = {3},
 month = September,
 year = {1993},
 issn = {0360-0300},
 pages = {303--338},
 numpages = {36},
 url = {http://doi.acm.org/10.1145/158439.158907},
 doi = {10.1145/158439.158907},
 acmid = {158907},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@INPROCEEDINGS{Martin03,
author={Martin, M.M.K. and Hill, M.D. and Wood, D.A.},
booktitle={Computer Architecture, 2003. Proceedings. 30th Annual International Symposium on},
title={Token Coherence: decoupling performance and correctness},
year={2003},
pages={182-193},
keywords={cache storage;hazards and race conditions;multiprocessor interconnection networks;network servers;performance evaluation;protocols;shared memory systems;Token Coherence performance protocol;Token Coherence using Broadcast;TokenB;cache coherence;directory protocols;glueless multiprocessor;low-latency unordered interconnect;protocol races;shared memory multiprocessor servers;snooping protocols;Access protocols;Bandwidth;Broadcasting;Costs;Delay;File servers;Logic;Safety;Space technology;Switches},
doi={10.1109/ISCA.2003.1206999},
ISSN={1063-6897},
month={June},}

@ARTICLE{Byrd99,
author={Byrd, G.T. and Flynn, M.},
journal={Proceedings of the IEEE},
title={Producer-consumer communication in distributed shared memory multiprocessors},
year={1999},
volume={87},
number={3},
pages={456-466},
keywords={cache storage;distributed shared memory systems;message passing;storage management;DSM multiprocessors;StreamLine;application kernel benchmarks;cache based locks;cache based message passing mechanism;common simulated architecture;communication latency;communication patterns;consumer initiated prefetch;data forwarding;distributed cache coherent systems;distributed shared memory multiprocessors;global shared memory;hardware based distributed shared memory;implicit schemes;message passing;network parameters;producer initiated mechanisms;producer-consumer communication;remote memory module;selective updates;shared memory abstraction;update based coherence;Convergence;Delay;Hardware;Hypercubes;Information retrieval;Kernel;Message passing;Prefetching;Read-write memory},
doi={10.1109/5.747866},
ISSN={0018-9219},
month={March},}

@MISC{Lawrence98,
    author = {Ramon Lawrence},
    title = {A Survey of Cache Coherence Mechanisms in Shared Memory Multiprocessors, {University of Manitoba}},
    year = {1998}
}

@TECHREPORT{Marty08,
    author = {Michael R. Marty},
    title = {Cache coherence techniques for multicore processors},
    institution = {UNIVERSITY OF WISCONSIN - MADISON},
    year = {2008}
}

@article{Adve96,
 author = {Adve, Sarita V. and Gharachorloo, Kourosh},
 title = {Shared Memory Consistency Models: A Tutorial},
 journal = {Computer},
 issue_date = {December 1996},
 volume = {29},
 number = {12},
 month = dec,
 year = {1996},
 issn = {0018-9162},
 pages = {66--76},
 numpages = {11},
 url = {http://dx.doi.org/10.1109/2.546611},
 doi = {10.1109/2.546611},
 acmid = {620590},
 publisher = {IEEE Computer Society Press},
 address = {Los Alamitos, CA, USA},
}

@inproceedings{Leverich07,
 author = {Leverich, Jacob and Arakida, Hideho and Solomatnikov, Alex and Firoozshahian, Amin and Horowitz, Mark and Kozyrakis, Christos},
 title = {Comparing Memory Systems for Chip Multiprocessors},
 booktitle = {Proceedings of the 34th Annual International Symposium on Computer Architecture},
 series = {ISCA '07},
 year = {2007},
 isbn = {978-1-59593-706-3},
 location = {San Diego, California, USA},
 pages = {358--368},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/1250662.1250707},
 doi = {10.1145/1250662.1250707},
 acmid = {1250707},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {chip multiprocessors, coherent caches, locality optimizations, parallel programming, streaming memory},
}

@article{Martin12,
 author = {Martin, Milo M. K. and Hill, Mark D. and Sorin, Daniel J.},
 title = {Why On-chip Cache Coherence is Here to Stay},
 journal = {Commun. ACM},
 issue_date = {July 2012},
 volume = {55},
 number = {7},
 month = jul,
 year = {2012},
 issn = {0001-0782},
 pages = {78--89},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2209249.2209269},
 doi = {10.1145/2209249.2209269},
 acmid = {2209269},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@ARTICLE{Lenoski92,
    author = {Daniel Lenoski and James Laudon and Kourosh Gharachorloo and Wolf-dietrich Weber and Anoop Gupta and John Hennessy and Mark Horowitz and Monica S. Lam and Dash The Ease-of-use},
    title = {The {Stanford DASH} multiprocessor},
    journal = {IEEE Computer},
    year = {1992},
    volume = {25},
    pages = {63--79}
}

@article{Hammond00,
  author = {Lance Hammond and Benedict A. Hubbert and Michael Siu and Manohar K. Prabhu and Michael K. Chen and Kunle Olukotun},
  title = {The {Stanford Hydra CMP}},
 journal = {IEEE Micro},
  pages = {71-84},
  volume = {20},
  year = {2000}
}

@INPROCEEDINGS{Chen91,
author={Chen, Yung-Chin and Veidenbaum, Alexander V.},
booktitle={Supercomputing, 1991. Supercomputing '91. Proceedings of the 1991 ACM/IEEE Conference on},
title={Comparison and analysis of software and directory coherence schemes},
year={1991},
pages={818-829},
doi={10.1145/125826.126200},
month={November},}

@ARTICLE{Lilja93,
author={Lilja, D.J. and Yew, P.-C.},
journal={Parallel and Distributed Systems, IEEE Transactions on},
title={Improving memory utilization in cache coherence directories},
year={1993},
volume={4},
number={10},
pages={1130-1146},
keywords={buffer storage;configuration management;discrete event simulation;program compilers;shared memory systems;storage allocation;cache coherence directories;compile-time memory disambiguation;compiler optimizations;dynamically tagged directory;high-level sharing information;interprocedural analysis;large-scale shared memory multiprocessors;memory utilization;software-directed schemes;trace-driven simulations;Analytical models;Hardware;Large-scale systems;Multiprocessor interconnection networks;NASA;Optimizing compilers;Performance analysis;Research and development;Software performance;US Department of Energy},
doi={10.1109/71.246074},
ISSN={1045-9219},
month={October},}

@INPROCEEDINGS{Sanchez12,
author={Sanchez, D. and Kozyrakis, C.},
booktitle={High Performance Computer Architecture (HPCA), 2012 IEEE 18th International Symposium on},
title={{SCD}: A scalable coherence directory with flexible sharer set encoding},
year={2012},
pages={1-12},
keywords={cache storage;encoding;microprocessor chips;multiprocessing systems;protocols;1024-core CMP;SCD;analytical models;cache coherence;chip-multiprocessors;coherence traffic;complex hierarchical protocols;directory-based protocol;excessive area;excessive energy;flexible sharer set encoding;large-scale CMP;negligible directory-induced invalidations;scalable coherence directory;sharer set inexact representations;single-level directory;than full-map sparse directories;zcaches;Analytical models;Arrays;Coherence;Indexes;Organizations;Protocols;Vectors},
doi={10.1109/HPCA.2012.6168950},
ISSN={1530-0897},
month={February},}

@INPROCEEDINGS{Cuesta11,
author={Cuesta, B. and Ros, A. and G\'{o}mez, M.E. and Robles, A. and Duato, J.},
booktitle={Computer Architecture (ISCA), 2011 38th Annual International Symposium on},
title={Increasing the effectiveness of directory caches by deactivating coherence for private memory blocks},
year={2011},
pages={93-103},
keywords={cache storage;distributed shared memory systems;operating systems (computers);performance evaluation;protocols;cached block invalidations;directory cache size;directory entry evictions;high-performance shared-memory servers;multiprocessor systems;operating system;parallel applications;private memory blocks;scalable cache coherence protocol deactivation;system performance degradation;uniprocessor systems;Coherence;Hardware;Memory management;Proposals;Protocols;Vectors;Multiprocessor;cache coherence;coherence deactivation;directory cache;efficiency;operating system;private block},
ISSN={1063-6897},
month={June},}

@ARTICLE{James90,
author={James, D.V. and Laundrie, A.T. and Gjessing, S. and Sohi, G.S.},
journal={Computer},
title={Distributed-directory scheme: scalable coherent interface},
year={1990},
volume={23},
number={6},
pages={74-77},
keywords={computer interfaces;data structures;IEEE standard project;P1596;SCI sharing-list structures;computer backplane interface;distributed directory scheme;large system configurations;linked-list coherence;queued-on-lock bit;scalable coherent interface;Backplanes;Computer interfaces},
doi={10.1109/2.55503},
ISSN={0018-9162},
month={June},}

@ARTICLE{Cuesta13,
author={Cuesta, B. and Ros, A. and G\'{o}mez, M.E. and Robles, A. and Duato, J.},
journal={Computers, IEEE Transactions on},
title={Increasing the Effectiveness of Directory Caches by Avoiding the Tracking of Noncoherent Memory Blocks},
year={2013},
volume={62},
number={3},
pages={482-495},
keywords={cache storage;operating systems (computers);parallel processing;performance evaluation;protocols;shared memory systems;directory cache efficiency improvement;directory cache occupancy reduction;directory cache size;directory-based cache coherence protocol;hardware modifications;multiprocessor systems;noncoherent block detection;noncoherent memory block tracking;operating system;parallel applications runtime;performance maintenance;processor cached block invalidation;scalable approach;shared memory coherent access;Coherence;Hardware;Maintenance engineering;Memory management;Proposals;Protocols;Strontium;Multiprocessor;cache coherence;coherence deactivation;directory cache;noncoherent blocks;operating system},
doi={10.1109/TC.2011.241},
ISSN={0018-9340},
month={March},}

@TechReport{xeon11,
author = {Data Center Group, Intel Corporation},
title = {{Intel}{$^{\textregistered}$} {Xeon}{$^{\textregistered}$} Processor {E7} Family: Reliability, Availability, and Serviceability},
institution = {Intel Corporation},
year = {2011},
}


@INPROCEEDINGS{Mullins04,
author={Mullins, R. and West, A. and Moore, S.},
booktitle={Computer Architecture, 2004. Proceedings. 31st Annual International Symposium on},
title={Low-latency virtual-channel routers for on-chip networks},
year={2004},
pages={188-197},
keywords={microprocessor chips;multiprocessor interconnection networks;network routing;system-on-chip;buffering resources;chip-wide network;control overheads;cycle-time minimisation;latency minimisation;low-latency virtual-channel routers;on-chip communication;on-chip networks;Circuit simulation;Communication system control;Computational modeling;Computer architecture;Delay;Network-on-a-chip;Routing;Tiles;Wires;Wiring},
doi={10.1109/ISCA.2004.1310774},
ISSN={1063-6897},
month={June},}

@INPROCEEDINGS{Dally01,
author={Dally, W.J. and Towles, B.},
booktitle={Design Automation Conference, 2001. Proceedings},
title={Route packets, not wires: on-chip interconnection networks},
year={2001},
pages={684-689},
keywords={CMOS digital integrated circuits;circuit optimisation;crosstalk;integrated circuit interconnections;integrated circuit layout;modules;wiring;area overhead;electrical parameters;latency;modular design;on-chip interconnection networks;system modules;timing iterations;top level wires;Bandwidth;Circuits;Communication system control;Digital signal processing chips;Logic;Multiprocessor interconnection networks;Network-on-a-chip;Tiles;Wires;Wiring},
doi={10.1109/DAC.2001.156225},
ISSN={0738-100X},
month={},}

@book{Rahman13,
 author = {Rahman, Rezaur},
 title = {Intel Xeon Phi Coprocessor Architecture and Tools: The Guide for Application Developers},
 year = {2013},
 isbn = {1430259264, 9781430259268},
 edition = {1st},
 publisher = {Apress},
 address = {Berkely, CA, USA},
} 

@INPROCEEDINGS{Ziakas10,
author={Ziakas, D. and Baum, A. and Maddox, R.A. and Safranek, R.J.},
booktitle={High Performance Interconnects (HOTI), 2010 IEEE 18th Annual Symposium on},
title={Intel{$^{\textregistered}$} \ {QuickPath} Interconnect Architectural Features Supporting Scalable System Architectures},
year={2010},
pages={1-6},
keywords={microprocessor chips;multiprocessing systems;multiprocessor interconnection networks;parallel architectures;Intel Corporation;Intel Itanium processor 9300 series;Intel QuickPath interconnect;Intel Xeon processor 5500 series;Intel Xeon processor 7500 series;Intel microarchitectures;OEM platforms;larger scale systems;multi-core processors;multiprocessor systems;scalable system architectures;server system scaling;system interconnect logic;third party node controllers;Bandwidth;Coherence;Protocols;Reliability;Routing;Sockets;Topology;Intel;Nehalem;QPI;QuickPath;Xeon;scalable},
doi={10.1109/HOTI.2010.24},
month={August},}

@INPROCEEDINGS{Gupta90,
    author = {Anoop Gupta and Wolf-dietrich Weber and Todd Mowry},
    title = {Reducing Memory and Traffic Requirements for Scalable Directory-Based Cache Coherence Schemes},
    booktitle = {In International Conference on Parallel Processing},
    year = {1990},
    pages = {312--321}
}

% % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % %
% Time-Based References
% % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % %

@article{Smith82,
 author = {Smith, Alan Jay},
 title = {Cache Memories},
 journal = {ACM Comput. Surv.},
 issue_date = {Sept. 1982},
 volume = {14},
 number = {3},
 month = September,
 year = {1982},
 issn = {0360-0300},
 pages = {473--530},
 numpages = {58},
 url = {http://doi.acm.org/10.1145/356887.356892},
 doi = {10.1145/356887.356892},
 acmid = {356892},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@article{Cheong88,
 author = {Cheong, H. and Vaidenbaum, A. V.},
 title = {A Cache Coherence Scheme with Fast Selective Invalidation},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {May 1988},
 volume = {16},
 number = {2},
 month = may,
 year = {1988},
 issn = {0163-5964},
 pages = {299--307},
 numpages = {9},
 url = {http://doi.acm.org/10.1145/633625.52434},
 doi = {10.1145/633625.52434},
 acmid = {52434},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@ARTICLE{Hoichi90,
author={Hoichi Cheong and Veidenbaum, A.V.},
journal={Computer},
title={Compiler-directed cache management in multiprocessors},
year={1990},
volume={23},
number={6},
pages={39-47},
keywords={buffer storage;multiprocessing systems;storage management;compiler directed cache management;fast selective invalidation scheme;interconnection networks;invalidation approach;multiprocessors;numerical benchmark routines;shared-memory;software-based strategies;trace driven simulations;version control scheme;Large-scale systems;Multiprocessing systems;Multiprocessor interconnection networks;Numerical simulation},
doi={10.1109/2.55499},
ISSN={0018-9162},
month={June},}

@MISC{Jouppi91_0,
    author = {Norman P. Jouppi},
    title = {Cache Write Policies and Performance},
    year = {1991}
}

@TechReport{Jouppi91_1,
author = {Norman P. Jouppi},
title = {Cache Write Policies and Performance},
institution = {Western Research Laboratory},
year = {1991},
month = {December},
}

@ARTICLE{Min92,
author={Min, S.L. and Baer, Jean-Loup},
journal={Parallel and Distributed Systems, IEEE Transactions on},
title={Design and analysis of a scalable cache coherence scheme based on clocks and timestamps},
year={1992},
volume={3},
number={1},
pages={25-44},
keywords={buffer storage;parallel programming;storage management;cache contents reuse;clocks;compile-time marking;hardware-based local incoherence detection;multiple private caches;program flow;references;scalable cache coherence;shared memory multiprocessors;timestamps;trace-driven simulation;Broadcasting;Clocks;Computer architecture;Computer science;Global communication;Memory management;Multiprocessor interconnection networks;Processor scheduling;Runtime;Scholarships},
doi={10.1109/71.113080},
ISSN={1045-9219},
month={January},}

@INPROCEEDINGS{Chen92,
author={Chen, Y.C. and Veidenbaum, A.V.},
booktitle={Supercomputing '92., Proceedings},
title={An effective write policy for software coherence schemes},
year={1992},
pages={661-672},
keywords={buffer storage;multiprocessing systems;multiprocessor interconnection networks;storage management;MIN-based multiprocessor system;buffering;memory latencies;performance;software coherence schemes;total execution time;total write traffic;write policy;write-through write-allocate no-fetch cache;Communication system traffic control;Hardware;Large-scale systems;Multiprocessing systems;NASA;Performance loss;Research and development;Software performance;Software systems;Telecommunication traffic},
doi={10.1109/SUPERC.1992.236636},
month={November},}

@INPROCEEDINGS{Darnell93,
author={Darnell, E. and Kennedy, K.},
booktitle={Supercomputing '93. Proceedings},
title={Cache coherence using local knowledge},
year={1993},
pages={720-729},
keywords={cache storage;program compilers;shared memory systems;synchronisation;DOACROSS;DOALL;TS1;cache coherence;cache hits;cache misses;common synchronization paradigms;compiler analysis;critical sections;efficiency;extra storage;generation time-stamps;global inter-cache communication;hardware strategies;local knowledge;scalability;shared memory machines;Cache storage;Computer science;Condition monitoring;Contracts;Costs;Global communication;Hardware;Large-scale systems;Runtime;Scalability},
doi={10.1109/SUPERC.1993.1263526},
ISSN={1063-9535},
month={November},}

@INPROCEEDINGS{Choi94,
author={Choi, L. and Pen-Chung Yew},
booktitle={Supercomputing '94., Proceedings},
title={A compiler-directed cache coherence scheme with improved intertask locality},
year={1994},
pages={773-782},
keywords={cache storage;data flow analysis;optimising compilers;parallel programming;program compilers;storage management;compiler algorithm;compiler directed coherence scheme;compiler-directed cache coherence scheme;data flow analysis technique;epoch counter;intertask locality;memory reference patterns;modified memory access instruction;potential stale references;spatial locality;system wide version number;tag field;task boundaries;timestamp based schemes;version control;Algorithm design and analysis;Communication system control;Computer science;Counting circuits;Data analysis;Delay;Hardware;Large-scale systems;Runtime;Telecommunication traffic},
doi={10.1109/SUPERC.1994.344343},
month={November},}

@INPROCEEDINGS{Cheng94,
author={Cheng, J. and Finger, U. and O'Donnell, C.},
booktitle={EUROMICRO 94. System Architecture and Integration. Proceedings of the 20th EUROMICRO Conference.},
title={A new hardware cache coherence scheme},
year={1994},
pages={117-124},
keywords={cache storage;distributed processing;memory protocols;synchronisation;coherence traffic;directory-based protocols;entry consistency model;hardware cache coherence scheme;lockup-free cache;memory consistency model;protocol overhead traffic;shared data regions;synchronization latency;Access protocols;Coherence;Delay;Fingers;Hardware;Pipeline processing;Prefetching;Traffic control},
doi={10.1109/EURMIC.1994.390399},
month={September},}

@INPROCEEDINGS{Lebeck95,
author={Lebeck, A.R. and Wood, D.A.},
booktitle={Computer Architecture, 1995. Proceedings., 22nd Annual International Symposium on},
title={Dynamic self-invalidation: reducing coherence overhead in shared-memory multiprocessors},
year={1995},
pages={48-59},
keywords={cache storage;protocols;shared memory systems;software performance evaluation;acknowledgment message elimination;cache coherence overhead reduction;coalescing write-buffer;conflicting access;dynamic self-invalidation;exclusive blocks;execution time;hardware;hardware directory-based write-invalidate coherence protocols;hybrid coherence schemes;invalidation message elimination;local cache block copy;outstanding copies;outstanding requests;program critical path;sequential consistency;sequentially consistent full-map coherence protocol;shared-memory multiprocessors;software;tear-off blocks;Access protocols;Aerospace electronics;Bandwidth;Cache memory;Delay;Distributed computing;Government;Hardware;Permission},
ISSN={1063-6897},
month={June},}

@INPROCEEDINGS{Choi96,
author={Pen-Chung Yew and Choi, L.},
booktitle={Computer Architecture, 1996 23rd Annual International Symposium on},
title={Compiler and Hardware Support for Cache Coherence in Large-Scale Multiprocessors: Design Considerations and Performance Study},
year={1996},
pages={283-283},
keywords={2-level adaptive prediction;branch prediction;correlation;system traces;Algorithm design and analysis;Analytical models;Computer science;Data analysis;Hardware;Large-scale systems;Multiprocessing systems;Performance analysis;Polarization;Programming profession;2-level adaptive prediction;branch prediction;correlation;system traces},
doi={10.1109/ISCA.1996.10014},
ISSN={1063-6897},
month={May},}

@INPROCEEDINGS{Xin96,
author={Xin Yuan and Melhem, R. and Gupta, R.},
booktitle={Parallel Processing, 1996. Vol.3. Software., Proceedings of the 1996 International Conference on},
title={A timestamp-based selective invalidation scheme for multiprocessor cache coherence},
year={1996},
volume={3},
pages={114-121 vol.3},
keywords={cache storage;coherence;multiprocessing systems;parallel programming;virtual machines;cache performance;hardware overhead;inter-level locality;multiprocessor cache coherence;runtime overhead;simulation;software cache coherence strategies;timestamp-based selective invalidation scheme;Coherence;Communication system traffic control;Computational modeling;Computer science;Concurrent computing;Hardware;Multiprocessing systems;Runtime;Software performance;Whales},
doi={10.1109/ICPP.1996.538566},
ISSN={0190-3918},
month={August},}

@ARTICLE{Hwang96,
author={Hwang, T.S. and Lu, N.P. and Chung, C.P.},
journal={Computers and Digital Techniques, IEE Proceedings},
title={Delayed precise invalidation - {A} software cache coherence scheme},
year={1996},
volume={143},
number={5},
pages={337-344},
keywords={cache storage;parallel processing;storage management;cache management instructions;compiler-time markings;delayed precise invalidation;hardware local invalidation;massively parallel processors;scalable multiprocessors;software cache coherence scheme},
doi={10.1049/ip-cdt:19960661},
ISSN={1350-2387},
month={September},}

@INPROCEEDINGS{Lee98,
author={Jae Bum Lee and Chu Shik Jhon},
booktitle={Supercomputing, 1998.SC98. IEEE/ACM Conference on},
title={Reducing Coherence Overhead of Barrier Synchronization in Software {DSMs}},
year={1998},
pages={27-27},
keywords={Automatic-;Data coherence;Data dependency analysis;Relaxed memory models;Run-time support;Software Distributed Shared Memory;Coherence;Data analysis;Information analysis;Jacobian matrices;Performance analysis;Protocols;Software performance;Software systems;Telecommunication traffic;Traffic control;Automatic-;Data coherence;Data dependency analysis;Relaxed memory models;Run-time support;Software Distributed Shared Memory},
doi={10.1109/SC.1998.10029},
month={November},}

@ARTICLE{Choi00_0,
author={Choi, L. and Pen-Chung Yew},
journal={Parallel and Distributed Systems, IEEE Transactions on},
title={Hardware and compiler-directed cache coherence in large-scale multiprocessors: Design considerations and performance study},
year={2000},
volume={11},
number={4},
pages={375-394},
keywords={cache storage;data flow analysis;parallel programming;performance evaluation;shared memory systems;HSCD;cache coherence;cache organizations;compiler algorithms;compiler-directed;data flow analysis;hardware-supported;interthread communication;large-scale multiprocessor;parallelizing compiler;task migration;Algorithm design and analysis;Analytical models;Benchmark testing;Costs;Data analysis;Hardware;Large-scale systems;Microprocessors;Polarization;Program processors},
doi={10.1109/71.850834},
ISSN={1045-9219},
month={April},}

@ARTICLE{Choi00_1,
author={Choi, L. and Pen-Chung Yew},
journal={Parallel and Distributed Systems, IEEE Transactions on},
title={Compiler analysis for cache coherence: interprocedural array data-flow analysis and its impact on cache performance},
year={2000},
volume={11},
number={9},
pages={879-896},
keywords={cache storage;data flow analysis;program compilers;shared memory systems;cache coherence;cache performance;compiler algorithms;data-flow analysis;interprocedural;interprocedural array;parallelizing compiler;shared-memory multiprocessors;Data analysis},
doi={10.1109/71.879772},
ISSN={1045-9219},
month={September},}

@INPROCEEDINGS{Lai00,
author={An-Chow Lai and Falsafi, B.},
booktitle={Computer Architecture, 2000. Proceedings of the 27th International Symposium on},
title={Selective, accurate, and timely self-invalidation using last-touch prediction},
year={2000},
pages={139-148},
keywords={distributed shared memory systems;cache-coherent distributed shared memory;coherence overhead;last-touch prediction;prediction accuracy;timely self-invalidation},
ISSN={1063-6897},
month={June},}

@INPROCEEDINGS{Fensch08,
author={Fensch, C. and Cintra, M.},
booktitle={High Performance Computer Architecture, 2008. HPCA 2008. IEEE 14th International Symposium on},
title={An {OS}-based alternative to full hardware coherence on tiled {CMPs}},
year={2008},
pages={355-366},
keywords={cache storage;integrated circuit interconnections;microprocessor chips;operating systems (computers);parallel processing;shared memory systems;cache coherence;chip-multiprocessor system;cost-effective mechanism;data replication;full hardware coherence;interconnect mechanism;operating system;shared-memory parallel application;tiled CMP;Aggregates;Application software;Computer architecture;Degradation;Hardware;Informatics;Out of order;Protocols;Scalability;Tiles},
doi={10.1109/HPCA.2008.4658652},
ISSN={1530-0897},
month={February},}

@TechReport{Shim11,
author = {Shim, Keun Sup and Cho, Myong Hyon and Lis, Mieszko and Khan, Omer and Devadas, Srinivas},
title = {{Library Cache Coherence}},
institution = {Massachusetts Institute of Technology},
year = {2011},
OPTkey = {MIT-CSAIL-TR-2011-027},
OPTtype = {},
OPTnumber = {},
OPTaddress = {},
OPTmonth = {May},
OPTnote = {},
OPTannote = {},
}

@INPROCEEDINGS{Choi11,
author={Byn Choi and Komuravelli, R. and Hyojin Sung and Smolinski, R. and Honarmand, N. and Adve, S.V. and Adve, V.S. and Carter, N.P. and Ching-Tsun Chou},
booktitle={Parallel Architectures and Compilation Techniques (PACT), 2011 International Conference on},
title={{DeNovo}: Rethinking the Memory Hierarchy for Disciplined Parallelism},
year={2011},
pages={155-166},
keywords={cache storage;message passing;parallel memories;parallel programming;protocols;shared memory systems;ubiquitous computing;DeNovo coherence protocol;MESI protocol;arbitrary data race;cache architecture;cache hit rate;design complexity;direct cache-to-cache transfer;disciplined parallelism;flexible communication granularity;hardware architecture;hardware designer;many-core scalability;mass programmer;memory hierarchy;message passing;network traffic;parallel programming model;shared-memory language;shared-memory programming model;software evolution;software-oblivious hardware evolution;Arrays;Coherence;Hardware;Programming;Protocols;Software;Transient analysis},
doi={10.1109/PACT.2011.21},
ISSN={1089-795X},
month={October},}

@INPROCEEDINGS{Ros12,
author={Ros, A. and Cuesta, B. and G\'{o}mez, M.E. and Robles, A. and Duato, J.},
booktitle={Parallel and Distributed Processing with Applications (ISPA), 2012 IEEE 10th International Symposium on},
title={Cache Miss Characterization in Hierarchical Large-Scale Cache-Coherent Systems},
year={2012},
pages={691-696},
keywords={cache storage;multiprocessing systems;cache miss characterization;coherence protocol;commodity symmetric multiprocessors;hierarchical large scale cache coherent systems;interconnection networks;Bridges;Coherence;Hierarchical systems;Program processors;Protocols;Sockets;Taxonomy;Characterization;directory protocols;extended cache coherence;scalability},
doi={10.1109/ISPA.2012.102},
month={July},}

@inproceedings{Gutierrez12,
 author = {Gutierrez, Anthony and Pusdesris, Joseph and Dreslinski, Ronald G. and Mudge, Trevor},
 title = {Lazy Cache Invalidation for Self-modifying Codes},
 booktitle = {Proceedings of the 2012 International Conference on Compilers, Architectures and Synthesis for Embedded Systems},
 series = {CASES '12},
 year = {2012},
 isbn = {978-1-4503-1424-4},
 location = {Tampere, Finland},
 pages = {151--160},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/2380403.2380433},
 doi = {10.1145/2380403.2380433},
 acmid = {2380433},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {architecture, instruction caching, self-modifying code, software-assisted coherence},
} 

@INPROCEEDINGS{Singh13,
author={Singh, I. and Shriraman, A. and Fung, W.W.L. and O'Connor, M. and Aamodt, T.M.},
booktitle={High Performance Computer Architecture (HPCA2013), 2013 IEEE 19th International Symposium on},
title={Cache coherence for {GPU} architectures},
year={2013},
pages={578-590},
keywords={cache storage;circuit complexity;general purpose computers;graphics processing units;multiprocessing systems;multiprocessor interconnection networks;performance evaluation;protocols;CMP coherence protocols;GPU application performance;GPU applications;GPU architectures;GPU memory system;L1 miss rates;LCC;TC-Weak;coherence traffic;coherent L1 caches;directory protocols;general purpose chip multiprocessors;globally synchronized counters;interworkgroup communication;library cache coherence;noncoherent caches;scalable coherence;single-chip systems;stalling stores;streamlined GPU coherence protocol;temporal coherence;time-based approach;time-based coherence framework;verification complexity;write-once data;writeback protocol;Coherence;Complexity theory;Graphics processing units;Instruction sets;Protocols;Synchronization;Transient analysis},
doi={10.1109/HPCA.2013.6522351},
ISSN={1530-0897},
month={February},}

@ARTICLE{Singh14,
author={Singh, I. and Shriraman, A. and Fung, W.W.L. and O'Connor, M. and Aamodt, T.M.},
journal={Micro, IEEE},
title={Cache Coherence for {GPU} Architectures},
year={2014},
volume={34},
number={3},
pages={69-79},
keywords={cache storage;energy conservation;graphics processing units;multiprocessing systems;parallel processing;GPU architectures;GPU programming;cache coherence;energy-efficiency gains;multicore CPU;parallel applications;temporal coherence;timer-based coherence framework;Cache memory;Computer architecture;Graphics processing units;Memory management;Message systems;Protocols;Cache memory;Computer architecture;GPU;Graphics processing units;Memory management;Message systems;Protocols;cache coherence;graphics processing unit;hardware;hardware/software interface;high performance computing;memory consistency models;parallel processors;software},
doi={10.1109/MM.2014.4},
ISSN={0272-1732},
month={May},}

@INPROCEEDINGS{Elver14,
author={Elver, M. and Nagarajan, V.},
booktitle={High Performance Computer Architecture (HPCA), 2014 IEEE 20th International Symposium on},
title={{TSO-CC}: Consistency directed cache coherence for {TSO}},
year={2014},
pages={165-176},
keywords={cache storage;multiprocessing systems;protocols;shared memory systems;CMPs;MESI directory protocol;SPARC processors;TSO memory consistency model;TSO-CC;TSO-CC storage overhead;cache line scales;chip multiprocessors;consistency directed cache coherence;directory coherence protocols;parallel programs;relaxed memory consistency models;sequential consistency;total store order;x86 processors;Abstracts;Coherence;Protocols;Rendering (computer graphics)},
doi={10.1109/HPCA.2014.6835927},
month={February},}

@article{Sung15,
 author = {Sung, Hyojin and Adve, Sarita V.},
 title = {{DeNovoSync}: Efficient Support for Arbitrary Synchronization Without Writer-Initiated Invalidations},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {March 2015},
 volume = {43},
 number = {1},
 month = mar,
 year = {2015},
 issn = {0163-5964},
 pages = {545--559},
 numpages = {15},
 url = {http://doi.acm.org/10.1145/2786763.2694356},
 doi = {10.1145/2786763.2694356},
 acmid = {2694356},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {cache coherence, consistency, shared memory, synchronization},
}

@Unpublished{Yu15_0,
author = {Yu, Xiangyao and Devadas, Srinivas },
title = {Tardis: Time Traveling Coherence Algorithm for Distributed Shared Memory},
note = {},
OPTkey = {},
OPTmonth = {},
year = {2015},
OPTannote = {},
}

@article{Yu15_1,
  author    = {Xiangyao Yu and
               Muralidaran Vijayaraghavan and
               Srinivas Devadas},
  title     = {A Proof of Correctness for the {Tardis} Cache Coherence Protocol},
  journal   = {CoRR},
  volume    = {abs/1505.06459},
  year      = {2015},
  url       = {http://arxiv.org/abs/1505.06459},
  timestamp = {Mon, 01 Jun 2015 14:13:54 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/corr/YuVD15},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@Unpublished{Kurian15,
author = {George Kurian and Qingchuan Shi and Srinivas Devadas and Omer Khan},
title = {OSPREY: Implementation of Memory Consistency Models for Cache Coherence Protocols involving Invalidation-Free Data Access},
note = {},
OPTkey = {},
OPTmonth = {},
year = {2015},
OPTannote = {},
}

@INPROCEEDINGS{Lis11,
author={Lis, M. and Keun Sup Shim and Myong Hyon Cho and Devadas, S.},
booktitle={Computer Design (ICCD), 2011 IEEE 29th International Conference on},
title={Memory coherence in the age of multicores},
year={2011},
pages={1-8},
keywords={shared memory systems;storage management;cache coherence protocol;coherent shared memory;exascale multicore;execution migration;library cache coherence;memory access latency;memory coherence;shared memory abstraction;shared memory model;Coherence;Context;Instruction sets;Libraries;Memory management;Multicore processing;Protocols},
doi={10.1109/ICCD.2011.6081367},
ISSN={1063-6404},
month={October},}

@book{SPARCInternational94,
 author = {{SPARC} International, Inc., CORPORATE},
 title = {The {SPARC} Architecture Manual (Version 9)},
 year = {1994},
 isbn = {0-13-099227-5},
 publisher = {Prentice-Hall, Inc.},
 address = {Upper Saddle River, NJ, USA},
} 

@article{Lamport78,
 author = {Lamport, Leslie},
 title = {Time, Clocks, and the Ordering of Events in a Distributed System},
 journal = {Commun. ACM},
 issue_date = {July 1978},
 volume = {21},
 number = {7},
 month = jul,
 year = {1978},
 issn = {0001-0782},
 pages = {558--565},
 numpages = {8},
 url = {http://doi.acm.org/10.1145/359545.359563},
 doi = {10.1145/359545.359563},
 acmid = {359563},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {clock synchronization, computer networks, distributed systems, multiprocess systems},
}

@article{Lamport79,
 author = {Lamport, L.},
 title = {How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs},
 journal = {IEEE Trans. Comput.},
 issue_date = {September 1979},
 volume = {28},
 number = {9},
 month = September,
 year = {1979},
 issn = {0018-9340},
 pages = {690--691},
 numpages = {2},
 url = {http://dx.doi.org/10.1109/TC.1979.1675439},
 doi = {10.1109/TC.1979.1675439},
 acmid = {1311750},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 keywords = {Computer design, concurrent computing, hardware correctness, multiprocessing, parallel processing, parallel processing, Computer design, concurrent computing, hardware correctness, multiprocessing},
} 

@online{Oracle15,
  author = {Oracle{$^{\textregistered}$}},
  title = {Oracle {Solaris} 11 Information Library, {Writing Device Drivers}},
  year = 2012,
  howpublished = {http://docs.oracle.com/cd/E23824\_01/pdf/819-3196.pdf},
  urldate = {2015-12-11}
}

@TechReport{Oracle12,
author = {Oracle{$^{\textregistered}$}},
title = {Writing Device Drivers},
institution = {Oracle{$^{\textregistered}$} Corporation},
year = {2012},
month = {March},
}
%http://docs.oracle.com/cd/E23824_01/pdf/819-3196.pdf

@inproceedings{David13,
 author = {David, Tudor and Guerraoui, Rachid and Trigonakis, Vasileios},
 title = {Everything You Always Wanted to Know About Synchronization but Were Afraid to Ask},
 booktitle = {Proceedings of the Twenty-Fourth ACM Symposium on Operating Systems Principles},
 series = {SOSP '13},
 year = {2013},
 isbn = {978-1-4503-2388-8},
 location = {Farminton, Pennsylvania},
 pages = {33--48},
 numpages = {16},
 url = {http://doi.acm.org/10.1145/2517349.2522714},
 doi = {10.1145/2517349.2522714},
 acmid = {2522714},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

% % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % %
% Consistency References
% % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % %

@ARTICLE{Hill98,
author={Hill, M.D.},
journal={Computer},
title={Multiprocessors should support simple memory consistency models},
year={1998},
volume={31},
number={8},
pages={28-34},
keywords={multiprocessing systems;parallel architectures;parallel programming;shared memory systems;storage management;Intel;Pentium Pro processors;low level software;marginal cost;minimal performance gain;multiple processor cards;multiple processors;multiprocessors;multitasking uniprocessor;relaxed memory models;relaxed models;sequential consistency;simple memory consistency models;speculative execution;Costs;Genetic programming;Hardware;High level languages;Middleware;Multitasking;Parallel programming;Programming profession;Software libraries;Yarn},
doi={10.1109/2.707614},
ISSN={0018-9162},
month={August},}

@article{Mosberger93,
 author = {Mosberger, David},
 title = {Memory Consistency Models},
 journal = {SIGOPS Oper. Syst. Rev.},
 issue_date = {Jan. 1993},
 volume = {27},
 number = {1},
 month = {January},
 year = {1993},
 issn = {0163-5980},
 pages = {18--26},
 numpages = {9},
 url = {http://doi.acm.org/10.1145/160551.160553},
 doi = {10.1145/160551.160553},
 acmid = {160553},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@misc{CHERI_litmus,
author = {Matthew Naylor},
title = {{CHERI-Litmus, University of Cambridge}},
institution = {University of Cambridge},
month = {November},
year = {2015},
publisher = {GitHub},
journal = {GitHub repository},
howpublished = {GitHub repository, https://github.com/CTSRD-CHERI/CHERI-Litmus},
}

@misc{AXE_checker,
author = {Matthew Naylor and Simon Moore},
title = {A Checker for {SPARC} Memory Consistency},
institution = {University of Cambridge},
month = {August},
year = {2015},
publisher = {GitHub},
journal = {GitHub repository},
howpublished = {https://github.com/CTSRD-CHERI/axe/blob/master/doc/report.pdf},
}

@INPROCEEDINGS{bluecheck,
author={Matthew Naylor and Simon W. Moore},
booktitle={Proceedings of the 13th ACM/IEEE Conference on Formal Methods and Models for Codesign (MEMOCODE)},
title={A Generic Synthesisable Test Bench},
year={2015},
}

@Manual{Yices15,
title = {Yices Manual},
author = {Bruno Dutertre},
organization = {SRI International},
month = {October},
year = {2015},
howpublished = {http://yices.csl.sri.com/papers/manual.pdf},
}

@TechReport{jon_thesis,
author = {Jonathan David Woodruff},
title = {{CHERI}: A {RISC} capability machine for practical memory safety},
institution = {University of Cambridge},
year = {2014},
month = {March},
}

@INPROCEEDINGS{Watson15,
author={Watson, R.N.M. and Woodruff, J. and Neumann, P.G. and Moore, S.W. and Anderson, J. and Chisnall, D. and Dave, N. and Davis, B. and Gudka, K. and Laurie, B. and Murdoch, S.J. and Norton, R. and Roe, M. and Son, S. and Vadera, M.},
booktitle={Security and Privacy (SP), 2015 IEEE Symposium on},
title={{CHERI: A} Hybrid Capability-System Architecture for Scalable Software Compartmentalization},
year={2015},
pages={20-37},
keywords={data protection;operating systems (computers);program compilers;reduced instruction set computing;software architecture;C-language TCB;CHERI;LLVM compiler;RISC instruction-set architecture;capability-based memory protection;hardware-software object-capability model;hybrid capability-system architecture;operating system;software compartmentalization;Hardware;Kernel;Libraries;Reduced instruction set computing;Registers;Security;CHERI processor;capability system;computer architecture;memory protection;object capabilities;software compartmentalization},
doi={10.1109/SP.2015.9},
ISSN={1081-6011},
month={May},}

@INPROCEEDINGS{Woodruff14,
author={Woodruff, J. and Watson, R.N.M. and Chisnall, D. and Moore, S.W. and Anderson, J. and Davis, B. and Laurie, B. and Neumann, P.G. and Norton, R. and Roe, M.},
booktitle={Computer Architecture (ISCA), 2014 ACM/IEEE 41st International Symposium on},
title={The {CHERI} capability model: Revisiting {RISC} in an age of risk},
year={2014},
pages={457-468},
keywords={field programmable gate arrays;operating systems (computers);reduced instruction set computing;security of data;CHERI hybrid capability model;CHERI memory protection;FPGA implementation;FreeBSD operating system;MIPS ISA;OS memory management;RISC era;byte-granularity memory protection;capability hardware enhanced RISC instruction;compiler;data-structure protection;fault isolation;field programmable gate array;in-program memory safety;instruction count;instruction set architecture;language memory model enforcement;language runtime;load-store architecture;memory overhead;open-source application suite;reduces instruction set computing;single-cycle instructions;ubiquitous page-based protection mechanism;Abstracts;Coprocessors;Ground penetrating radar;Registers;Safety},
doi={10.1109/ISCA.2014.6853201},
month={June},}

@MISC{Watson12,
    author = {Robert N. M. Watson and Peter G. Neumann and Jonathan Woodruff and Jonathan Anderson and Ross Anderson and Nirav Dave and Ben Laurie and Simon W. Moore and Steven J. Murdoch and Philip Paeps and Michael Roe and Hassen Saidi},
    title = {{CHERI: A} research platform deconflating hardware virtualization and protection},
    year = {2012}
}

@TechReport{BERITech_0,
author = {Robert N.M. Watson, David Chisnall, Brooks Davis, Wojciech Koszek, Simon W. Moore, Steven J. Murdoch, Peter G. Neumann, and Jonathan Woodruff},
title = {{Bluespec Extensible RISC Implementation: BERI} Software Reference},
institution = {University of Cambridge},
year = {2014},
month = {April},
}

@TechReport{BERITech_1,
author = {Robert N.M. Watson, Jonathan Woodruff, David Chisnall, Brooks Davis, Wojciech Koszek, A. Theodore Markettos, Simon W. Moore, Steven J. Murdoch, Peter G. Neumann, Robert Norton, and Michael Roe},
title = {{Bluespec Extensible RISC Implementation: BERI} Hardware Reference},
institution = {University of Cambridge},
year = {2014},
month = {April},
}


@MANUAL{bluespec,
        TITLE = "Bluespec SystemVerilog Version~3.8 Reference Guide",
        ORGANIZATION = "Bluespec,~Inc.",
        ADDRESS = {Waltham,~MA},
        MONTH = "November",
        YEAR = {2004}
}

@inproceedings{richards10,
  title={A Prototype Embedding of {Bluespec SystemVerilog} in the {PVS} Theorem Prover},
  author={Richards, D. and Lester, D.},
  booktitle={Methods Symposium},
  pages={139},
  year={2010},
  organization={Citeseer}

}

@TechReport{axi,
author = {XILINX},
title = {AXI Reference Guide},
institution = {XILINX},
year = {2011},
OPTkey = {},
OPTtype = {},
OPTnumber = {},
OPTaddress = {},
OPTmonth = {March},
OPTnote = {},
OPTannote = {},
}

@inproceedings{Sarkar11,
 author = {Sarkar, Susmit and Sewell, Peter and Alglave, Jade and Maranget, Luc and Williams, Derek},
 title = {Understanding {POWER} Multiprocessors},
 booktitle = {Proceedings of the 32Nd ACM SIGPLAN Conference on Programming Language Design and Implementation},
 series = {PLDI '11},
 year = {2011},
 isbn = {978-1-4503-0663-8},
 location = {San Jose, California, USA},
 pages = {175--186},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1993498.1993520},
 doi = {10.1145/1993498.1993520},
 acmid = {1993520},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {relaxed memory models, semantics},
}

@TechReport{Maranget12,
author = {Maranget, Luc and Sarkar, Susmit and Sewell, Peter},
title = {A Tutorial Introduction to the {ARM} and {POWER} Relaxed Memory Models},
institution = {INRIA and University of Cambridge},
year = {2012},
month = {October},
}

@INPROCEEDINGS{Tomasevic92,
author={Tomasevic, M. and Milutinovic, V.},
booktitle={System Sciences, 1992. Proceedings of the Twenty-Fifth Hawaii International Conference on},
title={A simulation study of snoopy cache coherence protocols},
year={1992},
volume={i},
pages={427-436 vol.1},
keywords={buffer storage;digital simulation;multiprocessing systems;parallel architectures;parallel programming;performance evaluation;protocols;storage management;behaviour analysis simulation;bus based multiprocessors;migration;performance evaluation;process switching;shared memory multiprocessors;snoopy cache coherence protocols;synthetic workload model;word invalidation;write-broadcast protocols;write-invalidate protocols;Broadcasting;Coherence;Computational modeling;Costs;Hardware;Program processors;Programming profession;Protocols;Throughput;Very large scale integration},
doi={10.1109/HICSS.1992.183192},
month={January},}

@inproceedings{Keleher94,
 author = {Keleher, Pete and Cox, Alan L. and Dwarkadas, Sandhya and Zwaenepoel, Willy},
 title = {TreadMarks: Distributed Shared Memory on Standard Workstations and Operating Systems},
 booktitle = {Proceedings of the USENIX Winter 1994 Technical Conference on USENIX Winter 1994 Technical Conference},
 series = {WTEC'94},
 year = {1994},
 location = {San Francisco, California},
 pages = {10--10},
 numpages = {1},
 url = {http://dl.acm.org/citation.cfm?id=1267074.1267084},
 acmid = {1267084},
 publisher = {USENIX Association},
 address = {Berkeley, CA, USA},
} 

@inproceedings{Alglave11,
 author = {Alglave, Jade and Maranget, Luc and Sarkar, Susmit and Sewell, Peter},
 title = {Litmus: Running Tests Against Hardware},
 booktitle = {Proceedings of the 17th International Conference on Tools and Algorithms for the Construction and Analysis of Systems: Part of the Joint European Conferences on Theory and Practice of Software},
 series = {TACAS'11/ETAPS'11},
 year = {2011},
 isbn = {978-3-642-19834-2},
 location = {Saarbr\&\#252;cken, Germany},
 pages = {41--44},
 numpages = {4},
 url = {http://dl.acm.org/citation.cfm?id=1987389.1987395},
 acmid = {1987395},
 publisher = {Springer-Verlag},
 address = {Berlin, Heidelberg},
} 

@TechReport{Merrill03,
author = {David C. Merrill},
title = {The {Linux FAQ}},
institution = {{The Linux Document Project}},
url = {http://www.tldp.org/FAQ/pdf/Linux-FAQ.pdf},
year = {2003},
month = {September},
}


% % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % %
% Splash-2 References
% % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % %

@INPROCEEDINGS{Bienia08,
author={Bienia, C. and Kumar, S. and Li, K.},
booktitle={Workload Characterization, 2008. IISWC 2008. IEEE International Symposium on},
title={{Parsec} vs. {Splash-2}: A quantitative comparison of two multithreaded benchmark suites on Chip-Multiprocessors},
year={2008},
pages={47-56},
keywords={microprocessor chips;multi-threading;shared memory systems;statistical analysis;PARSEC;SPLASH;chip-multiprocessors;multithreaded benchmark;quantitative comparison;Acceleration;Application software;Computer science;Machine learning;Microprocessors;Multithreading;Parallel machines;Software measurement;Software performance;Statistical analysis;benchmark suite;multithreading;performance measurement;shared-memory computers},
doi={10.1109/IISWC.2008.4636090},
month={September},}

@INPROCEEDINGS{Woo95,
author={Woo, S.C. and Ohara, M. and Torrie, E. and Singh, J.P. and Gupta, A.},
booktitle={Computer Architecture, 1995. Proceedings., 22nd Annual International Symposium on},
title={The {Splash-2} programs: characterization and methodological considerations},
year={1995},
pages={24-36},
keywords={cache storage;parallel architectures;parallel programming;resource allocation;shared memory systems;SPLASH-2 parallel application suite;SPLASH-2 programs;application parameters;architectural interactions;cache size;centralized shared-address-space multiprocessors;characterization;communication to computation ratio;computational load balance;distributed shared-address-space multiprocessors;machine parameters;methodological considerations;operating points;problem size;processors;spatial locality;traffic needs;working set sizes;Application software;Computer science;Context;Delay;Distributed computing;Graphics;Laboratories;Permission;Sensitivity analysis},
ISSN={1063-6897},
month={June},}

@INPROCEEDINGS{Barrow-Williams09,
author={Barrow-Williams, N. and Fensch, C. and Moore, S.},
booktitle={Workload Characterization, 2009. IISWC 2009. IEEE International Symposium on},
title={A communication characterisation of {Splash-2} and {Parsec}},
year={2009},
pages={86-97},
keywords={Linux;microprocessor chips;multi-threading;multiprocessing systems;Linux OS;Parsec;Splash-2;chip-multiprocessor;coherence protocol;communication characterisation;core granularities;data sharing;network-on-chip;parallelisation;program analysis;program run;thread granularities;thread mapping;Analytical models;Computational modeling;Computer simulation;Facial animation;Fluid dynamics;High performance computing;Oceans;Protocols;Rendering (computer graphics);Yarn},
doi={10.1109/IISWC.2009.5306792},
month={October},}


% % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % %
% Side-Channel Attack References
% % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % %

@INPROCEEDINGS{Hu91,
author={Hu, W.M.},
booktitle={Research in Security and Privacy, 1991. Proceedings., 1991 IEEE Computer Society Symposium on},
title={Reducing timing channels with fuzzy time},
year={1991},
pages={8-20},
keywords={DEC computers;fuzzy logic;operating systems (computers);security of data;telecommunication channels;telecommunications computing;VAX security kernel;covert timing channels;fuzzy time;high-speed hardware timing channels;Bandwidth;Clocks;Computer security;Computerized monitoring;Guidelines;Hardware;Kernel;National security;Operating systems;Timing},
doi={10.1109/RISP.1991.130768},
month={May},}

@INPROCEEDINGS{Hu92,
author={Hu, W.-M.},
booktitle={Research in Security and Privacy, 1992. Proceedings., 1992 IEEE Computer Society Symposium on},
title={Lattice scheduling and covert channels},
year={1992},
pages={52-61},
keywords={operating systems (computers);scheduling;security of data;virtual machines;National Computer Security Center;VAX security kernel;access class attributes;cache channel;covert-channel countermeasures;lattice scheduler;process scheduler;virtual-machine monitor;Computer architecture;Computer security;Computerized monitoring;Invasive software;Kernel;Lattices;National security;Processor scheduling;Timing;Trademarks},
doi={10.1109/RISP.1992.213271},
month={May},}

@inproceedings{Kocher96,
 author = {Kocher, Paul C.},
 title = {Timing Attacks on Implementations of {Diffie-Hellman}, {RSA}, {DSS}, and Other Systems},
 booktitle = {Proceedings of the 16th Annual International Cryptology Conference on Advances in Cryptology},
 series = {CRYPTO '96},
 year = {1996},
 isbn = {3-540-61512-1},
 pages = {104--113},
 numpages = {10},
 url = {http://dl.acm.org/citation.cfm?id=646761.706156},
 acmid = {706156},
 publisher = {Springer-Verlag},
 address = {London, UK, UK},
}

@article{Ferdinand99,
 author = {Ferdinand, Christian and Martin, Florian and Wilhelm, Reinhard and Alt, Martin},
 title = {Cache Behavior Prediction by Abstract Interpretation},
 journal = {Sci. Comput. Program.},
 issue_date = {Nov.1.1999},
 volume = {35},
 number = {2-3},
 month = nov,
 year = {1999},
 issn = {0167-6423},
 pages = {163--189},
 numpages = {27},
 url = {http://dx.doi.org/10.1016/S0167-6423(99)00010-6},
 doi = {10.1016/S0167-6423(99)00010-6},
 acmid = {339911},
 publisher = {Elsevier North-Holland, Inc.},
 address = {Amsterdam, The Netherlands, The Netherlands},
 keywords = {abstract interpretation, cache memories, program analysis, real-time applications, worst-case execution time prediction},
} 

@INPROCEEDINGS{Kelsey98,
    author = {John Kelsey and Bruce Schneier and David Wagner and Chris Hall},
    title = {Side-Channel Cryptanalysis of Product Ciphers},
    booktitle = {JOURNAL OF COMPUTER SECURITY},
    year = {1998},
    pages = {97--110},
    publisher = {Springer-Verlag}
}

@techreport{Page02,
institution={Department of Computer Science, University of Bristol},
author={D. Page},
number={CSTR-02-003},
title={Theoretical Use of Cache Memory as a Cryptanalytic Side-Channel},
bpages={22},
rpages={0},
month={June},
year={2002},
abstract={We expand on the idea, proposed by Kelsey et al., of cache memory being used as a side-channel which leaks information during the run of a cryptographic algorithm.  
By using this side-channel, an attacker may be able to reveal or narrow the possible
values of secret information held on the target device.  We describe an attack which encrypts 2^10 chosen plaintexts on the target processor in order to collect cache profiles and then performs around 2^32 computational steps to recover the key.  As 
well as describing and simulating the theoretical attack, we discuss how hardware 
and algorithmic alterations can be used to defend against such techniques.},
abstract-url={http://www.cs.bris.ac.uk/Publications/pub_master.jsp?id=1000625},
url={http://www.cs.bris.ac.uk/Publications/Papers/1000625.pdf},
keyword={Computer Architecture,Cryptography},
pubtype={117}
}

@INPROCEEDINGS{Tsunoo03,
    author = {Yukiyasu Tsunoo and Teruo Saito and Tomoyasu Suzaki and Maki Shigeri},
    title = {Cryptanalysis of {DES} implemented on computers with cache},
    booktitle = {Proc. of CHES 2003, Springer LNCS},
    year = {2003},
    pages = {62--76},
    publisher = {Springer-Verlag}
}

@inproceedings{Brumley03,
 author = {Brumley, David and Boneh, Dan},
 title = {Remote Timing Attacks Are Practical},
 booktitle = {Proceedings of the 12th Conference on USENIX Security Symposium - Volume 12},
 series = {SSYM'03},
 year = {2003},
 location = {Washington, DC},
 pages = {1--1},
 numpages = {1},
 url = {http://dl.acm.org/citation.cfm?id=1251353.1251354},
 acmid = {1251354},
 publisher = {USENIX Association},
 address = {Berkeley, CA, USA},
} 

@TECHREPORT{Bernstein05,
    author = {Daniel J. Bernstein},
    title = {Cache-timing attacks on {AES}},
    institution = {University of Illinois at Chicago},
    year = {2005}
}

@INPROCEEDINGS{Percival05,
    author = {Colin Percival},
    title = {Cache missing for fun and profit},
    booktitle = {Proc. of BSDCan 2005},
    year = {2005}
}

@inproceedings{Osvik06,
 author = {Osvik, Dag Arne and Shamir, Adi and Tromer, Eran},
 title = {Cache Attacks and Countermeasures: The Case of {AES}},
 booktitle = {Proceedings of the 2006 The Cryptographers' Track at the RSA Conference on Topics in Cryptology},
 series = {CT-RSA'06},
 year = {2006},
 isbn = {3-540-31033-9, 978-3-540-31033-4},
 location = {San Jose, CA},
 pages = {1--20},
 numpages = {20},
 url = {http://dx.doi.org/10.1007/11605805_1},
 doi = {10.1007/11605805_1},
 acmid = {2117741},
 publisher = {Springer-Verlag},
 address = {Berlin, Heidelberg},
 keywords = {AES, cache, cryptanalysis, memory access, side-channel attack},
} 

@misc{Page05,
  title={Partitioned Cache Architecture as a Side-Channel Defence Mechanism. {IACR Eprint archive}},
  booktitle={IACR Eprint archive},
  keywords={implementation / side-channel attack, cache architecture},
  howpublished={http://eprint.iacr.org/2005/280},
  author={D. Page},
  year=2005
}

@MISC{Brickell06,
    author = {Ernie Brickell and Gary Graunke and Michael Neve and Jean-pierre Seifert},
    title = {Software mitigations to hedge {AES} against cache-based software side-channel vulnerabilities},
    booktitle={IACR Eprint archive},
    year = {2006}
}

@article{Bonneau06_0,
  added-at = {2011-12-05T00:00:00.000+0100},
  author = {Bonneau, Joseph},
  biburl = {http://www.bibsonomy.org/bibtex/23b74cac6d3fdaf3f0601f9583f665c6b/dblp},
  ee = {http://eprint.iacr.org/2006/374},
  interhash = {cbc008567d17dc3ae07adb475b533009},
  intrahash = {3b74cac6d3fdaf3f0601f9583f665c6b},
  journal = {IACR Cryptology ePrint Archive},
  keywords = {dblp},
  pages = 374,
  timestamp = {2011-12-06T11:40:10.000+0100},
  title = {Robust Final-Round Cache-Trace Attacks Against {AES}},
  url = {http://dblp.uni-trier.de/db/journals/iacr/iacr2006.html#Bonneau06},
  volume = 2006,
  year = 2006
}

@INPROCEEDINGS{Bonneau06_1,
    author = {Joseph Bonneau and Ilya Mironov},
    title = {Cache-collision timing attacks against {AES}},
    booktitle = {in Proc. Cryptographic Hardware and Embedded Systems (CHES) 2006. Lecture Notes in Computer Science},
    year = {2006},
    pages = {201--215},
    publisher = {Springer}
}

@inproceedings{Tiri07,
  added-at = {2007-09-03T00:00:00.000+0200},
  author = {Tiri, Kris and Acii\c{c}mez, Onur and Neve, Michael and Andersen, Flemming},
  biburl = {http://www.bibsonomy.org/bibtex/2de740df41a8f75151d24f8ac91aa65bd/dblp},
  booktitle = {FSE},
  crossref = {conf/fse/2007},
  date = {2007-09-03},
  description = {dblp},
  editor = {Biryukov, Alex},
  ee = {http://dx.doi.org/10.1007/978-3-540-74619-5_25},
  interhash = {b1d17d2e928643e8a0fae623680126c5},
  intrahash = {de740df41a8f75151d24f8ac91aa65bd},
  isbn = {978-3-540-74617-1},
  keywords = {dblp},
  pages = {399-413},
  publisher = {Springer},
  series = {Lecture Notes in Computer Science},
  timestamp = {2007-10-10T14:11:56.000+0200},
  title = {An Analytical Model for Time-Driven Cache Attacks},
  url = {http://dblp.uni-trier.de/db/conf/fse/fse2007.html#TiriANA07},
  volume = 4593,
  year = 2007
}

@article{Wang07,
 author = {Wang, Zhenghong and Lee, Ruby B.},
 title = {New Cache Designs for Thwarting Software Cache-based Side-Channel Attacks},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {May 2007},
 volume = {35},
 number = {2},
 month = jun,
 year = {2007},
 issn = {0163-5964},
 pages = {494--505},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1273440.1250723},
 doi = {10.1145/1273440.1250723},
 acmid = {1250723},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {cache, computer architecture, processor, security, side-channel, timing attacks},
}

@phdthesis{Reineke09,
  added-at = {2012-04-18T00:00:00.000+0200},
  author = {Reineke, Jan},
  biburl = {http://www.bibsonomy.org/bibtex/2c9e0adbbd4c564daae371d1db92990df/dblp},
  interhash = {952550c5396647b640cf43238e1ffda2},
  intrahash = {c9e0adbbd4c564daae371d1db92990df},
  isbn = {978-3-941071-69-8},
  keywords = {dblp},
  note = {http://d-nb.info/992369541},
  pages = {1-152},
  school = {Saarland University},
  timestamp = {2012-04-19T11:40:29.000+0200},
  title = {Caches in WCET Analysis: Predictability - Competitiveness - Sensitivity},
  year = 2009
}

@INPROCEEDINGS{Kopf09,
author={Kopf, B. and Durmuth, M.},
booktitle={Computer Security Foundations Symposium, 2009. CSF '09. 22nd IEEE},
title={A Provably Secure and Efficient Countermeasure against Timing Attacks},
year={2009},
pages={324-335},
keywords={cryptography;cryptosystem;deterministic side-channel;formal security;side-channel measurements;timing attacks;unknown-message attacker;Computer security;Cryptography;Data mining;Decorrelation;Electromagnetic measurements;Electromagnetic radiation;Energy consumption;Information security;Internet;Timing;Information Flow;Information Theory;Side-channel Attacks},
doi={10.1109/CSF.2009.21},
ISSN={1940-1434},
month={July},}

@article{Tromer10,
 author = {Tromer, Eran and Osvik, Dag Arne and Shamir, Adi},
 title = {Efficient Cache Attacks on {AES}, and Countermeasures},
 journal = {J. Cryptol.},
 issue_date = {January 2010},
 volume = {23},
 number = {2},
 month = {January},
 year = {2010},
 issn = {0933-2790},
 pages = {37--71},
 numpages = {35},
 url = {http://dx.doi.org/10.1007/s00145-009-9049-y},
 doi = {10.1007/s00145-009-9049-y},
 acmid = {1713127},
 publisher = {Springer-Verlag New York, Inc.},
 address = {Secaucus, NJ, USA},
 keywords = {AES, Cryptanalysis, Memory cache, Side-channel attack},
} 

@inproceedings{Ristenpart09,
 author = {Ristenpart, Thomas and Tromer, Eran and Shacham, Hovav and Savage, Stefan},
 title = {Hey, You, Get off of My Cloud: Exploring Information Leakage in Third-party Compute Clouds},
 booktitle = {Proceedings of the 16th ACM Conference on Computer and Communications Security},
 series = {CCS '09},
 year = {2009},
 isbn = {978-1-60558-894-0},
 location = {Chicago, Illinois, USA},
 pages = {199--212},
 numpages = {14},
 url = {http://doi.acm.org/10.1145/1653662.1653687},
 doi = {10.1145/1653662.1653687},
 acmid = {1653687},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {cloud computing, side-channels, virtual machine security},
} 

@inproceedings{Brumley09,
 author = {Brumley, Billy Bob and Hakala, Risto M.},
 title = {Cache-Timing Template Attacks},
 booktitle = {Proceedings of the 15th International Conference on the Theory and Application of Cryptology and Information Security: Advances in Cryptology},
 series = {ASIACRYPT '09},
 year = {2009},
 isbn = {978-3-642-10365-0},
 location = {Tokyo, Japan},
 pages = {667--684},
 numpages = {18},
 url = {http://dx.doi.org/10.1007/978-3-642-10366-7_39},
 doi = {10.1007/978-3-642-10366-7_39},
 acmid = {1696668},
 publisher = {Springer-Verlag},
 address = {Berlin, Heidelberg},
 keywords = {cache-timing attacks, elliptic curve cryptography, side-channel attacks},
}

@inproceedings{Gullasch11,
 author = {Gullasch, David and Bangerter, Endre and Krenn, Stephan},
 title = {Cache Games -- Bringing Access-Based Cache Attacks on AES to Practice},
 booktitle = {Proceedings of the 2011 IEEE Symposium on Security and Privacy},
 series = {SP '11},
 year = {2011},
 isbn = {978-0-7695-4402-1},
 pages = {490--505},
 numpages = {16},
 url = {http://dx.doi.org/10.1109/SP.2011.22},
 doi = {10.1109/SP.2011.22},
 acmid = {2006784},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 keywords = {AES, side-channel, access-based cache attacks},
} 

@inproceedings{Brumley11,
 author = {Brumley, Billy Bob and Tuveri, Nicola},
 title = {Remote Timing Attacks Are Still Practical},
 booktitle = {Proceedings of the 16th European Conference on Research in Computer Security},
 series = {ESORICS'11},
 year = {2011},
 isbn = {978-3-642-23821-5},
 location = {Leuven, Belgium},
 pages = {355--371},
 numpages = {17},
 url = {http://dl.acm.org/citation.cfm?id=2041225.2041252},
 acmid = {2041252},
 publisher = {Springer-Verlag},
 address = {Berlin, Heidelberg},
 keywords = {elliptic curve cryptography, lattice attacks, side-channel attacks, timing attacks},
}

@inproceedings{Kopf12,
 author = {K\"{o}pf, Boris and Mauborgne, Laurent and Ochoa, Mart\'{\i}n},
 title = {Automatic Quantification of Cache Side-channels},
 booktitle = {Proceedings of the 24th International Conference on Computer Aided Verification},
 series = {CAV'12},
 year = {2012},
 isbn = {978-3-642-31423-0},
 location = {Berkeley, CA},
 pages = {564--580},
 numpages = {17},
 url = {http://dx.doi.org/10.1007/978-3-642-31424-7_40},
 doi = {10.1007/978-3-642-31424-7_40},
 acmid = {2362268},
 publisher = {Springer-Verlag},
 address = {Berlin, Heidelberg},
} 

@article{Cleemput12,
 author = {Cleemput, Jeroen V. and Coppens, Bart and De Sutter, Bjorn},
 title = {Compiler Mitigations for Time Attacks on Modern x86 Processors},
 journal = {ACM Trans. Archit. Code Optim.},
 issue_date = {January 2012},
 volume = {8},
 number = {4},
 month = {January},
 year = {2012},
 issn = {1544-3566},
 pages = {23:1--23:20},
 articleno = {23},
 numpages = {20},
 url = {http://doi.acm.org/10.1145/2086696.2086702},
 doi = {10.1145/2086696.2086702},
 acmid = {2086702},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Time-based side-channels, variable latency instructions, x86 architecture},
} 

@inproceedings{Mowery12,
 author = {Mowery, Keaton and Keelveedhi, Sriram and Shacham, Hovav},
 title = {Are {AES} x86 Cache Timing Attacks Still Feasible?},
 booktitle = {Proceedings of the 2012 ACM Workshop on Cloud Computing Security Workshop},
 series = {CCSW '12},
 year = {2012},
 isbn = {978-1-4503-1665-1},
 location = {Raleigh, North Carolina, USA},
 pages = {19--24},
 numpages = {6},
 url = {http://doi.acm.org/10.1145/2381913.2381917},
 doi = {10.1145/2381913.2381917},
 acmid = {2381917},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {aes, aes-ni, cache timing, side-channels, x86},
}

@inproceedings{Liu13,
 author = {Liu, Fangfei and Lee, Ruby B.},
 title = {Security Testing of a Secure Cache Design},
 booktitle = {Proceedings of the 2Nd International Workshop on Hardware and Architectural Support for Security and Privacy},
 series = {HASP '13},
 year = {2013},
 isbn = {978-1-4503-2118-1},
 location = {Tel-Aviv, Israel},
 pages = {3:1--3:8},
 articleno = {3},
 numpages = {8},
 url = {http://doi.acm.org/10.1145/2487726.2487729},
 doi = {10.1145/2487726.2487729},
 acmid = {2487729},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@inproceedings{Doychev13,
 author = {Doychev, Goran and Feld, Dominik and K\"{o}pf, Boris and Mauborgne, Laurent and Reineke, Jan},
 title = {{CacheAudit}: A Tool for the Static Analysis of Cache side-channels},
 booktitle = {Proceedings of the 22Nd USENIX Conference on Security},
 series = {SEC'13},
 year = {2013},
 isbn = {978-1-931971-03-4},
 location = {Washington, D.C.},
 pages = {431--446},
 numpages = {16},
 url = {http://dl.acm.org/citation.cfm?id=2534766.2534804},
 acmid = {2534804},
 publisher = {USENIX Association},
 address = {Berkeley, CA, USA},
} 

@INPROCEEDINGS{Hund13,
author={Hund, R. and Willems, C. and Holz, T.},
booktitle={Security and Privacy (SP), 2013 IEEE Symposium on},
title={Practical Timing side-channel Attacks against Kernel Space {ASLR}},
year={2013},
pages={191-205},
keywords={operating systems (computers);security of data;virtual machines;address space layout randomization;channel attack;computer systems;control-flow hijacking attacks;defense methods;intrinsic property;kernel space ASLR;kernel space code;local attacker;memory management system;mitigation strategies;mobile operating systems;modern desktop;non-executable memory;server operating systems;stack canaries;timing side-channel attacks;user space code;virtual machines;word length 32 bit;word length 64 bit;x86-based CPU;Aerospace electronics;Kernel;Layout;Linux;Memory management;Timing;Address Space Layout Randomization;Exploit Mitigation;Kernel Vulnerabilities;Timing Attacks},
doi={10.1109/SP.2013.23},
ISSN={1081-6011},
month={May},}

@ARTICLE{Kong13,
author={Jingfei Kong and Aciicmez, O. and Seifert, J.-P. and Huiyang Zhou},
journal={Computers, IEEE Transactions on},
title={Architecting against Software Cache-Based Side-Channel Attacks},
year={2013},
volume={62},
number={7},
pages={1276-1288},
keywords={cache storage;cryptography;PLcache;RPcache;branch target buffer;cache structure;cache-like architectural component;cryptographic operation;data cache;hardware complexity;hardware proposal;hardware-software integrated approach;information leaking;informing load;instruction cache;legitimate software activity;partition-locked cache;preloading;secret key;security protection;side-channel;software cache-based side-channel attack;software random permutation;software solution;Cache memory;Encryption;Hardware;Indexes;Software;Table lookup;Cache memories;Cache memory;Encryption;Hardware;Indexes;Software;Table lookup;architectural support for computer security;private/public key cryptosystems;side-channel attacks},
doi={10.1109/TC.2012.78},
ISSN={0018-9340},
month={July},}

@inproceedings{Zhang13,
 author = {Zhang, Yinqian and Reiter, Michael K.},
 title = {D\"{u}Ppel: Retrofitting Commodity Operating Systems to Mitigate Cache side-channels in the Cloud},
 booktitle = {Proceedings of the 2013 ACM SIGSAC Conference on Computer \&\#38; Communications Security},
 series = {CCS '13},
 year = {2013},
 isbn = {978-1-4503-2477-9},
 location = {Berlin, Germany},
 pages = {827--838},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2508859.2516741},
 doi = {10.1145/2508859.2516741},
 acmid = {2516741},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {cache-based side-channel, cross-vm side-channel, side-channel attack},
} 

@inproceedings {Yarom14,
author = {Yuval Yarom and Katrina Falkner},
title = {{FLUSH+RELOAD}: A High Resolution, Low Noise, {L3} Cache Side-Channel Attack},
booktitle = {23rd USENIX Security Symposium (USENIX Security 14)},
year = {2014},
month = Aug,
isbn = {978-1-931971-15-7},
address = {San Diego, CA},
pages = {719--732},
url = {https://www.usenix.org/conference/usenixsecurity14/technical-sessions/presentation/yarom},
publisher = {USENIX Association},
}

@InProceedings{Crane15,
author = {Stephen Crane, Andrei Homescu, Stefan Brunthaler, Per Larsen, and Michael Franz},
title = {Thwarting Cache Side-Channel Attacks Through Dynamic Software Diversity},
year = {2015},
month = {February},
publisher = {NDSS},
}

@INPROCEEDINGS{Irazoqui15,
author = {Irazoqui, G. and Eisenbarth, T. and Sunar, B.},
booktitle = {Security and Privacy (SP), 2015 IEEE Symposium on},
title = {{S\$A}: A Shared Cache Attack That Works across Cores and Defies {VM} Sandboxing and Its Application to {AES}},
year = {2015},
pages = {591--604},
doi = {10.1109/SP.2015.42},
month = May,
}

@Misc{cpuaffinity_0,
author = {Jeffrey Roberson},
title = {{FreeBSD} System Calls Manual -- CPUSET\_GETAFFINITY()},
howpublished = {https://www.freebsd.org/cgi/man.cgi?query=cpuset\_getaffinity\&sektion=2},
month = {September},
year = {2010},
}

@Misc{cpuaffinity_1,
author = {Dan Nelson},
title = {Can {I} bind {POSIX} thread to cpu core?, {FreeBSD} Lists},
howpublished = {http://lists.freebsd.org/pipermail/freebsd-hackers/2009-June/029012.html},
month = {June},
year = {2009},
}

@inproceedings{Daly02,
 author = {Daly, Alan and Marnane, William},
 title = {Efficient Architectures for Implementing Montgomery Modular Multiplication and {RSA} Modular Exponentiation on Reconfigurable Logic},
 booktitle = {Proceedings of the 2002 ACM/SIGDA Tenth International Symposium on Field-programmable Gate Arrays},
 series = {FPGA '02},
 year = {2002},
 isbn = {1-58113-452-5},
 location = {Monterey, California, USA},
 pages = {40--49},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/503048.503055},
 doi = {10.1145/503048.503055},
 acmid = {503055},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {FPGA, RSA, encryption, exponentiation, modular multiplication, montgomery, public key},
}