INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_RTL_code/rtl/rtl_i2c_master/apb_slave_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_slave_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_RTL_code/rtl/rtl_i2c_master/clock_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_RTL_code/rtl/rtl_i2c_master/data_fifo_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo_mem
INFO: [VRFC 10-2458] undeclared symbol tx_rinc, assumed default net type wire [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_RTL_code/rtl/rtl_i2c_master/data_fifo_mem.v:31]
INFO: [VRFC 10-2458] undeclared symbol rx_winc, assumed default net type wire [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_RTL_code/rtl/rtl_i2c_master/data_fifo_mem.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_RTL_code/rtl/rtl_i2c_master/data_path_i2c_to_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path_i2c_to_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_RTL_code/rtl/rtl_async_fifo/fifo_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_RTL_code/rtl/rtl_async_fifo/fifo_toplevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_toplevel
INFO: [VRFC 10-2458] undeclared symbol rst_ni, assumed default net type wire [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_RTL_code/rtl/rtl_async_fifo/fifo_toplevel.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_RTL_code/rtl/rtl_i2c_master/i2c_master_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_RTL_code/rtl/rtl_i2c_master/i2c_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_top
INFO: [VRFC 10-2458] undeclared symbol tx_empty, assumed default net type wire [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_RTL_code/rtl/rtl_i2c_master/i2c_top.v:67]
INFO: [VRFC 10-2458] undeclared symbol rx_full, assumed default net type wire [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_RTL_code/rtl/rtl_i2c_master/i2c_top.v:68]
INFO: [VRFC 10-2458] undeclared symbol i2c_sda_o, assumed default net type wire [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_RTL_code/rtl/rtl_i2c_master/i2c_top.v:71]
INFO: [VRFC 10-2458] undeclared symbol i2c_scl_o, assumed default net type wire [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_RTL_code/rtl/rtl_i2c_master/i2c_top.v:72]
INFO: [VRFC 10-2458] undeclared symbol r_fifo_en, assumed default net type wire [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_RTL_code/rtl/rtl_i2c_master/i2c_top.v:98]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_RTL_code/rtl/rtl_async_fifo/rptr_empty.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rptr_empty
INFO: [VRFC 10-2458] undeclared symbol rempty_val, assumed default net type wire [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_RTL_code/rtl/rtl_async_fifo/rptr_empty.v:62]
INFO: [VRFC 10-2458] undeclared symbol r_almost_empty_val, assumed default net type wire [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_RTL_code/rtl/rtl_async_fifo/rptr_empty.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_RTL_code/rtl/rtl_async_fifo/sync_r2w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_r2w
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_RTL_code/rtl/rtl_async_fifo/sync_w2r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_w2r
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_RTL_code/rtl/rtl_async_fifo/wptr_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wptr_full
INFO: [VRFC 10-2458] undeclared symbol wfull_val, assumed default net type wire [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_RTL_code/rtl/rtl_async_fifo/wptr_full.v:71]
INFO: [VRFC 10-2458] undeclared symbol w_almost_full_val, assumed default net type wire [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_RTL_code/rtl/rtl_async_fifo/wptr_full.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_RTL_code/direct_testbench_for_i2c_rtl/i2c_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/vivaso_i2c_master_project/i2c_master/i2c_master.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
