{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 06 21:58:29 2023 " "Info: Processing started: Tue Jun 06 21:58:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Clock_on_FPGA -c Clock_on_FPGA " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Clock_on_FPGA -c Clock_on_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock_on_FPGA.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Clock_on_FPGA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_on_FPGA-arch " "Info: Found design unit 1: Clock_on_FPGA-arch" {  } { { "Clock_on_FPGA.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/Clock_on_FPGA.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Clock_on_FPGA " "Info: Found entity 1: Clock_on_FPGA" {  } { { "Clock_on_FPGA.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/Clock_on_FPGA.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_module.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file time_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 time_module-arch " "Info: Found design unit 1: time_module-arch" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 time_module " "Info: Found entity 1: time_module" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_24.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter_24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_24-arch " "Info: Found design unit 1: counter_24-arch" {  } { { "counter_24.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/counter_24.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter_24 " "Info: Found entity 1: counter_24" {  } { { "counter_24.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/counter_24.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_60.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter_60.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_60-arc " "Info: Found design unit 1: counter_60-arc" {  } { { "counter_60.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/counter_60.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter_60 " "Info: Found entity 1: counter_60" {  } { { "counter_60.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/counter_60.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctr_module.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ctr_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctr_module-arch " "Info: Found design unit 1: ctr_module-arch" {  } { { "ctr_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/ctr_module.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ctr_module " "Info: Found entity 1: ctr_module" {  } { { "ctr_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/ctr_module.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output-arch " "Info: Found design unit 1: output-arch" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 output " "Info: Found entity 1: output" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alarm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarm-func " "Info: Found design unit 1: alarm-func" {  } { { "alarm.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/alarm.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alarm " "Info: Found entity 1: alarm" {  } { { "alarm.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/alarm.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Clock_on_FPGA " "Info: Elaborating entity \"Clock_on_FPGA\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctr_module ctr_module:com_ctr_module " "Info: Elaborating entity \"ctr_module\" for hierarchy \"ctr_module:com_ctr_module\"" {  } { { "Clock_on_FPGA.vhd" "com_ctr_module" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/Clock_on_FPGA.vhd" 118 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_module time_module:com_time_module " "Info: Elaborating entity \"time_module\" for hierarchy \"time_module:com_time_module\"" {  } { { "Clock_on_FPGA.vhd" "com_time_module" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/Clock_on_FPGA.vhd" 134 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_clock_min1 time_module.vhd(113) " "Warning (10492): VHDL Process Statement warning at time_module.vhd(113): signal \"sig_clock_min1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_clock_min2 time_module.vhd(114) " "Warning (10492): VHDL Process Statement warning at time_module.vhd(114): signal \"sig_clock_min2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_clock_hour1 time_module.vhd(115) " "Warning (10492): VHDL Process Statement warning at time_module.vhd(115): signal \"sig_clock_hour1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_clock_hour2 time_module.vhd(116) " "Warning (10492): VHDL Process Statement warning at time_module.vhd(116): signal \"sig_clock_hour2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_sec_upper time_module.vhd(118) " "Warning (10492): VHDL Process Statement warning at time_module.vhd(118): signal \"sig_sec_upper\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_sec_lower time_module.vhd(119) " "Warning (10492): VHDL Process Statement warning at time_module.vhd(119): signal \"sig_sec_lower\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_min_lower time_module.vhd(120) " "Warning (10492): VHDL Process Statement warning at time_module.vhd(120): signal \"sig_min_lower\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_min_upper time_module.vhd(121) " "Warning (10492): VHDL Process Statement warning at time_module.vhd(121): signal \"sig_min_upper\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_hour_lower time_module.vhd(122) " "Warning (10492): VHDL Process Statement warning at time_module.vhd(122): signal \"sig_hour_lower\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_hour_upper time_module.vhd(123) " "Warning (10492): VHDL Process Statement warning at time_module.vhd(123): signal \"sig_hour_upper\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_min_lower time_module.vhd(129) " "Warning (10492): VHDL Process Statement warning at time_module.vhd(129): signal \"sig_min_lower\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_clock_min1 time_module.vhd(129) " "Warning (10492): VHDL Process Statement warning at time_module.vhd(129): signal \"sig_clock_min1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_min_upper time_module.vhd(130) " "Warning (10492): VHDL Process Statement warning at time_module.vhd(130): signal \"sig_min_upper\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_clock_min2 time_module.vhd(130) " "Warning (10492): VHDL Process Statement warning at time_module.vhd(130): signal \"sig_clock_min2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_hour_lower time_module.vhd(131) " "Warning (10492): VHDL Process Statement warning at time_module.vhd(131): signal \"sig_hour_lower\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_clock_hour1 time_module.vhd(131) " "Warning (10492): VHDL Process Statement warning at time_module.vhd(131): signal \"sig_clock_hour1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_hour_upper time_module.vhd(132) " "Warning (10492): VHDL Process Statement warning at time_module.vhd(132): signal \"sig_hour_upper\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_clock_hour2 time_module.vhd(132) " "Warning (10492): VHDL Process Statement warning at time_module.vhd(132): signal \"sig_clock_hour2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_sec_upper time_module.vhd(133) " "Warning (10492): VHDL Process Statement warning at time_module.vhd(133): signal \"sig_sec_upper\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en time_module.vhd(133) " "Warning (10492): VHDL Process Statement warning at time_module.vhd(133): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_min_upper time_module.vhd(142) " "Warning (10492): VHDL Process Statement warning at time_module.vhd(142): signal \"sig_min_upper\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_min_lower time_module.vhd(143) " "Warning (10492): VHDL Process Statement warning at time_module.vhd(143): signal \"sig_min_lower\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_sec_upper time_module.vhd(144) " "Warning (10492): VHDL Process Statement warning at time_module.vhd(144): signal \"sig_sec_upper\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en time_module.vhd(144) " "Warning (10492): VHDL Process Statement warning at time_module.vhd(144): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock_en time_module.vhd(153) " "Warning (10492): VHDL Process Statement warning at time_module.vhd(153): signal \"clock_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctr time_module.vhd(154) " "Warning (10492): VHDL Process Statement warning at time_module.vhd(154): signal \"ctr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctr_time time_module.vhd(156) " "Warning (10492): VHDL Process Statement warning at time_module.vhd(156): signal \"ctr_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctr_time time_module.vhd(158) " "Warning (10492): VHDL Process Statement warning at time_module.vhd(158): signal \"ctr_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctr_time time_module.vhd(160) " "Warning (10492): VHDL Process Statement warning at time_module.vhd(160): signal \"ctr_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctr_time time_module.vhd(162) " "Warning (10492): VHDL Process Statement warning at time_module.vhd(162): signal \"ctr_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sig_tmp_min1 time_module.vhd(151) " "Warning (10631): VHDL Process Statement warning at time_module.vhd(151): inferring latch(es) for signal or variable \"sig_tmp_min1\", which holds its previous value in one or more paths through the process" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 151 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sig_tmp_min2 time_module.vhd(151) " "Warning (10631): VHDL Process Statement warning at time_module.vhd(151): inferring latch(es) for signal or variable \"sig_tmp_min2\", which holds its previous value in one or more paths through the process" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 151 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sig_tmp_hour1 time_module.vhd(151) " "Warning (10631): VHDL Process Statement warning at time_module.vhd(151): inferring latch(es) for signal or variable \"sig_tmp_hour1\", which holds its previous value in one or more paths through the process" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 151 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sig_tmp_hour2 time_module.vhd(151) " "Warning (10631): VHDL Process Statement warning at time_module.vhd(151): inferring latch(es) for signal or variable \"sig_tmp_hour2\", which holds its previous value in one or more paths through the process" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 151 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_tmp_hour2\[0\] time_module.vhd(151) " "Info (10041): Inferred latch for \"sig_tmp_hour2\[0\]\" at time_module.vhd(151)" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_tmp_hour2\[1\] time_module.vhd(151) " "Info (10041): Inferred latch for \"sig_tmp_hour2\[1\]\" at time_module.vhd(151)" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_tmp_hour2\[2\] time_module.vhd(151) " "Info (10041): Inferred latch for \"sig_tmp_hour2\[2\]\" at time_module.vhd(151)" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_tmp_hour2\[3\] time_module.vhd(151) " "Info (10041): Inferred latch for \"sig_tmp_hour2\[3\]\" at time_module.vhd(151)" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_tmp_hour1\[0\] time_module.vhd(151) " "Info (10041): Inferred latch for \"sig_tmp_hour1\[0\]\" at time_module.vhd(151)" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_tmp_hour1\[1\] time_module.vhd(151) " "Info (10041): Inferred latch for \"sig_tmp_hour1\[1\]\" at time_module.vhd(151)" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_tmp_hour1\[2\] time_module.vhd(151) " "Info (10041): Inferred latch for \"sig_tmp_hour1\[2\]\" at time_module.vhd(151)" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_tmp_hour1\[3\] time_module.vhd(151) " "Info (10041): Inferred latch for \"sig_tmp_hour1\[3\]\" at time_module.vhd(151)" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_tmp_min2\[0\] time_module.vhd(151) " "Info (10041): Inferred latch for \"sig_tmp_min2\[0\]\" at time_module.vhd(151)" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_tmp_min2\[1\] time_module.vhd(151) " "Info (10041): Inferred latch for \"sig_tmp_min2\[1\]\" at time_module.vhd(151)" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_tmp_min2\[2\] time_module.vhd(151) " "Info (10041): Inferred latch for \"sig_tmp_min2\[2\]\" at time_module.vhd(151)" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_tmp_min2\[3\] time_module.vhd(151) " "Info (10041): Inferred latch for \"sig_tmp_min2\[3\]\" at time_module.vhd(151)" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_tmp_min1\[0\] time_module.vhd(151) " "Info (10041): Inferred latch for \"sig_tmp_min1\[0\]\" at time_module.vhd(151)" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_tmp_min1\[1\] time_module.vhd(151) " "Info (10041): Inferred latch for \"sig_tmp_min1\[1\]\" at time_module.vhd(151)" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_tmp_min1\[2\] time_module.vhd(151) " "Info (10041): Inferred latch for \"sig_tmp_min1\[2\]\" at time_module.vhd(151)" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_tmp_min1\[3\] time_module.vhd(151) " "Info (10041): Inferred latch for \"sig_tmp_min1\[3\]\" at time_module.vhd(151)" {  } { { "time_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_60 time_module:com_time_module\|counter_60:com_sec " "Info: Elaborating entity \"counter_60\" for hierarchy \"time_module:com_time_module\|counter_60:com_sec\"" {  } { { "time_module.vhd" "com_sec" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_24 time_module:com_time_module\|counter_24:com_hour " "Info: Elaborating entity \"counter_24\" for hierarchy \"time_module:com_time_module\|counter_24:com_hour\"" {  } { { "time_module.vhd" "com_hour" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm time_module:com_time_module\|alarm:com_alarm " "Info: Elaborating entity \"alarm\" for hierarchy \"time_module:com_time_module\|alarm:com_alarm\"" {  } { { "time_module.vhd" "com_alarm" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/time_module.vhd" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctr_en alarm.vhd(23) " "Warning (10492): VHDL Process Statement warning at alarm.vhd(23): signal \"ctr_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/alarm.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_clock alarm.vhd(25) " "Warning (10492): VHDL Process Statement warning at alarm.vhd(25): signal \"clk_clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/alarm.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alarm_ring alarm.vhd(21) " "Warning (10631): VHDL Process Statement warning at alarm.vhd(21): inferring latch(es) for signal or variable \"alarm_ring\", which holds its previous value in one or more paths through the process" {  } { { "alarm.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/alarm.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm_ring alarm.vhd(21) " "Info (10041): Inferred latch for \"alarm_ring\" at alarm.vhd(21)" {  } { { "alarm.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/alarm.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output output:com_output " "Info: Elaborating entity \"output\" for hierarchy \"output:com_output\"" {  } { { "Clock_on_FPGA.vhd" "com_output" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/Clock_on_FPGA.vhd" 155 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_upper_in output.vhd(71) " "Warning (10492): VHDL Process Statement warning at output.vhd(71): signal \"min_upper_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_lower_in output.vhd(72) " "Warning (10492): VHDL Process Statement warning at output.vhd(72): signal \"min_lower_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_lower_in output.vhd(73) " "Warning (10492): VHDL Process Statement warning at output.vhd(73): signal \"hour_lower_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_upper_in output.vhd(74) " "Warning (10492): VHDL Process Statement warning at output.vhd(74): signal \"hour_upper_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_lower_in output.vhd(78) " "Warning (10492): VHDL Process Statement warning at output.vhd(78): signal \"hour_lower_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_upper_in output.vhd(79) " "Warning (10492): VHDL Process Statement warning at output.vhd(79): signal \"hour_upper_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_lower_in output.vhd(80) " "Warning (10492): VHDL Process Statement warning at output.vhd(80): signal \"min_lower_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_upper_in output.vhd(81) " "Warning (10492): VHDL Process Statement warning at output.vhd(81): signal \"min_upper_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_lower_in output.vhd(83) " "Warning (10492): VHDL Process Statement warning at output.vhd(83): signal \"hour_lower_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_upper_in output.vhd(84) " "Warning (10492): VHDL Process Statement warning at output.vhd(84): signal \"hour_upper_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk output.vhd(85) " "Warning (10492): VHDL Process Statement warning at output.vhd(85): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_lower_in output.vhd(90) " "Warning (10492): VHDL Process Statement warning at output.vhd(90): signal \"min_lower_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_upper_in output.vhd(91) " "Warning (10492): VHDL Process Statement warning at output.vhd(91): signal \"min_upper_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_lower_in output.vhd(94) " "Warning (10492): VHDL Process Statement warning at output.vhd(94): signal \"min_lower_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_upper_in output.vhd(95) " "Warning (10492): VHDL Process Statement warning at output.vhd(95): signal \"min_upper_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk output.vhd(96) " "Warning (10492): VHDL Process Statement warning at output.vhd(96): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_lower_in output.vhd(101) " "Warning (10492): VHDL Process Statement warning at output.vhd(101): signal \"hour_lower_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_upper_in output.vhd(102) " "Warning (10492): VHDL Process Statement warning at output.vhd(102): signal \"hour_upper_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk output.vhd(106) " "Warning (10492): VHDL Process Statement warning at output.vhd(106): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_lower_in output.vhd(113) " "Warning (10492): VHDL Process Statement warning at output.vhd(113): signal \"min_lower_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_upper_in output.vhd(114) " "Warning (10492): VHDL Process Statement warning at output.vhd(114): signal \"min_upper_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_lower_in output.vhd(115) " "Warning (10492): VHDL Process Statement warning at output.vhd(115): signal \"hour_lower_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_upper_in output.vhd(116) " "Warning (10492): VHDL Process Statement warning at output.vhd(116): signal \"hour_upper_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "min_upper_out output.vhd(68) " "Warning (10631): VHDL Process Statement warning at output.vhd(68): inferring latch(es) for signal or variable \"min_upper_out\", which holds its previous value in one or more paths through the process" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "min_lower_out output.vhd(68) " "Warning (10631): VHDL Process Statement warning at output.vhd(68): inferring latch(es) for signal or variable \"min_lower_out\", which holds its previous value in one or more paths through the process" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hour_lower_out output.vhd(68) " "Warning (10631): VHDL Process Statement warning at output.vhd(68): inferring latch(es) for signal or variable \"hour_lower_out\", which holds its previous value in one or more paths through the process" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hour_upper_out output.vhd(68) " "Warning (10631): VHDL Process Statement warning at output.vhd(68): inferring latch(es) for signal or variable \"hour_upper_out\", which holds its previous value in one or more paths through the process" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour_upper_out\[0\] output.vhd(68) " "Info (10041): Inferred latch for \"hour_upper_out\[0\]\" at output.vhd(68)" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour_upper_out\[1\] output.vhd(68) " "Info (10041): Inferred latch for \"hour_upper_out\[1\]\" at output.vhd(68)" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour_upper_out\[2\] output.vhd(68) " "Info (10041): Inferred latch for \"hour_upper_out\[2\]\" at output.vhd(68)" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour_upper_out\[3\] output.vhd(68) " "Info (10041): Inferred latch for \"hour_upper_out\[3\]\" at output.vhd(68)" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour_lower_out\[0\] output.vhd(68) " "Info (10041): Inferred latch for \"hour_lower_out\[0\]\" at output.vhd(68)" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour_lower_out\[1\] output.vhd(68) " "Info (10041): Inferred latch for \"hour_lower_out\[1\]\" at output.vhd(68)" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour_lower_out\[2\] output.vhd(68) " "Info (10041): Inferred latch for \"hour_lower_out\[2\]\" at output.vhd(68)" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour_lower_out\[3\] output.vhd(68) " "Info (10041): Inferred latch for \"hour_lower_out\[3\]\" at output.vhd(68)" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_lower_out\[0\] output.vhd(68) " "Info (10041): Inferred latch for \"min_lower_out\[0\]\" at output.vhd(68)" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_lower_out\[1\] output.vhd(68) " "Info (10041): Inferred latch for \"min_lower_out\[1\]\" at output.vhd(68)" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_lower_out\[2\] output.vhd(68) " "Info (10041): Inferred latch for \"min_lower_out\[2\]\" at output.vhd(68)" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_lower_out\[3\] output.vhd(68) " "Info (10041): Inferred latch for \"min_lower_out\[3\]\" at output.vhd(68)" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_upper_out\[0\] output.vhd(68) " "Info (10041): Inferred latch for \"min_upper_out\[0\]\" at output.vhd(68)" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_upper_out\[1\] output.vhd(68) " "Info (10041): Inferred latch for \"min_upper_out\[1\]\" at output.vhd(68)" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_upper_out\[2\] output.vhd(68) " "Info (10041): Inferred latch for \"min_upper_out\[2\]\" at output.vhd(68)" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_upper_out\[3\] output.vhd(68) " "Info (10041): Inferred latch for \"min_upper_out\[3\]\" at output.vhd(68)" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "output:com_output\|hour_upper_out\[0\]_171 " "Warning: LATCH primitive \"output:com_output\|hour_upper_out\[0\]_171\" is permanently enabled" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 68 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "output:com_output\|hour_upper_out\[1\]\$latch " "Warning: LATCH primitive \"output:com_output\|hour_upper_out\[1\]\$latch\" is permanently enabled" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 68 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "output:com_output\|hour_upper_out\[2\]\$latch " "Warning: LATCH primitive \"output:com_output\|hour_upper_out\[2\]\$latch\" is permanently enabled" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 68 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "output:com_output\|hour_upper_out\[3\]\$latch " "Warning: LATCH primitive \"output:com_output\|hour_upper_out\[3\]\$latch\" is permanently enabled" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 68 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "output:com_output\|hour_lower_out\[0\]\$latch " "Warning: LATCH primitive \"output:com_output\|hour_lower_out\[0\]\$latch\" is permanently enabled" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 68 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "output:com_output\|hour_lower_out\[1\]\$latch " "Warning: LATCH primitive \"output:com_output\|hour_lower_out\[1\]\$latch\" is permanently enabled" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 68 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "output:com_output\|hour_lower_out\[2\]\$latch " "Warning: LATCH primitive \"output:com_output\|hour_lower_out\[2\]\$latch\" is permanently enabled" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 68 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "output:com_output\|hour_lower_out\[3\]\$latch " "Warning: LATCH primitive \"output:com_output\|hour_lower_out\[3\]\$latch\" is permanently enabled" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 68 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "output:com_output\|min_lower_out\[0\]\$latch " "Warning: LATCH primitive \"output:com_output\|min_lower_out\[0\]\$latch\" is permanently enabled" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 68 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "output:com_output\|min_lower_out\[0\]_339 " "Warning: LATCH primitive \"output:com_output\|min_lower_out\[0\]_339\" is permanently enabled" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 68 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "output:com_output\|min_lower_out\[1\]\$latch " "Warning: LATCH primitive \"output:com_output\|min_lower_out\[1\]\$latch\" is permanently enabled" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 68 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "output:com_output\|min_lower_out\[2\]\$latch " "Warning: LATCH primitive \"output:com_output\|min_lower_out\[2\]\$latch\" is permanently enabled" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 68 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "output:com_output\|min_lower_out\[3\]\$latch " "Warning: LATCH primitive \"output:com_output\|min_lower_out\[3\]\$latch\" is permanently enabled" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 68 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "output:com_output\|min_upper_out\[0\]\$latch " "Warning: LATCH primitive \"output:com_output\|min_upper_out\[0\]\$latch\" is permanently enabled" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 68 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "output:com_output\|min_upper_out\[1\]\$latch " "Warning: LATCH primitive \"output:com_output\|min_upper_out\[1\]\$latch\" is permanently enabled" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 68 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "output:com_output\|min_upper_out\[2\]\$latch " "Warning: LATCH primitive \"output:com_output\|min_upper_out\[2\]\$latch\" is permanently enabled" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 68 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "output:com_output\|min_upper_out\[3\]\$latch " "Warning: LATCH primitive \"output:com_output\|min_upper_out\[3\]\$latch\" is permanently enabled" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 68 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "output:com_output\|hour_upper_out\[0\]\$latch " "Warning: LATCH primitive \"output:com_output\|hour_upper_out\[0\]\$latch\" is permanently enabled" {  } { { "output.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/output.vhd" 68 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "time_module:com_time_module\|counter_24:com_hour\|cnt_l\[0\]~16 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"time_module:com_time_module\|counter_24:com_hour\|cnt_l\[0\]~16\"" {  } { { "counter_24.vhd" "cnt_l\[0\]~16" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/counter_24.vhd" 22 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "ctr_module:com_ctr_module\|temp1\[0\]~20 10 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=10) from the following logic: \"ctr_module:com_ctr_module\|temp1\[0\]~20\"" {  } { { "ctr_module.vhd" "temp1\[0\]~20" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/ctr_module.vhd" 163 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Info: Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "time_module:com_time_module\|counter_60:com_sec\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"time_module:com_time_module\|counter_60:com_sec\|Add0\"" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add0" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "time_module:com_time_module\|counter_24:com_hour\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"time_module:com_time_module\|counter_24:com_hour\|Add0\"" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add0" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "time_module:com_time_module\|counter_60:com_min\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"time_module:com_time_module\|counter_60:com_min\|Add0\"" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add0" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ctr_module:com_ctr_module\|Add2 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ctr_module:com_ctr_module\|Add2\"" {  } { { "ctr_module.vhd" "Add2" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/ctr_module.vhd" 123 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ctr_module:com_ctr_module\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ctr_module:com_ctr_module\|Add0\"" {  } { { "ctr_module.vhd" "Add0" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/ctr_module.vhd" 89 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0 " "Info: Elaborated megafunction instantiation \"time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0 " "Info: Instantiated megafunction \"time_module:com_time_module\|counter_24:com_hour\|lpm_counter:cnt_l_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ctr_module:com_ctr_module\|lpm_counter:temp1_rtl_1 " "Info: Elaborated megafunction instantiation \"ctr_module:com_ctr_module\|lpm_counter:temp1_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctr_module:com_ctr_module\|lpm_counter:temp1_rtl_1 " "Info: Instantiated megafunction \"ctr_module:com_ctr_module\|lpm_counter:temp1_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Info: Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "time_module:com_time_module\|counter_60:com_sec\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"time_module:com_time_module\|counter_60:com_sec\|lpm_add_sub:Add0\"" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "time_module:com_time_module\|counter_60:com_sec\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"time_module:com_time_module\|counter_60:com_sec\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "time_module:com_time_module\|counter_60:com_sec\|lpm_add_sub:Add0\|addcore:adder time_module:com_time_module\|counter_60:com_sec\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"time_module:com_time_module\|counter_60:com_sec\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"time_module:com_time_module\|counter_60:com_sec\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "time_module:com_time_module\|counter_60:com_sec\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node time_module:com_time_module\|counter_60:com_sec\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"time_module:com_time_module\|counter_60:com_sec\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"time_module:com_time_module\|counter_60:com_sec\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "time_module:com_time_module\|counter_60:com_sec\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node time_module:com_time_module\|counter_60:com_sec\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"time_module:com_time_module\|counter_60:com_sec\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"time_module:com_time_module\|counter_60:com_sec\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 202 5 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "time_module:com_time_module\|counter_60:com_sec\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\] time_module:com_time_module\|counter_60:com_sec\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"time_module:com_time_module\|counter_60:com_sec\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\", which is child of megafunction instantiation \"time_module:com_time_module\|counter_60:com_sec\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 203 10 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "time_module:com_time_module\|counter_60:com_sec\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:oflow_node time_module:com_time_module\|counter_60:com_sec\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"time_module:com_time_module\|counter_60:com_sec\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"time_module:com_time_module\|counter_60:com_sec\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "time_module:com_time_module\|counter_60:com_sec\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:result_node time_module:com_time_module\|counter_60:com_sec\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"time_module:com_time_module\|counter_60:com_sec\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"time_module:com_time_module\|counter_60:com_sec\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 189 5 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "time_module:com_time_module\|counter_60:com_sec\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs time_module:com_time_module\|counter_60:com_sec\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"time_module:com_time_module\|counter_60:com_sec\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"time_module:com_time_module\|counter_60:com_sec\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "time_module:com_time_module\|counter_60:com_sec\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs time_module:com_time_module\|counter_60:com_sec\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"time_module:com_time_module\|counter_60:com_sec\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"time_module:com_time_module\|counter_60:com_sec\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ctr_module:com_ctr_module\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"ctr_module:com_ctr_module\|lpm_add_sub:Add2\"" {  } { { "ctr_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/ctr_module.vhd" 123 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctr_module:com_ctr_module\|lpm_add_sub:Add2 " "Info: Instantiated megafunction \"ctr_module:com_ctr_module\|lpm_add_sub:Add2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ctr_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/ctr_module.vhd" 123 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ctr_module:com_ctr_module\|lpm_add_sub:Add2\|addcore:adder\[0\] ctr_module:com_ctr_module\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"ctr_module:com_ctr_module\|lpm_add_sub:Add2\|addcore:adder\[0\]\", which is child of megafunction instantiation \"ctr_module:com_ctr_module\|lpm_add_sub:Add2\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 278 9 0 } } { "ctr_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/ctr_module.vhd" 123 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ctr_module:com_ctr_module\|lpm_add_sub:Add2\|look_add:look_ahead_unit ctr_module:com_ctr_module\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"ctr_module:com_ctr_module\|lpm_add_sub:Add2\|look_add:look_ahead_unit\", which is child of megafunction instantiation \"ctr_module:com_ctr_module\|lpm_add_sub:Add2\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 281 4 0 } } { "ctr_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/ctr_module.vhd" 123 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ctr_module:com_ctr_module\|lpm_add_sub:Add2\|altshift:result_ext_latency_ffs ctr_module:com_ctr_module\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"ctr_module:com_ctr_module\|lpm_add_sub:Add2\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"ctr_module:com_ctr_module\|lpm_add_sub:Add2\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "ctr_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/ctr_module.vhd" 123 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "25 " "Info: Ignored 25 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "25 " "Info: Ignored 25 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ctr_module:com_ctr_module\|clk_out1 time_module:com_time_module\|alarm:com_alarm\|alarm_ring " "Warning: Converted the fan-out from the tri-state buffer \"ctr_module:com_ctr_module\|clk_out1\" to the node \"time_module:com_time_module\|alarm:com_alarm\|alarm_ring\" into an OR gate" {  } { { "ctr_module.vhd" "" { Text "F:/Clock_on_FPGA9.2/Clock_on_FPGA/ctr_module.vhd" 15 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Info: Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "set " "Info: Promoted clock signal driven by pin \"set\" to global clock signal" {  } {  } 0 0 "Promoted clock signal driven by pin \"%1!s!\" to global clock signal" 0 0 "" 0 -1}  } {  } 0 0 "Promoted pin-driven signal(s) to global signal" 0 0 "" 0 -1}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Info: Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "set " "Info: Promoted clock signal driven by pin \"set\" to global clock signal" {  } {  } 0 0 "Promoted clock signal driven by pin \"%1!s!\" to global clock signal" 0 0 "" 0 -1}  } {  } 0 0 "Promoted pin-driven signal(s) to global signal" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "191 " "Info: Implemented 191 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Info: Implemented 13 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Info: Implemented 31 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "129 " "Info: Implemented 129 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_SEXPS" "18 " "Info: Implemented 18 shareable expanders" {  } {  } 0 0 "Implemented %1!d! shareable expanders" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 06 21:58:35 2023 " "Info: Processing ended: Tue Jun 06 21:58:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
