Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Sep  7 11:12:38 2022
| Host         : CSE-P07-2168-08 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Four_Digit_Seven_Segment_Driver_timing_summary_routed.rpt -pb Four_Digit_Seven_Segment_Driver_timing_summary_routed.pb -rpx Four_Digit_Seven_Segment_Driver_timing_summary_routed.rpx -warn_on_violation
| Design       : Four_Digit_Seven_Segment_Driver
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.952        0.000                      0                   40        0.265        0.000                      0                   40        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.952        0.000                      0                   40        0.265        0.000                      0                   40        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.952ns  (required time - arrival time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 0.828ns (18.537%)  route 3.639ns (81.463%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  refresh_counter_reg[0]/Q
                         net (fo=3, routed)           1.243     7.013    refresh_counter_reg_n_0_[0]
    SLICE_X3Y78          LUT4 (Prop_lut4_I2_O)        0.124     7.137 f  refresh_counter[19]_i_5/O
                         net (fo=1, routed)           0.402     7.539    refresh_counter[19]_i_5_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.663 f  refresh_counter[19]_i_3/O
                         net (fo=1, routed)           0.954     8.617    refresh_counter[19]_i_3_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I4_O)        0.124     8.741 r  refresh_counter[19]_i_1/O
                         net (fo=20, routed)          1.039     9.780    refresh_counter[19]_i_1_n_0
    SLICE_X2Y78          FDRE                                         r  refresh_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.593    15.016    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  refresh_counter_reg[1]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y78          FDRE (Setup_fdre_C_R)       -0.524    14.732    refresh_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                  4.952    

Slack (MET) :             4.952ns  (required time - arrival time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 0.828ns (18.537%)  route 3.639ns (81.463%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  refresh_counter_reg[0]/Q
                         net (fo=3, routed)           1.243     7.013    refresh_counter_reg_n_0_[0]
    SLICE_X3Y78          LUT4 (Prop_lut4_I2_O)        0.124     7.137 f  refresh_counter[19]_i_5/O
                         net (fo=1, routed)           0.402     7.539    refresh_counter[19]_i_5_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.663 f  refresh_counter[19]_i_3/O
                         net (fo=1, routed)           0.954     8.617    refresh_counter[19]_i_3_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I4_O)        0.124     8.741 r  refresh_counter[19]_i_1/O
                         net (fo=20, routed)          1.039     9.780    refresh_counter[19]_i_1_n_0
    SLICE_X2Y78          FDRE                                         r  refresh_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.593    15.016    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  refresh_counter_reg[2]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y78          FDRE (Setup_fdre_C_R)       -0.524    14.732    refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                  4.952    

Slack (MET) :             4.952ns  (required time - arrival time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 0.828ns (18.537%)  route 3.639ns (81.463%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  refresh_counter_reg[0]/Q
                         net (fo=3, routed)           1.243     7.013    refresh_counter_reg_n_0_[0]
    SLICE_X3Y78          LUT4 (Prop_lut4_I2_O)        0.124     7.137 f  refresh_counter[19]_i_5/O
                         net (fo=1, routed)           0.402     7.539    refresh_counter[19]_i_5_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.663 f  refresh_counter[19]_i_3/O
                         net (fo=1, routed)           0.954     8.617    refresh_counter[19]_i_3_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I4_O)        0.124     8.741 r  refresh_counter[19]_i_1/O
                         net (fo=20, routed)          1.039     9.780    refresh_counter[19]_i_1_n_0
    SLICE_X2Y78          FDRE                                         r  refresh_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.593    15.016    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  refresh_counter_reg[3]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y78          FDRE (Setup_fdre_C_R)       -0.524    14.732    refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                  4.952    

Slack (MET) :             4.952ns  (required time - arrival time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 0.828ns (18.537%)  route 3.639ns (81.463%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  refresh_counter_reg[0]/Q
                         net (fo=3, routed)           1.243     7.013    refresh_counter_reg_n_0_[0]
    SLICE_X3Y78          LUT4 (Prop_lut4_I2_O)        0.124     7.137 f  refresh_counter[19]_i_5/O
                         net (fo=1, routed)           0.402     7.539    refresh_counter[19]_i_5_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.663 f  refresh_counter[19]_i_3/O
                         net (fo=1, routed)           0.954     8.617    refresh_counter[19]_i_3_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I4_O)        0.124     8.741 r  refresh_counter[19]_i_1/O
                         net (fo=20, routed)          1.039     9.780    refresh_counter[19]_i_1_n_0
    SLICE_X2Y78          FDRE                                         r  refresh_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.593    15.016    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  refresh_counter_reg[4]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y78          FDRE (Setup_fdre_C_R)       -0.524    14.732    refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                  4.952    

Slack (MET) :             5.069ns  (required time - arrival time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 0.828ns (18.537%)  route 3.639ns (81.463%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  refresh_counter_reg[0]/Q
                         net (fo=3, routed)           1.243     7.013    refresh_counter_reg_n_0_[0]
    SLICE_X3Y78          LUT4 (Prop_lut4_I2_O)        0.124     7.137 f  refresh_counter[19]_i_5/O
                         net (fo=1, routed)           0.402     7.539    refresh_counter[19]_i_5_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.663 f  refresh_counter[19]_i_3/O
                         net (fo=1, routed)           0.954     8.617    refresh_counter[19]_i_3_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I4_O)        0.124     8.741 r  refresh_counter[19]_i_1/O
                         net (fo=20, routed)          1.039     9.780    refresh_counter[19]_i_1_n_0
    SLICE_X3Y78          FDRE                                         r  refresh_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.593    15.016    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  refresh_counter_reg[0]/C
                         clock pessimism              0.298    15.314    
                         clock uncertainty           -0.035    15.278    
    SLICE_X3Y78          FDRE (Setup_fdre_C_R)       -0.429    14.849    refresh_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                  5.069    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.828ns (19.174%)  route 3.490ns (80.826%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  refresh_counter_reg[0]/Q
                         net (fo=3, routed)           1.243     7.013    refresh_counter_reg_n_0_[0]
    SLICE_X3Y78          LUT4 (Prop_lut4_I2_O)        0.124     7.137 f  refresh_counter[19]_i_5/O
                         net (fo=1, routed)           0.402     7.539    refresh_counter[19]_i_5_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.663 f  refresh_counter[19]_i_3/O
                         net (fo=1, routed)           0.954     8.617    refresh_counter[19]_i_3_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I4_O)        0.124     8.741 r  refresh_counter[19]_i_1/O
                         net (fo=20, routed)          0.891     9.632    refresh_counter[19]_i_1_n_0
    SLICE_X2Y79          FDRE                                         r  refresh_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.594    15.017    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  refresh_counter_reg[5]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y79          FDRE (Setup_fdre_C_R)       -0.524    14.732    refresh_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -9.632    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.828ns (19.174%)  route 3.490ns (80.826%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  refresh_counter_reg[0]/Q
                         net (fo=3, routed)           1.243     7.013    refresh_counter_reg_n_0_[0]
    SLICE_X3Y78          LUT4 (Prop_lut4_I2_O)        0.124     7.137 f  refresh_counter[19]_i_5/O
                         net (fo=1, routed)           0.402     7.539    refresh_counter[19]_i_5_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.663 f  refresh_counter[19]_i_3/O
                         net (fo=1, routed)           0.954     8.617    refresh_counter[19]_i_3_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I4_O)        0.124     8.741 r  refresh_counter[19]_i_1/O
                         net (fo=20, routed)          0.891     9.632    refresh_counter[19]_i_1_n_0
    SLICE_X2Y79          FDRE                                         r  refresh_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.594    15.017    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  refresh_counter_reg[6]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y79          FDRE (Setup_fdre_C_R)       -0.524    14.732    refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -9.632    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.828ns (19.174%)  route 3.490ns (80.826%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  refresh_counter_reg[0]/Q
                         net (fo=3, routed)           1.243     7.013    refresh_counter_reg_n_0_[0]
    SLICE_X3Y78          LUT4 (Prop_lut4_I2_O)        0.124     7.137 f  refresh_counter[19]_i_5/O
                         net (fo=1, routed)           0.402     7.539    refresh_counter[19]_i_5_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.663 f  refresh_counter[19]_i_3/O
                         net (fo=1, routed)           0.954     8.617    refresh_counter[19]_i_3_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I4_O)        0.124     8.741 r  refresh_counter[19]_i_1/O
                         net (fo=20, routed)          0.891     9.632    refresh_counter[19]_i_1_n_0
    SLICE_X2Y79          FDRE                                         r  refresh_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.594    15.017    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  refresh_counter_reg[7]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y79          FDRE (Setup_fdre_C_R)       -0.524    14.732    refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -9.632    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.828ns (19.174%)  route 3.490ns (80.826%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  refresh_counter_reg[0]/Q
                         net (fo=3, routed)           1.243     7.013    refresh_counter_reg_n_0_[0]
    SLICE_X3Y78          LUT4 (Prop_lut4_I2_O)        0.124     7.137 f  refresh_counter[19]_i_5/O
                         net (fo=1, routed)           0.402     7.539    refresh_counter[19]_i_5_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.663 f  refresh_counter[19]_i_3/O
                         net (fo=1, routed)           0.954     8.617    refresh_counter[19]_i_3_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I4_O)        0.124     8.741 r  refresh_counter[19]_i_1/O
                         net (fo=20, routed)          0.891     9.632    refresh_counter[19]_i_1_n_0
    SLICE_X2Y79          FDRE                                         r  refresh_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.594    15.017    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  refresh_counter_reg[8]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y79          FDRE (Setup_fdre_C_R)       -0.524    14.732    refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -9.632    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.828ns (19.867%)  route 3.340ns (80.133%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  refresh_counter_reg[0]/Q
                         net (fo=3, routed)           1.243     7.013    refresh_counter_reg_n_0_[0]
    SLICE_X3Y78          LUT4 (Prop_lut4_I2_O)        0.124     7.137 f  refresh_counter[19]_i_5/O
                         net (fo=1, routed)           0.402     7.539    refresh_counter[19]_i_5_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.663 f  refresh_counter[19]_i_3/O
                         net (fo=1, routed)           0.954     8.617    refresh_counter[19]_i_3_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I4_O)        0.124     8.741 r  refresh_counter[19]_i_1/O
                         net (fo=20, routed)          0.740     9.481    refresh_counter[19]_i_1_n_0
    SLICE_X2Y80          FDRE                                         r  refresh_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.594    15.017    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  refresh_counter_reg[10]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y80          FDRE (Setup_fdre_C_R)       -0.524    14.732    refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                  5.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.596     1.515    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  refresh_counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.805    refresh_counter_reg_n_0_[11]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.915 r  refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.915    data0[11]
    SLICE_X2Y80          FDRE                                         r  refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.867     2.032    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  refresh_counter_reg[11]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.134     1.649    refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.595     1.514    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.164     1.678 r  refresh_counter_reg[7]/Q
                         net (fo=2, routed)           0.125     1.804    refresh_counter_reg_n_0_[7]
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.914 r  refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.914    data0[7]
    SLICE_X2Y79          FDRE                                         r  refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.866     2.031    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  refresh_counter_reg[7]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.134     1.648    refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.597     1.516    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  refresh_counter_reg[15]/Q
                         net (fo=2, routed)           0.125     1.806    refresh_counter_reg_n_0_[15]
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.916 r  refresh_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.916    data0[15]
    SLICE_X2Y81          FDRE                                         r  refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.868     2.033    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  refresh_counter_reg[15]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.134     1.650    refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  refresh_counter_reg[3]/Q
                         net (fo=2, routed)           0.126     1.803    refresh_counter_reg_n_0_[3]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.913 r  refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.913    data0[3]
    SLICE_X2Y78          FDRE                                         r  refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.865     2.030    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  refresh_counter_reg[3]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.134     1.647    refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.567%)  route 0.138ns (33.433%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  refresh_counter_reg[19]/Q
                         net (fo=11, routed)          0.138     1.819    LED_activating_counter[1]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.929 r  refresh_counter_reg[19]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.929    data0[19]
    SLICE_X2Y82          FDRE                                         r  refresh_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.869     2.034    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  refresh_counter_reg[19]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.134     1.651    refresh_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.595     1.514    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.164     1.678 r  refresh_counter_reg[7]/Q
                         net (fo=2, routed)           0.125     1.804    refresh_counter_reg_n_0_[7]
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.950 r  refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.950    data0[8]
    SLICE_X2Y79          FDRE                                         r  refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.866     2.031    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  refresh_counter_reg[8]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.134     1.648    refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.596     1.515    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  refresh_counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.805    refresh_counter_reg_n_0_[11]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.951 r  refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.951    data0[12]
    SLICE_X2Y80          FDRE                                         r  refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.867     2.032    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  refresh_counter_reg[12]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.134     1.649    refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.597     1.516    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  refresh_counter_reg[15]/Q
                         net (fo=2, routed)           0.125     1.806    refresh_counter_reg_n_0_[15]
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.952 r  refresh_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.952    data0[16]
    SLICE_X2Y81          FDRE                                         r  refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.868     2.033    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  refresh_counter_reg[16]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.134     1.650    refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  refresh_counter_reg[3]/Q
                         net (fo=2, routed)           0.126     1.803    refresh_counter_reg_n_0_[3]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.949 r  refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.949    data0[4]
    SLICE_X2Y78          FDRE                                         r  refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.865     2.030    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  refresh_counter_reg[4]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.134     1.647    refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  refresh_counter_reg[1]/Q
                         net (fo=2, routed)           0.174     1.852    refresh_counter_reg_n_0_[1]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.967 r  refresh_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.967    data0[1]
    SLICE_X2Y78          FDRE                                         r  refresh_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.865     2.030    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  refresh_counter_reg[1]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.134     1.647    refresh_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y78     refresh_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y80     refresh_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y80     refresh_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y80     refresh_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y81     refresh_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y81     refresh_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y81     refresh_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y81     refresh_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y82     refresh_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y78     refresh_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y78     refresh_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     refresh_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     refresh_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     refresh_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     refresh_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     refresh_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     refresh_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y81     refresh_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y81     refresh_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y78     refresh_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y78     refresh_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     refresh_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     refresh_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     refresh_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     refresh_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     refresh_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     refresh_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y81     refresh_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y81     refresh_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.405ns  (logic 6.210ns (33.741%)  route 12.195ns (66.259%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=18, routed)          5.401     6.368    SW_IBUF[9]
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.146     6.514 r  SEG_OBUF[6]_inst_i_54/O
                         net (fo=2, routed)           0.180     6.693    SEG_OBUF[6]_inst_i_54_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.328     7.021 r  SEG_OBUF[6]_inst_i_36/O
                         net (fo=6, routed)           1.366     8.387    SEG_OBUF[6]_inst_i_36_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.152     8.539 r  SEG_OBUF[6]_inst_i_31/O
                         net (fo=6, routed)           0.658     9.197    SEG_OBUF[6]_inst_i_31_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I0_O)        0.358     9.555 r  SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.658    10.213    SEG_OBUF[6]_inst_i_12_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.326    10.539 r  SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.009    11.548    sel0[2]
    SLICE_X0Y85          LUT4 (Prop_lut4_I2_O)        0.153    11.701 r  SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.924    14.625    SEG_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.780    18.405 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.405    SEG[6]
    T10                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.049ns  (logic 5.951ns (32.974%)  route 12.097ns (67.026%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=18, routed)          5.401     6.368    SW_IBUF[9]
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.146     6.514 r  SEG_OBUF[6]_inst_i_54/O
                         net (fo=2, routed)           0.180     6.693    SEG_OBUF[6]_inst_i_54_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.328     7.021 r  SEG_OBUF[6]_inst_i_36/O
                         net (fo=6, routed)           1.366     8.387    SEG_OBUF[6]_inst_i_36_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.152     8.539 r  SEG_OBUF[6]_inst_i_31/O
                         net (fo=6, routed)           0.658     9.197    SEG_OBUF[6]_inst_i_31_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I0_O)        0.358     9.555 r  SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.658    10.213    SEG_OBUF[6]_inst_i_12_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.326    10.539 r  SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.009    11.548    sel0[2]
    SLICE_X0Y85          LUT4 (Prop_lut4_I2_O)        0.124    11.672 r  SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.827    14.498    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    18.049 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.049    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.654ns  (logic 5.728ns (32.449%)  route 11.925ns (67.551%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=18, routed)          5.401     6.368    SW_IBUF[9]
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.146     6.514 r  SEG_OBUF[6]_inst_i_54/O
                         net (fo=2, routed)           0.180     6.693    SEG_OBUF[6]_inst_i_54_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.328     7.021 r  SEG_OBUF[6]_inst_i_36/O
                         net (fo=6, routed)           1.366     8.387    SEG_OBUF[6]_inst_i_36_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.152     8.539 r  SEG_OBUF[6]_inst_i_31/O
                         net (fo=6, routed)           0.831     9.370    SEG_OBUF[6]_inst_i_31_n_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I0_O)        0.332     9.702 f  SEG_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.566    10.269    SEG_OBUF[6]_inst_i_16_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I1_O)        0.124    10.393 f  SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.814    11.206    sel0[3]
    SLICE_X0Y84          LUT4 (Prop_lut4_I3_O)        0.124    11.330 r  SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.768    14.098    SEG_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    17.654 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.654    SEG[5]
    R10                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.593ns  (logic 5.962ns (33.886%)  route 11.632ns (66.114%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=18, routed)          5.401     6.368    SW_IBUF[9]
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.146     6.514 r  SEG_OBUF[6]_inst_i_54/O
                         net (fo=2, routed)           0.180     6.693    SEG_OBUF[6]_inst_i_54_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.328     7.021 r  SEG_OBUF[6]_inst_i_36/O
                         net (fo=6, routed)           1.366     8.387    SEG_OBUF[6]_inst_i_36_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.152     8.539 r  SEG_OBUF[6]_inst_i_31/O
                         net (fo=6, routed)           0.658     9.197    SEG_OBUF[6]_inst_i_31_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I0_O)        0.358     9.555 f  SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.658    10.213    SEG_OBUF[6]_inst_i_12_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.326    10.539 f  SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.823    11.362    sel0[2]
    SLICE_X0Y85          LUT4 (Prop_lut4_I2_O)        0.124    11.486 r  SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.546    14.033    SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    17.593 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.593    SEG[1]
    T11                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.478ns  (logic 6.122ns (35.027%)  route 11.356ns (64.973%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=18, routed)          5.401     6.368    SW_IBUF[9]
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.146     6.514 r  SEG_OBUF[6]_inst_i_54/O
                         net (fo=2, routed)           0.180     6.693    SEG_OBUF[6]_inst_i_54_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.328     7.021 r  SEG_OBUF[6]_inst_i_36/O
                         net (fo=6, routed)           1.366     8.387    SEG_OBUF[6]_inst_i_36_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.152     8.539 r  SEG_OBUF[6]_inst_i_31/O
                         net (fo=6, routed)           0.658     9.197    SEG_OBUF[6]_inst_i_31_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I0_O)        0.358     9.555 f  SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.658    10.213    SEG_OBUF[6]_inst_i_12_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.326    10.539 f  SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.823    11.362    sel0[2]
    SLICE_X0Y85          LUT4 (Prop_lut4_I0_O)        0.150    11.512 r  SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.271    13.783    SEG_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.695    17.478 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.478    SEG[4]
    K16                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.124ns  (logic 6.174ns (36.056%)  route 10.950ns (63.944%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=18, routed)          5.401     6.368    SW_IBUF[9]
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.146     6.514 r  SEG_OBUF[6]_inst_i_54/O
                         net (fo=2, routed)           0.180     6.693    SEG_OBUF[6]_inst_i_54_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.328     7.021 r  SEG_OBUF[6]_inst_i_36/O
                         net (fo=6, routed)           1.366     8.387    SEG_OBUF[6]_inst_i_36_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.152     8.539 r  SEG_OBUF[6]_inst_i_31/O
                         net (fo=6, routed)           0.658     9.197    SEG_OBUF[6]_inst_i_31_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I0_O)        0.358     9.555 r  SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.658    10.213    SEG_OBUF[6]_inst_i_12_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.326    10.539 r  SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.815    11.354    sel0[2]
    SLICE_X0Y85          LUT4 (Prop_lut4_I2_O)        0.152    11.506 r  SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.872    13.379    SEG_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.745    17.124 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.124    SEG[0]
    L18                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.958ns  (logic 5.935ns (34.996%)  route 11.023ns (65.004%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=18, routed)          5.401     6.368    SW_IBUF[9]
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.146     6.514 r  SEG_OBUF[6]_inst_i_54/O
                         net (fo=2, routed)           0.180     6.693    SEG_OBUF[6]_inst_i_54_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.328     7.021 r  SEG_OBUF[6]_inst_i_36/O
                         net (fo=6, routed)           1.366     8.387    SEG_OBUF[6]_inst_i_36_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.152     8.539 r  SEG_OBUF[6]_inst_i_31/O
                         net (fo=6, routed)           0.658     9.197    SEG_OBUF[6]_inst_i_31_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I0_O)        0.358     9.555 r  SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.658    10.213    SEG_OBUF[6]_inst_i_12_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.326    10.539 r  SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.815    11.354    sel0[2]
    SLICE_X0Y85          LUT4 (Prop_lut4_I2_O)        0.124    11.478 r  SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.946    13.424    SEG_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    16.958 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.958    SEG[2]
    P15                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.912ns  (logic 1.728ns (59.342%)  route 1.184ns (40.658%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[2]_inst/O
                         net (fo=6, routed)           0.517     0.770    SW_IBUF[2]
    SLICE_X4Y84          LUT6 (Prop_lut6_I2_O)        0.045     0.815 f  SEG_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.000     0.815    Ones[0]
    SLICE_X4Y84          MUXF7 (Prop_muxf7_I1_O)      0.065     0.880 f  SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     0.880    SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X4Y84          MUXF8 (Prop_muxf8_I1_O)      0.019     0.899 f  SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.196     1.095    sel0[1]
    SLICE_X0Y85          LUT4 (Prop_lut4_I1_O)        0.112     1.207 r  SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.471     1.678    SEG_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.912 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.912    SEG[2]
    P15                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.939ns  (logic 1.803ns (61.352%)  route 1.136ns (38.648%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[2]_inst/O
                         net (fo=6, routed)           0.517     0.770    SW_IBUF[2]
    SLICE_X4Y84          LUT6 (Prop_lut6_I2_O)        0.045     0.815 r  SEG_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.000     0.815    Ones[0]
    SLICE_X4Y84          MUXF7 (Prop_muxf7_I1_O)      0.065     0.880 r  SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     0.880    SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X4Y84          MUXF8 (Prop_muxf8_I1_O)      0.019     0.899 r  SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.196     1.095    sel0[1]
    SLICE_X0Y85          LUT4 (Prop_lut4_I3_O)        0.116     1.211 r  SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.422     1.634    SEG_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.305     2.939 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.939    SEG[0]
    L18                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.052ns  (logic 1.753ns (57.442%)  route 1.299ns (42.558%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[2]_inst/O
                         net (fo=6, routed)           0.517     0.770    SW_IBUF[2]
    SLICE_X4Y84          LUT6 (Prop_lut6_I2_O)        0.045     0.815 r  SEG_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.000     0.815    Ones[0]
    SLICE_X4Y84          MUXF7 (Prop_muxf7_I1_O)      0.065     0.880 r  SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     0.880    SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X4Y84          MUXF8 (Prop_muxf8_I1_O)      0.019     0.899 r  SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.195     1.094    sel0[1]
    SLICE_X0Y85          LUT4 (Prop_lut4_I1_O)        0.115     1.209 r  SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.587     1.796    SEG_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.256     3.052 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.052    SEG[4]
    K16                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.107ns  (logic 1.592ns (51.229%)  route 1.515ns (48.771%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.627     0.873    SW_IBUF[0]
    SLICE_X0Y84          LUT6 (Prop_lut6_I0_O)        0.045     0.918 r  SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.070     0.988    sel0[0]
    SLICE_X0Y84          LUT4 (Prop_lut4_I1_O)        0.045     1.033 r  SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.818     1.851    SEG_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.256     3.107 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.107    SEG[5]
    R10                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.172ns  (logic 1.755ns (55.338%)  route 1.417ns (44.662%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[2]_inst/O
                         net (fo=6, routed)           0.517     0.770    SW_IBUF[2]
    SLICE_X4Y84          LUT6 (Prop_lut6_I2_O)        0.045     0.815 r  SEG_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.000     0.815    Ones[0]
    SLICE_X4Y84          MUXF7 (Prop_muxf7_I1_O)      0.065     0.880 r  SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     0.880    SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X4Y84          MUXF8 (Prop_muxf8_I1_O)      0.019     0.899 r  SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.195     1.094    sel0[1]
    SLICE_X0Y85          LUT4 (Prop_lut4_I0_O)        0.112     1.206 r  SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.704     1.911    SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.172 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.172    SEG[1]
    T11                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.343ns  (logic 1.639ns (49.018%)  route 1.705ns (50.982%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[2]_inst/O
                         net (fo=6, routed)           0.444     0.697    SW_IBUF[2]
    SLICE_X1Y84          LUT6 (Prop_lut6_I2_O)        0.045     0.742 r  SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.097     0.839    Ones[1]
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.045     0.884 r  SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.348     1.232    sel0[2]
    SLICE_X0Y85          LUT4 (Prop_lut4_I2_O)        0.045     1.277 r  SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.816     2.092    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.343 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.343    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.485ns  (logic 1.727ns (49.561%)  route 1.758ns (50.439%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[2]_inst/O
                         net (fo=6, routed)           0.444     0.697    SW_IBUF[2]
    SLICE_X1Y84          LUT6 (Prop_lut6_I2_O)        0.045     0.742 r  SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.097     0.839    Ones[1]
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.045     0.884 r  SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.348     1.232    sel0[2]
    SLICE_X0Y85          LUT4 (Prop_lut4_I2_O)        0.042     1.274 r  SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.869     2.143    SEG_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.342     3.485 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.485    SEG[6]
    T10                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.155ns  (logic 4.576ns (45.062%)  route 5.579ns (54.938%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.716     5.319    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  refresh_counter_reg[19]/Q
                         net (fo=11, routed)          1.638     7.475    LED_activating_counter[1]
    SLICE_X0Y84          LUT6 (Prop_lut6_I4_O)        0.124     7.599 r  SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.017     8.616    sel0[0]
    SLICE_X0Y85          LUT4 (Prop_lut4_I1_O)        0.154     8.770 r  SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.924    11.694    SEG_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.780    15.474 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.474    SEG[6]
    T10                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.798ns  (logic 4.316ns (44.054%)  route 5.481ns (55.946%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.716     5.319    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  refresh_counter_reg[19]/Q
                         net (fo=11, routed)          1.638     7.475    LED_activating_counter[1]
    SLICE_X0Y84          LUT6 (Prop_lut6_I4_O)        0.124     7.599 r  SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.017     8.616    sel0[0]
    SLICE_X0Y85          LUT4 (Prop_lut4_I1_O)        0.124     8.740 r  SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.827    11.566    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    15.116 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.116    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.338ns  (logic 4.321ns (46.278%)  route 5.017ns (53.722%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.716     5.319    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  refresh_counter_reg[19]/Q
                         net (fo=11, routed)          1.435     7.272    LED_activating_counter[1]
    SLICE_X1Y84          LUT5 (Prop_lut5_I3_O)        0.124     7.396 f  SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.814     8.209    sel0[3]
    SLICE_X0Y84          LUT4 (Prop_lut4_I3_O)        0.124     8.333 r  SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.768    11.101    SEG_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.657 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.657    SEG[5]
    R10                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.338ns  (logic 4.327ns (46.336%)  route 5.011ns (53.664%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.716     5.319    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  refresh_counter_reg[19]/Q
                         net (fo=11, routed)          1.638     7.475    LED_activating_counter[1]
    SLICE_X0Y84          LUT6 (Prop_lut6_I4_O)        0.124     7.599 r  SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.827     8.426    sel0[0]
    SLICE_X0Y85          LUT4 (Prop_lut4_I1_O)        0.124     8.550 r  SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.546    11.096    SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.656 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.656    SEG[1]
    T11                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.224ns  (logic 4.489ns (48.665%)  route 4.735ns (51.335%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.716     5.319    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  refresh_counter_reg[19]/Q
                         net (fo=11, routed)          1.638     7.475    LED_activating_counter[1]
    SLICE_X0Y84          LUT6 (Prop_lut6_I4_O)        0.124     7.599 f  SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.827     8.426    sel0[0]
    SLICE_X0Y85          LUT4 (Prop_lut4_I2_O)        0.152     8.578 r  SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.271    10.848    SEG_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.695    14.543 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.543    SEG[4]
    K16                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.879ns  (logic 4.539ns (51.123%)  route 4.340ns (48.877%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.716     5.319    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  refresh_counter_reg[19]/Q
                         net (fo=11, routed)          1.638     7.475    LED_activating_counter[1]
    SLICE_X0Y84          LUT6 (Prop_lut6_I4_O)        0.124     7.599 r  SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.829     8.428    sel0[0]
    SLICE_X0Y85          LUT4 (Prop_lut4_I1_O)        0.152     8.580 r  SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.872    10.453    SEG_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.745    14.198 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.198    SEG[0]
    L18                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.713ns  (logic 4.300ns (49.347%)  route 4.413ns (50.653%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.716     5.319    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  refresh_counter_reg[19]/Q
                         net (fo=11, routed)          1.638     7.475    LED_activating_counter[1]
    SLICE_X0Y84          LUT6 (Prop_lut6_I4_O)        0.124     7.599 r  SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.829     8.428    sel0[0]
    SLICE_X0Y85          LUT4 (Prop_lut4_I3_O)        0.124     8.552 r  SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.946    10.498    SEG_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.031 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.031    SEG[2]
    P15                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.587ns  (logic 4.216ns (49.100%)  route 4.371ns (50.900%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.716     5.319    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  refresh_counter_reg[19]/Q
                         net (fo=11, routed)          1.645     7.482    LED_activating_counter[1]
    SLICE_X0Y84          LUT2 (Prop_lut2_I0_O)        0.124     7.606 r  AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.726    10.332    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.906 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.906    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.357ns  (logic 4.408ns (52.738%)  route 3.950ns (47.262%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.716     5.319    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.837 f  refresh_counter_reg[19]/Q
                         net (fo=11, routed)          1.645     7.482    LED_activating_counter[1]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.152     7.634 r  AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.305     9.939    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.738    13.676 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.676    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.260ns  (logic 4.408ns (53.357%)  route 3.853ns (46.643%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.716     5.319    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.837 f  refresh_counter_reg[19]/Q
                         net (fo=11, routed)          1.435     7.272    LED_activating_counter[1]
    SLICE_X1Y84          LUT2 (Prop_lut2_I0_O)        0.152     7.424 r  AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.418     9.842    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738    13.579 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.579    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.367ns  (logic 1.510ns (63.818%)  route 0.856ns (36.182%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  refresh_counter_reg[18]/Q
                         net (fo=10, routed)          0.252     1.933    LED_activating_counter[0]
    SLICE_X0Y84          LUT2 (Prop_lut2_I0_O)        0.048     1.981 r  AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.605     2.586    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.298     3.884 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.884    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.466ns  (logic 1.504ns (60.999%)  route 0.962ns (39.001%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.681 f  refresh_counter_reg[18]/Q
                         net (fo=10, routed)          0.311     1.992    LED_activating_counter[0]
    SLICE_X1Y84          LUT2 (Prop_lut2_I1_O)        0.042     2.034 r  AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.651     2.685    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     3.983 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.983    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.498ns  (logic 1.590ns (63.674%)  route 0.907ns (36.326%))
  Logic Levels:           3  (LUT4=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  refresh_counter_reg[18]/Q
                         net (fo=10, routed)          0.240     1.922    LED_activating_counter[0]
    SLICE_X4Y84          MUXF8 (Prop_muxf8_S_O)       0.080     2.002 f  SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.196     2.198    sel0[1]
    SLICE_X0Y85          LUT4 (Prop_lut4_I1_O)        0.112     2.310 r  SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.471     2.781    SEG_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.015 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.015    SEG[2]
    P15                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.524ns  (logic 1.665ns (65.968%)  route 0.859ns (34.032%))
  Logic Levels:           3  (LUT4=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  refresh_counter_reg[18]/Q
                         net (fo=10, routed)          0.240     1.922    LED_activating_counter[0]
    SLICE_X4Y84          MUXF8 (Prop_muxf8_S_O)       0.080     2.002 r  SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.196     2.198    sel0[1]
    SLICE_X0Y85          LUT4 (Prop_lut4_I3_O)        0.116     2.314 r  SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.422     2.736    SEG_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.305     4.041 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.041    SEG[0]
    L18                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.534ns  (logic 1.462ns (57.682%)  route 1.072ns (42.318%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  refresh_counter_reg[18]/Q
                         net (fo=10, routed)          0.378     2.059    LED_activating_counter[0]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.045     2.104 r  AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.694     2.799    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     4.051 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.051    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.535ns  (logic 1.484ns (58.527%)  route 1.051ns (41.473%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.681 f  refresh_counter_reg[18]/Q
                         net (fo=10, routed)          0.252     1.933    LED_activating_counter[0]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.045     1.978 r  AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.800     2.778    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.053 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.053    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.637ns  (logic 1.615ns (61.246%)  route 1.022ns (38.754%))
  Logic Levels:           3  (LUT4=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  refresh_counter_reg[18]/Q
                         net (fo=10, routed)          0.240     1.922    LED_activating_counter[0]
    SLICE_X4Y84          MUXF8 (Prop_muxf8_S_O)       0.080     2.002 r  SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.195     2.197    sel0[1]
    SLICE_X0Y85          LUT4 (Prop_lut4_I1_O)        0.115     2.312 r  SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.587     2.898    SEG_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.256     4.155 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.155    SEG[4]
    K16                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.651ns  (logic 1.510ns (56.966%)  route 1.141ns (43.034%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  refresh_counter_reg[18]/Q
                         net (fo=10, routed)          0.253     1.934    LED_activating_counter[0]
    SLICE_X0Y84          LUT6 (Prop_lut6_I2_O)        0.045     1.979 r  SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.070     2.049    sel0[0]
    SLICE_X0Y84          LUT4 (Prop_lut4_I1_O)        0.045     2.094 r  SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.818     2.912    SEG_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.168 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.168    SEG[5]
    R10                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.757ns  (logic 1.617ns (58.659%)  route 1.140ns (41.341%))
  Logic Levels:           3  (LUT4=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  refresh_counter_reg[18]/Q
                         net (fo=10, routed)          0.240     1.922    LED_activating_counter[0]
    SLICE_X4Y84          MUXF8 (Prop_muxf8_S_O)       0.080     2.002 r  SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.195     2.197    sel0[1]
    SLICE_X0Y85          LUT4 (Prop_lut4_I0_O)        0.112     2.309 r  SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.704     3.013    SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.274 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.274    SEG[1]
    T11                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.909ns  (logic 1.505ns (51.731%)  route 1.404ns (48.269%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  refresh_counter_reg[18]/Q
                         net (fo=10, routed)          0.311     1.992    LED_activating_counter[0]
    SLICE_X1Y84          LUT5 (Prop_lut5_I2_O)        0.045     2.037 f  SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.278     2.315    sel0[3]
    SLICE_X0Y85          LUT4 (Prop_lut4_I3_O)        0.045     2.360 r  SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.816     3.176    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     4.426 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.426    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------





