<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_ultrasonic\impl\gwsynthesis\onekiwi_ultrasonic.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_ultrasonic\src\onekiwi_ultrasonic.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-UV1P5QN48XFC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-1P5</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Aug  6 17:20:23 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.71V 85C C7/I6</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 3.6V 0C C7/I6</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>318</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>292</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>clk_1mhz</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clkdiv_1/clk_out_s0/Q </td>
</tr>
<tr>
<td>3</td>
<td>disp_dist_1/clk270hz</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>disp_dist_1/clkdiv_3/clk_out_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>132.279(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_1mhz</td>
<td>50.000(MHz)</td>
<td>111.298(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>disp_dist_1/clk270hz</td>
<td>50.000(MHz)</td>
<td>149.029(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_1mhz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_1mhz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>disp_dist_1/clk270hz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>disp_dist_1/clk270hz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.296</td>
<td>disp_dist_1/distance_8_s0/Q</td>
<td>disp_dist_1/mux7seg_1/seg_1_s0/D</td>
<td>clk:[R]</td>
<td>disp_dist_1/clk270hz:[R]</td>
<td>20.000</td>
<td>1.199</td>
<td>17.178</td>
</tr>
<tr>
<td>2</td>
<td>2.062</td>
<td>disp_dist_1/distance_8_s0/Q</td>
<td>disp_dist_1/mux7seg_1/seg_6_s0/D</td>
<td>clk:[R]</td>
<td>disp_dist_1/clk270hz:[R]</td>
<td>20.000</td>
<td>1.199</td>
<td>16.413</td>
</tr>
<tr>
<td>3</td>
<td>2.162</td>
<td>disp_dist_1/distance_8_s0/Q</td>
<td>disp_dist_1/mux7seg_1/seg_5_s0/D</td>
<td>clk:[R]</td>
<td>disp_dist_1/clk270hz:[R]</td>
<td>20.000</td>
<td>1.199</td>
<td>16.313</td>
</tr>
<tr>
<td>4</td>
<td>2.341</td>
<td>disp_dist_1/distance_8_s0/Q</td>
<td>disp_dist_1/mux7seg_1/seg_7_s0/D</td>
<td>clk:[R]</td>
<td>disp_dist_1/clk270hz:[R]</td>
<td>20.000</td>
<td>1.199</td>
<td>16.133</td>
</tr>
<tr>
<td>5</td>
<td>2.391</td>
<td>disp_dist_1/distance_8_s0/Q</td>
<td>disp_dist_1/mux7seg_1/seg_4_s0/D</td>
<td>clk:[R]</td>
<td>disp_dist_1/clk270hz:[R]</td>
<td>20.000</td>
<td>1.199</td>
<td>16.084</td>
</tr>
<tr>
<td>6</td>
<td>2.672</td>
<td>measure_12_s0/Q</td>
<td>disp_dist_1/distance_0_s0/D</td>
<td>clk_1mhz:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-1.236</td>
<td>18.237</td>
</tr>
<tr>
<td>7</td>
<td>2.914</td>
<td>disp_dist_1/distance_8_s0/Q</td>
<td>disp_dist_1/mux7seg_1/seg_2_s0/D</td>
<td>clk:[R]</td>
<td>disp_dist_1/clk270hz:[R]</td>
<td>20.000</td>
<td>1.199</td>
<td>15.561</td>
</tr>
<tr>
<td>8</td>
<td>3.080</td>
<td>disp_dist_1/distance_8_s0/Q</td>
<td>disp_dist_1/mux7seg_1/seg_3_s0/D</td>
<td>clk:[R]</td>
<td>disp_dist_1/clk270hz:[R]</td>
<td>20.000</td>
<td>1.199</td>
<td>15.395</td>
</tr>
<tr>
<td>9</td>
<td>3.270</td>
<td>measure_12_s0/Q</td>
<td>disp_dist_1/distance_1_s0/D</td>
<td>clk_1mhz:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-1.236</td>
<td>17.639</td>
</tr>
<tr>
<td>10</td>
<td>4.296</td>
<td>measure_12_s0/Q</td>
<td>disp_dist_1/distance_2_s0/D</td>
<td>clk_1mhz:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-1.236</td>
<td>16.613</td>
</tr>
<tr>
<td>11</td>
<td>6.023</td>
<td>measure_12_s0/Q</td>
<td>disp_dist_1/distance_3_s0/D</td>
<td>clk_1mhz:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-1.236</td>
<td>14.887</td>
</tr>
<tr>
<td>12</td>
<td>9.208</td>
<td>measure_11_s0/Q</td>
<td>disp_dist_1/distance_4_s0/D</td>
<td>clk_1mhz:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-1.236</td>
<td>11.702</td>
</tr>
<tr>
<td>13</td>
<td>9.627</td>
<td>measure_12_s0/Q</td>
<td>disp_dist_1/distance_5_s0/D</td>
<td>clk_1mhz:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-1.236</td>
<td>11.282</td>
</tr>
<tr>
<td>14</td>
<td>11.015</td>
<td>clkdiv_2/count_2_s0/Q</td>
<td>clkdiv_2/count_17_s0/D</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.688</td>
</tr>
<tr>
<td>15</td>
<td>11.579</td>
<td>clkdiv_2/count_2_s0/Q</td>
<td>clkdiv_2/count_16_s0/D</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.125</td>
</tr>
<tr>
<td>16</td>
<td>12.348</td>
<td>clkdiv_2/count_2_s0/Q</td>
<td>clkdiv_2/count_15_s0/D</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.355</td>
</tr>
<tr>
<td>17</td>
<td>12.440</td>
<td>clkdiv_3/count_0_s0/Q</td>
<td>clkdiv_3/tc_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.263</td>
</tr>
<tr>
<td>18</td>
<td>12.567</td>
<td>measure_12_s0/Q</td>
<td>disp_dist_1/distance_6_s0/D</td>
<td>clk_1mhz:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-1.236</td>
<td>8.342</td>
</tr>
<tr>
<td>19</td>
<td>12.842</td>
<td>disp_dist_1/clkdiv_3/count_1_s0/Q</td>
<td>disp_dist_1/clkdiv_3/count_16_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.861</td>
</tr>
<tr>
<td>20</td>
<td>12.844</td>
<td>clkdiv_3/count_0_s0/Q</td>
<td>clkdiv_3/count_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.859</td>
</tr>
<tr>
<td>21</td>
<td>12.851</td>
<td>clkdiv_3/count_0_s0/Q</td>
<td>clkdiv_3/count_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.852</td>
</tr>
<tr>
<td>22</td>
<td>12.942</td>
<td>disp_dist_1/clkdiv_3/count_1_s0/Q</td>
<td>disp_dist_1/clkdiv_3/count_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.762</td>
</tr>
<tr>
<td>23</td>
<td>12.942</td>
<td>disp_dist_1/clkdiv_3/count_1_s0/Q</td>
<td>disp_dist_1/clkdiv_3/count_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.762</td>
</tr>
<tr>
<td>24</td>
<td>13.000</td>
<td>clkdiv_3/count_0_s0/Q</td>
<td>clkdiv_3/count_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.704</td>
</tr>
<tr>
<td>25</td>
<td>13.054</td>
<td>clkdiv_3/count_0_s0/Q</td>
<td>clkdiv_3/count_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.649</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.294</td>
<td>measure_12_s0/Q</td>
<td>disp_dist_1/distance_10_s0/D</td>
<td>clk_1mhz:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.792</td>
<td>1.115</td>
</tr>
<tr>
<td>2</td>
<td>0.326</td>
<td>measure_15_s0/Q</td>
<td>disp_dist_1/distance_9_s0/D</td>
<td>clk_1mhz:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.792</td>
<td>1.147</td>
</tr>
<tr>
<td>3</td>
<td>0.524</td>
<td>count16_1/count_0_s0/Q</td>
<td>count16_1/count_0_s0/D</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>4</td>
<td>0.524</td>
<td>clkdiv_2/count_4_s0/Q</td>
<td>clkdiv_2/count_4_s0/D</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>5</td>
<td>0.524</td>
<td>clkdiv_2/count_6_s0/Q</td>
<td>clkdiv_2/count_6_s0/D</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>6</td>
<td>0.524</td>
<td>clkdiv_2/count_7_s0/Q</td>
<td>clkdiv_2/count_7_s0/D</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>7</td>
<td>0.524</td>
<td>clkdiv_2/count_14_s0/Q</td>
<td>clkdiv_2/count_14_s0/D</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>8</td>
<td>0.524</td>
<td>trig_count_3_s0/Q</td>
<td>trig_count_3_s0/D</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>9</td>
<td>0.524</td>
<td>disp_dist_1/clkdiv_3/count_2_s0/Q</td>
<td>disp_dist_1/clkdiv_3/count_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>10</td>
<td>0.524</td>
<td>clkdiv_3/count_0_s0/Q</td>
<td>clkdiv_3/count_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>11</td>
<td>0.524</td>
<td>clkdiv_3/count_9_s0/Q</td>
<td>clkdiv_3/count_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>12</td>
<td>0.524</td>
<td>clkdiv_1/count_0_s0/Q</td>
<td>clkdiv_1/count_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>13</td>
<td>0.524</td>
<td>clkdiv_1/count_1_s0/Q</td>
<td>clkdiv_1/count_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>14</td>
<td>0.524</td>
<td>clkdiv_1/count_4_s0/Q</td>
<td>clkdiv_1/count_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>15</td>
<td>0.525</td>
<td>clkdiv_2/count_0_s0/Q</td>
<td>clkdiv_2/count_0_s0/D</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>16</td>
<td>0.525</td>
<td>clkdiv_2/count_8_s0/Q</td>
<td>clkdiv_2/count_8_s0/D</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>17</td>
<td>0.525</td>
<td>clkdiv_2/count_10_s0/Q</td>
<td>clkdiv_2/count_10_s0/D</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>18</td>
<td>0.525</td>
<td>disp_dist_1/clkdiv_3/count_0_s0/Q</td>
<td>disp_dist_1/clkdiv_3/count_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>19</td>
<td>0.525</td>
<td>disp_dist_1/clkdiv_3/count_8_s0/Q</td>
<td>disp_dist_1/clkdiv_3/count_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>20</td>
<td>0.525</td>
<td>disp_dist_1/clkdiv_3/count_11_s0/Q</td>
<td>disp_dist_1/clkdiv_3/count_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>21</td>
<td>0.525</td>
<td>disp_dist_1/clkdiv_3/count_15_s0/Q</td>
<td>disp_dist_1/clkdiv_3/count_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>22</td>
<td>0.525</td>
<td>clkdiv_3/count_3_s0/Q</td>
<td>clkdiv_3/count_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>23</td>
<td>0.525</td>
<td>clkdiv_3/count_6_s0/Q</td>
<td>clkdiv_3/count_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>24</td>
<td>0.525</td>
<td>clkdiv_3/count_11_s0/Q</td>
<td>clkdiv_3/count_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>25</td>
<td>0.525</td>
<td>clkdiv_3/count_13_s0/Q</td>
<td>clkdiv_3/count_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>17.939</td>
<td>count_nrst_s1/Q</td>
<td>count16_1/count_0_s0/CLEAR</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.029</td>
</tr>
<tr>
<td>2</td>
<td>18.298</td>
<td>count_nrst_s1/Q</td>
<td>count16_1/count_1_s0/CLEAR</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.670</td>
</tr>
<tr>
<td>3</td>
<td>18.298</td>
<td>count_nrst_s1/Q</td>
<td>count16_1/count_2_s0/CLEAR</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.670</td>
</tr>
<tr>
<td>4</td>
<td>18.298</td>
<td>count_nrst_s1/Q</td>
<td>count16_1/count_3_s0/CLEAR</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.670</td>
</tr>
<tr>
<td>5</td>
<td>18.298</td>
<td>count_nrst_s1/Q</td>
<td>count16_1/count_4_s0/CLEAR</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.670</td>
</tr>
<tr>
<td>6</td>
<td>18.298</td>
<td>count_nrst_s1/Q</td>
<td>count16_1/count_5_s0/CLEAR</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.670</td>
</tr>
<tr>
<td>7</td>
<td>18.302</td>
<td>count_nrst_s1/Q</td>
<td>count16_1/count_6_s0/CLEAR</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.666</td>
</tr>
<tr>
<td>8</td>
<td>18.302</td>
<td>count_nrst_s1/Q</td>
<td>count16_1/count_7_s0/CLEAR</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.666</td>
</tr>
<tr>
<td>9</td>
<td>18.302</td>
<td>count_nrst_s1/Q</td>
<td>count16_1/count_8_s0/CLEAR</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.666</td>
</tr>
<tr>
<td>10</td>
<td>18.302</td>
<td>count_nrst_s1/Q</td>
<td>count16_1/count_9_s0/CLEAR</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.666</td>
</tr>
<tr>
<td>11</td>
<td>18.302</td>
<td>count_nrst_s1/Q</td>
<td>count16_1/count_10_s0/CLEAR</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.666</td>
</tr>
<tr>
<td>12</td>
<td>18.302</td>
<td>count_nrst_s1/Q</td>
<td>count16_1/count_11_s0/CLEAR</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.666</td>
</tr>
<tr>
<td>13</td>
<td>18.667</td>
<td>count_nrst_s1/Q</td>
<td>count16_1/count_12_s0/CLEAR</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.300</td>
</tr>
<tr>
<td>14</td>
<td>18.667</td>
<td>count_nrst_s1/Q</td>
<td>count16_1/count_13_s0/CLEAR</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.300</td>
</tr>
<tr>
<td>15</td>
<td>18.667</td>
<td>count_nrst_s1/Q</td>
<td>count16_1/count_14_s0/CLEAR</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.300</td>
</tr>
<tr>
<td>16</td>
<td>18.667</td>
<td>count_nrst_s1/Q</td>
<td>count16_1/count_15_s0/CLEAR</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.300</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.861</td>
<td>count_nrst_s1/Q</td>
<td>count16_1/count_12_s0/CLEAR</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.871</td>
</tr>
<tr>
<td>2</td>
<td>0.861</td>
<td>count_nrst_s1/Q</td>
<td>count16_1/count_13_s0/CLEAR</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.871</td>
</tr>
<tr>
<td>3</td>
<td>0.861</td>
<td>count_nrst_s1/Q</td>
<td>count16_1/count_14_s0/CLEAR</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.871</td>
</tr>
<tr>
<td>4</td>
<td>0.861</td>
<td>count_nrst_s1/Q</td>
<td>count16_1/count_15_s0/CLEAR</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.871</td>
</tr>
<tr>
<td>5</td>
<td>1.062</td>
<td>count_nrst_s1/Q</td>
<td>count16_1/count_6_s0/CLEAR</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.072</td>
</tr>
<tr>
<td>6</td>
<td>1.062</td>
<td>count_nrst_s1/Q</td>
<td>count16_1/count_7_s0/CLEAR</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.072</td>
</tr>
<tr>
<td>7</td>
<td>1.062</td>
<td>count_nrst_s1/Q</td>
<td>count16_1/count_8_s0/CLEAR</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.072</td>
</tr>
<tr>
<td>8</td>
<td>1.062</td>
<td>count_nrst_s1/Q</td>
<td>count16_1/count_9_s0/CLEAR</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.072</td>
</tr>
<tr>
<td>9</td>
<td>1.062</td>
<td>count_nrst_s1/Q</td>
<td>count16_1/count_10_s0/CLEAR</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.072</td>
</tr>
<tr>
<td>10</td>
<td>1.062</td>
<td>count_nrst_s1/Q</td>
<td>count16_1/count_11_s0/CLEAR</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.072</td>
</tr>
<tr>
<td>11</td>
<td>1.065</td>
<td>count_nrst_s1/Q</td>
<td>count16_1/count_1_s0/CLEAR</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.074</td>
</tr>
<tr>
<td>12</td>
<td>1.065</td>
<td>count_nrst_s1/Q</td>
<td>count16_1/count_2_s0/CLEAR</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.074</td>
</tr>
<tr>
<td>13</td>
<td>1.065</td>
<td>count_nrst_s1/Q</td>
<td>count16_1/count_3_s0/CLEAR</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.074</td>
</tr>
<tr>
<td>14</td>
<td>1.065</td>
<td>count_nrst_s1/Q</td>
<td>count16_1/count_4_s0/CLEAR</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.074</td>
</tr>
<tr>
<td>15</td>
<td>1.065</td>
<td>count_nrst_s1/Q</td>
<td>count16_1/count_5_s0/CLEAR</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.074</td>
</tr>
<tr>
<td>16</td>
<td>1.261</td>
<td>count_nrst_s1/Q</td>
<td>count16_1/count_0_s0/CLEAR</td>
<td>clk_1mhz:[R]</td>
<td>clk_1mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.270</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.094</td>
<td>9.020</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>clkdiv_1/count_4_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.094</td>
<td>9.020</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>clkdiv_1/count_2_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.094</td>
<td>9.020</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>clkdiv_3/count_14_s0</td>
</tr>
<tr>
<td>4</td>
<td>8.094</td>
<td>9.020</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>clkdiv_3/count_6_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.094</td>
<td>9.020</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>disp_dist_1/distance_6_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.094</td>
<td>9.020</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>disp_dist_1/distance_7_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.094</td>
<td>9.020</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>clkdiv_3/count_7_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.094</td>
<td>9.020</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>disp_dist_1/distance_8_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.094</td>
<td>9.020</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>disp_dist_1/distance_9_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.094</td>
<td>9.020</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>clkdiv_1/clk_out_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_dist_1/distance_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_dist_1/mux7seg_1/seg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_dist_1/clk270hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>disp_dist_1/distance_8_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">disp_dist_1/distance_8_s0/Q</td>
</tr>
<tr>
<td>4.068</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>disp_dist_1/drv7seg4_3/seg_in[2]_2_s8/I2</td>
</tr>
<tr>
<td>4.882</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_3/seg_in[2]_2_s8/F</td>
</tr>
<tr>
<td>4.886</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[2][B]</td>
<td>disp_dist_1/drv7seg4_3/seg_in[2]_2_s4/I1</td>
</tr>
<tr>
<td>5.350</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C10[2][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_3/seg_in[2]_2_s4/F</td>
</tr>
<tr>
<td>5.720</td>
<td>0.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td>disp_dist_1/drv7seg4_3/seg_in[2]_2_s5/I0</td>
</tr>
<tr>
<td>6.485</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_3/seg_in[2]_2_s5/F</td>
</tr>
<tr>
<td>6.489</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>disp_dist_1/drv7seg4_3/seg_in[2]_2_s2/I2</td>
</tr>
<tr>
<td>7.249</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_3/seg_in[2]_2_s2/F</td>
</tr>
<tr>
<td>7.565</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td>disp_dist_1/drv7seg4_2/seg_in[1]_2_s11/I2</td>
</tr>
<tr>
<td>8.326</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_2/seg_in[1]_2_s11/F</td>
</tr>
<tr>
<td>8.636</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[3][B]</td>
<td>disp_dist_1/drv7seg4_2/seg_in[1]_2_s5/I0</td>
</tr>
<tr>
<td>9.450</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R11C9[3][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_2/seg_in[1]_2_s5/F</td>
</tr>
<tr>
<td>10.082</td>
<td>0.632</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>disp_dist_1/mux7seg_1/n17_s11/I1</td>
</tr>
<tr>
<td>10.896</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/mux7seg_1/n17_s11/F</td>
</tr>
<tr>
<td>11.742</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>disp_dist_1/drv7seg4_1/seg_in[0]_2_s4/I2</td>
</tr>
<tr>
<td>12.556</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_1/seg_in[0]_2_s4/F</td>
</tr>
<tr>
<td>12.564</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][B]</td>
<td>disp_dist_1/drv7seg4_1/seg_in[0]_2_s2/I0</td>
</tr>
<tr>
<td>13.173</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C8[2][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_1/seg_in[0]_2_s2/F</td>
</tr>
<tr>
<td>13.185</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][A]</td>
<td>disp_dist_1/drv7seg4_2/seg_in[1]_5_s2/I1</td>
</tr>
<tr>
<td>13.950</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C8[1][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_2/seg_in[1]_5_s2/F</td>
</tr>
<tr>
<td>14.565</td>
<td>0.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>disp_dist_1/mux7seg_1/n19_s11/I0</td>
</tr>
<tr>
<td>15.029</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/mux7seg_1/n19_s11/F</td>
</tr>
<tr>
<td>15.278</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td>disp_dist_1/mux7seg_1/n19_s9/I0</td>
</tr>
<tr>
<td>16.042</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/mux7seg_1/n19_s9/F</td>
</tr>
<tr>
<td>16.639</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td>disp_dist_1/mux7seg_1/n19_s6/I1</td>
</tr>
<tr>
<td>17.233</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/mux7seg_1/n19_s6/F</td>
</tr>
<tr>
<td>17.543</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[1][B]</td>
<td>disp_dist_1/mux7seg_1/n19_s3/I3</td>
</tr>
<tr>
<td>18.358</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C9[1][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/mux7seg_1/n19_s3/F</td>
</tr>
<tr>
<td>19.447</td>
<td>1.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB9[B]</td>
<td style=" font-weight:bold;">disp_dist_1/mux7seg_1/seg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_dist_1/clk270hz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R7C6[1][B]</td>
<td>disp_dist_1/clkdiv_3/clk_out_s0/Q</td>
</tr>
<tr>
<td>21.070</td>
<td>1.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB9[B]</td>
<td>disp_dist_1/mux7seg_1/seg_1_s0/CLK</td>
</tr>
<tr>
<td>21.040</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_dist_1/mux7seg_1/seg_1_s0</td>
</tr>
<tr>
<td>20.743</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB9[B]</td>
<td>disp_dist_1/mux7seg_1/seg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.199</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.018, 58.316%; route: 6.821, 39.707%; tC2Q: 0.340, 1.977%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.070, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_dist_1/distance_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_dist_1/mux7seg_1/seg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_dist_1/clk270hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>disp_dist_1/distance_8_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">disp_dist_1/distance_8_s0/Q</td>
</tr>
<tr>
<td>4.068</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>disp_dist_1/drv7seg4_3/seg_in[2]_2_s8/I2</td>
</tr>
<tr>
<td>4.882</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_3/seg_in[2]_2_s8/F</td>
</tr>
<tr>
<td>4.886</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[2][B]</td>
<td>disp_dist_1/drv7seg4_3/seg_in[2]_2_s4/I1</td>
</tr>
<tr>
<td>5.350</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C10[2][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_3/seg_in[2]_2_s4/F</td>
</tr>
<tr>
<td>5.720</td>
<td>0.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td>disp_dist_1/drv7seg4_3/seg_in[2]_2_s5/I0</td>
</tr>
<tr>
<td>6.485</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_3/seg_in[2]_2_s5/F</td>
</tr>
<tr>
<td>6.489</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>disp_dist_1/drv7seg4_3/seg_in[2]_2_s2/I2</td>
</tr>
<tr>
<td>7.249</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_3/seg_in[2]_2_s2/F</td>
</tr>
<tr>
<td>7.565</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td>disp_dist_1/drv7seg4_2/seg_in[1]_2_s11/I2</td>
</tr>
<tr>
<td>8.326</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_2/seg_in[1]_2_s11/F</td>
</tr>
<tr>
<td>8.636</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[3][B]</td>
<td>disp_dist_1/drv7seg4_2/seg_in[1]_2_s5/I0</td>
</tr>
<tr>
<td>9.450</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R11C9[3][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_2/seg_in[1]_2_s5/F</td>
</tr>
<tr>
<td>9.471</td>
<td>0.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][B]</td>
<td>disp_dist_1/drv7seg4_2/seg_in[1]_2_s9/I1</td>
</tr>
<tr>
<td>10.235</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_2/seg_in[1]_2_s9/F</td>
</tr>
<tr>
<td>10.485</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td>disp_dist_1/drv7seg4_2/seg_in[1]_2_s4/I2</td>
</tr>
<tr>
<td>11.299</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_2/seg_in[1]_2_s4/F</td>
</tr>
<tr>
<td>12.531</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[3][A]</td>
<td>disp_dist_1/drv7seg4_3/seg_in[2]_5_s3/I2</td>
</tr>
<tr>
<td>13.296</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C8[3][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_3/seg_in[2]_5_s3/F</td>
</tr>
<tr>
<td>13.304</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td>disp_dist_1/drv7seg4_3/seg_in[2]_5_s2/I1</td>
</tr>
<tr>
<td>13.913</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C8[2][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_3/seg_in[2]_5_s2/F</td>
</tr>
<tr>
<td>13.925</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td>disp_dist_1/drv7seg4_2/seg_in[1]_5_s4/I0</td>
</tr>
<tr>
<td>14.534</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_2/seg_in[1]_5_s4/F</td>
</tr>
<tr>
<td>15.496</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[0][A]</td>
<td>disp_dist_1/mux7seg_1/n14_s7/I3</td>
</tr>
<tr>
<td>16.105</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C5[0][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/mux7seg_1/n14_s7/F</td>
</tr>
<tr>
<td>16.354</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[1][B]</td>
<td>disp_dist_1/mux7seg_1/n14_s4/I2</td>
</tr>
<tr>
<td>17.119</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C5[1][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/mux7seg_1/n14_s4/F</td>
</tr>
<tr>
<td>18.681</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB2[A]</td>
<td style=" font-weight:bold;">disp_dist_1/mux7seg_1/seg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_dist_1/clk270hz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R7C6[1][B]</td>
<td>disp_dist_1/clkdiv_3/clk_out_s0/Q</td>
</tr>
<tr>
<td>21.070</td>
<td>1.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB2[A]</td>
<td>disp_dist_1/mux7seg_1/seg_6_s0/CLK</td>
</tr>
<tr>
<td>21.040</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_dist_1/mux7seg_1/seg_6_s0</td>
</tr>
<tr>
<td>20.743</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB2[A]</td>
<td>disp_dist_1/mux7seg_1/seg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.199</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.314, 56.747%; route: 6.759, 41.184%; tC2Q: 0.340, 2.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.070, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.162</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_dist_1/distance_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_dist_1/mux7seg_1/seg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_dist_1/clk270hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>disp_dist_1/distance_8_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">disp_dist_1/distance_8_s0/Q</td>
</tr>
<tr>
<td>4.068</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>disp_dist_1/drv7seg4_3/seg_in[2]_2_s8/I2</td>
</tr>
<tr>
<td>4.882</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_3/seg_in[2]_2_s8/F</td>
</tr>
<tr>
<td>4.886</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[2][B]</td>
<td>disp_dist_1/drv7seg4_3/seg_in[2]_2_s4/I1</td>
</tr>
<tr>
<td>5.350</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C10[2][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_3/seg_in[2]_2_s4/F</td>
</tr>
<tr>
<td>5.720</td>
<td>0.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td>disp_dist_1/drv7seg4_3/seg_in[2]_2_s5/I0</td>
</tr>
<tr>
<td>6.485</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_3/seg_in[2]_2_s5/F</td>
</tr>
<tr>
<td>6.489</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>disp_dist_1/drv7seg4_3/seg_in[2]_2_s2/I2</td>
</tr>
<tr>
<td>7.249</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_3/seg_in[2]_2_s2/F</td>
</tr>
<tr>
<td>7.565</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td>disp_dist_1/drv7seg4_2/seg_in[1]_2_s11/I2</td>
</tr>
<tr>
<td>8.326</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_2/seg_in[1]_2_s11/F</td>
</tr>
<tr>
<td>8.636</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[3][B]</td>
<td>disp_dist_1/drv7seg4_2/seg_in[1]_2_s5/I0</td>
</tr>
<tr>
<td>9.450</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R11C9[3][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_2/seg_in[1]_2_s5/F</td>
</tr>
<tr>
<td>10.082</td>
<td>0.632</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>disp_dist_1/mux7seg_1/n17_s11/I1</td>
</tr>
<tr>
<td>10.896</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/mux7seg_1/n17_s11/F</td>
</tr>
<tr>
<td>11.742</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>disp_dist_1/drv7seg4_1/seg_in[0]_2_s4/I2</td>
</tr>
<tr>
<td>12.556</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_1/seg_in[0]_2_s4/F</td>
</tr>
<tr>
<td>12.564</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][B]</td>
<td>disp_dist_1/drv7seg4_1/seg_in[0]_2_s2/I0</td>
</tr>
<tr>
<td>13.173</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C8[2][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_1/seg_in[0]_2_s2/F</td>
</tr>
<tr>
<td>13.185</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][A]</td>
<td>disp_dist_1/drv7seg4_2/seg_in[1]_5_s2/I1</td>
</tr>
<tr>
<td>13.950</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C8[1][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_2/seg_in[1]_5_s2/F</td>
</tr>
<tr>
<td>14.555</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td>disp_dist_1/drv7seg4_1/seg_in[0]_5_s1/I1</td>
</tr>
<tr>
<td>15.164</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C7[1][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_1/seg_in[0]_5_s1/F</td>
</tr>
<tr>
<td>15.771</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>disp_dist_1/mux7seg_1/n15_s8/I2</td>
</tr>
<tr>
<td>16.366</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/mux7seg_1/n15_s8/F</td>
</tr>
<tr>
<td>16.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>disp_dist_1/mux7seg_1/n15_s4/I0</td>
</tr>
<tr>
<td>16.477</td>
<td>0.111</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/mux7seg_1/n15_s4/O</td>
</tr>
<tr>
<td>16.792</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td>disp_dist_1/mux7seg_1/n15_s6/I0</td>
</tr>
<tr>
<td>17.256</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/mux7seg_1/n15_s6/F</td>
</tr>
<tr>
<td>18.581</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB2[B]</td>
<td style=" font-weight:bold;">disp_dist_1/mux7seg_1/seg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_dist_1/clk270hz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R7C6[1][B]</td>
<td>disp_dist_1/clkdiv_3/clk_out_s0/Q</td>
</tr>
<tr>
<td>21.070</td>
<td>1.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB2[B]</td>
<td>disp_dist_1/mux7seg_1/seg_5_s0/CLK</td>
</tr>
<tr>
<td>21.040</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_dist_1/mux7seg_1/seg_5_s0</td>
</tr>
<tr>
<td>20.743</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB2[B]</td>
<td>disp_dist_1/mux7seg_1/seg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.199</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.159, 56.145%; route: 6.814, 41.773%; tC2Q: 0.340, 2.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.070, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_dist_1/distance_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_dist_1/mux7seg_1/seg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_dist_1/clk270hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>disp_dist_1/distance_8_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">disp_dist_1/distance_8_s0/Q</td>
</tr>
<tr>
<td>4.068</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>disp_dist_1/drv7seg4_3/seg_in[2]_2_s8/I2</td>
</tr>
<tr>
<td>4.882</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_3/seg_in[2]_2_s8/F</td>
</tr>
<tr>
<td>4.886</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[2][B]</td>
<td>disp_dist_1/drv7seg4_3/seg_in[2]_2_s4/I1</td>
</tr>
<tr>
<td>5.350</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C10[2][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_3/seg_in[2]_2_s4/F</td>
</tr>
<tr>
<td>5.720</td>
<td>0.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td>disp_dist_1/drv7seg4_3/seg_in[2]_2_s5/I0</td>
</tr>
<tr>
<td>6.485</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_3/seg_in[2]_2_s5/F</td>
</tr>
<tr>
<td>6.489</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>disp_dist_1/drv7seg4_3/seg_in[2]_2_s2/I2</td>
</tr>
<tr>
<td>7.249</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_3/seg_in[2]_2_s2/F</td>
</tr>
<tr>
<td>7.565</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td>disp_dist_1/drv7seg4_2/seg_in[1]_2_s11/I2</td>
</tr>
<tr>
<td>8.326</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_2/seg_in[1]_2_s11/F</td>
</tr>
<tr>
<td>8.636</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[3][B]</td>
<td>disp_dist_1/drv7seg4_2/seg_in[1]_2_s5/I0</td>
</tr>
<tr>
<td>9.450</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R11C9[3][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_2/seg_in[1]_2_s5/F</td>
</tr>
<tr>
<td>10.082</td>
<td>0.632</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>disp_dist_1/mux7seg_1/n17_s11/I1</td>
</tr>
<tr>
<td>10.896</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/mux7seg_1/n17_s11/F</td>
</tr>
<tr>
<td>11.742</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>disp_dist_1/drv7seg4_1/seg_in[0]_2_s4/I2</td>
</tr>
<tr>
<td>12.556</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_1/seg_in[0]_2_s4/F</td>
</tr>
<tr>
<td>12.564</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][B]</td>
<td>disp_dist_1/drv7seg4_1/seg_in[0]_2_s2/I0</td>
</tr>
<tr>
<td>13.173</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C8[2][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_1/seg_in[0]_2_s2/F</td>
</tr>
<tr>
<td>13.185</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][A]</td>
<td>disp_dist_1/drv7seg4_2/seg_in[1]_5_s2/I1</td>
</tr>
<tr>
<td>13.950</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C8[1][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_2/seg_in[1]_5_s2/F</td>
</tr>
<tr>
<td>14.555</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td>disp_dist_1/drv7seg4_1/seg_in[0]_5_s1/I1</td>
</tr>
<tr>
<td>15.164</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C7[1][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_1/seg_in[0]_5_s1/F</td>
</tr>
<tr>
<td>15.771</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td>disp_dist_1/mux7seg_1/n13_s7/I1</td>
</tr>
<tr>
<td>16.381</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/mux7seg_1/n13_s7/F</td>
</tr>
<tr>
<td>16.385</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[3][B]</td>
<td>disp_dist_1/mux7seg_1/n13_s3/I3</td>
</tr>
<tr>
<td>17.199</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C5[3][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/mux7seg_1/n13_s3/F</td>
</tr>
<tr>
<td>18.402</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL17[B]</td>
<td style=" font-weight:bold;">disp_dist_1/mux7seg_1/seg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_dist_1/clk270hz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R7C6[1][B]</td>
<td>disp_dist_1/clkdiv_3/clk_out_s0/Q</td>
</tr>
<tr>
<td>21.070</td>
<td>1.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[B]</td>
<td>disp_dist_1/mux7seg_1/seg_7_s0/CLK</td>
</tr>
<tr>
<td>21.040</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_dist_1/mux7seg_1/seg_7_s0</td>
</tr>
<tr>
<td>20.743</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL17[B]</td>
<td>disp_dist_1/mux7seg_1/seg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.199</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.413, 58.344%; route: 6.381, 39.551%; tC2Q: 0.340, 2.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.070, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_dist_1/distance_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_dist_1/mux7seg_1/seg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_dist_1/clk270hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>disp_dist_1/distance_8_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">disp_dist_1/distance_8_s0/Q</td>
</tr>
<tr>
<td>4.068</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>disp_dist_1/drv7seg4_3/seg_in[2]_2_s8/I2</td>
</tr>
<tr>
<td>4.882</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_3/seg_in[2]_2_s8/F</td>
</tr>
<tr>
<td>4.886</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[2][B]</td>
<td>disp_dist_1/drv7seg4_3/seg_in[2]_2_s4/I1</td>
</tr>
<tr>
<td>5.350</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C10[2][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_3/seg_in[2]_2_s4/F</td>
</tr>
<tr>
<td>5.720</td>
<td>0.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td>disp_dist_1/drv7seg4_3/seg_in[2]_2_s5/I0</td>
</tr>
<tr>
<td>6.485</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_3/seg_in[2]_2_s5/F</td>
</tr>
<tr>
<td>6.489</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>disp_dist_1/drv7seg4_3/seg_in[2]_2_s2/I2</td>
</tr>
<tr>
<td>7.249</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_3/seg_in[2]_2_s2/F</td>
</tr>
<tr>
<td>7.565</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td>disp_dist_1/drv7seg4_2/seg_in[1]_2_s11/I2</td>
</tr>
<tr>
<td>8.326</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_2/seg_in[1]_2_s11/F</td>
</tr>
<tr>
<td>8.636</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[3][B]</td>
<td>disp_dist_1/drv7seg4_2/seg_in[1]_2_s5/I0</td>
</tr>
<tr>
<td>9.450</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R11C9[3][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_2/seg_in[1]_2_s5/F</td>
</tr>
<tr>
<td>10.082</td>
<td>0.632</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>disp_dist_1/mux7seg_1/n17_s11/I1</td>
</tr>
<tr>
<td>10.896</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/mux7seg_1/n17_s11/F</td>
</tr>
<tr>
<td>11.742</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>disp_dist_1/drv7seg4_1/seg_in[0]_2_s4/I2</td>
</tr>
<tr>
<td>12.556</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_1/seg_in[0]_2_s4/F</td>
</tr>
<tr>
<td>12.564</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][B]</td>
<td>disp_dist_1/drv7seg4_1/seg_in[0]_2_s2/I0</td>
</tr>
<tr>
<td>13.173</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C8[2][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_1/seg_in[0]_2_s2/F</td>
</tr>
<tr>
<td>13.185</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][A]</td>
<td>disp_dist_1/drv7seg4_2/seg_in[1]_5_s2/I1</td>
</tr>
<tr>
<td>13.950</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C8[1][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_2/seg_in[1]_5_s2/F</td>
</tr>
<tr>
<td>14.555</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td>disp_dist_1/drv7seg4_1/seg_in[0]_5_s1/I1</td>
</tr>
<tr>
<td>15.164</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C7[1][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_1/seg_in[0]_5_s1/F</td>
</tr>
<tr>
<td>15.771</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[3][B]</td>
<td>disp_dist_1/mux7seg_1/n16_s6/I0</td>
</tr>
<tr>
<td>16.381</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[3][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/mux7seg_1/n16_s6/F</td>
</tr>
<tr>
<td>16.385</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[2][A]</td>
<td>disp_dist_1/mux7seg_1/n16_s3/I3</td>
</tr>
<tr>
<td>17.149</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[2][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/mux7seg_1/n16_s3/F</td>
</tr>
<tr>
<td>18.353</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB7[A]</td>
<td style=" font-weight:bold;">disp_dist_1/mux7seg_1/seg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_dist_1/clk270hz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R7C6[1][B]</td>
<td>disp_dist_1/clkdiv_3/clk_out_s0/Q</td>
</tr>
<tr>
<td>21.070</td>
<td>1.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[A]</td>
<td>disp_dist_1/mux7seg_1/seg_4_s0/CLK</td>
</tr>
<tr>
<td>21.040</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_dist_1/mux7seg_1/seg_4_s0</td>
</tr>
<tr>
<td>20.743</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB7[A]</td>
<td>disp_dist_1/mux7seg_1/seg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.199</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.363, 58.216%; route: 6.381, 39.673%; tC2Q: 0.340, 2.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.070, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.271</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>measure_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_dist_1/distance_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>1.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[2][B]</td>
<td>measure_12_s0/CLK</td>
</tr>
<tr>
<td>1.373</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R6C12[2][B]</td>
<td style=" font-weight:bold;">measure_12_s0/Q</td>
</tr>
<tr>
<td>2.456</td>
<td>1.084</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td>disp_dist_1/n16_s25/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C10[1][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/n16_s25/F</td>
</tr>
<tr>
<td>3.229</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>disp_dist_1/n16_s22/I2</td>
</tr>
<tr>
<td>4.043</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/n16_s22/F</td>
</tr>
<tr>
<td>5.014</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>disp_dist_1/n18_s23/I2</td>
</tr>
<tr>
<td>5.623</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/n18_s23/F</td>
</tr>
<tr>
<td>6.716</td>
<td>1.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][B]</td>
<td>disp_dist_1/n18_s18/I3</td>
</tr>
<tr>
<td>7.179</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C8[2][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/n18_s18/F</td>
</tr>
<tr>
<td>7.493</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>disp_dist_1/n18_s12/I3</td>
</tr>
<tr>
<td>7.957</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/n18_s12/F</td>
</tr>
<tr>
<td>8.561</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>disp_dist_1/n20_s12/I1</td>
</tr>
<tr>
<td>9.375</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/n20_s12/F</td>
</tr>
<tr>
<td>9.983</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>disp_dist_1/n20_s8/I1</td>
</tr>
<tr>
<td>10.592</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/n20_s8/F</td>
</tr>
<tr>
<td>11.684</td>
<td>1.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[0][B]</td>
<td>disp_dist_1/n21_s18/I1</td>
</tr>
<tr>
<td>12.278</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C9[0][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/n21_s18/F</td>
</tr>
<tr>
<td>12.589</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>disp_dist_1/n21_s14/I3</td>
</tr>
<tr>
<td>13.053</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/n21_s14/F</td>
</tr>
<tr>
<td>13.309</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>disp_dist_1/n21_s10/I3</td>
</tr>
<tr>
<td>14.123</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/n21_s10/F</td>
</tr>
<tr>
<td>15.342</td>
<td>1.218</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td>disp_dist_1/n24_s39/I1</td>
</tr>
<tr>
<td>16.102</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/n24_s39/F</td>
</tr>
<tr>
<td>16.414</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>disp_dist_1/n23_s14/I3</td>
</tr>
<tr>
<td>17.179</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C7[1][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/n23_s14/F</td>
</tr>
<tr>
<td>17.435</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][A]</td>
<td>disp_dist_1/n24_s27/I1</td>
</tr>
<tr>
<td>18.195</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C7[3][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/n24_s27/F</td>
</tr>
<tr>
<td>18.506</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td>disp_dist_1/n24_s23/I3</td>
</tr>
<tr>
<td>19.271</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/n24_s23/F</td>
</tr>
<tr>
<td>19.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td style=" font-weight:bold;">disp_dist_1/distance_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td>disp_dist_1/distance_0_s0/CLK</td>
</tr>
<tr>
<td>22.239</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_dist_1/distance_0_s0</td>
</tr>
<tr>
<td>21.942</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C7[0][B]</td>
<td>disp_dist_1/distance_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.236</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.461, 51.877%; route: 8.437, 46.261%; tC2Q: 0.340, 1.862%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.830</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_dist_1/distance_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_dist_1/mux7seg_1/seg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_dist_1/clk270hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>disp_dist_1/distance_8_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">disp_dist_1/distance_8_s0/Q</td>
</tr>
<tr>
<td>4.068</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>disp_dist_1/drv7seg4_3/seg_in[2]_2_s8/I2</td>
</tr>
<tr>
<td>4.882</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_3/seg_in[2]_2_s8/F</td>
</tr>
<tr>
<td>4.886</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[2][B]</td>
<td>disp_dist_1/drv7seg4_3/seg_in[2]_2_s4/I1</td>
</tr>
<tr>
<td>5.350</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C10[2][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_3/seg_in[2]_2_s4/F</td>
</tr>
<tr>
<td>5.720</td>
<td>0.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td>disp_dist_1/drv7seg4_3/seg_in[2]_2_s5/I0</td>
</tr>
<tr>
<td>6.485</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_3/seg_in[2]_2_s5/F</td>
</tr>
<tr>
<td>6.489</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>disp_dist_1/drv7seg4_3/seg_in[2]_2_s2/I2</td>
</tr>
<tr>
<td>7.249</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_3/seg_in[2]_2_s2/F</td>
</tr>
<tr>
<td>7.565</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td>disp_dist_1/drv7seg4_2/seg_in[1]_2_s11/I2</td>
</tr>
<tr>
<td>8.326</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_2/seg_in[1]_2_s11/F</td>
</tr>
<tr>
<td>8.636</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[3][B]</td>
<td>disp_dist_1/drv7seg4_2/seg_in[1]_2_s5/I0</td>
</tr>
<tr>
<td>9.450</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R11C9[3][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_2/seg_in[1]_2_s5/F</td>
</tr>
<tr>
<td>9.471</td>
<td>0.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][B]</td>
<td>disp_dist_1/drv7seg4_2/seg_in[1]_2_s9/I1</td>
</tr>
<tr>
<td>10.235</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_2/seg_in[1]_2_s9/F</td>
</tr>
<tr>
<td>10.485</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td>disp_dist_1/drv7seg4_2/seg_in[1]_2_s4/I2</td>
</tr>
<tr>
<td>11.299</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_2/seg_in[1]_2_s4/F</td>
</tr>
<tr>
<td>12.531</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[3][A]</td>
<td>disp_dist_1/drv7seg4_3/seg_in[2]_5_s3/I2</td>
</tr>
<tr>
<td>13.296</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C8[3][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_3/seg_in[2]_5_s3/F</td>
</tr>
<tr>
<td>13.304</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td>disp_dist_1/drv7seg4_3/seg_in[2]_5_s2/I1</td>
</tr>
<tr>
<td>13.913</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C8[2][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_3/seg_in[2]_5_s2/F</td>
</tr>
<tr>
<td>14.779</td>
<td>0.866</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[3][A]</td>
<td>disp_dist_1/drv7seg4_3/seg_in[2]_2_s0/I3</td>
</tr>
<tr>
<td>15.565</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C9[3][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_3/seg_in[2]_2_s0/F</td>
</tr>
<tr>
<td>15.876</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[2][A]</td>
<td>disp_dist_1/mux7seg_1/n18_s10/I2</td>
</tr>
<tr>
<td>16.640</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C9[2][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/mux7seg_1/n18_s10/F</td>
</tr>
<tr>
<td>16.640</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[2][A]</td>
<td>disp_dist_1/mux7seg_1/n18_s7/I0</td>
</tr>
<tr>
<td>16.751</td>
<td>0.110</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C9[2][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/mux7seg_1/n18_s7/O</td>
</tr>
<tr>
<td>16.751</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[2][B]</td>
<td>disp_dist_1/mux7seg_1/n18_s3/I1</td>
</tr>
<tr>
<td>16.872</td>
<td>0.121</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C9[2][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/mux7seg_1/n18_s3/O</td>
</tr>
<tr>
<td>17.830</td>
<td>0.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB9[A]</td>
<td style=" font-weight:bold;">disp_dist_1/mux7seg_1/seg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_dist_1/clk270hz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R7C6[1][B]</td>
<td>disp_dist_1/clkdiv_3/clk_out_s0/Q</td>
</tr>
<tr>
<td>21.070</td>
<td>1.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB9[A]</td>
<td>disp_dist_1/mux7seg_1/seg_2_s0/CLK</td>
</tr>
<tr>
<td>21.040</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_dist_1/mux7seg_1/seg_2_s0</td>
</tr>
<tr>
<td>20.743</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB9[A]</td>
<td>disp_dist_1/mux7seg_1/seg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.199</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.113, 58.563%; route: 6.108, 39.255%; tC2Q: 0.340, 2.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.070, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.663</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_dist_1/distance_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_dist_1/mux7seg_1/seg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>disp_dist_1/clk270hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>disp_dist_1/distance_8_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">disp_dist_1/distance_8_s0/Q</td>
</tr>
<tr>
<td>4.068</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>disp_dist_1/drv7seg4_3/seg_in[2]_2_s8/I2</td>
</tr>
<tr>
<td>4.882</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_3/seg_in[2]_2_s8/F</td>
</tr>
<tr>
<td>4.886</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[2][B]</td>
<td>disp_dist_1/drv7seg4_3/seg_in[2]_2_s4/I1</td>
</tr>
<tr>
<td>5.350</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C10[2][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_3/seg_in[2]_2_s4/F</td>
</tr>
<tr>
<td>5.720</td>
<td>0.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td>disp_dist_1/drv7seg4_3/seg_in[2]_2_s5/I0</td>
</tr>
<tr>
<td>6.485</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_3/seg_in[2]_2_s5/F</td>
</tr>
<tr>
<td>6.489</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>disp_dist_1/drv7seg4_3/seg_in[2]_2_s2/I2</td>
</tr>
<tr>
<td>7.249</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_3/seg_in[2]_2_s2/F</td>
</tr>
<tr>
<td>7.565</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td>disp_dist_1/drv7seg4_2/seg_in[1]_2_s11/I2</td>
</tr>
<tr>
<td>8.326</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_2/seg_in[1]_2_s11/F</td>
</tr>
<tr>
<td>8.636</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[3][B]</td>
<td>disp_dist_1/drv7seg4_2/seg_in[1]_2_s5/I0</td>
</tr>
<tr>
<td>9.450</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R11C9[3][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_2/seg_in[1]_2_s5/F</td>
</tr>
<tr>
<td>10.082</td>
<td>0.632</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>disp_dist_1/mux7seg_1/n17_s11/I1</td>
</tr>
<tr>
<td>10.896</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/mux7seg_1/n17_s11/F</td>
</tr>
<tr>
<td>11.742</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>disp_dist_1/drv7seg4_1/seg_in[0]_2_s4/I2</td>
</tr>
<tr>
<td>12.556</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_1/seg_in[0]_2_s4/F</td>
</tr>
<tr>
<td>12.564</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][B]</td>
<td>disp_dist_1/drv7seg4_1/seg_in[0]_2_s2/I0</td>
</tr>
<tr>
<td>13.173</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C8[2][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_1/seg_in[0]_2_s2/F</td>
</tr>
<tr>
<td>13.185</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][A]</td>
<td>disp_dist_1/drv7seg4_2/seg_in[1]_5_s2/I1</td>
</tr>
<tr>
<td>13.950</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C8[1][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/drv7seg4_2/seg_in[1]_5_s2/F</td>
</tr>
<tr>
<td>14.924</td>
<td>0.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td>disp_dist_1/mux7seg_1/n17_s8/I3</td>
</tr>
<tr>
<td>15.388</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/mux7seg_1/n17_s8/F</td>
</tr>
<tr>
<td>15.392</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td>disp_dist_1/mux7seg_1/n17_s6/I1</td>
</tr>
<tr>
<td>16.206</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/mux7seg_1/n17_s6/F</td>
</tr>
<tr>
<td>16.210</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td>disp_dist_1/mux7seg_1/n17_s3/I3</td>
</tr>
<tr>
<td>16.819</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/mux7seg_1/n17_s3/F</td>
</tr>
<tr>
<td>17.663</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB7[B]</td>
<td style=" font-weight:bold;">disp_dist_1/mux7seg_1/seg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_dist_1/clk270hz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R7C6[1][B]</td>
<td>disp_dist_1/clkdiv_3/clk_out_s0/Q</td>
</tr>
<tr>
<td>21.070</td>
<td>1.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[B]</td>
<td>disp_dist_1/mux7seg_1/seg_3_s0/CLK</td>
</tr>
<tr>
<td>21.040</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_dist_1/mux7seg_1/seg_3_s0</td>
</tr>
<tr>
<td>20.743</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB7[B]</td>
<td>disp_dist_1/mux7seg_1/seg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.199</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.268, 60.201%; route: 5.787, 37.593%; tC2Q: 0.340, 2.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.070, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>measure_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_dist_1/distance_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>1.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[2][B]</td>
<td>measure_12_s0/CLK</td>
</tr>
<tr>
<td>1.373</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R6C12[2][B]</td>
<td style=" font-weight:bold;">measure_12_s0/Q</td>
</tr>
<tr>
<td>2.456</td>
<td>1.084</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td>disp_dist_1/n16_s25/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C10[1][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/n16_s25/F</td>
</tr>
<tr>
<td>3.229</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>disp_dist_1/n16_s22/I2</td>
</tr>
<tr>
<td>4.043</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/n16_s22/F</td>
</tr>
<tr>
<td>5.014</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>disp_dist_1/n18_s23/I2</td>
</tr>
<tr>
<td>5.623</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/n18_s23/F</td>
</tr>
<tr>
<td>6.716</td>
<td>1.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][B]</td>
<td>disp_dist_1/n18_s18/I3</td>
</tr>
<tr>
<td>7.179</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C8[2][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/n18_s18/F</td>
</tr>
<tr>
<td>7.493</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>disp_dist_1/n18_s12/I3</td>
</tr>
<tr>
<td>7.957</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/n18_s12/F</td>
</tr>
<tr>
<td>8.561</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>disp_dist_1/n20_s12/I1</td>
</tr>
<tr>
<td>9.375</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/n20_s12/F</td>
</tr>
<tr>
<td>9.983</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>disp_dist_1/n20_s8/I1</td>
</tr>
<tr>
<td>10.592</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/n20_s8/F</td>
</tr>
<tr>
<td>11.684</td>
<td>1.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[0][B]</td>
<td>disp_dist_1/n21_s18/I1</td>
</tr>
<tr>
<td>12.278</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C9[0][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/n21_s18/F</td>
</tr>
<tr>
<td>12.589</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>disp_dist_1/n21_s14/I3</td>
</tr>
<tr>
<td>13.053</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/n21_s14/F</td>
</tr>
<tr>
<td>13.309</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>disp_dist_1/n21_s10/I3</td>
</tr>
<tr>
<td>14.123</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/n21_s10/F</td>
</tr>
<tr>
<td>15.342</td>
<td>1.218</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td>disp_dist_1/n24_s39/I1</td>
</tr>
<tr>
<td>16.102</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/n24_s39/F</td>
</tr>
<tr>
<td>16.414</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>disp_dist_1/n23_s14/I3</td>
</tr>
<tr>
<td>17.179</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C7[1][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/n23_s14/F</td>
</tr>
<tr>
<td>17.435</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>disp_dist_1/n23_s11/I3</td>
</tr>
<tr>
<td>17.898</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/n23_s11/F</td>
</tr>
<tr>
<td>18.209</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>disp_dist_1/n23_s18/I0</td>
</tr>
<tr>
<td>18.673</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/n23_s18/F</td>
</tr>
<tr>
<td>18.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td style=" font-weight:bold;">disp_dist_1/distance_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>disp_dist_1/distance_1_s0/CLK</td>
</tr>
<tr>
<td>22.239</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_dist_1/distance_1_s0</td>
</tr>
<tr>
<td>21.942</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>disp_dist_1/distance_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.236</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.863, 50.246%; route: 8.437, 47.829%; tC2Q: 0.340, 1.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>measure_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_dist_1/distance_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>1.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[2][B]</td>
<td>measure_12_s0/CLK</td>
</tr>
<tr>
<td>1.373</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R6C12[2][B]</td>
<td style=" font-weight:bold;">measure_12_s0/Q</td>
</tr>
<tr>
<td>2.456</td>
<td>1.084</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td>disp_dist_1/n16_s25/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C10[1][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/n16_s25/F</td>
</tr>
<tr>
<td>3.229</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>disp_dist_1/n16_s22/I2</td>
</tr>
<tr>
<td>4.043</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/n16_s22/F</td>
</tr>
<tr>
<td>5.014</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>disp_dist_1/n18_s23/I2</td>
</tr>
<tr>
<td>5.623</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/n18_s23/F</td>
</tr>
<tr>
<td>6.716</td>
<td>1.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][B]</td>
<td>disp_dist_1/n18_s18/I3</td>
</tr>
<tr>
<td>7.179</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C8[2][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/n18_s18/F</td>
</tr>
<tr>
<td>7.493</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>disp_dist_1/n18_s12/I3</td>
</tr>
<tr>
<td>7.957</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/n18_s12/F</td>
</tr>
<tr>
<td>8.557</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td>disp_dist_1/n19_s13/I1</td>
</tr>
<tr>
<td>9.372</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C9[2][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/n19_s13/F</td>
</tr>
<tr>
<td>10.108</td>
<td>0.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>disp_dist_1/n19_s10/I2</td>
</tr>
<tr>
<td>10.873</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/n19_s10/F</td>
</tr>
<tr>
<td>11.480</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td>disp_dist_1/n21_s15/I1</td>
</tr>
<tr>
<td>12.089</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C9[1][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/n21_s15/F</td>
</tr>
<tr>
<td>12.460</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>disp_dist_1/n21_s11/I3</td>
</tr>
<tr>
<td>13.225</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C9[2][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/n21_s11/F</td>
</tr>
<tr>
<td>13.840</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td>disp_dist_1/n22_s16/I3</td>
</tr>
<tr>
<td>14.655</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/n22_s16/F</td>
</tr>
<tr>
<td>14.659</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td>disp_dist_1/n22_s13/I1</td>
</tr>
<tr>
<td>15.253</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/n22_s13/F</td>
</tr>
<tr>
<td>15.572</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td>disp_dist_1/n22_s12/I1</td>
</tr>
<tr>
<td>16.337</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/n22_s12/F</td>
</tr>
<tr>
<td>17.646</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td style=" font-weight:bold;">disp_dist_1/distance_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td>disp_dist_1/distance_2_s0/CLK</td>
</tr>
<tr>
<td>22.239</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_dist_1/distance_2_s0</td>
</tr>
<tr>
<td>21.942</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C7[1][B]</td>
<td>disp_dist_1/distance_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.236</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.241, 49.608%; route: 8.032, 48.348%; tC2Q: 0.340, 2.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.023</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>measure_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_dist_1/distance_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>1.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[2][B]</td>
<td>measure_12_s0/CLK</td>
</tr>
<tr>
<td>1.373</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R6C12[2][B]</td>
<td style=" font-weight:bold;">measure_12_s0/Q</td>
</tr>
<tr>
<td>2.456</td>
<td>1.084</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td>disp_dist_1/n16_s25/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C10[1][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/n16_s25/F</td>
</tr>
<tr>
<td>3.229</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>disp_dist_1/n16_s22/I2</td>
</tr>
<tr>
<td>4.043</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/n16_s22/F</td>
</tr>
<tr>
<td>5.014</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>disp_dist_1/n18_s23/I2</td>
</tr>
<tr>
<td>5.623</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/n18_s23/F</td>
</tr>
<tr>
<td>6.716</td>
<td>1.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][B]</td>
<td>disp_dist_1/n18_s18/I3</td>
</tr>
<tr>
<td>7.179</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C8[2][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/n18_s18/F</td>
</tr>
<tr>
<td>7.493</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>disp_dist_1/n18_s12/I3</td>
</tr>
<tr>
<td>7.957</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/n18_s12/F</td>
</tr>
<tr>
<td>8.561</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>disp_dist_1/n20_s12/I1</td>
</tr>
<tr>
<td>9.375</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/n20_s12/F</td>
</tr>
<tr>
<td>9.983</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>disp_dist_1/n20_s8/I1</td>
</tr>
<tr>
<td>10.592</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/n20_s8/F</td>
</tr>
<tr>
<td>11.684</td>
<td>1.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[0][B]</td>
<td>disp_dist_1/n21_s18/I1</td>
</tr>
<tr>
<td>12.278</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C9[0][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/n21_s18/F</td>
</tr>
<tr>
<td>12.589</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>disp_dist_1/n21_s14/I3</td>
</tr>
<tr>
<td>13.053</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/n21_s14/F</td>
</tr>
<tr>
<td>13.309</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>disp_dist_1/n21_s10/I3</td>
</tr>
<tr>
<td>14.123</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/n21_s10/F</td>
</tr>
<tr>
<td>15.920</td>
<td>1.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td style=" font-weight:bold;">disp_dist_1/distance_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>disp_dist_1/distance_3_s0/CLK</td>
</tr>
<tr>
<td>22.239</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_dist_1/distance_3_s0</td>
</tr>
<tr>
<td>21.942</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>disp_dist_1/distance_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.236</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.411, 43.066%; route: 8.136, 54.652%; tC2Q: 0.340, 2.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>measure_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_dist_1/distance_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>1.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[0][B]</td>
<td>measure_11_s0/CLK</td>
</tr>
<tr>
<td>1.373</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R6C12[0][B]</td>
<td style=" font-weight:bold;">measure_11_s0/Q</td>
</tr>
<tr>
<td>2.466</td>
<td>1.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>disp_dist_1/n15_s18/I1</td>
</tr>
<tr>
<td>3.253</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/n15_s18/F</td>
</tr>
<tr>
<td>3.564</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>disp_dist_1/n17_s27/I3</td>
</tr>
<tr>
<td>4.028</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/n17_s27/F</td>
</tr>
<tr>
<td>4.277</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>disp_dist_1/n17_s18/I3</td>
</tr>
<tr>
<td>5.042</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C10[1][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/n17_s18/F</td>
</tr>
<tr>
<td>5.887</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[3][A]</td>
<td>disp_dist_1/n17_s14/I3</td>
</tr>
<tr>
<td>6.651</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C9[3][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/n17_s14/F</td>
</tr>
<tr>
<td>7.275</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>disp_dist_1/n20_s16/I3</td>
</tr>
<tr>
<td>8.089</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/n20_s16/F</td>
</tr>
<tr>
<td>8.339</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[3][B]</td>
<td>disp_dist_1/n20_s14/I1</td>
</tr>
<tr>
<td>9.103</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[3][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/n20_s14/F</td>
</tr>
<tr>
<td>9.826</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>disp_dist_1/n20_s11/I2</td>
</tr>
<tr>
<td>10.586</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C8[2][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/n20_s11/F</td>
</tr>
<tr>
<td>10.898</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[3][B]</td>
<td>disp_dist_1/n20_s7/I3</td>
</tr>
<tr>
<td>11.662</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R9C8[3][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/n20_s7/F</td>
</tr>
<tr>
<td>12.735</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td style=" font-weight:bold;">disp_dist_1/distance_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td>disp_dist_1/distance_4_s0/CLK</td>
</tr>
<tr>
<td>22.239</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_dist_1/distance_4_s0</td>
</tr>
<tr>
<td>21.942</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C7[0][B]</td>
<td>disp_dist_1/distance_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.236</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.884, 50.280%; route: 5.478, 46.818%; tC2Q: 0.340, 2.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.315</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>measure_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_dist_1/distance_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>1.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[2][B]</td>
<td>measure_12_s0/CLK</td>
</tr>
<tr>
<td>1.373</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R6C12[2][B]</td>
<td style=" font-weight:bold;">measure_12_s0/Q</td>
</tr>
<tr>
<td>2.456</td>
<td>1.084</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td>disp_dist_1/n16_s25/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C10[1][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/n16_s25/F</td>
</tr>
<tr>
<td>3.229</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>disp_dist_1/n16_s22/I2</td>
</tr>
<tr>
<td>4.043</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/n16_s22/F</td>
</tr>
<tr>
<td>5.014</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>disp_dist_1/n18_s23/I2</td>
</tr>
<tr>
<td>5.623</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/n18_s23/F</td>
</tr>
<tr>
<td>6.716</td>
<td>1.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][B]</td>
<td>disp_dist_1/n18_s18/I3</td>
</tr>
<tr>
<td>7.179</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C8[2][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/n18_s18/F</td>
</tr>
<tr>
<td>7.493</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>disp_dist_1/n18_s12/I3</td>
</tr>
<tr>
<td>7.957</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/n18_s12/F</td>
</tr>
<tr>
<td>8.557</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td>disp_dist_1/n19_s13/I1</td>
</tr>
<tr>
<td>9.372</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C9[2][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/n19_s13/F</td>
</tr>
<tr>
<td>10.108</td>
<td>0.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>disp_dist_1/n19_s10/I2</td>
</tr>
<tr>
<td>10.873</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/n19_s10/F</td>
</tr>
<tr>
<td>12.315</td>
<td>1.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td style=" font-weight:bold;">disp_dist_1/distance_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td>disp_dist_1/distance_5_s0/CLK</td>
</tr>
<tr>
<td>22.239</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_dist_1/distance_5_s0</td>
</tr>
<tr>
<td>21.942</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C8[1][B]</td>
<td>disp_dist_1/distance_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.236</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.694, 41.607%; route: 6.249, 55.383%; tC2Q: 0.340, 3.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_2/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_2/count_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>1.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>clkdiv_2/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.373</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C14[2][A]</td>
<td style=" font-weight:bold;">clkdiv_2/count_2_s0/Q</td>
</tr>
<tr>
<td>1.631</td>
<td>0.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>clkdiv_2/n57_s3/I2</td>
</tr>
<tr>
<td>2.417</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C14[0][B]</td>
<td style=" background: #97FFFF;">clkdiv_2/n57_s3/F</td>
</tr>
<tr>
<td>2.732</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td>clkdiv_2/n55_s3/I2</td>
</tr>
<tr>
<td>3.196</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R14C15[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_2/n55_s3/F</td>
</tr>
<tr>
<td>3.822</td>
<td>0.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[0][B]</td>
<td>clkdiv_2/n53_s3/I2</td>
</tr>
<tr>
<td>4.431</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C13[0][B]</td>
<td style=" background: #97FFFF;">clkdiv_2/n53_s3/F</td>
</tr>
<tr>
<td>4.439</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td>clkdiv_2/n51_s3/I2</td>
</tr>
<tr>
<td>5.254</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C13[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_2/n51_s3/F</td>
</tr>
<tr>
<td>5.853</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[1][B]</td>
<td>clkdiv_2/n48_s3/I3</td>
</tr>
<tr>
<td>6.668</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C12[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_2/n48_s3/F</td>
</tr>
<tr>
<td>6.680</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[1][A]</td>
<td>clkdiv_2/n46_s3/I2</td>
</tr>
<tr>
<td>7.494</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C12[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_2/n46_s3/F</td>
</tr>
<tr>
<td>8.344</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td>clkdiv_2/n44_s3/I2</td>
</tr>
<tr>
<td>9.108</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_2/n44_s3/F</td>
</tr>
<tr>
<td>9.112</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>clkdiv_2/n44_s2/I1</td>
</tr>
<tr>
<td>9.721</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">clkdiv_2/n44_s2/F</td>
</tr>
<tr>
<td>9.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td style=" font-weight:bold;">clkdiv_2/count_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>21.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>clkdiv_2/count_17_s0/CLK</td>
</tr>
<tr>
<td>20.737</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>clkdiv_2/count_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.676, 65.329%; route: 2.673, 30.762%; tC2Q: 0.340, 3.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_2/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_2/count_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>1.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>clkdiv_2/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.373</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C14[2][A]</td>
<td style=" font-weight:bold;">clkdiv_2/count_2_s0/Q</td>
</tr>
<tr>
<td>1.631</td>
<td>0.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>clkdiv_2/n57_s3/I2</td>
</tr>
<tr>
<td>2.417</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C14[0][B]</td>
<td style=" background: #97FFFF;">clkdiv_2/n57_s3/F</td>
</tr>
<tr>
<td>2.732</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td>clkdiv_2/n55_s3/I2</td>
</tr>
<tr>
<td>3.196</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R14C15[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_2/n55_s3/F</td>
</tr>
<tr>
<td>3.822</td>
<td>0.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[0][B]</td>
<td>clkdiv_2/n53_s3/I2</td>
</tr>
<tr>
<td>4.431</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C13[0][B]</td>
<td style=" background: #97FFFF;">clkdiv_2/n53_s3/F</td>
</tr>
<tr>
<td>4.439</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td>clkdiv_2/n51_s3/I2</td>
</tr>
<tr>
<td>5.254</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C13[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_2/n51_s3/F</td>
</tr>
<tr>
<td>5.853</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[1][B]</td>
<td>clkdiv_2/n48_s3/I3</td>
</tr>
<tr>
<td>6.668</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C12[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_2/n48_s3/F</td>
</tr>
<tr>
<td>6.680</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[1][A]</td>
<td>clkdiv_2/n46_s3/I2</td>
</tr>
<tr>
<td>7.494</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C12[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_2/n46_s3/F</td>
</tr>
<tr>
<td>8.344</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>clkdiv_2/n45_s2/I1</td>
</tr>
<tr>
<td>9.158</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_2/n45_s2/F</td>
</tr>
<tr>
<td>9.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">clkdiv_2/count_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>21.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>clkdiv_2/count_16_s0/CLK</td>
</tr>
<tr>
<td>20.737</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>clkdiv_2/count_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.117, 62.974%; route: 2.669, 32.845%; tC2Q: 0.340, 4.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.388</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_2/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_2/count_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>1.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>clkdiv_2/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.373</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C14[2][A]</td>
<td style=" font-weight:bold;">clkdiv_2/count_2_s0/Q</td>
</tr>
<tr>
<td>1.631</td>
<td>0.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>clkdiv_2/n57_s3/I2</td>
</tr>
<tr>
<td>2.417</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C14[0][B]</td>
<td style=" background: #97FFFF;">clkdiv_2/n57_s3/F</td>
</tr>
<tr>
<td>2.732</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td>clkdiv_2/n55_s3/I2</td>
</tr>
<tr>
<td>3.196</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R14C15[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_2/n55_s3/F</td>
</tr>
<tr>
<td>3.822</td>
<td>0.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[0][B]</td>
<td>clkdiv_2/n53_s3/I2</td>
</tr>
<tr>
<td>4.431</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C13[0][B]</td>
<td style=" background: #97FFFF;">clkdiv_2/n53_s3/F</td>
</tr>
<tr>
<td>4.439</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td>clkdiv_2/n51_s3/I2</td>
</tr>
<tr>
<td>5.254</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C13[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_2/n51_s3/F</td>
</tr>
<tr>
<td>5.853</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[1][B]</td>
<td>clkdiv_2/n48_s3/I3</td>
</tr>
<tr>
<td>6.668</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C12[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_2/n48_s3/F</td>
</tr>
<tr>
<td>6.680</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[1][A]</td>
<td>clkdiv_2/n46_s3/I2</td>
</tr>
<tr>
<td>7.466</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C12[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_2/n46_s3/F</td>
</tr>
<tr>
<td>7.779</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>clkdiv_2/n46_s2/I2</td>
</tr>
<tr>
<td>8.388</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_2/n46_s2/F</td>
</tr>
<tr>
<td>8.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td style=" font-weight:bold;">clkdiv_2/count_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>21.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>clkdiv_2/count_15_s0/CLK</td>
</tr>
<tr>
<td>20.737</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>clkdiv_2/count_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.883, 66.390%; route: 2.132, 28.992%; tC2Q: 0.340, 4.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_3/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_3/tc_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>clkdiv_3/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C9[1][A]</td>
<td style=" font-weight:bold;">clkdiv_3/count_0_s0/Q</td>
</tr>
<tr>
<td>2.874</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][B]</td>
<td>clkdiv_3/n58_s3/I1</td>
</tr>
<tr>
<td>3.688</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C9[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n58_s3/F</td>
</tr>
<tr>
<td>4.300</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[3][B]</td>
<td>clkdiv_3/n7_s85/I0</td>
</tr>
<tr>
<td>5.065</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[3][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n7_s85/F</td>
</tr>
<tr>
<td>5.069</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][B]</td>
<td>clkdiv_3/n7_s84/I1</td>
</tr>
<tr>
<td>5.829</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C7[2][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n7_s84/F</td>
</tr>
<tr>
<td>6.140</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[2][A]</td>
<td>clkdiv_3/n7_s81/I2</td>
</tr>
<tr>
<td>6.749</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C6[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_3/n7_s81/F</td>
</tr>
<tr>
<td>7.112</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td>clkdiv_3/n7_s79/I1</td>
</tr>
<tr>
<td>7.721</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n7_s79/F</td>
</tr>
<tr>
<td>9.532</td>
<td>1.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" font-weight:bold;">clkdiv_3/tc_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>clkdiv_3/tc_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>clkdiv_3/tc_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.558, 48.979%; route: 3.366, 46.345%; tC2Q: 0.340, 4.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>measure_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_dist_1/distance_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>1.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[2][B]</td>
<td>measure_12_s0/CLK</td>
</tr>
<tr>
<td>1.373</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R6C12[2][B]</td>
<td style=" font-weight:bold;">measure_12_s0/Q</td>
</tr>
<tr>
<td>2.456</td>
<td>1.084</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td>disp_dist_1/n16_s25/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C10[1][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/n16_s25/F</td>
</tr>
<tr>
<td>3.229</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>disp_dist_1/n16_s22/I2</td>
</tr>
<tr>
<td>4.043</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/n16_s22/F</td>
</tr>
<tr>
<td>5.014</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>disp_dist_1/n18_s23/I2</td>
</tr>
<tr>
<td>5.623</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/n18_s23/F</td>
</tr>
<tr>
<td>6.716</td>
<td>1.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][B]</td>
<td>disp_dist_1/n18_s18/I3</td>
</tr>
<tr>
<td>7.179</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C8[2][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/n18_s18/F</td>
</tr>
<tr>
<td>7.493</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>disp_dist_1/n18_s12/I3</td>
</tr>
<tr>
<td>7.957</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/n18_s12/F</td>
</tr>
<tr>
<td>8.561</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>disp_dist_1/n18_s10/I1</td>
</tr>
<tr>
<td>9.375</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/n18_s10/F</td>
</tr>
<tr>
<td>9.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">disp_dist_1/distance_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>disp_dist_1/distance_6_s0/CLK</td>
</tr>
<tr>
<td>22.239</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_dist_1/distance_6_s0</td>
</tr>
<tr>
<td>21.942</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>disp_dist_1/distance_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.236</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.930, 47.105%; route: 4.073, 48.824%; tC2Q: 0.340, 4.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.130</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_dist_1/clkdiv_3/count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_dist_1/clkdiv_3/count_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[2][A]</td>
<td>disp_dist_1/clkdiv_3/count_1_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R6C5[2][A]</td>
<td style=" font-weight:bold;">disp_dist_1/clkdiv_3/count_1_s0/Q</td>
</tr>
<tr>
<td>2.874</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>disp_dist_1/clkdiv_3/n59_s3/I0</td>
</tr>
<tr>
<td>3.639</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C5[1][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/clkdiv_3/n59_s3/F</td>
</tr>
<tr>
<td>3.647</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][B]</td>
<td>disp_dist_1/clkdiv_3/n56_s3/I3</td>
</tr>
<tr>
<td>4.111</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C5[1][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/clkdiv_3/n56_s3/F</td>
</tr>
<tr>
<td>4.721</td>
<td>0.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[3][B]</td>
<td>disp_dist_1/clkdiv_3/n53_s3/I3</td>
</tr>
<tr>
<td>5.185</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C6[3][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/clkdiv_3/n53_s3/F</td>
</tr>
<tr>
<td>5.797</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td>disp_dist_1/clkdiv_3/n52_s3/I1</td>
</tr>
<tr>
<td>6.260</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C6[0][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/clkdiv_3/n52_s3/F</td>
</tr>
<tr>
<td>6.574</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[3][B]</td>
<td>disp_dist_1/clkdiv_3/n49_s4/I3</td>
</tr>
<tr>
<td>7.184</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C6[3][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/clkdiv_3/n49_s4/F</td>
</tr>
<tr>
<td>7.800</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[3][A]</td>
<td>disp_dist_1/clkdiv_3/n47_s3/I2</td>
</tr>
<tr>
<td>8.409</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C6[3][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/clkdiv_3/n47_s3/F</td>
</tr>
<tr>
<td>8.666</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td>disp_dist_1/clkdiv_3/n45_s2/I1</td>
</tr>
<tr>
<td>9.130</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/clkdiv_3/n45_s2/F</td>
</tr>
<tr>
<td>9.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td style=" font-weight:bold;">disp_dist_1/clkdiv_3/count_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td>disp_dist_1/clkdiv_3/count_16_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C6[0][B]</td>
<td>disp_dist_1/clkdiv_3/count_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.838, 55.930%; route: 2.684, 39.120%; tC2Q: 0.340, 4.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.128</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_3/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_3/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>clkdiv_3/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C9[1][A]</td>
<td style=" font-weight:bold;">clkdiv_3/count_0_s0/Q</td>
</tr>
<tr>
<td>2.874</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][B]</td>
<td>clkdiv_3/n58_s3/I1</td>
</tr>
<tr>
<td>3.688</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C9[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n58_s3/F</td>
</tr>
<tr>
<td>4.300</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[3][B]</td>
<td>clkdiv_3/n7_s85/I0</td>
</tr>
<tr>
<td>5.065</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[3][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n7_s85/F</td>
</tr>
<tr>
<td>5.069</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][B]</td>
<td>clkdiv_3/n7_s84/I1</td>
</tr>
<tr>
<td>5.829</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C7[2][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n7_s84/F</td>
</tr>
<tr>
<td>6.140</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[2][A]</td>
<td>clkdiv_3/n7_s81/I2</td>
</tr>
<tr>
<td>6.749</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C6[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_3/n7_s81/F</td>
</tr>
<tr>
<td>7.112</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td>clkdiv_3/n7_s79/I1</td>
</tr>
<tr>
<td>7.721</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n7_s79/F</td>
</tr>
<tr>
<td>8.364</td>
<td>0.642</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>clkdiv_3/n58_s2/I0</td>
</tr>
<tr>
<td>9.128</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_3/n58_s2/F</td>
</tr>
<tr>
<td>9.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td style=" font-weight:bold;">clkdiv_3/count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>clkdiv_3/count_3_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>clkdiv_3/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.322, 63.011%; route: 2.198, 32.037%; tC2Q: 0.340, 4.951%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.121</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_3/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_3/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>clkdiv_3/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C9[1][A]</td>
<td style=" font-weight:bold;">clkdiv_3/count_0_s0/Q</td>
</tr>
<tr>
<td>2.874</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][B]</td>
<td>clkdiv_3/n58_s3/I1</td>
</tr>
<tr>
<td>3.688</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C9[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n58_s3/F</td>
</tr>
<tr>
<td>4.300</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[3][B]</td>
<td>clkdiv_3/n7_s85/I0</td>
</tr>
<tr>
<td>5.065</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[3][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n7_s85/F</td>
</tr>
<tr>
<td>5.069</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][B]</td>
<td>clkdiv_3/n7_s84/I1</td>
</tr>
<tr>
<td>5.829</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C7[2][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n7_s84/F</td>
</tr>
<tr>
<td>6.140</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[2][A]</td>
<td>clkdiv_3/n7_s81/I2</td>
</tr>
<tr>
<td>6.749</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C6[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_3/n7_s81/F</td>
</tr>
<tr>
<td>7.112</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td>clkdiv_3/n7_s79/I1</td>
</tr>
<tr>
<td>7.721</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n7_s79/F</td>
</tr>
<tr>
<td>8.356</td>
<td>0.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[1][A]</td>
<td>clkdiv_3/n55_s2/I2</td>
</tr>
<tr>
<td>9.121</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C8[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_3/n55_s2/F</td>
</tr>
<tr>
<td>9.121</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[1][A]</td>
<td style=" font-weight:bold;">clkdiv_3/count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[1][A]</td>
<td>clkdiv_3/count_6_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C8[1][A]</td>
<td>clkdiv_3/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.322, 63.078%; route: 2.190, 31.965%; tC2Q: 0.340, 4.956%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_dist_1/clkdiv_3/count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_dist_1/clkdiv_3/count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[2][A]</td>
<td>disp_dist_1/clkdiv_3/count_1_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R6C5[2][A]</td>
<td style=" font-weight:bold;">disp_dist_1/clkdiv_3/count_1_s0/Q</td>
</tr>
<tr>
<td>2.874</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>disp_dist_1/clkdiv_3/n59_s3/I0</td>
</tr>
<tr>
<td>3.639</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C5[1][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/clkdiv_3/n59_s3/F</td>
</tr>
<tr>
<td>3.647</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][B]</td>
<td>disp_dist_1/clkdiv_3/n56_s3/I3</td>
</tr>
<tr>
<td>4.111</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C5[1][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/clkdiv_3/n56_s3/F</td>
</tr>
<tr>
<td>4.721</td>
<td>0.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[3][B]</td>
<td>disp_dist_1/clkdiv_3/n53_s3/I3</td>
</tr>
<tr>
<td>5.185</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C6[3][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/clkdiv_3/n53_s3/F</td>
</tr>
<tr>
<td>5.797</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td>disp_dist_1/clkdiv_3/n52_s3/I1</td>
</tr>
<tr>
<td>6.260</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C6[0][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/clkdiv_3/n52_s3/F</td>
</tr>
<tr>
<td>6.574</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[3][B]</td>
<td>disp_dist_1/clkdiv_3/n49_s4/I3</td>
</tr>
<tr>
<td>7.184</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C6[3][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/clkdiv_3/n49_s4/F</td>
</tr>
<tr>
<td>7.800</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[3][A]</td>
<td>disp_dist_1/clkdiv_3/n47_s3/I2</td>
</tr>
<tr>
<td>8.409</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C6[3][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/clkdiv_3/n47_s3/F</td>
</tr>
<tr>
<td>8.421</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[1][B]</td>
<td>disp_dist_1/clkdiv_3/n47_s2/I1</td>
</tr>
<tr>
<td>9.030</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[1][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/clkdiv_3/n47_s2/F</td>
</tr>
<tr>
<td>9.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[1][B]</td>
<td style=" font-weight:bold;">disp_dist_1/clkdiv_3/count_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[1][B]</td>
<td>disp_dist_1/clkdiv_3/count_14_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C6[1][B]</td>
<td>disp_dist_1/clkdiv_3/count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.983, 58.905%; route: 2.439, 36.072%; tC2Q: 0.340, 5.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_dist_1/clkdiv_3/count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_dist_1/clkdiv_3/count_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[2][A]</td>
<td>disp_dist_1/clkdiv_3/count_1_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R6C5[2][A]</td>
<td style=" font-weight:bold;">disp_dist_1/clkdiv_3/count_1_s0/Q</td>
</tr>
<tr>
<td>2.874</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>disp_dist_1/clkdiv_3/n59_s3/I0</td>
</tr>
<tr>
<td>3.639</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C5[1][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/clkdiv_3/n59_s3/F</td>
</tr>
<tr>
<td>3.647</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][B]</td>
<td>disp_dist_1/clkdiv_3/n56_s3/I3</td>
</tr>
<tr>
<td>4.111</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C5[1][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/clkdiv_3/n56_s3/F</td>
</tr>
<tr>
<td>4.721</td>
<td>0.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[3][B]</td>
<td>disp_dist_1/clkdiv_3/n53_s3/I3</td>
</tr>
<tr>
<td>5.185</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C6[3][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/clkdiv_3/n53_s3/F</td>
</tr>
<tr>
<td>5.797</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td>disp_dist_1/clkdiv_3/n52_s3/I1</td>
</tr>
<tr>
<td>6.260</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C6[0][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/clkdiv_3/n52_s3/F</td>
</tr>
<tr>
<td>6.574</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[3][B]</td>
<td>disp_dist_1/clkdiv_3/n49_s4/I3</td>
</tr>
<tr>
<td>7.184</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C6[3][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/clkdiv_3/n49_s4/F</td>
</tr>
<tr>
<td>7.800</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[3][A]</td>
<td>disp_dist_1/clkdiv_3/n47_s3/I2</td>
</tr>
<tr>
<td>8.409</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C6[3][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/clkdiv_3/n47_s3/F</td>
</tr>
<tr>
<td>8.421</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td>disp_dist_1/clkdiv_3/n46_s2/I1</td>
</tr>
<tr>
<td>9.030</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/clkdiv_3/n46_s2/F</td>
</tr>
<tr>
<td>9.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td style=" font-weight:bold;">disp_dist_1/clkdiv_3/count_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td>disp_dist_1/clkdiv_3/count_15_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C6[1][A]</td>
<td>disp_dist_1/clkdiv_3/count_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.983, 58.905%; route: 2.439, 36.072%; tC2Q: 0.340, 5.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_3/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_3/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>clkdiv_3/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C9[1][A]</td>
<td style=" font-weight:bold;">clkdiv_3/count_0_s0/Q</td>
</tr>
<tr>
<td>2.874</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][B]</td>
<td>clkdiv_3/n58_s3/I1</td>
</tr>
<tr>
<td>3.688</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C9[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n58_s3/F</td>
</tr>
<tr>
<td>4.300</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[3][B]</td>
<td>clkdiv_3/n7_s85/I0</td>
</tr>
<tr>
<td>5.065</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[3][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n7_s85/F</td>
</tr>
<tr>
<td>5.069</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][B]</td>
<td>clkdiv_3/n7_s84/I1</td>
</tr>
<tr>
<td>5.829</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C7[2][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n7_s84/F</td>
</tr>
<tr>
<td>6.140</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[2][A]</td>
<td>clkdiv_3/n7_s81/I2</td>
</tr>
<tr>
<td>6.749</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C6[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_3/n7_s81/F</td>
</tr>
<tr>
<td>7.112</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td>clkdiv_3/n7_s79/I1</td>
</tr>
<tr>
<td>7.721</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n7_s79/F</td>
</tr>
<tr>
<td>8.364</td>
<td>0.642</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td>clkdiv_3/n60_s2/I0</td>
</tr>
<tr>
<td>8.973</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n60_s2/F</td>
</tr>
<tr>
<td>8.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td style=" font-weight:bold;">clkdiv_3/count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td>clkdiv_3/count_1_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C9[0][B]</td>
<td>clkdiv_3/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.167, 62.153%; route: 2.198, 32.781%; tC2Q: 0.340, 5.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.918</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_3/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_3/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>clkdiv_3/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C9[1][A]</td>
<td style=" font-weight:bold;">clkdiv_3/count_0_s0/Q</td>
</tr>
<tr>
<td>2.874</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][B]</td>
<td>clkdiv_3/n58_s3/I1</td>
</tr>
<tr>
<td>3.688</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C9[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n58_s3/F</td>
</tr>
<tr>
<td>4.300</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[3][B]</td>
<td>clkdiv_3/n7_s85/I0</td>
</tr>
<tr>
<td>5.065</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[3][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n7_s85/F</td>
</tr>
<tr>
<td>5.069</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][B]</td>
<td>clkdiv_3/n7_s84/I1</td>
</tr>
<tr>
<td>5.829</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C7[2][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n7_s84/F</td>
</tr>
<tr>
<td>6.140</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[2][A]</td>
<td>clkdiv_3/n7_s81/I2</td>
</tr>
<tr>
<td>6.749</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C6[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_3/n7_s81/F</td>
</tr>
<tr>
<td>7.112</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td>clkdiv_3/n7_s79/I1</td>
</tr>
<tr>
<td>7.721</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_3/n7_s79/F</td>
</tr>
<tr>
<td>8.104</td>
<td>0.383</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>clkdiv_3/n61_s2/I1</td>
</tr>
<tr>
<td>8.918</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_3/n61_s2/F</td>
</tr>
<tr>
<td>8.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td style=" font-weight:bold;">clkdiv_3/count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>clkdiv_3/count_0_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>clkdiv_3/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.372, 65.748%; route: 1.938, 29.144%; tC2Q: 0.340, 5.108%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.294</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.559</td>
</tr>
<tr>
<td class="label">From</td>
<td>measure_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_dist_1/distance_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[2][B]</td>
<td>measure_12_s0/CLK</td>
</tr>
<tr>
<td>0.984</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R6C12[2][B]</td>
<td style=" font-weight:bold;">measure_12_s0/Q</td>
</tr>
<tr>
<td>1.577</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>disp_dist_1/n14_s11/I1</td>
</tr>
<tr>
<td>1.852</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/n14_s11/F</td>
</tr>
<tr>
<td>1.852</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">disp_dist_1/distance_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>disp_dist_1/distance_10_s0/CLK</td>
</tr>
<tr>
<td>1.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_dist_1/distance_10_s0</td>
</tr>
<tr>
<td>1.559</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>disp_dist_1/distance_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.792</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 24.713%; route: 0.593, 53.142%; tC2Q: 0.247, 22.145%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.559</td>
</tr>
<tr>
<td class="label">From</td>
<td>measure_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_dist_1/distance_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[2][A]</td>
<td>measure_15_s0/CLK</td>
</tr>
<tr>
<td>0.984</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R6C12[2][A]</td>
<td style=" font-weight:bold;">measure_15_s0/Q</td>
</tr>
<tr>
<td>1.609</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][B]</td>
<td>disp_dist_1/n15_s17/I2</td>
</tr>
<tr>
<td>1.884</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[2][B]</td>
<td style=" background: #97FFFF;">disp_dist_1/n15_s17/F</td>
</tr>
<tr>
<td>1.884</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[2][B]</td>
<td style=" font-weight:bold;">disp_dist_1/distance_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][B]</td>
<td>disp_dist_1/distance_9_s0/CLK</td>
</tr>
<tr>
<td>1.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_dist_1/distance_9_s0</td>
</tr>
<tr>
<td>1.559</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C11[2][B]</td>
<td>disp_dist_1/distance_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.792</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 24.023%; route: 0.625, 54.451%; tC2Q: 0.247, 21.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>count16_1/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count16_1/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>count16_1/count_0_s0/CLK</td>
</tr>
<tr>
<td>0.984</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">count16_1/count_0_s0/Q</td>
</tr>
<tr>
<td>0.986</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>count16_1/n23_s2/I0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td style=" background: #97FFFF;">count16_1/n23_s2/F</td>
</tr>
<tr>
<td>1.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">count16_1/count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>count16_1/count_0_s0/CLK</td>
</tr>
<tr>
<td>0.737</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>count16_1/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_2/count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_2/count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>clkdiv_2/count_4_s0/CLK</td>
</tr>
<tr>
<td>0.984</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C14[0][A]</td>
<td style=" font-weight:bold;">clkdiv_2/count_4_s0/Q</td>
</tr>
<tr>
<td>0.986</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>clkdiv_2/n57_s2/I1</td>
</tr>
<tr>
<td>1.261</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_2/n57_s2/F</td>
</tr>
<tr>
<td>1.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" font-weight:bold;">clkdiv_2/count_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>clkdiv_2/count_4_s0/CLK</td>
</tr>
<tr>
<td>0.737</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>clkdiv_2/count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_2/count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_2/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>clkdiv_2/count_6_s0/CLK</td>
</tr>
<tr>
<td>0.984</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C13[1][A]</td>
<td style=" font-weight:bold;">clkdiv_2/count_6_s0/Q</td>
</tr>
<tr>
<td>0.986</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>clkdiv_2/n55_s2/I1</td>
</tr>
<tr>
<td>1.261</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_2/n55_s2/F</td>
</tr>
<tr>
<td>1.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td style=" font-weight:bold;">clkdiv_2/count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>clkdiv_2/count_6_s0/CLK</td>
</tr>
<tr>
<td>0.737</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>clkdiv_2/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_2/count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_2/count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>clkdiv_2/count_7_s0/CLK</td>
</tr>
<tr>
<td>0.984</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C13[0][A]</td>
<td style=" font-weight:bold;">clkdiv_2/count_7_s0/Q</td>
</tr>
<tr>
<td>0.986</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>clkdiv_2/n54_s2/I3</td>
</tr>
<tr>
<td>1.261</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_2/n54_s2/F</td>
</tr>
<tr>
<td>1.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td style=" font-weight:bold;">clkdiv_2/count_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>clkdiv_2/count_7_s0/CLK</td>
</tr>
<tr>
<td>0.737</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>clkdiv_2/count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_2/count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_2/count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][A]</td>
<td>clkdiv_2/count_14_s0/CLK</td>
</tr>
<tr>
<td>0.984</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C12[0][A]</td>
<td style=" font-weight:bold;">clkdiv_2/count_14_s0/Q</td>
</tr>
<tr>
<td>0.986</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][A]</td>
<td>clkdiv_2/n47_s2/I3</td>
</tr>
<tr>
<td>1.261</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C12[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_2/n47_s2/F</td>
</tr>
<tr>
<td>1.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[0][A]</td>
<td style=" font-weight:bold;">clkdiv_2/count_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][A]</td>
<td>clkdiv_2/count_14_s0/CLK</td>
</tr>
<tr>
<td>0.737</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C12[0][A]</td>
<td>clkdiv_2/count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>trig_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>trig_count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[1][A]</td>
<td>trig_count_3_s0/CLK</td>
</tr>
<tr>
<td>0.984</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R6C15[1][A]</td>
<td style=" font-weight:bold;">trig_count_3_s0/Q</td>
</tr>
<tr>
<td>0.986</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[1][A]</td>
<td>n131_s4/I1</td>
</tr>
<tr>
<td>1.261</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C15[1][A]</td>
<td style=" background: #97FFFF;">n131_s4/F</td>
</tr>
<tr>
<td>1.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[1][A]</td>
<td style=" font-weight:bold;">trig_count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[1][A]</td>
<td>trig_count_3_s0/CLK</td>
</tr>
<tr>
<td>0.737</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C15[1][A]</td>
<td>trig_count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_dist_1/clkdiv_3/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_dist_1/clkdiv_3/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[0][A]</td>
<td>disp_dist_1/clkdiv_3/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R6C5[0][A]</td>
<td style=" font-weight:bold;">disp_dist_1/clkdiv_3/count_2_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[0][A]</td>
<td>disp_dist_1/clkdiv_3/n59_s4/I0</td>
</tr>
<tr>
<td>2.053</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C5[0][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/clkdiv_3/n59_s4/F</td>
</tr>
<tr>
<td>2.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[0][A]</td>
<td style=" font-weight:bold;">disp_dist_1/clkdiv_3/count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[0][A]</td>
<td>disp_dist_1/clkdiv_3/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C5[0][A]</td>
<td>disp_dist_1/clkdiv_3/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_3/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_3/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>clkdiv_3/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C9[1][A]</td>
<td style=" font-weight:bold;">clkdiv_3/count_0_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>clkdiv_3/n61_s2/I0</td>
</tr>
<tr>
<td>2.053</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_3/n61_s2/F</td>
</tr>
<tr>
<td>2.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td style=" font-weight:bold;">clkdiv_3/count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>clkdiv_3/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>clkdiv_3/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_3/count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_3/count_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[1][A]</td>
<td>clkdiv_3/count_9_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C6[1][A]</td>
<td style=" font-weight:bold;">clkdiv_3/count_9_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[1][A]</td>
<td>clkdiv_3/n52_s2/I3</td>
</tr>
<tr>
<td>2.053</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C6[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_3/n52_s2/F</td>
</tr>
<tr>
<td>2.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[1][A]</td>
<td style=" font-weight:bold;">clkdiv_3/count_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[1][A]</td>
<td>clkdiv_3/count_9_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C6[1][A]</td>
<td>clkdiv_3/count_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_1/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_1/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C14[0][A]</td>
<td>clkdiv_1/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R6C14[0][A]</td>
<td style=" font-weight:bold;">clkdiv_1/count_0_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C14[0][A]</td>
<td>clkdiv_1/n61_s2/I0</td>
</tr>
<tr>
<td>2.053</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C14[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_1/n61_s2/F</td>
</tr>
<tr>
<td>2.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[0][A]</td>
<td style=" font-weight:bold;">clkdiv_1/count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C14[0][A]</td>
<td>clkdiv_1/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C14[0][A]</td>
<td>clkdiv_1/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_1/count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_1/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>clkdiv_1/count_1_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R5C15[0][A]</td>
<td style=" font-weight:bold;">clkdiv_1/count_1_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>clkdiv_1/n60_s2/I0</td>
</tr>
<tr>
<td>2.053</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_1/n60_s2/F</td>
</tr>
<tr>
<td>2.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td style=" font-weight:bold;">clkdiv_1/count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>clkdiv_1/count_1_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>clkdiv_1/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_1/count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_1/count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>clkdiv_1/count_4_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">clkdiv_1/count_4_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>clkdiv_1/n57_s2/I2</td>
</tr>
<tr>
<td>2.053</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_1/n57_s2/F</td>
</tr>
<tr>
<td>2.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">clkdiv_1/count_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>clkdiv_1/count_4_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>clkdiv_1/count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.262</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_2/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_2/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>clkdiv_2/count_0_s0/CLK</td>
</tr>
<tr>
<td>0.984</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C15[0][A]</td>
<td style=" font-weight:bold;">clkdiv_2/count_0_s0/Q</td>
</tr>
<tr>
<td>0.987</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>clkdiv_2/n61_s2/I0</td>
</tr>
<tr>
<td>1.262</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_2/n61_s2/F</td>
</tr>
<tr>
<td>1.262</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td style=" font-weight:bold;">clkdiv_2/count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>clkdiv_2/count_0_s0/CLK</td>
</tr>
<tr>
<td>0.737</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>clkdiv_2/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.262</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_2/count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_2/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>clkdiv_2/count_8_s0/CLK</td>
</tr>
<tr>
<td>0.984</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">clkdiv_2/count_8_s0/Q</td>
</tr>
<tr>
<td>0.987</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>clkdiv_2/n53_s2/I1</td>
</tr>
<tr>
<td>1.262</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_2/n53_s2/F</td>
</tr>
<tr>
<td>1.262</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">clkdiv_2/count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>clkdiv_2/count_8_s0/CLK</td>
</tr>
<tr>
<td>0.737</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>clkdiv_2/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.262</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_2/count_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_2/count_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>clkdiv_2/count_10_s0/CLK</td>
</tr>
<tr>
<td>0.984</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">clkdiv_2/count_10_s0/Q</td>
</tr>
<tr>
<td>0.987</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>clkdiv_2/n51_s2/I1</td>
</tr>
<tr>
<td>1.262</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_2/n51_s2/F</td>
</tr>
<tr>
<td>1.262</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">clkdiv_2/count_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>clkdiv_2/count_10_s0/CLK</td>
</tr>
<tr>
<td>0.737</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>clkdiv_2/count_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_dist_1/clkdiv_3/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_dist_1/clkdiv_3/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>disp_dist_1/clkdiv_3/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R6C6[0][A]</td>
<td style=" font-weight:bold;">disp_dist_1/clkdiv_3/count_0_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>disp_dist_1/clkdiv_3/n61_s8/I0</td>
</tr>
<tr>
<td>2.054</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/clkdiv_3/n61_s8/F</td>
</tr>
<tr>
<td>2.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td style=" font-weight:bold;">disp_dist_1/clkdiv_3/count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>disp_dist_1/clkdiv_3/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>disp_dist_1/clkdiv_3/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_dist_1/clkdiv_3/count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_dist_1/clkdiv_3/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>disp_dist_1/clkdiv_3/count_8_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C5[0][A]</td>
<td style=" font-weight:bold;">disp_dist_1/clkdiv_3/count_8_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>disp_dist_1/clkdiv_3/n53_s2/I0</td>
</tr>
<tr>
<td>2.054</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/clkdiv_3/n53_s2/F</td>
</tr>
<tr>
<td>2.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td style=" font-weight:bold;">disp_dist_1/clkdiv_3/count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>disp_dist_1/clkdiv_3/count_8_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>disp_dist_1/clkdiv_3/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_dist_1/clkdiv_3/count_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_dist_1/clkdiv_3/count_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>disp_dist_1/clkdiv_3/count_11_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C6[1][A]</td>
<td style=" font-weight:bold;">disp_dist_1/clkdiv_3/count_11_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>disp_dist_1/clkdiv_3/n50_s2/I2</td>
</tr>
<tr>
<td>2.054</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/clkdiv_3/n50_s2/F</td>
</tr>
<tr>
<td>2.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td style=" font-weight:bold;">disp_dist_1/clkdiv_3/count_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>disp_dist_1/clkdiv_3/count_11_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>disp_dist_1/clkdiv_3/count_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_dist_1/clkdiv_3/count_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_dist_1/clkdiv_3/count_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td>disp_dist_1/clkdiv_3/count_15_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R6C6[1][A]</td>
<td style=" font-weight:bold;">disp_dist_1/clkdiv_3/count_15_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td>disp_dist_1/clkdiv_3/n46_s2/I2</td>
</tr>
<tr>
<td>2.054</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td style=" background: #97FFFF;">disp_dist_1/clkdiv_3/n46_s2/F</td>
</tr>
<tr>
<td>2.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td style=" font-weight:bold;">disp_dist_1/clkdiv_3/count_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td>disp_dist_1/clkdiv_3/count_15_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C6[1][A]</td>
<td>disp_dist_1/clkdiv_3/count_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_3/count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_3/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>clkdiv_3/count_3_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C9[0][A]</td>
<td style=" font-weight:bold;">clkdiv_3/count_3_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>clkdiv_3/n58_s2/I1</td>
</tr>
<tr>
<td>2.054</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_3/n58_s2/F</td>
</tr>
<tr>
<td>2.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td style=" font-weight:bold;">clkdiv_3/count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>clkdiv_3/count_3_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>clkdiv_3/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_3/count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_3/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[1][A]</td>
<td>clkdiv_3/count_6_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C8[1][A]</td>
<td style=" font-weight:bold;">clkdiv_3/count_6_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[1][A]</td>
<td>clkdiv_3/n55_s2/I3</td>
</tr>
<tr>
<td>2.054</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C8[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_3/n55_s2/F</td>
</tr>
<tr>
<td>2.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[1][A]</td>
<td style=" font-weight:bold;">clkdiv_3/count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[1][A]</td>
<td>clkdiv_3/count_6_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C8[1][A]</td>
<td>clkdiv_3/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_3/count_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_3/count_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td>clkdiv_3/count_11_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C6[0][A]</td>
<td style=" font-weight:bold;">clkdiv_3/count_11_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td>clkdiv_3/n50_s2/I3</td>
</tr>
<tr>
<td>2.054</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_3/n50_s2/F</td>
</tr>
<tr>
<td>2.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td style=" font-weight:bold;">clkdiv_3/count_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td>clkdiv_3/count_11_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C6[0][A]</td>
<td>clkdiv_3/count_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_3/count_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_3/count_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td>clkdiv_3/count_13_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C8[0][A]</td>
<td style=" font-weight:bold;">clkdiv_3/count_13_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td>clkdiv_3/n48_s2/I1</td>
</tr>
<tr>
<td>2.054</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_3/n48_s2/F</td>
</tr>
<tr>
<td>2.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td style=" font-weight:bold;">clkdiv_3/count_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td>clkdiv_3/count_13_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C8[0][A]</td>
<td>clkdiv_3/count_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.939</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_nrst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count16_1/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>1.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>count_nrst_s1/CLK</td>
</tr>
<tr>
<td>1.373</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">count_nrst_s1/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">count16_1/count_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>21.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>count16_1/count_0_s0/CLK</td>
</tr>
<tr>
<td>21.001</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>count16_1/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.689, 83.259%; tC2Q: 0.340, 16.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.298</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_nrst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count16_1/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>1.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>count_nrst_s1/CLK</td>
</tr>
<tr>
<td>1.373</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">count_nrst_s1/Q</td>
</tr>
<tr>
<td>2.703</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td style=" font-weight:bold;">count16_1/count_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>21.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td>count16_1/count_1_s0/CLK</td>
</tr>
<tr>
<td>21.001</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C10[0][B]</td>
<td>count16_1/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.330, 79.659%; tC2Q: 0.340, 20.341%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.298</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_nrst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count16_1/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>1.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>count_nrst_s1/CLK</td>
</tr>
<tr>
<td>1.373</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">count_nrst_s1/Q</td>
</tr>
<tr>
<td>2.703</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" font-weight:bold;">count16_1/count_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>21.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>count16_1/count_2_s0/CLK</td>
</tr>
<tr>
<td>21.001</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>count16_1/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.330, 79.659%; tC2Q: 0.340, 20.341%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.298</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_nrst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count16_1/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>1.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>count_nrst_s1/CLK</td>
</tr>
<tr>
<td>1.373</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">count_nrst_s1/Q</td>
</tr>
<tr>
<td>2.703</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td style=" font-weight:bold;">count16_1/count_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>21.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>count16_1/count_3_s0/CLK</td>
</tr>
<tr>
<td>21.001</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>count16_1/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.330, 79.659%; tC2Q: 0.340, 20.341%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.298</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_nrst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count16_1/count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>1.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>count_nrst_s1/CLK</td>
</tr>
<tr>
<td>1.373</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">count_nrst_s1/Q</td>
</tr>
<tr>
<td>2.703</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td style=" font-weight:bold;">count16_1/count_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>21.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td>count16_1/count_4_s0/CLK</td>
</tr>
<tr>
<td>21.001</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C10[2][A]</td>
<td>count16_1/count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.330, 79.659%; tC2Q: 0.340, 20.341%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.298</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_nrst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count16_1/count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>1.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>count_nrst_s1/CLK</td>
</tr>
<tr>
<td>1.373</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">count_nrst_s1/Q</td>
</tr>
<tr>
<td>2.703</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td style=" font-weight:bold;">count16_1/count_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>21.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td>count16_1/count_5_s0/CLK</td>
</tr>
<tr>
<td>21.001</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C10[2][B]</td>
<td>count16_1/count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.330, 79.659%; tC2Q: 0.340, 20.341%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_nrst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count16_1/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>1.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>count_nrst_s1/CLK</td>
</tr>
<tr>
<td>1.373</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">count_nrst_s1/Q</td>
</tr>
<tr>
<td>2.699</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">count16_1/count_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>21.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>count16_1/count_6_s0/CLK</td>
</tr>
<tr>
<td>21.001</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>count16_1/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 79.617%; tC2Q: 0.340, 20.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_nrst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count16_1/count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>1.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>count_nrst_s1/CLK</td>
</tr>
<tr>
<td>1.373</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">count_nrst_s1/Q</td>
</tr>
<tr>
<td>2.699</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" font-weight:bold;">count16_1/count_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>21.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td>count16_1/count_7_s0/CLK</td>
</tr>
<tr>
<td>21.001</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[0][B]</td>
<td>count16_1/count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 79.617%; tC2Q: 0.340, 20.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_nrst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count16_1/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>1.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>count_nrst_s1/CLK</td>
</tr>
<tr>
<td>1.373</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">count_nrst_s1/Q</td>
</tr>
<tr>
<td>2.699</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" font-weight:bold;">count16_1/count_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>21.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>count16_1/count_8_s0/CLK</td>
</tr>
<tr>
<td>21.001</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>count16_1/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 79.617%; tC2Q: 0.340, 20.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_nrst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count16_1/count_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>1.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>count_nrst_s1/CLK</td>
</tr>
<tr>
<td>1.373</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">count_nrst_s1/Q</td>
</tr>
<tr>
<td>2.699</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td style=" font-weight:bold;">count16_1/count_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>21.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>count16_1/count_9_s0/CLK</td>
</tr>
<tr>
<td>21.001</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>count16_1/count_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 79.617%; tC2Q: 0.340, 20.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_nrst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count16_1/count_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>1.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>count_nrst_s1/CLK</td>
</tr>
<tr>
<td>1.373</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">count_nrst_s1/Q</td>
</tr>
<tr>
<td>2.699</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" font-weight:bold;">count16_1/count_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>21.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td>count16_1/count_10_s0/CLK</td>
</tr>
<tr>
<td>21.001</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[2][A]</td>
<td>count16_1/count_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 79.617%; tC2Q: 0.340, 20.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_nrst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count16_1/count_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>1.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>count_nrst_s1/CLK</td>
</tr>
<tr>
<td>1.373</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">count_nrst_s1/Q</td>
</tr>
<tr>
<td>2.699</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" font-weight:bold;">count16_1/count_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>21.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td>count16_1/count_11_s0/CLK</td>
</tr>
<tr>
<td>21.001</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[2][B]</td>
<td>count16_1/count_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 79.617%; tC2Q: 0.340, 20.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.333</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_nrst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count16_1/count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>1.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>count_nrst_s1/CLK</td>
</tr>
<tr>
<td>1.373</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">count_nrst_s1/Q</td>
</tr>
<tr>
<td>2.333</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">count16_1/count_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>21.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>count16_1/count_12_s0/CLK</td>
</tr>
<tr>
<td>21.001</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>count16_1/count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.961, 73.884%; tC2Q: 0.340, 26.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.333</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_nrst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count16_1/count_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>1.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>count_nrst_s1/CLK</td>
</tr>
<tr>
<td>1.373</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">count_nrst_s1/Q</td>
</tr>
<tr>
<td>2.333</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td style=" font-weight:bold;">count16_1/count_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>21.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td>count16_1/count_13_s0/CLK</td>
</tr>
<tr>
<td>21.001</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C12[0][B]</td>
<td>count16_1/count_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.961, 73.884%; tC2Q: 0.340, 26.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.333</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_nrst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count16_1/count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>1.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>count_nrst_s1/CLK</td>
</tr>
<tr>
<td>1.373</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">count_nrst_s1/Q</td>
</tr>
<tr>
<td>2.333</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td style=" font-weight:bold;">count16_1/count_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>21.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>count16_1/count_14_s0/CLK</td>
</tr>
<tr>
<td>21.001</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>count16_1/count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.961, 73.884%; tC2Q: 0.340, 26.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.333</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_nrst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count16_1/count_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>1.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>count_nrst_s1/CLK</td>
</tr>
<tr>
<td>1.373</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">count_nrst_s1/Q</td>
</tr>
<tr>
<td>2.333</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][B]</td>
<td style=" font-weight:bold;">count16_1/count_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>21.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][B]</td>
<td>count16_1/count_15_s0/CLK</td>
</tr>
<tr>
<td>21.001</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C12[1][B]</td>
<td>count16_1/count_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.961, 73.884%; tC2Q: 0.340, 26.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.861</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.608</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_nrst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count16_1/count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>count_nrst_s1/CLK</td>
</tr>
<tr>
<td>0.984</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">count_nrst_s1/Q</td>
</tr>
<tr>
<td>1.608</td>
<td>0.624</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">count16_1/count_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>count16_1/count_12_s0/CLK</td>
</tr>
<tr>
<td>0.746</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>count16_1/count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.624, 71.631%; tC2Q: 0.247, 28.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.861</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.608</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_nrst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count16_1/count_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>count_nrst_s1/CLK</td>
</tr>
<tr>
<td>0.984</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">count_nrst_s1/Q</td>
</tr>
<tr>
<td>1.608</td>
<td>0.624</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td style=" font-weight:bold;">count16_1/count_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td>count16_1/count_13_s0/CLK</td>
</tr>
<tr>
<td>0.746</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C12[0][B]</td>
<td>count16_1/count_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.624, 71.631%; tC2Q: 0.247, 28.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.861</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.608</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_nrst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count16_1/count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>count_nrst_s1/CLK</td>
</tr>
<tr>
<td>0.984</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">count_nrst_s1/Q</td>
</tr>
<tr>
<td>1.608</td>
<td>0.624</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td style=" font-weight:bold;">count16_1/count_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>count16_1/count_14_s0/CLK</td>
</tr>
<tr>
<td>0.746</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>count16_1/count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.624, 71.631%; tC2Q: 0.247, 28.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.861</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.608</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_nrst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count16_1/count_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>count_nrst_s1/CLK</td>
</tr>
<tr>
<td>0.984</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">count_nrst_s1/Q</td>
</tr>
<tr>
<td>1.608</td>
<td>0.624</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][B]</td>
<td style=" font-weight:bold;">count16_1/count_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][B]</td>
<td>count16_1/count_15_s0/CLK</td>
</tr>
<tr>
<td>0.746</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C12[1][B]</td>
<td>count16_1/count_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.624, 71.631%; tC2Q: 0.247, 28.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_nrst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count16_1/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>count_nrst_s1/CLK</td>
</tr>
<tr>
<td>0.984</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">count_nrst_s1/Q</td>
</tr>
<tr>
<td>1.809</td>
<td>0.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">count16_1/count_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>count16_1/count_6_s0/CLK</td>
</tr>
<tr>
<td>0.746</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>count16_1/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.825, 76.951%; tC2Q: 0.247, 23.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_nrst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count16_1/count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>count_nrst_s1/CLK</td>
</tr>
<tr>
<td>0.984</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">count_nrst_s1/Q</td>
</tr>
<tr>
<td>1.809</td>
<td>0.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" font-weight:bold;">count16_1/count_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td>count16_1/count_7_s0/CLK</td>
</tr>
<tr>
<td>0.746</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C11[0][B]</td>
<td>count16_1/count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.825, 76.951%; tC2Q: 0.247, 23.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_nrst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count16_1/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>count_nrst_s1/CLK</td>
</tr>
<tr>
<td>0.984</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">count_nrst_s1/Q</td>
</tr>
<tr>
<td>1.809</td>
<td>0.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" font-weight:bold;">count16_1/count_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>count16_1/count_8_s0/CLK</td>
</tr>
<tr>
<td>0.746</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>count16_1/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.825, 76.951%; tC2Q: 0.247, 23.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_nrst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count16_1/count_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>count_nrst_s1/CLK</td>
</tr>
<tr>
<td>0.984</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">count_nrst_s1/Q</td>
</tr>
<tr>
<td>1.809</td>
<td>0.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td style=" font-weight:bold;">count16_1/count_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>count16_1/count_9_s0/CLK</td>
</tr>
<tr>
<td>0.746</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>count16_1/count_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.825, 76.951%; tC2Q: 0.247, 23.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_nrst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count16_1/count_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>count_nrst_s1/CLK</td>
</tr>
<tr>
<td>0.984</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">count_nrst_s1/Q</td>
</tr>
<tr>
<td>1.809</td>
<td>0.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" font-weight:bold;">count16_1/count_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td>count16_1/count_10_s0/CLK</td>
</tr>
<tr>
<td>0.746</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C11[2][A]</td>
<td>count16_1/count_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.825, 76.951%; tC2Q: 0.247, 23.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_nrst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count16_1/count_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>count_nrst_s1/CLK</td>
</tr>
<tr>
<td>0.984</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">count_nrst_s1/Q</td>
</tr>
<tr>
<td>1.809</td>
<td>0.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" font-weight:bold;">count16_1/count_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td>count16_1/count_11_s0/CLK</td>
</tr>
<tr>
<td>0.746</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C11[2][B]</td>
<td>count16_1/count_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.825, 76.951%; tC2Q: 0.247, 23.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_nrst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count16_1/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>count_nrst_s1/CLK</td>
</tr>
<tr>
<td>0.984</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">count_nrst_s1/Q</td>
</tr>
<tr>
<td>1.811</td>
<td>0.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td style=" font-weight:bold;">count16_1/count_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td>count16_1/count_1_s0/CLK</td>
</tr>
<tr>
<td>0.746</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C10[0][B]</td>
<td>count16_1/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.827, 77.011%; tC2Q: 0.247, 22.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_nrst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count16_1/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>count_nrst_s1/CLK</td>
</tr>
<tr>
<td>0.984</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">count_nrst_s1/Q</td>
</tr>
<tr>
<td>1.811</td>
<td>0.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" font-weight:bold;">count16_1/count_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>count16_1/count_2_s0/CLK</td>
</tr>
<tr>
<td>0.746</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>count16_1/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.827, 77.011%; tC2Q: 0.247, 22.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_nrst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count16_1/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>count_nrst_s1/CLK</td>
</tr>
<tr>
<td>0.984</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">count_nrst_s1/Q</td>
</tr>
<tr>
<td>1.811</td>
<td>0.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td style=" font-weight:bold;">count16_1/count_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>count16_1/count_3_s0/CLK</td>
</tr>
<tr>
<td>0.746</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>count16_1/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.827, 77.011%; tC2Q: 0.247, 22.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_nrst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count16_1/count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>count_nrst_s1/CLK</td>
</tr>
<tr>
<td>0.984</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">count_nrst_s1/Q</td>
</tr>
<tr>
<td>1.811</td>
<td>0.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td style=" font-weight:bold;">count16_1/count_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td>count16_1/count_4_s0/CLK</td>
</tr>
<tr>
<td>0.746</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C10[2][A]</td>
<td>count16_1/count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.827, 77.011%; tC2Q: 0.247, 22.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_nrst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count16_1/count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>count_nrst_s1/CLK</td>
</tr>
<tr>
<td>0.984</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">count_nrst_s1/Q</td>
</tr>
<tr>
<td>1.811</td>
<td>0.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td style=" font-weight:bold;">count16_1/count_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td>count16_1/count_5_s0/CLK</td>
</tr>
<tr>
<td>0.746</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C10[2][B]</td>
<td>count16_1/count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.827, 77.011%; tC2Q: 0.247, 22.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_nrst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count16_1/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>count_nrst_s1/CLK</td>
</tr>
<tr>
<td>0.984</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">count_nrst_s1/Q</td>
</tr>
<tr>
<td>2.007</td>
<td>1.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">count16_1/count_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R5C15[2][A]</td>
<td>clkdiv_1/clk_out_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>count16_1/count_0_s0/CLK</td>
</tr>
<tr>
<td>0.746</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>count16_1/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.023, 80.549%; tC2Q: 0.247, 19.451%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.094</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clkdiv_1/count_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.509</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clkdiv_1/count_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>clkdiv_1/count_4_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.094</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clkdiv_1/count_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.509</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clkdiv_1/count_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>clkdiv_1/count_2_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.094</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clkdiv_3/count_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.509</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clkdiv_3/count_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>clkdiv_3/count_14_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.094</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clkdiv_3/count_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.509</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clkdiv_3/count_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>clkdiv_3/count_6_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.094</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>disp_dist_1/distance_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.509</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>disp_dist_1/distance_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>disp_dist_1/distance_6_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.094</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>disp_dist_1/distance_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.509</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>disp_dist_1/distance_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>disp_dist_1/distance_7_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.094</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clkdiv_3/count_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.509</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clkdiv_3/count_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>clkdiv_3/count_7_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.094</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>disp_dist_1/distance_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.509</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>disp_dist_1/distance_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>disp_dist_1/distance_8_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.094</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>disp_dist_1/distance_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.509</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>disp_dist_1/distance_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>disp_dist_1/distance_9_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.094</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clkdiv_1/clk_out_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.509</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clkdiv_1/clk_out_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>clkdiv_1/clk_out_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>58</td>
<td>clk_1mhz</td>
<td>2.672</td>
<td>1.393</td>
</tr>
<tr>
<td>55</td>
<td>clk_d</td>
<td>1.296</td>
<td>0.195</td>
</tr>
<tr>
<td>20</td>
<td>measure[15]</td>
<td>3.087</td>
<td>2.662</td>
</tr>
<tr>
<td>19</td>
<td>clkdiv_2/n7_109</td>
<td>13.093</td>
<td>1.586</td>
</tr>
<tr>
<td>18</td>
<td>measure[14]</td>
<td>3.026</td>
<td>2.303</td>
</tr>
<tr>
<td>18</td>
<td>measure[6]</td>
<td>7.941</td>
<td>2.070</td>
</tr>
<tr>
<td>17</td>
<td>disp_dist_1/mux7seg_1/col[0]</td>
<td>13.390</td>
<td>1.348</td>
</tr>
<tr>
<td>17</td>
<td>measure[4]</td>
<td>13.858</td>
<td>1.578</td>
</tr>
<tr>
<td>17</td>
<td>measure[13]</td>
<td>3.729</td>
<td>2.537</td>
</tr>
<tr>
<td>17</td>
<td>measure[7]</td>
<td>6.352</td>
<td>2.050</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R16C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R16C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R15C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R16C2</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
