module lfsr (input Clk,Reset,enable,
				 output [7:0] out);


logic        linear_feedback;


assign linear_feedback = !(out[7] ^ out[3]);

always_ff @(posedge Clk)
	if (Reset) 
	begin
	out <= 8'b0 ;
	end 
	else if (enable) 
	begin
	out <= {out[6],out[5],
          out[4],out[3],
          out[2],out[1],
          out[0], linear_feedback};
end 

endmodule
