Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Apr  7 11:07:29 2020
| Host         : patricknaughton01 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 16384 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -39.132    -2772.877                   1480                14201        0.045        0.000                      0                14201        3.000        0.000                       0                  2540  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
clk_fpga_0                         {0.000 5.000}      10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             -39.132    -2769.007                   1454                13718        0.045        0.000                      0                13718        3.750        0.000                       0                  2371  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0          0.824        0.000                      0                  323        0.236        0.000                      0                  323        4.500        0.000                       0                   165  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0       -0.468       -3.870                     26                  483        0.106        0.000                      0                  483  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         1454  Failing Endpoints,  Worst Slack      -39.132ns,  Total Violation    -2769.007ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -39.132ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        46.447ns  (logic 15.899ns (34.231%)  route 30.548ns (65.769%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.187ns
    Computed max time borrow:         4.813ns
    Time borrowed from endpoint:      4.813ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        2.307     3.601    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.725 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.887    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.011 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.291     4.302    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.426 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     4.580    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.704 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.319     5.024    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.148 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     5.297    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.421 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.282     5.703    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.827 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     6.119    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.243 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.397    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.521 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     6.808    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.932 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.264     7.197    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.321 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     7.469    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.593 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.304     7.897    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X43Y84         LUT1 (Prop_lut1_I0_O)        0.124     8.021 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.175    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X43Y84         LUT1 (Prop_lut1_I0_O)        0.124     8.299 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.303     8.602    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X44Y84         LUT1 (Prop_lut1_I0_O)        0.124     8.726 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     8.884    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X44Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.008 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.162     9.170    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X44Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.294 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     9.727    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.851 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.264    10.116    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.240 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    10.394    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.518 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.299    10.817    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    10.941 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    11.238    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.362 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.149    11.511    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.635 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    11.928    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    12.052 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.149    12.201    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    12.325 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.479    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    12.603 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.395    12.998    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.122 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.274    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.398 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.301    13.699    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    13.823 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.442    14.265    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    14.389 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.543    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    14.667 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    14.929    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.053 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.305    15.358    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.482 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    15.783    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.907 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.303    16.210    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.334 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.338    16.672    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.796 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.302    17.098    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.222 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    17.380    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.504 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.434    17.939    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X45Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.063 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    18.212    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X45Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.336 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.283    18.619    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.743 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.894    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.018 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.310    19.329    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    19.453 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    19.750    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    19.874 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    20.023    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    20.147 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    20.453    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    20.577 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.442    21.019    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    21.143 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.297    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    21.421 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.418    21.840    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    21.964 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    22.249    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    22.373 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.527    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    22.651 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.399    23.050    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124    23.174 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.303    23.477    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X50Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.601 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    23.763    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X50Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.887 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.443    24.330    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    24.454 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.605    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    24.729 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.883    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.007 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433    25.440    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.564 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.713    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.837 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    26.129    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.124    26.253 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.149    26.402    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.124    26.526 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    26.821    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y90         LUT1 (Prop_lut1_I0_O)        0.124    26.945 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.149    27.094    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X49Y90         LUT1 (Prop_lut1_I0_O)        0.124    27.218 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.348    27.566    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X48Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.092 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.641    28.733    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X49Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.259 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.809    30.068    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X46Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.618 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.644    31.262    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X47Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.788 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.988    32.776    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X46Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.326 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.627    33.952    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X45Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.478 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.829    35.307    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X44Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.833 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.822    36.655    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X46Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.205 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.808    38.014    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.540 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.813    39.353    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X47Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.879 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.932    40.811    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X46Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.361 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.647    42.008    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.534 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.922    43.456    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X41Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.982 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.632    44.614    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X43Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.140 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.780    45.921    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X43Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    46.447 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    46.447    design_1_i/top_0/inst/tdc1/delay_bufs[60]
    SLICE_X43Y90         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.477     2.656    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X43Y90         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.656    
                         clock uncertainty           -0.154     2.502    
                         time borrowed                4.813     7.315    
  -------------------------------------------------------------------
                         required time                          7.315    
                         arrival time                         -46.447    
  -------------------------------------------------------------------
                         slack                                -39.132    

Slack (VIOLATED) :        -38.902ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[59]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        46.461ns  (logic 15.913ns (34.251%)  route 30.548ns (65.749%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        2.307     3.601    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.725 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.887    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.011 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.291     4.302    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.426 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     4.580    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.704 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.319     5.024    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.148 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     5.297    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.421 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.282     5.703    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.827 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     6.119    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.243 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.397    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.521 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     6.808    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.932 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.264     7.197    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.321 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     7.469    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.593 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.304     7.897    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X43Y84         LUT1 (Prop_lut1_I0_O)        0.124     8.021 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.175    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X43Y84         LUT1 (Prop_lut1_I0_O)        0.124     8.299 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.303     8.602    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X44Y84         LUT1 (Prop_lut1_I0_O)        0.124     8.726 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     8.884    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X44Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.008 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.162     9.170    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X44Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.294 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     9.727    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.851 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.264    10.116    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.240 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    10.394    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.518 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.299    10.817    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    10.941 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    11.238    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.362 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.149    11.511    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.635 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    11.928    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    12.052 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.149    12.201    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    12.325 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.479    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    12.603 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.395    12.998    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.122 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.274    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.398 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.301    13.699    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    13.823 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.442    14.265    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    14.389 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.543    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    14.667 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    14.929    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.053 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.305    15.358    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.482 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    15.783    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.907 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.303    16.210    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.334 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.338    16.672    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.796 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.302    17.098    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.222 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    17.380    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.504 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.434    17.939    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X45Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.063 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    18.212    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X45Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.336 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.283    18.619    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.743 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.894    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.018 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.310    19.329    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    19.453 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    19.750    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    19.874 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    20.023    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    20.147 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    20.453    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    20.577 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.442    21.019    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    21.143 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.297    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    21.421 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.418    21.840    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    21.964 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    22.249    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    22.373 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.527    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    22.651 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.399    23.050    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124    23.174 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.303    23.477    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X50Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.601 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    23.763    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X50Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.887 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.443    24.330    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    24.454 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.605    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    24.729 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.883    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.007 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433    25.440    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.564 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.713    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.837 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    26.129    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.124    26.253 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.149    26.402    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.124    26.526 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    26.821    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y90         LUT1 (Prop_lut1_I0_O)        0.124    26.945 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.149    27.094    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X49Y90         LUT1 (Prop_lut1_I0_O)        0.124    27.218 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.348    27.566    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X48Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.092 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.641    28.733    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X49Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.259 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.809    30.068    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X46Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.618 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.644    31.262    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X47Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.788 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.988    32.776    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X46Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.326 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.627    33.952    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X45Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.478 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.829    35.307    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X44Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.833 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.822    36.655    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X46Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.205 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.808    38.014    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.540 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.813    39.353    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X47Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.879 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.932    40.811    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X46Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.361 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.647    42.008    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.534 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.922    43.456    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X41Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.982 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.632    44.614    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X43Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.140 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.780    45.921    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X43Y90         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    46.461 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[2]
                         net (fo=1, routed)           0.000    46.461    design_1_i/top_0/inst/tdc1/delay_bufs[59]
    SLICE_X43Y90         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.477     2.656    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X43Y90         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/G
                         clock pessimism              0.000     2.656    
                         clock uncertainty           -0.154     2.502    
                         time borrowed                5.057     7.559    
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                         -46.461    
  -------------------------------------------------------------------
                         slack                                -38.902    

Slack (VIOLATED) :        -38.827ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[58]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        46.386ns  (logic 15.838ns (34.144%)  route 30.548ns (65.856%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        2.307     3.601    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.725 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.887    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.011 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.291     4.302    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.426 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     4.580    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.704 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.319     5.024    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.148 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     5.297    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.421 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.282     5.703    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.827 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     6.119    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.243 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.397    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.521 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     6.808    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.932 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.264     7.197    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.321 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     7.469    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.593 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.304     7.897    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X43Y84         LUT1 (Prop_lut1_I0_O)        0.124     8.021 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.175    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X43Y84         LUT1 (Prop_lut1_I0_O)        0.124     8.299 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.303     8.602    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X44Y84         LUT1 (Prop_lut1_I0_O)        0.124     8.726 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     8.884    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X44Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.008 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.162     9.170    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X44Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.294 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     9.727    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.851 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.264    10.116    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.240 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    10.394    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.518 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.299    10.817    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    10.941 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    11.238    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.362 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.149    11.511    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.635 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    11.928    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    12.052 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.149    12.201    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    12.325 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.479    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    12.603 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.395    12.998    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.122 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.274    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.398 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.301    13.699    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    13.823 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.442    14.265    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    14.389 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.543    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    14.667 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    14.929    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.053 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.305    15.358    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.482 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    15.783    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.907 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.303    16.210    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.334 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.338    16.672    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.796 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.302    17.098    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.222 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    17.380    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.504 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.434    17.939    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X45Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.063 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    18.212    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X45Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.336 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.283    18.619    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.743 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.894    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.018 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.310    19.329    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    19.453 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    19.750    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    19.874 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    20.023    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    20.147 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    20.453    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    20.577 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.442    21.019    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    21.143 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.297    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    21.421 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.418    21.840    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    21.964 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    22.249    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    22.373 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.527    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    22.651 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.399    23.050    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124    23.174 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.303    23.477    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X50Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.601 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    23.763    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X50Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.887 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.443    24.330    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    24.454 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.605    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    24.729 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.883    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.007 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433    25.440    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.564 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.713    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.837 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    26.129    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.124    26.253 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.149    26.402    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.124    26.526 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    26.821    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y90         LUT1 (Prop_lut1_I0_O)        0.124    26.945 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.149    27.094    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X49Y90         LUT1 (Prop_lut1_I0_O)        0.124    27.218 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.348    27.566    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X48Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.092 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.641    28.733    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X49Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.259 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.809    30.068    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X46Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.618 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.644    31.262    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X47Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.788 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.988    32.776    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X46Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.326 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.627    33.952    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X45Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.478 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.829    35.307    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X44Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.833 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.822    36.655    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X46Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.205 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.808    38.014    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.540 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.813    39.353    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X47Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.879 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.932    40.811    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X46Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.361 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.647    42.008    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.534 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.922    43.456    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X41Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.982 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.632    44.614    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X43Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.140 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.780    45.921    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X43Y90         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    46.386 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[1]
                         net (fo=1, routed)           0.000    46.386    design_1_i/top_0/inst/tdc1/delay_bufs[58]
    SLICE_X43Y90         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.477     2.656    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X43Y90         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/G
                         clock pessimism              0.000     2.656    
                         clock uncertainty           -0.154     2.502    
                         time borrowed                5.057     7.559    
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                         -46.386    
  -------------------------------------------------------------------
                         slack                                -38.827    

Slack (VIOLATED) :        -38.741ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[57]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        46.300ns  (logic 15.752ns (34.022%)  route 30.548ns (65.978%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        2.307     3.601    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.725 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.887    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.011 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.291     4.302    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.426 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     4.580    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.704 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.319     5.024    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.148 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     5.297    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.421 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.282     5.703    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.827 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     6.119    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.243 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.397    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.521 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     6.808    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.932 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.264     7.197    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.321 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     7.469    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.593 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.304     7.897    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X43Y84         LUT1 (Prop_lut1_I0_O)        0.124     8.021 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.175    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X43Y84         LUT1 (Prop_lut1_I0_O)        0.124     8.299 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.303     8.602    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X44Y84         LUT1 (Prop_lut1_I0_O)        0.124     8.726 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     8.884    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X44Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.008 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.162     9.170    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X44Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.294 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     9.727    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.851 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.264    10.116    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.240 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    10.394    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.518 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.299    10.817    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    10.941 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    11.238    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.362 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.149    11.511    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.635 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    11.928    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    12.052 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.149    12.201    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    12.325 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.479    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    12.603 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.395    12.998    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.122 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.274    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.398 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.301    13.699    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    13.823 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.442    14.265    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    14.389 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.543    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    14.667 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    14.929    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.053 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.305    15.358    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.482 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    15.783    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.907 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.303    16.210    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.334 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.338    16.672    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.796 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.302    17.098    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.222 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    17.380    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.504 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.434    17.939    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X45Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.063 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    18.212    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X45Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.336 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.283    18.619    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.743 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.894    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.018 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.310    19.329    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    19.453 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    19.750    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    19.874 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    20.023    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    20.147 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    20.453    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    20.577 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.442    21.019    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    21.143 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.297    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    21.421 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.418    21.840    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    21.964 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    22.249    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    22.373 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.527    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    22.651 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.399    23.050    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124    23.174 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.303    23.477    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X50Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.601 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    23.763    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X50Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.887 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.443    24.330    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    24.454 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.605    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    24.729 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.883    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.007 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433    25.440    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.564 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.713    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.837 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    26.129    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.124    26.253 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.149    26.402    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.124    26.526 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    26.821    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y90         LUT1 (Prop_lut1_I0_O)        0.124    26.945 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.149    27.094    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X49Y90         LUT1 (Prop_lut1_I0_O)        0.124    27.218 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.348    27.566    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X48Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.092 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.641    28.733    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X49Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.259 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.809    30.068    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X46Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.618 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.644    31.262    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X47Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.788 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.988    32.776    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X46Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.326 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.627    33.952    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X45Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.478 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.829    35.307    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X44Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.833 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.822    36.655    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X46Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.205 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.808    38.014    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.540 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.813    39.353    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X47Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.879 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.932    40.811    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X46Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.361 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.647    42.008    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.534 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.922    43.456    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X41Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.982 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.632    44.614    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X43Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.140 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.780    45.921    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X43Y90         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    46.300 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[0]
                         net (fo=1, routed)           0.000    46.300    design_1_i/top_0/inst/tdc1/delay_bufs[57]
    SLICE_X43Y90         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.477     2.656    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X43Y90         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/G
                         clock pessimism              0.000     2.656    
                         clock uncertainty           -0.154     2.502    
                         time borrowed                5.057     7.559    
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                         -46.300    
  -------------------------------------------------------------------
                         slack                                -38.741    

Slack (VIOLATED) :        -37.597ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[55]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.154ns  (logic 15.387ns (34.076%)  route 29.767ns (65.923%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        2.307     3.601    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.725 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.887    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.011 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.291     4.302    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.426 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     4.580    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.704 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.319     5.024    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.148 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     5.297    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.421 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.282     5.703    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.827 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     6.119    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.243 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.397    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.521 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     6.808    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.932 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.264     7.197    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.321 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     7.469    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.593 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.304     7.897    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X43Y84         LUT1 (Prop_lut1_I0_O)        0.124     8.021 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.175    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X43Y84         LUT1 (Prop_lut1_I0_O)        0.124     8.299 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.303     8.602    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X44Y84         LUT1 (Prop_lut1_I0_O)        0.124     8.726 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     8.884    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X44Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.008 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.162     9.170    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X44Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.294 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     9.727    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.851 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.264    10.116    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.240 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    10.394    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.518 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.299    10.817    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    10.941 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    11.238    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.362 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.149    11.511    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.635 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    11.928    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    12.052 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.149    12.201    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    12.325 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.479    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    12.603 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.395    12.998    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.122 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.274    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.398 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.301    13.699    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    13.823 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.442    14.265    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    14.389 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.543    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    14.667 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    14.929    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.053 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.305    15.358    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.482 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    15.783    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.907 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.303    16.210    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.334 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.338    16.672    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.796 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.302    17.098    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.222 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    17.380    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.504 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.434    17.939    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X45Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.063 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    18.212    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X45Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.336 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.283    18.619    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.743 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.894    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.018 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.310    19.329    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    19.453 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    19.750    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    19.874 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    20.023    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    20.147 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    20.453    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    20.577 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.442    21.019    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    21.143 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.297    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    21.421 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.418    21.840    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    21.964 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    22.249    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    22.373 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.527    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    22.651 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.399    23.050    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124    23.174 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.303    23.477    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X50Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.601 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    23.763    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X50Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.887 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.443    24.330    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    24.454 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.605    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    24.729 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.883    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.007 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433    25.440    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.564 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.713    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.837 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    26.129    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.124    26.253 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.149    26.402    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.124    26.526 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    26.821    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y90         LUT1 (Prop_lut1_I0_O)        0.124    26.945 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.149    27.094    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X49Y90         LUT1 (Prop_lut1_I0_O)        0.124    27.218 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.348    27.566    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X48Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.092 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.641    28.733    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X49Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.259 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.809    30.068    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X46Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.618 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.644    31.262    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X47Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.788 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.988    32.776    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X46Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.326 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.627    33.952    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X45Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.478 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.829    35.307    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X44Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.833 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.822    36.655    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X46Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.205 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.808    38.014    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.540 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.813    39.353    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X47Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.879 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.932    40.811    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X46Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.361 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.647    42.008    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.534 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.922    43.456    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X41Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.982 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.632    44.614    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X43Y88         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    45.154 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[2]
                         net (fo=1, routed)           0.000    45.154    design_1_i/top_0/inst/tdc1/delay_bufs[55]
    SLICE_X43Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.476     2.655    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X43Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/G
                         clock pessimism              0.000     2.655    
                         clock uncertainty           -0.154     2.501    
                         time borrowed                5.057     7.558    
  -------------------------------------------------------------------
                         required time                          7.558    
                         arrival time                         -45.154    
  -------------------------------------------------------------------
                         slack                                -37.597    

Slack (VIOLATED) :        -37.522ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[54]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.079ns  (logic 15.312ns (33.967%)  route 29.767ns (66.033%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        2.307     3.601    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.725 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.887    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.011 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.291     4.302    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.426 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     4.580    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.704 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.319     5.024    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.148 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     5.297    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.421 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.282     5.703    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.827 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     6.119    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.243 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.397    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.521 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     6.808    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.932 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.264     7.197    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.321 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     7.469    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.593 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.304     7.897    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X43Y84         LUT1 (Prop_lut1_I0_O)        0.124     8.021 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.175    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X43Y84         LUT1 (Prop_lut1_I0_O)        0.124     8.299 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.303     8.602    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X44Y84         LUT1 (Prop_lut1_I0_O)        0.124     8.726 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     8.884    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X44Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.008 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.162     9.170    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X44Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.294 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     9.727    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.851 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.264    10.116    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.240 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    10.394    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.518 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.299    10.817    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    10.941 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    11.238    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.362 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.149    11.511    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.635 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    11.928    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    12.052 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.149    12.201    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    12.325 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.479    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    12.603 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.395    12.998    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.122 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.274    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.398 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.301    13.699    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    13.823 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.442    14.265    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    14.389 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.543    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    14.667 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    14.929    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.053 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.305    15.358    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.482 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    15.783    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.907 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.303    16.210    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.334 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.338    16.672    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.796 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.302    17.098    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.222 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    17.380    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.504 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.434    17.939    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X45Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.063 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    18.212    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X45Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.336 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.283    18.619    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.743 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.894    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.018 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.310    19.329    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    19.453 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    19.750    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    19.874 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    20.023    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    20.147 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    20.453    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    20.577 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.442    21.019    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    21.143 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.297    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    21.421 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.418    21.840    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    21.964 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    22.249    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    22.373 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.527    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    22.651 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.399    23.050    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124    23.174 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.303    23.477    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X50Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.601 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    23.763    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X50Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.887 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.443    24.330    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    24.454 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.605    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    24.729 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.883    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.007 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433    25.440    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.564 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.713    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.837 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    26.129    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.124    26.253 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.149    26.402    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.124    26.526 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    26.821    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y90         LUT1 (Prop_lut1_I0_O)        0.124    26.945 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.149    27.094    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X49Y90         LUT1 (Prop_lut1_I0_O)        0.124    27.218 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.348    27.566    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X48Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.092 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.641    28.733    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X49Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.259 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.809    30.068    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X46Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.618 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.644    31.262    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X47Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.788 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.988    32.776    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X46Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.326 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.627    33.952    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X45Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.478 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.829    35.307    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X44Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.833 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.822    36.655    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X46Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.205 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.808    38.014    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.540 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.813    39.353    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X47Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.879 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.932    40.811    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X46Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.361 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.647    42.008    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.534 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.922    43.456    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X41Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.982 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.632    44.614    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X43Y88         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    45.079 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[1]
                         net (fo=1, routed)           0.000    45.079    design_1_i/top_0/inst/tdc1/delay_bufs[54]
    SLICE_X43Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.476     2.655    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X43Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/G
                         clock pessimism              0.000     2.655    
                         clock uncertainty           -0.154     2.501    
                         time borrowed                5.057     7.558    
  -------------------------------------------------------------------
                         required time                          7.558    
                         arrival time                         -45.079    
  -------------------------------------------------------------------
                         slack                                -37.522    

Slack (VIOLATED) :        -37.491ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[56]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.140ns  (logic 15.373ns (34.056%)  route 29.767ns (65.944%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.149ns
    Computed max time borrow:         5.149ns
    Time borrowed from endpoint:      5.149ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.995ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        2.307     3.601    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.725 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.887    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.011 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.291     4.302    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.426 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     4.580    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.704 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.319     5.024    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.148 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     5.297    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.421 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.282     5.703    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.827 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     6.119    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.243 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.397    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.521 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     6.808    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.932 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.264     7.197    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.321 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     7.469    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.593 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.304     7.897    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X43Y84         LUT1 (Prop_lut1_I0_O)        0.124     8.021 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.175    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X43Y84         LUT1 (Prop_lut1_I0_O)        0.124     8.299 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.303     8.602    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X44Y84         LUT1 (Prop_lut1_I0_O)        0.124     8.726 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     8.884    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X44Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.008 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.162     9.170    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X44Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.294 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     9.727    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.851 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.264    10.116    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.240 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    10.394    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.518 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.299    10.817    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    10.941 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    11.238    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.362 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.149    11.511    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.635 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    11.928    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    12.052 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.149    12.201    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    12.325 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.479    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    12.603 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.395    12.998    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.122 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.274    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.398 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.301    13.699    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    13.823 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.442    14.265    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    14.389 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.543    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    14.667 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    14.929    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.053 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.305    15.358    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.482 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    15.783    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.907 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.303    16.210    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.334 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.338    16.672    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.796 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.302    17.098    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.222 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    17.380    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.504 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.434    17.939    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X45Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.063 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    18.212    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X45Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.336 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.283    18.619    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.743 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.894    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.018 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.310    19.329    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    19.453 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    19.750    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    19.874 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    20.023    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    20.147 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    20.453    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    20.577 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.442    21.019    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    21.143 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.297    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    21.421 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.418    21.840    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    21.964 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    22.249    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    22.373 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.527    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    22.651 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.399    23.050    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124    23.174 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.303    23.477    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X50Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.601 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    23.763    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X50Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.887 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.443    24.330    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    24.454 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.605    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    24.729 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.883    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.007 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433    25.440    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.564 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.713    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.837 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    26.129    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.124    26.253 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.149    26.402    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.124    26.526 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    26.821    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y90         LUT1 (Prop_lut1_I0_O)        0.124    26.945 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.149    27.094    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X49Y90         LUT1 (Prop_lut1_I0_O)        0.124    27.218 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.348    27.566    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X48Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.092 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.641    28.733    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X49Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.259 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.809    30.068    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X46Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.618 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.644    31.262    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X47Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.788 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.988    32.776    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X46Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.326 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.627    33.952    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X45Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.478 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.829    35.307    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X44Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.833 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.822    36.655    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X46Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.205 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.808    38.014    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.540 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.813    39.353    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X47Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.879 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.932    40.811    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X46Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.361 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.647    42.008    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.534 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.922    43.456    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X41Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.982 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.632    44.614    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X43Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.140 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.000    45.140    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X43Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.476     2.655    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X43Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/G
                         clock pessimism              0.000     2.655    
                         clock uncertainty           -0.154     2.501    
                         time borrowed                5.149     7.650    
  -------------------------------------------------------------------
                         required time                          7.650    
                         arrival time                         -45.140    
  -------------------------------------------------------------------
                         slack                                -37.491    

Slack (VIOLATED) :        -37.436ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[53]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.993ns  (logic 15.226ns (33.841%)  route 29.767ns (66.159%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        2.307     3.601    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.725 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.887    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.011 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.291     4.302    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.426 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     4.580    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.704 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.319     5.024    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.148 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     5.297    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.421 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.282     5.703    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.827 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     6.119    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.243 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.397    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.521 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     6.808    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.932 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.264     7.197    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.321 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     7.469    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.593 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.304     7.897    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X43Y84         LUT1 (Prop_lut1_I0_O)        0.124     8.021 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.175    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X43Y84         LUT1 (Prop_lut1_I0_O)        0.124     8.299 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.303     8.602    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X44Y84         LUT1 (Prop_lut1_I0_O)        0.124     8.726 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     8.884    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X44Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.008 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.162     9.170    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X44Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.294 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     9.727    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.851 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.264    10.116    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.240 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    10.394    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.518 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.299    10.817    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    10.941 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    11.238    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.362 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.149    11.511    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.635 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    11.928    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    12.052 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.149    12.201    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    12.325 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.479    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    12.603 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.395    12.998    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.122 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.274    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.398 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.301    13.699    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    13.823 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.442    14.265    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    14.389 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.543    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    14.667 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    14.929    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.053 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.305    15.358    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.482 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    15.783    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.907 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.303    16.210    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.334 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.338    16.672    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.796 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.302    17.098    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.222 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    17.380    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.504 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.434    17.939    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X45Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.063 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    18.212    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X45Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.336 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.283    18.619    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.743 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.894    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.018 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.310    19.329    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    19.453 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    19.750    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    19.874 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    20.023    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    20.147 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    20.453    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    20.577 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.442    21.019    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    21.143 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.297    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    21.421 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.418    21.840    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    21.964 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    22.249    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    22.373 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.527    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    22.651 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.399    23.050    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124    23.174 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.303    23.477    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X50Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.601 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    23.763    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X50Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.887 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.443    24.330    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    24.454 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.605    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    24.729 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.883    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.007 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433    25.440    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.564 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.713    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.837 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    26.129    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.124    26.253 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.149    26.402    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.124    26.526 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    26.821    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y90         LUT1 (Prop_lut1_I0_O)        0.124    26.945 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.149    27.094    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X49Y90         LUT1 (Prop_lut1_I0_O)        0.124    27.218 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.348    27.566    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X48Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.092 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.641    28.733    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X49Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.259 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.809    30.068    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X46Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.618 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.644    31.262    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X47Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.788 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.988    32.776    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X46Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.326 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.627    33.952    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X45Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.478 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.829    35.307    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X44Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.833 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.822    36.655    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X46Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.205 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.808    38.014    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.540 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.813    39.353    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X47Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.879 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.932    40.811    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X46Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.361 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.647    42.008    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.534 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.922    43.456    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X41Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.982 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.632    44.614    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X43Y88         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    44.993 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[0]
                         net (fo=1, routed)           0.000    44.993    design_1_i/top_0/inst/tdc1/delay_bufs[53]
    SLICE_X43Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.476     2.655    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X43Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/G
                         clock pessimism              0.000     2.655    
                         clock uncertainty           -0.154     2.501    
                         time borrowed                5.057     7.558    
  -------------------------------------------------------------------
                         required time                          7.558    
                         arrival time                         -44.993    
  -------------------------------------------------------------------
                         slack                                -37.436    

Slack (VIOLATED) :        -36.438ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[51]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.996ns  (logic 14.861ns (33.778%)  route 29.135ns (66.222%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        2.307     3.601    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.725 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.887    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.011 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.291     4.302    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.426 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     4.580    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.704 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.319     5.024    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.148 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     5.297    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.421 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.282     5.703    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.827 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     6.119    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.243 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.397    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.521 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     6.808    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.932 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.264     7.197    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.321 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     7.469    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.593 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.304     7.897    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X43Y84         LUT1 (Prop_lut1_I0_O)        0.124     8.021 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.175    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X43Y84         LUT1 (Prop_lut1_I0_O)        0.124     8.299 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.303     8.602    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X44Y84         LUT1 (Prop_lut1_I0_O)        0.124     8.726 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     8.884    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X44Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.008 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.162     9.170    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X44Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.294 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     9.727    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.851 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.264    10.116    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.240 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    10.394    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.518 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.299    10.817    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    10.941 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    11.238    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.362 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.149    11.511    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.635 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    11.928    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    12.052 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.149    12.201    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    12.325 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.479    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    12.603 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.395    12.998    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.122 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.274    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.398 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.301    13.699    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    13.823 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.442    14.265    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    14.389 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.543    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    14.667 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    14.929    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.053 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.305    15.358    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.482 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    15.783    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.907 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.303    16.210    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.334 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.338    16.672    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.796 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.302    17.098    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.222 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    17.380    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.504 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.434    17.939    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X45Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.063 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    18.212    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X45Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.336 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.283    18.619    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.743 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.894    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.018 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.310    19.329    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    19.453 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    19.750    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    19.874 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    20.023    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    20.147 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    20.453    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    20.577 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.442    21.019    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    21.143 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.297    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    21.421 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.418    21.840    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    21.964 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    22.249    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    22.373 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.527    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    22.651 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.399    23.050    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124    23.174 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.303    23.477    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X50Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.601 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    23.763    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X50Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.887 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.443    24.330    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    24.454 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.605    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    24.729 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.883    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.007 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433    25.440    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.564 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.713    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.837 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    26.129    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.124    26.253 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.149    26.402    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.124    26.526 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    26.821    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y90         LUT1 (Prop_lut1_I0_O)        0.124    26.945 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.149    27.094    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X49Y90         LUT1 (Prop_lut1_I0_O)        0.124    27.218 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.348    27.566    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X48Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.092 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.641    28.733    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X49Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.259 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.809    30.068    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X46Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.618 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.644    31.262    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X47Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.788 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.988    32.776    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X46Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.326 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.627    33.952    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X45Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.478 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.829    35.307    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X44Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.833 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.822    36.655    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X46Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.205 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.808    38.014    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.540 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.813    39.353    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X47Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.879 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.932    40.811    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X46Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.361 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.647    42.008    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.534 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.922    43.456    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X41Y88         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    43.996 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[2]
                         net (fo=1, routed)           0.000    43.996    design_1_i/top_0/inst/tdc1/delay_bufs[51]
    SLICE_X41Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.476     2.655    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X41Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/G
                         clock pessimism              0.000     2.655    
                         clock uncertainty           -0.154     2.501    
                         time borrowed                5.057     7.558    
  -------------------------------------------------------------------
                         required time                          7.558    
                         arrival time                         -43.996    
  -------------------------------------------------------------------
                         slack                                -36.438    

Slack (VIOLATED) :        -36.363ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[50]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.921ns  (logic 14.786ns (33.665%)  route 29.135ns (66.335%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        2.307     3.601    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.725 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.887    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.011 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.291     4.302    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.426 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     4.580    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.704 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.319     5.024    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.148 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     5.297    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.421 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.282     5.703    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.827 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     6.119    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.243 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.397    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.521 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     6.808    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.932 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.264     7.197    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.321 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     7.469    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.593 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.304     7.897    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X43Y84         LUT1 (Prop_lut1_I0_O)        0.124     8.021 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.175    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X43Y84         LUT1 (Prop_lut1_I0_O)        0.124     8.299 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.303     8.602    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X44Y84         LUT1 (Prop_lut1_I0_O)        0.124     8.726 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     8.884    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X44Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.008 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.162     9.170    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X44Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.294 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     9.727    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.851 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.264    10.116    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.240 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    10.394    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.518 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.299    10.817    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    10.941 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    11.238    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.362 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.149    11.511    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.635 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    11.928    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    12.052 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.149    12.201    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    12.325 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.479    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    12.603 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.395    12.998    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.122 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.274    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.398 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.301    13.699    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    13.823 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.442    14.265    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    14.389 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.543    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    14.667 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    14.929    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.053 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.305    15.358    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.482 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    15.783    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.907 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.303    16.210    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.334 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.338    16.672    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.796 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.302    17.098    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.222 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    17.380    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.504 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.434    17.939    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X45Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.063 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    18.212    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X45Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.336 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.283    18.619    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.743 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.894    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.018 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.310    19.329    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    19.453 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    19.750    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    19.874 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    20.023    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    20.147 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    20.453    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    20.577 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.442    21.019    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    21.143 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.297    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    21.421 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.418    21.840    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    21.964 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    22.249    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    22.373 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.527    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    22.651 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.399    23.050    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124    23.174 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.303    23.477    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X50Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.601 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    23.763    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X50Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.887 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.443    24.330    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    24.454 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.605    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    24.729 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.883    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.007 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433    25.440    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.564 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.713    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.837 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    26.129    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.124    26.253 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.149    26.402    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.124    26.526 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    26.821    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y90         LUT1 (Prop_lut1_I0_O)        0.124    26.945 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.149    27.094    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X49Y90         LUT1 (Prop_lut1_I0_O)        0.124    27.218 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.348    27.566    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X48Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.092 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.641    28.733    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X49Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.259 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.809    30.068    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X46Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.618 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.644    31.262    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X47Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.788 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.988    32.776    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X46Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.326 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.627    33.952    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X45Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.478 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.829    35.307    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X44Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.833 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.822    36.655    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X46Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.205 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.808    38.014    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.540 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.813    39.353    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X47Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.879 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.932    40.811    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X46Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.361 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.647    42.008    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.534 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.922    43.456    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X41Y88         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    43.921 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[1]
                         net (fo=1, routed)           0.000    43.921    design_1_i/top_0/inst/tdc1/delay_bufs[50]
    SLICE_X41Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.476     2.655    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X41Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/G
                         clock pessimism              0.000     2.655    
                         clock uncertainty           -0.154     2.501    
                         time borrowed                5.057     7.558    
  -------------------------------------------------------------------
                         required time                          7.558    
                         arrival time                         -43.921    
  -------------------------------------------------------------------
                         slack                                -36.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.519%)  route 0.132ns (41.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.639     0.975    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X39Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/Q
                         net (fo=5, routed)           0.132     1.248    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg_n_0_[3]
    SLICE_X39Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.293 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.293    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[4]_i_1_n_0
    SLICE_X39Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X39Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X39Y98         FDRE (Hold_fdre_C_D)         0.092     1.248    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (34.970%)  route 0.238ns (65.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X27Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDRE (Prop_fdre_C_Q)         0.128     1.037 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg/Q
                         net (fo=113, routed)         0.238     1.275    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0
    SLICE_X26Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[27]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y101        FDRE (Hold_fdre_C_CE)       -0.070     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (34.970%)  route 0.238ns (65.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X27Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDRE (Prop_fdre_C_Q)         0.128     1.037 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg/Q
                         net (fo=113, routed)         0.238     1.275    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0
    SLICE_X26Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[28]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y101        FDRE (Hold_fdre_C_CE)       -0.070     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (34.970%)  route 0.238ns (65.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X27Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDRE (Prop_fdre_C_Q)         0.128     1.037 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg/Q
                         net (fo=113, routed)         0.238     1.275    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0
    SLICE_X26Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[29]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y101        FDRE (Hold_fdre_C_CE)       -0.070     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (34.970%)  route 0.238ns (65.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X27Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDRE (Prop_fdre_C_Q)         0.128     1.037 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg/Q
                         net (fo=113, routed)         0.238     1.275    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0
    SLICE_X26Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[30]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y101        FDRE (Hold_fdre_C_CE)       -0.070     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.913%)  route 0.180ns (56.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.180     1.231    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X26Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.145%)  route 0.298ns (67.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X29Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=28, routed)          0.298     1.351    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/areset_d1
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X29Y100        FDRE (Hold_fdre_C_R)        -0.018     1.244    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.145%)  route 0.298ns (67.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X29Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=28, routed)          0.298     1.351    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/areset_d1
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X29Y100        FDRE (Hold_fdre_C_R)        -0.018     1.244    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.830%)  route 0.302ns (68.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X29Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=28, routed)          0.302     1.356    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/areset_d1
    SLICE_X28Y100        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X28Y100        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y100        FDSE (Hold_fdse_C_S)        -0.018     1.244    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.830%)  route 0.302ns (68.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X29Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=28, routed)          0.302     1.356    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/areset_d1
    SLICE_X28Y100        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X28Y100        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y100        FDSE (Hold_fdse_C_S)        -0.018     1.244    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y95    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y95    design_1_i/rst_ps7_0_100M/U0/SEQ/bsr_dec_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y95    design_1_i/rst_ps7_0_100M/U0/SEQ/bsr_dec_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X45Y96    design_1_i/rst_ps7_0_100M/U0/SEQ/bsr_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y95    design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y95    design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y95    design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X45Y96    design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y95    design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[0]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y81    design_1_i/top_0/inst/ram1/ram_reg_3584_3839_5_5/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y81    design_1_i/top_0/inst/ram1/ram_reg_3584_3839_5_5/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y82    design_1_i/top_0/inst/ram1/ram_reg_2048_2303_2_2/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y82    design_1_i/top_0/inst/ram1/ram_reg_2048_2303_2_2/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y82    design_1_i/top_0/inst/ram1/ram_reg_2048_2303_2_2/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y82    design_1_i/top_0/inst/ram1/ram_reg_2048_2303_2_2/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y81    design_1_i/top_0/inst/ram1/ram_reg_3584_3839_5_5/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y81    design_1_i/top_0/inst/ram1/ram_reg_3584_3839_5_5/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y67    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_2_2/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y67    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y84    design_1_i/top_0/inst/ram1/ram_reg_2048_2303_15_15/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y84    design_1_i/top_0/inst/ram1/ram_reg_2048_2303_15_15/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y88    design_1_i/top_0/inst/ram1/ram_reg_2048_2303_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y88    design_1_i/top_0/inst/ram1/ram_reg_2048_2303_1_1/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y88    design_1_i/top_0/inst/ram1/ram_reg_2048_2303_1_1/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y88    design_1_i/top_0/inst/ram1/ram_reg_2048_2303_1_1/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y65    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y65    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_1_1/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y65    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_1_1/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y65    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_1_1/RAMS64E_D/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.824ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.890ns  (logic 2.774ns (31.205%)  route 6.116ns (68.795%))
  Logic Levels:           13  (CARRY4=10 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 11.660 - 10.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.834     1.837    design_1_i/top_0/inst/clk2
    SLICE_X50Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.518     2.355 f  design_1_i/top_0/inst/virusEnQ_reg[16]/Q
                         net (fo=132, routed)         1.365     3.720    design_1_i/top_0/inst/virusEnQ[16]
    SLICE_X42Y106        LUT3 (Prop_lut3_I1_O)        0.124     3.844 r  design_1_i/top_0/inst/virusEnQ[127]_i_152/O
                         net (fo=1, routed)           0.000     3.844    design_1_i/top_0/inst/virusEnQ[127]_i_152_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.377 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_135/CO[3]
                         net (fo=1, routed)           0.000     4.377    design_1_i/top_0/inst/virusEnQ_reg[127]_i_135_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.494 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_121/CO[3]
                         net (fo=1, routed)           0.000     4.494    design_1_i/top_0/inst/virusEnQ_reg[127]_i_121_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.611 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_107/CO[3]
                         net (fo=1, routed)           0.000     4.611    design_1_i/top_0/inst/virusEnQ_reg[127]_i_107_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.728 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_93/CO[3]
                         net (fo=1, routed)           0.000     4.728    design_1_i/top_0/inst/virusEnQ_reg[127]_i_93_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.845 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_79/CO[3]
                         net (fo=1, routed)           0.000     4.845    design_1_i/top_0/inst/virusEnQ_reg[127]_i_79_n_0
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.962 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.962    design_1_i/top_0/inst/virusEnQ_reg[127]_i_65_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.079 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_51/CO[3]
                         net (fo=1, routed)           0.000     5.079    design_1_i/top_0/inst/virusEnQ_reg[127]_i_51_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.196 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.196    design_1_i/top_0/inst/virusEnQ_reg[127]_i_37_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.313 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.313    design_1_i/top_0/inst/virusEnQ_reg[127]_i_24_n_0
    SLICE_X42Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.542 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_14/CO[2]
                         net (fo=127, routed)         3.515     9.057    design_1_i/top_0/inst/virusEnD1
    SLICE_X43Y100        LUT6 (Prop_lut6_I1_O)        0.310     9.367 r  design_1_i/top_0/inst/virusEnQ[2]_i_2/O
                         net (fo=1, routed)           0.665    10.032    design_1_i/top_0/inst/virusEnQ[2]_i_2_n_0
    SLICE_X43Y100        LUT4 (Prop_lut4_I3_O)        0.124    10.156 r  design_1_i/top_0/inst/virusEnQ[2]_i_1/O
                         net (fo=1, routed)           0.570    10.727    design_1_i/top_0/inst/virusEnQ[2]_i_1_n_0
    SLICE_X43Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.657    11.660    design_1_i/top_0/inst/clk2
    SLICE_X43Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[2]/C
                         clock pessimism              0.032    11.692    
                         clock uncertainty           -0.074    11.617    
    SLICE_X43Y100        FDRE (Setup_fdre_C_D)       -0.067    11.550    design_1_i/top_0/inst/virusEnQ_reg[2]
  -------------------------------------------------------------------
                         required time                         11.550    
                         arrival time                         -10.727    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             1.038ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.710ns  (logic 2.774ns (31.847%)  route 5.936ns (68.153%))
  Logic Levels:           13  (CARRY4=10 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.834     1.837    design_1_i/top_0/inst/clk2
    SLICE_X50Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.518     2.355 f  design_1_i/top_0/inst/virusEnQ_reg[16]/Q
                         net (fo=132, routed)         1.365     3.720    design_1_i/top_0/inst/virusEnQ[16]
    SLICE_X42Y106        LUT3 (Prop_lut3_I1_O)        0.124     3.844 r  design_1_i/top_0/inst/virusEnQ[127]_i_152/O
                         net (fo=1, routed)           0.000     3.844    design_1_i/top_0/inst/virusEnQ[127]_i_152_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.377 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_135/CO[3]
                         net (fo=1, routed)           0.000     4.377    design_1_i/top_0/inst/virusEnQ_reg[127]_i_135_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.494 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_121/CO[3]
                         net (fo=1, routed)           0.000     4.494    design_1_i/top_0/inst/virusEnQ_reg[127]_i_121_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.611 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_107/CO[3]
                         net (fo=1, routed)           0.000     4.611    design_1_i/top_0/inst/virusEnQ_reg[127]_i_107_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.728 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_93/CO[3]
                         net (fo=1, routed)           0.000     4.728    design_1_i/top_0/inst/virusEnQ_reg[127]_i_93_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.845 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_79/CO[3]
                         net (fo=1, routed)           0.000     4.845    design_1_i/top_0/inst/virusEnQ_reg[127]_i_79_n_0
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.962 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.962    design_1_i/top_0/inst/virusEnQ_reg[127]_i_65_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.079 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_51/CO[3]
                         net (fo=1, routed)           0.000     5.079    design_1_i/top_0/inst/virusEnQ_reg[127]_i_51_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.196 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.196    design_1_i/top_0/inst/virusEnQ_reg[127]_i_37_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.313 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.313    design_1_i/top_0/inst/virusEnQ_reg[127]_i_24_n_0
    SLICE_X42Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.542 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_14/CO[2]
                         net (fo=127, routed)         3.326     8.868    design_1_i/top_0/inst/virusEnD1
    SLICE_X46Y102        LUT6 (Prop_lut6_I1_O)        0.310     9.178 r  design_1_i/top_0/inst/virusEnQ[12]_i_2/O
                         net (fo=1, routed)           0.658     9.836    design_1_i/top_0/inst/virusEnQ[12]_i_2_n_0
    SLICE_X46Y102        LUT4 (Prop_lut4_I3_O)        0.124     9.960 r  design_1_i/top_0/inst/virusEnQ[12]_i_1/O
                         net (fo=1, routed)           0.587    10.547    design_1_i/top_0/inst/virusEnQ[12]_i_1_n_0
    SLICE_X46Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.656    11.659    design_1_i/top_0/inst/clk2
    SLICE_X46Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[12]/C
                         clock pessimism              0.032    11.691    
                         clock uncertainty           -0.074    11.616    
    SLICE_X46Y102        FDRE (Setup_fdre_C_D)       -0.031    11.585    design_1_i/top_0/inst/virusEnQ_reg[12]
  -------------------------------------------------------------------
                         required time                         11.585    
                         arrival time                         -10.547    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.095ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.617ns  (logic 2.774ns (32.191%)  route 5.843ns (67.809%))
  Logic Levels:           13  (CARRY4=10 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.834     1.837    design_1_i/top_0/inst/clk2
    SLICE_X50Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.518     2.355 f  design_1_i/top_0/inst/virusEnQ_reg[16]/Q
                         net (fo=132, routed)         1.365     3.720    design_1_i/top_0/inst/virusEnQ[16]
    SLICE_X42Y106        LUT3 (Prop_lut3_I1_O)        0.124     3.844 r  design_1_i/top_0/inst/virusEnQ[127]_i_152/O
                         net (fo=1, routed)           0.000     3.844    design_1_i/top_0/inst/virusEnQ[127]_i_152_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.377 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_135/CO[3]
                         net (fo=1, routed)           0.000     4.377    design_1_i/top_0/inst/virusEnQ_reg[127]_i_135_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.494 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_121/CO[3]
                         net (fo=1, routed)           0.000     4.494    design_1_i/top_0/inst/virusEnQ_reg[127]_i_121_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.611 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_107/CO[3]
                         net (fo=1, routed)           0.000     4.611    design_1_i/top_0/inst/virusEnQ_reg[127]_i_107_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.728 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_93/CO[3]
                         net (fo=1, routed)           0.000     4.728    design_1_i/top_0/inst/virusEnQ_reg[127]_i_93_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.845 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_79/CO[3]
                         net (fo=1, routed)           0.000     4.845    design_1_i/top_0/inst/virusEnQ_reg[127]_i_79_n_0
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.962 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.962    design_1_i/top_0/inst/virusEnQ_reg[127]_i_65_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.079 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_51/CO[3]
                         net (fo=1, routed)           0.000     5.079    design_1_i/top_0/inst/virusEnQ_reg[127]_i_51_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.196 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.196    design_1_i/top_0/inst/virusEnQ_reg[127]_i_37_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.313 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.313    design_1_i/top_0/inst/virusEnQ_reg[127]_i_24_n_0
    SLICE_X42Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.542 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_14/CO[2]
                         net (fo=127, routed)         3.495     9.038    design_1_i/top_0/inst/virusEnD1
    SLICE_X45Y101        LUT6 (Prop_lut6_I1_O)        0.310     9.348 r  design_1_i/top_0/inst/virusEnQ[31]_i_2/O
                         net (fo=1, routed)           0.642     9.990    design_1_i/top_0/inst/virusEnQ[31]_i_2_n_0
    SLICE_X45Y101        LUT4 (Prop_lut4_I3_O)        0.124    10.114 r  design_1_i/top_0/inst/virusEnQ[31]_i_1/O
                         net (fo=1, routed)           0.340    10.454    design_1_i/top_0/inst/virusEnQ[31]_i_1_n_0
    SLICE_X45Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.656    11.659    design_1_i/top_0/inst/clk2
    SLICE_X45Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[31]/C
                         clock pessimism              0.032    11.691    
                         clock uncertainty           -0.074    11.616    
    SLICE_X45Y101        FDRE (Setup_fdre_C_D)       -0.067    11.549    design_1_i/top_0/inst/virusEnQ_reg[31]
  -------------------------------------------------------------------
                         required time                         11.549    
                         arrival time                         -10.454    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.559ns  (logic 2.774ns (32.411%)  route 5.785ns (67.589%))
  Logic Levels:           13  (CARRY4=10 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.834     1.837    design_1_i/top_0/inst/clk2
    SLICE_X50Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.518     2.355 f  design_1_i/top_0/inst/virusEnQ_reg[16]/Q
                         net (fo=132, routed)         1.365     3.720    design_1_i/top_0/inst/virusEnQ[16]
    SLICE_X42Y106        LUT3 (Prop_lut3_I1_O)        0.124     3.844 r  design_1_i/top_0/inst/virusEnQ[127]_i_152/O
                         net (fo=1, routed)           0.000     3.844    design_1_i/top_0/inst/virusEnQ[127]_i_152_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.377 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_135/CO[3]
                         net (fo=1, routed)           0.000     4.377    design_1_i/top_0/inst/virusEnQ_reg[127]_i_135_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.494 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_121/CO[3]
                         net (fo=1, routed)           0.000     4.494    design_1_i/top_0/inst/virusEnQ_reg[127]_i_121_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.611 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_107/CO[3]
                         net (fo=1, routed)           0.000     4.611    design_1_i/top_0/inst/virusEnQ_reg[127]_i_107_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.728 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_93/CO[3]
                         net (fo=1, routed)           0.000     4.728    design_1_i/top_0/inst/virusEnQ_reg[127]_i_93_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.845 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_79/CO[3]
                         net (fo=1, routed)           0.000     4.845    design_1_i/top_0/inst/virusEnQ_reg[127]_i_79_n_0
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.962 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.962    design_1_i/top_0/inst/virusEnQ_reg[127]_i_65_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.079 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_51/CO[3]
                         net (fo=1, routed)           0.000     5.079    design_1_i/top_0/inst/virusEnQ_reg[127]_i_51_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.196 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.196    design_1_i/top_0/inst/virusEnQ_reg[127]_i_37_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.313 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.313    design_1_i/top_0/inst/virusEnQ_reg[127]_i_24_n_0
    SLICE_X42Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.542 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_14/CO[2]
                         net (fo=127, routed)         3.540     9.082    design_1_i/top_0/inst/virusEnD1
    SLICE_X44Y100        LUT6 (Prop_lut6_I1_O)        0.310     9.392 r  design_1_i/top_0/inst/virusEnQ[1]_i_2/O
                         net (fo=1, routed)           0.500     9.892    design_1_i/top_0/inst/virusEnQ[1]_i_2_n_0
    SLICE_X45Y100        LUT4 (Prop_lut4_I3_O)        0.124    10.016 r  design_1_i/top_0/inst/virusEnQ[1]_i_1/O
                         net (fo=1, routed)           0.379    10.396    design_1_i/top_0/inst/virusEnQ[1]_i_1_n_0
    SLICE_X45Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.656    11.659    design_1_i/top_0/inst/clk2
    SLICE_X45Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[1]/C
                         clock pessimism              0.032    11.691    
                         clock uncertainty           -0.074    11.616    
    SLICE_X45Y100        FDRE (Setup_fdre_C_D)       -0.081    11.535    design_1_i/top_0/inst/virusEnQ_reg[1]
  -------------------------------------------------------------------
                         required time                         11.535    
                         arrival time                         -10.396    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.514ns  (logic 2.774ns (32.583%)  route 5.740ns (67.417%))
  Logic Levels:           13  (CARRY4=10 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 11.660 - 10.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.834     1.837    design_1_i/top_0/inst/clk2
    SLICE_X50Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.518     2.355 f  design_1_i/top_0/inst/virusEnQ_reg[16]/Q
                         net (fo=132, routed)         1.365     3.720    design_1_i/top_0/inst/virusEnQ[16]
    SLICE_X42Y106        LUT3 (Prop_lut3_I1_O)        0.124     3.844 r  design_1_i/top_0/inst/virusEnQ[127]_i_152/O
                         net (fo=1, routed)           0.000     3.844    design_1_i/top_0/inst/virusEnQ[127]_i_152_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.377 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_135/CO[3]
                         net (fo=1, routed)           0.000     4.377    design_1_i/top_0/inst/virusEnQ_reg[127]_i_135_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.494 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_121/CO[3]
                         net (fo=1, routed)           0.000     4.494    design_1_i/top_0/inst/virusEnQ_reg[127]_i_121_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.611 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_107/CO[3]
                         net (fo=1, routed)           0.000     4.611    design_1_i/top_0/inst/virusEnQ_reg[127]_i_107_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.728 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_93/CO[3]
                         net (fo=1, routed)           0.000     4.728    design_1_i/top_0/inst/virusEnQ_reg[127]_i_93_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.845 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_79/CO[3]
                         net (fo=1, routed)           0.000     4.845    design_1_i/top_0/inst/virusEnQ_reg[127]_i_79_n_0
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.962 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.962    design_1_i/top_0/inst/virusEnQ_reg[127]_i_65_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.079 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_51/CO[3]
                         net (fo=1, routed)           0.000     5.079    design_1_i/top_0/inst/virusEnQ_reg[127]_i_51_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.196 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.196    design_1_i/top_0/inst/virusEnQ_reg[127]_i_37_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.313 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.313    design_1_i/top_0/inst/virusEnQ_reg[127]_i_24_n_0
    SLICE_X42Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.542 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_14/CO[2]
                         net (fo=127, routed)         3.517     9.059    design_1_i/top_0/inst/virusEnD1
    SLICE_X43Y100        LUT6 (Prop_lut6_I1_O)        0.310     9.369 r  design_1_i/top_0/inst/virusEnQ[9]_i_2/O
                         net (fo=1, routed)           0.154     9.523    design_1_i/top_0/inst/virusEnQ[9]_i_2_n_0
    SLICE_X43Y100        LUT4 (Prop_lut4_I3_O)        0.124     9.647 r  design_1_i/top_0/inst/virusEnQ[9]_i_1/O
                         net (fo=1, routed)           0.704    10.351    design_1_i/top_0/inst/virusEnQ[9]_i_1_n_0
    SLICE_X43Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.657    11.660    design_1_i/top_0/inst/clk2
    SLICE_X43Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[9]/C
                         clock pessimism              0.032    11.692    
                         clock uncertainty           -0.074    11.617    
    SLICE_X43Y100        FDRE (Setup_fdre_C_D)       -0.081    11.536    design_1_i/top_0/inst/virusEnQ_reg[9]
  -------------------------------------------------------------------
                         required time                         11.536    
                         arrival time                         -10.351    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.437ns  (logic 2.774ns (32.879%)  route 5.663ns (67.121%))
  Logic Levels:           13  (CARRY4=10 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.834     1.837    design_1_i/top_0/inst/clk2
    SLICE_X50Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.518     2.355 f  design_1_i/top_0/inst/virusEnQ_reg[16]/Q
                         net (fo=132, routed)         1.365     3.720    design_1_i/top_0/inst/virusEnQ[16]
    SLICE_X42Y106        LUT3 (Prop_lut3_I1_O)        0.124     3.844 r  design_1_i/top_0/inst/virusEnQ[127]_i_152/O
                         net (fo=1, routed)           0.000     3.844    design_1_i/top_0/inst/virusEnQ[127]_i_152_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.377 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_135/CO[3]
                         net (fo=1, routed)           0.000     4.377    design_1_i/top_0/inst/virusEnQ_reg[127]_i_135_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.494 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_121/CO[3]
                         net (fo=1, routed)           0.000     4.494    design_1_i/top_0/inst/virusEnQ_reg[127]_i_121_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.611 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_107/CO[3]
                         net (fo=1, routed)           0.000     4.611    design_1_i/top_0/inst/virusEnQ_reg[127]_i_107_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.728 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_93/CO[3]
                         net (fo=1, routed)           0.000     4.728    design_1_i/top_0/inst/virusEnQ_reg[127]_i_93_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.845 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_79/CO[3]
                         net (fo=1, routed)           0.000     4.845    design_1_i/top_0/inst/virusEnQ_reg[127]_i_79_n_0
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.962 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.962    design_1_i/top_0/inst/virusEnQ_reg[127]_i_65_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.079 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_51/CO[3]
                         net (fo=1, routed)           0.000     5.079    design_1_i/top_0/inst/virusEnQ_reg[127]_i_51_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.196 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.196    design_1_i/top_0/inst/virusEnQ_reg[127]_i_37_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.313 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.313    design_1_i/top_0/inst/virusEnQ_reg[127]_i_24_n_0
    SLICE_X42Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.542 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_14/CO[2]
                         net (fo=127, routed)         2.844     8.386    design_1_i/top_0/inst/virusEnD1
    SLICE_X48Y102        LUT6 (Prop_lut6_I1_O)        0.310     8.696 r  design_1_i/top_0/inst/virusEnQ[26]_i_2/O
                         net (fo=1, routed)           0.804     9.500    design_1_i/top_0/inst/virusEnQ[26]_i_2_n_0
    SLICE_X48Y102        LUT4 (Prop_lut4_I3_O)        0.124     9.624 r  design_1_i/top_0/inst/virusEnQ[26]_i_1/O
                         net (fo=1, routed)           0.650    10.274    design_1_i/top_0/inst/virusEnQ[26]_i_1_n_0
    SLICE_X48Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.655    11.658    design_1_i/top_0/inst/clk2
    SLICE_X48Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[26]/C
                         clock pessimism              0.032    11.690    
                         clock uncertainty           -0.074    11.615    
    SLICE_X48Y102        FDRE (Setup_fdre_C_D)       -0.067    11.548    design_1_i/top_0/inst/virusEnQ_reg[26]
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                         -10.274    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.294ns  (logic 2.780ns (33.518%)  route 5.514ns (66.482%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.834     1.837    design_1_i/top_0/inst/clk2
    SLICE_X50Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.518     2.355 r  design_1_i/top_0/inst/virusEnQ_reg[16]/Q
                         net (fo=132, routed)         1.573     3.928    design_1_i/top_0/inst/virusEnQ[16]
    SLICE_X43Y103        LUT4 (Prop_lut4_I2_O)        0.124     4.052 r  design_1_i/top_0/inst/virusEnQ[127]_i_184/O
                         net (fo=1, routed)           0.000     4.052    design_1_i/top_0/inst/virusEnQ[127]_i_184_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.584 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_167/CO[3]
                         net (fo=1, routed)           0.000     4.584    design_1_i/top_0/inst/virusEnQ_reg[127]_i_167_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.698    design_1_i/top_0/inst/virusEnQ_reg[127]_i_154_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_140/CO[3]
                         net (fo=1, routed)           0.000     4.812    design_1_i/top_0/inst/virusEnQ_reg[127]_i_140_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.926 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.926    design_1_i/top_0/inst/virusEnQ_reg[127]_i_126_n_0
    SLICE_X43Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.040 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.040    design_1_i/top_0/inst/virusEnQ_reg[127]_i_112_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.154 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_98/CO[3]
                         net (fo=1, routed)           0.000     5.154    design_1_i/top_0/inst/virusEnQ_reg[127]_i_98_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.268 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_84/CO[3]
                         net (fo=1, routed)           0.000     5.268    design_1_i/top_0/inst/virusEnQ_reg[127]_i_84_n_0
    SLICE_X43Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.382 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.382    design_1_i/top_0/inst/virusEnQ_reg[127]_i_70_n_0
    SLICE_X43Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.496 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.496    design_1_i/top_0/inst/virusEnQ_reg[127]_i_56_n_0
    SLICE_X43Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.610 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.610    design_1_i/top_0/inst/virusEnQ_reg[127]_i_42_n_0
    SLICE_X43Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.724 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.724    design_1_i/top_0/inst/virusEnQ_reg[127]_i_28_n_0
    SLICE_X43Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.838 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.838    design_1_i/top_0/inst/virusEnQ_reg[127]_i_15_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.952 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.952    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X43Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.066 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.303     7.369    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X38Y113        LUT5 (Prop_lut5_I1_O)        0.124     7.493 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         2.638    10.131    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X45Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.656    11.659    design_1_i/top_0/inst/clk2
    SLICE_X45Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[0]/C
                         clock pessimism              0.032    11.691    
                         clock uncertainty           -0.074    11.616    
    SLICE_X45Y100        FDRE (Setup_fdre_C_CE)      -0.205    11.411    design_1_i/top_0/inst/virusEnQ_reg[0]
  -------------------------------------------------------------------
                         required time                         11.411    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.294ns  (logic 2.780ns (33.518%)  route 5.514ns (66.482%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.834     1.837    design_1_i/top_0/inst/clk2
    SLICE_X50Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.518     2.355 r  design_1_i/top_0/inst/virusEnQ_reg[16]/Q
                         net (fo=132, routed)         1.573     3.928    design_1_i/top_0/inst/virusEnQ[16]
    SLICE_X43Y103        LUT4 (Prop_lut4_I2_O)        0.124     4.052 r  design_1_i/top_0/inst/virusEnQ[127]_i_184/O
                         net (fo=1, routed)           0.000     4.052    design_1_i/top_0/inst/virusEnQ[127]_i_184_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.584 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_167/CO[3]
                         net (fo=1, routed)           0.000     4.584    design_1_i/top_0/inst/virusEnQ_reg[127]_i_167_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.698    design_1_i/top_0/inst/virusEnQ_reg[127]_i_154_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_140/CO[3]
                         net (fo=1, routed)           0.000     4.812    design_1_i/top_0/inst/virusEnQ_reg[127]_i_140_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.926 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.926    design_1_i/top_0/inst/virusEnQ_reg[127]_i_126_n_0
    SLICE_X43Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.040 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.040    design_1_i/top_0/inst/virusEnQ_reg[127]_i_112_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.154 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_98/CO[3]
                         net (fo=1, routed)           0.000     5.154    design_1_i/top_0/inst/virusEnQ_reg[127]_i_98_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.268 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_84/CO[3]
                         net (fo=1, routed)           0.000     5.268    design_1_i/top_0/inst/virusEnQ_reg[127]_i_84_n_0
    SLICE_X43Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.382 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.382    design_1_i/top_0/inst/virusEnQ_reg[127]_i_70_n_0
    SLICE_X43Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.496 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.496    design_1_i/top_0/inst/virusEnQ_reg[127]_i_56_n_0
    SLICE_X43Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.610 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.610    design_1_i/top_0/inst/virusEnQ_reg[127]_i_42_n_0
    SLICE_X43Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.724 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.724    design_1_i/top_0/inst/virusEnQ_reg[127]_i_28_n_0
    SLICE_X43Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.838 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.838    design_1_i/top_0/inst/virusEnQ_reg[127]_i_15_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.952 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.952    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X43Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.066 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.303     7.369    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X38Y113        LUT5 (Prop_lut5_I1_O)        0.124     7.493 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         2.638    10.131    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X45Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.656    11.659    design_1_i/top_0/inst/clk2
    SLICE_X45Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[1]/C
                         clock pessimism              0.032    11.691    
                         clock uncertainty           -0.074    11.616    
    SLICE_X45Y100        FDRE (Setup_fdre_C_CE)      -0.205    11.411    design_1_i/top_0/inst/virusEnQ_reg[1]
  -------------------------------------------------------------------
                         required time                         11.411    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.294ns  (logic 2.780ns (33.518%)  route 5.514ns (66.482%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.834     1.837    design_1_i/top_0/inst/clk2
    SLICE_X50Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.518     2.355 r  design_1_i/top_0/inst/virusEnQ_reg[16]/Q
                         net (fo=132, routed)         1.573     3.928    design_1_i/top_0/inst/virusEnQ[16]
    SLICE_X43Y103        LUT4 (Prop_lut4_I2_O)        0.124     4.052 r  design_1_i/top_0/inst/virusEnQ[127]_i_184/O
                         net (fo=1, routed)           0.000     4.052    design_1_i/top_0/inst/virusEnQ[127]_i_184_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.584 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_167/CO[3]
                         net (fo=1, routed)           0.000     4.584    design_1_i/top_0/inst/virusEnQ_reg[127]_i_167_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.698    design_1_i/top_0/inst/virusEnQ_reg[127]_i_154_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_140/CO[3]
                         net (fo=1, routed)           0.000     4.812    design_1_i/top_0/inst/virusEnQ_reg[127]_i_140_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.926 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.926    design_1_i/top_0/inst/virusEnQ_reg[127]_i_126_n_0
    SLICE_X43Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.040 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.040    design_1_i/top_0/inst/virusEnQ_reg[127]_i_112_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.154 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_98/CO[3]
                         net (fo=1, routed)           0.000     5.154    design_1_i/top_0/inst/virusEnQ_reg[127]_i_98_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.268 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_84/CO[3]
                         net (fo=1, routed)           0.000     5.268    design_1_i/top_0/inst/virusEnQ_reg[127]_i_84_n_0
    SLICE_X43Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.382 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.382    design_1_i/top_0/inst/virusEnQ_reg[127]_i_70_n_0
    SLICE_X43Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.496 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.496    design_1_i/top_0/inst/virusEnQ_reg[127]_i_56_n_0
    SLICE_X43Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.610 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.610    design_1_i/top_0/inst/virusEnQ_reg[127]_i_42_n_0
    SLICE_X43Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.724 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.724    design_1_i/top_0/inst/virusEnQ_reg[127]_i_28_n_0
    SLICE_X43Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.838 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.838    design_1_i/top_0/inst/virusEnQ_reg[127]_i_15_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.952 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.952    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X43Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.066 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.303     7.369    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X38Y113        LUT5 (Prop_lut5_I1_O)        0.124     7.493 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         2.638    10.131    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X45Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.656    11.659    design_1_i/top_0/inst/clk2
    SLICE_X45Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[4]/C
                         clock pessimism              0.032    11.691    
                         clock uncertainty           -0.074    11.616    
    SLICE_X45Y100        FDRE (Setup_fdre_C_CE)      -0.205    11.411    design_1_i/top_0/inst/virusEnQ_reg[4]
  -------------------------------------------------------------------
                         required time                         11.411    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.296ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.280ns  (logic 2.780ns (33.576%)  route 5.500ns (66.424%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 11.660 - 10.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.834     1.837    design_1_i/top_0/inst/clk2
    SLICE_X50Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.518     2.355 r  design_1_i/top_0/inst/virusEnQ_reg[16]/Q
                         net (fo=132, routed)         1.573     3.928    design_1_i/top_0/inst/virusEnQ[16]
    SLICE_X43Y103        LUT4 (Prop_lut4_I2_O)        0.124     4.052 r  design_1_i/top_0/inst/virusEnQ[127]_i_184/O
                         net (fo=1, routed)           0.000     4.052    design_1_i/top_0/inst/virusEnQ[127]_i_184_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.584 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_167/CO[3]
                         net (fo=1, routed)           0.000     4.584    design_1_i/top_0/inst/virusEnQ_reg[127]_i_167_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.698    design_1_i/top_0/inst/virusEnQ_reg[127]_i_154_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_140/CO[3]
                         net (fo=1, routed)           0.000     4.812    design_1_i/top_0/inst/virusEnQ_reg[127]_i_140_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.926 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.926    design_1_i/top_0/inst/virusEnQ_reg[127]_i_126_n_0
    SLICE_X43Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.040 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.040    design_1_i/top_0/inst/virusEnQ_reg[127]_i_112_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.154 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_98/CO[3]
                         net (fo=1, routed)           0.000     5.154    design_1_i/top_0/inst/virusEnQ_reg[127]_i_98_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.268 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_84/CO[3]
                         net (fo=1, routed)           0.000     5.268    design_1_i/top_0/inst/virusEnQ_reg[127]_i_84_n_0
    SLICE_X43Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.382 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.382    design_1_i/top_0/inst/virusEnQ_reg[127]_i_70_n_0
    SLICE_X43Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.496 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.496    design_1_i/top_0/inst/virusEnQ_reg[127]_i_56_n_0
    SLICE_X43Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.610 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.610    design_1_i/top_0/inst/virusEnQ_reg[127]_i_42_n_0
    SLICE_X43Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.724 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.724    design_1_i/top_0/inst/virusEnQ_reg[127]_i_28_n_0
    SLICE_X43Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.838 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.838    design_1_i/top_0/inst/virusEnQ_reg[127]_i_15_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.952 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.952    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X43Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.066 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.303     7.369    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X38Y113        LUT5 (Prop_lut5_I1_O)        0.124     7.493 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         2.624    10.117    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X43Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.657    11.660    design_1_i/top_0/inst/clk2
    SLICE_X43Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[20]/C
                         clock pessimism              0.032    11.692    
                         clock uncertainty           -0.074    11.617    
    SLICE_X43Y102        FDRE (Setup_fdre_C_CE)      -0.205    11.412    design_1_i/top_0/inst/virusEnQ_reg[20]
  -------------------------------------------------------------------
                         required time                         11.412    
                         arrival time                         -10.117    
  -------------------------------------------------------------------
                         slack                                  1.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.254ns (44.613%)  route 0.315ns (55.386%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.636     0.638    design_1_i/top_0/inst/clk2
    SLICE_X50Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y106        FDRE (Prop_fdre_C_Q)         0.164     0.802 r  design_1_i/top_0/inst/virusEnQ_reg[42]/Q
                         net (fo=132, routed)         0.144     0.946    design_1_i/top_0/inst/virusEnQ[42]
    SLICE_X48Y106        LUT6 (Prop_lut6_I0_O)        0.045     0.991 r  design_1_i/top_0/inst/virusEnQ[43]_i_2/O
                         net (fo=1, routed)           0.059     1.051    design_1_i/top_0/inst/virusEnQ[43]_i_2_n_0
    SLICE_X48Y106        LUT4 (Prop_lut4_I3_O)        0.045     1.096 r  design_1_i/top_0/inst/virusEnQ[43]_i_1/O
                         net (fo=1, routed)           0.112     1.207    design_1_i/top_0/inst/virusEnQ[43]_i_1_n_0
    SLICE_X48Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X48Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[43]/C
                         clock pessimism             -0.009     0.905    
    SLICE_X48Y106        FDRE (Hold_fdre_C_D)         0.066     0.971    design_1_i/top_0/inst/virusEnQ_reg[43]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.231ns (40.322%)  route 0.342ns (59.678%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.639     0.641    design_1_i/top_0/inst/clk2
    SLICE_X48Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y106        FDRE (Prop_fdre_C_Q)         0.141     0.782 r  design_1_i/top_0/inst/virusEnQ_reg[34]/Q
                         net (fo=132, routed)         0.178     0.960    design_1_i/top_0/inst/virusEnQ[34]
    SLICE_X50Y105        LUT6 (Prop_lut6_I0_O)        0.045     1.005 r  design_1_i/top_0/inst/virusEnQ[35]_i_2/O
                         net (fo=1, routed)           0.052     1.057    design_1_i/top_0/inst/virusEnQ[35]_i_2_n_0
    SLICE_X50Y105        LUT4 (Prop_lut4_I3_O)        0.045     1.102 r  design_1_i/top_0/inst/virusEnQ[35]_i_1/O
                         net (fo=1, routed)           0.112     1.214    design_1_i/top_0/inst/virusEnQ[35]_i_1_n_0
    SLICE_X50Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.908     0.910    design_1_i/top_0/inst/clk2
    SLICE_X50Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[35]/C
                         clock pessimism             -0.009     0.901    
    SLICE_X50Y105        FDRE (Hold_fdre_C_D)         0.052     0.953    design_1_i/top_0/inst/virusEnQ_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.662%)  route 0.260ns (58.338%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.640     0.642    design_1_i/top_0/inst/clk2
    SLICE_X39Y106        FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  design_1_i/top_0/inst/virusFlagQ_reg_rep__0/Q
                         net (fo=74, routed)          0.260     1.044    design_1_i/top_0/inst/virusFlagQ_reg_rep__0_n_0
    SLICE_X40Y112        LUT6 (Prop_lut6_I2_O)        0.045     1.089 r  design_1_i/top_0/inst/virusEnQ[84]_i_1/O
                         net (fo=1, routed)           0.000     1.089    design_1_i/top_0/inst/virusEnQ[84]_i_1_n_0
    SLICE_X40Y112        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.908     0.910    design_1_i/top_0/inst/clk2
    SLICE_X40Y112        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[84]/C
                         clock pessimism             -0.238     0.672    
    SLICE_X40Y112        FDRE (Hold_fdre_C_D)         0.091     0.763    design_1_i/top_0/inst/virusEnQ_reg[84]
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusFlagQ_reg_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.212%)  route 0.244ns (56.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.640     0.642    design_1_i/top_0/inst/clk2
    SLICE_X39Y106        FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  design_1_i/top_0/inst/virusFlagQ_reg_rep/Q
                         net (fo=73, routed)          0.244     1.028    design_1_i/top_0/inst/virusFlagQ_reg_rep_n_0
    SLICE_X39Y106        LUT6 (Prop_lut6_I0_O)        0.045     1.073 r  design_1_i/top_0/inst/virusFlagQ_rep_i_1/O
                         net (fo=1, routed)           0.000     1.073    design_1_i/top_0/inst/virusFlagQ_rep_i_1_n_0
    SLICE_X39Y106        FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X39Y106        FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg_rep/C
                         clock pessimism             -0.272     0.642    
    SLICE_X39Y106        FDRE (Hold_fdre_C_D)         0.092     0.734    design_1_i/top_0/inst/virusFlagQ_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusFlagQ_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.104%)  route 0.246ns (56.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.640     0.642    design_1_i/top_0/inst/clk2
    SLICE_X39Y106        FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  design_1_i/top_0/inst/virusFlagQ_reg_rep/Q
                         net (fo=73, routed)          0.246     1.029    design_1_i/top_0/inst/virusFlagQ_reg_rep_n_0
    SLICE_X39Y106        LUT6 (Prop_lut6_I0_O)        0.045     1.074 r  design_1_i/top_0/inst/virusFlagQ_i_1/O
                         net (fo=1, routed)           0.000     1.074    design_1_i/top_0/inst/virusFlagQ_i_1_n_0
    SLICE_X39Y106        FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X39Y106        FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/C
                         clock pessimism             -0.272     0.642    
    SLICE_X39Y106        FDRE (Hold_fdre_C_D)         0.091     0.733    design_1_i/top_0/inst/virusFlagQ_reg
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusFlagQ_reg_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.905%)  route 0.248ns (57.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.640     0.642    design_1_i/top_0/inst/clk2
    SLICE_X39Y106        FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  design_1_i/top_0/inst/virusFlagQ_reg_rep/Q
                         net (fo=73, routed)          0.248     1.031    design_1_i/top_0/inst/virusFlagQ_reg_rep_n_0
    SLICE_X39Y106        LUT6 (Prop_lut6_I0_O)        0.045     1.076 r  design_1_i/top_0/inst/virusFlagQ_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.076    design_1_i/top_0/inst/virusFlagQ_rep__0_i_1_n_0
    SLICE_X39Y106        FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X39Y106        FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg_rep__0/C
                         clock pessimism             -0.272     0.642    
    SLICE_X39Y106        FDRE (Hold_fdre_C_D)         0.092     0.734    design_1_i/top_0/inst/virusFlagQ_reg_rep__0
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.254ns (48.455%)  route 0.270ns (51.545%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.638     0.640    design_1_i/top_0/inst/clk2
    SLICE_X38Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y110        FDRE (Prop_fdre_C_Q)         0.164     0.804 r  design_1_i/top_0/inst/virusEnQ_reg[70]/Q
                         net (fo=132, routed)         0.216     1.020    design_1_i/top_0/inst/virusEnQ[70]
    SLICE_X38Y111        LUT6 (Prop_lut6_I4_O)        0.045     1.065 r  design_1_i/top_0/inst/virusEnQ[71]_i_2/O
                         net (fo=1, routed)           0.054     1.119    design_1_i/top_0/inst/virusEnQ[71]_i_2_n_0
    SLICE_X38Y111        LUT6 (Prop_lut6_I0_O)        0.045     1.164 r  design_1_i/top_0/inst/virusEnQ[71]_i_1/O
                         net (fo=1, routed)           0.000     1.164    design_1_i/top_0/inst/virusEnQ[71]_i_1_n_0
    SLICE_X38Y111        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.910     0.912    design_1_i/top_0/inst/clk2
    SLICE_X38Y111        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[71]/C
                         clock pessimism             -0.256     0.656    
    SLICE_X38Y111        FDRE (Hold_fdre_C_D)         0.121     0.777    design_1_i/top_0/inst/virusEnQ_reg[71]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.231ns (44.096%)  route 0.293ns (55.904%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.637     0.639    design_1_i/top_0/inst/clk2
    SLICE_X40Y112        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y112        FDRE (Prop_fdre_C_Q)         0.141     0.780 r  design_1_i/top_0/inst/virusEnQ_reg[84]/Q
                         net (fo=132, routed)         0.158     0.938    design_1_i/top_0/inst/virusEnQ[84]
    SLICE_X39Y111        LUT6 (Prop_lut6_I4_O)        0.045     0.983 r  design_1_i/top_0/inst/virusEnQ[85]_i_2/O
                         net (fo=1, routed)           0.135     1.118    design_1_i/top_0/inst/virusEnQ[85]_i_2_n_0
    SLICE_X39Y111        LUT6 (Prop_lut6_I0_O)        0.045     1.163 r  design_1_i/top_0/inst/virusEnQ[85]_i_1/O
                         net (fo=1, routed)           0.000     1.163    design_1_i/top_0/inst/virusEnQ[85]_i_1_n_0
    SLICE_X39Y111        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.910     0.912    design_1_i/top_0/inst/clk2
    SLICE_X39Y111        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[85]/C
                         clock pessimism             -0.238     0.674    
    SLICE_X39Y111        FDRE (Hold_fdre_C_D)         0.091     0.765    design_1_i/top_0/inst/virusEnQ_reg[85]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.254ns (32.553%)  route 0.526ns (67.447%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.635     0.637    design_1_i/top_0/inst/clk2
    SLICE_X50Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        FDRE (Prop_fdre_C_Q)         0.164     0.801 r  design_1_i/top_0/inst/virusEnQ_reg[45]/Q
                         net (fo=132, routed)         0.203     1.004    design_1_i/top_0/inst/virusEnQ[45]
    SLICE_X49Y106        LUT6 (Prop_lut6_I0_O)        0.045     1.049 r  design_1_i/top_0/inst/virusEnQ[46]_i_2/O
                         net (fo=1, routed)           0.210     1.259    design_1_i/top_0/inst/virusEnQ[46]_i_2_n_0
    SLICE_X49Y106        LUT4 (Prop_lut4_I3_O)        0.045     1.304 r  design_1_i/top_0/inst/virusEnQ[46]_i_1/O
                         net (fo=1, routed)           0.113     1.417    design_1_i/top_0/inst/virusEnQ[46]_i_1_n_0
    SLICE_X49Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X49Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[46]/C
                         clock pessimism             -0.009     0.905    
    SLICE_X49Y106        FDRE (Hold_fdre_C_D)         0.070     0.975    design_1_i/top_0/inst/virusEnQ_reg[46]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.231ns (40.876%)  route 0.334ns (59.124%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.636     0.638    design_1_i/top_0/inst/clk2
    SLICE_X41Y115        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDRE (Prop_fdre_C_Q)         0.141     0.779 r  design_1_i/top_0/inst/virusEnQ_reg[122]/Q
                         net (fo=132, routed)         0.136     0.915    design_1_i/top_0/inst/virusEnQ[122]
    SLICE_X39Y115        LUT6 (Prop_lut6_I0_O)        0.045     0.960 r  design_1_i/top_0/inst/virusEnQ[123]_i_2/O
                         net (fo=1, routed)           0.082     1.042    design_1_i/top_0/inst/virusEnQ[123]_i_2_n_0
    SLICE_X39Y115        LUT4 (Prop_lut4_I3_O)        0.045     1.087 r  design_1_i/top_0/inst/virusEnQ[123]_i_1/O
                         net (fo=1, routed)           0.116     1.203    design_1_i/top_0/inst/virusEnQ[123]_i_1_n_0
    SLICE_X39Y115        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.906     0.908    design_1_i/top_0/inst/clk2
    SLICE_X39Y115        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[123]/C
                         clock pessimism             -0.238     0.670    
    SLICE_X39Y115        FDRE (Hold_fdre_C_D)         0.070     0.740    design_1_i/top_0/inst/virusEnQ_reg[123]
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.463    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y101    design_1_i/top_0/inst/virusCounterQ_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y104    design_1_i/top_0/inst/virusCounterQ_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y103    design_1_i/top_0/inst/virusCounterQ_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y103    design_1_i/top_0/inst/virusCounterQ_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y103    design_1_i/top_0/inst/virusCounterQ_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y101    design_1_i/top_0/inst/virusCounterQ_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y102    design_1_i/top_0/inst/virusCounterQ_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y100    design_1_i/top_0/inst/virusEnQ_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y107    design_1_i/top_0/inst/virusEnQ_reg[39]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y107    design_1_i/top_0/inst/virusEnQ_reg[52]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y107    design_1_i/top_0/inst/virusCounterQ_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y107    design_1_i/top_0/inst/virusCounterQ_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y107    design_1_i/top_0/inst/virusCounterQ_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y107    design_1_i/top_0/inst/virusCounterQ_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y101    design_1_i/top_0/inst/virusCounterQ_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y104    design_1_i/top_0/inst/virusCounterQ_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y103    design_1_i/top_0/inst/virusCounterQ_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y103    design_1_i/top_0/inst/virusCounterQ_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y101    design_1_i/top_0/inst/virusCounterQ_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y101    design_1_i/top_0/inst/virusCounterQ_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y102    design_1_i/top_0/inst/virusCounterQ_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y100    design_1_i/top_0/inst/virusEnQ_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y100    design_1_i/top_0/inst/virusEnQ_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y101    design_1_i/top_0/inst/virusEnQ_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y102    design_1_i/top_0/inst/virusEnQ_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y102    design_1_i/top_0/inst/virusEnQ_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y101    design_1_i/top_0/inst/virusEnQ_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y103    design_1_i/top_0/inst/virusEnQ_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           26  Failing Endpoints,  Worst Slack       -0.468ns,  Total Violation       -3.870ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.468ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.670ns  (logic 1.324ns (15.272%)  route 7.346ns (84.728%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.692     2.986    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X29Y84         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.456     3.442 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.820     4.262    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]_1[14]
    SLICE_X29Y86         LUT4 (Prop_lut4_I2_O)        0.124     4.386 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_3/O
                         net (fo=12, routed)          1.194     5.580    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_1
    SLICE_X39Y84         LUT6 (Prop_lut6_I5_O)        0.124     5.704 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[8]_INST_0/O
                         net (fo=3, routed)           0.963     6.667    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[8]
    SLICE_X35Y84         LUT5 (Prop_lut5_I0_O)        0.124     6.791 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_12/O
                         net (fo=1, routed)           0.433     7.224    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_12_n_0
    SLICE_X35Y84         LUT6 (Prop_lut6_I1_O)        0.124     7.348 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_6/O
                         net (fo=3, routed)           0.990     8.338    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_6_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.462 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_5/O
                         net (fo=9, routed)           1.234     9.696    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_5_n_0
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.124     9.820 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2/O
                         net (fo=7, routed)           0.821    10.640    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_n_0
    SLICE_X40Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.764 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp/O
                         net (fo=32, routed)          0.891    11.656    design_1_i/top_0/inst/AxiSupporter1_n_361
    SLICE_X39Y107        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.655    11.658    design_1_i/top_0/inst/clk2
    SLICE_X39Y107        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[16]/C
                         clock pessimism              0.000    11.658    
                         clock uncertainty           -0.266    11.392    
    SLICE_X39Y107        FDRE (Setup_fdre_C_CE)      -0.205    11.187    design_1_i/top_0/inst/virusCounterQ_reg[16]
  -------------------------------------------------------------------
                         required time                         11.187    
                         arrival time                         -11.656    
  -------------------------------------------------------------------
                         slack                                 -0.468    

Slack (VIOLATED) :        -0.468ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.670ns  (logic 1.324ns (15.272%)  route 7.346ns (84.728%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.692     2.986    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X29Y84         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.456     3.442 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.820     4.262    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]_1[14]
    SLICE_X29Y86         LUT4 (Prop_lut4_I2_O)        0.124     4.386 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_3/O
                         net (fo=12, routed)          1.194     5.580    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_1
    SLICE_X39Y84         LUT6 (Prop_lut6_I5_O)        0.124     5.704 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[8]_INST_0/O
                         net (fo=3, routed)           0.963     6.667    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[8]
    SLICE_X35Y84         LUT5 (Prop_lut5_I0_O)        0.124     6.791 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_12/O
                         net (fo=1, routed)           0.433     7.224    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_12_n_0
    SLICE_X35Y84         LUT6 (Prop_lut6_I1_O)        0.124     7.348 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_6/O
                         net (fo=3, routed)           0.990     8.338    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_6_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.462 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_5/O
                         net (fo=9, routed)           1.234     9.696    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_5_n_0
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.124     9.820 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2/O
                         net (fo=7, routed)           0.821    10.640    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_n_0
    SLICE_X40Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.764 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp/O
                         net (fo=32, routed)          0.891    11.656    design_1_i/top_0/inst/AxiSupporter1_n_361
    SLICE_X39Y107        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.655    11.658    design_1_i/top_0/inst/clk2
    SLICE_X39Y107        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[18]/C
                         clock pessimism              0.000    11.658    
                         clock uncertainty           -0.266    11.392    
    SLICE_X39Y107        FDRE (Setup_fdre_C_CE)      -0.205    11.187    design_1_i/top_0/inst/virusCounterQ_reg[18]
  -------------------------------------------------------------------
                         required time                         11.187    
                         arrival time                         -11.656    
  -------------------------------------------------------------------
                         slack                                 -0.468    

Slack (VIOLATED) :        -0.468ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.670ns  (logic 1.324ns (15.272%)  route 7.346ns (84.728%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.692     2.986    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X29Y84         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.456     3.442 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.820     4.262    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]_1[14]
    SLICE_X29Y86         LUT4 (Prop_lut4_I2_O)        0.124     4.386 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_3/O
                         net (fo=12, routed)          1.194     5.580    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_1
    SLICE_X39Y84         LUT6 (Prop_lut6_I5_O)        0.124     5.704 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[8]_INST_0/O
                         net (fo=3, routed)           0.963     6.667    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[8]
    SLICE_X35Y84         LUT5 (Prop_lut5_I0_O)        0.124     6.791 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_12/O
                         net (fo=1, routed)           0.433     7.224    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_12_n_0
    SLICE_X35Y84         LUT6 (Prop_lut6_I1_O)        0.124     7.348 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_6/O
                         net (fo=3, routed)           0.990     8.338    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_6_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.462 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_5/O
                         net (fo=9, routed)           1.234     9.696    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_5_n_0
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.124     9.820 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2/O
                         net (fo=7, routed)           0.821    10.640    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_n_0
    SLICE_X40Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.764 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp/O
                         net (fo=32, routed)          0.891    11.656    design_1_i/top_0/inst/AxiSupporter1_n_361
    SLICE_X39Y107        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.655    11.658    design_1_i/top_0/inst/clk2
    SLICE_X39Y107        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[19]/C
                         clock pessimism              0.000    11.658    
                         clock uncertainty           -0.266    11.392    
    SLICE_X39Y107        FDRE (Setup_fdre_C_CE)      -0.205    11.187    design_1_i/top_0/inst/virusCounterQ_reg[19]
  -------------------------------------------------------------------
                         required time                         11.187    
                         arrival time                         -11.656    
  -------------------------------------------------------------------
                         slack                                 -0.468    

Slack (VIOLATED) :        -0.399ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.601ns  (logic 1.324ns (15.393%)  route 7.277ns (84.607%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -1.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.692     2.986    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X29Y84         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.456     3.442 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.820     4.262    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]_1[14]
    SLICE_X29Y86         LUT4 (Prop_lut4_I2_O)        0.124     4.386 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_3/O
                         net (fo=12, routed)          1.194     5.580    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_1
    SLICE_X39Y84         LUT6 (Prop_lut6_I5_O)        0.124     5.704 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[8]_INST_0/O
                         net (fo=3, routed)           0.963     6.667    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[8]
    SLICE_X35Y84         LUT5 (Prop_lut5_I0_O)        0.124     6.791 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_12/O
                         net (fo=1, routed)           0.433     7.224    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_12_n_0
    SLICE_X35Y84         LUT6 (Prop_lut6_I1_O)        0.124     7.348 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_6/O
                         net (fo=3, routed)           0.990     8.338    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_6_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.462 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_5/O
                         net (fo=9, routed)           1.234     9.696    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_5_n_0
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.124     9.820 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2/O
                         net (fo=7, routed)           0.821    10.640    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_n_0
    SLICE_X40Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.764 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp/O
                         net (fo=32, routed)          0.823    11.587    design_1_i/top_0/inst/AxiSupporter1_n_361
    SLICE_X37Y103        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.656    11.659    design_1_i/top_0/inst/clk2
    SLICE_X37Y103        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[5]/C
                         clock pessimism              0.000    11.659    
                         clock uncertainty           -0.266    11.393    
    SLICE_X37Y103        FDRE (Setup_fdre_C_CE)      -0.205    11.188    design_1_i/top_0/inst/virusCounterQ_reg[5]
  -------------------------------------------------------------------
                         required time                         11.188    
                         arrival time                         -11.587    
  -------------------------------------------------------------------
                         slack                                 -0.399    

Slack (VIOLATED) :        -0.297ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.534ns  (logic 1.324ns (15.515%)  route 7.210ns (84.485%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.692     2.986    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X29Y84         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.456     3.442 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.820     4.262    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]_1[14]
    SLICE_X29Y86         LUT4 (Prop_lut4_I2_O)        0.124     4.386 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_3/O
                         net (fo=12, routed)          1.194     5.580    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_1
    SLICE_X39Y84         LUT6 (Prop_lut6_I5_O)        0.124     5.704 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[8]_INST_0/O
                         net (fo=3, routed)           0.963     6.667    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[8]
    SLICE_X35Y84         LUT5 (Prop_lut5_I0_O)        0.124     6.791 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_12/O
                         net (fo=1, routed)           0.433     7.224    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_12_n_0
    SLICE_X35Y84         LUT6 (Prop_lut6_I1_O)        0.124     7.348 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_6/O
                         net (fo=3, routed)           0.990     8.338    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_6_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.462 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_5/O
                         net (fo=9, routed)           1.234     9.696    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_5_n_0
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.124     9.820 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2/O
                         net (fo=7, routed)           0.821    10.640    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_n_0
    SLICE_X40Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.764 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp/O
                         net (fo=32, routed)          0.756    11.520    design_1_i/top_0/inst/AxiSupporter1_n_361
    SLICE_X38Y107        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.655    11.658    design_1_i/top_0/inst/clk2
    SLICE_X38Y107        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[15]/C
                         clock pessimism              0.000    11.658    
                         clock uncertainty           -0.266    11.392    
    SLICE_X38Y107        FDRE (Setup_fdre_C_CE)      -0.169    11.223    design_1_i/top_0/inst/virusCounterQ_reg[15]
  -------------------------------------------------------------------
                         required time                         11.223    
                         arrival time                         -11.520    
  -------------------------------------------------------------------
                         slack                                 -0.297    

Slack (VIOLATED) :        -0.226ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.464ns  (logic 1.324ns (15.643%)  route 7.140ns (84.357%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -1.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.692     2.986    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X29Y84         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.456     3.442 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.820     4.262    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]_1[14]
    SLICE_X29Y86         LUT4 (Prop_lut4_I2_O)        0.124     4.386 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_3/O
                         net (fo=12, routed)          1.194     5.580    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_1
    SLICE_X39Y84         LUT6 (Prop_lut6_I5_O)        0.124     5.704 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[8]_INST_0/O
                         net (fo=3, routed)           0.963     6.667    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[8]
    SLICE_X35Y84         LUT5 (Prop_lut5_I0_O)        0.124     6.791 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_12/O
                         net (fo=1, routed)           0.433     7.224    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_12_n_0
    SLICE_X35Y84         LUT6 (Prop_lut6_I1_O)        0.124     7.348 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_6/O
                         net (fo=3, routed)           0.990     8.338    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_6_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.462 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_5/O
                         net (fo=9, routed)           1.234     9.696    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_5_n_0
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.124     9.820 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2/O
                         net (fo=7, routed)           0.821    10.640    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_n_0
    SLICE_X40Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.764 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp/O
                         net (fo=32, routed)          0.686    11.450    design_1_i/top_0/inst/AxiSupporter1_n_361
    SLICE_X38Y104        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.656    11.659    design_1_i/top_0/inst/clk2
    SLICE_X38Y104        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[4]/C
                         clock pessimism              0.000    11.659    
                         clock uncertainty           -0.266    11.393    
    SLICE_X38Y104        FDRE (Setup_fdre_C_CE)      -0.169    11.224    design_1_i/top_0/inst/virusCounterQ_reg[4]
  -------------------------------------------------------------------
                         required time                         11.224    
                         arrival time                         -11.450    
  -------------------------------------------------------------------
                         slack                                 -0.226    

Slack (VIOLATED) :        -0.157ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.359ns  (logic 1.324ns (15.839%)  route 7.035ns (84.161%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -1.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.692     2.986    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X29Y84         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.456     3.442 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.820     4.262    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]_1[14]
    SLICE_X29Y86         LUT4 (Prop_lut4_I2_O)        0.124     4.386 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_3/O
                         net (fo=12, routed)          1.194     5.580    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_1
    SLICE_X39Y84         LUT6 (Prop_lut6_I5_O)        0.124     5.704 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[8]_INST_0/O
                         net (fo=3, routed)           0.963     6.667    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[8]
    SLICE_X35Y84         LUT5 (Prop_lut5_I0_O)        0.124     6.791 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_12/O
                         net (fo=1, routed)           0.433     7.224    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_12_n_0
    SLICE_X35Y84         LUT6 (Prop_lut6_I1_O)        0.124     7.348 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_6/O
                         net (fo=3, routed)           0.990     8.338    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_6_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.462 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_5/O
                         net (fo=9, routed)           1.234     9.696    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_5_n_0
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.124     9.820 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2/O
                         net (fo=7, routed)           0.821    10.640    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_n_0
    SLICE_X40Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.764 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp/O
                         net (fo=32, routed)          0.581    11.345    design_1_i/top_0/inst/AxiSupporter1_n_361
    SLICE_X39Y103        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.656    11.659    design_1_i/top_0/inst/clk2
    SLICE_X39Y103        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[11]/C
                         clock pessimism              0.000    11.659    
                         clock uncertainty           -0.266    11.393    
    SLICE_X39Y103        FDRE (Setup_fdre_C_CE)      -0.205    11.188    design_1_i/top_0/inst/virusCounterQ_reg[11]
  -------------------------------------------------------------------
                         required time                         11.188    
                         arrival time                         -11.345    
  -------------------------------------------------------------------
                         slack                                 -0.157    

Slack (VIOLATED) :        -0.157ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.359ns  (logic 1.324ns (15.839%)  route 7.035ns (84.161%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -1.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.692     2.986    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X29Y84         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.456     3.442 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.820     4.262    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]_1[14]
    SLICE_X29Y86         LUT4 (Prop_lut4_I2_O)        0.124     4.386 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_3/O
                         net (fo=12, routed)          1.194     5.580    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_1
    SLICE_X39Y84         LUT6 (Prop_lut6_I5_O)        0.124     5.704 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[8]_INST_0/O
                         net (fo=3, routed)           0.963     6.667    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[8]
    SLICE_X35Y84         LUT5 (Prop_lut5_I0_O)        0.124     6.791 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_12/O
                         net (fo=1, routed)           0.433     7.224    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_12_n_0
    SLICE_X35Y84         LUT6 (Prop_lut6_I1_O)        0.124     7.348 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_6/O
                         net (fo=3, routed)           0.990     8.338    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_6_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.462 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_5/O
                         net (fo=9, routed)           1.234     9.696    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_5_n_0
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.124     9.820 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2/O
                         net (fo=7, routed)           0.821    10.640    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_n_0
    SLICE_X40Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.764 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp/O
                         net (fo=32, routed)          0.581    11.345    design_1_i/top_0/inst/AxiSupporter1_n_361
    SLICE_X39Y103        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.656    11.659    design_1_i/top_0/inst/clk2
    SLICE_X39Y103        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[2]/C
                         clock pessimism              0.000    11.659    
                         clock uncertainty           -0.266    11.393    
    SLICE_X39Y103        FDRE (Setup_fdre_C_CE)      -0.205    11.188    design_1_i/top_0/inst/virusCounterQ_reg[2]
  -------------------------------------------------------------------
                         required time                         11.188    
                         arrival time                         -11.345    
  -------------------------------------------------------------------
                         slack                                 -0.157    

Slack (VIOLATED) :        -0.157ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.359ns  (logic 1.324ns (15.839%)  route 7.035ns (84.161%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -1.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.692     2.986    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X29Y84         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.456     3.442 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.820     4.262    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]_1[14]
    SLICE_X29Y86         LUT4 (Prop_lut4_I2_O)        0.124     4.386 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_3/O
                         net (fo=12, routed)          1.194     5.580    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_1
    SLICE_X39Y84         LUT6 (Prop_lut6_I5_O)        0.124     5.704 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[8]_INST_0/O
                         net (fo=3, routed)           0.963     6.667    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[8]
    SLICE_X35Y84         LUT5 (Prop_lut5_I0_O)        0.124     6.791 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_12/O
                         net (fo=1, routed)           0.433     7.224    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_12_n_0
    SLICE_X35Y84         LUT6 (Prop_lut6_I1_O)        0.124     7.348 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_6/O
                         net (fo=3, routed)           0.990     8.338    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_6_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.462 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_5/O
                         net (fo=9, routed)           1.234     9.696    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_5_n_0
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.124     9.820 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2/O
                         net (fo=7, routed)           0.821    10.640    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_n_0
    SLICE_X40Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.764 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp/O
                         net (fo=32, routed)          0.581    11.345    design_1_i/top_0/inst/AxiSupporter1_n_361
    SLICE_X39Y103        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.656    11.659    design_1_i/top_0/inst/clk2
    SLICE_X39Y103        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[6]/C
                         clock pessimism              0.000    11.659    
                         clock uncertainty           -0.266    11.393    
    SLICE_X39Y103        FDRE (Setup_fdre_C_CE)      -0.205    11.188    design_1_i/top_0/inst/virusCounterQ_reg[6]
  -------------------------------------------------------------------
                         required time                         11.188    
                         arrival time                         -11.345    
  -------------------------------------------------------------------
                         slack                                 -0.157    

Slack (VIOLATED) :        -0.157ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.359ns  (logic 1.324ns (15.839%)  route 7.035ns (84.161%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -1.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.692     2.986    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X29Y84         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.456     3.442 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.820     4.262    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]_1[14]
    SLICE_X29Y86         LUT4 (Prop_lut4_I2_O)        0.124     4.386 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_3/O
                         net (fo=12, routed)          1.194     5.580    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_1
    SLICE_X39Y84         LUT6 (Prop_lut6_I5_O)        0.124     5.704 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[8]_INST_0/O
                         net (fo=3, routed)           0.963     6.667    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[8]
    SLICE_X35Y84         LUT5 (Prop_lut5_I0_O)        0.124     6.791 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_12/O
                         net (fo=1, routed)           0.433     7.224    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_12_n_0
    SLICE_X35Y84         LUT6 (Prop_lut6_I1_O)        0.124     7.348 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_6/O
                         net (fo=3, routed)           0.990     8.338    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_6_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.462 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_5/O
                         net (fo=9, routed)           1.234     9.696    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_5_n_0
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.124     9.820 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2/O
                         net (fo=7, routed)           0.821    10.640    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_n_0
    SLICE_X40Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.764 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp/O
                         net (fo=32, routed)          0.581    11.345    design_1_i/top_0/inst/AxiSupporter1_n_361
    SLICE_X39Y103        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.656    11.659    design_1_i/top_0/inst/clk2
    SLICE_X39Y103        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[7]/C
                         clock pessimism              0.000    11.659    
                         clock uncertainty           -0.266    11.393    
    SLICE_X39Y103        FDRE (Setup_fdre_C_CE)      -0.205    11.188    design_1_i/top_0/inst/virusCounterQ_reg[7]
  -------------------------------------------------------------------
                         required time                         11.188    
                         arrival time                         -11.345    
  -------------------------------------------------------------------
                         slack                                 -0.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.973%)  route 0.219ns (54.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.636     0.972    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X48Y107        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y107        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  design_1_i/top_0/inst/virusMaskQ_reg[69]/Q
                         net (fo=5, routed)           0.219     1.332    design_1_i/top_0/inst/virusMaskQ[69]
    SLICE_X49Y109        LUT6 (Prop_lut6_I3_O)        0.045     1.377 r  design_1_i/top_0/inst/virusEnQ[69]_i_1/O
                         net (fo=1, routed)           0.000     1.377    design_1_i/top_0/inst/virusEnQ[69]_i_1_n_0
    SLICE_X49Y109        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.911     0.913    design_1_i/top_0/inst/clk2
    SLICE_X49Y109        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[69]/C
                         clock pessimism              0.000     0.913    
                         clock uncertainty            0.266     1.179    
    SLICE_X49Y109        FDRE (Hold_fdre_C_D)         0.092     1.271    design_1_i/top_0/inst/virusEnQ_reg[69]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.138%)  route 0.200ns (51.862%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.636     0.972    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X47Y111        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  design_1_i/top_0/inst/virusMaskQ_reg[62]/Q
                         net (fo=5, routed)           0.088     1.201    design_1_i/top_0/inst/virusMaskQ[62]
    SLICE_X46Y111        LUT4 (Prop_lut4_I0_O)        0.045     1.246 r  design_1_i/top_0/inst/virusEnQ[62]_i_1/O
                         net (fo=1, routed)           0.112     1.358    design_1_i/top_0/inst/virusEnQ[62]_i_1_n_0
    SLICE_X46Y111        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.910     0.912    design_1_i/top_0/inst/clk2
    SLICE_X46Y111        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[62]/C
                         clock pessimism              0.000     0.912    
                         clock uncertainty            0.266     1.178    
    SLICE_X46Y111        FDRE (Hold_fdre_C_D)         0.059     1.237    design_1_i/top_0/inst/virusEnQ_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.912%)  route 0.238ns (56.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.637     0.973    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X41Y108        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y108        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/top_0/inst/virusMaskQ_reg[84]/Q
                         net (fo=5, routed)           0.238     1.352    design_1_i/top_0/inst/virusMaskQ[84]
    SLICE_X40Y112        LUT6 (Prop_lut6_I3_O)        0.045     1.397 r  design_1_i/top_0/inst/virusEnQ[84]_i_1/O
                         net (fo=1, routed)           0.000     1.397    design_1_i/top_0/inst/virusEnQ[84]_i_1_n_0
    SLICE_X40Y112        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.908     0.910    design_1_i/top_0/inst/clk2
    SLICE_X40Y112        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[84]/C
                         clock pessimism              0.000     0.910    
                         clock uncertainty            0.266     1.176    
    SLICE_X40Y112        FDRE (Hold_fdre_C_D)         0.091     1.267    design_1_i/top_0/inst/virusEnQ_reg[84]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.991%)  route 0.247ns (57.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.637     0.973    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X39Y109        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/top_0/inst/virusMaskQ_reg[85]/Q
                         net (fo=5, routed)           0.247     1.361    design_1_i/top_0/inst/virusMaskQ[85]
    SLICE_X39Y111        LUT6 (Prop_lut6_I3_O)        0.045     1.406 r  design_1_i/top_0/inst/virusEnQ[85]_i_1/O
                         net (fo=1, routed)           0.000     1.406    design_1_i/top_0/inst/virusEnQ[85]_i_1_n_0
    SLICE_X39Y111        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.910     0.912    design_1_i/top_0/inst/clk2
    SLICE_X39Y111        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[85]/C
                         clock pessimism              0.000     0.912    
                         clock uncertainty            0.266     1.178    
    SLICE_X39Y111        FDRE (Hold_fdre_C_D)         0.091     1.269    design_1_i/top_0/inst/virusEnQ_reg[85]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.632%)  route 0.250ns (57.368%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.639     0.975    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X44Y102        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/top_0/inst/virusMaskQ_reg[31]/Q
                         net (fo=5, routed)           0.137     1.253    design_1_i/top_0/inst/virusMaskQ[31]
    SLICE_X45Y101        LUT4 (Prop_lut4_I0_O)        0.045     1.298 r  design_1_i/top_0/inst/virusEnQ[31]_i_1/O
                         net (fo=1, routed)           0.113     1.411    design_1_i/top_0/inst/virusEnQ[31]_i_1_n_0
    SLICE_X45Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X45Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[31]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.266     1.181    
    SLICE_X45Y101        FDRE (Hold_fdre_C_D)         0.070     1.251    design_1_i/top_0/inst/virusEnQ_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.186ns (37.133%)  route 0.315ns (62.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.636     0.972    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X40Y110        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  design_1_i/top_0/inst/virusMaskQ_reg[71]/Q
                         net (fo=5, routed)           0.315     1.428    design_1_i/top_0/inst/virusMaskQ[71]
    SLICE_X38Y111        LUT6 (Prop_lut6_I3_O)        0.045     1.473 r  design_1_i/top_0/inst/virusEnQ[71]_i_1/O
                         net (fo=1, routed)           0.000     1.473    design_1_i/top_0/inst/virusEnQ[71]_i_1_n_0
    SLICE_X38Y111        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.910     0.912    design_1_i/top_0/inst/clk2
    SLICE_X38Y111        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[71]/C
                         clock pessimism              0.000     0.912    
                         clock uncertainty            0.266     1.178    
    SLICE_X38Y111        FDRE (Hold_fdre_C_D)         0.121     1.299    design_1_i/top_0/inst/virusEnQ_reg[71]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.186ns (33.418%)  route 0.371ns (66.582%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.557     0.893    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X44Y99         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/top_0/inst/virusMaskQ_reg[4]/Q
                         net (fo=5, routed)           0.255     1.288    design_1_i/top_0/inst/virusMaskQ[4]
    SLICE_X45Y100        LUT4 (Prop_lut4_I0_O)        0.045     1.333 r  design_1_i/top_0/inst/virusEnQ[4]_i_1/O
                         net (fo=1, routed)           0.116     1.449    design_1_i/top_0/inst/virusEnQ[4]_i_1_n_0
    SLICE_X45Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X45Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[4]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.266     1.181    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.070     1.251    design_1_i/top_0/inst/virusEnQ_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.209ns (43.826%)  route 0.268ns (56.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.639     0.975    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X46Y100        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/top_0/inst/virusMaskQ_reg[0]/Q
                         net (fo=4, routed)           0.150     1.289    design_1_i/top_0/inst/virusMaskQ[0]
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.045     1.334 r  design_1_i/top_0/inst/virusEnQ[0]_i_1/O
                         net (fo=1, routed)           0.117     1.452    design_1_i/top_0/inst/virusEnQ[0]_i_1_n_0
    SLICE_X45Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X45Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[0]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.266     1.181    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.070     1.251    design_1_i/top_0/inst/virusEnQ_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/state_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.100%)  route 0.376ns (66.900%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.557     0.893    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X43Y99         FDRE                                         r  design_1_i/top_0/inst/state_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/top_0/inst/state_reg[3]_rep/Q
                         net (fo=184, routed)         0.260     1.293    design_1_i/top_0/inst/state_reg[3]_rep_n_0
    SLICE_X45Y100        LUT4 (Prop_lut4_I2_O)        0.045     1.338 r  design_1_i/top_0/inst/virusEnQ[1]_i_1/O
                         net (fo=1, routed)           0.116     1.455    design_1_i/top_0/inst/virusEnQ[1]_i_1_n_0
    SLICE_X45Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X45Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[1]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.266     1.181    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.066     1.247    design_1_i/top_0/inst/virusEnQ_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.455    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/state_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.070%)  route 0.394ns (67.930%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.557     0.893    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X43Y99         FDRE                                         r  design_1_i/top_0/inst/state_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/top_0/inst/state_reg[3]_rep/Q
                         net (fo=184, routed)         0.216     1.249    design_1_i/top_0/inst/state_reg[3]_rep_n_0
    SLICE_X43Y100        LUT4 (Prop_lut4_I2_O)        0.045     1.294 r  design_1_i/top_0/inst/virusEnQ[2]_i_1/O
                         net (fo=1, routed)           0.178     1.473    design_1_i/top_0/inst/virusEnQ[2]_i_1_n_0
    SLICE_X43Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X43Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[2]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.266     1.181    
    SLICE_X43Y100        FDRE (Hold_fdre_C_D)         0.070     1.251    design_1_i/top_0/inst/virusEnQ_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.222    





