; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"

@global_smem = external addrspace(3) global [0 x i8]

define void @triton__0d1d2d3d4d5d6d7d8d9d10de11de(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, ptr addrspace(1) %7, ptr addrspace(1) %8, ptr addrspace(1) %9, i32 %10, i32 %11) local_unnamed_addr !dbg !5 {
  %13 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !8
  %14 = lshr i32 %13, 5, !dbg !8
  %urem = and i32 %13, 255, !dbg !8
  %15 = shl nuw nsw i32 %urem, 3, !dbg !8
  %16 = or i32 %15, 4, !dbg !8
  %17 = shl nuw nsw i32 %urem, 2, !dbg !8
  %18 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !9
  %19 = icmp slt i32 %18, 512, !dbg !10
  %20 = sext i32 %18 to i64, !dbg !11
  %21 = getelementptr float, ptr addrspace(1) %5, i64 %20, !dbg !11
  %22 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %21, i1 %19) #3, !dbg !12
  %23 = bitcast i32 %22 to float, !dbg !12
  %24 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %21, i1 %19) #3, !dbg !12
  %25 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %21, i1 %19) #3, !dbg !12
  %26 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %21, i1 %19) #3, !dbg !12
  %27 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %21, i1 %19) #3, !dbg !12
  %28 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %21, i1 %19) #3, !dbg !12
  %29 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %21, i1 %19) #3, !dbg !12
  %30 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %21, i1 %19) #3, !dbg !12
  %31 = mul i32 %18, 2304, !dbg !13
  %32 = insertelement <8 x float> poison, float %23, i64 0, !dbg !14
  %33 = shufflevector <8 x float> %32, <8 x float> poison, <8 x i32> zeroinitializer, !dbg !14
  br label %34, !dbg !15

34:                                               ; preds = %12, %34
  %35 = phi i1 [ true, %12 ], [ false, %34 ]
  %36 = phi i32 [ 0, %12 ], [ 2048, %34 ]
  %37 = phi <8 x float> [ zeroinitializer, %12 ], [ %213, %34 ]
  %38 = or i32 %36, %15, !dbg !16
  %39 = or i32 %36, %16, !dbg !16
  %40 = icmp ult i32 %38, 2304, !dbg !17
  %41 = add i32 %38, %31, !dbg !18
  %42 = add i32 %39, %31, !dbg !18
  %43 = sext i32 %41 to i64, !dbg !19
  %44 = getelementptr i16, ptr addrspace(1) %1, i64 %43, !dbg !19
  %45 = and i1 %19, %40, !dbg !20
  %46 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %44, i1 %45, i32 0, i1 %45, i32 0, i1 %45, i32 0, i1 %45, i32 0, i1 %45) #3, !dbg !21
  %47 = extractvalue { i32, i32, i32, i32 } %46, 0, !dbg !21
  %48 = extractvalue { i32, i32, i32, i32 } %46, 1, !dbg !21
  %49 = extractvalue { i32, i32, i32, i32 } %46, 2, !dbg !21
  %50 = extractvalue { i32, i32, i32, i32 } %46, 3, !dbg !21
  %51 = trunc i32 %47 to i16, !dbg !21
  %extelt.offset32 = lshr i32 %47, 16, !dbg !21
  %52 = trunc i32 %extelt.offset32 to i16, !dbg !21
  %53 = trunc i32 %48 to i16, !dbg !21
  %extelt.offset33 = lshr i32 %48, 16, !dbg !21
  %54 = trunc i32 %extelt.offset33 to i16, !dbg !21
  %55 = trunc i32 %49 to i16, !dbg !21
  %extelt.offset34 = lshr i32 %49, 16, !dbg !21
  %56 = trunc i32 %extelt.offset34 to i16, !dbg !21
  %57 = trunc i32 %50 to i16, !dbg !21
  %extelt.offset35 = lshr i32 %50, 16, !dbg !21
  %58 = trunc i32 %extelt.offset35 to i16, !dbg !21
  %59 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %51) #3, !dbg !22
  %60 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %52) #3, !dbg !22
  %61 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %53) #3, !dbg !22
  %62 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %54) #3, !dbg !22
  %63 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %55) #3, !dbg !22
  %64 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %56) #3, !dbg !22
  %65 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %57) #3, !dbg !22
  %66 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %58) #3, !dbg !22
  %67 = getelementptr i16, ptr addrspace(1) %2, i64 %43, !dbg !23
  %68 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %67, i1 %45, i32 0, i1 %45, i32 0, i1 %45, i32 0, i1 %45, i32 0, i1 %45) #3, !dbg !24
  %69 = extractvalue { i32, i32, i32, i32 } %68, 0, !dbg !24
  %70 = extractvalue { i32, i32, i32, i32 } %68, 1, !dbg !24
  %71 = extractvalue { i32, i32, i32, i32 } %68, 2, !dbg !24
  %72 = extractvalue { i32, i32, i32, i32 } %68, 3, !dbg !24
  %73 = trunc i32 %69 to i16, !dbg !24
  %extelt.offset36 = lshr i32 %69, 16, !dbg !24
  %74 = trunc i32 %extelt.offset36 to i16, !dbg !24
  %75 = trunc i32 %70 to i16, !dbg !24
  %extelt.offset37 = lshr i32 %70, 16, !dbg !24
  %76 = trunc i32 %extelt.offset37 to i16, !dbg !24
  %77 = trunc i32 %71 to i16, !dbg !24
  %extelt.offset38 = lshr i32 %71, 16, !dbg !24
  %78 = trunc i32 %extelt.offset38 to i16, !dbg !24
  %79 = trunc i32 %72 to i16, !dbg !24
  %extelt.offset39 = lshr i32 %72, 16, !dbg !24
  %80 = trunc i32 %extelt.offset39 to i16, !dbg !24
  %81 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %73) #3, !dbg !25
  %82 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %74) #3, !dbg !25
  %83 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %75) #3, !dbg !25
  %84 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %76) #3, !dbg !25
  %85 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %77) #3, !dbg !25
  %86 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %78) #3, !dbg !25
  %87 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %79) #3, !dbg !25
  %88 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %80) #3, !dbg !25
  %89 = zext nneg i32 %38 to i64, !dbg !26
  %90 = getelementptr float, ptr addrspace(1) %3, i64 %89, !dbg !26
  %91 = zext nneg i32 %39 to i64, !dbg !26
  %92 = getelementptr float, ptr addrspace(1) %3, i64 %91, !dbg !26
  %93 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %90, i1 %40, i32 0, i1 %40, i32 0, i1 %40, i32 0, i1 %40, i32 0, i1 %40) #3, !dbg !27
  %94 = extractvalue { i32, i32, i32, i32 } %93, 0, !dbg !27
  %95 = extractvalue { i32, i32, i32, i32 } %93, 1, !dbg !27
  %96 = extractvalue { i32, i32, i32, i32 } %93, 2, !dbg !27
  %97 = extractvalue { i32, i32, i32, i32 } %93, 3, !dbg !27
  %98 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %92, i1 %40, i32 0, i1 %40, i32 0, i1 %40, i32 0, i1 %40, i32 0, i1 %40) #3, !dbg !27
  %99 = extractvalue { i32, i32, i32, i32 } %98, 0, !dbg !27
  %100 = extractvalue { i32, i32, i32, i32 } %98, 1, !dbg !27
  %101 = extractvalue { i32, i32, i32, i32 } %98, 2, !dbg !27
  %102 = extractvalue { i32, i32, i32, i32 } %98, 3, !dbg !27
  %103 = getelementptr i16, ptr addrspace(1) %4, i64 %43, !dbg !28
  %104 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %103, i1 %45, i32 0, i1 %45, i32 0, i1 %45, i32 0, i1 %45, i32 0, i1 %45) #3, !dbg !29
  %105 = extractvalue { i32, i32, i32, i32 } %104, 0, !dbg !29
  %106 = extractvalue { i32, i32, i32, i32 } %104, 1, !dbg !29
  %107 = extractvalue { i32, i32, i32, i32 } %104, 2, !dbg !29
  %108 = extractvalue { i32, i32, i32, i32 } %104, 3, !dbg !29
  %109 = trunc i32 %105 to i16, !dbg !29
  %extelt.offset40 = lshr i32 %105, 16, !dbg !29
  %110 = trunc i32 %extelt.offset40 to i16, !dbg !29
  %111 = trunc i32 %106 to i16, !dbg !29
  %extelt.offset41 = lshr i32 %106, 16, !dbg !29
  %112 = trunc i32 %extelt.offset41 to i16, !dbg !29
  %113 = trunc i32 %107 to i16, !dbg !29
  %extelt.offset42 = lshr i32 %107, 16, !dbg !29
  %114 = trunc i32 %extelt.offset42 to i16, !dbg !29
  %115 = trunc i32 %108 to i16, !dbg !29
  %extelt.offset43 = lshr i32 %108, 16, !dbg !29
  %116 = trunc i32 %extelt.offset43 to i16, !dbg !29
  %117 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %109) #3, !dbg !30
  %118 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %110) #3, !dbg !30
  %119 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %111) #3, !dbg !30
  %120 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %112) #3, !dbg !30
  %121 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %113) #3, !dbg !30
  %122 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %114) #3, !dbg !30
  %123 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %115) #3, !dbg !30
  %124 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %116) #3, !dbg !30
  %125 = getelementptr float, ptr addrspace(1) %6, i64 %89, !dbg !31
  %126 = getelementptr float, ptr addrspace(1) %6, i64 %91, !dbg !31
  %127 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %125, i1 %40, i32 0, i1 %40, i32 0, i1 %40, i32 0, i1 %40, i32 0, i1 %40) #3, !dbg !32
  %128 = extractvalue { i32, i32, i32, i32 } %127, 0, !dbg !32
  %129 = extractvalue { i32, i32, i32, i32 } %127, 1, !dbg !32
  %130 = extractvalue { i32, i32, i32, i32 } %127, 2, !dbg !32
  %131 = extractvalue { i32, i32, i32, i32 } %127, 3, !dbg !32
  %132 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %126, i1 %40, i32 0, i1 %40, i32 0, i1 %40, i32 0, i1 %40, i32 0, i1 %40) #3, !dbg !32
  %133 = extractvalue { i32, i32, i32, i32 } %132, 0, !dbg !32
  %134 = extractvalue { i32, i32, i32, i32 } %132, 1, !dbg !32
  %135 = extractvalue { i32, i32, i32, i32 } %132, 2, !dbg !32
  %136 = extractvalue { i32, i32, i32, i32 } %132, 3, !dbg !32
  %137 = getelementptr float, ptr addrspace(1) %7, i64 %43, !dbg !33
  %138 = sext i32 %42 to i64, !dbg !33
  %139 = getelementptr float, ptr addrspace(1) %7, i64 %138, !dbg !33
  %140 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %137, i1 %45, i32 0, i1 %45, i32 0, i1 %45, i32 0, i1 %45, i32 0, i1 %45) #3, !dbg !34
  %141 = extractvalue { i32, i32, i32, i32 } %140, 0, !dbg !34
  %142 = extractvalue { i32, i32, i32, i32 } %140, 1, !dbg !34
  %143 = extractvalue { i32, i32, i32, i32 } %140, 2, !dbg !34
  %144 = extractvalue { i32, i32, i32, i32 } %140, 3, !dbg !34
  %145 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %139, i1 %45, i32 0, i1 %45, i32 0, i1 %45, i32 0, i1 %45, i32 0, i1 %45) #3, !dbg !34
  %146 = extractvalue { i32, i32, i32, i32 } %145, 0, !dbg !34
  %147 = extractvalue { i32, i32, i32, i32 } %145, 1, !dbg !34
  %148 = extractvalue { i32, i32, i32, i32 } %145, 2, !dbg !34
  %149 = extractvalue { i32, i32, i32, i32 } %145, 3, !dbg !34
  %150 = insertelement <8 x i32> poison, i32 %94, i64 0, !dbg !27
  %151 = insertelement <8 x i32> %150, i32 %95, i64 1, !dbg !27
  %152 = insertelement <8 x i32> %151, i32 %96, i64 2, !dbg !27
  %153 = insertelement <8 x i32> %152, i32 %97, i64 3, !dbg !27
  %154 = insertelement <8 x i32> %153, i32 %99, i64 4, !dbg !27
  %155 = insertelement <8 x i32> %154, i32 %100, i64 5, !dbg !27
  %156 = insertelement <8 x i32> %155, i32 %101, i64 6, !dbg !27
  %157 = insertelement <8 x i32> %156, i32 %102, i64 7, !dbg !27
  %158 = bitcast <8 x i32> %157 to <8 x float>, !dbg !27
  %159 = insertelement <8 x i32> poison, i32 %128, i64 0, !dbg !32
  %160 = insertelement <8 x i32> %159, i32 %129, i64 1, !dbg !32
  %161 = insertelement <8 x i32> %160, i32 %130, i64 2, !dbg !32
  %162 = insertelement <8 x i32> %161, i32 %131, i64 3, !dbg !32
  %163 = insertelement <8 x i32> %162, i32 %133, i64 4, !dbg !32
  %164 = insertelement <8 x i32> %163, i32 %134, i64 5, !dbg !32
  %165 = insertelement <8 x i32> %164, i32 %135, i64 6, !dbg !32
  %166 = insertelement <8 x i32> %165, i32 %136, i64 7, !dbg !32
  %167 = bitcast <8 x i32> %166 to <8 x float>, !dbg !32
  %168 = insertelement <8 x i32> poison, i32 %141, i64 0, !dbg !34
  %169 = insertelement <8 x i32> %168, i32 %142, i64 1, !dbg !34
  %170 = insertelement <8 x i32> %169, i32 %143, i64 2, !dbg !34
  %171 = insertelement <8 x i32> %170, i32 %144, i64 3, !dbg !34
  %172 = insertelement <8 x i32> %171, i32 %146, i64 4, !dbg !34
  %173 = insertelement <8 x i32> %172, i32 %147, i64 5, !dbg !34
  %174 = insertelement <8 x i32> %173, i32 %148, i64 6, !dbg !34
  %175 = insertelement <8 x i32> %174, i32 %149, i64 7, !dbg !34
  %176 = bitcast <8 x i32> %175 to <8 x float>, !dbg !34
  %177 = insertelement <8 x float> poison, float %59, i64 0, !dbg !35
  %178 = insertelement <8 x float> %177, float %60, i64 1, !dbg !35
  %179 = insertelement <8 x float> %178, float %61, i64 2, !dbg !35
  %180 = insertelement <8 x float> %179, float %62, i64 3, !dbg !35
  %181 = insertelement <8 x float> %180, float %63, i64 4, !dbg !35
  %182 = insertelement <8 x float> %181, float %64, i64 5, !dbg !35
  %183 = insertelement <8 x float> %182, float %65, i64 6, !dbg !35
  %184 = insertelement <8 x float> %183, float %66, i64 7, !dbg !35
  %185 = insertelement <8 x float> poison, float %81, i64 0, !dbg !35
  %186 = insertelement <8 x float> %185, float %82, i64 1, !dbg !35
  %187 = insertelement <8 x float> %186, float %83, i64 2, !dbg !35
  %188 = insertelement <8 x float> %187, float %84, i64 3, !dbg !35
  %189 = insertelement <8 x float> %188, float %85, i64 4, !dbg !35
  %190 = insertelement <8 x float> %189, float %86, i64 5, !dbg !35
  %191 = insertelement <8 x float> %190, float %87, i64 6, !dbg !35
  %192 = insertelement <8 x float> %191, float %88, i64 7, !dbg !35
  %193 = fadd <8 x float> %184, %192, !dbg !35
  %194 = fadd <8 x float> %158, <float 1.000000e+00, float 1.000000e+00, float 1.000000e+00, float 1.000000e+00, float 1.000000e+00, float 1.000000e+00, float 1.000000e+00, float 1.000000e+00>, !dbg !36
  %195 = fmul <8 x float> %193, %194, !dbg !37
  %196 = insertelement <8 x float> poison, float %117, i64 0, !dbg !14
  %197 = insertelement <8 x float> %196, float %118, i64 1, !dbg !14
  %198 = insertelement <8 x float> %197, float %119, i64 2, !dbg !14
  %199 = insertelement <8 x float> %198, float %120, i64 3, !dbg !14
  %200 = insertelement <8 x float> %199, float %121, i64 4, !dbg !14
  %201 = insertelement <8 x float> %200, float %122, i64 5, !dbg !14
  %202 = insertelement <8 x float> %201, float %123, i64 6, !dbg !14
  %203 = insertelement <8 x float> %202, float %124, i64 7, !dbg !14
  %204 = fmul <8 x float> %203, %33, !dbg !14
  %205 = fadd <8 x float> %167, <float 1.000000e+00, float 1.000000e+00, float 1.000000e+00, float 1.000000e+00, float 1.000000e+00, float 1.000000e+00, float 1.000000e+00, float 1.000000e+00>, !dbg !38
  %206 = fmul <8 x float> %204, %205, !dbg !39
  %207 = fmul <8 x float> %176, <float 4.800000e+01, float 4.800000e+01, float 4.800000e+01, float 4.800000e+01, float 4.800000e+01, float 4.800000e+01, float 4.800000e+01, float 4.800000e+01>, !dbg !40
  %208 = fadd <8 x float> %206, %207, !dbg !41
  %209 = fmul <8 x float> %195, %208, !dbg !42
  %210 = insertelement <8 x i1> poison, i1 %45, i64 0, !dbg !43
  %211 = shufflevector <8 x i1> %210, <8 x i1> poison, <8 x i32> zeroinitializer, !dbg !43
  %212 = select <8 x i1> %211, <8 x float> %209, <8 x float> <float -0.000000e+00, float -0.000000e+00, float -0.000000e+00, float -0.000000e+00, float -0.000000e+00, float -0.000000e+00, float -0.000000e+00, float -0.000000e+00>, !dbg !43
  %213 = fadd <8 x float> %37, %212, !dbg !43
  br i1 %35, label %34, label %214, !dbg !15

214:                                              ; preds = %34
  %215 = and i32 %13, 31, !dbg !8
  %216 = and i32 %14, 7, !dbg !8
  %217 = or i32 %17, 1024, !dbg !8
  %218 = bitcast i32 %25 to float, !dbg !12
  %219 = bitcast i32 %27 to float, !dbg !12
  %220 = bitcast i32 %29 to float, !dbg !12
  %shift = shufflevector <8 x float> %213, <8 x float> poison, <8 x i32> <i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !44
  %221 = fadd <8 x float> %213, %shift, !dbg !44
  %shift90 = shufflevector <8 x float> %213, <8 x float> poison, <8 x i32> <i32 2, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !44
  %222 = fadd <8 x float> %shift90, %221, !dbg !44
  %shift91 = shufflevector <8 x float> %213, <8 x float> poison, <8 x i32> <i32 3, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !44
  %223 = fadd <8 x float> %shift91, %222, !dbg !44
  %shift92 = shufflevector <8 x float> %213, <8 x float> poison, <8 x i32> <i32 4, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !44
  %224 = fadd <8 x float> %shift92, %223, !dbg !44
  %shift93 = shufflevector <8 x float> %213, <8 x float> poison, <8 x i32> <i32 5, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !44
  %225 = fadd <8 x float> %shift93, %224, !dbg !44
  %shift94 = shufflevector <8 x float> %213, <8 x float> poison, <8 x i32> <i32 6, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !44
  %226 = fadd <8 x float> %shift94, %225, !dbg !44
  %shift95 = shufflevector <8 x float> %213, <8 x float> poison, <8 x i32> <i32 7, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !44
  %227 = fadd <8 x float> %shift95, %226, !dbg !44
  %228 = extractelement <8 x float> %227, i64 0, !dbg !44
  %229 = bitcast float %228 to i32, !dbg !50
  %230 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %229, i32 16, i32 31), !dbg !50
  %231 = bitcast i32 %230 to float, !dbg !50
  %232 = fadd float %228, %231, !dbg !44
  %233 = bitcast float %232 to i32, !dbg !50
  %234 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %233, i32 8, i32 31), !dbg !50
  %235 = bitcast i32 %234 to float, !dbg !50
  %236 = fadd float %232, %235, !dbg !44
  %237 = bitcast float %236 to i32, !dbg !50
  %238 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %237, i32 4, i32 31), !dbg !50
  %239 = bitcast i32 %238 to float, !dbg !50
  %240 = fadd float %236, %239, !dbg !44
  %241 = bitcast float %240 to i32, !dbg !50
  %242 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %241, i32 2, i32 31), !dbg !50
  %243 = bitcast i32 %242 to float, !dbg !50
  %244 = fadd float %240, %243, !dbg !44
  %245 = bitcast float %244 to i32, !dbg !50
  %246 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %245, i32 1, i32 31), !dbg !50
  %247 = bitcast i32 %246 to float, !dbg !50
  %248 = fadd float %244, %247, !dbg !44
  %249 = icmp eq i32 %215, 0, !dbg !50
  %250 = zext nneg i32 %216 to i64, !dbg !50
  %251 = getelementptr float, ptr addrspace(3) @global_smem, i64 %250, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %251, float %248, i1 %249) #3, !dbg !50
  tail call void @llvm.nvvm.barrier0(), !dbg !50
  %252 = icmp slt i32 %13, 8, !dbg !50
  %253 = sext i32 %13 to i64, !dbg !50
  %254 = getelementptr float, ptr addrspace(3) @global_smem, i64 %253, !dbg !50
  %255 = tail call float asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %254, i1 %252) #3, !dbg !50
  %256 = bitcast float %255 to i32, !dbg !50
  %257 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %256, i32 4, i32 31), !dbg !50
  %258 = bitcast i32 %257 to float, !dbg !50
  %259 = fadd float %255, %258, !dbg !44
  %260 = bitcast float %259 to i32, !dbg !50
  %261 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %260, i32 2, i32 31), !dbg !50
  %262 = bitcast i32 %261 to float, !dbg !50
  %263 = fadd float %259, %262, !dbg !44
  %264 = bitcast float %263 to i32, !dbg !50
  %265 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %264, i32 1, i32 31), !dbg !50
  %266 = bitcast i32 %265 to float, !dbg !50
  %267 = fadd float %263, %266, !dbg !44
  %268 = and i32 %13, 7, !dbg !50
  %269 = icmp eq i32 %268, 0, !dbg !50
  %270 = and i1 %252, %269, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %254, float %267, i1 %270) #3, !dbg !50
  tail call void @llvm.nvvm.barrier0(), !dbg !50
  %271 = load float, ptr addrspace(3) @global_smem, align 4, !dbg !50
  %272 = getelementptr float, ptr addrspace(1) %8, i64 %20, !dbg !52
  %273 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %272, i1 %19) #3, !dbg !53
  %274 = bitcast i32 %273 to float, !dbg !53
  %275 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %272, i1 %19) #3, !dbg !53
  %276 = bitcast i32 %275 to float, !dbg !53
  %277 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %272, i1 %19) #3, !dbg !53
  %278 = bitcast i32 %277 to float, !dbg !53
  %279 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %272, i1 %19) #3, !dbg !53
  %280 = bitcast i32 %279 to float, !dbg !53
  %281 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %272, i1 %19) #3, !dbg !53
  %282 = bitcast i32 %281 to float, !dbg !53
  %283 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %272, i1 %19) #3, !dbg !53
  %284 = bitcast i32 %283 to float, !dbg !53
  %285 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %272, i1 %19) #3, !dbg !53
  %286 = bitcast i32 %285 to float, !dbg !53
  %287 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %272, i1 %19) #3, !dbg !53
  %288 = bitcast i32 %287 to float, !dbg !53
  %289 = fmul float %271, -5.000000e-01, !dbg !54
  %290 = fmul float %274, %274, !dbg !55
  %291 = fmul float %276, %276, !dbg !55
  %292 = fmul float %278, %278, !dbg !55
  %293 = fmul float %280, %280, !dbg !55
  %294 = fmul float %282, %282, !dbg !55
  %295 = fmul float %284, %284, !dbg !55
  %296 = fmul float %286, %286, !dbg !55
  %297 = fmul float %288, %288, !dbg !55
  %298 = fmul float %290, %274, !dbg !56
  %299 = fmul float %291, %276, !dbg !56
  %300 = fmul float %292, %278, !dbg !56
  %301 = fmul float %293, %280, !dbg !56
  %302 = fmul float %294, %282, !dbg !56
  %303 = fmul float %295, %284, !dbg !56
  %304 = fmul float %296, %286, !dbg !56
  %305 = fmul float %297, %288, !dbg !56
  %306 = fmul float %289, %298, !dbg !57
  %307 = fmul float %289, %299, !dbg !57
  %308 = fmul float %289, %300, !dbg !57
  %309 = fmul float %289, %301, !dbg !57
  %310 = fmul float %289, %302, !dbg !57
  %311 = fmul float %289, %303, !dbg !57
  %312 = fmul float %289, %304, !dbg !57
  %313 = fmul float %289, %305, !dbg !57
  %314 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %306, float 2.304000e+03) #3, !dbg !58
  %315 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %307, float 2.304000e+03) #3, !dbg !58
  %316 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %308, float 2.304000e+03) #3, !dbg !58
  %317 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %309, float 2.304000e+03) #3, !dbg !58
  %318 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %310, float 2.304000e+03) #3, !dbg !58
  %319 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %311, float 2.304000e+03) #3, !dbg !58
  %320 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %312, float 2.304000e+03) #3, !dbg !58
  %321 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %313, float 2.304000e+03) #3, !dbg !58
  %322 = zext nneg i32 %15 to i64
  %323 = getelementptr float, ptr addrspace(3) @global_smem, i64 %322
  %324 = zext nneg i32 %17 to i64
  %325 = getelementptr float, ptr addrspace(3) @global_smem, i64 %324
  %326 = zext nneg i32 %217 to i64
  %327 = getelementptr float, ptr addrspace(3) @global_smem, i64 %326
  %328 = getelementptr inbounds <4 x i32>, ptr addrspace(3) %325, i64 0, i64 1
  %329 = getelementptr inbounds <4 x i32>, ptr addrspace(3) %325, i64 0, i64 2
  %330 = getelementptr inbounds <4 x i32>, ptr addrspace(3) %325, i64 0, i64 3
  %331 = insertelement <8 x float> poison, float %314, i64 0, !dbg !59
  %332 = shufflevector <8 x float> %331, <8 x float> poison, <8 x i32> zeroinitializer, !dbg !59
  %333 = insertelement <8 x float> poison, float %274, i64 0, !dbg !60
  %334 = shufflevector <8 x float> %333, <8 x float> poison, <8 x i32> zeroinitializer, !dbg !60
  br label %335, !dbg !61

335:                                              ; preds = %214, %335
  %336 = phi i1 [ true, %214 ], [ false, %335 ]
  %337 = phi i32 [ 0, %214 ], [ 2048, %335 ]
  %338 = phi <8 x float> [ zeroinitializer, %214 ], [ %553, %335 ]
  %339 = or i32 %337, %15, !dbg !62
  %340 = or i32 %337, %16, !dbg !62
  %341 = or i32 %337, %17, !dbg !62
  %342 = or i32 %337, %217, !dbg !62
  %343 = icmp ult i32 %339, 2304, !dbg !63
  %344 = icmp ult i32 %341, 2304, !dbg !63
  %345 = icmp ult i32 %342, 2304, !dbg !63
  %346 = add i32 %339, %31, !dbg !64
  %347 = add i32 %340, %31, !dbg !64
  %348 = add i32 %341, %31, !dbg !64
  %349 = add i32 %342, %31, !dbg !64
  %350 = sext i32 %346 to i64, !dbg !65
  %351 = getelementptr i16, ptr addrspace(1) %4, i64 %350, !dbg !65
  %352 = and i1 %19, %343, !dbg !66
  %353 = and i1 %19, %344, !dbg !66
  %354 = and i1 %19, %345, !dbg !66
  %355 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %351, i1 %352, i32 0, i1 %352, i32 0, i1 %352, i32 0, i1 %352, i32 0, i1 %352) #3, !dbg !67
  %356 = extractvalue { i32, i32, i32, i32 } %355, 0, !dbg !67
  %357 = extractvalue { i32, i32, i32, i32 } %355, 1, !dbg !67
  %358 = extractvalue { i32, i32, i32, i32 } %355, 2, !dbg !67
  %359 = extractvalue { i32, i32, i32, i32 } %355, 3, !dbg !67
  %360 = trunc i32 %356 to i16, !dbg !67
  %extelt.offset6 = lshr i32 %356, 16, !dbg !67
  %361 = trunc i32 %extelt.offset6 to i16, !dbg !67
  %362 = trunc i32 %357 to i16, !dbg !67
  %extelt.offset7 = lshr i32 %357, 16, !dbg !67
  %363 = trunc i32 %extelt.offset7 to i16, !dbg !67
  %364 = trunc i32 %358 to i16, !dbg !67
  %extelt.offset8 = lshr i32 %358, 16, !dbg !67
  %365 = trunc i32 %extelt.offset8 to i16, !dbg !67
  %366 = trunc i32 %359 to i16, !dbg !67
  %extelt.offset9 = lshr i32 %359, 16, !dbg !67
  %367 = trunc i32 %extelt.offset9 to i16, !dbg !67
  %368 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %360) #3, !dbg !68
  %369 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %361) #3, !dbg !68
  %370 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %362) #3, !dbg !68
  %371 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %363) #3, !dbg !68
  %372 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %364) #3, !dbg !68
  %373 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %365) #3, !dbg !68
  %374 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %366) #3, !dbg !68
  %375 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %367) #3, !dbg !68
  %376 = zext nneg i32 %339 to i64, !dbg !69
  %377 = getelementptr float, ptr addrspace(1) %6, i64 %376, !dbg !69
  %378 = zext nneg i32 %340 to i64, !dbg !69
  %379 = getelementptr float, ptr addrspace(1) %6, i64 %378, !dbg !69
  %380 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %377, i1 %343, i32 0, i1 %343, i32 0, i1 %343, i32 0, i1 %343, i32 0, i1 %343) #3, !dbg !70
  %381 = extractvalue { i32, i32, i32, i32 } %380, 0, !dbg !70
  %382 = extractvalue { i32, i32, i32, i32 } %380, 1, !dbg !70
  %383 = extractvalue { i32, i32, i32, i32 } %380, 2, !dbg !70
  %384 = extractvalue { i32, i32, i32, i32 } %380, 3, !dbg !70
  %385 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %379, i1 %343, i32 0, i1 %343, i32 0, i1 %343, i32 0, i1 %343, i32 0, i1 %343) #3, !dbg !70
  %386 = extractvalue { i32, i32, i32, i32 } %385, 0, !dbg !70
  %387 = extractvalue { i32, i32, i32, i32 } %385, 1, !dbg !70
  %388 = extractvalue { i32, i32, i32, i32 } %385, 2, !dbg !70
  %389 = extractvalue { i32, i32, i32, i32 } %385, 3, !dbg !70
  %390 = getelementptr float, ptr addrspace(1) %7, i64 %350, !dbg !71
  %391 = sext i32 %347 to i64, !dbg !71
  %392 = getelementptr float, ptr addrspace(1) %7, i64 %391, !dbg !71
  %393 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_first.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %390, i1 %352, i32 0, i1 %352, i32 0, i1 %352, i32 0, i1 %352, i32 0, i1 %352) #3, !dbg !72
  %394 = extractvalue { i32, i32, i32, i32 } %393, 0, !dbg !72
  %395 = extractvalue { i32, i32, i32, i32 } %393, 1, !dbg !72
  %396 = extractvalue { i32, i32, i32, i32 } %393, 2, !dbg !72
  %397 = extractvalue { i32, i32, i32, i32 } %393, 3, !dbg !72
  %398 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_first.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %392, i1 %352, i32 0, i1 %352, i32 0, i1 %352, i32 0, i1 %352, i32 0, i1 %352) #3, !dbg !72
  %399 = extractvalue { i32, i32, i32, i32 } %398, 0, !dbg !72
  %400 = extractvalue { i32, i32, i32, i32 } %398, 1, !dbg !72
  %401 = extractvalue { i32, i32, i32, i32 } %398, 2, !dbg !72
  %402 = extractvalue { i32, i32, i32, i32 } %398, 3, !dbg !72
  %403 = getelementptr float, ptr addrspace(1) %0, i64 %350, !dbg !73
  %404 = getelementptr float, ptr addrspace(1) %0, i64 %391, !dbg !73
  %405 = sext i32 %348 to i64, !dbg !73
  %406 = getelementptr float, ptr addrspace(1) %0, i64 %405, !dbg !73
  %407 = sext i32 %349 to i64, !dbg !73
  %408 = getelementptr float, ptr addrspace(1) %0, i64 %407, !dbg !73
  %409 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %403, i1 %352, i32 0, i1 %352, i32 0, i1 %352, i32 0, i1 %352, i32 0, i1 %352) #3, !dbg !74
  %410 = extractvalue { i32, i32, i32, i32 } %409, 0, !dbg !74
  %411 = extractvalue { i32, i32, i32, i32 } %409, 1, !dbg !74
  %412 = extractvalue { i32, i32, i32, i32 } %409, 2, !dbg !74
  %413 = extractvalue { i32, i32, i32, i32 } %409, 3, !dbg !74
  %414 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %404, i1 %352, i32 0, i1 %352, i32 0, i1 %352, i32 0, i1 %352, i32 0, i1 %352) #3, !dbg !74
  %415 = extractvalue { i32, i32, i32, i32 } %414, 0, !dbg !74
  %416 = extractvalue { i32, i32, i32, i32 } %414, 1, !dbg !74
  %417 = extractvalue { i32, i32, i32, i32 } %414, 2, !dbg !74
  %418 = extractvalue { i32, i32, i32, i32 } %414, 3, !dbg !74
  %419 = getelementptr i16, ptr addrspace(1) %1, i64 %350, !dbg !75
  %420 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_first.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %419, i1 %352, i32 0, i1 %352, i32 0, i1 %352, i32 0, i1 %352, i32 0, i1 %352) #3, !dbg !76
  %421 = extractvalue { i32, i32, i32, i32 } %420, 0, !dbg !76
  %422 = extractvalue { i32, i32, i32, i32 } %420, 1, !dbg !76
  %423 = extractvalue { i32, i32, i32, i32 } %420, 2, !dbg !76
  %424 = extractvalue { i32, i32, i32, i32 } %420, 3, !dbg !76
  %425 = trunc i32 %421 to i16, !dbg !76
  %extelt.offset10 = lshr i32 %421, 16, !dbg !76
  %426 = trunc i32 %extelt.offset10 to i16, !dbg !76
  %427 = trunc i32 %422 to i16, !dbg !76
  %extelt.offset11 = lshr i32 %422, 16, !dbg !76
  %428 = trunc i32 %extelt.offset11 to i16, !dbg !76
  %429 = trunc i32 %423 to i16, !dbg !76
  %extelt.offset12 = lshr i32 %423, 16, !dbg !76
  %430 = trunc i32 %extelt.offset12 to i16, !dbg !76
  %431 = trunc i32 %424 to i16, !dbg !76
  %extelt.offset13 = lshr i32 %424, 16, !dbg !76
  %432 = trunc i32 %extelt.offset13 to i16, !dbg !76
  %433 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %425) #3, !dbg !77
  %434 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %426) #3, !dbg !77
  %435 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %427) #3, !dbg !77
  %436 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %428) #3, !dbg !77
  %437 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %429) #3, !dbg !77
  %438 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %430) #3, !dbg !77
  %439 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %431) #3, !dbg !77
  %440 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %432) #3, !dbg !77
  %441 = getelementptr i16, ptr addrspace(1) %2, i64 %350, !dbg !78
  %442 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_first.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %441, i1 %352, i32 0, i1 %352, i32 0, i1 %352, i32 0, i1 %352, i32 0, i1 %352) #3, !dbg !79
  %443 = extractvalue { i32, i32, i32, i32 } %442, 0, !dbg !79
  %444 = extractvalue { i32, i32, i32, i32 } %442, 1, !dbg !79
  %445 = extractvalue { i32, i32, i32, i32 } %442, 2, !dbg !79
  %446 = extractvalue { i32, i32, i32, i32 } %442, 3, !dbg !79
  %447 = trunc i32 %443 to i16, !dbg !79
  %extelt.offset14 = lshr i32 %443, 16, !dbg !79
  %448 = trunc i32 %extelt.offset14 to i16, !dbg !79
  %449 = trunc i32 %444 to i16, !dbg !79
  %extelt.offset15 = lshr i32 %444, 16, !dbg !79
  %450 = trunc i32 %extelt.offset15 to i16, !dbg !79
  %451 = trunc i32 %445 to i16, !dbg !79
  %extelt.offset16 = lshr i32 %445, 16, !dbg !79
  %452 = trunc i32 %extelt.offset16 to i16, !dbg !79
  %453 = trunc i32 %446 to i16, !dbg !79
  %extelt.offset17 = lshr i32 %446, 16, !dbg !79
  %454 = trunc i32 %extelt.offset17 to i16, !dbg !79
  %455 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %447) #3, !dbg !80
  %456 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %448) #3, !dbg !80
  %457 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %449) #3, !dbg !80
  %458 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %450) #3, !dbg !80
  %459 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %451) #3, !dbg !80
  %460 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %452) #3, !dbg !80
  %461 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %453) #3, !dbg !80
  %462 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %454) #3, !dbg !80
  %463 = getelementptr float, ptr addrspace(1) %3, i64 %376, !dbg !81
  %464 = getelementptr float, ptr addrspace(1) %3, i64 %378, !dbg !81
  %465 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %463, i1 %343, i32 0, i1 %343, i32 0, i1 %343, i32 0, i1 %343, i32 0, i1 %343) #3, !dbg !82
  %466 = extractvalue { i32, i32, i32, i32 } %465, 0, !dbg !82
  %467 = extractvalue { i32, i32, i32, i32 } %465, 1, !dbg !82
  %468 = extractvalue { i32, i32, i32, i32 } %465, 2, !dbg !82
  %469 = extractvalue { i32, i32, i32, i32 } %465, 3, !dbg !82
  %470 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %464, i1 %343, i32 0, i1 %343, i32 0, i1 %343, i32 0, i1 %343, i32 0, i1 %343) #3, !dbg !82
  %471 = extractvalue { i32, i32, i32, i32 } %470, 0, !dbg !82
  %472 = extractvalue { i32, i32, i32, i32 } %470, 1, !dbg !82
  %473 = extractvalue { i32, i32, i32, i32 } %470, 2, !dbg !82
  %474 = extractvalue { i32, i32, i32, i32 } %470, 3, !dbg !82
  %475 = insertelement <8 x i32> poison, i32 %381, i64 0, !dbg !70
  %476 = insertelement <8 x i32> %475, i32 %382, i64 1, !dbg !70
  %477 = insertelement <8 x i32> %476, i32 %383, i64 2, !dbg !70
  %478 = insertelement <8 x i32> %477, i32 %384, i64 3, !dbg !70
  %479 = insertelement <8 x i32> %478, i32 %386, i64 4, !dbg !70
  %480 = insertelement <8 x i32> %479, i32 %387, i64 5, !dbg !70
  %481 = insertelement <8 x i32> %480, i32 %388, i64 6, !dbg !70
  %482 = insertelement <8 x i32> %481, i32 %389, i64 7, !dbg !70
  %483 = bitcast <8 x i32> %482 to <8 x float>, !dbg !70
  %484 = insertelement <8 x i32> poison, i32 %394, i64 0, !dbg !72
  %485 = insertelement <8 x i32> %484, i32 %395, i64 1, !dbg !72
  %486 = insertelement <8 x i32> %485, i32 %396, i64 2, !dbg !72
  %487 = insertelement <8 x i32> %486, i32 %397, i64 3, !dbg !72
  %488 = insertelement <8 x i32> %487, i32 %399, i64 4, !dbg !72
  %489 = insertelement <8 x i32> %488, i32 %400, i64 5, !dbg !72
  %490 = insertelement <8 x i32> %489, i32 %401, i64 6, !dbg !72
  %491 = insertelement <8 x i32> %490, i32 %402, i64 7, !dbg !72
  %492 = bitcast <8 x i32> %491 to <8 x float>, !dbg !72
  %493 = insertelement <8 x i32> poison, i32 %410, i64 0, !dbg !74
  %494 = insertelement <8 x i32> %493, i32 %411, i64 1, !dbg !74
  %495 = insertelement <8 x i32> %494, i32 %412, i64 2, !dbg !74
  %496 = insertelement <8 x i32> %495, i32 %413, i64 3, !dbg !74
  %497 = insertelement <8 x i32> %496, i32 %415, i64 4, !dbg !74
  %498 = insertelement <8 x i32> %497, i32 %416, i64 5, !dbg !74
  %499 = insertelement <8 x i32> %498, i32 %417, i64 6, !dbg !74
  %500 = insertelement <8 x i32> %499, i32 %418, i64 7, !dbg !74
  %501 = bitcast <8 x i32> %500 to <8 x float>, !dbg !74
  %502 = insertelement <8 x i32> poison, i32 %466, i64 0, !dbg !82
  %503 = insertelement <8 x i32> %502, i32 %467, i64 1, !dbg !82
  %504 = insertelement <8 x i32> %503, i32 %468, i64 2, !dbg !82
  %505 = insertelement <8 x i32> %504, i32 %469, i64 3, !dbg !82
  %506 = insertelement <8 x i32> %505, i32 %471, i64 4, !dbg !82
  %507 = insertelement <8 x i32> %506, i32 %472, i64 5, !dbg !82
  %508 = insertelement <8 x i32> %507, i32 %473, i64 6, !dbg !82
  %509 = insertelement <8 x i32> %508, i32 %474, i64 7, !dbg !82
  %510 = bitcast <8 x i32> %509 to <8 x float>, !dbg !82
  %511 = insertelement <8 x float> poison, float %368, i64 0, !dbg !83
  %512 = insertelement <8 x float> %511, float %369, i64 1, !dbg !83
  %513 = insertelement <8 x float> %512, float %370, i64 2, !dbg !83
  %514 = insertelement <8 x float> %513, float %371, i64 3, !dbg !83
  %515 = insertelement <8 x float> %514, float %372, i64 4, !dbg !83
  %516 = insertelement <8 x float> %515, float %373, i64 5, !dbg !83
  %517 = insertelement <8 x float> %516, float %374, i64 6, !dbg !83
  %518 = insertelement <8 x float> %517, float %375, i64 7, !dbg !83
  %519 = fmul <8 x float> %518, %33, !dbg !83
  %520 = fadd <8 x float> %483, <float 1.000000e+00, float 1.000000e+00, float 1.000000e+00, float 1.000000e+00, float 1.000000e+00, float 1.000000e+00, float 1.000000e+00, float 1.000000e+00>, !dbg !84
  %521 = fmul <8 x float> %519, %520, !dbg !85
  %522 = fmul <8 x float> %492, <float 4.800000e+01, float 4.800000e+01, float 4.800000e+01, float 4.800000e+01, float 4.800000e+01, float 4.800000e+01, float 4.800000e+01, float 4.800000e+01>, !dbg !86
  %523 = fadd <8 x float> %521, %522, !dbg !87
  %524 = fmul <8 x float> %332, %523, !dbg !59
  %525 = insertelement <8 x float> poison, float %433, i64 0, !dbg !88
  %526 = insertelement <8 x float> %525, float %434, i64 1, !dbg !88
  %527 = insertelement <8 x float> %526, float %435, i64 2, !dbg !88
  %528 = insertelement <8 x float> %527, float %436, i64 3, !dbg !88
  %529 = insertelement <8 x float> %528, float %437, i64 4, !dbg !88
  %530 = insertelement <8 x float> %529, float %438, i64 5, !dbg !88
  %531 = insertelement <8 x float> %530, float %439, i64 6, !dbg !88
  %532 = insertelement <8 x float> %531, float %440, i64 7, !dbg !88
  %533 = insertelement <8 x float> poison, float %455, i64 0, !dbg !88
  %534 = insertelement <8 x float> %533, float %456, i64 1, !dbg !88
  %535 = insertelement <8 x float> %534, float %457, i64 2, !dbg !88
  %536 = insertelement <8 x float> %535, float %458, i64 3, !dbg !88
  %537 = insertelement <8 x float> %536, float %459, i64 4, !dbg !88
  %538 = insertelement <8 x float> %537, float %460, i64 5, !dbg !88
  %539 = insertelement <8 x float> %538, float %461, i64 6, !dbg !88
  %540 = insertelement <8 x float> %539, float %462, i64 7, !dbg !88
  %541 = fadd <8 x float> %532, %540, !dbg !88
  %542 = fadd <8 x float> %510, <float 1.000000e+00, float 1.000000e+00, float 1.000000e+00, float 1.000000e+00, float 1.000000e+00, float 1.000000e+00, float 1.000000e+00, float 1.000000e+00>, !dbg !89
  %543 = fmul <8 x float> %541, %542, !dbg !90
  %544 = fmul <8 x float> %543, %334, !dbg !60
  %545 = fadd <8 x float> %544, %501, !dbg !91
  %546 = fadd <8 x float> %524, %545, !dbg !92
  %547 = fadd <8 x float> %524, %546, !dbg !93
  %548 = fmul <8 x float> %520, %547, !dbg !94
  %549 = fmul <8 x float> %518, %548, !dbg !95
  %550 = insertelement <8 x i1> poison, i1 %352, i64 0, !dbg !96
  %551 = shufflevector <8 x i1> %550, <8 x i1> poison, <8 x i32> zeroinitializer, !dbg !96
  %552 = select <8 x i1> %551, <8 x float> %549, <8 x float> <float -0.000000e+00, float -0.000000e+00, float -0.000000e+00, float -0.000000e+00, float -0.000000e+00, float -0.000000e+00, float -0.000000e+00, float -0.000000e+00>, !dbg !96
  %553 = fadd <8 x float> %338, %552, !dbg !96
  tail call void @llvm.nvvm.barrier0(), !dbg !97
  store <8 x float> %547, ptr addrspace(3) %323, align 32, !dbg !97
  tail call void @llvm.nvvm.barrier0(), !dbg !97
  %554 = load <4 x i32>, ptr addrspace(3) %327, align 16, !dbg !97
  %.extract = load i32, ptr addrspace(3) %325, align 16, !dbg !97
  %.extract19 = load i32, ptr addrspace(3) %328, align 4, !dbg !97
  %.extract21 = load i32, ptr addrspace(3) %329, align 8, !dbg !97
  %.extract23 = load i32, ptr addrspace(3) %330, align 4, !dbg !97
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract, i32 %.extract19, i32 %.extract21, i32 %.extract23, ptr addrspace(1) %406, i1 %353) #3, !dbg !97
  %.extract25 = extractelement <4 x i32> %554, i64 0, !dbg !97
  %.extract27 = extractelement <4 x i32> %554, i64 1, !dbg !97
  %.extract29 = extractelement <4 x i32> %554, i64 2, !dbg !97
  %.extract31 = extractelement <4 x i32> %554, i64 3, !dbg !97
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract25, i32 %.extract27, i32 %.extract29, i32 %.extract31, ptr addrspace(1) %408, i1 %354) #3, !dbg !97
  br i1 %336, label %335, label %555, !dbg !61

555:                                              ; preds = %335
  %556 = bitcast i32 %24 to float, !dbg !12
  %557 = bitcast i32 %26 to float, !dbg !12
  %558 = bitcast i32 %28 to float, !dbg !12
  %559 = bitcast i32 %30 to float, !dbg !12
  tail call void @llvm.nvvm.barrier0(), !dbg !98
  %shift96 = shufflevector <8 x float> %553, <8 x float> poison, <8 x i32> <i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %560 = fadd <8 x float> %553, %shift96, !dbg !100
  %shift97 = shufflevector <8 x float> %553, <8 x float> poison, <8 x i32> <i32 2, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %561 = fadd <8 x float> %shift97, %560, !dbg !100
  %shift98 = shufflevector <8 x float> %553, <8 x float> poison, <8 x i32> <i32 3, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %562 = fadd <8 x float> %shift98, %561, !dbg !100
  %shift99 = shufflevector <8 x float> %553, <8 x float> poison, <8 x i32> <i32 4, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %563 = fadd <8 x float> %shift99, %562, !dbg !100
  %shift100 = shufflevector <8 x float> %553, <8 x float> poison, <8 x i32> <i32 5, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %564 = fadd <8 x float> %shift100, %563, !dbg !100
  %shift101 = shufflevector <8 x float> %553, <8 x float> poison, <8 x i32> <i32 6, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %565 = fadd <8 x float> %shift101, %564, !dbg !100
  %shift102 = shufflevector <8 x float> %553, <8 x float> poison, <8 x i32> <i32 7, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %566 = fadd <8 x float> %shift102, %565, !dbg !100
  %567 = extractelement <8 x float> %566, i64 0, !dbg !100
  %568 = bitcast float %567 to i32, !dbg !98
  %569 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %568, i32 16, i32 31), !dbg !98
  %570 = bitcast i32 %569 to float, !dbg !98
  %571 = fadd float %567, %570, !dbg !100
  %572 = bitcast float %571 to i32, !dbg !98
  %573 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %572, i32 8, i32 31), !dbg !98
  %574 = bitcast i32 %573 to float, !dbg !98
  %575 = fadd float %571, %574, !dbg !100
  %576 = bitcast float %575 to i32, !dbg !98
  %577 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %576, i32 4, i32 31), !dbg !98
  %578 = bitcast i32 %577 to float, !dbg !98
  %579 = fadd float %575, %578, !dbg !100
  %580 = bitcast float %579 to i32, !dbg !98
  %581 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %580, i32 2, i32 31), !dbg !98
  %582 = bitcast i32 %581 to float, !dbg !98
  %583 = fadd float %579, %582, !dbg !100
  %584 = bitcast float %583 to i32, !dbg !98
  %585 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %584, i32 1, i32 31), !dbg !98
  %586 = bitcast i32 %585 to float, !dbg !98
  %587 = fadd float %583, %586, !dbg !100
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %251, float %587, i1 %249) #3, !dbg !98
  tail call void @llvm.nvvm.barrier0(), !dbg !98
  %588 = tail call float asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %254, i1 %252) #3, !dbg !98
  %589 = bitcast float %588 to i32, !dbg !98
  %590 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %589, i32 4, i32 31), !dbg !98
  %591 = bitcast i32 %590 to float, !dbg !98
  %592 = fadd float %588, %591, !dbg !100
  %593 = bitcast float %592 to i32, !dbg !98
  %594 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %593, i32 2, i32 31), !dbg !98
  %595 = bitcast i32 %594 to float, !dbg !98
  %596 = fadd float %592, %595, !dbg !100
  %597 = bitcast float %596 to i32, !dbg !98
  %598 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %597, i32 1, i32 31), !dbg !98
  %599 = bitcast i32 %598 to float, !dbg !98
  %600 = fadd float %596, %599, !dbg !100
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %254, float %600, i1 %270) #3, !dbg !98
  tail call void @llvm.nvvm.barrier0(), !dbg !98
  %601 = load float, ptr addrspace(3) @global_smem, align 4, !dbg !98
  %602 = fmul float %601, -5.000000e-01, !dbg !103
  %603 = fmul float %23, %23, !dbg !104
  %604 = fmul float %556, %556, !dbg !104
  %605 = fmul float %218, %218, !dbg !104
  %606 = fmul float %557, %557, !dbg !104
  %607 = fmul float %219, %219, !dbg !104
  %608 = fmul float %558, %558, !dbg !104
  %609 = fmul float %220, %220, !dbg !104
  %610 = fmul float %559, %559, !dbg !104
  %611 = fmul float %603, %23, !dbg !105
  %612 = fmul float %604, %556, !dbg !105
  %613 = fmul float %605, %218, !dbg !105
  %614 = fmul float %606, %557, !dbg !105
  %615 = fmul float %607, %219, !dbg !105
  %616 = fmul float %608, %558, !dbg !105
  %617 = fmul float %609, %220, !dbg !105
  %618 = fmul float %610, %559, !dbg !105
  %619 = fmul float %611, %602, !dbg !106
  %620 = fmul float %612, %602, !dbg !106
  %621 = fmul float %613, %602, !dbg !106
  %622 = fmul float %614, %602, !dbg !106
  %623 = fmul float %615, %602, !dbg !106
  %624 = fmul float %616, %602, !dbg !106
  %625 = fmul float %617, %602, !dbg !106
  %626 = fmul float %618, %602, !dbg !106
  %627 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %619, float 2.304000e+03) #3, !dbg !107
  %628 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %620, float 2.304000e+03) #3, !dbg !107
  %629 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %621, float 2.304000e+03) #3, !dbg !107
  %630 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %622, float 2.304000e+03) #3, !dbg !107
  %631 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %623, float 2.304000e+03) #3, !dbg !107
  %632 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %624, float 2.304000e+03) #3, !dbg !107
  %633 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %625, float 2.304000e+03) #3, !dbg !107
  %634 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %626, float 2.304000e+03) #3, !dbg !107
  br label %635, !dbg !108

635:                                              ; preds = %555, %635
  %636 = phi i1 [ true, %555 ], [ false, %635 ]
  %637 = phi i32 [ 0, %555 ], [ 2048, %635 ]
  %638 = or i32 %637, %15, !dbg !109
  %639 = or i32 %637, %16, !dbg !109
  %640 = icmp ult i32 %638, 2304, !dbg !110
  %641 = add i32 %638, %31, !dbg !111
  %642 = add i32 %639, %31, !dbg !111
  %643 = sext i32 %641 to i64, !dbg !112
  %644 = getelementptr float, ptr addrspace(1) %0, i64 %643, !dbg !112
  %645 = sext i32 %642 to i64, !dbg !112
  %646 = getelementptr float, ptr addrspace(1) %0, i64 %645, !dbg !112
  %647 = and i1 %19, %640, !dbg !113
  %648 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_first.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %644, i1 %647, i32 0, i1 %647, i32 0, i1 %647, i32 0, i1 %647, i32 0, i1 %647) #3, !dbg !114
  %649 = extractvalue { i32, i32, i32, i32 } %648, 0, !dbg !114
  %650 = extractvalue { i32, i32, i32, i32 } %648, 1, !dbg !114
  %651 = extractvalue { i32, i32, i32, i32 } %648, 2, !dbg !114
  %652 = extractvalue { i32, i32, i32, i32 } %648, 3, !dbg !114
  %653 = bitcast i32 %649 to float, !dbg !114
  %654 = bitcast i32 %650 to float, !dbg !114
  %655 = bitcast i32 %651 to float, !dbg !114
  %656 = bitcast i32 %652 to float, !dbg !114
  %657 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_first.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %646, i1 %647, i32 0, i1 %647, i32 0, i1 %647, i32 0, i1 %647, i32 0, i1 %647) #3, !dbg !114
  %658 = extractvalue { i32, i32, i32, i32 } %657, 0, !dbg !114
  %659 = extractvalue { i32, i32, i32, i32 } %657, 1, !dbg !114
  %660 = extractvalue { i32, i32, i32, i32 } %657, 2, !dbg !114
  %661 = extractvalue { i32, i32, i32, i32 } %657, 3, !dbg !114
  %662 = bitcast i32 %658 to float, !dbg !114
  %663 = bitcast i32 %659 to float, !dbg !114
  %664 = bitcast i32 %660 to float, !dbg !114
  %665 = bitcast i32 %661 to float, !dbg !114
  %666 = zext nneg i32 %638 to i64, !dbg !115
  %667 = getelementptr float, ptr addrspace(1) %6, i64 %666, !dbg !115
  %668 = zext nneg i32 %639 to i64, !dbg !115
  %669 = getelementptr float, ptr addrspace(1) %6, i64 %668, !dbg !115
  %670 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %667, i1 %640, i32 0, i1 %640, i32 0, i1 %640, i32 0, i1 %640, i32 0, i1 %640) #3, !dbg !116
  %671 = extractvalue { i32, i32, i32, i32 } %670, 0, !dbg !116
  %672 = extractvalue { i32, i32, i32, i32 } %670, 1, !dbg !116
  %673 = extractvalue { i32, i32, i32, i32 } %670, 2, !dbg !116
  %674 = extractvalue { i32, i32, i32, i32 } %670, 3, !dbg !116
  %675 = bitcast i32 %671 to float, !dbg !116
  %676 = bitcast i32 %672 to float, !dbg !116
  %677 = bitcast i32 %673 to float, !dbg !116
  %678 = bitcast i32 %674 to float, !dbg !116
  %679 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %669, i1 %640, i32 0, i1 %640, i32 0, i1 %640, i32 0, i1 %640, i32 0, i1 %640) #3, !dbg !116
  %680 = extractvalue { i32, i32, i32, i32 } %679, 0, !dbg !116
  %681 = extractvalue { i32, i32, i32, i32 } %679, 1, !dbg !116
  %682 = extractvalue { i32, i32, i32, i32 } %679, 2, !dbg !116
  %683 = extractvalue { i32, i32, i32, i32 } %679, 3, !dbg !116
  %684 = bitcast i32 %680 to float, !dbg !116
  %685 = bitcast i32 %681 to float, !dbg !116
  %686 = bitcast i32 %682 to float, !dbg !116
  %687 = bitcast i32 %683 to float, !dbg !116
  %688 = getelementptr i16, ptr addrspace(1) %4, i64 %643, !dbg !117
  %689 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_first.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %688, i1 %647, i32 0, i1 %647, i32 0, i1 %647, i32 0, i1 %647, i32 0, i1 %647) #3, !dbg !118
  %690 = extractvalue { i32, i32, i32, i32 } %689, 0, !dbg !118
  %691 = extractvalue { i32, i32, i32, i32 } %689, 1, !dbg !118
  %692 = extractvalue { i32, i32, i32, i32 } %689, 2, !dbg !118
  %693 = extractvalue { i32, i32, i32, i32 } %689, 3, !dbg !118
  %694 = trunc i32 %690 to i16, !dbg !118
  %extelt.offset = lshr i32 %690, 16, !dbg !118
  %695 = trunc i32 %extelt.offset to i16, !dbg !118
  %696 = trunc i32 %691 to i16, !dbg !118
  %extelt.offset3 = lshr i32 %691, 16, !dbg !118
  %697 = trunc i32 %extelt.offset3 to i16, !dbg !118
  %698 = trunc i32 %692 to i16, !dbg !118
  %extelt.offset4 = lshr i32 %692, 16, !dbg !118
  %699 = trunc i32 %extelt.offset4 to i16, !dbg !118
  %700 = trunc i32 %693 to i16, !dbg !118
  %extelt.offset5 = lshr i32 %693, 16, !dbg !118
  %701 = trunc i32 %extelt.offset5 to i16, !dbg !118
  %702 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %694) #3, !dbg !119
  %703 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %695) #3, !dbg !119
  %704 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %696) #3, !dbg !119
  %705 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %697) #3, !dbg !119
  %706 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %698) #3, !dbg !119
  %707 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %699) #3, !dbg !119
  %708 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %700) #3, !dbg !119
  %709 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %701) #3, !dbg !119
  %710 = fadd float %675, 1.000000e+00, !dbg !120
  %711 = fadd float %676, 1.000000e+00, !dbg !120
  %712 = fadd float %677, 1.000000e+00, !dbg !120
  %713 = fadd float %678, 1.000000e+00, !dbg !120
  %714 = fadd float %684, 1.000000e+00, !dbg !120
  %715 = fadd float %685, 1.000000e+00, !dbg !120
  %716 = fadd float %686, 1.000000e+00, !dbg !120
  %717 = fadd float %687, 1.000000e+00, !dbg !120
  %718 = fmul float %710, %653, !dbg !121
  %719 = fmul float %711, %654, !dbg !121
  %720 = fmul float %712, %655, !dbg !121
  %721 = fmul float %713, %656, !dbg !121
  %722 = fmul float %714, %662, !dbg !121
  %723 = fmul float %715, %663, !dbg !121
  %724 = fmul float %716, %664, !dbg !121
  %725 = fmul float %717, %665, !dbg !121
  %726 = fmul float %718, %23, !dbg !122
  %727 = fmul float %719, %23, !dbg !122
  %728 = fmul float %720, %23, !dbg !122
  %729 = fmul float %721, %23, !dbg !122
  %730 = fmul float %722, %23, !dbg !122
  %731 = fmul float %723, %23, !dbg !122
  %732 = fmul float %724, %23, !dbg !122
  %733 = fmul float %725, %23, !dbg !122
  %734 = fmul float %627, %702, !dbg !123
  %735 = fmul float %627, %703, !dbg !123
  %736 = fmul float %627, %704, !dbg !123
  %737 = fmul float %627, %705, !dbg !123
  %738 = fmul float %627, %706, !dbg !123
  %739 = fmul float %627, %707, !dbg !123
  %740 = fmul float %627, %708, !dbg !123
  %741 = fmul float %627, %709, !dbg !123
  %742 = fadd float %734, %726, !dbg !124
  %743 = fadd float %727, %735, !dbg !124
  %744 = fadd float %728, %736, !dbg !124
  %745 = fadd float %729, %737, !dbg !124
  %746 = fadd float %730, %738, !dbg !124
  %747 = fadd float %731, %739, !dbg !124
  %748 = fadd float %732, %740, !dbg !124
  %749 = fadd float %733, %741, !dbg !124
  %750 = fadd float %734, %742, !dbg !125
  %751 = fadd float %735, %743, !dbg !125
  %752 = fadd float %736, %744, !dbg !125
  %753 = fadd float %737, %745, !dbg !125
  %754 = fadd float %738, %746, !dbg !125
  %755 = fadd float %739, %747, !dbg !125
  %756 = fadd float %740, %748, !dbg !125
  %757 = fadd float %741, %749, !dbg !125
  %758 = getelementptr i16, ptr addrspace(1) %9, i64 %643, !dbg !126
  %759 = tail call i16 asm "cvt.rn.bf16.f32 $0, $1;", "=h,r"(float %750) #3, !dbg !127
  %760 = tail call i16 asm "cvt.rn.bf16.f32 $0, $1;", "=h,r"(float %751) #3, !dbg !127
  %761 = tail call i16 asm "cvt.rn.bf16.f32 $0, $1;", "=h,r"(float %752) #3, !dbg !127
  %762 = tail call i16 asm "cvt.rn.bf16.f32 $0, $1;", "=h,r"(float %753) #3, !dbg !127
  %763 = tail call i16 asm "cvt.rn.bf16.f32 $0, $1;", "=h,r"(float %754) #3, !dbg !127
  %764 = tail call i16 asm "cvt.rn.bf16.f32 $0, $1;", "=h,r"(float %755) #3, !dbg !127
  %765 = tail call i16 asm "cvt.rn.bf16.f32 $0, $1;", "=h,r"(float %756) #3, !dbg !127
  %766 = tail call i16 asm "cvt.rn.bf16.f32 $0, $1;", "=h,r"(float %757) #3, !dbg !127
  %767 = insertelement <2 x i16> undef, i16 %759, i64 0, !dbg !127
  %768 = insertelement <2 x i16> %767, i16 %760, i64 1, !dbg !127
  %769 = bitcast <2 x i16> %768 to i32, !dbg !127
  %770 = insertelement <2 x i16> undef, i16 %761, i64 0, !dbg !127
  %771 = insertelement <2 x i16> %770, i16 %762, i64 1, !dbg !127
  %772 = bitcast <2 x i16> %771 to i32, !dbg !127
  %773 = insertelement <2 x i16> undef, i16 %763, i64 0, !dbg !127
  %774 = insertelement <2 x i16> %773, i16 %764, i64 1, !dbg !127
  %775 = bitcast <2 x i16> %774 to i32, !dbg !127
  %776 = insertelement <2 x i16> undef, i16 %765, i64 0, !dbg !127
  %777 = insertelement <2 x i16> %776, i16 %766, i64 1, !dbg !127
  %778 = bitcast <2 x i16> %777 to i32, !dbg !127
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %769, i32 %772, i32 %775, i32 %778, ptr addrspace(1) %758, i1 %647) #3, !dbg !127
  br i1 %636, label %635, label %779, !dbg !108

779:                                              ; preds = %635
  ret void, !dbg !128
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0}
!llvm.dbg.cu = !{!1}
!nvvm.annotations = !{!3, !4, !4, !3}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = distinct !DICompileUnit(language: DW_LANG_C, file: !2, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: FullDebug)
!2 = !DIFile(filename: "cjiociwwh44srntjpqixcowor3lt33d4znl3eabkxorjlaaix62t.py", directory: "/tmp/torchinductor_zeus/ji")
!3 = !{ptr @triton__0d1d2d3d4d5d6d7d8d9d10de11de, !"kernel", i32 1}
!4 = !{ptr @triton__0d1d2d3d4d5d6d7d8d9d10de11de, !"maxntidx", i32 256}
!5 = distinct !DISubprogram(name: "triton__0d1d2d3d4d5d6d7d8d9d10de11de", linkageName: "triton__0d1d2d3d4d5d6d7d8d9d10de11de", scope: !2, file: !2, line: 18, type: !6, scopeLine: 18, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !1)
!6 = !DISubroutineType(cc: DW_CC_normal, types: !7)
!7 = !{}
!8 = !DILocation(line: 24, column: 33, scope: !5)
!9 = !DILocation(line: 21, column: 28, scope: !5)
!10 = !DILocation(line: 23, column: 21, scope: !5)
!11 = !DILocation(line: 26, column: 31, scope: !5)
!12 = !DILocation(line: 26, column: 36, scope: !5)
!13 = !DILocation(line: 32, column: 45, scope: !5)
!14 = !DILocation(line: 45, column: 24, scope: !5)
!15 = !DILocation(line: 28, column: 36, scope: !5)
!16 = !DILocation(line: 29, column: 27, scope: !5)
!17 = !DILocation(line: 30, column: 25, scope: !5)
!18 = !DILocation(line: 32, column: 40, scope: !5)
!19 = !DILocation(line: 32, column: 34, scope: !5)
!20 = !DILocation(line: 32, column: 59, scope: !5)
!21 = !DILocation(line: 32, column: 51, scope: !5)
!22 = !DILocation(line: 32, column: 110, scope: !5)
!23 = !DILocation(line: 33, column: 34, scope: !5)
!24 = !DILocation(line: 33, column: 51, scope: !5)
!25 = !DILocation(line: 33, column: 110, scope: !5)
!26 = !DILocation(line: 34, column: 34, scope: !5)
!27 = !DILocation(line: 34, column: 39, scope: !5)
!28 = !DILocation(line: 35, column: 34, scope: !5)
!29 = !DILocation(line: 35, column: 51, scope: !5)
!30 = !DILocation(line: 35, column: 110, scope: !5)
!31 = !DILocation(line: 36, column: 35, scope: !5)
!32 = !DILocation(line: 36, column: 40, scope: !5)
!33 = !DILocation(line: 37, column: 35, scope: !5)
!34 = !DILocation(line: 37, column: 52, scope: !5)
!35 = !DILocation(line: 40, column: 22, scope: !5)
!36 = !DILocation(line: 42, column: 22, scope: !5)
!37 = !DILocation(line: 43, column: 22, scope: !5)
!38 = !DILocation(line: 46, column: 24, scope: !5)
!39 = !DILocation(line: 47, column: 24, scope: !5)
!40 = !DILocation(line: 51, column: 24, scope: !5)
!41 = !DILocation(line: 52, column: 24, scope: !5)
!42 = !DILocation(line: 53, column: 23, scope: !5)
!43 = !DILocation(line: 56, column: 48, scope: !5)
!44 = !DILocation(line: 233, column: 15, scope: !45, inlinedAt: !48)
!45 = distinct !DILexicalBlockFile(scope: !47, file: !46, discriminator: 0)
!46 = !DIFile(filename: "standard.py", directory: "/home/zeus/miniconda3/envs/cloudspace/lib/python3.10/site-packages/triton/language")
!47 = distinct !DILexicalBlockFile(scope: !5, file: !46, discriminator: 0)
!48 = !DILocation(line: 243, column: 36, scope: !45, inlinedAt: !49)
!49 = !DILocation(line: 57, column: 27, scope: !45)
!50 = !DILocation(line: 243, column: 36, scope: !47, inlinedAt: !51)
!51 = !DILocation(line: 57, column: 27, scope: !47)
!52 = !DILocation(line: 58, column: 31, scope: !5)
!53 = !DILocation(line: 58, column: 36, scope: !5)
!54 = !DILocation(line: 72, column: 24, scope: !5)
!55 = !DILocation(line: 73, column: 24, scope: !5)
!56 = !DILocation(line: 74, column: 24, scope: !5)
!57 = !DILocation(line: 75, column: 24, scope: !5)
!58 = !DILocation(line: 77, column: 24, scope: !5)
!59 = !DILocation(line: 88, column: 24, scope: !5)
!60 = !DILocation(line: 94, column: 24, scope: !5)
!61 = !DILocation(line: 60, column: 36, scope: !5)
!62 = !DILocation(line: 61, column: 27, scope: !5)
!63 = !DILocation(line: 62, column: 25, scope: !5)
!64 = !DILocation(line: 64, column: 41, scope: !5)
!65 = !DILocation(line: 64, column: 35, scope: !5)
!66 = !DILocation(line: 64, column: 60, scope: !5)
!67 = !DILocation(line: 64, column: 52, scope: !5)
!68 = !DILocation(line: 64, column: 111, scope: !5)
!69 = !DILocation(line: 65, column: 35, scope: !5)
!70 = !DILocation(line: 65, column: 40, scope: !5)
!71 = !DILocation(line: 66, column: 35, scope: !5)
!72 = !DILocation(line: 66, column: 52, scope: !5)
!73 = !DILocation(line: 67, column: 39, scope: !5)
!74 = !DILocation(line: 67, column: 56, scope: !5)
!75 = !DILocation(line: 68, column: 35, scope: !5)
!76 = !DILocation(line: 68, column: 52, scope: !5)
!77 = !DILocation(line: 68, column: 112, scope: !5)
!78 = !DILocation(line: 69, column: 35, scope: !5)
!79 = !DILocation(line: 69, column: 52, scope: !5)
!80 = !DILocation(line: 69, column: 112, scope: !5)
!81 = !DILocation(line: 70, column: 35, scope: !5)
!82 = !DILocation(line: 70, column: 40, scope: !5)
!83 = !DILocation(line: 79, column: 24, scope: !5)
!84 = !DILocation(line: 81, column: 24, scope: !5)
!85 = !DILocation(line: 82, column: 24, scope: !5)
!86 = !DILocation(line: 86, column: 24, scope: !5)
!87 = !DILocation(line: 87, column: 24, scope: !5)
!88 = !DILocation(line: 91, column: 24, scope: !5)
!89 = !DILocation(line: 92, column: 24, scope: !5)
!90 = !DILocation(line: 93, column: 24, scope: !5)
!91 = !DILocation(line: 95, column: 24, scope: !5)
!92 = !DILocation(line: 96, column: 24, scope: !5)
!93 = !DILocation(line: 97, column: 24, scope: !5)
!94 = !DILocation(line: 98, column: 24, scope: !5)
!95 = !DILocation(line: 99, column: 24, scope: !5)
!96 = !DILocation(line: 102, column: 48, scope: !5)
!97 = !DILocation(line: 103, column: 56, scope: !5)
!98 = !DILocation(line: 243, column: 36, scope: !47, inlinedAt: !99)
!99 = !DILocation(line: 104, column: 27, scope: !47)
!100 = !DILocation(line: 233, column: 15, scope: !45, inlinedAt: !101)
!101 = !DILocation(line: 243, column: 36, scope: !45, inlinedAt: !102)
!102 = !DILocation(line: 104, column: 27, scope: !45)
!103 = !DILocation(line: 117, column: 24, scope: !5)
!104 = !DILocation(line: 118, column: 24, scope: !5)
!105 = !DILocation(line: 119, column: 24, scope: !5)
!106 = !DILocation(line: 120, column: 24, scope: !5)
!107 = !DILocation(line: 122, column: 24, scope: !5)
!108 = !DILocation(line: 105, column: 36, scope: !5)
!109 = !DILocation(line: 106, column: 27, scope: !5)
!110 = !DILocation(line: 107, column: 25, scope: !5)
!111 = !DILocation(line: 109, column: 45, scope: !5)
!112 = !DILocation(line: 109, column: 39, scope: !5)
!113 = !DILocation(line: 109, column: 64, scope: !5)
!114 = !DILocation(line: 109, column: 56, scope: !5)
!115 = !DILocation(line: 110, column: 35, scope: !5)
!116 = !DILocation(line: 110, column: 40, scope: !5)
!117 = !DILocation(line: 111, column: 35, scope: !5)
!118 = !DILocation(line: 111, column: 52, scope: !5)
!119 = !DILocation(line: 111, column: 112, scope: !5)
!120 = !DILocation(line: 113, column: 24, scope: !5)
!121 = !DILocation(line: 114, column: 24, scope: !5)
!122 = !DILocation(line: 115, column: 24, scope: !5)
!123 = !DILocation(line: 124, column: 24, scope: !5)
!124 = !DILocation(line: 125, column: 24, scope: !5)
!125 = !DILocation(line: 126, column: 24, scope: !5)
!126 = !DILocation(line: 128, column: 29, scope: !5)
!127 = !DILocation(line: 128, column: 53, scope: !5)
!128 = !DILocation(line: 105, column: 4, scope: !5)
