* V_droop
	* IR drop
	* di/dt noise
	* Remedy: bypass capacitance
* Clock Generation
	* PLL (Phase Locked Loop): generate a clock with different phase/frequency
* Clock Distribution
	* Grid
	* H-tree
* 3D Package
	* CoWoS: TSV+Silicon Interposer
	* InFO (Integrated Fanout)