lbl_80D14BD4:
/* 80D14BD4 00000000  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 80D14BD8 00000004  7C 08 02 A6 */	mflr r0
/* 80D14BDC 00000008  90 01 00 44 */	stw r0, 0x44(r1)
/* 80D14BE0 0000000C  DB E1 00 30 */	stfd f31, 0x30(r1)
/* 80D14BE4 00000010  F3 E1 00 38 */	psq_st f31, 56(r1), 0, 0 /* qr0 */
/* 80D14BE8 00000014  DB C1 00 20 */	stfd f30, 0x20(r1)
/* 80D14BEC 00000018  F3 C1 00 28 */	psq_st f30, 40(r1), 0, 0 /* qr0 */
/* 80D14BF0 00000000  39 61 00 20 */	addi r11, r1, 0x20
/* 80D14BF4 00000004  4B FF EB 05 */	bl _savegpr_26
/* 80D14BF8 00000008  7C 7A 1B 78 */	mr r26, r3
/* 80D14BFC 0000000C  7C 9B 23 78 */	mr r27, r4
/* 80D14C00 00000010  3C 60 00 00 */	lis r3, lit_3806@ha /* 80D155E8 */
/* 80D14C04 00000014  3B C3 00 00 */	addi r30, r3, lit_3806@l /* 80D155E8 */
/* 80D14C08 00000018  3B 80 00 00 */	li r28, 0
/* 80D14C0C 0000001C  3B E0 00 00 */	li r31, 0
/* 80D14C10 00000020  1C 1B 00 78 */	mulli r0, r27, 0x78
/* 80D14C14 00000024  7F BA 02 14 */	add r29, r26, r0
/* 80D14C18 00000028  C3 DE 00 04 */	lfs f30, 4(r30)
/* 80D14C1C 0000002C  C3 FE 00 84 */	lfs f31, 0x84(r30)
/* 80D14C20 00000030  48 00 00 A8 */	b lbl_80D14CC8
lbl_80D14C24:
/* 80D14C24 00000000  7C 7A FA 14 */	add r3, r26, r31
/* 80D14C28 00000004  C0 23 05 94 */	lfs f1, 0x594(r3)
/* 80D14C2C 00000008  C0 1D 05 94 */	lfs f0, 0x594(r29)
/* 80D14C30 0000000C  EC 41 00 28 */	fsubs f2, f1, f0
/* 80D14C34 00000010  C0 23 05 9C */	lfs f1, 0x59c(r3)
/* 80D14C38 00000014  C0 1D 05 9C */	lfs f0, 0x59c(r29)
/* 80D14C3C 00000018  EC 01 00 28 */	fsubs f0, f1, f0
/* 80D14C40 0000001C  EC 22 00 B2 */	fmuls f1, f2, f2
/* 80D14C44 00000020  EC 00 00 32 */	fmuls f0, f0, f0
/* 80D14C48 00000024  EC 21 00 2A */	fadds f1, f1, f0
/* 80D14C4C 00000028  FC 01 F0 40 */	fcmpo cr0, f1, f30
/* 80D14C50 00000000  40 81 00 0C */	ble lbl_80D14C5C
/* 80D14C54 00000004  FC 00 08 34 */	frsqrte f0, f1
/* 80D14C58 00000008  EC 20 00 72 */	fmuls f1, f0, f1
lbl_80D14C5C:
/* 80D14C5C 00000000  C0 5A 05 7C */	lfs f2, 0x57c(r26)
/* 80D14C60 00000004  EC 1F 00 B2 */	fmuls f0, f31, f2
/* 80D14C64 00000008  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80D14C68 00000000  40 80 00 0C */	bge lbl_80D14C74
/* 80D14C6C 00000004  38 60 00 00 */	li r3, 0
/* 80D14C70 00000008  48 00 00 64 */	b lbl_80D14CD4
lbl_80D14C74:
/* 80D14C74 00000000  FC 01 10 40 */	fcmpo cr0, f1, f2
/* 80D14C78 00000000  40 80 00 48 */	bge lbl_80D14CC0
/* 80D14C7C 00000004  C0 3E 00 74 */	lfs f1, 0x74(r30)
/* 80D14C80 00000008  C0 03 05 98 */	lfs f0, 0x598(r3)
/* 80D14C84 0000000C  EC 01 00 2A */	fadds f0, f1, f0
/* 80D14C88 00000010  D0 1D 05 98 */	stfs f0, 0x598(r29)
/* 80D14C8C 00000014  C0 5D 05 98 */	lfs f2, 0x598(r29)
/* 80D14C90 00000018  C0 3E 00 88 */	lfs f1, 0x88(r30)
/* 80D14C94 0000001C  C0 1A 04 D4 */	lfs f0, 0x4d4(r26)
/* 80D14C98 00000020  EC 01 00 2A */	fadds f0, f1, f0
/* 80D14C9C 00000028  FC 02 00 40 */	fcmpo cr0, f2, f0
/* 80D14CA0 00000000  40 81 00 20 */	ble lbl_80D14CC0
/* 80D14CA4 00000004  C0 3E 00 90 */	lfs f1, 0x90(r30)
/* 80D14CA8 00000008  4B FF EA 51 */	bl cM_rndF__Ff
/* 80D14CAC 0000000C  C0 5E 00 8C */	lfs f2, 0x8c(r30)
/* 80D14CB0 00000010  C0 1A 04 D4 */	lfs f0, 0x4d4(r26)
/* 80D14CB4 00000014  EC 02 00 2A */	fadds f0, f2, f0
/* 80D14CB8 00000018  EC 00 08 2A */	fadds f0, f0, f1
/* 80D14CBC 0000001C  D0 1D 05 98 */	stfs f0, 0x598(r29)
lbl_80D14CC0:
/* 80D14CC0 00000000  3B 9C 00 01 */	addi r28, r28, 1
/* 80D14CC4 00000004  3B FF 00 78 */	addi r31, r31, 0x78
lbl_80D14CC8:
/* 80D14CC8 00000000  7C 1C D8 00 */	cmpw r28, r27
/* 80D14CCC 00000004  41 80 FF 58 */	blt lbl_80D14C24
/* 80D14CD0 00000008  38 60 00 01 */	li r3, 1
lbl_80D14CD4:
/* 80D14CD4 00000000  E3 E1 00 38 */	psq_l f31, 56(r1), 0, 0 /* qr0 */
/* 80D14CD8 00000000  CB E1 00 30 */	lfd f31, 0x30(r1)
/* 80D14CDC 00000008  E3 C1 00 28 */	psq_l f30, 40(r1), 0, 0 /* qr0 */
/* 80D14CE0 00000000  CB C1 00 20 */	lfd f30, 0x20(r1)
/* 80D14CE4 00000004  39 61 00 20 */	addi r11, r1, 0x20
/* 80D14CE8 00000008  4B FF EA 11 */	bl _restgpr_26
/* 80D14CEC 0000000C  80 01 00 44 */	lwz r0, 0x44(r1)
/* 80D14CF0 00000010  7C 08 03 A6 */	mtlr r0
/* 80D14CF4 00000014  38 21 00 40 */	addi r1, r1, 0x40
/* 80D14CF8 00000018  4E 80 00 20 */	blr 
