{
  "guid": "93DA332C-5490-4E4B-8038-BDEC1662A2D0",
  "name": "On-Chip Memory Cache",
  "categories": ["Toolkit/oneAPI Direct Programming/DPC++ FPGA/Tutorials/Design Patterns"],
  "description": "IntelÂ® FPGA tutorial demonstrating the caching of on-chip memory to reduce loop initiation interval",
  "toolchain": ["dpcpp"],
  "os": ["linux", "windows"],
  "builder": ["ide", "cmake"],
  "targetDevice": ["FPGA"],
  "languages": [{"cpp":{}}],
  "ciTests": {
    "linux": [
      {
        "id": "fpga_emu",
        "steps": [
          "mkdir build",
          "cd build",
          "cmake ..",
          "make fpga_emu",
          "./onchip_memory_cache.fpga_emu"
        ]
      },
      {
        "id": "report",
        "steps": [
          "mkdir build",
          "cd build",
          "cmake ..",
          "make report"
        ]
      }
    ],
    "windows": [
      {
        "id": "fpga_emu",
        "steps": [
          "mkdir build",
          "cd build",
          "cmake -G \"NMake Makefiles\" ..",
          "nmake fpga_emu",
          "onchip_memory_cache.fpga_emu.exe"
        ]
      },
      {
        "id": "report",
        "steps": [
          "mkdir build",
          "cd build",
          "cmake -G \"NMake Makefiles\" ..",
          "nmake report"
        ]
      }
    ]
  }
}
