Analysis & Synthesis report for soc_system
Thu May 11 02:58:23 2023
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 12. State Machine - |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_OUT:FSM_OUT1|current_state
 13. State Machine - |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_ACC:FSM_ACC1|current_state
 14. State Machine - |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|current_state
 15. State Machine - |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|state_delay
 16. State Machine - |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|current_state
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Registers Packed Into Inferred Megafunctions
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 25. Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 26. Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 27. Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 28. Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 29. Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 30. Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 31. Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 32. Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 33. Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 34. Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 35. Source assignments for soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux
 36. Source assignments for soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001
 37. Source assignments for soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux
 38. Source assignments for soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 39. Source assignments for soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 40. Source assignments for soc_system:soc_system0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 41. Source assignments for soc_system:soc_system0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 42. Source assignments for soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram3|altsyncram:mem_rtl_0|altsyncram_jqk1:auto_generated
 43. Source assignments for soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram2|altsyncram:mem_rtl_0|altsyncram_jqk1:auto_generated
 44. Source assignments for soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram1|altsyncram:mem_rtl_0|altsyncram_jqk1:auto_generated
 45. Source assignments for soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram0|altsyncram:mem_rtl_0|altsyncram_jqk1:auto_generated
 46. Source assignments for soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|dense_ram:dense_ram1|altsyncram:mem_rtl_0|altsyncram_tqk1:auto_generated
 47. Source assignments for soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|dense_ram:dense_ram0|altsyncram:mem_rtl_0|altsyncram_tqk1:auto_generated
 48. Source assignments for soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|conv_ram:conv_ram0|altsyncram:mem_rtl_0|altsyncram_tqk1:auto_generated
 49. Source assignments for soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram3|altsyncram:mem_rtl_0|altsyncram_dmk1:auto_generated
 50. Source assignments for soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram2|altsyncram:mem_rtl_0|altsyncram_dmk1:auto_generated
 51. Source assignments for soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram1|altsyncram:mem_rtl_0|altsyncram_dmk1:auto_generated
 52. Source assignments for soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram0|altsyncram:mem_rtl_0|altsyncram_dmk1:auto_generated
 53. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0
 54. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 55. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 56. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
 57. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
 58. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
 59. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
 60. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
 61. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
 62. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
 63. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
 64. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
 65. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
 66. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
 67. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
 68. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
 69. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
 70. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
 71. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
 72. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
 73. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
 74. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
 75. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
 76. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
 77. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
 78. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
 79. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
 80. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
 81. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
 82. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
 83. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc
 84. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc
 85. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
 86. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
 87. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
 88. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
 89. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 90. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
 91. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 92. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
 93. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 94. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
 95. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 96. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
 97. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 98. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
 99. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
100. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
101. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
102. Parameter Settings for User Entity Instance: soc_system:soc_system0|vga_ball:vga_ball_0|vga_counters:counters
103. Parameter Settings for User Entity Instance: soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1
104. Parameter Settings for User Entity Instance: soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|down_counter:down_counter1
105. Parameter Settings for User Entity Instance: soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_ACC:FSM_ACC1
106. Parameter Settings for User Entity Instance: soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_OUT:FSM_OUT1
107. Parameter Settings for User Entity Instance: soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|syn_fifo:syn_fifo_1
108. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_ball_0_avalon_slave_0_translator
109. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent
110. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
111. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_ball_0_avalon_slave_0_agent
112. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_ball_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
113. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rsp_fifo
114. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo
115. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode
116. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001|soc_system_mm_interconnect_0_router_default_decode:the_default_decode
117. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode
118. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter
119. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
120. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
121. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
122. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
123. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
124. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
125. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
126. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
127. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
128. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
129. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
130. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
131. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
132. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
133. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
134. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
135. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
136. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
137. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
138. Parameter Settings for User Entity Instance: soc_system:soc_system0|altera_reset_controller:rst_controller
139. Parameter Settings for User Entity Instance: soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
140. Parameter Settings for User Entity Instance: soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
141. Parameter Settings for User Entity Instance: soc_system:soc_system0|altera_reset_controller:rst_controller_001
142. Parameter Settings for User Entity Instance: soc_system:soc_system0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
143. Parameter Settings for User Entity Instance: soc_system:soc_system0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
144. Parameter Settings for Inferred Entity Instance: soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram3|altsyncram:mem_rtl_0
145. Parameter Settings for Inferred Entity Instance: soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram2|altsyncram:mem_rtl_0
146. Parameter Settings for Inferred Entity Instance: soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram1|altsyncram:mem_rtl_0
147. Parameter Settings for Inferred Entity Instance: soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram0|altsyncram:mem_rtl_0
148. Parameter Settings for Inferred Entity Instance: soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|dense_ram:dense_ram1|altsyncram:mem_rtl_0
149. Parameter Settings for Inferred Entity Instance: soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|dense_ram:dense_ram0|altsyncram:mem_rtl_0
150. Parameter Settings for Inferred Entity Instance: soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|conv_ram:conv_ram0|altsyncram:mem_rtl_0
151. Parameter Settings for Inferred Entity Instance: soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram3|altsyncram:mem_rtl_0
152. Parameter Settings for Inferred Entity Instance: soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram2|altsyncram:mem_rtl_0
153. Parameter Settings for Inferred Entity Instance: soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram1|altsyncram:mem_rtl_0
154. Parameter Settings for Inferred Entity Instance: soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram0|altsyncram:mem_rtl_0
155. Parameter Settings for Inferred Entity Instance: soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|lpm_divide:Mod2
156. Parameter Settings for Inferred Entity Instance: soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|lpm_divide:Mod1
157. Parameter Settings for Inferred Entity Instance: soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|lpm_divide:Mod0
158. altsyncram Parameter Settings by Entity Instance
159. Port Connectivity Checks: "soc_system:soc_system0|altera_reset_controller:rst_controller_001"
160. Port Connectivity Checks: "soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
161. Port Connectivity Checks: "soc_system:soc_system0|altera_reset_controller:rst_controller"
162. Port Connectivity Checks: "soc_system:soc_system0|soc_system_irq_mapper:irq_mapper_001"
163. Port Connectivity Checks: "soc_system:soc_system0|soc_system_irq_mapper:irq_mapper"
164. Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
165. Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
166. Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
167. Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
168. Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
169. Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
170. Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
171. Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
172. Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
173. Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
174. Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode"
175. Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode"
176. Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo"
177. Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rsp_fifo"
178. Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_ball_0_avalon_slave_0_agent"
179. Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
180. Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent"
181. Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_ball_0_avalon_slave_0_translator"
182. Port Connectivity Checks: "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top"
183. Port Connectivity Checks: "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"
184. Port Connectivity Checks: "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0"
185. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
186. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
187. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
188. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
189. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
190. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
191. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
192. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc"
193. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc"
194. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc"
195. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc"
196. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc"
197. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
198. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
199. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
200. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
201. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
202. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
203. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
204. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
205. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
206. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
207. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
208. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
209. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
210. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
211. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
212. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
213. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
214. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
215. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
216. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
217. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
218. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
219. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
220. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
221. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"
222. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0"
223. Port Connectivity Checks: "soc_system:soc_system0"
224. Post-Synthesis Netlist Statistics for Top Partition
225. Post-Synthesis Netlist Statistics for Partition soc_system_hps_0_hps_io_border:border
226. Elapsed Time Per Partition
227. Analysis & Synthesis Messages
228. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu May 11 02:58:23 2023       ;
; Quartus Prime Version           ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                   ; soc_system                                  ;
; Top-level Entity Name           ; soc_system_top                              ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1097                                        ;
; Total pins                      ; 362                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,343,488                                   ;
; Total DSP Blocks                ; 5                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 1                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; soc_system_top     ; soc_system         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 4                  ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; File Name with User-Entered Path                                                                  ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                                                                 ; Library    ;
+---------------------------------------------------------------------------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; soc_system_top.sv                                                                                 ; yes             ; User SystemVerilog HDL File        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv                                                                                 ;            ;
; soc_system/synthesis/soc_system.v                                                                 ; yes             ; User Verilog HDL File              ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/soc_system.v                                                                 ; soc_system ;
; soc_system/synthesis/submodules/altera_reset_controller.v                                         ; yes             ; User Verilog HDL File              ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_reset_controller.v                                         ; soc_system ;
; soc_system/synthesis/submodules/altera_reset_synchronizer.v                                       ; yes             ; User Verilog HDL File              ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_reset_synchronizer.v                                       ; soc_system ;
; soc_system/synthesis/submodules/soc_system_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_irq_mapper.sv                                          ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File              ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v                                    ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File              ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v                  ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv                           ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_arbitrator.sv                                       ; yes             ; User SystemVerilog HDL File        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv                                       ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv                         ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv                           ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv                         ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv                                    ; yes             ; User SystemVerilog HDL File        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv                                    ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                               ; yes             ; User SystemVerilog HDL File        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                               ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_address_alignment.sv                                ; yes             ; User SystemVerilog HDL File        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv                                ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv                        ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv                            ; soc_system ;
; soc_system/synthesis/submodules/altera_avalon_sc_fifo.v                                           ; yes             ; User Verilog HDL File              ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v                                           ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_slave_agent.sv                                      ; yes             ; User SystemVerilog HDL File        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv                                      ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                               ; yes             ; User SystemVerilog HDL File        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                               ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv                                    ; yes             ; User SystemVerilog HDL File        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv                                    ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_slave_translator.sv                                 ; yes             ; User SystemVerilog HDL File        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv                                 ; soc_system ;
; soc_system/synthesis/submodules/vga_ball.sv                                                       ; yes             ; User SystemVerilog HDL File        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/vga_ball.sv                                                       ; soc_system ;
; soc_system/synthesis/submodules/soc_system_hps_0.v                                                ; yes             ; User Verilog HDL File              ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_hps_0.v                                                ; soc_system ;
; soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v                                         ; yes             ; User Verilog HDL File              ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v                                         ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram.v                                                       ; yes             ; User Verilog HDL File              ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram.v                                                       ; soc_system ;
; soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                     ; yes             ; User SystemVerilog HDL File        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                     ; soc_system ;
; soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                     ; yes             ; User SystemVerilog HDL File        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                     ; soc_system ;
; soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv              ; yes             ; User SystemVerilog HDL File        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv              ; soc_system ;
; soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                ; yes             ; User Verilog HDL File              ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                ; soc_system ;
; soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                    ; yes             ; User SystemVerilog HDL File        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                    ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                           ; yes             ; User Verilog HDL File              ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                           ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0.sv                                                   ; yes             ; User SystemVerilog HDL File        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0.sv                                                   ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                       ; yes             ; User Verilog HDL File              ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                       ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                   ; yes             ; User Verilog HDL File              ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                   ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                            ; yes             ; User Verilog HDL File              ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                            ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                    ; yes             ; User Verilog HDL File              ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                    ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                             ; yes             ; User Verilog HDL File              ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                             ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                               ; yes             ; User Verilog HDL File              ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                               ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_pll.sv                                                  ; yes             ; User SystemVerilog HDL File        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_pll.sv                                                  ; soc_system ;
; soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv                                 ; yes             ; User SystemVerilog HDL File        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv                                 ; soc_system ;
; soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv                               ; yes             ; User SystemVerilog HDL File        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv                               ; soc_system ;
; altddio_out.tdf                                                                                   ; yes             ; Megafunction                       ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altddio_out.tdf                                                                                                  ;            ;
; aglobal211.inc                                                                                    ; yes             ; Megafunction                       ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/aglobal211.inc                                                                                                   ;            ;
; stratix_ddio.inc                                                                                  ; yes             ; Megafunction                       ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/stratix_ddio.inc                                                                                                 ;            ;
; cyclone_ddio.inc                                                                                  ; yes             ; Megafunction                       ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/cyclone_ddio.inc                                                                                                 ;            ;
; lpm_mux.inc                                                                                       ; yes             ; Megafunction                       ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                      ;            ;
; stratix_lcell.inc                                                                                 ; yes             ; Megafunction                       ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/stratix_lcell.inc                                                                                                ;            ;
; db/ddio_out_uqe.tdf                                                                               ; yes             ; Auto-Generated Megafunction        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/db/ddio_out_uqe.tdf                                                                               ;            ;
; mem_top.sv                                                                                        ; yes             ; Auto-Found SystemVerilog HDL File  ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/mem_top.sv                                                                                        ;            ;
; memory.sv                                                                                         ; yes             ; Auto-Found SystemVerilog HDL File  ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory.sv                                                                                         ;            ;
; image_ram.v                                                                                       ; yes             ; Auto-Found Verilog HDL File        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/image_ram.v                                                                                       ;            ;
; conv_ram.v                                                                                        ; yes             ; Auto-Found Verilog HDL File        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/conv_ram.v                                                                                        ;            ;
; dense_ram.v                                                                                       ; yes             ; Auto-Found Verilog HDL File        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/dense_ram.v                                                                                       ;            ;
; memory_write.sv                                                                                   ; yes             ; Auto-Found SystemVerilog HDL File  ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv                                                                                   ;            ;
; memory_read.sv                                                                                    ; yes             ; Auto-Found SystemVerilog HDL File  ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv                                                                                    ;            ;
; res_ram.v                                                                                         ; yes             ; Auto-Found Verilog HDL File        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/res_ram.v                                                                                         ;            ;
; npu_top.v                                                                                         ; yes             ; Auto-Found Verilog HDL File        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/npu_top.v                                                                                         ;            ;
; FSM.v                                                                                             ; yes             ; Auto-Found Verilog HDL File        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/FSM.v                                                                                             ;            ;
; FSM_ACC.v                                                                                         ; yes             ; Auto-Found Verilog HDL File        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/FSM_ACC.v                                                                                         ;            ;
; FSM_OUT.v                                                                                         ; yes             ; Auto-Found Verilog HDL File        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/FSM_OUT.v                                                                                         ;            ;
; npu_v8.v                                                                                          ; yes             ; Auto-Found Verilog HDL File        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/npu_v8.v                                                                                          ;            ;
; input_buffer.v                                                                                    ; yes             ; Auto-Found Verilog HDL File        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/input_buffer.v                                                                                    ;            ;
; MAC.v                                                                                             ; yes             ; Auto-Found Verilog HDL File        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/MAC.v                                                                                             ;            ;
; ReLU.v                                                                                            ; yes             ; Auto-Found Verilog HDL File        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/ReLU.v                                                                                            ;            ;
; piso_out.v                                                                                        ; yes             ; Auto-Found Verilog HDL File        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/piso_out.v                                                                                        ;            ;
; syn_fifo.v                                                                                        ; yes             ; Auto-Found Verilog HDL File        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/syn_fifo.v                                                                                        ;            ;
; auto_comparator.v                                                                                 ; yes             ; Auto-Found Verilog HDL File        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/auto_comparator.v                                                                                 ;            ;
; data_converter.v                                                                                  ; yes             ; Auto-Found Verilog HDL File        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/data_converter.v                                                                                  ;            ;
; SSFR.v                                                                                            ; yes             ; Auto-Found Verilog HDL File        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/SSFR.v                                                                                            ;            ;
; altsyncram.tdf                                                                                    ; yes             ; Megafunction                       ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                   ;            ;
; stratix_ram_block.inc                                                                             ; yes             ; Megafunction                       ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                            ;            ;
; lpm_decode.inc                                                                                    ; yes             ; Megafunction                       ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                   ;            ;
; a_rdenreg.inc                                                                                     ; yes             ; Megafunction                       ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                    ;            ;
; altrom.inc                                                                                        ; yes             ; Megafunction                       ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altrom.inc                                                                                                       ;            ;
; altram.inc                                                                                        ; yes             ; Megafunction                       ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altram.inc                                                                                                       ;            ;
; altdpram.inc                                                                                      ; yes             ; Megafunction                       ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                     ;            ;
; db/altsyncram_jqk1.tdf                                                                            ; yes             ; Auto-Generated Megafunction        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/db/altsyncram_jqk1.tdf                                                                            ;            ;
; db/decode_5la.tdf                                                                                 ; yes             ; Auto-Generated Megafunction        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/db/decode_5la.tdf                                                                                 ;            ;
; db/decode_u0a.tdf                                                                                 ; yes             ; Auto-Generated Megafunction        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/db/decode_u0a.tdf                                                                                 ;            ;
; db/mux_lfb.tdf                                                                                    ; yes             ; Auto-Generated Megafunction        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/db/mux_lfb.tdf                                                                                    ;            ;
; db/altsyncram_tqk1.tdf                                                                            ; yes             ; Auto-Generated Megafunction        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/db/altsyncram_tqk1.tdf                                                                            ;            ;
; db/decode_8la.tdf                                                                                 ; yes             ; Auto-Generated Megafunction        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/db/decode_8la.tdf                                                                                 ;            ;
; db/decode_11a.tdf                                                                                 ; yes             ; Auto-Generated Megafunction        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/db/decode_11a.tdf                                                                                 ;            ;
; db/mux_ofb.tdf                                                                                    ; yes             ; Auto-Generated Megafunction        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/db/mux_ofb.tdf                                                                                    ;            ;
; db/altsyncram_dmk1.tdf                                                                            ; yes             ; Auto-Generated Megafunction        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/db/altsyncram_dmk1.tdf                                                                            ;            ;
; lpm_divide.tdf                                                                                    ; yes             ; Megafunction                       ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                                   ;            ;
; abs_divider.inc                                                                                   ; yes             ; Megafunction                       ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/abs_divider.inc                                                                                                  ;            ;
; sign_div_unsign.inc                                                                               ; yes             ; Megafunction                       ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                                              ;            ;
; db/lpm_divide_j3m.tdf                                                                             ; yes             ; Auto-Generated Megafunction        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/db/lpm_divide_j3m.tdf                                                                             ;            ;
; db/sign_div_unsign_mlh.tdf                                                                        ; yes             ; Auto-Generated Megafunction        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/db/sign_div_unsign_mlh.tdf                                                                        ;            ;
; db/alt_u_div_ive.tdf                                                                              ; yes             ; Auto-Generated Megafunction        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/db/alt_u_div_ive.tdf                                                                              ;            ;
; db/lpm_divide_l3m.tdf                                                                             ; yes             ; Auto-Generated Megafunction        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/db/lpm_divide_l3m.tdf                                                                             ;            ;
; db/sign_div_unsign_olh.tdf                                                                        ; yes             ; Auto-Generated Megafunction        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/db/sign_div_unsign_olh.tdf                                                                        ;            ;
; db/alt_u_div_mve.tdf                                                                              ; yes             ; Auto-Generated Megafunction        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/db/alt_u_div_mve.tdf                                                                              ;            ;
; db/lpm_divide_m3m.tdf                                                                             ; yes             ; Auto-Generated Megafunction        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/db/lpm_divide_m3m.tdf                                                                             ;            ;
; db/sign_div_unsign_plh.tdf                                                                        ; yes             ; Auto-Generated Megafunction        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/db/sign_div_unsign_plh.tdf                                                                        ;            ;
; db/alt_u_div_ove.tdf                                                                              ; yes             ; Auto-Generated Megafunction        ; /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/db/alt_u_div_ove.tdf                                                                              ;            ;
+---------------------------------------------------------------------------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1337           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 2257           ;
;     -- 7 input functions                    ; 31             ;
;     -- 6 input functions                    ; 247            ;
;     -- 5 input functions                    ; 315            ;
;     -- 4 input functions                    ; 396            ;
;     -- <=3 input functions                  ; 1268           ;
;                                             ;                ;
; Dedicated logic registers                   ; 911            ;
;                                             ;                ;
; I/O pins                                    ; 362            ;
; I/O registers                               ; 186            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 1343488        ;
;                                             ;                ;
; Total DSP Blocks                            ; 5              ;
;                                             ;                ;
; Total DLLs                                  ; 1              ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1062           ;
; Total fan-out                               ; 19304          ;
; Average fan-out                             ; 3.94           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                         ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |soc_system_top                                                                               ; 2257 (0)            ; 911 (0)                   ; 1343488           ; 5          ; 362  ; 0            ; |soc_system_top                                                                                                                                                                                                                                                                                                                                                             ; soc_system_top                                    ; work         ;
;    |soc_system:soc_system0|                                                                   ; 2257 (0)            ; 911 (0)                   ; 1343488           ; 5          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0                                                                                                                                                                                                                                                                                                                                      ; soc_system                                        ; soc_system   ;
;       |altera_reset_controller:rst_controller_001|                                            ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                           ; altera_reset_controller                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                ; altera_reset_synchronizer                         ; soc_system   ;
;       |altera_reset_controller:rst_controller|                                                ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                               ; altera_reset_controller                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                         ; soc_system   ;
;       |soc_system_hps_0:hps_0|                                                                ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0                                                                                                                                                                                                                                                                                                               ; soc_system_hps_0                                  ; soc_system   ;
;          |soc_system_hps_0_fpga_interfaces:fpga_interfaces|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                              ; soc_system_hps_0_fpga_interfaces                  ; soc_system   ;
;          |soc_system_hps_0_hps_io:hps_io|                                                     ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io                           ; soc_system   ;
;             |soc_system_hps_0_hps_io_border:border|                                           ; 1 (1)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border                    ; soc_system   ;
;                |hps_sdram:hps_sdram_inst|                                                     ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; soc_system   ;
;                   |altera_mem_if_dll_cyclonev:dll|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; soc_system   ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; soc_system   ;
;                   |altera_mem_if_oct_cyclonev:oct|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; soc_system   ;
;                   |hps_sdram_p0:p0|                                                           ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; soc_system   ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                   ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; soc_system   ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                              ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; soc_system   ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; soc_system   ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                   |hps_sdram_pll:pll|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; soc_system   ;
;       |soc_system_mm_interconnect_0:mm_interconnect_0|                                        ; 293 (0)             ; 191 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                       ; soc_system_mm_interconnect_0                      ; soc_system   ;
;          |altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|                   ; 20 (20)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rsp_fifo|                     ; 27 (27)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                          ; 62 (40)             ; 11 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                             ; altera_merlin_axi_master_ni                       ; soc_system   ;
;             |altera_merlin_address_alignment:align_address_to_size|                           ; 22 (22)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                       ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|                ; 67 (0)              ; 94 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter                                                                                                                                                                                                                   ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 67 (66)             ; 94 (94)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                   ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                             ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_slave_agent:vga_ball_0_avalon_slave_0_agent|                          ; 26 (7)              ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_ball_0_avalon_slave_0_agent                                                                                                                                                                                                                             ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 19 (19)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_ball_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                               ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_translator:vga_ball_0_avalon_slave_0_translator|                ; 3 (3)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_ball_0_avalon_slave_0_translator                                                                                                                                                                                                                   ; altera_merlin_slave_translator                    ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux|                                       ; 84 (79)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                    ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux:rsp_demux|                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0_rsp_demux            ; soc_system   ;
;       |vga_ball:vga_ball_0|                                                                   ; 1963 (131)          ; 678 (72)                  ; 1343488           ; 5          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0                                                                                                                                                                                                                                                                                                                  ; vga_ball                                          ; soc_system   ;
;          |mem_top:mem_top0|                                                                   ; 1801 (0)            ; 585 (0)                   ; 1343488           ; 1          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0                                                                                                                                                                                                                                                                                                 ; mem_top                                           ; work         ;
;             |memory:memory1|                                                                  ; 38 (0)              ; 6 (0)                     ; 819200            ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1                                                                                                                                                                                                                                                                                  ; memory                                            ; work         ;
;                |conv_ram:conv_ram0|                                                           ; 16 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|conv_ram:conv_ram0                                                                                                                                                                                                                                                               ; conv_ram                                          ; work         ;
;                   |altsyncram:mem_rtl_0|                                                      ; 16 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|conv_ram:conv_ram0|altsyncram:mem_rtl_0                                                                                                                                                                                                                                          ; altsyncram                                        ; work         ;
;                      |altsyncram_tqk1:auto_generated|                                         ; 16 (0)              ; 2 (2)                     ; 262144            ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|conv_ram:conv_ram0|altsyncram:mem_rtl_0|altsyncram_tqk1:auto_generated                                                                                                                                                                                                           ; altsyncram_tqk1                                   ; work         ;
;                         |decode_11a:rden_decode_b|                                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|conv_ram:conv_ram0|altsyncram:mem_rtl_0|altsyncram_tqk1:auto_generated|decode_11a:rden_decode_b                                                                                                                                                                                  ; decode_11a                                        ; work         ;
;                         |decode_8la:decode2|                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|conv_ram:conv_ram0|altsyncram:mem_rtl_0|altsyncram_tqk1:auto_generated|decode_8la:decode2                                                                                                                                                                                        ; decode_8la                                        ; work         ;
;                         |mux_ofb:mux3|                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|conv_ram:conv_ram0|altsyncram:mem_rtl_0|altsyncram_tqk1:auto_generated|mux_ofb:mux3                                                                                                                                                                                              ; mux_ofb                                           ; work         ;
;                |dense_ram:dense_ram0|                                                         ; 14 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|dense_ram:dense_ram0                                                                                                                                                                                                                                                             ; dense_ram                                         ; work         ;
;                   |altsyncram:mem_rtl_0|                                                      ; 14 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|dense_ram:dense_ram0|altsyncram:mem_rtl_0                                                                                                                                                                                                                                        ; altsyncram                                        ; work         ;
;                      |altsyncram_tqk1:auto_generated|                                         ; 14 (0)              ; 2 (2)                     ; 262144            ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|dense_ram:dense_ram0|altsyncram:mem_rtl_0|altsyncram_tqk1:auto_generated                                                                                                                                                                                                         ; altsyncram_tqk1                                   ; work         ;
;                         |decode_11a:rden_decode_b|                                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|dense_ram:dense_ram0|altsyncram:mem_rtl_0|altsyncram_tqk1:auto_generated|decode_11a:rden_decode_b                                                                                                                                                                                ; decode_11a                                        ; work         ;
;                         |decode_8la:decode2|                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|dense_ram:dense_ram0|altsyncram:mem_rtl_0|altsyncram_tqk1:auto_generated|decode_8la:decode2                                                                                                                                                                                      ; decode_8la                                        ; work         ;
;                         |mux_ofb:mux3|                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|dense_ram:dense_ram0|altsyncram:mem_rtl_0|altsyncram_tqk1:auto_generated|mux_ofb:mux3                                                                                                                                                                                            ; mux_ofb                                           ; work         ;
;                |dense_ram:dense_ram1|                                                         ; 8 (0)               ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|dense_ram:dense_ram1                                                                                                                                                                                                                                                             ; dense_ram                                         ; work         ;
;                   |altsyncram:mem_rtl_0|                                                      ; 8 (0)               ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|dense_ram:dense_ram1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                        ; altsyncram                                        ; work         ;
;                      |altsyncram_tqk1:auto_generated|                                         ; 8 (0)               ; 2 (2)                     ; 262144            ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|dense_ram:dense_ram1|altsyncram:mem_rtl_0|altsyncram_tqk1:auto_generated                                                                                                                                                                                                         ; altsyncram_tqk1                                   ; work         ;
;                         |mux_ofb:mux3|                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|dense_ram:dense_ram1|altsyncram:mem_rtl_0|altsyncram_tqk1:auto_generated|mux_ofb:mux3                                                                                                                                                                                            ; mux_ofb                                           ; work         ;
;                |image_ram:image_ram0|                                                         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram0                                                                                                                                                                                                                                                             ; image_ram                                         ; work         ;
;                   |altsyncram:mem_rtl_0|                                                      ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram0|altsyncram:mem_rtl_0                                                                                                                                                                                                                                        ; altsyncram                                        ; work         ;
;                      |altsyncram_dmk1:auto_generated|                                         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram0|altsyncram:mem_rtl_0|altsyncram_dmk1:auto_generated                                                                                                                                                                                                         ; altsyncram_dmk1                                   ; work         ;
;                |image_ram:image_ram1|                                                         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram1                                                                                                                                                                                                                                                             ; image_ram                                         ; work         ;
;                   |altsyncram:mem_rtl_0|                                                      ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                        ; altsyncram                                        ; work         ;
;                      |altsyncram_dmk1:auto_generated|                                         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram1|altsyncram:mem_rtl_0|altsyncram_dmk1:auto_generated                                                                                                                                                                                                         ; altsyncram_dmk1                                   ; work         ;
;                |image_ram:image_ram2|                                                         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram2                                                                                                                                                                                                                                                             ; image_ram                                         ; work         ;
;                   |altsyncram:mem_rtl_0|                                                      ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram2|altsyncram:mem_rtl_0                                                                                                                                                                                                                                        ; altsyncram                                        ; work         ;
;                      |altsyncram_dmk1:auto_generated|                                         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram2|altsyncram:mem_rtl_0|altsyncram_dmk1:auto_generated                                                                                                                                                                                                         ; altsyncram_dmk1                                   ; work         ;
;                |image_ram:image_ram3|                                                         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram3                                                                                                                                                                                                                                                             ; image_ram                                         ; work         ;
;                   |altsyncram:mem_rtl_0|                                                      ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram3|altsyncram:mem_rtl_0                                                                                                                                                                                                                                        ; altsyncram                                        ; work         ;
;                      |altsyncram_dmk1:auto_generated|                                         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram3|altsyncram:mem_rtl_0|altsyncram_dmk1:auto_generated                                                                                                                                                                                                         ; altsyncram_dmk1                                   ; work         ;
;             |memory_read:memory_read1|                                                        ; 1507 (1101)         ; 345 (341)                 ; 524288            ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1                                                                                                                                                                                                                                                                        ; memory_read                                       ; work         ;
;                |lpm_divide:Mod0|                                                              ; 125 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|lpm_divide:Mod0                                                                                                                                                                                                                                                        ; lpm_divide                                        ; work         ;
;                   |lpm_divide_m3m:auto_generated|                                             ; 125 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|lpm_divide:Mod0|lpm_divide_m3m:auto_generated                                                                                                                                                                                                                          ; lpm_divide_m3m                                    ; work         ;
;                      |sign_div_unsign_plh:divider|                                            ; 125 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|lpm_divide:Mod0|lpm_divide_m3m:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                              ; sign_div_unsign_plh                               ; work         ;
;                         |alt_u_div_ove:divider|                                               ; 125 (125)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|lpm_divide:Mod0|lpm_divide_m3m:auto_generated|sign_div_unsign_plh:divider|alt_u_div_ove:divider                                                                                                                                                                        ; alt_u_div_ove                                     ; work         ;
;                |lpm_divide:Mod1|                                                              ; 156 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|lpm_divide:Mod1                                                                                                                                                                                                                                                        ; lpm_divide                                        ; work         ;
;                   |lpm_divide_l3m:auto_generated|                                             ; 156 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|lpm_divide:Mod1|lpm_divide_l3m:auto_generated                                                                                                                                                                                                                          ; lpm_divide_l3m                                    ; work         ;
;                      |sign_div_unsign_olh:divider|                                            ; 156 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|lpm_divide:Mod1|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                              ; sign_div_unsign_olh                               ; work         ;
;                         |alt_u_div_mve:divider|                                               ; 156 (156)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|lpm_divide:Mod1|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                        ; alt_u_div_mve                                     ; work         ;
;                |lpm_divide:Mod2|                                                              ; 85 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|lpm_divide:Mod2                                                                                                                                                                                                                                                        ; lpm_divide                                        ; work         ;
;                   |lpm_divide_j3m:auto_generated|                                             ; 85 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|lpm_divide:Mod2|lpm_divide_j3m:auto_generated                                                                                                                                                                                                                          ; lpm_divide_j3m                                    ; work         ;
;                      |sign_div_unsign_mlh:divider|                                            ; 85 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|lpm_divide:Mod2|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                              ; sign_div_unsign_mlh                               ; work         ;
;                         |alt_u_div_ive:divider|                                               ; 85 (85)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|lpm_divide:Mod2|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider                                                                                                                                                                        ; alt_u_div_ive                                     ; work         ;
;                |res_ram:res_ram0|                                                             ; 10 (0)              ; 1 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram0                                                                                                                                                                                                                                                       ; res_ram                                           ; work         ;
;                   |altsyncram:mem_rtl_0|                                                      ; 10 (0)              ; 1 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram0|altsyncram:mem_rtl_0                                                                                                                                                                                                                                  ; altsyncram                                        ; work         ;
;                      |altsyncram_jqk1:auto_generated|                                         ; 10 (0)              ; 1 (1)                     ; 131072            ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram0|altsyncram:mem_rtl_0|altsyncram_jqk1:auto_generated                                                                                                                                                                                                   ; altsyncram_jqk1                                   ; work         ;
;                         |decode_5la:decode2|                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram0|altsyncram:mem_rtl_0|altsyncram_jqk1:auto_generated|decode_5la:decode2                                                                                                                                                                                ; decode_5la                                        ; work         ;
;                         |mux_lfb:mux3|                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram0|altsyncram:mem_rtl_0|altsyncram_jqk1:auto_generated|mux_lfb:mux3                                                                                                                                                                                      ; mux_lfb                                           ; work         ;
;                |res_ram:res_ram1|                                                             ; 10 (0)              ; 1 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram1                                                                                                                                                                                                                                                       ; res_ram                                           ; work         ;
;                   |altsyncram:mem_rtl_0|                                                      ; 10 (0)              ; 1 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                  ; altsyncram                                        ; work         ;
;                      |altsyncram_jqk1:auto_generated|                                         ; 10 (0)              ; 1 (1)                     ; 131072            ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram1|altsyncram:mem_rtl_0|altsyncram_jqk1:auto_generated                                                                                                                                                                                                   ; altsyncram_jqk1                                   ; work         ;
;                         |decode_5la:decode2|                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram1|altsyncram:mem_rtl_0|altsyncram_jqk1:auto_generated|decode_5la:decode2                                                                                                                                                                                ; decode_5la                                        ; work         ;
;                         |mux_lfb:mux3|                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram1|altsyncram:mem_rtl_0|altsyncram_jqk1:auto_generated|mux_lfb:mux3                                                                                                                                                                                      ; mux_lfb                                           ; work         ;
;                |res_ram:res_ram2|                                                             ; 10 (0)              ; 1 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram2                                                                                                                                                                                                                                                       ; res_ram                                           ; work         ;
;                   |altsyncram:mem_rtl_0|                                                      ; 10 (0)              ; 1 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram2|altsyncram:mem_rtl_0                                                                                                                                                                                                                                  ; altsyncram                                        ; work         ;
;                      |altsyncram_jqk1:auto_generated|                                         ; 10 (0)              ; 1 (1)                     ; 131072            ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram2|altsyncram:mem_rtl_0|altsyncram_jqk1:auto_generated                                                                                                                                                                                                   ; altsyncram_jqk1                                   ; work         ;
;                         |decode_5la:decode2|                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram2|altsyncram:mem_rtl_0|altsyncram_jqk1:auto_generated|decode_5la:decode2                                                                                                                                                                                ; decode_5la                                        ; work         ;
;                         |mux_lfb:mux3|                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram2|altsyncram:mem_rtl_0|altsyncram_jqk1:auto_generated|mux_lfb:mux3                                                                                                                                                                                      ; mux_lfb                                           ; work         ;
;                |res_ram:res_ram3|                                                             ; 10 (0)              ; 1 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram3                                                                                                                                                                                                                                                       ; res_ram                                           ; work         ;
;                   |altsyncram:mem_rtl_0|                                                      ; 10 (0)              ; 1 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram3|altsyncram:mem_rtl_0                                                                                                                                                                                                                                  ; altsyncram                                        ; work         ;
;                      |altsyncram_jqk1:auto_generated|                                         ; 10 (0)              ; 1 (1)                     ; 131072            ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram3|altsyncram:mem_rtl_0|altsyncram_jqk1:auto_generated                                                                                                                                                                                                   ; altsyncram_jqk1                                   ; work         ;
;                         |decode_5la:decode2|                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram3|altsyncram:mem_rtl_0|altsyncram_jqk1:auto_generated|decode_5la:decode2                                                                                                                                                                                ; decode_5la                                        ; work         ;
;                         |mux_lfb:mux3|                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram3|altsyncram:mem_rtl_0|altsyncram_jqk1:auto_generated|mux_lfb:mux3                                                                                                                                                                                      ; mux_lfb                                           ; work         ;
;             |memory_write:memory_write1|                                                      ; 102 (102)           ; 52 (52)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1                                                                                                                                                                                                                                                                      ; memory_write                                      ; work         ;
;             |npu_top:npu_top|                                                                 ; 154 (0)             ; 182 (0)                   ; 0                 ; 1          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top                                                                                                                                                                                                                                                                                 ; npu_top                                           ; work         ;
;                |SSFR:SSFR_0|                                                                  ; 9 (9)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|SSFR:SSFR_0                                                                                                                                                                                                                                                                     ; SSFR                                              ; work         ;
;                |npu_v8:npu_v8_1|                                                              ; 145 (24)            ; 174 (0)                   ; 0                 ; 1          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1                                                                                                                                                                                                                                                                 ; npu_v8                                            ; work         ;
;                   |MAC:MAC1|                                                                  ; 35 (18)             ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|MAC:MAC1                                                                                                                                                                                                                                                        ; MAC                                               ; work         ;
;                      |sixtheen_bit_sat_adder:adder1|                                          ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|MAC:MAC1|sixtheen_bit_sat_adder:adder1                                                                                                                                                                                                                          ; sixtheen_bit_sat_adder                            ; work         ;
;                   |ReLU:ReLU1|                                                                ; 2 (2)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|ReLU:ReLU1                                                                                                                                                                                                                                                      ; ReLU                                              ; work         ;
;                   |auto_comparator:comparator1|                                               ; 57 (57)             ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|auto_comparator:comparator1                                                                                                                                                                                                                                     ; auto_comparator                                   ; work         ;
;                   |data_converter:data_converter1|                                            ; 22 (22)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|data_converter:data_converter1                                                                                                                                                                                                                                  ; data_converter                                    ; work         ;
;                   |input_buffer:buffer1|                                                      ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|input_buffer:buffer1                                                                                                                                                                                                                                            ; input_buffer                                      ; work         ;
;                   |piso_out:piso_out1|                                                        ; 4 (4)               ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|piso_out:piso_out1                                                                                                                                                                                                                                              ; piso_out                                          ; work         ;
;          |vga_counters:counters|                                                              ; 31 (31)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|vga_counters:counters                                                                                                                                                                                                                                                                                            ; vga_counters                                      ; soc_system   ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                 ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+------+
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|conv_ram:conv_ram0|altsyncram:mem_rtl_0|altsyncram_tqk1:auto_generated|ALTSYNCRAM         ; M10K block ; Simple Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; None ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|dense_ram:dense_ram0|altsyncram:mem_rtl_0|altsyncram_tqk1:auto_generated|ALTSYNCRAM       ; M10K block ; Simple Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; None ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|dense_ram:dense_ram1|altsyncram:mem_rtl_0|altsyncram_tqk1:auto_generated|ALTSYNCRAM       ; M10K block ; Simple Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; None ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram0|altsyncram:mem_rtl_0|altsyncram_dmk1:auto_generated|ALTSYNCRAM       ; M10K block ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram1|altsyncram:mem_rtl_0|altsyncram_dmk1:auto_generated|ALTSYNCRAM       ; M10K block ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram2|altsyncram:mem_rtl_0|altsyncram_dmk1:auto_generated|ALTSYNCRAM       ; M10K block ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram3|altsyncram:mem_rtl_0|altsyncram_dmk1:auto_generated|ALTSYNCRAM       ; M10K block ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram0|altsyncram:mem_rtl_0|altsyncram_jqk1:auto_generated|ALTSYNCRAM ; M10K block ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram1|altsyncram:mem_rtl_0|altsyncram_jqk1:auto_generated|ALTSYNCRAM ; M10K block ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram2|altsyncram:mem_rtl_0|altsyncram_jqk1:auto_generated|ALTSYNCRAM ; M10K block ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram3|altsyncram:mem_rtl_0|altsyncram_jqk1:auto_generated|ALTSYNCRAM ; M10K block ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 3           ;
; Sum of two 18x18                ; 2           ;
; Total number of DSP blocks      ; 5           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 7           ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                   ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                       ; IP Include File ;
+--------+--------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                           ; 21.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0                                                                                                                                                                                                ; soc_system.qsys ;
; Altera ; altera_hps                     ; 21.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0                                                                                                                                                                         ; soc_system.qsys ;
; Altera ; altera_hps_io                  ; 21.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io                                                                                                                                          ; soc_system.qsys ;
; Altera ; altera_irq_mapper              ; 21.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_irq_mapper:irq_mapper                                                                                                                                                               ; soc_system.qsys ;
; Altera ; altera_irq_mapper              ; 21.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_irq_mapper:irq_mapper_001                                                                                                                                                           ; soc_system.qsys ;
; Altera ; altera_mm_interconnect         ; 21.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                 ; soc_system.qsys ;
; Altera ; altera_avalon_st_adapter       ; 21.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                ; soc_system.qsys ;
; Altera ; error_adapter                  ; 21.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 21.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                ; soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 21.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                            ; soc_system.qsys ;
; Altera ; altera_merlin_multiplexer      ; 21.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                    ; soc_system.qsys ;
; Altera ; altera_merlin_axi_master_ni    ; 21.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                       ; soc_system.qsys ;
; Altera ; altera_merlin_router           ; 21.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router                                                                                                      ; soc_system.qsys ;
; Altera ; altera_merlin_router           ; 21.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001                                                                                                  ; soc_system.qsys ;
; Altera ; altera_merlin_router           ; 21.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002                                                                                              ; soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 21.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                ; soc_system.qsys ;
; Altera ; altera_merlin_multiplexer      ; 21.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                    ; soc_system.qsys ;
; Altera ; altera_merlin_multiplexer      ; 21.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                ; soc_system.qsys ;
; Altera ; altera_merlin_slave_agent      ; 21.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_ball_0_avalon_slave_0_agent                                                                                       ; soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 21.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo                                                                                ; soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 21.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rsp_fifo                                                                                  ; soc_system.qsys ;
; Altera ; altera_merlin_burst_adapter    ; 21.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter                                                                             ; soc_system.qsys ;
; Altera ; altera_merlin_slave_translator ; 21.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_ball_0_avalon_slave_0_translator                                                                             ; soc_system.qsys ;
; Altera ; altera_reset_controller        ; 21.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|altera_reset_controller:rst_controller                                                                                                                                                         ; soc_system.qsys ;
; Altera ; altera_reset_controller        ; 21.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|altera_reset_controller:rst_controller_001                                                                                                                                                     ; soc_system.qsys ;
+--------+--------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                         ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                           ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                           ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                           ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                           ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_OUT:FSM_OUT1|current_state                                                                                                            ;
+------------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+------------------------+
; Name                   ; current_state.OUT_S9 ; current_state.OUT_S8 ; current_state.OUT_S7 ; current_state.OUT_S6 ; current_state.OUT_S5 ; current_state.OUT_S4 ; current_state.OUT_S3 ; current_state.OUT_S2 ; current_state.OUT_S1 ; current_state.OUT_IDLE ;
+------------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+------------------------+
; current_state.OUT_IDLE ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ;
; current_state.OUT_S1   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 1                      ;
; current_state.OUT_S2   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 1                      ;
; current_state.OUT_S3   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 1                      ;
; current_state.OUT_S4   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 1                      ;
; current_state.OUT_S5   ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                      ;
; current_state.OUT_S6   ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                      ;
; current_state.OUT_S7   ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                      ;
; current_state.OUT_S8   ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                      ;
; current_state.OUT_S9   ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                      ;
+------------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_ACC:FSM_ACC1|current_state ;
+--------------------+--------------------+--------------------+-------------------+--------------------+---------------------------------------------+
; Name               ; current_state.LAST ; current_state.WAIT ; current_state.ACC ; current_state.BIAS ; current_state.IDLE                          ;
+--------------------+--------------------+--------------------+-------------------+--------------------+---------------------------------------------+
; current_state.IDLE ; 0                  ; 0                  ; 0                 ; 0                  ; 0                                           ;
; current_state.BIAS ; 0                  ; 0                  ; 0                 ; 1                  ; 1                                           ;
; current_state.ACC  ; 0                  ; 0                  ; 1                 ; 0                  ; 1                                           ;
; current_state.WAIT ; 0                  ; 1                  ; 0                 ; 0                  ; 1                                           ;
; current_state.LAST ; 1                  ; 0                  ; 0                 ; 0                  ; 1                                           ;
+--------------------+--------------------+--------------------+-------------------+--------------------+---------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|current_state                                ;
+------------------------+------------------------+---------------------+----------------------+-----------------------+-----------------------+--------------------+
; Name                   ; current_state.DENSE_10 ; current_state.DENSE ; current_state.LAYER5 ; current_state.LAYER34 ; current_state.LAYER12 ; current_state.IDLE ;
+------------------------+------------------------+---------------------+----------------------+-----------------------+-----------------------+--------------------+
; current_state.IDLE     ; 0                      ; 0                   ; 0                    ; 0                     ; 0                     ; 0                  ;
; current_state.LAYER12  ; 0                      ; 0                   ; 0                    ; 0                     ; 1                     ; 1                  ;
; current_state.LAYER34  ; 0                      ; 0                   ; 0                    ; 1                     ; 0                     ; 1                  ;
; current_state.LAYER5   ; 0                      ; 0                   ; 1                    ; 0                     ; 0                     ; 1                  ;
; current_state.DENSE    ; 0                      ; 1                   ; 0                    ; 0                     ; 0                     ; 1                  ;
; current_state.DENSE_10 ; 1                      ; 0                   ; 0                    ; 0                     ; 0                     ; 1                  ;
+------------------------+------------------------+---------------------+----------------------+-----------------------+-----------------------+--------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|state_delay   ;
+------------------------------+------------------------------+----------------------------+------------------------+------------------+
; Name                         ; state_delay.WRITE_FOUR_DENSE ; state_delay.WRITE_SEQ_CONV ; state_delay.WRITE_FOUR ; state_delay.IDLE ;
+------------------------------+------------------------------+----------------------------+------------------------+------------------+
; state_delay.IDLE             ; 0                            ; 0                          ; 0                      ; 0                ;
; state_delay.WRITE_FOUR       ; 0                            ; 0                          ; 1                      ; 1                ;
; state_delay.WRITE_SEQ_CONV   ; 0                            ; 1                          ; 0                      ; 1                ;
; state_delay.WRITE_FOUR_DENSE ; 1                            ; 0                          ; 0                      ; 1                ;
+------------------------------+------------------------------+----------------------------+------------------------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|current_state           ;
+--------------------------------+--------------------------------+------------------------------+--------------------------+--------------------+
; Name                           ; current_state.WRITE_FOUR_DENSE ; current_state.WRITE_SEQ_CONV ; current_state.WRITE_FOUR ; current_state.IDLE ;
+--------------------------------+--------------------------------+------------------------------+--------------------------+--------------------+
; current_state.IDLE             ; 0                              ; 0                            ; 0                        ; 0                  ;
; current_state.WRITE_FOUR       ; 0                              ; 0                            ; 1                        ; 1                  ;
; current_state.WRITE_SEQ_CONV   ; 0                              ; 1                            ; 0                        ; 1                  ;
; current_state.WRITE_FOUR_DENSE ; 1                              ; 0                            ; 0                        ; 1                  ;
+--------------------------------+--------------------------------+------------------------------+--------------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                       ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]     ; yes                                                              ; yes                                        ;
; soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]     ; yes                                                              ; yes                                        ;
; soc_system:soc_system0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; soc_system:soc_system0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 4                                                                                                            ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_ball_0_avalon_slave_0_translator|av_chipselect_pre                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; soc_system:soc_system0|vga_ball:vga_ball_0|background_b[0..6]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; soc_system:soc_system0|vga_ball:vga_ball_0|background_b[7]                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; soc_system:soc_system0|vga_ball:vga_ball_0|background_g[0..7]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; soc_system:soc_system0|vga_ball:vga_ball_0|background_r[0..7]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|writedone                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|SSFR:SSFR_0|data_out[6,9..11]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|syn_fifo:syn_fifo_1|empty                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|syn_fifo:syn_fifo_1|full                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|syn_fifo:syn_fifo_1|write_ptr[0]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|syn_fifo:syn_fifo_1|number_of_data[0..7]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|syn_fifo:syn_fifo_1|write_ptr[1..6]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|syn_fifo:syn_fifo_1|read_ptr[0..6]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|MAC:MAC4|old_result[0..15]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|MAC:MAC3|old_result[0..15]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|MAC:MAC2|old_result[0..15]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|input_buffer:buffer1|out_h[0..7]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|input_buffer:buffer1|out_g[0..7]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|input_buffer:buffer1|out_f[0..7]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|input_buffer:buffer1|out_e[0..7]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|input_buffer:buffer1|out_d[0..7]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|input_buffer:buffer1|out_c[0..7]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_ACC:FSM_ACC1|ACC_Flag                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|down_counter:down_counter1|run_flag                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|down_counter:down_counter1|CTR_OUT                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|down_counter:down_counter1|current_value[0..15]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|processing_unit_4x4[11][3]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|processing_unit_4x4[11][2]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|processing_unit_4x4[11][1]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|processing_unit_4x4[11][0]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|processing_unit_4x4[10][7]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|processing_unit_4x4[10][6]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|processing_unit_4x4[10][5]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|processing_unit_4x4[10][4]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|processing_unit_4x4[10][3]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|processing_unit_4x4[10][2]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|processing_unit_4x4[10][1]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|processing_unit_4x4[10][0]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|processing_unit_4x4[11][4]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|processing_unit_4x4[11][5]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|processing_unit_4x4[11][6]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|processing_unit_4x4[11][7]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|processing_unit_4x4[14][0]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|processing_unit_4x4[14][1]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|processing_unit_4x4[14][2]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|processing_unit_4x4[14][3]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|processing_unit_4x4[14][4]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|processing_unit_4x4[14][5]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|processing_unit_4x4[14][6]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|processing_unit_4x4[14][7]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|processing_unit_4x4[15][0]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|processing_unit_4x4[15][1]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|processing_unit_4x4[15][2]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|processing_unit_4x4[15][3]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|processing_unit_4x4[15][4]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|processing_unit_4x4[15][5]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|processing_unit_4x4[15][6]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|processing_unit_4x4[15][7]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|EN_FSM                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|DH[0..7]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|DG[0..7]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|DF[0..7]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|DE[0..7]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|DD[0..7]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|dense_ram:dense_ram3|q[0..7]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|dense_ram:dense_ram2|q[0..7]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|ReLU:ReLU4|ReLU_OUT[0..15]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|ReLU:ReLU3|ReLU_OUT[0..15]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|ReLU:ReLU2|ReLU_OUT[0..15]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]              ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]           ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]           ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][32]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[0]                                                                                                     ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                   ;
; soc_system:soc_system0|vga_ball:vga_ball_0|data_reg[1]                                                                                                                                                                                                 ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|pos_h[1]                                                                                                                                                                                                  ;
; soc_system:soc_system0|vga_ball:vga_ball_0|data_reg[2]                                                                                                                                                                                                 ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|pos_h[2]                                                                                                                                                                                                  ;
; soc_system:soc_system0|vga_ball:vga_ball_0|data_reg[3]                                                                                                                                                                                                 ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|pos_h[3]                                                                                                                                                                                                  ;
; soc_system:soc_system0|vga_ball:vga_ball_0|data_reg[4]                                                                                                                                                                                                 ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|pos_h[4]                                                                                                                                                                                                  ;
; soc_system:soc_system0|vga_ball:vga_ball_0|data_reg[5]                                                                                                                                                                                                 ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|pos_h[5]                                                                                                                                                                                                  ;
; soc_system:soc_system0|vga_ball:vga_ball_0|data_reg[6]                                                                                                                                                                                                 ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|pos_h[6]                                                                                                                                                                                                  ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|syn_fifo:syn_fifo_1|data_out[1..7]                                                                                                                         ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|syn_fifo:syn_fifo_1|data_out[0]                                                                                                                          ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|answer[10..12,14,16,18..20,22,24,26,28,30]                                                                                                                        ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|answer[8]                                                                                                                                                       ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|ready[2,4,6,8,10,12,14,16,18,20,22,24,26,28,30]                                                                                                                   ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|answer[8]                                                                                                                                                       ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|answer[15]                                                                                                                                                        ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|answer[8]                                                                                                                                                       ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|ready[31]                                                                                                                                                         ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|answer[8]                                                                                                                                                       ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|answer[23,27,31]                                                                                                                                                  ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|answer[8]                                                                                                                                                       ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|ready[7,11,15,19,23,27]                                                                                                                                           ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|answer[8]                                                                                                                                                       ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|answer[13,29]                                                                                                                                                     ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|answer[9]                                                                                                                                                       ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|ready[3,13]                                                                                                                                                       ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|answer[9]                                                                                                                                                       ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|answer[17,21,25]                                                                                                                                                  ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|answer[9]                                                                                                                                                       ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|ready[1,5,9,17,21,25]                                                                                                                                             ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|answer[9]                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                        ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|data_reg[0]                                                                                                                                                                                                 ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|pos_h[0]                                                                                                                                                                                                  ;
; soc_system:soc_system0|vga_ball:vga_ball_0|control_reg[0]                                                                                                                                                                                              ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|pos_v[0]                                                                                                                                                                                                  ;
; soc_system:soc_system0|vga_ball:vga_ball_0|control_reg[2]                                                                                                                                                                                              ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|pos_v[2]                                                                                                                                                                                                  ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|ready[29]                                                                                                                                                         ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|answer[9]                                                                                                                                                       ;
; soc_system:soc_system0|vga_ball:vga_ball_0|control_reg[1]                                                                                                                                                                                              ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|pos_v[1]                                                                                                                                                                                                  ;
; soc_system:soc_system0|vga_ball:vga_ball_0|control_reg[4]                                                                                                                                                                                              ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|pos_v[4]                                                                                                                                                                                                  ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|answer[9]                                                                                                                                                         ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|answer[8]                                                                                                                                                       ;
; soc_system:soc_system0|vga_ball:vga_ball_0|control_reg[3]                                                                                                                                                                                              ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|pos_v[3]                                                                                                                                                                                                  ;
; soc_system:soc_system0|vga_ball:vga_ball_0|control_reg[5]                                                                                                                                                                                              ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|pos_v[5]                                                                                                                                                                                                  ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|dense_bias_count[1]                                                                                                                                               ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|dense_bias_count[0]                                                                                                                                             ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|dense_write_count[12]                                                                                                                                           ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|dense_ram_addr_a[12]                                                                                                                                          ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|dense_write_count[6]                                                                                                                                            ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|dense_ram_addr_a[6]                                                                                                                                           ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|dense_write_count[5]                                                                                                                                            ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|dense_ram_addr_a[5]                                                                                                                                           ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|dense_write_count[3]                                                                                                                                            ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|dense_ram_addr_a[3]                                                                                                                                           ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|dense_write_count[1]                                                                                                                                            ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|dense_ram_addr_a[1]                                                                                                                                           ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|dense_write_count[0]                                                                                                                                            ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|dense_ram_addr_a[0]                                                                                                                                           ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|dense_write_count[14]                                                                                                                                           ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|dense_ram_addr_a[14]                                                                                                                                          ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|dense_write_count[13]                                                                                                                                           ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|dense_ram_addr_a[13]                                                                                                                                          ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|dense_write_count[11]                                                                                                                                           ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|dense_ram_addr_a[11]                                                                                                                                          ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|dense_write_count[10]                                                                                                                                           ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|dense_ram_addr_a[10]                                                                                                                                          ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|dense_write_count[9]                                                                                                                                            ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|dense_ram_addr_a[9]                                                                                                                                           ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|dense_write_count[8]                                                                                                                                            ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|dense_ram_addr_a[8]                                                                                                                                           ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|dense_write_count[7]                                                                                                                                            ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|dense_ram_addr_a[7]                                                                                                                                           ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|dense_write_count[4]                                                                                                                                            ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|dense_ram_addr_a[4]                                                                                                                                           ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|dense_write_count[2]                                                                                                                                            ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|dense_ram_addr_a[2]                                                                                                                                           ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|conv_write_count[14]                                                                                                                                            ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|conv_ram_addr_a[14]                                                                                                                                           ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|conv_write_count[11]                                                                                                                                            ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|conv_ram_addr_a[11]                                                                                                                                           ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|conv_write_count[8]                                                                                                                                             ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|conv_ram_addr_a[8]                                                                                                                                            ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|conv_write_count[6]                                                                                                                                             ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|conv_ram_addr_a[6]                                                                                                                                            ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|conv_write_count[5]                                                                                                                                             ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|conv_ram_addr_a[5]                                                                                                                                            ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|conv_write_count[4]                                                                                                                                             ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|conv_ram_addr_a[4]                                                                                                                                            ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|conv_write_count[3]                                                                                                                                             ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|conv_ram_addr_a[3]                                                                                                                                            ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|conv_write_count[2]                                                                                                                                             ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|conv_ram_addr_a[2]                                                                                                                                            ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|conv_write_count[1]                                                                                                                                             ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|conv_ram_addr_a[1]                                                                                                                                            ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|conv_write_count[0]                                                                                                                                             ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|conv_ram_addr_a[0]                                                                                                                                            ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|conv_write_count[13]                                                                                                                                            ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|conv_ram_addr_a[13]                                                                                                                                           ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|conv_write_count[12]                                                                                                                                            ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|conv_ram_addr_a[12]                                                                                                                                           ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|conv_write_count[10]                                                                                                                                            ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|conv_ram_addr_a[10]                                                                                                                                           ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|conv_write_count[9]                                                                                                                                             ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|conv_ram_addr_a[9]                                                                                                                                            ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|conv_write_count[7]                                                                                                                                             ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|conv_ram_addr_a[7]                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                        ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][33]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][32]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][12]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][14]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][15]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][18]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][19]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][21]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][8]                                                                                                       ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][9]                                                                                                       ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_ball_0_avalon_slave_0_translator|av_readdata_pre[8,9,11..31]                                                                                  ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_ball_0_avalon_slave_0_translator|av_readdata_pre[10]                                                                                        ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]              ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]              ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]              ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][8]                                                                                                       ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][9]                                                                                                       ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                    ;
; soc_system:soc_system0|vga_ball:vga_ball_0|readdata[8,9,11..31]                                                                                                                                                                                        ; Merged with soc_system:soc_system0|vga_ball:vga_ball_0|readdata[10]                                                                                                                                                                                              ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]   ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]   ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                        ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                      ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|syn_fifo:syn_fifo_1|data_out[0]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|answer[8]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][32]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_ball_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|SSFR:SSFR_0|data_out[5]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|readdata[10]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_ball_0_avalon_slave_0_translator|av_readdata_pre[10]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                           ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|dense_bias_count[0]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                           ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|state_delay.IDLE                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|state_delay.WRITE_FOUR                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|state_delay.WRITE_SEQ_CONV                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|state_delay.WRITE_FOUR_DENSE                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_OUT:FSM_OUT1|current_state~2                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_OUT:FSM_OUT1|current_state~3                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_OUT:FSM_OUT1|current_state~4                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_OUT:FSM_OUT1|current_state~5                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_ACC:FSM_ACC1|current_state~2                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_ACC:FSM_ACC1|current_state~3                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_ACC:FSM_ACC1|current_state~4                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|current_state~2                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|current_state~3                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|current_state~4                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|state_delay~2                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|state_delay~3                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|state_delay~4                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|current_state~2                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|current_state~3                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|current_state~4                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_OUT:FSM_OUT1|current_state.OUT_IDLE                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_OUT:FSM_OUT1|current_state.OUT_S1                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_OUT:FSM_OUT1|current_state.OUT_S2                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_OUT:FSM_OUT1|current_state.OUT_S3                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_OUT:FSM_OUT1|current_state.OUT_S4                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_OUT:FSM_OUT1|current_state.OUT_S5                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_OUT:FSM_OUT1|current_state.OUT_S6                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_OUT:FSM_OUT1|current_state.OUT_S7                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_OUT:FSM_OUT1|current_state.OUT_S8                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_OUT:FSM_OUT1|current_state.OUT_S9                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_ACC:FSM_ACC1|current_state.IDLE                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_ACC:FSM_ACC1|current_state.BIAS                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_ACC:FSM_ACC1|current_state.ACC                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_ACC:FSM_ACC1|current_state.WAIT                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_ACC:FSM_ACC1|current_state.LAST                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5..20]  ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5,6] ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]          ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20]         ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20]                                                ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19]         ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19]                                                ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18]         ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]                                                ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17]         ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17]                                                ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16]         ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]                                                ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15]         ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15]                                                ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14]         ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14]                                                ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13]         ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]                                                ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12]         ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12]                                                ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11]         ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11]                                                ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10]         ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10]                                                ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9]          ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9]                                                 ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8]          ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]                                                 ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7]          ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7]                                                 ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]          ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6]                                                 ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]          ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]          ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5]                                                 ; Lost fanout                                                                                                                                                                                                                                                      ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|auto_comparator:comparator1|trig_counter[6,7]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                      ;
; Total Number of Removed Registers = 639                                                                                                                                                                                                                ;                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                      ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20] ; Lost Fanouts              ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],   ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],   ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],   ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],   ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],   ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],   ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],   ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],   ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],   ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],   ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],    ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],    ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],    ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],    ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],    ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6], ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5], ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],        ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],       ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20],                                              ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],       ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19],                                              ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],       ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18],                                              ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],       ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17],                                              ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],       ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16],                                              ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],       ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15],                                              ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],       ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14],                                              ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],       ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13],                                              ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],       ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12],                                              ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],       ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11],                                              ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],       ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10],                                              ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],        ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9],                                               ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],        ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8],                                               ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],        ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7],                                               ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],        ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6],                                               ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],        ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],        ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5]                                                ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_ball_0_avalon_slave_0_translator|av_chipselect_pre                                                                                        ; Stuck at GND              ; soc_system:soc_system0|vga_ball:vga_ball_0|readdata[10],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                    ; due to stuck port data_in ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_ball_0_avalon_slave_0_translator|av_readdata_pre[10],                                                                                        ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][10],                                                                                                    ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][10],                                                                                                    ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag,                                                                                                             ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                     ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|syn_fifo:syn_fifo_1|full                                                                                                                               ; Lost Fanouts              ; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|syn_fifo:syn_fifo_1|number_of_data[1],                                                                                                                    ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|syn_fifo:syn_fifo_1|number_of_data[2],                                                                                                                    ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|syn_fifo:syn_fifo_1|number_of_data[3],                                                                                                                    ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|syn_fifo:syn_fifo_1|number_of_data[4],                                                                                                                    ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|syn_fifo:syn_fifo_1|number_of_data[5],                                                                                                                    ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|syn_fifo:syn_fifo_1|number_of_data[6]                                                                                                                     ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg ; Stuck at GND              ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rsp_fifo|mem[1][64],                                                                                                      ;
;                                                                                                                                                                                                                                                    ; due to stuck port data_in ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rsp_fifo|mem[0][64],                                                                                                      ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rsp_fifo|mem[0][63],                                                                                                      ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_ball_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                       ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_ball_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                        ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_OUT:FSM_OUT1|current_state~2                                                                                                                              ; Lost Fanouts              ; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_OUT:FSM_OUT1|current_state.OUT_S1,                                                                                                                           ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_OUT:FSM_OUT1|current_state.OUT_S3,                                                                                                                           ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_OUT:FSM_OUT1|current_state.OUT_S5,                                                                                                                           ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_OUT:FSM_OUT1|current_state.OUT_S7,                                                                                                                           ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_OUT:FSM_OUT1|current_state.OUT_S9                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]          ; Stuck at GND              ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rsp_fifo|mem[1][86],                                                                                                      ;
;                                                                                                                                                                                                                                                    ; due to stuck port data_in ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                       ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_OUT:FSM_OUT1|current_state~3                                                                                                                              ; Lost Fanouts              ; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_OUT:FSM_OUT1|current_state.OUT_S2,                                                                                                                           ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_OUT:FSM_OUT1|current_state.OUT_S6                                                                                                                            ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_ACC:FSM_ACC1|current_state~2                                                                                                                              ; Lost Fanouts              ; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_ACC:FSM_ACC1|current_state.IDLE,                                                                                                                             ;
;                                                                                                                                                                                                                                                    ;                           ; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_ACC:FSM_ACC1|current_state.WAIT                                                                                                                              ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]      ; Stuck at GND              ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]  ;
;                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|syn_fifo:syn_fifo_1|empty                                                                                                                              ; Lost Fanouts              ; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|SSFR:SSFR_0|data_out[5]                                                                                                                                                   ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                  ; Stuck at GND              ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo|mem[0][32]                                                                                                     ;
;                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_OUT:FSM_OUT1|current_state~4                                                                                                                              ; Lost Fanouts              ; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_OUT:FSM_OUT1|current_state.OUT_S4                                                                                                                            ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_OUT:FSM_OUT1|current_state~5                                                                                                                              ; Lost Fanouts              ; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_OUT:FSM_OUT1|current_state.OUT_S8                                                                                                                            ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_ACC:FSM_ACC1|current_state~3                                                                                                                              ; Lost Fanouts              ; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_ACC:FSM_ACC1|current_state.BIAS                                                                                                                              ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_ACC:FSM_ACC1|current_state~4                                                                                                                              ; Lost Fanouts              ; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_ACC:FSM_ACC1|current_state.LAST                                                                                                                              ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|auto_comparator:comparator1|trig_counter[7]                                                                                                            ; Lost Fanouts              ; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|auto_comparator:comparator1|trig_counter[6]                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 911   ;
; Number of registers using Synchronous Clear  ; 332   ;
; Number of registers using Synchronous Load   ; 112   ;
; Number of registers using Asynchronous Clear ; 215   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 754   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                    ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_ball_0_avalon_slave_0_translator|waitrequest_reset_override ; 5       ;
; soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                     ; 438     ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]  ; 2       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable                           ; 21      ;
; soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                      ; 1       ;
; soc_system:soc_system0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                 ; 11      ;
; soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                      ; 1       ;
; soc_system:soc_system0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                  ; 1       ;
; soc_system:soc_system0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                  ; 1       ;
; Total number of inverted registers = 9                                                                                                                               ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                 ; Megafunction                                                                                                    ; Type ;
+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------+
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram3|q[0..7] ; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram3|mem_rtl_0 ; RAM  ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram2|q[0..7] ; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram2|mem_rtl_0 ; RAM  ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram1|q[0..7] ; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram1|mem_rtl_0 ; RAM  ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram0|q[0..7] ; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram0|mem_rtl_0 ; RAM  ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|dense_ram:dense_ram1|q[0..7]       ; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|dense_ram:dense_ram1|mem_rtl_0       ; RAM  ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|dense_ram:dense_ram0|q[0..7]       ; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|dense_ram:dense_ram0|mem_rtl_0       ; RAM  ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|conv_ram:conv_ram0|q[0..7]         ; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|conv_ram:conv_ram0|mem_rtl_0         ; RAM  ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram3|q[0..7]       ; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram3|mem_rtl_0       ; RAM  ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram2|q[0..7]       ; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram2|mem_rtl_0       ; RAM  ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram1|q[0..7]       ; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram1|mem_rtl_0       ; RAM  ;
; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram0|q[0..7]       ; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram0|mem_rtl_0       ; RAM  ;
+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_ball_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|control_reg[31]                                                                                                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|data_reg[10]                                                                                                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_ball_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|wren3                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|data0[5]                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|ram_num[0]                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|SSFR:SSFR_0|data_out[7]                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|SSFR:SSFR_0|data_out[14]                                                                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|data_converter:data_converter1|buffer[4]                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|data_converter:data_converter1|buffer[15]                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|auto_comparator:comparator1|trig_counter[6]                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|input_buffer:buffer1|out_a[4]                                                                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|ReLU:ReLU1|ReLU_OUT[0]                                                                                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|loop_num[0]                                                                                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|piso_out:piso_out1|data_reg_7[6]                                                                                                                              ;
; 4:1                ; 48 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|piso_out:piso_out1|data_out[1]                                                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|piso_out:piso_out1|data_reg_6[0]                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|loop_num_dense[3]                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|answer[2]                                                                                                                                                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|auto_comparator:comparator1|largest[8]                                                                                                                        ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|auto_comparator:comparator1|index[3]                                                                                                                          ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15]                                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|data_converter:data_converter1|out[6]                                                                                                                         ;
; 10:1               ; 7 bits    ; 42 LEs        ; 7 LEs                ; 35 LEs                 ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|readdata[1]                                                                                                                                                                                                    ;
; 5:1                ; 15 bits   ; 45 LEs        ; 0 LEs                ; 45 LEs                 ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|conv_ram_addr_a[12]                                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|auto_comparator:comparator1|current_largest_8bit[5]                                                                                                           ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|MAC:MAC1|old_result[1]                                                                                                                                        ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|MAC:MAC1|old_result[4]                                                                                                                                        ;
; 6:1                ; 15 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|dense_ram_addr_a[3]                                                                                                                                                ;
; 7:1                ; 16 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|processing_unit_4x4[12][3]                                                                                                                                           ;
; 7:1                ; 16 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|processing_unit_4x4[8][6]                                                                                                                                            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|processing_unit_4x4[6][0]                                                                                                                                            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|processing_unit_4x4[3][4]                                                                                                                                            ;
; 8:1                ; 10 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|dense_count[3]                                                                                                                                                       ;
; 8:1                ; 14 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|ram_addr_a[11]                                                                                                                                                       ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|z_counter[1]                                                                                                                                                         ;
; 14:1               ; 4 bits    ; 36 LEs        ; 8 LEs                ; 28 LEs                 ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|dense_bias_count[4]                                                                                                                                                  ;
; 14:1               ; 15 bits   ; 135 LEs       ; 0 LEs                ; 135 LEs                ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|dense_ram_addr[13]                                                                                                                                                   ;
; 24:1               ; 9 bits    ; 144 LEs       ; 36 LEs               ; 108 LEs                ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|image_ram_addr[1]                                                                                                                                                    ;
; 56:1               ; 14 bits   ; 518 LEs       ; 28 LEs               ; 490 LEs                ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|conv_ram_addr[11]                                                                                                                                                    ;
; 35:1               ; 8 bits    ; 184 LEs       ; 56 LEs               ; 128 LEs                ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|DB[0]                                                                                                                                                                ;
; 48:1               ; 8 bits    ; 256 LEs       ; 64 LEs               ; 192 LEs                ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|DC[6]                                                                                                                                                                ;
; 64:1               ; 6 bits    ; 252 LEs       ; 72 LEs               ; 180 LEs                ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|ram_addr_b[11]                                                                                                                                                       ;
; 64:1               ; 2 bits    ; 84 LEs        ; 24 LEs               ; 60 LEs                 ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|ram_addr_b[9]                                                                                                                                                        ;
; 64:1               ; 2 bits    ; 84 LEs        ; 24 LEs               ; 60 LEs                 ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|ram_addr_b[8]                                                                                                                                                        ;
; 51:1               ; 8 bits    ; 272 LEs       ; 96 LEs               ; 176 LEs                ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|DA[1]                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rsp_fifo|mem                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|Mux390                                                                                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|Mux305                                                                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|block_count                                                                                                                                                          ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|Mux3                                                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector5                                                                                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector13                                                                                                                ;
; 16:1               ; 6 bits    ; 60 LEs        ; 12 LEs               ; 48 LEs                 ; No         ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|Selector52                                                                                                                                                           ;
; 16:1               ; 6 bits    ; 60 LEs        ; 12 LEs               ; 48 LEs                 ; No         ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|Selector23                                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|next_state.WRITE_FOUR_DENSE                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1|current_state                                                                                                                                                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|next_state.DENSE                                                                                                                                                     ;
; 18:1               ; 8 bits    ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; No         ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|Selector41                                                                                                                                                           ;
; 18:1               ; 8 bits    ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; No         ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|Selector19                                                                                                                                                           ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|current_state                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+---------------------------------------+-----------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                 ; From ; To                                                                                                            ;
+---------------------------------------+-----------------------+------+---------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_hps_pll ; -    ; -                                                                                                             ;
; IP_TOOL_VERSION                       ; 21.1                  ; -    ; -                                                                                                             ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                   ; -    ; -                                                                                                             ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF                   ; -    ; -                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF                   ; -    ; -                                                                                                             ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                   ; -    ; -                                                                                                             ;
+---------------------------------------+-----------------------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+---------------------------------------+----------------------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                            ; From ; To                                                                                               ;
+---------------------------------------+----------------------------------+------+--------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                                                                                ;
; IP_TOOL_VERSION                       ; 21.1                             ; -    ; -                                                                                                ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                                                                                ;
+---------------------------------------+----------------------------------+------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                      ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                           ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                           ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                               ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                                                                                                ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+---------------------------------------+-------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                             ;
+---------------------------------------+-------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                                                                                              ;
; IP_TOOL_VERSION                       ; 21.1              ; -    ; -                                                                                                                              ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                              ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                              ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                              ;
+---------------------------------------+-------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+---------------------------------------+-------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                             ;
+---------------------------------------+-------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                                                                                              ;
; IP_TOOL_VERSION                       ; 21.1              ; -    ; -                                                                                                                              ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                              ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                              ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                              ;
+---------------------------------------+-------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram3|altsyncram:mem_rtl_0|altsyncram_jqk1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram2|altsyncram:mem_rtl_0|altsyncram_jqk1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram1|altsyncram:mem_rtl_0|altsyncram_jqk1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram0|altsyncram:mem_rtl_0|altsyncram_jqk1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|dense_ram:dense_ram1|altsyncram:mem_rtl_0|altsyncram_tqk1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|dense_ram:dense_ram0|altsyncram:mem_rtl_0|altsyncram_tqk1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|conv_ram:conv_ram0|altsyncram:mem_rtl_0|altsyncram_tqk1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram3|altsyncram:mem_rtl_0|altsyncram_dmk1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram2|altsyncram:mem_rtl_0|altsyncram_dmk1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram1|altsyncram:mem_rtl_0|altsyncram_dmk1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram0|altsyncram:mem_rtl_0|altsyncram_dmk1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; F2S_Width      ; 2     ; Signed Integer                                                    ;
; S2F_Width      ; 2     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+----------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                                                                              ;
+----------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY              ; Cyclone V ; String                                                                                                                                                            ;
; IS_HHP_HPS                 ; true      ; String                                                                                                                                                            ;
; GENERIC_PLL                ; true      ; String                                                                                                                                                            ;
; REF_CLK_FREQ               ; 25.0 MHz  ; String                                                                                                                                                            ;
; REF_CLK_PERIOD_PS          ; 40000     ; Signed Integer                                                                                                                                                    ;
; PLL_MEM_CLK_FREQ_STR       ; 400.0 MHz ; String                                                                                                                                                            ;
; PLL_WRITE_CLK_FREQ_STR     ; 400.0 MHz ; String                                                                                                                                                            ;
; PLL_DR_CLK_FREQ_STR        ;           ; String                                                                                                                                                            ;
; PLL_MEM_CLK_FREQ_SIM_STR   ; 2500 ps   ; String                                                                                                                                                            ;
; PLL_WRITE_CLK_FREQ_SIM_STR ; 2500 ps   ; String                                                                                                                                                            ;
; PLL_DR_CLK_FREQ_SIM_STR    ; 0 ps      ; String                                                                                                                                                            ;
; MEM_CLK_PHASE              ; 0 ps      ; String                                                                                                                                                            ;
; WRITE_CLK_PHASE            ; 1875 ps   ; String                                                                                                                                                            ;
; DR_CLK_PHASE               ;           ; String                                                                                                                                                            ;
+----------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                                                                                                           ;
+--------------------------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V        ; String                                                                                                                                         ;
; IS_HHP_HPS                           ; true             ; String                                                                                                                                         ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                ; Signed Integer                                                                                                                                 ;
; OCT_TERM_CONTROL_WIDTH               ; 16               ; Signed Integer                                                                                                                                 ;
; MEM_IF_ADDR_WIDTH                    ; 15               ; Signed Integer                                                                                                                                 ;
; MEM_IF_BANKADDR_WIDTH                ; 3                ; Signed Integer                                                                                                                                 ;
; MEM_IF_CK_WIDTH                      ; 1                ; Signed Integer                                                                                                                                 ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                ; Signed Integer                                                                                                                                 ;
; MEM_IF_CS_WIDTH                      ; 1                ; Signed Integer                                                                                                                                 ;
; MEM_IF_DM_WIDTH                      ; 4                ; Signed Integer                                                                                                                                 ;
; MEM_IF_CONTROL_WIDTH                 ; 1                ; Signed Integer                                                                                                                                 ;
; MEM_IF_DQ_WIDTH                      ; 32               ; Signed Integer                                                                                                                                 ;
; MEM_IF_DQS_WIDTH                     ; 4                ; Signed Integer                                                                                                                                 ;
; MEM_IF_READ_DQS_WIDTH                ; 4                ; Signed Integer                                                                                                                                 ;
; MEM_IF_WRITE_DQS_WIDTH               ; 4                ; Signed Integer                                                                                                                                 ;
; MEM_IF_ODT_WIDTH                     ; 1                ; Signed Integer                                                                                                                                 ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                ; Signed Integer                                                                                                                                 ;
; SCC_DATA_WIDTH                       ; 1                ; Signed Integer                                                                                                                                 ;
; READ_VALID_FIFO_SIZE                 ; 16               ; Signed Integer                                                                                                                                 ;
; READ_FIFO_SIZE                       ; 8                ; Signed Integer                                                                                                                                 ;
; MR1_ODS                              ; 1                ; Signed Integer                                                                                                                                 ;
; MR1_RTT                              ; 1                ; Signed Integer                                                                                                                                 ;
; MR2_RTT_WR                           ; 1                ; Signed Integer                                                                                                                                 ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                ; Signed Integer                                                                                                                                 ;
; CALIB_REG_WIDTH                      ; 8                ; Signed Integer                                                                                                                                 ;
; TB_PROTOCOL                          ; DDR3             ; String                                                                                                                                         ;
; TB_MEM_CLK_FREQ                      ; 400.0            ; String                                                                                                                                         ;
; TB_RATE                              ; FULL             ; String                                                                                                                                         ;
; TB_MEM_DQ_WIDTH                      ; 32               ; String                                                                                                                                         ;
; TB_MEM_DQS_WIDTH                     ; 4                ; String                                                                                                                                         ;
; TB_PLL_DLL_MASTER                    ; true             ; String                                                                                                                                         ;
; FAST_SIM_CALIBRATION                 ; false            ; String                                                                                                                                         ;
; AC_ROM_INIT_FILE_NAME                ; hps_AC_ROM.hex   ; String                                                                                                                                         ;
; INST_ROM_INIT_FILE_NAME              ; hps_inst_ROM.hex ; String                                                                                                                                         ;
+--------------------------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value            ; Type                                                                                                                                                                                     ;
+---------------------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V        ; String                                                                                                                                                                                   ;
; IS_HHP_HPS                      ; true             ; String                                                                                                                                                                                   ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16               ; Signed Integer                                                                                                                                                                           ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16               ; Signed Integer                                                                                                                                                                           ;
; MEM_ADDRESS_WIDTH               ; 15               ; Signed Integer                                                                                                                                                                           ;
; MEM_BANK_WIDTH                  ; 3                ; Signed Integer                                                                                                                                                                           ;
; MEM_IF_CS_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                                           ;
; MEM_CLK_EN_WIDTH                ; 1                ; Signed Integer                                                                                                                                                                           ;
; MEM_CK_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                                           ;
; MEM_ODT_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                                           ;
; MEM_DQS_WIDTH                   ; 4                ; Signed Integer                                                                                                                                                                           ;
; MEM_DM_WIDTH                    ; 4                ; Signed Integer                                                                                                                                                                           ;
; MEM_CONTROL_WIDTH               ; 1                ; Signed Integer                                                                                                                                                                           ;
; MEM_DQ_WIDTH                    ; 32               ; Signed Integer                                                                                                                                                                           ;
; MEM_READ_DQS_WIDTH              ; 4                ; Signed Integer                                                                                                                                                                           ;
; MEM_WRITE_DQS_WIDTH             ; 4                ; Signed Integer                                                                                                                                                                           ;
; DLL_DELAY_CTRL_WIDTH            ; 7                ; Signed Integer                                                                                                                                                                           ;
; MR1_ODS                         ; 1                ; Signed Integer                                                                                                                                                                           ;
; MR1_RTT                         ; 1                ; Signed Integer                                                                                                                                                                           ;
; MR2_RTT_WR                      ; 1                ; Signed Integer                                                                                                                                                                           ;
; TB_PROTOCOL                     ; DDR3             ; String                                                                                                                                                                                   ;
; TB_MEM_CLK_FREQ                 ; 400.0            ; String                                                                                                                                                                                   ;
; TB_RATE                         ; FULL             ; String                                                                                                                                                                                   ;
; TB_MEM_DQ_WIDTH                 ; 32               ; String                                                                                                                                                                                   ;
; TB_MEM_DQS_WIDTH                ; 4                ; String                                                                                                                                                                                   ;
; TB_PLL_DLL_MASTER               ; true             ; String                                                                                                                                                                                   ;
; FAST_SIM_MODEL                  ; 0                ; Signed Integer                                                                                                                                                                           ;
; FAST_SIM_CALIBRATION            ; false            ; String                                                                                                                                                                                   ;
; CALIB_REG_WIDTH                 ; 8                ; Signed Integer                                                                                                                                                                           ;
; AC_ROM_INIT_FILE_NAME           ; hps_AC_ROM.hex   ; String                                                                                                                                                                                   ;
; INST_ROM_INIT_FILE_NAME         ; hps_inst_ROM.hex ; String                                                                                                                                                                                   ;
+---------------------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                                                                   ;
+---------------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                                                                 ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                                                         ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                                                         ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                                                         ;
; MEM_ADDRESS_WIDTH               ; 15        ; Signed Integer                                                                                                                                                                                                                         ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                                                         ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                                                         ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                                                         ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                                         ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                                         ;
; MEM_DQS_WIDTH                   ; 4         ; Signed Integer                                                                                                                                                                                                                         ;
; MEM_DM_WIDTH                    ; 4         ; Signed Integer                                                                                                                                                                                                                         ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                                                         ;
; MEM_DQ_WIDTH                    ; 32        ; Signed Integer                                                                                                                                                                                                                         ;
; MEM_READ_DQS_WIDTH              ; 4         ; Signed Integer                                                                                                                                                                                                                         ;
; MEM_WRITE_DQS_WIDTH             ; 4         ; Signed Integer                                                                                                                                                                                                                         ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                                                                 ;
; IS_HHP_HPS                      ; true      ; String                                                                                                                                                                                                                                 ;
+---------------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                                                                ;
+-----------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                                                              ;
; MEM_ADDRESS_WIDTH     ; 15        ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; AFI_ADDRESS_WIDTH     ; 60        ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS            ; true      ; String                                                                                                                                                                                                                                                                                              ;
+-----------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                       ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                              ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                              ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                              ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                              ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                                                              ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+----------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                   ;
+----------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                       ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                             ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                             ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                             ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+----------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+----------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                   ;
+----------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                       ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                             ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                             ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                             ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs ;
+----------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+----------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                   ;
+----------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                       ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                             ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                             ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                             ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs ;
+----------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+----------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                   ;
+----------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                       ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                             ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                             ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                             ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; APB_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                   ;
; APB_ADDR_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                   ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                   ;
; AVL_ADDR_WIDTH     ; 16    ; Signed Integer                                                                                                                                                                                   ;
; AVL_MMR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                                                   ;
; AVL_MMR_ADDR_WIDTH ; 8     ; Signed Integer                                                                                                                                                                                   ;
; MEM_IF_DQS_WIDTH   ; 4     ; Signed Integer                                                                                                                                                                                   ;
; MEM_IF_DQ_WIDTH    ; 32    ; Signed Integer                                                                                                                                                                                   ;
; MEM_IF_DM_WIDTH    ; 4     ; Signed Integer                                                                                                                                                                                   ;
; MEM_IF_CS_WIDTH    ; 1     ; Signed Integer                                                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                                                                                             ;
+-----------------------------------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                                                                                                   ;
; AVL_ADDR_WIDTH                          ; 27                                                               ; Signed Integer                                                                                                                   ;
; AVL_DATA_WIDTH                          ; 64                                                               ; Signed Integer                                                                                                                   ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                                                                                   ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                                                                                   ;
; MEM_IF_DQS_WIDTH                        ; 4                                                                ; Signed Integer                                                                                                                   ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                                                                                   ;
; AFI_ADDR_WIDTH                          ; 15                                                               ; Signed Integer                                                                                                                   ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                                                                                                   ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                                                                                                   ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                   ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                                                                                                   ;
; AFI_DM_WIDTH                            ; 8                                                                ; Signed Integer                                                                                                                   ;
; AFI_DQ_WIDTH                            ; 64                                                               ; Signed Integer                                                                                                                   ;
; AFI_WRITE_DQS_WIDTH                     ; 4                                                                ; Signed Integer                                                                                                                   ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                                                                                   ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                   ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                   ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                   ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                                                                                   ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                                                                                   ;
; AVL_DATA_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                   ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                   ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                   ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                   ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                   ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                   ;
; AVL_ADDR_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                   ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                   ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                   ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                   ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                   ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                   ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 1                                                                ; Signed Integer                                                                                                                   ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                                                                                   ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                                                                                   ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                                                                                   ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                                                                                   ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                                                                                   ;
; LSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; MSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; LSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; MSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                                                                                   ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                                                                                           ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_32                                                        ; String                                                                                                                           ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                                                                                           ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                                                                                           ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                                                                                                           ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                                                                                           ;
; ENUM_CMD_PORT_IN_USE_0                  ; FALSE                                                            ; String                                                                                                                           ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                                                                                           ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                                                                                           ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                                                                                           ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                                                                                           ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                                                                                           ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                           ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                           ;
; ENUM_CPORT0_TYPE                        ; DISABLE                                                          ; String                                                                                                                           ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                           ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                           ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                           ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                                                                                           ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                           ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                           ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                           ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                                                                                           ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                           ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                           ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                           ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                                                                                           ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                           ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                           ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                           ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                                                                                           ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                           ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                           ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                           ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                                                                                           ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                           ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                                                                                           ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                                                                                           ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                                                                                           ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                                                                                           ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                                                                                           ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_64_BIT                                                ; String                                                                                                                           ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                                                                                           ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                                                                                           ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                                                                                           ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                                                                                           ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                                                                                           ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                                                                                           ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                                                                                           ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                                                                                           ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                                                                                           ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                                                                                           ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                                                                                           ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                                                                                           ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_10                                                    ; String                                                                                                                           ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                                                                                           ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                                                                                           ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                                                                                           ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_4                                                      ; String                                                                                                                           ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_32                                                 ; String                                                                                                                           ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                                                                                                           ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_15                                                    ; String                                                                                                                           ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_1600_8_8_8                                                  ; String                                                                                                                           ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                                                                                                           ;
; ENUM_MEM_IF_TCL                         ; TCL_11                                                           ; String                                                                                                                           ;
; ENUM_MEM_IF_TCWL                        ; TCWL_8                                                           ; String                                                                                                                           ;
; ENUM_MEM_IF_TFAW                        ; TFAW_12                                                          ; String                                                                                                                           ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                                                                                           ;
; ENUM_MEM_IF_TRAS                        ; TRAS_14                                                          ; String                                                                                                                           ;
; ENUM_MEM_IF_TRC                         ; TRC_20                                                           ; String                                                                                                                           ;
; ENUM_MEM_IF_TRCD                        ; TRCD_6                                                           ; String                                                                                                                           ;
; ENUM_MEM_IF_TRP                         ; TRP_6                                                            ; String                                                                                                                           ;
; ENUM_MEM_IF_TRRD                        ; TRRD_4                                                           ; String                                                                                                                           ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                                                                                                           ;
; ENUM_MEM_IF_TWR                         ; TWR_6                                                            ; String                                                                                                                           ;
; ENUM_MEM_IF_TWTR                        ; TWTR_4                                                           ; String                                                                                                                           ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                                                                                           ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                                                                                           ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                           ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                           ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                           ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                           ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                           ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                           ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                                                                                           ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                                                                                           ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                                                                                           ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                                                                                           ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                                                                                           ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                                                                                           ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                           ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                           ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                           ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                           ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                           ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                           ;
; ENUM_RD_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                           ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                           ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                           ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                           ;
; ENUM_RD_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                           ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                           ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                           ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                           ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                           ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                           ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                                                                                           ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                                                                                           ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                           ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                           ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                           ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                           ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                                                                                           ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                                                                                           ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                                                                                           ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                                                                                           ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                                                                                           ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                                                                                           ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                                                                                           ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                                                                                           ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                                                                                           ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                                                                                           ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                                                                                           ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                                                                                           ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                                                                                           ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                                                                                           ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                                                                                           ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                                                                                           ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                                                                                           ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                                                                                           ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                                                                                           ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                                                                                           ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                                                                                           ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                                                                                           ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                                                                                           ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                                                                                           ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                                                                                           ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                                                                                           ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                                                                                           ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                                                                                           ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                                                                                           ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                                                                                           ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                                                                                           ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                                                                                           ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                                                                                           ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                                                                                           ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                           ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                           ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                           ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                           ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                           ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                           ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                           ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                           ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                           ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                           ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                           ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                           ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                           ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                           ;
; ENUM_WR_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                           ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                           ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                           ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                           ;
; ENUM_WR_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                           ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                           ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                           ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                           ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                           ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                           ;
; ENUM_WRITE_ODT_CHIP                     ; WRITE_CHIP0_ODT0_CHIP1                                           ; String                                                                                                                           ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                                                                                           ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                                                                                   ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                                                                                   ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                                                                                   ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                                                                                   ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                                                                                   ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                                                                                   ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                                                                                   ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_MEM_IF_TREFI                       ; 3120                                                             ; Signed Integer                                                                                                                   ;
; INTG_MEM_IF_TRFC                        ; 104                                                              ; Signed Integer                                                                                                                   ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                                                                                   ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                  ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                  ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                  ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                  ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                                                                                  ;
+-----------------------------------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                                   ;
+------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                                                                                         ;
+------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+----------------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                                                             ;
+----------------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                                                                                   ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                                                                                           ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                                                                                   ;
; DLL_INPUT_FREQUENCY_PS_STR ; 2500 ps ; String                                                                                                                                                                           ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                                                                                   ;
+----------------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|vga_ball:vga_ball_0|vga_counters:counters ;
+----------------+-------------+--------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                           ;
+----------------+-------------+--------------------------------------------------------------------------------+
; HACTIVE        ; 10100000000 ; Unsigned Binary                                                                ;
; HFRONT_PORCH   ; 00000100000 ; Unsigned Binary                                                                ;
; HSYNC          ; 00011000000 ; Unsigned Binary                                                                ;
; HBACK_PORCH    ; 00001100000 ; Unsigned Binary                                                                ;
; HTOTAL         ; 11001000000 ; Unsigned Binary                                                                ;
; VACTIVE        ; 0111100000  ; Unsigned Binary                                                                ;
; VFRONT_PORCH   ; 0000001010  ; Unsigned Binary                                                                ;
; VSYNC          ; 0000000010  ; Unsigned Binary                                                                ;
; VBACK_PORCH    ; 0000100001  ; Unsigned Binary                                                                ;
; VTOTAL         ; 1000001101  ; Unsigned Binary                                                                ;
+----------------+-------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1 ;
+------------------------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name               ; Value ; Type                                                                                       ;
+------------------------------+-------+--------------------------------------------------------------------------------------------+
; layer34_start_position       ; 0     ; Signed Integer                                                                             ;
; layer5_start_position        ; 1568  ; Signed Integer                                                                             ;
; layer_dense_start_position   ; 1856  ; Signed Integer                                                                             ;
; layer_dense10_start_position ; 2368  ; Signed Integer                                                                             ;
+------------------------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|down_counter:down_counter1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_ACC:FSM_ACC1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; IDLE           ; 000   ; Unsigned Binary                                                                                                           ;
; BIAS           ; 001   ; Unsigned Binary                                                                                                           ;
; ACC            ; 011   ; Unsigned Binary                                                                                                           ;
; LAST           ; 111   ; Unsigned Binary                                                                                                           ;
; WAIT           ; 110   ; Unsigned Binary                                                                                                           ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_OUT:FSM_OUT1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; OUT_IDLE       ; 0000  ; Unsigned Binary                                                                                                           ;
; OUT_S1         ; 0001  ; Unsigned Binary                                                                                                           ;
; OUT_S2         ; 0010  ; Unsigned Binary                                                                                                           ;
; OUT_S3         ; 0011  ; Unsigned Binary                                                                                                           ;
; OUT_S4         ; 0100  ; Unsigned Binary                                                                                                           ;
; OUT_S5         ; 0101  ; Unsigned Binary                                                                                                           ;
; OUT_S6         ; 0110  ; Unsigned Binary                                                                                                           ;
; OUT_S7         ; 0111  ; Unsigned Binary                                                                                                           ;
; OUT_S8         ; 1000  ; Unsigned Binary                                                                                                           ;
; OUT_S9         ; 1001  ; Unsigned Binary                                                                                                           ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|syn_fifo:syn_fifo_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                      ;
; DEPTH          ; 128   ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_ball_0_avalon_slave_0_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                                           ;
; ADDR_WIDTH                ; 21    ; Signed Integer                                                                                                                           ;
; RDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                           ;
; WDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                           ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                           ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                           ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                                           ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                                           ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                                           ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                                           ;
; AXI_VERSION               ; AXI3  ; String                                                                                                                                   ;
; PKT_THREAD_ID_H           ; 99    ; Signed Integer                                                                                                                           ;
; PKT_THREAD_ID_L           ; 88    ; Signed Integer                                                                                                                           ;
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                           ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                           ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                           ;
; PKT_CACHE_H               ; 106   ; Signed Integer                                                                                                                           ;
; PKT_CACHE_L               ; 103   ; Signed Integer                                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                           ;
; ID                        ; 0     ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_W           ; 7     ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                                           ;
; PKT_ADDR_W                ; 21    ; Signed Integer                                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                         ;
; BURSTWRAP_W       ; 7     ; Signed Integer                                                                                                                                                                                         ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                         ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                         ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                                         ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                         ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                         ;
; IN_DATA_W         ; 32    ; Signed Integer                                                                                                                                                                                         ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                         ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_ball_0_avalon_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                           ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                           ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_ball_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                        ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                        ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                         ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001|soc_system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                             ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                     ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                     ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                     ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                     ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                     ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                     ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                     ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                     ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                     ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                                                     ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                                                                                                     ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                                                     ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                                     ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                     ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                          ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                ;
; SCHEME         ; round-robin ; String                                                                                                                                                        ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                            ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                ;
+---------------------------+----------+---------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                      ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                      ;
+---------------------------+----------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                    ;
+---------------------------+----------+-------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                          ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                          ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                          ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                          ;
+---------------------------+----------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram3|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                         ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                         ;
; WIDTHAD_A                          ; 14                   ; Untyped                                                                                                         ;
; NUMWORDS_A                         ; 16384                ; Untyped                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                         ;
; WIDTHAD_B                          ; 14                   ; Untyped                                                                                                         ;
; NUMWORDS_B                         ; 16384                ; Untyped                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                         ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_jqk1      ; Untyped                                                                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram2|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                         ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                         ;
; WIDTHAD_A                          ; 14                   ; Untyped                                                                                                         ;
; NUMWORDS_A                         ; 16384                ; Untyped                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                         ;
; WIDTHAD_B                          ; 14                   ; Untyped                                                                                                         ;
; NUMWORDS_B                         ; 16384                ; Untyped                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                         ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_jqk1      ; Untyped                                                                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                         ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                         ;
; WIDTHAD_A                          ; 14                   ; Untyped                                                                                                         ;
; NUMWORDS_A                         ; 16384                ; Untyped                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                         ;
; WIDTHAD_B                          ; 14                   ; Untyped                                                                                                         ;
; NUMWORDS_B                         ; 16384                ; Untyped                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                         ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_jqk1      ; Untyped                                                                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram0|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                         ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                         ;
; WIDTHAD_A                          ; 14                   ; Untyped                                                                                                         ;
; NUMWORDS_A                         ; 16384                ; Untyped                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                         ;
; WIDTHAD_B                          ; 14                   ; Untyped                                                                                                         ;
; NUMWORDS_B                         ; 16384                ; Untyped                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                         ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_jqk1      ; Untyped                                                                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|dense_ram:dense_ram1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                   ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                   ;
; WIDTHAD_A                          ; 15                   ; Untyped                                                                                                   ;
; NUMWORDS_A                         ; 32768                ; Untyped                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                   ;
; WIDTHAD_B                          ; 15                   ; Untyped                                                                                                   ;
; NUMWORDS_B                         ; 32768                ; Untyped                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_tqk1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|dense_ram:dense_ram0|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                   ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                   ;
; WIDTHAD_A                          ; 15                   ; Untyped                                                                                                   ;
; NUMWORDS_A                         ; 32768                ; Untyped                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                   ;
; WIDTHAD_B                          ; 15                   ; Untyped                                                                                                   ;
; NUMWORDS_B                         ; 32768                ; Untyped                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_tqk1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|conv_ram:conv_ram0|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                 ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                 ;
; WIDTHAD_A                          ; 15                   ; Untyped                                                                                                 ;
; NUMWORDS_A                         ; 32768                ; Untyped                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                 ;
; WIDTHAD_B                          ; 15                   ; Untyped                                                                                                 ;
; NUMWORDS_B                         ; 32768                ; Untyped                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                 ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_tqk1      ; Untyped                                                                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram3|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                   ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                   ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                                   ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                   ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                                   ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_dmk1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram2|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                   ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                   ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                                   ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                   ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                                   ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_dmk1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                   ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                   ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                                   ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                   ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                                   ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_dmk1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram0|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                   ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                   ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                                   ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                   ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                                   ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_dmk1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|lpm_divide:Mod2 ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                        ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                     ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_j3m ; Untyped                                                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                              ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                        ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                                                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                              ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                        ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                     ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_m3m ; Untyped                                                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                              ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                       ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                      ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 11                                                                                                                         ;
; Entity Instance                           ; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram3|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                          ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                               ;
;     -- WIDTH_B                            ; 8                                                                                                                          ;
;     -- NUMWORDS_B                         ; 16384                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram2|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                          ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                               ;
;     -- WIDTH_B                            ; 8                                                                                                                          ;
;     -- NUMWORDS_B                         ; 16384                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram1|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                          ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                               ;
;     -- WIDTH_B                            ; 8                                                                                                                          ;
;     -- NUMWORDS_B                         ; 16384                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                          ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                               ;
;     -- WIDTH_B                            ; 8                                                                                                                          ;
;     -- NUMWORDS_B                         ; 16384                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|dense_ram:dense_ram1|altsyncram:mem_rtl_0       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                          ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                               ;
;     -- WIDTH_B                            ; 8                                                                                                                          ;
;     -- NUMWORDS_B                         ; 32768                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|dense_ram:dense_ram0|altsyncram:mem_rtl_0       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                          ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                               ;
;     -- WIDTH_B                            ; 8                                                                                                                          ;
;     -- NUMWORDS_B                         ; 32768                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|conv_ram:conv_ram0|altsyncram:mem_rtl_0         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                          ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                               ;
;     -- WIDTH_B                            ; 8                                                                                                                          ;
;     -- NUMWORDS_B                         ; 32768                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram3|altsyncram:mem_rtl_0       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                          ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                               ;
;     -- WIDTH_B                            ; 8                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram2|altsyncram:mem_rtl_0       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                          ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                               ;
;     -- WIDTH_B                            ; 8                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram1|altsyncram:mem_rtl_0       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                          ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                               ;
;     -- WIDTH_B                            ; 8                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram0|altsyncram:mem_rtl_0       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                          ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                               ;
;     -- WIDTH_B                            ; 8                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+----------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                  ;
+----------------+--------+----------+----------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                   ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                             ;
+----------------+--------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                    ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                               ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                              ;
+----------------+--------+----------+------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                               ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                         ;
+----------------+--------+----------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_irq_mapper:irq_mapper_001" ;
+-------+-------+----------+--------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                      ;
+-------+-------+----------+--------------------------------------------------------------+
; clk   ; Input ; Info     ; Explicitly unconnected                                       ;
; reset ; Input ; Info     ; Explicitly unconnected                                       ;
+-------+-------+----------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_irq_mapper:irq_mapper" ;
+-------+-------+----------+----------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                  ;
+-------+-------+----------+----------------------------------------------------------+
; clk   ; Input ; Info     ; Explicitly unconnected                                   ;
; reset ; Input ; Info     ; Explicitly unconnected                                   ;
+-------+-------+----------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                     ;
; b[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                     ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                    ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                               ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                               ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                    ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                               ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                               ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                    ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                               ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                               ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                    ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                               ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                               ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                      ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                 ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                    ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                               ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                               ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[6..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                     ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                     ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                     ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                                              ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                         ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                         ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                         ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                         ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                         ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                               ;
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                  ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_ball_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                          ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                    ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                        ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                      ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; wuser    ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_ball_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top"                                                                                    ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; MAC1_output             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; MAC2_output             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; RD_EN                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; FULL                    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; EMPTY                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; FSM_EN_ReLU1_output     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; FSM_SHIFT_OUT_output    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; FSM_CLR_PISO_OUT_output ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; FSM_EN_PISO_OUT_output  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; FSM_EN_MAC1_output      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; FSM_EN_BUF_IN_output    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; FSM_CLR_BUF_IN_output   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; FSM_RST_MAC1_output     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; piso_output             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ReLU1_output            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ReLU2_output            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"                                   ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                  ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dense_ram_bias_addr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0" ;
+-------+--------+----------+-------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                     ;
+-------+--------+----------+-------------------------------------------------------------+
; D_OUT ; Output ; Info     ; Explicitly unconnected                                      ;
+-------+--------+----------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                        ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; local_init_done         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; local_cal_success       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; local_cal_fail          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; afi_init_req            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; afi_cal_req             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; afi_seq_busy            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; mp_cmd_clk_0            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; mp_cmd_reset_n_0        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                   ;
; mp_cmd_clk_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; mp_cmd_reset_n_1        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                   ;
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                   ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                   ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                   ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                   ;
; mp_rfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; mp_rfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                   ;
; mp_wfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; mp_wfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                   ;
; mp_rfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; mp_rfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                   ;
; mp_wfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; mp_wfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                   ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                   ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                   ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                   ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                   ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                   ;
; avl_ready_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_burstbegin_0        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_addr_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_rdata_valid_0       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_rdata_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_wdata_0             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_be_0                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_read_req_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_write_req_0         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_size_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_ready_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_burstbegin_1        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_addr_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_rdata_valid_1       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_rdata_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_wdata_1             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_be_1                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_read_req_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_write_req_1         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_size_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                              ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                         ;
; capture_strobe_in   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                         ;
; capture_strobe_n_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                         ;
; capture_strobe_ena  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                         ;
; output_strobe_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; output_strobe_n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; dr_clock_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                         ;
; read_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                         ;
; write_data_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                   ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                       ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                          ;
+------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (60 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                               ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                 ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                 ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                 ;
+------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                                                            ;
+-----------------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                                                        ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                       ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                       ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                       ;
+-----------------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                                         ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                        ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" ;
+---------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                                 ;
+---------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; avl_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; avl_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; scc_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; scc_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; avl_address               ; Input  ; Info     ; Explicitly unconnected                                                                                                                  ;
; avl_write                 ; Input  ; Info     ; Explicitly unconnected                                                                                                                  ;
; avl_writedata             ; Input  ; Info     ; Explicitly unconnected                                                                                                                  ;
; avl_read                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                  ;
; avl_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; avl_waitrequest           ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; scc_data                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                  ;
; scc_dqs_ena               ; Input  ; Info     ; Explicitly unconnected                                                                                                                  ;
; scc_dqs_io_ena            ; Input  ; Info     ; Explicitly unconnected                                                                                                                  ;
; scc_dq_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                  ;
; scc_dm_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                  ;
; capture_strobe_tracking   ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; scc_upd                   ; Input  ; Info     ; Explicitly unconnected                                                                                                                  ;
; csr_soft_reset_req        ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                ;
+---------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"          ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; pll_ref_clk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; global_reset_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; soft_reset_n   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0" ;
+---------------+--------+----------+---------------------------------------+
; Port          ; Type   ; Severity ; Details                               ;
+---------------+--------+----------+---------------------------------------+
; h2f_user1_clk ; Output ; Info     ; Explicitly unconnected                ;
; h2f_AWID      ; Output ; Info     ; Explicitly unconnected                ;
; h2f_AWADDR    ; Output ; Info     ; Explicitly unconnected                ;
; h2f_AWLEN     ; Output ; Info     ; Explicitly unconnected                ;
; h2f_AWSIZE    ; Output ; Info     ; Explicitly unconnected                ;
; h2f_AWBURST   ; Output ; Info     ; Explicitly unconnected                ;
; h2f_AWLOCK    ; Output ; Info     ; Explicitly unconnected                ;
; h2f_AWCACHE   ; Output ; Info     ; Explicitly unconnected                ;
; h2f_AWPROT    ; Output ; Info     ; Explicitly unconnected                ;
; h2f_AWVALID   ; Output ; Info     ; Explicitly unconnected                ;
; h2f_AWREADY   ; Input  ; Info     ; Explicitly unconnected                ;
; h2f_WID       ; Output ; Info     ; Explicitly unconnected                ;
; h2f_WDATA     ; Output ; Info     ; Explicitly unconnected                ;
; h2f_WSTRB     ; Output ; Info     ; Explicitly unconnected                ;
; h2f_WLAST     ; Output ; Info     ; Explicitly unconnected                ;
; h2f_WVALID    ; Output ; Info     ; Explicitly unconnected                ;
; h2f_WREADY    ; Input  ; Info     ; Explicitly unconnected                ;
; h2f_BID       ; Input  ; Info     ; Explicitly unconnected                ;
; h2f_BRESP     ; Input  ; Info     ; Explicitly unconnected                ;
; h2f_BVALID    ; Input  ; Info     ; Explicitly unconnected                ;
; h2f_BREADY    ; Output ; Info     ; Explicitly unconnected                ;
; h2f_ARID      ; Output ; Info     ; Explicitly unconnected                ;
; h2f_ARADDR    ; Output ; Info     ; Explicitly unconnected                ;
; h2f_ARLEN     ; Output ; Info     ; Explicitly unconnected                ;
; h2f_ARSIZE    ; Output ; Info     ; Explicitly unconnected                ;
; h2f_ARBURST   ; Output ; Info     ; Explicitly unconnected                ;
; h2f_ARLOCK    ; Output ; Info     ; Explicitly unconnected                ;
; h2f_ARCACHE   ; Output ; Info     ; Explicitly unconnected                ;
; h2f_ARPROT    ; Output ; Info     ; Explicitly unconnected                ;
; h2f_ARVALID   ; Output ; Info     ; Explicitly unconnected                ;
; h2f_ARREADY   ; Input  ; Info     ; Explicitly unconnected                ;
; h2f_RID       ; Input  ; Info     ; Explicitly unconnected                ;
; h2f_RDATA     ; Input  ; Info     ; Explicitly unconnected                ;
; h2f_RRESP     ; Input  ; Info     ; Explicitly unconnected                ;
; h2f_RLAST     ; Input  ; Info     ; Explicitly unconnected                ;
; h2f_RVALID    ; Input  ; Info     ; Explicitly unconnected                ;
; h2f_RREADY    ; Output ; Info     ; Explicitly unconnected                ;
; f2h_AWID      ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_AWADDR    ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_AWLEN     ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_AWSIZE    ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_AWBURST   ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_AWLOCK    ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_AWCACHE   ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_AWPROT    ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_AWVALID   ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_AWREADY   ; Output ; Info     ; Explicitly unconnected                ;
; f2h_AWUSER    ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_WID       ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_WDATA     ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_WSTRB     ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_WLAST     ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_WVALID    ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_WREADY    ; Output ; Info     ; Explicitly unconnected                ;
; f2h_BID       ; Output ; Info     ; Explicitly unconnected                ;
; f2h_BRESP     ; Output ; Info     ; Explicitly unconnected                ;
; f2h_BVALID    ; Output ; Info     ; Explicitly unconnected                ;
; f2h_BREADY    ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_ARID      ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_ARADDR    ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_ARLEN     ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_ARSIZE    ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_ARBURST   ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_ARLOCK    ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_ARCACHE   ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_ARPROT    ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_ARVALID   ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_ARREADY   ; Output ; Info     ; Explicitly unconnected                ;
; f2h_ARUSER    ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_RID       ; Output ; Info     ; Explicitly unconnected                ;
; f2h_RDATA     ; Output ; Info     ; Explicitly unconnected                ;
; f2h_RRESP     ; Output ; Info     ; Explicitly unconnected                ;
; f2h_RLAST     ; Output ; Info     ; Explicitly unconnected                ;
; f2h_RVALID    ; Output ; Info     ; Explicitly unconnected                ;
; f2h_RREADY    ; Input  ; Info     ; Explicitly unconnected                ;
+---------------+--------+----------+---------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0" ;
+---------------+-------+----------+-----------------+
; Port          ; Type  ; Severity ; Details         ;
+---------------+-------+----------+-----------------+
; reset_reset_n ; Input ; Info     ; Stuck at VCC    ;
+---------------+-------+----------+-----------------+


+--------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition          ;
+------------------------------------------------------+-------+
; Type                                                 ; Count ;
+------------------------------------------------------+-------+
; arriav_ff                                            ; 875   ;
;     CLR                                              ; 50    ;
;     CLR SCLR                                         ; 11    ;
;     ENA                                              ; 199   ;
;     ENA CLR                                          ; 144   ;
;     ENA CLR SCLR                                     ; 10    ;
;     ENA SCLR                                         ; 297   ;
;     ENA SCLR SLD                                     ; 8     ;
;     ENA SLD                                          ; 96    ;
;     SCLR                                             ; 6     ;
;     SLD                                              ; 8     ;
;     plain                                            ; 46    ;
; arriav_hps_interface_boot_from_fpga                  ; 1     ;
; arriav_hps_interface_clocks_resets                   ; 1     ;
; arriav_hps_interface_dbg_apb                         ; 1     ;
; arriav_hps_interface_fpga2hps                        ; 1     ;
; arriav_hps_interface_fpga2sdram                      ; 1     ;
; arriav_hps_interface_hps2fpga                        ; 1     ;
; arriav_hps_interface_hps2fpga_light_weight           ; 1     ;
; arriav_hps_interface_interrupts                      ; 1     ;
; arriav_hps_interface_tpiu_trace                      ; 1     ;
; arriav_io_obuf                                       ; 97    ;
; arriav_lcell_comb                                    ; 2261  ;
;     arith                                            ; 824   ;
;         0 data inputs                                ; 66    ;
;         1 data inputs                                ; 546   ;
;         2 data inputs                                ; 78    ;
;         3 data inputs                                ; 82    ;
;         4 data inputs                                ; 51    ;
;         5 data inputs                                ; 1     ;
;     extend                                           ; 31    ;
;         7 data inputs                                ; 31    ;
;     normal                                           ; 1363  ;
;         0 data inputs                                ; 1     ;
;         1 data inputs                                ; 9     ;
;         2 data inputs                                ; 220   ;
;         3 data inputs                                ; 227   ;
;         4 data inputs                                ; 345   ;
;         5 data inputs                                ; 314   ;
;         6 data inputs                                ; 247   ;
;     shared                                           ; 43    ;
;         0 data inputs                                ; 7     ;
;         1 data inputs                                ; 9     ;
;         2 data inputs                                ; 13    ;
;         3 data inputs                                ; 14    ;
; arriav_mac                                           ; 5     ;
; blackbox                                             ; 1     ;
;                 oc_system_hps_0_hps_io_border:border ; 1     ;
; boundary_port                                        ; 362   ;
; stratixv_ram_block                                   ; 192   ;
;                                                      ;       ;
; Max LUT depth                                        ; 29.30 ;
; Average LUT depth                                    ; 6.85  ;
+------------------------------------------------------+-------+


+---------------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition soc_system_hps_0_hps_io_border:border ;
+------------------------------------+--------------------------------------------------+
; Type                               ; Count                                            ;
+------------------------------------+--------------------------------------------------+
; arriav_clk_phase_select            ; 46                                               ;
; arriav_ddio_in                     ; 32                                               ;
; arriav_ddio_oe                     ; 4                                                ;
; arriav_ddio_out                    ; 252                                              ;
; arriav_delay_chain                 ; 124                                              ;
; arriav_dll                         ; 1                                                ;
; arriav_dqs_config                  ; 4                                                ;
; arriav_dqs_delay_chain             ; 4                                                ;
; arriav_dqs_enable_ctrl             ; 4                                                ;
; arriav_ff                          ; 36                                               ;
;     plain                          ; 36                                               ;
; arriav_hps_peripheral_emac         ; 1                                                ;
; arriav_hps_peripheral_gpio         ; 1                                                ;
; arriav_hps_peripheral_i2c          ; 2                                                ;
; arriav_hps_peripheral_sdmmc        ; 1                                                ;
; arriav_hps_peripheral_spi_master   ; 1                                                ;
; arriav_hps_peripheral_uart         ; 1                                                ;
; arriav_hps_peripheral_usb          ; 1                                                ;
; arriav_hps_sdram_pll               ; 1                                                ;
; arriav_io_config                   ; 40                                               ;
; arriav_io_ibuf                     ; 36                                               ;
; arriav_io_obuf                     ; 72                                               ;
; arriav_ir_fifo_userdes             ; 32                                               ;
; arriav_lcell_comb                  ; 1                                                ;
;     normal                         ; 1                                                ;
;         0 data inputs              ; 1                                                ;
; arriav_leveling_delay_chain        ; 40                                               ;
; arriav_lfifo                       ; 4                                                ;
; arriav_mem_phy                     ; 1                                                ;
; arriav_read_fifo_read_clock_select ; 32                                               ;
; arriav_vfifo                       ; 4                                                ;
; boundary_port                      ; 121                                              ;
; cyclonev_hmc                       ; 1                                                ;
; cyclonev_termination               ; 1                                                ;
; cyclonev_termination_logic         ; 1                                                ;
; stratixv_pseudo_diff_out           ; 5                                                ;
;                                    ;                                                  ;
; Max LUT depth                      ; 0.00                                             ;
; Average LUT depth                  ; 0.00                                             ;
+------------------------------------+--------------------------------------------------+


+------------------------------------------------------+
; Elapsed Time Per Partition                           ;
+---------------------------------------+--------------+
; Partition Name                        ; Elapsed Time ;
+---------------------------------------+--------------+
; Top                                   ; 00:00:19     ;
; soc_system_hps_0_hps_io_border:border ; 00:00:02     ;
+---------------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Copyright (C) 2021  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu May 11 02:53:39 2023
Info: Command: quartus_map soc_system
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_top.sv
    Info (12023): Found entity 1: soc_system_top File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v
    Info (12023): Found entity 1: soc_system File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/soc_system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv
    Info (12023): Found entity 1: soc_system_irq_mapper File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0 File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_mux File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_demux File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_mux File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_demux File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_002 File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_default_decode File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/vga_ball.sv
    Info (12023): Found entity 1: vga_ball File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/vga_ball.sv Line: 1
    Info (12023): Found entity 2: vga_counters File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/vga_ball.sv Line: 106
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v
    Info (12023): Found entity 1: soc_system_hps_0 File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_hps_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v
    Info (12023): Found entity 1: soc_system_hps_0_hps_io File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: soc_system_hps_0_hps_io_border File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: soc_system_hps_0_fpga_interfaces File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv Line: 14
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 168
Info (12127): Elaborating entity "soc_system_top" for the top level hierarchy
Info (12128): Elaborating entity "soc_system" for hierarchy "soc_system:soc_system0" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 282
Info (12128): Elaborating entity "soc_system_hps_0" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/soc_system.v Line: 318
Info (12128): Elaborating entity "soc_system_hps_0_fpga_interfaces" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_hps_0.v Line: 341
Info (12128): Elaborating entity "soc_system_hps_0_hps_io" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_hps_0.v Line: 409
Info (12128): Elaborating entity "soc_system_hps_0_hps_io_border" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 143
Info (12128): Elaborating entity "hps_sdram" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv Line: 406
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/db/ddio_out_uqe.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram.v Line: 794
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram.v Line: 802
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram.v Line: 814
Info (12128): Elaborating entity "vga_ball" for hierarchy "soc_system:soc_system0|vga_ball:vga_ball_0" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/soc_system.v Line: 337
Warning (10036): Verilog HDL or VHDL warning at vga_ball.sv(32): object "reset_mem" assigned a value but never read File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/vga_ball.sv Line: 32
Info (12128): Elaborating entity "vga_counters" for hierarchy "soc_system:soc_system0|vga_ball:vga_ball_0|vga_counters:counters" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/vga_ball.sv Line: 42
Warning (12125): Using design file mem_top.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mem_top File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/mem_top.sv Line: 2
Info (12128): Elaborating entity "mem_top" for hierarchy "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/vga_ball.sv Line: 47
Warning (12125): Using design file memory.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: memory File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory.sv Line: 5
Info (12128): Elaborating entity "memory" for hierarchy "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/mem_top.sv Line: 83
Warning (12125): Using design file image_ram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: image_ram File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/image_ram.v Line: 1
Info (12128): Elaborating entity "image_ram" for hierarchy "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram0" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory.sv Line: 36
Warning (12125): Using design file conv_ram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: conv_ram File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/conv_ram.v Line: 1
Info (12128): Elaborating entity "conv_ram" for hierarchy "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|conv_ram:conv_ram0" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory.sv Line: 42
Warning (12125): Using design file dense_ram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: dense_ram File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/dense_ram.v Line: 1
Info (12128): Elaborating entity "dense_ram" for hierarchy "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|dense_ram:dense_ram0" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory.sv Line: 45
Warning (12125): Using design file memory_write.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: memory_write File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv Line: 1
Info (12128): Elaborating entity "memory_write" for hierarchy "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/mem_top.sv Line: 113
Warning (10036): Verilog HDL or VHDL warning at memory_write.sv(20): object "state_delay" assigned a value but never read File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv Line: 20
Warning (10230): Verilog HDL assignment warning at memory_write.sv(62): truncated value with size 32 to match size of target (8) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv Line: 62
Warning (10230): Verilog HDL assignment warning at memory_write.sv(63): truncated value with size 32 to match size of target (10) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv Line: 63
Warning (10230): Verilog HDL assignment warning at memory_write.sv(67): truncated value with size 32 to match size of target (8) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv Line: 67
Warning (10230): Verilog HDL assignment warning at memory_write.sv(68): truncated value with size 32 to match size of target (10) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv Line: 68
Warning (10230): Verilog HDL assignment warning at memory_write.sv(69): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv Line: 69
Warning (10230): Verilog HDL assignment warning at memory_write.sv(70): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv Line: 70
Warning (10230): Verilog HDL assignment warning at memory_write.sv(76): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv Line: 76
Warning (10230): Verilog HDL assignment warning at memory_write.sv(77): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv Line: 77
Warning (10230): Verilog HDL assignment warning at memory_write.sv(79): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv Line: 79
Warning (10230): Verilog HDL assignment warning at memory_write.sv(80): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv Line: 80
Warning (10230): Verilog HDL assignment warning at memory_write.sv(81): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv Line: 81
Warning (10230): Verilog HDL assignment warning at memory_write.sv(82): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv Line: 82
Warning (10230): Verilog HDL assignment warning at memory_write.sv(88): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv Line: 88
Warning (10230): Verilog HDL assignment warning at memory_write.sv(89): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv Line: 89
Warning (10230): Verilog HDL assignment warning at memory_write.sv(110): truncated value with size 32 to match size of target (1) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv Line: 110
Warning (10230): Verilog HDL assignment warning at memory_write.sv(111): truncated value with size 32 to match size of target (1) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv Line: 111
Warning (10230): Verilog HDL assignment warning at memory_write.sv(112): truncated value with size 32 to match size of target (1) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv Line: 112
Warning (10230): Verilog HDL assignment warning at memory_write.sv(113): truncated value with size 32 to match size of target (1) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv Line: 113
Warning (10230): Verilog HDL assignment warning at memory_write.sv(114): truncated value with size 32 to match size of target (1) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv Line: 114
Warning (10230): Verilog HDL assignment warning at memory_write.sv(115): truncated value with size 32 to match size of target (1) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv Line: 115
Warning (10230): Verilog HDL assignment warning at memory_write.sv(116): truncated value with size 32 to match size of target (1) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv Line: 116
Warning (10230): Verilog HDL assignment warning at memory_write.sv(117): truncated value with size 32 to match size of target (1) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv Line: 117
Warning (10230): Verilog HDL assignment warning at memory_write.sv(118): truncated value with size 32 to match size of target (1) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv Line: 118
Warning (12125): Using design file memory_read.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: memory_read File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 5
Info (12128): Elaborating entity "memory_read" for hierarchy "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/mem_top.sv Line: 154
Warning (10036): Verilog HDL or VHDL warning at memory_read.sv(75): object "delayed" assigned a value but never read File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 75
Warning (10230): Verilog HDL assignment warning at memory_read.sv(171): truncated value with size 32 to match size of target (2) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 171
Warning (10230): Verilog HDL assignment warning at memory_read.sv(173): truncated value with size 32 to match size of target (14) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 173
Warning (10230): Verilog HDL assignment warning at memory_read.sv(180): truncated value with size 32 to match size of target (3) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 180
Warning (10230): Verilog HDL assignment warning at memory_read.sv(202): truncated value with size 32 to match size of target (14) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 202
Warning (10230): Verilog HDL assignment warning at memory_read.sv(213): truncated value with size 32 to match size of target (14) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 213
Warning (10230): Verilog HDL assignment warning at memory_read.sv(224): truncated value with size 32 to match size of target (14) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 224
Warning (10230): Verilog HDL assignment warning at memory_read.sv(235): truncated value with size 32 to match size of target (14) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 235
Warning (10230): Verilog HDL assignment warning at memory_read.sv(242): truncated value with size 32 to match size of target (4) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 242
Warning (10230): Verilog HDL assignment warning at memory_read.sv(301): truncated value with size 32 to match size of target (10) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 301
Warning (10230): Verilog HDL assignment warning at memory_read.sv(302): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 302
Warning (10230): Verilog HDL assignment warning at memory_read.sv(321): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 321
Warning (10230): Verilog HDL assignment warning at memory_read.sv(336): truncated value with size 32 to match size of target (10) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 336
Warning (10230): Verilog HDL assignment warning at memory_read.sv(337): truncated value with size 32 to match size of target (4) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 337
Warning (10230): Verilog HDL assignment warning at memory_read.sv(341): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 341
Warning (10230): Verilog HDL assignment warning at memory_read.sv(355): truncated value with size 32 to match size of target (10) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 355
Warning (10230): Verilog HDL assignment warning at memory_read.sv(356): truncated value with size 32 to match size of target (4) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 356
Warning (10230): Verilog HDL assignment warning at memory_read.sv(359): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 359
Warning (10230): Verilog HDL assignment warning at memory_read.sv(373): truncated value with size 32 to match size of target (10) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 373
Warning (10230): Verilog HDL assignment warning at memory_read.sv(374): truncated value with size 32 to match size of target (10) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 374
Warning (10230): Verilog HDL assignment warning at memory_read.sv(375): truncated value with size 32 to match size of target (10) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 375
Warning (10230): Verilog HDL assignment warning at memory_read.sv(377): truncated value with size 32 to match size of target (10) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 377
Warning (10230): Verilog HDL assignment warning at memory_read.sv(378): truncated value with size 32 to match size of target (10) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 378
Warning (10230): Verilog HDL assignment warning at memory_read.sv(383): truncated value with size 32 to match size of target (2) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 383
Warning (10230): Verilog HDL assignment warning at memory_read.sv(385): truncated value with size 32 to match size of target (4) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 385
Warning (10230): Verilog HDL assignment warning at memory_read.sv(388): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 388
Warning (10230): Verilog HDL assignment warning at memory_read.sv(402): truncated value with size 32 to match size of target (4) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 402
Warning (10230): Verilog HDL assignment warning at memory_read.sv(406): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 406
Warning (10230): Verilog HDL assignment warning at memory_read.sv(416): truncated value with size 32 to match size of target (4) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 416
Warning (10230): Verilog HDL assignment warning at memory_read.sv(420): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 420
Warning (10230): Verilog HDL assignment warning at memory_read.sv(430): truncated value with size 32 to match size of target (4) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 430
Warning (10230): Verilog HDL assignment warning at memory_read.sv(434): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 434
Warning (10230): Verilog HDL assignment warning at memory_read.sv(444): truncated value with size 32 to match size of target (4) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 444
Warning (10230): Verilog HDL assignment warning at memory_read.sv(448): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 448
Warning (10230): Verilog HDL assignment warning at memory_read.sv(458): truncated value with size 32 to match size of target (4) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 458
Warning (10230): Verilog HDL assignment warning at memory_read.sv(462): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 462
Warning (10230): Verilog HDL assignment warning at memory_read.sv(472): truncated value with size 32 to match size of target (4) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 472
Warning (10230): Verilog HDL assignment warning at memory_read.sv(485): truncated value with size 32 to match size of target (4) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 485
Warning (10230): Verilog HDL assignment warning at memory_read.sv(492): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 492
Warning (10230): Verilog HDL assignment warning at memory_read.sv(493): truncated value with size 32 to match size of target (8) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 493
Warning (10230): Verilog HDL assignment warning at memory_read.sv(497): truncated value with size 32 to match size of target (7) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 497
Warning (10230): Verilog HDL assignment warning at memory_read.sv(501): truncated value with size 32 to match size of target (7) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 501
Warning (10230): Verilog HDL assignment warning at memory_read.sv(509): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 509
Warning (10230): Verilog HDL assignment warning at memory_read.sv(510): truncated value with size 32 to match size of target (10) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 510
Warning (10230): Verilog HDL assignment warning at memory_read.sv(519): truncated value with size 32 to match size of target (14) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 519
Warning (10230): Verilog HDL assignment warning at memory_read.sv(537): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 537
Warning (10230): Verilog HDL assignment warning at memory_read.sv(538): truncated value with size 32 to match size of target (4) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 538
Warning (10230): Verilog HDL assignment warning at memory_read.sv(555): truncated value with size 32 to match size of target (14) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 555
Warning (10230): Verilog HDL assignment warning at memory_read.sv(558): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 558
Warning (10230): Verilog HDL assignment warning at memory_read.sv(559): truncated value with size 32 to match size of target (4) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 559
Warning (10230): Verilog HDL assignment warning at memory_read.sv(575): truncated value with size 32 to match size of target (14) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 575
Warning (10230): Verilog HDL assignment warning at memory_read.sv(578): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 578
Warning (10230): Verilog HDL assignment warning at memory_read.sv(579): truncated value with size 32 to match size of target (4) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 579
Warning (10230): Verilog HDL assignment warning at memory_read.sv(595): truncated value with size 32 to match size of target (14) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 595
Warning (10230): Verilog HDL assignment warning at memory_read.sv(599): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 599
Warning (10230): Verilog HDL assignment warning at memory_read.sv(600): truncated value with size 32 to match size of target (4) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 600
Warning (10230): Verilog HDL assignment warning at memory_read.sv(618): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 618
Warning (10230): Verilog HDL assignment warning at memory_read.sv(619): truncated value with size 32 to match size of target (4) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 619
Warning (10230): Verilog HDL assignment warning at memory_read.sv(632): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 632
Warning (10230): Verilog HDL assignment warning at memory_read.sv(633): truncated value with size 32 to match size of target (4) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 633
Warning (10230): Verilog HDL assignment warning at memory_read.sv(646): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 646
Warning (10230): Verilog HDL assignment warning at memory_read.sv(647): truncated value with size 32 to match size of target (4) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 647
Warning (10230): Verilog HDL assignment warning at memory_read.sv(661): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 661
Warning (10230): Verilog HDL assignment warning at memory_read.sv(662): truncated value with size 32 to match size of target (4) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 662
Warning (10230): Verilog HDL assignment warning at memory_read.sv(674): truncated value with size 32 to match size of target (6) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 674
Warning (10230): Verilog HDL assignment warning at memory_read.sv(677): truncated value with size 32 to match size of target (14) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 677
Warning (10230): Verilog HDL assignment warning at memory_read.sv(683): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 683
Warning (10230): Verilog HDL assignment warning at memory_read.sv(684): truncated value with size 32 to match size of target (4) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 684
Warning (10230): Verilog HDL assignment warning at memory_read.sv(697): truncated value with size 32 to match size of target (14) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 697
Warning (10230): Verilog HDL assignment warning at memory_read.sv(724): truncated value with size 32 to match size of target (4) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 724
Warning (10230): Verilog HDL assignment warning at memory_read.sv(725): truncated value with size 32 to match size of target (7) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 725
Warning (10230): Verilog HDL assignment warning at memory_read.sv(726): truncated value with size 32 to match size of target (8) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 726
Warning (10230): Verilog HDL assignment warning at memory_read.sv(730): truncated value with size 32 to match size of target (14) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 730
Warning (10230): Verilog HDL assignment warning at memory_read.sv(734): truncated value with size 32 to match size of target (4) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 734
Warning (10230): Verilog HDL assignment warning at memory_read.sv(735): truncated value with size 32 to match size of target (7) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 735
Warning (10230): Verilog HDL assignment warning at memory_read.sv(736): truncated value with size 32 to match size of target (8) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 736
Warning (10230): Verilog HDL assignment warning at memory_read.sv(741): truncated value with size 32 to match size of target (14) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 741
Warning (10230): Verilog HDL assignment warning at memory_read.sv(748): truncated value with size 32 to match size of target (14) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 748
Warning (10230): Verilog HDL assignment warning at memory_read.sv(749): truncated value with size 32 to match size of target (14) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 749
Warning (10230): Verilog HDL assignment warning at memory_read.sv(750): truncated value with size 32 to match size of target (14) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 750
Warning (10230): Verilog HDL assignment warning at memory_read.sv(752): truncated value with size 32 to match size of target (14) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 752
Warning (10230): Verilog HDL assignment warning at memory_read.sv(753): truncated value with size 32 to match size of target (14) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 753
Warning (10230): Verilog HDL assignment warning at memory_read.sv(756): truncated value with size 32 to match size of target (2) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 756
Warning (10230): Verilog HDL assignment warning at memory_read.sv(760): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 760
Warning (10230): Verilog HDL assignment warning at memory_read.sv(761): truncated value with size 32 to match size of target (4) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 761
Warning (10230): Verilog HDL assignment warning at memory_read.sv(762): truncated value with size 32 to match size of target (8) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 762
Warning (10230): Verilog HDL assignment warning at memory_read.sv(767): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 767
Warning (10230): Verilog HDL assignment warning at memory_read.sv(768): truncated value with size 32 to match size of target (14) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 768
Warning (10230): Verilog HDL assignment warning at memory_read.sv(780): truncated value with size 32 to match size of target (14) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 780
Warning (10230): Verilog HDL assignment warning at memory_read.sv(781): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 781
Warning (10230): Verilog HDL assignment warning at memory_read.sv(809): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 809
Warning (10230): Verilog HDL assignment warning at memory_read.sv(810): truncated value with size 32 to match size of target (4) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 810
Warning (10230): Verilog HDL assignment warning at memory_read.sv(827): truncated value with size 32 to match size of target (14) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 827
Warning (10230): Verilog HDL assignment warning at memory_read.sv(830): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 830
Warning (10230): Verilog HDL assignment warning at memory_read.sv(831): truncated value with size 32 to match size of target (4) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 831
Warning (10230): Verilog HDL assignment warning at memory_read.sv(847): truncated value with size 32 to match size of target (14) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 847
Warning (10230): Verilog HDL assignment warning at memory_read.sv(850): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 850
Warning (10230): Verilog HDL assignment warning at memory_read.sv(851): truncated value with size 32 to match size of target (4) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 851
Warning (10230): Verilog HDL assignment warning at memory_read.sv(867): truncated value with size 32 to match size of target (14) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 867
Warning (10230): Verilog HDL assignment warning at memory_read.sv(871): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 871
Warning (10230): Verilog HDL assignment warning at memory_read.sv(872): truncated value with size 32 to match size of target (4) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 872
Warning (10230): Verilog HDL assignment warning at memory_read.sv(890): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 890
Warning (10230): Verilog HDL assignment warning at memory_read.sv(891): truncated value with size 32 to match size of target (4) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 891
Warning (10230): Verilog HDL assignment warning at memory_read.sv(904): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 904
Warning (10230): Verilog HDL assignment warning at memory_read.sv(905): truncated value with size 32 to match size of target (4) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 905
Warning (10230): Verilog HDL assignment warning at memory_read.sv(918): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 918
Warning (10230): Verilog HDL assignment warning at memory_read.sv(919): truncated value with size 32 to match size of target (4) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 919
Warning (10230): Verilog HDL assignment warning at memory_read.sv(932): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 932
Warning (10230): Verilog HDL assignment warning at memory_read.sv(933): truncated value with size 32 to match size of target (4) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 933
Warning (10230): Verilog HDL assignment warning at memory_read.sv(945): truncated value with size 32 to match size of target (6) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 945
Warning (10230): Verilog HDL assignment warning at memory_read.sv(948): truncated value with size 32 to match size of target (14) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 948
Warning (10230): Verilog HDL assignment warning at memory_read.sv(954): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 954
Warning (10230): Verilog HDL assignment warning at memory_read.sv(955): truncated value with size 32 to match size of target (4) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 955
Warning (10230): Verilog HDL assignment warning at memory_read.sv(968): truncated value with size 32 to match size of target (14) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 968
Warning (10230): Verilog HDL assignment warning at memory_read.sv(995): truncated value with size 32 to match size of target (4) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 995
Warning (10230): Verilog HDL assignment warning at memory_read.sv(996): truncated value with size 32 to match size of target (7) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 996
Warning (10230): Verilog HDL assignment warning at memory_read.sv(997): truncated value with size 32 to match size of target (8) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 997
Warning (10230): Verilog HDL assignment warning at memory_read.sv(1001): truncated value with size 32 to match size of target (14) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1001
Warning (10230): Verilog HDL assignment warning at memory_read.sv(1005): truncated value with size 32 to match size of target (4) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1005
Warning (10230): Verilog HDL assignment warning at memory_read.sv(1006): truncated value with size 32 to match size of target (7) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1006
Warning (10230): Verilog HDL assignment warning at memory_read.sv(1007): truncated value with size 32 to match size of target (8) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1007
Warning (10230): Verilog HDL assignment warning at memory_read.sv(1012): truncated value with size 32 to match size of target (14) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1012
Warning (10230): Verilog HDL assignment warning at memory_read.sv(1019): truncated value with size 32 to match size of target (14) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1019
Warning (10230): Verilog HDL assignment warning at memory_read.sv(1020): truncated value with size 32 to match size of target (14) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1020
Warning (10230): Verilog HDL assignment warning at memory_read.sv(1021): truncated value with size 32 to match size of target (14) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1021
Warning (10230): Verilog HDL assignment warning at memory_read.sv(1023): truncated value with size 32 to match size of target (14) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1023
Warning (10230): Verilog HDL assignment warning at memory_read.sv(1024): truncated value with size 32 to match size of target (14) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1024
Warning (10230): Verilog HDL assignment warning at memory_read.sv(1027): truncated value with size 32 to match size of target (2) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1027
Warning (10230): Verilog HDL assignment warning at memory_read.sv(1031): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1031
Warning (10230): Verilog HDL assignment warning at memory_read.sv(1032): truncated value with size 32 to match size of target (4) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1032
Warning (10230): Verilog HDL assignment warning at memory_read.sv(1033): truncated value with size 32 to match size of target (8) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1033
Warning (10230): Verilog HDL assignment warning at memory_read.sv(1038): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1038
Warning (10230): Verilog HDL assignment warning at memory_read.sv(1039): truncated value with size 32 to match size of target (14) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1039
Warning (10230): Verilog HDL assignment warning at memory_read.sv(1052): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1052
Warning (10230): Verilog HDL assignment warning at memory_read.sv(1054): truncated value with size 32 to match size of target (14) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1054
Warning (10230): Verilog HDL assignment warning at memory_read.sv(1055): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1055
Warning (10230): Verilog HDL assignment warning at memory_read.sv(1093): truncated value with size 32 to match size of target (14) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1093
Warning (10230): Verilog HDL assignment warning at memory_read.sv(1094): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1094
Warning (10230): Verilog HDL assignment warning at memory_read.sv(1096): truncated value with size 32 to match size of target (2) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1096
Warning (10230): Verilog HDL assignment warning at memory_read.sv(1112): truncated value with size 32 to match size of target (14) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1112
Warning (10230): Verilog HDL assignment warning at memory_read.sv(1113): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1113
Warning (10230): Verilog HDL assignment warning at memory_read.sv(1116): truncated value with size 32 to match size of target (10) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1116
Warning (10230): Verilog HDL assignment warning at memory_read.sv(1121): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1121
Warning (10230): Verilog HDL assignment warning at memory_read.sv(1122): truncated value with size 32 to match size of target (2) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1122
Warning (10230): Verilog HDL assignment warning at memory_read.sv(1124): truncated value with size 32 to match size of target (6) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1124
Warning (10230): Verilog HDL assignment warning at memory_read.sv(1129): truncated value with size 32 to match size of target (14) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1129
Warning (10230): Verilog HDL assignment warning at memory_read.sv(1131): truncated value with size 32 to match size of target (14) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1131
Warning (10230): Verilog HDL assignment warning at memory_read.sv(1144): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1144
Warning (10230): Verilog HDL assignment warning at memory_read.sv(1184): truncated value with size 32 to match size of target (14) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1184
Warning (10230): Verilog HDL assignment warning at memory_read.sv(1185): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1185
Warning (10230): Verilog HDL assignment warning at memory_read.sv(1187): truncated value with size 32 to match size of target (2) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1187
Warning (10230): Verilog HDL assignment warning at memory_read.sv(1203): truncated value with size 32 to match size of target (10) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1203
Warning (10230): Verilog HDL assignment warning at memory_read.sv(1207): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1207
Warning (10230): Verilog HDL assignment warning at memory_read.sv(1208): truncated value with size 32 to match size of target (14) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1208
Warning (10230): Verilog HDL assignment warning at memory_read.sv(1217): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1217
Warning (10230): Verilog HDL assignment warning at memory_read.sv(1218): truncated value with size 32 to match size of target (2) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1218
Warning (10230): Verilog HDL assignment warning at memory_read.sv(1220): truncated value with size 32 to match size of target (6) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1220
Warning (10230): Verilog HDL assignment warning at memory_read.sv(1226): truncated value with size 32 to match size of target (14) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1226
Warning (10230): Verilog HDL assignment warning at memory_read.sv(1228): truncated value with size 32 to match size of target (14) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1228
Warning (10230): Verilog HDL assignment warning at memory_read.sv(1243): truncated value with size 32 to match size of target (15) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1243
Warning (12125): Using design file res_ram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: res_ram File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/res_ram.v Line: 1
Info (12128): Elaborating entity "res_ram" for hierarchy "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram0" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 85
Warning (12125): Using design file npu_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: npu_top File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/npu_top.v Line: 1
Info (12128): Elaborating entity "npu_top" for hierarchy "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/mem_top.sv Line: 191
Warning (12125): Using design file FSM.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: FSM File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/FSM.v Line: 1
    Info (12023): Found entity 2: down_counter File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/FSM.v Line: 61
Info (12128): Elaborating entity "FSM" for hierarchy "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/npu_top.v Line: 65
Info (12128): Elaborating entity "down_counter" for hierarchy "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|down_counter:down_counter1" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/FSM.v Line: 30
Warning (10230): Verilog HDL assignment warning at FSM.v(89): truncated value with size 32 to match size of target (16) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/FSM.v Line: 89
Warning (12125): Using design file FSM_ACC.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: FSM_ACC File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/FSM_ACC.v Line: 1
Info (12128): Elaborating entity "FSM_ACC" for hierarchy "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_ACC:FSM_ACC1" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/FSM.v Line: 45
Warning (12125): Using design file FSM_OUT.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: FSM_OUT File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/FSM_OUT.v Line: 1
Info (12128): Elaborating entity "FSM_OUT" for hierarchy "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|FSM_OUT:FSM_OUT1" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/FSM.v Line: 56
Warning (12125): Using design file npu_v8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: npu_v8 File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/npu_v8.v Line: 17
Info (12128): Elaborating entity "npu_v8" for hierarchy "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/npu_top.v Line: 106
Warning (12125): Using design file input_buffer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: input_buffer File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/input_buffer.v Line: 1
Info (12128): Elaborating entity "input_buffer" for hierarchy "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|input_buffer:buffer1" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/npu_v8.v Line: 84
Warning (12125): Using design file MAC.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: MAC File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/MAC.v Line: 1
    Info (12023): Found entity 2: sixtheen_bit_sat_adder File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/MAC.v Line: 35
Info (12128): Elaborating entity "MAC" for hierarchy "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|MAC:MAC1" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/npu_v8.v Line: 101
Info (12128): Elaborating entity "sixtheen_bit_sat_adder" for hierarchy "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|MAC:MAC1|sixtheen_bit_sat_adder:adder1" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/MAC.v Line: 15
Warning (12125): Using design file ReLU.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ReLU File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/ReLU.v Line: 1
Info (12128): Elaborating entity "ReLU" for hierarchy "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|ReLU:ReLU1" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/npu_v8.v Line: 152
Warning (12125): Using design file piso_out.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: piso_out File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/piso_out.v Line: 1
Info (12128): Elaborating entity "piso_out" for hierarchy "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|piso_out:piso_out1" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/npu_v8.v Line: 204
Warning (12125): Using design file syn_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: syn_fifo File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/syn_fifo.v Line: 5
Info (12128): Elaborating entity "syn_fifo" for hierarchy "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|syn_fifo:syn_fifo_1" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/npu_v8.v Line: 229
Warning (12125): Using design file auto_comparator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: auto_comparator File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/auto_comparator.v Line: 9
Info (12128): Elaborating entity "auto_comparator" for hierarchy "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|auto_comparator:comparator1" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/npu_v8.v Line: 247
Warning (10036): Verilog HDL or VHDL warning at auto_comparator.v(28): object "current_largest" assigned a value but never read File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/auto_comparator.v Line: 28
Warning (10230): Verilog HDL assignment warning at auto_comparator.v(134): truncated value with size 32 to match size of target (8) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/auto_comparator.v Line: 134
Warning (10230): Verilog HDL assignment warning at auto_comparator.v(143): truncated value with size 32 to match size of target (8) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/auto_comparator.v Line: 143
Warning (12125): Using design file data_converter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: data_converter File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/data_converter.v Line: 11
Info (12128): Elaborating entity "data_converter" for hierarchy "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|data_converter:data_converter1" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/npu_v8.v Line: 261
Warning (10036): Verilog HDL or VHDL warning at data_converter.v(30): object "buffer_stable" assigned a value but never read File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/data_converter.v Line: 30
Warning (10230): Verilog HDL assignment warning at data_converter.v(82): truncated value with size 32 to match size of target (8) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/data_converter.v Line: 82
Warning (10230): Verilog HDL assignment warning at data_converter.v(91): truncated value with size 32 to match size of target (8) File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/data_converter.v Line: 91
Warning (12125): Using design file SSFR.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SSFR File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/SSFR.v Line: 16
Info (12128): Elaborating entity "SSFR" for hierarchy "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|SSFR:SSFR_0" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/npu_top.v Line: 117
Info (12128): Elaborating entity "soc_system_mm_interconnect_0" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/soc_system.v Line: 385
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_ball_0_avalon_slave_0_translator" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 232
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 360
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_ball_0_avalon_slave_0_agent" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 444
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_ball_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rsp_fifo" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 485
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 526
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 542
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_default_decode" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_002" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 574
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_002_default_decode" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 624
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_demux" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 641
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_mux" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 681
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_demux" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 704
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_mux" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 721
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_avalon_st_adapter" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 767
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "soc_system_irq_mapper" for hierarchy "soc_system:soc_system0|soc_system_irq_mapper:irq_mapper" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/soc_system.v Line: 391
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_system:soc_system0|altera_reset_controller:rst_controller" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/soc_system.v Line: 460
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_reset_controller.v Line: 220
Info (19000): Inferred 11 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram3|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram2|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|dense_ram:dense_ram1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 32768
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 32768
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|dense_ram:dense_ram0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 32768
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 32768
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|conv_ram:conv_ram0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 32768
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 32768
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram3|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram2|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|Mod2" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1023
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|Mod1" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 752
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|Mod0" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 377
Info (12130): Elaborated megafunction instantiation "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram3|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|res_ram:res_ram3|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "16384"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "14"
    Info (12134): Parameter "NUMWORDS_B" = "16384"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M10K"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jqk1.tdf
    Info (12023): Found entity 1: altsyncram_jqk1 File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/db/altsyncram_jqk1.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/db/decode_5la.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf
    Info (12023): Found entity 1: decode_u0a File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/db/decode_u0a.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf
    Info (12023): Found entity 1: mux_lfb File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/db/mux_lfb.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|dense_ram:dense_ram1|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|dense_ram:dense_ram1|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "32768"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "32768"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M10K"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tqk1.tdf
    Info (12023): Found entity 1: altsyncram_tqk1 File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/db/altsyncram_tqk1.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/db/decode_8la.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_11a.tdf
    Info (12023): Found entity 1: decode_11a File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/db/decode_11a.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf
    Info (12023): Found entity 1: mux_ofb File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/db/mux_ofb.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram3|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory:memory1|image_ram:image_ram3|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M10K"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dmk1.tdf
    Info (12023): Found entity 1: altsyncram_dmk1 File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/db/altsyncram_dmk1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|lpm_divide:Mod2" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1023
Info (12133): Instantiated megafunction "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|lpm_divide:Mod2" with the following parameter: File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 1023
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_j3m.tdf
    Info (12023): Found entity 1: lpm_divide_j3m File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/db/lpm_divide_j3m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/db/sign_div_unsign_mlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf
    Info (12023): Found entity 1: alt_u_div_ive File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/db/alt_u_div_ive.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|lpm_divide:Mod1" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 752
Info (12133): Instantiated megafunction "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|lpm_divide:Mod1" with the following parameter: File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 752
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf
    Info (12023): Found entity 1: lpm_divide_l3m File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/db/lpm_divide_l3m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/db/sign_div_unsign_olh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info (12023): Found entity 1: alt_u_div_mve File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/db/alt_u_div_mve.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|lpm_divide:Mod0" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 377
Info (12133): Instantiated megafunction "soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1|lpm_divide:Mod0" with the following parameter: File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv Line: 377
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_m3m.tdf
    Info (12023): Found entity 1: lpm_divide_m3m File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/db/lpm_divide_m3m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/db/sign_div_unsign_plh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf
    Info (12023): Found entity 1: alt_u_div_ove File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/db/alt_u_div_ove.tdf Line: 23
Warning (12241): 34 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "HPS_CONV_USB_N~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 104
    Warning (13010): Node "HPS_DDR3_DQ[0]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[1]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[2]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[3]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[4]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[5]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[6]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[7]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[8]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[9]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[10]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[11]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[12]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[13]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[14]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[15]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[16]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[17]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[18]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[19]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[20]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[21]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[22]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[23]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[24]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[25]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[26]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[27]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[28]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[29]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[30]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[31]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQS_N[0]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 114
    Warning (13010): Node "HPS_DDR3_DQS_N[1]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 114
    Warning (13010): Node "HPS_DDR3_DQS_N[2]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 114
    Warning (13010): Node "HPS_DDR3_DQS_N[3]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 114
    Warning (13010): Node "HPS_DDR3_DQS_P[0]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 115
    Warning (13010): Node "HPS_DDR3_DQS_P[1]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 115
    Warning (13010): Node "HPS_DDR3_DQS_P[2]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 115
    Warning (13010): Node "HPS_DDR3_DQS_P[3]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 115
    Warning (13010): Node "HPS_ENET_INT_N~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 122
    Warning (13010): Node "HPS_ENET_MDIO~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 124
    Warning (13010): Node "HPS_GSENSOR_INT~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 130
    Warning (13010): Node "HPS_I2C1_SCLK~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 131
    Warning (13010): Node "HPS_I2C1_SDAT~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 132
    Warning (13010): Node "HPS_I2C2_SCLK~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 133
    Warning (13010): Node "HPS_I2C2_SDAT~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 134
    Warning (13010): Node "HPS_I2C_CONTROL~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 135
    Warning (13010): Node "HPS_KEY~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 136
    Warning (13010): Node "HPS_LED~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 137
    Warning (13010): Node "HPS_LTC_GPIO~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 138
    Warning (13010): Node "HPS_SD_CMD~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 140
    Warning (13010): Node "HPS_SD_DATA[0]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 141
    Warning (13010): Node "HPS_SD_DATA[1]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 141
    Warning (13010): Node "HPS_SD_DATA[2]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 141
    Warning (13010): Node "HPS_SD_DATA[3]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 141
    Warning (13010): Node "HPS_SPIM_SS~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 145
    Warning (13010): Node "HPS_USB_DATA[0]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 149
    Warning (13010): Node "HPS_USB_DATA[1]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 149
    Warning (13010): Node "HPS_USB_DATA[2]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 149
    Warning (13010): Node "HPS_USB_DATA[3]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 149
    Warning (13010): Node "HPS_USB_DATA[4]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 149
    Warning (13010): Node "HPS_USB_DATA[5]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 149
    Warning (13010): Node "HPS_USB_DATA[6]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 149
    Warning (13010): Node "HPS_USB_DATA[7]~synth" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 149
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 188
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 322 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "soc_system_hps_0_hps_io_border:border"
Info (144001): Generated suppressed messages file /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/output_files/soc_system.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 11 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 23 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 38
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 42
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 50
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 53
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 56
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 155
    Warning (15610): No output dependent on input pin "KEY[0]" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 159
    Warning (15610): No output dependent on input pin "KEY[1]" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 159
    Warning (15610): No output dependent on input pin "KEY[2]" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 159
    Warning (15610): No output dependent on input pin "KEY[3]" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 159
    Warning (15610): No output dependent on input pin "SW[8]" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 171
    Warning (15610): No output dependent on input pin "SW[9]" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 171
    Warning (15610): No output dependent on input pin "TD_CLK27" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 174
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 175
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 175
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 175
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 175
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 175
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 175
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 175
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 175
    Warning (15610): No output dependent on input pin "TD_HS" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 176
    Warning (15610): No output dependent on input pin "TD_VS" File: /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv Line: 178
Info (21057): Implemented 3939 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 44 input pins
    Info (21059): Implemented 155 output pins
    Info (21060): Implemented 163 bidirectional pins
    Info (21061): Implemented 2730 logic cells
    Info (21064): Implemented 192 RAM segments
    Info (21066): Implemented 1 delay-locked loops
    Info (21062): Implemented 5 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 326 warnings
    Info: Peak virtual memory: 833 megabytes
    Info: Processing ended: Thu May 11 02:58:23 2023
    Info: Elapsed time: 00:04:44
    Info: Total CPU time (on all processors): 00:04:35


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/output_files/soc_system.map.smsg.


