m255
K4
z2
!s11f MIXED_VERSIONS
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/caio/intelFPGA/20.1/modelsim_ase/bin
Ebanco_reg
Z0 w1637893224
Z1 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 416
Z4 d/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU
Z5 8/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/base/Banco_reg.vhd
Z6 F/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/base/Banco_reg.vhd
l0
L69 1
V:adHbk0Ym0TAKYW83J5Y[3
!s100 hZ46CT_BzQl8j]02_Vf=o2
Z7 OV;C;2020.1;71
32
Z8 !s110 1638049212
!i10b 1
Z9 !s108 1638049212.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/base/Banco_reg.vhd|
Z11 !s107 /home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/base/Banco_reg.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Abehavioral_arch
R1
R2
R3
DEx4 work 9 banco_reg 0 22 :adHbk0Ym0TAKYW83J5Y[3
!i122 416
l93
L85 34
VY7l=BkTbhRVIWWGL4mMo60
!s100 RmVnX=Z0eZ>VP`R`^LJ]Q1
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
vConcatenate26to28
R8
!i10b 1
!s100 @oJzK>0^U0_f2C31mm96V2
Z14 !s11b Dg1SIo80bB@j0V0VzS_@n1
I0]k_>33V6zg]fmSQ80c;:0
Z15 VDg1SIo80bB@j0V0VzS_@n1
R4
R0
8/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/Concatenate26to28.v
F/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/Concatenate26to28.v
!i122 422
Z16 L0 1 10
Z17 OV;L;2020.1;71
r1
!s85 0
31
R9
!s107 /home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/Concatenate26to28.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/Concatenate26to28.v|
!i113 1
Z18 o-work work
Z19 tCvgOpt 0
n@concatenate26to28
vConcatenate28to32
R8
!i10b 1
!s100 NiSAVb4^2C_]RHA<9VnOW3
R14
IaO4gdUBoCh_Tn6Q><;l>b2
R15
R4
R0
8/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/Concatenate28to32.v
F/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/Concatenate28to32.v
!i122 423
L0 1 9
R17
r1
!s85 0
31
R9
!s107 /home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/Concatenate28to32.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/Concatenate28to32.v|
!i113 1
R18
R19
n@concatenate28to32
vCpu
R8
!i10b 1
!s100 BY4eFem9f9d?FkdNh9zBF2
R14
Ikj]=Ej;G1QejG7T`_>jkd3
R15
R4
w1638020810
8/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/Cpu.v
F/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/Cpu.v
!i122 424
L0 1 532
R17
r1
!s85 0
31
R9
!s107 /home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/Cpu.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/Cpu.v|
!i113 1
R18
R19
n@cpu
vCtrlUnit
R8
!i10b 1
!s100 >ohKFVPm9Yb9:=hkR7K9<1
R14
Il7zCW0No9@jRUR3SMC;7`3
R15
R4
w1638042684
8/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/CtrlUnit.v
F/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/CtrlUnit.v
!i122 425
L0 1 2983
R17
r1
!s85 0
31
R9
!s107 /home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/CtrlUnit.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/CtrlUnit.v|
!i113 1
R18
R19
n@ctrl@unit
vDiv
R8
!i10b 1
!s100 o`QicfLhV^E7E4_aZSH@_2
R14
I2ES6?F:0ZcabX6z@lIA]S0
R15
R4
Z20 w1637965001
8/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/Div.v
F/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/Div.v
!i122 426
L0 1 67
R17
r1
!s85 0
31
R9
!s107 /home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/Div.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/Div.v|
!i113 1
R18
R19
n@div
vExceptionsControl
Z21 !s110 1638049213
!i10b 1
!s100 f6aGQLCD=chPKF:dLeeDZ3
R14
IRncR^d?>E];M:gHOD^G]N3
R15
R4
R20
8/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/ExceptionsControl.v
F/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/ExceptionsControl.v
!i122 427
L0 1 18
R17
r1
!s85 0
31
R9
!s107 /home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/ExceptionsControl.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/ExceptionsControl.v|
!i113 1
R18
R19
n@exceptions@control
Einstr_reg
R0
R2
R3
!i122 417
R4
Z22 8/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/base/Instr_Reg.vhd
Z23 F/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/base/Instr_Reg.vhd
l0
L42 1
VAfV1kYS402dnLRiFO;Z7_2
!s100 _X]FAEHlMn?]L[?c6kUO?1
R7
32
R8
!i10b 1
R9
Z24 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/base/Instr_Reg.vhd|
Z25 !s107 /home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/base/Instr_Reg.vhd|
!i113 1
R12
R13
Abehavioral_arch
R2
R3
DEx4 work 9 instr_reg 0 22 AfV1kYS402dnLRiFO;Z7_2
!i122 417
l59
L56 32
VTD836jU:>9m^d?0ed1C0O3
!s100 _AcjR?n;fJneQZzaIjJFa3
R7
32
R8
!i10b 1
R9
R24
R25
!i113 1
R12
R13
vLoadSizeControl
R21
!i10b 1
!s100 l>R<>nQLdlXIYgd=9[V6F0
R14
IUlJFWFJZ;=R[G4dmW1:zm1
R15
R4
R0
8/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/LoadSizeControl.v
F/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/LoadSizeControl.v
!i122 428
L0 2 18
R17
r1
!s85 0
31
Z26 !s108 1638049213.000000
!s107 /home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/LoadSizeControl.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/LoadSizeControl.v|
!i113 1
R18
R19
n@load@size@control
Ememoria
R0
Z27 DPx4 work 13 ram_constants 0 22 BbIcggj=<H_W75Jb?WIoZ0
Z28 DPx3 lpm 14 lpm_components 0 22 jlWe>e^2@cAI7EQaRX2E;1
R1
R2
R3
!i122 418
R4
Z29 8/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/base/Memoria.vhd
Z30 F/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/base/Memoria.vhd
l0
L67 1
V<[RFRXeHV^PMOiiinkBoS0
!s100 __XEo>II7SFLX6Xa7VZA63
R7
32
R8
!i10b 1
R9
Z31 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/base/Memoria.vhd|
Z32 !s107 /home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/base/Memoria.vhd|
!i113 1
R12
R13
Abehavioral_arch
R27
R28
R1
R2
R3
DEx4 work 7 memoria 0 22 <[RFRXeHV^PMOiiinkBoS0
!i122 418
l103
L79 78
VR9W83dOfA7lWR9j>i6THA2
!s100 aLo:Seezh^aEQ@MaJf[__3
R7
32
R8
!i10b 1
R9
R31
R32
!i113 1
R12
R13
vMult
R21
!i10b 1
!s100 RkzZ:?ReTVC1Z6:<4LJBm1
R14
I0FO34kz9:fd^>Gb=jYgXO3
R15
R4
R0
8/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/Mult.v
F/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/Mult.v
!i122 429
L0 1 76
R17
r1
!s85 0
31
R26
!s107 /home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/Mult.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/Mult.v|
!i113 1
R18
R19
n@mult
vMux2Bits
R21
!i10b 1
!s100 ^Ak>;D[_f9KM^VmN8GQz@3
R14
IJ<L;ZNK`<KJ?e?^FO>kBF1
R15
R4
R0
8/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/Mux2Bits.v
F/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/Mux2Bits.v
!i122 430
R16
R17
r1
!s85 0
31
R26
!s107 /home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/Mux2Bits.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/Mux2Bits.v|
!i113 1
R18
R19
n@mux2@bits
vMux4Bits
R21
!i10b 1
!s100 kjf?U2@d;@>WQg3^0zVKU1
R14
IOLW;dfCEHA]2558Wd[>bc3
R15
R4
R0
8/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/Mux4Bits.v
F/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/Mux4Bits.v
!i122 431
R16
R17
r1
!s85 0
31
R26
!s107 /home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/Mux4Bits.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/Mux4Bits.v|
!i113 1
R18
R19
n@mux4@bits
vMux4BitsOf4Bits
R21
!i10b 1
!s100 iV5ZY5Bh:KZ43aOS[O`9C1
R14
IO?a`mmGfITTdhWonfQQzk2
R15
R4
R0
8/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/Mux4BitsOf4Bits.v
F/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/Mux4BitsOf4Bits.v
!i122 432
R16
R17
r1
!s85 0
31
R26
!s107 /home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/Mux4BitsOf4Bits.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/Mux4BitsOf4Bits.v|
!i113 1
R18
R19
n@mux4@bits@of4@bits
vMux8Bits
R21
!i10b 1
!s100 2DE`R_BLF_FS@GJ6DjoK43
R14
Ic4ZfDcFB0[>jJ76I=ME9o2
R15
R4
R0
8/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/Mux8Bits.v
F/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/Mux8Bits.v
!i122 433
L0 1 14
R17
r1
!s85 0
31
R26
!s107 /home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/Mux8Bits.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/Mux8Bits.v|
!i113 1
R18
R19
n@mux8@bits
vPcSourceMux
R21
!i10b 1
!s100 cjG>e7[Qg_nhZWVV3BD7T1
R14
IYD1gF4aG[ZH6QzjEoF@U[3
R15
R4
R20
8/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/PcSourceMux.v
F/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/PcSourceMux.v
!i122 434
L0 1 40
R17
r1
!s85 0
31
R26
!s107 /home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/PcSourceMux.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/PcSourceMux.v|
!i113 1
R18
R19
n@pc@source@mux
Pram_constants
!i122 418
R0
R4
R29
R30
l0
L47 1
VBbIcggj=<H_W75Jb?WIoZ0
!s100 5;`Z:D@MR5CT6j_[c9;6h3
R7
32
R8
!i10b 1
R9
R31
R32
!i113 1
R12
R13
Eregdesloc
R0
R1
R2
R3
!i122 419
R4
Z33 8/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/base/RegDesloc.vhd
Z34 F/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/base/RegDesloc.vhd
l0
L80 1
V4GibeROOKf]^CUjTE67Bo0
!s100 =0ZG0kkZKT?Zo?iX2R9=P1
R7
32
R8
!i10b 1
R9
Z35 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/base/RegDesloc.vhd|
Z36 !s107 /home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/base/RegDesloc.vhd|
!i113 1
R12
R13
Abehavioral_arch
R1
R2
R3
DEx4 work 9 regdesloc 0 22 4GibeROOKf]^CUjTE67Bo0
!i122 419
l98
L93 38
VDFCTADkAb^4XhT09kD<k32
!s100 3`2HClJO^bJLd6@PodWh?3
R7
32
R8
!i10b 1
R9
R35
R36
!i113 1
R12
R13
Eregistrador
R0
R2
R3
!i122 420
R4
Z37 8/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/base/Registrador.vhd
Z38 F/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/base/Registrador.vhd
l0
L53 1
VD=`aG^VOPEDP69ifb8G;52
!s100 ^e8=Z<CbNTLXR@XGZJMQo3
R7
32
R8
!i10b 1
R9
Z39 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/base/Registrador.vhd|
Z40 !s107 /home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/base/Registrador.vhd|
!i113 1
R12
R13
Abehavioral_arch
R2
R3
DEx4 work 11 registrador 0 22 D=`aG^VOPEDP69ifb8G;52
!i122 420
l66
L65 19
V<kVfXRZJUh40ja<<lN_3:3
!s100 EXKKzlBL1ARAk5TCN4`Vg2
R7
32
R8
!i10b 1
R9
R39
R40
!i113 1
R12
R13
vShiftLeft16
R21
!i10b 1
!s100 Pc;lI=8P;iLQ208VnG88=2
R14
Ilo`Z<G8g]X3>Qm<GEXAZh1
R15
R4
R0
8/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/ShiftLeft16.v
F/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/ShiftLeft16.v
!i122 436
Z41 L0 1 11
R17
r1
!s85 0
31
R26
!s107 /home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/ShiftLeft16.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/ShiftLeft16.v|
!i113 1
R18
R19
n@shift@left16
vShiftLeft26
R21
!i10b 1
!s100 b]@=U16JH<fa<?C:DHncU1
R14
IHn5]PQR8mR=Tg=cjgWi<13
R15
R4
R0
8/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/ShiftLeft26.v
F/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/ShiftLeft26.v
!i122 437
R41
R17
r1
!s85 0
31
R26
!s107 /home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/ShiftLeft26.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/ShiftLeft26.v|
!i113 1
R18
R19
n@shift@left26
vShiftLeft4
R21
!i10b 1
!s100 MB6E@MI=_0VGnbd?4C7TX0
R14
IQ`lXmnEi[io8fJM76^T^h3
R15
R4
R0
8/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/ShiftLeft4.v
F/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/ShiftLeft4.v
!i122 435
Z42 L0 1 8
R17
r1
!s85 0
31
R26
!s107 /home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/ShiftLeft4.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/ShiftLeft4.v|
!i113 1
R18
R19
n@shift@left4
vSignExtend1
R21
!i10b 1
!s100 :4fKJ_;YH1dZ8d]cW0`2K0
R14
IF^Nd1`3[JNC=jI62VI^nT1
R15
R4
R0
8/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/SignExtend1.v
F/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/SignExtend1.v
!i122 438
R42
R17
r1
!s85 0
31
R26
!s107 /home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/SignExtend1.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/SignExtend1.v|
!i113 1
R18
R19
n@sign@extend1
vSignExtend16
R21
!i10b 1
!s100 IQEhER72_3YFLkf;CmceB0
R14
IQmF[6IZ8XXKS26i5FIkAo3
R15
R4
R0
8/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/SignExtend16.v
F/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/SignExtend16.v
!i122 440
R42
R17
r1
!s85 0
31
R26
!s107 /home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/SignExtend16.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/SignExtend16.v|
!i113 1
R18
R19
n@sign@extend16
vSignExtend8
R21
!i10b 1
!s100 7TazoKO1bI;YWdmLG3olW0
R14
IPc3Ni;?Sfn6Khf5`o6EFi1
R15
R4
R20
8/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/SignExtend8.v
F/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/SignExtend8.v
!i122 439
R42
R17
r1
!s85 0
31
R26
!s107 /home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/SignExtend8.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/SignExtend8.v|
!i113 1
R18
R19
n@sign@extend8
vSSControl
R21
!i10b 1
!s100 ;^_55oUCmj<1@SdW?z]=90
R14
IkRIeLJ>c<MI@7?Jn1=zJT2
R15
R4
R0
8/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/SSControl.v
F/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/SSControl.v
!i122 441
L0 1 21
R17
r1
!s85 0
31
R26
!s107 /home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/SSControl.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/made/SSControl.v|
!i113 1
R18
R19
n@s@s@control
Eula32
R0
R1
R2
R3
!i122 421
R4
Z43 8/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/base/ula32.vhd
Z44 F/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/base/ula32.vhd
l0
L63 1
VM1`EhBco;Cb9<:6CC>b?e2
!s100 bGmbVJaTC>R`I<lBgn7@L3
R7
32
R8
!i10b 1
R9
Z45 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/base/ula32.vhd|
Z46 !s107 /home/caio/intelFPGA/ProjetoHardware/Projeto-CPU/base/ula32.vhd|
!i113 1
R12
R13
Abehavioral
R1
R2
R3
DEx4 work 5 ula32 0 22 M1`EhBco;Cb9<:6CC>b?e2
!i122 421
l89
L79 138
VF94M;2UJ^55hCen3Z[Kfk0
!s100 1E>E2KjDKb=5dkES8U2ha0
R7
32
R8
!i10b 1
R9
R45
R46
!i113 1
R12
R13
