#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001f71dce3ba0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v000001f71ddc8740_0 .net "PC", 31 0, v000001f71ddbd470_0;  1 drivers
v000001f71ddc7480_0 .var "clk", 0 0;
v000001f71ddc7340_0 .net "clkout", 0 0, L_000001f71dcd5080;  1 drivers
v000001f71ddc7ac0_0 .net "cycles_consumed", 31 0, v000001f71ddc6230_0;  1 drivers
v000001f71ddc84c0_0 .net "regs0", 31 0, L_000001f71dcd5710;  1 drivers
v000001f71ddc87e0_0 .net "regs1", 31 0, L_000001f71dcd50f0;  1 drivers
v000001f71ddc8ec0_0 .net "regs2", 31 0, L_000001f71dcd5780;  1 drivers
v000001f71ddc82e0_0 .net "regs3", 31 0, L_000001f71dcd4de0;  1 drivers
v000001f71ddc8380_0 .net "regs4", 31 0, L_000001f71dcd5940;  1 drivers
v000001f71ddc7700_0 .net "regs5", 31 0, L_000001f71dcd59b0;  1 drivers
v000001f71ddc8420_0 .var "rst", 0 0;
S_000001f71dce6c60 .scope module, "cpu" "processor" 2 35, 3 4 0, S_000001f71dce3ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000001f71dce6df0 .param/l "RType" 0 4 2, C4<000000>;
P_000001f71dce6e28 .param/l "add" 0 4 5, C4<100000>;
P_000001f71dce6e60 .param/l "addi" 0 4 8, C4<001000>;
P_000001f71dce6e98 .param/l "addu" 0 4 5, C4<100001>;
P_000001f71dce6ed0 .param/l "and_" 0 4 5, C4<100100>;
P_000001f71dce6f08 .param/l "andi" 0 4 8, C4<001100>;
P_000001f71dce6f40 .param/l "beq" 0 4 10, C4<000100>;
P_000001f71dce6f78 .param/l "bne" 0 4 10, C4<000101>;
P_000001f71dce6fb0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000001f71dce6fe8 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f71dce7020 .param/l "j" 0 4 12, C4<000010>;
P_000001f71dce7058 .param/l "jal" 0 4 12, C4<000011>;
P_000001f71dce7090 .param/l "jr" 0 4 6, C4<001000>;
P_000001f71dce70c8 .param/l "lw" 0 4 8, C4<100011>;
P_000001f71dce7100 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f71dce7138 .param/l "or_" 0 4 5, C4<100101>;
P_000001f71dce7170 .param/l "ori" 0 4 8, C4<001101>;
P_000001f71dce71a8 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f71dce71e0 .param/l "sll" 0 4 6, C4<000000>;
P_000001f71dce7218 .param/l "slt" 0 4 5, C4<101010>;
P_000001f71dce7250 .param/l "slti" 0 4 8, C4<101010>;
P_000001f71dce7288 .param/l "srl" 0 4 6, C4<000010>;
P_000001f71dce72c0 .param/l "sub" 0 4 5, C4<100010>;
P_000001f71dce72f8 .param/l "subu" 0 4 5, C4<100011>;
P_000001f71dce7330 .param/l "sw" 0 4 8, C4<101011>;
P_000001f71dce7368 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f71dce73a0 .param/l "xori" 0 4 8, C4<001110>;
L_000001f71dcd5240 .functor NOT 1, v000001f71ddc8420_0, C4<0>, C4<0>, C4<0>;
L_000001f71dcd51d0 .functor NOT 1, v000001f71ddc8420_0, C4<0>, C4<0>, C4<0>;
L_000001f71dcd52b0 .functor NOT 1, v000001f71ddc8420_0, C4<0>, C4<0>, C4<0>;
L_000001f71dcd4e50 .functor NOT 1, v000001f71ddc8420_0, C4<0>, C4<0>, C4<0>;
L_000001f71dcd5010 .functor NOT 1, v000001f71ddc8420_0, C4<0>, C4<0>, C4<0>;
L_000001f71dcd5320 .functor NOT 1, v000001f71ddc8420_0, C4<0>, C4<0>, C4<0>;
L_000001f71dcd55c0 .functor NOT 1, v000001f71ddc8420_0, C4<0>, C4<0>, C4<0>;
L_000001f71dcd4ec0 .functor NOT 1, v000001f71ddc8420_0, C4<0>, C4<0>, C4<0>;
L_000001f71dcd5080 .functor OR 1, v000001f71ddc7480_0, v000001f71dccc5b0_0, C4<0>, C4<0>;
L_000001f71dcd54e0 .functor OR 1, L_000001f71ddc7840, L_000001f71ddc7660, C4<0>, C4<0>;
L_000001f71dcd5a20 .functor AND 1, L_000001f71de22130, L_000001f71de22810, C4<1>, C4<1>;
L_000001f71dcd5550 .functor NOT 1, v000001f71ddc8420_0, C4<0>, C4<0>, C4<0>;
L_000001f71dcd5a90 .functor OR 1, L_000001f71de21eb0, L_000001f71de21910, C4<0>, C4<0>;
L_000001f71dcd4f30 .functor OR 1, L_000001f71dcd5a90, L_000001f71de214b0, C4<0>, C4<0>;
L_000001f71dcd4bb0 .functor OR 1, L_000001f71de226d0, L_000001f71de22c70, C4<0>, C4<0>;
L_000001f71dcd4c20 .functor AND 1, L_000001f71de22450, L_000001f71dcd4bb0, C4<1>, C4<1>;
L_000001f71dcd4d00 .functor OR 1, L_000001f71de223b0, L_000001f71de21550, C4<0>, C4<0>;
L_000001f71dcd4fa0 .functor AND 1, L_000001f71de21af0, L_000001f71dcd4d00, C4<1>, C4<1>;
v000001f71ddbdf10_0 .net "ALUOp", 3 0, v000001f71dccc510_0;  1 drivers
v000001f71ddbc070_0 .net "ALUResult", 31 0, v000001f71dcfc140_0;  1 drivers
v000001f71ddbced0_0 .net "ALUSrc", 0 0, v000001f71dccc8d0_0;  1 drivers
v000001f71ddbc570_0 .net "ALUin2", 31 0, L_000001f71de212d0;  1 drivers
v000001f71ddbd010_0 .net "MemReadEn", 0 0, v000001f71dccafd0_0;  1 drivers
v000001f71ddbc110_0 .net "MemWriteEn", 0 0, v000001f71dccad50_0;  1 drivers
v000001f71ddbc1b0_0 .net "MemtoReg", 0 0, v000001f71dccadf0_0;  1 drivers
v000001f71ddbc610_0 .net "PC", 31 0, v000001f71ddbd470_0;  alias, 1 drivers
v000001f71ddbc9d0_0 .net "PCPlus1", 31 0, L_000001f71ddc77a0;  1 drivers
v000001f71ddbc2f0_0 .net "PCsrc", 1 0, v000001f71dcfcd20_0;  1 drivers
v000001f71ddbc250_0 .net "RegDst", 0 0, v000001f71dccb1b0_0;  1 drivers
v000001f71ddbd0b0_0 .net "RegWriteEn", 0 0, v000001f71dccbf70_0;  1 drivers
v000001f71ddbcf70_0 .net "WriteRegister", 4 0, L_000001f71de224f0;  1 drivers
v000001f71ddbd8d0_0 .net *"_ivl_0", 0 0, L_000001f71dcd5240;  1 drivers
L_000001f71ddc90d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f71ddbdd30_0 .net/2u *"_ivl_10", 4 0, L_000001f71ddc90d0;  1 drivers
L_000001f71ddc94c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f71ddbd1f0_0 .net *"_ivl_101", 15 0, L_000001f71ddc94c0;  1 drivers
v000001f71ddbd290_0 .net *"_ivl_102", 31 0, L_000001f71de22770;  1 drivers
L_000001f71ddc9508 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f71ddbc6b0_0 .net *"_ivl_105", 25 0, L_000001f71ddc9508;  1 drivers
L_000001f71ddc9550 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f71ddbd150_0 .net/2u *"_ivl_106", 31 0, L_000001f71ddc9550;  1 drivers
v000001f71ddbc750_0 .net *"_ivl_108", 0 0, L_000001f71de22130;  1 drivers
L_000001f71ddc9598 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001f71ddbcb10_0 .net/2u *"_ivl_110", 5 0, L_000001f71ddc9598;  1 drivers
v000001f71ddbd5b0_0 .net *"_ivl_112", 0 0, L_000001f71de22810;  1 drivers
v000001f71ddbc390_0 .net *"_ivl_115", 0 0, L_000001f71dcd5a20;  1 drivers
v000001f71ddbd330_0 .net *"_ivl_116", 47 0, L_000001f71de22a90;  1 drivers
L_000001f71ddc95e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f71ddbd830_0 .net *"_ivl_119", 15 0, L_000001f71ddc95e0;  1 drivers
L_000001f71ddc9118 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f71ddbd6f0_0 .net/2u *"_ivl_12", 5 0, L_000001f71ddc9118;  1 drivers
v000001f71ddbc430_0 .net *"_ivl_120", 47 0, L_000001f71de21690;  1 drivers
L_000001f71ddc9628 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f71ddbcbb0_0 .net *"_ivl_123", 15 0, L_000001f71ddc9628;  1 drivers
v000001f71ddbd3d0_0 .net *"_ivl_125", 0 0, L_000001f71de21d70;  1 drivers
v000001f71ddbda10_0 .net *"_ivl_126", 31 0, L_000001f71de22e50;  1 drivers
v000001f71ddbdb50_0 .net *"_ivl_128", 47 0, L_000001f71de22630;  1 drivers
v000001f71ddbd510_0 .net *"_ivl_130", 47 0, L_000001f71de21b90;  1 drivers
v000001f71ddbdbf0_0 .net *"_ivl_132", 47 0, L_000001f71de228b0;  1 drivers
v000001f71ddbd650_0 .net *"_ivl_134", 47 0, L_000001f71de22950;  1 drivers
L_000001f71ddc9670 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f71ddbc4d0_0 .net/2u *"_ivl_138", 1 0, L_000001f71ddc9670;  1 drivers
v000001f71ddbccf0_0 .net *"_ivl_14", 0 0, L_000001f71ddc8b00;  1 drivers
v000001f71ddbc7f0_0 .net *"_ivl_140", 0 0, L_000001f71de22ef0;  1 drivers
L_000001f71ddc96b8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001f71ddbdab0_0 .net/2u *"_ivl_142", 1 0, L_000001f71ddc96b8;  1 drivers
v000001f71ddbdc90_0 .net *"_ivl_144", 0 0, L_000001f71de229f0;  1 drivers
L_000001f71ddc9700 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001f71ddbcc50_0 .net/2u *"_ivl_146", 1 0, L_000001f71ddc9700;  1 drivers
v000001f71ddbc930_0 .net *"_ivl_148", 0 0, L_000001f71de22f90;  1 drivers
L_000001f71ddc9748 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001f71ddbca70_0 .net/2u *"_ivl_150", 31 0, L_000001f71ddc9748;  1 drivers
L_000001f71ddc9790 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001f71ddbddd0_0 .net/2u *"_ivl_152", 31 0, L_000001f71ddc9790;  1 drivers
v000001f71ddc33c0_0 .net *"_ivl_154", 31 0, L_000001f71de221d0;  1 drivers
v000001f71ddc45e0_0 .net *"_ivl_156", 31 0, L_000001f71de22270;  1 drivers
L_000001f71ddc9160 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001f71ddc49a0_0 .net/2u *"_ivl_16", 4 0, L_000001f71ddc9160;  1 drivers
v000001f71ddc4b80_0 .net *"_ivl_160", 0 0, L_000001f71dcd5550;  1 drivers
L_000001f71ddc9820 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f71ddc47c0_0 .net/2u *"_ivl_162", 31 0, L_000001f71ddc9820;  1 drivers
L_000001f71ddc98f8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001f71ddc36e0_0 .net/2u *"_ivl_166", 5 0, L_000001f71ddc98f8;  1 drivers
v000001f71ddc4860_0 .net *"_ivl_168", 0 0, L_000001f71de21eb0;  1 drivers
L_000001f71ddc9940 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001f71ddc40e0_0 .net/2u *"_ivl_170", 5 0, L_000001f71ddc9940;  1 drivers
v000001f71ddc4ae0_0 .net *"_ivl_172", 0 0, L_000001f71de21910;  1 drivers
v000001f71ddc3140_0 .net *"_ivl_175", 0 0, L_000001f71dcd5a90;  1 drivers
L_000001f71ddc9988 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001f71ddc30a0_0 .net/2u *"_ivl_176", 5 0, L_000001f71ddc9988;  1 drivers
v000001f71ddc3820_0 .net *"_ivl_178", 0 0, L_000001f71de214b0;  1 drivers
v000001f71ddc3dc0_0 .net *"_ivl_181", 0 0, L_000001f71dcd4f30;  1 drivers
L_000001f71ddc99d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f71ddc3460_0 .net/2u *"_ivl_182", 15 0, L_000001f71ddc99d0;  1 drivers
v000001f71ddc3280_0 .net *"_ivl_184", 31 0, L_000001f71de22310;  1 drivers
v000001f71ddc4040_0 .net *"_ivl_187", 0 0, L_000001f71de22d10;  1 drivers
v000001f71ddc4220_0 .net *"_ivl_188", 15 0, L_000001f71de21c30;  1 drivers
v000001f71ddc3a00_0 .net *"_ivl_19", 4 0, L_000001f71ddc86a0;  1 drivers
v000001f71ddc4360_0 .net *"_ivl_190", 31 0, L_000001f71de21410;  1 drivers
v000001f71ddc4720_0 .net *"_ivl_194", 31 0, L_000001f71de217d0;  1 drivers
L_000001f71ddc9a18 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f71ddc4c20_0 .net *"_ivl_197", 25 0, L_000001f71ddc9a18;  1 drivers
L_000001f71ddc9a60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f71ddc3aa0_0 .net/2u *"_ivl_198", 31 0, L_000001f71ddc9a60;  1 drivers
L_000001f71ddc9088 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f71ddc3780_0 .net/2u *"_ivl_2", 5 0, L_000001f71ddc9088;  1 drivers
v000001f71ddc4900_0 .net *"_ivl_20", 4 0, L_000001f71ddc8880;  1 drivers
v000001f71ddc4cc0_0 .net *"_ivl_200", 0 0, L_000001f71de22450;  1 drivers
L_000001f71ddc9aa8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f71ddc3fa0_0 .net/2u *"_ivl_202", 5 0, L_000001f71ddc9aa8;  1 drivers
v000001f71ddc3b40_0 .net *"_ivl_204", 0 0, L_000001f71de226d0;  1 drivers
L_000001f71ddc9af0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f71ddc3e60_0 .net/2u *"_ivl_206", 5 0, L_000001f71ddc9af0;  1 drivers
v000001f71ddc3960_0 .net *"_ivl_208", 0 0, L_000001f71de22c70;  1 drivers
v000001f71ddc3be0_0 .net *"_ivl_211", 0 0, L_000001f71dcd4bb0;  1 drivers
v000001f71ddc3640_0 .net *"_ivl_213", 0 0, L_000001f71dcd4c20;  1 drivers
L_000001f71ddc9b38 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f71ddc3500_0 .net/2u *"_ivl_214", 5 0, L_000001f71ddc9b38;  1 drivers
v000001f71ddc4a40_0 .net *"_ivl_216", 0 0, L_000001f71de22db0;  1 drivers
L_000001f71ddc9b80 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f71ddc3c80_0 .net/2u *"_ivl_218", 31 0, L_000001f71ddc9b80;  1 drivers
v000001f71ddc3d20_0 .net *"_ivl_220", 31 0, L_000001f71de21230;  1 drivers
v000001f71ddc3f00_0 .net *"_ivl_224", 31 0, L_000001f71de21370;  1 drivers
L_000001f71ddc9bc8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f71ddc4180_0 .net *"_ivl_227", 25 0, L_000001f71ddc9bc8;  1 drivers
L_000001f71ddc9c10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f71ddc31e0_0 .net/2u *"_ivl_228", 31 0, L_000001f71ddc9c10;  1 drivers
v000001f71ddc4d60_0 .net *"_ivl_230", 0 0, L_000001f71de21af0;  1 drivers
L_000001f71ddc9c58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f71ddc3320_0 .net/2u *"_ivl_232", 5 0, L_000001f71ddc9c58;  1 drivers
v000001f71ddc4e00_0 .net *"_ivl_234", 0 0, L_000001f71de223b0;  1 drivers
L_000001f71ddc9ca0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f71ddc42c0_0 .net/2u *"_ivl_236", 5 0, L_000001f71ddc9ca0;  1 drivers
v000001f71ddc38c0_0 .net *"_ivl_238", 0 0, L_000001f71de21550;  1 drivers
v000001f71ddc4400_0 .net *"_ivl_24", 0 0, L_000001f71dcd52b0;  1 drivers
v000001f71ddc4ea0_0 .net *"_ivl_241", 0 0, L_000001f71dcd4d00;  1 drivers
v000001f71ddc44a0_0 .net *"_ivl_243", 0 0, L_000001f71dcd4fa0;  1 drivers
L_000001f71ddc9ce8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f71ddc4540_0 .net/2u *"_ivl_244", 5 0, L_000001f71ddc9ce8;  1 drivers
v000001f71ddc4680_0 .net *"_ivl_246", 0 0, L_000001f71de21f50;  1 drivers
v000001f71ddc35a0_0 .net *"_ivl_248", 31 0, L_000001f71de21ff0;  1 drivers
L_000001f71ddc91a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f71ddc4f40_0 .net/2u *"_ivl_26", 4 0, L_000001f71ddc91a8;  1 drivers
v000001f71ddc5290_0 .net *"_ivl_29", 4 0, L_000001f71ddc7b60;  1 drivers
v000001f71ddc6550_0 .net *"_ivl_32", 0 0, L_000001f71dcd4e50;  1 drivers
L_000001f71ddc91f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f71ddc5fb0_0 .net/2u *"_ivl_34", 4 0, L_000001f71ddc91f0;  1 drivers
v000001f71ddc69b0_0 .net *"_ivl_37", 4 0, L_000001f71ddc7fc0;  1 drivers
v000001f71ddc64b0_0 .net *"_ivl_40", 0 0, L_000001f71dcd5010;  1 drivers
L_000001f71ddc9238 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f71ddc65f0_0 .net/2u *"_ivl_42", 15 0, L_000001f71ddc9238;  1 drivers
v000001f71ddc6a50_0 .net *"_ivl_45", 15 0, L_000001f71ddc8560;  1 drivers
v000001f71ddc5f10_0 .net *"_ivl_48", 0 0, L_000001f71dcd5320;  1 drivers
v000001f71ddc6050_0 .net *"_ivl_5", 5 0, L_000001f71ddc7de0;  1 drivers
L_000001f71ddc9280 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f71ddc5330_0 .net/2u *"_ivl_50", 36 0, L_000001f71ddc9280;  1 drivers
L_000001f71ddc92c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f71ddc5b50_0 .net/2u *"_ivl_52", 31 0, L_000001f71ddc92c8;  1 drivers
v000001f71ddc5dd0_0 .net *"_ivl_55", 4 0, L_000001f71ddc8060;  1 drivers
v000001f71ddc5830_0 .net *"_ivl_56", 36 0, L_000001f71ddc89c0;  1 drivers
v000001f71ddc62d0_0 .net *"_ivl_58", 36 0, L_000001f71ddc73e0;  1 drivers
v000001f71ddc60f0_0 .net *"_ivl_62", 0 0, L_000001f71dcd55c0;  1 drivers
L_000001f71ddc9310 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f71ddc50b0_0 .net/2u *"_ivl_64", 5 0, L_000001f71ddc9310;  1 drivers
v000001f71ddc5d30_0 .net *"_ivl_67", 5 0, L_000001f71ddc7200;  1 drivers
v000001f71ddc6690_0 .net *"_ivl_70", 0 0, L_000001f71dcd4ec0;  1 drivers
L_000001f71ddc9358 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f71ddc6af0_0 .net/2u *"_ivl_72", 57 0, L_000001f71ddc9358;  1 drivers
L_000001f71ddc93a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f71ddc6cd0_0 .net/2u *"_ivl_74", 31 0, L_000001f71ddc93a0;  1 drivers
v000001f71ddc6730_0 .net *"_ivl_77", 25 0, L_000001f71ddc72a0;  1 drivers
v000001f71ddc5e70_0 .net *"_ivl_78", 57 0, L_000001f71ddc8e20;  1 drivers
v000001f71ddc6410_0 .net *"_ivl_8", 0 0, L_000001f71dcd51d0;  1 drivers
v000001f71ddc67d0_0 .net *"_ivl_80", 57 0, L_000001f71ddc7520;  1 drivers
L_000001f71ddc93e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f71ddc5bf0_0 .net/2u *"_ivl_84", 31 0, L_000001f71ddc93e8;  1 drivers
L_000001f71ddc9430 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f71ddc6870_0 .net/2u *"_ivl_88", 5 0, L_000001f71ddc9430;  1 drivers
v000001f71ddc6190_0 .net *"_ivl_90", 0 0, L_000001f71ddc7840;  1 drivers
L_000001f71ddc9478 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f71ddc6eb0_0 .net/2u *"_ivl_92", 5 0, L_000001f71ddc9478;  1 drivers
v000001f71ddc6f50_0 .net *"_ivl_94", 0 0, L_000001f71ddc7660;  1 drivers
v000001f71ddc5470_0 .net *"_ivl_97", 0 0, L_000001f71dcd54e0;  1 drivers
v000001f71ddc6b90_0 .net *"_ivl_98", 47 0, L_000001f71ddc7c00;  1 drivers
v000001f71ddc5150_0 .net "adderResult", 31 0, L_000001f71de21cd0;  1 drivers
v000001f71ddc53d0_0 .net "address", 31 0, L_000001f71ddc75c0;  1 drivers
v000001f71ddc6c30_0 .net "clk", 0 0, L_000001f71dcd5080;  alias, 1 drivers
v000001f71ddc6230_0 .var "cycles_consumed", 31 0;
o000001f71dd71888 .functor BUFZ 1, C4<z>; HiZ drive
v000001f71ddc5510_0 .net "excep_flag", 0 0, o000001f71dd71888;  0 drivers
v000001f71ddc51f0_0 .net "extImm", 31 0, L_000001f71de210f0;  1 drivers
v000001f71ddc58d0_0 .net "funct", 5 0, L_000001f71ddc8d80;  1 drivers
v000001f71ddc6d70_0 .net "hlt", 0 0, v000001f71dccc5b0_0;  1 drivers
v000001f71ddc55b0_0 .net "imm", 15 0, L_000001f71ddc8ce0;  1 drivers
v000001f71ddc5650_0 .net "immediate", 31 0, L_000001f71de219b0;  1 drivers
v000001f71ddc6370_0 .net "input_clk", 0 0, v000001f71ddc7480_0;  1 drivers
v000001f71ddc56f0_0 .net "instruction", 31 0, L_000001f71de21870;  1 drivers
v000001f71ddc6e10_0 .net "memoryReadData", 31 0, v000001f71ddbcd90_0;  1 drivers
v000001f71ddc5790_0 .net "nextPC", 31 0, L_000001f71de22b30;  1 drivers
v000001f71ddc6910_0 .net "opcode", 5 0, L_000001f71ddc70c0;  1 drivers
v000001f71ddc5a10_0 .net "rd", 4 0, L_000001f71ddc81a0;  1 drivers
v000001f71ddc5970_0 .net "readData1", 31 0, L_000001f71dcd5470;  1 drivers
v000001f71ddc5ab0_0 .net "readData1_w", 31 0, L_000001f71de248d0;  1 drivers
v000001f71ddc5c90_0 .net "readData2", 31 0, L_000001f71dcd56a0;  1 drivers
v000001f71ddc8f60_0 .net "regs0", 31 0, L_000001f71dcd5710;  alias, 1 drivers
v000001f71ddc7f20_0 .net "regs1", 31 0, L_000001f71dcd50f0;  alias, 1 drivers
v000001f71ddc8100_0 .net "regs2", 31 0, L_000001f71dcd5780;  alias, 1 drivers
v000001f71ddc78e0_0 .net "regs3", 31 0, L_000001f71dcd4de0;  alias, 1 drivers
v000001f71ddc8240_0 .net "regs4", 31 0, L_000001f71dcd5940;  alias, 1 drivers
v000001f71ddc8600_0 .net "regs5", 31 0, L_000001f71dcd59b0;  alias, 1 drivers
v000001f71ddc8a60_0 .net "rs", 4 0, L_000001f71ddc8ba0;  1 drivers
v000001f71ddc7980_0 .net "rst", 0 0, v000001f71ddc8420_0;  1 drivers
v000001f71ddc8c40_0 .net "rt", 4 0, L_000001f71ddc8920;  1 drivers
v000001f71ddc7d40_0 .net "shamt", 31 0, L_000001f71ddc7160;  1 drivers
v000001f71ddc7ca0_0 .net "wire_instruction", 31 0, L_000001f71dcd5400;  1 drivers
v000001f71ddc7e80_0 .net "writeData", 31 0, L_000001f71de24ab0;  1 drivers
v000001f71ddc7a20_0 .net "zero", 0 0, L_000001f71de257d0;  1 drivers
L_000001f71ddc7de0 .part L_000001f71de21870, 26, 6;
L_000001f71ddc70c0 .functor MUXZ 6, L_000001f71ddc7de0, L_000001f71ddc9088, L_000001f71dcd5240, C4<>;
L_000001f71ddc8b00 .cmp/eq 6, L_000001f71ddc70c0, L_000001f71ddc9118;
L_000001f71ddc86a0 .part L_000001f71de21870, 11, 5;
L_000001f71ddc8880 .functor MUXZ 5, L_000001f71ddc86a0, L_000001f71ddc9160, L_000001f71ddc8b00, C4<>;
L_000001f71ddc81a0 .functor MUXZ 5, L_000001f71ddc8880, L_000001f71ddc90d0, L_000001f71dcd51d0, C4<>;
L_000001f71ddc7b60 .part L_000001f71de21870, 21, 5;
L_000001f71ddc8ba0 .functor MUXZ 5, L_000001f71ddc7b60, L_000001f71ddc91a8, L_000001f71dcd52b0, C4<>;
L_000001f71ddc7fc0 .part L_000001f71de21870, 16, 5;
L_000001f71ddc8920 .functor MUXZ 5, L_000001f71ddc7fc0, L_000001f71ddc91f0, L_000001f71dcd4e50, C4<>;
L_000001f71ddc8560 .part L_000001f71de21870, 0, 16;
L_000001f71ddc8ce0 .functor MUXZ 16, L_000001f71ddc8560, L_000001f71ddc9238, L_000001f71dcd5010, C4<>;
L_000001f71ddc8060 .part L_000001f71de21870, 6, 5;
L_000001f71ddc89c0 .concat [ 5 32 0 0], L_000001f71ddc8060, L_000001f71ddc92c8;
L_000001f71ddc73e0 .functor MUXZ 37, L_000001f71ddc89c0, L_000001f71ddc9280, L_000001f71dcd5320, C4<>;
L_000001f71ddc7160 .part L_000001f71ddc73e0, 0, 32;
L_000001f71ddc7200 .part L_000001f71de21870, 0, 6;
L_000001f71ddc8d80 .functor MUXZ 6, L_000001f71ddc7200, L_000001f71ddc9310, L_000001f71dcd55c0, C4<>;
L_000001f71ddc72a0 .part L_000001f71de21870, 0, 26;
L_000001f71ddc8e20 .concat [ 26 32 0 0], L_000001f71ddc72a0, L_000001f71ddc93a0;
L_000001f71ddc7520 .functor MUXZ 58, L_000001f71ddc8e20, L_000001f71ddc9358, L_000001f71dcd4ec0, C4<>;
L_000001f71ddc75c0 .part L_000001f71ddc7520, 0, 32;
L_000001f71ddc77a0 .arith/sum 32, v000001f71ddbd470_0, L_000001f71ddc93e8;
L_000001f71ddc7840 .cmp/eq 6, L_000001f71ddc70c0, L_000001f71ddc9430;
L_000001f71ddc7660 .cmp/eq 6, L_000001f71ddc70c0, L_000001f71ddc9478;
L_000001f71ddc7c00 .concat [ 32 16 0 0], L_000001f71ddc75c0, L_000001f71ddc94c0;
L_000001f71de22770 .concat [ 6 26 0 0], L_000001f71ddc70c0, L_000001f71ddc9508;
L_000001f71de22130 .cmp/eq 32, L_000001f71de22770, L_000001f71ddc9550;
L_000001f71de22810 .cmp/eq 6, L_000001f71ddc8d80, L_000001f71ddc9598;
L_000001f71de22a90 .concat [ 32 16 0 0], L_000001f71dcd5470, L_000001f71ddc95e0;
L_000001f71de21690 .concat [ 32 16 0 0], v000001f71ddbd470_0, L_000001f71ddc9628;
L_000001f71de21d70 .part L_000001f71ddc8ce0, 15, 1;
LS_000001f71de22e50_0_0 .concat [ 1 1 1 1], L_000001f71de21d70, L_000001f71de21d70, L_000001f71de21d70, L_000001f71de21d70;
LS_000001f71de22e50_0_4 .concat [ 1 1 1 1], L_000001f71de21d70, L_000001f71de21d70, L_000001f71de21d70, L_000001f71de21d70;
LS_000001f71de22e50_0_8 .concat [ 1 1 1 1], L_000001f71de21d70, L_000001f71de21d70, L_000001f71de21d70, L_000001f71de21d70;
LS_000001f71de22e50_0_12 .concat [ 1 1 1 1], L_000001f71de21d70, L_000001f71de21d70, L_000001f71de21d70, L_000001f71de21d70;
LS_000001f71de22e50_0_16 .concat [ 1 1 1 1], L_000001f71de21d70, L_000001f71de21d70, L_000001f71de21d70, L_000001f71de21d70;
LS_000001f71de22e50_0_20 .concat [ 1 1 1 1], L_000001f71de21d70, L_000001f71de21d70, L_000001f71de21d70, L_000001f71de21d70;
LS_000001f71de22e50_0_24 .concat [ 1 1 1 1], L_000001f71de21d70, L_000001f71de21d70, L_000001f71de21d70, L_000001f71de21d70;
LS_000001f71de22e50_0_28 .concat [ 1 1 1 1], L_000001f71de21d70, L_000001f71de21d70, L_000001f71de21d70, L_000001f71de21d70;
LS_000001f71de22e50_1_0 .concat [ 4 4 4 4], LS_000001f71de22e50_0_0, LS_000001f71de22e50_0_4, LS_000001f71de22e50_0_8, LS_000001f71de22e50_0_12;
LS_000001f71de22e50_1_4 .concat [ 4 4 4 4], LS_000001f71de22e50_0_16, LS_000001f71de22e50_0_20, LS_000001f71de22e50_0_24, LS_000001f71de22e50_0_28;
L_000001f71de22e50 .concat [ 16 16 0 0], LS_000001f71de22e50_1_0, LS_000001f71de22e50_1_4;
L_000001f71de22630 .concat [ 16 32 0 0], L_000001f71ddc8ce0, L_000001f71de22e50;
L_000001f71de21b90 .arith/sum 48, L_000001f71de21690, L_000001f71de22630;
L_000001f71de228b0 .functor MUXZ 48, L_000001f71de21b90, L_000001f71de22a90, L_000001f71dcd5a20, C4<>;
L_000001f71de22950 .functor MUXZ 48, L_000001f71de228b0, L_000001f71ddc7c00, L_000001f71dcd54e0, C4<>;
L_000001f71de21cd0 .part L_000001f71de22950, 0, 32;
L_000001f71de22ef0 .cmp/eq 2, v000001f71dcfcd20_0, L_000001f71ddc9670;
L_000001f71de229f0 .cmp/eq 2, v000001f71dcfcd20_0, L_000001f71ddc96b8;
L_000001f71de22f90 .cmp/eq 2, v000001f71dcfcd20_0, L_000001f71ddc9700;
L_000001f71de221d0 .functor MUXZ 32, L_000001f71ddc9790, L_000001f71ddc9748, L_000001f71de22f90, C4<>;
L_000001f71de22270 .functor MUXZ 32, L_000001f71de221d0, L_000001f71de21cd0, L_000001f71de229f0, C4<>;
L_000001f71de22b30 .functor MUXZ 32, L_000001f71de22270, L_000001f71ddc77a0, L_000001f71de22ef0, C4<>;
L_000001f71de21870 .functor MUXZ 32, L_000001f71dcd5400, L_000001f71ddc9820, L_000001f71dcd5550, C4<>;
L_000001f71de21eb0 .cmp/eq 6, L_000001f71ddc70c0, L_000001f71ddc98f8;
L_000001f71de21910 .cmp/eq 6, L_000001f71ddc70c0, L_000001f71ddc9940;
L_000001f71de214b0 .cmp/eq 6, L_000001f71ddc70c0, L_000001f71ddc9988;
L_000001f71de22310 .concat [ 16 16 0 0], L_000001f71ddc8ce0, L_000001f71ddc99d0;
L_000001f71de22d10 .part L_000001f71ddc8ce0, 15, 1;
LS_000001f71de21c30_0_0 .concat [ 1 1 1 1], L_000001f71de22d10, L_000001f71de22d10, L_000001f71de22d10, L_000001f71de22d10;
LS_000001f71de21c30_0_4 .concat [ 1 1 1 1], L_000001f71de22d10, L_000001f71de22d10, L_000001f71de22d10, L_000001f71de22d10;
LS_000001f71de21c30_0_8 .concat [ 1 1 1 1], L_000001f71de22d10, L_000001f71de22d10, L_000001f71de22d10, L_000001f71de22d10;
LS_000001f71de21c30_0_12 .concat [ 1 1 1 1], L_000001f71de22d10, L_000001f71de22d10, L_000001f71de22d10, L_000001f71de22d10;
L_000001f71de21c30 .concat [ 4 4 4 4], LS_000001f71de21c30_0_0, LS_000001f71de21c30_0_4, LS_000001f71de21c30_0_8, LS_000001f71de21c30_0_12;
L_000001f71de21410 .concat [ 16 16 0 0], L_000001f71ddc8ce0, L_000001f71de21c30;
L_000001f71de210f0 .functor MUXZ 32, L_000001f71de21410, L_000001f71de22310, L_000001f71dcd4f30, C4<>;
L_000001f71de217d0 .concat [ 6 26 0 0], L_000001f71ddc70c0, L_000001f71ddc9a18;
L_000001f71de22450 .cmp/eq 32, L_000001f71de217d0, L_000001f71ddc9a60;
L_000001f71de226d0 .cmp/eq 6, L_000001f71ddc8d80, L_000001f71ddc9aa8;
L_000001f71de22c70 .cmp/eq 6, L_000001f71ddc8d80, L_000001f71ddc9af0;
L_000001f71de22db0 .cmp/eq 6, L_000001f71ddc70c0, L_000001f71ddc9b38;
L_000001f71de21230 .functor MUXZ 32, L_000001f71de210f0, L_000001f71ddc9b80, L_000001f71de22db0, C4<>;
L_000001f71de219b0 .functor MUXZ 32, L_000001f71de21230, L_000001f71ddc7160, L_000001f71dcd4c20, C4<>;
L_000001f71de21370 .concat [ 6 26 0 0], L_000001f71ddc70c0, L_000001f71ddc9bc8;
L_000001f71de21af0 .cmp/eq 32, L_000001f71de21370, L_000001f71ddc9c10;
L_000001f71de223b0 .cmp/eq 6, L_000001f71ddc8d80, L_000001f71ddc9c58;
L_000001f71de21550 .cmp/eq 6, L_000001f71ddc8d80, L_000001f71ddc9ca0;
L_000001f71de21f50 .cmp/eq 6, L_000001f71ddc70c0, L_000001f71ddc9ce8;
L_000001f71de21ff0 .functor MUXZ 32, L_000001f71dcd5470, v000001f71ddbd470_0, L_000001f71de21f50, C4<>;
L_000001f71de248d0 .functor MUXZ 32, L_000001f71de21ff0, L_000001f71dcd56a0, L_000001f71dcd4fa0, C4<>;
S_000001f71dc60b80 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_000001f71dce6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001f71dcd7cd0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001f71dcd4c90 .functor NOT 1, v000001f71dccc8d0_0, C4<0>, C4<0>, C4<0>;
v000001f71dccc330_0 .net *"_ivl_0", 0 0, L_000001f71dcd4c90;  1 drivers
v000001f71dccba70_0 .net "in1", 31 0, L_000001f71dcd56a0;  alias, 1 drivers
v000001f71dccbcf0_0 .net "in2", 31 0, L_000001f71de219b0;  alias, 1 drivers
v000001f71dccc470_0 .net "out", 31 0, L_000001f71de212d0;  alias, 1 drivers
v000001f71dccbed0_0 .net "s", 0 0, v000001f71dccc8d0_0;  alias, 1 drivers
L_000001f71de212d0 .functor MUXZ 32, L_000001f71de219b0, L_000001f71dcd56a0, L_000001f71dcd4c90, C4<>;
S_000001f71dc60d10 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_000001f71dce6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001f71dcfb450 .param/l "RType" 0 4 2, C4<000000>;
P_000001f71dcfb488 .param/l "add" 0 4 5, C4<100000>;
P_000001f71dcfb4c0 .param/l "addi" 0 4 8, C4<001000>;
P_000001f71dcfb4f8 .param/l "addu" 0 4 5, C4<100001>;
P_000001f71dcfb530 .param/l "and_" 0 4 5, C4<100100>;
P_000001f71dcfb568 .param/l "andi" 0 4 8, C4<001100>;
P_000001f71dcfb5a0 .param/l "beq" 0 4 10, C4<000100>;
P_000001f71dcfb5d8 .param/l "bne" 0 4 10, C4<000101>;
P_000001f71dcfb610 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f71dcfb648 .param/l "j" 0 4 12, C4<000010>;
P_000001f71dcfb680 .param/l "jal" 0 4 12, C4<000011>;
P_000001f71dcfb6b8 .param/l "jr" 0 4 6, C4<001000>;
P_000001f71dcfb6f0 .param/l "lw" 0 4 8, C4<100011>;
P_000001f71dcfb728 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f71dcfb760 .param/l "or_" 0 4 5, C4<100101>;
P_000001f71dcfb798 .param/l "ori" 0 4 8, C4<001101>;
P_000001f71dcfb7d0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f71dcfb808 .param/l "sll" 0 4 6, C4<000000>;
P_000001f71dcfb840 .param/l "slt" 0 4 5, C4<101010>;
P_000001f71dcfb878 .param/l "slti" 0 4 8, C4<101010>;
P_000001f71dcfb8b0 .param/l "srl" 0 4 6, C4<000010>;
P_000001f71dcfb8e8 .param/l "sub" 0 4 5, C4<100010>;
P_000001f71dcfb920 .param/l "subu" 0 4 5, C4<100011>;
P_000001f71dcfb958 .param/l "sw" 0 4 8, C4<101011>;
P_000001f71dcfb990 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f71dcfb9c8 .param/l "xori" 0 4 8, C4<001110>;
v000001f71dccc510_0 .var "ALUOp", 3 0;
v000001f71dccc8d0_0 .var "ALUSrc", 0 0;
v000001f71dccafd0_0 .var "MemReadEn", 0 0;
v000001f71dccad50_0 .var "MemWriteEn", 0 0;
v000001f71dccadf0_0 .var "MemtoReg", 0 0;
v000001f71dccb1b0_0 .var "RegDst", 0 0;
v000001f71dccbf70_0 .var "RegWriteEn", 0 0;
v000001f71dccb570_0 .net "funct", 5 0, L_000001f71ddc8d80;  alias, 1 drivers
v000001f71dccc5b0_0 .var "hlt", 0 0;
v000001f71dccc650_0 .net "opcode", 5 0, L_000001f71ddc70c0;  alias, 1 drivers
v000001f71dccbb10_0 .net "rst", 0 0, v000001f71ddc8420_0;  alias, 1 drivers
E_000001f71dcd8550 .event anyedge, v000001f71dccbb10_0, v000001f71dccc650_0, v000001f71dccb570_0;
S_000001f71dc7a350 .scope module, "InstMem" "IM" 3 74, 7 2 0, S_000001f71dce6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_000001f71dcd5400 .functor BUFZ 32, L_000001f71de215f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f71dccae90 .array "InstMem", 0 1023, 31 0;
v000001f71dccc6f0_0 .net *"_ivl_0", 31 0, L_000001f71de215f0;  1 drivers
v000001f71dccb250_0 .net *"_ivl_3", 9 0, L_000001f71de22090;  1 drivers
v000001f71dccb2f0_0 .net *"_ivl_4", 11 0, L_000001f71de21e10;  1 drivers
L_000001f71ddc97d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f71dccbbb0_0 .net *"_ivl_7", 1 0, L_000001f71ddc97d8;  1 drivers
v000001f71dccb6b0_0 .net "address", 31 0, v000001f71ddbd470_0;  alias, 1 drivers
v000001f71dccb390_0 .var/i "i", 31 0;
v000001f71dccbc50_0 .net "q", 31 0, L_000001f71dcd5400;  alias, 1 drivers
L_000001f71de215f0 .array/port v000001f71dccae90, L_000001f71de21e10;
L_000001f71de22090 .part v000001f71ddbd470_0, 0, 10;
L_000001f71de21e10 .concat [ 10 2 0 0], L_000001f71de22090, L_000001f71ddc97d8;
S_000001f71dc7a4e0 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_000001f71dce6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000001f71dcd5470 .functor BUFZ 32, L_000001f71de22590, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f71dcd56a0 .functor BUFZ 32, L_000001f71de21190, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f71dcfcfa0_1 .array/port v000001f71dcfcfa0, 1;
L_000001f71dcd5710 .functor BUFZ 32, v000001f71dcfcfa0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f71dcfcfa0_2 .array/port v000001f71dcfcfa0, 2;
L_000001f71dcd50f0 .functor BUFZ 32, v000001f71dcfcfa0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f71dcfcfa0_3 .array/port v000001f71dcfcfa0, 3;
L_000001f71dcd5780 .functor BUFZ 32, v000001f71dcfcfa0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f71dcfcfa0_4 .array/port v000001f71dcfcfa0, 4;
L_000001f71dcd4de0 .functor BUFZ 32, v000001f71dcfcfa0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f71dcfcfa0_5 .array/port v000001f71dcfcfa0, 5;
L_000001f71dcd5940 .functor BUFZ 32, v000001f71dcfcfa0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f71dcfcfa0_6 .array/port v000001f71dcfcfa0, 6;
L_000001f71dcd59b0 .functor BUFZ 32, v000001f71dcfcfa0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f71dca6db0_0 .net *"_ivl_0", 31 0, L_000001f71de22590;  1 drivers
v000001f71dcfd4a0_0 .net *"_ivl_10", 6 0, L_000001f71de21730;  1 drivers
L_000001f71ddc98b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f71dcfd720_0 .net *"_ivl_13", 1 0, L_000001f71ddc98b0;  1 drivers
v000001f71dcfc320_0 .net *"_ivl_2", 6 0, L_000001f71de22bd0;  1 drivers
L_000001f71ddc9868 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f71dcfd360_0 .net *"_ivl_5", 1 0, L_000001f71ddc9868;  1 drivers
v000001f71dcfc820_0 .net *"_ivl_8", 31 0, L_000001f71de21190;  1 drivers
v000001f71dcfc1e0_0 .net "clk", 0 0, L_000001f71dcd5080;  alias, 1 drivers
v000001f71dcfba60_0 .var/i "i", 31 0;
v000001f71dcfbc40_0 .net "readData1", 31 0, L_000001f71dcd5470;  alias, 1 drivers
v000001f71dcfc3c0_0 .net "readData2", 31 0, L_000001f71dcd56a0;  alias, 1 drivers
v000001f71dcfc8c0_0 .net "readRegister1", 4 0, L_000001f71ddc8ba0;  alias, 1 drivers
v000001f71dcfd900_0 .net "readRegister2", 4 0, L_000001f71ddc8920;  alias, 1 drivers
v000001f71dcfcfa0 .array "registers", 31 0, 31 0;
v000001f71dcfbba0_0 .net "regs0", 31 0, L_000001f71dcd5710;  alias, 1 drivers
v000001f71dcfbb00_0 .net "regs1", 31 0, L_000001f71dcd50f0;  alias, 1 drivers
v000001f71dcfcaa0_0 .net "regs2", 31 0, L_000001f71dcd5780;  alias, 1 drivers
v000001f71dcfc6e0_0 .net "regs3", 31 0, L_000001f71dcd4de0;  alias, 1 drivers
v000001f71dcfd0e0_0 .net "regs4", 31 0, L_000001f71dcd5940;  alias, 1 drivers
v000001f71dcfd180_0 .net "regs5", 31 0, L_000001f71dcd59b0;  alias, 1 drivers
v000001f71dcfd2c0_0 .net "rst", 0 0, v000001f71ddc8420_0;  alias, 1 drivers
v000001f71dcfc460_0 .net "we", 0 0, v000001f71dccbf70_0;  alias, 1 drivers
v000001f71dcfbec0_0 .net "writeData", 31 0, L_000001f71de24ab0;  alias, 1 drivers
v000001f71dcfc780_0 .net "writeRegister", 4 0, L_000001f71de224f0;  alias, 1 drivers
E_000001f71dcd80d0/0 .event negedge, v000001f71dccbb10_0;
E_000001f71dcd80d0/1 .event posedge, v000001f71dcfc1e0_0;
E_000001f71dcd80d0 .event/or E_000001f71dcd80d0/0, E_000001f71dcd80d0/1;
L_000001f71de22590 .array/port v000001f71dcfcfa0, L_000001f71de22bd0;
L_000001f71de22bd0 .concat [ 5 2 0 0], L_000001f71ddc8ba0, L_000001f71ddc9868;
L_000001f71de21190 .array/port v000001f71dcfcfa0, L_000001f71de21730;
L_000001f71de21730 .concat [ 5 2 0 0], L_000001f71ddc8920, L_000001f71ddc98b0;
S_000001f71dc60240 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000001f71dc7a4e0;
 .timescale 0 0;
v000001f71dca8250_0 .var/i "i", 31 0;
S_000001f71dc603d0 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_000001f71dce6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001f71dcd8110 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001f71dcd4d70 .functor NOT 1, v000001f71dccb1b0_0, C4<0>, C4<0>, C4<0>;
v000001f71dcfbd80_0 .net *"_ivl_0", 0 0, L_000001f71dcd4d70;  1 drivers
v000001f71dcfbce0_0 .net "in1", 4 0, L_000001f71ddc8920;  alias, 1 drivers
v000001f71dcfc280_0 .net "in2", 4 0, L_000001f71ddc81a0;  alias, 1 drivers
v000001f71dcfd5e0_0 .net "out", 4 0, L_000001f71de224f0;  alias, 1 drivers
v000001f71dcfbf60_0 .net "s", 0 0, v000001f71dccb1b0_0;  alias, 1 drivers
L_000001f71de224f0 .functor MUXZ 5, L_000001f71ddc81a0, L_000001f71ddc8920, L_000001f71dcd4d70, C4<>;
S_000001f71dc92980 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_000001f71dce6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001f71dcd8210 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001f71dc96840 .functor NOT 1, v000001f71dccadf0_0, C4<0>, C4<0>, C4<0>;
v000001f71dcfd220_0 .net *"_ivl_0", 0 0, L_000001f71dc96840;  1 drivers
v000001f71dcfd540_0 .net "in1", 31 0, v000001f71dcfc140_0;  alias, 1 drivers
v000001f71dcfd680_0 .net "in2", 31 0, v000001f71ddbcd90_0;  alias, 1 drivers
v000001f71dcfbe20_0 .net "out", 31 0, L_000001f71de24ab0;  alias, 1 drivers
v000001f71dcfd7c0_0 .net "s", 0 0, v000001f71dccadf0_0;  alias, 1 drivers
L_000001f71de24ab0 .functor MUXZ 32, v000001f71ddbcd90_0, v000001f71dcfc140_0, L_000001f71dc96840, C4<>;
S_000001f71dc92b10 .scope module, "alu" "ALU" 3 99, 9 1 0, S_000001f71dce6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001f71dc46af0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001f71dc46b28 .param/l "AND" 0 9 12, C4<0010>;
P_000001f71dc46b60 .param/l "NOR" 0 9 12, C4<0101>;
P_000001f71dc46b98 .param/l "OR" 0 9 12, C4<0011>;
P_000001f71dc46bd0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001f71dc46c08 .param/l "SLL" 0 9 12, C4<1000>;
P_000001f71dc46c40 .param/l "SLT" 0 9 12, C4<0110>;
P_000001f71dc46c78 .param/l "SRL" 0 9 12, C4<1001>;
P_000001f71dc46cb0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001f71dc46ce8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001f71dc46d20 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001f71dc46d58 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001f71ddc9d30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f71dcfc000_0 .net/2u *"_ivl_0", 31 0, L_000001f71ddc9d30;  1 drivers
v000001f71dcfcc80_0 .net "opSel", 3 0, v000001f71dccc510_0;  alias, 1 drivers
v000001f71dcfc0a0_0 .net "operand1", 31 0, L_000001f71de248d0;  alias, 1 drivers
v000001f71dcfcb40_0 .net "operand2", 31 0, L_000001f71de212d0;  alias, 1 drivers
v000001f71dcfc140_0 .var "result", 31 0;
v000001f71dcfc500_0 .net "zero", 0 0, L_000001f71de257d0;  alias, 1 drivers
E_000001f71dcd8b90 .event anyedge, v000001f71dccc510_0, v000001f71dcfc0a0_0, v000001f71dccc470_0;
L_000001f71de257d0 .cmp/eq 32, v000001f71dcfc140_0, L_000001f71ddc9d30;
S_000001f71dc46da0 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_000001f71dce6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001f71dcfda20 .param/l "RType" 0 4 2, C4<000000>;
P_000001f71dcfda58 .param/l "add" 0 4 5, C4<100000>;
P_000001f71dcfda90 .param/l "addi" 0 4 8, C4<001000>;
P_000001f71dcfdac8 .param/l "addu" 0 4 5, C4<100001>;
P_000001f71dcfdb00 .param/l "and_" 0 4 5, C4<100100>;
P_000001f71dcfdb38 .param/l "andi" 0 4 8, C4<001100>;
P_000001f71dcfdb70 .param/l "beq" 0 4 10, C4<000100>;
P_000001f71dcfdba8 .param/l "bne" 0 4 10, C4<000101>;
P_000001f71dcfdbe0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f71dcfdc18 .param/l "j" 0 4 12, C4<000010>;
P_000001f71dcfdc50 .param/l "jal" 0 4 12, C4<000011>;
P_000001f71dcfdc88 .param/l "jr" 0 4 6, C4<001000>;
P_000001f71dcfdcc0 .param/l "lw" 0 4 8, C4<100011>;
P_000001f71dcfdcf8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f71dcfdd30 .param/l "or_" 0 4 5, C4<100101>;
P_000001f71dcfdd68 .param/l "ori" 0 4 8, C4<001101>;
P_000001f71dcfdda0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f71dcfddd8 .param/l "sll" 0 4 6, C4<000000>;
P_000001f71dcfde10 .param/l "slt" 0 4 5, C4<101010>;
P_000001f71dcfde48 .param/l "slti" 0 4 8, C4<101010>;
P_000001f71dcfde80 .param/l "srl" 0 4 6, C4<000010>;
P_000001f71dcfdeb8 .param/l "sub" 0 4 5, C4<100010>;
P_000001f71dcfdef0 .param/l "subu" 0 4 5, C4<100011>;
P_000001f71dcfdf28 .param/l "sw" 0 4 8, C4<101011>;
P_000001f71dcfdf60 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f71dcfdf98 .param/l "xori" 0 4 8, C4<001110>;
v000001f71dcfcd20_0 .var "PCsrc", 1 0;
v000001f71dcfc960_0 .net "excep_flag", 0 0, o000001f71dd71888;  alias, 0 drivers
v000001f71dcfd400_0 .net "funct", 5 0, L_000001f71ddc8d80;  alias, 1 drivers
v000001f71dcfc5a0_0 .net "opcode", 5 0, L_000001f71ddc70c0;  alias, 1 drivers
v000001f71dcfc640_0 .net "operand1", 31 0, L_000001f71dcd5470;  alias, 1 drivers
v000001f71dcfd860_0 .net "operand2", 31 0, L_000001f71de212d0;  alias, 1 drivers
v000001f71dcfd040_0 .net "rst", 0 0, v000001f71ddc8420_0;  alias, 1 drivers
E_000001f71dcd7d10/0 .event anyedge, v000001f71dccbb10_0, v000001f71dcfc960_0, v000001f71dccc650_0, v000001f71dcfbc40_0;
E_000001f71dcd7d10/1 .event anyedge, v000001f71dccc470_0, v000001f71dccb570_0;
E_000001f71dcd7d10 .event/or E_000001f71dcd7d10/0, E_000001f71dcd7d10/1;
S_000001f71dc795c0 .scope module, "dataMem" "DM" 3 103, 11 2 0, S_000001f71dce6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001f71dcfca00 .array "DataMem", 0 1023, 31 0;
v000001f71dcfcbe0_0 .net "address", 31 0, v000001f71dcfc140_0;  alias, 1 drivers
v000001f71dcfcdc0_0 .net "clock", 0 0, L_000001f71dcd5080;  alias, 1 drivers
v000001f71dcfce60_0 .net "data", 31 0, L_000001f71dcd56a0;  alias, 1 drivers
v000001f71dcfcf00_0 .var/i "i", 31 0;
v000001f71ddbcd90_0 .var "q", 31 0;
v000001f71ddbce30_0 .net "rden", 0 0, v000001f71dccafd0_0;  alias, 1 drivers
v000001f71ddbd970_0 .net "wren", 0 0, v000001f71dccad50_0;  alias, 1 drivers
E_000001f71dcd8710 .event negedge, v000001f71dcfc1e0_0;
S_000001f71dc79750 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_000001f71dce6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001f71dcd8150 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001f71ddbc890_0 .net "PCin", 31 0, L_000001f71de22b30;  alias, 1 drivers
v000001f71ddbd470_0 .var "PCout", 31 0;
v000001f71ddbd790_0 .net "clk", 0 0, L_000001f71dcd5080;  alias, 1 drivers
v000001f71ddbde70_0 .net "rst", 0 0, v000001f71ddc8420_0;  alias, 1 drivers
    .scope S_000001f71dc46da0;
T_0 ;
    %wait E_000001f71dcd7d10;
    %load/vec4 v000001f71dcfd040_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f71dcfcd20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f71dcfc960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001f71dcfcd20_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001f71dcfc5a0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001f71dcfc640_0;
    %load/vec4 v000001f71dcfd860_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001f71dcfc5a0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000001f71dcfc640_0;
    %load/vec4 v000001f71dcfd860_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001f71dcfc5a0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001f71dcfc5a0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001f71dcfc5a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000001f71dcfd400_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001f71dcfcd20_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f71dcfcd20_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001f71dc79750;
T_1 ;
    %wait E_000001f71dcd80d0;
    %load/vec4 v000001f71ddbde70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001f71ddbd470_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f71ddbc890_0;
    %assign/vec4 v000001f71ddbd470_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f71dc7a350;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f71dccb390_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001f71dccb390_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f71dccb390_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f71dccae90, 0, 4;
    %load/vec4 v000001f71dccb390_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f71dccb390_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f71dccae90, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f71dccae90, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f71dccae90, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f71dccae90, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f71dccae90, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f71dccae90, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f71dccae90, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f71dccae90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f71dccae90, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f71dccae90, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f71dccae90, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f71dccae90, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f71dccae90, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001f71dc60d10;
T_3 ;
    %wait E_000001f71dcd8550;
    %load/vec4 v000001f71dccbb10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001f71dccc5b0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001f71dccc510_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f71dccc8d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f71dccbf70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f71dccad50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f71dccadf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f71dccafd0_0, 0;
    %assign/vec4 v000001f71dccb1b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001f71dccc5b0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001f71dccc510_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001f71dccc8d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f71dccbf70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f71dccad50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f71dccadf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f71dccafd0_0, 0, 1;
    %store/vec4 v000001f71dccb1b0_0, 0, 1;
    %load/vec4 v000001f71dccc650_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f71dccc5b0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f71dccb1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f71dccbf70_0, 0;
    %load/vec4 v000001f71dccb570_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f71dccc510_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f71dccc510_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f71dccc510_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f71dccc510_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001f71dccc510_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001f71dccc510_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001f71dccc510_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001f71dccc510_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001f71dccc510_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001f71dccc510_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f71dccc8d0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001f71dccc510_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f71dccc8d0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001f71dccc510_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f71dccc510_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f71dccbf70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f71dccb1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f71dccc8d0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f71dccbf70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f71dccb1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f71dccc8d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001f71dccc510_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f71dccbf70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f71dccc8d0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001f71dccc510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f71dccbf70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f71dccc8d0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001f71dccc510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f71dccbf70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f71dccc8d0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001f71dccc510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f71dccbf70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f71dccc8d0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f71dccafd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f71dccbf70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f71dccc8d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f71dccadf0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f71dccad50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f71dccc8d0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f71dccc510_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f71dccc510_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001f71dc7a4e0;
T_4 ;
    %wait E_000001f71dcd80d0;
    %fork t_1, S_000001f71dc60240;
    %jmp t_0;
    .scope S_000001f71dc60240;
t_1 ;
    %load/vec4 v000001f71dcfd2c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f71dca8250_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001f71dca8250_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f71dca8250_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f71dcfcfa0, 0, 4;
    %load/vec4 v000001f71dca8250_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f71dca8250_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001f71dcfc460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001f71dcfbec0_0;
    %load/vec4 v000001f71dcfc780_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f71dcfcfa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f71dcfcfa0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001f71dc7a4e0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f71dc7a4e0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f71dcfba60_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001f71dcfba60_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001f71dcfba60_0;
    %ix/getv/s 4, v000001f71dcfba60_0;
    %load/vec4a v000001f71dcfcfa0, 4;
    %ix/getv/s 4, v000001f71dcfba60_0;
    %load/vec4a v000001f71dcfcfa0, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001f71dcfba60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f71dcfba60_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001f71dc92b10;
T_6 ;
    %wait E_000001f71dcd8b90;
    %load/vec4 v000001f71dcfcc80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001f71dcfc140_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001f71dcfc0a0_0;
    %load/vec4 v000001f71dcfcb40_0;
    %add;
    %assign/vec4 v000001f71dcfc140_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001f71dcfc0a0_0;
    %load/vec4 v000001f71dcfcb40_0;
    %sub;
    %assign/vec4 v000001f71dcfc140_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001f71dcfc0a0_0;
    %load/vec4 v000001f71dcfcb40_0;
    %and;
    %assign/vec4 v000001f71dcfc140_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001f71dcfc0a0_0;
    %load/vec4 v000001f71dcfcb40_0;
    %or;
    %assign/vec4 v000001f71dcfc140_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001f71dcfc0a0_0;
    %load/vec4 v000001f71dcfcb40_0;
    %xor;
    %assign/vec4 v000001f71dcfc140_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001f71dcfc0a0_0;
    %load/vec4 v000001f71dcfcb40_0;
    %or;
    %inv;
    %assign/vec4 v000001f71dcfc140_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001f71dcfc0a0_0;
    %load/vec4 v000001f71dcfcb40_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001f71dcfc140_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001f71dcfcb40_0;
    %load/vec4 v000001f71dcfc0a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001f71dcfc140_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001f71dcfc0a0_0;
    %ix/getv 4, v000001f71dcfcb40_0;
    %shiftl 4;
    %assign/vec4 v000001f71dcfc140_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001f71dcfc0a0_0;
    %ix/getv 4, v000001f71dcfcb40_0;
    %shiftr 4;
    %assign/vec4 v000001f71dcfc140_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001f71dc795c0;
T_7 ;
    %wait E_000001f71dcd8710;
    %load/vec4 v000001f71ddbce30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001f71dcfcbe0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001f71dcfca00, 4;
    %assign/vec4 v000001f71ddbcd90_0, 0;
T_7.0 ;
    %load/vec4 v000001f71ddbd970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001f71dcfce60_0;
    %ix/getv 3, v000001f71dcfcbe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f71dcfca00, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001f71dc795c0;
T_8 ;
    %end;
    .thread T_8;
    .scope S_000001f71dc795c0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f71dcfcf00_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001f71dcfcf00_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001f71dcfcf00_0;
    %load/vec4a v000001f71dcfca00, 4;
    %vpi_call 11 33 "$display", "Mem[%d] = %d", &PV<v000001f71dcfcf00_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001f71dcfcf00_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f71dcfcf00_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001f71dce6c60;
T_10 ;
    %wait E_000001f71dcd80d0;
    %load/vec4 v000001f71ddc7980_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f71ddc6230_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001f71ddc6230_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001f71ddc6230_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001f71dce3ba0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f71ddc7480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f71ddc8420_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001f71dce3ba0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001f71ddc7480_0;
    %inv;
    %assign/vec4 v000001f71ddc7480_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001f71dce3ba0;
T_13 ;
    %vpi_call 2 41 "$dumpfile", "./SumOfNumbers/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f71ddc8420_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f71ddc8420_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v000001f71ddc7ac0_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
