# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:29:12 on Oct 27,2025
# vlog -reportprogress 300 "+define+BIGENDIAN" top.sv 
# ** Note: (vlog-2286) top.sv(1): Using implicit +incdir+C:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface ether_interface
# -- Compiling module sync_clk_core
# -- Compiling module meta_sync_single
# -- Compiling module meta_sync
# -- Compiling module sync_clk_wb
# -- Compiling module sync_clk_xgmii_tx
# -- Compiling module generic_fifo_ctrl
# -- Compiling module generic_mem_medium
# -- Compiling module generic_mem_small
# -- Compiling module generic_fifo
# -- Compiling module tx_enqueue
# -- Compiling module tx_data_fifo
# -- Compiling module tx_dequeue
# -- Compiling module tx_hold_fifo
# -- Compiling module fault_sm
# -- Compiling module wishbone_if
# -- Compiling module rx_dequeue
# -- Compiling module rx_data_fifo
# -- Compiling module rx_enqueue
# -- Compiling module rx_hold_fifo
# -- Compiling module xge_mac
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:29:12 on Oct 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 12:29:12 on Oct 27,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.ether_interface(fast)
# Loading C:/questasim64_10.7c/uvm-1.1d\win64\uvm_dpi.dll
add wave -position insertpoint  \
sim:/top/intf/xgmii_txd \
sim:/top/intf/xgmii_txc \
sim:/top/intf/xgmii_rxd \
sim:/top/intf/xgmii_rxc \
sim:/top/intf/rst \
sim:/top/intf/pkt_tx_val \
sim:/top/intf/pkt_tx_sop \
sim:/top/intf/pkt_tx_mod \
sim:/top/intf/pkt_tx_full \
sim:/top/intf/pkt_tx_eop \
sim:/top/intf/pkt_tx_data \
sim:/top/intf/pkt_rx_val \
sim:/top/intf/pkt_rx_sop \
sim:/top/intf/pkt_rx_ren \
sim:/top/intf/pkt_rx_mod \
sim:/top/intf/pkt_rx_err \
sim:/top/intf/pkt_rx_eop \
sim:/top/intf/pkt_rx_data \
sim:/top/intf/pkt_rx_avail \
sim:/top/intf/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: pavan  Hostname: PAVANILAVENI  ProcessID: 13236
#           Attempting to use alternate WLF file "./wlftwfkr8v".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwfkr8v
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(216) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test ether_test...
# UVM_INFO eth_monitor.sv(20) @ 0: uvm_test_top.env.A_agnt.mon [ether_active_monitor] Config DB in active_monitor done
# UVM_INFO eth_pas_mon.sv(20) @ 0: uvm_test_top.env.P_agnt.mon2 [ether_passive_monitor] Config DB in active_monitor done
# UVM_INFO ether_agent.sv(23) @ 0: uvm_test_top.env.A_agnt [uvm_test_top.env.A_agnt] driver connected to sequencer
# UVM_INFO eth_driver.sv(25) @ 35: uvm_test_top.env.A_agnt.drv [uvm_test_top.env.A_agnt.drv] Sending frame of 61 bytes (11 beats)
# UVM_INFO eth_driver.sv(42) @ 45: uvm_test_top.env.A_agnt.drv [DRIVER] TXD[0] = 55555555555555d5
# UVM_INFO eth_driver.sv(42) @ 55: uvm_test_top.env.A_agnt.drv [DRIVER] TXD[1] = ffffffffffff0011
# UVM_INFO eth_monitor.sv(43) @ 55: uvm_test_top.env.A_agnt.mon [uvm_test_top.env.A_agnt.mon] pkt_tx_data = 55555555555555d5
# UVM_INFO eth_driver.sv(42) @ 65: uvm_test_top.env.A_agnt.drv [DRIVER] TXD[2] = 2233445508000000
# UVM_INFO eth_driver.sv(42) @ 75: uvm_test_top.env.A_agnt.drv [DRIVER] TXD[3] = 43cfa5a76d5e493c
# UVM_INFO eth_driver.sv(42) @ 85: uvm_test_top.env.A_agnt.drv [DRIVER] TXD[4] = 7540d27772d22fd0
# UVM_INFO eth_driver.sv(42) @ 95: uvm_test_top.env.A_agnt.drv [DRIVER] TXD[5] = fc82d6ad8548fcd
# UVM_INFO eth_driver.sv(42) @ 105: uvm_test_top.env.A_agnt.drv [DRIVER] TXD[6] = a2c21c6ab0b73cc1
# UVM_INFO eth_driver.sv(42) @ 115: uvm_test_top.env.A_agnt.drv [DRIVER] TXD[7] = 81b6b2327d31bd33
# UVM_INFO eth_driver.sv(42) @ 125: uvm_test_top.env.A_agnt.drv [DRIVER] TXD[8] = fbdfe2195944059f
# UVM_INFO eth_driver.sv(42) @ 135: uvm_test_top.env.A_agnt.drv [DRIVER] TXD[9] = b11554fd520e4538
# UVM_INFO eth_driver.sv(42) @ 145: uvm_test_top.env.A_agnt.drv [DRIVER] TXD[10] = fc3bfa027b
# UVM_INFO eth_driver.sv(25) @ 155: uvm_test_top.env.A_agnt.drv [uvm_test_top.env.A_agnt.drv] Sending frame of 63 bytes (11 beats)
# UVM_INFO eth_driver.sv(42) @ 165: uvm_test_top.env.A_agnt.drv [DRIVER] TXD[0] = 55555555555555d5
# UVM_INFO eth_driver.sv(42) @ 175: uvm_test_top.env.A_agnt.drv [DRIVER] TXD[1] = ffffffffffff0011
# UVM_INFO eth_monitor.sv(43) @ 175: uvm_test_top.env.A_agnt.mon [uvm_test_top.env.A_agnt.mon] pkt_tx_data = 55555555555555d5
# Assertion Failed: mod
# UVM_INFO eth_driver.sv(42) @ 185: uvm_test_top.env.A_agnt.drv [DRIVER] TXD[2] = 2233445508000000
# Assertion Failed: mod
# UVM_INFO eth_driver.sv(42) @ 195: uvm_test_top.env.A_agnt.drv [DRIVER] TXD[3] = 1a05574b18514d5d
# Assertion Failed: mod
# UVM_INFO eth_driver.sv(42) @ 205: uvm_test_top.env.A_agnt.drv [DRIVER] TXD[4] = f50319b1a2ca4d41
# Assertion Failed: mod
# UVM_INFO eth_driver.sv(42) @ 215: uvm_test_top.env.A_agnt.drv [DRIVER] TXD[5] = e9d620241c4e5c76
# Assertion Failed: mod
# UVM_INFO eth_driver.sv(42) @ 225: uvm_test_top.env.A_agnt.drv [DRIVER] TXD[6] = 854fb31171df699f
# Assertion Failed: mod
# UVM_INFO eth_driver.sv(42) @ 235: uvm_test_top.env.A_agnt.drv [DRIVER] TXD[7] = 567767edf292c8d6
# Assertion Failed: mod
# UVM_INFO eth_driver.sv(42) @ 245: uvm_test_top.env.A_agnt.drv [DRIVER] TXD[8] = d1136f393d3b4ddf
# Assertion Failed: mod
# UVM_INFO eth_driver.sv(42) @ 255: uvm_test_top.env.A_agnt.drv [DRIVER] TXD[9] = 92a8007442ebd6be
# Assertion Failed: mod
# UVM_INFO eth_driver.sv(42) @ 265: uvm_test_top.env.A_agnt.drv [DRIVER] TXD[10] = 413c0708cb8b67
# Assertion Failed: mod
# UVM_INFO eth_driver.sv(25) @ 275: uvm_test_top.env.A_agnt.drv [uvm_test_top.env.A_agnt.drv] Sending frame of 77 bytes (13 beats)
# Assertion Failed: mod
# UVM_INFO eth_driver.sv(42) @ 285: uvm_test_top.env.A_agnt.drv [DRIVER] TXD[0] = 55555555555555d5
# Assertion Failed: mod
# UVM_INFO eth_driver.sv(42) @ 295: uvm_test_top.env.A_agnt.drv [DRIVER] TXD[1] = ffffffffffff0011
# UVM_INFO eth_monitor.sv(43) @ 295: uvm_test_top.env.A_agnt.mon [uvm_test_top.env.A_agnt.mon] pkt_tx_data = 55555555555555d5
# Assertion Failed: mod
# UVM_INFO eth_driver.sv(42) @ 305: uvm_test_top.env.A_agnt.drv [DRIVER] TXD[2] = 2233445508000000
# Assertion Failed: mod
# UVM_INFO eth_driver.sv(42) @ 315: uvm_test_top.env.A_agnt.drv [DRIVER] TXD[3] = f5add95a3b488441
# Assertion Failed: mod
# UVM_INFO eth_driver.sv(42) @ 325: uvm_test_top.env.A_agnt.drv [DRIVER] TXD[4] = b3bbe4db059ebffa
# Assertion Failed: mod
# UVM_INFO eth_driver.sv(42) @ 335: uvm_test_top.env.A_agnt.drv [DRIVER] TXD[5] = d131140a83f6dab4
# Assertion Failed: mod
# UVM_INFO eth_driver.sv(42) @ 345: uvm_test_top.env.A_agnt.drv [DRIVER] TXD[6] = c9a4b7d819e3f325
# Assertion Failed: mod
# UVM_INFO eth_driver.sv(42) @ 355: uvm_test_top.env.A_agnt.drv [DRIVER] TXD[7] = 5baab98e49da7ea
# Assertion Failed: mod
# UVM_INFO eth_driver.sv(42) @ 365: uvm_test_top.env.A_agnt.drv [DRIVER] TXD[8] = e5e1db8cf226fc5e
# Assertion Failed: mod
# UVM_INFO eth_driver.sv(42) @ 375: uvm_test_top.env.A_agnt.drv [DRIVER] TXD[9] = 964ff433a0b69c3e
# Assertion Failed: mod
# UVM_INFO eth_driver.sv(42) @ 385: uvm_test_top.env.A_agnt.drv [DRIVER] TXD[10] = b544eed5f7525ed1
# Assertion Failed: mod
# UVM_INFO eth_driver.sv(42) @ 395: uvm_test_top.env.A_agnt.drv [DRIVER] TXD[11] = dcc3934bc55b98b4
# Assertion Failed: mod
# UVM_INFO eth_driver.sv(42) @ 405: uvm_test_top.env.A_agnt.drv [DRIVER] TXD[12] = c532b9a9a0
# UVM_INFO eth_pas_mon.sv(41) @ 405: uvm_test_top.env.P_agnt.mon2 [uvm_test_top.env.P_agnt.mon2] pkt_rx_data=6148914691236517333 , pkt_rx_avail=0
# Assertion Failed: mod
# UVM_INFO ether_test.sv(21) @ 415: uvm_test_top [uvm_test_top] seq is connected to seqr in run phase
# UVM_INFO eth_pas_mon.sv(41) @ 415: uvm_test_top.env.P_agnt.mon2 [uvm_test_top.env.P_agnt.mon2] pkt_rx_data=18446744073709486097 , pkt_rx_avail=0
# UVM_INFO eth_pas_mon.sv(41) @ 425: uvm_test_top.env.P_agnt.mon2 [uvm_test_top.env.P_agnt.mon2] pkt_rx_data=2464388553098919936 , pkt_rx_avail=0
# UVM_INFO eth_pas_mon.sv(41) @ 435: uvm_test_top.env.P_agnt.mon2 [uvm_test_top.env.P_agnt.mon2] pkt_rx_data=4886306259233294652 , pkt_rx_avail=0
# UVM_INFO eth_pas_mon.sv(41) @ 445: uvm_test_top.env.P_agnt.mon2 [uvm_test_top.env.P_agnt.mon2] pkt_rx_data=8448984311416369104 , pkt_rx_avail=0
# UVM_INFO eth_pas_mon.sv(41) @ 455: uvm_test_top.env.P_agnt.mon2 [uvm_test_top.env.P_agnt.mon2] pkt_rx_data=1137208842830254029 , pkt_rx_avail=0
# UVM_INFO eth_pas_mon.sv(41) @ 465: uvm_test_top.env.P_agnt.mon2 [uvm_test_top.env.P_agnt.mon2] pkt_rx_data=11727967624183102657 , pkt_rx_avail=0
# UVM_INFO eth_pas_mon.sv(41) @ 475: uvm_test_top.env.P_agnt.mon2 [uvm_test_top.env.P_agnt.mon2] pkt_rx_data=9346854006572563763 , pkt_rx_avail=0
# UVM_INFO eth_pas_mon.sv(41) @ 485: uvm_test_top.env.P_agnt.mon2 [uvm_test_top.env.P_agnt.mon2] pkt_rx_data=18149473621826078111 , pkt_rx_avail=0
# UVM_INFO eth_pas_mon.sv(41) @ 495: uvm_test_top.env.P_agnt.mon2 [uvm_test_top.env.P_agnt.mon2] pkt_rx_data=12760198566204294456 , pkt_rx_avail=0
# UVM_INFO eth_pas_mon.sv(41) @ 505: uvm_test_top.env.P_agnt.mon2 [uvm_test_top.env.P_agnt.mon2] pkt_rx_data=1083325544300 , pkt_rx_avail=0
# UVM_INFO eth_pas_mon.sv(41) @ 515: uvm_test_top.env.P_agnt.mon2 [uvm_test_top.env.P_agnt.mon2] pkt_rx_data=1083325544300 , pkt_rx_avail=0
# Assertion Failed: mod
# UVM_INFO eth_pas_mon.sv(41) @ 545: uvm_test_top.env.P_agnt.mon2 [uvm_test_top.env.P_agnt.mon2] pkt_rx_data=6148914691236517333 , pkt_rx_avail=0
# Assertion Failed: mod
# UVM_INFO eth_pas_mon.sv(41) @ 555: uvm_test_top.env.P_agnt.mon2 [uvm_test_top.env.P_agnt.mon2] pkt_rx_data=18446744073709486097 , pkt_rx_avail=0
# UVM_INFO eth_pas_mon.sv(41) @ 565: uvm_test_top.env.P_agnt.mon2 [uvm_test_top.env.P_agnt.mon2] pkt_rx_data=2464388553098919936 , pkt_rx_avail=0
# UVM_INFO eth_pas_mon.sv(41) @ 575: uvm_test_top.env.P_agnt.mon2 [uvm_test_top.env.P_agnt.mon2] pkt_rx_data=1875000799911824733 , pkt_rx_avail=0
# UVM_INFO eth_pas_mon.sv(41) @ 585: uvm_test_top.env.P_agnt.mon2 [uvm_test_top.env.P_agnt.mon2] pkt_rx_data=17654983214953549121 , pkt_rx_avail=0
# UVM_INFO eth_pas_mon.sv(41) @ 595: uvm_test_top.env.P_agnt.mon2 [uvm_test_top.env.P_agnt.mon2] pkt_rx_data=16849690395319098486 , pkt_rx_avail=0
# UVM_INFO eth_pas_mon.sv(41) @ 605: uvm_test_top.env.P_agnt.mon2 [uvm_test_top.env.P_agnt.mon2] pkt_rx_data=9606093417710840223 , pkt_rx_avail=0
# UVM_INFO eth_pas_mon.sv(41) @ 615: uvm_test_top.env.P_agnt.mon2 [uvm_test_top.env.P_agnt.mon2] pkt_rx_data=6230562881164986582 , pkt_rx_avail=0
# UVM_INFO eth_pas_mon.sv(41) @ 625: uvm_test_top.env.P_agnt.mon2 [uvm_test_top.env.P_agnt.mon2] pkt_rx_data=15065507470115556831 , pkt_rx_avail=0
# UVM_INFO eth_pas_mon.sv(41) @ 635: uvm_test_top.env.P_agnt.mon2 [uvm_test_top.env.P_agnt.mon2] pkt_rx_data=10567697024963827390 , pkt_rx_avail=0
# UVM_INFO eth_pas_mon.sv(41) @ 645: uvm_test_top.env.P_agnt.mon2 [uvm_test_top.env.P_agnt.mon2] pkt_rx_data=18361874396187610 , pkt_rx_avail=0
# UVM_INFO eth_pas_mon.sv(41) @ 655: uvm_test_top.env.P_agnt.mon2 [uvm_test_top.env.P_agnt.mon2] pkt_rx_data=18361874396187610 , pkt_rx_avail=0
# Assertion Failed: mod
# UVM_INFO eth_pas_mon.sv(41) @ 685: uvm_test_top.env.P_agnt.mon2 [uvm_test_top.env.P_agnt.mon2] pkt_rx_data=6148914691236517333 , pkt_rx_avail=0
# Assertion Failed: mod
# UVM_INFO eth_pas_mon.sv(41) @ 695: uvm_test_top.env.P_agnt.mon2 [uvm_test_top.env.P_agnt.mon2] pkt_rx_data=18446744073709486097 , pkt_rx_avail=0
# UVM_INFO eth_pas_mon.sv(41) @ 705: uvm_test_top.env.P_agnt.mon2 [uvm_test_top.env.P_agnt.mon2] pkt_rx_data=2464388553098919936 , pkt_rx_avail=0
# UVM_INFO eth_pas_mon.sv(41) @ 715: uvm_test_top.env.P_agnt.mon2 [uvm_test_top.env.P_agnt.mon2] pkt_rx_data=17703044691828180033 , pkt_rx_avail=0
# UVM_INFO eth_pas_mon.sv(41) @ 725: uvm_test_top.env.P_agnt.mon2 [uvm_test_top.env.P_agnt.mon2] pkt_rx_data=12951196782777253882 , pkt_rx_avail=0
# UVM_INFO eth_pas_mon.sv(41) @ 735: uvm_test_top.env.P_agnt.mon2 [uvm_test_top.env.P_agnt.mon2] pkt_rx_data=15073851463181982388 , pkt_rx_avail=0
# UVM_INFO eth_pas_mon.sv(41) @ 745: uvm_test_top.env.P_agnt.mon2 [uvm_test_top.env.P_agnt.mon2] pkt_rx_data=14529940436579250981 , pkt_rx_avail=0
# UVM_INFO eth_pas_mon.sv(41) @ 755: uvm_test_top.env.P_agnt.mon2 [uvm_test_top.env.P_agnt.mon2] pkt_rx_data=412830989016737770 , pkt_rx_avail=0
# UVM_INFO eth_pas_mon.sv(41) @ 765: uvm_test_top.env.P_agnt.mon2 [uvm_test_top.env.P_agnt.mon2] pkt_rx_data=16564762302849940574 , pkt_rx_avail=0
# UVM_INFO eth_pas_mon.sv(41) @ 775: uvm_test_top.env.P_agnt.mon2 [uvm_test_top.env.P_agnt.mon2] pkt_rx_data=10831144131426163774 , pkt_rx_avail=0
# UVM_INFO eth_pas_mon.sv(41) @ 785: uvm_test_top.env.P_agnt.mon2 [uvm_test_top.env.P_agnt.mon2] pkt_rx_data=13061827422026096337 , pkt_rx_avail=0
# UVM_INFO eth_pas_mon.sv(41) @ 795: uvm_test_top.env.P_agnt.mon2 [uvm_test_top.env.P_agnt.mon2] pkt_rx_data=15907720262445668532 , pkt_rx_avail=0
# UVM_INFO eth_pas_mon.sv(41) @ 805: uvm_test_top.env.P_agnt.mon2 [uvm_test_top.env.P_agnt.mon2] pkt_rx_data=846954479182 , pkt_rx_avail=0
# UVM_INFO eth_pas_mon.sv(41) @ 815: uvm_test_top.env.P_agnt.mon2 [uvm_test_top.env.P_agnt.mon2] pkt_rx_data=846954479182 , pkt_rx_avail=0
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# Assertion Failed: mod
# UVM_INFO ether_test.sv(24) @ 5415: uvm_test_top [uvm_test_top] drop objection is completed
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 5415: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   88
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [DRIVER]    35
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [ether_active_monitor]     1
# [ether_passive_monitor]     1
# [uvm_test_top]     2
# [uvm_test_top.env.A_agnt]     1
# [uvm_test_top.env.A_agnt.drv]     3
# [uvm_test_top.env.A_agnt.mon]     3
# [uvm_test_top.env.P_agnt.mon2]    38
# ** Note: $finish    : C:/questasim64_10.7c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 5415 ns  Iteration: 54  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_10.7c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# End time: 12:35:56 on Oct 27,2025, Elapsed time: 0:06:44
# Errors: 0, Warnings: 2
