Release 14.7 par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

LNxP220C1::  Mon Mar 21 14:13:08 2016

par -w -intstyle ise -ol high -xe n -mt 4 top_map.ncd top.ncd top.pcf 


Constraints file: top.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 5,350 out of  54,576    9%
    Number used as Flip Flops:               5,350
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      4,340 out of  27,288   15%
    Number used as logic:                    4,004 out of  27,288   14%
      Number using O6 output only:           2,370
      Number using O5 output only:             295
      Number using O5 and O6:                1,339
      Number used as ROM:                        0
    Number used as Memory:                      57 out of   6,408    1%
      Number used as Dual Port RAM:             32
        Number using O6 output only:            24
        Number using O5 output only:             0
        Number using O5 and O6:                  8
      Number used as Single Port RAM:            0
      Number used as Shift Register:            25
        Number using O6 output only:             9
        Number using O5 output only:             0
        Number using O5 and O6:                 16
    Number used exclusively as route-thrus:    279
      Number with same-slice register load:    261
      Number with same-slice carry load:        18
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,820 out of   6,822   26%
  Number of MUXCYs used:                       664 out of  13,644    4%
  Number of LUT Flip Flop pairs used:        5,363
    Number with an unused Flip Flop:         1,142 out of   5,363   21%
    Number with an unused LUT:               1,023 out of   5,363   19%
    Number of fully used LUT-FF pairs:       3,198 out of   5,363   59%
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        50 out of     218   22%
    Number of LOCed IOBs:                       50 out of      50  100%
    IOB Flip Flops:                             11
    IOB Master Pads:                             2
    IOB Slave Pads:                              2

Specific Feature Utilization:
  Number of RAMB16BWERs:                        36 out of     116   31%
  Number of RAMB8BWERs:                          0 out of     232    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6%
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                      12 out of      16   75%
    Number used as BUFGs:                       12
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12%
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                  10 out of     376    2%
    Number used as ILOGIC2s:                    10
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        10 out of     376    2%
    Number used as IODELAY2s:                   10
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                  0
  Number of OLOGIC2/OSERDES2s:                   1 out of     376    1%
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      58    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       4   25%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

PAR will use up to 4 processors
WARNING:Timing:3159 - The DCM, clocks/dcm0, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists
   between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains must be constrained using
   FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
WARNING:Par:288 - The signal eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_O has no
   load.  PAR will not attempt to route this signal.
Starting Multi-threaded Router


Phase  1  : 26623 unrouted;      REAL time: 21 secs 

Phase  2  : 22806 unrouted;      REAL time: 29 secs 

Phase  3  : 9955 unrouted;      REAL time: 46 secs 

Phase  4  : 9955 unrouted; (Setup:1042, Hold:11792, Component Switching Limit:0)     REAL time: 51 secs 

Updating file: top.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:1182, Hold:10291, Component Switching Limit:0)     REAL time: 1 mins 7 secs 

Phase  6  : 0 unrouted; (Setup:1182, Hold:10291, Component Switching Limit:0)     REAL time: 1 mins 10 secs 

Phase  7  : 0 unrouted; (Setup:1182, Hold:10291, Component Switching Limit:0)     REAL time: 2 mins 8 secs 

Phase  8  : 0 unrouted; (Setup:1182, Hold:10291, Component Switching Limit:0)     REAL time: 2 mins 8 secs 

Phase  9  : 0 unrouted; (Setup:1182, Hold:10291, Component Switching Limit:0)     REAL time: 2 mins 8 secs 
WARNING:Route:522 - Unusually high hold time violation detected among 6 connections.The router will continue and try to fix it 
	myprogrammer/_i000001/shiftregister<3>:AQ -> myprogrammer/p_sda:AX -2243
	myprogrammer/_i000001/prescaler<7>:AQ -> myprogrammer/p_reset:A4 -2195
	myprogrammer/p_reset:A -> myprogrammer/p_sda:CE -2195
	myprogrammer/_i000001/prescaler<3>:DQ -> myprogrammer/p_reset:A3 -2152
	myprogrammer/_i000001/prescaler<7>:BQ -> myprogrammer/p_reset:A5 -2147
	myprogrammer/_i000001/prescaler<3>:BQ -> myprogrammer/p_reset:A2 -2038


Phase 10  : 0 unrouted; (Setup:1182, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 9 secs 

Phase 11  : 0 unrouted; (Setup:1182, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 12 secs 
Total REAL time to Router completion: 2 mins 12 secs 
Total CPU time to Router completion (all processors): 2 mins 45 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|              clk125 | BUFGMUX_X2Y10| No   |  978 |  0.514     |  1.726      |
+---------------------+--------------+------+------+------------+-------------+
|             ipb_clk | BUFGMUX_X3Y16| No   |  258 |  0.059     |  1.273      |
+---------------------+--------------+------+------+------------+-------------+
|          eth/rx_clk |  BUFGMUX_X2Y3|Yes   |  107 |  0.040     |  1.251      |
+---------------------+--------------+------+------+------------+-------------+
|       slaves/SYSCLK | BUFGMUX_X2Y11| No   |  110 |  0.035     |  1.274      |
+---------------------+--------------+------+------+------------+-------------+
|slaves/TDCchannels/C |              |      |      |            |             |
|                LK_0 |  BUFGMUX_X3Y8| No   |    6 |  0.009     |  1.249      |
+---------------------+--------------+------+------+------------+-------------+
|slaves/TDCchannels/d |              |      |      |            |             |
|      c2/TDCcore/hit |  BUFGMUX_X2Y4| No   |    5 |  0.012     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|slaves/TDCchannels/d |              |      |      |            |             |
|      c1/TDCcore/hit |  BUFGMUX_X3Y6| No   |    4 |  0.008     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|            sysclk_b |         Local|      |  113 |  8.230     | 11.043      |
+---------------------+--------------+------+------+------------+-------------+
|       eth/rx_clk_io |         Local|      |   10 |  0.007     |  1.514      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 1182 (Setup: 1182, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to ensure the best options
   are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
Number of Timing Constraints that were not applied: 6

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* NET "slaves/TDCchannels/dc2/TDCcore/hit"  | NETSKEW     |    -0.269ns|     0.269ns|       1|         269
  MAXSKEW = 0 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* NET "slaves/TDCchannels/dc1/TDCcore/hit"  | NETSKEW     |    -0.260ns|     0.260ns|       1|         260
  MAXSKEW = 0 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_CLK_0_to_Hit2 = MAXDELAY FROM TIMEGRP  | SETUP       |    -0.252ns|     1.252ns|       2|         266
  "GRPCLK_0" TO TIMEGRP "GRPhit2" 1 ns      | HOLD        |     0.433ns|            |       0|           0
      DATAPATHONLY                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_CLK_0_to_Hit1 = MAXDELAY FROM TIMEGRP  | SETUP       |    -0.156ns|     1.156ns|       2|         296
  "GRPCLK_0" TO TIMEGRP "GRPhit1" 1 ns      | HOLD        |     0.446ns|            |       0|           0
      DATAPATHONLY                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* NET "slaves/SYSCLK" MAXSKEW = 0 ns        | NETSKEW     |    -0.091ns|     0.091ns|       1|          91
----------------------------------------------------------------------------------------------------------
  TS_SYSCLK_to_IPBCLK = MAXDELAY FROM TIMEG | SETUP       |     0.066ns|     1.934ns|       0|           0
  RP "GRPSYSCLK" TO TIMEGRP "GRPIPBCLK"     | HOLD        |     0.559ns|            |       0|           0
       2 ns DATAPATHONLY                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_slaves_TDCchannels_PLLgen_clkout0 = PE | SETUP       |     0.156ns|     2.812ns|       0|           0
  RIOD TIMEGRP         "slaves_TDCchannels_ | HOLD        |     0.405ns|            |       0|           0
  PLLgen_clkout0" TS_sysclk * 3.2 HIGH 50%  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_IPBCLK_to_SYSCLK = MAXDELAY FROM TIMEG | SETUP       |     0.271ns|     1.729ns|       0|           0
  RP "GRPIPBCLK" TO TIMEGRP "GRPSYSCLK"     | HOLD        |     0.771ns|            |       0|           0
       2 ns DATAPATHONLY                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 2 ns VALID 3 ns BEFORE COMP " | SETUP       |     0.313ns|     1.687ns|       0|           0
  gmii_rx_clk"                              | HOLD        |     0.611ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 1 | SETUP       |     0.387ns|     9.613ns|       0|           0
  00 MHz HIGH 50%                           | HOLD        |     0.219ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_slaves_TDCchannels_PLLgen_clkout4 = PE | SETUP       |     0.406ns|     4.802ns|       0|           0
  RIOD TIMEGRP         "slaves_TDCchannels_ | HOLD        |     0.387ns|            |       0|           0
  PLLgen_clkout4" TS_sysclk * 1.92 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clocks_clk_125_i = PERIOD TIMEGRP "clo | SETUP       |     0.432ns|     7.568ns|       0|           0
  cks_clk_125_i" TS_sysclk * 1.25 HIGH      | HOLD        |     0.374ns|            |       0|           0
      50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_slaves_TDCchannels_PLLgen_clkout3 = PE | MINPERIOD   |     1.395ns|     1.730ns|       0|           0
  RIOD TIMEGRP         "slaves_TDCchannels_ |             |            |            |        |            
  PLLgen_clkout3" TS_sysclk * 3.2 PHASE 1.1 |             |            |            |        |            
  71875 ns         HIGH 50%                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_slaves_TDCchannels_PLLgen_clkout1 = PE | MINPERIOD   |     1.395ns|     1.730ns|       0|           0
  RIOD TIMEGRP         "slaves_TDCchannels_ |             |            |            |        |            
  PLLgen_clkout1" TS_sysclk * 3.2 PHASE 0.3 |             |            |            |        |            
  90625 ns         HIGH 50%                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_slaves_TDCchannels_PLLgen_clkout2 = PE | MINPERIOD   |     1.395ns|     1.730ns|       0|           0
  RIOD TIMEGRP         "slaves_TDCchannels_ |             |            |            |        |            
  PLLgen_clkout2" TS_sysclk * 3.2 PHASE 0.7 |             |            |            |        |            
  8125 ns         HIGH 50%                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hit2Divider = MAXDELAY FROM TIMEGRP "G | SETUP       |     2.505ns|     1.495ns|       0|           0
  RPinputhit2" TO TIMEGRP "GRPSYSCLK" 4     | HOLD        |     0.501ns|            |       0|           0
       ns DATAPATHONLY                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hit1Divider = MAXDELAY FROM TIMEGRP "G | SETUP       |     2.607ns|     1.393ns|       0|           0
  RPinputhit1" TO TIMEGRP "GRPSYSCLK" 4     | HOLD        |     0.523ns|            |       0|           0
       ns DATAPATHONLY                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_ | SETUP       |     3.825ns|     4.175ns|       0|           0
  clk" 125 MHz HIGH 50%                     | HOLD        |     0.290ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_eth_rx_clk_io = PERIOD TIMEGRP "eth_rx | MINPERIOD   |     6.941ns|     1.059ns|       0|           0
  _clk_io" TS_GMII_RX_CLK HIGH 50%          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clo | SETUP       |    19.289ns|    12.711ns|       0|           0
  cks_clk_ipb_i" TS_sysclk * 0.3125         | HOLD        |     0.393ns|            |       0|           0
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_Hit2_to_SYSCLK = MAXDELAY FROM TIMEGRP | N/A         |         N/A|         N/A|     N/A|         N/A
   "GRPhit2" TO TIMEGRP "GRPSYSCLK" 1       |             |            |            |        |            
     ns DATAPATHONLY                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_Hit1_to_SYSCLK = MAXDELAY FROM TIMEGRP | N/A         |         N/A|         N/A|     N/A|         N/A
   "GRPhit1" TO TIMEGRP "GRPSYSCLK" 1       |             |            |            |        |            
     ns DATAPATHONLY                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_tig_125_ipb_path" TIG            | SETUP       |         N/A|    10.015ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_tig_ipb_125_path" TIG            | SETUP       |         N/A|    11.879ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER C | MAXDELAY    |         N/A|    14.787ns|     N/A|           0
  OMP "sysclk" REFERENCE_PIN BEL         "g |             |            |            |        |            
  mii_gtx_clk" "RISING"                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sysclk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sysclk                      |     10.000ns|      9.613ns|      9.460ns|            0|            0|         6019|        84634|
| TS_clocks_clk_125_i           |      8.000ns|      7.568ns|          N/A|            0|            0|        49427|            0|
| TS_clocks_clk_ipb_i           |     32.000ns|     12.711ns|          N/A|            0|            0|        31713|            0|
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout3                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout1                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      2.812ns|          N/A|            0|            0|           18|            0|
| lkout0                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      5.208ns|      4.802ns|          N/A|            0|            0|         3476|            0|
| lkout4                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout2                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_GMII_RX_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_GMII_RX_CLK                 |      8.000ns|      4.175ns|      1.059ns|            0|            0|         1797|            0|
| TS_eth_rx_clk_io              |      8.000ns|      1.059ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

5 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 5 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 15 secs 
Total CPU time to PAR completion (all processors): 2 mins 48 secs 

Peak Memory Usage:  1283 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 7 errors found.

Number of error messages: 0
Number of warning messages: 10
Number of info messages: 1

Writing design to file top.ncd



PAR done!
