# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 423699437 # Weave simulation time
 time: # Simulator time breakdown
  init: 2792653490222
  bound: 10885291998
  weave: 516523522
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 8421 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 84210990 # Simulated unhalted cycles
   cCycles: 9939240 # Cycles due to contention stalls
   instrs: 100010161 # Simulated instructions
   uops: 132226841 # Retired micro-ops
   bbls: 1458089 # Basic blocks
   approxInstrs: 967648 # Instrs with approx uop decoding
   mispredBranches: 1056 # Mispredicted branches
   condBranches: 120271 # conditional branches
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 6774137 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 4033631 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 267 # GETS misses
   mGETXIM: 0 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 22 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 33108 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 36015582 # Filtered GETS hits
   fhGETX: 9625255 # Filtered GETX hits
   hGETS: 6190405 # GETS hits
   hGETX: 1584223 # GETX hits
   mGETS: 617656 # GETS misses
   mGETXIM: 140002 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 7 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 62535200 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 257369 # GETS hits
   hGETX: 4 # GETX hits
   mGETS: 360554 # GETS misses
   mGETXIM: 139998 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 616105 # Clean evictions (from lower level)
   PUTX: 141034 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 54989058 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 17401 # GETS hits
   hGETX: 5642 # GETX hits
   mGETS: 343153 # GETS misses
   mGETXIM: 134356 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 356539 # Clean evictions (from lower level)
   PUTX: 139917 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 42975810 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 119335 # Read requests
   wr: 33761 # Write requests
   rdlat: 17435895 # Total latency experienced by read requests
   wrlat: 5561805 # Total latency experienced by write requests
   rdhits: 10 # Read row hits
   wrhits: 130 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 77222
    14: 20623
    15: 6188
    16: 1508
    17: 5001
    18: 966
    19: 1065
    20: 872
    21: 176
    22: 462
    23: 96
    24: 302
    25: 3016
    26: 359
    27: 138
    28: 167
    29: 74
    30: 73
    31: 39
    32: 49
    33: 44
    34: 50
    35: 78
    36: 69
    37: 56
    38: 64
    39: 66
    40: 80
    41: 53
    42: 66
    43: 51
    44: 26
    45: 20
    46: 13
    47: 43
    48: 59
    49: 26
    50: 19
    51: 14
    52: 9
    53: 5
    54: 6
    55: 9
    56: 2
    57: 4
    58: 4
    59: 2
    60: 1
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 119372 # Read requests
   wr: 33770 # Write requests
   rdlat: 17412678 # Total latency experienced by read requests
   wrlat: 5561266 # Total latency experienced by write requests
   rdhits: 4 # Read row hits
   wrhits: 137 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 77331
    14: 20653
    15: 6215
    16: 1522
    17: 4993
    18: 970
    19: 1045
    20: 858
    21: 176
    22: 465
    23: 108
    24: 377
    25: 2905
    26: 386
    27: 105
    28: 123
    29: 73
    30: 69
    31: 37
    32: 52
    33: 53
    34: 46
    35: 76
    36: 79
    37: 62
    38: 73
    39: 65
    40: 54
    41: 51
    42: 61
    43: 56
    44: 39
    45: 25
    46: 17
    47: 40
    48: 45
    49: 22
    50: 11
    51: 9
    52: 7
    53: 4
    54: 4
    55: 3
    56: 2
    57: 1
    58: 1
    59: 1
    60: 2
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 119411 # Read requests
   wr: 33811 # Write requests
   rdlat: 17444639 # Total latency experienced by read requests
   wrlat: 5556476 # Total latency experienced by write requests
   rdhits: 3 # Read row hits
   wrhits: 119 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 77248
    14: 20678
    15: 6128
    16: 1590
    17: 4997
    18: 972
    19: 1055
    20: 874
    21: 174
    22: 412
    23: 156
    24: 316
    25: 2972
    26: 400
    27: 119
    28: 142
    29: 85
    30: 64
    31: 50
    32: 54
    33: 47
    34: 49
    35: 68
    36: 69
    37: 75
    38: 91
    39: 49
    40: 66
    41: 58
    42: 45
    43: 41
    44: 22
    45: 17
    46: 15
    47: 41
    48: 65
    49: 29
    50: 14
    51: 16
    52: 7
    53: 5
    54: 10
    55: 10
    56: 4
    57: 5
    58: 3
    59: 4
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 119390 # Read requests
   wr: 33800 # Write requests
   rdlat: 17428636 # Total latency experienced by read requests
   wrlat: 5555980 # Total latency experienced by write requests
   rdhits: 2 # Read row hits
   wrhits: 114 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 77233
    14: 20724
    15: 6157
    16: 1551
    17: 4984
    18: 983
    19: 1064
    20: 861
    21: 176
    22: 428
    23: 168
    24: 427
    25: 2872
    26: 365
    27: 101
    28: 132
    29: 65
    30: 48
    31: 55
    32: 58
    33: 54
    34: 56
    35: 59
    36: 70
    37: 70
    38: 66
    39: 68
    40: 78
    41: 60
    42: 88
    43: 55
    44: 33
    45: 20
    46: 14
    47: 35
    48: 41
    49: 19
    50: 15
    51: 7
    52: 10
    53: 3
    54: 4
    55: 4
    56: 3
    57: 3
    58: 1
    59: 2
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 8421
  rqSzHist: # Run queue size histogram
   0: 8421
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 84210990
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100010161
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
