void *runtime_ctrl_dcr_1727()
{
  void *v0; // r0
  void *v1; // r4
  double v3[123]; // [sp+0h] [bp-3D8h] BYREF

  memset(v3, 0, sizeof(v3));
  LODWORD(v3[35]) = 3625540;
  HIDWORD(v3[43]) = 210;
  LODWORD(v3[44]) = 500;
  v3[36] = 0.0;
  LODWORD(v3[37]) = 7496548;
  HIDWORD(v3[45]) = sensor_info_dcr_1727;
  *(_QWORD *)&v3[46] = qword_2D0A6C;
  *(_QWORD *)&v3[47] = qword_2D0A74;
  *(_QWORD *)&v3[48] = qword_2D0A7C;
  v0 = calloc(1u, 0x3D8u);
  LODWORD(v3[0]) = backend_init_base;
  HIDWORD(v3[0]) = reset_base;
  LODWORD(v3[2]) = dhash_mining_start_base;
  HIDWORD(v3[2]) = dhash_mining_stop_base;
  LODWORD(v3[3]) = dhash_mining_reset_base;
  HIDWORD(v3[3]) = backend_exit_base;
  LODWORD(v3[4]) = push_work_base;
  HIDWORD(v3[4]) = async_push_work_base;
  LODWORD(v3[5]) = pop_ans_base;
  HIDWORD(v3[5]) = try_pop_ans_base;
  LODWORD(v3[7]) = softreset_all_chip_dcr;
  LODWORD(v3[8]) = work_2_packet_dcr;
  HIDWORD(v3[8]) = packet_2_nonce_dcr;
  LODWORD(v3[9]) = check_nonce_dcr;
  HIDWORD(v3[9]) = global_idx_init_dcr;
  LODWORD(v3[10]) = global_idx_free_dcr;
  HIDWORD(v3[10]) = set_baud_dcr;
  LODWORD(v3[11]) = sub_C69BC;
  HIDWORD(v3[11]) = sub_C68A4;
  LODWORD(v3[12]) = sub_C4E64;
  v1 = v0;
  LODWORD(v3[13]) = sub_C65D4;
  HIDWORD(v3[13]) = sub_C61F8;
  LODWORD(v3[14]) = sub_C5E28;
  HIDWORD(v3[14]) = sub_C5954;
  LODWORD(v3[15]) = sub_C55A8;
  LODWORD(v3[16]) = get_chip_status_dcr;
  HIDWORD(v3[16]) = get_theory_hashrate_dcr;
  LODWORD(v3[17]) = get_sale_hashrate_dcr;
  HIDWORD(v3[17]) = get_qualify_hashrate_dcr;
  LODWORD(v3[18]) = get_qualify_nonce_num_dcr;
  HIDWORD(v3[18]) = set_sensor_extern_mode_dcr;
  LODWORD(v3[19]) = read_sensor_temp_local_dcr;
  HIDWORD(v3[19]) = read_sensor_temp_remote_dcr;
  LODWORD(v3[51]) = 39;
  LODWORD(v3[20]) = parameter_update_dcr;
  HIDWORD(v3[100]) = 280;
  HIDWORD(v3[20]) = overclock_update_dcr;
  LODWORD(v3[21]) = get_pcba_test_level_dcr;
  HIDWORD(v3[21]) = get_packet_remain_len_dcr;
  HIDWORD(v3[23]) = set_frequency_dcr;
  HIDWORD(v3[25]) = sub_C7248;
  LODWORD(v3[26]) = sub_C4398;
  HIDWORD(v3[26]) = sub_C4E7C;
  LODWORD(v3[27]) = top_init_dcr;
  HIDWORD(v3[27]) = misc_reinit_dcr;
  LODWORD(v3[28]) = dhash_start_dcr;
  LODWORD(v3[30]) = set_chipaddr_base;
  HIDWORD(v3[30]) = set_inactive_base;
  LODWORD(v3[31]) = set_chip_reg_base;
  HIDWORD(v3[31]) = set_core_reg_base_9;
  LODWORD(v3[32]) = set_core_reg_base_9;
  HIDWORD(v3[32]) = set_core_enable_base;
  LODWORD(v3[33]) = sync_get_status_base;
  HIDWORD(v3[33]) = sync_get_chip_reg_base;
  HIDWORD(v3[34]) = sync_get_core_reg_base3;
  *(_QWORD *)&v3[38] = 0x100001727LL;
  HIDWORD(v3[62]) = 1;
  *(_QWORD *)&v3[39] = 0xC00000005CLL;
  *(_QWORD *)&v3[40] = 0x4000002F8LL;
  HIDWORD(v3[41]) = 2;
  *(_QWORD *)&v3[101] = 0x400000050LL;
  *(_QWORD *)&v3[102] = 0xB000000BALL;
  v3[117] = 1.18750933e20;
  LODWORD(v3[118]) = 1520;
  LOBYTE(v3[119]) = 15;
  *(_QWORD *)&v3[120] = 4774;
  memcpy(v0, v3, 0x3D8u);
  return v1;
}
