{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1447856793090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1447856793090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 18 08:26:32 2015 " "Processing started: Wed Nov 18 08:26:32 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1447856793090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1447856793090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TetrisCar_VGA -c TetrisCar_VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off TetrisCar_VGA -c TetrisCar_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1447856793090 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1447856793861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "psrg/random.vhd 2 1 " "Found 2 design units, including 1 entities, in source file psrg/random.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 random-Behavioral " "Found design unit 1: random-Behavioral" {  } { { "PSRG/random.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/PSRG/random.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447856794381 ""} { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "PSRG/random.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/PSRG/random.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447856794381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447856794381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/v semestre/sistemas digitales avanzados/proyectos/vga/lineaverde_vga/psv_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/v semestre/sistemas digitales avanzados/proyectos/vga/lineaverde_vga/psv_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PSV_Block-RTL " "Found design unit 1: PSV_Block-RTL" {  } { { "../LineaVerde_VGA/PSV_Block.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/LineaVerde_VGA/PSV_Block.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447856794391 ""} { "Info" "ISGN_ENTITY_NAME" "1 PSV_Block " "Found entity 1: PSV_Block" {  } { { "../LineaVerde_VGA/PSV_Block.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/LineaVerde_VGA/PSV_Block.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447856794391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447856794391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/v semestre/sistemas digitales avanzados/proyectos/vga/lineaverde_vga/psh_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/v semestre/sistemas digitales avanzados/proyectos/vga/lineaverde_vga/psh_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PSH_Block-RTL " "Found design unit 1: PSH_Block-RTL" {  } { { "../LineaVerde_VGA/PSH_Block.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/LineaVerde_VGA/PSH_Block.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447856794391 ""} { "Info" "ISGN_ENTITY_NAME" "1 PSH_Block " "Found entity 1: PSH_Block" {  } { { "../LineaVerde_VGA/PSH_Block.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/LineaVerde_VGA/PSH_Block.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447856794391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447856794391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphics.vhd 2 1 " "Found 2 design units, including 1 entities, in source file graphics.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 graphics-RTL " "Found design unit 1: graphics-RTL" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447856794401 ""} { "Info" "ISGN_ENTITY_NAME" "1 graphics " "Found entity 1: graphics" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447856794401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447856794401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetriscar_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tetriscar_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TetrisCar_VGA-RTL " "Found design unit 1: TetrisCar_VGA-RTL" {  } { { "TetrisCar_VGA.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/TetrisCar_VGA.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447856794411 ""} { "Info" "ISGN_ENTITY_NAME" "1 TetrisCar_VGA " "Found entity 1: TetrisCar_VGA" {  } { { "TetrisCar_VGA.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/TetrisCar_VGA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447856794411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447856794411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_frec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_frec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_frec-RTL " "Found design unit 1: div_frec-RTL" {  } { { "div_frec.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/div_frec.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447856794411 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_frec " "Found entity 1: div_frec" {  } { { "div_frec.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/div_frec.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447856794411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447856794411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-rtl " "Found design unit 1: debouncer-rtl" {  } { { "debouncer.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/debouncer.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447856794411 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/debouncer.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447856794411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447856794411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "position.vhd 2 1 " "Found 2 design units, including 1 entities, in source file position.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Position-rtl " "Found design unit 1: Position-rtl" {  } { { "Position.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/Position.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447856794431 ""} { "Info" "ISGN_ENTITY_NAME" "1 Position " "Found entity 1: Position" {  } { { "Position.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/Position.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447856794431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447856794431 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TetrisCar_VGA " "Elaborating entity \"TetrisCar_VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1447856794521 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rst TetrisCar_VGA.vhd(98) " "VHDL Signal Declaration warning at TetrisCar_VGA.vhd(98): used implicit default value for signal \"rst\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TetrisCar_VGA.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/TetrisCar_VGA.vhd" 98 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1447856794521 "|TetrisCar_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Restart TetrisCar_VGA.vhd(292) " "VHDL Process Statement warning at TetrisCar_VGA.vhd(292): signal \"Restart\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TetrisCar_VGA.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/TetrisCar_VGA.vhd" 292 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794531 "|TetrisCar_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LIVES TetrisCar_VGA.vhd(292) " "VHDL Process Statement warning at TetrisCar_VGA.vhd(292): signal \"LIVES\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TetrisCar_VGA.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/TetrisCar_VGA.vhd" 292 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794531 "|TetrisCar_VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_frec div_frec:elemento_1 " "Elaborating entity \"div_frec\" for hierarchy \"div_frec:elemento_1\"" {  } { { "TetrisCar_VGA.vhd" "elemento_1" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/TetrisCar_VGA.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447856794571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PSH_Block PSH_Block:elemento_2 " "Elaborating entity \"PSH_Block\" for hierarchy \"PSH_Block:elemento_2\"" {  } { { "TetrisCar_VGA.vhd" "elemento_2" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/TetrisCar_VGA.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447856794581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PSV_Block PSV_Block:elemento_3 " "Elaborating entity \"PSV_Block\" for hierarchy \"PSV_Block:elemento_3\"" {  } { { "TetrisCar_VGA.vhd" "elemento_3" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/TetrisCar_VGA.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447856794581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "graphics graphics:elemento_4 " "Elaborating entity \"graphics\" for hierarchy \"graphics:elemento_4\"" {  } { { "TetrisCar_VGA.vhd" "elemento_4" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/TetrisCar_VGA.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447856794581 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(48) " "VHDL Process Statement warning at graphics.vhd(48): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(48) " "VHDL Process Statement warning at graphics.vhd(48): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(49) " "VHDL Process Statement warning at graphics.vhd(49): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(51) " "VHDL Process Statement warning at graphics.vhd(51): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(51) " "VHDL Process Statement warning at graphics.vhd(51): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(52) " "VHDL Process Statement warning at graphics.vhd(52): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(52) " "VHDL Process Statement warning at graphics.vhd(52): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(53) " "VHDL Process Statement warning at graphics.vhd(53): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(53) " "VHDL Process Statement warning at graphics.vhd(53): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(54) " "VHDL Process Statement warning at graphics.vhd(54): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(54) " "VHDL Process Statement warning at graphics.vhd(54): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(55) " "VHDL Process Statement warning at graphics.vhd(55): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(55) " "VHDL Process Statement warning at graphics.vhd(55): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(56) " "VHDL Process Statement warning at graphics.vhd(56): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(56) " "VHDL Process Statement warning at graphics.vhd(56): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(57) " "VHDL Process Statement warning at graphics.vhd(57): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(57) " "VHDL Process Statement warning at graphics.vhd(57): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(58) " "VHDL Process Statement warning at graphics.vhd(58): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(58) " "VHDL Process Statement warning at graphics.vhd(58): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(59) " "VHDL Process Statement warning at graphics.vhd(59): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(59) " "VHDL Process Statement warning at graphics.vhd(59): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(60) " "VHDL Process Statement warning at graphics.vhd(60): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(60) " "VHDL Process Statement warning at graphics.vhd(60): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(61) " "VHDL Process Statement warning at graphics.vhd(61): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(61) " "VHDL Process Statement warning at graphics.vhd(61): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(62) " "VHDL Process Statement warning at graphics.vhd(62): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(62) " "VHDL Process Statement warning at graphics.vhd(62): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(63) " "VHDL Process Statement warning at graphics.vhd(63): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(63) " "VHDL Process Statement warning at graphics.vhd(63): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(64) " "VHDL Process Statement warning at graphics.vhd(64): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(64) " "VHDL Process Statement warning at graphics.vhd(64): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(65) " "VHDL Process Statement warning at graphics.vhd(65): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(65) " "VHDL Process Statement warning at graphics.vhd(65): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(66) " "VHDL Process Statement warning at graphics.vhd(66): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(66) " "VHDL Process Statement warning at graphics.vhd(66): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(67) " "VHDL Process Statement warning at graphics.vhd(67): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(67) " "VHDL Process Statement warning at graphics.vhd(67): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(68) " "VHDL Process Statement warning at graphics.vhd(68): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(68) " "VHDL Process Statement warning at graphics.vhd(68): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(69) " "VHDL Process Statement warning at graphics.vhd(69): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(69) " "VHDL Process Statement warning at graphics.vhd(69): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(70) " "VHDL Process Statement warning at graphics.vhd(70): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(70) " "VHDL Process Statement warning at graphics.vhd(70): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(71) " "VHDL Process Statement warning at graphics.vhd(71): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(71) " "VHDL Process Statement warning at graphics.vhd(71): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(77) " "VHDL Process Statement warning at graphics.vhd(77): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(77) " "VHDL Process Statement warning at graphics.vhd(77): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LVL graphics.vhd(78) " "VHDL Process Statement warning at graphics.vhd(78): signal \"LVL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(88) " "VHDL Process Statement warning at graphics.vhd(88): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(88) " "VHDL Process Statement warning at graphics.vhd(88): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LVL graphics.vhd(89) " "VHDL Process Statement warning at graphics.vhd(89): signal \"LVL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(99) " "VHDL Process Statement warning at graphics.vhd(99): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(99) " "VHDL Process Statement warning at graphics.vhd(99): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LVL graphics.vhd(100) " "VHDL Process Statement warning at graphics.vhd(100): signal \"LVL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(110) " "VHDL Process Statement warning at graphics.vhd(110): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(110) " "VHDL Process Statement warning at graphics.vhd(110): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LVL graphics.vhd(111) " "VHDL Process Statement warning at graphics.vhd(111): signal \"LVL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(121) " "VHDL Process Statement warning at graphics.vhd(121): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(121) " "VHDL Process Statement warning at graphics.vhd(121): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LVL graphics.vhd(122) " "VHDL Process Statement warning at graphics.vhd(122): signal \"LVL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(132) " "VHDL Process Statement warning at graphics.vhd(132): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(132) " "VHDL Process Statement warning at graphics.vhd(132): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LVL graphics.vhd(133) " "VHDL Process Statement warning at graphics.vhd(133): signal \"LVL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(143) " "VHDL Process Statement warning at graphics.vhd(143): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(143) " "VHDL Process Statement warning at graphics.vhd(143): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LVL graphics.vhd(144) " "VHDL Process Statement warning at graphics.vhd(144): signal \"LVL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(154) " "VHDL Process Statement warning at graphics.vhd(154): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(154) " "VHDL Process Statement warning at graphics.vhd(154): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(155) " "VHDL Process Statement warning at graphics.vhd(155): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(155) " "VHDL Process Statement warning at graphics.vhd(155): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(156) " "VHDL Process Statement warning at graphics.vhd(156): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(156) " "VHDL Process Statement warning at graphics.vhd(156): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(157) " "VHDL Process Statement warning at graphics.vhd(157): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(157) " "VHDL Process Statement warning at graphics.vhd(157): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(158) " "VHDL Process Statement warning at graphics.vhd(158): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(158) " "VHDL Process Statement warning at graphics.vhd(158): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(159) " "VHDL Process Statement warning at graphics.vhd(159): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(159) " "VHDL Process Statement warning at graphics.vhd(159): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(160) " "VHDL Process Statement warning at graphics.vhd(160): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(160) " "VHDL Process Statement warning at graphics.vhd(160): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(161) " "VHDL Process Statement warning at graphics.vhd(161): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(161) " "VHDL Process Statement warning at graphics.vhd(161): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(162) " "VHDL Process Statement warning at graphics.vhd(162): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794601 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(162) " "VHDL Process Statement warning at graphics.vhd(162): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(163) " "VHDL Process Statement warning at graphics.vhd(163): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(163) " "VHDL Process Statement warning at graphics.vhd(163): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(164) " "VHDL Process Statement warning at graphics.vhd(164): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(164) " "VHDL Process Statement warning at graphics.vhd(164): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(165) " "VHDL Process Statement warning at graphics.vhd(165): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(165) " "VHDL Process Statement warning at graphics.vhd(165): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LIVES graphics.vhd(167) " "VHDL Process Statement warning at graphics.vhd(167): signal \"LIVES\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(177) " "VHDL Process Statement warning at graphics.vhd(177): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(177) " "VHDL Process Statement warning at graphics.vhd(177): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(178) " "VHDL Process Statement warning at graphics.vhd(178): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(178) " "VHDL Process Statement warning at graphics.vhd(178): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(179) " "VHDL Process Statement warning at graphics.vhd(179): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(179) " "VHDL Process Statement warning at graphics.vhd(179): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(180) " "VHDL Process Statement warning at graphics.vhd(180): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(180) " "VHDL Process Statement warning at graphics.vhd(180): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(181) " "VHDL Process Statement warning at graphics.vhd(181): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(181) " "VHDL Process Statement warning at graphics.vhd(181): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(182) " "VHDL Process Statement warning at graphics.vhd(182): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(182) " "VHDL Process Statement warning at graphics.vhd(182): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(183) " "VHDL Process Statement warning at graphics.vhd(183): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(183) " "VHDL Process Statement warning at graphics.vhd(183): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(184) " "VHDL Process Statement warning at graphics.vhd(184): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(184) " "VHDL Process Statement warning at graphics.vhd(184): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(185) " "VHDL Process Statement warning at graphics.vhd(185): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(185) " "VHDL Process Statement warning at graphics.vhd(185): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(186) " "VHDL Process Statement warning at graphics.vhd(186): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(186) " "VHDL Process Statement warning at graphics.vhd(186): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(187) " "VHDL Process Statement warning at graphics.vhd(187): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(187) " "VHDL Process Statement warning at graphics.vhd(187): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(188) " "VHDL Process Statement warning at graphics.vhd(188): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(188) " "VHDL Process Statement warning at graphics.vhd(188): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LIVES graphics.vhd(190) " "VHDL Process Statement warning at graphics.vhd(190): signal \"LIVES\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(200) " "VHDL Process Statement warning at graphics.vhd(200): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(200) " "VHDL Process Statement warning at graphics.vhd(200): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(201) " "VHDL Process Statement warning at graphics.vhd(201): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(201) " "VHDL Process Statement warning at graphics.vhd(201): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(202) " "VHDL Process Statement warning at graphics.vhd(202): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(202) " "VHDL Process Statement warning at graphics.vhd(202): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(203) " "VHDL Process Statement warning at graphics.vhd(203): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(203) " "VHDL Process Statement warning at graphics.vhd(203): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(204) " "VHDL Process Statement warning at graphics.vhd(204): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(204) " "VHDL Process Statement warning at graphics.vhd(204): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(205) " "VHDL Process Statement warning at graphics.vhd(205): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(205) " "VHDL Process Statement warning at graphics.vhd(205): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(206) " "VHDL Process Statement warning at graphics.vhd(206): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(206) " "VHDL Process Statement warning at graphics.vhd(206): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(207) " "VHDL Process Statement warning at graphics.vhd(207): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(207) " "VHDL Process Statement warning at graphics.vhd(207): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(208) " "VHDL Process Statement warning at graphics.vhd(208): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(208) " "VHDL Process Statement warning at graphics.vhd(208): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(209) " "VHDL Process Statement warning at graphics.vhd(209): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(209) " "VHDL Process Statement warning at graphics.vhd(209): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(210) " "VHDL Process Statement warning at graphics.vhd(210): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(210) " "VHDL Process Statement warning at graphics.vhd(210): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(211) " "VHDL Process Statement warning at graphics.vhd(211): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(211) " "VHDL Process Statement warning at graphics.vhd(211): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LIVES graphics.vhd(213) " "VHDL Process Statement warning at graphics.vhd(213): signal \"LIVES\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(224) " "VHDL Process Statement warning at graphics.vhd(224): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(224) " "VHDL Process Statement warning at graphics.vhd(224): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(225) " "VHDL Process Statement warning at graphics.vhd(225): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(225) " "VHDL Process Statement warning at graphics.vhd(225): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(226) " "VHDL Process Statement warning at graphics.vhd(226): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(226) " "VHDL Process Statement warning at graphics.vhd(226): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(227) " "VHDL Process Statement warning at graphics.vhd(227): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(227) " "VHDL Process Statement warning at graphics.vhd(227): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(228) " "VHDL Process Statement warning at graphics.vhd(228): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 228 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(228) " "VHDL Process Statement warning at graphics.vhd(228): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 228 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(229) " "VHDL Process Statement warning at graphics.vhd(229): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(229) " "VHDL Process Statement warning at graphics.vhd(229): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(230) " "VHDL Process Statement warning at graphics.vhd(230): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(230) " "VHDL Process Statement warning at graphics.vhd(230): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(231) " "VHDL Process Statement warning at graphics.vhd(231): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(231) " "VHDL Process Statement warning at graphics.vhd(231): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(232) " "VHDL Process Statement warning at graphics.vhd(232): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(232) " "VHDL Process Statement warning at graphics.vhd(232): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(233) " "VHDL Process Statement warning at graphics.vhd(233): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(233) " "VHDL Process Statement warning at graphics.vhd(233): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(234) " "VHDL Process Statement warning at graphics.vhd(234): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(234) " "VHDL Process Statement warning at graphics.vhd(234): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(235) " "VHDL Process Statement warning at graphics.vhd(235): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(235) " "VHDL Process Statement warning at graphics.vhd(235): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(236) " "VHDL Process Statement warning at graphics.vhd(236): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(236) " "VHDL Process Statement warning at graphics.vhd(236): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(237) " "VHDL Process Statement warning at graphics.vhd(237): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(237) " "VHDL Process Statement warning at graphics.vhd(237): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(238) " "VHDL Process Statement warning at graphics.vhd(238): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(238) " "VHDL Process Statement warning at graphics.vhd(238): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(239) " "VHDL Process Statement warning at graphics.vhd(239): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(239) " "VHDL Process Statement warning at graphics.vhd(239): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(240) " "VHDL Process Statement warning at graphics.vhd(240): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(240) " "VHDL Process Statement warning at graphics.vhd(240): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(241) " "VHDL Process Statement warning at graphics.vhd(241): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(241) " "VHDL Process Statement warning at graphics.vhd(241): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(242) " "VHDL Process Statement warning at graphics.vhd(242): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(242) " "VHDL Process Statement warning at graphics.vhd(242): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(243) " "VHDL Process Statement warning at graphics.vhd(243): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 243 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(243) " "VHDL Process Statement warning at graphics.vhd(243): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 243 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(250) " "VHDL Process Statement warning at graphics.vhd(250): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(250) " "VHDL Process Statement warning at graphics.vhd(250): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_M graphics.vhd(251) " "VHDL Process Statement warning at graphics.vhd(251): signal \"score_M\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(261) " "VHDL Process Statement warning at graphics.vhd(261): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(261) " "VHDL Process Statement warning at graphics.vhd(261): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_M graphics.vhd(262) " "VHDL Process Statement warning at graphics.vhd(262): signal \"score_M\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(272) " "VHDL Process Statement warning at graphics.vhd(272): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 272 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(272) " "VHDL Process Statement warning at graphics.vhd(272): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 272 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_M graphics.vhd(273) " "VHDL Process Statement warning at graphics.vhd(273): signal \"score_M\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(283) " "VHDL Process Statement warning at graphics.vhd(283): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(283) " "VHDL Process Statement warning at graphics.vhd(283): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_M graphics.vhd(284) " "VHDL Process Statement warning at graphics.vhd(284): signal \"score_M\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 284 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(294) " "VHDL Process Statement warning at graphics.vhd(294): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(294) " "VHDL Process Statement warning at graphics.vhd(294): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_M graphics.vhd(295) " "VHDL Process Statement warning at graphics.vhd(295): signal \"score_M\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(305) " "VHDL Process Statement warning at graphics.vhd(305): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(305) " "VHDL Process Statement warning at graphics.vhd(305): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_M graphics.vhd(306) " "VHDL Process Statement warning at graphics.vhd(306): signal \"score_M\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 306 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(316) " "VHDL Process Statement warning at graphics.vhd(316): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(316) " "VHDL Process Statement warning at graphics.vhd(316): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_M graphics.vhd(317) " "VHDL Process Statement warning at graphics.vhd(317): signal \"score_M\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(328) " "VHDL Process Statement warning at graphics.vhd(328): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(328) " "VHDL Process Statement warning at graphics.vhd(328): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_D graphics.vhd(329) " "VHDL Process Statement warning at graphics.vhd(329): signal \"score_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(339) " "VHDL Process Statement warning at graphics.vhd(339): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(339) " "VHDL Process Statement warning at graphics.vhd(339): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_D graphics.vhd(340) " "VHDL Process Statement warning at graphics.vhd(340): signal \"score_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(350) " "VHDL Process Statement warning at graphics.vhd(350): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 350 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(350) " "VHDL Process Statement warning at graphics.vhd(350): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 350 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_D graphics.vhd(351) " "VHDL Process Statement warning at graphics.vhd(351): signal \"score_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 351 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(361) " "VHDL Process Statement warning at graphics.vhd(361): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 361 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(361) " "VHDL Process Statement warning at graphics.vhd(361): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 361 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_D graphics.vhd(362) " "VHDL Process Statement warning at graphics.vhd(362): signal \"score_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 362 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(372) " "VHDL Process Statement warning at graphics.vhd(372): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 372 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(372) " "VHDL Process Statement warning at graphics.vhd(372): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 372 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794611 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_D graphics.vhd(373) " "VHDL Process Statement warning at graphics.vhd(373): signal \"score_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 373 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(383) " "VHDL Process Statement warning at graphics.vhd(383): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 383 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(383) " "VHDL Process Statement warning at graphics.vhd(383): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 383 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_D graphics.vhd(384) " "VHDL Process Statement warning at graphics.vhd(384): signal \"score_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 384 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(394) " "VHDL Process Statement warning at graphics.vhd(394): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 394 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(394) " "VHDL Process Statement warning at graphics.vhd(394): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 394 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_D graphics.vhd(395) " "VHDL Process Statement warning at graphics.vhd(395): signal \"score_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 395 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(406) " "VHDL Process Statement warning at graphics.vhd(406): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 406 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(406) " "VHDL Process Statement warning at graphics.vhd(406): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 406 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_U graphics.vhd(407) " "VHDL Process Statement warning at graphics.vhd(407): signal \"score_U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 407 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(417) " "VHDL Process Statement warning at graphics.vhd(417): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 417 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(417) " "VHDL Process Statement warning at graphics.vhd(417): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 417 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_U graphics.vhd(418) " "VHDL Process Statement warning at graphics.vhd(418): signal \"score_U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 418 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(428) " "VHDL Process Statement warning at graphics.vhd(428): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 428 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(428) " "VHDL Process Statement warning at graphics.vhd(428): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 428 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_U graphics.vhd(429) " "VHDL Process Statement warning at graphics.vhd(429): signal \"score_U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 429 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(439) " "VHDL Process Statement warning at graphics.vhd(439): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 439 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(439) " "VHDL Process Statement warning at graphics.vhd(439): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 439 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_U graphics.vhd(440) " "VHDL Process Statement warning at graphics.vhd(440): signal \"score_U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 440 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(450) " "VHDL Process Statement warning at graphics.vhd(450): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 450 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(450) " "VHDL Process Statement warning at graphics.vhd(450): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 450 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_U graphics.vhd(451) " "VHDL Process Statement warning at graphics.vhd(451): signal \"score_U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 451 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(461) " "VHDL Process Statement warning at graphics.vhd(461): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 461 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(461) " "VHDL Process Statement warning at graphics.vhd(461): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 461 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_U graphics.vhd(462) " "VHDL Process Statement warning at graphics.vhd(462): signal \"score_U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 462 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(472) " "VHDL Process Statement warning at graphics.vhd(472): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 472 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(472) " "VHDL Process Statement warning at graphics.vhd(472): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 472 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_U graphics.vhd(473) " "VHDL Process Statement warning at graphics.vhd(473): signal \"score_U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 473 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosR graphics.vhd(525) " "VHDL Process Statement warning at graphics.vhd(525): signal \"PosR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 525 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(525) " "VHDL Process Statement warning at graphics.vhd(525): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 525 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(525) " "VHDL Process Statement warning at graphics.vhd(525): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 525 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosR graphics.vhd(526) " "VHDL Process Statement warning at graphics.vhd(526): signal \"PosR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 526 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(526) " "VHDL Process Statement warning at graphics.vhd(526): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 526 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(526) " "VHDL Process Statement warning at graphics.vhd(526): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 526 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(528) " "VHDL Process Statement warning at graphics.vhd(528): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 528 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(529) " "VHDL Process Statement warning at graphics.vhd(529): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 529 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(530) " "VHDL Process Statement warning at graphics.vhd(530): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 530 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(531) " "VHDL Process Statement warning at graphics.vhd(531): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 531 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(532) " "VHDL Process Statement warning at graphics.vhd(532): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 532 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(533) " "VHDL Process Statement warning at graphics.vhd(533): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 533 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(534) " "VHDL Process Statement warning at graphics.vhd(534): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 534 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(535) " "VHDL Process Statement warning at graphics.vhd(535): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 535 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(536) " "VHDL Process Statement warning at graphics.vhd(536): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 536 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(537) " "VHDL Process Statement warning at graphics.vhd(537): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 537 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(538) " "VHDL Process Statement warning at graphics.vhd(538): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 538 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(539) " "VHDL Process Statement warning at graphics.vhd(539): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 539 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(540) " "VHDL Process Statement warning at graphics.vhd(540): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 540 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(541) " "VHDL Process Statement warning at graphics.vhd(541): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 541 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(542) " "VHDL Process Statement warning at graphics.vhd(542): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 542 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(543) " "VHDL Process Statement warning at graphics.vhd(543): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 543 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(544) " "VHDL Process Statement warning at graphics.vhd(544): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 544 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(545) " "VHDL Process Statement warning at graphics.vhd(545): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 545 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(546) " "VHDL Process Statement warning at graphics.vhd(546): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 546 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(547) " "VHDL Process Statement warning at graphics.vhd(547): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 547 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(548) " "VHDL Process Statement warning at graphics.vhd(548): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 548 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(549) " "VHDL Process Statement warning at graphics.vhd(549): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 549 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(550) " "VHDL Process Statement warning at graphics.vhd(550): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 550 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(551) " "VHDL Process Statement warning at graphics.vhd(551): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 551 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(552) " "VHDL Process Statement warning at graphics.vhd(552): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 552 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(553) " "VHDL Process Statement warning at graphics.vhd(553): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 553 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(554) " "VHDL Process Statement warning at graphics.vhd(554): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 554 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(559) " "VHDL Process Statement warning at graphics.vhd(559): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 559 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(560) " "VHDL Process Statement warning at graphics.vhd(560): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 560 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(561) " "VHDL Process Statement warning at graphics.vhd(561): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 561 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(562) " "VHDL Process Statement warning at graphics.vhd(562): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 562 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(563) " "VHDL Process Statement warning at graphics.vhd(563): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 563 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(564) " "VHDL Process Statement warning at graphics.vhd(564): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 564 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(565) " "VHDL Process Statement warning at graphics.vhd(565): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 565 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(566) " "VHDL Process Statement warning at graphics.vhd(566): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 566 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(567) " "VHDL Process Statement warning at graphics.vhd(567): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 567 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(568) " "VHDL Process Statement warning at graphics.vhd(568): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 568 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(569) " "VHDL Process Statement warning at graphics.vhd(569): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 569 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(570) " "VHDL Process Statement warning at graphics.vhd(570): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 570 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(571) " "VHDL Process Statement warning at graphics.vhd(571): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 571 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(572) " "VHDL Process Statement warning at graphics.vhd(572): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 572 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(573) " "VHDL Process Statement warning at graphics.vhd(573): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 573 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(574) " "VHDL Process Statement warning at graphics.vhd(574): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 574 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(575) " "VHDL Process Statement warning at graphics.vhd(575): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 575 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(576) " "VHDL Process Statement warning at graphics.vhd(576): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 576 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(577) " "VHDL Process Statement warning at graphics.vhd(577): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 577 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(578) " "VHDL Process Statement warning at graphics.vhd(578): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 578 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(579) " "VHDL Process Statement warning at graphics.vhd(579): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 579 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(580) " "VHDL Process Statement warning at graphics.vhd(580): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 580 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(581) " "VHDL Process Statement warning at graphics.vhd(581): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 581 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(582) " "VHDL Process Statement warning at graphics.vhd(582): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 582 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(583) " "VHDL Process Statement warning at graphics.vhd(583): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 583 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(584) " "VHDL Process Statement warning at graphics.vhd(584): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 584 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(585) " "VHDL Process Statement warning at graphics.vhd(585): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 585 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(586) " "VHDL Process Statement warning at graphics.vhd(586): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 586 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(587) " "VHDL Process Statement warning at graphics.vhd(587): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 587 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(587) " "VHDL Process Statement warning at graphics.vhd(587): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 587 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(588) " "VHDL Process Statement warning at graphics.vhd(588): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 588 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(589) " "VHDL Process Statement warning at graphics.vhd(589): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 589 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LIVES graphics.vhd(602) " "VHDL Process Statement warning at graphics.vhd(602): signal \"LIVES\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 602 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(602) " "VHDL Process Statement warning at graphics.vhd(602): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 602 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(602) " "VHDL Process Statement warning at graphics.vhd(602): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 602 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(603) " "VHDL Process Statement warning at graphics.vhd(603): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 603 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(603) " "VHDL Process Statement warning at graphics.vhd(603): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 603 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(604) " "VHDL Process Statement warning at graphics.vhd(604): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 604 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(604) " "VHDL Process Statement warning at graphics.vhd(604): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 604 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(605) " "VHDL Process Statement warning at graphics.vhd(605): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 605 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(605) " "VHDL Process Statement warning at graphics.vhd(605): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 605 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(606) " "VHDL Process Statement warning at graphics.vhd(606): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 606 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(606) " "VHDL Process Statement warning at graphics.vhd(606): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 606 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(607) " "VHDL Process Statement warning at graphics.vhd(607): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 607 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(607) " "VHDL Process Statement warning at graphics.vhd(607): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 607 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(608) " "VHDL Process Statement warning at graphics.vhd(608): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 608 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(608) " "VHDL Process Statement warning at graphics.vhd(608): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 608 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(609) " "VHDL Process Statement warning at graphics.vhd(609): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 609 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(609) " "VHDL Process Statement warning at graphics.vhd(609): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 609 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(610) " "VHDL Process Statement warning at graphics.vhd(610): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 610 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(610) " "VHDL Process Statement warning at graphics.vhd(610): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 610 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(611) " "VHDL Process Statement warning at graphics.vhd(611): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 611 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(611) " "VHDL Process Statement warning at graphics.vhd(611): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 611 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(612) " "VHDL Process Statement warning at graphics.vhd(612): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 612 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(612) " "VHDL Process Statement warning at graphics.vhd(612): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 612 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(613) " "VHDL Process Statement warning at graphics.vhd(613): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 613 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(613) " "VHDL Process Statement warning at graphics.vhd(613): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 613 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(614) " "VHDL Process Statement warning at graphics.vhd(614): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 614 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(614) " "VHDL Process Statement warning at graphics.vhd(614): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 614 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(615) " "VHDL Process Statement warning at graphics.vhd(615): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 615 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(615) " "VHDL Process Statement warning at graphics.vhd(615): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 615 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(616) " "VHDL Process Statement warning at graphics.vhd(616): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 616 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(616) " "VHDL Process Statement warning at graphics.vhd(616): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 616 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(617) " "VHDL Process Statement warning at graphics.vhd(617): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 617 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(617) " "VHDL Process Statement warning at graphics.vhd(617): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 617 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(618) " "VHDL Process Statement warning at graphics.vhd(618): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 618 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(618) " "VHDL Process Statement warning at graphics.vhd(618): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 618 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(619) " "VHDL Process Statement warning at graphics.vhd(619): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 619 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(619) " "VHDL Process Statement warning at graphics.vhd(619): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 619 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(620) " "VHDL Process Statement warning at graphics.vhd(620): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 620 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(620) " "VHDL Process Statement warning at graphics.vhd(620): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 620 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(621) " "VHDL Process Statement warning at graphics.vhd(621): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 621 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(621) " "VHDL Process Statement warning at graphics.vhd(621): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 621 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(622) " "VHDL Process Statement warning at graphics.vhd(622): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 622 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794621 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(622) " "VHDL Process Statement warning at graphics.vhd(622): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 622 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(623) " "VHDL Process Statement warning at graphics.vhd(623): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 623 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(623) " "VHDL Process Statement warning at graphics.vhd(623): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 623 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(624) " "VHDL Process Statement warning at graphics.vhd(624): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 624 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(624) " "VHDL Process Statement warning at graphics.vhd(624): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 624 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(625) " "VHDL Process Statement warning at graphics.vhd(625): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 625 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(625) " "VHDL Process Statement warning at graphics.vhd(625): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 625 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(626) " "VHDL Process Statement warning at graphics.vhd(626): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 626 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(626) " "VHDL Process Statement warning at graphics.vhd(626): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 626 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(627) " "VHDL Process Statement warning at graphics.vhd(627): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 627 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(627) " "VHDL Process Statement warning at graphics.vhd(627): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 627 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(628) " "VHDL Process Statement warning at graphics.vhd(628): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 628 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(628) " "VHDL Process Statement warning at graphics.vhd(628): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 628 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(629) " "VHDL Process Statement warning at graphics.vhd(629): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 629 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(629) " "VHDL Process Statement warning at graphics.vhd(629): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 629 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(630) " "VHDL Process Statement warning at graphics.vhd(630): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 630 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(630) " "VHDL Process Statement warning at graphics.vhd(630): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 630 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(631) " "VHDL Process Statement warning at graphics.vhd(631): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 631 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(631) " "VHDL Process Statement warning at graphics.vhd(631): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 631 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(632) " "VHDL Process Statement warning at graphics.vhd(632): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 632 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(632) " "VHDL Process Statement warning at graphics.vhd(632): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 632 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(633) " "VHDL Process Statement warning at graphics.vhd(633): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 633 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(633) " "VHDL Process Statement warning at graphics.vhd(633): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 633 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(634) " "VHDL Process Statement warning at graphics.vhd(634): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 634 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(634) " "VHDL Process Statement warning at graphics.vhd(634): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 634 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(635) " "VHDL Process Statement warning at graphics.vhd(635): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 635 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(635) " "VHDL Process Statement warning at graphics.vhd(635): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 635 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(636) " "VHDL Process Statement warning at graphics.vhd(636): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 636 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(636) " "VHDL Process Statement warning at graphics.vhd(636): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 636 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(637) " "VHDL Process Statement warning at graphics.vhd(637): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 637 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(637) " "VHDL Process Statement warning at graphics.vhd(637): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 637 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(638) " "VHDL Process Statement warning at graphics.vhd(638): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 638 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(638) " "VHDL Process Statement warning at graphics.vhd(638): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 638 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(639) " "VHDL Process Statement warning at graphics.vhd(639): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 639 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(639) " "VHDL Process Statement warning at graphics.vhd(639): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 639 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(640) " "VHDL Process Statement warning at graphics.vhd(640): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 640 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(640) " "VHDL Process Statement warning at graphics.vhd(640): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 640 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(641) " "VHDL Process Statement warning at graphics.vhd(641): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 641 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(641) " "VHDL Process Statement warning at graphics.vhd(641): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 641 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(642) " "VHDL Process Statement warning at graphics.vhd(642): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 642 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(642) " "VHDL Process Statement warning at graphics.vhd(642): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 642 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(643) " "VHDL Process Statement warning at graphics.vhd(643): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 643 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(643) " "VHDL Process Statement warning at graphics.vhd(643): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 643 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(644) " "VHDL Process Statement warning at graphics.vhd(644): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 644 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(644) " "VHDL Process Statement warning at graphics.vhd(644): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 644 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(645) " "VHDL Process Statement warning at graphics.vhd(645): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 645 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(645) " "VHDL Process Statement warning at graphics.vhd(645): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 645 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(646) " "VHDL Process Statement warning at graphics.vhd(646): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 646 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(646) " "VHDL Process Statement warning at graphics.vhd(646): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 646 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(660) " "VHDL Process Statement warning at graphics.vhd(660): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 660 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(660) " "VHDL Process Statement warning at graphics.vhd(660): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 660 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosC graphics.vhd(660) " "VHDL Process Statement warning at graphics.vhd(660): signal \"PosC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 660 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(661) " "VHDL Process Statement warning at graphics.vhd(661): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 661 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosC graphics.vhd(661) " "VHDL Process Statement warning at graphics.vhd(661): signal \"PosC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 661 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(662) " "VHDL Process Statement warning at graphics.vhd(662): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 662 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosC graphics.vhd(662) " "VHDL Process Statement warning at graphics.vhd(662): signal \"PosC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 662 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(663) " "VHDL Process Statement warning at graphics.vhd(663): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 663 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosC graphics.vhd(663) " "VHDL Process Statement warning at graphics.vhd(663): signal \"PosC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 663 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(664) " "VHDL Process Statement warning at graphics.vhd(664): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 664 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosC graphics.vhd(664) " "VHDL Process Statement warning at graphics.vhd(664): signal \"PosC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 664 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(665) " "VHDL Process Statement warning at graphics.vhd(665): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 665 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosC graphics.vhd(665) " "VHDL Process Statement warning at graphics.vhd(665): signal \"PosC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 665 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(666) " "VHDL Process Statement warning at graphics.vhd(666): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 666 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosC graphics.vhd(666) " "VHDL Process Statement warning at graphics.vhd(666): signal \"PosC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 666 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(668) " "VHDL Process Statement warning at graphics.vhd(668): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 668 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(668) " "VHDL Process Statement warning at graphics.vhd(668): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 668 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosC graphics.vhd(668) " "VHDL Process Statement warning at graphics.vhd(668): signal \"PosC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 668 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(669) " "VHDL Process Statement warning at graphics.vhd(669): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 669 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosC graphics.vhd(669) " "VHDL Process Statement warning at graphics.vhd(669): signal \"PosC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 669 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(670) " "VHDL Process Statement warning at graphics.vhd(670): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 670 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosC graphics.vhd(670) " "VHDL Process Statement warning at graphics.vhd(670): signal \"PosC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 670 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(671) " "VHDL Process Statement warning at graphics.vhd(671): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 671 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosC graphics.vhd(671) " "VHDL Process Statement warning at graphics.vhd(671): signal \"PosC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 671 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(672) " "VHDL Process Statement warning at graphics.vhd(672): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 672 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosC graphics.vhd(672) " "VHDL Process Statement warning at graphics.vhd(672): signal \"PosC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 672 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(673) " "VHDL Process Statement warning at graphics.vhd(673): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 673 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosC graphics.vhd(673) " "VHDL Process Statement warning at graphics.vhd(673): signal \"PosC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 673 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(674) " "VHDL Process Statement warning at graphics.vhd(674): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 674 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosC graphics.vhd(674) " "VHDL Process Statement warning at graphics.vhd(674): signal \"PosC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 674 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(681) " "VHDL Process Statement warning at graphics.vhd(681): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 681 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(681) " "VHDL Process Statement warning at graphics.vhd(681): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 681 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosC graphics.vhd(681) " "VHDL Process Statement warning at graphics.vhd(681): signal \"PosC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 681 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(682) " "VHDL Process Statement warning at graphics.vhd(682): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 682 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosC graphics.vhd(682) " "VHDL Process Statement warning at graphics.vhd(682): signal \"PosC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 682 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(683) " "VHDL Process Statement warning at graphics.vhd(683): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 683 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosC graphics.vhd(683) " "VHDL Process Statement warning at graphics.vhd(683): signal \"PosC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 683 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(684) " "VHDL Process Statement warning at graphics.vhd(684): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 684 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosC graphics.vhd(684) " "VHDL Process Statement warning at graphics.vhd(684): signal \"PosC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 684 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(685) " "VHDL Process Statement warning at graphics.vhd(685): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 685 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosC graphics.vhd(685) " "VHDL Process Statement warning at graphics.vhd(685): signal \"PosC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 685 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(686) " "VHDL Process Statement warning at graphics.vhd(686): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 686 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosC graphics.vhd(686) " "VHDL Process Statement warning at graphics.vhd(686): signal \"PosC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 686 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(687) " "VHDL Process Statement warning at graphics.vhd(687): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 687 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosC graphics.vhd(687) " "VHDL Process Statement warning at graphics.vhd(687): signal \"PosC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 687 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosCar1 graphics.vhd(705) " "VHDL Process Statement warning at graphics.vhd(705): signal \"PosCar1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 705 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(705) " "VHDL Process Statement warning at graphics.vhd(705): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 705 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(705) " "VHDL Process Statement warning at graphics.vhd(705): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 705 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosCar1 graphics.vhd(706) " "VHDL Process Statement warning at graphics.vhd(706): signal \"PosCar1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 706 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(706) " "VHDL Process Statement warning at graphics.vhd(706): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 706 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(706) " "VHDL Process Statement warning at graphics.vhd(706): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 706 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosCar1 graphics.vhd(707) " "VHDL Process Statement warning at graphics.vhd(707): signal \"PosCar1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 707 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(707) " "VHDL Process Statement warning at graphics.vhd(707): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 707 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(707) " "VHDL Process Statement warning at graphics.vhd(707): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 707 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(708) " "VHDL Process Statement warning at graphics.vhd(708): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 708 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(708) " "VHDL Process Statement warning at graphics.vhd(708): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 708 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosCar1 graphics.vhd(709) " "VHDL Process Statement warning at graphics.vhd(709): signal \"PosCar1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 709 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(709) " "VHDL Process Statement warning at graphics.vhd(709): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 709 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(709) " "VHDL Process Statement warning at graphics.vhd(709): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 709 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos1 graphics.vhd(709) " "VHDL Process Statement warning at graphics.vhd(709): signal \"Pos1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 709 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(710) " "VHDL Process Statement warning at graphics.vhd(710): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 710 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(710) " "VHDL Process Statement warning at graphics.vhd(710): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 710 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos1 graphics.vhd(710) " "VHDL Process Statement warning at graphics.vhd(710): signal \"Pos1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 710 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(711) " "VHDL Process Statement warning at graphics.vhd(711): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 711 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(711) " "VHDL Process Statement warning at graphics.vhd(711): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 711 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos1 graphics.vhd(711) " "VHDL Process Statement warning at graphics.vhd(711): signal \"Pos1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 711 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(712) " "VHDL Process Statement warning at graphics.vhd(712): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 712 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(712) " "VHDL Process Statement warning at graphics.vhd(712): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 712 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos1 graphics.vhd(712) " "VHDL Process Statement warning at graphics.vhd(712): signal \"Pos1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 712 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(713) " "VHDL Process Statement warning at graphics.vhd(713): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 713 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(713) " "VHDL Process Statement warning at graphics.vhd(713): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 713 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos1 graphics.vhd(713) " "VHDL Process Statement warning at graphics.vhd(713): signal \"Pos1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 713 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(714) " "VHDL Process Statement warning at graphics.vhd(714): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 714 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(714) " "VHDL Process Statement warning at graphics.vhd(714): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 714 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos1 graphics.vhd(714) " "VHDL Process Statement warning at graphics.vhd(714): signal \"Pos1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 714 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(715) " "VHDL Process Statement warning at graphics.vhd(715): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 715 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(715) " "VHDL Process Statement warning at graphics.vhd(715): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 715 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos1 graphics.vhd(715) " "VHDL Process Statement warning at graphics.vhd(715): signal \"Pos1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 715 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794631 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosCar2 graphics.vhd(716) " "VHDL Process Statement warning at graphics.vhd(716): signal \"PosCar2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 716 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(716) " "VHDL Process Statement warning at graphics.vhd(716): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 716 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(716) " "VHDL Process Statement warning at graphics.vhd(716): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 716 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosCar2 graphics.vhd(717) " "VHDL Process Statement warning at graphics.vhd(717): signal \"PosCar2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 717 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(717) " "VHDL Process Statement warning at graphics.vhd(717): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 717 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(717) " "VHDL Process Statement warning at graphics.vhd(717): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 717 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosCar2 graphics.vhd(718) " "VHDL Process Statement warning at graphics.vhd(718): signal \"PosCar2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 718 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(718) " "VHDL Process Statement warning at graphics.vhd(718): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 718 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(718) " "VHDL Process Statement warning at graphics.vhd(718): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 718 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(719) " "VHDL Process Statement warning at graphics.vhd(719): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 719 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(719) " "VHDL Process Statement warning at graphics.vhd(719): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 719 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosCar2 graphics.vhd(720) " "VHDL Process Statement warning at graphics.vhd(720): signal \"PosCar2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 720 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(720) " "VHDL Process Statement warning at graphics.vhd(720): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 720 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(720) " "VHDL Process Statement warning at graphics.vhd(720): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 720 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos2 graphics.vhd(720) " "VHDL Process Statement warning at graphics.vhd(720): signal \"Pos2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 720 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(721) " "VHDL Process Statement warning at graphics.vhd(721): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 721 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(721) " "VHDL Process Statement warning at graphics.vhd(721): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 721 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos2 graphics.vhd(721) " "VHDL Process Statement warning at graphics.vhd(721): signal \"Pos2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 721 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(722) " "VHDL Process Statement warning at graphics.vhd(722): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 722 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(722) " "VHDL Process Statement warning at graphics.vhd(722): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 722 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos2 graphics.vhd(722) " "VHDL Process Statement warning at graphics.vhd(722): signal \"Pos2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 722 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(723) " "VHDL Process Statement warning at graphics.vhd(723): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 723 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(723) " "VHDL Process Statement warning at graphics.vhd(723): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 723 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos2 graphics.vhd(723) " "VHDL Process Statement warning at graphics.vhd(723): signal \"Pos2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 723 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(724) " "VHDL Process Statement warning at graphics.vhd(724): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 724 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(724) " "VHDL Process Statement warning at graphics.vhd(724): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 724 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos2 graphics.vhd(724) " "VHDL Process Statement warning at graphics.vhd(724): signal \"Pos2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 724 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(725) " "VHDL Process Statement warning at graphics.vhd(725): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 725 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(725) " "VHDL Process Statement warning at graphics.vhd(725): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 725 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos2 graphics.vhd(725) " "VHDL Process Statement warning at graphics.vhd(725): signal \"Pos2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 725 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(726) " "VHDL Process Statement warning at graphics.vhd(726): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 726 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(726) " "VHDL Process Statement warning at graphics.vhd(726): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 726 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos2 graphics.vhd(726) " "VHDL Process Statement warning at graphics.vhd(726): signal \"Pos2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 726 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosCar3 graphics.vhd(727) " "VHDL Process Statement warning at graphics.vhd(727): signal \"PosCar3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 727 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(727) " "VHDL Process Statement warning at graphics.vhd(727): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 727 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(727) " "VHDL Process Statement warning at graphics.vhd(727): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 727 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosCar3 graphics.vhd(728) " "VHDL Process Statement warning at graphics.vhd(728): signal \"PosCar3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 728 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(728) " "VHDL Process Statement warning at graphics.vhd(728): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 728 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(728) " "VHDL Process Statement warning at graphics.vhd(728): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 728 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosCar3 graphics.vhd(729) " "VHDL Process Statement warning at graphics.vhd(729): signal \"PosCar3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 729 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(729) " "VHDL Process Statement warning at graphics.vhd(729): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 729 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(729) " "VHDL Process Statement warning at graphics.vhd(729): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 729 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(730) " "VHDL Process Statement warning at graphics.vhd(730): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 730 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(730) " "VHDL Process Statement warning at graphics.vhd(730): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 730 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosCar3 graphics.vhd(731) " "VHDL Process Statement warning at graphics.vhd(731): signal \"PosCar3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 731 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(731) " "VHDL Process Statement warning at graphics.vhd(731): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 731 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(731) " "VHDL Process Statement warning at graphics.vhd(731): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 731 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos3 graphics.vhd(731) " "VHDL Process Statement warning at graphics.vhd(731): signal \"Pos3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 731 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(732) " "VHDL Process Statement warning at graphics.vhd(732): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 732 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(732) " "VHDL Process Statement warning at graphics.vhd(732): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 732 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos3 graphics.vhd(732) " "VHDL Process Statement warning at graphics.vhd(732): signal \"Pos3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 732 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(733) " "VHDL Process Statement warning at graphics.vhd(733): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 733 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(733) " "VHDL Process Statement warning at graphics.vhd(733): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 733 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos3 graphics.vhd(733) " "VHDL Process Statement warning at graphics.vhd(733): signal \"Pos3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 733 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(734) " "VHDL Process Statement warning at graphics.vhd(734): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 734 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(734) " "VHDL Process Statement warning at graphics.vhd(734): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 734 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos3 graphics.vhd(734) " "VHDL Process Statement warning at graphics.vhd(734): signal \"Pos3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 734 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(735) " "VHDL Process Statement warning at graphics.vhd(735): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 735 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(735) " "VHDL Process Statement warning at graphics.vhd(735): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 735 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos3 graphics.vhd(735) " "VHDL Process Statement warning at graphics.vhd(735): signal \"Pos3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 735 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(736) " "VHDL Process Statement warning at graphics.vhd(736): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 736 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(736) " "VHDL Process Statement warning at graphics.vhd(736): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 736 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos3 graphics.vhd(736) " "VHDL Process Statement warning at graphics.vhd(736): signal \"Pos3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 736 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(737) " "VHDL Process Statement warning at graphics.vhd(737): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 737 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(737) " "VHDL Process Statement warning at graphics.vhd(737): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 737 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos3 graphics.vhd(737) " "VHDL Process Statement warning at graphics.vhd(737): signal \"Pos3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 737 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosCar1 graphics.vhd(743) " "VHDL Process Statement warning at graphics.vhd(743): signal \"PosCar1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 743 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(743) " "VHDL Process Statement warning at graphics.vhd(743): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 743 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(743) " "VHDL Process Statement warning at graphics.vhd(743): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 743 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosCar1 graphics.vhd(744) " "VHDL Process Statement warning at graphics.vhd(744): signal \"PosCar1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 744 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(744) " "VHDL Process Statement warning at graphics.vhd(744): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 744 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(744) " "VHDL Process Statement warning at graphics.vhd(744): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 744 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosCar1 graphics.vhd(745) " "VHDL Process Statement warning at graphics.vhd(745): signal \"PosCar1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 745 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(745) " "VHDL Process Statement warning at graphics.vhd(745): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 745 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(745) " "VHDL Process Statement warning at graphics.vhd(745): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 745 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(746) " "VHDL Process Statement warning at graphics.vhd(746): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 746 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(746) " "VHDL Process Statement warning at graphics.vhd(746): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 746 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosCar1 graphics.vhd(747) " "VHDL Process Statement warning at graphics.vhd(747): signal \"PosCar1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 747 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(747) " "VHDL Process Statement warning at graphics.vhd(747): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 747 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(747) " "VHDL Process Statement warning at graphics.vhd(747): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 747 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos1 graphics.vhd(747) " "VHDL Process Statement warning at graphics.vhd(747): signal \"Pos1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 747 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(748) " "VHDL Process Statement warning at graphics.vhd(748): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 748 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(748) " "VHDL Process Statement warning at graphics.vhd(748): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 748 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos1 graphics.vhd(748) " "VHDL Process Statement warning at graphics.vhd(748): signal \"Pos1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 748 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(749) " "VHDL Process Statement warning at graphics.vhd(749): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 749 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(749) " "VHDL Process Statement warning at graphics.vhd(749): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 749 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos1 graphics.vhd(749) " "VHDL Process Statement warning at graphics.vhd(749): signal \"Pos1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 749 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(750) " "VHDL Process Statement warning at graphics.vhd(750): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 750 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(750) " "VHDL Process Statement warning at graphics.vhd(750): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 750 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos1 graphics.vhd(750) " "VHDL Process Statement warning at graphics.vhd(750): signal \"Pos1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 750 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(751) " "VHDL Process Statement warning at graphics.vhd(751): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 751 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(751) " "VHDL Process Statement warning at graphics.vhd(751): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 751 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos1 graphics.vhd(751) " "VHDL Process Statement warning at graphics.vhd(751): signal \"Pos1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 751 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(752) " "VHDL Process Statement warning at graphics.vhd(752): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 752 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(752) " "VHDL Process Statement warning at graphics.vhd(752): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 752 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos1 graphics.vhd(752) " "VHDL Process Statement warning at graphics.vhd(752): signal \"Pos1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 752 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(753) " "VHDL Process Statement warning at graphics.vhd(753): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 753 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(753) " "VHDL Process Statement warning at graphics.vhd(753): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 753 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos1 graphics.vhd(753) " "VHDL Process Statement warning at graphics.vhd(753): signal \"Pos1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 753 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosCar2 graphics.vhd(754) " "VHDL Process Statement warning at graphics.vhd(754): signal \"PosCar2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 754 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(754) " "VHDL Process Statement warning at graphics.vhd(754): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 754 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(754) " "VHDL Process Statement warning at graphics.vhd(754): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 754 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosCar2 graphics.vhd(755) " "VHDL Process Statement warning at graphics.vhd(755): signal \"PosCar2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 755 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(755) " "VHDL Process Statement warning at graphics.vhd(755): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 755 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(755) " "VHDL Process Statement warning at graphics.vhd(755): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 755 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosCar2 graphics.vhd(756) " "VHDL Process Statement warning at graphics.vhd(756): signal \"PosCar2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 756 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(756) " "VHDL Process Statement warning at graphics.vhd(756): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 756 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(756) " "VHDL Process Statement warning at graphics.vhd(756): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 756 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(757) " "VHDL Process Statement warning at graphics.vhd(757): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 757 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(757) " "VHDL Process Statement warning at graphics.vhd(757): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 757 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosCar2 graphics.vhd(758) " "VHDL Process Statement warning at graphics.vhd(758): signal \"PosCar2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 758 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(758) " "VHDL Process Statement warning at graphics.vhd(758): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 758 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(758) " "VHDL Process Statement warning at graphics.vhd(758): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 758 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos2 graphics.vhd(758) " "VHDL Process Statement warning at graphics.vhd(758): signal \"Pos2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 758 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(759) " "VHDL Process Statement warning at graphics.vhd(759): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 759 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(759) " "VHDL Process Statement warning at graphics.vhd(759): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 759 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos2 graphics.vhd(759) " "VHDL Process Statement warning at graphics.vhd(759): signal \"Pos2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 759 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(760) " "VHDL Process Statement warning at graphics.vhd(760): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 760 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(760) " "VHDL Process Statement warning at graphics.vhd(760): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 760 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos2 graphics.vhd(760) " "VHDL Process Statement warning at graphics.vhd(760): signal \"Pos2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 760 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(761) " "VHDL Process Statement warning at graphics.vhd(761): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 761 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(761) " "VHDL Process Statement warning at graphics.vhd(761): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 761 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos2 graphics.vhd(761) " "VHDL Process Statement warning at graphics.vhd(761): signal \"Pos2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 761 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(762) " "VHDL Process Statement warning at graphics.vhd(762): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 762 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(762) " "VHDL Process Statement warning at graphics.vhd(762): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 762 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos2 graphics.vhd(762) " "VHDL Process Statement warning at graphics.vhd(762): signal \"Pos2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 762 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(763) " "VHDL Process Statement warning at graphics.vhd(763): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 763 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(763) " "VHDL Process Statement warning at graphics.vhd(763): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 763 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos2 graphics.vhd(763) " "VHDL Process Statement warning at graphics.vhd(763): signal \"Pos2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 763 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794641 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(764) " "VHDL Process Statement warning at graphics.vhd(764): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 764 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(764) " "VHDL Process Statement warning at graphics.vhd(764): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 764 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos2 graphics.vhd(764) " "VHDL Process Statement warning at graphics.vhd(764): signal \"Pos2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 764 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosCar3 graphics.vhd(765) " "VHDL Process Statement warning at graphics.vhd(765): signal \"PosCar3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 765 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(765) " "VHDL Process Statement warning at graphics.vhd(765): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 765 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(765) " "VHDL Process Statement warning at graphics.vhd(765): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 765 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosCar3 graphics.vhd(766) " "VHDL Process Statement warning at graphics.vhd(766): signal \"PosCar3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 766 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(766) " "VHDL Process Statement warning at graphics.vhd(766): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 766 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(766) " "VHDL Process Statement warning at graphics.vhd(766): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 766 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosCar3 graphics.vhd(767) " "VHDL Process Statement warning at graphics.vhd(767): signal \"PosCar3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 767 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(767) " "VHDL Process Statement warning at graphics.vhd(767): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 767 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(767) " "VHDL Process Statement warning at graphics.vhd(767): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 767 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(768) " "VHDL Process Statement warning at graphics.vhd(768): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 768 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(768) " "VHDL Process Statement warning at graphics.vhd(768): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 768 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosCar3 graphics.vhd(769) " "VHDL Process Statement warning at graphics.vhd(769): signal \"PosCar3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 769 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(769) " "VHDL Process Statement warning at graphics.vhd(769): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 769 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(769) " "VHDL Process Statement warning at graphics.vhd(769): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 769 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos3 graphics.vhd(769) " "VHDL Process Statement warning at graphics.vhd(769): signal \"Pos3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 769 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(770) " "VHDL Process Statement warning at graphics.vhd(770): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 770 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(770) " "VHDL Process Statement warning at graphics.vhd(770): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 770 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos3 graphics.vhd(770) " "VHDL Process Statement warning at graphics.vhd(770): signal \"Pos3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 770 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(771) " "VHDL Process Statement warning at graphics.vhd(771): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 771 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(771) " "VHDL Process Statement warning at graphics.vhd(771): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 771 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos3 graphics.vhd(771) " "VHDL Process Statement warning at graphics.vhd(771): signal \"Pos3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 771 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(772) " "VHDL Process Statement warning at graphics.vhd(772): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 772 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(772) " "VHDL Process Statement warning at graphics.vhd(772): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 772 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos3 graphics.vhd(772) " "VHDL Process Statement warning at graphics.vhd(772): signal \"Pos3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 772 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(773) " "VHDL Process Statement warning at graphics.vhd(773): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 773 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(773) " "VHDL Process Statement warning at graphics.vhd(773): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 773 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos3 graphics.vhd(773) " "VHDL Process Statement warning at graphics.vhd(773): signal \"Pos3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 773 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(774) " "VHDL Process Statement warning at graphics.vhd(774): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 774 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(774) " "VHDL Process Statement warning at graphics.vhd(774): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 774 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos3 graphics.vhd(774) " "VHDL Process Statement warning at graphics.vhd(774): signal \"Pos3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 774 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(775) " "VHDL Process Statement warning at graphics.vhd(775): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 775 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(775) " "VHDL Process Statement warning at graphics.vhd(775): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 775 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos3 graphics.vhd(775) " "VHDL Process Statement warning at graphics.vhd(775): signal \"Pos3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 775 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosCar1 graphics.vhd(784) " "VHDL Process Statement warning at graphics.vhd(784): signal \"PosCar1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 784 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(784) " "VHDL Process Statement warning at graphics.vhd(784): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 784 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(784) " "VHDL Process Statement warning at graphics.vhd(784): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 784 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosCar1 graphics.vhd(785) " "VHDL Process Statement warning at graphics.vhd(785): signal \"PosCar1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 785 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(785) " "VHDL Process Statement warning at graphics.vhd(785): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 785 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(785) " "VHDL Process Statement warning at graphics.vhd(785): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 785 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosCar1 graphics.vhd(786) " "VHDL Process Statement warning at graphics.vhd(786): signal \"PosCar1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 786 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(786) " "VHDL Process Statement warning at graphics.vhd(786): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 786 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(786) " "VHDL Process Statement warning at graphics.vhd(786): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 786 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(787) " "VHDL Process Statement warning at graphics.vhd(787): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 787 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(787) " "VHDL Process Statement warning at graphics.vhd(787): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 787 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosCar1 graphics.vhd(788) " "VHDL Process Statement warning at graphics.vhd(788): signal \"PosCar1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 788 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(788) " "VHDL Process Statement warning at graphics.vhd(788): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 788 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(788) " "VHDL Process Statement warning at graphics.vhd(788): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 788 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos1 graphics.vhd(788) " "VHDL Process Statement warning at graphics.vhd(788): signal \"Pos1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 788 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(789) " "VHDL Process Statement warning at graphics.vhd(789): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 789 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(789) " "VHDL Process Statement warning at graphics.vhd(789): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 789 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos1 graphics.vhd(789) " "VHDL Process Statement warning at graphics.vhd(789): signal \"Pos1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 789 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(790) " "VHDL Process Statement warning at graphics.vhd(790): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 790 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(790) " "VHDL Process Statement warning at graphics.vhd(790): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 790 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos1 graphics.vhd(790) " "VHDL Process Statement warning at graphics.vhd(790): signal \"Pos1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 790 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(791) " "VHDL Process Statement warning at graphics.vhd(791): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 791 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(791) " "VHDL Process Statement warning at graphics.vhd(791): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 791 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos1 graphics.vhd(791) " "VHDL Process Statement warning at graphics.vhd(791): signal \"Pos1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 791 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(792) " "VHDL Process Statement warning at graphics.vhd(792): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 792 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(792) " "VHDL Process Statement warning at graphics.vhd(792): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 792 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos1 graphics.vhd(792) " "VHDL Process Statement warning at graphics.vhd(792): signal \"Pos1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 792 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(793) " "VHDL Process Statement warning at graphics.vhd(793): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 793 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(793) " "VHDL Process Statement warning at graphics.vhd(793): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 793 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos1 graphics.vhd(793) " "VHDL Process Statement warning at graphics.vhd(793): signal \"Pos1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 793 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(794) " "VHDL Process Statement warning at graphics.vhd(794): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 794 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(794) " "VHDL Process Statement warning at graphics.vhd(794): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 794 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos1 graphics.vhd(794) " "VHDL Process Statement warning at graphics.vhd(794): signal \"Pos1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 794 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosCar2 graphics.vhd(795) " "VHDL Process Statement warning at graphics.vhd(795): signal \"PosCar2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 795 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(795) " "VHDL Process Statement warning at graphics.vhd(795): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 795 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(795) " "VHDL Process Statement warning at graphics.vhd(795): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 795 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosCar2 graphics.vhd(796) " "VHDL Process Statement warning at graphics.vhd(796): signal \"PosCar2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 796 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(796) " "VHDL Process Statement warning at graphics.vhd(796): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 796 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(796) " "VHDL Process Statement warning at graphics.vhd(796): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 796 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosCar2 graphics.vhd(797) " "VHDL Process Statement warning at graphics.vhd(797): signal \"PosCar2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 797 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(797) " "VHDL Process Statement warning at graphics.vhd(797): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 797 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(797) " "VHDL Process Statement warning at graphics.vhd(797): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 797 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(798) " "VHDL Process Statement warning at graphics.vhd(798): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 798 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(798) " "VHDL Process Statement warning at graphics.vhd(798): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 798 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosCar2 graphics.vhd(799) " "VHDL Process Statement warning at graphics.vhd(799): signal \"PosCar2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 799 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(799) " "VHDL Process Statement warning at graphics.vhd(799): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 799 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(799) " "VHDL Process Statement warning at graphics.vhd(799): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 799 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos2 graphics.vhd(799) " "VHDL Process Statement warning at graphics.vhd(799): signal \"Pos2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 799 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(800) " "VHDL Process Statement warning at graphics.vhd(800): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 800 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(800) " "VHDL Process Statement warning at graphics.vhd(800): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 800 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos2 graphics.vhd(800) " "VHDL Process Statement warning at graphics.vhd(800): signal \"Pos2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 800 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(801) " "VHDL Process Statement warning at graphics.vhd(801): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 801 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(801) " "VHDL Process Statement warning at graphics.vhd(801): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 801 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos2 graphics.vhd(801) " "VHDL Process Statement warning at graphics.vhd(801): signal \"Pos2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 801 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(802) " "VHDL Process Statement warning at graphics.vhd(802): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 802 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(802) " "VHDL Process Statement warning at graphics.vhd(802): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 802 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos2 graphics.vhd(802) " "VHDL Process Statement warning at graphics.vhd(802): signal \"Pos2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 802 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(803) " "VHDL Process Statement warning at graphics.vhd(803): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 803 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(803) " "VHDL Process Statement warning at graphics.vhd(803): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 803 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos2 graphics.vhd(803) " "VHDL Process Statement warning at graphics.vhd(803): signal \"Pos2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 803 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(804) " "VHDL Process Statement warning at graphics.vhd(804): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 804 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(804) " "VHDL Process Statement warning at graphics.vhd(804): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 804 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos2 graphics.vhd(804) " "VHDL Process Statement warning at graphics.vhd(804): signal \"Pos2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 804 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(805) " "VHDL Process Statement warning at graphics.vhd(805): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 805 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(805) " "VHDL Process Statement warning at graphics.vhd(805): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 805 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos2 graphics.vhd(805) " "VHDL Process Statement warning at graphics.vhd(805): signal \"Pos2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 805 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosCar3 graphics.vhd(806) " "VHDL Process Statement warning at graphics.vhd(806): signal \"PosCar3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 806 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(806) " "VHDL Process Statement warning at graphics.vhd(806): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 806 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(806) " "VHDL Process Statement warning at graphics.vhd(806): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 806 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosCar3 graphics.vhd(807) " "VHDL Process Statement warning at graphics.vhd(807): signal \"PosCar3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 807 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(807) " "VHDL Process Statement warning at graphics.vhd(807): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 807 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(807) " "VHDL Process Statement warning at graphics.vhd(807): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 807 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosCar3 graphics.vhd(808) " "VHDL Process Statement warning at graphics.vhd(808): signal \"PosCar3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 808 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(808) " "VHDL Process Statement warning at graphics.vhd(808): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 808 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(808) " "VHDL Process Statement warning at graphics.vhd(808): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 808 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(809) " "VHDL Process Statement warning at graphics.vhd(809): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 809 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(809) " "VHDL Process Statement warning at graphics.vhd(809): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 809 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosCar3 graphics.vhd(810) " "VHDL Process Statement warning at graphics.vhd(810): signal \"PosCar3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 810 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(810) " "VHDL Process Statement warning at graphics.vhd(810): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 810 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(810) " "VHDL Process Statement warning at graphics.vhd(810): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 810 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos3 graphics.vhd(810) " "VHDL Process Statement warning at graphics.vhd(810): signal \"Pos3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 810 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(811) " "VHDL Process Statement warning at graphics.vhd(811): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 811 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(811) " "VHDL Process Statement warning at graphics.vhd(811): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 811 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos3 graphics.vhd(811) " "VHDL Process Statement warning at graphics.vhd(811): signal \"Pos3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 811 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(812) " "VHDL Process Statement warning at graphics.vhd(812): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 812 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(812) " "VHDL Process Statement warning at graphics.vhd(812): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 812 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos3 graphics.vhd(812) " "VHDL Process Statement warning at graphics.vhd(812): signal \"Pos3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 812 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(813) " "VHDL Process Statement warning at graphics.vhd(813): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 813 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(813) " "VHDL Process Statement warning at graphics.vhd(813): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 813 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos3 graphics.vhd(813) " "VHDL Process Statement warning at graphics.vhd(813): signal \"Pos3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 813 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(814) " "VHDL Process Statement warning at graphics.vhd(814): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 814 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(814) " "VHDL Process Statement warning at graphics.vhd(814): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 814 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos3 graphics.vhd(814) " "VHDL Process Statement warning at graphics.vhd(814): signal \"Pos3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 814 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(815) " "VHDL Process Statement warning at graphics.vhd(815): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 815 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(815) " "VHDL Process Statement warning at graphics.vhd(815): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 815 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos3 graphics.vhd(815) " "VHDL Process Statement warning at graphics.vhd(815): signal \"Pos3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 815 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794651 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(816) " "VHDL Process Statement warning at graphics.vhd(816): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 816 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(816) " "VHDL Process Statement warning at graphics.vhd(816): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 816 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pos3 graphics.vhd(816) " "VHDL Process Statement warning at graphics.vhd(816): signal \"Pos3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 816 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Player graphics.vhd(842) " "VHDL Process Statement warning at graphics.vhd(842): signal \"Player\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 842 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(842) " "VHDL Process Statement warning at graphics.vhd(842): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 842 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(842) " "VHDL Process Statement warning at graphics.vhd(842): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 842 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(843) " "VHDL Process Statement warning at graphics.vhd(843): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 843 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(843) " "VHDL Process Statement warning at graphics.vhd(843): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 843 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(844) " "VHDL Process Statement warning at graphics.vhd(844): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 844 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(844) " "VHDL Process Statement warning at graphics.vhd(844): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 844 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(845) " "VHDL Process Statement warning at graphics.vhd(845): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 845 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(845) " "VHDL Process Statement warning at graphics.vhd(845): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 845 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(846) " "VHDL Process Statement warning at graphics.vhd(846): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 846 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(846) " "VHDL Process Statement warning at graphics.vhd(846): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 846 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(847) " "VHDL Process Statement warning at graphics.vhd(847): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 847 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(847) " "VHDL Process Statement warning at graphics.vhd(847): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 847 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(848) " "VHDL Process Statement warning at graphics.vhd(848): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 848 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(848) " "VHDL Process Statement warning at graphics.vhd(848): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 848 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(850) " "VHDL Process Statement warning at graphics.vhd(850): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 850 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(850) " "VHDL Process Statement warning at graphics.vhd(850): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 850 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(851) " "VHDL Process Statement warning at graphics.vhd(851): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 851 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(851) " "VHDL Process Statement warning at graphics.vhd(851): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 851 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(852) " "VHDL Process Statement warning at graphics.vhd(852): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 852 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(852) " "VHDL Process Statement warning at graphics.vhd(852): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 852 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(853) " "VHDL Process Statement warning at graphics.vhd(853): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 853 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(853) " "VHDL Process Statement warning at graphics.vhd(853): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 853 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(854) " "VHDL Process Statement warning at graphics.vhd(854): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 854 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(854) " "VHDL Process Statement warning at graphics.vhd(854): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 854 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(855) " "VHDL Process Statement warning at graphics.vhd(855): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 855 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(855) " "VHDL Process Statement warning at graphics.vhd(855): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 855 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(856) " "VHDL Process Statement warning at graphics.vhd(856): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 856 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(856) " "VHDL Process Statement warning at graphics.vhd(856): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 856 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(862) " "VHDL Process Statement warning at graphics.vhd(862): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 862 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(862) " "VHDL Process Statement warning at graphics.vhd(862): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 862 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(863) " "VHDL Process Statement warning at graphics.vhd(863): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 863 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(863) " "VHDL Process Statement warning at graphics.vhd(863): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 863 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(864) " "VHDL Process Statement warning at graphics.vhd(864): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 864 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(864) " "VHDL Process Statement warning at graphics.vhd(864): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 864 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(865) " "VHDL Process Statement warning at graphics.vhd(865): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 865 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(865) " "VHDL Process Statement warning at graphics.vhd(865): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 865 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(866) " "VHDL Process Statement warning at graphics.vhd(866): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 866 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(866) " "VHDL Process Statement warning at graphics.vhd(866): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 866 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(867) " "VHDL Process Statement warning at graphics.vhd(867): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 867 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(867) " "VHDL Process Statement warning at graphics.vhd(867): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 867 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(868) " "VHDL Process Statement warning at graphics.vhd(868): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 868 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(868) " "VHDL Process Statement warning at graphics.vhd(868): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 868 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Player graphics.vhd(881) " "VHDL Process Statement warning at graphics.vhd(881): signal \"Player\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 881 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(881) " "VHDL Process Statement warning at graphics.vhd(881): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 881 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(881) " "VHDL Process Statement warning at graphics.vhd(881): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 881 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(882) " "VHDL Process Statement warning at graphics.vhd(882): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 882 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(882) " "VHDL Process Statement warning at graphics.vhd(882): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 882 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(883) " "VHDL Process Statement warning at graphics.vhd(883): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 883 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(883) " "VHDL Process Statement warning at graphics.vhd(883): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 883 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(884) " "VHDL Process Statement warning at graphics.vhd(884): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 884 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(884) " "VHDL Process Statement warning at graphics.vhd(884): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 884 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(885) " "VHDL Process Statement warning at graphics.vhd(885): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 885 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(885) " "VHDL Process Statement warning at graphics.vhd(885): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 885 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(886) " "VHDL Process Statement warning at graphics.vhd(886): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 886 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(886) " "VHDL Process Statement warning at graphics.vhd(886): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 886 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(887) " "VHDL Process Statement warning at graphics.vhd(887): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 887 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(887) " "VHDL Process Statement warning at graphics.vhd(887): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 887 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(889) " "VHDL Process Statement warning at graphics.vhd(889): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 889 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(889) " "VHDL Process Statement warning at graphics.vhd(889): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 889 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(890) " "VHDL Process Statement warning at graphics.vhd(890): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 890 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(890) " "VHDL Process Statement warning at graphics.vhd(890): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 890 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(891) " "VHDL Process Statement warning at graphics.vhd(891): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 891 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(891) " "VHDL Process Statement warning at graphics.vhd(891): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 891 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(892) " "VHDL Process Statement warning at graphics.vhd(892): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 892 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(892) " "VHDL Process Statement warning at graphics.vhd(892): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 892 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(893) " "VHDL Process Statement warning at graphics.vhd(893): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 893 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(893) " "VHDL Process Statement warning at graphics.vhd(893): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 893 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(894) " "VHDL Process Statement warning at graphics.vhd(894): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 894 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(894) " "VHDL Process Statement warning at graphics.vhd(894): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 894 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(895) " "VHDL Process Statement warning at graphics.vhd(895): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 895 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(895) " "VHDL Process Statement warning at graphics.vhd(895): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 895 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(901) " "VHDL Process Statement warning at graphics.vhd(901): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 901 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(901) " "VHDL Process Statement warning at graphics.vhd(901): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 901 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(902) " "VHDL Process Statement warning at graphics.vhd(902): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 902 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(902) " "VHDL Process Statement warning at graphics.vhd(902): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 902 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(903) " "VHDL Process Statement warning at graphics.vhd(903): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 903 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(903) " "VHDL Process Statement warning at graphics.vhd(903): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 903 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(904) " "VHDL Process Statement warning at graphics.vhd(904): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 904 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(904) " "VHDL Process Statement warning at graphics.vhd(904): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 904 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(905) " "VHDL Process Statement warning at graphics.vhd(905): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 905 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(905) " "VHDL Process Statement warning at graphics.vhd(905): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 905 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(906) " "VHDL Process Statement warning at graphics.vhd(906): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 906 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(906) " "VHDL Process Statement warning at graphics.vhd(906): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 906 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(907) " "VHDL Process Statement warning at graphics.vhd(907): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 907 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(907) " "VHDL Process Statement warning at graphics.vhd(907): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 907 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Player graphics.vhd(919) " "VHDL Process Statement warning at graphics.vhd(919): signal \"Player\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 919 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(919) " "VHDL Process Statement warning at graphics.vhd(919): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 919 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(919) " "VHDL Process Statement warning at graphics.vhd(919): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 919 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(920) " "VHDL Process Statement warning at graphics.vhd(920): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 920 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(920) " "VHDL Process Statement warning at graphics.vhd(920): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 920 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(921) " "VHDL Process Statement warning at graphics.vhd(921): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 921 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(921) " "VHDL Process Statement warning at graphics.vhd(921): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 921 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(922) " "VHDL Process Statement warning at graphics.vhd(922): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 922 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(922) " "VHDL Process Statement warning at graphics.vhd(922): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 922 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(923) " "VHDL Process Statement warning at graphics.vhd(923): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 923 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(923) " "VHDL Process Statement warning at graphics.vhd(923): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 923 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(924) " "VHDL Process Statement warning at graphics.vhd(924): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 924 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(924) " "VHDL Process Statement warning at graphics.vhd(924): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 924 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(925) " "VHDL Process Statement warning at graphics.vhd(925): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 925 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(925) " "VHDL Process Statement warning at graphics.vhd(925): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 925 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(927) " "VHDL Process Statement warning at graphics.vhd(927): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 927 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(927) " "VHDL Process Statement warning at graphics.vhd(927): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 927 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(928) " "VHDL Process Statement warning at graphics.vhd(928): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 928 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(928) " "VHDL Process Statement warning at graphics.vhd(928): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 928 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(929) " "VHDL Process Statement warning at graphics.vhd(929): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 929 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(929) " "VHDL Process Statement warning at graphics.vhd(929): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 929 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(930) " "VHDL Process Statement warning at graphics.vhd(930): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 930 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(930) " "VHDL Process Statement warning at graphics.vhd(930): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 930 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(931) " "VHDL Process Statement warning at graphics.vhd(931): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 931 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(931) " "VHDL Process Statement warning at graphics.vhd(931): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 931 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(932) " "VHDL Process Statement warning at graphics.vhd(932): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 932 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(932) " "VHDL Process Statement warning at graphics.vhd(932): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 932 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(933) " "VHDL Process Statement warning at graphics.vhd(933): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 933 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(933) " "VHDL Process Statement warning at graphics.vhd(933): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 933 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(939) " "VHDL Process Statement warning at graphics.vhd(939): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 939 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(939) " "VHDL Process Statement warning at graphics.vhd(939): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 939 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(940) " "VHDL Process Statement warning at graphics.vhd(940): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 940 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(940) " "VHDL Process Statement warning at graphics.vhd(940): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 940 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(941) " "VHDL Process Statement warning at graphics.vhd(941): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 941 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(941) " "VHDL Process Statement warning at graphics.vhd(941): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 941 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(942) " "VHDL Process Statement warning at graphics.vhd(942): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 942 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(942) " "VHDL Process Statement warning at graphics.vhd(942): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 942 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(943) " "VHDL Process Statement warning at graphics.vhd(943): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 943 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(943) " "VHDL Process Statement warning at graphics.vhd(943): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 943 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(944) " "VHDL Process Statement warning at graphics.vhd(944): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 944 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(944) " "VHDL Process Statement warning at graphics.vhd(944): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 944 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(945) " "VHDL Process Statement warning at graphics.vhd(945): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 945 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PosVer graphics.vhd(945) " "VHDL Process Statement warning at graphics.vhd(945): signal \"PosVer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 945 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(962) " "VHDL Process Statement warning at graphics.vhd(962): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 962 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794661 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(963) " "VHDL Process Statement warning at graphics.vhd(963): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 963 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794671 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(964) " "VHDL Process Statement warning at graphics.vhd(964): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 964 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794671 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(965) " "VHDL Process Statement warning at graphics.vhd(965): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 965 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794671 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(966) " "VHDL Process Statement warning at graphics.vhd(966): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 966 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794671 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(967) " "VHDL Process Statement warning at graphics.vhd(967): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 967 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794671 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(968) " "VHDL Process Statement warning at graphics.vhd(968): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 968 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794671 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(969) " "VHDL Process Statement warning at graphics.vhd(969): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 969 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794671 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(970) " "VHDL Process Statement warning at graphics.vhd(970): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 970 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794671 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(971) " "VHDL Process Statement warning at graphics.vhd(971): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 971 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794671 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(972) " "VHDL Process Statement warning at graphics.vhd(972): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 972 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794671 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(973) " "VHDL Process Statement warning at graphics.vhd(973): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 973 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794671 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(974) " "VHDL Process Statement warning at graphics.vhd(974): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 974 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794671 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(975) " "VHDL Process Statement warning at graphics.vhd(975): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 975 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794671 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(976) " "VHDL Process Statement warning at graphics.vhd(976): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 976 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794671 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(977) " "VHDL Process Statement warning at graphics.vhd(977): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 977 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794671 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(978) " "VHDL Process Statement warning at graphics.vhd(978): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 978 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794671 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(979) " "VHDL Process Statement warning at graphics.vhd(979): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 979 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794671 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(980) " "VHDL Process Statement warning at graphics.vhd(980): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 980 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794671 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(981) " "VHDL Process Statement warning at graphics.vhd(981): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 981 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794671 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(982) " "VHDL Process Statement warning at graphics.vhd(982): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 982 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794671 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(983) " "VHDL Process Statement warning at graphics.vhd(983): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 983 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794671 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(984) " "VHDL Process Statement warning at graphics.vhd(984): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 984 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794671 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(985) " "VHDL Process Statement warning at graphics.vhd(985): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 985 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794671 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(986) " "VHDL Process Statement warning at graphics.vhd(986): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 986 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794671 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(987) " "VHDL Process Statement warning at graphics.vhd(987): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 987 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794671 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(988) " "VHDL Process Statement warning at graphics.vhd(988): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 988 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794671 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(989) " "VHDL Process Statement warning at graphics.vhd(989): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 989 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794671 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x graphics.vhd(990) " "VHDL Process Statement warning at graphics.vhd(990): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 990 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794671 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(990) " "VHDL Process Statement warning at graphics.vhd(990): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 990 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794671 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(991) " "VHDL Process Statement warning at graphics.vhd(991): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 991 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794671 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y graphics.vhd(992) " "VHDL Process Statement warning at graphics.vhd(992): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "graphics.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/graphics.vhd" 992 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447856794671 "|TetrisCar_VGA|graphics:elemento_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:elemento_5 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:elemento_5\"" {  } { { "TetrisCar_VGA.vhd" "elemento_5" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/TetrisCar_VGA.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447856794671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Position Position:elemento_7 " "Elaborating entity \"Position\" for hierarchy \"Position:elemento_7\"" {  } { { "TetrisCar_VGA.vhd" "elemento_7" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/TetrisCar_VGA.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447856794681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:elemento_8 " "Elaborating entity \"random\" for hierarchy \"random:elemento_8\"" {  } { { "TetrisCar_VGA.vhd" "elemento_8" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/TetrisCar_VGA.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447856794681 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "div_frec:elemento_1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"div_frec:elemento_1\|Div0\"" {  } { { "div_frec.vhd" "Div0" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/div_frec.vhd" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447856799701 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1447856799701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div_frec:elemento_1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"div_frec:elemento_1\|lpm_divide:Div0\"" {  } { { "div_frec.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/div_frec.vhd" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447856799771 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div_frec:elemento_1\|lpm_divide:Div0 " "Instantiated megafunction \"div_frec:elemento_1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 26 " "Parameter \"LPM_WIDTHN\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447856799771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447856799771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447856799771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447856799771 ""}  } { { "div_frec.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/div_frec.vhd" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1447856799771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kem " "Found entity 1: lpm_divide_kem" {  } { { "db/lpm_divide_kem.tdf" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/db/lpm_divide_kem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447856799861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447856799861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/db/sign_div_unsign_ulh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447856799881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447856799881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u2f " "Found entity 1: alt_u_div_u2f" {  } { { "db/alt_u_div_u2f.tdf" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/db/alt_u_div_u2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447856799941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447856799941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447856800031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447856800031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447856800121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447856800121 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "TetrisCar_VGA.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/TetrisCar_VGA.vhd" 102 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1447856800941 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1447856800941 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Blank VCC " "Pin \"Blank\" is stuck at VCC" {  } { { "TetrisCar_VGA.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/TetrisCar_VGA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1447856817475 "|TetrisCar_VGA|Blank"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sync GND " "Pin \"Sync\" is stuck at GND" {  } { { "TetrisCar_VGA.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/TetrisCar_VGA.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1447856817475 "|TetrisCar_VGA|Sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[8\] GND " "Pin \"R\[8\]\" is stuck at GND" {  } { { "TetrisCar_VGA.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/TetrisCar_VGA.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1447856817475 "|TetrisCar_VGA|R[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[3\] GND " "Pin \"B\[3\]\" is stuck at GND" {  } { { "TetrisCar_VGA.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/TetrisCar_VGA.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1447856817475 "|TetrisCar_VGA|B[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1447856817475 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "go High " "Register go will power up to High" {  } { { "TetrisCar_VGA.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/TetrisCar_VGA.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1447856817765 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1447856817765 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1447856821175 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1447856821665 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447856821665 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3634 " "Implemented 3634 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1447856821955 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1447856821955 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3595 " "Implemented 3595 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1447856821955 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1447856821955 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 914 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 914 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "529 " "Peak virtual memory: 529 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1447856822055 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 18 08:27:02 2015 " "Processing ended: Wed Nov 18 08:27:02 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1447856822055 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1447856822055 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1447856822055 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1447856822055 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1447856823365 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1447856823375 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 18 08:27:02 2015 " "Processing started: Wed Nov 18 08:27:02 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1447856823375 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1447856823375 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TetrisCar_VGA -c TetrisCar_VGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TetrisCar_VGA -c TetrisCar_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1447856823375 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1447856823515 ""}
{ "Info" "0" "" "Project  = TetrisCar_VGA" {  } {  } 0 0 "Project  = TetrisCar_VGA" 0 0 "Fitter" 0 0 1447856823515 ""}
{ "Info" "0" "" "Revision = TetrisCar_VGA" {  } {  } 0 0 "Revision = TetrisCar_VGA" 0 0 "Fitter" 0 0 1447856823515 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1447856823796 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TetrisCar_VGA EP2C70F896C6 " "Selected device EP2C70F896C6 for design \"TetrisCar_VGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1447856823846 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1447856823876 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1447856823876 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1447856824036 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1447856824046 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1447856825216 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/" { { 0 { 0 ""} 0 6118 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1447856825226 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/" { { 0 { 0 ""} 0 6119 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1447856825226 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/" { { 0 { 0 ""} 0 6120 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1447856825226 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1447856825226 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TetrisCar_VGA.sdc " "Synopsys Design Constraints File file not found: 'TetrisCar_VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1447856825906 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1447856825906 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1447856825936 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_DE2 (placed in PIN AD15 (CLK13, LVDSCLK6p, Input)) " "Automatically promoted node CLK_DE2 (placed in PIN AD15 (CLK13, LVDSCLK6p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1447856826166 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK_DE2 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_DE2" } } } } { "TetrisCar_VGA.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/TetrisCar_VGA.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_DE2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1447856826166 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "div_frec:elemento_1\|CLK_GAME  " "Automatically promoted node div_frec:elemento_1\|CLK_GAME " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1447856826166 ""}  } { { "div_frec.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/div_frec.vhd" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { div_frec:elemento_1|CLK_GAME } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/" { { 0 { 0 ""} 0 608 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1447856826166 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "div_frec:elemento_1\|CLK_Prima  " "Automatically promoted node div_frec:elemento_1\|CLK_Prima " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1447856826166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_VGA " "Destination node Clock_VGA" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clock_VGA } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clock_VGA" } } } } { "TetrisCar_VGA.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/TetrisCar_VGA.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock_VGA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1447856826166 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1447856826166 ""}  } { { "div_frec.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/div_frec.vhd" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { div_frec:elemento_1|CLK_Prima } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/" { { 0 { 0 ""} 0 610 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1447856826166 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PSH_Block:elemento_2\|PSH  " "Automatically promoted node PSH_Block:elemento_2\|PSH " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1447856826166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PSH " "Destination node PSH" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PSH } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PSH" } } } } { "TetrisCar_VGA.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/TetrisCar_VGA.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PSH } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1447856826166 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1447856826166 ""}  } { { "../LineaVerde_VGA/PSH_Block.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/LineaVerde_VGA/PSH_Block.vhd" 8 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PSH_Block:elemento_2|PSH } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/" { { 0 { 0 ""} 0 578 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1447856826166 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1447856826556 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1447856826556 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1447856826556 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1447856826566 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1447856826566 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1447856826566 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1447856826566 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1447856826566 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1447856826626 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1447856826626 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1447856826626 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1447856826706 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1447856830159 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1447856832149 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1447856832169 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1447856839950 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1447856839950 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1447856840430 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X36_Y26 X47_Y38 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X36_Y26 to location X47_Y38" {  } { { "loc" "" { Generic "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X36_Y26 to location X47_Y38"} { { 11 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X36_Y26 to location X47_Y38"} 36 26 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1447856844390 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1447856844390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1447856846350 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1447856846360 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1447856846360 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.39 " "Total time spent on timing analysis during the Fitter is 1.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1447856846450 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1447856846460 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "35 " "Found 35 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PSH 0 " "Pin \"PSH\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447856846600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PSV 0 " "Pin \"PSV\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447856846600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Blank 0 " "Pin \"Blank\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447856846600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sync 0 " "Pin \"Sync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447856846600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Clock_VGA 0 " "Pin \"Clock_VGA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447856846600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[0\] 0 " "Pin \"R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447856846600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[1\] 0 " "Pin \"R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447856846600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[2\] 0 " "Pin \"R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447856846600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[3\] 0 " "Pin \"R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447856846600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[4\] 0 " "Pin \"R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447856846600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[5\] 0 " "Pin \"R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447856846600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[6\] 0 " "Pin \"R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447856846600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[7\] 0 " "Pin \"R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447856846600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[8\] 0 " "Pin \"R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447856846600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[9\] 0 " "Pin \"R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447856846600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[0\] 0 " "Pin \"G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447856846600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[1\] 0 " "Pin \"G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447856846600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[2\] 0 " "Pin \"G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447856846600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[3\] 0 " "Pin \"G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447856846600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[4\] 0 " "Pin \"G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447856846600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[5\] 0 " "Pin \"G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447856846600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[6\] 0 " "Pin \"G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447856846600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[7\] 0 " "Pin \"G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447856846600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[8\] 0 " "Pin \"G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447856846600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[9\] 0 " "Pin \"G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447856846600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[0\] 0 " "Pin \"B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447856846600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[1\] 0 " "Pin \"B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447856846600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[2\] 0 " "Pin \"B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447856846600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[3\] 0 " "Pin \"B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447856846600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[4\] 0 " "Pin \"B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447856846600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[5\] 0 " "Pin \"B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447856846600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[6\] 0 " "Pin \"B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447856846600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[7\] 0 " "Pin \"B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447856846600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[8\] 0 " "Pin \"B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447856846600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[9\] 0 " "Pin \"B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447856846600 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1447856846600 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1447856847420 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1447856847580 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1447856848540 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1447856849310 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1447856849561 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/output_files/TetrisCar_VGA.fit.smsg " "Generated suppressed messages file C:/Users/manuel/Documents/ITESM/V semestre/Sistemas Digitales Avanzados/Proyectos/VGA/TetrisCar/output_files/TetrisCar_VGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1447856849893 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "797 " "Peak virtual memory: 797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1447856850743 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 18 08:27:30 2015 " "Processing ended: Wed Nov 18 08:27:30 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1447856850743 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1447856850743 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1447856850743 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1447856850743 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1447856851843 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1447856851843 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 18 08:27:31 2015 " "Processing started: Wed Nov 18 08:27:31 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1447856851843 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1447856851843 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TetrisCar_VGA -c TetrisCar_VGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TetrisCar_VGA -c TetrisCar_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1447856851843 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1447856854823 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1447856854973 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "433 " "Peak virtual memory: 433 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1447856856043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 18 08:27:36 2015 " "Processing ended: Wed Nov 18 08:27:36 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1447856856043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1447856856043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1447856856043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1447856856043 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1447856856763 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1447856857323 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1447856857323 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 18 08:27:36 2015 " "Processing started: Wed Nov 18 08:27:36 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1447856857323 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1447856857323 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TetrisCar_VGA -c TetrisCar_VGA " "Command: quartus_sta TetrisCar_VGA -c TetrisCar_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1447856857323 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1447856857473 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1447856857724 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1447856857764 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1447856857764 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TetrisCar_VGA.sdc " "Synopsys Design Constraints File file not found: 'TetrisCar_VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1447856859134 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1447856859134 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_frec:elemento_1\|CLK_GAME div_frec:elemento_1\|CLK_GAME " "create_clock -period 1.000 -name div_frec:elemento_1\|CLK_GAME div_frec:elemento_1\|CLK_GAME" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1447856859154 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_DE2 CLK_DE2 " "create_clock -period 1.000 -name CLK_DE2 CLK_DE2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1447856859154 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name crash crash " "create_clock -period 1.000 -name crash crash" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1447856859154 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PSH_Block:elemento_2\|PSH PSH_Block:elemento_2\|PSH " "create_clock -period 1.000 -name PSH_Block:elemento_2\|PSH PSH_Block:elemento_2\|PSH" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1447856859154 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_frec:elemento_1\|CLK_Prima div_frec:elemento_1\|CLK_Prima " "create_clock -period 1.000 -name div_frec:elemento_1\|CLK_Prima div_frec:elemento_1\|CLK_Prima" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1447856859154 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1447856859154 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1447856859174 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1447856859194 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1447856859214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -53.131 " "Worst-case setup slack is -53.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856859224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856859224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -53.131     -1432.518 CLK_DE2  " "  -53.131     -1432.518 CLK_DE2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856859224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.816      -138.203 div_frec:elemento_1\|CLK_GAME  " "   -3.816      -138.203 div_frec:elemento_1\|CLK_GAME " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856859224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.534       -20.343 div_frec:elemento_1\|CLK_Prima  " "   -1.534       -20.343 div_frec:elemento_1\|CLK_Prima " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856859224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.461       -18.148 PSH_Block:elemento_2\|PSH  " "   -1.461       -18.148 PSH_Block:elemento_2\|PSH " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856859224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1447856859224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.591 " "Worst-case hold slack is -3.591" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856859224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856859224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.591       -70.135 div_frec:elemento_1\|CLK_GAME  " "   -3.591       -70.135 div_frec:elemento_1\|CLK_GAME " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856859224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.749        -5.195 CLK_DE2  " "   -1.749        -5.195 CLK_DE2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856859224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.549         0.000 div_frec:elemento_1\|CLK_Prima  " "    0.549         0.000 div_frec:elemento_1\|CLK_Prima " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856859224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.712         0.000 PSH_Block:elemento_2\|PSH  " "    0.712         0.000 PSH_Block:elemento_2\|PSH " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856859224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1447856859224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.851 " "Worst-case recovery slack is -3.851" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856859244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856859244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.851        -3.851 crash  " "   -3.851        -3.851 crash " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856859244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1447856859244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.877 " "Worst-case removal slack is 2.877" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856859254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856859254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.877         0.000 crash  " "    2.877         0.000 crash " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856859254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1447856859254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856860274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856860274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -44.380 CLK_DE2  " "   -1.380       -44.380 CLK_DE2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856860274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -46.000 div_frec:elemento_1\|CLK_GAME  " "   -0.500       -46.000 div_frec:elemento_1\|CLK_GAME " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856860274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -21.000 PSH_Block:elemento_2\|PSH  " "   -0.500       -21.000 PSH_Block:elemento_2\|PSH " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856860274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -21.000 div_frec:elemento_1\|CLK_Prima  " "   -0.500       -21.000 div_frec:elemento_1\|CLK_Prima " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856860274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 crash  " "   -0.500        -1.000 crash " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856860274 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1447856860274 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1447856861844 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1447856861844 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1447856861964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.617 " "Worst-case setup slack is -22.617" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856861974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856861974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.617      -608.782 CLK_DE2  " "  -22.617      -608.782 CLK_DE2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856861974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.237       -39.641 div_frec:elemento_1\|CLK_GAME  " "   -1.237       -39.641 div_frec:elemento_1\|CLK_GAME " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856861974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.197        -2.051 div_frec:elemento_1\|CLK_Prima  " "   -0.197        -2.051 div_frec:elemento_1\|CLK_Prima " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856861974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.150        -1.500 PSH_Block:elemento_2\|PSH  " "   -0.150        -1.500 PSH_Block:elemento_2\|PSH " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856861974 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1447856861974 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.078 " "Worst-case hold slack is -2.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856861994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856861994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.078       -52.512 div_frec:elemento_1\|CLK_GAME  " "   -2.078       -52.512 div_frec:elemento_1\|CLK_GAME " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856861994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.266        -3.794 CLK_DE2  " "   -1.266        -3.794 CLK_DE2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856861994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254         0.000 div_frec:elemento_1\|CLK_Prima  " "    0.254         0.000 div_frec:elemento_1\|CLK_Prima " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856861994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325         0.000 PSH_Block:elemento_2\|PSH  " "    0.325         0.000 PSH_Block:elemento_2\|PSH " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856861994 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1447856861994 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.664 " "Worst-case recovery slack is -1.664" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856862004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856862004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.664        -1.664 crash  " "   -1.664        -1.664 crash " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856862004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1447856862004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.765 " "Worst-case removal slack is 1.765" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856862014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856862014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.765         0.000 crash  " "    1.765         0.000 crash " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856862014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1447856862014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856862034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856862034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -44.380 CLK_DE2  " "   -1.380       -44.380 CLK_DE2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856862034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -46.000 div_frec:elemento_1\|CLK_GAME  " "   -0.500       -46.000 div_frec:elemento_1\|CLK_GAME " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856862034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -21.000 PSH_Block:elemento_2\|PSH  " "   -0.500       -21.000 PSH_Block:elemento_2\|PSH " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856862034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -21.000 div_frec:elemento_1\|CLK_Prima  " "   -0.500       -21.000 div_frec:elemento_1\|CLK_Prima " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856862034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 crash  " "   -0.500        -1.000 crash " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447856862034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1447856862034 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1447856863574 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1447856863674 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1447856863674 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "488 " "Peak virtual memory: 488 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1447856863924 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 18 08:27:43 2015 " "Processing ended: Wed Nov 18 08:27:43 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1447856863924 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1447856863924 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1447856863924 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1447856863924 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 923 s " "Quartus II Full Compilation was successful. 0 errors, 923 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1447856864734 ""}
