$date
  Fri Sep 04 19:32:52 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module pc_tb $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var reg 1 # wr_en $end
$var reg 7 $ data_in[6:0] $end
$var reg 7 % data_out[6:0] $end
$scope module uut $end
$var reg 1 & clk $end
$var reg 1 ' rst $end
$var reg 1 ( wr_en $end
$var reg 7 ) data_in[6:0] $end
$var reg 7 * data_out[6:0] $end
$var reg 7 + registro[6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
U#
bUUUUUUU $
b0000000 %
0&
1'
U(
bUUUUUUU )
b0000000 *
b0000000 +
#50000000
1!
1&
#100000000
0!
0"
0#
b1111111 $
0&
0'
0(
b1111111 )
#150000000
1!
1&
#200000000
0!
1#
b0010100 $
0&
1(
b0010100 )
#250000000
1!
b0010100 %
1&
b0010100 *
b0010100 +
#300000000
0!
0#
b1101011 $
0&
0(
b1101011 )
#350000000
1!
1&
#400000000
0!
1#
0&
1(
#450000000
1!
b1101011 %
1&
b1101011 *
b1101011 +
#500000000
0!
0#
b1000011 $
0&
0(
b1000011 )
#550000000
1!
1&
#600000000
0!
0&
#650000000
1!
1&
#700000000
0!
0&
#750000000
1!
1&
#800000000
0!
0&
#850000000
1!
1&
#900000000
0!
0&
#950000000
1!
1&
#1000000000
0!
0&
#1050000000
1!
1&
#1100000000
0!
0&
#1150000000
1!
1&
#1200000000
0!
0&
#1250000000
1!
1&
#1300000000
0!
0&
#1350000000
1!
1&
#1400000000
0!
0&
#1450000000
1!
1&
#1500000000
0!
1#
0&
1(
#1550000000
1!
b1000011 %
1&
b1000011 *
b1000011 +
#1600000000
0!
0#
b0000001 $
0&
0(
b0000001 )
#1650000000
1!
1&
#1700000000
0!
0&
#1750000000
1!
1&
#1800000000
0!
0&
#1850000000
1!
1&
#1900000000
0!
0&
#1950000000
1!
1&
#2000000000
0!
0&
#2050000000
1!
1&
#2100000000
0!
0&
#2150000000
1!
1&
#2200000000
0!
0&
#2250000000
1!
1&
#2300000000
0!
0&
#2350000000
1!
1&
#2400000000
0!
0&
#2450000000
1!
1&
#2500000000
0!
0&
#2550000000
1!
1&
#2600000000
0!
0&
#2650000000
1!
1&
#2700000000
0!
0&
#2750000000
1!
1&
#2800000000
0!
0&
#2850000000
1!
1&
#2900000000
0!
0&
#2950000000
1!
1&
#3000000000
0!
0&
