13:21:17 **** Incremental Build of configuration Hardware for project vadd_system_hw_link ****
make all 
/opt/Xilinx/Vitis/2021.1/bin/v++ --target hw --link --config binary_container_1-link.cfg -o"binary_container_1.xclbin" ../../vadd_kernels/Hardware/build/krnl_vadd.xo
Option Map File Used: '/opt/Xilinx/Vitis/2021.1/data/vitis/vpp/optMap.xml'

****** v++ v2021.1 (64-bit)
  **** SW Build 3246112 on 2021-06-09-14:19:56
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-897] Reading --xp value from platform: param:compiler.lockFlowCritSlackThreshold=0
INFO: [v++ 60-897] Reading --xp value from platform: vivado_param:hd.routingContainmentAreaExpansion=true
INFO: [v++ 60-897] Reading --xp value from platform: vivado_param:hd.supportClockNetCrossDiffReconfigurablePartitions=1
INFO: [v++ 60-897] Reading --xp value from platform: vivado_param:bitstream.enablePR=4123
INFO: [v++ 60-897] Reading --xp value from platform: vivado_param:physynth.ultraRAMOptOutput=false
INFO: [v++ 60-897] Reading --xp value from platform: vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MAX_URAM_CASCADE_HEIGHT}={1}
INFO: [v++ 60-897] Reading --xp value from platform: vivado_param:synth.elaboration.rodinMoreOptions={rt::set_parameter disableOregPackingUram true}
WARNING: [v++ 60-642] Invalid or deprecated parameter name: compiler.lockFlowCritSlackThreshold
INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/centos/workspace/vadd_system_hw_link/Hardware/binary_container_1.build/reports/link
	Log files: /home/centos/workspace/vadd_system_hw_link/Hardware/binary_container_1.build/logs/link
Running Dispatch Server on port: 40946
INFO: [v++ 60-1548] Creating build summary session with primary output /home/centos/workspace/vadd_system_hw_link/Hardware/binary_container_1.xclbin.link_summary, at Mon Jan 24 13:21:31 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 24 13:21:31 2022
INFO: [v++ 60-895]   Target platform: /home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/hw/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xsa'
INFO: [v++ 74-78] Compiler Version string: 2021.1
INFO: [v++ 60-1302] Platform 'xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_aws-vu9p-f1_shell-v04261818_201920_2
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [13:21:36] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/centos/workspace/vadd_kernels/Hardware/build/krnl_vadd.xo -keep --config /home/centos/workspace/vadd_system_hw_link/Hardware/binary_container_1.build/link/int/syslinkConfig.ini --xpfm /home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm --target hw --output_dir /home/centos/workspace/vadd_system_hw_link/Hardware/binary_container_1.build/link/int --temp_dir /home/centos/workspace/vadd_system_hw_link/Hardware/binary_container_1.build/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/centos/workspace/vadd_system_hw_link/Hardware/binary_container_1.build/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Jan 24 13:21:38 2022
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/centos/workspace/vadd_kernels/Hardware/build/krnl_vadd.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/centos/workspace/vadd_system_hw_link/Hardware/binary_container_1.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [13:21:38] build_xd_ip_db started: /opt/Xilinx/Vitis/2021.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/centos/workspace/vadd_system_hw_link/Hardware/binary_container_1.build/link/sys_link/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.hpfm -clkid 0 -ip /home/centos/workspace/vadd_system_hw_link/Hardware/binary_container_1.build/link/sys_link/iprepo/xilinx_com_hls_krnl_vadd_1_0,krnl_vadd -o /home/centos/workspace/vadd_system_hw_link/Hardware/binary_container_1.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [13:21:46] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1986.766 ; gain = 0.000 ; free physical = 111765 ; free virtual = 128767
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/centos/workspace/vadd_system_hw_link/Hardware/binary_container_1.build/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [13:21:46] cfgen started: /opt/Xilinx/Vitis/2021.1/bin/cfgen  -nk krnl_vadd:1:krnl_vadd_1 -dmclkid 0 -r /home/centos/workspace/vadd_system_hw_link/Hardware/binary_container_1.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/centos/workspace/vadd_system_hw_link/Hardware/binary_container_1.build/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: krnl_vadd, num: 1  {krnl_vadd_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument krnl_vadd_1.in1 to DDR[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument krnl_vadd_1.in2 to DDR[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument krnl_vadd_1.out to DDR[0]
INFO: [SYSTEM_LINK 82-37] [13:21:50] cfgen finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1986.766 ; gain = 0.000 ; free physical = 111765 ; free virtual = 128767
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [13:21:50] cf2bd started: /opt/Xilinx/Vitis/2021.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/centos/workspace/vadd_system_hw_link/Hardware/binary_container_1.build/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/centos/workspace/vadd_system_hw_link/Hardware/binary_container_1.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/centos/workspace/vadd_system_hw_link/Hardware/binary_container_1.build/link/sys_link/_sysl/.xsd --temp_dir /home/centos/workspace/vadd_system_hw_link/Hardware/binary_container_1.build/link/sys_link --output_dir /home/centos/workspace/vadd_system_hw_link/Hardware/binary_container_1.build/link/int --target_bd cl.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/centos/workspace/vadd_system_hw_link/Hardware/binary_container_1.build/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/centos/workspace/vadd_system_hw_link/Hardware/binary_container_1.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd cl.bd -dn dr -dp /home/centos/workspace/vadd_system_hw_link/Hardware/binary_container_1.build/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [13:21:52] cf2bd finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1986.766 ; gain = 0.000 ; free physical = 111759 ; free virtual = 128765
INFO: [v++ 60-1441] [13:21:52] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2006.004 ; gain = 0.000 ; free physical = 111808 ; free virtual = 128814
INFO: [v++ 60-1443] [13:21:52] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/centos/workspace/vadd_system_hw_link/Hardware/binary_container_1.build/link/int/sdsl.dat -rtd /home/centos/workspace/vadd_system_hw_link/Hardware/binary_container_1.build/link/int/cf2sw.rtd -nofilter /home/centos/workspace/vadd_system_hw_link/Hardware/binary_container_1.build/link/int/cf2sw_full.rtd -xclbin /home/centos/workspace/vadd_system_hw_link/Hardware/binary_container_1.build/link/int/xclbin_orig.xml -o /home/centos/workspace/vadd_system_hw_link/Hardware/binary_container_1.build/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/centos/workspace/vadd_system_hw_link/Hardware/binary_container_1.build/link/run_link
INFO: [v++ 60-1441] [13:21:55] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2006.004 ; gain = 0.000 ; free physical = 111809 ; free virtual = 128815
INFO: [v++ 60-1443] [13:21:55] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/centos/workspace/vadd_system_hw_link/Hardware/binary_container_1.build/link/run_link
INFO: [v++ 60-1441] [13:21:55] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2006.004 ; gain = 0.000 ; free physical = 111801 ; free virtual = 128808
INFO: [v++ 60-1443] [13:21:55] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm --remote_ip_cache /home/centos/workspace/ip_cache -s --output_dir /home/centos/workspace/vadd_system_hw_link/Hardware/binary_container_1.build/link/int --log_dir /home/centos/workspace/vadd_system_hw_link/Hardware/binary_container_1.build/logs/link --report_dir /home/centos/workspace/vadd_system_hw_link/Hardware/binary_container_1.build/reports/link --config /home/centos/workspace/vadd_system_hw_link/Hardware/binary_container_1.build/link/int/vplConfig.ini -k /home/centos/workspace/vadd_system_hw_link/Hardware/binary_container_1.build/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/centos/workspace/vadd_system_hw_link/Hardware/binary_container_1.build/link --no-info --iprepo /home/centos/workspace/vadd_system_hw_link/Hardware/binary_container_1.build/link/int/xo/ip_repo/xilinx_com_hls_krnl_vadd_1_0 --messageDb /home/centos/workspace/vadd_system_hw_link/Hardware/binary_container_1.build/link/run_link/vpl.pb /home/centos/workspace/vadd_system_hw_link/Hardware/binary_container_1.build/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/centos/workspace/vadd_system_hw_link/Hardware/binary_container_1.build/link/run_link

****** vpl v2021.1 (64-bit)
  **** SW Build 3246112 on 2021-06-09-14:19:56
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/centos/workspace/vadd_system_hw_link/Hardware/binary_container_1.build/link/int/kernel_info.dat'.
WARNING: [VPL 60-642] Invalid or deprecated parameter name: compiler.lockFlowCritSlackThreshold
INFO: [VPL 74-78] Compiler Version string: 2021.1
INFO: [VPL 60-423]   Target device: xilinx_aws-vu9p-f1_shell-v04261818_201920_2
INFO: [VPL 60-1032] Extracting hardware platform to /home/centos/workspace/vadd_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/.local/hw_platform
[13:22:17] Run vpl: Step create_project: Started
Creating Vivado project.
[13:22:20] Run vpl: Step create_project: Completed
[13:22:20] Run vpl: Step create_bd: Started
[13:23:08] Run vpl: Step create_bd: Completed
[13:23:08] Run vpl: Step update_bd: Started
[13:23:09] Run vpl: Step update_bd: Completed
[13:23:09] Run vpl: Step generate_target: Started
[13:24:24] Run vpl: Step generate_target: RUNNING...
[13:25:31] Run vpl: Step generate_target: Completed
[13:25:31] Run vpl: Step config_hw_runs: Started
[13:25:39] Run vpl: Step config_hw_runs: Completed
[13:25:39] Run vpl: Step synth: Started
[13:26:10] Block-level synthesis in progress, 0 of 40 jobs complete, 4 jobs running.
[13:26:40] Block-level synthesis in progress, 0 of 40 jobs complete, 4 jobs running.
[13:27:10] Block-level synthesis in progress, 1 of 40 jobs complete, 3 jobs running.
[13:27:40] Block-level synthesis in progress, 4 of 40 jobs complete, 3 jobs running.
[13:28:10] Block-level synthesis in progress, 4 of 40 jobs complete, 4 jobs running.
[13:28:41] Block-level synthesis in progress, 5 of 40 jobs complete, 3 jobs running.
[13:29:11] Block-level synthesis in progress, 8 of 40 jobs complete, 3 jobs running.
[13:29:41] Block-level synthesis in progress, 8 of 40 jobs complete, 4 jobs running.
[13:30:11] Block-level synthesis in progress, 9 of 40 jobs complete, 3 jobs running.
[13:30:41] Block-level synthesis in progress, 11 of 40 jobs complete, 3 jobs running.
[13:31:11] Block-level synthesis in progress, 12 of 40 jobs complete, 4 jobs running.
[13:31:41] Block-level synthesis in progress, 13 of 40 jobs complete, 4 jobs running.
[13:32:11] Block-level synthesis in progress, 14 of 40 jobs complete, 4 jobs running.
[13:32:42] Block-level synthesis in progress, 16 of 40 jobs complete, 3 jobs running.
[13:33:12] Block-level synthesis in progress, 16 of 40 jobs complete, 4 jobs running.
[13:33:42] Block-level synthesis in progress, 18 of 40 jobs complete, 4 jobs running.
[13:34:12] Block-level synthesis in progress, 20 of 40 jobs complete, 3 jobs running.
[13:34:42] Block-level synthesis in progress, 20 of 40 jobs complete, 4 jobs running.
[13:35:13] Block-level synthesis in progress, 22 of 40 jobs complete, 3 jobs running.
[13:35:43] Block-level synthesis in progress, 24 of 40 jobs complete, 4 jobs running.
[13:36:13] Block-level synthesis in progress, 24 of 40 jobs complete, 4 jobs running.
[13:36:43] Block-level synthesis in progress, 25 of 40 jobs complete, 4 jobs running.
[13:37:13] Block-level synthesis in progress, 27 of 40 jobs complete, 4 jobs running.
[13:37:44] Block-level synthesis in progress, 28 of 40 jobs complete, 3 jobs running.
[13:38:14] Block-level synthesis in progress, 29 of 40 jobs complete, 3 jobs running.
[13:38:44] Block-level synthesis in progress, 30 of 40 jobs complete, 3 jobs running.
[13:39:14] Block-level synthesis in progress, 31 of 40 jobs complete, 4 jobs running.
[13:39:44] Block-level synthesis in progress, 32 of 40 jobs complete, 4 jobs running.
[13:40:15] Block-level synthesis in progress, 34 of 40 jobs complete, 3 jobs running.
[13:40:45] Block-level synthesis in progress, 35 of 40 jobs complete, 4 jobs running.
[13:41:15] Block-level synthesis in progress, 37 of 40 jobs complete, 3 jobs running.
[13:41:45] Block-level synthesis in progress, 37 of 40 jobs complete, 3 jobs running.
[13:42:16] Block-level synthesis in progress, 39 of 40 jobs complete, 1 job running.
[13:42:46] Block-level synthesis in progress, 39 of 40 jobs complete, 1 job running.
[13:43:16] Block-level synthesis in progress, 40 of 40 jobs complete, 0 jobs running.
[13:43:46] Top-level synthesis in progress.
[13:44:16] Top-level synthesis in progress.
[13:44:37] Run vpl: Step synth: Completed
[13:44:37] Run vpl: Step impl: Started
[13:53:12] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 31m 14s 

[13:53:12] Starting logic optimization..
[13:55:13] Phase 1 Retarget
[13:55:13] Phase 2 Constant propagation
[13:55:43] Phase 3 Sweep
[13:56:13] Phase 4 BUFG optimization
[13:56:43] Phase 5 Shift Register Optimization
[13:56:43] Phase 6 Post Processing Netlist
[14:00:15] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 07m 03s 

[14:00:15] Starting logic placement..
[14:01:16] Phase 1 Placer Initialization
[14:01:16] Phase 1.1 Placer Initialization Netlist Sorting
[14:03:17] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[14:03:47] Phase 1.3 Build Placer Netlist Model
[14:06:49] Phase 1.4 Constrain Clocks/Macros
[14:06:49] Phase 2 Global Placement
[14:06:49] Phase 2.1 Floorplanning
[14:07:49] Phase 2.1.1 Partition Driven Placement
[14:07:49] Phase 2.1.1.1 PBP: Partition Driven Placement
[14:07:49] Phase 2.1.1.2 PBP: Clock Region Placement
[14:09:50] Phase 2.1.1.3 PBP: Compute Congestion
[14:09:50] Phase 2.1.1.4 PBP: UpdateTiming
[14:10:21] Phase 2.1.1.5 PBP: Add part constraints
[14:10:21] Phase 2.2 Physical Synthesis After Floorplan
[14:10:51] Phase 2.3 Update Timing before SLR Path Opt
[14:10:51] Phase 2.4 Post-Processing in Floorplanning
[14:10:51] Phase 2.5 Global Placement Core
[14:18:26] Phase 2.5.1 Physical Synthesis In Placer
[14:19:56] Phase 3 Detail Placement
[14:19:56] Phase 3.1 Commit Multi Column Macros
[14:20:27] Phase 3.2 Commit Most Macros & LUTRAMs
[14:21:27] Phase 3.3 Small Shape DP
[14:21:27] Phase 3.3.1 Small Shape Clustering
[14:21:27] Phase 3.3.2 Flow Legalize Slice Clusters
[14:21:57] Phase 3.3.3 Slice Area Swap
[14:22:28] Phase 3.4 Place Remaining
[14:22:28] Phase 3.5 Re-assign LUT pins
[14:22:58] Phase 3.6 Pipeline Register Optimization
[14:22:58] Phase 3.7 Fast Optimization
[14:23:59] Phase 4 Post Placement Optimization and Clean-Up
[14:23:59] Phase 4.1 Post Commit Optimization
[14:25:30] Phase 4.1.1 Post Placement Optimization
[14:26:00] Phase 4.1.1.1 BUFG Insertion
[14:26:00] Phase 1 Physical Synthesis Initialization
[14:26:30] Phase 4.1.1.2 BUFG Replication
[14:26:30] Phase 4.1.1.3 Post Placement Timing Optimization
[14:27:01] Phase 4.1.1.4 Replication
[14:28:31] Phase 4.2 Post Placement Cleanup
[14:28:31] Phase 4.3 Placer Reporting
[14:28:31] Phase 4.3.1 Print Estimated Congestion
[14:29:02] Phase 4.4 Final Placement Cleanup
[14:32:34] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 32m 18s 

[14:32:34] Starting logic routing..
[14:34:05] Phase 1 Build RT Design
[14:36:36] Phase 2 Router Initialization
[14:36:36] Phase 2.1 Fix Topology Constraints
[14:36:36] Phase 2.2 Pre Route Cleanup
[14:36:36] Phase 2.3 Global Clock Net Routing
[14:37:06] Phase 2.4 Update Timing
[14:39:38] Phase 2.5 Update Timing for Bus Skew
[14:39:38] Phase 2.5.1 Update Timing
[14:40:08] Phase 3 Initial Routing
[14:40:08] Phase 3.1 Global Routing
[14:41:09] Phase 4 Rip-up And Reroute
[14:41:09] Phase 4.1 Global Iteration 0
[14:46:12] Phase 4.2 Global Iteration 1
[14:49:13] Phase 4.3 Global Iteration 2
[14:50:44] Phase 5 Delay and Skew Optimization
[14:50:44] Phase 5.1 Delay CleanUp
[14:50:44] Phase 5.1.1 Update Timing
[14:51:45] Phase 5.2 Clock Skew Optimization
[14:52:16] Phase 6 Post Hold Fix
[14:52:16] Phase 6.1 Hold Fix Iter
[14:52:16] Phase 6.1.1 Update Timing
[14:53:16] Phase 7 Leaf Clock Prog Delay Opt
[14:54:17] Phase 8 Route finalize
[14:54:47] Phase 9 Verifying routed nets
[14:54:47] Phase 10 Depositing Routes
[14:55:17] Phase 11 Post Router Timing
[14:55:17] Phase 11.1 Update Timing
[14:57:19] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 24m 45s 

[14:57:19] Starting bitstream generation..
make: *** wait: No child processes.  Stop.
make: *** Waiting for unfinished jobs....
make: *** wait: No child processes.  Stop.
Command canceled

15:03:20 Build Cancelled (took 1h:42m:3s.21ms)

