-series GW5A
-device GW5A-25
-device_version A
-package UBGA324
-part_number GW5A-LV25UG324ES


-mod_name gpio_pll
-file_name gpio_pll
-path /home/hui/code/FPGA/ACG525/nsa/src/gpiopll/
-type PLL_ADV
-file_type vlg
-ssc false
-rst false
-rst_pwd false
-rst_i false
-mdrp_en false
-rst_o false
-fclkin 50
-idiv_sel 2
-clkfb_sel 0
-fbdiv_sel 20
-en_lock false
-dyn_dpa_en false
-clkout0_bypass false
-odiv0_sel 8
-odiv0_frac_sel 0
-clkout0_dt_dir 1
-clkout0_dt_step 0
-dyn_pe0_sel false
-clkout0_pe_coarse 0
-clkout0_pe_fine 0
-de0_en false
-clkout0_dt_dir 1
-clkout0_dt_step 0
-en_clkout1 true
-clkout1_bypass false
-odiv1_sel 8
-clkout1_dt_dir 1
-clkout1_dt_step 0
-dyn_pe1_sel false
-clkout1_pe_coarse 2
-clkout1_pe_fine 0
-de1_en false
-en_clkout2 true
-clkout2_bypass false
-odiv2_sel 8
-clkout2_dt_dir 1
-clkout2_dt_step 0
-dyn_pe2_sel false
-clkout2_pe_coarse 4
-clkout2_pe_fine 0
-de2_en false
-en_clkout3 true
-clkout3_bypass false
-odiv3_sel 8
-clkout3_dt_dir 1
-clkout3_dt_step 0
-dyn_pe3_sel false
-clkout3_pe_coarse 6
-clkout3_pe_fine 0
-de3_en false
-en_clkout4 true
-clkout4_bypass false
-odiv4_sel 32
-dyn_pe4_sel false
-clkout4_pe_coarse 0
-clkout4_pe_fine 0
-de4_en false
-en_clkout5 true
-clkout5_bypass false
-odiv5_sel 50
-dyn_pe5_sel false
-clkout5_pe_coarse 0
-clkout5_pe_fine 0
-de5_en false
-en_clkout6 false
-en_clkfbout false
-mdiv_sel 2
-mdiv_frac_sel 0