#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001d61886bcd0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001d6187a9be0 .scope module, "Register_File_tb" "Register_File_tb" 3 1;
 .timescale 0 0;
v000001d6187fc1f0_0 .net "Data1", 7 0, v000001d6187a9fa0_0;  1 drivers
v000001d6187fc290_0 .net "Data2", 7 0, v000001d618866d60_0;  1 drivers
v000001d6187fce70_0 .var "RegWrite_Enable", 0 0;
v000001d6187fc470_0 .var "RegisterData1", 1 0;
v000001d6187fcbf0_0 .var "RegisterData2", 1 0;
v000001d6187fc830_0 .var "WriteData", 7 0;
v000001d6187fc330_0 .var "WriteRegister", 1 0;
v000001d6187fcb50_0 .var "clk", 0 0;
v000001d6187fca10_0 .var "reset", 0 0;
S_000001d6187a9d70 .scope module, "dut" "Register_File" 3 23, 4 1 0, S_000001d6187a9be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RegWrite_Enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "RegisterData1";
    .port_info 4 /INPUT 2 "RegisterData2";
    .port_info 5 /INPUT 2 "WriteRegister";
    .port_info 6 /INPUT 8 "WriteData";
    .port_info 7 /OUTPUT 8 "Data1";
    .port_info 8 /OUTPUT 8 "Data2";
v000001d6187a9fa0_0 .var "Data1", 7 0;
v000001d618866d60_0 .var "Data2", 7 0;
v000001d61886be60_0 .net "RegWrite_Enable", 0 0, v000001d6187fce70_0;  1 drivers
v000001d61886bf00_0 .net "RegisterData1", 1 0, v000001d6187fc470_0;  1 drivers
v000001d6187a3f90_0 .net "RegisterData2", 1 0, v000001d6187fcbf0_0;  1 drivers
v000001d6187a4030_0 .net "WriteData", 7 0, v000001d6187fc830_0;  1 drivers
v000001d6187a40d0_0 .net "WriteRegister", 1 0, v000001d6187fc330_0;  1 drivers
v000001d6187a4170_0 .net "clk", 0 0, v000001d6187fcb50_0;  1 drivers
v000001d6187fbfc0_0 .var/i "i", 31 0;
v000001d6187fc060 .array "registers", 0 3, 7 0;
v000001d6187fc100_0 .net "reset", 0 0, v000001d6187fca10_0;  1 drivers
E_000001d618798ac0 .event posedge, v000001d6187fc100_0, v000001d6187a4170_0;
v000001d6187fc060_0 .array/port v000001d6187fc060, 0;
v000001d6187fc060_1 .array/port v000001d6187fc060, 1;
v000001d6187fc060_2 .array/port v000001d6187fc060, 2;
E_000001d618798f40/0 .event anyedge, v000001d61886bf00_0, v000001d6187fc060_0, v000001d6187fc060_1, v000001d6187fc060_2;
v000001d6187fc060_3 .array/port v000001d6187fc060, 3;
E_000001d618798f40/1 .event anyedge, v000001d6187fc060_3, v000001d6187a3f90_0;
E_000001d618798f40 .event/or E_000001d618798f40/0, E_000001d618798f40/1;
    .scope S_000001d6187a9d70;
T_0 ;
Ewait_0 .event/or E_000001d618798f40, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001d61886bf00_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001d6187fc060, 4;
    %store/vec4 v000001d6187a9fa0_0, 0, 8;
    %load/vec4 v000001d6187a3f90_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001d6187fc060, 4;
    %store/vec4 v000001d618866d60_0, 0, 8;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001d6187a9d70;
T_1 ;
    %wait E_000001d618798ac0;
    %load/vec4 v000001d6187fc100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d6187fbfc0_0, 0, 32;
T_1.2 ;
    %load/vec4 v000001d6187fbfc0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v000001d6187fbfc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6187fc060, 0, 4;
    %load/vec4 v000001d6187fbfc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d6187fbfc0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
T_1.0 ;
    %load/vec4 v000001d61886be60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v000001d6187a4030_0;
    %load/vec4 v000001d6187a40d0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6187fc060, 0, 4;
T_1.4 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d6187a9be0;
T_2 ;
    %vpi_call/w 3 10 "$dumpfile", ".\134test\134vcd\134Register_File.vcd" {0 0 0};
    %vpi_call/w 3 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d6187a9be0 {0 0 0};
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6187fca10_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d6187fca10_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6187fcb50_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d6187fcb50_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001d6187fc470_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001d6187fcbf0_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d6187fc830_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d6187fc330_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6187fce70_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6187fcb50_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d6187fcb50_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001d6187fc470_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001d6187fcbf0_0, 0, 2;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001d6187fc830_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d6187fc330_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d6187fce70_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6187fcb50_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d6187fcb50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d6187fc470_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001d6187fcbf0_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d6187fc830_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d6187fc330_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6187fce70_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000001d6187a9be0;
T_3 ;
    %vpi_call/w 3 30 "$monitor", "RegisterData1: %b, RegisterData2: %b, Data1: %b, Data2: %b, clk: %b", v000001d6187fc470_0, v000001d6187fcbf0_0, v000001d6187fc1f0_0, v000001d6187fc290_0, v000001d6187fcb50_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    ".\test\Register_File_tb.sv";
    ".\hdl\Register_File.sv";
