ISim log file
Running: /home/ise/Aprendiendo/VHDL_Verilog/10.-NumDiferentesDisp7SegVHDL/divisorDeReloj_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/ise/Aprendiendo/VHDL_Verilog/10.-NumDiferentesDisp7SegVHDL/divisorDeReloj_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# isim force add /divisordereloj/relojnexys2 0 -radix bin -value 1 -radix bin -time 10 ns -repeat 20 ns
# isim force add /divisordereloj/relojnexys2 0 -radix bin -value 1 -radix bin -time 10 ns -repeat 20 ns
# isim force add /divisordereloj/rst 0 -radix bin -cancel 2 s
# isim force add /divisordereloj/rst 0 -radix bin -cancel 2 s
# run 2s
at 1010 ns, Instance /divisordereloj/ : Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# exit 0
