0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Amogh Kaipa/Documents/GitHub/100-Days-of-RTL/Day 14/day_14.sv,1667062354,systemVerilog,,C:/Users/Amogh Kaipa/Documents/GitHub/100-Days-of-RTL/Day 15/day_15.sv,,day_14,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/Amogh Kaipa/Documents/GitHub/100-Days-of-RTL/Day 15/Day 15.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,xil_defaultlib,,,,,,
C:/Users/Amogh Kaipa/Documents/GitHub/100-Days-of-RTL/Day 15/day_15.sv,1667108348,systemVerilog,,C:/Users/Amogh Kaipa/Documents/GitHub/100-Days-of-RTL/Day 15/day_15_tb.sv,,day15,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/Amogh Kaipa/Documents/GitHub/100-Days-of-RTL/Day 15/day_15_tb.sv,1667108278,systemVerilog,,,,day15_tb,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
