

================================================================
== Vivado HLS Report for 'load_3'
================================================================
* Date:           Thu Sep 28 12:41:11 2017

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        ed25519
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      1.43|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|      46|      24|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      51|    -|
|Register         |        -|      -|      50|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      96|      75|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+-------+----+----+------------+------------+
    | Variable Name | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+-------+----+----+------------+------------+
    |sum2_fu_75_p2  |     +    |      0|  23|  12|           2|           6|
    |sum_fu_65_p2   |     +    |      0|  23|  12|           1|           6|
    +---------------+----------+-------+----+----+------------+------------+
    |Total          |          |      0|  46|  24|           3|          12|
    +---------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  25|          5|    1|          5|
    |ap_return      |   9|          2|   24|         48|
    |in_r_address0  |  17|          4|    6|         24|
    +---------------+----+-----------+-----+-----------+
    |Total          |  51|         11|   31|         77|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   4|   0|    4|          0|
    |ap_return_preg     |  24|   0|   24|          0|
    |in_load_4_reg_114  |   8|   0|    8|          0|
    |in_load_reg_104    |   8|   0|    8|          0|
    |tmp_1375_reg_98    |   6|   0|    6|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  50|   0|   50|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |    load_3    | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |    load_3    | return value |
|ap_start       |  in |    1| ap_ctrl_hs |    load_3    | return value |
|ap_done        | out |    1| ap_ctrl_hs |    load_3    | return value |
|ap_idle        | out |    1| ap_ctrl_hs |    load_3    | return value |
|ap_ready       | out |    1| ap_ctrl_hs |    load_3    | return value |
|ap_return      | out |   24| ap_ctrl_hs |    load_3    | return value |
|in_r_address0  | out |    6|  ap_memory |     in_r     |     array    |
|in_r_ce0       | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q0        |  in |    8|  ap_memory |     in_r     |     array    |
|in_offset      |  in |    7|   ap_none  |   in_offset  |    scalar    |
+---------------+-----+-----+------------+--------------+--------------+

