{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 25 17:11:17 2020 " "Info: Processing started: Tue Aug 25 17:11:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Exp01Task03 -c Exp01Task03 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Exp01Task03 -c Exp01Task03" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "y\[0\]\$latch " "Warning: Node \"y\[0\]\$latch\" is a latch" {  } { { "Exp01Task03.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 01/Exp01Task03/Exp01Task03.v" 8 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "y\[1\]\$latch " "Warning: Node \"y\[1\]\$latch\" is a latch" {  } { { "Exp01Task03.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 01/Exp01Task03/Exp01Task03.v" 8 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "y\[2\]\$latch " "Warning: Node \"y\[2\]\$latch\" is a latch" {  } { { "Exp01Task03.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 01/Exp01Task03/Exp01Task03.v" 8 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "y\[3\]\$latch " "Warning: Node \"y\[3\]\$latch\" is a latch" {  } { { "Exp01Task03.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 01/Exp01Task03/Exp01Task03.v" 8 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "en " "Info: Assuming node \"en\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Exp01Task03.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 01/Exp01Task03/Exp01Task03.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "y\[2\]\$latch a\[1\] en 3.200 ns register " "Info: tsu for register \"y\[2\]\$latch\" (data pin = \"a\[1\]\", clock pin = \"en\") is 3.200 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.900 ns + Longest pin register " "Info: + Longest pin to register delay is 3.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns a\[1\] 1 PIN PIN_124 4 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_124; Fanout = 4; PIN Node = 'a\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } } { "Exp01Task03.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 01/Exp01Task03/Exp01Task03.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.000 ns) 2.800 ns Decoder0~41 2 COMB LC7_E22 1 " "Info: 2: + IC(0.500 ns) + CELL(1.000 ns) = 2.800 ns; Loc. = LC7_E22; Fanout = 1; COMB Node = 'Decoder0~41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { a[1] Decoder0~41 } "NODE_NAME" } } { "Exp01Task03.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 01/Exp01Task03/Exp01Task03.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 3.900 ns y\[2\]\$latch 3 REG LC1_E22 1 " "Info: 3: + IC(0.100 ns) + CELL(1.000 ns) = 3.900 ns; Loc. = LC1_E22; Fanout = 1; REG Node = 'y\[2\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { Decoder0~41 y[2]$latch } "NODE_NAME" } } { "Exp01Task03.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 01/Exp01Task03/Exp01Task03.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.300 ns ( 84.62 % ) " "Info: Total cell delay = 3.300 ns ( 84.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.600 ns ( 15.38 % ) " "Info: Total interconnect delay = 0.600 ns ( 15.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { a[1] Decoder0~41 y[2]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { a[1] {} a[1]~out {} Decoder0~41 {} y[2]$latch {} } { 0.000ns 0.000ns 0.500ns 0.100ns } { 0.000ns 1.300ns 1.000ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.900 ns + " "Info: + Micro setup delay of destination is 1.900 ns" {  } { { "Exp01Task03.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 01/Exp01Task03/Exp01Task03.v" 8 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "en destination 2.600 ns - Shortest register " "Info: - Shortest clock path from clock \"en\" to destination register is 2.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns en 1 CLK PIN_54 4 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_54; Fanout = 4; CLK Node = 'en'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "Exp01Task03.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 01/Exp01Task03/Exp01Task03.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.800 ns) 2.600 ns y\[2\]\$latch 2 REG LC1_E22 1 " "Info: 2: + IC(0.500 ns) + CELL(0.800 ns) = 2.600 ns; Loc. = LC1_E22; Fanout = 1; REG Node = 'y\[2\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { en y[2]$latch } "NODE_NAME" } } { "Exp01Task03.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 01/Exp01Task03/Exp01Task03.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 80.77 % ) " "Info: Total cell delay = 2.100 ns ( 80.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.500 ns ( 19.23 % ) " "Info: Total interconnect delay = 0.500 ns ( 19.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { en y[2]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { en {} en~out {} y[2]$latch {} } { 0.000ns 0.000ns 0.500ns } { 0.000ns 1.300ns 0.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { a[1] Decoder0~41 y[2]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { a[1] {} a[1]~out {} Decoder0~41 {} y[2]$latch {} } { 0.000ns 0.000ns 0.500ns 0.100ns } { 0.000ns 1.300ns 1.000ns 1.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { en y[2]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { en {} en~out {} y[2]$latch {} } { 0.000ns 0.000ns 0.500ns } { 0.000ns 1.300ns 0.800ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "en y\[3\] y\[3\]\$latch 7.200 ns register " "Info: tco from clock \"en\" to destination pin \"y\[3\]\" through register \"y\[3\]\$latch\" is 7.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "en source 2.600 ns + Longest register " "Info: + Longest clock path from clock \"en\" to source register is 2.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns en 1 CLK PIN_54 4 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_54; Fanout = 4; CLK Node = 'en'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "Exp01Task03.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 01/Exp01Task03/Exp01Task03.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.800 ns) 2.600 ns y\[3\]\$latch 2 REG LC5_E22 1 " "Info: 2: + IC(0.500 ns) + CELL(0.800 ns) = 2.600 ns; Loc. = LC5_E22; Fanout = 1; REG Node = 'y\[3\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { en y[3]$latch } "NODE_NAME" } } { "Exp01Task03.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 01/Exp01Task03/Exp01Task03.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 80.77 % ) " "Info: Total cell delay = 2.100 ns ( 80.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.500 ns ( 19.23 % ) " "Info: Total interconnect delay = 0.500 ns ( 19.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { en y[3]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { en {} en~out {} y[3]$latch {} } { 0.000ns 0.000ns 0.500ns } { 0.000ns 1.300ns 0.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Exp01Task03.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 01/Exp01Task03/Exp01Task03.v" 8 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.600 ns + Longest register pin " "Info: + Longest register to pin delay is 4.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns y\[3\]\$latch 1 REG LC5_E22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_E22; Fanout = 1; REG Node = 'y\[3\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[3]$latch } "NODE_NAME" } } { "Exp01Task03.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 01/Exp01Task03/Exp01Task03.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(3.800 ns) 4.600 ns y\[3\] 2 PIN PIN_28 0 " "Info: 2: + IC(0.800 ns) + CELL(3.800 ns) = 4.600 ns; Loc. = PIN_28; Fanout = 0; PIN Node = 'y\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { y[3]$latch y[3] } "NODE_NAME" } } { "Exp01Task03.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 01/Exp01Task03/Exp01Task03.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.800 ns ( 82.61 % ) " "Info: Total cell delay = 3.800 ns ( 82.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.800 ns ( 17.39 % ) " "Info: Total interconnect delay = 0.800 ns ( 17.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { y[3]$latch y[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.600 ns" { y[3]$latch {} y[3] {} } { 0.000ns 0.800ns } { 0.000ns 3.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { en y[3]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { en {} en~out {} y[3]$latch {} } { 0.000ns 0.000ns 0.500ns } { 0.000ns 1.300ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { y[3]$latch y[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.600 ns" { y[3]$latch {} y[3] {} } { 0.000ns 0.800ns } { 0.000ns 3.800ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "y\[0\]\$latch a\[1\] en -1.100 ns register " "Info: th for register \"y\[0\]\$latch\" (data pin = \"a\[1\]\", clock pin = \"en\") is -1.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "en destination 2.600 ns + Longest register " "Info: + Longest clock path from clock \"en\" to destination register is 2.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns en 1 CLK PIN_54 4 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_54; Fanout = 4; CLK Node = 'en'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "Exp01Task03.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 01/Exp01Task03/Exp01Task03.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.800 ns) 2.600 ns y\[0\]\$latch 2 REG LC6_E22 1 " "Info: 2: + IC(0.500 ns) + CELL(0.800 ns) = 2.600 ns; Loc. = LC6_E22; Fanout = 1; REG Node = 'y\[0\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { en y[0]$latch } "NODE_NAME" } } { "Exp01Task03.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 01/Exp01Task03/Exp01Task03.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 80.77 % ) " "Info: Total cell delay = 2.100 ns ( 80.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.500 ns ( 19.23 % ) " "Info: Total interconnect delay = 0.500 ns ( 19.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { en y[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { en {} en~out {} y[0]$latch {} } { 0.000ns 0.000ns 0.500ns } { 0.000ns 1.300ns 0.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Exp01Task03.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 01/Exp01Task03/Exp01Task03.v" 8 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.700 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns a\[1\] 1 PIN PIN_124 4 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_124; Fanout = 4; PIN Node = 'a\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } } { "Exp01Task03.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 01/Exp01Task03/Exp01Task03.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.800 ns) 2.600 ns Decoder0~39 2 COMB LC3_E22 1 " "Info: 2: + IC(0.500 ns) + CELL(0.800 ns) = 2.600 ns; Loc. = LC3_E22; Fanout = 1; COMB Node = 'Decoder0~39'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { a[1] Decoder0~39 } "NODE_NAME" } } { "Exp01Task03.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 01/Exp01Task03/Exp01Task03.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 3.700 ns y\[0\]\$latch 3 REG LC6_E22 1 " "Info: 3: + IC(0.100 ns) + CELL(1.000 ns) = 3.700 ns; Loc. = LC6_E22; Fanout = 1; REG Node = 'y\[0\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { Decoder0~39 y[0]$latch } "NODE_NAME" } } { "Exp01Task03.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 01/Exp01Task03/Exp01Task03.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.100 ns ( 83.78 % ) " "Info: Total cell delay = 3.100 ns ( 83.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.600 ns ( 16.22 % ) " "Info: Total interconnect delay = 0.600 ns ( 16.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { a[1] Decoder0~39 y[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.700 ns" { a[1] {} a[1]~out {} Decoder0~39 {} y[0]$latch {} } { 0.000ns 0.000ns 0.500ns 0.100ns } { 0.000ns 1.300ns 0.800ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { en y[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { en {} en~out {} y[0]$latch {} } { 0.000ns 0.000ns 0.500ns } { 0.000ns 1.300ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { a[1] Decoder0~39 y[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.700 ns" { a[1] {} a[1]~out {} Decoder0~39 {} y[0]$latch {} } { 0.000ns 0.000ns 0.500ns 0.100ns } { 0.000ns 1.300ns 0.800ns 1.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 25 17:11:17 2020 " "Info: Processing ended: Tue Aug 25 17:11:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
