( ( nil
  version "2.1"
  mapType "incremental"
  blockName "HS_Dual_Cordic_Test"
  repList "$default"
  stopList "spectre spice verilog verilogNetlist"
  globalList "gnd! vdd! vcc!"
  hierDelim "."
  hierPrefix "test.top"
  globalHierPrefix "cds_globals."
  netlistDir "/net/kafka/nfs/rstdenis/Cadence/simulation/HS_Cordic_Test/spectreVerilog/config/netlist/digital"
  busRef   "ORDERED"
  netType   "BUS"
  leftStr  "["
  rangeStr  ":"
  rightStr  "]"
 )
( instViewTable
 )
( defbus
( "dataIn" 31 0  "dataIn" 31 0  )
( "~Rdata" 31 0  "cdsbus1" 31 0  )
( "DataInT" 31 0  "DataInT" 31 0  )
( "~DataIn" 31 0  "cdsbus0" 31 0  )
( "RdataT" 31 0  "RdataT" 31 0  )
( "DataOut" 31 0  "DataOut" 31 0  )
 )
( net
( "gnd!" "cds_globals.gnd_" )
( "vcc!" "cds_globals.vcc_" )
( "vdd!" "cds_globals.vdd_" )
 )
( inst
 )
( model
( "16nm_Tests/HS_Dual_Cordic_Test/schematic" "HS_Dual_Cordic_Test" )
 )
( term
 )
( param
( "vcc" "cds_globals.vcc" )
( "vdd" "cds_globals.vdd" )
 )
( "HS_Dual_Cordic_Test" "ihnl/cds0/map" )
 )
