\hypertarget{classInOrderDynInst}{
\section{クラス InOrderDynInst}
\label{classInOrderDynInst}\index{InOrderDynInst@{InOrderDynInst}}
}


{\ttfamily \#include $<$inorder\_\-dyn\_\-inst.hh$>$}InOrderDynInstに対する継承グラフ:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2cm]{classInOrderDynInst}
\end{center}
\end{figure}
\subsection*{構成}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structInOrderDynInst_1_1InstResult}{InstResult}
\item 
struct \hyperlink{structInOrderDynInst_1_1InstValue}{InstValue}
\end{DoxyCompactItemize}
\subsection*{Public 型}
\begin{DoxyCompactItemize}
\item 
enum \{ \hyperlink{classInOrderDynInst_aabfcbcb5ac86a1edac4035264bc7d2b8a17b78fe104e3bf28fca535a040514084}{MaxInstSrcRegs} =  TheISA::MaxInstSrcRegs, 
\hyperlink{classInOrderDynInst_aabfcbcb5ac86a1edac4035264bc7d2b8a6a2e9b17a83d01eb4ee6bbdd739be9eb}{MaxInstDestRegs} =  TheISA::MaxInstDestRegs
 \}
\item 
enum \hyperlink{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70b}{Status} \{ \par
\hyperlink{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70baa26ed37ca9bafd1b49800aec62bd79aa}{RegDepMapEntry}, 
\hyperlink{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba033d0b5f3300c89e5a30cc93340ac374}{IqEntry}, 
\hyperlink{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70babff9c146554fea1156e224a3f1a41b78}{RobEntry}, 
\hyperlink{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba910a740b0dabb8ab7b61f540d4efc7ef}{LsqEntry}, 
\par
\hyperlink{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70baf47f90c31ee3cdaa28b81ecf57b72ce9}{Completed}, 
\hyperlink{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba1317b2302eefb284e81392ff97d7fbfc}{ResultReady}, 
\hyperlink{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba5920c582de2a56a0934db60ae9f17f90}{CanIssue}, 
\hyperlink{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba9857002704a7c967f40ad09425a609fb}{Issued}, 
\par
\hyperlink{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba64ac477648aa4bfdfdcfb81b9232e073}{Executed}, 
\hyperlink{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba3f73dd3b188316a28f6f49a756dd0f08}{CanCommit}, 
\hyperlink{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba98db15e644d921e4619fa954c33440db}{AtCommit}, 
\hyperlink{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70baa2fbad5a13016997291f98c11c254035}{Committed}, 
\par
\hyperlink{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba173c3733642a8b921708ca664a078c6b}{Squashed}, 
\hyperlink{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba80733653b968f232fdf73b8eab7fff86}{SquashedInIQ}, 
\hyperlink{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70bad72c434c6c580a5f20e5f3b659de09d6}{SquashedInLSQ}, 
\hyperlink{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70bad76f955270c2e46b6df438a043fc84cc}{SquashedInROB}, 
\par
\hyperlink{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba9c362affef98d47542b10870213f38b0}{RecoverInst}, 
\hyperlink{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70babe0a1c80170ca464e1ffe07cf27c8790}{BlockingInst}, 
\hyperlink{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70baa4ae9ccc1d686d1f743d77664c209c7c}{ThreadsyncWait}, 
\hyperlink{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba6fccc334c05c6f43f90dc60238f6c39e}{SerializeBefore}, 
\par
\hyperlink{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70bab11834485756e0e9b84886d7d014a08f}{SerializeAfter}, 
\hyperlink{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba5dcfe61e192f9f6a72bc7ff9c5cd8a2b}{SerializeHandled}, 
\hyperlink{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70badff34f430d26bb38b0259d1f5d770f0d}{RemoveList}, 
\hyperlink{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70bab37ed3bea9670ef9797b74ea37aed2f3}{NumStatus}
 \}
\item 
enum \hyperlink{classInOrderDynInst_aa71b5fc2a82d29a91db3a734ff892a49}{ResultType} \{ \par
\hyperlink{classInOrderDynInst_aa71b5fc2a82d29a91db3a734ff892a49ac9d3e887722f2bc482bcca9d41c512af}{None}, 
\hyperlink{classInOrderDynInst_aa71b5fc2a82d29a91db3a734ff892a49a1e2f89e867cd91c3de2ea9fbd2ef96a3}{Integer}, 
\hyperlink{classInOrderDynInst_aa71b5fc2a82d29a91db3a734ff892a49ad67b0ee7230dcecb610254e4e5e589cd}{Float}, 
\hyperlink{classInOrderDynInst_aa71b5fc2a82d29a91db3a734ff892a49a85a77c8e492bcc8f63077cc8d7610768}{FloatBits}, 
\par
\hyperlink{classInOrderDynInst_aa71b5fc2a82d29a91db3a734ff892a49afb7825ebed9ad96348ee8588d84db633}{Double}
 \}
\item 
typedef TheISA::MachInst \hyperlink{classInOrderDynInst_a4617f528417b8f55f809ae0988284c9b}{MachInst}
\item 
typedef TheISA::ExtMachInst \hyperlink{classInOrderDynInst_a5605d4fc727eae9e595325c90c0ec108}{ExtMachInst}
\item 
typedef TheISA::RegIndex \hyperlink{classInOrderDynInst_a36d25e03e43fa3bb4c5482cbefe5e0fb}{RegIndex}
\item 
typedef TheISA::IntReg \hyperlink{classInOrderDynInst_a1355cb78d031430d4d70eb5080267604}{IntReg}
\item 
typedef TheISA::FloatReg \hyperlink{classInOrderDynInst_a75484259f1855aabc8d74c6eb1cfe186}{FloatReg}
\item 
typedef TheISA::FloatRegBits \hyperlink{classInOrderDynInst_aab5eeae86499f9bfe15ef79360eccc64}{FloatRegBits}
\item 
typedef TheISA::CCReg \hyperlink{classInOrderDynInst_a0c9de550a32808e6a25b54b6c791d5ab}{CCReg}
\item 
typedef TheISA::MiscReg \hyperlink{classInOrderDynInst_aaf5f073a387db0556d1db4bcc45428bc}{MiscReg}
\item 
typedef short int \hyperlink{classInOrderDynInst_a5ec29599c4bc29a3054c451674969e7b}{PhysRegIndex}
\item 
typedef \hyperlink{classRefCountingPtr}{RefCountingPtr}$<$ \hyperlink{classInOrderDynInst}{InOrderDynInst} $>$ \hyperlink{classInOrderDynInst_a6c43cc7218ba606c2e7843dc48b21b6e}{DynInstPtr}
\item 
typedef \hyperlink{classstd_1_1list}{std::list}$<$ \hyperlink{classRefCountingPtr}{DynInstPtr} $>$::iterator \hyperlink{classInOrderDynInst_a184cb829e22cc656acb41864f68f51ea}{ListIt}
\item 
typedef \hyperlink{classResourceSked}{ThePipeline::RSkedPtr} \hyperlink{classInOrderDynInst_aa8438d785c412d76334bc7d3f7a486c0}{RSkedPtr}
\end{DoxyCompactItemize}
\subsection*{Public メソッド}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classInOrderDynInst_ab2dc23a7d8b60619acd58194f72f053a}{InOrderDynInst} (\hyperlink{classInOrderCPU}{InOrderCPU} $\ast$\hyperlink{classInOrderDynInst_a41d682c28d0f49e04393c52815808782}{cpu}, \hyperlink{classInOrderThreadState}{InOrderThreadState} $\ast$state, \hyperlink{inst__seq_8hh_a258d93d98edaedee089435c19ea2ea2e}{InstSeqNum} seq\_\-num, \hyperlink{base_2types_8hh_ab39b1a4f9dad884694c7a74ed69e6a6b}{ThreadID} tid, unsigned \hyperlink{classInOrderDynInst_a03f3e3cd7500e78001075b53eab05a53}{asid}=0)
\item 
\hyperlink{classInOrderDynInst_a507a5c030f96b7add10d1c29b386f727}{$\sim$InOrderDynInst} ()
\item 
std::string \hyperlink{classInOrderDynInst_af9ac6eff5f99a7cc559c32d473e417ab}{instName} ()
\item 
void \hyperlink{classInOrderDynInst_add5f0a42aa245dbea8868a9d869fceac}{setStaticInst} (\hyperlink{classRefCountingPtr}{StaticInstPtr} si)
\item 
\hyperlink{classInOrderDynInst_a5605d4fc727eae9e595325c90c0ec108}{ExtMachInst} \hyperlink{classInOrderDynInst_a90d70d753e57c018f4ce3e12e261d150}{getMachInst} ()
\item 
void \hyperlink{classInOrderDynInst_a26017c8613960be6f4be6409425efa85}{setStaticInst} (\hyperlink{classRefCountingPtr}{StaticInstPtr} \&static\_\-inst)
\item 
void \hyperlink{classInOrderDynInst_ad5dc49b24f38355cef2f30d4948ba38a}{setSeqNum} (\hyperlink{inst__seq_8hh_a258d93d98edaedee089435c19ea2ea2e}{InstSeqNum} seq\_\-num)
\item 
void \hyperlink{classInOrderDynInst_a0038e061ac1af4a45f8d301673483cd0}{setASID} (short addr\_\-space\_\-id)
\item 
short \hyperlink{classInOrderDynInst_ae9a8114c68d03d48ab3bcf7aab6745fc}{readTid} ()
\item 
void \hyperlink{classInOrderDynInst_ad1c2ae5b668e7024fd2b0f956aefaa4e}{setTid} (\hyperlink{base_2types_8hh_ab39b1a4f9dad884694c7a74ed69e6a6b}{ThreadID} tid)
\item 
void \hyperlink{classInOrderDynInst_a4cd838b59165907871b7de050d39e560}{setVpn} (int id)
\item 
int \hyperlink{classInOrderDynInst_a4f7740a5012b416112dfe30f37328efc}{readVpn} ()
\item 
void \hyperlink{classInOrderDynInst_aea755013a6e0d4b31968c7b95ae24750}{setThreadState} (\hyperlink{classInOrderThreadState}{InOrderThreadState} $\ast$state)
\item 
\hyperlink{classThreadContext}{ThreadContext} $\ast$ \hyperlink{classInOrderDynInst_ad33756f3e96ee445dca8d69b1dd8709c}{tcBase} ()
\item 
\hyperlink{classRefCountingPtr}{Fault} \hyperlink{classInOrderDynInst_ab9b1142cc382fcfba846b1998e6c2f17}{getFault} ()
\item 
int \hyperlink{classInOrderDynInst_a1e2d18ebf4e21f2416c21a8b072e2c7b}{cpuId} () const 
\item 
int \hyperlink{classInOrderDynInst_a651d5d14e7a4e95ebe6d7f5b8ee5a107}{contextId} () const 
\item 
bool \hyperlink{classInOrderDynInst_a45dbb9ace4c729e7bb701ce535fb1667}{isNop} () const 
\item 
bool \hyperlink{classInOrderDynInst_a9b0f2cd082a656c4b5f369b5362c2f5b}{isMemRef} () const 
\item 
bool \hyperlink{classInOrderDynInst_afef57d32aae2e0d962889f6e0537bf31}{isLoad} () const 
\item 
bool \hyperlink{classInOrderDynInst_a75d02c30242181ed8a68f61087c2242d}{isStore} () const 
\item 
bool \hyperlink{classInOrderDynInst_a7023ade89206ed967e6af7397cb744f8}{isStoreConditional} () const 
\item 
bool \hyperlink{classInOrderDynInst_ab7deedfb63be4690f506acd0444dde3a}{isInstPrefetch} () const 
\item 
bool \hyperlink{classInOrderDynInst_abe301c4b09b8eb65bc2203905b1abf53}{isDataPrefetch} () const 
\item 
bool \hyperlink{classInOrderDynInst_a06625615adfaf28305767ac42b1ef0a4}{isInteger} () const 
\item 
bool \hyperlink{classInOrderDynInst_a58024ee3f69c53c47ec5b315b78a7302}{isFloating} () const 
\item 
bool \hyperlink{classInOrderDynInst_a2ff117edfab9c8486802c441ac331086}{isControl} () const 
\item 
bool \hyperlink{classInOrderDynInst_aa2317a020504e552097abb001847f74c}{isCall} () const 
\item 
bool \hyperlink{classInOrderDynInst_a56f87bc75115f1dcea77803b01f40d2c}{isReturn} () const 
\item 
bool \hyperlink{classInOrderDynInst_ac218ba4230a8cd92999948288a54e14f}{isDirectCtrl} () const 
\item 
bool \hyperlink{classInOrderDynInst_a5dfa427a48589c4c910416a67808510f}{isIndirectCtrl} () const 
\item 
bool \hyperlink{classInOrderDynInst_a941920262acf4437e241c7600b3007ff}{isCondCtrl} () const 
\item 
bool \hyperlink{classInOrderDynInst_af53002b2f11733681e8552aa6805a706}{isUncondCtrl} () const 
\item 
bool \hyperlink{classInOrderDynInst_a50a12c82ee75e53f92c0852ae3ea71e8}{isCondDelaySlot} () const 
\item 
bool \hyperlink{classInOrderDynInst_ae1376a5b7bbe66f8bcf8b3517802c85f}{isThreadSync} () const 
\item 
bool \hyperlink{classInOrderDynInst_a0b876c794e1ed62f664670215da8793f}{isSerializing} () const 
\item 
bool \hyperlink{classInOrderDynInst_aa350b74ea660b6821bd37cd139bd917b}{isSerializeBefore} () const 
\item 
bool \hyperlink{classInOrderDynInst_a4d1c24871e03e495a1841ea16d11a68f}{isSerializeAfter} () const 
\item 
bool \hyperlink{classInOrderDynInst_a8bcffaf6f3c61001c56f6199a3221221}{isMemBarrier} () const 
\item 
bool \hyperlink{classInOrderDynInst_aadc753a9e3a0d5bb33b6551fb3ad5f7e}{isWriteBarrier} () const 
\item 
bool \hyperlink{classInOrderDynInst_af032774c8da8aea2d9d84d5f3f211a7f}{isNonSpeculative} () const 
\item 
bool \hyperlink{classInOrderDynInst_adc9467e7b34e8dff3964c85b66bb1b93}{isQuiesce} () const 
\item 
bool \hyperlink{classInOrderDynInst_aa201775c9e5befb0bf84cdd7b24519b3}{isIprAccess} () const 
\item 
bool \hyperlink{classInOrderDynInst_ae9cbcc655cf8d63153d0c3f8bbf59841}{isUnverifiable} () const 
\item 
bool \hyperlink{classInOrderDynInst_afa3ec9c6fc7c50b26c6811c3bf1bb5f0}{isSyscall} () const 
\item 
bool \hyperlink{classInOrderDynInst_a19f74cdac8afa870418c056c72645187}{isMicroop} () const 
\item 
bool \hyperlink{classInOrderDynInst_ac600348c1afe65d9299c9635d6ea5773}{isLastMicroop} () const 
\item 
void \hyperlink{classInOrderDynInst_a38747d5669777d42fd95d017abdb0191}{setFrontSked} (\hyperlink{classResourceSked}{RSkedPtr} front\_\-sked)
\item 
void \hyperlink{classInOrderDynInst_a46d964285ae05aeb9ea40f8bd0646a10}{setBackSked} (\hyperlink{classResourceSked}{RSkedPtr} back\_\-sked)
\item 
void \hyperlink{classInOrderDynInst_afda8644057fdd69ee5f1c323c6f6ce4f}{setNextStage} (int stage\_\-num)
\item 
int \hyperlink{classInOrderDynInst_aa05eaedc24bd1656294edb1d9d4a0efa}{getNextStage} ()
\item 
void \hyperlink{classInOrderDynInst_af00b2d517cd8e4731bb364323a9dfeb4}{printSked} ()
\item 
int \hyperlink{classInOrderDynInst_aa02e7187dfc8362ccab8d685f87c2761}{nextResStage} ()
\item 
int \hyperlink{classInOrderDynInst_a2a5d40a6b54c058587d5f955711ffd11}{nextResource} ()
\item 
bool \hyperlink{classInOrderDynInst_a3a3248cb4b3c8f99af61fdc4bc3ca8ab}{finishSkedEntry} ()
\item 
void \hyperlink{classInOrderDynInst_a2f0511ef9f7325bcf7a8941e371ea85b}{releaseReq} (\hyperlink{classResourceRequest}{ResourceRequest} $\ast$\hyperlink{classInOrderDynInst_a0baf46c33fa5906d6c21b3fcc0176acf}{req})
\item 
OpClass \hyperlink{classInOrderDynInst_aa4919f97cae20d4d82391c1fc6d5fda6}{opClass} () const 
\item 
\hyperlink{classRefCountingPtr}{Fault} \hyperlink{classInOrderDynInst_a1a8de76be7ad0985553c5bae9f26a55b}{execute} ()
\item 
unsigned \hyperlink{classInOrderDynInst_a7f7b059d1a3fea3a291eca89c5145de9}{getCurResSlot} ()
\item 
void \hyperlink{classInOrderDynInst_a2a0d7162a5f0908ca1c266d72f1de9f1}{setCurResSlot} (unsigned slot\_\-num)
\item 
\hyperlink{classRefCountingPtr}{Fault} \hyperlink{classInOrderDynInst_a5f42e07ae335dff417664e91518c7f1e}{hwrei} ()
\item 
void \hyperlink{classInOrderDynInst_ac74f75adb89c94e4387498067f5567ff}{trap} (\hyperlink{classRefCountingPtr}{Fault} \hyperlink{classInOrderDynInst_a68714ceb74c60ea7ef5dec335bb6c5d7}{fault})
\item 
bool \hyperlink{classInOrderDynInst_a461205960be9d52e9beda48a77e9c600}{simPalCheck} (int palFunc)
\item 
void \hyperlink{classInOrderDynInst_a36e0b96120fcbbc2ee8699158f7be5c2}{syscall} (int64\_\-t callnum)
\item 
virtual void \hyperlink{classInOrderDynInst_a93a6a65bef6878be7213d191e3d3c064}{deallocateContext} (int thread\_\-num)
\item 
const TheISA::PCState \& \hyperlink{classInOrderDynInst_a64fbed294723453b88abc510f3112df5}{pcState} () const 
\item 
void \hyperlink{classInOrderDynInst_a2e93bda333333e09701e1c003e3ba9a1}{pcState} (const TheISA::PCState \&\_\-pc)
\item 
const \hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \hyperlink{classInOrderDynInst_aec0a3c3b48572089565d1b1652bfcac3}{instAddr} ()
\item 
const \hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \hyperlink{classInOrderDynInst_a693483ad639fbfcedc7ee157b2ef0e81}{nextInstAddr} ()
\item 
const \hyperlink{base_2types_8hh_adfb4d8b20c5abc8be73dd367b16f2d57}{MicroPC} \hyperlink{classInOrderDynInst_aad0e6437d7a3cc30272bc0aec78db64a}{microPC} ()
\item 
void \hyperlink{classInOrderDynInst_a80e62e84695a013da86e43c7ed9ebeac}{setPredTarg} (const TheISA::PCState \&predictedPC)
\item 
TheISA::PCState \hyperlink{classInOrderDynInst_a8d36943d774b2b8b830a4be232f23360}{readPredTarg} ()
\item 
\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \hyperlink{classInOrderDynInst_aaf7104129d287861faf7fe235f4116e7}{predInstAddr} ()
\item 
\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \hyperlink{classInOrderDynInst_aabf159b9ae9ff5a404a04ef091d1f2d1}{predNextInstAddr} ()
\item 
\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \hyperlink{classInOrderDynInst_acdc4199624829ee5de551179f240af8f}{readPredMicroPC} ()
\item 
bool \hyperlink{classInOrderDynInst_af7972cc57ec6d3c569bad2bc64a5183a}{predTaken} ()
\item 
bool \hyperlink{classInOrderDynInst_a821a18b4aa4e70533b1df605037062cd}{mispredicted} ()
\item 
TheISA::PCState \hyperlink{classInOrderDynInst_a066dfcf24b065ae319cc2d27aa4eb09c}{branchTarget} () const 
\item 
bool \hyperlink{classInOrderDynInst_a9a56f3bdfd0d5b331356265c62556516}{doneTargCalc} ()
\item 
void \hyperlink{classInOrderDynInst_a927efab2b8bc73bafd4b17592f115a09}{setBranchPred} (bool prediction)
\item 
void \hyperlink{classInOrderDynInst_aaed94af317e50d33bf94c74c423eabea}{setSquashInfo} (unsigned stage\_\-num)
\item 
\hyperlink{classRefCountingPtr}{Fault} \hyperlink{classInOrderDynInst_a66191b2d8a45050b7df3c3efa7bb07c6}{readMem} (\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} addr, uint8\_\-t $\ast$data, unsigned size, unsigned flags)
\item 
\hyperlink{classRefCountingPtr}{Fault} \hyperlink{classInOrderDynInst_ad46c5edeb1ee9b60445f3e26364e2c5e}{writeMem} (uint8\_\-t $\ast$data, unsigned size, \hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} addr, unsigned flags, uint64\_\-t $\ast$res)
\item 
\hyperlink{classRefCountingPtr}{Fault} \hyperlink{classInOrderDynInst_af8310f8618e710a06b0c2cbface6ac72}{initiateAcc} ()
\item 
\hyperlink{classRefCountingPtr}{Fault} \hyperlink{classInOrderDynInst_a1aa06ef95247e55d679456d24fb20456}{completeAcc} (\hyperlink{classPacket}{Packet} $\ast$pkt)
\item 
\hyperlink{classRefCountingPtr}{Fault} \hyperlink{classInOrderDynInst_a1a338741bddb2eb956bda5a4188949cf}{calcEA} ()
\item 
\hyperlink{classRefCountingPtr}{Fault} \hyperlink{classInOrderDynInst_a59a68ea55d45f5f193a5f0396b79e036}{memAccess} ()
\item 
bool \hyperlink{classInOrderDynInst_a3720de22b955e2c018eac091cd9247cc}{validMemAddr} ()
\item 
void \hyperlink{classInOrderDynInst_a26ecfda1674171a0405414561a59d4d1}{setMemAddr} (\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} addr)
\item 
void \hyperlink{classInOrderDynInst_a4f1222744b70f43999a2f9a0455eb44f}{unsetMemAddr} ()
\item 
\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \hyperlink{classInOrderDynInst_aa48b472bbabe0d9826b5f06204d1fcfe}{getMemAddr} ()
\item 
void \hyperlink{classInOrderDynInst_addd147868ea9ed46b5c943b0eaa57544}{setEA} (\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \&ea)
\item 
const \hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \& \hyperlink{classInOrderDynInst_a6fd9d852d5780eb802b4d2520e58747b}{getEA} () const 
\item 
bool \hyperlink{classInOrderDynInst_a2f1c9119ee950f8afc730ea9d6e92d84}{doneEACalc} ()
\item 
bool \hyperlink{classInOrderDynInst_ae3a07556a5b5d8248cbfb1c99561340d}{eaSrcsReady} ()
\item 
int8\_\-t \hyperlink{classInOrderDynInst_a3902ecc708a6f28e94ee9aa975692915}{numSrcRegs} () const 
\item 
int8\_\-t \hyperlink{classInOrderDynInst_ab7e23352b3d45a982dfeb799030f87d0}{numDestRegs} () const 
\item 
int8\_\-t \hyperlink{classInOrderDynInst_a7ec0ad00d322ae83bc5fae443ef04323}{numFPDestRegs} () const 
\item 
int8\_\-t \hyperlink{classInOrderDynInst_a3935410f8201e0afd0f8e459f838b463}{numIntDestRegs} () const 
\item 
\hyperlink{classInOrderDynInst_a36d25e03e43fa3bb4c5482cbefe5e0fb}{RegIndex} \hyperlink{classInOrderDynInst_ae5a1a6d72f40f715253b91e32b3caad2}{destRegIdx} (int i) const 
\item 
\hyperlink{classInOrderDynInst_a36d25e03e43fa3bb4c5482cbefe5e0fb}{RegIndex} \hyperlink{classInOrderDynInst_a9353aea3dfe673b88a4a96163d58759f}{srcRegIdx} (int i) const 
\item 
\hyperlink{classInOrderDynInst_a5ec29599c4bc29a3054c451674969e7b}{PhysRegIndex} \hyperlink{classInOrderDynInst_ab7e10290401d7350e965a28388ad29d8}{renamedDestRegIdx} (int idx) const 
\item 
\hyperlink{classInOrderDynInst_a5ec29599c4bc29a3054c451674969e7b}{PhysRegIndex} \hyperlink{classInOrderDynInst_a77110024c396fae8eb7cc90446c05100}{renamedSrcRegIdx} (int idx) const 
\item 
void \hyperlink{classInOrderDynInst_a6d7b8014473aa1288b169417e8b2f2fe}{flattenSrcReg} (int idx, TheISA::RegIndex flattened\_\-src)
\item 
void \hyperlink{classInOrderDynInst_aa63107f986e5c741f58413c6643298fb}{flattenDestReg} (int idx, TheISA::RegIndex flattened\_\-dest)
\item 
TheISA::RegIndex \hyperlink{classInOrderDynInst_ae669db55c176447543f27f35c1cd3ae5}{flattenedDestRegIdx} (int idx) const 
\item 
TheISA::RegIndex \hyperlink{classInOrderDynInst_a9ac37f020700c290097f15cacfd59b33}{flattenedSrcRegIdx} (int idx) const 
\item 
\hyperlink{classInOrderDynInst_a5ec29599c4bc29a3054c451674969e7b}{PhysRegIndex} \hyperlink{classInOrderDynInst_a0e34129e87398c9ff1f764e577b7b79f}{prevDestRegIdx} (int idx) const 
\item 
bool \hyperlink{classInOrderDynInst_ad09a59cb16b4b96a42398b3bcd23cd2b}{isReadySrcRegIdx} (int idx) const 
\item 
void \hyperlink{classInOrderDynInst_acd6444fdff2557922a35895eccab2d0f}{markSrcRegReady} ()
\item 
void \hyperlink{classInOrderDynInst_a20a741d6245dcbf24bb3bc167946e1ec}{markSrcRegReady} (\hyperlink{classInOrderDynInst_a36d25e03e43fa3bb4c5482cbefe5e0fb}{RegIndex} src\_\-idx)
\item 
void \hyperlink{classInOrderDynInst_a9ae02d3c598d15a5c835ab7d4e647ce1}{renameDestReg} (int idx, \hyperlink{classInOrderDynInst_a5ec29599c4bc29a3054c451674969e7b}{PhysRegIndex} renamed\_\-dest, \hyperlink{classInOrderDynInst_a5ec29599c4bc29a3054c451674969e7b}{PhysRegIndex} previous\_\-rename)
\item 
void \hyperlink{classInOrderDynInst_af3d4e52aa8ea0b526cd9f78f67127f36}{renameSrcReg} (int idx, \hyperlink{classInOrderDynInst_a5ec29599c4bc29a3054c451674969e7b}{PhysRegIndex} renamed\_\-src)
\item 
\hyperlink{classInOrderDynInst_a5ec29599c4bc29a3054c451674969e7b}{PhysRegIndex} \hyperlink{classInOrderDynInst_a6483def73c0dfa46ba34dc4ca72f19ce}{readDestRegIdx} (int idx)
\item 
void \hyperlink{classInOrderDynInst_a52c4bf83c16312f4158a64c39cb17969}{setDestRegIdx} (int idx, \hyperlink{classInOrderDynInst_a5ec29599c4bc29a3054c451674969e7b}{PhysRegIndex} dest\_\-idx)
\item 
int \hyperlink{classInOrderDynInst_aa20ecc7091e255ecf38ffd5694b2c974}{getDestIdxNum} (\hyperlink{classInOrderDynInst_a5ec29599c4bc29a3054c451674969e7b}{PhysRegIndex} dest\_\-idx)
\item 
\hyperlink{classInOrderDynInst_a5ec29599c4bc29a3054c451674969e7b}{PhysRegIndex} \hyperlink{classInOrderDynInst_aba797300f2818a94dc72addfafbb7c4b}{readSrcRegIdx} (int idx)
\item 
void \hyperlink{classInOrderDynInst_a45e8ff35e5bd48f665ecbd309edc554d}{setSrcRegIdx} (int idx, \hyperlink{classInOrderDynInst_a5ec29599c4bc29a3054c451674969e7b}{PhysRegIndex} src\_\-idx)
\item 
int \hyperlink{classInOrderDynInst_a387c4c59efe1725330826a896a18745c}{getSrcIdxNum} (\hyperlink{classInOrderDynInst_a5ec29599c4bc29a3054c451674969e7b}{PhysRegIndex} src\_\-idx)
\item 
void \hyperlink{classInOrderDynInst_aeb30df1baf9f60e687deeb0ae66ed130}{setIntSrc} (int idx, uint64\_\-t val)
\item 
void \hyperlink{classInOrderDynInst_a13221677b93471d0bdeaa974555be906}{setFloatSrc} (int idx, \hyperlink{classInOrderDynInst_a75484259f1855aabc8d74c6eb1cfe186}{FloatReg} val)
\item 
void \hyperlink{classInOrderDynInst_ab145f512e94dde24bc1d4a56252285ee}{setFloatRegBitsSrc} (int idx, TheISA::FloatRegBits val)
\item 
TheISA::IntReg $\ast$ \hyperlink{classInOrderDynInst_acb0330fc1cf3bc2e95a80781a674a610}{getIntSrcPtr} (int idx)
\item 
uint64\_\-t \hyperlink{classInOrderDynInst_a7d7601b697b7124a589fa6fed48d6fc5}{readIntSrc} (int idx)
\item 
\hyperlink{classInOrderDynInst_a1355cb78d031430d4d70eb5080267604}{IntReg} \hyperlink{classInOrderDynInst_a3fc2b67b903ef16132627604a1564938}{readIntRegOperand} (const \hyperlink{classStaticInst}{StaticInst} $\ast$si, int idx, \hyperlink{base_2types_8hh_ab39b1a4f9dad884694c7a74ed69e6a6b}{ThreadID} tid=0)
\item 
\hyperlink{classInOrderDynInst_a75484259f1855aabc8d74c6eb1cfe186}{FloatReg} \hyperlink{classInOrderDynInst_a717c88c8c56d79c9ed554ba5992bd8c3}{readFloatRegOperand} (const \hyperlink{classStaticInst}{StaticInst} $\ast$si, int idx)
\item 
TheISA::FloatRegBits \hyperlink{classInOrderDynInst_a39d93624e4481f4a210f2c46ea6b15b0}{readFloatRegOperandBits} (const \hyperlink{classStaticInst}{StaticInst} $\ast$si, int idx)
\item 
\hyperlink{classInOrderDynInst_aaf5f073a387db0556d1db4bcc45428bc}{MiscReg} \hyperlink{classInOrderDynInst_a5a8c6c487e8da143d26188258b04f1cc}{readMiscReg} (int misc\_\-reg)
\item 
\hyperlink{classInOrderDynInst_aaf5f073a387db0556d1db4bcc45428bc}{MiscReg} \hyperlink{classInOrderDynInst_a7b5ac6af9c2c19d7c1b442b8a3aebbc6}{readMiscRegNoEffect} (int misc\_\-reg)
\item 
\hyperlink{classInOrderDynInst_aaf5f073a387db0556d1db4bcc45428bc}{MiscReg} \hyperlink{classInOrderDynInst_ac6d0dc1a63cede82f4242d43236a98db}{readMiscRegOperand} (const \hyperlink{classStaticInst}{StaticInst} $\ast$si, int idx)
\item 
\hyperlink{classInOrderDynInst_aaf5f073a387db0556d1db4bcc45428bc}{MiscReg} \hyperlink{classInOrderDynInst_af527fa993c1c80fdc58ab56a069bdd01}{readMiscRegOperandNoEffect} (const \hyperlink{classStaticInst}{StaticInst} $\ast$si, int idx)
\item 
\hyperlink{classInOrderDynInst_aa71b5fc2a82d29a91db3a734ff892a49}{ResultType} \hyperlink{classInOrderDynInst_ac7c22f0fa3a2730e7dd23e7be39a3d36}{resultType} (int idx)
\item 
\hyperlink{classInOrderDynInst_a1355cb78d031430d4d70eb5080267604}{IntReg} \hyperlink{classInOrderDynInst_ae4e4227a87d6a0625e0870c0072a3122}{readIntResult} (int idx)
\item 
\hyperlink{classInOrderDynInst_a75484259f1855aabc8d74c6eb1cfe186}{FloatReg} \hyperlink{classInOrderDynInst_a69fdad14fd08c464a87e7d8f878eea27}{readFloatResult} (int idx)
\item 
\hyperlink{classInOrderDynInst_aab5eeae86499f9bfe15ef79360eccc64}{FloatRegBits} \hyperlink{classInOrderDynInst_ae67b5a7b277039c37357545993f190f5}{readFloatBitsResult} (int idx)
\item 
\hyperlink{classInOrderDynInst_a0c9de550a32808e6a25b54b6c791d5ab}{CCReg} \hyperlink{classInOrderDynInst_ab7e58b49a7e5605cecb289947ed601d9}{readCCResult} (int idx)
\item 
\hyperlink{base_2types_8hh_a5c8ed81b7d238c9083e1037ba6d61643}{Tick} \hyperlink{classInOrderDynInst_a171a5ef54c4a5e79154c185e58615e27}{readResultTime} (int idx)
\item 
\hyperlink{classInOrderDynInst_a1355cb78d031430d4d70eb5080267604}{IntReg} $\ast$ \hyperlink{classInOrderDynInst_a087e654b0d51abe5fc757e98027789bc}{getIntResultPtr} (int idx)
\item 
void \hyperlink{classInOrderDynInst_a2261caa4a6bc09599abc8950215d2e97}{setIntRegOperand} (const \hyperlink{classStaticInst}{StaticInst} $\ast$si, int idx, \hyperlink{classInOrderDynInst_a1355cb78d031430d4d70eb5080267604}{IntReg} val)
\item 
void \hyperlink{classInOrderDynInst_addc8b4b6511725bf8ff48bd09ef22892}{setFloatRegOperand} (const \hyperlink{classStaticInst}{StaticInst} $\ast$si, int idx, \hyperlink{classInOrderDynInst_a75484259f1855aabc8d74c6eb1cfe186}{FloatReg} val)
\item 
void \hyperlink{classInOrderDynInst_a724fbca03bfcb160789e0458751994d5}{setFloatRegOperandBits} (const \hyperlink{classStaticInst}{StaticInst} $\ast$si, int idx, TheISA::FloatRegBits val)
\item 
void \hyperlink{classInOrderDynInst_a859133f9c66c7b72cb02ff58e8385b52}{setCCRegOperand} (const \hyperlink{classStaticInst}{StaticInst} $\ast$si, int idx, \hyperlink{classInOrderDynInst_a0c9de550a32808e6a25b54b6c791d5ab}{CCReg} val)
\item 
void \hyperlink{classInOrderDynInst_a1877dde4f3eb17a8b7d33ea40176c148}{setMiscReg} (int misc\_\-reg, const \hyperlink{classInOrderDynInst_aaf5f073a387db0556d1db4bcc45428bc}{MiscReg} \&val)
\item 
void \hyperlink{classInOrderDynInst_a763517aaea2f3decbc1ef9d064216b6f}{setMiscRegNoEffect} (int misc\_\-reg, const \hyperlink{classInOrderDynInst_aaf5f073a387db0556d1db4bcc45428bc}{MiscReg} \&val)
\item 
void \hyperlink{classInOrderDynInst_a6cfad8f780bab7feb893941cb0d46160}{setMiscRegOperand} (const \hyperlink{classStaticInst}{StaticInst} $\ast$si, int idx, const \hyperlink{classInOrderDynInst_aaf5f073a387db0556d1db4bcc45428bc}{MiscReg} \&val)
\item 
void \hyperlink{classInOrderDynInst_ab8932cf05609c698879f7ed97c0e1afa}{setMiscRegOperandNoEffect} (const \hyperlink{classStaticInst}{StaticInst} $\ast$si, int idx, const \hyperlink{classInOrderDynInst_aaf5f073a387db0556d1db4bcc45428bc}{MiscReg} \&val)
\item 
virtual uint64\_\-t \hyperlink{classInOrderDynInst_a7aec440eccd01d839eee542413204f12}{readRegOtherThread} (unsigned idx, \hyperlink{base_2types_8hh_ab39b1a4f9dad884694c7a74ed69e6a6b}{ThreadID} tid=\hyperlink{base_2types_8hh_a192b210a26f038691d0f095d85dc0953}{InvalidThreadID})
\item 
virtual void \hyperlink{classInOrderDynInst_a29b9290161684b20a1b45773925c8461}{setRegOtherThread} (unsigned idx, const uint64\_\-t \&val, \hyperlink{base_2types_8hh_ab39b1a4f9dad884694c7a74ed69e6a6b}{ThreadID} tid=\hyperlink{base_2types_8hh_a192b210a26f038691d0f095d85dc0953}{InvalidThreadID})
\item 
unsigned \hyperlink{classInOrderDynInst_a25b995a791e41965e088d8bf3f2bf859}{readStCondFailures} ()
\item 
void \hyperlink{classInOrderDynInst_abbe779fa43c72cd485ddb736ab17ff61}{setStCondFailures} (unsigned sc\_\-failures)
\item 
void \hyperlink{classInOrderDynInst_a662e013e969f1fc19006a1b479769c2c}{setRegDepEntry} ()
\item 
void \hyperlink{classInOrderDynInst_a51fbbc66353e7afa079def436e3e749d}{clearRegDepEntry} ()
\item 
bool \hyperlink{classInOrderDynInst_a5eabba98d39e59f5b8a9435e70dd1c37}{isRegDepEntry} () const 
\item 
void \hyperlink{classInOrderDynInst_a6e2744311cfd76cdb12b88141528e668}{setRemoveList} ()
\item 
bool \hyperlink{classInOrderDynInst_a646333640def0ac5f7aa5e9cf300bf86}{isRemoveList} () const 
\item 
void \hyperlink{classInOrderDynInst_a3241c8bad3d5ddb517721b999a4e3670}{setCompleted} ()
\item 
bool \hyperlink{classInOrderDynInst_a9065f06f69273b51a799acff12d2c4c7}{isCompleted} () const 
\item 
void \hyperlink{classInOrderDynInst_a142437d4d0962c5b61960661f5141891}{setResultReady} ()
\item 
bool \hyperlink{classInOrderDynInst_aa494f3355348eb3a97ce809b6361e195}{isResultReady} () const 
\item 
void \hyperlink{classInOrderDynInst_a2531049d5481976af68c8586015f0047}{setCanIssue} ()
\item 
bool \hyperlink{classInOrderDynInst_a29fcc55658982386428d8035e438589f}{readyToIssue} () const 
\item 
void \hyperlink{classInOrderDynInst_a04eb3fc23b5c2e74dc6d12afc25f0198}{setIssued} ()
\item 
bool \hyperlink{classInOrderDynInst_a1b4092ba688a1efd54c934a31dd1fd3e}{isIssued} () const 
\item 
void \hyperlink{classInOrderDynInst_a22145fd061c0a41a9b7d3c8b499269a9}{setExecuted} ()
\item 
bool \hyperlink{classInOrderDynInst_a25d5f6d24c54820fbd19eb0e4e59dcac}{isExecuted} () const 
\item 
void \hyperlink{classInOrderDynInst_a0cbc886f9978503b587b4d7a7e3db728}{setCanCommit} ()
\item 
void \hyperlink{classInOrderDynInst_ad22bc2d91297685b76dc15215666883d}{clearCanCommit} ()
\item 
bool \hyperlink{classInOrderDynInst_a0bfca6b2400cf8496f4e685668839861}{readyToCommit} () const 
\item 
void \hyperlink{classInOrderDynInst_adef575a8b55171e005db4954a44e5caf}{setAtCommit} ()
\item 
bool \hyperlink{classInOrderDynInst_a8b514343a000efa2bf568c4f964cb8b1}{isAtCommit} ()
\item 
void \hyperlink{classInOrderDynInst_a101a00eca65e94adc1377989d88a3c99}{setCommitted} ()
\item 
bool \hyperlink{classInOrderDynInst_a9cc760f9838c39bfb3112cdbfb468cf3}{isCommitted} () const 
\item 
void \hyperlink{classInOrderDynInst_abfa7b30b342b5ef70b7e060b305a2f94}{setSquashed} ()
\item 
bool \hyperlink{classInOrderDynInst_add8df091bd836cf92c6987990d130b83}{isSquashed} () const 
\item 
void \hyperlink{classInOrderDynInst_a820fdb5f79e789fc8efffb15f1995695}{setSerializeBefore} ()
\item 
void \hyperlink{classInOrderDynInst_a09b692cf6e7b00c1160248452fa24d4b}{clearSerializeBefore} ()
\item 
bool \hyperlink{classInOrderDynInst_a4df2bcaf5414d6db99fb8a5b0aba708a}{isTempSerializeBefore} ()
\item 
void \hyperlink{classInOrderDynInst_a3e4776abfedcc80df8c826a7f3c3efd3}{setSerializeAfter} ()
\item 
void \hyperlink{classInOrderDynInst_abe42baa87e7660df60248deec78f8d5a}{clearSerializeAfter} ()
\item 
bool \hyperlink{classInOrderDynInst_a8d1ad9904dbbde344554070bfaaab86f}{isTempSerializeAfter} ()
\item 
void \hyperlink{classInOrderDynInst_ad115419b3ec6552a9db93ba349c73285}{setSerializeHandled} ()
\item 
bool \hyperlink{classInOrderDynInst_a33db384950219c3c71206fbb2c7d8025}{isSerializeHandled} ()
\item 
\hyperlink{classInOrderDynInst_a184cb829e22cc656acb41864f68f51ea}{ListIt} \hyperlink{classInOrderDynInst_a290695d2703aea910b20df936dab8ce4}{getInstListIt} ()
\item 
void \hyperlink{classInOrderDynInst_aeb6ae2640509c7f45f53c03d92f8f920}{setInstListIt} (\hyperlink{classInOrderDynInst_a184cb829e22cc656acb41864f68f51ea}{ListIt} \_\-instListIt)
\item 
void \hyperlink{classInOrderDynInst_a01acb977c624a165628ca1543bf9b4db}{resetInstCount} ()
\item 
void \hyperlink{classInOrderDynInst_accd2600060dbaee3a3b41aed4034c63c}{dump} ()
\item 
void \hyperlink{classInOrderDynInst_a5d337b0f151368459d1a95a6470f18ca}{dump} (std::string \&outstring)
\end{DoxyCompactItemize}
\subsection*{Public 変数}
\begin{DoxyCompactItemize}
\item 
\hyperlink{inst__seq_8hh_a258d93d98edaedee089435c19ea2ea2e}{InstSeqNum} \hyperlink{classInOrderDynInst_af9da73f56d2d0e7fd5009b70c4cf3542}{seqNum}
\item 
\hyperlink{inst__seq_8hh_a258d93d98edaedee089435c19ea2ea2e}{InstSeqNum} \hyperlink{classInOrderDynInst_a34292b1418c46ca63c892e7826510d77}{squashSeqNum}
\item 
std::bitset$<$ NumStatus $>$ \hyperlink{classInOrderDynInst_aa3a3e4b13899ec096589e2e0c76f25bc}{status}
\item 
short \hyperlink{classInOrderDynInst_ae714c38dca501686b9cb14dad9a009db}{threadNumber}
\item 
short \hyperlink{classInOrderDynInst_a03f3e3cd7500e78001075b53eab05a53}{asid}
\item 
short \hyperlink{classInOrderDynInst_a1f5f5e69ef26bddaea88b672235dbc59}{virtProcNumber}
\item 
\hyperlink{classRefCountingPtr}{StaticInstPtr} \hyperlink{classInOrderDynInst_a6799d48af805bf0bd72441e882589a6a}{staticInst}
\item 
\hyperlink{classTrace_1_1InOrderTraceRecord}{Trace::InOrderTraceRecord} $\ast$ \hyperlink{classInOrderDynInst_ab6afba48e8363686299580a3df05dd43}{traceData}
\item 
\hyperlink{classInOrderCPU}{InOrderCPU} $\ast$ \hyperlink{classInOrderDynInst_a41d682c28d0f49e04393c52815808782}{cpu}
\item 
\hyperlink{classInOrderThreadState}{InOrderThreadState} $\ast$ \hyperlink{classInOrderDynInst_ac297691c06a1cd4769d8eba7822395b9}{thread}
\item 
\hyperlink{classRefCountingPtr}{Fault} \hyperlink{classInOrderDynInst_a68714ceb74c60ea7ef5dec335bb6c5d7}{fault}
\item 
\hyperlink{classRequest}{Request} $\ast$ \hyperlink{classInOrderDynInst_a0baf46c33fa5906d6c21b3fcc0176acf}{req}
\item 
uint8\_\-t $\ast$ \hyperlink{classInOrderDynInst_a9c9a186aff5eddf449916952b8398116}{memData}
\item 
uint64\_\-t \hyperlink{classInOrderDynInst_a3f140b7af15b1d63fd19728f240c7260}{loadData} \mbox{[}4\mbox{]}
\item 
uint64\_\-t \hyperlink{classInOrderDynInst_aa8b3ce2cb083b44a6a713b4e35f566ef}{storeData} \mbox{[}4\mbox{]}
\item 
\hyperlink{classstd_1_1list}{std::list}$<$ \hyperlink{classResourceRequest}{ResourceRequest} $\ast$ $>$ \hyperlink{classInOrderDynInst_a2d0462f627124fbb754758da6abbc508}{reqList}
\item 
\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \hyperlink{classInOrderDynInst_a1097c58b547d58e4544cbf31fa68a390}{effAddr}
\item 
\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \hyperlink{classInOrderDynInst_a159ce173047bae421effda8028f07d68}{physEffAddr}
\item 
unsigned \hyperlink{classInOrderDynInst_aba29e5174ccb47ac17cc2ff228a8e2af}{memReqFlags}
\item 
unsigned \hyperlink{classInOrderDynInst_a958ef9d1a1e41749593c5efd215fde64}{readyRegs}
\item 
\hyperlink{structInOrderDynInst_1_1InstValue}{InstValue} \hyperlink{classInOrderDynInst_aaf92019c0f8bc5367efa5d86afbcdf7d}{instSrc} \mbox{[}MaxInstSrcRegs\mbox{]}
\item 
\hyperlink{structInOrderDynInst_1_1InstResult}{InstResult} \hyperlink{classInOrderDynInst_a55a0fc52567dcc9b92b49d263cf0fb65}{instResult} \mbox{[}MaxInstDestRegs\mbox{]}
\item 
TheISA::PCState \hyperlink{classInOrderDynInst_ad3585c83b0eac985107aa5a86e43e1b4}{pc}
\item 
TheISA::PCState \hyperlink{classInOrderDynInst_aebd0b135745958ac2bdfe9deeeb60d9f}{predPC}
\item 
\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \hyperlink{classInOrderDynInst_ae5b093c34f706d06da52bf675cde59b7}{memAddr}
\item 
bool \hyperlink{classInOrderDynInst_a125f1037e43155d592320e6c70a09b6b}{\_\-readySrcRegIdx} \mbox{[}MaxInstSrcRegs\mbox{]}
\item 
TheISA::RegIndex \hyperlink{classInOrderDynInst_a44085d1f8566ca30fef0c6787999c79b}{\_\-flatDestRegIdx} \mbox{[}TheISA::MaxInstDestRegs\mbox{]}
\item 
TheISA::RegIndex \hyperlink{classInOrderDynInst_a4b49f0a3efb36ac8c8e0de99b9ea33cc}{\_\-flatSrcRegIdx} \mbox{[}TheISA::MaxInstSrcRegs\mbox{]}
\item 
\hyperlink{classInOrderDynInst_a5ec29599c4bc29a3054c451674969e7b}{PhysRegIndex} \hyperlink{classInOrderDynInst_aab81c62ecc0c9bae628449fc2875a2e3}{\_\-destRegIdx} \mbox{[}MaxInstDestRegs\mbox{]}
\item 
\hyperlink{classInOrderDynInst_a5ec29599c4bc29a3054c451674969e7b}{PhysRegIndex} \hyperlink{classInOrderDynInst_a4b535dc40624a3cf929b90739a59119c}{\_\-srcRegIdx} \mbox{[}MaxInstSrcRegs\mbox{]}
\item 
\hyperlink{classInOrderDynInst_a5ec29599c4bc29a3054c451674969e7b}{PhysRegIndex} \hyperlink{classInOrderDynInst_a11e21e74ba2438f42d888b1e80d6de27}{\_\-prevDestRegIdx} \mbox{[}MaxInstDestRegs\mbox{]}
\item 
int \hyperlink{classInOrderDynInst_a73684821fd51938d851381ec91349774}{nextStage}
\item 
\hyperlink{base_2types_8hh_a5c8ed81b7d238c9083e1037ba6d61643}{Tick} \hyperlink{classInOrderDynInst_aaab230be315fbb99b9c86db93dd06519}{memTime}
\item 
\hyperlink{packet_8hh_ae85a9de970f801a77a1ad88ee2b39ea2}{PacketDataPtr} \hyperlink{classInOrderDynInst_a3974fb27b5e46c2f3f3e7f1a61581fe5}{splitMemData}
\item 
\hyperlink{classRequest}{RequestPtr} \hyperlink{classInOrderDynInst_ae38d52dfdfc8e28012f2a36e4a8833a0}{splitMemReq}
\item 
int \hyperlink{classInOrderDynInst_a645e08725d4990fa97be7b032784866c}{totalSize}
\item 
int \hyperlink{classInOrderDynInst_a4d1742389cca9d215d9254a773bcb95e}{split2ndSize}
\item 
\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \hyperlink{classInOrderDynInst_a0806e99bb6acc422fecdc362ab52e0fb}{split2ndAddr}
\item 
bool \hyperlink{classInOrderDynInst_a69bff60f1682c6b24a1e023449dc8599}{split2ndAccess}
\item 
uint8\_\-t \hyperlink{classInOrderDynInst_a67e05388daad2587748ac0be821aa177}{split2ndData}
\item 
\hyperlink{packet_8hh_ae85a9de970f801a77a1ad88ee2b39ea2}{PacketDataPtr} \hyperlink{classInOrderDynInst_ad578ac3267a002a2295bf404d592d230}{split2ndDataPtr}
\item 
unsigned \hyperlink{classInOrderDynInst_a5d4cde6a49e8b06c4a287826a2a613ca}{split2ndFlags}
\item 
bool \hyperlink{classInOrderDynInst_a55dbaa3952b31a58d0fa51040f21604f}{splitInst}
\item 
int \hyperlink{classInOrderDynInst_a4b500cc3ae944ca5dfb33172495d1609}{splitFinishCnt}
\item 
uint64\_\-t $\ast$ \hyperlink{classInOrderDynInst_af037e6afcef132350a91b1b05fce6be6}{split2ndStoreDataPtr}
\item 
bool \hyperlink{classInOrderDynInst_ad34f8068ae08b57fe5fadc06a187c1dd}{splitInstSked}
\item 
bool \hyperlink{classInOrderDynInst_a45ed792dccd6209b351f17b77d3e05bc}{inFrontEnd}
\item 
\hyperlink{classResourceSked}{RSkedPtr} \hyperlink{classInOrderDynInst_a76a3bb102c3f09d0f6f8e13682e9d5bf}{frontSked}
\item 
\hyperlink{classRSkedIt}{RSkedIt} \hyperlink{classInOrderDynInst_a7570b2e0b2d325cc85f03fbd5511a1dd}{frontSked\_\-end}
\item 
\hyperlink{classResourceSked}{RSkedPtr} \hyperlink{classInOrderDynInst_a94ce1589c2fca1b4f1748d1ec3d672ed}{backSked}
\item 
\hyperlink{classRSkedIt}{RSkedIt} \hyperlink{classInOrderDynInst_a0aedf075a6afb4432fe7ea72e5ecbb29}{backSked\_\-end}
\item 
\hyperlink{classRSkedIt}{RSkedIt} \hyperlink{classInOrderDynInst_a1d3798dea407450f2597b9d2b5fd7c2f}{curSkedEntry}
\item 
unsigned \hyperlink{classInOrderDynInst_aa726453ebacb0095c190bcbab2826c87}{curResSlot}
\item 
short \hyperlink{classInOrderDynInst_a7d7da113347fdefcd5ad59f29769df0b}{syscallNum}
\item 
int \hyperlink{classInOrderDynInst_af84b7d3bf213abe92efa728d6e2ff135}{squashingStage}
\item 
bool \hyperlink{classInOrderDynInst_a5e713bb734d21ac79e0a697d5d47f17c}{predictTaken}
\item 
bool \hyperlink{classInOrderDynInst_adb0d78d0489a3cf988fc32bca99ae9ec}{procDelaySlotOnMispred}
\item 
\hyperlink{classRequest}{RequestPtr} \hyperlink{classInOrderDynInst_a6b197a69853684b56aa7016c2db75850}{fetchMemReq}
\item 
\hyperlink{classRequest}{RequestPtr} \hyperlink{classInOrderDynInst_a15297c5fb430116b63bb672c74c8fac2}{dataMemReq}
\item 
bool \hyperlink{classInOrderDynInst_a5221fc01c16ee159462069b0e45a4159}{memAddrReady}
\item 
int16\_\-t \hyperlink{classInOrderDynInst_a543896e8c656ce7cce978a1ec4d29afe}{lqIdx}
\item 
int16\_\-t \hyperlink{classInOrderDynInst_a9f5a94c5a008c1580f89d38e425a6528}{sqIdx}
\item 
\hyperlink{classInOrderDynInst_a184cb829e22cc656acb41864f68f51ea}{ListIt} \hyperlink{classInOrderDynInst_ae774064514a3dc6a8d932c1fb975d37f}{instListIt}
\item 
bool \hyperlink{classInOrderDynInst_a26c717ec900acf936d937cd19b110ee7}{onInstList}
\end{DoxyCompactItemize}
\subsection*{Static Public 変数}
\begin{DoxyCompactItemize}
\item 
static int \hyperlink{classInOrderDynInst_a19e374b98940ff65bd4d9d17f198738c}{instcount} = 0
\end{DoxyCompactItemize}
\subsection*{Private メソッド}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{classInOrderDynInst_a1b19937d8cca25bf52a51ae7de67ea94}{initVars} ()
\end{DoxyCompactItemize}
\subsection*{Private 変数}
\begin{DoxyCompactItemize}
\item 
\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \hyperlink{classInOrderDynInst_aaa54d2440fad0984a0a8edbcade8c26f}{instEffAddr}
\item 
bool \hyperlink{classInOrderDynInst_a4c89b34e605b9d5398d51e8d754035de}{eaCalcDone}
\end{DoxyCompactItemize}


\subsection{型定義}
\hypertarget{classInOrderDynInst_a0c9de550a32808e6a25b54b6c791d5ab}{
\index{InOrderDynInst@{InOrderDynInst}!CCReg@{CCReg}}
\index{CCReg@{CCReg}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{CCReg}]{\setlength{\rightskip}{0pt plus 5cm}typedef TheISA::CCReg {\bf CCReg}}}
\label{classInOrderDynInst_a0c9de550a32808e6a25b54b6c791d5ab}
\hypertarget{classInOrderDynInst_a6c43cc7218ba606c2e7843dc48b21b6e}{
\index{InOrderDynInst@{InOrderDynInst}!DynInstPtr@{DynInstPtr}}
\index{DynInstPtr@{DynInstPtr}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{DynInstPtr}]{\setlength{\rightskip}{0pt plus 5cm}typedef {\bf RefCountingPtr}$<${\bf InOrderDynInst}$>$ {\bf DynInstPtr}}}
\label{classInOrderDynInst_a6c43cc7218ba606c2e7843dc48b21b6e}
The refcounted DynInst pointer to be used. In most cases this is what should be used, and not DynInst$\ast$. \hypertarget{classInOrderDynInst_a5605d4fc727eae9e595325c90c0ec108}{
\index{InOrderDynInst@{InOrderDynInst}!ExtMachInst@{ExtMachInst}}
\index{ExtMachInst@{ExtMachInst}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{ExtMachInst}]{\setlength{\rightskip}{0pt plus 5cm}typedef TheISA::ExtMachInst {\bf ExtMachInst}}}
\label{classInOrderDynInst_a5605d4fc727eae9e595325c90c0ec108}
\hypertarget{classInOrderDynInst_a75484259f1855aabc8d74c6eb1cfe186}{
\index{InOrderDynInst@{InOrderDynInst}!FloatReg@{FloatReg}}
\index{FloatReg@{FloatReg}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{FloatReg}]{\setlength{\rightskip}{0pt plus 5cm}typedef TheISA::FloatReg {\bf FloatReg}}}
\label{classInOrderDynInst_a75484259f1855aabc8d74c6eb1cfe186}
\hypertarget{classInOrderDynInst_aab5eeae86499f9bfe15ef79360eccc64}{
\index{InOrderDynInst@{InOrderDynInst}!FloatRegBits@{FloatRegBits}}
\index{FloatRegBits@{FloatRegBits}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{FloatRegBits}]{\setlength{\rightskip}{0pt plus 5cm}typedef TheISA::FloatRegBits {\bf FloatRegBits}}}
\label{classInOrderDynInst_aab5eeae86499f9bfe15ef79360eccc64}
\hypertarget{classInOrderDynInst_a1355cb78d031430d4d70eb5080267604}{
\index{InOrderDynInst@{InOrderDynInst}!IntReg@{IntReg}}
\index{IntReg@{IntReg}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{IntReg}]{\setlength{\rightskip}{0pt plus 5cm}typedef TheISA::IntReg {\bf IntReg}}}
\label{classInOrderDynInst_a1355cb78d031430d4d70eb5080267604}
\hypertarget{classInOrderDynInst_a184cb829e22cc656acb41864f68f51ea}{
\index{InOrderDynInst@{InOrderDynInst}!ListIt@{ListIt}}
\index{ListIt@{ListIt}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{ListIt}]{\setlength{\rightskip}{0pt plus 5cm}typedef {\bf std::list}$<${\bf DynInstPtr}$>$::iterator {\bf ListIt}}}
\label{classInOrderDynInst_a184cb829e22cc656acb41864f68f51ea}
\hypertarget{classInOrderDynInst_a4617f528417b8f55f809ae0988284c9b}{
\index{InOrderDynInst@{InOrderDynInst}!MachInst@{MachInst}}
\index{MachInst@{MachInst}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{MachInst}]{\setlength{\rightskip}{0pt plus 5cm}typedef TheISA::MachInst {\bf MachInst}}}
\label{classInOrderDynInst_a4617f528417b8f55f809ae0988284c9b}
\hypertarget{classInOrderDynInst_aaf5f073a387db0556d1db4bcc45428bc}{
\index{InOrderDynInst@{InOrderDynInst}!MiscReg@{MiscReg}}
\index{MiscReg@{MiscReg}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{MiscReg}]{\setlength{\rightskip}{0pt plus 5cm}typedef TheISA::MiscReg {\bf MiscReg}}}
\label{classInOrderDynInst_aaf5f073a387db0556d1db4bcc45428bc}
\hypertarget{classInOrderDynInst_a5ec29599c4bc29a3054c451674969e7b}{
\index{InOrderDynInst@{InOrderDynInst}!PhysRegIndex@{PhysRegIndex}}
\index{PhysRegIndex@{PhysRegIndex}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{PhysRegIndex}]{\setlength{\rightskip}{0pt plus 5cm}typedef short int {\bf PhysRegIndex}}}
\label{classInOrderDynInst_a5ec29599c4bc29a3054c451674969e7b}
\hypertarget{classInOrderDynInst_a36d25e03e43fa3bb4c5482cbefe5e0fb}{
\index{InOrderDynInst@{InOrderDynInst}!RegIndex@{RegIndex}}
\index{RegIndex@{RegIndex}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{RegIndex}]{\setlength{\rightskip}{0pt plus 5cm}typedef TheISA::RegIndex {\bf RegIndex}}}
\label{classInOrderDynInst_a36d25e03e43fa3bb4c5482cbefe5e0fb}
\hypertarget{classInOrderDynInst_aa8438d785c412d76334bc7d3f7a486c0}{
\index{InOrderDynInst@{InOrderDynInst}!RSkedPtr@{RSkedPtr}}
\index{RSkedPtr@{RSkedPtr}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{RSkedPtr}]{\setlength{\rightskip}{0pt plus 5cm}typedef {\bf ThePipeline::RSkedPtr} {\bf RSkedPtr}}}
\label{classInOrderDynInst_aa8438d785c412d76334bc7d3f7a486c0}


\subsection{列挙型}
\hypertarget{classInOrderDynInst_aabfcbcb5ac86a1edac4035264bc7d2b8}{
\subsubsection[{"@27}]{\setlength{\rightskip}{0pt plus 5cm}anonymous enum}}
\label{classInOrderDynInst_aabfcbcb5ac86a1edac4035264bc7d2b8}
\begin{Desc}
\item[列挙型の値: ]\par
\begin{description}
\index{MaxInstSrcRegs@{MaxInstSrcRegs}!InOrderDynInst@{InOrderDynInst}}\index{InOrderDynInst@{InOrderDynInst}!MaxInstSrcRegs@{MaxInstSrcRegs}}\item[{\em 
\hypertarget{classInOrderDynInst_aabfcbcb5ac86a1edac4035264bc7d2b8a17b78fe104e3bf28fca535a040514084}{
MaxInstSrcRegs}
\label{classInOrderDynInst_aabfcbcb5ac86a1edac4035264bc7d2b8a17b78fe104e3bf28fca535a040514084}
}]\index{MaxInstDestRegs@{MaxInstDestRegs}!InOrderDynInst@{InOrderDynInst}}\index{InOrderDynInst@{InOrderDynInst}!MaxInstDestRegs@{MaxInstDestRegs}}\item[{\em 
\hypertarget{classInOrderDynInst_aabfcbcb5ac86a1edac4035264bc7d2b8a6a2e9b17a83d01eb4ee6bbdd739be9eb}{
MaxInstDestRegs}
\label{classInOrderDynInst_aabfcbcb5ac86a1edac4035264bc7d2b8a6a2e9b17a83d01eb4ee6bbdd739be9eb}
}]Max source regs. \end{description}
\end{Desc}




\begin{DoxyCode}
107          {
108         MaxInstSrcRegs = TheISA::MaxInstSrcRegs,        
109         MaxInstDestRegs = TheISA::MaxInstDestRegs       
110     };
\end{DoxyCode}
\hypertarget{classInOrderDynInst_aa71b5fc2a82d29a91db3a734ff892a49}{
\index{InOrderDynInst@{InOrderDynInst}!ResultType@{ResultType}}
\index{ResultType@{ResultType}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{ResultType}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf ResultType}}}
\label{classInOrderDynInst_aa71b5fc2a82d29a91db3a734ff892a49}
\begin{Desc}
\item[列挙型の値: ]\par
\begin{description}
\index{None@{None}!InOrderDynInst@{InOrderDynInst}}\index{InOrderDynInst@{InOrderDynInst}!None@{None}}\item[{\em 
\hypertarget{classInOrderDynInst_aa71b5fc2a82d29a91db3a734ff892a49ac9d3e887722f2bc482bcca9d41c512af}{
None}
\label{classInOrderDynInst_aa71b5fc2a82d29a91db3a734ff892a49ac9d3e887722f2bc482bcca9d41c512af}
}]\index{Integer@{Integer}!InOrderDynInst@{InOrderDynInst}}\index{InOrderDynInst@{InOrderDynInst}!Integer@{Integer}}\item[{\em 
\hypertarget{classInOrderDynInst_aa71b5fc2a82d29a91db3a734ff892a49a1e2f89e867cd91c3de2ea9fbd2ef96a3}{
Integer}
\label{classInOrderDynInst_aa71b5fc2a82d29a91db3a734ff892a49a1e2f89e867cd91c3de2ea9fbd2ef96a3}
}]\index{Float@{Float}!InOrderDynInst@{InOrderDynInst}}\index{InOrderDynInst@{InOrderDynInst}!Float@{Float}}\item[{\em 
\hypertarget{classInOrderDynInst_aa71b5fc2a82d29a91db3a734ff892a49ad67b0ee7230dcecb610254e4e5e589cd}{
Float}
\label{classInOrderDynInst_aa71b5fc2a82d29a91db3a734ff892a49ad67b0ee7230dcecb610254e4e5e589cd}
}]\index{FloatBits@{FloatBits}!InOrderDynInst@{InOrderDynInst}}\index{InOrderDynInst@{InOrderDynInst}!FloatBits@{FloatBits}}\item[{\em 
\hypertarget{classInOrderDynInst_aa71b5fc2a82d29a91db3a734ff892a49a85a77c8e492bcc8f63077cc8d7610768}{
FloatBits}
\label{classInOrderDynInst_aa71b5fc2a82d29a91db3a734ff892a49a85a77c8e492bcc8f63077cc8d7610768}
}]\index{Double@{Double}!InOrderDynInst@{InOrderDynInst}}\index{InOrderDynInst@{InOrderDynInst}!Double@{Double}}\item[{\em 
\hypertarget{classInOrderDynInst_aa71b5fc2a82d29a91db3a734ff892a49afb7825ebed9ad96348ee8588d84db633}{
Double}
\label{classInOrderDynInst_aa71b5fc2a82d29a91db3a734ff892a49afb7825ebed9ad96348ee8588d84db633}
}]\end{description}
\end{Desc}




\begin{DoxyCode}
216                     {
217         None,
218         Integer,
219         Float,
220         FloatBits,
221         Double
222     };
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70b}{
\index{InOrderDynInst@{InOrderDynInst}!Status@{Status}}
\index{Status@{Status}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{Status}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf Status}}}
\label{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70b}
\begin{Desc}
\item[列挙型の値: ]\par
\begin{description}
\index{RegDepMapEntry@{RegDepMapEntry}!InOrderDynInst@{InOrderDynInst}}\index{InOrderDynInst@{InOrderDynInst}!RegDepMapEntry@{RegDepMapEntry}}\item[{\em 
\hypertarget{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70baa26ed37ca9bafd1b49800aec62bd79aa}{
RegDepMapEntry}
\label{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70baa26ed37ca9bafd1b49800aec62bd79aa}
}]\index{IqEntry@{IqEntry}!InOrderDynInst@{InOrderDynInst}}\index{InOrderDynInst@{InOrderDynInst}!IqEntry@{IqEntry}}\item[{\em 
\hypertarget{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba033d0b5f3300c89e5a30cc93340ac374}{
IqEntry}
\label{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba033d0b5f3300c89e5a30cc93340ac374}
}]Instruction is entered onto the \hyperlink{classRegDepMap}{RegDepMap}. \index{RobEntry@{RobEntry}!InOrderDynInst@{InOrderDynInst}}\index{InOrderDynInst@{InOrderDynInst}!RobEntry@{RobEntry}}\item[{\em 
\hypertarget{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70babff9c146554fea1156e224a3f1a41b78}{
RobEntry}
\label{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70babff9c146554fea1156e224a3f1a41b78}
}]Instruction is in the IQ. \index{LsqEntry@{LsqEntry}!InOrderDynInst@{InOrderDynInst}}\index{InOrderDynInst@{InOrderDynInst}!LsqEntry@{LsqEntry}}\item[{\em 
\hypertarget{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba910a740b0dabb8ab7b61f540d4efc7ef}{
LsqEntry}
\label{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba910a740b0dabb8ab7b61f540d4efc7ef}
}]Instruction is in the \hyperlink{classROB}{ROB}. \index{Completed@{Completed}!InOrderDynInst@{InOrderDynInst}}\index{InOrderDynInst@{InOrderDynInst}!Completed@{Completed}}\item[{\em 
\hypertarget{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70baf47f90c31ee3cdaa28b81ecf57b72ce9}{
Completed}
\label{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70baf47f90c31ee3cdaa28b81ecf57b72ce9}
}]Instruction is in the \hyperlink{classLSQ}{LSQ}. \index{ResultReady@{ResultReady}!InOrderDynInst@{InOrderDynInst}}\index{InOrderDynInst@{InOrderDynInst}!ResultReady@{ResultReady}}\item[{\em 
\hypertarget{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba1317b2302eefb284e81392ff97d7fbfc}{
ResultReady}
\label{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba1317b2302eefb284e81392ff97d7fbfc}
}]Instruction has completed. \index{CanIssue@{CanIssue}!InOrderDynInst@{InOrderDynInst}}\index{InOrderDynInst@{InOrderDynInst}!CanIssue@{CanIssue}}\item[{\em 
\hypertarget{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba5920c582de2a56a0934db60ae9f17f90}{
CanIssue}
\label{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba5920c582de2a56a0934db60ae9f17f90}
}]Instruction has its result. \index{Issued@{Issued}!InOrderDynInst@{InOrderDynInst}}\index{InOrderDynInst@{InOrderDynInst}!Issued@{Issued}}\item[{\em 
\hypertarget{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba9857002704a7c967f40ad09425a609fb}{
Issued}
\label{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba9857002704a7c967f40ad09425a609fb}
}]Instruction can issue and execute. \index{Executed@{Executed}!InOrderDynInst@{InOrderDynInst}}\index{InOrderDynInst@{InOrderDynInst}!Executed@{Executed}}\item[{\em 
\hypertarget{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba64ac477648aa4bfdfdcfb81b9232e073}{
Executed}
\label{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba64ac477648aa4bfdfdcfb81b9232e073}
}]Instruction has issued. \index{CanCommit@{CanCommit}!InOrderDynInst@{InOrderDynInst}}\index{InOrderDynInst@{InOrderDynInst}!CanCommit@{CanCommit}}\item[{\em 
\hypertarget{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba3f73dd3b188316a28f6f49a756dd0f08}{
CanCommit}
\label{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba3f73dd3b188316a28f6f49a756dd0f08}
}]Instruction has executed. \index{AtCommit@{AtCommit}!InOrderDynInst@{InOrderDynInst}}\index{InOrderDynInst@{InOrderDynInst}!AtCommit@{AtCommit}}\item[{\em 
\hypertarget{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba98db15e644d921e4619fa954c33440db}{
AtCommit}
\label{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba98db15e644d921e4619fa954c33440db}
}]Instruction can commit. \index{Committed@{Committed}!InOrderDynInst@{InOrderDynInst}}\index{InOrderDynInst@{InOrderDynInst}!Committed@{Committed}}\item[{\em 
\hypertarget{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70baa2fbad5a13016997291f98c11c254035}{
Committed}
\label{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70baa2fbad5a13016997291f98c11c254035}
}]Instruction has reached commit. \index{Squashed@{Squashed}!InOrderDynInst@{InOrderDynInst}}\index{InOrderDynInst@{InOrderDynInst}!Squashed@{Squashed}}\item[{\em 
\hypertarget{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba173c3733642a8b921708ca664a078c6b}{
Squashed}
\label{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba173c3733642a8b921708ca664a078c6b}
}]Instruction has committed. \index{SquashedInIQ@{SquashedInIQ}!InOrderDynInst@{InOrderDynInst}}\index{InOrderDynInst@{InOrderDynInst}!SquashedInIQ@{SquashedInIQ}}\item[{\em 
\hypertarget{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba80733653b968f232fdf73b8eab7fff86}{
SquashedInIQ}
\label{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba80733653b968f232fdf73b8eab7fff86}
}]Instruction is squashed. \index{SquashedInLSQ@{SquashedInLSQ}!InOrderDynInst@{InOrderDynInst}}\index{InOrderDynInst@{InOrderDynInst}!SquashedInLSQ@{SquashedInLSQ}}\item[{\em 
\hypertarget{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70bad72c434c6c580a5f20e5f3b659de09d6}{
SquashedInLSQ}
\label{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70bad72c434c6c580a5f20e5f3b659de09d6}
}]Instruction is squashed in the IQ. \index{SquashedInROB@{SquashedInROB}!InOrderDynInst@{InOrderDynInst}}\index{InOrderDynInst@{InOrderDynInst}!SquashedInROB@{SquashedInROB}}\item[{\em 
\hypertarget{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70bad76f955270c2e46b6df438a043fc84cc}{
SquashedInROB}
\label{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70bad76f955270c2e46b6df438a043fc84cc}
}]Instruction is squashed in the \hyperlink{classLSQ}{LSQ}. \index{RecoverInst@{RecoverInst}!InOrderDynInst@{InOrderDynInst}}\index{InOrderDynInst@{InOrderDynInst}!RecoverInst@{RecoverInst}}\item[{\em 
\hypertarget{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba9c362affef98d47542b10870213f38b0}{
RecoverInst}
\label{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba9c362affef98d47542b10870213f38b0}
}]Instruction is squashed in the \hyperlink{classROB}{ROB}. \index{BlockingInst@{BlockingInst}!InOrderDynInst@{InOrderDynInst}}\index{InOrderDynInst@{InOrderDynInst}!BlockingInst@{BlockingInst}}\item[{\em 
\hypertarget{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70babe0a1c80170ca464e1ffe07cf27c8790}{
BlockingInst}
\label{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70babe0a1c80170ca464e1ffe07cf27c8790}
}]Is a recover instruction. \index{ThreadsyncWait@{ThreadsyncWait}!InOrderDynInst@{InOrderDynInst}}\index{InOrderDynInst@{InOrderDynInst}!ThreadsyncWait@{ThreadsyncWait}}\item[{\em 
\hypertarget{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70baa4ae9ccc1d686d1f743d77664c209c7c}{
ThreadsyncWait}
\label{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70baa4ae9ccc1d686d1f743d77664c209c7c}
}]Is a blocking instruction. \index{SerializeBefore@{SerializeBefore}!InOrderDynInst@{InOrderDynInst}}\index{InOrderDynInst@{InOrderDynInst}!SerializeBefore@{SerializeBefore}}\item[{\em 
\hypertarget{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba6fccc334c05c6f43f90dc60238f6c39e}{
SerializeBefore}
\label{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba6fccc334c05c6f43f90dc60238f6c39e}
}]Is a thread synchronization instruction. \index{SerializeAfter@{SerializeAfter}!InOrderDynInst@{InOrderDynInst}}\index{InOrderDynInst@{InOrderDynInst}!SerializeAfter@{SerializeAfter}}\item[{\em 
\hypertarget{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70bab11834485756e0e9b84886d7d014a08f}{
SerializeAfter}
\label{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70bab11834485756e0e9b84886d7d014a08f}
}]Needs to serialize on instructions ahead of it \index{SerializeHandled@{SerializeHandled}!InOrderDynInst@{InOrderDynInst}}\index{InOrderDynInst@{InOrderDynInst}!SerializeHandled@{SerializeHandled}}\item[{\em 
\hypertarget{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba5dcfe61e192f9f6a72bc7ff9c5cd8a2b}{
SerializeHandled}
\label{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba5dcfe61e192f9f6a72bc7ff9c5cd8a2b}
}]Needs to serialize instructions behind it. \index{RemoveList@{RemoveList}!InOrderDynInst@{InOrderDynInst}}\index{InOrderDynInst@{InOrderDynInst}!RemoveList@{RemoveList}}\item[{\em 
\hypertarget{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70badff34f430d26bb38b0259d1f5d770f0d}{
RemoveList}
\label{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70badff34f430d26bb38b0259d1f5d770f0d}
}]Serialization has been handled. \index{NumStatus@{NumStatus}!InOrderDynInst@{InOrderDynInst}}\index{InOrderDynInst@{InOrderDynInst}!NumStatus@{NumStatus}}\item[{\em 
\hypertarget{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70bab37ed3bea9670ef9797b74ea37aed2f3}{
NumStatus}
\label{classInOrderDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70bab37ed3bea9670ef9797b74ea37aed2f3}
}]Is Instruction on Remove List? \end{description}
\end{Desc}




\begin{DoxyCode}
131                 {
132         RegDepMapEntry,          
133         IqEntry,                 
134         RobEntry,                
135         LsqEntry,                
136         Completed,               
137         ResultReady,             
138         CanIssue,                
139         Issued,                  
140         Executed,                
141         CanCommit,               
142         AtCommit,                
143         Committed,               
144         Squashed,                
145         SquashedInIQ,            
146         SquashedInLSQ,           
147         SquashedInROB,           
148         RecoverInst,             
149         BlockingInst,            
150         ThreadsyncWait,          
151         SerializeBefore,         
152 
153         SerializeAfter,          
154         SerializeHandled,        
155         RemoveList,               
156         NumStatus
157     };
\end{DoxyCode}


\subsection{コンストラクタとデストラクタ}
\hypertarget{classInOrderDynInst_ab2dc23a7d8b60619acd58194f72f053a}{
\index{InOrderDynInst@{InOrderDynInst}!InOrderDynInst@{InOrderDynInst}}
\index{InOrderDynInst@{InOrderDynInst}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{InOrderDynInst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf InOrderDynInst} ({\bf InOrderCPU} $\ast$ {\em cpu}, \/  {\bf InOrderThreadState} $\ast$ {\em state}, \/  {\bf InstSeqNum} {\em seq\_\-num}, \/  {\bf ThreadID} {\em tid}, \/  unsigned {\em asid} = {\ttfamily 0})}}
\label{classInOrderDynInst_ab2dc23a7d8b60619acd58194f72f053a}
\hyperlink{classBaseDynInst}{BaseDynInst} constructor given a binary instruction. 
\begin{DoxyParams}{引数}
\item[{\em seq\_\-num}]The sequence number of the instruction. \item[{\em cpu}]Pointer to the instruction's CPU. NOTE: Must set Binary Instrution through Member Function \end{DoxyParams}



\begin{DoxyCode}
80   : seqNum(seq_num), squashSeqNum(0), threadNumber(tid), asid(_asid),
81     virtProcNumber(0), staticInst(NULL), traceData(NULL), cpu(cpu),
82     thread(state), fault(NoFault), memData(NULL), loadData({0,0,0,0}),
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a507a5c030f96b7add10d1c29b386f727}{
\index{InOrderDynInst@{InOrderDynInst}!$\sim$InOrderDynInst@{$\sim$InOrderDynInst}}
\index{$\sim$InOrderDynInst@{$\sim$InOrderDynInst}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{$\sim$InOrderDynInst}]{\setlength{\rightskip}{0pt plus 5cm}$\sim${\bf InOrderDynInst} ()}}
\label{classInOrderDynInst_a507a5c030f96b7add10d1c29b386f727}
\hyperlink{classInOrderDynInst}{InOrderDynInst} destructor. 


\begin{DoxyCode}
202 {
203     if (traceData)
204         delete traceData;
205 
206     if (splitMemData)
207         delete [] splitMemData;
208 
209     fault = NoFault;
210 
211     --instcount;
212 
213     DPRINTF(InOrderDynInst, "DynInst: [tid:%i] [sn:%lli] Instruction destroyed"
214             " (active insts: %i)\n", threadNumber, seqNum, instcount);
215 }
\end{DoxyCode}


\subsection{関数}
\hypertarget{classInOrderDynInst_a066dfcf24b065ae319cc2d27aa4eb09c}{
\index{InOrderDynInst@{InOrderDynInst}!branchTarget@{branchTarget}}
\index{branchTarget@{branchTarget}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{branchTarget}]{\setlength{\rightskip}{0pt plus 5cm}TheISA::PCState branchTarget () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a066dfcf24b065ae319cc2d27aa4eb09c}
Returns the branch target address. 


\begin{DoxyCode}
594     { return staticInst->branchTarget(pc); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a1a338741bddb2eb956bda5a4188949cf}{
\index{InOrderDynInst@{InOrderDynInst}!calcEA@{calcEA}}
\index{calcEA@{calcEA}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{calcEA}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Fault} calcEA ()}}
\label{classInOrderDynInst_a1a338741bddb2eb956bda5a4188949cf}
Calculates Eff. Addr. part of a memory instruction. 


\begin{DoxyCode}
256 {
257     this->fault = this->staticInst->eaComp(this, this->traceData);
258     return this->fault;
259 }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_ad22bc2d91297685b76dc15215666883d}{
\index{InOrderDynInst@{InOrderDynInst}!clearCanCommit@{clearCanCommit}}
\index{clearCanCommit@{clearCanCommit}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{clearCanCommit}]{\setlength{\rightskip}{0pt plus 5cm}void clearCanCommit ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_ad22bc2d91297685b76dc15215666883d}
Clears this instruction as being ready to commit. 


\begin{DoxyCode}
984 { status.reset(CanCommit); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a51fbbc66353e7afa079def436e3e749d}{
\index{InOrderDynInst@{InOrderDynInst}!clearRegDepEntry@{clearRegDepEntry}}
\index{clearRegDepEntry@{clearRegDepEntry}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{clearRegDepEntry}]{\setlength{\rightskip}{0pt plus 5cm}void clearRegDepEntry ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a51fbbc66353e7afa079def436e3e749d}
Unsets this instruction as entered on the CPU Reg Dep Map 


\begin{DoxyCode}
939 { status.reset(RegDepMapEntry); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_abe42baa87e7660df60248deec78f8d5a}{
\index{InOrderDynInst@{InOrderDynInst}!clearSerializeAfter@{clearSerializeAfter}}
\index{clearSerializeAfter@{clearSerializeAfter}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{clearSerializeAfter}]{\setlength{\rightskip}{0pt plus 5cm}void clearSerializeAfter ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_abe42baa87e7660df60248deec78f8d5a}
Clears the serializeAfter part of this instruction. 


\begin{DoxyCode}
1018 { status.reset(SerializeAfter); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a09b692cf6e7b00c1160248452fa24d4b}{
\index{InOrderDynInst@{InOrderDynInst}!clearSerializeBefore@{clearSerializeBefore}}
\index{clearSerializeBefore@{clearSerializeBefore}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{clearSerializeBefore}]{\setlength{\rightskip}{0pt plus 5cm}void clearSerializeBefore ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a09b692cf6e7b00c1160248452fa24d4b}
Clears the serializeBefore part of this instruction. 


\begin{DoxyCode}
1009 { status.reset(SerializeBefore); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a1aa06ef95247e55d679456d24fb20456}{
\index{InOrderDynInst@{InOrderDynInst}!completeAcc@{completeAcc}}
\index{completeAcc@{completeAcc}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{completeAcc}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Fault} completeAcc ({\bf Packet} $\ast$ {\em pkt})}}
\label{classInOrderDynInst_a1aa06ef95247e55d679456d24fb20456}
Completes a memory access -\/ Only valid for memory operations. 


\begin{DoxyCode}
281 {
282     this->fault = this->staticInst->completeAcc(pkt, this, this->traceData);
283 
284     return this->fault;
285 }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a651d5d14e7a4e95ebe6d7f5b8ee5a107}{
\index{InOrderDynInst@{InOrderDynInst}!contextId@{contextId}}
\index{contextId@{contextId}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{contextId}]{\setlength{\rightskip}{0pt plus 5cm}int contextId () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a651d5d14e7a4e95ebe6d7f5b8ee5a107}
Read this context's system-\/wide ID 


\begin{DoxyCode}
367 { return thread->contextId(); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a1e2d18ebf4e21f2416c21a8b072e2c7b}{
\index{InOrderDynInst@{InOrderDynInst}!cpuId@{cpuId}}
\index{cpuId@{cpuId}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{cpuId}]{\setlength{\rightskip}{0pt plus 5cm}int cpuId () const}}
\label{classInOrderDynInst_a1e2d18ebf4e21f2416c21a8b072e2c7b}
Read this CPU's ID. 


\begin{DoxyCode}
114 {
115     return cpu->cpuId();
116 }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a93a6a65bef6878be7213d191e3d3c064}{
\index{InOrderDynInst@{InOrderDynInst}!deallocateContext@{deallocateContext}}
\index{deallocateContext@{deallocateContext}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{deallocateContext}]{\setlength{\rightskip}{0pt plus 5cm}void deallocateContext (int {\em thread\_\-num})\hspace{0.3cm}{\ttfamily  \mbox{[}virtual\mbox{]}}}}
\label{classInOrderDynInst_a93a6a65bef6878be7213d191e3d3c064}



\begin{DoxyCode}
596 {
597     this->cpu->deallocateContext(thread_num);
598 }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_ae5a1a6d72f40f715253b91e32b3caad2}{
\index{InOrderDynInst@{InOrderDynInst}!destRegIdx@{destRegIdx}}
\index{destRegIdx@{destRegIdx}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{destRegIdx}]{\setlength{\rightskip}{0pt plus 5cm}{\bf RegIndex} destRegIdx (int {\em i}) const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_ae5a1a6d72f40f715253b91e32b3caad2}
Returns the logical register index of the i'th destination register. 


\begin{DoxyCode}
700 { return staticInst->destRegIdx(i); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a2f1c9119ee950f8afc730ea9d6e92d84}{
\index{InOrderDynInst@{InOrderDynInst}!doneEACalc@{doneEACalc}}
\index{doneEACalc@{doneEACalc}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{doneEACalc}]{\setlength{\rightskip}{0pt plus 5cm}bool doneEACalc ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a2f1c9119ee950f8afc730ea9d6e92d84}
Returns whether or not the eff. addr. calculation has been completed. 


\begin{DoxyCode}
666 { return eaCalcDone; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a9a56f3bdfd0d5b331356265c62556516}{
\index{InOrderDynInst@{InOrderDynInst}!doneTargCalc@{doneTargCalc}}
\index{doneTargCalc@{doneTargCalc}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{doneTargCalc}]{\setlength{\rightskip}{0pt plus 5cm}bool doneTargCalc ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a9a56f3bdfd0d5b331356265c62556516}
Checks whether or not this instruction has had its branch target calculated yet. For now it is not utilized and is hacked to be always false. \begin{Desc}
\item[\hyperlink{todo__todo000018}{TODO}]: Actually use this instruction. \end{Desc}



\begin{DoxyCode}
601 { return false; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a5d337b0f151368459d1a95a6470f18ca}{
\index{InOrderDynInst@{InOrderDynInst}!dump@{dump}}
\index{dump@{dump}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{dump}]{\setlength{\rightskip}{0pt plus 5cm}void dump (std::string \& {\em outstring})}}
\label{classInOrderDynInst_a5d337b0f151368459d1a95a6470f18ca}
Dumps out contents of this \hyperlink{classBaseDynInst}{BaseDynInst} into given string. 


\begin{DoxyCode}
633 {
634     std::ostringstream s;
635     s << "T" << threadNumber << " : " << pc << " "
636       << staticInst->disassemble(pc.instAddr());
637 
638     outstring = s.str();
639 }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_accd2600060dbaee3a3b41aed4034c63c}{
\index{InOrderDynInst@{InOrderDynInst}!dump@{dump}}
\index{dump@{dump}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{dump}]{\setlength{\rightskip}{0pt plus 5cm}void dump ()}}
\label{classInOrderDynInst_accd2600060dbaee3a3b41aed4034c63c}
Dumps out contents of this \hyperlink{classBaseDynInst}{BaseDynInst}. 


\begin{DoxyCode}
625 {
626     cprintf("T%d : %#08d `", threadNumber, pc.instAddr());
627     cout << staticInst->disassemble(pc.instAddr());
628     cprintf("'\n");
629 }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_ae3a07556a5b5d8248cbfb1c99561340d}{
\index{InOrderDynInst@{InOrderDynInst}!eaSrcsReady@{eaSrcsReady}}
\index{eaSrcsReady@{eaSrcsReady}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{eaSrcsReady}]{\setlength{\rightskip}{0pt plus 5cm}bool eaSrcsReady ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_ae3a07556a5b5d8248cbfb1c99561340d}
Returns whether or not the eff. addr. source registers are ready. Assume that src registers 1..n-\/1 are the ones that the EA calc depends on. (i.e. src reg 0 is the source of the data to be stored) 


\begin{DoxyCode}
674     {
675         for (int i = 1; i < numSrcRegs(); ++i) {
676             if (!_readySrcRegIdx[i])
677                 return false;
678         }
679 
680         return true;
681     }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a1a8de76be7ad0985553c5bae9f26a55b}{
\index{InOrderDynInst@{InOrderDynInst}!execute@{execute}}
\index{execute@{execute}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{execute}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Fault} execute ()}}
\label{classInOrderDynInst_a1a8de76be7ad0985553c5bae9f26a55b}
Executes the instruction. 


\begin{DoxyCode}
239 {
240     // @todo: Pretty convoluted way to avoid squashing from happening
241     // when using the TC during an instruction's execution
242     // (specifically for instructions that have side-effects that use
243     // the TC).  Fix this.
244     bool no_squash_from_TC = this->thread->noSquashFromTC;
245     this->thread->noSquashFromTC = true;
246 
247     this->fault = this->staticInst->execute(this, this->traceData);
248 
249     this->thread->noSquashFromTC = no_squash_from_TC;
250 
251     return this->fault;
252 }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a3a3248cb4b3c8f99af61fdc4bc3ca8ab}{
\index{InOrderDynInst@{InOrderDynInst}!finishSkedEntry@{finishSkedEntry}}
\index{finishSkedEntry@{finishSkedEntry}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{finishSkedEntry}]{\setlength{\rightskip}{0pt plus 5cm}bool finishSkedEntry ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a3a3248cb4b3c8f99af61fdc4bc3ca8ab}
Finish using a schedule entry, increment to next entry 


\begin{DoxyCode}
485     {
486         curSkedEntry++;
487 
488         if (inFrontEnd && curSkedEntry == frontSked_end) {
489             DPRINTF(InOrderDynInst, "[sn:%i] Switching to "
490                   "back end schedule.\n", seqNum);
491           assert(backSked != NULL);
492           curSkedEntry.init(backSked);
493           curSkedEntry = backSked->begin();
494           inFrontEnd = false;
495         } else if (!inFrontEnd && curSkedEntry == backSked_end) {
496             return true;
497         }
498 
499         DPRINTF(InOrderDynInst, "[sn:%i] Next Stage: %i "
500                 "Next Resource: %i.\n", seqNum, curSkedEntry->stageNum,
501                 curSkedEntry->resNum);
502 
503         return false;
504     }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_aa63107f986e5c741f58413c6643298fb}{
\index{InOrderDynInst@{InOrderDynInst}!flattenDestReg@{flattenDestReg}}
\index{flattenDestReg@{flattenDestReg}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{flattenDestReg}]{\setlength{\rightskip}{0pt plus 5cm}void flattenDestReg (int {\em idx}, \/  TheISA::RegIndex {\em flattened\_\-dest})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_aa63107f986e5c741f58413c6643298fb}
Flattens a destination architectural register index into a logical index. 


\begin{DoxyCode}
735     {
736         _flatDestRegIdx[idx] = flattened_dest;
737     }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_ae669db55c176447543f27f35c1cd3ae5}{
\index{InOrderDynInst@{InOrderDynInst}!flattenedDestRegIdx@{flattenedDestRegIdx}}
\index{flattenedDestRegIdx@{flattenedDestRegIdx}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{flattenedDestRegIdx}]{\setlength{\rightskip}{0pt plus 5cm}TheISA::RegIndex flattenedDestRegIdx (int {\em idx}) const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_ae669db55c176447543f27f35c1cd3ae5}
Returns the flattened register index of the i'th destination register. 


\begin{DoxyCode}
743     {
744         return _flatDestRegIdx[idx];
745     }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a9ac37f020700c290097f15cacfd59b33}{
\index{InOrderDynInst@{InOrderDynInst}!flattenedSrcRegIdx@{flattenedSrcRegIdx}}
\index{flattenedSrcRegIdx@{flattenedSrcRegIdx}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{flattenedSrcRegIdx}]{\setlength{\rightskip}{0pt plus 5cm}TheISA::RegIndex flattenedSrcRegIdx (int {\em idx}) const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a9ac37f020700c290097f15cacfd59b33}
Returns the flattened register index of the i'th source register 


\begin{DoxyCode}
749     {
750         return _flatSrcRegIdx[idx];
751     }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a6d7b8014473aa1288b169417e8b2f2fe}{
\index{InOrderDynInst@{InOrderDynInst}!flattenSrcReg@{flattenSrcReg}}
\index{flattenSrcReg@{flattenSrcReg}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{flattenSrcReg}]{\setlength{\rightskip}{0pt plus 5cm}void flattenSrcReg (int {\em idx}, \/  TheISA::RegIndex {\em flattened\_\-src})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a6d7b8014473aa1288b169417e8b2f2fe}
Flattens a source architectural register index into a logical index. 


\begin{DoxyCode}
727     {
728         _flatSrcRegIdx[idx] = flattened_src;
729     }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a7f7b059d1a3fea3a291eca89c5145de9}{
\index{InOrderDynInst@{InOrderDynInst}!getCurResSlot@{getCurResSlot}}
\index{getCurResSlot@{getCurResSlot}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{getCurResSlot}]{\setlength{\rightskip}{0pt plus 5cm}unsigned getCurResSlot ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a7f7b059d1a3fea3a291eca89c5145de9}



\begin{DoxyCode}
522 { return curResSlot; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_aa20ecc7091e255ecf38ffd5694b2c974}{
\index{InOrderDynInst@{InOrderDynInst}!getDestIdxNum@{getDestIdxNum}}
\index{getDestIdxNum@{getDestIdxNum}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{getDestIdxNum}]{\setlength{\rightskip}{0pt plus 5cm}int getDestIdxNum ({\bf PhysRegIndex} {\em dest\_\-idx})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_aa20ecc7091e255ecf38ffd5694b2c974}



\begin{DoxyCode}
815     {
816         for (int i=0; i < staticInst->numDestRegs(); i++) {
817             if (_flatDestRegIdx[i] == dest_idx)
818                 return i;
819         }
820 
821         return -1;
822     }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a6fd9d852d5780eb802b4d2520e58747b}{
\index{InOrderDynInst@{InOrderDynInst}!getEA@{getEA}}
\index{getEA@{getEA}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{getEA}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf Addr}\& getEA () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a6fd9d852d5780eb802b4d2520e58747b}
Returns the effective address. 


\begin{DoxyCode}
663 { return instEffAddr; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_ab9b1142cc382fcfba846b1998e6c2f17}{
\index{InOrderDynInst@{InOrderDynInst}!getFault@{getFault}}
\index{getFault@{getFault}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{getFault}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Fault} getFault ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_ab9b1142cc382fcfba846b1998e6c2f17}
Returns the fault type. 


\begin{DoxyCode}
361 { return fault; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a290695d2703aea910b20df936dab8ce4}{
\index{InOrderDynInst@{InOrderDynInst}!getInstListIt@{getInstListIt}}
\index{getInstListIt@{getInstListIt}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{getInstListIt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ListIt} getInstListIt ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a290695d2703aea910b20df936dab8ce4}
Returns iterator to this instruction in the list of all \hyperlink{namespaceinsts}{insts}. 


\begin{DoxyCode}
1057 { return instListIt; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a087e654b0d51abe5fc757e98027789bc}{
\index{InOrderDynInst@{InOrderDynInst}!getIntResultPtr@{getIntResultPtr}}
\index{getIntResultPtr@{getIntResultPtr}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{getIntResultPtr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf IntReg}$\ast$ getIntResultPtr (int {\em idx})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a087e654b0d51abe5fc757e98027789bc}



\begin{DoxyCode}
901 { return &instResult[idx].res.intVal; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_acb0330fc1cf3bc2e95a80781a674a610}{
\index{InOrderDynInst@{InOrderDynInst}!getIntSrcPtr@{getIntSrcPtr}}
\index{getIntSrcPtr@{getIntSrcPtr}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{getIntSrcPtr}]{\setlength{\rightskip}{0pt plus 5cm}TheISA::IntReg$\ast$ getIntSrcPtr (int {\em idx})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_acb0330fc1cf3bc2e95a80781a674a610}



\begin{DoxyCode}
856 { return &instSrc[idx].intVal; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a90d70d753e57c018f4ce3e12e261d150}{
\index{InOrderDynInst@{InOrderDynInst}!getMachInst@{getMachInst}}
\index{getMachInst@{getMachInst}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{getMachInst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ExtMachInst} getMachInst ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a90d70d753e57c018f4ce3e12e261d150}



\begin{DoxyCode}
333 { return staticInst->machInst; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_aa48b472bbabe0d9826b5f06204d1fcfe}{
\index{InOrderDynInst@{InOrderDynInst}!getMemAddr@{getMemAddr}}
\index{getMemAddr@{getMemAddr}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{getMemAddr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} getMemAddr ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_aa48b472bbabe0d9826b5f06204d1fcfe}



\begin{DoxyCode}
657     { return memAddr; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_aa05eaedc24bd1656294edb1d9d4a0efa}{
\index{InOrderDynInst@{InOrderDynInst}!getNextStage@{getNextStage}}
\index{getNextStage@{getNextStage}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{getNextStage}]{\setlength{\rightskip}{0pt plus 5cm}int getNextStage ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_aa05eaedc24bd1656294edb1d9d4a0efa}



\begin{DoxyCode}
450 { return nextStage; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a387c4c59efe1725330826a896a18745c}{
\index{InOrderDynInst@{InOrderDynInst}!getSrcIdxNum@{getSrcIdxNum}}
\index{getSrcIdxNum@{getSrcIdxNum}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{getSrcIdxNum}]{\setlength{\rightskip}{0pt plus 5cm}int getSrcIdxNum ({\bf PhysRegIndex} {\em src\_\-idx})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a387c4c59efe1725330826a896a18745c}



\begin{DoxyCode}
835     {
836         for (int i=0; i < staticInst->numSrcRegs(); i++) {
837             if (_srcRegIdx[i] == src_idx)
838                 return i;
839         }
840 
841         return -1;
842     }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a5f42e07ae335dff417664e91518c7f1e}{
\index{InOrderDynInst@{InOrderDynInst}!hwrei@{hwrei}}
\index{hwrei@{hwrei}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{hwrei}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Fault} hwrei ()}}
\label{classInOrderDynInst_a5f42e07ae335dff417664e91518c7f1e}
Calls a syscall. Calls hardware return from error interrupt. 


\begin{DoxyCode}
296 {
297 #if THE_ISA == ALPHA_ISA
298     // Can only do a hwrei when in pal mode.
299     if (!(this->instAddr() & 0x3))
300         return new AlphaISA::UnimplementedOpcodeFault;
301 
302     // Set the next PC based on the value of the EXC_ADDR IPR.
303     AlphaISA::PCState pc = this->pcState();
304     pc.npc(this->cpu->readMiscRegNoEffect(AlphaISA::IPR_EXC_ADDR,
305                                           this->threadNumber));
306     this->pcState(pc);
307     if (CPA::available()) {
308         ThreadContext *tc = this->cpu->tcBase(this->threadNumber);
309         CPA::cpa()->swAutoBegin(tc, this->nextInstAddr());
310     }
311 
312     // Tell CPU to clear any state it needs to if a hwrei is taken.
313     this->cpu->hwrei(this->threadNumber);
314 #endif
315     return NoFault;
316 }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_af8310f8618e710a06b0c2cbface6ac72}{
\index{InOrderDynInst@{InOrderDynInst}!initiateAcc@{initiateAcc}}
\index{initiateAcc@{initiateAcc}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{initiateAcc}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Fault} initiateAcc ()}}
\label{classInOrderDynInst_af8310f8618e710a06b0c2cbface6ac72}
Initiates a memory access -\/ Calculate Eff. Addr \& Initiate Memory Access Only valid for memory operations. 


\begin{DoxyCode}
263 {
264     // @todo: Pretty convoluted way to avoid squashing from happening
265     // when using the TC during an instruction's execution
266     // (specifically for instructions that have side-effects that use
267     // the TC).  Fix this.
268     bool no_squash_from_TC = this->thread->noSquashFromTC;
269     this->thread->noSquashFromTC = true;
270 
271     this->fault = this->staticInst->initiateAcc(this, this->traceData);
272 
273     this->thread->noSquashFromTC = no_squash_from_TC;
274 
275     return this->fault;
276 }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a1b19937d8cca25bf52a51ae7de67ea94}{
\index{InOrderDynInst@{InOrderDynInst}!initVars@{initVars}}
\index{initVars@{initVars}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{initVars}]{\setlength{\rightskip}{0pt plus 5cm}void initVars ()\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classInOrderDynInst_a1b19937d8cca25bf52a51ae7de67ea94}
Function to initialize variables in the constructors. 


\begin{DoxyCode}
135 {
136     inFrontEnd = true;
137 
138     fetchMemReq = NULL;
139     dataMemReq = NULL;
140     splitMemData = NULL;
141     split2ndAddr = 0;
142     split2ndAccess = false;
143     splitInst = false;
144     splitInstSked = false;    
145     splitFinishCnt = 0;
146     
147     effAddr = 0;
148     physEffAddr = 0;
149 
150     readyRegs = 0;
151 
152     nextStage = 0;
153 
154     status.reset();
155 
156     memAddrReady = false;
157     eaCalcDone = false;
158 
159     predictTaken = false;
160     procDelaySlotOnMispred = false;
161 
162     lqIdx = -1;
163     sqIdx = -1;
164 
165     // Also make this a parameter, or perhaps get it from xc or cpu.
166     asid = 0;
167 
168     virtProcNumber = 0;
169 
170     // Initialize the fault to be NoFault.
171     fault = NoFault;
172 
173     // Make sure to have the renamed register entries set to the same
174     // as the normal register entries.  It will allow the IQ to work
175     // without any modifications.
176     if (this->staticInst) {
177         for (int i = 0; i < this->staticInst->numDestRegs(); i++) {
178             _destRegIdx[i] = this->staticInst->destRegIdx(i);
179         }
180 
181         for (int i = 0; i < this->staticInst->numSrcRegs(); i++) {
182             _srcRegIdx[i] = this->staticInst->srcRegIdx(i);
183             this->_readySrcRegIdx[i] = 0;
184         }
185     }
186 
187     // Update Instruction Count for this instruction
188     if (instcount > 100) {
189         fatal("Number of Active Instructions in CPU is too high. "
190                 "(Not Dereferencing Ptrs. Correctly?)\n");
191     }
192 }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_aec0a3c3b48572089565d1b1652bfcac3}{
\index{InOrderDynInst@{InOrderDynInst}!instAddr@{instAddr}}
\index{instAddr@{instAddr}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{instAddr}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf Addr} instAddr ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_aec0a3c3b48572089565d1b1652bfcac3}



\begin{DoxyCode}
555 { return pc.instAddr(); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_af9ac6eff5f99a7cc559c32d473e417ab}{
\index{InOrderDynInst@{InOrderDynInst}!instName@{instName}}
\index{instName@{instName}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{instName}]{\setlength{\rightskip}{0pt plus 5cm}std::string instName ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_af9ac6eff5f99a7cc559c32d473e417ab}



\begin{DoxyCode}
329     { return (staticInst) ? staticInst->getName() : "undecoded-inst"; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a8b514343a000efa2bf568c4f964cb8b1}{
\index{InOrderDynInst@{InOrderDynInst}!isAtCommit@{isAtCommit}}
\index{isAtCommit@{isAtCommit}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{isAtCommit}]{\setlength{\rightskip}{0pt plus 5cm}bool isAtCommit ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a8b514343a000efa2bf568c4f964cb8b1}



\begin{DoxyCode}
991 { return status[AtCommit]; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_aa2317a020504e552097abb001847f74c}{
\index{InOrderDynInst@{InOrderDynInst}!isCall@{isCall}}
\index{isCall@{isCall}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{isCall}]{\setlength{\rightskip}{0pt plus 5cm}bool isCall () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_aa2317a020504e552097abb001847f74c}



\begin{DoxyCode}
385 { return staticInst->isCall(); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a9cc760f9838c39bfb3112cdbfb468cf3}{
\index{InOrderDynInst@{InOrderDynInst}!isCommitted@{isCommitted}}
\index{isCommitted@{isCommitted}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{isCommitted}]{\setlength{\rightskip}{0pt plus 5cm}bool isCommitted () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a9cc760f9838c39bfb3112cdbfb468cf3}
Returns whether or not this instruction is committed. 


\begin{DoxyCode}
997 { return status[Committed]; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a9065f06f69273b51a799acff12d2c4c7}{
\index{InOrderDynInst@{InOrderDynInst}!isCompleted@{isCompleted}}
\index{isCompleted@{isCompleted}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{isCompleted}]{\setlength{\rightskip}{0pt plus 5cm}bool isCompleted () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a9065f06f69273b51a799acff12d2c4c7}
Returns whether or not this instruction is completed. 


\begin{DoxyCode}
954 { return status[Completed]; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a941920262acf4437e241c7600b3007ff}{
\index{InOrderDynInst@{InOrderDynInst}!isCondCtrl@{isCondCtrl}}
\index{isCondCtrl@{isCondCtrl}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{isCondCtrl}]{\setlength{\rightskip}{0pt plus 5cm}bool isCondCtrl () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a941920262acf4437e241c7600b3007ff}



\begin{DoxyCode}
389 { return staticInst->isCondCtrl(); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a50a12c82ee75e53f92c0852ae3ea71e8}{
\index{InOrderDynInst@{InOrderDynInst}!isCondDelaySlot@{isCondDelaySlot}}
\index{isCondDelaySlot@{isCondDelaySlot}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{isCondDelaySlot}]{\setlength{\rightskip}{0pt plus 5cm}bool isCondDelaySlot () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a50a12c82ee75e53f92c0852ae3ea71e8}



\begin{DoxyCode}
391 { return staticInst->isCondDelaySlot(); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a2ff117edfab9c8486802c441ac331086}{
\index{InOrderDynInst@{InOrderDynInst}!isControl@{isControl}}
\index{isControl@{isControl}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{isControl}]{\setlength{\rightskip}{0pt plus 5cm}bool isControl () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a2ff117edfab9c8486802c441ac331086}



\begin{DoxyCode}
384 { return staticInst->isControl(); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_abe301c4b09b8eb65bc2203905b1abf53}{
\index{InOrderDynInst@{InOrderDynInst}!isDataPrefetch@{isDataPrefetch}}
\index{isDataPrefetch@{isDataPrefetch}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{isDataPrefetch}]{\setlength{\rightskip}{0pt plus 5cm}bool isDataPrefetch () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_abe301c4b09b8eb65bc2203905b1abf53}



\begin{DoxyCode}
381 { return staticInst->isDataPrefetch(); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_ac218ba4230a8cd92999948288a54e14f}{
\index{InOrderDynInst@{InOrderDynInst}!isDirectCtrl@{isDirectCtrl}}
\index{isDirectCtrl@{isDirectCtrl}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{isDirectCtrl}]{\setlength{\rightskip}{0pt plus 5cm}bool isDirectCtrl () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_ac218ba4230a8cd92999948288a54e14f}



\begin{DoxyCode}
387 { return staticInst->isDirectCtrl(); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a25d5f6d24c54820fbd19eb0e4e59dcac}{
\index{InOrderDynInst@{InOrderDynInst}!isExecuted@{isExecuted}}
\index{isExecuted@{isExecuted}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{isExecuted}]{\setlength{\rightskip}{0pt plus 5cm}bool isExecuted () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a25d5f6d24c54820fbd19eb0e4e59dcac}
Returns whether or not this instruction has executed. 


\begin{DoxyCode}
978 { return status[Executed]; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a58024ee3f69c53c47ec5b315b78a7302}{
\index{InOrderDynInst@{InOrderDynInst}!isFloating@{isFloating}}
\index{isFloating@{isFloating}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{isFloating}]{\setlength{\rightskip}{0pt plus 5cm}bool isFloating () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a58024ee3f69c53c47ec5b315b78a7302}



\begin{DoxyCode}
383 { return staticInst->isFloating(); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a5dfa427a48589c4c910416a67808510f}{
\index{InOrderDynInst@{InOrderDynInst}!isIndirectCtrl@{isIndirectCtrl}}
\index{isIndirectCtrl@{isIndirectCtrl}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{isIndirectCtrl}]{\setlength{\rightskip}{0pt plus 5cm}bool isIndirectCtrl () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a5dfa427a48589c4c910416a67808510f}



\begin{DoxyCode}
388 { return staticInst->isIndirectCtrl(); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_ab7deedfb63be4690f506acd0444dde3a}{
\index{InOrderDynInst@{InOrderDynInst}!isInstPrefetch@{isInstPrefetch}}
\index{isInstPrefetch@{isInstPrefetch}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{isInstPrefetch}]{\setlength{\rightskip}{0pt plus 5cm}bool isInstPrefetch () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_ab7deedfb63be4690f506acd0444dde3a}



\begin{DoxyCode}
380 { return staticInst->isInstPrefetch(); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a06625615adfaf28305767ac42b1ef0a4}{
\index{InOrderDynInst@{InOrderDynInst}!isInteger@{isInteger}}
\index{isInteger@{isInteger}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{isInteger}]{\setlength{\rightskip}{0pt plus 5cm}bool isInteger () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a06625615adfaf28305767ac42b1ef0a4}



\begin{DoxyCode}
382 { return staticInst->isInteger(); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_aa201775c9e5befb0bf84cdd7b24519b3}{
\index{InOrderDynInst@{InOrderDynInst}!isIprAccess@{isIprAccess}}
\index{isIprAccess@{isIprAccess}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{isIprAccess}]{\setlength{\rightskip}{0pt plus 5cm}bool isIprAccess () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_aa201775c9e5befb0bf84cdd7b24519b3}



\begin{DoxyCode}
403 { return staticInst->isIprAccess(); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a1b4092ba688a1efd54c934a31dd1fd3e}{
\index{InOrderDynInst@{InOrderDynInst}!isIssued@{isIssued}}
\index{isIssued@{isIssued}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{isIssued}]{\setlength{\rightskip}{0pt plus 5cm}bool isIssued () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a1b4092ba688a1efd54c934a31dd1fd3e}
Returns whether or not this instruction has issued. 


\begin{DoxyCode}
972 { return status[Issued]; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_ac600348c1afe65d9299c9635d6ea5773}{
\index{InOrderDynInst@{InOrderDynInst}!isLastMicroop@{isLastMicroop}}
\index{isLastMicroop@{isLastMicroop}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{isLastMicroop}]{\setlength{\rightskip}{0pt plus 5cm}bool isLastMicroop () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_ac600348c1afe65d9299c9635d6ea5773}



\begin{DoxyCode}
408 { return staticInst->isLastMicroop(); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_afef57d32aae2e0d962889f6e0537bf31}{
\index{InOrderDynInst@{InOrderDynInst}!isLoad@{isLoad}}
\index{isLoad@{isLoad}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{isLoad}]{\setlength{\rightskip}{0pt plus 5cm}bool isLoad () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_afef57d32aae2e0d962889f6e0537bf31}



\begin{DoxyCode}
376 { return staticInst->isLoad(); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a8bcffaf6f3c61001c56f6199a3221221}{
\index{InOrderDynInst@{InOrderDynInst}!isMemBarrier@{isMemBarrier}}
\index{isMemBarrier@{isMemBarrier}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{isMemBarrier}]{\setlength{\rightskip}{0pt plus 5cm}bool isMemBarrier () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a8bcffaf6f3c61001c56f6199a3221221}



\begin{DoxyCode}
399 { return staticInst->isMemBarrier(); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a9b0f2cd082a656c4b5f369b5362c2f5b}{
\index{InOrderDynInst@{InOrderDynInst}!isMemRef@{isMemRef}}
\index{isMemRef@{isMemRef}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{isMemRef}]{\setlength{\rightskip}{0pt plus 5cm}bool isMemRef () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a9b0f2cd082a656c4b5f369b5362c2f5b}



\begin{DoxyCode}
375 { return staticInst->isMemRef(); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a19f74cdac8afa870418c056c72645187}{
\index{InOrderDynInst@{InOrderDynInst}!isMicroop@{isMicroop}}
\index{isMicroop@{isMicroop}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{isMicroop}]{\setlength{\rightskip}{0pt plus 5cm}bool isMicroop () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a19f74cdac8afa870418c056c72645187}



\begin{DoxyCode}
407 { return staticInst->isMicroop(); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_af032774c8da8aea2d9d84d5f3f211a7f}{
\index{InOrderDynInst@{InOrderDynInst}!isNonSpeculative@{isNonSpeculative}}
\index{isNonSpeculative@{isNonSpeculative}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{isNonSpeculative}]{\setlength{\rightskip}{0pt plus 5cm}bool isNonSpeculative () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_af032774c8da8aea2d9d84d5f3f211a7f}



\begin{DoxyCode}
401 { return staticInst->isNonSpeculative(); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a45dbb9ace4c729e7bb701ce535fb1667}{
\index{InOrderDynInst@{InOrderDynInst}!isNop@{isNop}}
\index{isNop@{isNop}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{isNop}]{\setlength{\rightskip}{0pt plus 5cm}bool isNop () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a45dbb9ace4c729e7bb701ce535fb1667}



\begin{DoxyCode}
374 { return staticInst->isNop(); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_adc9467e7b34e8dff3964c85b66bb1b93}{
\index{InOrderDynInst@{InOrderDynInst}!isQuiesce@{isQuiesce}}
\index{isQuiesce@{isQuiesce}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{isQuiesce}]{\setlength{\rightskip}{0pt plus 5cm}bool isQuiesce () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_adc9467e7b34e8dff3964c85b66bb1b93}



\begin{DoxyCode}
402 { return staticInst->isQuiesce(); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_ad09a59cb16b4b96a42398b3bcd23cd2b}{
\index{InOrderDynInst@{InOrderDynInst}!isReadySrcRegIdx@{isReadySrcRegIdx}}
\index{isReadySrcRegIdx@{isReadySrcRegIdx}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{isReadySrcRegIdx}]{\setlength{\rightskip}{0pt plus 5cm}bool isReadySrcRegIdx (int {\em idx}) const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_ad09a59cb16b4b96a42398b3bcd23cd2b}
Returns if a source register is ready. 


\begin{DoxyCode}
763     {
764         return this->_readySrcRegIdx[idx];
765     }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a5eabba98d39e59f5b8a9435e70dd1c37}{
\index{InOrderDynInst@{InOrderDynInst}!isRegDepEntry@{isRegDepEntry}}
\index{isRegDepEntry@{isRegDepEntry}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{isRegDepEntry}]{\setlength{\rightskip}{0pt plus 5cm}bool isRegDepEntry () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a5eabba98d39e59f5b8a9435e70dd1c37}
Returns whether or not the entry is on the CPU Reg Dep Map 


\begin{DoxyCode}
942 { return status[RegDepMapEntry]; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a646333640def0ac5f7aa5e9cf300bf86}{
\index{InOrderDynInst@{InOrderDynInst}!isRemoveList@{isRemoveList}}
\index{isRemoveList@{isRemoveList}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{isRemoveList}]{\setlength{\rightskip}{0pt plus 5cm}bool isRemoveList () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a646333640def0ac5f7aa5e9cf300bf86}
Returns whether or not the entry is on the CPU Reg Dep Map 


\begin{DoxyCode}
948 { return status[RemoveList]; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_aa494f3355348eb3a97ce809b6361e195}{
\index{InOrderDynInst@{InOrderDynInst}!isResultReady@{isResultReady}}
\index{isResultReady@{isResultReady}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{isResultReady}]{\setlength{\rightskip}{0pt plus 5cm}bool isResultReady () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_aa494f3355348eb3a97ce809b6361e195}
Returns whether or not the result is ready. 


\begin{DoxyCode}
960 { return status[ResultReady]; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a56f87bc75115f1dcea77803b01f40d2c}{
\index{InOrderDynInst@{InOrderDynInst}!isReturn@{isReturn}}
\index{isReturn@{isReturn}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{isReturn}]{\setlength{\rightskip}{0pt plus 5cm}bool isReturn () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a56f87bc75115f1dcea77803b01f40d2c}



\begin{DoxyCode}
386 { return staticInst->isReturn(); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a4d1c24871e03e495a1841ea16d11a68f}{
\index{InOrderDynInst@{InOrderDynInst}!isSerializeAfter@{isSerializeAfter}}
\index{isSerializeAfter@{isSerializeAfter}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{isSerializeAfter}]{\setlength{\rightskip}{0pt plus 5cm}bool isSerializeAfter () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a4d1c24871e03e495a1841ea16d11a68f}



\begin{DoxyCode}
398     { return staticInst->isSerializeAfter() || status[SerializeAfter]; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_aa350b74ea660b6821bd37cd139bd917b}{
\index{InOrderDynInst@{InOrderDynInst}!isSerializeBefore@{isSerializeBefore}}
\index{isSerializeBefore@{isSerializeBefore}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{isSerializeBefore}]{\setlength{\rightskip}{0pt plus 5cm}bool isSerializeBefore () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_aa350b74ea660b6821bd37cd139bd917b}



\begin{DoxyCode}
396     { return staticInst->isSerializeBefore() || status[SerializeBefore]; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a33db384950219c3c71206fbb2c7d8025}{
\index{InOrderDynInst@{InOrderDynInst}!isSerializeHandled@{isSerializeHandled}}
\index{isSerializeHandled@{isSerializeHandled}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{isSerializeHandled}]{\setlength{\rightskip}{0pt plus 5cm}bool isSerializeHandled ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a33db384950219c3c71206fbb2c7d8025}
Checks if the serialization part of this instruction has been handled. This does not apply to the temporary serializing state; it only applies to this instruction's own permanent serializing state. 


\begin{DoxyCode}
1031 { return status[SerializeHandled]; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a0b876c794e1ed62f664670215da8793f}{
\index{InOrderDynInst@{InOrderDynInst}!isSerializing@{isSerializing}}
\index{isSerializing@{isSerializing}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{isSerializing}]{\setlength{\rightskip}{0pt plus 5cm}bool isSerializing () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a0b876c794e1ed62f664670215da8793f}



\begin{DoxyCode}
394 { return staticInst->isSerializing(); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_add8df091bd836cf92c6987990d130b83}{
\index{InOrderDynInst@{InOrderDynInst}!isSquashed@{isSquashed}}
\index{isSquashed@{isSquashed}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{isSquashed}]{\setlength{\rightskip}{0pt plus 5cm}bool isSquashed () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_add8df091bd836cf92c6987990d130b83}
Returns whether or not this instruction is squashed. 


\begin{DoxyCode}
1003 { return status[Squashed]; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a75d02c30242181ed8a68f61087c2242d}{
\index{InOrderDynInst@{InOrderDynInst}!isStore@{isStore}}
\index{isStore@{isStore}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{isStore}]{\setlength{\rightskip}{0pt plus 5cm}bool isStore () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a75d02c30242181ed8a68f61087c2242d}



\begin{DoxyCode}
377 { return staticInst->isStore(); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a7023ade89206ed967e6af7397cb744f8}{
\index{InOrderDynInst@{InOrderDynInst}!isStoreConditional@{isStoreConditional}}
\index{isStoreConditional@{isStoreConditional}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{isStoreConditional}]{\setlength{\rightskip}{0pt plus 5cm}bool isStoreConditional () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a7023ade89206ed967e6af7397cb744f8}



\begin{DoxyCode}
379     { return staticInst->isStoreConditional(); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_afa3ec9c6fc7c50b26c6811c3bf1bb5f0}{
\index{InOrderDynInst@{InOrderDynInst}!isSyscall@{isSyscall}}
\index{isSyscall@{isSyscall}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{isSyscall}]{\setlength{\rightskip}{0pt plus 5cm}bool isSyscall () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_afa3ec9c6fc7c50b26c6811c3bf1bb5f0}



\begin{DoxyCode}
406     { return staticInst->isSyscall(); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a8d1ad9904dbbde344554070bfaaab86f}{
\index{InOrderDynInst@{InOrderDynInst}!isTempSerializeAfter@{isTempSerializeAfter}}
\index{isTempSerializeAfter@{isTempSerializeAfter}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{isTempSerializeAfter}]{\setlength{\rightskip}{0pt plus 5cm}bool isTempSerializeAfter ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a8d1ad9904dbbde344554070bfaaab86f}
Checks if this serializeAfter is only temporarily set. 


\begin{DoxyCode}
1021 { return status[SerializeAfter]; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a4df2bcaf5414d6db99fb8a5b0aba708a}{
\index{InOrderDynInst@{InOrderDynInst}!isTempSerializeBefore@{isTempSerializeBefore}}
\index{isTempSerializeBefore@{isTempSerializeBefore}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{isTempSerializeBefore}]{\setlength{\rightskip}{0pt plus 5cm}bool isTempSerializeBefore ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a4df2bcaf5414d6db99fb8a5b0aba708a}
Checks if this serializeBefore is only temporarily set. 


\begin{DoxyCode}
1012 { return status[SerializeBefore]; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_ae1376a5b7bbe66f8bcf8b3517802c85f}{
\index{InOrderDynInst@{InOrderDynInst}!isThreadSync@{isThreadSync}}
\index{isThreadSync@{isThreadSync}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{isThreadSync}]{\setlength{\rightskip}{0pt plus 5cm}bool isThreadSync () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_ae1376a5b7bbe66f8bcf8b3517802c85f}



\begin{DoxyCode}
393 { return staticInst->isThreadSync(); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_af53002b2f11733681e8552aa6805a706}{
\index{InOrderDynInst@{InOrderDynInst}!isUncondCtrl@{isUncondCtrl}}
\index{isUncondCtrl@{isUncondCtrl}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{isUncondCtrl}]{\setlength{\rightskip}{0pt plus 5cm}bool isUncondCtrl () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_af53002b2f11733681e8552aa6805a706}



\begin{DoxyCode}
390 { return staticInst->isUncondCtrl(); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_ae9cbcc655cf8d63153d0c3f8bbf59841}{
\index{InOrderDynInst@{InOrderDynInst}!isUnverifiable@{isUnverifiable}}
\index{isUnverifiable@{isUnverifiable}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{isUnverifiable}]{\setlength{\rightskip}{0pt plus 5cm}bool isUnverifiable () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_ae9cbcc655cf8d63153d0c3f8bbf59841}



\begin{DoxyCode}
404 { return staticInst->isUnverifiable(); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_aadc753a9e3a0d5bb33b6551fb3ad5f7e}{
\index{InOrderDynInst@{InOrderDynInst}!isWriteBarrier@{isWriteBarrier}}
\index{isWriteBarrier@{isWriteBarrier}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{isWriteBarrier}]{\setlength{\rightskip}{0pt plus 5cm}bool isWriteBarrier () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_aadc753a9e3a0d5bb33b6551fb3ad5f7e}



\begin{DoxyCode}
400 { return staticInst->isWriteBarrier(); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a20a741d6245dcbf24bb3bc167946e1ec}{
\index{InOrderDynInst@{InOrderDynInst}!markSrcRegReady@{markSrcRegReady}}
\index{markSrcRegReady@{markSrcRegReady}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{markSrcRegReady}]{\setlength{\rightskip}{0pt plus 5cm}void markSrcRegReady ({\bf RegIndex} {\em src\_\-idx})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a20a741d6245dcbf24bb3bc167946e1ec}
Marks a specific register as ready. 


\begin{DoxyCode}
777     {
778         _readySrcRegIdx[src_idx] = true;
779 
780         markSrcRegReady();
781     }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_acd6444fdff2557922a35895eccab2d0f}{
\index{InOrderDynInst@{InOrderDynInst}!markSrcRegReady@{markSrcRegReady}}
\index{markSrcRegReady@{markSrcRegReady}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{markSrcRegReady}]{\setlength{\rightskip}{0pt plus 5cm}void markSrcRegReady ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_acd6444fdff2557922a35895eccab2d0f}
Records that one of the source registers is ready. 


\begin{DoxyCode}
769     {
770         if (++readyRegs == numSrcRegs()) {
771             status.set(CanIssue);
772         }
773     }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a59a68ea55d45f5f193a5f0396b79e036}{
\index{InOrderDynInst@{InOrderDynInst}!memAccess@{memAccess}}
\index{memAccess@{memAccess}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{memAccess}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Fault} memAccess ()}}
\label{classInOrderDynInst_a59a68ea55d45f5f193a5f0396b79e036}
Read Effective \hyperlink{classAddress}{Address} from instruction \& do memory access 


\begin{DoxyCode}
289 {
290     return initiateAcc();
291 }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_aad0e6437d7a3cc30272bc0aec78db64a}{
\index{InOrderDynInst@{InOrderDynInst}!microPC@{microPC}}
\index{microPC@{microPC}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{microPC}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf MicroPC} microPC ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_aad0e6437d7a3cc30272bc0aec78db64a}



\begin{DoxyCode}
557 { return pc.microPC(); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a821a18b4aa4e70533b1df605037062cd}{
\index{InOrderDynInst@{InOrderDynInst}!mispredicted@{mispredicted}}
\index{mispredicted@{mispredicted}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{mispredicted}]{\setlength{\rightskip}{0pt plus 5cm}bool mispredicted ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a821a18b4aa4e70533b1df605037062cd}
Returns whether the instruction mispredicted. 


\begin{DoxyCode}
586     {
587         TheISA::PCState nextPC = pc;
588         TheISA::advancePC(nextPC, staticInst);
589         return !(nextPC == predPC);
590     }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a693483ad639fbfcedc7ee157b2ef0e81}{
\index{InOrderDynInst@{InOrderDynInst}!nextInstAddr@{nextInstAddr}}
\index{nextInstAddr@{nextInstAddr}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{nextInstAddr}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf Addr} nextInstAddr ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a693483ad639fbfcedc7ee157b2ef0e81}



\begin{DoxyCode}
556 { return pc.nextInstAddr(); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a2a5d40a6b54c058587d5f955711ffd11}{
\index{InOrderDynInst@{InOrderDynInst}!nextResource@{nextResource}}
\index{nextResource@{nextResource}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{nextResource}]{\setlength{\rightskip}{0pt plus 5cm}int nextResource ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a2a5d40a6b54c058587d5f955711ffd11}
Return Next \hyperlink{classResource}{Resource} To Be Used 


\begin{DoxyCode}
476     {
477         assert((inFrontEnd && curSkedEntry != frontSked_end) ||
478                (!inFrontEnd && curSkedEntry != backSked_end));
479 
480         return curSkedEntry->resNum;
481     }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_aa02e7187dfc8362ccab8d685f87c2761}{
\index{InOrderDynInst@{InOrderDynInst}!nextResStage@{nextResStage}}
\index{nextResStage@{nextResStage}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{nextResStage}]{\setlength{\rightskip}{0pt plus 5cm}int nextResStage ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_aa02e7187dfc8362ccab8d685f87c2761}
Return Next \hyperlink{classResource}{Resource} Stage To Be Used 


\begin{DoxyCode}
466     {
467         assert((inFrontEnd && curSkedEntry != frontSked_end) ||
468                (!inFrontEnd && curSkedEntry != backSked_end));
469 
470         return curSkedEntry->stageNum;
471     }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_ab7e23352b3d45a982dfeb799030f87d0}{
\index{InOrderDynInst@{InOrderDynInst}!numDestRegs@{numDestRegs}}
\index{numDestRegs@{numDestRegs}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{numDestRegs}]{\setlength{\rightskip}{0pt plus 5cm}int8\_\-t numDestRegs () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_ab7e23352b3d45a982dfeb799030f87d0}
Returns the number of destination registers. 


\begin{DoxyCode}
692 { return staticInst->numDestRegs(); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a7ec0ad00d322ae83bc5fae443ef04323}{
\index{InOrderDynInst@{InOrderDynInst}!numFPDestRegs@{numFPDestRegs}}
\index{numFPDestRegs@{numFPDestRegs}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{numFPDestRegs}]{\setlength{\rightskip}{0pt plus 5cm}int8\_\-t numFPDestRegs () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a7ec0ad00d322ae83bc5fae443ef04323}



\begin{DoxyCode}
696 { return staticInst->numFPDestRegs(); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a3935410f8201e0afd0f8e459f838b463}{
\index{InOrderDynInst@{InOrderDynInst}!numIntDestRegs@{numIntDestRegs}}
\index{numIntDestRegs@{numIntDestRegs}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{numIntDestRegs}]{\setlength{\rightskip}{0pt plus 5cm}int8\_\-t numIntDestRegs () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a3935410f8201e0afd0f8e459f838b463}



\begin{DoxyCode}
697 { return staticInst->numIntDestRegs(); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a3902ecc708a6f28e94ee9aa975692915}{
\index{InOrderDynInst@{InOrderDynInst}!numSrcRegs@{numSrcRegs}}
\index{numSrcRegs@{numSrcRegs}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{numSrcRegs}]{\setlength{\rightskip}{0pt plus 5cm}int8\_\-t numSrcRegs () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a3902ecc708a6f28e94ee9aa975692915}
Returns the number of source registers. 


\begin{DoxyCode}
689 { return staticInst->numSrcRegs(); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_aa4919f97cae20d4d82391c1fc6d5fda6}{
\index{InOrderDynInst@{InOrderDynInst}!opClass@{opClass}}
\index{opClass@{opClass}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{opClass}]{\setlength{\rightskip}{0pt plus 5cm}OpClass opClass () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_aa4919f97cae20d4d82391c1fc6d5fda6}
Returns the opclass of this instruction. 


\begin{DoxyCode}
515 { return staticInst->opClass(); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a2e93bda333333e09701e1c003e3ba9a1}{
\index{InOrderDynInst@{InOrderDynInst}!pcState@{pcState}}
\index{pcState@{pcState}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{pcState}]{\setlength{\rightskip}{0pt plus 5cm}void pcState (const TheISA::PCState \& {\em \_\-pc})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a2e93bda333333e09701e1c003e3ba9a1}
Sets the PC of this instruction. 


\begin{DoxyCode}
553 { pc = _pc; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a64fbed294723453b88abc510f3112df5}{
\index{InOrderDynInst@{InOrderDynInst}!pcState@{pcState}}
\index{pcState@{pcState}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{pcState}]{\setlength{\rightskip}{0pt plus 5cm}const TheISA::PCState\& pcState () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a64fbed294723453b88abc510f3112df5}
Read the PC of this instruction. 


\begin{DoxyCode}
550 { return pc; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_aaf7104129d287861faf7fe235f4116e7}{
\index{InOrderDynInst@{InOrderDynInst}!predInstAddr@{predInstAddr}}
\index{predInstAddr@{predInstAddr}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{predInstAddr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} predInstAddr ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_aaf7104129d287861faf7fe235f4116e7}
Returns the predicted PC immediately after the branch. 


\begin{DoxyCode}
572 { return predPC.instAddr(); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_aabf159b9ae9ff5a404a04ef091d1f2d1}{
\index{InOrderDynInst@{InOrderDynInst}!predNextInstAddr@{predNextInstAddr}}
\index{predNextInstAddr@{predNextInstAddr}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{predNextInstAddr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} predNextInstAddr ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_aabf159b9ae9ff5a404a04ef091d1f2d1}
Returns the predicted PC two instructions after the branch 


\begin{DoxyCode}
575 { return predPC.nextInstAddr(); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_af7972cc57ec6d3c569bad2bc64a5183a}{
\index{InOrderDynInst@{InOrderDynInst}!predTaken@{predTaken}}
\index{predTaken@{predTaken}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{predTaken}]{\setlength{\rightskip}{0pt plus 5cm}bool predTaken ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_af7972cc57ec6d3c569bad2bc64a5183a}
Returns whether the instruction was predicted taken or not. 


\begin{DoxyCode}
581 { return predictTaken; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a0e34129e87398c9ff1f764e577b7b79f}{
\index{InOrderDynInst@{InOrderDynInst}!prevDestRegIdx@{prevDestRegIdx}}
\index{prevDestRegIdx@{prevDestRegIdx}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{prevDestRegIdx}]{\setlength{\rightskip}{0pt plus 5cm}{\bf PhysRegIndex} prevDestRegIdx (int {\em idx}) const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a0e34129e87398c9ff1f764e577b7b79f}
Returns the physical register index of the previous physical register that remapped to the same logical register index. 


\begin{DoxyCode}
757     {
758         return _prevDestRegIdx[idx];
759     }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_af00b2d517cd8e4731bb364323a9dfeb4}{
\index{InOrderDynInst@{InOrderDynInst}!printSked@{printSked}}
\index{printSked@{printSked}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{printSked}]{\setlength{\rightskip}{0pt plus 5cm}void printSked ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_af00b2d517cd8e4731bb364323a9dfeb4}
Print \hyperlink{classResource}{Resource} Schedule 


\begin{DoxyCode}
454     {
455         if (frontSked != NULL) {
456             frontSked->print();
457         }
458 
459         if (backSked != NULL) {
460             backSked->print();
461         }
462     }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_ab7e58b49a7e5605cecb289947ed601d9}{
\index{InOrderDynInst@{InOrderDynInst}!readCCResult@{readCCResult}}
\index{readCCResult@{readCCResult}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{readCCResult}]{\setlength{\rightskip}{0pt plus 5cm}{\bf CCReg} readCCResult (int {\em idx})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_ab7e58b49a7e5605cecb289947ed601d9}



\begin{DoxyCode}
895     {
896        return instResult[idx].res.intVal;
897     }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a6483def73c0dfa46ba34dc4ca72f19ce}{
\index{InOrderDynInst@{InOrderDynInst}!readDestRegIdx@{readDestRegIdx}}
\index{readDestRegIdx@{readDestRegIdx}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{readDestRegIdx}]{\setlength{\rightskip}{0pt plus 5cm}{\bf PhysRegIndex} readDestRegIdx (int {\em idx})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a6483def73c0dfa46ba34dc4ca72f19ce}



\begin{DoxyCode}
805     {
806         return _destRegIdx[idx];
807     }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_ae67b5a7b277039c37357545993f190f5}{
\index{InOrderDynInst@{InOrderDynInst}!readFloatBitsResult@{readFloatBitsResult}}
\index{readFloatBitsResult@{readFloatBitsResult}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{readFloatBitsResult}]{\setlength{\rightskip}{0pt plus 5cm}{\bf FloatRegBits} readFloatBitsResult (int {\em idx})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_ae67b5a7b277039c37357545993f190f5}



\begin{DoxyCode}
890     {
891        return instResult[idx].res.fpVal.i;
892     }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a717c88c8c56d79c9ed554ba5992bd8c3}{
\index{InOrderDynInst@{InOrderDynInst}!readFloatRegOperand@{readFloatRegOperand}}
\index{readFloatRegOperand@{readFloatRegOperand}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{readFloatRegOperand}]{\setlength{\rightskip}{0pt plus 5cm}{\bf FloatReg} readFloatRegOperand (const {\bf StaticInst} $\ast$ {\em si}, \/  int {\em idx})}}
\label{classInOrderDynInst_a717c88c8c56d79c9ed554ba5992bd8c3}
Reads a FP register. 


\begin{DoxyCode}
436 {
437     DPRINTF(InOrderDynInst, "[tid:%i]: [sn:%i] [src:%i] FPVal being read "
438             "as %x, %08f.\n", threadNumber, seqNum, idx,
439             instSrc[idx].fpVal.i, instSrc[idx].fpVal.f);
440     return instSrc[idx].fpVal.f;
441 }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a39d93624e4481f4a210f2c46ea6b15b0}{
\index{InOrderDynInst@{InOrderDynInst}!readFloatRegOperandBits@{readFloatRegOperandBits}}
\index{readFloatRegOperandBits@{readFloatRegOperandBits}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{readFloatRegOperandBits}]{\setlength{\rightskip}{0pt plus 5cm}{\bf FloatRegBits} readFloatRegOperandBits (const {\bf StaticInst} $\ast$ {\em si}, \/  int {\em idx})}}
\label{classInOrderDynInst_a39d93624e4481f4a210f2c46ea6b15b0}
Reads a FP register as a integer. 


\begin{DoxyCode}
447 {
448     DPRINTF(InOrderDynInst, "[tid:%i]: [sn:%i] [src:%i] FPBits being read "
449             "as %x, %08f.\n", threadNumber, seqNum, idx,
450             instSrc[idx].fpVal.i, instSrc[idx].fpVal.f);
451     return instSrc[idx].fpVal.i;
452 }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a69fdad14fd08c464a87e7d8f878eea27}{
\index{InOrderDynInst@{InOrderDynInst}!readFloatResult@{readFloatResult}}
\index{readFloatResult@{readFloatResult}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{readFloatResult}]{\setlength{\rightskip}{0pt plus 5cm}{\bf FloatReg} readFloatResult (int {\em idx})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a69fdad14fd08c464a87e7d8f878eea27}



\begin{DoxyCode}
885     {
886        return instResult[idx].res.fpVal.f;
887     }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a3fc2b67b903ef16132627604a1564938}{
\index{InOrderDynInst@{InOrderDynInst}!readIntRegOperand@{readIntRegOperand}}
\index{readIntRegOperand@{readIntRegOperand}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{readIntRegOperand}]{\setlength{\rightskip}{0pt plus 5cm}{\bf IntReg} readIntRegOperand (const {\bf StaticInst} $\ast$ {\em si}, \/  int {\em idx}, \/  {\bf ThreadID} {\em tid} = {\ttfamily 0})}}
\label{classInOrderDynInst_a3fc2b67b903ef16132627604a1564938}
These Instructions read a integer/float/misc. source register value in the instruction. The instruction's execute function will call these and it is the interface that is used by the ISA descr. language (which is why the name isnt readIntSrc(...)) Note: That the source reg. value is set using the setSrcReg() function.

Reads a integer register. 


\begin{DoxyCode}
427 {
428     DPRINTF(InOrderDynInst, "[tid:%i]: [sn:%i] [src:%i] IntVal read as %#x.\n",
429             threadNumber, seqNum, idx, instSrc[idx].intVal);
430     return instSrc[idx].intVal;
431 }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_ae4e4227a87d6a0625e0870c0072a3122}{
\index{InOrderDynInst@{InOrderDynInst}!readIntResult@{readIntResult}}
\index{readIntResult@{readIntResult}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{readIntResult}]{\setlength{\rightskip}{0pt plus 5cm}{\bf IntReg} readIntResult (int {\em idx})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_ae4e4227a87d6a0625e0870c0072a3122}



\begin{DoxyCode}
880     {
881         return instResult[idx].res.intVal;
882     }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a7d7601b697b7124a589fa6fed48d6fc5}{
\index{InOrderDynInst@{InOrderDynInst}!readIntSrc@{readIntSrc}}
\index{readIntSrc@{readIntSrc}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{readIntSrc}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t readIntSrc (int {\em idx})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a7d7601b697b7124a589fa6fed48d6fc5}



\begin{DoxyCode}
857 { return instSrc[idx].intVal; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a66191b2d8a45050b7df3c3efa7bb07c6}{
\index{InOrderDynInst@{InOrderDynInst}!readMem@{readMem}}
\index{readMem@{readMem}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{readMem}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Fault} readMem ({\bf Addr} {\em addr}, \/  uint8\_\-t $\ast$ {\em data}, \/  unsigned {\em size}, \/  unsigned {\em flags})}}
\label{classInOrderDynInst_a66191b2d8a45050b7df3c3efa7bb07c6}



\begin{DoxyCode}
603 {
604     return cpu->read(this, addr, data, size, flags);
605 }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a5a8c6c487e8da143d26188258b04f1cc}{
\index{InOrderDynInst@{InOrderDynInst}!readMiscReg@{readMiscReg}}
\index{readMiscReg@{readMiscReg}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{readMiscReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MiscReg} readMiscReg (int {\em misc\_\-reg})}}
\label{classInOrderDynInst_a5a8c6c487e8da143d26188258b04f1cc}
Reads a miscellaneous register. 


\begin{DoxyCode}
457 {
458     return this->cpu->readMiscReg(misc_reg, threadNumber);
459 }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a7b5ac6af9c2c19d7c1b442b8a3aebbc6}{
\index{InOrderDynInst@{InOrderDynInst}!readMiscRegNoEffect@{readMiscRegNoEffect}}
\index{readMiscRegNoEffect@{readMiscRegNoEffect}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{readMiscRegNoEffect}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MiscReg} readMiscRegNoEffect (int {\em misc\_\-reg})}}
\label{classInOrderDynInst_a7b5ac6af9c2c19d7c1b442b8a3aebbc6}
\hypertarget{classInOrderDynInst_ac6d0dc1a63cede82f4242d43236a98db}{
\index{InOrderDynInst@{InOrderDynInst}!readMiscRegOperand@{readMiscRegOperand}}
\index{readMiscRegOperand@{readMiscRegOperand}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{readMiscRegOperand}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MiscReg} readMiscRegOperand (const {\bf StaticInst} $\ast$ {\em si}, \/  int {\em idx})}}
\label{classInOrderDynInst_ac6d0dc1a63cede82f4242d43236a98db}
Reads a misc. register, including any side-\/effects the read might have as defined by the architecture. 


\begin{DoxyCode}
467 {
468     DPRINTF(InOrderDynInst, "[tid:%i]: [sn:%i] Misc. Reg Source Value %i"
469             " read as %#x.\n", threadNumber, seqNum, idx,
470             instSrc[idx].intVal);
471     return instSrc[idx].intVal;
472 }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_af527fa993c1c80fdc58ab56a069bdd01}{
\index{InOrderDynInst@{InOrderDynInst}!readMiscRegOperandNoEffect@{readMiscRegOperandNoEffect}}
\index{readMiscRegOperandNoEffect@{readMiscRegOperandNoEffect}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{readMiscRegOperandNoEffect}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MiscReg} readMiscRegOperandNoEffect (const {\bf StaticInst} $\ast$ {\em si}, \/  int {\em idx})}}
\label{classInOrderDynInst_af527fa993c1c80fdc58ab56a069bdd01}
\hypertarget{classInOrderDynInst_acdc4199624829ee5de551179f240af8f}{
\index{InOrderDynInst@{InOrderDynInst}!readPredMicroPC@{readPredMicroPC}}
\index{readPredMicroPC@{readPredMicroPC}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{readPredMicroPC}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} readPredMicroPC ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_acdc4199624829ee5de551179f240af8f}
Returns the predicted micro PC after the branch 


\begin{DoxyCode}
578 { return predPC.microPC(); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a8d36943d774b2b8b830a4be232f23360}{
\index{InOrderDynInst@{InOrderDynInst}!readPredTarg@{readPredTarg}}
\index{readPredTarg@{readPredTarg}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{readPredTarg}]{\setlength{\rightskip}{0pt plus 5cm}TheISA::PCState readPredTarg ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a8d36943d774b2b8b830a4be232f23360}
Returns the predicted target of the branch. 


\begin{DoxyCode}
569 { return predPC; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a7aec440eccd01d839eee542413204f12}{
\index{InOrderDynInst@{InOrderDynInst}!readRegOtherThread@{readRegOtherThread}}
\index{readRegOtherThread@{readRegOtherThread}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{readRegOtherThread}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MiscReg} readRegOtherThread (unsigned {\em idx}, \/  {\bf ThreadID} {\em tid} = {\ttfamily {\bf InvalidThreadID}})\hspace{0.3cm}{\ttfamily  \mbox{[}virtual\mbox{]}}}}
\label{classInOrderDynInst_a7aec440eccd01d839eee542413204f12}



\begin{DoxyCode}
492 {
493     if (tid == -1) {
494         tid = TheISA::getTargetThread(this->cpu->tcBase(threadNumber));
495     }
496 
497     RegIndex rel_idx;
498 
499     switch (regIdxToClass(reg_idx, &rel_idx)) {
500       case IntRegClass:
501         return this->cpu->readIntReg(rel_idx, tid);
502 
503       case FloatRegClass:
504         return this->cpu->readFloatRegBits(rel_idx, tid);
505 
506       case MiscRegClass:
507         return this->cpu->readMiscReg(rel_idx, tid);  // Misc. Register File
508 
509       default:
510         panic("register %d out of range\n", reg_idx);
511 
512     }
513 }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a171a5ef54c4a5e79154c185e58615e27}{
\index{InOrderDynInst@{InOrderDynInst}!readResultTime@{readResultTime}}
\index{readResultTime@{readResultTime}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{readResultTime}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Tick} readResultTime (int {\em idx})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a171a5ef54c4a5e79154c185e58615e27}



\begin{DoxyCode}
899 { return instResult[idx].tick; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_aba797300f2818a94dc72addfafbb7c4b}{
\index{InOrderDynInst@{InOrderDynInst}!readSrcRegIdx@{readSrcRegIdx}}
\index{readSrcRegIdx@{readSrcRegIdx}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{readSrcRegIdx}]{\setlength{\rightskip}{0pt plus 5cm}{\bf PhysRegIndex} readSrcRegIdx (int {\em idx})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_aba797300f2818a94dc72addfafbb7c4b}



\begin{DoxyCode}
825     {
826         return _srcRegIdx[idx];
827     }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a25b995a791e41965e088d8bf3f2bf859}{
\index{InOrderDynInst@{InOrderDynInst}!readStCondFailures@{readStCondFailures}}
\index{readStCondFailures@{readStCondFailures}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{readStCondFailures}]{\setlength{\rightskip}{0pt plus 5cm}unsigned readStCondFailures ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a25b995a791e41965e088d8bf3f2bf859}
Returns the number of consecutive store conditional failures. 


\begin{DoxyCode}
924     { return thread->storeCondFailures; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_ae9a8114c68d03d48ab3bcf7aab6745fc}{
\index{InOrderDynInst@{InOrderDynInst}!readTid@{readTid}}
\index{readTid@{readTid}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{readTid}]{\setlength{\rightskip}{0pt plus 5cm}short readTid ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_ae9a8114c68d03d48ab3bcf7aab6745fc}
Reads the thread id. 


\begin{DoxyCode}
345 { return threadNumber; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a4f7740a5012b416112dfe30f37328efc}{
\index{InOrderDynInst@{InOrderDynInst}!readVpn@{readVpn}}
\index{readVpn@{readVpn}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{readVpn}]{\setlength{\rightskip}{0pt plus 5cm}int readVpn ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a4f7740a5012b416112dfe30f37328efc}



\begin{DoxyCode}
352 { return virtProcNumber; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a0bfca6b2400cf8496f4e685668839861}{
\index{InOrderDynInst@{InOrderDynInst}!readyToCommit@{readyToCommit}}
\index{readyToCommit@{readyToCommit}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{readyToCommit}]{\setlength{\rightskip}{0pt plus 5cm}bool readyToCommit () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a0bfca6b2400cf8496f4e685668839861}
Returns whether or not this instruction is ready to commit. 


\begin{DoxyCode}
987 { return status[CanCommit]; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a29fcc55658982386428d8035e438589f}{
\index{InOrderDynInst@{InOrderDynInst}!readyToIssue@{readyToIssue}}
\index{readyToIssue@{readyToIssue}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{readyToIssue}]{\setlength{\rightskip}{0pt plus 5cm}bool readyToIssue () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a29fcc55658982386428d8035e438589f}
Returns whether or not this instruction is ready to issue. 


\begin{DoxyCode}
966 { return status[CanIssue]; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a2f0511ef9f7325bcf7a8941e371ea85b}{
\index{InOrderDynInst@{InOrderDynInst}!releaseReq@{releaseReq}}
\index{releaseReq@{releaseReq}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{releaseReq}]{\setlength{\rightskip}{0pt plus 5cm}void releaseReq ({\bf ResourceRequest} $\ast$ {\em req})}}
\label{classInOrderDynInst_a2f0511ef9f7325bcf7a8941e371ea85b}
Release a \hyperlink{classResource}{Resource} \hyperlink{classRequest}{Request} (Currently Unused) 


\begin{DoxyCode}
377 {
378     std::list<ResourceRequest*>::iterator list_it = reqList.begin();
379     std::list<ResourceRequest*>::iterator list_end = reqList.end();
380 
381     while(list_it != list_end) {
382         if((*list_it)->getResIdx() == req->getResIdx() &&
383            (*list_it)->getSlot() == req->getSlot()) {
384             DPRINTF(InOrderDynInst, "[tid:%u]: [sn:%i] Done with request "
385                     "to %s.\n", threadNumber, seqNum, req->res->name());
386             reqList.erase(list_it);
387             return;
388         }
389         list_it++;
390     }
391 
392     panic("Releasing Res. Request That Isnt There!\n");
393 }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_ab7e10290401d7350e965a28388ad29d8}{
\index{InOrderDynInst@{InOrderDynInst}!renamedDestRegIdx@{renamedDestRegIdx}}
\index{renamedDestRegIdx@{renamedDestRegIdx}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{renamedDestRegIdx}]{\setlength{\rightskip}{0pt plus 5cm}{\bf PhysRegIndex} renamedDestRegIdx (int {\em idx}) const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_ab7e10290401d7350e965a28388ad29d8}
Returns the physical register index of the i'th destination register. 


\begin{DoxyCode}
714     {
715         return _destRegIdx[idx];
716     }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a9ae02d3c598d15a5c835ab7d4e647ce1}{
\index{InOrderDynInst@{InOrderDynInst}!renameDestReg@{renameDestReg}}
\index{renameDestReg@{renameDestReg}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{renameDestReg}]{\setlength{\rightskip}{0pt plus 5cm}void renameDestReg (int {\em idx}, \/  {\bf PhysRegIndex} {\em renamed\_\-dest}, \/  {\bf PhysRegIndex} {\em previous\_\-rename})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a9ae02d3c598d15a5c835ab7d4e647ce1}
Renames a destination register to a physical register. Also records the previous physical register that the logical register mapped to. 


\begin{DoxyCode}
789     {
790         _destRegIdx[idx] = renamed_dest;
791         _prevDestRegIdx[idx] = previous_rename;
792     }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a77110024c396fae8eb7cc90446c05100}{
\index{InOrderDynInst@{InOrderDynInst}!renamedSrcRegIdx@{renamedSrcRegIdx}}
\index{renamedSrcRegIdx@{renamedSrcRegIdx}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{renamedSrcRegIdx}]{\setlength{\rightskip}{0pt plus 5cm}{\bf PhysRegIndex} renamedSrcRegIdx (int {\em idx}) const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a77110024c396fae8eb7cc90446c05100}
Returns the physical register index of the i'th source register. 


\begin{DoxyCode}
720     {
721         return _srcRegIdx[idx];
722     }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_af3d4e52aa8ea0b526cd9f78f67127f36}{
\index{InOrderDynInst@{InOrderDynInst}!renameSrcReg@{renameSrcReg}}
\index{renameSrcReg@{renameSrcReg}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{renameSrcReg}]{\setlength{\rightskip}{0pt plus 5cm}void renameSrcReg (int {\em idx}, \/  {\bf PhysRegIndex} {\em renamed\_\-src})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_af3d4e52aa8ea0b526cd9f78f67127f36}
Renames a source logical register to the physical register which has/will produce that logical register's result. \begin{Desc}
\item[\hyperlink{todo__todo000019}{TODO}]: add in whether or not the source register is ready. \end{Desc}



\begin{DoxyCode}
799     {
800         _srcRegIdx[idx] = renamed_src;
801     }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a01acb977c624a165628ca1543bf9b4db}{
\index{InOrderDynInst@{InOrderDynInst}!resetInstCount@{resetInstCount}}
\index{resetInstCount@{resetInstCount}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{resetInstCount}]{\setlength{\rightskip}{0pt plus 5cm}void resetInstCount ()}}
\label{classInOrderDynInst_a01acb977c624a165628ca1543bf9b4db}



\begin{DoxyCode}
196 {
197     instcount = 0;
198 }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_ac7c22f0fa3a2730e7dd23e7be39a3d36}{
\index{InOrderDynInst@{InOrderDynInst}!resultType@{resultType}}
\index{resultType@{resultType}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{resultType}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ResultType} resultType (int {\em idx})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_ac7c22f0fa3a2730e7dd23e7be39a3d36}
Returns the result value instruction. 


\begin{DoxyCode}
875     {
876         return instResult[idx].type;
877     }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a0038e061ac1af4a45f8d301673483cd0}{
\index{InOrderDynInst@{InOrderDynInst}!setASID@{setASID}}
\index{setASID@{setASID}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setASID}]{\setlength{\rightskip}{0pt plus 5cm}void setASID (short {\em addr\_\-space\_\-id})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a0038e061ac1af4a45f8d301673483cd0}
Sets the ASID. 


\begin{DoxyCode}
342 { asid = addr_space_id; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_adef575a8b55171e005db4954a44e5caf}{
\index{InOrderDynInst@{InOrderDynInst}!setAtCommit@{setAtCommit}}
\index{setAtCommit@{setAtCommit}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setAtCommit}]{\setlength{\rightskip}{0pt plus 5cm}void setAtCommit ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_adef575a8b55171e005db4954a44e5caf}



\begin{DoxyCode}
989 { status.set(AtCommit); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a46d964285ae05aeb9ea40f8bd0646a10}{
\index{InOrderDynInst@{InOrderDynInst}!setBackSked@{setBackSked}}
\index{setBackSked@{setBackSked}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setBackSked}]{\setlength{\rightskip}{0pt plus 5cm}void setBackSked ({\bf RSkedPtr} {\em back\_\-sked})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a46d964285ae05aeb9ea40f8bd0646a10}



\begin{DoxyCode}
443     {
444         backSked = back_sked;
445         backSked_end.init(backSked);
446         backSked_end = backSked->end();
447     }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a927efab2b8bc73bafd4b17592f115a09}{
\index{InOrderDynInst@{InOrderDynInst}!setBranchPred@{setBranchPred}}
\index{setBranchPred@{setBranchPred}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setBranchPred}]{\setlength{\rightskip}{0pt plus 5cm}void setBranchPred (bool {\em prediction})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a927efab2b8bc73bafd4b17592f115a09}



\begin{DoxyCode}
603 { predictTaken = prediction; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a0cbc886f9978503b587b4d7a7e3db728}{
\index{InOrderDynInst@{InOrderDynInst}!setCanCommit@{setCanCommit}}
\index{setCanCommit@{setCanCommit}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setCanCommit}]{\setlength{\rightskip}{0pt plus 5cm}void setCanCommit ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a0cbc886f9978503b587b4d7a7e3db728}
Sets this instruction as ready to commit. 


\begin{DoxyCode}
981 { status.set(CanCommit); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a2531049d5481976af68c8586015f0047}{
\index{InOrderDynInst@{InOrderDynInst}!setCanIssue@{setCanIssue}}
\index{setCanIssue@{setCanIssue}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setCanIssue}]{\setlength{\rightskip}{0pt plus 5cm}void setCanIssue ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a2531049d5481976af68c8586015f0047}
Sets this instruction as ready to issue. 


\begin{DoxyCode}
963 { status.set(CanIssue); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a859133f9c66c7b72cb02ff58e8385b52}{
\index{InOrderDynInst@{InOrderDynInst}!setCCRegOperand@{setCCRegOperand}}
\index{setCCRegOperand@{setCCRegOperand}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setCCRegOperand}]{\setlength{\rightskip}{0pt plus 5cm}void setCCRegOperand (const {\bf StaticInst} $\ast$ {\em si}, \/  int {\em idx}, \/  {\bf CCReg} {\em val})}}
\label{classInOrderDynInst_a859133f9c66c7b72cb02ff58e8385b52}
\hypertarget{classInOrderDynInst_a101a00eca65e94adc1377989d88a3c99}{
\index{InOrderDynInst@{InOrderDynInst}!setCommitted@{setCommitted}}
\index{setCommitted@{setCommitted}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setCommitted}]{\setlength{\rightskip}{0pt plus 5cm}void setCommitted ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a101a00eca65e94adc1377989d88a3c99}
Sets this instruction as committed. 


\begin{DoxyCode}
994 { status.set(Committed); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a3241c8bad3d5ddb517721b999a4e3670}{
\index{InOrderDynInst@{InOrderDynInst}!setCompleted@{setCompleted}}
\index{setCompleted@{setCompleted}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setCompleted}]{\setlength{\rightskip}{0pt plus 5cm}void setCompleted ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a3241c8bad3d5ddb517721b999a4e3670}
Sets this instruction as completed. 


\begin{DoxyCode}
951 { status.set(Completed); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a2a0d7162a5f0908ca1c266d72f1de9f1}{
\index{InOrderDynInst@{InOrderDynInst}!setCurResSlot@{setCurResSlot}}
\index{setCurResSlot@{setCurResSlot}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setCurResSlot}]{\setlength{\rightskip}{0pt plus 5cm}void setCurResSlot (unsigned {\em slot\_\-num})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a2a0d7162a5f0908ca1c266d72f1de9f1}



\begin{DoxyCode}
524 { curResSlot = slot_num; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a52c4bf83c16312f4158a64c39cb17969}{
\index{InOrderDynInst@{InOrderDynInst}!setDestRegIdx@{setDestRegIdx}}
\index{setDestRegIdx@{setDestRegIdx}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setDestRegIdx}]{\setlength{\rightskip}{0pt plus 5cm}void setDestRegIdx (int {\em idx}, \/  {\bf PhysRegIndex} {\em dest\_\-idx})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a52c4bf83c16312f4158a64c39cb17969}



\begin{DoxyCode}
810     {
811         _destRegIdx[idx] = dest_idx;
812     }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_addd147868ea9ed46b5c943b0eaa57544}{
\index{InOrderDynInst@{InOrderDynInst}!setEA@{setEA}}
\index{setEA@{setEA}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setEA}]{\setlength{\rightskip}{0pt plus 5cm}void setEA ({\bf Addr} \& {\em ea})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_addd147868ea9ed46b5c943b0eaa57544}
Sets the effective address. 


\begin{DoxyCode}
660 { instEffAddr = ea; eaCalcDone = true; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a22145fd061c0a41a9b7d3c8b499269a9}{
\index{InOrderDynInst@{InOrderDynInst}!setExecuted@{setExecuted}}
\index{setExecuted@{setExecuted}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setExecuted}]{\setlength{\rightskip}{0pt plus 5cm}void setExecuted ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a22145fd061c0a41a9b7d3c8b499269a9}
Sets this instruction as executed. 


\begin{DoxyCode}
975 { status.set(Executed); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_ab145f512e94dde24bc1d4a56252285ee}{
\index{InOrderDynInst@{InOrderDynInst}!setFloatRegBitsSrc@{setFloatRegBitsSrc}}
\index{setFloatRegBitsSrc@{setFloatRegBitsSrc}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setFloatRegBitsSrc}]{\setlength{\rightskip}{0pt plus 5cm}void setFloatRegBitsSrc (int {\em idx}, \/  TheISA::FloatRegBits {\em val})}}
\label{classInOrderDynInst_ab145f512e94dde24bc1d4a56252285ee}
Records an fp register being set to an integer value. 


\begin{DoxyCode}
417 {
418     instSrc[idx].fpVal.i = val;
419     DPRINTF(InOrderDynInst, "[tid:%i]: [sn:%i] [src:%i] FPBits being set "
420             "to %x, %08f...%x\n", threadNumber, seqNum, idx,
421             instSrc[idx].fpVal.i, instSrc[idx].fpVal.f, val);
422 }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_addc8b4b6511725bf8ff48bd09ef22892}{
\index{InOrderDynInst@{InOrderDynInst}!setFloatRegOperand@{setFloatRegOperand}}
\index{setFloatRegOperand@{setFloatRegOperand}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setFloatRegOperand}]{\setlength{\rightskip}{0pt plus 5cm}void setFloatRegOperand (const {\bf StaticInst} $\ast$ {\em si}, \/  int {\em idx}, \/  {\bf FloatReg} {\em val})}}
\label{classInOrderDynInst_addc8b4b6511725bf8ff48bd09ef22892}
Sets a FP register. 


\begin{DoxyCode}
531 {
532     instResult[idx].type = Float;
533     instResult[idx].res.fpVal.f = val;
534     instResult[idx].tick = curTick();
535 
536     DPRINTF(InOrderDynInst, "[tid:%i]: [sn:%i] Result Float Reg. %i "
537             "being set to %#x, %08f (result-tick:%i).\n",
538             threadNumber, seqNum, idx, val, val, instResult[idx].tick);
539 }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a724fbca03bfcb160789e0458751994d5}{
\index{InOrderDynInst@{InOrderDynInst}!setFloatRegOperandBits@{setFloatRegOperandBits}}
\index{setFloatRegOperandBits@{setFloatRegOperandBits}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setFloatRegOperandBits}]{\setlength{\rightskip}{0pt plus 5cm}void setFloatRegOperandBits (const {\bf StaticInst} $\ast$ {\em si}, \/  int {\em idx}, \/  TheISA::FloatRegBits {\em val})}}
\label{classInOrderDynInst_a724fbca03bfcb160789e0458751994d5}
Sets a FP register as a integer. 


\begin{DoxyCode}
545 {
546     instResult[idx].type = FloatBits;
547     instResult[idx].res.fpVal.i = val;
548     instResult[idx].tick = curTick();
549 
550     DPRINTF(InOrderDynInst, "[tid:%i]: [sn:%i] Result Float Reg. Bits %i "
551             "being set to %#x (result-tick:%i).\n",
552             threadNumber, seqNum, idx, val, instResult[idx].tick);
553 }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a13221677b93471d0bdeaa974555be906}{
\index{InOrderDynInst@{InOrderDynInst}!setFloatSrc@{setFloatSrc}}
\index{setFloatSrc@{setFloatSrc}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setFloatSrc}]{\setlength{\rightskip}{0pt plus 5cm}void setFloatSrc (int {\em idx}, \/  {\bf FloatReg} {\em val})}}
\label{classInOrderDynInst_a13221677b93471d0bdeaa974555be906}
Records an fp register being set to a value. 


\begin{DoxyCode}
407 {
408     instSrc[idx].fpVal.f = val;
409     DPRINTF(InOrderDynInst, "[tid:%i]: [sn:%i] [src:%i] FP being set "
410             "to %x, %08f...%08f\n", threadNumber, seqNum, idx,
411             instSrc[idx].fpVal.i, instSrc[idx].fpVal.f, val);
412 }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a38747d5669777d42fd95d017abdb0191}{
\index{InOrderDynInst@{InOrderDynInst}!setFrontSked@{setFrontSked}}
\index{setFrontSked@{setFrontSked}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setFrontSked}]{\setlength{\rightskip}{0pt plus 5cm}void setFrontSked ({\bf RSkedPtr} {\em front\_\-sked})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a38747d5669777d42fd95d017abdb0191}



\begin{DoxyCode}
428     {
429         frontSked = front_sked;
430         frontSked_end.init(frontSked);
431         frontSked_end = frontSked->end();
432         //DPRINTF(InOrderDynInst, "Set FrontSked End to : %x \n" ,
433         //        frontSked_end.getIt()/*, frontSked->end()*/);
434         //assert(frontSked_end == frontSked->end());
435 
436         // This initializes instruction to be able
437         // to walk the resource schedule
438         curSkedEntry.init(frontSked);
439         curSkedEntry = frontSked->begin();
440     }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_aeb6ae2640509c7f45f53c03d92f8f920}{
\index{InOrderDynInst@{InOrderDynInst}!setInstListIt@{setInstListIt}}
\index{setInstListIt@{setInstListIt}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setInstListIt}]{\setlength{\rightskip}{0pt plus 5cm}void setInstListIt ({\bf ListIt} {\em \_\-instListIt})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_aeb6ae2640509c7f45f53c03d92f8f920}
Sets iterator for this instruction in the list of all \hyperlink{namespaceinsts}{insts}. 


\begin{DoxyCode}
1060 { onInstList = true; instListIt = _instListIt; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a2261caa4a6bc09599abc8950215d2e97}{
\index{InOrderDynInst@{InOrderDynInst}!setIntRegOperand@{setIntRegOperand}}
\index{setIntRegOperand@{setIntRegOperand}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setIntRegOperand}]{\setlength{\rightskip}{0pt plus 5cm}void setIntRegOperand (const {\bf StaticInst} $\ast$ {\em si}, \/  int {\em idx}, \/  {\bf IntReg} {\em val})}}
\label{classInOrderDynInst_a2261caa4a6bc09599abc8950215d2e97}
This is the interface that an instruction will use to write it's destination register.

Sets a Integer register. 


\begin{DoxyCode}
518 {
519     instResult[idx].type = Integer;
520     instResult[idx].res.intVal = val;
521     instResult[idx].tick = curTick();
522 
523     DPRINTF(InOrderDynInst, "[tid:%i]: [sn:%i] Setting Result Int Reg. %i "
524             "being set to %#x (result-tick:%i).\n",
525             threadNumber, seqNum, idx, val, instResult[idx].tick);
526 }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_aeb30df1baf9f60e687deeb0ae66ed130}{
\index{InOrderDynInst@{InOrderDynInst}!setIntSrc@{setIntSrc}}
\index{setIntSrc@{setIntSrc}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setIntSrc}]{\setlength{\rightskip}{0pt plus 5cm}void setIntSrc (int {\em idx}, \/  uint64\_\-t {\em val})}}
\label{classInOrderDynInst_aeb30df1baf9f60e687deeb0ae66ed130}
Functions that sets an integer or floating point source register to a value.

Records an integer source register being set to a value. 


\begin{DoxyCode}
398 {
399     DPRINTF(InOrderDynInst, "[tid:%i]: [sn:%i] [src:%i] Int being set "
400             "to %#x.\n", threadNumber, seqNum, idx, val);
401     instSrc[idx].intVal = val;
402 }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a04eb3fc23b5c2e74dc6d12afc25f0198}{
\index{InOrderDynInst@{InOrderDynInst}!setIssued@{setIssued}}
\index{setIssued@{setIssued}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setIssued}]{\setlength{\rightskip}{0pt plus 5cm}void setIssued ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a04eb3fc23b5c2e74dc6d12afc25f0198}
Sets this instruction as issued from the IQ. 


\begin{DoxyCode}
969 { status.set(Issued); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a26ecfda1674171a0405414561a59d4d1}{
\index{InOrderDynInst@{InOrderDynInst}!setMemAddr@{setMemAddr}}
\index{setMemAddr@{setMemAddr}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setMemAddr}]{\setlength{\rightskip}{0pt plus 5cm}void setMemAddr ({\bf Addr} {\em addr})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a26ecfda1674171a0405414561a59d4d1}



\begin{DoxyCode}
651     { memAddr = addr; memAddrReady = true;}
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a1877dde4f3eb17a8b7d33ea40176c148}{
\index{InOrderDynInst@{InOrderDynInst}!setMiscReg@{setMiscReg}}
\index{setMiscReg@{setMiscReg}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setMiscReg}]{\setlength{\rightskip}{0pt plus 5cm}void setMiscReg (int {\em misc\_\-reg}, \/  const {\bf MiscReg} \& {\em val})}}
\label{classInOrderDynInst_a1877dde4f3eb17a8b7d33ea40176c148}
Sets a misc. register, including any side-\/effects the write might have as defined by the architecture. 


\begin{DoxyCode}
561 {
562     this->cpu->setMiscReg(misc_reg, val, threadNumber);
563 }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a763517aaea2f3decbc1ef9d064216b6f}{
\index{InOrderDynInst@{InOrderDynInst}!setMiscRegNoEffect@{setMiscRegNoEffect}}
\index{setMiscRegNoEffect@{setMiscRegNoEffect}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setMiscRegNoEffect}]{\setlength{\rightskip}{0pt plus 5cm}void setMiscRegNoEffect (int {\em misc\_\-reg}, \/  const {\bf MiscReg} \& {\em val})}}
\label{classInOrderDynInst_a763517aaea2f3decbc1ef9d064216b6f}
\hypertarget{classInOrderDynInst_a6cfad8f780bab7feb893941cb0d46160}{
\index{InOrderDynInst@{InOrderDynInst}!setMiscRegOperand@{setMiscRegOperand}}
\index{setMiscRegOperand@{setMiscRegOperand}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setMiscRegOperand}]{\setlength{\rightskip}{0pt plus 5cm}void setMiscRegOperand (const {\bf StaticInst} $\ast$ {\em si}, \/  int {\em idx}, \/  const {\bf MiscReg} \& {\em val})}}
\label{classInOrderDynInst_a6cfad8f780bab7feb893941cb0d46160}
Sets a misc. register, including any side-\/effects the write might have as defined by the architecture. 


\begin{DoxyCode}
481 {
482     instResult[idx].type = Integer;
483     instResult[idx].res.intVal = val;
484     instResult[idx].tick = curTick();
485 
486     DPRINTF(InOrderDynInst, "[tid:%i]: [sn:%i] Setting Misc Reg. Operand %i "
487             "being set to %#x.\n", threadNumber, seqNum, idx, val);
488 }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_ab8932cf05609c698879f7ed97c0e1afa}{
\index{InOrderDynInst@{InOrderDynInst}!setMiscRegOperandNoEffect@{setMiscRegOperandNoEffect}}
\index{setMiscRegOperandNoEffect@{setMiscRegOperandNoEffect}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setMiscRegOperandNoEffect}]{\setlength{\rightskip}{0pt plus 5cm}void setMiscRegOperandNoEffect (const {\bf StaticInst} $\ast$ {\em si}, \/  int {\em idx}, \/  const {\bf MiscReg} \& {\em val})}}
\label{classInOrderDynInst_ab8932cf05609c698879f7ed97c0e1afa}
\hypertarget{classInOrderDynInst_afda8644057fdd69ee5f1c323c6f6ce4f}{
\index{InOrderDynInst@{InOrderDynInst}!setNextStage@{setNextStage}}
\index{setNextStage@{setNextStage}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setNextStage}]{\setlength{\rightskip}{0pt plus 5cm}void setNextStage (int {\em stage\_\-num})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_afda8644057fdd69ee5f1c323c6f6ce4f}



\begin{DoxyCode}
449 { nextStage = stage_num; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a80e62e84695a013da86e43c7ed9ebeac}{
\index{InOrderDynInst@{InOrderDynInst}!setPredTarg@{setPredTarg}}
\index{setPredTarg@{setPredTarg}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setPredTarg}]{\setlength{\rightskip}{0pt plus 5cm}void setPredTarg (const TheISA::PCState \& {\em predictedPC})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a80e62e84695a013da86e43c7ed9ebeac}
\hyperlink{classSet}{Set} the predicted target of this current instruction. 


\begin{DoxyCode}
566     { predPC = predictedPC; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a662e013e969f1fc19006a1b479769c2c}{
\index{InOrderDynInst@{InOrderDynInst}!setRegDepEntry@{setRegDepEntry}}
\index{setRegDepEntry@{setRegDepEntry}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setRegDepEntry}]{\setlength{\rightskip}{0pt plus 5cm}void setRegDepEntry ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a662e013e969f1fc19006a1b479769c2c}
Sets this instruction as entered on the CPU Reg Dep Map 


\begin{DoxyCode}
936 { status.set(RegDepMapEntry); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a29b9290161684b20a1b45773925c8461}{
\index{InOrderDynInst@{InOrderDynInst}!setRegOtherThread@{setRegOtherThread}}
\index{setRegOtherThread@{setRegOtherThread}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setRegOtherThread}]{\setlength{\rightskip}{0pt plus 5cm}virtual void setRegOtherThread (unsigned {\em idx}, \/  const uint64\_\-t \& {\em val}, \/  {\bf ThreadID} {\em tid} = {\ttfamily {\bf InvalidThreadID}})\hspace{0.3cm}{\ttfamily  \mbox{[}virtual\mbox{]}}}}
\label{classInOrderDynInst_a29b9290161684b20a1b45773925c8461}
\hypertarget{classInOrderDynInst_a6e2744311cfd76cdb12b88141528e668}{
\index{InOrderDynInst@{InOrderDynInst}!setRemoveList@{setRemoveList}}
\index{setRemoveList@{setRemoveList}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setRemoveList}]{\setlength{\rightskip}{0pt plus 5cm}void setRemoveList ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a6e2744311cfd76cdb12b88141528e668}
Sets this instruction as entered on the CPU Reg Dep Map 


\begin{DoxyCode}
945 { status.set(RemoveList); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a142437d4d0962c5b61960661f5141891}{
\index{InOrderDynInst@{InOrderDynInst}!setResultReady@{setResultReady}}
\index{setResultReady@{setResultReady}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setResultReady}]{\setlength{\rightskip}{0pt plus 5cm}void setResultReady ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a142437d4d0962c5b61960661f5141891}
Marks the result as ready. 


\begin{DoxyCode}
957 { status.set(ResultReady); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_ad5dc49b24f38355cef2f30d4948ba38a}{
\index{InOrderDynInst@{InOrderDynInst}!setSeqNum@{setSeqNum}}
\index{setSeqNum@{setSeqNum}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setSeqNum}]{\setlength{\rightskip}{0pt plus 5cm}void setSeqNum ({\bf InstSeqNum} {\em seq\_\-num})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_ad5dc49b24f38355cef2f30d4948ba38a}
Sets the sequence number. 


\begin{DoxyCode}
339 { seqNum = seq_num; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a3e4776abfedcc80df8c826a7f3c3efd3}{
\index{InOrderDynInst@{InOrderDynInst}!setSerializeAfter@{setSerializeAfter}}
\index{setSerializeAfter@{setSerializeAfter}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setSerializeAfter}]{\setlength{\rightskip}{0pt plus 5cm}void setSerializeAfter ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a3e4776abfedcc80df8c826a7f3c3efd3}
Temporarily sets this instruction as a serialize after instruction. 


\begin{DoxyCode}
1015 { status.set(SerializeAfter); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a820fdb5f79e789fc8efffb15f1995695}{
\index{InOrderDynInst@{InOrderDynInst}!setSerializeBefore@{setSerializeBefore}}
\index{setSerializeBefore@{setSerializeBefore}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setSerializeBefore}]{\setlength{\rightskip}{0pt plus 5cm}void setSerializeBefore ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a820fdb5f79e789fc8efffb15f1995695}
Temporarily sets this instruction as a serialize before instruction. 


\begin{DoxyCode}
1006 { status.set(SerializeBefore); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_ad115419b3ec6552a9db93ba349c73285}{
\index{InOrderDynInst@{InOrderDynInst}!setSerializeHandled@{setSerializeHandled}}
\index{setSerializeHandled@{setSerializeHandled}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setSerializeHandled}]{\setlength{\rightskip}{0pt plus 5cm}void setSerializeHandled ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_ad115419b3ec6552a9db93ba349c73285}
Sets the serialization part of this instruction as handled. 


\begin{DoxyCode}
1024 { status.set(SerializeHandled); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_abfa7b30b342b5ef70b7e060b305a2f94}{
\index{InOrderDynInst@{InOrderDynInst}!setSquashed@{setSquashed}}
\index{setSquashed@{setSquashed}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setSquashed}]{\setlength{\rightskip}{0pt plus 5cm}void setSquashed ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_abfa7b30b342b5ef70b7e060b305a2f94}
Sets this instruction as squashed. 


\begin{DoxyCode}
1000 { status.set(Squashed); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_aaed94af317e50d33bf94c74c423eabea}{
\index{InOrderDynInst@{InOrderDynInst}!setSquashInfo@{setSquashInfo}}
\index{setSquashInfo@{setSquashInfo}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setSquashInfo}]{\setlength{\rightskip}{0pt plus 5cm}void setSquashInfo (unsigned {\em stage\_\-num})}}
\label{classInOrderDynInst_aaed94af317e50d33bf94c74c423eabea}



\begin{DoxyCode}
347 {
348     squashingStage = stage_num;
349 
350     // If it's a fault, then we need to squash
351     // the faulting instruction too. Squash
352     // functions squash above a seqNum, so we
353     // decrement here for that case
354     if (fault != NoFault) {
355         squashSeqNum = seqNum - 1;
356         return;
357     } else
358         squashSeqNum = seqNum;
359 
360 #if ISA_HAS_DELAY_SLOT
361     if (staticInst && isControl()) {
362         TheISA::PCState nextPC = pc;
363         TheISA::advancePC(nextPC, staticInst);
364 
365         // Check to see if we should squash after the
366         // branch or after a branch delay slot.
367         if (pc.nextInstAddr() == pc.instAddr() + sizeof(MachInst))
368             squashSeqNum = seqNum + 1;
369         else
370             squashSeqNum = seqNum;
371     }
372 #endif
373 }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a45e8ff35e5bd48f665ecbd309edc554d}{
\index{InOrderDynInst@{InOrderDynInst}!setSrcRegIdx@{setSrcRegIdx}}
\index{setSrcRegIdx@{setSrcRegIdx}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setSrcRegIdx}]{\setlength{\rightskip}{0pt plus 5cm}void setSrcRegIdx (int {\em idx}, \/  {\bf PhysRegIndex} {\em src\_\-idx})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a45e8ff35e5bd48f665ecbd309edc554d}



\begin{DoxyCode}
830     {
831         _srcRegIdx[idx] = src_idx;
832     }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a26017c8613960be6f4be6409425efa85}{
\index{InOrderDynInst@{InOrderDynInst}!setStaticInst@{setStaticInst}}
\index{setStaticInst@{setStaticInst}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setStaticInst}]{\setlength{\rightskip}{0pt plus 5cm}void setStaticInst ({\bf StaticInstPtr} \& {\em static\_\-inst})}}
\label{classInOrderDynInst_a26017c8613960be6f4be6409425efa85}
Sets the \hyperlink{classStaticInst}{StaticInst}. 


\begin{DoxyCode}
219 {
220     this->staticInst = static_inst;
221 
222     // Make sure to have the renamed register entries set to the same
223     // as the normal register entries.  It will allow the IQ to work
224     // without any modifications.
225     if (this->staticInst) {
226         for (int i = 0; i < this->staticInst->numDestRegs(); i++) {
227             _destRegIdx[i] = this->staticInst->destRegIdx(i);
228         }
229 
230         for (int i = 0; i < this->staticInst->numSrcRegs(); i++) {
231             _srcRegIdx[i] = this->staticInst->srcRegIdx(i);
232             this->_readySrcRegIdx[i] = 0;
233         }
234     }
235 }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_add5f0a42aa245dbea8868a9d869fceac}{
\index{InOrderDynInst@{InOrderDynInst}!setStaticInst@{setStaticInst}}
\index{setStaticInst@{setStaticInst}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setStaticInst}]{\setlength{\rightskip}{0pt plus 5cm}void setStaticInst ({\bf StaticInstPtr} {\em si})}}
\label{classInOrderDynInst_add5f0a42aa245dbea8868a9d869fceac}



\begin{DoxyCode}
120 {
121     staticInst = si;
122 
123     for (int i = 0; i < this->staticInst->numDestRegs(); i++) {
124         _destRegIdx[i] = this->staticInst->destRegIdx(i);
125     }
126 
127     for (int i = 0; i < this->staticInst->numSrcRegs(); i++) {
128         _srcRegIdx[i] = this->staticInst->srcRegIdx(i);
129         this->_readySrcRegIdx[i] = 0;
130     }
131 }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_abbe779fa43c72cd485ddb736ab17ff61}{
\index{InOrderDynInst@{InOrderDynInst}!setStCondFailures@{setStCondFailures}}
\index{setStCondFailures@{setStCondFailures}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setStCondFailures}]{\setlength{\rightskip}{0pt plus 5cm}void setStCondFailures (unsigned {\em sc\_\-failures})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_abbe779fa43c72cd485ddb736ab17ff61}
Sets the number of consecutive store conditional failures. 


\begin{DoxyCode}
928     { thread->storeCondFailures = sc_failures; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_aea755013a6e0d4b31968c7b95ae24750}{
\index{InOrderDynInst@{InOrderDynInst}!setThreadState@{setThreadState}}
\index{setThreadState@{setThreadState}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setThreadState}]{\setlength{\rightskip}{0pt plus 5cm}void setThreadState ({\bf InOrderThreadState} $\ast$ {\em state})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_aea755013a6e0d4b31968c7b95ae24750}
Sets the pointer to the thread state. 


\begin{DoxyCode}
355 { thread = state; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_ad1c2ae5b668e7024fd2b0f956aefaa4e}{
\index{InOrderDynInst@{InOrderDynInst}!setTid@{setTid}}
\index{setTid@{setTid}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setTid}]{\setlength{\rightskip}{0pt plus 5cm}void setTid ({\bf ThreadID} {\em tid})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_ad1c2ae5b668e7024fd2b0f956aefaa4e}
Sets the thread id. 


\begin{DoxyCode}
348 { threadNumber = tid; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a4cd838b59165907871b7de050d39e560}{
\index{InOrderDynInst@{InOrderDynInst}!setVpn@{setVpn}}
\index{setVpn@{setVpn}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{setVpn}]{\setlength{\rightskip}{0pt plus 5cm}void setVpn (int {\em id})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a4cd838b59165907871b7de050d39e560}



\begin{DoxyCode}
350 { virtProcNumber = id; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a461205960be9d52e9beda48a77e9c600}{
\index{InOrderDynInst@{InOrderDynInst}!simPalCheck@{simPalCheck}}
\index{simPalCheck@{simPalCheck}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{simPalCheck}]{\setlength{\rightskip}{0pt plus 5cm}bool simPalCheck (int {\em palFunc})}}
\label{classInOrderDynInst_a461205960be9d52e9beda48a77e9c600}



\begin{DoxyCode}
328 {
329 #if THE_ISA != ALPHA_ISA
330     panic("simPalCheck called, but PAL only exists in Alpha!\n");
331 #endif
332     return this->cpu->simPalCheck(palFunc, this->threadNumber);
333 }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a9353aea3dfe673b88a4a96163d58759f}{
\index{InOrderDynInst@{InOrderDynInst}!srcRegIdx@{srcRegIdx}}
\index{srcRegIdx@{srcRegIdx}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{srcRegIdx}]{\setlength{\rightskip}{0pt plus 5cm}{\bf RegIndex} srcRegIdx (int {\em i}) const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a9353aea3dfe673b88a4a96163d58759f}
Returns the logical register index of the i'th source register. 


\begin{DoxyCode}
703 { return staticInst->srcRegIdx(i); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a36e0b96120fcbbc2ee8699158f7be5c2}{
\index{InOrderDynInst@{InOrderDynInst}!syscall@{syscall}}
\index{syscall@{syscall}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{syscall}]{\setlength{\rightskip}{0pt plus 5cm}void syscall (int64\_\-t {\em callnum})}}
\label{classInOrderDynInst_a36e0b96120fcbbc2ee8699158f7be5c2}
Emulates a syscall. 


\begin{DoxyCode}
337 {
338     if (FullSystem)
339         panic("Syscall emulation isn't available in FS mode.\n");
340 
341     syscallNum = callnum;
342     cpu->syscallContext(NoFault, this->threadNumber, this);
343 }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_ad33756f3e96ee445dca8d69b1dd8709c}{
\index{InOrderDynInst@{InOrderDynInst}!tcBase@{tcBase}}
\index{tcBase@{tcBase}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{tcBase}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ThreadContext}$\ast$ tcBase ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_ad33756f3e96ee445dca8d69b1dd8709c}
Returns the thread context. 


\begin{DoxyCode}
358 { return thread->getTC(); }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_ac74f75adb89c94e4387498067f5567ff}{
\index{InOrderDynInst@{InOrderDynInst}!trap@{trap}}
\index{trap@{trap}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{trap}]{\setlength{\rightskip}{0pt plus 5cm}void trap ({\bf Fault} {\em fault})}}
\label{classInOrderDynInst_ac74f75adb89c94e4387498067f5567ff}
Traps to handle specified fault. 


\begin{DoxyCode}
321 {
322     this->cpu->trap(fault, this->threadNumber, this);
323 }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a4f1222744b70f43999a2f9a0455eb44f}{
\index{InOrderDynInst@{InOrderDynInst}!unsetMemAddr@{unsetMemAddr}}
\index{unsetMemAddr@{unsetMemAddr}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{unsetMemAddr}]{\setlength{\rightskip}{0pt plus 5cm}void unsetMemAddr ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a4f1222744b70f43999a2f9a0455eb44f}



\begin{DoxyCode}
654     { memAddrReady = false;}
\end{DoxyCode}
\hypertarget{classInOrderDynInst_a3720de22b955e2c018eac091cd9247cc}{
\index{InOrderDynInst@{InOrderDynInst}!validMemAddr@{validMemAddr}}
\index{validMemAddr@{validMemAddr}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{validMemAddr}]{\setlength{\rightskip}{0pt plus 5cm}bool validMemAddr ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classInOrderDynInst_a3720de22b955e2c018eac091cd9247cc}



\begin{DoxyCode}
648     { return memAddrReady; }
\end{DoxyCode}
\hypertarget{classInOrderDynInst_ad46c5edeb1ee9b60445f3e26364e2c5e}{
\index{InOrderDynInst@{InOrderDynInst}!writeMem@{writeMem}}
\index{writeMem@{writeMem}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{writeMem}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Fault} writeMem (uint8\_\-t $\ast$ {\em data}, \/  unsigned {\em size}, \/  {\bf Addr} {\em addr}, \/  unsigned {\em flags}, \/  uint64\_\-t $\ast$ {\em res})}}
\label{classInOrderDynInst_ad46c5edeb1ee9b60445f3e26364e2c5e}



\begin{DoxyCode}
618 {
619     return cpu->write(this, data, size, addr, flags, res);
620 }
\end{DoxyCode}


\subsection{変数}
\hypertarget{classInOrderDynInst_aab81c62ecc0c9bae628449fc2875a2e3}{
\index{InOrderDynInst@{InOrderDynInst}!\_\-destRegIdx@{\_\-destRegIdx}}
\index{\_\-destRegIdx@{\_\-destRegIdx}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{\_\-destRegIdx}]{\setlength{\rightskip}{0pt plus 5cm}{\bf PhysRegIndex} {\bf \_\-destRegIdx}\mbox{[}MaxInstDestRegs\mbox{]}}}
\label{classInOrderDynInst_aab81c62ecc0c9bae628449fc2875a2e3}
Physical register index of the destination registers of this instruction. \hypertarget{classInOrderDynInst_a44085d1f8566ca30fef0c6787999c79b}{
\index{InOrderDynInst@{InOrderDynInst}!\_\-flatDestRegIdx@{\_\-flatDestRegIdx}}
\index{\_\-flatDestRegIdx@{\_\-flatDestRegIdx}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{\_\-flatDestRegIdx}]{\setlength{\rightskip}{0pt plus 5cm}TheISA::RegIndex {\bf \_\-flatDestRegIdx}\mbox{[}TheISA::MaxInstDestRegs\mbox{]}}}
\label{classInOrderDynInst_a44085d1f8566ca30fef0c6787999c79b}
Flattened register index of the destination registers of this instruction. \hypertarget{classInOrderDynInst_a4b49f0a3efb36ac8c8e0de99b9ea33cc}{
\index{InOrderDynInst@{InOrderDynInst}!\_\-flatSrcRegIdx@{\_\-flatSrcRegIdx}}
\index{\_\-flatSrcRegIdx@{\_\-flatSrcRegIdx}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{\_\-flatSrcRegIdx}]{\setlength{\rightskip}{0pt plus 5cm}TheISA::RegIndex {\bf \_\-flatSrcRegIdx}\mbox{[}TheISA::MaxInstSrcRegs\mbox{]}}}
\label{classInOrderDynInst_a4b49f0a3efb36ac8c8e0de99b9ea33cc}
Flattened register index of the source registers of this instruction. \hypertarget{classInOrderDynInst_a11e21e74ba2438f42d888b1e80d6de27}{
\index{InOrderDynInst@{InOrderDynInst}!\_\-prevDestRegIdx@{\_\-prevDestRegIdx}}
\index{\_\-prevDestRegIdx@{\_\-prevDestRegIdx}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{\_\-prevDestRegIdx}]{\setlength{\rightskip}{0pt plus 5cm}{\bf PhysRegIndex} {\bf \_\-prevDestRegIdx}\mbox{[}MaxInstDestRegs\mbox{]}}}
\label{classInOrderDynInst_a11e21e74ba2438f42d888b1e80d6de27}
Physical register index of the previous producers of the architected destinations. \hypertarget{classInOrderDynInst_a125f1037e43155d592320e6c70a09b6b}{
\index{InOrderDynInst@{InOrderDynInst}!\_\-readySrcRegIdx@{\_\-readySrcRegIdx}}
\index{\_\-readySrcRegIdx@{\_\-readySrcRegIdx}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{\_\-readySrcRegIdx}]{\setlength{\rightskip}{0pt plus 5cm}bool {\bf \_\-readySrcRegIdx}\mbox{[}MaxInstSrcRegs\mbox{]}}}
\label{classInOrderDynInst_a125f1037e43155d592320e6c70a09b6b}
Whether or not the source register is ready. \begin{Desc}
\item[\hyperlink{todo__todo000017}{TODO}]: Not sure this should be here vs the derived class. \end{Desc}
\hypertarget{classInOrderDynInst_a4b535dc40624a3cf929b90739a59119c}{
\index{InOrderDynInst@{InOrderDynInst}!\_\-srcRegIdx@{\_\-srcRegIdx}}
\index{\_\-srcRegIdx@{\_\-srcRegIdx}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{\_\-srcRegIdx}]{\setlength{\rightskip}{0pt plus 5cm}{\bf PhysRegIndex} {\bf \_\-srcRegIdx}\mbox{[}MaxInstSrcRegs\mbox{]}}}
\label{classInOrderDynInst_a4b535dc40624a3cf929b90739a59119c}
Physical register index of the source registers of this instruction. \hypertarget{classInOrderDynInst_a03f3e3cd7500e78001075b53eab05a53}{
\index{InOrderDynInst@{InOrderDynInst}!asid@{asid}}
\index{asid@{asid}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{asid}]{\setlength{\rightskip}{0pt plus 5cm}short {\bf asid}}}
\label{classInOrderDynInst_a03f3e3cd7500e78001075b53eab05a53}
data address space ID, for loads \& stores. \hypertarget{classInOrderDynInst_a94ce1589c2fca1b4f1748d1ec3d672ed}{
\index{InOrderDynInst@{InOrderDynInst}!backSked@{backSked}}
\index{backSked@{backSked}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{backSked}]{\setlength{\rightskip}{0pt plus 5cm}{\bf RSkedPtr} {\bf backSked}}}
\label{classInOrderDynInst_a94ce1589c2fca1b4f1748d1ec3d672ed}
\hypertarget{classInOrderDynInst_a0aedf075a6afb4432fe7ea72e5ecbb29}{
\index{InOrderDynInst@{InOrderDynInst}!backSked\_\-end@{backSked\_\-end}}
\index{backSked\_\-end@{backSked\_\-end}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{backSked\_\-end}]{\setlength{\rightskip}{0pt plus 5cm}{\bf RSkedIt} {\bf backSked\_\-end}}}
\label{classInOrderDynInst_a0aedf075a6afb4432fe7ea72e5ecbb29}
\hypertarget{classInOrderDynInst_a41d682c28d0f49e04393c52815808782}{
\index{InOrderDynInst@{InOrderDynInst}!cpu@{cpu}}
\index{cpu@{cpu}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{cpu}]{\setlength{\rightskip}{0pt plus 5cm}{\bf InOrderCPU}$\ast$ {\bf cpu}}}
\label{classInOrderDynInst_a41d682c28d0f49e04393c52815808782}
Pointer to the Impl's CPU object. \hypertarget{classInOrderDynInst_aa726453ebacb0095c190bcbab2826c87}{
\index{InOrderDynInst@{InOrderDynInst}!curResSlot@{curResSlot}}
\index{curResSlot@{curResSlot}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{curResSlot}]{\setlength{\rightskip}{0pt plus 5cm}unsigned {\bf curResSlot}}}
\label{classInOrderDynInst_aa726453ebacb0095c190bcbab2826c87}
\hypertarget{classInOrderDynInst_a1d3798dea407450f2597b9d2b5fd7c2f}{
\index{InOrderDynInst@{InOrderDynInst}!curSkedEntry@{curSkedEntry}}
\index{curSkedEntry@{curSkedEntry}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{curSkedEntry}]{\setlength{\rightskip}{0pt plus 5cm}{\bf RSkedIt} {\bf curSkedEntry}}}
\label{classInOrderDynInst_a1d3798dea407450f2597b9d2b5fd7c2f}
\hypertarget{classInOrderDynInst_a15297c5fb430116b63bb672c74c8fac2}{
\index{InOrderDynInst@{InOrderDynInst}!dataMemReq@{dataMemReq}}
\index{dataMemReq@{dataMemReq}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{dataMemReq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf RequestPtr} {\bf dataMemReq}}}
\label{classInOrderDynInst_a15297c5fb430116b63bb672c74c8fac2}
\hypertarget{classInOrderDynInst_a4c89b34e605b9d5398d51e8d754035de}{
\index{InOrderDynInst@{InOrderDynInst}!eaCalcDone@{eaCalcDone}}
\index{eaCalcDone@{eaCalcDone}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{eaCalcDone}]{\setlength{\rightskip}{0pt plus 5cm}bool {\bf eaCalcDone}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classInOrderDynInst_a4c89b34e605b9d5398d51e8d754035de}
Whether or not the effective address calculation is completed. \begin{Desc}
\item[\hyperlink{todo__todo000021}{TODO}]: Consider if this is necessary or not. \end{Desc}
\hypertarget{classInOrderDynInst_a1097c58b547d58e4544cbf31fa68a390}{
\index{InOrderDynInst@{InOrderDynInst}!effAddr@{effAddr}}
\index{effAddr@{effAddr}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{effAddr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} {\bf effAddr}}}
\label{classInOrderDynInst_a1097c58b547d58e4544cbf31fa68a390}
The effective virtual address (lds \& stores only). \hypertarget{classInOrderDynInst_a68714ceb74c60ea7ef5dec335bb6c5d7}{
\index{InOrderDynInst@{InOrderDynInst}!fault@{fault}}
\index{fault@{fault}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{fault}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Fault} {\bf fault}}}
\label{classInOrderDynInst_a68714ceb74c60ea7ef5dec335bb6c5d7}
The kind of fault this instruction has generated. \hypertarget{classInOrderDynInst_a6b197a69853684b56aa7016c2db75850}{
\index{InOrderDynInst@{InOrderDynInst}!fetchMemReq@{fetchMemReq}}
\index{fetchMemReq@{fetchMemReq}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{fetchMemReq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf RequestPtr} {\bf fetchMemReq}}}
\label{classInOrderDynInst_a6b197a69853684b56aa7016c2db75850}
\hypertarget{classInOrderDynInst_a76a3bb102c3f09d0f6f8e13682e9d5bf}{
\index{InOrderDynInst@{InOrderDynInst}!frontSked@{frontSked}}
\index{frontSked@{frontSked}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{frontSked}]{\setlength{\rightskip}{0pt plus 5cm}{\bf RSkedPtr} {\bf frontSked}}}
\label{classInOrderDynInst_a76a3bb102c3f09d0f6f8e13682e9d5bf}
\hypertarget{classInOrderDynInst_a7570b2e0b2d325cc85f03fbd5511a1dd}{
\index{InOrderDynInst@{InOrderDynInst}!frontSked\_\-end@{frontSked\_\-end}}
\index{frontSked\_\-end@{frontSked\_\-end}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{frontSked\_\-end}]{\setlength{\rightskip}{0pt plus 5cm}{\bf RSkedIt} {\bf frontSked\_\-end}}}
\label{classInOrderDynInst_a7570b2e0b2d325cc85f03fbd5511a1dd}
\hypertarget{classInOrderDynInst_a45ed792dccd6209b351f17b77d3e05bc}{
\index{InOrderDynInst@{InOrderDynInst}!inFrontEnd@{inFrontEnd}}
\index{inFrontEnd@{inFrontEnd}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{inFrontEnd}]{\setlength{\rightskip}{0pt plus 5cm}bool {\bf inFrontEnd}}}
\label{classInOrderDynInst_a45ed792dccd6209b351f17b77d3e05bc}
\hypertarget{classInOrderDynInst_a19e374b98940ff65bd4d9d17f198738c}{
\index{InOrderDynInst@{InOrderDynInst}!instcount@{instcount}}
\index{instcount@{instcount}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{instcount}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf instcount} = 0\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classInOrderDynInst_a19e374b98940ff65bd4d9d17f198738c}
Count of total number of dynamic instructions. \hypertarget{classInOrderDynInst_aaa54d2440fad0984a0a8edbcade8c26f}{
\index{InOrderDynInst@{InOrderDynInst}!instEffAddr@{instEffAddr}}
\index{instEffAddr@{instEffAddr}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{instEffAddr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} {\bf instEffAddr}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classInOrderDynInst_aaa54d2440fad0984a0a8edbcade8c26f}
Instruction effective address. \begin{Desc}
\item[\hyperlink{todo__todo000020}{TODO}]: Consider if this is necessary or not. \end{Desc}
\hypertarget{classInOrderDynInst_ae774064514a3dc6a8d932c1fb975d37f}{
\index{InOrderDynInst@{InOrderDynInst}!instListIt@{instListIt}}
\index{instListIt@{instListIt}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{instListIt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ListIt} {\bf instListIt}}}
\label{classInOrderDynInst_ae774064514a3dc6a8d932c1fb975d37f}
Iterator pointing to this \hyperlink{classBaseDynInst}{BaseDynInst} in the list of all \hyperlink{namespaceinsts}{insts}. \hypertarget{classInOrderDynInst_a55a0fc52567dcc9b92b49d263cf0fb65}{
\index{InOrderDynInst@{InOrderDynInst}!instResult@{instResult}}
\index{instResult@{instResult}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{instResult}]{\setlength{\rightskip}{0pt plus 5cm}{\bf InstResult} {\bf instResult}\mbox{[}MaxInstDestRegs\mbox{]}}}
\label{classInOrderDynInst_a55a0fc52567dcc9b92b49d263cf0fb65}
The result of the instruction; assumes for now that there's only one destination register. \hypertarget{classInOrderDynInst_aaf92019c0f8bc5367efa5d86afbcdf7d}{
\index{InOrderDynInst@{InOrderDynInst}!instSrc@{instSrc}}
\index{instSrc@{instSrc}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{instSrc}]{\setlength{\rightskip}{0pt plus 5cm}{\bf InstValue} {\bf instSrc}\mbox{[}MaxInstSrcRegs\mbox{]}}}
\label{classInOrderDynInst_aaf92019c0f8bc5367efa5d86afbcdf7d}
The source of the instruction; assumes for now that there's only one destination register. \hypertarget{classInOrderDynInst_a3f140b7af15b1d63fd19728f240c7260}{
\index{InOrderDynInst@{InOrderDynInst}!loadData@{loadData}}
\index{loadData@{loadData}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{loadData}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t {\bf loadData}\mbox{[}4\mbox{]}}}
\label{classInOrderDynInst_a3f140b7af15b1d63fd19728f240c7260}
Data used for a store for operation. \hypertarget{classInOrderDynInst_a543896e8c656ce7cce978a1ec4d29afe}{
\index{InOrderDynInst@{InOrderDynInst}!lqIdx@{lqIdx}}
\index{lqIdx@{lqIdx}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{lqIdx}]{\setlength{\rightskip}{0pt plus 5cm}int16\_\-t {\bf lqIdx}}}
\label{classInOrderDynInst_a543896e8c656ce7cce978a1ec4d29afe}
Load queue index. \hypertarget{classInOrderDynInst_ae5b093c34f706d06da52bf675cde59b7}{
\index{InOrderDynInst@{InOrderDynInst}!memAddr@{memAddr}}
\index{memAddr@{memAddr}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{memAddr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} {\bf memAddr}}}
\label{classInOrderDynInst_ae5b093c34f706d06da52bf675cde59b7}
\hyperlink{classAddress}{Address} to get/write data from/to \hypertarget{classInOrderDynInst_a5221fc01c16ee159462069b0e45a4159}{
\index{InOrderDynInst@{InOrderDynInst}!memAddrReady@{memAddrReady}}
\index{memAddrReady@{memAddrReady}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{memAddrReady}]{\setlength{\rightskip}{0pt plus 5cm}bool {\bf memAddrReady}}}
\label{classInOrderDynInst_a5221fc01c16ee159462069b0e45a4159}
\hypertarget{classInOrderDynInst_a9c9a186aff5eddf449916952b8398116}{
\index{InOrderDynInst@{InOrderDynInst}!memData@{memData}}
\index{memData@{memData}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{memData}]{\setlength{\rightskip}{0pt plus 5cm}uint8\_\-t$\ast$ {\bf memData}}}
\label{classInOrderDynInst_a9c9a186aff5eddf449916952b8398116}
Pointer to the data for the memory access. \hypertarget{classInOrderDynInst_aba29e5174ccb47ac17cc2ff228a8e2af}{
\index{InOrderDynInst@{InOrderDynInst}!memReqFlags@{memReqFlags}}
\index{memReqFlags@{memReqFlags}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{memReqFlags}]{\setlength{\rightskip}{0pt plus 5cm}unsigned {\bf memReqFlags}}}
\label{classInOrderDynInst_aba29e5174ccb47ac17cc2ff228a8e2af}
The memory request flags (from translation). \hypertarget{classInOrderDynInst_aaab230be315fbb99b9c86db93dd06519}{
\index{InOrderDynInst@{InOrderDynInst}!memTime@{memTime}}
\index{memTime@{memTime}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{memTime}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Tick} {\bf memTime}}}
\label{classInOrderDynInst_aaab230be315fbb99b9c86db93dd06519}
\hypertarget{classInOrderDynInst_a73684821fd51938d851381ec91349774}{
\index{InOrderDynInst@{InOrderDynInst}!nextStage@{nextStage}}
\index{nextStage@{nextStage}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{nextStage}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf nextStage}}}
\label{classInOrderDynInst_a73684821fd51938d851381ec91349774}
\hypertarget{classInOrderDynInst_a26c717ec900acf936d937cd19b110ee7}{
\index{InOrderDynInst@{InOrderDynInst}!onInstList@{onInstList}}
\index{onInstList@{onInstList}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{onInstList}]{\setlength{\rightskip}{0pt plus 5cm}bool {\bf onInstList}}}
\label{classInOrderDynInst_a26c717ec900acf936d937cd19b110ee7}
\hypertarget{classInOrderDynInst_ad3585c83b0eac985107aa5a86e43e1b4}{
\index{InOrderDynInst@{InOrderDynInst}!pc@{pc}}
\index{pc@{pc}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{pc}]{\setlength{\rightskip}{0pt plus 5cm}TheISA::PCState {\bf pc}}}
\label{classInOrderDynInst_ad3585c83b0eac985107aa5a86e43e1b4}
PC of this instruction. \hypertarget{classInOrderDynInst_a159ce173047bae421effda8028f07d68}{
\index{InOrderDynInst@{InOrderDynInst}!physEffAddr@{physEffAddr}}
\index{physEffAddr@{physEffAddr}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{physEffAddr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} {\bf physEffAddr}}}
\label{classInOrderDynInst_a159ce173047bae421effda8028f07d68}
The effective physical address. \hypertarget{classInOrderDynInst_a5e713bb734d21ac79e0a697d5d47f17c}{
\index{InOrderDynInst@{InOrderDynInst}!predictTaken@{predictTaken}}
\index{predictTaken@{predictTaken}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{predictTaken}]{\setlength{\rightskip}{0pt plus 5cm}bool {\bf predictTaken}}}
\label{classInOrderDynInst_a5e713bb734d21ac79e0a697d5d47f17c}
\hypertarget{classInOrderDynInst_aebd0b135745958ac2bdfe9deeeb60d9f}{
\index{InOrderDynInst@{InOrderDynInst}!predPC@{predPC}}
\index{predPC@{predPC}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{predPC}]{\setlength{\rightskip}{0pt plus 5cm}TheISA::PCState {\bf predPC}}}
\label{classInOrderDynInst_aebd0b135745958ac2bdfe9deeeb60d9f}
Predicted next PC. \hypertarget{classInOrderDynInst_adb0d78d0489a3cf988fc32bca99ae9ec}{
\index{InOrderDynInst@{InOrderDynInst}!procDelaySlotOnMispred@{procDelaySlotOnMispred}}
\index{procDelaySlotOnMispred@{procDelaySlotOnMispred}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{procDelaySlotOnMispred}]{\setlength{\rightskip}{0pt plus 5cm}bool {\bf procDelaySlotOnMispred}}}
\label{classInOrderDynInst_adb0d78d0489a3cf988fc32bca99ae9ec}
\hypertarget{classInOrderDynInst_a958ef9d1a1e41749593c5efd215fde64}{
\index{InOrderDynInst@{InOrderDynInst}!readyRegs@{readyRegs}}
\index{readyRegs@{readyRegs}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{readyRegs}]{\setlength{\rightskip}{0pt plus 5cm}unsigned {\bf readyRegs}}}
\label{classInOrderDynInst_a958ef9d1a1e41749593c5efd215fde64}
How many source registers are ready. \hypertarget{classInOrderDynInst_a0baf46c33fa5906d6c21b3fcc0176acf}{
\index{InOrderDynInst@{InOrderDynInst}!req@{req}}
\index{req@{req}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{req}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Request}$\ast$ {\bf req}}}
\label{classInOrderDynInst_a0baf46c33fa5906d6c21b3fcc0176acf}
The memory request. \hypertarget{classInOrderDynInst_a2d0462f627124fbb754758da6abbc508}{
\index{InOrderDynInst@{InOrderDynInst}!reqList@{reqList}}
\index{reqList@{reqList}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{reqList}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std::list}$<${\bf ResourceRequest}$\ast$$>$ {\bf reqList}}}
\label{classInOrderDynInst_a2d0462f627124fbb754758da6abbc508}
List of active resource requests for this instruction \hypertarget{classInOrderDynInst_af9da73f56d2d0e7fd5009b70c4cf3542}{
\index{InOrderDynInst@{InOrderDynInst}!seqNum@{seqNum}}
\index{seqNum@{seqNum}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{seqNum}]{\setlength{\rightskip}{0pt plus 5cm}{\bf InstSeqNum} {\bf seqNum}}}
\label{classInOrderDynInst_af9da73f56d2d0e7fd5009b70c4cf3542}
The sequence number of the instruction. \hypertarget{classInOrderDynInst_a69bff60f1682c6b24a1e023449dc8599}{
\index{InOrderDynInst@{InOrderDynInst}!split2ndAccess@{split2ndAccess}}
\index{split2ndAccess@{split2ndAccess}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{split2ndAccess}]{\setlength{\rightskip}{0pt plus 5cm}bool {\bf split2ndAccess}}}
\label{classInOrderDynInst_a69bff60f1682c6b24a1e023449dc8599}
\hypertarget{classInOrderDynInst_a0806e99bb6acc422fecdc362ab52e0fb}{
\index{InOrderDynInst@{InOrderDynInst}!split2ndAddr@{split2ndAddr}}
\index{split2ndAddr@{split2ndAddr}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{split2ndAddr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} {\bf split2ndAddr}}}
\label{classInOrderDynInst_a0806e99bb6acc422fecdc362ab52e0fb}
\hypertarget{classInOrderDynInst_a67e05388daad2587748ac0be821aa177}{
\index{InOrderDynInst@{InOrderDynInst}!split2ndData@{split2ndData}}
\index{split2ndData@{split2ndData}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{split2ndData}]{\setlength{\rightskip}{0pt plus 5cm}uint8\_\-t {\bf split2ndData}}}
\label{classInOrderDynInst_a67e05388daad2587748ac0be821aa177}
\hypertarget{classInOrderDynInst_ad578ac3267a002a2295bf404d592d230}{
\index{InOrderDynInst@{InOrderDynInst}!split2ndDataPtr@{split2ndDataPtr}}
\index{split2ndDataPtr@{split2ndDataPtr}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{split2ndDataPtr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf PacketDataPtr} {\bf split2ndDataPtr}}}
\label{classInOrderDynInst_ad578ac3267a002a2295bf404d592d230}
\hypertarget{classInOrderDynInst_a5d4cde6a49e8b06c4a287826a2a613ca}{
\index{InOrderDynInst@{InOrderDynInst}!split2ndFlags@{split2ndFlags}}
\index{split2ndFlags@{split2ndFlags}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{split2ndFlags}]{\setlength{\rightskip}{0pt plus 5cm}unsigned {\bf split2ndFlags}}}
\label{classInOrderDynInst_a5d4cde6a49e8b06c4a287826a2a613ca}
\hypertarget{classInOrderDynInst_a4d1742389cca9d215d9254a773bcb95e}{
\index{InOrderDynInst@{InOrderDynInst}!split2ndSize@{split2ndSize}}
\index{split2ndSize@{split2ndSize}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{split2ndSize}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf split2ndSize}}}
\label{classInOrderDynInst_a4d1742389cca9d215d9254a773bcb95e}
\hypertarget{classInOrderDynInst_af037e6afcef132350a91b1b05fce6be6}{
\index{InOrderDynInst@{InOrderDynInst}!split2ndStoreDataPtr@{split2ndStoreDataPtr}}
\index{split2ndStoreDataPtr@{split2ndStoreDataPtr}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{split2ndStoreDataPtr}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t$\ast$ {\bf split2ndStoreDataPtr}}}
\label{classInOrderDynInst_af037e6afcef132350a91b1b05fce6be6}
\hypertarget{classInOrderDynInst_a4b500cc3ae944ca5dfb33172495d1609}{
\index{InOrderDynInst@{InOrderDynInst}!splitFinishCnt@{splitFinishCnt}}
\index{splitFinishCnt@{splitFinishCnt}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{splitFinishCnt}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf splitFinishCnt}}}
\label{classInOrderDynInst_a4b500cc3ae944ca5dfb33172495d1609}
\hypertarget{classInOrderDynInst_a55dbaa3952b31a58d0fa51040f21604f}{
\index{InOrderDynInst@{InOrderDynInst}!splitInst@{splitInst}}
\index{splitInst@{splitInst}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{splitInst}]{\setlength{\rightskip}{0pt plus 5cm}bool {\bf splitInst}}}
\label{classInOrderDynInst_a55dbaa3952b31a58d0fa51040f21604f}
\hypertarget{classInOrderDynInst_ad34f8068ae08b57fe5fadc06a187c1dd}{
\index{InOrderDynInst@{InOrderDynInst}!splitInstSked@{splitInstSked}}
\index{splitInstSked@{splitInstSked}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{splitInstSked}]{\setlength{\rightskip}{0pt plus 5cm}bool {\bf splitInstSked}}}
\label{classInOrderDynInst_ad34f8068ae08b57fe5fadc06a187c1dd}
\hypertarget{classInOrderDynInst_a3974fb27b5e46c2f3f3e7f1a61581fe5}{
\index{InOrderDynInst@{InOrderDynInst}!splitMemData@{splitMemData}}
\index{splitMemData@{splitMemData}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{splitMemData}]{\setlength{\rightskip}{0pt plus 5cm}{\bf PacketDataPtr} {\bf splitMemData}}}
\label{classInOrderDynInst_a3974fb27b5e46c2f3f3e7f1a61581fe5}
\hypertarget{classInOrderDynInst_ae38d52dfdfc8e28012f2a36e4a8833a0}{
\index{InOrderDynInst@{InOrderDynInst}!splitMemReq@{splitMemReq}}
\index{splitMemReq@{splitMemReq}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{splitMemReq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf RequestPtr} {\bf splitMemReq}}}
\label{classInOrderDynInst_ae38d52dfdfc8e28012f2a36e4a8833a0}
\hypertarget{classInOrderDynInst_a9f5a94c5a008c1580f89d38e425a6528}{
\index{InOrderDynInst@{InOrderDynInst}!sqIdx@{sqIdx}}
\index{sqIdx@{sqIdx}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{sqIdx}]{\setlength{\rightskip}{0pt plus 5cm}int16\_\-t {\bf sqIdx}}}
\label{classInOrderDynInst_a9f5a94c5a008c1580f89d38e425a6528}
Store queue index. \hypertarget{classInOrderDynInst_af84b7d3bf213abe92efa728d6e2ff135}{
\index{InOrderDynInst@{InOrderDynInst}!squashingStage@{squashingStage}}
\index{squashingStage@{squashingStage}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{squashingStage}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf squashingStage}}}
\label{classInOrderDynInst_af84b7d3bf213abe92efa728d6e2ff135}
\hypertarget{classInOrderDynInst_a34292b1418c46ca63c892e7826510d77}{
\index{InOrderDynInst@{InOrderDynInst}!squashSeqNum@{squashSeqNum}}
\index{squashSeqNum@{squashSeqNum}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{squashSeqNum}]{\setlength{\rightskip}{0pt plus 5cm}{\bf InstSeqNum} {\bf squashSeqNum}}}
\label{classInOrderDynInst_a34292b1418c46ca63c892e7826510d77}
If this instruction is squashing, the number should we squash behind. \hypertarget{classInOrderDynInst_a6799d48af805bf0bd72441e882589a6a}{
\index{InOrderDynInst@{InOrderDynInst}!staticInst@{staticInst}}
\index{staticInst@{staticInst}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{staticInst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StaticInstPtr} {\bf staticInst}}}
\label{classInOrderDynInst_a6799d48af805bf0bd72441e882589a6a}
The \hyperlink{classStaticInst}{StaticInst} used by this \hyperlink{classBaseDynInst}{BaseDynInst}. \hypertarget{classInOrderDynInst_aa3a3e4b13899ec096589e2e0c76f25bc}{
\index{InOrderDynInst@{InOrderDynInst}!status@{status}}
\index{status@{status}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{status}]{\setlength{\rightskip}{0pt plus 5cm}std::bitset$<$NumStatus$>$ {\bf status}}}
\label{classInOrderDynInst_aa3a3e4b13899ec096589e2e0c76f25bc}
The status of this \hyperlink{classBaseDynInst}{BaseDynInst}. Several bits can be set. \hypertarget{classInOrderDynInst_aa8b3ce2cb083b44a6a713b4e35f566ef}{
\index{InOrderDynInst@{InOrderDynInst}!storeData@{storeData}}
\index{storeData@{storeData}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{storeData}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t {\bf storeData}\mbox{[}4\mbox{]}}}
\label{classInOrderDynInst_aa8b3ce2cb083b44a6a713b4e35f566ef}
Data used for a store for operation. \hypertarget{classInOrderDynInst_a7d7da113347fdefcd5ad59f29769df0b}{
\index{InOrderDynInst@{InOrderDynInst}!syscallNum@{syscallNum}}
\index{syscallNum@{syscallNum}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{syscallNum}]{\setlength{\rightskip}{0pt plus 5cm}short {\bf syscallNum}}}
\label{classInOrderDynInst_a7d7da113347fdefcd5ad59f29769df0b}
\hypertarget{classInOrderDynInst_ac297691c06a1cd4769d8eba7822395b9}{
\index{InOrderDynInst@{InOrderDynInst}!thread@{thread}}
\index{thread@{thread}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{thread}]{\setlength{\rightskip}{0pt plus 5cm}{\bf InOrderThreadState}$\ast$ {\bf thread}}}
\label{classInOrderDynInst_ac297691c06a1cd4769d8eba7822395b9}
Pointer to the thread state. \hypertarget{classInOrderDynInst_ae714c38dca501686b9cb14dad9a009db}{
\index{InOrderDynInst@{InOrderDynInst}!threadNumber@{threadNumber}}
\index{threadNumber@{threadNumber}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{threadNumber}]{\setlength{\rightskip}{0pt plus 5cm}short {\bf threadNumber}}}
\label{classInOrderDynInst_ae714c38dca501686b9cb14dad9a009db}
The thread this instruction is from. \hypertarget{classInOrderDynInst_a645e08725d4990fa97be7b032784866c}{
\index{InOrderDynInst@{InOrderDynInst}!totalSize@{totalSize}}
\index{totalSize@{totalSize}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{totalSize}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf totalSize}}}
\label{classInOrderDynInst_a645e08725d4990fa97be7b032784866c}
\hypertarget{classInOrderDynInst_ab6afba48e8363686299580a3df05dd43}{
\index{InOrderDynInst@{InOrderDynInst}!traceData@{traceData}}
\index{traceData@{traceData}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{traceData}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Trace::InOrderTraceRecord}$\ast$ {\bf traceData}}}
\label{classInOrderDynInst_ab6afba48e8363686299580a3df05dd43}
InstRecord that tracks this instructions. \hypertarget{classInOrderDynInst_a1f5f5e69ef26bddaea88b672235dbc59}{
\index{InOrderDynInst@{InOrderDynInst}!virtProcNumber@{virtProcNumber}}
\index{virtProcNumber@{virtProcNumber}!InOrderDynInst@{InOrderDynInst}}
\subsubsection[{virtProcNumber}]{\setlength{\rightskip}{0pt plus 5cm}short {\bf virtProcNumber}}}
\label{classInOrderDynInst_a1f5f5e69ef26bddaea88b672235dbc59}
The virtual processor number 

このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
cpu/inorder/\hyperlink{inorder__dyn__inst_8hh}{inorder\_\-dyn\_\-inst.hh}\item 
cpu/inorder/\hyperlink{inorder__dyn__inst_8cc}{inorder\_\-dyn\_\-inst.cc}\end{DoxyCompactItemize}
