# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../project_David-fpga.srcs/sources_1/imports/new/UART_RX.vhd" \
"../../../../../project_David-fpga.srcs/sources_1/imports/new/UART_SCOM.vhd" \
"../../../../../project_David-fpga.srcs/sources_1/imports/new/UART_TX.vhd" \
"../../../../../project_David-fpga.srcs/sources_1/imports/new/byte_gen.vhd" \
"../../../../../project_David-fpga.srcs/sources_1/imports/new/freq_div.vhd" \
"../../../../../project_David-fpga.srcs/sources_1/imports/new/id_code_gen.vhd" \
"../../../../project_6.srcs/sim_1/new/UART_TB.vhd" \

# Do not sort compile order
nosort
