// -----------------------------------------------------------------------------
// Simulation: HW2 simple mips CPU
// -----------------------------------------------------------------------------

// testbench
// -----------------------------------------------------------------------------
./00_TESTBED/testbed.v
./00_TESTBED/inst_mem.vp
./00_TESTBED/data_mem.vp

// design files
// -----------------------------------------------------------------------------
./define.v
./core.v
./reg_manage.v
./alu.v

