// Seed: 1917629424
`define pp_4 0
module module_0 (
    input logic id_0,
    output logic id_1,
    input logic id_2,
    output id_3
);
  assign id_3 = id_2;
endmodule
