dram__bytes, dram__bytes_read
dram__bytes, dram__bytes_write
dram__bytes, gpu__time_duration
dram__bytes, l1tex__f_tex2sm_cycles_stalled
dram__bytes, l1tex__m_l1tex2xbar_req_cycles_stalled
dram__bytes, l1tex__m_xbar2l1tex_read_bytes
dram__bytes, l1tex__m_xbar2l1tex_read_sectors
dram__bytes, l1tex__t_bytes
dram__bytes, l1tex__t_bytes_lookup_hit
dram__bytes, l1tex__t_bytes_lookup_miss
dram__bytes, l1tex__t_sector_hit_rate
dram__bytes, l1tex__t_sectors
dram__bytes, l1tex__texin_cycles_stalled_on_tsl1_miss
dram__bytes, l1tex__texin_requests
dram__bytes, l1tex__texin_sm2tex_req_cycles_stalled
dram__bytes, lts__d_sectors
dram__bytes, lts__t_bytes
dram__bytes, lts__t_request_hit_rate
dram__bytes, lts__t_requests
dram__bytes, lts__t_sector_hit_rate
dram__bytes, lts__t_sectors
dram__bytes, lts__t_tag_requests
dram__bytes, lts__t_tag_requests_hit
dram__bytes, lts__t_tag_requests_miss
dram__bytes, pcie__read_bytes
dram__bytes, pcie__write_bytes
dram__bytes, sm__inst_executed
dram__bytes, sm__inst_executed_op_ldsm
dram__bytes, sm__inst_executed_pipe_adu
dram__bytes, sm__inst_executed_pipe_alu
dram__bytes, sm__inst_executed_pipe_cbu
dram__bytes, sm__inst_executed_pipe_fma
dram__bytes, sm__inst_executed_pipe_fma_type_fp16
dram__bytes, sm__inst_executed_pipe_fmaheavy
dram__bytes, sm__inst_executed_pipe_fmalite
dram__bytes, sm__inst_executed_pipe_fp64
dram__bytes, sm__inst_executed_pipe_ipa
dram__bytes, sm__inst_executed_pipe_lsu
dram__bytes, sm__inst_executed_pipe_tensor
dram__bytes, sm__inst_executed_pipe_tex
dram__bytes, sm__inst_executed_pipe_uniform
dram__bytes, sm__inst_executed_pipe_xu
dram__bytes, sm__inst_issued
dram__bytes, sm__issue_active
dram__bytes, sm__pipe_alu_cycles_active
dram__bytes, sm__pipe_fma_cycles_active
dram__bytes, sm__pipe_fmaheavy_cycles_active
dram__bytes, sm__pipe_fmalite_cycles_active
dram__bytes, sm__pipe_fp64_cycles_active
dram__bytes, sm__pipe_tensor_cycles_active
dram__bytes_read, dram__bytes_write
dram__bytes_read, gpu__time_duration
dram__bytes_read, l1tex__f_tex2sm_cycles_stalled
dram__bytes_read, l1tex__m_l1tex2xbar_req_cycles_stalled
dram__bytes_read, l1tex__m_xbar2l1tex_read_bytes
dram__bytes_read, l1tex__m_xbar2l1tex_read_sectors
dram__bytes_read, l1tex__t_bytes
dram__bytes_read, l1tex__t_bytes_lookup_hit
dram__bytes_read, l1tex__t_bytes_lookup_miss
dram__bytes_read, l1tex__t_sector_hit_rate
dram__bytes_read, l1tex__t_sectors
dram__bytes_read, l1tex__texin_cycles_stalled_on_tsl1_miss
dram__bytes_read, l1tex__texin_requests
dram__bytes_read, l1tex__texin_sm2tex_req_cycles_stalled
dram__bytes_read, lts__d_sectors
dram__bytes_read, lts__t_bytes
dram__bytes_read, lts__t_request_hit_rate
dram__bytes_read, lts__t_requests
dram__bytes_read, lts__t_sector_hit_rate
dram__bytes_read, lts__t_sectors
dram__bytes_read, lts__t_tag_requests
dram__bytes_read, lts__t_tag_requests_hit
dram__bytes_read, lts__t_tag_requests_miss
dram__bytes_read, pcie__read_bytes
dram__bytes_read, pcie__write_bytes
dram__bytes_read, sm__inst_executed
dram__bytes_read, sm__inst_executed_op_ldsm
dram__bytes_read, sm__inst_executed_pipe_adu
dram__bytes_read, sm__inst_executed_pipe_alu
dram__bytes_read, sm__inst_executed_pipe_cbu
dram__bytes_read, sm__inst_executed_pipe_fma
dram__bytes_read, sm__inst_executed_pipe_fma_type_fp16
dram__bytes_read, sm__inst_executed_pipe_fmaheavy
dram__bytes_read, sm__inst_executed_pipe_fmalite
dram__bytes_read, sm__inst_executed_pipe_fp64
dram__bytes_read, sm__inst_executed_pipe_ipa
dram__bytes_read, sm__inst_executed_pipe_lsu
dram__bytes_read, sm__inst_executed_pipe_tensor
dram__bytes_read, sm__inst_executed_pipe_tex
dram__bytes_read, sm__inst_executed_pipe_uniform
dram__bytes_read, sm__inst_executed_pipe_xu
dram__bytes_read, sm__inst_issued
dram__bytes_read, sm__issue_active
dram__bytes_read, sm__pipe_alu_cycles_active
dram__bytes_read, sm__pipe_fma_cycles_active
dram__bytes_read, sm__pipe_fmaheavy_cycles_active
dram__bytes_read, sm__pipe_fmalite_cycles_active
dram__bytes_read, sm__pipe_fp64_cycles_active
dram__bytes_read, sm__pipe_tensor_cycles_active
dram__bytes_write, gpu__time_duration
dram__bytes_write, l1tex__f_tex2sm_cycles_stalled
dram__bytes_write, l1tex__m_l1tex2xbar_req_cycles_stalled
dram__bytes_write, l1tex__m_xbar2l1tex_read_bytes
dram__bytes_write, l1tex__m_xbar2l1tex_read_sectors
dram__bytes_write, l1tex__t_bytes
dram__bytes_write, l1tex__t_bytes_lookup_hit
dram__bytes_write, l1tex__t_bytes_lookup_miss
dram__bytes_write, l1tex__t_sector_hit_rate
dram__bytes_write, l1tex__t_sectors
dram__bytes_write, l1tex__texin_cycles_stalled_on_tsl1_miss
dram__bytes_write, l1tex__texin_requests
dram__bytes_write, l1tex__texin_sm2tex_req_cycles_stalled
dram__bytes_write, lts__d_sectors
dram__bytes_write, lts__t_bytes
dram__bytes_write, lts__t_request_hit_rate
dram__bytes_write, lts__t_requests
dram__bytes_write, lts__t_sector_hit_rate
dram__bytes_write, lts__t_sectors
dram__bytes_write, lts__t_tag_requests
dram__bytes_write, lts__t_tag_requests_hit
dram__bytes_write, lts__t_tag_requests_miss
dram__bytes_write, pcie__read_bytes
dram__bytes_write, pcie__write_bytes
dram__bytes_write, sm__inst_executed
dram__bytes_write, sm__inst_executed_op_ldsm
dram__bytes_write, sm__inst_executed_pipe_adu
dram__bytes_write, sm__inst_executed_pipe_alu
dram__bytes_write, sm__inst_executed_pipe_cbu
dram__bytes_write, sm__inst_executed_pipe_fma
dram__bytes_write, sm__inst_executed_pipe_fma_type_fp16
dram__bytes_write, sm__inst_executed_pipe_fmaheavy
dram__bytes_write, sm__inst_executed_pipe_fmalite
dram__bytes_write, sm__inst_executed_pipe_fp64
dram__bytes_write, sm__inst_executed_pipe_ipa
dram__bytes_write, sm__inst_executed_pipe_lsu
dram__bytes_write, sm__inst_executed_pipe_tensor
dram__bytes_write, sm__inst_executed_pipe_tex
dram__bytes_write, sm__inst_executed_pipe_uniform
dram__bytes_write, sm__inst_executed_pipe_xu
dram__bytes_write, sm__inst_issued
dram__bytes_write, sm__issue_active
dram__bytes_write, sm__pipe_alu_cycles_active
dram__bytes_write, sm__pipe_fma_cycles_active
dram__bytes_write, sm__pipe_fmaheavy_cycles_active
dram__bytes_write, sm__pipe_fmalite_cycles_active
dram__bytes_write, sm__pipe_fp64_cycles_active
dram__bytes_write, sm__pipe_tensor_cycles_active
gpu__time_duration, l1tex__f_tex2sm_cycles_stalled
gpu__time_duration, l1tex__m_l1tex2xbar_req_cycles_stalled
gpu__time_duration, l1tex__m_xbar2l1tex_read_bytes
gpu__time_duration, l1tex__m_xbar2l1tex_read_sectors
gpu__time_duration, l1tex__t_bytes
gpu__time_duration, l1tex__t_bytes_lookup_hit
gpu__time_duration, l1tex__t_bytes_lookup_miss
gpu__time_duration, l1tex__t_sector_hit_rate
gpu__time_duration, l1tex__t_sectors
gpu__time_duration, l1tex__texin_cycles_stalled_on_tsl1_miss
gpu__time_duration, l1tex__texin_requests
gpu__time_duration, l1tex__texin_sm2tex_req_cycles_stalled
gpu__time_duration, lts__d_sectors
gpu__time_duration, lts__t_bytes
gpu__time_duration, lts__t_request_hit_rate
gpu__time_duration, lts__t_requests
gpu__time_duration, lts__t_sector_hit_rate
gpu__time_duration, lts__t_sectors
gpu__time_duration, lts__t_tag_requests
gpu__time_duration, lts__t_tag_requests_hit
gpu__time_duration, lts__t_tag_requests_miss
gpu__time_duration, pcie__read_bytes
gpu__time_duration, pcie__write_bytes
gpu__time_duration, sm__inst_executed
gpu__time_duration, sm__inst_executed_op_ldsm
gpu__time_duration, sm__inst_executed_pipe_adu
gpu__time_duration, sm__inst_executed_pipe_alu
gpu__time_duration, sm__inst_executed_pipe_cbu
gpu__time_duration, sm__inst_executed_pipe_fma
gpu__time_duration, sm__inst_executed_pipe_fma_type_fp16
gpu__time_duration, sm__inst_executed_pipe_fmaheavy
gpu__time_duration, sm__inst_executed_pipe_fmalite
gpu__time_duration, sm__inst_executed_pipe_fp64
gpu__time_duration, sm__inst_executed_pipe_ipa
gpu__time_duration, sm__inst_executed_pipe_lsu
gpu__time_duration, sm__inst_executed_pipe_tensor
gpu__time_duration, sm__inst_executed_pipe_tex
gpu__time_duration, sm__inst_executed_pipe_uniform
gpu__time_duration, sm__inst_executed_pipe_xu
gpu__time_duration, sm__inst_issued
gpu__time_duration, sm__issue_active
gpu__time_duration, sm__pipe_alu_cycles_active
gpu__time_duration, sm__pipe_fma_cycles_active
gpu__time_duration, sm__pipe_fmaheavy_cycles_active
gpu__time_duration, sm__pipe_fmalite_cycles_active
gpu__time_duration, sm__pipe_fp64_cycles_active
gpu__time_duration, sm__pipe_tensor_cycles_active
l1tex__f_tex2sm_cycles_stalled, l1tex__m_l1tex2xbar_req_cycles_stalled
l1tex__f_tex2sm_cycles_stalled, l1tex__m_xbar2l1tex_read_bytes
l1tex__f_tex2sm_cycles_stalled, l1tex__m_xbar2l1tex_read_sectors
l1tex__f_tex2sm_cycles_stalled, l1tex__t_bytes
l1tex__f_tex2sm_cycles_stalled, l1tex__t_bytes_lookup_hit
l1tex__f_tex2sm_cycles_stalled, l1tex__t_bytes_lookup_miss
l1tex__f_tex2sm_cycles_stalled, l1tex__t_sector_hit_rate
l1tex__f_tex2sm_cycles_stalled, l1tex__t_sectors
l1tex__f_tex2sm_cycles_stalled, lts__d_sectors
l1tex__f_tex2sm_cycles_stalled, lts__t_bytes
l1tex__f_tex2sm_cycles_stalled, lts__t_request_hit_rate
l1tex__f_tex2sm_cycles_stalled, lts__t_requests
l1tex__f_tex2sm_cycles_stalled, lts__t_sector_hit_rate
l1tex__f_tex2sm_cycles_stalled, lts__t_sectors
l1tex__f_tex2sm_cycles_stalled, lts__t_tag_requests
l1tex__f_tex2sm_cycles_stalled, lts__t_tag_requests_hit
l1tex__f_tex2sm_cycles_stalled, lts__t_tag_requests_miss
l1tex__f_tex2sm_cycles_stalled, pcie__read_bytes
l1tex__f_tex2sm_cycles_stalled, pcie__write_bytes
l1tex__f_tex2sm_cycles_stalled, sm__inst_executed
l1tex__f_tex2sm_cycles_stalled, sm__inst_executed_op_ldsm
l1tex__f_tex2sm_cycles_stalled, sm__inst_executed_pipe_adu
l1tex__f_tex2sm_cycles_stalled, sm__inst_executed_pipe_alu
l1tex__f_tex2sm_cycles_stalled, sm__inst_executed_pipe_cbu
l1tex__f_tex2sm_cycles_stalled, sm__inst_executed_pipe_fma
l1tex__f_tex2sm_cycles_stalled, sm__inst_executed_pipe_fma_type_fp16
l1tex__f_tex2sm_cycles_stalled, sm__inst_executed_pipe_fmaheavy
l1tex__f_tex2sm_cycles_stalled, sm__inst_executed_pipe_fmalite
l1tex__f_tex2sm_cycles_stalled, sm__inst_executed_pipe_fp64
l1tex__f_tex2sm_cycles_stalled, sm__inst_executed_pipe_ipa
l1tex__f_tex2sm_cycles_stalled, sm__inst_executed_pipe_lsu
l1tex__f_tex2sm_cycles_stalled, sm__inst_executed_pipe_tensor
l1tex__f_tex2sm_cycles_stalled, sm__inst_executed_pipe_tex
l1tex__f_tex2sm_cycles_stalled, sm__inst_executed_pipe_uniform
l1tex__f_tex2sm_cycles_stalled, sm__inst_executed_pipe_xu
l1tex__f_tex2sm_cycles_stalled, sm__inst_issued
l1tex__f_tex2sm_cycles_stalled, sm__issue_active
l1tex__f_tex2sm_cycles_stalled, sm__pipe_alu_cycles_active
l1tex__f_tex2sm_cycles_stalled, sm__pipe_fma_cycles_active
l1tex__f_tex2sm_cycles_stalled, sm__pipe_fmaheavy_cycles_active
l1tex__f_tex2sm_cycles_stalled, sm__pipe_fmalite_cycles_active
l1tex__f_tex2sm_cycles_stalled, sm__pipe_fp64_cycles_active
l1tex__f_tex2sm_cycles_stalled, sm__pipe_tensor_cycles_active
l1tex__m_l1tex2xbar_req_cycles_stalled, l1tex__t_bytes
l1tex__m_l1tex2xbar_req_cycles_stalled, l1tex__t_bytes_lookup_hit
l1tex__m_l1tex2xbar_req_cycles_stalled, l1tex__t_bytes_lookup_miss
l1tex__m_l1tex2xbar_req_cycles_stalled, l1tex__t_sector_hit_rate
l1tex__m_l1tex2xbar_req_cycles_stalled, l1tex__t_sectors
l1tex__m_l1tex2xbar_req_cycles_stalled, l1tex__texin_cycles_stalled_on_tsl1_miss
l1tex__m_l1tex2xbar_req_cycles_stalled, l1tex__texin_requests
l1tex__m_l1tex2xbar_req_cycles_stalled, l1tex__texin_sm2tex_req_cycles_stalled
l1tex__m_l1tex2xbar_req_cycles_stalled, lts__d_sectors
l1tex__m_l1tex2xbar_req_cycles_stalled, lts__t_bytes
l1tex__m_l1tex2xbar_req_cycles_stalled, lts__t_request_hit_rate
l1tex__m_l1tex2xbar_req_cycles_stalled, lts__t_requests
l1tex__m_l1tex2xbar_req_cycles_stalled, lts__t_sector_hit_rate
l1tex__m_l1tex2xbar_req_cycles_stalled, lts__t_sectors
l1tex__m_l1tex2xbar_req_cycles_stalled, lts__t_tag_requests
l1tex__m_l1tex2xbar_req_cycles_stalled, lts__t_tag_requests_hit
l1tex__m_l1tex2xbar_req_cycles_stalled, lts__t_tag_requests_miss
l1tex__m_l1tex2xbar_req_cycles_stalled, pcie__read_bytes
l1tex__m_l1tex2xbar_req_cycles_stalled, pcie__write_bytes
l1tex__m_l1tex2xbar_req_cycles_stalled, sm__inst_executed
l1tex__m_l1tex2xbar_req_cycles_stalled, sm__inst_executed_op_ldsm
l1tex__m_l1tex2xbar_req_cycles_stalled, sm__inst_executed_pipe_alu
l1tex__m_l1tex2xbar_req_cycles_stalled, sm__inst_executed_pipe_cbu
l1tex__m_l1tex2xbar_req_cycles_stalled, sm__inst_executed_pipe_fma
l1tex__m_l1tex2xbar_req_cycles_stalled, sm__inst_executed_pipe_fma_type_fp16
l1tex__m_l1tex2xbar_req_cycles_stalled, sm__inst_executed_pipe_fmaheavy
l1tex__m_l1tex2xbar_req_cycles_stalled, sm__inst_executed_pipe_fmalite
l1tex__m_l1tex2xbar_req_cycles_stalled, sm__inst_executed_pipe_fp64
l1tex__m_l1tex2xbar_req_cycles_stalled, sm__inst_executed_pipe_ipa
l1tex__m_l1tex2xbar_req_cycles_stalled, sm__inst_executed_pipe_lsu
l1tex__m_l1tex2xbar_req_cycles_stalled, sm__inst_executed_pipe_tensor
l1tex__m_l1tex2xbar_req_cycles_stalled, sm__inst_executed_pipe_tex
l1tex__m_l1tex2xbar_req_cycles_stalled, sm__inst_executed_pipe_uniform
l1tex__m_l1tex2xbar_req_cycles_stalled, sm__inst_executed_pipe_xu
l1tex__m_l1tex2xbar_req_cycles_stalled, sm__inst_issued
l1tex__m_l1tex2xbar_req_cycles_stalled, sm__issue_active
l1tex__m_l1tex2xbar_req_cycles_stalled, sm__pipe_alu_cycles_active
l1tex__m_l1tex2xbar_req_cycles_stalled, sm__pipe_fma_cycles_active
l1tex__m_l1tex2xbar_req_cycles_stalled, sm__pipe_fmaheavy_cycles_active
l1tex__m_l1tex2xbar_req_cycles_stalled, sm__pipe_fmalite_cycles_active
l1tex__m_l1tex2xbar_req_cycles_stalled, sm__pipe_fp64_cycles_active
l1tex__m_l1tex2xbar_req_cycles_stalled, sm__pipe_tensor_cycles_active
l1tex__m_xbar2l1tex_read_bytes, l1tex__m_xbar2l1tex_read_sectors
l1tex__m_xbar2l1tex_read_bytes, l1tex__t_bytes
l1tex__m_xbar2l1tex_read_bytes, l1tex__t_bytes_lookup_hit
l1tex__m_xbar2l1tex_read_bytes, l1tex__t_bytes_lookup_miss
l1tex__m_xbar2l1tex_read_bytes, l1tex__t_sector_hit_rate
l1tex__m_xbar2l1tex_read_bytes, l1tex__t_sectors
l1tex__m_xbar2l1tex_read_bytes, l1tex__texin_cycles_stalled_on_tsl1_miss
l1tex__m_xbar2l1tex_read_bytes, l1tex__texin_requests
l1tex__m_xbar2l1tex_read_bytes, l1tex__texin_sm2tex_req_cycles_stalled
l1tex__m_xbar2l1tex_read_bytes, lts__d_sectors
l1tex__m_xbar2l1tex_read_bytes, lts__t_bytes
l1tex__m_xbar2l1tex_read_bytes, lts__t_request_hit_rate
l1tex__m_xbar2l1tex_read_bytes, lts__t_requests
l1tex__m_xbar2l1tex_read_bytes, lts__t_sector_hit_rate
l1tex__m_xbar2l1tex_read_bytes, lts__t_sectors
l1tex__m_xbar2l1tex_read_bytes, lts__t_tag_requests
l1tex__m_xbar2l1tex_read_bytes, lts__t_tag_requests_hit
l1tex__m_xbar2l1tex_read_bytes, lts__t_tag_requests_miss
l1tex__m_xbar2l1tex_read_bytes, pcie__read_bytes
l1tex__m_xbar2l1tex_read_bytes, pcie__write_bytes
l1tex__m_xbar2l1tex_read_bytes, sm__inst_executed
l1tex__m_xbar2l1tex_read_bytes, sm__inst_executed_op_ldsm
l1tex__m_xbar2l1tex_read_bytes, sm__inst_executed_pipe_alu
l1tex__m_xbar2l1tex_read_bytes, sm__inst_executed_pipe_cbu
l1tex__m_xbar2l1tex_read_bytes, sm__inst_executed_pipe_fma
l1tex__m_xbar2l1tex_read_bytes, sm__inst_executed_pipe_fma_type_fp16
l1tex__m_xbar2l1tex_read_bytes, sm__inst_executed_pipe_fmaheavy
l1tex__m_xbar2l1tex_read_bytes, sm__inst_executed_pipe_fmalite
l1tex__m_xbar2l1tex_read_bytes, sm__inst_executed_pipe_fp64
l1tex__m_xbar2l1tex_read_bytes, sm__inst_executed_pipe_ipa
l1tex__m_xbar2l1tex_read_bytes, sm__inst_executed_pipe_lsu
l1tex__m_xbar2l1tex_read_bytes, sm__inst_executed_pipe_tensor
l1tex__m_xbar2l1tex_read_bytes, sm__inst_executed_pipe_tex
l1tex__m_xbar2l1tex_read_bytes, sm__inst_executed_pipe_uniform
l1tex__m_xbar2l1tex_read_bytes, sm__inst_executed_pipe_xu
l1tex__m_xbar2l1tex_read_bytes, sm__inst_issued
l1tex__m_xbar2l1tex_read_bytes, sm__issue_active
l1tex__m_xbar2l1tex_read_bytes, sm__pipe_alu_cycles_active
l1tex__m_xbar2l1tex_read_bytes, sm__pipe_fma_cycles_active
l1tex__m_xbar2l1tex_read_bytes, sm__pipe_fmaheavy_cycles_active
l1tex__m_xbar2l1tex_read_bytes, sm__pipe_fmalite_cycles_active
l1tex__m_xbar2l1tex_read_bytes, sm__pipe_fp64_cycles_active
l1tex__m_xbar2l1tex_read_bytes, sm__pipe_tensor_cycles_active
l1tex__m_xbar2l1tex_read_sectors, l1tex__t_bytes
l1tex__m_xbar2l1tex_read_sectors, l1tex__t_bytes_lookup_hit
l1tex__m_xbar2l1tex_read_sectors, l1tex__t_bytes_lookup_miss
l1tex__m_xbar2l1tex_read_sectors, l1tex__t_sector_hit_rate
l1tex__m_xbar2l1tex_read_sectors, l1tex__t_sectors
l1tex__m_xbar2l1tex_read_sectors, l1tex__texin_cycles_stalled_on_tsl1_miss
l1tex__m_xbar2l1tex_read_sectors, l1tex__texin_requests
l1tex__m_xbar2l1tex_read_sectors, l1tex__texin_sm2tex_req_cycles_stalled
l1tex__m_xbar2l1tex_read_sectors, lts__d_sectors
l1tex__m_xbar2l1tex_read_sectors, lts__t_bytes
l1tex__m_xbar2l1tex_read_sectors, lts__t_request_hit_rate
l1tex__m_xbar2l1tex_read_sectors, lts__t_requests
l1tex__m_xbar2l1tex_read_sectors, lts__t_sector_hit_rate
l1tex__m_xbar2l1tex_read_sectors, lts__t_sectors
l1tex__m_xbar2l1tex_read_sectors, lts__t_tag_requests
l1tex__m_xbar2l1tex_read_sectors, lts__t_tag_requests_hit
l1tex__m_xbar2l1tex_read_sectors, lts__t_tag_requests_miss
l1tex__m_xbar2l1tex_read_sectors, pcie__read_bytes
l1tex__m_xbar2l1tex_read_sectors, pcie__write_bytes
l1tex__m_xbar2l1tex_read_sectors, sm__inst_executed
l1tex__m_xbar2l1tex_read_sectors, sm__inst_executed_op_ldsm
l1tex__m_xbar2l1tex_read_sectors, sm__inst_executed_pipe_alu
l1tex__m_xbar2l1tex_read_sectors, sm__inst_executed_pipe_cbu
l1tex__m_xbar2l1tex_read_sectors, sm__inst_executed_pipe_fma
l1tex__m_xbar2l1tex_read_sectors, sm__inst_executed_pipe_fma_type_fp16
l1tex__m_xbar2l1tex_read_sectors, sm__inst_executed_pipe_fmaheavy
l1tex__m_xbar2l1tex_read_sectors, sm__inst_executed_pipe_fmalite
l1tex__m_xbar2l1tex_read_sectors, sm__inst_executed_pipe_fp64
l1tex__m_xbar2l1tex_read_sectors, sm__inst_executed_pipe_ipa
l1tex__m_xbar2l1tex_read_sectors, sm__inst_executed_pipe_lsu
l1tex__m_xbar2l1tex_read_sectors, sm__inst_executed_pipe_tensor
l1tex__m_xbar2l1tex_read_sectors, sm__inst_executed_pipe_tex
l1tex__m_xbar2l1tex_read_sectors, sm__inst_executed_pipe_uniform
l1tex__m_xbar2l1tex_read_sectors, sm__inst_executed_pipe_xu
l1tex__m_xbar2l1tex_read_sectors, sm__inst_issued
l1tex__m_xbar2l1tex_read_sectors, sm__issue_active
l1tex__m_xbar2l1tex_read_sectors, sm__pipe_alu_cycles_active
l1tex__m_xbar2l1tex_read_sectors, sm__pipe_fma_cycles_active
l1tex__m_xbar2l1tex_read_sectors, sm__pipe_fmaheavy_cycles_active
l1tex__m_xbar2l1tex_read_sectors, sm__pipe_fmalite_cycles_active
l1tex__m_xbar2l1tex_read_sectors, sm__pipe_fp64_cycles_active
l1tex__m_xbar2l1tex_read_sectors, sm__pipe_tensor_cycles_active
l1tex__t_bytes, l1tex__t_bytes_lookup_hit
l1tex__t_bytes, l1tex__t_bytes_lookup_miss
l1tex__t_bytes, l1tex__t_sector_hit_rate
l1tex__t_bytes, l1tex__t_sectors
l1tex__t_bytes, l1tex__texin_cycles_stalled_on_tsl1_miss
l1tex__t_bytes, l1tex__texin_requests
l1tex__t_bytes, l1tex__texin_sm2tex_req_cycles_stalled
l1tex__t_bytes, lts__d_sectors
l1tex__t_bytes, lts__t_bytes
l1tex__t_bytes, lts__t_request_hit_rate
l1tex__t_bytes, lts__t_requests
l1tex__t_bytes, lts__t_sector_hit_rate
l1tex__t_bytes, lts__t_sectors
l1tex__t_bytes, lts__t_tag_requests
l1tex__t_bytes, lts__t_tag_requests_hit
l1tex__t_bytes, lts__t_tag_requests_miss
l1tex__t_bytes, pcie__read_bytes
l1tex__t_bytes, pcie__write_bytes
l1tex__t_bytes, sm__inst_executed
l1tex__t_bytes, sm__inst_executed_op_ldsm
l1tex__t_bytes, sm__inst_executed_pipe_alu
l1tex__t_bytes, sm__inst_executed_pipe_cbu
l1tex__t_bytes, sm__inst_executed_pipe_fma
l1tex__t_bytes, sm__inst_executed_pipe_fma_type_fp16
l1tex__t_bytes, sm__inst_executed_pipe_fmaheavy
l1tex__t_bytes, sm__inst_executed_pipe_fmalite
l1tex__t_bytes, sm__inst_executed_pipe_fp64
l1tex__t_bytes, sm__inst_executed_pipe_ipa
l1tex__t_bytes, sm__inst_executed_pipe_lsu
l1tex__t_bytes, sm__inst_executed_pipe_tensor
l1tex__t_bytes, sm__inst_executed_pipe_tex
l1tex__t_bytes, sm__inst_executed_pipe_uniform
l1tex__t_bytes, sm__inst_executed_pipe_xu
l1tex__t_bytes, sm__inst_issued
l1tex__t_bytes, sm__issue_active
l1tex__t_bytes, sm__pipe_alu_cycles_active
l1tex__t_bytes, sm__pipe_fma_cycles_active
l1tex__t_bytes, sm__pipe_fmaheavy_cycles_active
l1tex__t_bytes, sm__pipe_fmalite_cycles_active
l1tex__t_bytes, sm__pipe_fp64_cycles_active
l1tex__t_bytes, sm__pipe_tensor_cycles_active
l1tex__t_bytes_lookup_hit, l1tex__t_bytes_lookup_miss
l1tex__t_bytes_lookup_hit, l1tex__t_sector_hit_rate
l1tex__t_bytes_lookup_hit, l1tex__t_sectors
l1tex__t_bytes_lookup_hit, l1tex__texin_cycles_stalled_on_tsl1_miss
l1tex__t_bytes_lookup_hit, l1tex__texin_requests
l1tex__t_bytes_lookup_hit, l1tex__texin_sm2tex_req_cycles_stalled
l1tex__t_bytes_lookup_hit, lts__d_sectors
l1tex__t_bytes_lookup_hit, lts__t_bytes
l1tex__t_bytes_lookup_hit, lts__t_request_hit_rate
l1tex__t_bytes_lookup_hit, lts__t_requests
l1tex__t_bytes_lookup_hit, lts__t_sector_hit_rate
l1tex__t_bytes_lookup_hit, lts__t_sectors
l1tex__t_bytes_lookup_hit, lts__t_tag_requests
l1tex__t_bytes_lookup_hit, lts__t_tag_requests_hit
l1tex__t_bytes_lookup_hit, lts__t_tag_requests_miss
l1tex__t_bytes_lookup_hit, pcie__read_bytes
l1tex__t_bytes_lookup_hit, pcie__write_bytes
l1tex__t_bytes_lookup_hit, sm__inst_executed
l1tex__t_bytes_lookup_hit, sm__inst_executed_op_ldsm
l1tex__t_bytes_lookup_hit, sm__inst_executed_pipe_adu
l1tex__t_bytes_lookup_hit, sm__inst_executed_pipe_alu
l1tex__t_bytes_lookup_hit, sm__inst_executed_pipe_cbu
l1tex__t_bytes_lookup_hit, sm__inst_executed_pipe_fma
l1tex__t_bytes_lookup_hit, sm__inst_executed_pipe_fma_type_fp16
l1tex__t_bytes_lookup_hit, sm__inst_executed_pipe_fmaheavy
l1tex__t_bytes_lookup_hit, sm__inst_executed_pipe_fmalite
l1tex__t_bytes_lookup_hit, sm__inst_executed_pipe_fp64
l1tex__t_bytes_lookup_hit, sm__inst_executed_pipe_ipa
l1tex__t_bytes_lookup_hit, sm__inst_executed_pipe_lsu
l1tex__t_bytes_lookup_hit, sm__inst_executed_pipe_tensor
l1tex__t_bytes_lookup_hit, sm__inst_executed_pipe_tex
l1tex__t_bytes_lookup_hit, sm__inst_executed_pipe_uniform
l1tex__t_bytes_lookup_hit, sm__inst_executed_pipe_xu
l1tex__t_bytes_lookup_hit, sm__inst_issued
l1tex__t_bytes_lookup_hit, sm__issue_active
l1tex__t_bytes_lookup_hit, sm__pipe_alu_cycles_active
l1tex__t_bytes_lookup_hit, sm__pipe_fma_cycles_active
l1tex__t_bytes_lookup_hit, sm__pipe_fmaheavy_cycles_active
l1tex__t_bytes_lookup_hit, sm__pipe_fmalite_cycles_active
l1tex__t_bytes_lookup_hit, sm__pipe_fp64_cycles_active
l1tex__t_bytes_lookup_hit, sm__pipe_tensor_cycles_active
l1tex__t_bytes_lookup_miss, l1tex__t_sector_hit_rate
l1tex__t_bytes_lookup_miss, l1tex__t_sectors
l1tex__t_bytes_lookup_miss, l1tex__texin_cycles_stalled_on_tsl1_miss
l1tex__t_bytes_lookup_miss, l1tex__texin_requests
l1tex__t_bytes_lookup_miss, l1tex__texin_sm2tex_req_cycles_stalled
l1tex__t_bytes_lookup_miss, lts__d_sectors
l1tex__t_bytes_lookup_miss, lts__t_bytes
l1tex__t_bytes_lookup_miss, lts__t_request_hit_rate
l1tex__t_bytes_lookup_miss, lts__t_requests
l1tex__t_bytes_lookup_miss, lts__t_sector_hit_rate
l1tex__t_bytes_lookup_miss, lts__t_sectors
l1tex__t_bytes_lookup_miss, lts__t_tag_requests
l1tex__t_bytes_lookup_miss, lts__t_tag_requests_hit
l1tex__t_bytes_lookup_miss, lts__t_tag_requests_miss
l1tex__t_bytes_lookup_miss, pcie__read_bytes
l1tex__t_bytes_lookup_miss, pcie__write_bytes
l1tex__t_bytes_lookup_miss, sm__inst_executed
l1tex__t_bytes_lookup_miss, sm__inst_executed_op_ldsm
l1tex__t_bytes_lookup_miss, sm__inst_executed_pipe_adu
l1tex__t_bytes_lookup_miss, sm__inst_executed_pipe_alu
l1tex__t_bytes_lookup_miss, sm__inst_executed_pipe_cbu
l1tex__t_bytes_lookup_miss, sm__inst_executed_pipe_fma
l1tex__t_bytes_lookup_miss, sm__inst_executed_pipe_fma_type_fp16
l1tex__t_bytes_lookup_miss, sm__inst_executed_pipe_fmaheavy
l1tex__t_bytes_lookup_miss, sm__inst_executed_pipe_fmalite
l1tex__t_bytes_lookup_miss, sm__inst_executed_pipe_fp64
l1tex__t_bytes_lookup_miss, sm__inst_executed_pipe_ipa
l1tex__t_bytes_lookup_miss, sm__inst_executed_pipe_lsu
l1tex__t_bytes_lookup_miss, sm__inst_executed_pipe_tensor
l1tex__t_bytes_lookup_miss, sm__inst_executed_pipe_tex
l1tex__t_bytes_lookup_miss, sm__inst_executed_pipe_uniform
l1tex__t_bytes_lookup_miss, sm__inst_executed_pipe_xu
l1tex__t_bytes_lookup_miss, sm__inst_issued
l1tex__t_bytes_lookup_miss, sm__issue_active
l1tex__t_bytes_lookup_miss, sm__pipe_alu_cycles_active
l1tex__t_bytes_lookup_miss, sm__pipe_fma_cycles_active
l1tex__t_bytes_lookup_miss, sm__pipe_fmaheavy_cycles_active
l1tex__t_bytes_lookup_miss, sm__pipe_fmalite_cycles_active
l1tex__t_bytes_lookup_miss, sm__pipe_fp64_cycles_active
l1tex__t_bytes_lookup_miss, sm__pipe_tensor_cycles_active
l1tex__t_sector_hit_rate, l1tex__t_sectors
l1tex__t_sector_hit_rate, l1tex__texin_cycles_stalled_on_tsl1_miss
l1tex__t_sector_hit_rate, l1tex__texin_requests
l1tex__t_sector_hit_rate, l1tex__texin_sm2tex_req_cycles_stalled
l1tex__t_sector_hit_rate, lts__d_sectors
l1tex__t_sector_hit_rate, lts__t_bytes
l1tex__t_sector_hit_rate, lts__t_request_hit_rate
l1tex__t_sector_hit_rate, lts__t_requests
l1tex__t_sector_hit_rate, lts__t_sector_hit_rate
l1tex__t_sector_hit_rate, lts__t_sectors
l1tex__t_sector_hit_rate, lts__t_tag_requests
l1tex__t_sector_hit_rate, lts__t_tag_requests_hit
l1tex__t_sector_hit_rate, lts__t_tag_requests_miss
l1tex__t_sector_hit_rate, pcie__read_bytes
l1tex__t_sector_hit_rate, pcie__write_bytes
l1tex__t_sector_hit_rate, sm__inst_executed
l1tex__t_sector_hit_rate, sm__inst_executed_op_ldsm
l1tex__t_sector_hit_rate, sm__inst_executed_pipe_alu
l1tex__t_sector_hit_rate, sm__inst_executed_pipe_cbu
l1tex__t_sector_hit_rate, sm__inst_executed_pipe_fma
l1tex__t_sector_hit_rate, sm__inst_executed_pipe_fma_type_fp16
l1tex__t_sector_hit_rate, sm__inst_executed_pipe_fmaheavy
l1tex__t_sector_hit_rate, sm__inst_executed_pipe_fmalite
l1tex__t_sector_hit_rate, sm__inst_executed_pipe_fp64
l1tex__t_sector_hit_rate, sm__inst_executed_pipe_ipa
l1tex__t_sector_hit_rate, sm__inst_executed_pipe_lsu
l1tex__t_sector_hit_rate, sm__inst_executed_pipe_tensor
l1tex__t_sector_hit_rate, sm__inst_executed_pipe_tex
l1tex__t_sector_hit_rate, sm__inst_executed_pipe_uniform
l1tex__t_sector_hit_rate, sm__inst_executed_pipe_xu
l1tex__t_sector_hit_rate, sm__inst_issued
l1tex__t_sector_hit_rate, sm__issue_active
l1tex__t_sector_hit_rate, sm__pipe_alu_cycles_active
l1tex__t_sector_hit_rate, sm__pipe_fma_cycles_active
l1tex__t_sector_hit_rate, sm__pipe_fmaheavy_cycles_active
l1tex__t_sector_hit_rate, sm__pipe_fmalite_cycles_active
l1tex__t_sector_hit_rate, sm__pipe_fp64_cycles_active
l1tex__t_sector_hit_rate, sm__pipe_tensor_cycles_active
l1tex__t_sectors, l1tex__texin_cycles_stalled_on_tsl1_miss
l1tex__t_sectors, l1tex__texin_requests
l1tex__t_sectors, l1tex__texin_sm2tex_req_cycles_stalled
l1tex__t_sectors, lts__d_sectors
l1tex__t_sectors, lts__t_bytes
l1tex__t_sectors, lts__t_request_hit_rate
l1tex__t_sectors, lts__t_requests
l1tex__t_sectors, lts__t_sector_hit_rate
l1tex__t_sectors, lts__t_sectors
l1tex__t_sectors, lts__t_tag_requests
l1tex__t_sectors, lts__t_tag_requests_hit
l1tex__t_sectors, lts__t_tag_requests_miss
l1tex__t_sectors, pcie__read_bytes
l1tex__t_sectors, pcie__write_bytes
l1tex__t_sectors, sm__inst_executed
l1tex__t_sectors, sm__inst_executed_op_ldsm
l1tex__t_sectors, sm__inst_executed_pipe_alu
l1tex__t_sectors, sm__inst_executed_pipe_cbu
l1tex__t_sectors, sm__inst_executed_pipe_fma
l1tex__t_sectors, sm__inst_executed_pipe_fma_type_fp16
l1tex__t_sectors, sm__inst_executed_pipe_fmaheavy
l1tex__t_sectors, sm__inst_executed_pipe_fmalite
l1tex__t_sectors, sm__inst_executed_pipe_fp64
l1tex__t_sectors, sm__inst_executed_pipe_ipa
l1tex__t_sectors, sm__inst_executed_pipe_lsu
l1tex__t_sectors, sm__inst_executed_pipe_tensor
l1tex__t_sectors, sm__inst_executed_pipe_tex
l1tex__t_sectors, sm__inst_executed_pipe_uniform
l1tex__t_sectors, sm__inst_executed_pipe_xu
l1tex__t_sectors, sm__inst_issued
l1tex__t_sectors, sm__issue_active
l1tex__t_sectors, sm__pipe_alu_cycles_active
l1tex__t_sectors, sm__pipe_fma_cycles_active
l1tex__t_sectors, sm__pipe_fmaheavy_cycles_active
l1tex__t_sectors, sm__pipe_fmalite_cycles_active
l1tex__t_sectors, sm__pipe_fp64_cycles_active
l1tex__t_sectors, sm__pipe_tensor_cycles_active
l1tex__texin_cycles_stalled_on_tsl1_miss, lts__d_sectors
l1tex__texin_cycles_stalled_on_tsl1_miss, lts__t_bytes
l1tex__texin_cycles_stalled_on_tsl1_miss, lts__t_request_hit_rate
l1tex__texin_cycles_stalled_on_tsl1_miss, lts__t_requests
l1tex__texin_cycles_stalled_on_tsl1_miss, lts__t_sector_hit_rate
l1tex__texin_cycles_stalled_on_tsl1_miss, lts__t_sectors
l1tex__texin_cycles_stalled_on_tsl1_miss, lts__t_tag_requests
l1tex__texin_cycles_stalled_on_tsl1_miss, lts__t_tag_requests_hit
l1tex__texin_cycles_stalled_on_tsl1_miss, lts__t_tag_requests_miss
l1tex__texin_cycles_stalled_on_tsl1_miss, pcie__read_bytes
l1tex__texin_cycles_stalled_on_tsl1_miss, pcie__write_bytes
l1tex__texin_cycles_stalled_on_tsl1_miss, sm__inst_executed
l1tex__texin_cycles_stalled_on_tsl1_miss, sm__inst_executed_op_ldsm
l1tex__texin_cycles_stalled_on_tsl1_miss, sm__inst_executed_pipe_adu
l1tex__texin_cycles_stalled_on_tsl1_miss, sm__inst_executed_pipe_alu
l1tex__texin_cycles_stalled_on_tsl1_miss, sm__inst_executed_pipe_cbu
l1tex__texin_cycles_stalled_on_tsl1_miss, sm__inst_executed_pipe_fma
l1tex__texin_cycles_stalled_on_tsl1_miss, sm__inst_executed_pipe_fma_type_fp16
l1tex__texin_cycles_stalled_on_tsl1_miss, sm__inst_executed_pipe_fmaheavy
l1tex__texin_cycles_stalled_on_tsl1_miss, sm__inst_executed_pipe_fmalite
l1tex__texin_cycles_stalled_on_tsl1_miss, sm__inst_executed_pipe_fp64
l1tex__texin_cycles_stalled_on_tsl1_miss, sm__inst_executed_pipe_ipa
l1tex__texin_cycles_stalled_on_tsl1_miss, sm__inst_executed_pipe_lsu
l1tex__texin_cycles_stalled_on_tsl1_miss, sm__inst_executed_pipe_tensor
l1tex__texin_cycles_stalled_on_tsl1_miss, sm__inst_executed_pipe_tex
l1tex__texin_cycles_stalled_on_tsl1_miss, sm__inst_executed_pipe_uniform
l1tex__texin_cycles_stalled_on_tsl1_miss, sm__inst_executed_pipe_xu
l1tex__texin_cycles_stalled_on_tsl1_miss, sm__inst_issued
l1tex__texin_cycles_stalled_on_tsl1_miss, sm__issue_active
l1tex__texin_cycles_stalled_on_tsl1_miss, sm__pipe_alu_cycles_active
l1tex__texin_cycles_stalled_on_tsl1_miss, sm__pipe_fma_cycles_active
l1tex__texin_cycles_stalled_on_tsl1_miss, sm__pipe_fmaheavy_cycles_active
l1tex__texin_cycles_stalled_on_tsl1_miss, sm__pipe_fmalite_cycles_active
l1tex__texin_cycles_stalled_on_tsl1_miss, sm__pipe_fp64_cycles_active
l1tex__texin_cycles_stalled_on_tsl1_miss, sm__pipe_tensor_cycles_active
l1tex__texin_requests, l1tex__texin_sm2tex_req_cycles_stalled
l1tex__texin_requests, lts__d_sectors
l1tex__texin_requests, lts__t_bytes
l1tex__texin_requests, lts__t_request_hit_rate
l1tex__texin_requests, lts__t_requests
l1tex__texin_requests, lts__t_sector_hit_rate
l1tex__texin_requests, lts__t_sectors
l1tex__texin_requests, lts__t_tag_requests
l1tex__texin_requests, lts__t_tag_requests_hit
l1tex__texin_requests, lts__t_tag_requests_miss
l1tex__texin_requests, pcie__read_bytes
l1tex__texin_requests, pcie__write_bytes
l1tex__texin_requests, sm__inst_executed
l1tex__texin_requests, sm__inst_executed_op_ldsm
l1tex__texin_requests, sm__inst_executed_pipe_adu
l1tex__texin_requests, sm__inst_executed_pipe_alu
l1tex__texin_requests, sm__inst_executed_pipe_cbu
l1tex__texin_requests, sm__inst_executed_pipe_fma
l1tex__texin_requests, sm__inst_executed_pipe_fma_type_fp16
l1tex__texin_requests, sm__inst_executed_pipe_fmaheavy
l1tex__texin_requests, sm__inst_executed_pipe_fmalite
l1tex__texin_requests, sm__inst_executed_pipe_fp64
l1tex__texin_requests, sm__inst_executed_pipe_ipa
l1tex__texin_requests, sm__inst_executed_pipe_lsu
l1tex__texin_requests, sm__inst_executed_pipe_tensor
l1tex__texin_requests, sm__inst_executed_pipe_tex
l1tex__texin_requests, sm__inst_executed_pipe_uniform
l1tex__texin_requests, sm__inst_executed_pipe_xu
l1tex__texin_requests, sm__inst_issued
l1tex__texin_requests, sm__issue_active
l1tex__texin_requests, sm__pipe_alu_cycles_active
l1tex__texin_requests, sm__pipe_fma_cycles_active
l1tex__texin_requests, sm__pipe_fmaheavy_cycles_active
l1tex__texin_requests, sm__pipe_fmalite_cycles_active
l1tex__texin_requests, sm__pipe_fp64_cycles_active
l1tex__texin_requests, sm__pipe_tensor_cycles_active
l1tex__texin_sm2tex_req_cycles_stalled, lts__d_sectors
l1tex__texin_sm2tex_req_cycles_stalled, lts__t_bytes
l1tex__texin_sm2tex_req_cycles_stalled, lts__t_request_hit_rate
l1tex__texin_sm2tex_req_cycles_stalled, lts__t_requests
l1tex__texin_sm2tex_req_cycles_stalled, lts__t_sector_hit_rate
l1tex__texin_sm2tex_req_cycles_stalled, lts__t_sectors
l1tex__texin_sm2tex_req_cycles_stalled, lts__t_tag_requests
l1tex__texin_sm2tex_req_cycles_stalled, lts__t_tag_requests_hit
l1tex__texin_sm2tex_req_cycles_stalled, lts__t_tag_requests_miss
l1tex__texin_sm2tex_req_cycles_stalled, pcie__read_bytes
l1tex__texin_sm2tex_req_cycles_stalled, pcie__write_bytes
l1tex__texin_sm2tex_req_cycles_stalled, sm__inst_executed
l1tex__texin_sm2tex_req_cycles_stalled, sm__inst_executed_op_ldsm
l1tex__texin_sm2tex_req_cycles_stalled, sm__inst_executed_pipe_adu
l1tex__texin_sm2tex_req_cycles_stalled, sm__inst_executed_pipe_alu
l1tex__texin_sm2tex_req_cycles_stalled, sm__inst_executed_pipe_cbu
l1tex__texin_sm2tex_req_cycles_stalled, sm__inst_executed_pipe_fma
l1tex__texin_sm2tex_req_cycles_stalled, sm__inst_executed_pipe_fma_type_fp16
l1tex__texin_sm2tex_req_cycles_stalled, sm__inst_executed_pipe_fmaheavy
l1tex__texin_sm2tex_req_cycles_stalled, sm__inst_executed_pipe_fmalite
l1tex__texin_sm2tex_req_cycles_stalled, sm__inst_executed_pipe_fp64
l1tex__texin_sm2tex_req_cycles_stalled, sm__inst_executed_pipe_ipa
l1tex__texin_sm2tex_req_cycles_stalled, sm__inst_executed_pipe_lsu
l1tex__texin_sm2tex_req_cycles_stalled, sm__inst_executed_pipe_tensor
l1tex__texin_sm2tex_req_cycles_stalled, sm__inst_executed_pipe_tex
l1tex__texin_sm2tex_req_cycles_stalled, sm__inst_executed_pipe_uniform
l1tex__texin_sm2tex_req_cycles_stalled, sm__inst_executed_pipe_xu
l1tex__texin_sm2tex_req_cycles_stalled, sm__inst_issued
l1tex__texin_sm2tex_req_cycles_stalled, sm__issue_active
l1tex__texin_sm2tex_req_cycles_stalled, sm__pipe_alu_cycles_active
l1tex__texin_sm2tex_req_cycles_stalled, sm__pipe_fma_cycles_active
l1tex__texin_sm2tex_req_cycles_stalled, sm__pipe_fmaheavy_cycles_active
l1tex__texin_sm2tex_req_cycles_stalled, sm__pipe_fmalite_cycles_active
l1tex__texin_sm2tex_req_cycles_stalled, sm__pipe_fp64_cycles_active
l1tex__texin_sm2tex_req_cycles_stalled, sm__pipe_tensor_cycles_active
lts__d_sectors, lts__t_bytes
lts__d_sectors, lts__t_request_hit_rate
lts__d_sectors, lts__t_requests
lts__d_sectors, lts__t_sector_hit_rate
lts__d_sectors, lts__t_sectors
lts__d_sectors, lts__t_tag_requests
lts__d_sectors, lts__t_tag_requests_hit
lts__d_sectors, lts__t_tag_requests_miss
lts__d_sectors, pcie__read_bytes
lts__d_sectors, pcie__write_bytes
lts__d_sectors, sm__inst_executed
lts__d_sectors, sm__inst_executed_op_ldsm
lts__d_sectors, sm__inst_executed_pipe_adu
lts__d_sectors, sm__inst_executed_pipe_alu
lts__d_sectors, sm__inst_executed_pipe_cbu
lts__d_sectors, sm__inst_executed_pipe_fma
lts__d_sectors, sm__inst_executed_pipe_fma_type_fp16
lts__d_sectors, sm__inst_executed_pipe_fmaheavy
lts__d_sectors, sm__inst_executed_pipe_fmalite
lts__d_sectors, sm__inst_executed_pipe_fp64
lts__d_sectors, sm__inst_executed_pipe_ipa
lts__d_sectors, sm__inst_executed_pipe_lsu
lts__d_sectors, sm__inst_executed_pipe_tensor
lts__d_sectors, sm__inst_executed_pipe_tex
lts__d_sectors, sm__inst_executed_pipe_uniform
lts__d_sectors, sm__inst_executed_pipe_xu
lts__d_sectors, sm__inst_issued
lts__d_sectors, sm__issue_active
lts__d_sectors, sm__pipe_alu_cycles_active
lts__d_sectors, sm__pipe_fma_cycles_active
lts__d_sectors, sm__pipe_fmaheavy_cycles_active
lts__d_sectors, sm__pipe_fmalite_cycles_active
lts__d_sectors, sm__pipe_fp64_cycles_active
lts__d_sectors, sm__pipe_tensor_cycles_active
lts__t_bytes, lts__t_request_hit_rate
lts__t_bytes, lts__t_requests
lts__t_bytes, lts__t_sector_hit_rate
lts__t_bytes, lts__t_sectors
lts__t_bytes, lts__t_tag_requests
lts__t_bytes, lts__t_tag_requests_hit
lts__t_bytes, lts__t_tag_requests_miss
lts__t_bytes, pcie__read_bytes
lts__t_bytes, pcie__write_bytes
lts__t_bytes, sm__inst_executed
lts__t_bytes, sm__inst_executed_op_ldsm
lts__t_bytes, sm__inst_executed_pipe_adu
lts__t_bytes, sm__inst_executed_pipe_alu
lts__t_bytes, sm__inst_executed_pipe_cbu
lts__t_bytes, sm__inst_executed_pipe_fma
lts__t_bytes, sm__inst_executed_pipe_fma_type_fp16
lts__t_bytes, sm__inst_executed_pipe_fmaheavy
lts__t_bytes, sm__inst_executed_pipe_fmalite
lts__t_bytes, sm__inst_executed_pipe_fp64
lts__t_bytes, sm__inst_executed_pipe_ipa
lts__t_bytes, sm__inst_executed_pipe_lsu
lts__t_bytes, sm__inst_executed_pipe_tensor
lts__t_bytes, sm__inst_executed_pipe_tex
lts__t_bytes, sm__inst_executed_pipe_uniform
lts__t_bytes, sm__inst_executed_pipe_xu
lts__t_bytes, sm__inst_issued
lts__t_bytes, sm__issue_active
lts__t_bytes, sm__pipe_alu_cycles_active
lts__t_bytes, sm__pipe_fma_cycles_active
lts__t_bytes, sm__pipe_fmaheavy_cycles_active
lts__t_bytes, sm__pipe_fmalite_cycles_active
lts__t_bytes, sm__pipe_fp64_cycles_active
lts__t_bytes, sm__pipe_tensor_cycles_active
lts__t_request_hit_rate, lts__t_requests
lts__t_request_hit_rate, lts__t_sector_hit_rate
lts__t_request_hit_rate, lts__t_sectors
lts__t_request_hit_rate, lts__t_tag_requests
lts__t_request_hit_rate, lts__t_tag_requests_hit
lts__t_request_hit_rate, lts__t_tag_requests_miss
lts__t_request_hit_rate, pcie__read_bytes
lts__t_request_hit_rate, pcie__write_bytes
lts__t_request_hit_rate, sm__inst_executed
lts__t_request_hit_rate, sm__inst_executed_op_ldsm
lts__t_request_hit_rate, sm__inst_executed_pipe_adu
lts__t_request_hit_rate, sm__inst_executed_pipe_alu
lts__t_request_hit_rate, sm__inst_executed_pipe_cbu
lts__t_request_hit_rate, sm__inst_executed_pipe_fma
lts__t_request_hit_rate, sm__inst_executed_pipe_fma_type_fp16
lts__t_request_hit_rate, sm__inst_executed_pipe_fmaheavy
lts__t_request_hit_rate, sm__inst_executed_pipe_fmalite
lts__t_request_hit_rate, sm__inst_executed_pipe_fp64
lts__t_request_hit_rate, sm__inst_executed_pipe_ipa
lts__t_request_hit_rate, sm__inst_executed_pipe_lsu
lts__t_request_hit_rate, sm__inst_executed_pipe_tensor
lts__t_request_hit_rate, sm__inst_executed_pipe_tex
lts__t_request_hit_rate, sm__inst_executed_pipe_uniform
lts__t_request_hit_rate, sm__inst_executed_pipe_xu
lts__t_request_hit_rate, sm__inst_issued
lts__t_request_hit_rate, sm__issue_active
lts__t_request_hit_rate, sm__pipe_alu_cycles_active
lts__t_request_hit_rate, sm__pipe_fma_cycles_active
lts__t_request_hit_rate, sm__pipe_fmaheavy_cycles_active
lts__t_request_hit_rate, sm__pipe_fmalite_cycles_active
lts__t_request_hit_rate, sm__pipe_fp64_cycles_active
lts__t_request_hit_rate, sm__pipe_tensor_cycles_active
lts__t_requests, lts__t_sector_hit_rate
lts__t_requests, lts__t_sectors
lts__t_requests, lts__t_tag_requests
lts__t_requests, lts__t_tag_requests_hit
lts__t_requests, lts__t_tag_requests_miss
lts__t_requests, pcie__read_bytes
lts__t_requests, pcie__write_bytes
lts__t_requests, sm__inst_executed
lts__t_requests, sm__inst_executed_op_ldsm
lts__t_requests, sm__inst_executed_pipe_adu
lts__t_requests, sm__inst_executed_pipe_alu
lts__t_requests, sm__inst_executed_pipe_cbu
lts__t_requests, sm__inst_executed_pipe_fma
lts__t_requests, sm__inst_executed_pipe_fma_type_fp16
lts__t_requests, sm__inst_executed_pipe_fmaheavy
lts__t_requests, sm__inst_executed_pipe_fmalite
lts__t_requests, sm__inst_executed_pipe_fp64
lts__t_requests, sm__inst_executed_pipe_ipa
lts__t_requests, sm__inst_executed_pipe_lsu
lts__t_requests, sm__inst_executed_pipe_tensor
lts__t_requests, sm__inst_executed_pipe_tex
lts__t_requests, sm__inst_executed_pipe_uniform
lts__t_requests, sm__inst_executed_pipe_xu
lts__t_requests, sm__inst_issued
lts__t_requests, sm__issue_active
lts__t_requests, sm__pipe_alu_cycles_active
lts__t_requests, sm__pipe_fma_cycles_active
lts__t_requests, sm__pipe_fmaheavy_cycles_active
lts__t_requests, sm__pipe_fmalite_cycles_active
lts__t_requests, sm__pipe_fp64_cycles_active
lts__t_requests, sm__pipe_tensor_cycles_active
lts__t_sector_hit_rate, lts__t_sectors
lts__t_sector_hit_rate, lts__t_tag_requests
lts__t_sector_hit_rate, lts__t_tag_requests_hit
lts__t_sector_hit_rate, lts__t_tag_requests_miss
lts__t_sector_hit_rate, pcie__read_bytes
lts__t_sector_hit_rate, pcie__write_bytes
lts__t_sector_hit_rate, sm__inst_executed
lts__t_sector_hit_rate, sm__inst_executed_op_ldsm
lts__t_sector_hit_rate, sm__inst_executed_pipe_adu
lts__t_sector_hit_rate, sm__inst_executed_pipe_alu
lts__t_sector_hit_rate, sm__inst_executed_pipe_cbu
lts__t_sector_hit_rate, sm__inst_executed_pipe_fma
lts__t_sector_hit_rate, sm__inst_executed_pipe_fma_type_fp16
lts__t_sector_hit_rate, sm__inst_executed_pipe_fmaheavy
lts__t_sector_hit_rate, sm__inst_executed_pipe_fmalite
lts__t_sector_hit_rate, sm__inst_executed_pipe_fp64
lts__t_sector_hit_rate, sm__inst_executed_pipe_ipa
lts__t_sector_hit_rate, sm__inst_executed_pipe_lsu
lts__t_sector_hit_rate, sm__inst_executed_pipe_tensor
lts__t_sector_hit_rate, sm__inst_executed_pipe_tex
lts__t_sector_hit_rate, sm__inst_executed_pipe_uniform
lts__t_sector_hit_rate, sm__inst_executed_pipe_xu
lts__t_sector_hit_rate, sm__inst_issued
lts__t_sector_hit_rate, sm__issue_active
lts__t_sector_hit_rate, sm__pipe_alu_cycles_active
lts__t_sector_hit_rate, sm__pipe_fma_cycles_active
lts__t_sector_hit_rate, sm__pipe_fmaheavy_cycles_active
lts__t_sector_hit_rate, sm__pipe_fmalite_cycles_active
lts__t_sector_hit_rate, sm__pipe_fp64_cycles_active
lts__t_sector_hit_rate, sm__pipe_tensor_cycles_active
lts__t_sectors, lts__t_tag_requests
lts__t_sectors, lts__t_tag_requests_hit
lts__t_sectors, lts__t_tag_requests_miss
lts__t_sectors, pcie__read_bytes
lts__t_sectors, pcie__write_bytes
lts__t_sectors, sm__inst_executed
lts__t_sectors, sm__inst_executed_op_ldsm
lts__t_sectors, sm__inst_executed_pipe_adu
lts__t_sectors, sm__inst_executed_pipe_alu
lts__t_sectors, sm__inst_executed_pipe_cbu
lts__t_sectors, sm__inst_executed_pipe_fma
lts__t_sectors, sm__inst_executed_pipe_fma_type_fp16
lts__t_sectors, sm__inst_executed_pipe_fmaheavy
lts__t_sectors, sm__inst_executed_pipe_fmalite
lts__t_sectors, sm__inst_executed_pipe_fp64
lts__t_sectors, sm__inst_executed_pipe_ipa
lts__t_sectors, sm__inst_executed_pipe_lsu
lts__t_sectors, sm__inst_executed_pipe_tensor
lts__t_sectors, sm__inst_executed_pipe_tex
lts__t_sectors, sm__inst_executed_pipe_uniform
lts__t_sectors, sm__inst_executed_pipe_xu
lts__t_sectors, sm__inst_issued
lts__t_sectors, sm__issue_active
lts__t_sectors, sm__pipe_alu_cycles_active
lts__t_sectors, sm__pipe_fma_cycles_active
lts__t_sectors, sm__pipe_fmaheavy_cycles_active
lts__t_sectors, sm__pipe_fmalite_cycles_active
lts__t_sectors, sm__pipe_fp64_cycles_active
lts__t_sectors, sm__pipe_tensor_cycles_active
lts__t_tag_requests, lts__t_tag_requests_hit
lts__t_tag_requests, lts__t_tag_requests_miss
lts__t_tag_requests, pcie__read_bytes
lts__t_tag_requests, pcie__write_bytes
lts__t_tag_requests, sm__inst_executed
lts__t_tag_requests, sm__inst_executed_op_ldsm
lts__t_tag_requests, sm__inst_executed_pipe_adu
lts__t_tag_requests, sm__inst_executed_pipe_alu
lts__t_tag_requests, sm__inst_executed_pipe_cbu
lts__t_tag_requests, sm__inst_executed_pipe_fma
lts__t_tag_requests, sm__inst_executed_pipe_fma_type_fp16
lts__t_tag_requests, sm__inst_executed_pipe_fmaheavy
lts__t_tag_requests, sm__inst_executed_pipe_fmalite
lts__t_tag_requests, sm__inst_executed_pipe_fp64
lts__t_tag_requests, sm__inst_executed_pipe_ipa
lts__t_tag_requests, sm__inst_executed_pipe_lsu
lts__t_tag_requests, sm__inst_executed_pipe_tensor
lts__t_tag_requests, sm__inst_executed_pipe_tex
lts__t_tag_requests, sm__inst_executed_pipe_uniform
lts__t_tag_requests, sm__inst_executed_pipe_xu
lts__t_tag_requests, sm__inst_issued
lts__t_tag_requests, sm__issue_active
lts__t_tag_requests, sm__pipe_alu_cycles_active
lts__t_tag_requests, sm__pipe_fma_cycles_active
lts__t_tag_requests, sm__pipe_fmaheavy_cycles_active
lts__t_tag_requests, sm__pipe_fmalite_cycles_active
lts__t_tag_requests, sm__pipe_fp64_cycles_active
lts__t_tag_requests, sm__pipe_tensor_cycles_active
lts__t_tag_requests_hit, lts__t_tag_requests_miss
lts__t_tag_requests_hit, pcie__read_bytes
lts__t_tag_requests_hit, pcie__write_bytes
lts__t_tag_requests_hit, sm__inst_executed
lts__t_tag_requests_hit, sm__inst_executed_op_ldsm
lts__t_tag_requests_hit, sm__inst_executed_pipe_adu
lts__t_tag_requests_hit, sm__inst_executed_pipe_alu
lts__t_tag_requests_hit, sm__inst_executed_pipe_cbu
lts__t_tag_requests_hit, sm__inst_executed_pipe_fma
lts__t_tag_requests_hit, sm__inst_executed_pipe_fma_type_fp16
lts__t_tag_requests_hit, sm__inst_executed_pipe_fmaheavy
lts__t_tag_requests_hit, sm__inst_executed_pipe_fmalite
lts__t_tag_requests_hit, sm__inst_executed_pipe_fp64
lts__t_tag_requests_hit, sm__inst_executed_pipe_ipa
lts__t_tag_requests_hit, sm__inst_executed_pipe_lsu
lts__t_tag_requests_hit, sm__inst_executed_pipe_tensor
lts__t_tag_requests_hit, sm__inst_executed_pipe_tex
lts__t_tag_requests_hit, sm__inst_executed_pipe_uniform
lts__t_tag_requests_hit, sm__inst_executed_pipe_xu
lts__t_tag_requests_hit, sm__inst_issued
lts__t_tag_requests_hit, sm__issue_active
lts__t_tag_requests_hit, sm__pipe_alu_cycles_active
lts__t_tag_requests_hit, sm__pipe_fma_cycles_active
lts__t_tag_requests_hit, sm__pipe_fmaheavy_cycles_active
lts__t_tag_requests_hit, sm__pipe_fmalite_cycles_active
lts__t_tag_requests_hit, sm__pipe_fp64_cycles_active
lts__t_tag_requests_hit, sm__pipe_tensor_cycles_active
lts__t_tag_requests_miss, pcie__read_bytes
lts__t_tag_requests_miss, pcie__write_bytes
lts__t_tag_requests_miss, sm__inst_executed
lts__t_tag_requests_miss, sm__inst_executed_op_ldsm
lts__t_tag_requests_miss, sm__inst_executed_pipe_adu
lts__t_tag_requests_miss, sm__inst_executed_pipe_alu
lts__t_tag_requests_miss, sm__inst_executed_pipe_cbu
lts__t_tag_requests_miss, sm__inst_executed_pipe_fma
lts__t_tag_requests_miss, sm__inst_executed_pipe_fma_type_fp16
lts__t_tag_requests_miss, sm__inst_executed_pipe_fmaheavy
lts__t_tag_requests_miss, sm__inst_executed_pipe_fmalite
lts__t_tag_requests_miss, sm__inst_executed_pipe_fp64
lts__t_tag_requests_miss, sm__inst_executed_pipe_ipa
lts__t_tag_requests_miss, sm__inst_executed_pipe_lsu
lts__t_tag_requests_miss, sm__inst_executed_pipe_tensor
lts__t_tag_requests_miss, sm__inst_executed_pipe_tex
lts__t_tag_requests_miss, sm__inst_executed_pipe_uniform
lts__t_tag_requests_miss, sm__inst_executed_pipe_xu
lts__t_tag_requests_miss, sm__inst_issued
lts__t_tag_requests_miss, sm__issue_active
lts__t_tag_requests_miss, sm__pipe_alu_cycles_active
lts__t_tag_requests_miss, sm__pipe_fma_cycles_active
lts__t_tag_requests_miss, sm__pipe_fmaheavy_cycles_active
lts__t_tag_requests_miss, sm__pipe_fmalite_cycles_active
lts__t_tag_requests_miss, sm__pipe_fp64_cycles_active
lts__t_tag_requests_miss, sm__pipe_tensor_cycles_active
pcie__read_bytes, pcie__write_bytes
pcie__read_bytes, sm__inst_executed
pcie__read_bytes, sm__inst_executed_op_ldsm
pcie__read_bytes, sm__inst_executed_pipe_adu
pcie__read_bytes, sm__inst_executed_pipe_alu
pcie__read_bytes, sm__inst_executed_pipe_cbu
pcie__read_bytes, sm__inst_executed_pipe_fma
pcie__read_bytes, sm__inst_executed_pipe_fma_type_fp16
pcie__read_bytes, sm__inst_executed_pipe_fmaheavy
pcie__read_bytes, sm__inst_executed_pipe_fmalite
pcie__read_bytes, sm__inst_executed_pipe_fp64
pcie__read_bytes, sm__inst_executed_pipe_ipa
pcie__read_bytes, sm__inst_executed_pipe_lsu
pcie__read_bytes, sm__inst_executed_pipe_tensor
pcie__read_bytes, sm__inst_executed_pipe_tex
pcie__read_bytes, sm__inst_executed_pipe_uniform
pcie__read_bytes, sm__inst_executed_pipe_xu
pcie__read_bytes, sm__inst_issued
pcie__read_bytes, sm__issue_active
pcie__read_bytes, sm__pipe_alu_cycles_active
pcie__read_bytes, sm__pipe_fma_cycles_active
pcie__read_bytes, sm__pipe_fmaheavy_cycles_active
pcie__read_bytes, sm__pipe_fmalite_cycles_active
pcie__read_bytes, sm__pipe_fp64_cycles_active
pcie__read_bytes, sm__pipe_tensor_cycles_active
pcie__write_bytes, sm__inst_executed
pcie__write_bytes, sm__inst_executed_op_ldsm
pcie__write_bytes, sm__inst_executed_pipe_adu
pcie__write_bytes, sm__inst_executed_pipe_alu
pcie__write_bytes, sm__inst_executed_pipe_cbu
pcie__write_bytes, sm__inst_executed_pipe_fma
pcie__write_bytes, sm__inst_executed_pipe_fma_type_fp16
pcie__write_bytes, sm__inst_executed_pipe_fmaheavy
pcie__write_bytes, sm__inst_executed_pipe_fmalite
pcie__write_bytes, sm__inst_executed_pipe_fp64
pcie__write_bytes, sm__inst_executed_pipe_ipa
pcie__write_bytes, sm__inst_executed_pipe_lsu
pcie__write_bytes, sm__inst_executed_pipe_tensor
pcie__write_bytes, sm__inst_executed_pipe_tex
pcie__write_bytes, sm__inst_executed_pipe_uniform
pcie__write_bytes, sm__inst_executed_pipe_xu
pcie__write_bytes, sm__inst_issued
pcie__write_bytes, sm__issue_active
pcie__write_bytes, sm__pipe_alu_cycles_active
pcie__write_bytes, sm__pipe_fma_cycles_active
pcie__write_bytes, sm__pipe_fmaheavy_cycles_active
pcie__write_bytes, sm__pipe_fmalite_cycles_active
pcie__write_bytes, sm__pipe_fp64_cycles_active
pcie__write_bytes, sm__pipe_tensor_cycles_active
sm__inst_executed, sm__inst_executed_op_ldsm
sm__inst_executed, sm__inst_executed_pipe_adu
sm__inst_executed, sm__inst_executed_pipe_alu
sm__inst_executed, sm__inst_executed_pipe_cbu
sm__inst_executed, sm__inst_executed_pipe_fma
sm__inst_executed, sm__inst_executed_pipe_fma_type_fp16
sm__inst_executed, sm__inst_executed_pipe_fmaheavy
sm__inst_executed, sm__inst_executed_pipe_fmalite
sm__inst_executed, sm__inst_executed_pipe_fp64
sm__inst_executed, sm__inst_executed_pipe_ipa
sm__inst_executed, sm__inst_executed_pipe_lsu
sm__inst_executed, sm__inst_executed_pipe_tensor
sm__inst_executed, sm__inst_executed_pipe_tex
sm__inst_executed, sm__inst_executed_pipe_uniform
sm__inst_executed, sm__inst_executed_pipe_xu
sm__inst_executed, sm__inst_issued
sm__inst_executed, sm__issue_active
sm__inst_executed, sm__pipe_alu_cycles_active
sm__inst_executed, sm__pipe_fma_cycles_active
sm__inst_executed, sm__pipe_fmaheavy_cycles_active
sm__inst_executed, sm__pipe_fmalite_cycles_active
sm__inst_executed, sm__pipe_fp64_cycles_active
sm__inst_executed, sm__pipe_tensor_cycles_active
sm__inst_executed_op_ldsm, sm__inst_executed_pipe_adu
sm__inst_executed_op_ldsm, sm__inst_executed_pipe_alu
sm__inst_executed_op_ldsm, sm__inst_executed_pipe_cbu
sm__inst_executed_op_ldsm, sm__inst_executed_pipe_fma
sm__inst_executed_op_ldsm, sm__inst_executed_pipe_fma_type_fp16
sm__inst_executed_op_ldsm, sm__inst_executed_pipe_fmaheavy
sm__inst_executed_op_ldsm, sm__inst_executed_pipe_fmalite
sm__inst_executed_op_ldsm, sm__inst_executed_pipe_fp64
sm__inst_executed_op_ldsm, sm__inst_executed_pipe_ipa
sm__inst_executed_op_ldsm, sm__inst_executed_pipe_lsu
sm__inst_executed_op_ldsm, sm__inst_executed_pipe_tensor
sm__inst_executed_op_ldsm, sm__inst_executed_pipe_tex
sm__inst_executed_op_ldsm, sm__inst_executed_pipe_uniform
sm__inst_executed_op_ldsm, sm__inst_executed_pipe_xu
sm__inst_executed_op_ldsm, sm__inst_issued
sm__inst_executed_op_ldsm, sm__issue_active
sm__inst_executed_op_ldsm, sm__pipe_alu_cycles_active
sm__inst_executed_op_ldsm, sm__pipe_fma_cycles_active
sm__inst_executed_op_ldsm, sm__pipe_fmaheavy_cycles_active
sm__inst_executed_op_ldsm, sm__pipe_fmalite_cycles_active
sm__inst_executed_op_ldsm, sm__pipe_tensor_cycles_active
sm__inst_executed_pipe_adu, sm__inst_executed_pipe_alu
sm__inst_executed_pipe_adu, sm__inst_executed_pipe_cbu
sm__inst_executed_pipe_adu, sm__inst_executed_pipe_fma
sm__inst_executed_pipe_adu, sm__inst_executed_pipe_fma_type_fp16
sm__inst_executed_pipe_adu, sm__inst_executed_pipe_fmaheavy
sm__inst_executed_pipe_adu, sm__inst_executed_pipe_fmalite
sm__inst_executed_pipe_adu, sm__inst_executed_pipe_fp64
sm__inst_executed_pipe_adu, sm__inst_executed_pipe_ipa
sm__inst_executed_pipe_adu, sm__inst_executed_pipe_lsu
sm__inst_executed_pipe_adu, sm__inst_executed_pipe_tensor
sm__inst_executed_pipe_adu, sm__inst_executed_pipe_tex
sm__inst_executed_pipe_adu, sm__inst_executed_pipe_uniform
sm__inst_executed_pipe_adu, sm__inst_executed_pipe_xu
sm__inst_executed_pipe_adu, sm__inst_issued
sm__inst_executed_pipe_adu, sm__issue_active
sm__inst_executed_pipe_adu, sm__pipe_alu_cycles_active
sm__inst_executed_pipe_adu, sm__pipe_fmaheavy_cycles_active
sm__inst_executed_pipe_adu, sm__pipe_fmalite_cycles_active
sm__inst_executed_pipe_adu, sm__pipe_tensor_cycles_active
sm__inst_executed_pipe_alu, sm__inst_executed_pipe_cbu
sm__inst_executed_pipe_alu, sm__inst_executed_pipe_fma
sm__inst_executed_pipe_alu, sm__inst_executed_pipe_fma_type_fp16
sm__inst_executed_pipe_alu, sm__inst_executed_pipe_fmaheavy
sm__inst_executed_pipe_alu, sm__inst_executed_pipe_fmalite
sm__inst_executed_pipe_alu, sm__inst_executed_pipe_fp64
sm__inst_executed_pipe_alu, sm__inst_executed_pipe_ipa
sm__inst_executed_pipe_alu, sm__inst_executed_pipe_lsu
sm__inst_executed_pipe_alu, sm__inst_executed_pipe_tensor
sm__inst_executed_pipe_alu, sm__inst_executed_pipe_tex
sm__inst_executed_pipe_alu, sm__inst_executed_pipe_uniform
sm__inst_executed_pipe_alu, sm__inst_executed_pipe_xu
sm__inst_executed_pipe_alu, sm__inst_issued
sm__inst_executed_pipe_alu, sm__issue_active
sm__inst_executed_pipe_alu, sm__pipe_alu_cycles_active
sm__inst_executed_pipe_alu, sm__pipe_fma_cycles_active
sm__inst_executed_pipe_alu, sm__pipe_fmaheavy_cycles_active
sm__inst_executed_pipe_alu, sm__pipe_fmalite_cycles_active
sm__inst_executed_pipe_alu, sm__pipe_fp64_cycles_active
sm__inst_executed_pipe_alu, sm__pipe_tensor_cycles_active
sm__inst_executed_pipe_cbu, sm__inst_executed_pipe_fma
sm__inst_executed_pipe_cbu, sm__inst_executed_pipe_fma_type_fp16
sm__inst_executed_pipe_cbu, sm__inst_executed_pipe_fmaheavy
sm__inst_executed_pipe_cbu, sm__inst_executed_pipe_fmalite
sm__inst_executed_pipe_cbu, sm__inst_executed_pipe_fp64
sm__inst_executed_pipe_cbu, sm__inst_executed_pipe_ipa
sm__inst_executed_pipe_cbu, sm__inst_executed_pipe_lsu
sm__inst_executed_pipe_cbu, sm__inst_executed_pipe_tensor
sm__inst_executed_pipe_cbu, sm__inst_executed_pipe_tex
sm__inst_executed_pipe_cbu, sm__inst_executed_pipe_uniform
sm__inst_executed_pipe_cbu, sm__inst_executed_pipe_xu
sm__inst_executed_pipe_cbu, sm__inst_issued
sm__inst_executed_pipe_cbu, sm__issue_active
sm__inst_executed_pipe_cbu, sm__pipe_alu_cycles_active
sm__inst_executed_pipe_cbu, sm__pipe_fma_cycles_active
sm__inst_executed_pipe_cbu, sm__pipe_fmaheavy_cycles_active
sm__inst_executed_pipe_cbu, sm__pipe_fmalite_cycles_active
sm__inst_executed_pipe_cbu, sm__pipe_fp64_cycles_active
sm__inst_executed_pipe_cbu, sm__pipe_tensor_cycles_active
sm__inst_executed_pipe_fma, sm__inst_executed_pipe_fma_type_fp16
sm__inst_executed_pipe_fma, sm__inst_executed_pipe_fmaheavy
sm__inst_executed_pipe_fma, sm__inst_executed_pipe_fmalite
sm__inst_executed_pipe_fma, sm__inst_executed_pipe_fp64
sm__inst_executed_pipe_fma, sm__inst_executed_pipe_ipa
sm__inst_executed_pipe_fma, sm__inst_executed_pipe_lsu
sm__inst_executed_pipe_fma, sm__inst_executed_pipe_tensor
sm__inst_executed_pipe_fma, sm__inst_executed_pipe_tex
sm__inst_executed_pipe_fma, sm__inst_executed_pipe_uniform
sm__inst_executed_pipe_fma, sm__inst_executed_pipe_xu
sm__inst_executed_pipe_fma, sm__inst_issued
sm__inst_executed_pipe_fma, sm__issue_active
sm__inst_executed_pipe_fma, sm__pipe_alu_cycles_active
sm__inst_executed_pipe_fma, sm__pipe_fma_cycles_active
sm__inst_executed_pipe_fma, sm__pipe_fmaheavy_cycles_active
sm__inst_executed_pipe_fma, sm__pipe_fmalite_cycles_active
sm__inst_executed_pipe_fma, sm__pipe_fp64_cycles_active
sm__inst_executed_pipe_fma, sm__pipe_tensor_cycles_active
sm__inst_executed_pipe_fma_type_fp16, sm__inst_executed_pipe_fmaheavy
sm__inst_executed_pipe_fma_type_fp16, sm__inst_executed_pipe_fmalite
sm__inst_executed_pipe_fma_type_fp16, sm__inst_executed_pipe_fp64
sm__inst_executed_pipe_fma_type_fp16, sm__inst_executed_pipe_ipa
sm__inst_executed_pipe_fma_type_fp16, sm__inst_executed_pipe_lsu
sm__inst_executed_pipe_fma_type_fp16, sm__inst_executed_pipe_tensor
sm__inst_executed_pipe_fma_type_fp16, sm__inst_executed_pipe_tex
sm__inst_executed_pipe_fma_type_fp16, sm__inst_executed_pipe_uniform
sm__inst_executed_pipe_fma_type_fp16, sm__inst_executed_pipe_xu
sm__inst_executed_pipe_fma_type_fp16, sm__inst_issued
sm__inst_executed_pipe_fma_type_fp16, sm__issue_active
sm__inst_executed_pipe_fma_type_fp16, sm__pipe_alu_cycles_active
sm__inst_executed_pipe_fma_type_fp16, sm__pipe_fma_cycles_active
sm__inst_executed_pipe_fma_type_fp16, sm__pipe_fmaheavy_cycles_active
sm__inst_executed_pipe_fma_type_fp16, sm__pipe_fmalite_cycles_active
sm__inst_executed_pipe_fma_type_fp16, sm__pipe_fp64_cycles_active
sm__inst_executed_pipe_fma_type_fp16, sm__pipe_tensor_cycles_active
sm__inst_executed_pipe_fmaheavy, sm__inst_executed_pipe_fmalite
sm__inst_executed_pipe_fmaheavy, sm__inst_executed_pipe_fp64
sm__inst_executed_pipe_fmaheavy, sm__inst_executed_pipe_ipa
sm__inst_executed_pipe_fmaheavy, sm__inst_executed_pipe_lsu
sm__inst_executed_pipe_fmaheavy, sm__inst_executed_pipe_tensor
sm__inst_executed_pipe_fmaheavy, sm__inst_executed_pipe_tex
sm__inst_executed_pipe_fmaheavy, sm__inst_executed_pipe_uniform
sm__inst_executed_pipe_fmaheavy, sm__inst_executed_pipe_xu
sm__inst_executed_pipe_fmaheavy, sm__inst_issued
sm__inst_executed_pipe_fmaheavy, sm__issue_active
sm__inst_executed_pipe_fmaheavy, sm__pipe_alu_cycles_active
sm__inst_executed_pipe_fmaheavy, sm__pipe_fma_cycles_active
sm__inst_executed_pipe_fmaheavy, sm__pipe_fmaheavy_cycles_active
sm__inst_executed_pipe_fmaheavy, sm__pipe_fmalite_cycles_active
sm__inst_executed_pipe_fmaheavy, sm__pipe_fp64_cycles_active
sm__inst_executed_pipe_fmaheavy, sm__pipe_tensor_cycles_active
sm__inst_executed_pipe_fmalite, sm__inst_executed_pipe_fp64
sm__inst_executed_pipe_fmalite, sm__inst_executed_pipe_ipa
sm__inst_executed_pipe_fmalite, sm__inst_executed_pipe_lsu
sm__inst_executed_pipe_fmalite, sm__inst_executed_pipe_tensor
sm__inst_executed_pipe_fmalite, sm__inst_executed_pipe_tex
sm__inst_executed_pipe_fmalite, sm__inst_executed_pipe_uniform
sm__inst_executed_pipe_fmalite, sm__inst_executed_pipe_xu
sm__inst_executed_pipe_fmalite, sm__inst_issued
sm__inst_executed_pipe_fmalite, sm__issue_active
sm__inst_executed_pipe_fmalite, sm__pipe_alu_cycles_active
sm__inst_executed_pipe_fmalite, sm__pipe_fma_cycles_active
sm__inst_executed_pipe_fmalite, sm__pipe_fmaheavy_cycles_active
sm__inst_executed_pipe_fmalite, sm__pipe_fmalite_cycles_active
sm__inst_executed_pipe_fmalite, sm__pipe_fp64_cycles_active
sm__inst_executed_pipe_fmalite, sm__pipe_tensor_cycles_active
sm__inst_executed_pipe_fp64, sm__inst_executed_pipe_ipa
sm__inst_executed_pipe_fp64, sm__inst_executed_pipe_lsu
sm__inst_executed_pipe_fp64, sm__inst_executed_pipe_tensor
sm__inst_executed_pipe_fp64, sm__inst_executed_pipe_tex
sm__inst_executed_pipe_fp64, sm__inst_executed_pipe_uniform
sm__inst_executed_pipe_fp64, sm__inst_executed_pipe_xu
sm__inst_executed_pipe_fp64, sm__inst_issued
sm__inst_executed_pipe_fp64, sm__issue_active
sm__inst_executed_pipe_fp64, sm__pipe_alu_cycles_active
sm__inst_executed_pipe_fp64, sm__pipe_fma_cycles_active
sm__inst_executed_pipe_fp64, sm__pipe_fmaheavy_cycles_active
sm__inst_executed_pipe_fp64, sm__pipe_fmalite_cycles_active
sm__inst_executed_pipe_fp64, sm__pipe_fp64_cycles_active
sm__inst_executed_pipe_fp64, sm__pipe_tensor_cycles_active
sm__inst_executed_pipe_ipa, sm__inst_executed_pipe_lsu
sm__inst_executed_pipe_ipa, sm__inst_executed_pipe_tensor
sm__inst_executed_pipe_ipa, sm__inst_executed_pipe_tex
sm__inst_executed_pipe_ipa, sm__inst_executed_pipe_uniform
sm__inst_executed_pipe_ipa, sm__inst_executed_pipe_xu
sm__inst_executed_pipe_ipa, sm__inst_issued
sm__inst_executed_pipe_ipa, sm__issue_active
sm__inst_executed_pipe_ipa, sm__pipe_alu_cycles_active
sm__inst_executed_pipe_ipa, sm__pipe_fma_cycles_active
sm__inst_executed_pipe_ipa, sm__pipe_fmaheavy_cycles_active
sm__inst_executed_pipe_ipa, sm__pipe_fmalite_cycles_active
sm__inst_executed_pipe_ipa, sm__pipe_fp64_cycles_active
sm__inst_executed_pipe_ipa, sm__pipe_tensor_cycles_active
sm__inst_executed_pipe_lsu, sm__inst_executed_pipe_tensor
sm__inst_executed_pipe_lsu, sm__inst_executed_pipe_tex
sm__inst_executed_pipe_lsu, sm__inst_executed_pipe_uniform
sm__inst_executed_pipe_lsu, sm__inst_executed_pipe_xu
sm__inst_executed_pipe_lsu, sm__inst_issued
sm__inst_executed_pipe_lsu, sm__issue_active
sm__inst_executed_pipe_lsu, sm__pipe_alu_cycles_active
sm__inst_executed_pipe_lsu, sm__pipe_fma_cycles_active
sm__inst_executed_pipe_lsu, sm__pipe_fmaheavy_cycles_active
sm__inst_executed_pipe_lsu, sm__pipe_fmalite_cycles_active
sm__inst_executed_pipe_lsu, sm__pipe_fp64_cycles_active
sm__inst_executed_pipe_lsu, sm__pipe_tensor_cycles_active
sm__inst_executed_pipe_tensor, sm__inst_executed_pipe_tex
sm__inst_executed_pipe_tensor, sm__inst_executed_pipe_uniform
sm__inst_executed_pipe_tensor, sm__inst_executed_pipe_xu
sm__inst_executed_pipe_tensor, sm__inst_issued
sm__inst_executed_pipe_tensor, sm__issue_active
sm__inst_executed_pipe_tensor, sm__pipe_alu_cycles_active
sm__inst_executed_pipe_tensor, sm__pipe_fmaheavy_cycles_active
sm__inst_executed_pipe_tensor, sm__pipe_fmalite_cycles_active
sm__inst_executed_pipe_tensor, sm__pipe_tensor_cycles_active
sm__inst_executed_pipe_tex, sm__inst_executed_pipe_uniform
sm__inst_executed_pipe_tex, sm__inst_executed_pipe_xu
sm__inst_executed_pipe_tex, sm__inst_issued
sm__inst_executed_pipe_tex, sm__issue_active
sm__inst_executed_pipe_tex, sm__pipe_alu_cycles_active
sm__inst_executed_pipe_tex, sm__pipe_fma_cycles_active
sm__inst_executed_pipe_tex, sm__pipe_fmaheavy_cycles_active
sm__inst_executed_pipe_tex, sm__pipe_fmalite_cycles_active
sm__inst_executed_pipe_tex, sm__pipe_fp64_cycles_active
sm__inst_executed_pipe_tex, sm__pipe_tensor_cycles_active
sm__inst_executed_pipe_uniform, sm__inst_executed_pipe_xu
sm__inst_executed_pipe_uniform, sm__inst_issued
sm__inst_executed_pipe_uniform, sm__issue_active
sm__inst_executed_pipe_uniform, sm__pipe_alu_cycles_active
sm__inst_executed_pipe_uniform, sm__pipe_fma_cycles_active
sm__inst_executed_pipe_uniform, sm__pipe_fmaheavy_cycles_active
sm__inst_executed_pipe_uniform, sm__pipe_fmalite_cycles_active
sm__inst_executed_pipe_uniform, sm__pipe_fp64_cycles_active
sm__inst_executed_pipe_uniform, sm__pipe_tensor_cycles_active
sm__inst_executed_pipe_xu, sm__inst_issued
sm__inst_executed_pipe_xu, sm__issue_active
sm__inst_executed_pipe_xu, sm__pipe_alu_cycles_active
sm__inst_executed_pipe_xu, sm__pipe_fma_cycles_active
sm__inst_executed_pipe_xu, sm__pipe_fmaheavy_cycles_active
sm__inst_executed_pipe_xu, sm__pipe_fmalite_cycles_active
sm__inst_executed_pipe_xu, sm__pipe_fp64_cycles_active
sm__inst_executed_pipe_xu, sm__pipe_tensor_cycles_active
sm__inst_issued, sm__issue_active
sm__inst_issued, sm__pipe_alu_cycles_active
sm__inst_issued, sm__pipe_fma_cycles_active
sm__inst_issued, sm__pipe_fmaheavy_cycles_active
sm__inst_issued, sm__pipe_fmalite_cycles_active
sm__inst_issued, sm__pipe_fp64_cycles_active
sm__inst_issued, sm__pipe_tensor_cycles_active
sm__issue_active, sm__pipe_alu_cycles_active
sm__issue_active, sm__pipe_fma_cycles_active
sm__issue_active, sm__pipe_fmaheavy_cycles_active
sm__issue_active, sm__pipe_fmalite_cycles_active
sm__issue_active, sm__pipe_fp64_cycles_active
sm__issue_active, sm__pipe_tensor_cycles_active
sm__pipe_alu_cycles_active, sm__pipe_fma_cycles_active
sm__pipe_alu_cycles_active, sm__pipe_fmaheavy_cycles_active
sm__pipe_alu_cycles_active, sm__pipe_fmalite_cycles_active
sm__pipe_alu_cycles_active, sm__pipe_fp64_cycles_active
sm__pipe_alu_cycles_active, sm__pipe_tensor_cycles_active
sm__pipe_fma_cycles_active, sm__pipe_fmaheavy_cycles_active
sm__pipe_fma_cycles_active, sm__pipe_fmalite_cycles_active
sm__pipe_fma_cycles_active, sm__pipe_tensor_cycles_active
sm__pipe_fmaheavy_cycles_active, sm__pipe_fmalite_cycles_active
sm__pipe_fmaheavy_cycles_active, sm__pipe_tensor_cycles_active
sm__pipe_fmalite_cycles_active, sm__pipe_fp64_cycles_active
sm__pipe_fmalite_cycles_active, sm__pipe_tensor_cycles_active
sm__pipe_fp64_cycles_active, sm__pipe_tensor_cycles_active
