@line:64    Cycle @2.00: [Fetcher_Impl]	IF: Final Current PC=0x0
@line:78    Cycle @2.00: [Fetcher_Impl]	IF: SRAM Addr=0x0
@line:116   Cycle @2.00: [Fetcher_Impl]	BTB: MISS at PC=0x0, Index=0
@line:145   Cycle @2.00: [Fetcher_Impl]	IF: Next PC=0x4  Next Last PC=0
@line:39    Cycle @3.00: [Decoder]	ID: Fetched Instruction=0x376537 at PC=0x0
@line:6083  Cycle @3.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x4 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x0 rs2_used=0x0
@line:6086  Cycle @3.00: [Decoder]	Forwarding data: imm=0x376000 pc=0x0 rs1_data=0x0 rs2_data=0x0
@line:144   Cycle @3.00: [DataHazardUnit]	Input Signals: rs1_idx=14 rs2_idx=3 rs1_used=0 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=0
@line:262   Cycle @3.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @3.00: [Fetcher_Impl]	IF: Final Current PC=0x4
@line:78    Cycle @3.00: [Fetcher_Impl]	IF: SRAM Addr=0x1
@line:116   Cycle @3.00: [Fetcher_Impl]	BTB: MISS at PC=0x4, Index=1
@line:145   Cycle @3.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=4
@line:360   Cycle @3.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @4.00: [Decoder]	ID: Fetched Instruction=0xf0050513 at PC=0x4
@line:6083  Cycle @4.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @4.00: [Decoder]	Forwarding data: imm=0xffffff00 pc=0x4 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @4.00: [Executor]	Input: pc=0x0 rs1_data=0x0 rs2_data=0x0 Imm=0x376000
@line:119   Cycle @4.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @4.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @4.00: [Executor]	EX: RS2 source: No Bypass
@line:392   Cycle @4.00: [Executor]	EX: ALU Op1 source: ZERO (0x0)
@line:443   Cycle @4.00: [Executor]	EX: ALU Op2 source: IMM (0x376000)
@line:4157  Cycle @4.00: [Executor]	EX: ALU Operation: ADD
@line:4493  Cycle @4.00: [Executor]	EX: Bypass Update: 0x376000
@line:4503  Cycle @4.00: [Executor]	EX: ALU Result: 0x376000
@line:4571  Cycle @4.00: [Executor]	EX: Branch Immediate: 0x376000
@line:4575  Cycle @4.00: [Executor]	EX: Branch Target Base: 0x0
@line:4744  Cycle @4.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:144   Cycle @4.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=0
@line:262   Cycle @4.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @4.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @4.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @4.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @4.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @4.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @5.00: [Decoder]	ID: Fetched Instruction=0x100793 at PC=0x8
@line:6083  Cycle @5.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @5.00: [Decoder]	Forwarding data: imm=0x1 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @5.00: [Executor]	Input: pc=0x4 rs1_data=0x0 rs2_data=0x0 Imm=0xffffff00
@line:119   Cycle @5.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:243   Cycle @5.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x376000)
@line:285   Cycle @5.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @5.00: [Executor]	EX: ALU Op1 source: RS1 (0x376000)
@line:443   Cycle @5.00: [Executor]	EX: ALU Op2 source: IMM (0xffffff00)
@line:4157  Cycle @5.00: [Executor]	EX: ALU Operation: ADD
@line:4493  Cycle @5.00: [Executor]	EX: Bypass Update: 0x375f00
@line:4503  Cycle @5.00: [Executor]	EX: ALU Result: 0x375f00
@line:4571  Cycle @5.00: [Executor]	EX: Branch Immediate: 0xffffff00
@line:4575  Cycle @5.00: [Executor]	EX: Branch Target Base: 0x4
@line:4744  Cycle @5.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @5.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @5.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @5.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @5.00: [MEM]	MEM: Bypass <= 0x376000
@line:144   Cycle @5.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=0
@line:262   Cycle @5.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @5.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @5.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @5.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @5.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @5.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @6.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0xc
@line:6083  Cycle @6.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @6.00: [Decoder]	Forwarding data: imm=0xb pc=0xc rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @6.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x1
@line:119   Cycle @6.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @6.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @6.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @6.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @6.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:4157  Cycle @6.00: [Executor]	EX: ALU Operation: ADD
@line:4493  Cycle @6.00: [Executor]	EX: Bypass Update: 0x1
@line:4503  Cycle @6.00: [Executor]	EX: ALU Result: 0x1
@line:4571  Cycle @6.00: [Executor]	EX: Branch Immediate: 0x1
@line:4575  Cycle @6.00: [Executor]	EX: Branch Target Base: 0x8
@line:4744  Cycle @6.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @6.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @6.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @6.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @6.00: [MEM]	MEM: Bypass <= 0x375f00
@line:30    Cycle @6.00: [WB]	Input: rd=x10 wdata=0x376000
@line:35    Cycle @6.00: [WB]	WB: Write x10 <= 0x376000
@line:144   Cycle @6.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=10
@line:262   Cycle @6.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @6.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @6.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @6.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @6.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @6.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @7.00: [Decoder]	ID: Fetched Instruction=0x2f54533 at PC=0x10
@line:6083  Cycle @7.00: [Decoder]	Control signals: alu_func=0x8000 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @7.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x376000 rs2_data=0x0
@line:74    Cycle @7.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:119   Cycle @7.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @7.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @7.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @7.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @7.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:4157  Cycle @7.00: [Executor]	EX: ALU Operation: ADD
@line:4493  Cycle @7.00: [Executor]	EX: Bypass Update: 0xb
@line:4503  Cycle @7.00: [Executor]	EX: ALU Result: 0xb
@line:4571  Cycle @7.00: [Executor]	EX: Branch Immediate: 0xb
@line:4575  Cycle @7.00: [Executor]	EX: Branch Target Base: 0xc
@line:4744  Cycle @7.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @7.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @7.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @7.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @7.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @7.00: [WB]	Input: rd=x10 wdata=0x375f00
@line:35    Cycle @7.00: [WB]	WB: Write x10 <= 0x375f00
@line:144   Cycle @7.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @7.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=4 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @7.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @7.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @7.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @7.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:360   Cycle @7.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x8 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @8.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @8.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @8.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @8.00: [Executor]	Input: pc=0x10 rs1_data=0x376000 rs2_data=0x0 Imm=0x0
@line:119   Cycle @8.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:271   Cycle @8.00: [Executor]	EX: RS1 source: WB Bypass (0x375f00)
@line:313   Cycle @8.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x1)
@line:364   Cycle @8.00: [Executor]	EX: ALU Op1 source: RS1 (0x375f00)
@line:429   Cycle @8.00: [Executor]	EX: ALU Op2 source: RS2 (0x1)
@line:1117  Cycle @8.00: [Executor]	Divider: Start division, dividend=0x375f00, divisor=0x1, signed=1
@line:1145  Cycle @8.00: [Executor]	EX: Starting ~18-cycle division (SRT-4)
@line:1148  Cycle @8.00: [Executor]	EX:   Op1=0x375f00 (signed=1), Op2=0x1 (signed=1), is_rem=0
@line:1166  Cycle @8.00: [Executor]	EX:   Saved pending DIV rd=x10
@line:4397  Cycle @8.00: [Executor]	EX: ALU Operation: DIV
@line:4499  Cycle @8.00: [Executor]	EX: Bypass Update skipped for MUL/DIV (result not ready)
@line:4503  Cycle @8.00: [Executor]	EX: ALU Result: 0x0
@line:4571  Cycle @8.00: [Executor]	EX: Branch Immediate: 0x0
@line:4575  Cycle @8.00: [Executor]	EX: Branch Target Base: 0x10
@line:4744  Cycle @8.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:5147  Cycle @8.00: [Executor]	EX: Current MUL/DIV not ready, sending NOP to MEM
@line:55    Cycle @8.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @8.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @8.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @8.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @8.00: [WB]	Input: rd=x15 wdata=0x1
@line:35    Cycle @8.00: [WB]	WB: Write x15 <= 0x1
@line:144   Cycle @8.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=15
@line:262   Cycle @8.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @8.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @8.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:116   Cycle @8.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:145   Cycle @8.00: [Fetcher_Impl]	IF: Next PC=0x1c  Next Last PC=18
@line:360   Cycle @8.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @9.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @9.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @9.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x1 rs2_data=0x0
@line:74    Cycle @9.00: [Executor]	Input: pc=0x14 rs1_data=0x0 rs2_data=0x0 Imm=0x1
@line:119   Cycle @9.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:271   Cycle @9.00: [Executor]	EX: RS1 source: WB Bypass (0x1)
@line:285   Cycle @9.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @9.00: [Executor]	EX: ALU Op1 source: RS1 (0x1)
@line:443   Cycle @9.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1230  Cycle @9.00: [Executor]	Divider: Fast path (divisor=1)
@line:4157  Cycle @9.00: [Executor]	EX: ALU Operation: ADD
@line:4493  Cycle @9.00: [Executor]	EX: Bypass Update: 0x2
@line:4503  Cycle @9.00: [Executor]	EX: ALU Result: 0x2
@line:4571  Cycle @9.00: [Executor]	EX: Branch Immediate: 0x1
@line:4575  Cycle @9.00: [Executor]	EX: Branch Target Base: 0x14
@line:4744  Cycle @9.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @9.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @9.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @9.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @9.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @9.00: [WB]	Input: rd=x13 wdata=0xb
@line:35    Cycle @9.00: [WB]	WB: Write x13 <= 0xb
@line:144   Cycle @9.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=13
@line:262   Cycle @9.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @9.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:78    Cycle @9.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:116   Cycle @9.00: [Fetcher_Impl]	BTB: MISS at PC=0x1c, Index=7
@line:145   Cycle @9.00: [Fetcher_Impl]	IF: Next PC=0x20  Next Last PC=1c
@line:360   Cycle @9.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @10.00: [Decoder]	ID: Fetched Instruction=0x100073 at PC=0x1c
@line:6083  Cycle @10.00: [Decoder]	Control signals: alu_func=0x400 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x0 rs2_used=0x0
@line:6086  Cycle @10.00: [Decoder]	Forwarding data: imm=0x1 pc=0x1c rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @10.00: [Executor]	Input: pc=0x18 rs1_data=0x1 rs2_data=0x0 Imm=0xfffffff4
@line:119   Cycle @10.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @10.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x2)
@line:327   Cycle @10.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:364   Cycle @10.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:429   Cycle @10.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:1455  Cycle @10.00: [Executor]	Divider: Completed via fast path (divisor=1)
@line:4172  Cycle @10.00: [Executor]	EX: ALU Operation: SUB
@line:4493  Cycle @10.00: [Executor]	EX: Bypass Update: 0xfffffff7
@line:4503  Cycle @10.00: [Executor]	EX: ALU Result: 0xfffffff7
@line:4571  Cycle @10.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4575  Cycle @10.00: [Executor]	EX: Branch Target Base: 0x18
@line:4639  Cycle @10.00: [Executor]	EX: Branch Type: BNE
@line:4918  Cycle @10.00: [Executor]	EX: Branch Target: 0xc
@line:4923  Cycle @10.00: [Executor]	EX: Branch Taken: 1
@line:4948  Cycle @10.00: [Executor]	BTB: UPDATE at PC=0x18, Index=6, Target=0xc
@line:55    Cycle @10.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @10.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @10.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @10.00: [MEM]	MEM: Bypass <= 0x2
@line:30    Cycle @10.00: [WB]	Input: rd=x0 wdata=0x0
@line:144   Cycle @10.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=1 rs1_used=0 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=0
@line:262   Cycle @10.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @10.00: [Fetcher_Impl]	IF: Final Current PC=0x20
@line:78    Cycle @10.00: [Fetcher_Impl]	IF: SRAM Addr=0x8
@line:116   Cycle @10.00: [Fetcher_Impl]	BTB: MISS at PC=0x20, Index=8
@line:145   Cycle @10.00: [Fetcher_Impl]	IF: Next PC=0x24  Next Last PC=20
@line:360   Cycle @10.00: [Decoder_Impl]	Output: alu_func=0x400 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:39    Cycle @11.00: [Decoder]	ID: Fetched Instruction=0x33 at PC=0x20
@line:6083  Cycle @11.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @11.00: [Decoder]	Forwarding data: imm=0x0 pc=0x20 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @11.00: [Executor]	Input: pc=0x1c rs1_data=0x0 rs2_data=0x0 Imm=0x1
@line:85    Cycle @11.00: [Executor]	EX: Flush
@line:119   Cycle @11.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x0 rd=0x0
@line:229   Cycle @11.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @11.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @11.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @11.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:4025  Cycle @11.00: [Executor]	EX: SRT-4 divider result ready and consumed: 0x375f00, error=0
@line:4307  Cycle @11.00: [Executor]	EX: ALU Operation: SYS
@line:4493  Cycle @11.00: [Executor]	EX: Bypass Update: 0x375f00
@line:4503  Cycle @11.00: [Executor]	EX: ALU Result: 0x1
@line:4571  Cycle @11.00: [Executor]	EX: Branch Immediate: 0x1
@line:4575  Cycle @11.00: [Executor]	EX: Branch Target Base: 0x1c
@line:4744  Cycle @11.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:5126  Cycle @11.00: [Executor]	EX: Injecting pending DIV result to MEM (rd=x10, result=0x375f00)
@line:55    Cycle @11.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @11.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @11.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @11.00: [MEM]	MEM: Bypass <= 0xfffffff7
@line:30    Cycle @11.00: [WB]	Input: rd=x15 wdata=0x2
@line:35    Cycle @11.00: [WB]	WB: Write x15 <= 0x2
@line:144   Cycle @11.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=0 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @11.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:53    Cycle @11.00: [Fetcher_Impl]	IF: Flush to 0xc
@line:64    Cycle @11.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @11.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @11.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @11.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:137   Cycle @11.00: [Decoder_Impl]	ID: Inserting NOP (Stall=0 Flush=1)
@line:360   Cycle @11.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:39    Cycle @12.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0xc
@line:6083  Cycle @12.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @12.00: [Decoder]	Forwarding data: imm=0xb pc=0xc rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @12.00: [Executor]	Input: pc=0x20 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @12.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @12.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @12.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @12.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @12.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:4322  Cycle @12.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4493  Cycle @12.00: [Executor]	EX: Bypass Update: 0x0
@line:4503  Cycle @12.00: [Executor]	EX: ALU Result: 0x0
@line:4571  Cycle @12.00: [Executor]	EX: Branch Immediate: 0x0
@line:4575  Cycle @12.00: [Executor]	EX: Branch Target Base: 0x20
@line:4744  Cycle @12.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @12.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @12.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @12.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @12.00: [MEM]	MEM: Bypass <= 0x375f00
@line:30    Cycle @12.00: [WB]	Input: rd=x0 wdata=0xfffffff7
@line:144   Cycle @12.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=0
@line:262   Cycle @12.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @12.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @12.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @12.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @12.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @12.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @13.00: [Decoder]	ID: Fetched Instruction=0x2f54533 at PC=0x10
@line:6083  Cycle @13.00: [Decoder]	Control signals: alu_func=0x8000 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @13.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x375f00 rs2_data=0x2
@line:74    Cycle @13.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:119   Cycle @13.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @13.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @13.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @13.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @13.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:4157  Cycle @13.00: [Executor]	EX: ALU Operation: ADD
@line:4493  Cycle @13.00: [Executor]	EX: Bypass Update: 0xb
@line:4503  Cycle @13.00: [Executor]	EX: ALU Result: 0xb
@line:4571  Cycle @13.00: [Executor]	EX: Branch Immediate: 0xb
@line:4575  Cycle @13.00: [Executor]	EX: Branch Target Base: 0xc
@line:4744  Cycle @13.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @13.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @13.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @13.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @13.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @13.00: [WB]	Input: rd=x10 wdata=0x375f00
@line:35    Cycle @13.00: [WB]	WB: Write x10 <= 0x375f00
@line:144   Cycle @13.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=10
@line:262   Cycle @13.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @13.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @13.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @13.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @13.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:360   Cycle @13.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @14.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @14.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @14.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x2 rs2_data=0x0
@line:74    Cycle @14.00: [Executor]	Input: pc=0x10 rs1_data=0x375f00 rs2_data=0x2 Imm=0x0
@line:119   Cycle @14.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:271   Cycle @14.00: [Executor]	EX: RS1 source: WB Bypass (0x375f00)
@line:285   Cycle @14.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @14.00: [Executor]	EX: ALU Op1 source: RS1 (0x375f00)
@line:429   Cycle @14.00: [Executor]	EX: ALU Op2 source: RS2 (0x2)
@line:1117  Cycle @14.00: [Executor]	Divider: Start division, dividend=0x375f00, divisor=0x2, signed=1
@line:1145  Cycle @14.00: [Executor]	EX: Starting ~18-cycle division (SRT-4)
@line:1148  Cycle @14.00: [Executor]	EX:   Op1=0x375f00 (signed=1), Op2=0x2 (signed=1), is_rem=0
@line:1166  Cycle @14.00: [Executor]	EX:   Saved pending DIV rd=x10
@line:4397  Cycle @14.00: [Executor]	EX: ALU Operation: DIV
@line:4499  Cycle @14.00: [Executor]	EX: Bypass Update skipped for MUL/DIV (result not ready)
@line:4503  Cycle @14.00: [Executor]	EX: ALU Result: 0x375f00
@line:4571  Cycle @14.00: [Executor]	EX: Branch Immediate: 0x0
@line:4575  Cycle @14.00: [Executor]	EX: Branch Target Base: 0x10
@line:4744  Cycle @14.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:5147  Cycle @14.00: [Executor]	EX: Current MUL/DIV not ready, sending NOP to MEM
@line:55    Cycle @14.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @14.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @14.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @14.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @14.00: [WB]	Input: rd=x0 wdata=0x0
@line:144   Cycle @14.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @14.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @14.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @14.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @14.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @14.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:360   Cycle @14.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @15.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @15.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @15.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x2 rs2_data=0xb
@line:74    Cycle @15.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0x0 Imm=0x1
@line:119   Cycle @15.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @15.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @15.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @15.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:443   Cycle @15.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1357  Cycle @15.00: [Executor]	Divider: Starting normal division (DIV_PRE)
@line:4157  Cycle @15.00: [Executor]	EX: ALU Operation: ADD
@line:4493  Cycle @15.00: [Executor]	EX: Bypass Update: 0x3
@line:4503  Cycle @15.00: [Executor]	EX: ALU Result: 0x3
@line:4571  Cycle @15.00: [Executor]	EX: Branch Immediate: 0x1
@line:4575  Cycle @15.00: [Executor]	EX: Branch Target Base: 0x14
@line:4744  Cycle @15.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @15.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @15.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @15.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @15.00: [MEM]	MEM: Bypass <= 0x375f00
@line:30    Cycle @15.00: [WB]	Input: rd=x13 wdata=0xb
@line:35    Cycle @15.00: [WB]	WB: Write x13 <= 0xb
@line:144   Cycle @15.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=13
@line:262   Cycle @15.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @15.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @15.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @15.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @15.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @15.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @16.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0xc
@line:6083  Cycle @16.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @16.00: [Decoder]	Forwarding data: imm=0xb pc=0xc rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @16.00: [Executor]	Input: pc=0x18 rs1_data=0x2 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @16.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @16.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x3)
@line:327   Cycle @16.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:364   Cycle @16.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:429   Cycle @16.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:2234  Cycle @16.00: [Executor]	Divider: Preprocessing complete, shift=2, starting iterations
@line:4172  Cycle @16.00: [Executor]	EX: ALU Operation: SUB
@line:4493  Cycle @16.00: [Executor]	EX: Bypass Update: 0xfffffff8
@line:4503  Cycle @16.00: [Executor]	EX: ALU Result: 0xfffffff8
@line:4571  Cycle @16.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4575  Cycle @16.00: [Executor]	EX: Branch Target Base: 0x18
@line:4639  Cycle @16.00: [Executor]	EX: Branch Type: BNE
@line:4918  Cycle @16.00: [Executor]	EX: Branch Target: 0xc
@line:4923  Cycle @16.00: [Executor]	EX: Branch Taken: 1
@line:4948  Cycle @16.00: [Executor]	BTB: UPDATE at PC=0x18, Index=6, Target=0xc
@line:55    Cycle @16.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @16.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @16.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @16.00: [MEM]	MEM: Bypass <= 0x3
@line:30    Cycle @16.00: [WB]	Input: rd=x0 wdata=0x375f00
@line:144   Cycle @16.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=0
@line:262   Cycle @16.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @16.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @16.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @16.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @16.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @16.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @17.00: [Decoder]	ID: Fetched Instruction=0x2f54533 at PC=0x10
@line:6083  Cycle @17.00: [Decoder]	Control signals: alu_func=0x8000 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @17.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x375f00 rs2_data=0x2
@line:74    Cycle @17.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:119   Cycle @17.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @17.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @17.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @17.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @17.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:4157  Cycle @17.00: [Executor]	EX: ALU Operation: ADD
@line:4493  Cycle @17.00: [Executor]	EX: Bypass Update: 0xb
@line:4503  Cycle @17.00: [Executor]	EX: ALU Result: 0xb
@line:4571  Cycle @17.00: [Executor]	EX: Branch Immediate: 0xb
@line:4575  Cycle @17.00: [Executor]	EX: Branch Target Base: 0xc
@line:4744  Cycle @17.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @17.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @17.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @17.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @17.00: [MEM]	MEM: Bypass <= 0xfffffff8
@line:30    Cycle @17.00: [WB]	Input: rd=x15 wdata=0x3
@line:35    Cycle @17.00: [WB]	WB: Write x15 <= 0x3
@line:144   Cycle @17.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @17.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @17.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @17.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @17.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @17.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:360   Cycle @17.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @18.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @18.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @18.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x3 rs2_data=0x0
@line:74    Cycle @18.00: [Executor]	Input: pc=0x10 rs1_data=0x375f00 rs2_data=0x2 Imm=0x0
@line:119   Cycle @18.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @18.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @18.00: [Executor]	EX: RS2 source: WB Bypass (0x3)
@line:364   Cycle @18.00: [Executor]	EX: ALU Op1 source: RS1 (0x375f00)
@line:429   Cycle @18.00: [Executor]	EX: ALU Op2 source: RS2 (0x3)
@line:4397  Cycle @18.00: [Executor]	EX: ALU Operation: DIV
@line:4499  Cycle @18.00: [Executor]	EX: Bypass Update skipped for MUL/DIV (result not ready)
@line:4503  Cycle @18.00: [Executor]	EX: ALU Result: 0x375f00
@line:4571  Cycle @18.00: [Executor]	EX: Branch Immediate: 0x0
@line:4575  Cycle @18.00: [Executor]	EX: Branch Target Base: 0x10
@line:4744  Cycle @18.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:5147  Cycle @18.00: [Executor]	EX: Current MUL/DIV not ready, sending NOP to MEM
@line:55    Cycle @18.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @18.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @18.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @18.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @18.00: [WB]	Input: rd=x0 wdata=0xfffffff8
@line:144   Cycle @18.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @18.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @18.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @18.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @18.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @18.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:360   Cycle @18.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @19.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @19.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @19.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x3 rs2_data=0xb
@line:74    Cycle @19.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0x0 Imm=0x1
@line:119   Cycle @19.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @19.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @19.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @19.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:443   Cycle @19.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:4157  Cycle @19.00: [Executor]	EX: ALU Operation: ADD
@line:4493  Cycle @19.00: [Executor]	EX: Bypass Update: 0x4
@line:4503  Cycle @19.00: [Executor]	EX: ALU Result: 0x4
@line:4571  Cycle @19.00: [Executor]	EX: Branch Immediate: 0x1
@line:4575  Cycle @19.00: [Executor]	EX: Branch Target Base: 0x14
@line:4744  Cycle @19.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @19.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @19.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @19.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @19.00: [MEM]	MEM: Bypass <= 0x375f00
@line:30    Cycle @19.00: [WB]	Input: rd=x13 wdata=0xb
@line:35    Cycle @19.00: [WB]	WB: Write x13 <= 0xb
@line:144   Cycle @19.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=13
@line:262   Cycle @19.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @19.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @19.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @19.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @19.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @19.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @20.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0xc
@line:6083  Cycle @20.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @20.00: [Decoder]	Forwarding data: imm=0xb pc=0xc rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @20.00: [Executor]	Input: pc=0x18 rs1_data=0x3 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @20.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @20.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x4)
@line:327   Cycle @20.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:364   Cycle @20.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:429   Cycle @20.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4172  Cycle @20.00: [Executor]	EX: ALU Operation: SUB
@line:4493  Cycle @20.00: [Executor]	EX: Bypass Update: 0xfffffff9
@line:4503  Cycle @20.00: [Executor]	EX: ALU Result: 0xfffffff9
@line:4571  Cycle @20.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4575  Cycle @20.00: [Executor]	EX: Branch Target Base: 0x18
@line:4639  Cycle @20.00: [Executor]	EX: Branch Type: BNE
@line:4918  Cycle @20.00: [Executor]	EX: Branch Target: 0xc
@line:4923  Cycle @20.00: [Executor]	EX: Branch Taken: 1
@line:4948  Cycle @20.00: [Executor]	BTB: UPDATE at PC=0x18, Index=6, Target=0xc
@line:55    Cycle @20.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @20.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @20.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @20.00: [MEM]	MEM: Bypass <= 0x4
@line:30    Cycle @20.00: [WB]	Input: rd=x0 wdata=0x375f00
@line:144   Cycle @20.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=0
@line:262   Cycle @20.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @20.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @20.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @20.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @20.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @20.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @21.00: [Decoder]	ID: Fetched Instruction=0x2f54533 at PC=0x10
@line:6083  Cycle @21.00: [Decoder]	Control signals: alu_func=0x8000 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @21.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x375f00 rs2_data=0x3
@line:74    Cycle @21.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:119   Cycle @21.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @21.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @21.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @21.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @21.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:4157  Cycle @21.00: [Executor]	EX: ALU Operation: ADD
@line:4493  Cycle @21.00: [Executor]	EX: Bypass Update: 0xb
@line:4503  Cycle @21.00: [Executor]	EX: ALU Result: 0xb
@line:4571  Cycle @21.00: [Executor]	EX: Branch Immediate: 0xb
@line:4575  Cycle @21.00: [Executor]	EX: Branch Target Base: 0xc
@line:4744  Cycle @21.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @21.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @21.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @21.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @21.00: [MEM]	MEM: Bypass <= 0xfffffff9
@line:30    Cycle @21.00: [WB]	Input: rd=x15 wdata=0x4
@line:35    Cycle @21.00: [WB]	WB: Write x15 <= 0x4
@line:144   Cycle @21.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @21.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @21.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @21.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @21.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @21.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:360   Cycle @21.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @22.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @22.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @22.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x4 rs2_data=0x0
@line:74    Cycle @22.00: [Executor]	Input: pc=0x10 rs1_data=0x375f00 rs2_data=0x3 Imm=0x0
@line:119   Cycle @22.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @22.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @22.00: [Executor]	EX: RS2 source: WB Bypass (0x4)
@line:364   Cycle @22.00: [Executor]	EX: ALU Op1 source: RS1 (0x375f00)
@line:429   Cycle @22.00: [Executor]	EX: ALU Op2 source: RS2 (0x4)
@line:4397  Cycle @22.00: [Executor]	EX: ALU Operation: DIV
@line:4499  Cycle @22.00: [Executor]	EX: Bypass Update skipped for MUL/DIV (result not ready)
@line:4503  Cycle @22.00: [Executor]	EX: ALU Result: 0x375f00
@line:4571  Cycle @22.00: [Executor]	EX: Branch Immediate: 0x0
@line:4575  Cycle @22.00: [Executor]	EX: Branch Target Base: 0x10
@line:4744  Cycle @22.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:5147  Cycle @22.00: [Executor]	EX: Current MUL/DIV not ready, sending NOP to MEM
@line:55    Cycle @22.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @22.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @22.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @22.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @22.00: [WB]	Input: rd=x0 wdata=0xfffffff9
@line:144   Cycle @22.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @22.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @22.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @22.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @22.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @22.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:360   Cycle @22.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @23.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @23.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @23.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x4 rs2_data=0xb
@line:74    Cycle @23.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0x0 Imm=0x1
@line:119   Cycle @23.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @23.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @23.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @23.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @23.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:4157  Cycle @23.00: [Executor]	EX: ALU Operation: ADD
@line:4493  Cycle @23.00: [Executor]	EX: Bypass Update: 0x5
@line:4503  Cycle @23.00: [Executor]	EX: ALU Result: 0x5
@line:4571  Cycle @23.00: [Executor]	EX: Branch Immediate: 0x1
@line:4575  Cycle @23.00: [Executor]	EX: Branch Target Base: 0x14
@line:4744  Cycle @23.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @23.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @23.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @23.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @23.00: [MEM]	MEM: Bypass <= 0x375f00
@line:30    Cycle @23.00: [WB]	Input: rd=x13 wdata=0xb
@line:35    Cycle @23.00: [WB]	WB: Write x13 <= 0xb
@line:144   Cycle @23.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=13
@line:262   Cycle @23.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @23.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @23.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @23.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @23.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @23.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @24.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0xc
@line:6083  Cycle @24.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @24.00: [Decoder]	Forwarding data: imm=0xb pc=0xc rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @24.00: [Executor]	Input: pc=0x18 rs1_data=0x4 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @24.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @24.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x5)
@line:327   Cycle @24.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:364   Cycle @24.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:429   Cycle @24.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4172  Cycle @24.00: [Executor]	EX: ALU Operation: SUB
@line:4493  Cycle @24.00: [Executor]	EX: Bypass Update: 0xfffffffa
@line:4503  Cycle @24.00: [Executor]	EX: ALU Result: 0xfffffffa
@line:4571  Cycle @24.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4575  Cycle @24.00: [Executor]	EX: Branch Target Base: 0x18
@line:4639  Cycle @24.00: [Executor]	EX: Branch Type: BNE
@line:4918  Cycle @24.00: [Executor]	EX: Branch Target: 0xc
@line:4923  Cycle @24.00: [Executor]	EX: Branch Taken: 1
@line:4948  Cycle @24.00: [Executor]	BTB: UPDATE at PC=0x18, Index=6, Target=0xc
@line:55    Cycle @24.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @24.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @24.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @24.00: [MEM]	MEM: Bypass <= 0x5
@line:30    Cycle @24.00: [WB]	Input: rd=x0 wdata=0x375f00
@line:144   Cycle @24.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=0
@line:262   Cycle @24.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @24.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @24.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @24.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @24.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @24.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @25.00: [Decoder]	ID: Fetched Instruction=0x2f54533 at PC=0x10
@line:6083  Cycle @25.00: [Decoder]	Control signals: alu_func=0x8000 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @25.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x375f00 rs2_data=0x4
@line:74    Cycle @25.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:119   Cycle @25.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @25.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @25.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @25.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @25.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:4157  Cycle @25.00: [Executor]	EX: ALU Operation: ADD
@line:4493  Cycle @25.00: [Executor]	EX: Bypass Update: 0xb
@line:4503  Cycle @25.00: [Executor]	EX: ALU Result: 0xb
@line:4571  Cycle @25.00: [Executor]	EX: Branch Immediate: 0xb
@line:4575  Cycle @25.00: [Executor]	EX: Branch Target Base: 0xc
@line:4744  Cycle @25.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @25.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @25.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @25.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @25.00: [MEM]	MEM: Bypass <= 0xfffffffa
@line:30    Cycle @25.00: [WB]	Input: rd=x15 wdata=0x5
@line:35    Cycle @25.00: [WB]	WB: Write x15 <= 0x5
@line:144   Cycle @25.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @25.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @25.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @25.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @25.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @25.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:360   Cycle @25.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @26.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @26.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @26.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x5 rs2_data=0x0
@line:74    Cycle @26.00: [Executor]	Input: pc=0x10 rs1_data=0x375f00 rs2_data=0x4 Imm=0x0
@line:119   Cycle @26.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @26.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @26.00: [Executor]	EX: RS2 source: WB Bypass (0x5)
@line:364   Cycle @26.00: [Executor]	EX: ALU Op1 source: RS1 (0x375f00)
@line:429   Cycle @26.00: [Executor]	EX: ALU Op2 source: RS2 (0x5)
@line:4397  Cycle @26.00: [Executor]	EX: ALU Operation: DIV
@line:4499  Cycle @26.00: [Executor]	EX: Bypass Update skipped for MUL/DIV (result not ready)
@line:4503  Cycle @26.00: [Executor]	EX: ALU Result: 0x375f00
@line:4571  Cycle @26.00: [Executor]	EX: Branch Immediate: 0x0
@line:4575  Cycle @26.00: [Executor]	EX: Branch Target Base: 0x10
@line:4744  Cycle @26.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:5147  Cycle @26.00: [Executor]	EX: Current MUL/DIV not ready, sending NOP to MEM
@line:55    Cycle @26.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @26.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @26.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @26.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @26.00: [WB]	Input: rd=x0 wdata=0xfffffffa
@line:144   Cycle @26.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @26.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @26.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @26.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @26.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @26.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:360   Cycle @26.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @27.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @27.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @27.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x5 rs2_data=0xb
@line:74    Cycle @27.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0x0 Imm=0x1
@line:119   Cycle @27.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @27.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @27.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @27.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:443   Cycle @27.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:4157  Cycle @27.00: [Executor]	EX: ALU Operation: ADD
@line:4493  Cycle @27.00: [Executor]	EX: Bypass Update: 0x6
@line:4503  Cycle @27.00: [Executor]	EX: ALU Result: 0x6
@line:4571  Cycle @27.00: [Executor]	EX: Branch Immediate: 0x1
@line:4575  Cycle @27.00: [Executor]	EX: Branch Target Base: 0x14
@line:4744  Cycle @27.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @27.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @27.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @27.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @27.00: [MEM]	MEM: Bypass <= 0x375f00
@line:30    Cycle @27.00: [WB]	Input: rd=x13 wdata=0xb
@line:35    Cycle @27.00: [WB]	WB: Write x13 <= 0xb
@line:144   Cycle @27.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=13
@line:262   Cycle @27.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @27.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @27.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @27.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @27.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @27.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @28.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0xc
@line:6083  Cycle @28.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @28.00: [Decoder]	Forwarding data: imm=0xb pc=0xc rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @28.00: [Executor]	Input: pc=0x18 rs1_data=0x5 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @28.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @28.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x6)
@line:327   Cycle @28.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:364   Cycle @28.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:429   Cycle @28.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4172  Cycle @28.00: [Executor]	EX: ALU Operation: SUB
@line:4493  Cycle @28.00: [Executor]	EX: Bypass Update: 0xfffffffb
@line:4503  Cycle @28.00: [Executor]	EX: ALU Result: 0xfffffffb
@line:4571  Cycle @28.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4575  Cycle @28.00: [Executor]	EX: Branch Target Base: 0x18
@line:4639  Cycle @28.00: [Executor]	EX: Branch Type: BNE
@line:4918  Cycle @28.00: [Executor]	EX: Branch Target: 0xc
@line:4923  Cycle @28.00: [Executor]	EX: Branch Taken: 1
@line:4948  Cycle @28.00: [Executor]	BTB: UPDATE at PC=0x18, Index=6, Target=0xc
@line:55    Cycle @28.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @28.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @28.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @28.00: [MEM]	MEM: Bypass <= 0x6
@line:30    Cycle @28.00: [WB]	Input: rd=x0 wdata=0x375f00
@line:144   Cycle @28.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=0
@line:262   Cycle @28.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @28.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @28.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @28.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @28.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @28.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @29.00: [Decoder]	ID: Fetched Instruction=0x2f54533 at PC=0x10
@line:6083  Cycle @29.00: [Decoder]	Control signals: alu_func=0x8000 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @29.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x375f00 rs2_data=0x5
@line:74    Cycle @29.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:119   Cycle @29.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @29.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @29.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @29.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @29.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:4157  Cycle @29.00: [Executor]	EX: ALU Operation: ADD
@line:4493  Cycle @29.00: [Executor]	EX: Bypass Update: 0xb
@line:4503  Cycle @29.00: [Executor]	EX: ALU Result: 0xb
@line:4571  Cycle @29.00: [Executor]	EX: Branch Immediate: 0xb
@line:4575  Cycle @29.00: [Executor]	EX: Branch Target Base: 0xc
@line:4744  Cycle @29.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @29.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @29.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @29.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @29.00: [MEM]	MEM: Bypass <= 0xfffffffb
@line:30    Cycle @29.00: [WB]	Input: rd=x15 wdata=0x6
@line:35    Cycle @29.00: [WB]	WB: Write x15 <= 0x6
@line:144   Cycle @29.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @29.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @29.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @29.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @29.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @29.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:360   Cycle @29.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @30.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @30.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @30.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x6 rs2_data=0x0
@line:74    Cycle @30.00: [Executor]	Input: pc=0x10 rs1_data=0x375f00 rs2_data=0x5 Imm=0x0
@line:119   Cycle @30.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @30.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @30.00: [Executor]	EX: RS2 source: WB Bypass (0x6)
@line:364   Cycle @30.00: [Executor]	EX: ALU Op1 source: RS1 (0x375f00)
@line:429   Cycle @30.00: [Executor]	EX: ALU Op2 source: RS2 (0x6)
@line:4397  Cycle @30.00: [Executor]	EX: ALU Operation: DIV
@line:4499  Cycle @30.00: [Executor]	EX: Bypass Update skipped for MUL/DIV (result not ready)
@line:4503  Cycle @30.00: [Executor]	EX: ALU Result: 0x375f00
@line:4571  Cycle @30.00: [Executor]	EX: Branch Immediate: 0x0
@line:4575  Cycle @30.00: [Executor]	EX: Branch Target Base: 0x10
@line:4744  Cycle @30.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:5147  Cycle @30.00: [Executor]	EX: Current MUL/DIV not ready, sending NOP to MEM
@line:55    Cycle @30.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @30.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @30.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @30.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @30.00: [WB]	Input: rd=x0 wdata=0xfffffffb
@line:144   Cycle @30.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @30.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @30.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @30.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @30.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @30.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:360   Cycle @30.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @31.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @31.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @31.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x6 rs2_data=0xb
@line:74    Cycle @31.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0x0 Imm=0x1
@line:119   Cycle @31.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @31.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @31.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @31.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:443   Cycle @31.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:4157  Cycle @31.00: [Executor]	EX: ALU Operation: ADD
@line:4493  Cycle @31.00: [Executor]	EX: Bypass Update: 0x7
@line:4503  Cycle @31.00: [Executor]	EX: ALU Result: 0x7
@line:4571  Cycle @31.00: [Executor]	EX: Branch Immediate: 0x1
@line:4575  Cycle @31.00: [Executor]	EX: Branch Target Base: 0x14
@line:4744  Cycle @31.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @31.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @31.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @31.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @31.00: [MEM]	MEM: Bypass <= 0x375f00
@line:30    Cycle @31.00: [WB]	Input: rd=x13 wdata=0xb
@line:35    Cycle @31.00: [WB]	WB: Write x13 <= 0xb
@line:144   Cycle @31.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=13
@line:262   Cycle @31.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @31.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @31.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @31.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @31.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @31.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @32.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0xc
@line:6083  Cycle @32.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @32.00: [Decoder]	Forwarding data: imm=0xb pc=0xc rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @32.00: [Executor]	Input: pc=0x18 rs1_data=0x6 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @32.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @32.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x7)
@line:327   Cycle @32.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:364   Cycle @32.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:429   Cycle @32.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4172  Cycle @32.00: [Executor]	EX: ALU Operation: SUB
@line:4493  Cycle @32.00: [Executor]	EX: Bypass Update: 0xfffffffc
@line:4503  Cycle @32.00: [Executor]	EX: ALU Result: 0xfffffffc
@line:4571  Cycle @32.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4575  Cycle @32.00: [Executor]	EX: Branch Target Base: 0x18
@line:4639  Cycle @32.00: [Executor]	EX: Branch Type: BNE
@line:4918  Cycle @32.00: [Executor]	EX: Branch Target: 0xc
@line:4923  Cycle @32.00: [Executor]	EX: Branch Taken: 1
@line:4948  Cycle @32.00: [Executor]	BTB: UPDATE at PC=0x18, Index=6, Target=0xc
@line:55    Cycle @32.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @32.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @32.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @32.00: [MEM]	MEM: Bypass <= 0x7
@line:30    Cycle @32.00: [WB]	Input: rd=x0 wdata=0x375f00
@line:144   Cycle @32.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=0
@line:262   Cycle @32.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @32.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @32.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @32.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @32.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @32.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @33.00: [Decoder]	ID: Fetched Instruction=0x2f54533 at PC=0x10
@line:6083  Cycle @33.00: [Decoder]	Control signals: alu_func=0x8000 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @33.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x375f00 rs2_data=0x6
@line:74    Cycle @33.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:119   Cycle @33.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @33.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @33.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @33.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @33.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:3582  Cycle @33.00: [Executor]	Divider: Iterations complete, entering post-processing
@line:4157  Cycle @33.00: [Executor]	EX: ALU Operation: ADD
@line:4493  Cycle @33.00: [Executor]	EX: Bypass Update: 0xb
@line:4503  Cycle @33.00: [Executor]	EX: ALU Result: 0xb
@line:4571  Cycle @33.00: [Executor]	EX: Branch Immediate: 0xb
@line:4575  Cycle @33.00: [Executor]	EX: Branch Target Base: 0xc
@line:4744  Cycle @33.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @33.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @33.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @33.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @33.00: [MEM]	MEM: Bypass <= 0xfffffffc
@line:30    Cycle @33.00: [WB]	Input: rd=x15 wdata=0x7
@line:35    Cycle @33.00: [WB]	WB: Write x15 <= 0x7
@line:144   Cycle @33.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @33.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @33.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @33.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @33.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @33.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:360   Cycle @33.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @34.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @34.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @34.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @34.00: [Executor]	Input: pc=0x10 rs1_data=0x375f00 rs2_data=0x6 Imm=0x0
@line:119   Cycle @34.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @34.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @34.00: [Executor]	EX: RS2 source: WB Bypass (0x7)
@line:364   Cycle @34.00: [Executor]	EX: ALU Op1 source: RS1 (0x375f00)
@line:429   Cycle @34.00: [Executor]	EX: ALU Op2 source: RS2 (0x7)
@line:4010  Cycle @34.00: [Executor]	Divider: Completed, result=0x375f00
@line:4397  Cycle @34.00: [Executor]	EX: ALU Operation: DIV
@line:4499  Cycle @34.00: [Executor]	EX: Bypass Update skipped for MUL/DIV (result not ready)
@line:4503  Cycle @34.00: [Executor]	EX: ALU Result: 0x375f00
@line:4571  Cycle @34.00: [Executor]	EX: Branch Immediate: 0x0
@line:4575  Cycle @34.00: [Executor]	EX: Branch Target Base: 0x10
@line:4744  Cycle @34.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:5147  Cycle @34.00: [Executor]	EX: Current MUL/DIV not ready, sending NOP to MEM
@line:55    Cycle @34.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @34.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @34.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @34.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @34.00: [WB]	Input: rd=x0 wdata=0xfffffffc
@line:144   Cycle @34.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @34.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @34.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @34.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @34.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @34.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:360   Cycle @34.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @35.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @35.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @35.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x7 rs2_data=0xb
@line:74    Cycle @35.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0x0 Imm=0x1
@line:119   Cycle @35.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @35.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @35.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @35.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @35.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:4025  Cycle @35.00: [Executor]	EX: SRT-4 divider result ready and consumed: 0x0, error=0
@line:4157  Cycle @35.00: [Executor]	EX: ALU Operation: ADD
@line:4493  Cycle @35.00: [Executor]	EX: Bypass Update: 0x0
@line:4503  Cycle @35.00: [Executor]	EX: ALU Result: 0x8
@line:4571  Cycle @35.00: [Executor]	EX: Branch Immediate: 0x1
@line:4575  Cycle @35.00: [Executor]	EX: Branch Target Base: 0x14
@line:4744  Cycle @35.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:5126  Cycle @35.00: [Executor]	EX: Injecting pending DIV result to MEM (rd=x10, result=0x0)
@line:55    Cycle @35.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @35.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @35.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @35.00: [MEM]	MEM: Bypass <= 0x375f00
@line:30    Cycle @35.00: [WB]	Input: rd=x13 wdata=0xb
@line:35    Cycle @35.00: [WB]	WB: Write x13 <= 0xb
@line:144   Cycle @35.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=13
@line:262   Cycle @35.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @35.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @35.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @35.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @35.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @35.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @36.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0xc
@line:6083  Cycle @36.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @36.00: [Decoder]	Forwarding data: imm=0xb pc=0xc rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @36.00: [Executor]	Input: pc=0x18 rs1_data=0x7 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @36.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @36.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @36.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:364   Cycle @36.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:429   Cycle @36.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4172  Cycle @36.00: [Executor]	EX: ALU Operation: SUB
@line:4493  Cycle @36.00: [Executor]	EX: Bypass Update: 0xfffffffc
@line:4503  Cycle @36.00: [Executor]	EX: ALU Result: 0xfffffffc
@line:4571  Cycle @36.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4575  Cycle @36.00: [Executor]	EX: Branch Target Base: 0x18
@line:4639  Cycle @36.00: [Executor]	EX: Branch Type: BNE
@line:4918  Cycle @36.00: [Executor]	EX: Branch Target: 0xc
@line:4923  Cycle @36.00: [Executor]	EX: Branch Taken: 1
@line:4948  Cycle @36.00: [Executor]	BTB: UPDATE at PC=0x18, Index=6, Target=0xc
@line:55    Cycle @36.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @36.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @36.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @36.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @36.00: [WB]	Input: rd=x0 wdata=0x375f00
@line:144   Cycle @36.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=0
@line:262   Cycle @36.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @36.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @36.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @36.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @36.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @36.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @37.00: [Decoder]	ID: Fetched Instruction=0x2f54533 at PC=0x10
@line:6083  Cycle @37.00: [Decoder]	Control signals: alu_func=0x8000 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @37.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x375f00 rs2_data=0x7
@line:74    Cycle @37.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:119   Cycle @37.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @37.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @37.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @37.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @37.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:4157  Cycle @37.00: [Executor]	EX: ALU Operation: ADD
@line:4493  Cycle @37.00: [Executor]	EX: Bypass Update: 0xb
@line:4503  Cycle @37.00: [Executor]	EX: ALU Result: 0xb
@line:4571  Cycle @37.00: [Executor]	EX: Branch Immediate: 0xb
@line:4575  Cycle @37.00: [Executor]	EX: Branch Target Base: 0xc
@line:4744  Cycle @37.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @37.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @37.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @37.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @37.00: [MEM]	MEM: Bypass <= 0xfffffffc
@line:30    Cycle @37.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @37.00: [WB]	WB: Write x10 <= 0x0
@line:144   Cycle @37.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=10
@line:262   Cycle @37.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @37.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @37.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @37.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @37.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:360   Cycle @37.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @38.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @38.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @38.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @38.00: [Executor]	Input: pc=0x10 rs1_data=0x375f00 rs2_data=0x7 Imm=0x0
@line:119   Cycle @38.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:271   Cycle @38.00: [Executor]	EX: RS1 source: WB Bypass (0x0)
@line:285   Cycle @38.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @38.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @38.00: [Executor]	EX: ALU Op2 source: RS2 (0x7)
@line:1117  Cycle @38.00: [Executor]	Divider: Start division, dividend=0x0, divisor=0x7, signed=1
@line:1145  Cycle @38.00: [Executor]	EX: Starting ~18-cycle division (SRT-4)
@line:1148  Cycle @38.00: [Executor]	EX:   Op1=0x0 (signed=1), Op2=0x7 (signed=1), is_rem=0
@line:1166  Cycle @38.00: [Executor]	EX:   Saved pending DIV rd=x10
@line:4397  Cycle @38.00: [Executor]	EX: ALU Operation: DIV
@line:4499  Cycle @38.00: [Executor]	EX: Bypass Update skipped for MUL/DIV (result not ready)
@line:4503  Cycle @38.00: [Executor]	EX: ALU Result: 0x0
@line:4571  Cycle @38.00: [Executor]	EX: Branch Immediate: 0x0
@line:4575  Cycle @38.00: [Executor]	EX: Branch Target Base: 0x10
@line:4744  Cycle @38.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:5147  Cycle @38.00: [Executor]	EX: Current MUL/DIV not ready, sending NOP to MEM
@line:55    Cycle @38.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @38.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @38.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @38.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @38.00: [WB]	Input: rd=x0 wdata=0xfffffffc
@line:144   Cycle @38.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @38.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @38.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @38.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @38.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @38.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:360   Cycle @38.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @39.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @39.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @39.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x7 rs2_data=0xb
@line:74    Cycle @39.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0x0 Imm=0x1
@line:119   Cycle @39.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @39.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @39.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @39.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @39.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1357  Cycle @39.00: [Executor]	Divider: Starting normal division (DIV_PRE)
@line:4157  Cycle @39.00: [Executor]	EX: ALU Operation: ADD
@line:4493  Cycle @39.00: [Executor]	EX: Bypass Update: 0x8
@line:4503  Cycle @39.00: [Executor]	EX: ALU Result: 0x8
@line:4571  Cycle @39.00: [Executor]	EX: Branch Immediate: 0x1
@line:4575  Cycle @39.00: [Executor]	EX: Branch Target Base: 0x14
@line:4744  Cycle @39.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @39.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @39.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @39.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @39.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @39.00: [WB]	Input: rd=x13 wdata=0xb
@line:35    Cycle @39.00: [WB]	WB: Write x13 <= 0xb
@line:144   Cycle @39.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=13
@line:262   Cycle @39.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @39.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @39.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @39.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @39.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @39.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @40.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0xc
@line:6083  Cycle @40.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @40.00: [Decoder]	Forwarding data: imm=0xb pc=0xc rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @40.00: [Executor]	Input: pc=0x18 rs1_data=0x7 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @40.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @40.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x8)
@line:327   Cycle @40.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:364   Cycle @40.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:429   Cycle @40.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:2234  Cycle @40.00: [Executor]	Divider: Preprocessing complete, shift=3, starting iterations
@line:4172  Cycle @40.00: [Executor]	EX: ALU Operation: SUB
@line:4493  Cycle @40.00: [Executor]	EX: Bypass Update: 0xfffffffd
@line:4503  Cycle @40.00: [Executor]	EX: ALU Result: 0xfffffffd
@line:4571  Cycle @40.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4575  Cycle @40.00: [Executor]	EX: Branch Target Base: 0x18
@line:4639  Cycle @40.00: [Executor]	EX: Branch Type: BNE
@line:4918  Cycle @40.00: [Executor]	EX: Branch Target: 0xc
@line:4923  Cycle @40.00: [Executor]	EX: Branch Taken: 1
@line:4948  Cycle @40.00: [Executor]	BTB: UPDATE at PC=0x18, Index=6, Target=0xc
@line:55    Cycle @40.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @40.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @40.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @40.00: [MEM]	MEM: Bypass <= 0x8
@line:30    Cycle @40.00: [WB]	Input: rd=x0 wdata=0x0
@line:144   Cycle @40.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=0
@line:262   Cycle @40.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @40.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @40.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @40.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @40.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @40.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @41.00: [Decoder]	ID: Fetched Instruction=0x2f54533 at PC=0x10
@line:6083  Cycle @41.00: [Decoder]	Control signals: alu_func=0x8000 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @41.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x0 rs2_data=0x7
@line:74    Cycle @41.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:119   Cycle @41.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @41.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @41.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @41.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @41.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:4157  Cycle @41.00: [Executor]	EX: ALU Operation: ADD
@line:4493  Cycle @41.00: [Executor]	EX: Bypass Update: 0xb
@line:4503  Cycle @41.00: [Executor]	EX: ALU Result: 0xb
@line:4571  Cycle @41.00: [Executor]	EX: Branch Immediate: 0xb
@line:4575  Cycle @41.00: [Executor]	EX: Branch Target Base: 0xc
@line:4744  Cycle @41.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @41.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @41.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @41.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @41.00: [MEM]	MEM: Bypass <= 0xfffffffd
@line:30    Cycle @41.00: [WB]	Input: rd=x15 wdata=0x8
@line:35    Cycle @41.00: [WB]	WB: Write x15 <= 0x8
@line:144   Cycle @41.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @41.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @41.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @41.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @41.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @41.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:360   Cycle @41.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @42.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @42.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @42.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x8 rs2_data=0x0
@line:74    Cycle @42.00: [Executor]	Input: pc=0x10 rs1_data=0x0 rs2_data=0x7 Imm=0x0
@line:119   Cycle @42.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @42.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @42.00: [Executor]	EX: RS2 source: WB Bypass (0x8)
@line:364   Cycle @42.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @42.00: [Executor]	EX: ALU Op2 source: RS2 (0x8)
@line:4397  Cycle @42.00: [Executor]	EX: ALU Operation: DIV
@line:4499  Cycle @42.00: [Executor]	EX: Bypass Update skipped for MUL/DIV (result not ready)
@line:4503  Cycle @42.00: [Executor]	EX: ALU Result: 0x0
@line:4571  Cycle @42.00: [Executor]	EX: Branch Immediate: 0x0
@line:4575  Cycle @42.00: [Executor]	EX: Branch Target Base: 0x10
@line:4744  Cycle @42.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:5147  Cycle @42.00: [Executor]	EX: Current MUL/DIV not ready, sending NOP to MEM
@line:55    Cycle @42.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @42.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @42.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @42.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @42.00: [WB]	Input: rd=x0 wdata=0xfffffffd
@line:144   Cycle @42.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @42.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @42.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @42.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @42.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @42.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:360   Cycle @42.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @43.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @43.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @43.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x8 rs2_data=0xb
@line:74    Cycle @43.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0x0 Imm=0x1
@line:119   Cycle @43.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @43.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @43.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @43.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @43.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:4157  Cycle @43.00: [Executor]	EX: ALU Operation: ADD
@line:4493  Cycle @43.00: [Executor]	EX: Bypass Update: 0x9
@line:4503  Cycle @43.00: [Executor]	EX: ALU Result: 0x9
@line:4571  Cycle @43.00: [Executor]	EX: Branch Immediate: 0x1
@line:4575  Cycle @43.00: [Executor]	EX: Branch Target Base: 0x14
@line:4744  Cycle @43.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @43.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @43.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @43.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @43.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @43.00: [WB]	Input: rd=x13 wdata=0xb
@line:35    Cycle @43.00: [WB]	WB: Write x13 <= 0xb
@line:144   Cycle @43.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=13
@line:262   Cycle @43.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @43.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @43.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @43.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @43.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @43.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @44.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0xc
@line:6083  Cycle @44.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @44.00: [Decoder]	Forwarding data: imm=0xb pc=0xc rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @44.00: [Executor]	Input: pc=0x18 rs1_data=0x8 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @44.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @44.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x9)
@line:327   Cycle @44.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:364   Cycle @44.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:429   Cycle @44.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4172  Cycle @44.00: [Executor]	EX: ALU Operation: SUB
@line:4493  Cycle @44.00: [Executor]	EX: Bypass Update: 0xfffffffe
@line:4503  Cycle @44.00: [Executor]	EX: ALU Result: 0xfffffffe
@line:4571  Cycle @44.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4575  Cycle @44.00: [Executor]	EX: Branch Target Base: 0x18
@line:4639  Cycle @44.00: [Executor]	EX: Branch Type: BNE
@line:4918  Cycle @44.00: [Executor]	EX: Branch Target: 0xc
@line:4923  Cycle @44.00: [Executor]	EX: Branch Taken: 1
@line:4948  Cycle @44.00: [Executor]	BTB: UPDATE at PC=0x18, Index=6, Target=0xc
@line:55    Cycle @44.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @44.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @44.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @44.00: [MEM]	MEM: Bypass <= 0x9
@line:30    Cycle @44.00: [WB]	Input: rd=x0 wdata=0x0
@line:144   Cycle @44.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=0
@line:262   Cycle @44.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @44.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @44.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @44.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @44.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @44.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @45.00: [Decoder]	ID: Fetched Instruction=0x2f54533 at PC=0x10
@line:6083  Cycle @45.00: [Decoder]	Control signals: alu_func=0x8000 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @45.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x0 rs2_data=0x8
@line:74    Cycle @45.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:119   Cycle @45.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @45.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @45.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @45.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @45.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:4157  Cycle @45.00: [Executor]	EX: ALU Operation: ADD
@line:4493  Cycle @45.00: [Executor]	EX: Bypass Update: 0xb
@line:4503  Cycle @45.00: [Executor]	EX: ALU Result: 0xb
@line:4571  Cycle @45.00: [Executor]	EX: Branch Immediate: 0xb
@line:4575  Cycle @45.00: [Executor]	EX: Branch Target Base: 0xc
@line:4744  Cycle @45.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @45.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @45.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @45.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @45.00: [MEM]	MEM: Bypass <= 0xfffffffe
@line:30    Cycle @45.00: [WB]	Input: rd=x15 wdata=0x9
@line:35    Cycle @45.00: [WB]	WB: Write x15 <= 0x9
@line:144   Cycle @45.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @45.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @45.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @45.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @45.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @45.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:360   Cycle @45.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @46.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @46.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @46.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @46.00: [Executor]	Input: pc=0x10 rs1_data=0x0 rs2_data=0x8 Imm=0x0
@line:119   Cycle @46.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @46.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @46.00: [Executor]	EX: RS2 source: WB Bypass (0x9)
@line:364   Cycle @46.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @46.00: [Executor]	EX: ALU Op2 source: RS2 (0x9)
@line:4397  Cycle @46.00: [Executor]	EX: ALU Operation: DIV
@line:4499  Cycle @46.00: [Executor]	EX: Bypass Update skipped for MUL/DIV (result not ready)
@line:4503  Cycle @46.00: [Executor]	EX: ALU Result: 0x0
@line:4571  Cycle @46.00: [Executor]	EX: Branch Immediate: 0x0
@line:4575  Cycle @46.00: [Executor]	EX: Branch Target Base: 0x10
@line:4744  Cycle @46.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:5147  Cycle @46.00: [Executor]	EX: Current MUL/DIV not ready, sending NOP to MEM
@line:55    Cycle @46.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @46.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @46.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @46.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @46.00: [WB]	Input: rd=x0 wdata=0xfffffffe
@line:144   Cycle @46.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @46.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @46.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @46.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @46.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @46.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:360   Cycle @46.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @47.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @47.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @47.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0x9 rs2_data=0xb
@line:74    Cycle @47.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0x0 Imm=0x1
@line:119   Cycle @47.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @47.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @47.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @47.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @47.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:4157  Cycle @47.00: [Executor]	EX: ALU Operation: ADD
@line:4493  Cycle @47.00: [Executor]	EX: Bypass Update: 0xa
@line:4503  Cycle @47.00: [Executor]	EX: ALU Result: 0xa
@line:4571  Cycle @47.00: [Executor]	EX: Branch Immediate: 0x1
@line:4575  Cycle @47.00: [Executor]	EX: Branch Target Base: 0x14
@line:4744  Cycle @47.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @47.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @47.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @47.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @47.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @47.00: [WB]	Input: rd=x13 wdata=0xb
@line:35    Cycle @47.00: [WB]	WB: Write x13 <= 0xb
@line:144   Cycle @47.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=13
@line:262   Cycle @47.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @47.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @47.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @47.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @47.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @47.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @48.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0xc
@line:6083  Cycle @48.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @48.00: [Decoder]	Forwarding data: imm=0xb pc=0xc rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @48.00: [Executor]	Input: pc=0x18 rs1_data=0x9 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @48.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @48.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0xa)
@line:327   Cycle @48.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:364   Cycle @48.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:429   Cycle @48.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4172  Cycle @48.00: [Executor]	EX: ALU Operation: SUB
@line:4493  Cycle @48.00: [Executor]	EX: Bypass Update: 0xffffffff
@line:4503  Cycle @48.00: [Executor]	EX: ALU Result: 0xffffffff
@line:4571  Cycle @48.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4575  Cycle @48.00: [Executor]	EX: Branch Target Base: 0x18
@line:4639  Cycle @48.00: [Executor]	EX: Branch Type: BNE
@line:4918  Cycle @48.00: [Executor]	EX: Branch Target: 0xc
@line:4923  Cycle @48.00: [Executor]	EX: Branch Taken: 1
@line:4948  Cycle @48.00: [Executor]	BTB: UPDATE at PC=0x18, Index=6, Target=0xc
@line:55    Cycle @48.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @48.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @48.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @48.00: [MEM]	MEM: Bypass <= 0xa
@line:30    Cycle @48.00: [WB]	Input: rd=x0 wdata=0x0
@line:144   Cycle @48.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=0
@line:262   Cycle @48.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @48.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @48.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @48.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @48.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @48.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @49.00: [Decoder]	ID: Fetched Instruction=0x2f54533 at PC=0x10
@line:6083  Cycle @49.00: [Decoder]	Control signals: alu_func=0x8000 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @49.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x0 rs2_data=0x9
@line:74    Cycle @49.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:119   Cycle @49.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @49.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @49.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @49.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @49.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:4157  Cycle @49.00: [Executor]	EX: ALU Operation: ADD
@line:4493  Cycle @49.00: [Executor]	EX: Bypass Update: 0xb
@line:4503  Cycle @49.00: [Executor]	EX: ALU Result: 0xb
@line:4571  Cycle @49.00: [Executor]	EX: Branch Immediate: 0xb
@line:4575  Cycle @49.00: [Executor]	EX: Branch Target Base: 0xc
@line:4744  Cycle @49.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @49.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @49.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @49.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @49.00: [MEM]	MEM: Bypass <= 0xffffffff
@line:30    Cycle @49.00: [WB]	Input: rd=x15 wdata=0xa
@line:35    Cycle @49.00: [WB]	WB: Write x15 <= 0xa
@line:144   Cycle @49.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @49.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @49.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @49.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @49.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @49.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:360   Cycle @49.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @50.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x14
@line:6083  Cycle @50.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @50.00: [Decoder]	Forwarding data: imm=0x1 pc=0x14 rs1_data=0xa rs2_data=0x0
@line:74    Cycle @50.00: [Executor]	Input: pc=0x10 rs1_data=0x0 rs2_data=0x9 Imm=0x0
@line:119   Cycle @50.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @50.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @50.00: [Executor]	EX: RS2 source: WB Bypass (0xa)
@line:364   Cycle @50.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @50.00: [Executor]	EX: ALU Op2 source: RS2 (0xa)
@line:4397  Cycle @50.00: [Executor]	EX: ALU Operation: DIV
@line:4499  Cycle @50.00: [Executor]	EX: Bypass Update skipped for MUL/DIV (result not ready)
@line:4503  Cycle @50.00: [Executor]	EX: ALU Result: 0x0
@line:4571  Cycle @50.00: [Executor]	EX: Branch Immediate: 0x0
@line:4575  Cycle @50.00: [Executor]	EX: Branch Target Base: 0x10
@line:4744  Cycle @50.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:5147  Cycle @50.00: [Executor]	EX: Current MUL/DIV not ready, sending NOP to MEM
@line:55    Cycle @50.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @50.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @50.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @50.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @50.00: [WB]	Input: rd=x0 wdata=0xffffffff
@line:144   Cycle @50.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @50.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @50.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @50.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:106   Cycle @50.00: [Fetcher_Impl]	BTB: HIT at PC=0x18, Index=6, Target=0xc
@line:145   Cycle @50.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=18
@line:360   Cycle @50.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @51.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x18
@line:6083  Cycle @51.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @51.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x18 rs1_data=0xa rs2_data=0xb
@line:74    Cycle @51.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0x0 Imm=0x1
@line:119   Cycle @51.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @51.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @51.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @51.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:443   Cycle @51.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:4157  Cycle @51.00: [Executor]	EX: ALU Operation: ADD
@line:4493  Cycle @51.00: [Executor]	EX: Bypass Update: 0xb
@line:4503  Cycle @51.00: [Executor]	EX: ALU Result: 0xb
@line:4571  Cycle @51.00: [Executor]	EX: Branch Immediate: 0x1
@line:4575  Cycle @51.00: [Executor]	EX: Branch Target Base: 0x14
@line:4744  Cycle @51.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @51.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @51.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @51.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @51.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @51.00: [WB]	Input: rd=x13 wdata=0xb
@line:35    Cycle @51.00: [WB]	WB: Write x13 <= 0xb
@line:144   Cycle @51.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=13
@line:262   Cycle @51.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @51.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @51.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @51.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @51.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @51.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @52.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0xc
@line:6083  Cycle @52.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:6086  Cycle @52.00: [Decoder]	Forwarding data: imm=0xb pc=0xc rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @52.00: [Executor]	Input: pc=0x18 rs1_data=0xa rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @52.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @52.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0xb)
@line:327   Cycle @52.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:364   Cycle @52.00: [Executor]	EX: ALU Op1 source: RS1 (0xb)
@line:429   Cycle @52.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4172  Cycle @52.00: [Executor]	EX: ALU Operation: SUB
@line:4493  Cycle @52.00: [Executor]	EX: Bypass Update: 0x0
@line:4503  Cycle @52.00: [Executor]	EX: ALU Result: 0x0
@line:4571  Cycle @52.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4575  Cycle @52.00: [Executor]	EX: Branch Target Base: 0x18
@line:4639  Cycle @52.00: [Executor]	EX: Branch Type: BNE
@line:4918  Cycle @52.00: [Executor]	EX: Branch Target: 0xc
@line:4923  Cycle @52.00: [Executor]	EX: Branch Taken: 0
@line:55    Cycle @52.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @52.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @52.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @52.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @52.00: [WB]	Input: rd=x0 wdata=0x0
@line:144   Cycle @52.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=0
@line:262   Cycle @52.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @52.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @52.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @52.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @52.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @52.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @53.00: [Decoder]	ID: Fetched Instruction=0x2f54533 at PC=0x10
@line:6083  Cycle @53.00: [Decoder]	Control signals: alu_func=0x8000 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @53.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x0 rs2_data=0xa
@line:74    Cycle @53.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:85    Cycle @53.00: [Executor]	EX: Flush
@line:119   Cycle @53.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x0 rd=0x0
@line:229   Cycle @53.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @53.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @53.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @53.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:4157  Cycle @53.00: [Executor]	EX: ALU Operation: ADD
@line:4493  Cycle @53.00: [Executor]	EX: Bypass Update: 0xb
@line:4503  Cycle @53.00: [Executor]	EX: ALU Result: 0xb
@line:4571  Cycle @53.00: [Executor]	EX: Branch Immediate: 0xb
@line:4575  Cycle @53.00: [Executor]	EX: Branch Target Base: 0xc
@line:4744  Cycle @53.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @53.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @53.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @53.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @53.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @53.00: [WB]	Input: rd=x15 wdata=0xb
@line:35    Cycle @53.00: [WB]	WB: Write x15 <= 0xb
@line:144   Cycle @53.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @53.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:53    Cycle @53.00: [Fetcher_Impl]	IF: Flush to 0x1c
@line:64    Cycle @53.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:78    Cycle @53.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:116   Cycle @53.00: [Fetcher_Impl]	BTB: MISS at PC=0x1c, Index=7
@line:145   Cycle @53.00: [Fetcher_Impl]	IF: Next PC=0x20  Next Last PC=1c
@line:137   Cycle @53.00: [Decoder_Impl]	ID: Inserting NOP (Stall=0 Flush=1)
@line:360   Cycle @53.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @54.00: [Decoder]	ID: Fetched Instruction=0x100073 at PC=0x1c
@line:6083  Cycle @54.00: [Decoder]	Control signals: alu_func=0x400 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x0 rs2_used=0x0
@line:6086  Cycle @54.00: [Decoder]	Forwarding data: imm=0x1 pc=0x1c rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @54.00: [Executor]	Input: pc=0x10 rs1_data=0x0 rs2_data=0xa Imm=0x0
@line:119   Cycle @54.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @54.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @54.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:364   Cycle @54.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @54.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4322  Cycle @54.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4493  Cycle @54.00: [Executor]	EX: Bypass Update: 0xb
@line:4503  Cycle @54.00: [Executor]	EX: ALU Result: 0xb
@line:4571  Cycle @54.00: [Executor]	EX: Branch Immediate: 0x0
@line:4575  Cycle @54.00: [Executor]	EX: Branch Target Base: 0x10
@line:4744  Cycle @54.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:85    Cycle @54.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @54.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @54.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @54.00: [WB]	Input: rd=x0 wdata=0x0
@line:144   Cycle @54.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=1 rs1_used=0 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=0
@line:262   Cycle @54.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @54.00: [Fetcher_Impl]	IF: Final Current PC=0x20
@line:78    Cycle @54.00: [Fetcher_Impl]	IF: SRAM Addr=0x8
@line:116   Cycle @54.00: [Fetcher_Impl]	BTB: MISS at PC=0x20, Index=8
@line:145   Cycle @54.00: [Fetcher_Impl]	IF: Next PC=0x24  Next Last PC=20
@line:360   Cycle @54.00: [Decoder_Impl]	Output: alu_func=0x400 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:39    Cycle @55.00: [Decoder]	ID: Fetched Instruction=0x33 at PC=0x20
@line:6083  Cycle @55.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:6086  Cycle @55.00: [Decoder]	Forwarding data: imm=0x0 pc=0x20 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @55.00: [Executor]	Input: pc=0x1c rs1_data=0x0 rs2_data=0x0 Imm=0x1
@line:119   Cycle @55.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @55.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @55.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @55.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @55.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:4059  Cycle @55.00: [Executor]	EBREAK encountered at PC=0x1c, halting simulation.

