// Seed: 1590631976
module module_0 (
    id_1,
    id_2,
    id_3#(
        .id_4 (id_5),
        .id_6 (-1),
        .id_7 (1 - 1),
        .id_8 (1),
        .id_9 (""),
        .id_10(1),
        .id_11(-1)
    ),
    id_12,
    id_13
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_14 :
  assert property (@(posedge 1'b0 or negedge 1'b0) (1))
  else;
endmodule
module module_1 #(
    parameter id_4 = 32'd97,
    parameter id_6 = 32'd8
) (
    output tri0 id_0,
    input supply1 id_1
);
  uwire id_3, _id_4, id_5, _id_6, id_7, id_8, id_9, id_10, id_11;
  wire [id_6 : id_4] id_12;
  logic id_13;
  ;
  module_0 modCall_1 (
      id_11,
      id_7,
      id_7,
      id_9,
      id_7
  );
  wire id_14, id_15;
  logic id_16;
  assign #1 id_11 = 1;
  logic [-1 : 1] id_17, id_18, id_19;
endmodule
