<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>PSB -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">PSB</h2><p>Profiling synchronization barrier</p>
      <p class="aml">This instruction is a barrier that ensures that all existing
profiling data for the current PE has been formatted, and profiling
buffer addresses have been translated such that all writes to the
profiling buffer have been initiated. A following <span class="asm-code">DSB</span>
instruction completes when the writes to the profiling buffer have
completed.</p>
      <p class="aml">If <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_FEAT_SPE">FEAT_SPE</a> is not implemented,
this instruction executes as a <span class="asm-code">NOP</span>.</p>
    
    <h3 class="classheading"><a id="iclass_system"/>System<span style="font-size:smaller;"><br/>(FEAT_SPE)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td class="r">0</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td></tr><tr class="secondrow"><td colspan="3"/><td colspan="3"/><td colspan="14"/><td colspan="4" class="droppedname">CRm</td><td colspan="3" class="droppedname">op2</td><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="PSB_HC_hints"/><p class="asm-code">PSB  CSYNC</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SPE) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_NOP" title="">Decode_NOP</a>); end;</p>
  <div class="encoding-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">if IsFeatureImplemented(FEAT_FGT) &amp;&amp; IsFeatureImplemented(FEAT_SPEv1p5) then
    let trap_to_el2 : boolean = (PSTATE.EL IN {<a href="shared_pseudocode.html#global_EL0" title="">EL0</a>, <a href="shared_pseudocode.html#global_EL1" title="">EL1</a>} &amp;&amp; <a href="shared_pseudocode.html#func_EL2Enabled_0" title="">EL2Enabled</a>() &amp;&amp;
                                    !<a href="shared_pseudocode.html#func_IsInHost_0" title="">IsInHost</a>() &amp;&amp;
                                    (!<a href="shared_pseudocode.html#func_HaveEL_1" title="">HaveEL</a>(<a href="shared_pseudocode.html#global_EL3" title="">EL3</a>) || SCR_EL3().FGTEn == '1') &amp;&amp;
                                    HFGITR_EL2().PSBCSYNC == '1');
    if trap_to_el2 then
        // to be renamed
        var except : <a href="shared_pseudocode.html#type_ExceptionRecord" title="">ExceptionRecord</a> = <a href="shared_pseudocode.html#func_ExceptionSyndrome_1" title="">ExceptionSyndrome</a>(<a href="shared_pseudocode.html#enum_Exception_LDST64BTrap" title="">Exception_LDST64BTrap</a>);
        except.syndrome.iss = 0x3[24:0];
        let preferred_exception_return : bits(64) = ThisInstrAddr{}();
        let vect_offset : integer = 0x0;
        AArch64_TakeException(<a href="shared_pseudocode.html#global_EL2" title="">EL2</a>, except, preferred_exception_return, vect_offset);
    end;
end;

ProfilingSynchronizationBarrier();</p>
    </div>
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
