#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Jun 25 19:44:48 2022
# Process ID: 2572
# Current directory: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/impl_1
# Command line: vivado.exe -log design_acc_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_acc_wrapper.tcl -notrace
# Log file: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/impl_1/design_acc_wrapper.vdi
# Journal file: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_acc_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/ip_repo/polynomial_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programs/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.cache/ip 
Command: link_design -top design_acc_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/ip/design_acc_polynomial_ip_0_0/design_acc_polynomial_ip_0_0.dcp' for cell 'design_acc_i/polynomial_ip_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/ip/design_acc_processing_system7_0_0/design_acc_processing_system7_0_0.dcp' for cell 'design_acc_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/ip/design_acc_rst_ps7_0_100M_0/design_acc_rst_ps7_0_100M_0.dcp' for cell 'design_acc_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/ip/design_acc_auto_pc_0/design_acc_auto_pc_0.dcp' for cell 'design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 142 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/ip/design_acc_processing_system7_0_0/design_acc_processing_system7_0_0.xdc] for cell 'design_acc_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/ip/design_acc_processing_system7_0_0/design_acc_processing_system7_0_0.xdc] for cell 'design_acc_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/ip/design_acc_rst_ps7_0_100M_0/design_acc_rst_ps7_0_100M_0_board.xdc] for cell 'design_acc_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/ip/design_acc_rst_ps7_0_100M_0/design_acc_rst_ps7_0_100M_0_board.xdc] for cell 'design_acc_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/ip/design_acc_rst_ps7_0_100M_0/design_acc_rst_ps7_0_100M_0.xdc] for cell 'design_acc_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/ip/design_acc_rst_ps7_0_100M_0/design_acc_rst_ps7_0_100M_0.xdc] for cell 'design_acc_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 817.605 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 817.605 ; gain = 421.484
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.677 . Memory (MB): peak = 839.652 ; gain = 22.047

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19e6ae9e5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1345.691 ; gain = 506.039

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 196006e8d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.235 . Memory (MB): peak = 1496.133 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 47 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 199bdfe38

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.268 . Memory (MB): peak = 1496.133 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 216908f25

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.783 . Memory (MB): peak = 1496.133 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 325 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 216908f25

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.847 . Memory (MB): peak = 1496.133 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 216908f25

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.895 . Memory (MB): peak = 1496.133 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 216908f25

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.929 . Memory (MB): peak = 1496.133 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              47  |                                              0  |
|  Constant propagation         |               0  |               8  |                                              0  |
|  Sweep                        |               0  |             325  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1496.133 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 12f9f99dc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1496.133 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 12f9f99dc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1496.133 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12f9f99dc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1496.133 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1496.133 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 12f9f99dc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1496.133 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1496.133 ; gain = 678.527
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1496.133 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1496.133 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/impl_1/design_acc_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_acc_wrapper_drc_opted.rpt -pb design_acc_wrapper_drc_opted.pb -rpx design_acc_wrapper_drc_opted.rpx
Command: report_drc -file design_acc_wrapper_drc_opted.rpt -pb design_acc_wrapper_drc_opted.pb -rpx design_acc_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/impl_1/design_acc_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1496.133 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b81bfff1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1496.133 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1496.133 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 53141703

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1497.898 ; gain = 1.766

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 98e149ee

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1497.898 ; gain = 1.766

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 98e149ee

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1497.898 ; gain = 1.766
Phase 1 Placer Initialization | Checksum: 98e149ee

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1497.898 ; gain = 1.766

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1191b3893

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1497.898 ; gain = 1.766

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1497.898 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 17cfe5935

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1497.898 ; gain = 1.766
Phase 2.2 Global Placement Core | Checksum: 175252c79

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1497.898 ; gain = 1.766
Phase 2 Global Placement | Checksum: 175252c79

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1497.898 ; gain = 1.766

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1fbfa2e1a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1497.898 ; gain = 1.766

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ddd0c3c2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1497.898 ; gain = 1.766

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f9bfda04

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1497.898 ; gain = 1.766

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1556290f0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1497.898 ; gain = 1.766

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 16f778140

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1497.898 ; gain = 1.766

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 10fba6a8b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1497.898 ; gain = 1.766

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 16c6ba3bf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1497.898 ; gain = 1.766
Phase 3 Detail Placement | Checksum: 16c6ba3bf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1497.898 ; gain = 1.766

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15c4bc0b3

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 15c4bc0b3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1520.504 ; gain = 24.371
INFO: [Place 30-746] Post Placement Timing Summary WNS=39.958. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1cbb379cc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1520.504 ; gain = 24.371
Phase 4.1 Post Commit Optimization | Checksum: 1cbb379cc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1520.504 ; gain = 24.371

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1cbb379cc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1520.504 ; gain = 24.371

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1cbb379cc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1520.504 ; gain = 24.371

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1520.504 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1d269b556

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1520.504 ; gain = 24.371
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d269b556

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1520.504 ; gain = 24.371
Ending Placer Task | Checksum: 149066501

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1520.504 ; gain = 24.371
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1520.504 ; gain = 24.371
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1520.504 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.288 . Memory (MB): peak = 1521.496 ; gain = 0.992
INFO: [Common 17-1381] The checkpoint 'C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/impl_1/design_acc_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_acc_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1521.496 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_acc_wrapper_utilization_placed.rpt -pb design_acc_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_acc_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1521.496 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 530803fa ConstDB: 0 ShapeSum: f5fe6107 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9dbad54e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1628.676 ; gain = 97.137
Post Restoration Checksum: NetGraph: 6242e168 NumContArr: 3b77f3e6 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9dbad54e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1646.844 ; gain = 115.305

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9dbad54e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1654.070 ; gain = 122.531

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9dbad54e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1654.070 ; gain = 122.531
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 12d56ee60

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1676.555 ; gain = 145.016
INFO: [Route 35-416] Intermediate Timing Summary | WNS=40.321 | TNS=0.000  | WHS=-0.140 | THS=-13.032|

Phase 2 Router Initialization | Checksum: 190abd03e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1686.027 ; gain = 154.488

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2127
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2127
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f09495b3

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1686.027 ; gain = 154.488

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=34.234 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 10da1d10f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1686.027 ; gain = 154.488

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=34.234 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 13d65d795

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1686.027 ; gain = 154.488
Phase 4 Rip-up And Reroute | Checksum: 13d65d795

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1686.027 ; gain = 154.488

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 13d65d795

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1686.027 ; gain = 154.488

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13d65d795

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1686.027 ; gain = 154.488
Phase 5 Delay and Skew Optimization | Checksum: 13d65d795

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1686.027 ; gain = 154.488

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 8a883bef

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1686.027 ; gain = 154.488
INFO: [Route 35-416] Intermediate Timing Summary | WNS=34.383 | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 7842c1d1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1686.027 ; gain = 154.488
Phase 6 Post Hold Fix | Checksum: 7842c1d1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1686.027 ; gain = 154.488

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.405147 %
  Global Horizontal Routing Utilization  = 0.335108 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: f15b0fa9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1686.027 ; gain = 154.488

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f15b0fa9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1686.676 ; gain = 155.137

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a2af3552

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1686.676 ; gain = 155.137

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=34.383 | TNS=0.000  | WHS=0.082  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a2af3552

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1686.676 ; gain = 155.137
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1686.676 ; gain = 155.137

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1686.676 ; gain = 165.180
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1686.676 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.363 . Memory (MB): peak = 1695.523 ; gain = 8.848
INFO: [Common 17-1381] The checkpoint 'C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/impl_1/design_acc_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_acc_wrapper_drc_routed.rpt -pb design_acc_wrapper_drc_routed.pb -rpx design_acc_wrapper_drc_routed.rpx
Command: report_drc -file design_acc_wrapper_drc_routed.rpt -pb design_acc_wrapper_drc_routed.pb -rpx design_acc_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/impl_1/design_acc_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_acc_wrapper_methodology_drc_routed.rpt -pb design_acc_wrapper_methodology_drc_routed.pb -rpx design_acc_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_acc_wrapper_methodology_drc_routed.rpt -pb design_acc_wrapper_methodology_drc_routed.pb -rpx design_acc_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/impl_1/design_acc_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_acc_wrapper_power_routed.rpt -pb design_acc_wrapper_power_summary_routed.pb -rpx design_acc_wrapper_power_routed.rpx
Command: report_power -file design_acc_wrapper_power_routed.rpt -pb design_acc_wrapper_power_summary_routed.pb -rpx design_acc_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
88 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_acc_wrapper_route_status.rpt -pb design_acc_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_acc_wrapper_timing_summary_routed.rpt -pb design_acc_wrapper_timing_summary_routed.pb -rpx design_acc_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_acc_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_acc_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_acc_wrapper_bus_skew_routed.rpt -pb design_acc_wrapper_bus_skew_routed.pb -rpx design_acc_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Jun 25 19:46:08 2022...
#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Jun 25 19:47:14 2022
# Process ID: 14164
# Current directory: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/impl_1
# Command line: vivado.exe -log design_acc_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_acc_wrapper.tcl -notrace
# Log file: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/impl_1/design_acc_wrapper.vdi
# Journal file: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_acc_wrapper.tcl -notrace
Command: open_checkpoint design_acc_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 296.094 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 136 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.473 . Memory (MB): peak = 1314.344 ; gain = 6.961
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.474 . Memory (MB): peak = 1314.344 ; gain = 6.961
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1314.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
open_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1314.344 ; gain = 1018.250
Command: write_bitstream -force design_acc_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programs/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp input design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp input design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp1 input design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp1 input design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__0 input design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__0 input design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__1 input design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__1 input design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__10 input design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__10 input design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11 input design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11 input design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__12 input design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__12 input design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__13 input design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__13/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__13 input design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2 input design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2 input design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__3 input design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__3 input design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__4 input design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__4 input design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5 input design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5 input design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__6 input design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__6 input design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__7 input design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__7 input design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8 input design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8 input design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__9 input design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__9/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__9 input design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp output design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp1 output design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__0 output design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__1 output design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__10 output design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11 output design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__12 output design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__12/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__13 output design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__13/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2 output design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__3 output design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__4 output design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5 output design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__6 output design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__7 output design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8 output design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__9 output design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__9/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp multiplier stage design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp1 multiplier stage design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__0 multiplier stage design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__1 multiplier stage design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__10 multiplier stage design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11 multiplier stage design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__12 multiplier stage design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__12/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__13 multiplier stage design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__13/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2 multiplier stage design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__3 multiplier stage design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__4 multiplier stage design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5 multiplier stage design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__6 multiplier stage design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__7 multiplier stage design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8 multiplier stage design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__9 multiplier stage design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__9/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 64 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_acc_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Jun 25 19:47:57 2022. For additional details about this file, please refer to the WebTalk help file at D:/Programs/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 64 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1799.125 ; gain = 484.781
INFO: [Common 17-206] Exiting Vivado at Sat Jun 25 19:47:57 2022...
