

================================================================
== Synthesis Summary Report of 'fft'
================================================================
+ General Information: 
    * Date:           Tue Apr 11 15:41:12 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        2_Skeleton_Restructured
    * Solution:       solution8 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+-------------+-------------+-----+
    |              Modules              | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |          |          |             |             |     |
    |              & Loops              | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   |    DSP   |      FF     |     LUT     | URAM|
    +-----------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+-------------+-------------+-----+
    |+ fft                              |     -|  0.00|     7906|  7.906e+04|         -|     7907|     -|        no|  91 (32%)|  24 (10%)|  15351 (14%)|  18091 (34%)|    -|
    | + fft_Pipeline_1                  |     -|  0.00|     1027|  1.027e+04|         -|     1027|     -|        no|         -|         -|     69 (~0%)|     75 (~0%)|    -|
    |  o Loop 1                         |     -|  7.30|     1025|  1.025e+04|         3|        1|  1024|       yes|         -|         -|            -|            -|    -|
    | + fft_Pipeline_2                  |     -|  0.00|     1027|  1.027e+04|         -|     1027|     -|        no|         -|         -|     69 (~0%)|     75 (~0%)|    -|
    |  o Loop 1                         |     -|  7.30|     1025|  1.025e+04|         3|        1|  1024|       yes|         -|         -|            -|            -|    -|
    | + fft_Pipeline_Reverse_Operation  |     -|  0.79|      516|  5.160e+03|         -|      516|     -|        no|   1 (~0%)|         -|    369 (~0%)|    192 (~0%)|    -|
    |  o Reverse_Operation              |     -|  7.30|      514|  5.140e+03|         4|        1|   512|       yes|         -|         -|            -|            -|    -|
    | + fft_Pipeline_First_stage_loop   |     -|  0.04|      529|  5.290e+03|         -|      529|     -|        no|         -|         -|    704 (~0%)|    188 (~0%)|    -|
    |  o First_stage_loop               |     -|  7.30|      527|  5.270e+03|        17|        1|   512|       yes|         -|         -|            -|            -|    -|
    | + fft_Pipeline_Stage_loop_2       |     -|  0.04|      530|  5.300e+03|         -|      530|     -|        no|         -|         -|    1167 (1%)|    386 (~0%)|    -|
    |  o Stage_loop_2                   |     -|  7.30|      528|  5.280e+03|        18|        1|   512|       yes|         -|         -|            -|            -|    -|
    | + fft_Pipeline_Stage_loop_3       |     -|  0.04|      530|  5.300e+03|         -|      530|     -|        no|         -|         -|    979 (~0%)|    272 (~0%)|    -|
    |  o Stage_loop_3                   |     -|  7.30|      528|  5.280e+03|        18|        1|   512|       yes|         -|         -|            -|            -|    -|
    | + fft_Pipeline_Stage_loop_4       |     -|  0.04|      530|  5.300e+03|         -|      530|     -|        no|         -|         -|    1167 (1%)|    386 (~0%)|    -|
    |  o Stage_loop_4                   |     -|  7.30|      528|  5.280e+03|        18|        1|   512|       yes|         -|         -|            -|            -|    -|
    | + fft_Pipeline_Stage_loop_5       |     -|  0.04|      530|  5.300e+03|         -|      530|     -|        no|         -|         -|    979 (~0%)|    272 (~0%)|    -|
    |  o Stage_loop_5                   |     -|  7.30|      528|  5.280e+03|        18|        1|   512|       yes|         -|         -|            -|            -|    -|
    | + fft_Pipeline_Stage_loop_6       |     -|  0.04|      530|  5.300e+03|         -|      530|     -|        no|         -|         -|    905 (~0%)|    258 (~0%)|    -|
    |  o Stage_loop_6                   |     -|  7.30|      528|  5.280e+03|        18|        1|   512|       yes|         -|         -|            -|            -|    -|
    | + fft_Pipeline_Stage_loop_7       |     -|  0.04|      530|  5.300e+03|         -|      530|     -|        no|         -|         -|    905 (~0%)|    258 (~0%)|    -|
    |  o Stage_loop_7                   |     -|  7.30|      528|  5.280e+03|        18|        1|   512|       yes|         -|         -|            -|            -|    -|
    | + fft_Pipeline_Stage_loop_8       |     -|  0.04|      530|  5.300e+03|         -|      530|     -|        no|         -|         -|    905 (~0%)|    258 (~0%)|    -|
    |  o Stage_loop_8                   |     -|  7.30|      528|  5.280e+03|        18|        1|   512|       yes|         -|         -|            -|            -|    -|
    | + fft_Pipeline_Stage_loop_9       |     -|  0.04|      530|  5.300e+03|         -|      530|     -|        no|         -|         -|    905 (~0%)|    258 (~0%)|    -|
    |  o Stage_loop_9                   |     -|  7.30|      528|  5.280e+03|        18|        1|   512|       yes|         -|         -|            -|            -|    -|
    | + fft_Pipeline_last_stage_loop    |     -|  0.04|      529|  5.290e+03|         -|      529|     -|        no|         -|         -|    836 (~0%)|    226 (~0%)|    -|
    |  o last_stage_loop                |     -|  7.30|      527|  5.270e+03|        17|        1|   512|       yes|         -|         -|            -|            -|    -|
    | + fft_Pipeline_14                 |     -|  0.00|     1027|  1.027e+04|         -|     1027|     -|        no|         -|         -|     50 (~0%)|     82 (~0%)|    -|
    |  o Loop 1                         |     -|  7.30|     1025|  1.025e+04|         3|        1|  1024|       yes|         -|         -|            -|            -|    -|
    | + fft_Pipeline_15                 |     -|  0.00|     1027|  1.027e+04|         -|     1027|     -|        no|         -|         -|     50 (~0%)|     82 (~0%)|    -|
    |  o Loop 1                         |     -|  7.30|     1025|  1.025e+04|         3|        1|  1024|       yes|         -|         -|            -|            -|    -|
    +-----------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface      | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|                | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_input_0  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_input_1  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_output_0 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_output_1 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | X_R_1    | 0x10   | 32    | W      | Data signal of X_R               |                                                                      |
| s_axi_control | X_R_2    | 0x14   | 32    | W      | Data signal of X_R               |                                                                      |
| s_axi_control | X_I_1    | 0x1c   | 32    | W      | Data signal of X_I               |                                                                      |
| s_axi_control | X_I_2    | 0x20   | 32    | W      | Data signal of X_I               |                                                                      |
| s_axi_control | OUT_R_1  | 0x28   | 32    | W      | Data signal of OUT_R             |                                                                      |
| s_axi_control | OUT_R_2  | 0x2c   | 32    | W      | Data signal of OUT_R             |                                                                      |
| s_axi_control | OUT_I_1  | 0x34   | 32    | W      | Data signal of OUT_I             |                                                                      |
| s_axi_control | OUT_I_2  | 0x38   | 32    | W      | Data signal of OUT_I             |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| X_R      | in        | float*   |
| X_I      | in        | float*   |
| OUT_R    | out       | float*   |
| OUT_I    | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+----------------+-----------+----------+-----------------------------------+
| Argument | HW Interface   | HW Type   | HW Usage | HW Info                           |
+----------+----------------+-----------+----------+-----------------------------------+
| X_R      | m_axi_input_0  | interface |          |                                   |
| X_R      | s_axi_control  | register  | offset   | name=X_R_1 offset=0x10 range=32   |
| X_R      | s_axi_control  | register  | offset   | name=X_R_2 offset=0x14 range=32   |
| X_I      | m_axi_input_1  | interface |          |                                   |
| X_I      | s_axi_control  | register  | offset   | name=X_I_1 offset=0x1c range=32   |
| X_I      | s_axi_control  | register  | offset   | name=X_I_2 offset=0x20 range=32   |
| OUT_R    | m_axi_output_0 | interface |          |                                   |
| OUT_R    | s_axi_control  | register  | offset   | name=OUT_R_1 offset=0x28 range=32 |
| OUT_R    | s_axi_control  | register  | offset   | name=OUT_R_2 offset=0x2c range=32 |
| OUT_I    | m_axi_output_1 | interface |          |                                   |
| OUT_I    | s_axi_control  | register  | offset   | name=OUT_I_1 offset=0x34 range=32 |
| OUT_I    | s_axi_control  | register  | offset   | name=OUT_I_2 offset=0x38 range=32 |
+----------+----------------+-----------+----------+-----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+----------------+-----------+-----------+--------+-------+--------------+
| HW Interface   | Loop      | Direction | Length | Width | Location     |
+----------------+-----------+-----------+--------+-------+--------------+
| m_axi_input_0  | anonymous | read      | 1024   | 32    | fft.cpp:71:2 |
| m_axi_input_1  | anonymous | read      | 1024   | 32    | fft.cpp:72:2 |
| m_axi_output_0 | anonymous | write     | 1024   | 32    | fft.cpp:86:2 |
| m_axi_output_1 | anonymous | write     | 1024   | 32    | fft.cpp:87:2 |
+----------------+-----------+-----------+--------+-------+--------------+

* Inferred Bursts and Widening Missed
+----------------+----------+-----------+---------------------------------------------------------------------------------------------------------+------------+--------------+
| HW Interface   | Variable | Loop      | Problem                                                                                                 | Resolution | Location     |
+----------------+----------+-----------+---------------------------------------------------------------------------------------------------------+------------+--------------+
| m_axi_output_1 | OUT_I    | anonymous | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | fft.cpp:87:2 |
| m_axi_output_0 | OUT_R    | anonymous | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | fft.cpp:86:2 |
| m_axi_input_1  | X_I      | anonymous | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | fft.cpp:72:2 |
| m_axi_input_0  | X_R      | anonymous | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | fft.cpp:71:2 |
+----------------+----------+-----------+---------------------------------------------------------------------------------------------------------+------------+--------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-----------------------------------+-----+--------+-----------+-----+--------+---------+
| Name                              | DSP | Pragma | Variable  | Op  | Impl   | Latency |
+-----------------------------------+-----+--------+-----------+-----+--------+---------+
| + fft                             | 24  |        |           |     |        |         |
|  + fft_Pipeline_1                 | 0   |        |           |     |        |         |
|    empty_45_fu_113_p2             | -   |        | empty_45  | add | fabric | 0       |
|  + fft_Pipeline_2                 | 0   |        |           |     |        |         |
|    empty_36_fu_113_p2             | -   |        | empty_36  | add | fabric | 0       |
|  + fft_Pipeline_Reverse_Operation | 0   |        |           |     |        |         |
|    add_ln99_fu_280_p2             | -   |        | add_ln99  | add | fabric | 0       |
|  + fft_Pipeline_First_stage_loop  | 0   |        |           |     |        |         |
|    i_14_fu_237_p2                 | -   |        | i_14      | add | fabric | 0       |
|  + fft_Pipeline_Stage_loop_2      | 0   |        |           |     |        |         |
|    i_12_fu_319_p2                 | -   |        | i_12      | add | fabric | 0       |
|    j_fu_359_p2                    | -   |        | j         | add | fabric | 0       |
|    j_lower_fu_365_p2              | -   |        | j_lower   | add | fabric | 0       |
|  + fft_Pipeline_Stage_loop_3      | 0   |        |           |     |        |         |
|    i_11_fu_325_p2                 | -   |        | i_11      | add | fabric | 0       |
|    j_fu_369_p2                    | -   |        | j         | add | fabric | 0       |
|    j_lower_fu_375_p2              | -   |        | j_lower   | add | fabric | 0       |
|  + fft_Pipeline_Stage_loop_4      | 0   |        |           |     |        |         |
|    i_10_fu_321_p2                 | -   |        | i_10      | add | fabric | 0       |
|    j_fu_365_p2                    | -   |        | j         | add | fabric | 0       |
|    j_lower_fu_371_p2              | -   |        | j_lower   | add | fabric | 0       |
|  + fft_Pipeline_Stage_loop_5      | 0   |        |           |     |        |         |
|    i_9_fu_325_p2                  | -   |        | i_9       | add | fabric | 0       |
|    j_fu_369_p2                    | -   |        | j         | add | fabric | 0       |
|    j_lower_fu_375_p2              | -   |        | j_lower   | add | fabric | 0       |
|  + fft_Pipeline_Stage_loop_6      | 0   |        |           |     |        |         |
|    i_8_fu_352_p2                  | -   |        | i_8       | add | fabric | 0       |
|    j_fu_396_p2                    | -   |        | j         | add | fabric | 0       |
|    j_lower_fu_402_p2              | -   |        | j_lower   | add | fabric | 0       |
|  + fft_Pipeline_Stage_loop_7      | 0   |        |           |     |        |         |
|    i_6_fu_352_p2                  | -   |        | i_6       | add | fabric | 0       |
|    j_fu_396_p2                    | -   |        | j         | add | fabric | 0       |
|    j_lower_fu_402_p2              | -   |        | j_lower   | add | fabric | 0       |
|  + fft_Pipeline_Stage_loop_8      | 0   |        |           |     |        |         |
|    i_4_fu_352_p2                  | -   |        | i_4       | add | fabric | 0       |
|    j_fu_396_p2                    | -   |        | j         | add | fabric | 0       |
|    j_lower_fu_402_p2              | -   |        | j_lower   | add | fabric | 0       |
|  + fft_Pipeline_Stage_loop_9      | 0   |        |           |     |        |         |
|    i_2_fu_350_p2                  | -   |        | i_2       | add | fabric | 0       |
|    j_fu_392_p2                    | -   |        | j         | add | fabric | 0       |
|    j_lower_fu_398_p2              | -   |        | j_lower   | add | fabric | 0       |
|  + fft_Pipeline_last_stage_loop   | 0   |        |           |     |        |         |
|    add_ln512_fu_340_p2            | -   |        | add_ln512 | add | fabric | 0       |
|  + fft_Pipeline_14                | 0   |        |           |     |        |         |
|    empty_42_fu_120_p2             | -   |        | empty_42  | add | fabric | 0       |
|  + fft_Pipeline_15                | 0   |        |           |     |        |         |
|    empty_39_fu_120_p2             | -   |        | empty_39  | add | fabric | 0       |
+-----------------------------------+-----+--------+-----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------------------+------+------+--------+------------+---------+------+---------+
| Name                                  | BRAM | URAM | Pragma | Variable   | Storage | Impl | Latency |
+---------------------------------------+------+------+--------+------------+---------+------+---------+
| + fft                                 | 91   | 0    |        |            |         |      |         |
|   fsub_32ns_32ns_32_5_full_dsp_1_U255 | 2    | -    |        | in_R       | ram_s2p | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U262  | 2    | -    |        | in_R_1     | ram_s2p | auto | 1       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U256 | 2    | -    |        | in_I       | ram_s2p | auto | 1       |
|   fsub_32ns_32ns_32_5_full_dsp_1_U257 | 2    | -    |        | in_I_1     | ram_s2p | auto | 1       |
|   Stage0_R_U                          | 2    | -    |        | Stage0_R   | ram_1p  | auto | 1       |
|   Stage0_R_1_U                        | 2    | -    |        | Stage0_R_1 | ram_1p  | auto | 1       |
|   fsub_32ns_32ns_32_5_full_dsp_1_U258 | 2    | -    |        | Stage0_I   | ram_t2p | auto | 1       |
|   Stage1_R_U                          | 2    | -    |        | Stage1_R   | ram_s2p | auto | 1       |
|   Stage1_R_1_U                        | 2    | -    |        | Stage1_R_1 | ram_s2p | auto | 1       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U259 | 2    | -    |        | Stage1_I   | ram_s2p | auto | 1       |
|   Stage1_I_1_U                        | 2    | -    |        | Stage1_I_1 | ram_s2p | auto | 1       |
|   Stage2_R_U                          | 2    | -    |        | Stage2_R   | ram_t2p | auto | 1       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U260 | 2    | -    |        | Stage2_I   | ram_t2p | auto | 1       |
|   Stage2_I_1_U                        | 2    | -    |        | Stage2_I_1 | ram_t2p | auto | 1       |
|   Stage3_R_U                          | 2    | -    |        | Stage3_R   | ram_t2p | auto | 1       |
|   Stage3_R_1_U                        | 2    | -    |        | Stage3_R_1 | ram_t2p | auto | 1       |
|   Stage3_I_U                          | 2    | -    |        | Stage3_I   | ram_t2p | auto | 1       |
|   Stage3_I_1_U                        | 2    | -    |        | Stage3_I_1 | ram_t2p | auto | 1       |
|   Stage4_R_U                          | 2    | -    |        | Stage4_R   | ram_t2p | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U261  | 2    | -    |        | Stage4_I   | ram_t2p | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U262  | 2    | -    |        | Stage4_I_1 | ram_t2p | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U261  | 2    | -    |        | Stage5_R   | ram_t2p | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U263  | 2    | -    |        | Stage5_R_1 | ram_t2p | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U264  | 2    | -    |        | Stage5_I   | ram_t2p | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U263  | 2    | -    |        | Stage5_I_1 | ram_t2p | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U264  | 2    | -    |        | Stage6_R   | ram_t2p | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U261  | 2    | -    |        | Stage6_R_1 | ram_t2p | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U262  | 2    | -    |        | Stage6_I   | ram_t2p | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U262  | 2    | -    |        | Stage6_I_1 | ram_t2p | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U263  | 2    | -    |        | Stage7_R   | ram_t2p | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U264  | 2    | -    |        | Stage7_R_1 | ram_t2p | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U264  | 2    | -    |        | Stage7_I   | ram_t2p | auto | 1       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U260 | 2    | -    |        | Stage7_I_1 | ram_t2p | auto | 1       |
|   fsub_32ns_32ns_32_5_full_dsp_1_U257 | 2    | -    |        | Stage8_R   | ram_t2p | auto | 1       |
|   Stage8_R_1_U                        | 2    | -    |        | Stage8_R_1 | ram_t2p | auto | 1       |
|   fsub_32ns_32ns_32_5_full_dsp_1_U258 | 2    | -    |        | Stage8_I   | ram_t2p | auto | 1       |
|   fsub_32ns_32ns_32_5_full_dsp_1_U258 | 2    | -    |        | Stage8_I_1 | ram_t2p | auto | 1       |
|   Stage9_R_U                          | 2    | -    |        | Stage9_R   | ram_t2p | auto | 1       |
|   Stage9_R_1_U                        | 2    | -    |        | Stage9_R_1 | ram_t2p | auto | 1       |
|   Stage9_I_U                          | 2    | -    |        | Stage9_I   | ram_t2p | auto | 1       |
|   Stage9_I_1_U                        | 2    | -    |        | Stage9_I_1 | ram_t2p | auto | 1       |
|   buf_o_R_U                           | 2    | -    |        | buf_o_R    | ram_t2p | auto | 1       |
|   buf_o_R_1_U                         | 2    | -    |        | buf_o_R_1  | ram_t2p | auto | 1       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U259 | 2    | -    |        | buf_o_I    | ram_t2p | auto | 1       |
|   buf_o_I_1_U                         | 2    | -    |        | buf_o_I_1  | ram_t2p | auto | 1       |
|   W_real_U                            | 1    | -    |        | W_real     | rom_1p  | auto | 1       |
|   W_imag_U                            | 1    | -    |        | W_imag     | rom_1p  | auto | 1       |
|  + fft_Pipeline_Reverse_Operation     | 1    | 0    |        |            |         |      |         |
|    LUT_MAP_U                          | 1    | -    |        | LUT_MAP    | rom_2p  | auto | 1       |
+---------------------------------------+------+------+--------+------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+------------------------------------------------------------------+--------------------------------+
| Type            | Options                                                          | Location                       |
+-----------------+------------------------------------------------------------------+--------------------------------+
| interface       | s_axilite port = return                                          | fft.cpp:24 in fft              |
| interface       | m_axi bundle = input_0 port = X_R depth = 1500 offset = slave    | fft.cpp:25 in fft              |
| interface       | m_axi bundle = input_1 port = X_I depth = 1500 offset = slave    | fft.cpp:26 in fft              |
| interface       | m_axi bundle = output_0 port = OUT_R depth = 1500 offset = slave | fft.cpp:27 in fft              |
| interface       | m_axi bundle = output_1 port = OUT_I depth = 1500 offset = slave | fft.cpp:28 in fft              |
| array_partition | variable = in_R type = cyclic factor = Factor                    | fft.cpp:47 in fft              |
| array_partition | variable = in_I type = cyclic factor = Factor                    | fft.cpp:48 in fft              |
| array_partition | variable = Stage0_R type = cyclic factor = Factor                | fft.cpp:49 in fft              |
| array_partition | variable = Stage1_R type = cyclic factor = Factor                | fft.cpp:50 in fft              |
| array_partition | variable = Stage1_I type = cyclic factor = Factor                | fft.cpp:51 in fft              |
| array_partition | variable = Stage2_I type = cyclic factor = Factor                | fft.cpp:52 in fft              |
| array_partition | variable = Stage3_R type = cyclic factor = Factor                | fft.cpp:53 in fft              |
| array_partition | variable = Stage3_I type = cyclic factor = Factor                | fft.cpp:54 in fft              |
| array_partition | variable = Stage4_I type = cyclic factor = Factor                | fft.cpp:55 in fft              |
| array_partition | variable = Stage5_R type = cyclic factor = Factor                | fft.cpp:56 in fft              |
| array_partition | variable = Stage5_I type = cyclic factor = Factor                | fft.cpp:57 in fft              |
| array_partition | variable = Stage6_R type = cyclic factor = Factor                | fft.cpp:58 in fft              |
| array_partition | variable = Stage6_I type = cyclic factor = Factor                | fft.cpp:59 in fft              |
| array_partition | variable = Stage7_R type = cyclic factor = Factor                | fft.cpp:60 in fft              |
| array_partition | variable = Stage7_I type = cyclic factor = Factor                | fft.cpp:61 in fft              |
| array_partition | variable = Stage8_R type = cyclic factor = Factor                | fft.cpp:62 in fft              |
| array_partition | variable = Stage8_I type = cyclic factor = Factor                | fft.cpp:63 in fft              |
| array_partition | variable = Stage9_R type = cyclic factor = Factor                | fft.cpp:64 in fft              |
| array_partition | variable = Stage9_I type = cyclic factor = Factor                | fft.cpp:65 in fft              |
| array_partition | variable = buf_o_R type = cyclic factor = Factor                 | fft.cpp:66 in fft              |
| array_partition | variable = buf_o_I type = cyclic factor = Factor                 | fft.cpp:67 in fft              |
| pipeline        |                                                                  | fft.cpp:101 in bit_reverse     |
| pipeline        |                                                                  | fft.cpp:126 in fft_stage_first |
| dependence      | dependent = false type = inter variable = OUT_R                  | fft.cpp:153 in fft_stages      |
| dependence      | dependent = false type = inter variable = OUT_I                  | fft.cpp:154 in fft_stages      |
| pipeline        |                                                                  | fft.cpp:166 in fft_stages      |
| pipeline        |                                                                  | fft.cpp:201 in fft_stages      |
| pipeline        |                                                                  | fft.cpp:236 in fft_stages      |
| pipeline        |                                                                  | fft.cpp:271 in fft_stages      |
| pipeline        |                                                                  | fft.cpp:306 in fft_stages      |
| pipeline        |                                                                  | fft.cpp:340 in fft_stages      |
| pipeline        |                                                                  | fft.cpp:374 in fft_stages      |
| pipeline        |                                                                  | fft.cpp:408 in fft_stages      |
+-----------------+------------------------------------------------------------------+--------------------------------+


