[
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\xiltimer\\src\\CMakeFiles\\xiltimer.dir\\core\\ttcps\\ttcps.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\xiltimer\\src\\core\\ttcps\\ttcps.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\xiltimer\\src\\core\\ttcps\\ttcps.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\xiltimer\\src\\CMakeFiles\\xiltimer.dir\\xiltimer.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\xiltimer\\src\\xiltimer.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\xiltimer\\src\\xiltimer.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\freertos10_xilinx\\src\\CMakeFiles\\freertos.dir\\Source\\event_groups.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\freertos10_xilinx\\src\\Source\\event_groups.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\freertos10_xilinx\\src\\Source\\event_groups.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\freertos10_xilinx\\src\\CMakeFiles\\freertos.dir\\Source\\list.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\freertos10_xilinx\\src\\Source\\list.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\freertos10_xilinx\\src\\Source\\list.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\freertos10_xilinx\\src\\CMakeFiles\\freertos.dir\\Source\\queue.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\freertos10_xilinx\\src\\Source\\queue.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\freertos10_xilinx\\src\\Source\\queue.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\freertos10_xilinx\\src\\CMakeFiles\\freertos.dir\\Source\\stream_buffer.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\freertos10_xilinx\\src\\Source\\stream_buffer.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\freertos10_xilinx\\src\\Source\\stream_buffer.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\freertos10_xilinx\\src\\CMakeFiles\\freertos.dir\\Source\\timers.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\freertos10_xilinx\\src\\Source\\timers.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\freertos10_xilinx\\src\\Source\\timers.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\freertos10_xilinx\\src\\CMakeFiles\\freertos.dir\\Source\\croutine.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\freertos10_xilinx\\src\\Source\\croutine.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\freertos10_xilinx\\src\\Source\\croutine.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\freertos10_xilinx\\src\\CMakeFiles\\freertos.dir\\Source\\tasks.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\freertos10_xilinx\\src\\Source\\tasks.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\freertos10_xilinx\\src\\Source\\tasks.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\freertos10_xilinx\\src\\CMakeFiles\\freertos.dir\\Source\\portable\\GCC\\ARM_CR5\\portASM.S.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\freertos10_xilinx\\src\\Source\\portable\\GCC\\ARM_CR5\\portASM.S",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\freertos10_xilinx\\src\\Source\\portable\\GCC\\ARM_CR5\\portASM.S"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\freertos10_xilinx\\src\\CMakeFiles\\freertos.dir\\Source\\portable\\GCC\\ARM_CR5\\port_asm_vectors.S.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\freertos10_xilinx\\src\\Source\\portable\\GCC\\ARM_CR5\\port_asm_vectors.S",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\freertos10_xilinx\\src\\Source\\portable\\GCC\\ARM_CR5\\port_asm_vectors.S"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\freertos10_xilinx\\src\\CMakeFiles\\freertos.dir\\Source\\portable\\GCC\\ARM_CR5\\port.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\freertos10_xilinx\\src\\Source\\portable\\GCC\\ARM_CR5\\port.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\freertos10_xilinx\\src\\Source\\portable\\GCC\\ARM_CR5\\port.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\freertos10_xilinx\\src\\CMakeFiles\\freertos.dir\\Source\\portable\\GCC\\ARM_CR5\\portZynqUltrascale.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\freertos10_xilinx\\src\\Source\\portable\\GCC\\ARM_CR5\\portZynqUltrascale.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\freertos10_xilinx\\src\\Source\\portable\\GCC\\ARM_CR5\\portZynqUltrascale.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\freertos10_xilinx\\src\\CMakeFiles\\freertos.dir\\Source\\portable\\MemMang\\heap_4.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\freertos10_xilinx\\src\\Source\\portable\\MemMang\\heap_4.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\freertos10_xilinx\\src\\Source\\portable\\MemMang\\heap_4.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -DFREERTOS_BSP -DLOCKSTEP_MODE_DEBUG=0 -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\standalone\\src\\CMakeFiles\\xilstandalone.dir\\common\\print.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\common\\print.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\common\\print.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -DFREERTOS_BSP -DLOCKSTEP_MODE_DEBUG=0 -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\standalone\\src\\CMakeFiles\\xilstandalone.dir\\common\\xil_assert.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\common\\xil_assert.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\common\\xil_assert.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -DFREERTOS_BSP -DLOCKSTEP_MODE_DEBUG=0 -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\standalone\\src\\CMakeFiles\\xilstandalone.dir\\common\\xil_mem.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\common\\xil_mem.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\common\\xil_mem.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -DFREERTOS_BSP -DLOCKSTEP_MODE_DEBUG=0 -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\standalone\\src\\CMakeFiles\\xilstandalone.dir\\common\\xil_printf.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\common\\xil_printf.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\common\\xil_printf.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -DFREERTOS_BSP -DLOCKSTEP_MODE_DEBUG=0 -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\standalone\\src\\CMakeFiles\\xilstandalone.dir\\common\\xil_testcache.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\common\\xil_testcache.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\common\\xil_testcache.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -DFREERTOS_BSP -DLOCKSTEP_MODE_DEBUG=0 -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\standalone\\src\\CMakeFiles\\xilstandalone.dir\\common\\xil_testio.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\common\\xil_testio.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\common\\xil_testio.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -DFREERTOS_BSP -DLOCKSTEP_MODE_DEBUG=0 -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\standalone\\src\\CMakeFiles\\xilstandalone.dir\\common\\xil_testmem.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\common\\xil_testmem.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\common\\xil_testmem.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -DFREERTOS_BSP -DLOCKSTEP_MODE_DEBUG=0 -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\standalone\\src\\CMakeFiles\\xilstandalone.dir\\common\\xil_util.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\common\\xil_util.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\common\\xil_util.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -DFREERTOS_BSP -DLOCKSTEP_MODE_DEBUG=0 -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\standalone\\src\\CMakeFiles\\xilstandalone.dir\\common\\xplatform_info.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\common\\xplatform_info.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\common\\xplatform_info.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -DFREERTOS_BSP -DLOCKSTEP_MODE_DEBUG=0 -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\standalone\\src\\CMakeFiles\\xilstandalone.dir\\common\\outbyte.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\common\\outbyte.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\common\\outbyte.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -DFREERTOS_BSP -DLOCKSTEP_MODE_DEBUG=0 -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\standalone\\src\\CMakeFiles\\xilstandalone.dir\\common\\inbyte.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\common\\inbyte.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\common\\inbyte.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -DFREERTOS_BSP -DLOCKSTEP_MODE_DEBUG=0 -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\standalone\\src\\CMakeFiles\\xilstandalone.dir\\common\\clocking\\xil_clocking.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\common\\clocking\\xil_clocking.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\common\\clocking\\xil_clocking.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -DFREERTOS_BSP -DLOCKSTEP_MODE_DEBUG=0 -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\standalone\\src\\CMakeFiles\\xilstandalone.dir\\common\\intr\\xinterrupt_wrap.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\common\\intr\\xinterrupt_wrap.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\common\\intr\\xinterrupt_wrap.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -DFREERTOS_BSP -DLOCKSTEP_MODE_DEBUG=0 -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\standalone\\src\\CMakeFiles\\xilstandalone.dir\\xcortexr5_g.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\xcortexr5_g.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\xcortexr5_g.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -DFREERTOS_BSP -DLOCKSTEP_MODE_DEBUG=0 -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\standalone\\src\\CMakeFiles\\xilstandalone.dir\\arm\\common\\gcc\\cpputest_time.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\gcc\\cpputest_time.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\gcc\\cpputest_time.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -DFREERTOS_BSP -DLOCKSTEP_MODE_DEBUG=0 -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\standalone\\src\\CMakeFiles\\xilstandalone.dir\\arm\\common\\gcc\\read.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\gcc\\read.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\gcc\\read.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -DFREERTOS_BSP -DLOCKSTEP_MODE_DEBUG=0 -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\standalone\\src\\CMakeFiles\\xilstandalone.dir\\arm\\common\\gcc\\unlink.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\gcc\\unlink.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\gcc\\unlink.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -DFREERTOS_BSP -DLOCKSTEP_MODE_DEBUG=0 -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\standalone\\src\\CMakeFiles\\xilstandalone.dir\\arm\\common\\gcc\\sbrk.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\gcc\\sbrk.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\gcc\\sbrk.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -DFREERTOS_BSP -DLOCKSTEP_MODE_DEBUG=0 -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\standalone\\src\\CMakeFiles\\xilstandalone.dir\\arm\\common\\gcc\\isatty.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\gcc\\isatty.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\gcc\\isatty.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -DFREERTOS_BSP -DLOCKSTEP_MODE_DEBUG=0 -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\standalone\\src\\CMakeFiles\\xilstandalone.dir\\arm\\common\\gcc\\_sbrk.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\gcc\\_sbrk.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\gcc\\_sbrk.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -DFREERTOS_BSP -DLOCKSTEP_MODE_DEBUG=0 -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\standalone\\src\\CMakeFiles\\xilstandalone.dir\\arm\\common\\gcc\\_exit.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\gcc\\_exit.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\gcc\\_exit.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -DFREERTOS_BSP -DLOCKSTEP_MODE_DEBUG=0 -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\standalone\\src\\CMakeFiles\\xilstandalone.dir\\arm\\common\\gcc\\fcntl.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\gcc\\fcntl.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\gcc\\fcntl.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -DFREERTOS_BSP -DLOCKSTEP_MODE_DEBUG=0 -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\standalone\\src\\CMakeFiles\\xilstandalone.dir\\arm\\common\\gcc\\close.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\gcc\\close.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\gcc\\close.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -DFREERTOS_BSP -DLOCKSTEP_MODE_DEBUG=0 -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\standalone\\src\\CMakeFiles\\xilstandalone.dir\\arm\\common\\gcc\\write.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\gcc\\write.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\gcc\\write.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -DFREERTOS_BSP -DLOCKSTEP_MODE_DEBUG=0 -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\standalone\\src\\CMakeFiles\\xilstandalone.dir\\arm\\common\\gcc\\getpid.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\gcc\\getpid.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\gcc\\getpid.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -DFREERTOS_BSP -DLOCKSTEP_MODE_DEBUG=0 -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\standalone\\src\\CMakeFiles\\xilstandalone.dir\\arm\\common\\gcc\\fstat.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\gcc\\fstat.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\gcc\\fstat.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -DFREERTOS_BSP -DLOCKSTEP_MODE_DEBUG=0 -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\standalone\\src\\CMakeFiles\\xilstandalone.dir\\arm\\common\\gcc\\open.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\gcc\\open.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\gcc\\open.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -DFREERTOS_BSP -DLOCKSTEP_MODE_DEBUG=0 -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\standalone\\src\\CMakeFiles\\xilstandalone.dir\\arm\\common\\gcc\\errno.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\gcc\\errno.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\gcc\\errno.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -DFREERTOS_BSP -DLOCKSTEP_MODE_DEBUG=0 -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\standalone\\src\\CMakeFiles\\xilstandalone.dir\\arm\\common\\gcc\\_open.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\gcc\\_open.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\gcc\\_open.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -DFREERTOS_BSP -DLOCKSTEP_MODE_DEBUG=0 -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\standalone\\src\\CMakeFiles\\xilstandalone.dir\\arm\\common\\gcc\\abort.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\gcc\\abort.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\gcc\\abort.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -DFREERTOS_BSP -DLOCKSTEP_MODE_DEBUG=0 -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\standalone\\src\\CMakeFiles\\xilstandalone.dir\\arm\\common\\gcc\\kill.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\gcc\\kill.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\gcc\\kill.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -DFREERTOS_BSP -DLOCKSTEP_MODE_DEBUG=0 -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\standalone\\src\\CMakeFiles\\xilstandalone.dir\\arm\\common\\gcc\\lseek.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\gcc\\lseek.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\gcc\\lseek.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -DFREERTOS_BSP -DLOCKSTEP_MODE_DEBUG=0 -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\standalone\\src\\CMakeFiles\\xilstandalone.dir\\arm\\common\\putnum.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\putnum.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\putnum.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -DFREERTOS_BSP -DLOCKSTEP_MODE_DEBUG=0 -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\standalone\\src\\CMakeFiles\\xilstandalone.dir\\arm\\common\\vectors.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\vectors.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\vectors.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -DFREERTOS_BSP -DLOCKSTEP_MODE_DEBUG=0 -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\standalone\\src\\CMakeFiles\\xilstandalone.dir\\arm\\common\\xil_exception.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\xil_exception.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\xil_exception.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -DFREERTOS_BSP -DLOCKSTEP_MODE_DEBUG=0 -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\standalone\\src\\CMakeFiles\\xilstandalone.dir\\arm\\common\\xil_spinlock.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\xil_spinlock.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\xil_spinlock.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -DFREERTOS_BSP -DLOCKSTEP_MODE_DEBUG=0 -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\standalone\\src\\CMakeFiles\\xilstandalone.dir\\arm\\common\\xpm_counter.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\xpm_counter.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\common\\xpm_counter.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -DFREERTOS_BSP -DLOCKSTEP_MODE_DEBUG=0 -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\standalone\\src\\CMakeFiles\\xilstandalone.dir\\arm\\cortexr5\\gcc\\boot.S.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\cortexr5\\gcc\\boot.S",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\cortexr5\\gcc\\boot.S"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -DFREERTOS_BSP -DLOCKSTEP_MODE_DEBUG=0 -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\standalone\\src\\CMakeFiles\\xilstandalone.dir\\arm\\cortexr5\\gcc\\cpu_init.S.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\cortexr5\\gcc\\cpu_init.S",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\cortexr5\\gcc\\cpu_init.S"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -DFREERTOS_BSP -DLOCKSTEP_MODE_DEBUG=0 -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\standalone\\src\\CMakeFiles\\xilstandalone.dir\\arm\\cortexr5\\gcc\\xil-crt0.S.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\cortexr5\\gcc\\xil-crt0.S",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\cortexr5\\gcc\\xil-crt0.S"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -DFREERTOS_BSP -DLOCKSTEP_MODE_DEBUG=0 -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\standalone\\src\\CMakeFiles\\xilstandalone.dir\\arm\\cortexr5\\platform\\ZynqMP\\mpu_r5.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\cortexr5\\platform\\ZynqMP\\mpu_r5.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\cortexr5\\platform\\ZynqMP\\mpu_r5.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -DFREERTOS_BSP -DLOCKSTEP_MODE_DEBUG=0 -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\standalone\\src\\CMakeFiles\\xilstandalone.dir\\arm\\cortexr5\\platform\\CortexR5\\xil_mpu_r5.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\cortexr5\\platform\\CortexR5\\xil_mpu_r5.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\cortexr5\\platform\\CortexR5\\xil_mpu_r5.c"
},
{
  "directory": "C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\armr5\\nt\\gcc-arm-none-eabi\\bin\\armr5-none-eabi-gcc.exe -DFREERTOS_BSP -DLOCKSTEP_MODE_DEBUG=0 -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/libsrc/build_configs/gen_bsp/include -isystem C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/armr5/nt/gcc-arm-none-eabi/armrm-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-r5 -mfloat-abi=hard -mfpu=vfpv3-d16 -DARMR5  -MMD -MP -specs=C:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/Xilinx.spec -IC:/FPGA_ws/vitis_ws/ZUB_PS_adcTest_v2/MainPlatform/psu_cortexr5_0/freertos_psu_cortexr5_0/bsp/include   -c -o libsrc\\standalone\\src\\CMakeFiles\\xilstandalone.dir\\arm\\cortexr5\\xil_cache.c.obj -c C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\cortexr5\\xil_cache.c",
  "file": "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\psu_cortexr5_0\\freertos_psu_cortexr5_0\\bsp\\libsrc\\standalone\\src\\arm\\cortexr5\\xil_cache.c"
}
]