#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Apr 24 20:21:19 2019
# Process ID: 8548
# Current directory: C:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.runs/synth_1
# Command line: vivado.exe -log main_design_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_design_wrapper.tcl
# Log file: C:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.runs/synth_1/main_design_wrapper.vds
# Journal file: C:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/vivado_projekty/ip_repo_vision'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
Command: synth_design -top main_design_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11136 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 388.609 ; gain = 97.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main_design_wrapper' [C:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/hdl/main_design_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'main_design' [C:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/synth/main_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'main_design_clk_wiz_0_0' [C:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.runs/synth_1/.Xil/Vivado-8548-N-5CD6281M34/realtime/main_design_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'main_design_clk_wiz_0_0' (2#1) [C:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.runs/synth_1/.Xil/Vivado-8548-N-5CD6281M34/realtime/main_design_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'main_design_dvi2rgb_0_0' [C:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.runs/synth_1/.Xil/Vivado-8548-N-5CD6281M34/realtime/main_design_dvi2rgb_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'main_design_dvi2rgb_0_0' (3#1) [C:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.runs/synth_1/.Xil/Vivado-8548-N-5CD6281M34/realtime/main_design_dvi2rgb_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dvi2rgb_0' of module 'main_design_dvi2rgb_0_0' requires 19 connections, but only 18 given [C:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/synth/main_design.v:95]
INFO: [Synth 8-6157] synthesizing module 'main_design_rgb2dvi_0_0' [C:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.runs/synth_1/.Xil/Vivado-8548-N-5CD6281M34/realtime/main_design_rgb2dvi_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'main_design_rgb2dvi_0_0' (4#1) [C:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.runs/synth_1/.Xil/Vivado-8548-N-5CD6281M34/realtime/main_design_rgb2dvi_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'main_design_xlconstant_0_0' [C:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.runs/synth_1/.Xil/Vivado-8548-N-5CD6281M34/realtime/main_design_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'main_design_xlconstant_0_0' (5#1) [C:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.runs/synth_1/.Xil/Vivado-8548-N-5CD6281M34/realtime/main_design_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'main_design_xlconstant_1_0' [C:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.runs/synth_1/.Xil/Vivado-8548-N-5CD6281M34/realtime/main_design_xlconstant_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'main_design_xlconstant_1_0' (6#1) [C:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.runs/synth_1/.Xil/Vivado-8548-N-5CD6281M34/realtime/main_design_xlconstant_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'main_design_xlconstant_2_0' [C:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.runs/synth_1/.Xil/Vivado-8548-N-5CD6281M34/realtime/main_design_xlconstant_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'main_design_xlconstant_2_0' (7#1) [C:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.runs/synth_1/.Xil/Vivado-8548-N-5CD6281M34/realtime/main_design_xlconstant_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'main_design' (8#1) [C:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/synth/main_design.v:13]
INFO: [Synth 8-6155] done synthesizing module 'main_design_wrapper' (9#1) [C:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/hdl/main_design_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 443.504 ; gain = 151.895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 443.504 ; gain = 151.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 443.504 ; gain = 151.895
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_dvi2rgb_0_0/main_design_dvi2rgb_0_0/main_design_dvi2rgb_0_0_in_context.xdc] for cell 'main_design_i/dvi2rgb_0'
Finished Parsing XDC File [c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_dvi2rgb_0_0/main_design_dvi2rgb_0_0/main_design_dvi2rgb_0_0_in_context.xdc] for cell 'main_design_i/dvi2rgb_0'
Parsing XDC File [c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_rgb2dvi_0_0/main_design_rgb2dvi_0_0/main_design_rgb2dvi_0_0_in_context.xdc] for cell 'main_design_i/rgb2dvi_0'
Finished Parsing XDC File [c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_rgb2dvi_0_0/main_design_rgb2dvi_0_0/main_design_rgb2dvi_0_0_in_context.xdc] for cell 'main_design_i/rgb2dvi_0'
Parsing XDC File [c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_clk_wiz_0_0/main_design_clk_wiz_0_0/main_design_clk_wiz_0_0_in_context.xdc] for cell 'main_design_i/clk_wiz_0'
Finished Parsing XDC File [c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_clk_wiz_0_0/main_design_clk_wiz_0_0/main_design_clk_wiz_0_0_in_context.xdc] for cell 'main_design_i/clk_wiz_0'
Parsing XDC File [c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_xlconstant_0_0/main_design_xlconstant_0_0/main_design_xlconstant_0_0_in_context.xdc] for cell 'main_design_i/xlconstant_0'
Finished Parsing XDC File [c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_xlconstant_0_0/main_design_xlconstant_0_0/main_design_xlconstant_0_0_in_context.xdc] for cell 'main_design_i/xlconstant_0'
Parsing XDC File [c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_xlconstant_1_0/main_design_xlconstant_1_0/main_design_xlconstant_2_0_in_context.xdc] for cell 'main_design_i/xlconstant_1'
Finished Parsing XDC File [c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_xlconstant_1_0/main_design_xlconstant_1_0/main_design_xlconstant_2_0_in_context.xdc] for cell 'main_design_i/xlconstant_1'
Parsing XDC File [c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_xlconstant_2_0/main_design_xlconstant_2_0/main_design_xlconstant_2_0_in_context.xdc] for cell 'main_design_i/xlconstant_2'
Finished Parsing XDC File [c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_xlconstant_2_0/main_design_xlconstant_2_0/main_design_xlconstant_2_0_in_context.xdc] for cell 'main_design_i/xlconstant_2'
Parsing XDC File [C:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/constrs_1/imports/vivado_projects/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [C:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/constrs_1/imports/vivado_projects/Zybo-Z7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/constrs_1/imports/vivado_projects/Zybo-Z7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 740.395 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 740.395 ; gain = 448.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 740.395 ; gain = 448.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_rx_clk_n. (constraint file  c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_dvi2rgb_0_0/main_design_dvi2rgb_0_0/main_design_dvi2rgb_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_rx_clk_n. (constraint file  c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_dvi2rgb_0_0/main_design_dvi2rgb_0_0/main_design_dvi2rgb_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_rx_clk_p. (constraint file  c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_dvi2rgb_0_0/main_design_dvi2rgb_0_0/main_design_dvi2rgb_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_rx_clk_p. (constraint file  c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_dvi2rgb_0_0/main_design_dvi2rgb_0_0/main_design_dvi2rgb_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_rx_data_n[0]. (constraint file  c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_dvi2rgb_0_0/main_design_dvi2rgb_0_0/main_design_dvi2rgb_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_rx_data_n[0]. (constraint file  c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_dvi2rgb_0_0/main_design_dvi2rgb_0_0/main_design_dvi2rgb_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_rx_data_n[1]. (constraint file  c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_dvi2rgb_0_0/main_design_dvi2rgb_0_0/main_design_dvi2rgb_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_rx_data_n[1]. (constraint file  c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_dvi2rgb_0_0/main_design_dvi2rgb_0_0/main_design_dvi2rgb_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_rx_data_n[2]. (constraint file  c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_dvi2rgb_0_0/main_design_dvi2rgb_0_0/main_design_dvi2rgb_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_rx_data_n[2]. (constraint file  c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_dvi2rgb_0_0/main_design_dvi2rgb_0_0/main_design_dvi2rgb_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_rx_data_p[0]. (constraint file  c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_dvi2rgb_0_0/main_design_dvi2rgb_0_0/main_design_dvi2rgb_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_rx_data_p[0]. (constraint file  c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_dvi2rgb_0_0/main_design_dvi2rgb_0_0/main_design_dvi2rgb_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_rx_data_p[1]. (constraint file  c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_dvi2rgb_0_0/main_design_dvi2rgb_0_0/main_design_dvi2rgb_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_rx_data_p[1]. (constraint file  c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_dvi2rgb_0_0/main_design_dvi2rgb_0_0/main_design_dvi2rgb_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_rx_data_p[2]. (constraint file  c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_dvi2rgb_0_0/main_design_dvi2rgb_0_0/main_design_dvi2rgb_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_rx_data_p[2]. (constraint file  c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_dvi2rgb_0_0/main_design_dvi2rgb_0_0/main_design_dvi2rgb_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_rgb2dvi_0_0/main_design_rgb2dvi_0_0/main_design_rgb2dvi_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_rgb2dvi_0_0/main_design_rgb2dvi_0_0/main_design_rgb2dvi_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_rgb2dvi_0_0/main_design_rgb2dvi_0_0/main_design_rgb2dvi_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_rgb2dvi_0_0/main_design_rgb2dvi_0_0/main_design_rgb2dvi_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_data_n[0]. (constraint file  c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_rgb2dvi_0_0/main_design_rgb2dvi_0_0/main_design_rgb2dvi_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_data_n[0]. (constraint file  c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_rgb2dvi_0_0/main_design_rgb2dvi_0_0/main_design_rgb2dvi_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_data_n[1]. (constraint file  c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_rgb2dvi_0_0/main_design_rgb2dvi_0_0/main_design_rgb2dvi_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_data_n[1]. (constraint file  c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_rgb2dvi_0_0/main_design_rgb2dvi_0_0/main_design_rgb2dvi_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_data_n[2]. (constraint file  c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_rgb2dvi_0_0/main_design_rgb2dvi_0_0/main_design_rgb2dvi_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_data_n[2]. (constraint file  c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_rgb2dvi_0_0/main_design_rgb2dvi_0_0/main_design_rgb2dvi_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_data_p[0]. (constraint file  c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_rgb2dvi_0_0/main_design_rgb2dvi_0_0/main_design_rgb2dvi_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_data_p[0]. (constraint file  c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_rgb2dvi_0_0/main_design_rgb2dvi_0_0/main_design_rgb2dvi_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_data_p[1]. (constraint file  c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_rgb2dvi_0_0/main_design_rgb2dvi_0_0/main_design_rgb2dvi_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_data_p[1]. (constraint file  c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_rgb2dvi_0_0/main_design_rgb2dvi_0_0/main_design_rgb2dvi_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_data_p[2]. (constraint file  c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_rgb2dvi_0_0/main_design_rgb2dvi_0_0/main_design_rgb2dvi_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_data_p[2]. (constraint file  c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_rgb2dvi_0_0/main_design_rgb2dvi_0_0/main_design_rgb2dvi_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_clk_wiz_0_0/main_design_clk_wiz_0_0/main_design_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  c:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.srcs/sources_1/bd/main_design/ip/main_design_clk_wiz_0_0/main_design_clk_wiz_0_0/main_design_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for main_design_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for main_design_i/dvi2rgb_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for main_design_i/rgb2dvi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for main_design_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for main_design_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for main_design_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for main_design_i/xlconstant_2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 740.395 ; gain = 448.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 740.395 ; gain = 448.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 740.395 ; gain = 448.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'main_design_i/dvi2rgb_0/PixelClk' to pin 'main_design_i/dvi2rgb_0/bbstub_PixelClk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'main_design_i/clk_wiz_0/clk_out1' to pin 'main_design_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 786.098 ; gain = 494.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 786.098 ; gain = 494.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 786.098 ; gain = 494.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 787.242 ; gain = 495.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 787.242 ; gain = 495.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 787.242 ; gain = 495.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 787.242 ; gain = 495.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 787.242 ; gain = 495.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 787.242 ; gain = 495.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------+----------+
|      |BlackBox name              |Instances |
+------+---------------------------+----------+
|1     |main_design_clk_wiz_0_0    |         1|
|2     |main_design_dvi2rgb_0_0    |         1|
|3     |main_design_rgb2dvi_0_0    |         1|
|4     |main_design_xlconstant_0_0 |         1|
|5     |main_design_xlconstant_1_0 |         1|
|6     |main_design_xlconstant_2_0 |         1|
+------+---------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |main_design_clk_wiz_0_0    |     1|
|2     |main_design_dvi2rgb_0_0    |     1|
|3     |main_design_rgb2dvi_0_0    |     1|
|4     |main_design_xlconstant_0_0 |     1|
|5     |main_design_xlconstant_1_0 |     1|
|6     |main_design_xlconstant_2_0 |     1|
|7     |IOBUF                      |     2|
|8     |OBUF                       |     2|
+------+---------------------------+------+

Report Instance Areas: 
+------+----------------+------------+------+
|      |Instance        |Module      |Cells |
+------+----------------+------------+------+
|1     |top             |            |    49|
|2     |  main_design_i |main_design |    45|
+------+----------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 787.242 ; gain = 495.633
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 787.242 ; gain = 198.742
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 787.242 ; gain = 495.633
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 808.301 ; gain = 525.066
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/konkurs/vivado_projekty/ZyboZ7_vision/ZyboZ7_vision.runs/synth_1/main_design_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_design_wrapper_utilization_synth.rpt -pb main_design_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 808.301 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 24 20:21:58 2019...
