
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.26 source latency fifo_count[4]$_SDFF_PN0_/CK ^
  -0.22 target latency mem[3][6]$_DFFE_PP_/CK ^
   0.00 CRPR
--------------
   0.04 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: wr_data[53] (input port clocked by core_clock)
Endpoint: mem[7][21]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1   56.69    0.00    0.00    0.20 ^ wr_data[53] (in)
                                         wr_data[53] (net)
                  0.02    0.02    0.22 ^ _5913_/A (BUF_X2)
     7   11.89    0.02    0.03    0.25 ^ _5913_/Z (BUF_X2)
                                         _0751_ (net)
                  0.02    0.00    0.25 ^ _6989_/A (MUX2_X1)
     1    1.50    0.01    0.04    0.29 ^ _6989_/Z (MUX2_X1)
                                         _0447_ (net)
                  0.01    0.00    0.29 ^ mem[7][21]$_DFFE_PP_/D (DFF_X1)
                                  0.29   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   38.19    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.02    0.02    0.02 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   23.45    0.02    0.05    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.01    0.07 ^ clkbuf_2_0_0_clk/A (CLKBUF_X3)
     2   15.63    0.01    0.04    0.12 ^ clkbuf_2_0_0_clk/Z (CLKBUF_X3)
                                         clknet_2_0_0_clk (net)
                  0.02    0.00    0.12 ^ clkbuf_3_1__f_clk/A (CLKBUF_X3)
    15   51.87    0.04    0.07    0.19 ^ clkbuf_3_1__f_clk/Z (CLKBUF_X3)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.01    0.20 ^ clkbuf_leaf_66_clk/A (CLKBUF_X3)
     8   13.05    0.01    0.05    0.25 ^ clkbuf_leaf_66_clk/Z (CLKBUF_X3)
                                         clknet_leaf_66_clk (net)
                  0.01    0.00    0.25 ^ mem[7][21]$_DFFE_PP_/CK (DFF_X1)
                          0.00    0.25   clock reconvergence pessimism
                          0.01    0.26   library hold time
                                  0.26   data required time
-----------------------------------------------------------------------------
                                  0.26   data required time
                                 -0.29   data arrival time
-----------------------------------------------------------------------------
                                  0.03   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: fifo_count[3]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: fifo_count[4]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   38.19    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.02    0.02    0.02 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   23.45    0.02    0.05    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.01    0.07 ^ clkbuf_2_2_0_clk/A (CLKBUF_X3)
     2   20.30    0.02    0.05    0.12 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
                                         clknet_2_2_0_clk (net)
                  0.02    0.00    0.12 ^ clkbuf_3_4__f_clk/A (CLKBUF_X3)
     7   65.48    0.05    0.08    0.20 ^ clkbuf_3_4__f_clk/Z (CLKBUF_X3)
                                         clknet_3_4__leaf_clk (net)
                  0.05    0.01    0.21 ^ clkbuf_leaf_32_clk/A (CLKBUF_X3)
     7   16.63    0.02    0.05    0.26 ^ clkbuf_leaf_32_clk/Z (CLKBUF_X3)
                                         clknet_leaf_32_clk (net)
                  0.02    0.00    0.26 ^ fifo_count[3]$_SDFF_PN0_/CK (DFF_X2)
     5   18.62    0.03    0.10    0.36 ^ fifo_count[3]$_SDFF_PN0_/QN (DFF_X2)
                                         _3930_ (net)
                  0.03    0.00    0.36 ^ _7282_/A (HA_X1)
     4   13.43    0.03    0.07    0.43 ^ _7282_/CO (HA_X1)
                                         _3940_ (net)
                  0.03    0.00    0.43 ^ _5762_/A2 (NAND2_X1)
     1    3.80    0.01    0.02    0.45 v _5762_/ZN (NAND2_X1)
                                         _0626_ (net)
                  0.01    0.00    0.45 v _5763_/B2 (OAI21_X2)
     1   10.97    0.03    0.05    0.51 ^ _5763_/ZN (OAI21_X2)
                                         _0627_ (net)
                  0.03    0.00    0.51 ^ _5764_/A (BUF_X8)
    10   48.40    0.01    0.03    0.54 ^ _5764_/Z (BUF_X8)
                                         _0628_ (net)
                  0.02    0.01    0.55 ^ _5765_/A (BUF_X4)
    10   40.76    0.02    0.04    0.59 ^ _5765_/Z (BUF_X4)
                                         _0629_ (net)
                  0.02    0.00    0.59 ^ _5766_/A (BUF_X4)
    10   33.89    0.02    0.04    0.63 ^ _5766_/Z (BUF_X4)
                                         _0630_ (net)
                  0.02    0.00    0.64 ^ _5767_/A (INV_X2)
     6   18.18    0.01    0.02    0.66 v _5767_/ZN (INV_X2)
                                         _0631_ (net)
                  0.01    0.00    0.66 v _5768_/A (BUF_X4)
    11   36.95    0.01    0.04    0.70 v _5768_/Z (BUF_X4)
                                         _0007_ (net)
                  0.01    0.00    0.70 v _7264_/B (HA_X1)
     1    1.98    0.01    0.06    0.76 v _7264_/S (HA_X1)
                                         _3899_ (net)
                  0.01    0.00    0.76 v _5769_/A1 (NAND2_X1)
     1    3.70    0.01    0.02    0.78 ^ _5769_/ZN (NAND2_X1)
                                         _0632_ (net)
                  0.01    0.00    0.78 ^ _5776_/B2 (OAI221_X2)
     2    5.82    0.02    0.04    0.82 v _5776_/ZN (OAI221_X2)
                                         _3918_ (net)
                  0.02    0.00    0.82 v rebuffer4/A (BUF_X2)
     2    5.04    0.01    0.03    0.85 v rebuffer4/Z (BUF_X2)
                                         net85 (net)
                  0.01    0.00    0.85 v _5777_/A (INV_X2)
     3   14.68    0.02    0.03    0.88 ^ _5777_/ZN (INV_X2)
                                         _3920_ (net)
                  0.02    0.00    0.88 ^ _7273_/B (HA_X1)
     2    6.02    0.02    0.05    0.92 ^ _7273_/CO (HA_X1)
                                         _3914_ (net)
                  0.02    0.00    0.92 ^ _5788_/A (INV_X1)
     2    7.39    0.01    0.02    0.94 v _5788_/ZN (INV_X1)
                                         _3877_ (net)
                  0.01    0.00    0.94 v _7275_/B (HA_X1)
     2    6.59    0.02    0.06    1.00 v _7275_/S (HA_X1)
                                         _3881_ (net)
                  0.02    0.00    1.00 v _7258_/CI (FA_X1)
     2    5.82    0.02    0.08    1.09 v _7258_/CO (FA_X1)
                                         _3882_ (net)
                  0.02    0.00    1.09 v _7187_/B1 (AOI21_X1)
     1    2.59    0.03    0.03    1.12 ^ _7187_/ZN (AOI21_X1)
                                         _1522_ (net)
                  0.03    0.00    1.12 ^ _7188_/B1 (OAI21_X1)
     1    3.04    0.02    0.02    1.14 v _7188_/ZN (OAI21_X1)
                                         _1523_ (net)
                  0.02    0.00    1.14 v _7189_/B (XOR2_X1)
     1    2.18    0.01    0.06    1.20 v _7189_/Z (XOR2_X1)
                                         _1524_ (net)
                  0.01    0.00    1.20 v _7190_/A2 (NOR2_X1)
     1    1.57    0.01    0.03    1.23 ^ _7190_/ZN (NOR2_X1)
                                         _0017_ (net)
                  0.01    0.00    1.23 ^ fifo_count[4]$_SDFF_PN0_/D (DFF_X2)
                                  1.23   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1   38.19    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.02    0.02    1.02 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   23.45    0.02    0.05    1.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.01    1.07 ^ clkbuf_2_2_0_clk/A (CLKBUF_X3)
     2   20.30    0.02    0.05    1.12 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
                                         clknet_2_2_0_clk (net)
                  0.02    0.00    1.12 ^ clkbuf_3_4__f_clk/A (CLKBUF_X3)
     7   65.48    0.05    0.08    1.20 ^ clkbuf_3_4__f_clk/Z (CLKBUF_X3)
                                         clknet_3_4__leaf_clk (net)
                  0.05    0.01    1.21 ^ clkbuf_leaf_32_clk/A (CLKBUF_X3)
     7   16.63    0.02    0.05    1.26 ^ clkbuf_leaf_32_clk/Z (CLKBUF_X3)
                                         clknet_leaf_32_clk (net)
                  0.02    0.00    1.26 ^ fifo_count[4]$_SDFF_PN0_/CK (DFF_X2)
                          0.00    1.26   clock reconvergence pessimism
                         -0.03    1.23   library setup time
                                  1.23   data required time
-----------------------------------------------------------------------------
                                  1.23   data required time
                                 -1.23   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: fifo_count[3]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: fifo_count[4]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   38.19    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.02    0.02    0.02 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   23.45    0.02    0.05    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.01    0.07 ^ clkbuf_2_2_0_clk/A (CLKBUF_X3)
     2   20.30    0.02    0.05    0.12 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
                                         clknet_2_2_0_clk (net)
                  0.02    0.00    0.12 ^ clkbuf_3_4__f_clk/A (CLKBUF_X3)
     7   65.48    0.05    0.08    0.20 ^ clkbuf_3_4__f_clk/Z (CLKBUF_X3)
                                         clknet_3_4__leaf_clk (net)
                  0.05    0.01    0.21 ^ clkbuf_leaf_32_clk/A (CLKBUF_X3)
     7   16.63    0.02    0.05    0.26 ^ clkbuf_leaf_32_clk/Z (CLKBUF_X3)
                                         clknet_leaf_32_clk (net)
                  0.02    0.00    0.26 ^ fifo_count[3]$_SDFF_PN0_/CK (DFF_X2)
     5   18.62    0.03    0.10    0.36 ^ fifo_count[3]$_SDFF_PN0_/QN (DFF_X2)
                                         _3930_ (net)
                  0.03    0.00    0.36 ^ _7282_/A (HA_X1)
     4   13.43    0.03    0.07    0.43 ^ _7282_/CO (HA_X1)
                                         _3940_ (net)
                  0.03    0.00    0.43 ^ _5762_/A2 (NAND2_X1)
     1    3.80    0.01    0.02    0.45 v _5762_/ZN (NAND2_X1)
                                         _0626_ (net)
                  0.01    0.00    0.45 v _5763_/B2 (OAI21_X2)
     1   10.97    0.03    0.05    0.51 ^ _5763_/ZN (OAI21_X2)
                                         _0627_ (net)
                  0.03    0.00    0.51 ^ _5764_/A (BUF_X8)
    10   48.40    0.01    0.03    0.54 ^ _5764_/Z (BUF_X8)
                                         _0628_ (net)
                  0.02    0.01    0.55 ^ _5765_/A (BUF_X4)
    10   40.76    0.02    0.04    0.59 ^ _5765_/Z (BUF_X4)
                                         _0629_ (net)
                  0.02    0.00    0.59 ^ _5766_/A (BUF_X4)
    10   33.89    0.02    0.04    0.63 ^ _5766_/Z (BUF_X4)
                                         _0630_ (net)
                  0.02    0.00    0.64 ^ _5767_/A (INV_X2)
     6   18.18    0.01    0.02    0.66 v _5767_/ZN (INV_X2)
                                         _0631_ (net)
                  0.01    0.00    0.66 v _5768_/A (BUF_X4)
    11   36.95    0.01    0.04    0.70 v _5768_/Z (BUF_X4)
                                         _0007_ (net)
                  0.01    0.00    0.70 v _7264_/B (HA_X1)
     1    1.98    0.01    0.06    0.76 v _7264_/S (HA_X1)
                                         _3899_ (net)
                  0.01    0.00    0.76 v _5769_/A1 (NAND2_X1)
     1    3.70    0.01    0.02    0.78 ^ _5769_/ZN (NAND2_X1)
                                         _0632_ (net)
                  0.01    0.00    0.78 ^ _5776_/B2 (OAI221_X2)
     2    5.82    0.02    0.04    0.82 v _5776_/ZN (OAI221_X2)
                                         _3918_ (net)
                  0.02    0.00    0.82 v rebuffer4/A (BUF_X2)
     2    5.04    0.01    0.03    0.85 v rebuffer4/Z (BUF_X2)
                                         net85 (net)
                  0.01    0.00    0.85 v _5777_/A (INV_X2)
     3   14.68    0.02    0.03    0.88 ^ _5777_/ZN (INV_X2)
                                         _3920_ (net)
                  0.02    0.00    0.88 ^ _7273_/B (HA_X1)
     2    6.02    0.02    0.05    0.92 ^ _7273_/CO (HA_X1)
                                         _3914_ (net)
                  0.02    0.00    0.92 ^ _5788_/A (INV_X1)
     2    7.39    0.01    0.02    0.94 v _5788_/ZN (INV_X1)
                                         _3877_ (net)
                  0.01    0.00    0.94 v _7275_/B (HA_X1)
     2    6.59    0.02    0.06    1.00 v _7275_/S (HA_X1)
                                         _3881_ (net)
                  0.02    0.00    1.00 v _7258_/CI (FA_X1)
     2    5.82    0.02    0.08    1.09 v _7258_/CO (FA_X1)
                                         _3882_ (net)
                  0.02    0.00    1.09 v _7187_/B1 (AOI21_X1)
     1    2.59    0.03    0.03    1.12 ^ _7187_/ZN (AOI21_X1)
                                         _1522_ (net)
                  0.03    0.00    1.12 ^ _7188_/B1 (OAI21_X1)
     1    3.04    0.02    0.02    1.14 v _7188_/ZN (OAI21_X1)
                                         _1523_ (net)
                  0.02    0.00    1.14 v _7189_/B (XOR2_X1)
     1    2.18    0.01    0.06    1.20 v _7189_/Z (XOR2_X1)
                                         _1524_ (net)
                  0.01    0.00    1.20 v _7190_/A2 (NOR2_X1)
     1    1.57    0.01    0.03    1.23 ^ _7190_/ZN (NOR2_X1)
                                         _0017_ (net)
                  0.01    0.00    1.23 ^ fifo_count[4]$_SDFF_PN0_/D (DFF_X2)
                                  1.23   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1   38.19    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.02    0.02    1.02 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   23.45    0.02    0.05    1.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.01    1.07 ^ clkbuf_2_2_0_clk/A (CLKBUF_X3)
     2   20.30    0.02    0.05    1.12 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
                                         clknet_2_2_0_clk (net)
                  0.02    0.00    1.12 ^ clkbuf_3_4__f_clk/A (CLKBUF_X3)
     7   65.48    0.05    0.08    1.20 ^ clkbuf_3_4__f_clk/Z (CLKBUF_X3)
                                         clknet_3_4__leaf_clk (net)
                  0.05    0.01    1.21 ^ clkbuf_leaf_32_clk/A (CLKBUF_X3)
     7   16.63    0.02    0.05    1.26 ^ clkbuf_leaf_32_clk/Z (CLKBUF_X3)
                                         clknet_leaf_32_clk (net)
                  0.02    0.00    1.26 ^ fifo_count[4]$_SDFF_PN0_/CK (DFF_X2)
                          0.00    1.26   clock reconvergence pessimism
                         -0.03    1.23   library setup time
                                  1.23   data required time
-----------------------------------------------------------------------------
                                  1.23   data required time
                                 -1.23   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
0.0959937646985054

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4835

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
11.055487632751465

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
60.65370559692383

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.1823

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: fifo_count[3]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: fifo_count[4]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    0.12 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
   0.08    0.20 ^ clkbuf_3_4__f_clk/Z (CLKBUF_X3)
   0.06    0.26 ^ clkbuf_leaf_32_clk/Z (CLKBUF_X3)
   0.00    0.26 ^ fifo_count[3]$_SDFF_PN0_/CK (DFF_X2)
   0.10    0.36 ^ fifo_count[3]$_SDFF_PN0_/QN (DFF_X2)
   0.07    0.43 ^ _7282_/CO (HA_X1)
   0.02    0.45 v _5762_/ZN (NAND2_X1)
   0.05    0.51 ^ _5763_/ZN (OAI21_X2)
   0.03    0.54 ^ _5764_/Z (BUF_X8)
   0.05    0.59 ^ _5765_/Z (BUF_X4)
   0.04    0.63 ^ _5766_/Z (BUF_X4)
   0.02    0.66 v _5767_/ZN (INV_X2)
   0.04    0.70 v _5768_/Z (BUF_X4)
   0.06    0.76 v _7264_/S (HA_X1)
   0.02    0.78 ^ _5769_/ZN (NAND2_X1)
   0.04    0.82 v _5776_/ZN (OAI221_X2)
   0.03    0.85 v rebuffer4/Z (BUF_X2)
   0.03    0.88 ^ _5777_/ZN (INV_X2)
   0.05    0.92 ^ _7273_/CO (HA_X1)
   0.02    0.94 v _5788_/ZN (INV_X1)
   0.06    1.00 v _7275_/S (HA_X1)
   0.08    1.09 v _7258_/CO (FA_X1)
   0.03    1.12 ^ _7187_/ZN (AOI21_X1)
   0.02    1.14 v _7188_/ZN (OAI21_X1)
   0.06    1.20 v _7189_/Z (XOR2_X1)
   0.03    1.23 ^ _7190_/ZN (NOR2_X1)
   0.00    1.23 ^ fifo_count[4]$_SDFF_PN0_/D (DFF_X2)
           1.23   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.06    1.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    1.12 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
   0.08    1.20 ^ clkbuf_3_4__f_clk/Z (CLKBUF_X3)
   0.06    1.26 ^ clkbuf_leaf_32_clk/Z (CLKBUF_X3)
   0.00    1.26 ^ fifo_count[4]$_SDFF_PN0_/CK (DFF_X2)
   0.00    1.26   clock reconvergence pessimism
  -0.03    1.23   library setup time
           1.23   data required time
---------------------------------------------------------
           1.23   data required time
          -1.23   data arrival time
---------------------------------------------------------
           0.00   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: wr_ptr[1]$_SDFFE_PN0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_ptr[1]$_SDFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.12 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
   0.06    0.18 ^ clkbuf_3_7__f_clk/Z (CLKBUF_X3)
   0.05    0.23 ^ clkbuf_leaf_13_clk/Z (CLKBUF_X3)
   0.00    0.23 ^ wr_ptr[1]$_SDFFE_PN0N_/CK (DFF_X2)
   0.11    0.33 v wr_ptr[1]$_SDFFE_PN0N_/Q (DFF_X2)
   0.02    0.35 ^ _5708_/ZN (NAND2_X1)
   0.01    0.36 v _5710_/ZN (AOI21_X1)
   0.00    0.36 v wr_ptr[1]$_SDFFE_PN0N_/D (DFF_X2)
           0.36   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.12 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
   0.06    0.18 ^ clkbuf_3_7__f_clk/Z (CLKBUF_X3)
   0.05    0.23 ^ clkbuf_leaf_13_clk/Z (CLKBUF_X3)
   0.00    0.23 ^ wr_ptr[1]$_SDFFE_PN0N_/CK (DFF_X2)
   0.00    0.23   clock reconvergence pessimism
   0.00    0.23   library hold time
           0.23   data required time
---------------------------------------------------------
           0.23   data required time
          -0.36   data arrival time
---------------------------------------------------------
           0.13   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.2613

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.2480

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
1.2289

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
0.0018

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
0.146472

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.64e-03   2.57e-03   4.82e-05   9.25e-03  30.8%
Combinational          9.41e-03   8.33e-03   1.39e-04   1.79e-02  59.4%
Clock                  1.20e-03   1.74e-03   4.08e-06   2.94e-03   9.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.72e-02   1.26e-02   1.92e-04   3.01e-02 100.0%
                          57.3%      42.0%       0.6%
