 Begin reading netlist ( ./mylib.v )...
 End parsing Verilog file ./mylib.v with 0 errors.
 End reading netlist: #modules=46, top=udp_rslat, #lines=1689, CPU_time=0.00 sec, Memory=0MB
 Begin reading netlist ( ./circuit_sff.v )...
 Error: Line of length 63843 exceeds current limit of 50000. (M18)
 End parsing Verilog file ./circuit_sff.v with 0 errors.
 End reading netlist: #modules=1, top=CUT, #lines=0, CPU_time=0.01 sec, Memory=4MB
 ------------------------------------------------------------------------------
 Begin build model for topcut = CUT ...
 ------------------------------------------------------------------------------
 There were 4382 primitives and 534 faultable pins removed during model optimizations
 Warning: Rule B8 (unconnected module input pin) was violated 2 times.
 Warning: Rule B9 (undriven module internal net) was violated 1 times.
 Warning: Rule N23 (inconsistent UDP) was violated 1 times.
 End build model: #primitives=12550, CPU_time=0.01 sec, Memory=5MB
 ------------------------------------------------------------------------------
 Begin learning analyses...
 End learning analyses, total learning CPU time=0.02 sec.
 ------------------------------------------------------------------------------
 ------------------------------------------------------------------------------
 Begin scan design rules checking...
 ------------------------------------------------------------------------------
 Begin simulating test protocol procedures...
 Test protocol simulation completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin scan chain operation checking...
 Chain chain1 successfully traced with 54 scan_cells.
 Chain chain2 successfully traced with 54 scan_cells.
 Chain chain3 successfully traced with 54 scan_cells.
 Chain chain4 successfully traced with 54 scan_cells.
 Chain chain5 successfully traced with 53 scan_cells.
 Chain chain6 successfully traced with 53 scan_cells.
 Chain chain7 successfully traced with 53 scan_cells.
 Chain chain8 successfully traced with 53 scan_cells.
 Chain chain9 successfully traced with 53 scan_cells.
 Chain chain10 successfully traced with 53 scan_cells.
 Scan chain operation checking completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin clock rules checking...
 Clock rules checking completed, CPU time=0.00 sec.
 Performing clock grouping analysis for 1 clock.
 Clock grouping results: #pairs=0, #groups=0, #serial_pairs=0, #disturbed_pairs=0, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin nonscan rules checking...
 Nonscan cell summary: #DFF=0  #DLAT=0  #RAM_outs=0  tla_usage_type=none
 Nonscan rules checking completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin DRC dependent learning...
 Fast-sequential depth results: control=0(0), observe=0(0), detect=0(0), CPU time=0.00 sec
 DRC dependent learning completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 DRC Summary Report
 ------------------------------------------------------------------------------
 No violations occurred during DRC process.
 Design rules checking was successful, total CPU time=0.01 sec.
 ------------------------------------------------------------------------------
 0 faults were removed from the fault list.
 End parsing STIL file ./ATPG_pattern_fs_80.pattern with 0 errors.
 End reading 462 patterns, CPU_time = 0.04 sec, Memory = 0MB
 54416 faults were added to fault list.
 Simulation performed for 50462 faults on circuit size of 12550 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 32          36781  13681    74.80%      0.00
 64           1765  11916    78.05%      0.00
 96           1567  10349    80.94%      0.01
 128           628   9721    82.09%      0.01
 160           352   9369    82.74%      0.01
 192           715   8654    84.06%      0.01
 224           212   8442    84.45%      0.01
 256           394   8048    85.17%      0.01
 288           263   7785    85.66%      0.01
 320           187   7598    86.00%      0.01
 352           225   7373    86.42%      0.01
 384           182   7191    86.75%      0.01
 416           114   7077    86.96%      0.01
 448            87   6990    87.12%      0.02
 462            99   6891    87.31%      0.02
 Fault simulation completed: #patterns=462, CPU time=0.02
     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT      47392
 Possibly detected                PT          0
 Undetectable                     UD        133
 ATPG untestable                  AU          0
 Not detected                     ND       6891
 -----------------------------------------------
 total faults                             54416
 test coverage                            87.31%
 -----------------------------------------------
 Write faults completed: 6891 faults were written into file "./faults_left_fl_80.left".
