Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Sep 21 12:13:13 2025
| Host         : LAPTOP-UISPT8T4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file HdmiColorBarDemo_control_sets_placed.rpt
| Design       : HdmiColorBarDemo
| Device       : xc7s15
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             977 |          270 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              24 |            7 |
| Yes          | No                    | No                     |              59 |           18 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+--------------+
|      Clock Signal     |                                          Enable Signal                                          |                          Set/Reset Signal                          | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+--------------+
|  video_clock/clk_out1 |                                                                                                 | interface_logic/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1_n_0 |                1 |              4 |         4.00 |
|  video_clock/clk_out1 | color_bar/phase_reg0                                                                            |                                                                    |                2 |              7 |         3.50 |
|  video_clock/clk_out1 | color_bar/active_x[11]_i_1_n_0                                                                  |                                                                    |                4 |             12 |         3.00 |
|  video_clock/clk_out1 | color_bar/active_y[11]_i_1_n_0                                                                  |                                                                    |                4 |             12 |         3.00 |
|  video_clock/clk_out1 | color_bar/v_cnt                                                                                 |                                                                    |                4 |             12 |         3.00 |
|  video_clock/clk_out1 | color_bar/cordic_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/rdy_cr |                                                                    |                4 |             16 |         4.00 |
|  video_clock/clk_out1 |                                                                                                 | interface_logic/DataEncoders[0].DataEncoder/SR[0]                  |                6 |             20 |         3.33 |
|  video_clock/clk_out1 |                                                                                                 |                                                                    |              270 |            984 |         3.64 |
+-----------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+--------------+


