// PC+4 module
module add_4(in,out);
input [31:0]in;
output reg [31:0]out;

initial begin
	out = 32'h00000000;
end

always @(*)
	out = in+4;
endmodule
