Info: Importing module main
Info: Rule checker, verifying imported design
Info: Checksum: 0xe702bc0c

Warning: unmatched constraint 'HSYNC' (on line 19)
Warning: unmatched constraint 'P2' (on line 21)
Warning: unmatched constraint 'DTR' (on line 23)
Warning: unmatched constraint 'CTS' (on line 25)
Warning: unmatched constraint 'RTS' (on line 29)
Info: constrained 'TXD' to bel 'X0/Y27/io0'
Info: constrained 'RXD' to bel 'X0/Y25/io1'
Warning: unmatched constraint 'GREEN3' (on line 37)
Warning: unmatched constraint 'GREEN4' (on line 39)
Warning: unmatched constraint 'GREEN1' (on line 41)
Warning: unmatched constraint 'GREEN0' (on line 43)
Warning: unmatched constraint 'BLUE3' (on line 45)
Warning: unmatched constraint 'BLUE2' (on line 47)
Warning: unmatched constraint 'BLUE1' (on line 49)
Warning: unmatched constraint 'BLUE0' (on line 51)
Warning: unmatched constraint 'EN_5V_UP' (on line 55)
Info: constrained 'CLKIN' to bel 'X0/Y16/io1'
Warning: unmatched constraint 'EN_5V_M4' (on line 59)
Warning: unmatched constraint 'P23' (on line 61)
Warning: unmatched constraint 'EN_1V4_M4' (on line 63)
Warning: unmatched constraint 'M2_ON_OFF' (on line 65)
Warning: unmatched constraint 'ADC_CS' (on line 67)
Warning: unmatched constraint 'SDA' (on line 71)
Warning: unmatched constraint 'SCL' (on line 73)
Warning: unmatched constraint 'BME680_CS' (on line 77)
Warning: unmatched constraint 'P32' (on line 79)
Warning: unmatched constraint 'P33' (on line 81)
Warning: unmatched constraint 'P34' (on line 83)
Warning: unmatched constraint 'ICE_SCK' (on line 91)
Warning: unmatched constraint 'ICE_MISO' (on line 93)
Warning: unmatched constraint 'ICE_MOSI' (on line 95)
Warning: unmatched constraint 'P41' (on line 99)
Warning: unmatched constraint 'P42' (on line 101)
Warning: unmatched constraint 'P43' (on line 103)
Warning: unmatched constraint 'P44' (on line 105)
Warning: unmatched constraint 'P45' (on line 107)
Warning: unmatched constraint 'P47' (on line 111)
Warning: unmatched constraint 'P48' (on line 113)
Info: constrained 'RXD1' to bel 'X16/Y0/io1'
Info: constrained 'TXD1' to bel 'X17/Y0/io0'
Warning: unmatched constraint 'P55' (on line 121)
Warning: unmatched constraint 'P56' (on line 123)
Warning: unmatched constraint 'P60' (on line 127)
Warning: unmatched constraint 'P61' (on line 129)
Warning: unmatched constraint 'P62' (on line 131)
Warning: unmatched constraint 'MB1' (on line 133)
Warning: unmatched constraint 'MB0' (on line 135)
Info: constrained 'MOSI' to bel 'X30/Y0/io0'
Info: constrained 'MISO' to bel 'X30/Y0/io1'
Info: constrained 'SCK' to bel 'X31/Y0/io0'
Info: constrained 'FSS' to bel 'X31/Y0/io1'
Warning: unmatched constraint 'P73' (on line 159)
Warning: unmatched constraint 'P74' (on line 161)
Warning: unmatched constraint 'P75' (on line 163)
Warning: unmatched constraint 'P76' (on line 165)
Warning: unmatched constraint 'P78' (on line 169)
Warning: unmatched constraint 'P79' (on line 171)
Warning: unmatched constraint 'P80' (on line 175)
Warning: unmatched constraint 'P81' (on line 177)
Warning: unmatched constraint 'P82' (on line 179)
Warning: unmatched constraint 'P83' (on line 181)
Warning: unmatched constraint 'P84' (on line 183)
Warning: unmatched constraint 'P85' (on line 185)
Warning: unmatched constraint 'P87' (on line 189)
Warning: unmatched constraint 'P88' (on line 191)
Warning: unmatched constraint 'P90' (on line 195)
Warning: unmatched constraint 'P91' (on line 197)
Warning: unmatched constraint 'P93' (on line 201)
Warning: unmatched constraint 'P94' (on line 203)
Warning: unmatched constraint 'P95' (on line 205)
Warning: unmatched constraint 'P96' (on line 207)
Warning: unmatched constraint 'P97' (on line 209)
Warning: unmatched constraint 'P98' (on line 211)
Warning: unmatched constraint 'P99' (on line 213)
Warning: unmatched constraint 'P101' (on line 217)
Warning: unmatched constraint 'P102' (on line 219)
Warning: unmatched constraint 'P104' (on line 223)
Warning: unmatched constraint 'P105' (on line 225)
Warning: unmatched constraint 'P106' (on line 227)
Warning: unmatched constraint 'P107' (on line 229)
Warning: unmatched constraint 'P110' (on line 237)
Warning: unmatched constraint 'P112' (on line 241)
Warning: unmatched constraint 'P113' (on line 243)
Warning: unmatched constraint 'P114' (on line 245)
Warning: unmatched constraint 'P115' (on line 247)
Warning: unmatched constraint 'P116' (on line 249)
Warning: unmatched constraint 'P117' (on line 251)
Warning: unmatched constraint 'P118' (on line 253)
Warning: unmatched constraint 'P119' (on line 255)
Warning: unmatched constraint 'P120' (on line 259)
Warning: unmatched constraint 'RXD2' (on line 261)
Warning: unmatched constraint 'P122' (on line 263)
Warning: unmatched constraint 'TXD2' (on line 267)
Warning: unmatched constraint 'P125' (on line 269)
Warning: unmatched constraint 'P128' (on line 273)
Warning: unmatched constraint 'P129' (on line 275)
Warning: unmatched constraint 'P130' (on line 279)
Warning: unmatched constraint 'P134' (on line 281)
Warning: unmatched constraint 'VSYNC' (on line 283)
Warning: unmatched constraint 'ICE_LED1' (on line 285)
Warning: unmatched constraint 'ICE_LED2' (on line 287)
Warning: unmatched constraint 'ICE_LED3' (on line 289)
Warning: unmatched constraint 'ICE_LED4' (on line 291)
Warning: unmatched constraint 'RED3' (on line 295)
Warning: unmatched constraint 'RED2' (on line 297)
Warning: unmatched constraint 'RED1' (on line 299)
Warning: unmatched constraint 'RED0' (on line 301)

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     2180 LCs used as LUT4 only
Info:      203 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      720 LCs used as DFF only
Info: Packing carries..
Info:       22 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'pll1.uut' to X16/Y33/pll_3
Info: Packing special functions..
Info:   PLL 'pll1.uut' has LOCK output, need to pass all outputs via LUT
Info:   LUT strategy for LOCK: move all users to new LUT
Info:   constrained 'pll1.uut_PLL$nextpnr_LOCK_lut_through' to X1/Y32/lc0
Info: Promoting globals..
Info: promoting clk (fanout 955)
Info: promoting reset [reset] (fanout 65)
Info: promoting sys1.cpu.q0_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O [reset] (fanout 50)
Info: promoting sys1.cpu.regs[8]_SB_DFFE_Q_E [cen] (fanout 32)
Info: promoting sys1.cpu.regs[6]_SB_DFFE_Q_E [cen] (fanout 32)
Info: promoting sys1.cpu.regs[4]_SB_DFFE_Q_E [cen] (fanout 32)
Info: promoting sys1.cpu.regs[10]_SB_DFFE_Q_E [cen] (fanout 32)
Info: Constraining chains...
Info:       14 LCs used to legalise carry chains.
Info: Checksum: 0x16d0ca0e

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x2ac9e439

Info: Device utilisation:
Info: 	         ICESTORM_LC:  3142/ 7680    40%
Info: 	        ICESTORM_RAM:    16/   32    50%
Info: 	               SB_IO:     9/  256     3%
Info: 	               SB_GB:     7/    8    87%
Info: 	        ICESTORM_PLL:     1/    2    50%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 11 cells based on constraints.
Info: Creating initial analytic placement for 2925 cells, random placement wirelen = 89372.
Info:     at initial placer iter 0, wirelen = 827
Info:     at initial placer iter 1, wirelen = 849
Info:     at initial placer iter 2, wirelen = 775
Info:     at initial placer iter 3, wirelen = 776
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 773, spread = 21086, legal = 22944; time = 0.06s
Info:     at iteration #2, type ALL: wirelen solved = 1239, spread = 16892, legal = 19309; time = 0.07s
Info:     at iteration #3, type ALL: wirelen solved = 2314, spread = 16929, legal = 18737; time = 0.07s
Info:     at iteration #4, type ALL: wirelen solved = 3211, spread = 16121, legal = 18001; time = 0.07s
Info:     at iteration #5, type ALL: wirelen solved = 4841, spread = 14963, legal = 17317; time = 0.08s
Info:     at iteration #6, type ALL: wirelen solved = 5630, spread = 14827, legal = 17124; time = 0.06s
Info:     at iteration #7, type ALL: wirelen solved = 6507, spread = 13831, legal = 16129; time = 0.06s
Info:     at iteration #8, type ALL: wirelen solved = 7048, spread = 13914, legal = 16016; time = 0.06s
Info:     at iteration #9, type ALL: wirelen solved = 7723, spread = 13345, legal = 16235; time = 0.06s
Info:     at iteration #10, type ALL: wirelen solved = 7806, spread = 13770, legal = 15960; time = 0.06s
Info:     at iteration #11, type ALL: wirelen solved = 8297, spread = 13541, legal = 16032; time = 0.06s
Info:     at iteration #12, type ALL: wirelen solved = 8676, spread = 13633, legal = 15795; time = 0.05s
Info:     at iteration #13, type ALL: wirelen solved = 8900, spread = 13477, legal = 15655; time = 0.06s
Info:     at iteration #14, type ALL: wirelen solved = 9202, spread = 13763, legal = 16128; time = 0.06s
Info:     at iteration #15, type ALL: wirelen solved = 9556, spread = 13750, legal = 15902; time = 0.05s
Info:     at iteration #16, type ALL: wirelen solved = 10091, spread = 13665, legal = 15896; time = 0.06s
Info:     at iteration #17, type ALL: wirelen solved = 10068, spread = 14477, legal = 16432; time = 0.05s
Info:     at iteration #18, type ALL: wirelen solved = 10766, spread = 14202, legal = 16214; time = 0.05s
Info: HeAP Placer Time: 1.43s
Info:   of which solving equations: 0.79s
Info:   of which spreading cells: 0.13s
Info:   of which strict legalisation: 0.25s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 1059, wirelen = 15655
Info:   at iteration #5: temp = 0.000000, timing cost = 1070, wirelen = 13745
Info:   at iteration #10: temp = 0.000000, timing cost = 1037, wirelen = 13107
Info:   at iteration #15: temp = 0.000000, timing cost = 967, wirelen = 12657
Info:   at iteration #20: temp = 0.000000, timing cost = 947, wirelen = 12217
Info:   at iteration #25: temp = 0.000000, timing cost = 940, wirelen = 12164
Info:   at iteration #30: temp = 0.000000, timing cost = 932, wirelen = 12112
Info:   at iteration #31: temp = 0.000000, timing cost = 917, wirelen = 12110 
Info: SA placement time 2.39s

Info: Max frequency for clock 'clk_$glb_clk': 20.95 MHz (PASS at 12.00 MHz)

Info: Max delay <async>              -> posedge clk_$glb_clk: 1.61 ns
Info: Max delay posedge clk_$glb_clk -> <async>             : 2.93 ns

Info: Slack histogram:
Info:  legend: * represents 7 endpoint(s)
Info:          + represents [1,7) endpoint(s)
Info: [ 17796,  21021) |**+
Info: [ 21021,  24246) |****+
Info: [ 24246,  27471) |*******************************************************+
Info: [ 27471,  30696) |**************************************************+
Info: [ 30696,  33921) |+
Info: [ 33921,  37146) |***+
Info: [ 37146,  40371) |+
Info: [ 40371,  43596) | 
Info: [ 43596,  46821) |*+
Info: [ 46821,  50046) |*****+
Info: [ 50046,  53271) |*******************************+
Info: [ 53271,  56496) |************************************+
Info: [ 56496,  59721) |************+
Info: [ 59721,  62946) |************+
Info: [ 62946,  66171) |***********+
Info: [ 66171,  69396) |***************+
Info: [ 69396,  72621) |************************************************************ 
Info: [ 72621,  75846) |*********************+
Info: [ 75846,  79071) |************************+
Info: [ 79071,  82296) |*******************************************+
Info: Checksum: 0xa478a1a3

Info: Routing..
Info: Setting up routing queue.
Info: Routing 10302 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs
Info:       1000 |        3        996 |    3   996 |      9306
Info:       2000 |       42       1957 |   39   961 |      8356
Info:       3000 |      113       2886 |   71   929 |      7461
Info:       4000 |      222       3777 |  109   891 |      6630
Info:       5000 |      323       4676 |  101   899 |      5846
Info:       6000 |      471       5528 |  148   852 |      5096
Info:       7000 |      667       6332 |  196   804 |      4383
Info:       8000 |      884       7115 |  217   783 |      3713
Info:       9000 |     1158       7841 |  274   726 |      3177
Info:      10000 |     1487       8512 |  329   671 |      2751
Info:      11000 |     1777       9222 |  290   710 |      2477
Info:      12000 |     2112       9887 |  335   665 |      2211
Info:      13000 |     2509      10490 |  397   603 |      1980
Info:      14000 |     2947      11052 |  438   562 |      1774
Info:      15000 |     3269      11730 |  322   678 |      1393
Info:      16000 |     3699      12300 |  430   570 |      1309
Info:      17000 |     4172      12827 |  473   527 |      1173
Info:      18000 |     4520      13479 |  348   652 |       789
Info:      19000 |     4761      14238 |  241   759 |       159
Info:      19347 |     4848      14499 |   87   261 |         0
Info: Routing complete.
Info: Route time 5.84s
Info: Checksum: 0x993f9527

Info: Critical path report for clock 'clk_$glb_clk' (posedge -> negedge):
Info: curr total
Info:  0.5  0.5  Source sys1.cpu.IR_SB_DFF_Q_15_DFFLC.O
Info:  1.6  2.2    Net sys1.cpu.IR[16] budget 1.635000 ns (9,6) -> (11,12)
Info:                Sink sys1.cpu.rs1_SB_LUT4_O_2_LC.I3
Info:  0.3  2.5  Source sys1.cpu.rs1_SB_LUT4_O_2_LC.O
Info:  0.6  3.1    Net sys1.cpu.rs1[1] budget 1.346000 ns (11,12) -> (12,13)
Info:                Sink sys1.cpu.rs1_SB_CARRY_CI$CARRY.I1
Info:  0.3  3.3  Source sys1.cpu.rs1_SB_CARRY_CI$CARRY.COUT
Info:  0.3  3.6    Net sys1.cpu.rs1_SB_CARRY_CI_CO[2] budget 0.260000 ns (12,13) -> (12,13)
Info:                Sink sys1.cpu.rs1_SB_LUT4_I1_1_LC.I3
Info:  0.3  3.9  Source sys1.cpu.rs1_SB_LUT4_I1_1_LC.O
Info:  2.6  6.5    Net sys1.cpu.rs1_SB_LUT4_I1_1_O budget 2.512000 ns (12,13) -> (2,8)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_29_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  0.4  6.9  Source sys1.cpu.regsQ1_SB_LUT4_O_29_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  0.9  7.8    Net sys1.cpu.regsQ1_SB_LUT4_O_29_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 1.345000 ns (2,8) -> (3,8)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_29_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.3  8.1  Source sys1.cpu.regsQ1_SB_LUT4_O_29_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  0.6  8.7    Net sys1.cpu.regsQ1_SB_LUT4_O_29_I3_SB_LUT4_O_I3 budget 1.668000 ns (3,8) -> (3,8)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_29_I3_SB_LUT4_O_LC.I3
Info:  0.3  9.0  Source sys1.cpu.regsQ1_SB_LUT4_O_29_I3_SB_LUT4_O_LC.O
Info:  1.0 10.0    Net sys1.cpu.regsQ1_SB_LUT4_O_29_I3 budget 1.635000 ns (3,8) -> (3,9)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_29_LC.I3
Info:  0.3 10.3  Source sys1.cpu.regsQ1_SB_LUT4_O_29_LC.O
Info:  2.0 12.3    Net sys1.cpu.regsQ1[4] budget 2.104000 ns (3,9) -> (10,15)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_5_LC.I1
Info:  0.3 12.5  Source sys1.cpu.ldstaddr_SB_LUT4_O_5_LC.COUT
Info:  0.0 12.5    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[5] budget 0.000000 ns (10,15) -> (10,15)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_4_LC.CIN
Info:  0.1 12.7  Source sys1.cpu.ldstaddr_SB_LUT4_O_4_LC.COUT
Info:  0.0 12.7    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[6] budget 0.000000 ns (10,15) -> (10,15)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_3_LC.CIN
Info:  0.1 12.8  Source sys1.cpu.ldstaddr_SB_LUT4_O_3_LC.COUT
Info:  0.0 12.8    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[7] budget 0.000000 ns (10,15) -> (10,15)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_2_LC.CIN
Info:  0.1 12.9  Source sys1.cpu.ldstaddr_SB_LUT4_O_2_LC.COUT
Info:  0.2 13.1    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[8] budget 0.190000 ns (10,15) -> (10,16)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_1_LC.CIN
Info:  0.1 13.2  Source sys1.cpu.ldstaddr_SB_LUT4_O_1_LC.COUT
Info:  0.0 13.2    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[9] budget 0.000000 ns (10,16) -> (10,16)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_LC.CIN
Info:  0.1 13.4  Source sys1.cpu.ldstaddr_SB_LUT4_O_LC.COUT
Info:  0.0 13.4    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[10] budget 0.000000 ns (10,16) -> (10,16)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_13_LC.CIN
Info:  0.1 13.5  Source sys1.cpu.ldstaddr_SB_LUT4_O_13_LC.COUT
Info:  0.0 13.5    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[11] budget 0.000000 ns (10,16) -> (10,16)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_12_LC.CIN
Info:  0.1 13.6  Source sys1.cpu.ldstaddr_SB_LUT4_O_12_LC.COUT
Info:  0.0 13.6    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[12] budget 0.000000 ns (10,16) -> (10,16)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_11_LC.CIN
Info:  0.1 13.7  Source sys1.cpu.ldstaddr_SB_LUT4_O_11_LC.COUT
Info:  0.0 13.7    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[13] budget 0.000000 ns (10,16) -> (10,16)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_23$CARRY.CIN
Info:  0.1 13.9  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_23$CARRY.COUT
Info:  0.0 13.9    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[14] budget 0.000000 ns (10,16) -> (10,16)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_22$CARRY.CIN
Info:  0.1 14.0  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_22$CARRY.COUT
Info:  0.0 14.0    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[15] budget 0.000000 ns (10,16) -> (10,16)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_21$CARRY.CIN
Info:  0.1 14.1  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_21$CARRY.COUT
Info:  0.2 14.3    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[16] budget 0.190000 ns (10,16) -> (10,17)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_20$CARRY.CIN
Info:  0.1 14.4  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_20$CARRY.COUT
Info:  0.0 14.4    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[17] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_19$CARRY.CIN
Info:  0.1 14.6  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_19$CARRY.COUT
Info:  0.0 14.6    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[18] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_18$CARRY.CIN
Info:  0.1 14.7  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_18$CARRY.COUT
Info:  0.0 14.7    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[19] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_17$CARRY.CIN
Info:  0.1 14.8  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_17$CARRY.COUT
Info:  0.0 14.8    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[20] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_15$CARRY.CIN
Info:  0.1 14.9  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_15$CARRY.COUT
Info:  0.0 14.9    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[21] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_14$CARRY.CIN
Info:  0.1 15.1  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_14$CARRY.COUT
Info:  0.0 15.1    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[22] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_13$CARRY.CIN
Info:  0.1 15.2  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_13$CARRY.COUT
Info:  0.0 15.2    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[23] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_12$CARRY.CIN
Info:  0.1 15.3  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_12$CARRY.COUT
Info:  0.2 15.5    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[24] budget 0.190000 ns (10,17) -> (10,18)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_11$CARRY.CIN
Info:  0.1 15.6  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_11$CARRY.COUT
Info:  0.0 15.6    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[25] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_10$CARRY.CIN
Info:  0.1 15.8  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_10$CARRY.COUT
Info:  0.0 15.8    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[26] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_9$CARRY.CIN
Info:  0.1 15.9  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_9$CARRY.COUT
Info:  0.0 15.9    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[27] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_8$CARRY.CIN
Info:  0.1 16.0  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_8$CARRY.COUT
Info:  0.0 16.0    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[28] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_7$CARRY.CIN
Info:  0.1 16.1  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_7$CARRY.COUT
Info:  0.0 16.1    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[29] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_10_LC.CIN
Info:  0.1 16.3  Source sys1.cpu.ldstaddr_SB_LUT4_O_10_LC.COUT
Info:  0.0 16.3    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[30] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_8_LC.CIN
Info:  0.1 16.4  Source sys1.cpu.ldstaddr_SB_LUT4_O_8_LC.COUT
Info:  0.3 16.7    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[31] budget 0.260000 ns (10,18) -> (10,18)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_7_LC.I3
Info:  0.3 17.0  Source sys1.cpu.ldstaddr_SB_LUT4_O_7_LC.O
Info:  0.6 17.6    Net sys1.cpu.ldstaddr[31] budget 1.694000 ns (10,18) -> (9,17)
Info:                Sink sys1.iramcs_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.3 17.9  Source sys1.iramcs_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.1 19.0    Net sys1.iramcs_SB_LUT4_O_I1 budget 1.640000 ns (9,17) -> (9,14)
Info:                Sink sys1.iramcs_SB_LUT4_O_LC.I1
Info:  0.4 19.4  Source sys1.iramcs_SB_LUT4_O_LC.O
Info:  0.6 20.0    Net sys1.iramcs budget 1.345000 ns (9,14) -> (9,13)
Info:                Sink sys1.ram0.wrlanes_SB_LUT4_O_3_I3_SB_LUT4_O_LC.I3
Info:  0.3 20.3  Source sys1.ram0.wrlanes_SB_LUT4_O_3_I3_SB_LUT4_O_LC.O
Info:  0.6 20.9    Net sys1.ram0.wrlanes_SB_LUT4_O_3_I3 budget 1.640000 ns (9,13) -> (9,13)
Info:                Sink sys1.ram0.wrlanes_SB_LUT4_O_I1_SB_LUT4_O_LC.I2
Info:  0.4 21.3  Source sys1.ram0.wrlanes_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  2.0 23.2    Net sys1.ram0.wrlanes_SB_LUT4_O_I1 budget 1.325000 ns (9,13) -> (9,21)
Info:                Sink sys1.ram0.wrlanes_SB_LUT4_O_LC.I1
Info:  0.4 23.6  Source sys1.ram0.wrlanes_SB_LUT4_O_LC.O
Info:  2.0 25.7    Net sys1.ram0.wrlanes[3] budget 1.941000 ns (9,21) -> (8,29)
Info:                Sink sys1.ram0.ram_array.12.0.0_RAM.WCLKE
Info:  0.1 25.8  Setup sys1.ram0.ram_array.12.0.0_RAM.WCLKE
Info: 8.5 ns logic, 17.2 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source RXD1$sb_io.D_IN_0
Info:  1.0  1.0    Net RXD1$SB_IO_IN budget 82.864998 ns (16,0) -> (16,2)
Info:                Sink sys1.uart2.rrxd_SB_DFF_Q_1_DFFLC.I0
Info:  0.5  1.4  Setup sys1.uart2.rrxd_SB_DFF_Q_1_DFFLC.I0
Info: 0.5 ns logic, 1.0 ns routing

Info: Critical path report for cross-domain path 'posedge clk_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source TXD_SB_LUT4_O_I3_SB_LUT4_I3_LC.O
Info:  0.6  1.1    Net TXD_SB_LUT4_O_I3 budget 40.792000 ns (3,32) -> (2,32)
Info:                Sink TXD_SB_LUT4_O_LC.I3
Info:  0.3  1.4  Source TXD_SB_LUT4_O_LC.O
Info:  1.7  3.1    Net TXD$SB_IO_OUT budget 40.791000 ns (2,32) -> (0,27)
Info:                Sink TXD$sb_io.D_OUT_0
Info: 0.9 ns logic, 2.2 ns routing

Info: Max frequency for clock 'clk_$glb_clk': 19.40 MHz (PASS at 12.00 MHz)

Info: Max delay <async>              -> posedge clk_$glb_clk: 1.43 ns
Info: Max delay posedge clk_$glb_clk -> <async>             : 3.10 ns

Info: Slack histogram:
Info:  legend: * represents 8 endpoint(s)
Info:          + represents [1,8) endpoint(s)
Info: [ 15887,  19207) |*+
Info: [ 19207,  22527) |***+
Info: [ 22527,  25847) |***************************+
Info: [ 25847,  29167) |************************************************************ 
Info: [ 29167,  32487) |*************+
Info: [ 32487,  35807) |+
Info: [ 35807,  39127) |**+
Info: [ 39127,  42447) | 
Info: [ 42447,  45767) |**+
Info: [ 45767,  49087) |****+
Info: [ 49087,  52407) |********************************+
Info: [ 52407,  55727) |*******************************+
Info: [ 55727,  59047) |******************+
Info: [ 59047,  62367) |*******+
Info: [ 62367,  65687) |*****+
Info: [ 65687,  69007) |*********+
Info: [ 69007,  72327) |**********************************************************+
Info: [ 72327,  75647) |************+
Info: [ 75647,  78967) |*********************************+
Info: [ 78967,  82287) |*******************************************+
98 warnings, 0 errors
