// Seed: 2278393999
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire  id_5;
  logic id_6;
endmodule
module module_1 #(
    parameter id_6 = 32'd26,
    parameter id_8 = 32'd94
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7
);
  inout wire id_7;
  output wire _id_6;
  output wire id_5;
  inout wire id_4;
  inout reg id_3;
  input wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_1,
      id_4
  );
  wire _id_8;
  wire id_9;
  wire id_10 [id_6 : id_8];
  ;
  initial begin : LABEL_0
    $unsigned(33);
    ;
  end
  logic id_11;
  always @* id_3 = id_3;
  wire id_12, id_13, id_14;
  logic id_15;
endmodule
