// Seed: 622711499
module module_0 (
    input supply0 id_0,
    input wand id_1,
    input uwire id_2,
    input tri1 id_3
);
  wire id_5;
  assign id_5 = 1;
  assign id_5 = id_0;
  always force id_5 = 1;
  assign id_5 = id_3;
  assign id_5 = 1;
endmodule
module module_1 (
    input  tri0  id_0,
    output tri1  id_1,
    input  tri0  id_2,
    output uwire id_3,
    output wire  id_4,
    input  uwire id_5
);
  assign id_4 = 1;
  module_0(
      id_2, id_0, id_2, id_5
  );
endmodule
