set moduleName aaa
set isTopModule 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {aaa}
set C_modelType { void 0 }
set C_modelArgList {
	{ a_0 int 32 regular {pointer 0}  }
	{ a_1 int 32 regular {pointer 0}  }
	{ a_2 int 32 regular {pointer 0}  }
	{ a_3 int 32 regular {pointer 0}  }
	{ a_4 int 32 regular {pointer 0}  }
	{ a_5 int 32 regular {pointer 0}  }
	{ a_6 int 32 regular {pointer 0}  }
	{ a_7 int 32 regular {pointer 0}  }
	{ a_8 int 32 regular {pointer 0}  }
	{ a_9 int 32 regular {pointer 0}  }
	{ a_10 int 32 regular {pointer 0}  }
	{ a_11 int 32 regular {pointer 0}  }
	{ b_0 int 32 regular {pointer 0}  }
	{ b_1 int 32 regular {pointer 0}  }
	{ b_2 int 32 regular {pointer 0}  }
	{ b_3 int 32 regular {pointer 0}  }
	{ b_4 int 32 regular {pointer 0}  }
	{ b_5 int 32 regular {pointer 0}  }
	{ b_6 int 32 regular {pointer 0}  }
	{ b_7 int 32 regular {pointer 0}  }
	{ b_8 int 32 regular {pointer 0}  }
	{ b_9 int 32 regular {pointer 0}  }
	{ b_10 int 32 regular {pointer 0}  }
	{ b_11 int 32 regular {pointer 0}  }
	{ r_0 int 32 regular {pointer 1}  }
	{ r_1 int 32 regular {pointer 2}  }
	{ r_2 int 32 regular {pointer 2}  }
	{ r_3 int 32 regular {pointer 2}  }
	{ r_4 int 32 regular {pointer 2}  }
	{ r_5 int 32 regular {pointer 2}  }
	{ r_6 int 32 regular {pointer 2}  }
	{ r_7 int 32 regular {pointer 2}  }
	{ r_8 int 32 regular {pointer 2}  }
	{ r_9 int 32 regular {pointer 2}  }
	{ r_10 int 32 regular {pointer 2}  }
	{ r_11 int 32 regular {pointer 1}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "a_0", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "a_0","cData": "int","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 0}]}]}]} , 
 	{ "Name" : "a_1", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "a_1","cData": "int","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 0}]}]}]} , 
 	{ "Name" : "a_2", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "a_2","cData": "int","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 0}]}]}]} , 
 	{ "Name" : "a_3", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "a_3","cData": "int","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 0}]}]}]} , 
 	{ "Name" : "a_4", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "a_4","cData": "int","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 0}]}]}]} , 
 	{ "Name" : "a_5", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "a_5","cData": "int","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 0}]}]}]} , 
 	{ "Name" : "a_6", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "a_6","cData": "int","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 0}]}]}]} , 
 	{ "Name" : "a_7", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "a_7","cData": "int","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 0}]}]}]} , 
 	{ "Name" : "a_8", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "a_8","cData": "int","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 0}]}]}]} , 
 	{ "Name" : "a_9", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "a_9","cData": "int","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 0}]}]}]} , 
 	{ "Name" : "a_10", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "a_10","cData": "int","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 0}]}]}]} , 
 	{ "Name" : "a_11", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "a_11","cData": "int","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 0}]}]}]} , 
 	{ "Name" : "b_0", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "b_0","cData": "int","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 0}]}]}]} , 
 	{ "Name" : "b_1", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "b_1","cData": "int","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 0}]}]}]} , 
 	{ "Name" : "b_2", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "b_2","cData": "int","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 0}]}]}]} , 
 	{ "Name" : "b_3", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "b_3","cData": "int","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 0}]}]}]} , 
 	{ "Name" : "b_4", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "b_4","cData": "int","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 0}]}]}]} , 
 	{ "Name" : "b_5", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "b_5","cData": "int","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 0}]}]}]} , 
 	{ "Name" : "b_6", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "b_6","cData": "int","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 0}]}]}]} , 
 	{ "Name" : "b_7", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "b_7","cData": "int","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 0}]}]}]} , 
 	{ "Name" : "b_8", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "b_8","cData": "int","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 0}]}]}]} , 
 	{ "Name" : "b_9", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "b_9","cData": "int","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 0}]}]}]} , 
 	{ "Name" : "b_10", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "b_10","cData": "int","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 0}]}]}]} , 
 	{ "Name" : "b_11", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "b_11","cData": "int","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 0}]}]}]} , 
 	{ "Name" : "r_0", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "r_0","cData": "int","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 0}]}]}]} , 
 	{ "Name" : "r_1", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "r_1","cData": "int","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 0}]}]}]} , 
 	{ "Name" : "r_2", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "r_2","cData": "int","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 0}]}]}]} , 
 	{ "Name" : "r_3", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "r_3","cData": "int","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 0}]}]}]} , 
 	{ "Name" : "r_4", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "r_4","cData": "int","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 0}]}]}]} , 
 	{ "Name" : "r_5", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "r_5","cData": "int","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 0}]}]}]} , 
 	{ "Name" : "r_6", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "r_6","cData": "int","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 0}]}]}]} , 
 	{ "Name" : "r_7", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "r_7","cData": "int","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 0}]}]}]} , 
 	{ "Name" : "r_8", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "r_8","cData": "int","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 0}]}]}]} , 
 	{ "Name" : "r_9", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "r_9","cData": "int","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 0}]}]}]} , 
 	{ "Name" : "r_10", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "r_10","cData": "int","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 0}]}]}]} , 
 	{ "Name" : "r_11", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "r_11","cData": "int","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 0}]}]}]} ]}
# RTL Port declarations: 
set portNum 64
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ a_0 sc_in sc_lv 32 signal 0 } 
	{ a_1 sc_in sc_lv 32 signal 1 } 
	{ a_2 sc_in sc_lv 32 signal 2 } 
	{ a_3 sc_in sc_lv 32 signal 3 } 
	{ a_4 sc_in sc_lv 32 signal 4 } 
	{ a_5 sc_in sc_lv 32 signal 5 } 
	{ a_6 sc_in sc_lv 32 signal 6 } 
	{ a_7 sc_in sc_lv 32 signal 7 } 
	{ a_8 sc_in sc_lv 32 signal 8 } 
	{ a_9 sc_in sc_lv 32 signal 9 } 
	{ a_10 sc_in sc_lv 32 signal 10 } 
	{ a_11 sc_in sc_lv 32 signal 11 } 
	{ b_0 sc_in sc_lv 32 signal 12 } 
	{ b_1 sc_in sc_lv 32 signal 13 } 
	{ b_2 sc_in sc_lv 32 signal 14 } 
	{ b_3 sc_in sc_lv 32 signal 15 } 
	{ b_4 sc_in sc_lv 32 signal 16 } 
	{ b_5 sc_in sc_lv 32 signal 17 } 
	{ b_6 sc_in sc_lv 32 signal 18 } 
	{ b_7 sc_in sc_lv 32 signal 19 } 
	{ b_8 sc_in sc_lv 32 signal 20 } 
	{ b_9 sc_in sc_lv 32 signal 21 } 
	{ b_10 sc_in sc_lv 32 signal 22 } 
	{ b_11 sc_in sc_lv 32 signal 23 } 
	{ r_0 sc_out sc_lv 32 signal 24 } 
	{ r_0_ap_vld sc_out sc_logic 1 outvld 24 } 
	{ r_1_i sc_in sc_lv 32 signal 25 } 
	{ r_1_o sc_out sc_lv 32 signal 25 } 
	{ r_1_o_ap_vld sc_out sc_logic 1 outvld 25 } 
	{ r_2_i sc_in sc_lv 32 signal 26 } 
	{ r_2_o sc_out sc_lv 32 signal 26 } 
	{ r_2_o_ap_vld sc_out sc_logic 1 outvld 26 } 
	{ r_3_i sc_in sc_lv 32 signal 27 } 
	{ r_3_o sc_out sc_lv 32 signal 27 } 
	{ r_3_o_ap_vld sc_out sc_logic 1 outvld 27 } 
	{ r_4_i sc_in sc_lv 32 signal 28 } 
	{ r_4_o sc_out sc_lv 32 signal 28 } 
	{ r_4_o_ap_vld sc_out sc_logic 1 outvld 28 } 
	{ r_5_i sc_in sc_lv 32 signal 29 } 
	{ r_5_o sc_out sc_lv 32 signal 29 } 
	{ r_5_o_ap_vld sc_out sc_logic 1 outvld 29 } 
	{ r_6_i sc_in sc_lv 32 signal 30 } 
	{ r_6_o sc_out sc_lv 32 signal 30 } 
	{ r_6_o_ap_vld sc_out sc_logic 1 outvld 30 } 
	{ r_7_i sc_in sc_lv 32 signal 31 } 
	{ r_7_o sc_out sc_lv 32 signal 31 } 
	{ r_7_o_ap_vld sc_out sc_logic 1 outvld 31 } 
	{ r_8_i sc_in sc_lv 32 signal 32 } 
	{ r_8_o sc_out sc_lv 32 signal 32 } 
	{ r_8_o_ap_vld sc_out sc_logic 1 outvld 32 } 
	{ r_9_i sc_in sc_lv 32 signal 33 } 
	{ r_9_o sc_out sc_lv 32 signal 33 } 
	{ r_9_o_ap_vld sc_out sc_logic 1 outvld 33 } 
	{ r_10_i sc_in sc_lv 32 signal 34 } 
	{ r_10_o sc_out sc_lv 32 signal 34 } 
	{ r_10_o_ap_vld sc_out sc_logic 1 outvld 34 } 
	{ r_11 sc_out sc_lv 32 signal 35 } 
	{ r_11_ap_vld sc_out sc_logic 1 outvld 35 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "a_0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "a_0", "role": "default" }} , 
 	{ "name": "a_1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "a_1", "role": "default" }} , 
 	{ "name": "a_2", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "a_2", "role": "default" }} , 
 	{ "name": "a_3", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "a_3", "role": "default" }} , 
 	{ "name": "a_4", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "a_4", "role": "default" }} , 
 	{ "name": "a_5", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "a_5", "role": "default" }} , 
 	{ "name": "a_6", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "a_6", "role": "default" }} , 
 	{ "name": "a_7", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "a_7", "role": "default" }} , 
 	{ "name": "a_8", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "a_8", "role": "default" }} , 
 	{ "name": "a_9", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "a_9", "role": "default" }} , 
 	{ "name": "a_10", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "a_10", "role": "default" }} , 
 	{ "name": "a_11", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "a_11", "role": "default" }} , 
 	{ "name": "b_0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "b_0", "role": "default" }} , 
 	{ "name": "b_1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "b_1", "role": "default" }} , 
 	{ "name": "b_2", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "b_2", "role": "default" }} , 
 	{ "name": "b_3", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "b_3", "role": "default" }} , 
 	{ "name": "b_4", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "b_4", "role": "default" }} , 
 	{ "name": "b_5", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "b_5", "role": "default" }} , 
 	{ "name": "b_6", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "b_6", "role": "default" }} , 
 	{ "name": "b_7", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "b_7", "role": "default" }} , 
 	{ "name": "b_8", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "b_8", "role": "default" }} , 
 	{ "name": "b_9", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "b_9", "role": "default" }} , 
 	{ "name": "b_10", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "b_10", "role": "default" }} , 
 	{ "name": "b_11", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "b_11", "role": "default" }} , 
 	{ "name": "r_0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_0", "role": "default" }} , 
 	{ "name": "r_0_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "r_0", "role": "ap_vld" }} , 
 	{ "name": "r_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_1", "role": "i" }} , 
 	{ "name": "r_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_1", "role": "o" }} , 
 	{ "name": "r_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "r_1", "role": "o_ap_vld" }} , 
 	{ "name": "r_2_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_2", "role": "i" }} , 
 	{ "name": "r_2_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_2", "role": "o" }} , 
 	{ "name": "r_2_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "r_2", "role": "o_ap_vld" }} , 
 	{ "name": "r_3_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_3", "role": "i" }} , 
 	{ "name": "r_3_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_3", "role": "o" }} , 
 	{ "name": "r_3_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "r_3", "role": "o_ap_vld" }} , 
 	{ "name": "r_4_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_4", "role": "i" }} , 
 	{ "name": "r_4_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_4", "role": "o" }} , 
 	{ "name": "r_4_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "r_4", "role": "o_ap_vld" }} , 
 	{ "name": "r_5_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_5", "role": "i" }} , 
 	{ "name": "r_5_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_5", "role": "o" }} , 
 	{ "name": "r_5_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "r_5", "role": "o_ap_vld" }} , 
 	{ "name": "r_6_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_6", "role": "i" }} , 
 	{ "name": "r_6_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_6", "role": "o" }} , 
 	{ "name": "r_6_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "r_6", "role": "o_ap_vld" }} , 
 	{ "name": "r_7_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_7", "role": "i" }} , 
 	{ "name": "r_7_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_7", "role": "o" }} , 
 	{ "name": "r_7_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "r_7", "role": "o_ap_vld" }} , 
 	{ "name": "r_8_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_8", "role": "i" }} , 
 	{ "name": "r_8_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_8", "role": "o" }} , 
 	{ "name": "r_8_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "r_8", "role": "o_ap_vld" }} , 
 	{ "name": "r_9_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_9", "role": "i" }} , 
 	{ "name": "r_9_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_9", "role": "o" }} , 
 	{ "name": "r_9_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "r_9", "role": "o_ap_vld" }} , 
 	{ "name": "r_10_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_10", "role": "i" }} , 
 	{ "name": "r_10_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_10", "role": "o" }} , 
 	{ "name": "r_10_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "r_10", "role": "o_ap_vld" }} , 
 	{ "name": "r_11", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "r_11", "role": "default" }} , 
 	{ "name": "r_11_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "r_11", "role": "ap_vld" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "",
		"CDFG" : "aaa",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1", "real_start" : "0",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "-1", "EstimateLatencyMax" : "-1",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "a_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "a_1", "Type" : "None", "Direction" : "I"},
			{"Name" : "a_2", "Type" : "None", "Direction" : "I"},
			{"Name" : "a_3", "Type" : "None", "Direction" : "I"},
			{"Name" : "a_4", "Type" : "None", "Direction" : "I"},
			{"Name" : "a_5", "Type" : "None", "Direction" : "I"},
			{"Name" : "a_6", "Type" : "None", "Direction" : "I"},
			{"Name" : "a_7", "Type" : "None", "Direction" : "I"},
			{"Name" : "a_8", "Type" : "None", "Direction" : "I"},
			{"Name" : "a_9", "Type" : "None", "Direction" : "I"},
			{"Name" : "a_10", "Type" : "None", "Direction" : "I"},
			{"Name" : "a_11", "Type" : "None", "Direction" : "I"},
			{"Name" : "b_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "b_1", "Type" : "None", "Direction" : "I"},
			{"Name" : "b_2", "Type" : "None", "Direction" : "I"},
			{"Name" : "b_3", "Type" : "None", "Direction" : "I"},
			{"Name" : "b_4", "Type" : "None", "Direction" : "I"},
			{"Name" : "b_5", "Type" : "None", "Direction" : "I"},
			{"Name" : "b_6", "Type" : "None", "Direction" : "I"},
			{"Name" : "b_7", "Type" : "None", "Direction" : "I"},
			{"Name" : "b_8", "Type" : "None", "Direction" : "I"},
			{"Name" : "b_9", "Type" : "None", "Direction" : "I"},
			{"Name" : "b_10", "Type" : "None", "Direction" : "I"},
			{"Name" : "b_11", "Type" : "None", "Direction" : "I"},
			{"Name" : "r_0", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "r_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "r_2", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "r_3", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "r_4", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "r_5", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "r_6", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "r_7", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "r_8", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "r_9", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "r_10", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "r_11", "Type" : "Vld", "Direction" : "O"}]}]}


set ArgLastReadFirstWriteLatency {
	aaa {
		a_0 {Type I LastRead 0 FirstWrite -1}
		a_1 {Type I LastRead 0 FirstWrite -1}
		a_2 {Type I LastRead 0 FirstWrite -1}
		a_3 {Type I LastRead 0 FirstWrite -1}
		a_4 {Type I LastRead 0 FirstWrite -1}
		a_5 {Type I LastRead 0 FirstWrite -1}
		a_6 {Type I LastRead 0 FirstWrite -1}
		a_7 {Type I LastRead 0 FirstWrite -1}
		a_8 {Type I LastRead 0 FirstWrite -1}
		a_9 {Type I LastRead 0 FirstWrite -1}
		a_10 {Type I LastRead 0 FirstWrite -1}
		a_11 {Type I LastRead 0 FirstWrite -1}
		b_0 {Type I LastRead 0 FirstWrite -1}
		b_1 {Type I LastRead 0 FirstWrite -1}
		b_2 {Type I LastRead 0 FirstWrite -1}
		b_3 {Type I LastRead 0 FirstWrite -1}
		b_4 {Type I LastRead 0 FirstWrite -1}
		b_5 {Type I LastRead 0 FirstWrite -1}
		b_6 {Type I LastRead 0 FirstWrite -1}
		b_7 {Type I LastRead 0 FirstWrite -1}
		b_8 {Type I LastRead 0 FirstWrite -1}
		b_9 {Type I LastRead 0 FirstWrite -1}
		b_10 {Type I LastRead 0 FirstWrite -1}
		b_11 {Type I LastRead 0 FirstWrite -1}
		r_0 {Type O LastRead -1 FirstWrite 1}
		r_1 {Type IO LastRead 1 FirstWrite 1}
		r_2 {Type IO LastRead 1 FirstWrite 1}
		r_3 {Type IO LastRead 1 FirstWrite 1}
		r_4 {Type IO LastRead 1 FirstWrite 1}
		r_5 {Type IO LastRead 1 FirstWrite 1}
		r_6 {Type IO LastRead 1 FirstWrite 1}
		r_7 {Type IO LastRead 1 FirstWrite 1}
		r_8 {Type IO LastRead 1 FirstWrite 1}
		r_9 {Type IO LastRead 1 FirstWrite 1}
		r_10 {Type IO LastRead 1 FirstWrite 1}
		r_11 {Type O LastRead -1 FirstWrite 1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "-1", "Max" : "-1"}
	, {"Name" : "Interval", "Min" : "0", "Max" : "0"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	a_0 { ap_none {  { a_0 in_data 0 32 } } }
	a_1 { ap_none {  { a_1 in_data 0 32 } } }
	a_2 { ap_none {  { a_2 in_data 0 32 } } }
	a_3 { ap_none {  { a_3 in_data 0 32 } } }
	a_4 { ap_none {  { a_4 in_data 0 32 } } }
	a_5 { ap_none {  { a_5 in_data 0 32 } } }
	a_6 { ap_none {  { a_6 in_data 0 32 } } }
	a_7 { ap_none {  { a_7 in_data 0 32 } } }
	a_8 { ap_none {  { a_8 in_data 0 32 } } }
	a_9 { ap_none {  { a_9 in_data 0 32 } } }
	a_10 { ap_none {  { a_10 in_data 0 32 } } }
	a_11 { ap_none {  { a_11 in_data 0 32 } } }
	b_0 { ap_none {  { b_0 in_data 0 32 } } }
	b_1 { ap_none {  { b_1 in_data 0 32 } } }
	b_2 { ap_none {  { b_2 in_data 0 32 } } }
	b_3 { ap_none {  { b_3 in_data 0 32 } } }
	b_4 { ap_none {  { b_4 in_data 0 32 } } }
	b_5 { ap_none {  { b_5 in_data 0 32 } } }
	b_6 { ap_none {  { b_6 in_data 0 32 } } }
	b_7 { ap_none {  { b_7 in_data 0 32 } } }
	b_8 { ap_none {  { b_8 in_data 0 32 } } }
	b_9 { ap_none {  { b_9 in_data 0 32 } } }
	b_10 { ap_none {  { b_10 in_data 0 32 } } }
	b_11 { ap_none {  { b_11 in_data 0 32 } } }
	r_0 { ap_vld {  { r_0 out_data 1 32 }  { r_0_ap_vld out_vld 1 1 } } }
	r_1 { ap_ovld {  { r_1_i in_data 0 32 }  { r_1_o out_data 1 32 }  { r_1_o_ap_vld out_vld 1 1 } } }
	r_2 { ap_ovld {  { r_2_i in_data 0 32 }  { r_2_o out_data 1 32 }  { r_2_o_ap_vld out_vld 1 1 } } }
	r_3 { ap_ovld {  { r_3_i in_data 0 32 }  { r_3_o out_data 1 32 }  { r_3_o_ap_vld out_vld 1 1 } } }
	r_4 { ap_ovld {  { r_4_i in_data 0 32 }  { r_4_o out_data 1 32 }  { r_4_o_ap_vld out_vld 1 1 } } }
	r_5 { ap_ovld {  { r_5_i in_data 0 32 }  { r_5_o out_data 1 32 }  { r_5_o_ap_vld out_vld 1 1 } } }
	r_6 { ap_ovld {  { r_6_i in_data 0 32 }  { r_6_o out_data 1 32 }  { r_6_o_ap_vld out_vld 1 1 } } }
	r_7 { ap_ovld {  { r_7_i in_data 0 32 }  { r_7_o out_data 1 32 }  { r_7_o_ap_vld out_vld 1 1 } } }
	r_8 { ap_ovld {  { r_8_i in_data 0 32 }  { r_8_o out_data 1 32 }  { r_8_o_ap_vld out_vld 1 1 } } }
	r_9 { ap_ovld {  { r_9_i in_data 0 32 }  { r_9_o out_data 1 32 }  { r_9_o_ap_vld out_vld 1 1 } } }
	r_10 { ap_ovld {  { r_10_i in_data 0 32 }  { r_10_o out_data 1 32 }  { r_10_o_ap_vld out_vld 1 1 } } }
	r_11 { ap_vld {  { r_11 out_data 1 32 }  { r_11_ap_vld out_vld 1 1 } } }
}

set busDeadlockParameterList { 
}

# RTL port scheduling information:
set fifoSchedulingInfoList { 
}

# RTL bus port read request latency information:
set busReadReqLatencyList { 
}

# RTL bus port write response latency information:
set busWriteResLatencyList { 
}

# RTL array port load latency information:
set memoryLoadLatencyList { 
}
