INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anton/Desktop/Elaborato_ASDI/digital_systems_architecture/12_PROVA_DICEMBRE_2024/12_PROVA_DICEMBRE_2024.srcs/sim_1/new/SYNCH_ROM_TESTBENCH.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SYNCH_ROM_TESTBENCH'
