ARM GAS  /tmp/cccBmnsm.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32l4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB288:
  28              		.file 1 "Core/Src/stm32l4xx_hal_msp.c"
   1:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32l4xx_hal_msp.c **** /**
   3:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32l4xx_hal_msp.c ****   * @file         stm32l4xx_hal_msp.c
   5:Core/Src/stm32l4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32l4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32l4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32l4xx_hal_msp.c ****   *
  10:Core/Src/stm32l4xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32l4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32l4xx_hal_msp.c ****   *
  13:Core/Src/stm32l4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32l4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32l4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32l4xx_hal_msp.c ****   *
  17:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32l4xx_hal_msp.c ****   */
  19:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32l4xx_hal_msp.c **** 
  21:Core/Src/stm32l4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32l4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32l4xx_hal_msp.c **** 
  25:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32l4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  27:Core/Src/stm32l4xx_hal_msp.c **** 
  28:Core/Src/stm32l4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  /tmp/cccBmnsm.s 			page 2


  31:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32l4xx_hal_msp.c **** 
  33:Core/Src/stm32l4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32l4xx_hal_msp.c **** 
  36:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32l4xx_hal_msp.c **** 
  38:Core/Src/stm32l4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32l4xx_hal_msp.c **** 
  41:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32l4xx_hal_msp.c **** 
  43:Core/Src/stm32l4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32l4xx_hal_msp.c **** 
  46:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32l4xx_hal_msp.c **** 
  48:Core/Src/stm32l4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32l4xx_hal_msp.c **** 
  51:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32l4xx_hal_msp.c **** 
  53:Core/Src/stm32l4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32l4xx_hal_msp.c **** 
  56:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32l4xx_hal_msp.c **** 
  58:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32l4xx_hal_msp.c **** 
  60:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32l4xx_hal_msp.c **** 
  62:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:Core/Src/stm32l4xx_hal_msp.c ****                     /**
  64:Core/Src/stm32l4xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32l4xx_hal_msp.c ****   */
  66:Core/Src/stm32l4xx_hal_msp.c **** void HAL_MspInit(void)
  67:Core/Src/stm32l4xx_hal_msp.c **** {
  29              		.loc 1 67 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              		.cfi_def_cfa_offset 8
  68:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32l4xx_hal_msp.c **** 
  70:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32l4xx_hal_msp.c **** 
  72:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 72 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 72 3 view .LVU2
  39              		.loc 1 72 3 view .LVU3
  40 0002 0A4B     		ldr	r3, .L3
  41 0004 1A6E     		ldr	r2, [r3, #96]
  42 0006 42F00102 		orr	r2, r2, #1
  43 000a 1A66     		str	r2, [r3, #96]
ARM GAS  /tmp/cccBmnsm.s 			page 3


  44              		.loc 1 72 3 view .LVU4
  45 000c 1A6E     		ldr	r2, [r3, #96]
  46 000e 02F00102 		and	r2, r2, #1
  47 0012 0092     		str	r2, [sp]
  48              		.loc 1 72 3 view .LVU5
  49 0014 009A     		ldr	r2, [sp]
  50              	.LBE2:
  51              		.loc 1 72 3 view .LVU6
  73:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  52              		.loc 1 73 3 view .LVU7
  53              	.LBB3:
  54              		.loc 1 73 3 view .LVU8
  55              		.loc 1 73 3 view .LVU9
  56 0016 9A6D     		ldr	r2, [r3, #88]
  57 0018 42F08052 		orr	r2, r2, #268435456
  58 001c 9A65     		str	r2, [r3, #88]
  59              		.loc 1 73 3 view .LVU10
  60 001e 9B6D     		ldr	r3, [r3, #88]
  61 0020 03F08053 		and	r3, r3, #268435456
  62 0024 0193     		str	r3, [sp, #4]
  63              		.loc 1 73 3 view .LVU11
  64 0026 019B     		ldr	r3, [sp, #4]
  65              	.LBE3:
  66              		.loc 1 73 3 view .LVU12
  74:Core/Src/stm32l4xx_hal_msp.c **** 
  75:Core/Src/stm32l4xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32l4xx_hal_msp.c **** 
  77:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32l4xx_hal_msp.c **** 
  79:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32l4xx_hal_msp.c **** }
  67              		.loc 1 80 1 is_stmt 0 view .LVU13
  68 0028 02B0     		add	sp, sp, #8
  69              		.cfi_def_cfa_offset 0
  70              		@ sp needed
  71 002a 7047     		bx	lr
  72              	.L4:
  73              		.align	2
  74              	.L3:
  75 002c 00100240 		.word	1073876992
  76              		.cfi_endproc
  77              	.LFE288:
  79              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  80              		.align	1
  81              		.global	HAL_ADC_MspInit
  82              		.syntax unified
  83              		.thumb
  84              		.thumb_func
  86              	HAL_ADC_MspInit:
  87              	.LVL0:
  88              	.LFB289:
  81:Core/Src/stm32l4xx_hal_msp.c **** 
  82:Core/Src/stm32l4xx_hal_msp.c **** /**
  83:Core/Src/stm32l4xx_hal_msp.c **** * @brief ADC MSP Initialization
  84:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  85:Core/Src/stm32l4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  86:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
ARM GAS  /tmp/cccBmnsm.s 			page 4


  87:Core/Src/stm32l4xx_hal_msp.c **** */
  88:Core/Src/stm32l4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  89:Core/Src/stm32l4xx_hal_msp.c **** {
  89              		.loc 1 89 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 32
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		.loc 1 89 1 is_stmt 0 view .LVU15
  94 0000 30B5     		push	{r4, r5, lr}
  95              		.cfi_def_cfa_offset 12
  96              		.cfi_offset 4, -12
  97              		.cfi_offset 5, -8
  98              		.cfi_offset 14, -4
  99 0002 89B0     		sub	sp, sp, #36
 100              		.cfi_def_cfa_offset 48
  90:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 101              		.loc 1 90 3 is_stmt 1 view .LVU16
 102              		.loc 1 90 20 is_stmt 0 view .LVU17
 103 0004 0023     		movs	r3, #0
 104 0006 0393     		str	r3, [sp, #12]
 105 0008 0493     		str	r3, [sp, #16]
 106 000a 0593     		str	r3, [sp, #20]
 107 000c 0693     		str	r3, [sp, #24]
 108 000e 0793     		str	r3, [sp, #28]
  91:Core/Src/stm32l4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 109              		.loc 1 91 3 is_stmt 1 view .LVU18
 110              		.loc 1 91 10 is_stmt 0 view .LVU19
 111 0010 0268     		ldr	r2, [r0]
 112              		.loc 1 91 5 view .LVU20
 113 0012 294B     		ldr	r3, .L11
 114 0014 9A42     		cmp	r2, r3
 115 0016 01D0     		beq	.L9
 116              	.LVL1:
 117              	.L5:
  92:Core/Src/stm32l4xx_hal_msp.c ****   {
  93:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  94:Core/Src/stm32l4xx_hal_msp.c **** 
  95:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  96:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
  97:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_ENABLE();
  98:Core/Src/stm32l4xx_hal_msp.c **** 
  99:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 100:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 101:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 102:Core/Src/stm32l4xx_hal_msp.c ****     PC0     ------> ADC1_IN1
 103:Core/Src/stm32l4xx_hal_msp.c ****     PC1     ------> ADC1_IN2
 104:Core/Src/stm32l4xx_hal_msp.c ****     PC2     ------> ADC1_IN3
 105:Core/Src/stm32l4xx_hal_msp.c ****     PC3     ------> ADC1_IN4
 106:Core/Src/stm32l4xx_hal_msp.c ****     PA4     ------> ADC1_IN9
 107:Core/Src/stm32l4xx_hal_msp.c ****     PA5     ------> ADC1_IN10
 108:Core/Src/stm32l4xx_hal_msp.c ****     PA7     ------> ADC1_IN12
 109:Core/Src/stm32l4xx_hal_msp.c ****     PC4     ------> ADC1_IN13
 110:Core/Src/stm32l4xx_hal_msp.c ****     */
 111:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 112:Core/Src/stm32l4xx_hal_msp.c ****                           |A7_Pin;
 113:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 114:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/cccBmnsm.s 			page 5


 115:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 116:Core/Src/stm32l4xx_hal_msp.c **** 
 117:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = A4_Pin|A5_Pin|A6_Pin;
 118:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 119:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 120:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 121:Core/Src/stm32l4xx_hal_msp.c **** 
 122:Core/Src/stm32l4xx_hal_msp.c ****     /* ADC1 DMA Init */
 123:Core/Src/stm32l4xx_hal_msp.c ****     /* ADC1 Init */
 124:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Instance = DMA1_Channel1;
 125:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Request = DMA_REQUEST_0;
 126:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 127:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 128:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 129:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 130:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 131:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 132:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 133:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 134:Core/Src/stm32l4xx_hal_msp.c ****     {
 135:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 136:Core/Src/stm32l4xx_hal_msp.c ****     }
 137:Core/Src/stm32l4xx_hal_msp.c **** 
 138:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 139:Core/Src/stm32l4xx_hal_msp.c **** 
 140:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 141:Core/Src/stm32l4xx_hal_msp.c **** 
 142:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 143:Core/Src/stm32l4xx_hal_msp.c ****   }
 144:Core/Src/stm32l4xx_hal_msp.c **** 
 145:Core/Src/stm32l4xx_hal_msp.c **** }
 118              		.loc 1 145 1 view .LVU21
 119 0018 09B0     		add	sp, sp, #36
 120              		.cfi_remember_state
 121              		.cfi_def_cfa_offset 12
 122              		@ sp needed
 123 001a 30BD     		pop	{r4, r5, pc}
 124              	.LVL2:
 125              	.L9:
 126              		.cfi_restore_state
 127              		.loc 1 145 1 view .LVU22
 128 001c 0446     		mov	r4, r0
  97:Core/Src/stm32l4xx_hal_msp.c **** 
 129              		.loc 1 97 5 is_stmt 1 view .LVU23
 130              	.LBB4:
  97:Core/Src/stm32l4xx_hal_msp.c **** 
 131              		.loc 1 97 5 view .LVU24
  97:Core/Src/stm32l4xx_hal_msp.c **** 
 132              		.loc 1 97 5 view .LVU25
 133 001e 03F17043 		add	r3, r3, #-268435456
 134 0022 A3F5F833 		sub	r3, r3, #126976
 135 0026 DA6C     		ldr	r2, [r3, #76]
 136 0028 42F40052 		orr	r2, r2, #8192
 137 002c DA64     		str	r2, [r3, #76]
  97:Core/Src/stm32l4xx_hal_msp.c **** 
 138              		.loc 1 97 5 view .LVU26
 139 002e DA6C     		ldr	r2, [r3, #76]
ARM GAS  /tmp/cccBmnsm.s 			page 6


 140 0030 02F40052 		and	r2, r2, #8192
 141 0034 0092     		str	r2, [sp]
  97:Core/Src/stm32l4xx_hal_msp.c **** 
 142              		.loc 1 97 5 view .LVU27
 143 0036 009A     		ldr	r2, [sp]
 144              	.LBE4:
  97:Core/Src/stm32l4xx_hal_msp.c **** 
 145              		.loc 1 97 5 view .LVU28
  99:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 146              		.loc 1 99 5 view .LVU29
 147              	.LBB5:
  99:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 148              		.loc 1 99 5 view .LVU30
  99:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 149              		.loc 1 99 5 view .LVU31
 150 0038 DA6C     		ldr	r2, [r3, #76]
 151 003a 42F00402 		orr	r2, r2, #4
 152 003e DA64     		str	r2, [r3, #76]
  99:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 153              		.loc 1 99 5 view .LVU32
 154 0040 DA6C     		ldr	r2, [r3, #76]
 155 0042 02F00402 		and	r2, r2, #4
 156 0046 0192     		str	r2, [sp, #4]
  99:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 157              		.loc 1 99 5 view .LVU33
 158 0048 019A     		ldr	r2, [sp, #4]
 159              	.LBE5:
  99:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 160              		.loc 1 99 5 view .LVU34
 100:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 161              		.loc 1 100 5 view .LVU35
 162              	.LBB6:
 100:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 163              		.loc 1 100 5 view .LVU36
 100:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 164              		.loc 1 100 5 view .LVU37
 165 004a DA6C     		ldr	r2, [r3, #76]
 166 004c 42F00102 		orr	r2, r2, #1
 167 0050 DA64     		str	r2, [r3, #76]
 100:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 168              		.loc 1 100 5 view .LVU38
 169 0052 DB6C     		ldr	r3, [r3, #76]
 170 0054 03F00103 		and	r3, r3, #1
 171 0058 0293     		str	r3, [sp, #8]
 100:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 172              		.loc 1 100 5 view .LVU39
 173 005a 029B     		ldr	r3, [sp, #8]
 174              	.LBE6:
 100:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 175              		.loc 1 100 5 view .LVU40
 111:Core/Src/stm32l4xx_hal_msp.c ****                           |A7_Pin;
 176              		.loc 1 111 5 view .LVU41
 111:Core/Src/stm32l4xx_hal_msp.c ****                           |A7_Pin;
 177              		.loc 1 111 25 is_stmt 0 view .LVU42
 178 005c 1F23     		movs	r3, #31
 179 005e 0393     		str	r3, [sp, #12]
 113:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/cccBmnsm.s 			page 7


 180              		.loc 1 113 5 is_stmt 1 view .LVU43
 113:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 181              		.loc 1 113 26 is_stmt 0 view .LVU44
 182 0060 0B25     		movs	r5, #11
 183 0062 0495     		str	r5, [sp, #16]
 114:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 184              		.loc 1 114 5 is_stmt 1 view .LVU45
 115:Core/Src/stm32l4xx_hal_msp.c **** 
 185              		.loc 1 115 5 view .LVU46
 186 0064 03A9     		add	r1, sp, #12
 187 0066 1548     		ldr	r0, .L11+4
 188              	.LVL3:
 115:Core/Src/stm32l4xx_hal_msp.c **** 
 189              		.loc 1 115 5 is_stmt 0 view .LVU47
 190 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 191              	.LVL4:
 117:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 192              		.loc 1 117 5 is_stmt 1 view .LVU48
 117:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 193              		.loc 1 117 25 is_stmt 0 view .LVU49
 194 006c B023     		movs	r3, #176
 195 006e 0393     		str	r3, [sp, #12]
 118:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 196              		.loc 1 118 5 is_stmt 1 view .LVU50
 118:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 197              		.loc 1 118 26 is_stmt 0 view .LVU51
 198 0070 0495     		str	r5, [sp, #16]
 119:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 199              		.loc 1 119 5 is_stmt 1 view .LVU52
 119:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 200              		.loc 1 119 26 is_stmt 0 view .LVU53
 201 0072 0025     		movs	r5, #0
 202 0074 0595     		str	r5, [sp, #20]
 120:Core/Src/stm32l4xx_hal_msp.c **** 
 203              		.loc 1 120 5 is_stmt 1 view .LVU54
 204 0076 03A9     		add	r1, sp, #12
 205 0078 4FF09040 		mov	r0, #1207959552
 206 007c FFF7FEFF 		bl	HAL_GPIO_Init
 207              	.LVL5:
 124:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Request = DMA_REQUEST_0;
 208              		.loc 1 124 5 view .LVU55
 124:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Request = DMA_REQUEST_0;
 209              		.loc 1 124 24 is_stmt 0 view .LVU56
 210 0080 0F48     		ldr	r0, .L11+8
 211 0082 104B     		ldr	r3, .L11+12
 212 0084 0360     		str	r3, [r0]
 125:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 213              		.loc 1 125 5 is_stmt 1 view .LVU57
 125:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 214              		.loc 1 125 28 is_stmt 0 view .LVU58
 215 0086 4560     		str	r5, [r0, #4]
 126:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 216              		.loc 1 126 5 is_stmt 1 view .LVU59
 126:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 217              		.loc 1 126 30 is_stmt 0 view .LVU60
 218 0088 8560     		str	r5, [r0, #8]
 127:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
ARM GAS  /tmp/cccBmnsm.s 			page 8


 219              		.loc 1 127 5 is_stmt 1 view .LVU61
 127:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 220              		.loc 1 127 30 is_stmt 0 view .LVU62
 221 008a C560     		str	r5, [r0, #12]
 128:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 222              		.loc 1 128 5 is_stmt 1 view .LVU63
 128:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 223              		.loc 1 128 27 is_stmt 0 view .LVU64
 224 008c 8023     		movs	r3, #128
 225 008e 0361     		str	r3, [r0, #16]
 129:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 226              		.loc 1 129 5 is_stmt 1 view .LVU65
 129:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 227              		.loc 1 129 40 is_stmt 0 view .LVU66
 228 0090 4FF48073 		mov	r3, #256
 229 0094 4361     		str	r3, [r0, #20]
 130:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 230              		.loc 1 130 5 is_stmt 1 view .LVU67
 130:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 231              		.loc 1 130 37 is_stmt 0 view .LVU68
 232 0096 4FF48063 		mov	r3, #1024
 233 009a 8361     		str	r3, [r0, #24]
 131:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 234              		.loc 1 131 5 is_stmt 1 view .LVU69
 131:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 235              		.loc 1 131 25 is_stmt 0 view .LVU70
 236 009c 2023     		movs	r3, #32
 237 009e C361     		str	r3, [r0, #28]
 132:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 238              		.loc 1 132 5 is_stmt 1 view .LVU71
 132:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 239              		.loc 1 132 29 is_stmt 0 view .LVU72
 240 00a0 0562     		str	r5, [r0, #32]
 133:Core/Src/stm32l4xx_hal_msp.c ****     {
 241              		.loc 1 133 5 is_stmt 1 view .LVU73
 133:Core/Src/stm32l4xx_hal_msp.c ****     {
 242              		.loc 1 133 9 is_stmt 0 view .LVU74
 243 00a2 FFF7FEFF 		bl	HAL_DMA_Init
 244              	.LVL6:
 133:Core/Src/stm32l4xx_hal_msp.c ****     {
 245              		.loc 1 133 8 view .LVU75
 246 00a6 18B9     		cbnz	r0, .L10
 247              	.L7:
 138:Core/Src/stm32l4xx_hal_msp.c **** 
 248              		.loc 1 138 5 is_stmt 1 view .LVU76
 138:Core/Src/stm32l4xx_hal_msp.c **** 
 249              		.loc 1 138 5 view .LVU77
 250 00a8 054B     		ldr	r3, .L11+8
 251 00aa E364     		str	r3, [r4, #76]
 138:Core/Src/stm32l4xx_hal_msp.c **** 
 252              		.loc 1 138 5 view .LVU78
 253 00ac 9C62     		str	r4, [r3, #40]
 138:Core/Src/stm32l4xx_hal_msp.c **** 
 254              		.loc 1 138 5 view .LVU79
 255              		.loc 1 145 1 is_stmt 0 view .LVU80
 256 00ae B3E7     		b	.L5
 257              	.L10:
ARM GAS  /tmp/cccBmnsm.s 			page 9


 135:Core/Src/stm32l4xx_hal_msp.c ****     }
 258              		.loc 1 135 7 is_stmt 1 view .LVU81
 259 00b0 FFF7FEFF 		bl	Error_Handler
 260              	.LVL7:
 261 00b4 F8E7     		b	.L7
 262              	.L12:
 263 00b6 00BF     		.align	2
 264              	.L11:
 265 00b8 00000450 		.word	1342439424
 266 00bc 00080048 		.word	1207961600
 267 00c0 00000000 		.word	hdma_adc1
 268 00c4 08000240 		.word	1073872904
 269              		.cfi_endproc
 270              	.LFE289:
 272              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 273              		.align	1
 274              		.global	HAL_ADC_MspDeInit
 275              		.syntax unified
 276              		.thumb
 277              		.thumb_func
 279              	HAL_ADC_MspDeInit:
 280              	.LVL8:
 281              	.LFB290:
 146:Core/Src/stm32l4xx_hal_msp.c **** 
 147:Core/Src/stm32l4xx_hal_msp.c **** /**
 148:Core/Src/stm32l4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 149:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 150:Core/Src/stm32l4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 151:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 152:Core/Src/stm32l4xx_hal_msp.c **** */
 153:Core/Src/stm32l4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 154:Core/Src/stm32l4xx_hal_msp.c **** {
 282              		.loc 1 154 1 view -0
 283              		.cfi_startproc
 284              		@ args = 0, pretend = 0, frame = 0
 285              		@ frame_needed = 0, uses_anonymous_args = 0
 155:Core/Src/stm32l4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 286              		.loc 1 155 3 view .LVU83
 287              		.loc 1 155 10 is_stmt 0 view .LVU84
 288 0000 0268     		ldr	r2, [r0]
 289              		.loc 1 155 5 view .LVU85
 290 0002 0C4B     		ldr	r3, .L20
 291 0004 9A42     		cmp	r2, r3
 292 0006 00D0     		beq	.L19
 293 0008 7047     		bx	lr
 294              	.L19:
 154:Core/Src/stm32l4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 295              		.loc 1 154 1 view .LVU86
 296 000a 10B5     		push	{r4, lr}
 297              		.cfi_def_cfa_offset 8
 298              		.cfi_offset 4, -8
 299              		.cfi_offset 14, -4
 300 000c 0446     		mov	r4, r0
 156:Core/Src/stm32l4xx_hal_msp.c ****   {
 157:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 158:Core/Src/stm32l4xx_hal_msp.c **** 
 159:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
ARM GAS  /tmp/cccBmnsm.s 			page 10


 160:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 161:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_DISABLE();
 301              		.loc 1 161 5 is_stmt 1 view .LVU87
 302 000e 0A4A     		ldr	r2, .L20+4
 303 0010 D36C     		ldr	r3, [r2, #76]
 304 0012 23F40053 		bic	r3, r3, #8192
 305 0016 D364     		str	r3, [r2, #76]
 162:Core/Src/stm32l4xx_hal_msp.c **** 
 163:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 164:Core/Src/stm32l4xx_hal_msp.c ****     PC0     ------> ADC1_IN1
 165:Core/Src/stm32l4xx_hal_msp.c ****     PC1     ------> ADC1_IN2
 166:Core/Src/stm32l4xx_hal_msp.c ****     PC2     ------> ADC1_IN3
 167:Core/Src/stm32l4xx_hal_msp.c ****     PC3     ------> ADC1_IN4
 168:Core/Src/stm32l4xx_hal_msp.c ****     PA4     ------> ADC1_IN9
 169:Core/Src/stm32l4xx_hal_msp.c ****     PA5     ------> ADC1_IN10
 170:Core/Src/stm32l4xx_hal_msp.c ****     PA7     ------> ADC1_IN12
 171:Core/Src/stm32l4xx_hal_msp.c ****     PC4     ------> ADC1_IN13
 172:Core/Src/stm32l4xx_hal_msp.c ****     */
 173:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, A0_Pin|A1_Pin|A2_Pin|A3_Pin
 306              		.loc 1 173 5 view .LVU88
 307 0018 1F21     		movs	r1, #31
 308 001a 0848     		ldr	r0, .L20+8
 309              	.LVL9:
 310              		.loc 1 173 5 is_stmt 0 view .LVU89
 311 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 312              	.LVL10:
 174:Core/Src/stm32l4xx_hal_msp.c ****                           |A7_Pin);
 175:Core/Src/stm32l4xx_hal_msp.c **** 
 176:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, A4_Pin|A5_Pin|A6_Pin);
 313              		.loc 1 176 5 is_stmt 1 view .LVU90
 314 0020 B021     		movs	r1, #176
 315 0022 4FF09040 		mov	r0, #1207959552
 316 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 317              	.LVL11:
 177:Core/Src/stm32l4xx_hal_msp.c **** 
 178:Core/Src/stm32l4xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 179:Core/Src/stm32l4xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 318              		.loc 1 179 5 view .LVU91
 319 002a E06C     		ldr	r0, [r4, #76]
 320 002c FFF7FEFF 		bl	HAL_DMA_DeInit
 321              	.LVL12:
 180:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 181:Core/Src/stm32l4xx_hal_msp.c **** 
 182:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 183:Core/Src/stm32l4xx_hal_msp.c ****   }
 184:Core/Src/stm32l4xx_hal_msp.c **** 
 185:Core/Src/stm32l4xx_hal_msp.c **** }
 322              		.loc 1 185 1 is_stmt 0 view .LVU92
 323 0030 10BD     		pop	{r4, pc}
 324              	.LVL13:
 325              	.L21:
 326              		.loc 1 185 1 view .LVU93
 327 0032 00BF     		.align	2
 328              	.L20:
 329 0034 00000450 		.word	1342439424
 330 0038 00100240 		.word	1073876992
 331 003c 00080048 		.word	1207961600
ARM GAS  /tmp/cccBmnsm.s 			page 11


 332              		.cfi_endproc
 333              	.LFE290:
 335              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 336              		.align	1
 337              		.global	HAL_TIM_Base_MspInit
 338              		.syntax unified
 339              		.thumb
 340              		.thumb_func
 342              	HAL_TIM_Base_MspInit:
 343              	.LVL14:
 344              	.LFB291:
 186:Core/Src/stm32l4xx_hal_msp.c **** 
 187:Core/Src/stm32l4xx_hal_msp.c **** /**
 188:Core/Src/stm32l4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 189:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 190:Core/Src/stm32l4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 191:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 192:Core/Src/stm32l4xx_hal_msp.c **** */
 193:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 194:Core/Src/stm32l4xx_hal_msp.c **** {
 345              		.loc 1 194 1 is_stmt 1 view -0
 346              		.cfi_startproc
 347              		@ args = 0, pretend = 0, frame = 32
 348              		@ frame_needed = 0, uses_anonymous_args = 0
 349              		.loc 1 194 1 is_stmt 0 view .LVU95
 350 0000 00B5     		push	{lr}
 351              		.cfi_def_cfa_offset 4
 352              		.cfi_offset 14, -4
 353 0002 89B0     		sub	sp, sp, #36
 354              		.cfi_def_cfa_offset 40
 195:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 355              		.loc 1 195 3 is_stmt 1 view .LVU96
 356              		.loc 1 195 20 is_stmt 0 view .LVU97
 357 0004 0023     		movs	r3, #0
 358 0006 0393     		str	r3, [sp, #12]
 359 0008 0493     		str	r3, [sp, #16]
 360 000a 0593     		str	r3, [sp, #20]
 361 000c 0693     		str	r3, [sp, #24]
 362 000e 0793     		str	r3, [sp, #28]
 196:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 363              		.loc 1 196 3 is_stmt 1 view .LVU98
 364              		.loc 1 196 15 is_stmt 0 view .LVU99
 365 0010 0268     		ldr	r2, [r0]
 366              		.loc 1 196 5 view .LVU100
 367 0012 134B     		ldr	r3, .L26
 368 0014 9A42     		cmp	r2, r3
 369 0016 02D0     		beq	.L25
 370              	.LVL15:
 371              	.L22:
 197:Core/Src/stm32l4xx_hal_msp.c ****   {
 198:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 199:Core/Src/stm32l4xx_hal_msp.c **** 
 200:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 201:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 202:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 203:Core/Src/stm32l4xx_hal_msp.c **** 
 204:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
ARM GAS  /tmp/cccBmnsm.s 			page 12


 205:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 206:Core/Src/stm32l4xx_hal_msp.c ****     PA6     ------> TIM1_BKIN
 207:Core/Src/stm32l4xx_hal_msp.c ****     */
 208:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = SWSTOP_Pin;
 209:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 210:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 211:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 212:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 213:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(SWSTOP_GPIO_Port, &GPIO_InitStruct);
 214:Core/Src/stm32l4xx_hal_msp.c **** 
 215:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 216:Core/Src/stm32l4xx_hal_msp.c **** 
 217:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 218:Core/Src/stm32l4xx_hal_msp.c ****   }
 219:Core/Src/stm32l4xx_hal_msp.c **** 
 220:Core/Src/stm32l4xx_hal_msp.c **** }
 372              		.loc 1 220 1 view .LVU101
 373 0018 09B0     		add	sp, sp, #36
 374              		.cfi_remember_state
 375              		.cfi_def_cfa_offset 4
 376              		@ sp needed
 377 001a 5DF804FB 		ldr	pc, [sp], #4
 378              	.LVL16:
 379              	.L25:
 380              		.cfi_restore_state
 202:Core/Src/stm32l4xx_hal_msp.c **** 
 381              		.loc 1 202 5 is_stmt 1 view .LVU102
 382              	.LBB7:
 202:Core/Src/stm32l4xx_hal_msp.c **** 
 383              		.loc 1 202 5 view .LVU103
 202:Core/Src/stm32l4xx_hal_msp.c **** 
 384              		.loc 1 202 5 view .LVU104
 385 001e 03F56443 		add	r3, r3, #58368
 386 0022 1A6E     		ldr	r2, [r3, #96]
 387 0024 42F40062 		orr	r2, r2, #2048
 388 0028 1A66     		str	r2, [r3, #96]
 202:Core/Src/stm32l4xx_hal_msp.c **** 
 389              		.loc 1 202 5 view .LVU105
 390 002a 1A6E     		ldr	r2, [r3, #96]
 391 002c 02F40062 		and	r2, r2, #2048
 392 0030 0192     		str	r2, [sp, #4]
 202:Core/Src/stm32l4xx_hal_msp.c **** 
 393              		.loc 1 202 5 view .LVU106
 394 0032 019A     		ldr	r2, [sp, #4]
 395              	.LBE7:
 202:Core/Src/stm32l4xx_hal_msp.c **** 
 396              		.loc 1 202 5 view .LVU107
 204:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 397              		.loc 1 204 5 view .LVU108
 398              	.LBB8:
 204:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 399              		.loc 1 204 5 view .LVU109
 204:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 400              		.loc 1 204 5 view .LVU110
 401 0034 DA6C     		ldr	r2, [r3, #76]
 402 0036 42F00102 		orr	r2, r2, #1
 403 003a DA64     		str	r2, [r3, #76]
ARM GAS  /tmp/cccBmnsm.s 			page 13


 204:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 404              		.loc 1 204 5 view .LVU111
 405 003c DB6C     		ldr	r3, [r3, #76]
 406 003e 03F00103 		and	r3, r3, #1
 407 0042 0293     		str	r3, [sp, #8]
 204:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 408              		.loc 1 204 5 view .LVU112
 409 0044 029B     		ldr	r3, [sp, #8]
 410              	.LBE8:
 204:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 411              		.loc 1 204 5 view .LVU113
 208:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 412              		.loc 1 208 5 view .LVU114
 208:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 413              		.loc 1 208 25 is_stmt 0 view .LVU115
 414 0046 4023     		movs	r3, #64
 415 0048 0393     		str	r3, [sp, #12]
 209:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 416              		.loc 1 209 5 is_stmt 1 view .LVU116
 209:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 417              		.loc 1 209 26 is_stmt 0 view .LVU117
 418 004a 0223     		movs	r3, #2
 419 004c 0493     		str	r3, [sp, #16]
 210:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 420              		.loc 1 210 5 is_stmt 1 view .LVU118
 211:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 421              		.loc 1 211 5 view .LVU119
 212:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(SWSTOP_GPIO_Port, &GPIO_InitStruct);
 422              		.loc 1 212 5 view .LVU120
 212:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(SWSTOP_GPIO_Port, &GPIO_InitStruct);
 423              		.loc 1 212 31 is_stmt 0 view .LVU121
 424 004e 0123     		movs	r3, #1
 425 0050 0793     		str	r3, [sp, #28]
 213:Core/Src/stm32l4xx_hal_msp.c **** 
 426              		.loc 1 213 5 is_stmt 1 view .LVU122
 427 0052 03A9     		add	r1, sp, #12
 428 0054 4FF09040 		mov	r0, #1207959552
 429              	.LVL17:
 213:Core/Src/stm32l4xx_hal_msp.c **** 
 430              		.loc 1 213 5 is_stmt 0 view .LVU123
 431 0058 FFF7FEFF 		bl	HAL_GPIO_Init
 432              	.LVL18:
 433              		.loc 1 220 1 view .LVU124
 434 005c DCE7     		b	.L22
 435              	.L27:
 436 005e 00BF     		.align	2
 437              	.L26:
 438 0060 002C0140 		.word	1073818624
 439              		.cfi_endproc
 440              	.LFE291:
 442              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 443              		.align	1
 444              		.global	HAL_TIM_MspPostInit
 445              		.syntax unified
 446              		.thumb
 447              		.thumb_func
 449              	HAL_TIM_MspPostInit:
ARM GAS  /tmp/cccBmnsm.s 			page 14


 450              	.LVL19:
 451              	.LFB292:
 221:Core/Src/stm32l4xx_hal_msp.c **** 
 222:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 223:Core/Src/stm32l4xx_hal_msp.c **** {
 452              		.loc 1 223 1 is_stmt 1 view -0
 453              		.cfi_startproc
 454              		@ args = 0, pretend = 0, frame = 24
 455              		@ frame_needed = 0, uses_anonymous_args = 0
 456              		.loc 1 223 1 is_stmt 0 view .LVU126
 457 0000 00B5     		push	{lr}
 458              		.cfi_def_cfa_offset 4
 459              		.cfi_offset 14, -4
 460 0002 87B0     		sub	sp, sp, #28
 461              		.cfi_def_cfa_offset 32
 224:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 462              		.loc 1 224 3 is_stmt 1 view .LVU127
 463              		.loc 1 224 20 is_stmt 0 view .LVU128
 464 0004 0023     		movs	r3, #0
 465 0006 0193     		str	r3, [sp, #4]
 466 0008 0293     		str	r3, [sp, #8]
 467 000a 0393     		str	r3, [sp, #12]
 468 000c 0493     		str	r3, [sp, #16]
 469 000e 0593     		str	r3, [sp, #20]
 225:Core/Src/stm32l4xx_hal_msp.c ****   if(htim->Instance==TIM1)
 470              		.loc 1 225 3 is_stmt 1 view .LVU129
 471              		.loc 1 225 10 is_stmt 0 view .LVU130
 472 0010 0268     		ldr	r2, [r0]
 473              		.loc 1 225 5 view .LVU131
 474 0012 0E4B     		ldr	r3, .L32
 475 0014 9A42     		cmp	r2, r3
 476 0016 02D0     		beq	.L31
 477              	.LVL20:
 478              	.L28:
 226:Core/Src/stm32l4xx_hal_msp.c ****   {
 227:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 228:Core/Src/stm32l4xx_hal_msp.c **** 
 229:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 230:Core/Src/stm32l4xx_hal_msp.c **** 
 231:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 232:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 233:Core/Src/stm32l4xx_hal_msp.c ****     PE9     ------> TIM1_CH1
 234:Core/Src/stm32l4xx_hal_msp.c ****     PE11     ------> TIM1_CH2
 235:Core/Src/stm32l4xx_hal_msp.c ****     PE13     ------> TIM1_CH3
 236:Core/Src/stm32l4xx_hal_msp.c ****     PE14     ------> TIM1_CH4
 237:Core/Src/stm32l4xx_hal_msp.c ****     */
 238:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = O1_Pin|O3_Pin|O5_Pin|O6_Pin;
 239:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 240:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 241:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 242:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 243:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 244:Core/Src/stm32l4xx_hal_msp.c **** 
 245:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 246:Core/Src/stm32l4xx_hal_msp.c **** 
 247:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 248:Core/Src/stm32l4xx_hal_msp.c ****   }
ARM GAS  /tmp/cccBmnsm.s 			page 15


 249:Core/Src/stm32l4xx_hal_msp.c **** 
 250:Core/Src/stm32l4xx_hal_msp.c **** }
 479              		.loc 1 250 1 view .LVU132
 480 0018 07B0     		add	sp, sp, #28
 481              		.cfi_remember_state
 482              		.cfi_def_cfa_offset 4
 483              		@ sp needed
 484 001a 5DF804FB 		ldr	pc, [sp], #4
 485              	.LVL21:
 486              	.L31:
 487              		.cfi_restore_state
 231:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 488              		.loc 1 231 5 is_stmt 1 view .LVU133
 489              	.LBB9:
 231:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 490              		.loc 1 231 5 view .LVU134
 231:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 491              		.loc 1 231 5 view .LVU135
 492 001e 03F56443 		add	r3, r3, #58368
 493 0022 DA6C     		ldr	r2, [r3, #76]
 494 0024 42F01002 		orr	r2, r2, #16
 495 0028 DA64     		str	r2, [r3, #76]
 231:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 496              		.loc 1 231 5 view .LVU136
 497 002a DB6C     		ldr	r3, [r3, #76]
 498 002c 03F01003 		and	r3, r3, #16
 499 0030 0093     		str	r3, [sp]
 231:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 500              		.loc 1 231 5 view .LVU137
 501 0032 009B     		ldr	r3, [sp]
 502              	.LBE9:
 231:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 503              		.loc 1 231 5 view .LVU138
 238:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 504              		.loc 1 238 5 view .LVU139
 238:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 505              		.loc 1 238 25 is_stmt 0 view .LVU140
 506 0034 4FF4D443 		mov	r3, #27136
 507 0038 0193     		str	r3, [sp, #4]
 239:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 508              		.loc 1 239 5 is_stmt 1 view .LVU141
 239:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 509              		.loc 1 239 26 is_stmt 0 view .LVU142
 510 003a 0223     		movs	r3, #2
 511 003c 0293     		str	r3, [sp, #8]
 240:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 512              		.loc 1 240 5 is_stmt 1 view .LVU143
 241:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 513              		.loc 1 241 5 view .LVU144
 242:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 514              		.loc 1 242 5 view .LVU145
 242:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 515              		.loc 1 242 31 is_stmt 0 view .LVU146
 516 003e 0123     		movs	r3, #1
 517 0040 0593     		str	r3, [sp, #20]
 243:Core/Src/stm32l4xx_hal_msp.c **** 
 518              		.loc 1 243 5 is_stmt 1 view .LVU147
ARM GAS  /tmp/cccBmnsm.s 			page 16


 519 0042 01A9     		add	r1, sp, #4
 520 0044 0248     		ldr	r0, .L32+4
 521              	.LVL22:
 243:Core/Src/stm32l4xx_hal_msp.c **** 
 522              		.loc 1 243 5 is_stmt 0 view .LVU148
 523 0046 FFF7FEFF 		bl	HAL_GPIO_Init
 524              	.LVL23:
 525              		.loc 1 250 1 view .LVU149
 526 004a E5E7     		b	.L28
 527              	.L33:
 528              		.align	2
 529              	.L32:
 530 004c 002C0140 		.word	1073818624
 531 0050 00100048 		.word	1207963648
 532              		.cfi_endproc
 533              	.LFE292:
 535              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 536              		.align	1
 537              		.global	HAL_TIM_Base_MspDeInit
 538              		.syntax unified
 539              		.thumb
 540              		.thumb_func
 542              	HAL_TIM_Base_MspDeInit:
 543              	.LVL24:
 544              	.LFB293:
 251:Core/Src/stm32l4xx_hal_msp.c **** /**
 252:Core/Src/stm32l4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 253:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 254:Core/Src/stm32l4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 255:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 256:Core/Src/stm32l4xx_hal_msp.c **** */
 257:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 258:Core/Src/stm32l4xx_hal_msp.c **** {
 545              		.loc 1 258 1 is_stmt 1 view -0
 546              		.cfi_startproc
 547              		@ args = 0, pretend = 0, frame = 0
 548              		@ frame_needed = 0, uses_anonymous_args = 0
 549              		.loc 1 258 1 is_stmt 0 view .LVU151
 550 0000 08B5     		push	{r3, lr}
 551              		.cfi_def_cfa_offset 8
 552              		.cfi_offset 3, -8
 553              		.cfi_offset 14, -4
 259:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 554              		.loc 1 259 3 is_stmt 1 view .LVU152
 555              		.loc 1 259 15 is_stmt 0 view .LVU153
 556 0002 0268     		ldr	r2, [r0]
 557              		.loc 1 259 5 view .LVU154
 558 0004 094B     		ldr	r3, .L38
 559 0006 9A42     		cmp	r2, r3
 560 0008 00D0     		beq	.L37
 561              	.LVL25:
 562              	.L34:
 260:Core/Src/stm32l4xx_hal_msp.c ****   {
 261:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 262:Core/Src/stm32l4xx_hal_msp.c **** 
 263:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 264:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
ARM GAS  /tmp/cccBmnsm.s 			page 17


 265:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 266:Core/Src/stm32l4xx_hal_msp.c **** 
 267:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 268:Core/Src/stm32l4xx_hal_msp.c ****     PA6     ------> TIM1_BKIN
 269:Core/Src/stm32l4xx_hal_msp.c ****     PE9     ------> TIM1_CH1
 270:Core/Src/stm32l4xx_hal_msp.c ****     PE11     ------> TIM1_CH2
 271:Core/Src/stm32l4xx_hal_msp.c ****     PE13     ------> TIM1_CH3
 272:Core/Src/stm32l4xx_hal_msp.c ****     PE14     ------> TIM1_CH4
 273:Core/Src/stm32l4xx_hal_msp.c ****     */
 274:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(SWSTOP_GPIO_Port, SWSTOP_Pin);
 275:Core/Src/stm32l4xx_hal_msp.c **** 
 276:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOE, O1_Pin|O3_Pin|O5_Pin|O6_Pin);
 277:Core/Src/stm32l4xx_hal_msp.c **** 
 278:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 279:Core/Src/stm32l4xx_hal_msp.c **** 
 280:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 281:Core/Src/stm32l4xx_hal_msp.c ****   }
 282:Core/Src/stm32l4xx_hal_msp.c **** 
 283:Core/Src/stm32l4xx_hal_msp.c **** }
 563              		.loc 1 283 1 view .LVU155
 564 000a 08BD     		pop	{r3, pc}
 565              	.LVL26:
 566              	.L37:
 265:Core/Src/stm32l4xx_hal_msp.c **** 
 567              		.loc 1 265 5 is_stmt 1 view .LVU156
 568 000c 084A     		ldr	r2, .L38+4
 569 000e 136E     		ldr	r3, [r2, #96]
 570 0010 23F40063 		bic	r3, r3, #2048
 571 0014 1366     		str	r3, [r2, #96]
 274:Core/Src/stm32l4xx_hal_msp.c **** 
 572              		.loc 1 274 5 view .LVU157
 573 0016 4021     		movs	r1, #64
 574 0018 4FF09040 		mov	r0, #1207959552
 575              	.LVL27:
 274:Core/Src/stm32l4xx_hal_msp.c **** 
 576              		.loc 1 274 5 is_stmt 0 view .LVU158
 577 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 578              	.LVL28:
 276:Core/Src/stm32l4xx_hal_msp.c **** 
 579              		.loc 1 276 5 is_stmt 1 view .LVU159
 580 0020 4FF4D441 		mov	r1, #27136
 581 0024 0348     		ldr	r0, .L38+8
 582 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 583              	.LVL29:
 584              		.loc 1 283 1 is_stmt 0 view .LVU160
 585 002a EEE7     		b	.L34
 586              	.L39:
 587              		.align	2
 588              	.L38:
 589 002c 002C0140 		.word	1073818624
 590 0030 00100240 		.word	1073876992
 591 0034 00100048 		.word	1207963648
 592              		.cfi_endproc
 593              	.LFE293:
 595              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 596              		.align	1
 597              		.global	HAL_UART_MspInit
ARM GAS  /tmp/cccBmnsm.s 			page 18


 598              		.syntax unified
 599              		.thumb
 600              		.thumb_func
 602              	HAL_UART_MspInit:
 603              	.LVL30:
 604              	.LFB294:
 284:Core/Src/stm32l4xx_hal_msp.c **** 
 285:Core/Src/stm32l4xx_hal_msp.c **** /**
 286:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP Initialization
 287:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 288:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 289:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 290:Core/Src/stm32l4xx_hal_msp.c **** */
 291:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 292:Core/Src/stm32l4xx_hal_msp.c **** {
 605              		.loc 1 292 1 is_stmt 1 view -0
 606              		.cfi_startproc
 607              		@ args = 0, pretend = 0, frame = 136
 608              		@ frame_needed = 0, uses_anonymous_args = 0
 609              		.loc 1 292 1 is_stmt 0 view .LVU162
 610 0000 10B5     		push	{r4, lr}
 611              		.cfi_def_cfa_offset 8
 612              		.cfi_offset 4, -8
 613              		.cfi_offset 14, -4
 614 0002 A2B0     		sub	sp, sp, #136
 615              		.cfi_def_cfa_offset 144
 616 0004 0446     		mov	r4, r0
 293:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 617              		.loc 1 293 3 is_stmt 1 view .LVU163
 618              		.loc 1 293 20 is_stmt 0 view .LVU164
 619 0006 0021     		movs	r1, #0
 620 0008 1D91     		str	r1, [sp, #116]
 621 000a 1E91     		str	r1, [sp, #120]
 622 000c 1F91     		str	r1, [sp, #124]
 623 000e 2091     		str	r1, [sp, #128]
 624 0010 2191     		str	r1, [sp, #132]
 294:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 625              		.loc 1 294 3 is_stmt 1 view .LVU165
 626              		.loc 1 294 28 is_stmt 0 view .LVU166
 627 0012 5C22     		movs	r2, #92
 628 0014 06A8     		add	r0, sp, #24
 629              	.LVL31:
 630              		.loc 1 294 28 view .LVU167
 631 0016 FFF7FEFF 		bl	memset
 632              	.LVL32:
 295:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART1)
 633              		.loc 1 295 3 is_stmt 1 view .LVU168
 634              		.loc 1 295 11 is_stmt 0 view .LVU169
 635 001a 2368     		ldr	r3, [r4]
 636              		.loc 1 295 5 view .LVU170
 637 001c 474A     		ldr	r2, .L54
 638 001e 9342     		cmp	r3, r2
 639 0020 07D0     		beq	.L48
 296:Core/Src/stm32l4xx_hal_msp.c ****   {
 297:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 298:Core/Src/stm32l4xx_hal_msp.c **** 
 299:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
ARM GAS  /tmp/cccBmnsm.s 			page 19


 300:Core/Src/stm32l4xx_hal_msp.c **** 
 301:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 302:Core/Src/stm32l4xx_hal_msp.c ****   */
 303:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 304:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 305:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 306:Core/Src/stm32l4xx_hal_msp.c ****     {
 307:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 308:Core/Src/stm32l4xx_hal_msp.c ****     }
 309:Core/Src/stm32l4xx_hal_msp.c **** 
 310:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 311:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 312:Core/Src/stm32l4xx_hal_msp.c **** 
 313:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 314:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 315:Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> USART1_TX
 316:Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> USART1_RX
 317:Core/Src/stm32l4xx_hal_msp.c ****     */
 318:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 319:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 320:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 321:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 322:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 323:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 324:Core/Src/stm32l4xx_hal_msp.c **** 
 325:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 326:Core/Src/stm32l4xx_hal_msp.c **** 
 327:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 328:Core/Src/stm32l4xx_hal_msp.c ****   }
 329:Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==USART2)
 640              		.loc 1 329 8 is_stmt 1 view .LVU171
 641              		.loc 1 329 10 is_stmt 0 view .LVU172
 642 0022 474A     		ldr	r2, .L54+4
 643 0024 9342     		cmp	r3, r2
 644 0026 31D0     		beq	.L49
 330:Core/Src/stm32l4xx_hal_msp.c ****   {
 331:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 332:Core/Src/stm32l4xx_hal_msp.c **** 
 333:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 334:Core/Src/stm32l4xx_hal_msp.c **** 
 335:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 336:Core/Src/stm32l4xx_hal_msp.c ****   */
 337:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 338:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 339:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 340:Core/Src/stm32l4xx_hal_msp.c ****     {
 341:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 342:Core/Src/stm32l4xx_hal_msp.c ****     }
 343:Core/Src/stm32l4xx_hal_msp.c **** 
 344:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 345:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 346:Core/Src/stm32l4xx_hal_msp.c **** 
 347:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 348:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 349:Core/Src/stm32l4xx_hal_msp.c ****     PA2     ------> USART2_TX
 350:Core/Src/stm32l4xx_hal_msp.c ****     PA3     ------> USART2_RX
 351:Core/Src/stm32l4xx_hal_msp.c ****     */
ARM GAS  /tmp/cccBmnsm.s 			page 20


 352:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 353:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 354:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 355:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 356:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 357:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 358:Core/Src/stm32l4xx_hal_msp.c **** 
 359:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 360:Core/Src/stm32l4xx_hal_msp.c **** 
 361:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 362:Core/Src/stm32l4xx_hal_msp.c ****   }
 363:Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==USART3)
 645              		.loc 1 363 8 is_stmt 1 view .LVU173
 646              		.loc 1 363 10 is_stmt 0 view .LVU174
 647 0028 464A     		ldr	r2, .L54+8
 648 002a 9342     		cmp	r3, r2
 649 002c 5AD0     		beq	.L50
 650              	.L40:
 364:Core/Src/stm32l4xx_hal_msp.c ****   {
 365:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 0 */
 366:Core/Src/stm32l4xx_hal_msp.c **** 
 367:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 0 */
 368:Core/Src/stm32l4xx_hal_msp.c **** 
 369:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 370:Core/Src/stm32l4xx_hal_msp.c ****   */
 371:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 372:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 373:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 374:Core/Src/stm32l4xx_hal_msp.c ****     {
 375:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 376:Core/Src/stm32l4xx_hal_msp.c ****     }
 377:Core/Src/stm32l4xx_hal_msp.c **** 
 378:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 379:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_ENABLE();
 380:Core/Src/stm32l4xx_hal_msp.c **** 
 381:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 382:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 383:Core/Src/stm32l4xx_hal_msp.c ****     PB10     ------> USART3_TX
 384:Core/Src/stm32l4xx_hal_msp.c ****     PB11     ------> USART3_RX
 385:Core/Src/stm32l4xx_hal_msp.c ****     */
 386:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 387:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 388:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 389:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 390:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 391:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 392:Core/Src/stm32l4xx_hal_msp.c **** 
 393:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 394:Core/Src/stm32l4xx_hal_msp.c **** 
 395:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 1 */
 396:Core/Src/stm32l4xx_hal_msp.c ****   }
 397:Core/Src/stm32l4xx_hal_msp.c **** 
 398:Core/Src/stm32l4xx_hal_msp.c **** }
 651              		.loc 1 398 1 view .LVU175
 652 002e 22B0     		add	sp, sp, #136
 653              		.cfi_remember_state
 654              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/cccBmnsm.s 			page 21


 655              		@ sp needed
 656 0030 10BD     		pop	{r4, pc}
 657              	.LVL33:
 658              	.L48:
 659              		.cfi_restore_state
 303:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 660              		.loc 1 303 5 is_stmt 1 view .LVU176
 303:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 661              		.loc 1 303 40 is_stmt 0 view .LVU177
 662 0032 0123     		movs	r3, #1
 663 0034 0693     		str	r3, [sp, #24]
 304:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 664              		.loc 1 304 5 is_stmt 1 view .LVU178
 305:Core/Src/stm32l4xx_hal_msp.c ****     {
 665              		.loc 1 305 5 view .LVU179
 305:Core/Src/stm32l4xx_hal_msp.c ****     {
 666              		.loc 1 305 9 is_stmt 0 view .LVU180
 667 0036 06A8     		add	r0, sp, #24
 668 0038 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 669              	.LVL34:
 305:Core/Src/stm32l4xx_hal_msp.c ****     {
 670              		.loc 1 305 8 view .LVU181
 671 003c 18BB     		cbnz	r0, .L51
 672              	.L42:
 311:Core/Src/stm32l4xx_hal_msp.c **** 
 673              		.loc 1 311 5 is_stmt 1 view .LVU182
 674              	.LBB10:
 311:Core/Src/stm32l4xx_hal_msp.c **** 
 675              		.loc 1 311 5 view .LVU183
 311:Core/Src/stm32l4xx_hal_msp.c **** 
 676              		.loc 1 311 5 view .LVU184
 677 003e 424B     		ldr	r3, .L54+12
 678 0040 1A6E     		ldr	r2, [r3, #96]
 679 0042 42F48042 		orr	r2, r2, #16384
 680 0046 1A66     		str	r2, [r3, #96]
 311:Core/Src/stm32l4xx_hal_msp.c **** 
 681              		.loc 1 311 5 view .LVU185
 682 0048 1A6E     		ldr	r2, [r3, #96]
 683 004a 02F48042 		and	r2, r2, #16384
 684 004e 0092     		str	r2, [sp]
 311:Core/Src/stm32l4xx_hal_msp.c **** 
 685              		.loc 1 311 5 view .LVU186
 686 0050 009A     		ldr	r2, [sp]
 687              	.LBE10:
 311:Core/Src/stm32l4xx_hal_msp.c **** 
 688              		.loc 1 311 5 view .LVU187
 313:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 689              		.loc 1 313 5 view .LVU188
 690              	.LBB11:
 313:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 691              		.loc 1 313 5 view .LVU189
 313:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 692              		.loc 1 313 5 view .LVU190
 693 0052 DA6C     		ldr	r2, [r3, #76]
 694 0054 42F00102 		orr	r2, r2, #1
 695 0058 DA64     		str	r2, [r3, #76]
 313:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
ARM GAS  /tmp/cccBmnsm.s 			page 22


 696              		.loc 1 313 5 view .LVU191
 697 005a DB6C     		ldr	r3, [r3, #76]
 698 005c 03F00103 		and	r3, r3, #1
 699 0060 0193     		str	r3, [sp, #4]
 313:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 700              		.loc 1 313 5 view .LVU192
 701 0062 019B     		ldr	r3, [sp, #4]
 702              	.LBE11:
 313:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 703              		.loc 1 313 5 view .LVU193
 318:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 704              		.loc 1 318 5 view .LVU194
 318:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 705              		.loc 1 318 25 is_stmt 0 view .LVU195
 706 0064 4FF4C063 		mov	r3, #1536
 707 0068 1D93     		str	r3, [sp, #116]
 319:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 708              		.loc 1 319 5 is_stmt 1 view .LVU196
 319:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 709              		.loc 1 319 26 is_stmt 0 view .LVU197
 710 006a 0223     		movs	r3, #2
 711 006c 1E93     		str	r3, [sp, #120]
 320:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 712              		.loc 1 320 5 is_stmt 1 view .LVU198
 320:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 713              		.loc 1 320 26 is_stmt 0 view .LVU199
 714 006e 0023     		movs	r3, #0
 715 0070 1F93     		str	r3, [sp, #124]
 321:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 716              		.loc 1 321 5 is_stmt 1 view .LVU200
 321:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 717              		.loc 1 321 27 is_stmt 0 view .LVU201
 718 0072 0323     		movs	r3, #3
 719 0074 2093     		str	r3, [sp, #128]
 322:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 720              		.loc 1 322 5 is_stmt 1 view .LVU202
 322:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 721              		.loc 1 322 31 is_stmt 0 view .LVU203
 722 0076 0723     		movs	r3, #7
 723 0078 2193     		str	r3, [sp, #132]
 323:Core/Src/stm32l4xx_hal_msp.c **** 
 724              		.loc 1 323 5 is_stmt 1 view .LVU204
 725 007a 1DA9     		add	r1, sp, #116
 726 007c 4FF09040 		mov	r0, #1207959552
 727 0080 FFF7FEFF 		bl	HAL_GPIO_Init
 728              	.LVL35:
 729 0084 D3E7     		b	.L40
 730              	.L51:
 307:Core/Src/stm32l4xx_hal_msp.c ****     }
 731              		.loc 1 307 7 view .LVU205
 732 0086 FFF7FEFF 		bl	Error_Handler
 733              	.LVL36:
 734 008a D8E7     		b	.L42
 735              	.L49:
 337:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 736              		.loc 1 337 5 view .LVU206
 337:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
ARM GAS  /tmp/cccBmnsm.s 			page 23


 737              		.loc 1 337 40 is_stmt 0 view .LVU207
 738 008c 0223     		movs	r3, #2
 739 008e 0693     		str	r3, [sp, #24]
 338:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 740              		.loc 1 338 5 is_stmt 1 view .LVU208
 339:Core/Src/stm32l4xx_hal_msp.c ****     {
 741              		.loc 1 339 5 view .LVU209
 339:Core/Src/stm32l4xx_hal_msp.c ****     {
 742              		.loc 1 339 9 is_stmt 0 view .LVU210
 743 0090 06A8     		add	r0, sp, #24
 744 0092 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 745              	.LVL37:
 339:Core/Src/stm32l4xx_hal_msp.c ****     {
 746              		.loc 1 339 8 view .LVU211
 747 0096 10BB     		cbnz	r0, .L52
 748              	.L45:
 345:Core/Src/stm32l4xx_hal_msp.c **** 
 749              		.loc 1 345 5 is_stmt 1 view .LVU212
 750              	.LBB12:
 345:Core/Src/stm32l4xx_hal_msp.c **** 
 751              		.loc 1 345 5 view .LVU213
 345:Core/Src/stm32l4xx_hal_msp.c **** 
 752              		.loc 1 345 5 view .LVU214
 753 0098 2B4B     		ldr	r3, .L54+12
 754 009a 9A6D     		ldr	r2, [r3, #88]
 755 009c 42F40032 		orr	r2, r2, #131072
 756 00a0 9A65     		str	r2, [r3, #88]
 345:Core/Src/stm32l4xx_hal_msp.c **** 
 757              		.loc 1 345 5 view .LVU215
 758 00a2 9A6D     		ldr	r2, [r3, #88]
 759 00a4 02F40032 		and	r2, r2, #131072
 760 00a8 0292     		str	r2, [sp, #8]
 345:Core/Src/stm32l4xx_hal_msp.c **** 
 761              		.loc 1 345 5 view .LVU216
 762 00aa 029A     		ldr	r2, [sp, #8]
 763              	.LBE12:
 345:Core/Src/stm32l4xx_hal_msp.c **** 
 764              		.loc 1 345 5 view .LVU217
 347:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 765              		.loc 1 347 5 view .LVU218
 766              	.LBB13:
 347:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 767              		.loc 1 347 5 view .LVU219
 347:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 768              		.loc 1 347 5 view .LVU220
 769 00ac DA6C     		ldr	r2, [r3, #76]
 770 00ae 42F00102 		orr	r2, r2, #1
 771 00b2 DA64     		str	r2, [r3, #76]
 347:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 772              		.loc 1 347 5 view .LVU221
 773 00b4 DB6C     		ldr	r3, [r3, #76]
 774 00b6 03F00103 		and	r3, r3, #1
 775 00ba 0393     		str	r3, [sp, #12]
 347:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 776              		.loc 1 347 5 view .LVU222
 777 00bc 039B     		ldr	r3, [sp, #12]
 778              	.LBE13:
ARM GAS  /tmp/cccBmnsm.s 			page 24


 347:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 779              		.loc 1 347 5 view .LVU223
 352:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 780              		.loc 1 352 5 view .LVU224
 352:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 781              		.loc 1 352 25 is_stmt 0 view .LVU225
 782 00be 0C23     		movs	r3, #12
 783 00c0 1D93     		str	r3, [sp, #116]
 353:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 784              		.loc 1 353 5 is_stmt 1 view .LVU226
 353:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 785              		.loc 1 353 26 is_stmt 0 view .LVU227
 786 00c2 0223     		movs	r3, #2
 787 00c4 1E93     		str	r3, [sp, #120]
 354:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 788              		.loc 1 354 5 is_stmt 1 view .LVU228
 354:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 789              		.loc 1 354 26 is_stmt 0 view .LVU229
 790 00c6 0023     		movs	r3, #0
 791 00c8 1F93     		str	r3, [sp, #124]
 355:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 792              		.loc 1 355 5 is_stmt 1 view .LVU230
 355:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 793              		.loc 1 355 27 is_stmt 0 view .LVU231
 794 00ca 0323     		movs	r3, #3
 795 00cc 2093     		str	r3, [sp, #128]
 356:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 796              		.loc 1 356 5 is_stmt 1 view .LVU232
 356:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 797              		.loc 1 356 31 is_stmt 0 view .LVU233
 798 00ce 0723     		movs	r3, #7
 799 00d0 2193     		str	r3, [sp, #132]
 357:Core/Src/stm32l4xx_hal_msp.c **** 
 800              		.loc 1 357 5 is_stmt 1 view .LVU234
 801 00d2 1DA9     		add	r1, sp, #116
 802 00d4 4FF09040 		mov	r0, #1207959552
 803 00d8 FFF7FEFF 		bl	HAL_GPIO_Init
 804              	.LVL38:
 805 00dc A7E7     		b	.L40
 806              	.L52:
 341:Core/Src/stm32l4xx_hal_msp.c ****     }
 807              		.loc 1 341 7 view .LVU235
 808 00de FFF7FEFF 		bl	Error_Handler
 809              	.LVL39:
 810 00e2 D9E7     		b	.L45
 811              	.L50:
 371:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 812              		.loc 1 371 5 view .LVU236
 371:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 813              		.loc 1 371 40 is_stmt 0 view .LVU237
 814 00e4 0423     		movs	r3, #4
 815 00e6 0693     		str	r3, [sp, #24]
 372:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 816              		.loc 1 372 5 is_stmt 1 view .LVU238
 373:Core/Src/stm32l4xx_hal_msp.c ****     {
 817              		.loc 1 373 5 view .LVU239
 373:Core/Src/stm32l4xx_hal_msp.c ****     {
ARM GAS  /tmp/cccBmnsm.s 			page 25


 818              		.loc 1 373 9 is_stmt 0 view .LVU240
 819 00e8 06A8     		add	r0, sp, #24
 820 00ea FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 821              	.LVL40:
 373:Core/Src/stm32l4xx_hal_msp.c ****     {
 822              		.loc 1 373 8 view .LVU241
 823 00ee 10BB     		cbnz	r0, .L53
 824              	.L46:
 379:Core/Src/stm32l4xx_hal_msp.c **** 
 825              		.loc 1 379 5 is_stmt 1 view .LVU242
 826              	.LBB14:
 379:Core/Src/stm32l4xx_hal_msp.c **** 
 827              		.loc 1 379 5 view .LVU243
 379:Core/Src/stm32l4xx_hal_msp.c **** 
 828              		.loc 1 379 5 view .LVU244
 829 00f0 154B     		ldr	r3, .L54+12
 830 00f2 9A6D     		ldr	r2, [r3, #88]
 831 00f4 42F48022 		orr	r2, r2, #262144
 832 00f8 9A65     		str	r2, [r3, #88]
 379:Core/Src/stm32l4xx_hal_msp.c **** 
 833              		.loc 1 379 5 view .LVU245
 834 00fa 9A6D     		ldr	r2, [r3, #88]
 835 00fc 02F48022 		and	r2, r2, #262144
 836 0100 0492     		str	r2, [sp, #16]
 379:Core/Src/stm32l4xx_hal_msp.c **** 
 837              		.loc 1 379 5 view .LVU246
 838 0102 049A     		ldr	r2, [sp, #16]
 839              	.LBE14:
 379:Core/Src/stm32l4xx_hal_msp.c **** 
 840              		.loc 1 379 5 view .LVU247
 381:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 841              		.loc 1 381 5 view .LVU248
 842              	.LBB15:
 381:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 843              		.loc 1 381 5 view .LVU249
 381:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 844              		.loc 1 381 5 view .LVU250
 845 0104 DA6C     		ldr	r2, [r3, #76]
 846 0106 42F00202 		orr	r2, r2, #2
 847 010a DA64     		str	r2, [r3, #76]
 381:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 848              		.loc 1 381 5 view .LVU251
 849 010c DB6C     		ldr	r3, [r3, #76]
 850 010e 03F00203 		and	r3, r3, #2
 851 0112 0593     		str	r3, [sp, #20]
 381:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 852              		.loc 1 381 5 view .LVU252
 853 0114 059B     		ldr	r3, [sp, #20]
 854              	.LBE15:
 381:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 855              		.loc 1 381 5 view .LVU253
 386:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 856              		.loc 1 386 5 view .LVU254
 386:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 857              		.loc 1 386 25 is_stmt 0 view .LVU255
 858 0116 4FF44063 		mov	r3, #3072
 859 011a 1D93     		str	r3, [sp, #116]
ARM GAS  /tmp/cccBmnsm.s 			page 26


 387:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 860              		.loc 1 387 5 is_stmt 1 view .LVU256
 387:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 861              		.loc 1 387 26 is_stmt 0 view .LVU257
 862 011c 0223     		movs	r3, #2
 863 011e 1E93     		str	r3, [sp, #120]
 388:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 864              		.loc 1 388 5 is_stmt 1 view .LVU258
 388:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 865              		.loc 1 388 26 is_stmt 0 view .LVU259
 866 0120 0023     		movs	r3, #0
 867 0122 1F93     		str	r3, [sp, #124]
 389:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 868              		.loc 1 389 5 is_stmt 1 view .LVU260
 389:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 869              		.loc 1 389 27 is_stmt 0 view .LVU261
 870 0124 0323     		movs	r3, #3
 871 0126 2093     		str	r3, [sp, #128]
 390:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 872              		.loc 1 390 5 is_stmt 1 view .LVU262
 390:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 873              		.loc 1 390 31 is_stmt 0 view .LVU263
 874 0128 0723     		movs	r3, #7
 875 012a 2193     		str	r3, [sp, #132]
 391:Core/Src/stm32l4xx_hal_msp.c **** 
 876              		.loc 1 391 5 is_stmt 1 view .LVU264
 877 012c 1DA9     		add	r1, sp, #116
 878 012e 0748     		ldr	r0, .L54+16
 879 0130 FFF7FEFF 		bl	HAL_GPIO_Init
 880              	.LVL41:
 881              		.loc 1 398 1 is_stmt 0 view .LVU265
 882 0134 7BE7     		b	.L40
 883              	.L53:
 375:Core/Src/stm32l4xx_hal_msp.c ****     }
 884              		.loc 1 375 7 is_stmt 1 view .LVU266
 885 0136 FFF7FEFF 		bl	Error_Handler
 886              	.LVL42:
 887 013a D9E7     		b	.L46
 888              	.L55:
 889              		.align	2
 890              	.L54:
 891 013c 00380140 		.word	1073821696
 892 0140 00440040 		.word	1073759232
 893 0144 00480040 		.word	1073760256
 894 0148 00100240 		.word	1073876992
 895 014c 00040048 		.word	1207960576
 896              		.cfi_endproc
 897              	.LFE294:
 899              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 900              		.align	1
 901              		.global	HAL_UART_MspDeInit
 902              		.syntax unified
 903              		.thumb
 904              		.thumb_func
 906              	HAL_UART_MspDeInit:
 907              	.LVL43:
 908              	.LFB295:
ARM GAS  /tmp/cccBmnsm.s 			page 27


 399:Core/Src/stm32l4xx_hal_msp.c **** 
 400:Core/Src/stm32l4xx_hal_msp.c **** /**
 401:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 402:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 403:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 404:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 405:Core/Src/stm32l4xx_hal_msp.c **** */
 406:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 407:Core/Src/stm32l4xx_hal_msp.c **** {
 909              		.loc 1 407 1 view -0
 910              		.cfi_startproc
 911              		@ args = 0, pretend = 0, frame = 0
 912              		@ frame_needed = 0, uses_anonymous_args = 0
 913              		.loc 1 407 1 is_stmt 0 view .LVU268
 914 0000 08B5     		push	{r3, lr}
 915              		.cfi_def_cfa_offset 8
 916              		.cfi_offset 3, -8
 917              		.cfi_offset 14, -4
 408:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART1)
 918              		.loc 1 408 3 is_stmt 1 view .LVU269
 919              		.loc 1 408 11 is_stmt 0 view .LVU270
 920 0002 0368     		ldr	r3, [r0]
 921              		.loc 1 408 5 view .LVU271
 922 0004 174A     		ldr	r2, .L64
 923 0006 9342     		cmp	r3, r2
 924 0008 06D0     		beq	.L61
 409:Core/Src/stm32l4xx_hal_msp.c ****   {
 410:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 411:Core/Src/stm32l4xx_hal_msp.c **** 
 412:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 413:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 414:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 415:Core/Src/stm32l4xx_hal_msp.c **** 
 416:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 417:Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> USART1_TX
 418:Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> USART1_RX
 419:Core/Src/stm32l4xx_hal_msp.c ****     */
 420:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 421:Core/Src/stm32l4xx_hal_msp.c **** 
 422:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 423:Core/Src/stm32l4xx_hal_msp.c **** 
 424:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 425:Core/Src/stm32l4xx_hal_msp.c ****   }
 426:Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==USART2)
 925              		.loc 1 426 8 is_stmt 1 view .LVU272
 926              		.loc 1 426 10 is_stmt 0 view .LVU273
 927 000a 174A     		ldr	r2, .L64+4
 928 000c 9342     		cmp	r3, r2
 929 000e 10D0     		beq	.L62
 427:Core/Src/stm32l4xx_hal_msp.c ****   {
 428:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 429:Core/Src/stm32l4xx_hal_msp.c **** 
 430:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 431:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 432:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 433:Core/Src/stm32l4xx_hal_msp.c **** 
 434:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
ARM GAS  /tmp/cccBmnsm.s 			page 28


 435:Core/Src/stm32l4xx_hal_msp.c ****     PA2     ------> USART2_TX
 436:Core/Src/stm32l4xx_hal_msp.c ****     PA3     ------> USART2_RX
 437:Core/Src/stm32l4xx_hal_msp.c ****     */
 438:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 439:Core/Src/stm32l4xx_hal_msp.c **** 
 440:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 441:Core/Src/stm32l4xx_hal_msp.c **** 
 442:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 443:Core/Src/stm32l4xx_hal_msp.c ****   }
 444:Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==USART3)
 930              		.loc 1 444 8 is_stmt 1 view .LVU274
 931              		.loc 1 444 10 is_stmt 0 view .LVU275
 932 0010 164A     		ldr	r2, .L64+8
 933 0012 9342     		cmp	r3, r2
 934 0014 19D0     		beq	.L63
 935              	.LVL44:
 936              	.L56:
 445:Core/Src/stm32l4xx_hal_msp.c ****   {
 446:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 0 */
 447:Core/Src/stm32l4xx_hal_msp.c **** 
 448:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 0 */
 449:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 450:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_DISABLE();
 451:Core/Src/stm32l4xx_hal_msp.c **** 
 452:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 453:Core/Src/stm32l4xx_hal_msp.c ****     PB10     ------> USART3_TX
 454:Core/Src/stm32l4xx_hal_msp.c ****     PB11     ------> USART3_RX
 455:Core/Src/stm32l4xx_hal_msp.c ****     */
 456:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10|GPIO_PIN_11);
 457:Core/Src/stm32l4xx_hal_msp.c **** 
 458:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 459:Core/Src/stm32l4xx_hal_msp.c **** 
 460:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 1 */
 461:Core/Src/stm32l4xx_hal_msp.c ****   }
 462:Core/Src/stm32l4xx_hal_msp.c **** 
 463:Core/Src/stm32l4xx_hal_msp.c **** }
 937              		.loc 1 463 1 view .LVU276
 938 0016 08BD     		pop	{r3, pc}
 939              	.LVL45:
 940              	.L61:
 414:Core/Src/stm32l4xx_hal_msp.c **** 
 941              		.loc 1 414 5 is_stmt 1 view .LVU277
 942 0018 02F55842 		add	r2, r2, #55296
 943 001c 136E     		ldr	r3, [r2, #96]
 944 001e 23F48043 		bic	r3, r3, #16384
 945 0022 1366     		str	r3, [r2, #96]
 420:Core/Src/stm32l4xx_hal_msp.c **** 
 946              		.loc 1 420 5 view .LVU278
 947 0024 4FF4C061 		mov	r1, #1536
 948 0028 4FF09040 		mov	r0, #1207959552
 949              	.LVL46:
 420:Core/Src/stm32l4xx_hal_msp.c **** 
 950              		.loc 1 420 5 is_stmt 0 view .LVU279
 951 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 952              	.LVL47:
 953 0030 F1E7     		b	.L56
 954              	.LVL48:
ARM GAS  /tmp/cccBmnsm.s 			page 29


 955              	.L62:
 432:Core/Src/stm32l4xx_hal_msp.c **** 
 956              		.loc 1 432 5 is_stmt 1 view .LVU280
 957 0032 02F5E632 		add	r2, r2, #117760
 958 0036 936D     		ldr	r3, [r2, #88]
 959 0038 23F40033 		bic	r3, r3, #131072
 960 003c 9365     		str	r3, [r2, #88]
 438:Core/Src/stm32l4xx_hal_msp.c **** 
 961              		.loc 1 438 5 view .LVU281
 962 003e 0C21     		movs	r1, #12
 963 0040 4FF09040 		mov	r0, #1207959552
 964              	.LVL49:
 438:Core/Src/stm32l4xx_hal_msp.c **** 
 965              		.loc 1 438 5 is_stmt 0 view .LVU282
 966 0044 FFF7FEFF 		bl	HAL_GPIO_DeInit
 967              	.LVL50:
 968 0048 E5E7     		b	.L56
 969              	.LVL51:
 970              	.L63:
 450:Core/Src/stm32l4xx_hal_msp.c **** 
 971              		.loc 1 450 5 is_stmt 1 view .LVU283
 972 004a 02F5E432 		add	r2, r2, #116736
 973 004e 936D     		ldr	r3, [r2, #88]
 974 0050 23F48023 		bic	r3, r3, #262144
 975 0054 9365     		str	r3, [r2, #88]
 456:Core/Src/stm32l4xx_hal_msp.c **** 
 976              		.loc 1 456 5 view .LVU284
 977 0056 4FF44061 		mov	r1, #3072
 978 005a 0548     		ldr	r0, .L64+12
 979              	.LVL52:
 456:Core/Src/stm32l4xx_hal_msp.c **** 
 980              		.loc 1 456 5 is_stmt 0 view .LVU285
 981 005c FFF7FEFF 		bl	HAL_GPIO_DeInit
 982              	.LVL53:
 983              		.loc 1 463 1 view .LVU286
 984 0060 D9E7     		b	.L56
 985              	.L65:
 986 0062 00BF     		.align	2
 987              	.L64:
 988 0064 00380140 		.word	1073821696
 989 0068 00440040 		.word	1073759232
 990 006c 00480040 		.word	1073760256
 991 0070 00040048 		.word	1207960576
 992              		.cfi_endproc
 993              	.LFE295:
 995              		.text
 996              	.Letext0:
 997              		.file 2 "/home/retfie/.config/VSCodium/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/ar
 998              		.file 3 "/home/retfie/.config/VSCodium/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/ar
 999              		.file 4 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l431xx.h"
 1000              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 1001              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 1002              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 1003              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 1004              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 1005              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc.h"
 1006              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
ARM GAS  /tmp/cccBmnsm.s 			page 30


 1007              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 1008              		.file 13 "Core/Inc/main.h"
 1009              		.file 14 "<built-in>"
ARM GAS  /tmp/cccBmnsm.s 			page 31


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_msp.c
     /tmp/cccBmnsm.s:20     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cccBmnsm.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cccBmnsm.s:75     .text.HAL_MspInit:000000000000002c $d
     /tmp/cccBmnsm.s:80     .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/cccBmnsm.s:86     .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/cccBmnsm.s:265    .text.HAL_ADC_MspInit:00000000000000b8 $d
     /tmp/cccBmnsm.s:273    .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/cccBmnsm.s:279    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/cccBmnsm.s:329    .text.HAL_ADC_MspDeInit:0000000000000034 $d
     /tmp/cccBmnsm.s:336    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/cccBmnsm.s:342    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/cccBmnsm.s:438    .text.HAL_TIM_Base_MspInit:0000000000000060 $d
     /tmp/cccBmnsm.s:443    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/cccBmnsm.s:449    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/cccBmnsm.s:530    .text.HAL_TIM_MspPostInit:000000000000004c $d
     /tmp/cccBmnsm.s:536    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/cccBmnsm.s:542    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/cccBmnsm.s:589    .text.HAL_TIM_Base_MspDeInit:000000000000002c $d
     /tmp/cccBmnsm.s:596    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/cccBmnsm.s:602    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/cccBmnsm.s:891    .text.HAL_UART_MspInit:000000000000013c $d
     /tmp/cccBmnsm.s:900    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/cccBmnsm.s:906    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/cccBmnsm.s:988    .text.HAL_UART_MspDeInit:0000000000000064 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_adc1
HAL_GPIO_DeInit
HAL_DMA_DeInit
memset
HAL_RCCEx_PeriphCLKConfig
