`default_nettype none
`timescale 1ns / 1ps

/* Testbench for tt_um_usp_didactic
   Instantiates the module and exposes all ports to cocotb test.py.
*/
module tb ();

  // Dump signals to FST (view with gtkwave or surfer)
  initial begin
    $dumpfile("tb.fst");
    $dumpvars(0, tb);
    #1;
  end

  // Standard digital ports
  reg        clk;
  reg        rst_n;
  reg        ena;
  reg  [7:0] ui_in;
  reg  [7:0] uio_in;
  wire [7:0] uo_out;
  wire [7:0] uio_out;
  wire [7:0] uio_oe;

`ifdef GL_TEST
  wire VPWR = 1'b1;
  wire VGND = 1'b0;
`endif

  tt_um_usp_didactic user_project (

`ifdef GL_TEST
      .VPWR  (VPWR),
      .VGND  (VGND),
`endif

      .ui_in  (ui_in),
      .uo_out (uo_out),
      .uio_in (uio_in),
      .uio_out(uio_out),
      .uio_oe (uio_oe),
      .ena    (ena),
      .clk    (clk),
      .rst_n  (rst_n)
  );

endmodule
