Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/Semester 2/Architecture/Project/ProjectMilestone_2/RobotTest_isim_beh.exe -prj D:/Semester 2/Architecture/Project/ProjectMilestone_2/RobotTest_beh.prj work.RobotTest 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/Semester 2/Architecture/Project/ProjectMilestone_2/or_gate.vhd" into library work
Parsing VHDL file "D:/Semester 2/Architecture/Project/ProjectMilestone_2/oneBitALU.vhd" into library work
Parsing VHDL file "D:/Semester 2/Architecture/Project/ProjectMilestone_2/mux4X1.vhd" into library work
Parsing VHDL file "D:/Semester 2/Architecture/Project/ProjectMilestone_2/mux2X1.vhd" into library work
Parsing VHDL file "D:/Semester 2/Architecture/Project/ProjectMilestone_2/and_gate.vhd" into library work
Parsing VHDL file "D:/Semester 2/Architecture/Project/ProjectMilestone_2/adder.vhd" into library work
Parsing VHDL file "D:/Semester 2/Architecture/Project/ProjectMilestone_2/xor_gate.vhd" into library work
Parsing VHDL file "D:/Semester 2/Architecture/Project/ProjectMilestone_2/regPackage.vhd" into library work
Parsing VHDL file "D:/Semester 2/Architecture/Project/ProjectMilestone_2/Register.vhd" into library work
Parsing VHDL file "D:/Semester 2/Architecture/Project/ProjectMilestone_2/Or32Bit.vhd" into library work
Parsing VHDL file "D:/Semester 2/Architecture/Project/ProjectMilestone_2/ONEBIT_ALU.vhd" into library work
WARNING:HDLCompiler:946 - "D:/Semester 2/Architecture/Project/ProjectMilestone_2/ONEBIT_ALU.vhd" Line 54: Actual for formal port bbar is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:/Semester 2/Architecture/Project/ProjectMilestone_2/ONEBIT_ALU.vhd" Line 55: Actual for formal port bbar is neither a static name nor a globally static expression
Parsing VHDL file "D:/Semester 2/Architecture/Project/ProjectMilestone_2/mux32X1.vhd" into library work
Parsing VHDL file "D:/Semester 2/Architecture/Project/ProjectMilestone_2/Decoder.vhd" into library work
Parsing VHDL file "D:/Semester 2/Architecture/Project/ProjectMilestone_2/ALUpackage.vhd" into library work
Parsing VHDL file "D:/Semester 2/Architecture/Project/ProjectMilestone_2/SignExtentionUnit.vhd" into library work
Parsing VHDL file "D:/Semester 2/Architecture/Project/ProjectMilestone_2/RegisterFile.vhd" into library work
Parsing VHDL file "D:/Semester 2/Architecture/Project/ProjectMilestone_2/mux2x1_5B.vhd" into library work
Parsing VHDL file "D:/Semester 2/Architecture/Project/ProjectMilestone_2/mux2x1_32B.vhd" into library work
Parsing VHDL file "D:/Semester 2/Architecture/Project/ProjectMilestone_2/Mian_Module_PAC.vhd" into library work
Parsing VHDL file "D:/Semester 2/Architecture/Project/ProjectMilestone_2/InstMem.vhd" into library work
Parsing VHDL file "D:/Semester 2/Architecture/Project/ProjectMilestone_2/GenericReg.vhd" into library work
Parsing VHDL file "D:/Semester 2/Architecture/Project/ProjectMilestone_2/Full_adder.vhd" into library work
Parsing VHDL file "D:/Semester 2/Architecture/Project/ProjectMilestone_2/Datamem.vhd" into library work
Parsing VHDL file "D:/Semester 2/Architecture/Project/ProjectMilestone_2/Contro_Unit.vhd" into library work
Parsing VHDL file "D:/Semester 2/Architecture/Project/ProjectMilestone_2/ALU_Control.vhd" into library work
Parsing VHDL file "D:/Semester 2/Architecture/Project/ProjectMilestone_2/ALU.vhd" into library work
Parsing VHDL file "D:/Semester 2/Architecture/Project/ProjectMilestone_2/MainModule.vhd" into library work
WARNING:HDLCompiler:946 - "D:/Semester 2/Architecture/Project/ProjectMilestone_2/MainModule.vhd" Line 95: Actual for formal port clr is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:/Semester 2/Architecture/Project/ProjectMilestone_2/MainModule.vhd" Line 100: Actual for formal port loadit is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:/Semester 2/Architecture/Project/ProjectMilestone_2/MainModule.vhd" Line 111: Actual for formal port loadit is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:/Semester 2/Architecture/Project/ProjectMilestone_2/MainModule.vhd" Line 119: Actual for formal port s is neither a static name nor a globally static expression
Parsing VHDL file "D:/Semester 2/Architecture/Project/ProjectMilestone_2/RobotTest.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package mian_module_pac
Compiling package alupackage
Compiling package std_logic_signed
Compiling package textio
Compiling package std_logic_textio
Compiling package regpackage
Compiling architecture behavoiur of entity reg [\reg(32)\]
Compiling architecture behavioral of entity Full_adder [full_adder_default]
Compiling architecture behavioral of entity INSTRMEMORY [\INSTRMEMORY(64,32,32)\]
Compiling architecture behavioral of entity Decoder [decoder_default]
Compiling architecture behavioral of entity and_gate [and_gate_default]
Compiling architecture behavioral of entity Registers [registers_default]
Compiling architecture behavioral of entity mux32X1 [mux32x1_default]
Compiling architecture behavioral of entity RegisterFile [registerfile_default]
Compiling package onebitalupackage
Compiling architecture behavioral of entity mux2X1 [mux2x1_default]
Compiling architecture behavioral of entity or_gate [or_gate_default]
Compiling architecture behavioral of entity adder [adder_default]
Compiling architecture behavioral of entity mux4X1 [mux4x1_default]
Compiling architecture behavioral of entity ONEBIT_ALU [onebit_alu_default]
Compiling architecture behavioral of entity xor_gate [xor_gate_default]
Compiling architecture behavioral of entity Or32Bit [or32bit_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity DATAMEMORY [\DATAMEMORY(64,32,32)\]
Compiling architecture behavioral of entity SignExtentionUnit [signextentionunit_default]
Compiling architecture behavioral of entity mux2x1_32B [mux2x1_32b_default]
Compiling architecture behavioral of entity mux2x1_5B [mux2x1_5b_default]
Compiling architecture behavioral of entity Control_Unit [control_unit_default]
Compiling architecture behavioral of entity ALU_Control [alu_control_default]
Compiling architecture behavioral of entity MainModule [mainmodule_default]
Compiling architecture behavior of entity robottest
Time Resolution for simulation is 1ps.
Waiting for 18 sub-compilation(s) to finish...
Compiled 58 VHDL Units
Built simulation executable D:/Semester 2/Architecture/Project/ProjectMilestone_2/RobotTest_isim_beh.exe
Fuse Memory Usage: 36452 KB
Fuse CPU Usage: 1203 ms
