Release 8.2i - xst I.31
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.23 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.23 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: demo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "demo.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "demo"
Output Format                      : NGC
Target Device                      : CoolRunner2 CPLDs

---- Source Options
Top Module Name                    : demo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : YES
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain

---- Other Options
lso                                : demo.lso
verilog2001                        : YES
safe_implementation                : No
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/IO_strobe_logic.vhd" in Library work.
Architecture low_level_definition of Entity io_strobe_logic is up to date.
Compiling vhdl file "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/arithmatic.vhd" in Library work.
Architecture low_level_definition of Entity arithmetic_process is up to date.
Architecture low_level_definition of Entity addsub8 is up to date.
Compiling vhdl file "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/shift_rotate.vhd" in Library work.
Architecture low_level_definition of Entity shift_rotate is up to date.
Compiling vhdl file "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/logical_bus_processing.vhd" in Library work.
Architecture low_level_definition of Entity logical_bus_processing is up to date.
Compiling vhdl file "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/T_state_and_Reset.vhd" in Library work.
Architecture low_level_definition of Entity t_state_and_reset is up to date.
Compiling vhdl file "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/register_and_flag_enable.vhd" in Library work.
Architecture low_level_definition of Entity register_and_flag_enable is up to date.
Compiling vhdl file "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/carry_flag_logic.vhd" in Library work.
Architecture low_level_definition of Entity carry_flag_logic is up to date.
Compiling vhdl file "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/zero_flag_logic.vhd" in Library work.
Architecture low_level_definition of Entity zero_flag_logic is up to date.
Compiling vhdl file "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/program_counter.vhd" in Library work.
Architecture low_level_definition of Entity program_counter is up to date.
Compiling vhdl file "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/register_bank.vhd" in Library work.
Architecture behavioral of Entity register_bank is up to date.
Architecture behavioral of Entity ram_nx1 is up to date.
Compiling vhdl file "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/stack_ram.vhd" in Library work.
Architecture low_level_definition of Entity stack_ram is up to date.
Architecture behavioral of Entity ram_x1s is up to date.
Compiling vhdl file "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/stack_counter.vhd" in Library work.
Architecture low_level_definition of Entity stack_counter is up to date.
Compiling vhdl file "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/interrupt_capture.vhd" in Library work.
Architecture low_level_definition of Entity interrupt_capture is up to date.
Compiling vhdl file "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/interrupt_logic.vhd" in Library work.
Architecture low_level_definition of Entity interrupt_logic is up to date.
Compiling vhdl file "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/picoblaze.vhd" in Library work.
Architecture behavioral of Entity picoblaze is up to date.
Compiling vhdl file "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/c/demo_test.vhd" in Library work.
Architecture v1 of Entity demo_test is up to date.
Compiling vhdl file "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/demo_test/demo.vhd" in Library work.
Architecture behavioral of Entity demo is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <demo> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <picoblaze> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <demo_test> in library <work> (architecture <v1>).

Analyzing hierarchy for entity <IO_strobe_logic> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <arithmetic_process> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <shift_rotate> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <logical_bus_processing> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <T_state_and_Reset> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <register_and_flag_enable> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <carry_flag_logic> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <zero_flag_logic> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <program_counter> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <register_bank> in library <work> (architecture <behavioral>) with generics.
	M = 3

Analyzing hierarchy for entity <stack_ram> in library <work> (architecture <low_level_definition>) with generics.
	M = 2
	N = 8

Analyzing hierarchy for entity <stack_counter> in library <work> (architecture <low_level_definition>) with generics.
	N = 2

Analyzing hierarchy for entity <interrupt_capture> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <interrupt_logic> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <addsub8> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <ram_Nx1> in library <work> (architecture <behavioral>) with generics.
	M = 3

Analyzing hierarchy for entity <ram_x1s> in library <work> (architecture <behavioral>) with generics.
	M = 2

Building hierarchy successfully finished.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <demo> in library <work> (Architecture <behavioral>).
Entity <demo> analyzed. Unit <demo> generated.

Analyzing Entity <picoblaze> in library <work> (Architecture <behavioral>).
Entity <picoblaze> analyzed. Unit <picoblaze> generated.

Analyzing Entity <IO_strobe_logic> in library <work> (Architecture <low_level_definition>).
Entity <IO_strobe_logic> analyzed. Unit <IO_strobe_logic> generated.

Analyzing Entity <arithmetic_process> in library <work> (Architecture <low_level_definition>).
Entity <arithmetic_process> analyzed. Unit <arithmetic_process> generated.

Analyzing Entity <addsub8> in library <work> (Architecture <low_level_definition>).
Entity <addsub8> analyzed. Unit <addsub8> generated.

Analyzing Entity <shift_rotate> in library <work> (Architecture <low_level_definition>).
Entity <shift_rotate> analyzed. Unit <shift_rotate> generated.

Analyzing Entity <logical_bus_processing> in library <work> (Architecture <low_level_definition>).
Entity <logical_bus_processing> analyzed. Unit <logical_bus_processing> generated.

Analyzing Entity <T_state_and_Reset> in library <work> (Architecture <low_level_definition>).
Entity <T_state_and_Reset> analyzed. Unit <T_state_and_Reset> generated.

Analyzing Entity <register_and_flag_enable> in library <work> (Architecture <low_level_definition>).
Entity <register_and_flag_enable> analyzed. Unit <register_and_flag_enable> generated.

Analyzing Entity <carry_flag_logic> in library <work> (Architecture <low_level_definition>).
Entity <carry_flag_logic> analyzed. Unit <carry_flag_logic> generated.

Analyzing Entity <zero_flag_logic> in library <work> (Architecture <low_level_definition>).
Entity <zero_flag_logic> analyzed. Unit <zero_flag_logic> generated.

Analyzing Entity <program_counter> in library <work> (Architecture <low_level_definition>).
Entity <program_counter> analyzed. Unit <program_counter> generated.

Analyzing generic Entity <register_bank> in library <work> (Architecture <behavioral>).
	M = 3
Entity <register_bank> analyzed. Unit <register_bank> generated.

Analyzing generic Entity <ram_Nx1> in library <work> (Architecture <behavioral>).
	M = 3
Entity <ram_Nx1> analyzed. Unit <ram_Nx1> generated.

Analyzing generic Entity <stack_ram> in library <work> (Architecture <low_level_definition>).
	M = 2
	N = 8
Entity <stack_ram> analyzed. Unit <stack_ram> generated.

Analyzing generic Entity <ram_x1s> in library <work> (Architecture <behavioral>).
	M = 2
Entity <ram_x1s> analyzed. Unit <ram_x1s> generated.

Analyzing generic Entity <stack_counter> in library <work> (Architecture <low_level_definition>).
	N = 2
Entity <stack_counter> analyzed. Unit <stack_counter> generated.

Analyzing Entity <interrupt_capture> in library <work> (Architecture <low_level_definition>).
Entity <interrupt_capture> analyzed. Unit <interrupt_capture> generated.

Analyzing Entity <interrupt_logic> in library <work> (Architecture <low_level_definition>).
Entity <interrupt_logic> analyzed. Unit <interrupt_logic> generated.

Analyzing Entity <demo_test> in library <work> (Architecture <v1>).
Entity <demo_test> analyzed. Unit <demo_test> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <demo_test>.
    Related source file is "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/c/demo_test.vhd".
    Found 256x16-bit ROM for signal <$mux0001> created at line 282.
    Found 16-bit register for signal <dout>.
    Summary:
	inferred   1 ROM(s).
Unit <demo_test> synthesized.


Synthesizing Unit <IO_strobe_logic>.
    Related source file is "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/IO_strobe_logic.vhd".
    Found 1-bit register for signal <read_strobe>.
    Found 1-bit register for signal <write_strobe>.
Unit <IO_strobe_logic> synthesized.


Synthesizing Unit <shift_rotate>.
    Related source file is "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/shift_rotate.vhd".
    Found 1-bit register for signal <carry_out>.
    Found 8-bit register for signal <Y>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <shift_rotate> synthesized.


Synthesizing Unit <logical_bus_processing>.
    Related source file is "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/logical_bus_processing.vhd".
WARNING:Xst:646 - Signal <sel> is assigned but never used.
    Found 8-bit register for signal <Y>.
    Found 1-bit xor2 for signal <$xor0005> created at line 44.
    Found 1-bit xor2 for signal <$xor0008> created at line 44.
    Found 1-bit xor2 for signal <$xor0011> created at line 44.
    Found 1-bit xor2 for signal <$xor0014> created at line 44.
    Found 1-bit xor2 for signal <$xor0017> created at line 44.
    Found 1-bit xor2 for signal <$xor0020> created at line 44.
    Found 1-bit xor2 for signal <$xor0023> created at line 44.
    Found 1-bit xor2 for signal <$xor0026> created at line 44.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   8 Xor(s).
Unit <logical_bus_processing> synthesized.


Synthesizing Unit <T_state_and_Reset>.
    Related source file is "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/T_state_and_Reset.vhd".
    Found 1-bit register for signal <internal_T_state>.
    Found 1-bit register for signal <reset_delay1>.
    Found 1-bit register for signal <reset_delay2>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <T_state_and_Reset> synthesized.


Synthesizing Unit <register_and_flag_enable>.
    Related source file is "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/register_and_flag_enable.vhd".
    Found 1-bit register for signal <arith_or_logical_valid>.
    Found 1-bit register for signal <register_write_valid>.
    Found 1-bit register for signal <returni_or_shift_valid>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <register_and_flag_enable> synthesized.


Synthesizing Unit <carry_flag_logic>.
    Related source file is "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/carry_flag_logic.vhd".
    Found 1-bit register for signal <carry_flag>.
Unit <carry_flag_logic> synthesized.


Synthesizing Unit <zero_flag_logic>.
    Related source file is "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/zero_flag_logic.vhd".
    Found 1-bit register for signal <zero_flag>.
Unit <zero_flag_logic> synthesized.


Synthesizing Unit <program_counter>.
    Related source file is "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/program_counter.vhd".
    Found 8-bit adder for signal <$share0000> created at line 57.
    Found 8-bit register for signal <count_value>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <program_counter> synthesized.


Synthesizing Unit <stack_counter>.
    Related source file is "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/stack_counter.vhd".
    Found 2-bit register for signal <count_value>.
    Found 1-bit xor2 for signal <next_count<1>>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <stack_counter> synthesized.


Synthesizing Unit <interrupt_capture>.
    Related source file is "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/interrupt_capture.vhd".
    Found 1-bit register for signal <active_interrupt_pulse>.
    Found 1-bit register for signal <clean_interrupt>.
Unit <interrupt_capture> synthesized.


Synthesizing Unit <interrupt_logic>.
    Related source file is "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/interrupt_logic.vhd".
    Found 1-bit register for signal <shaddow_carry>.
    Found 1-bit register for signal <shaddow_zero>.
    Found 1-bit register for signal <interrupt_enable>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <interrupt_logic> synthesized.


Synthesizing Unit <addsub8>.
    Related source file is "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/arithmatic.vhd".
    Found 8-bit register for signal <Y>.
    Found 8-bit xor2 for signal <full_addsub>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   8 Xor(s).
Unit <addsub8> synthesized.


Synthesizing Unit <ram_Nx1>.
    Related source file is "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/register_bank.vhd".
    Found 1-bit 8-to-1 multiplexer for signal <spo>.
    Found 1-bit 8-to-1 multiplexer for signal <dpo>.
    Found 8-bit register for signal <rambit>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <ram_Nx1> synthesized.


Synthesizing Unit <ram_x1s>.
    Related source file is "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/stack_ram.vhd".
    Found 1-bit 4-to-1 multiplexer for signal <o>.
    Found 4-bit register for signal <rambit>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <ram_x1s> synthesized.


Synthesizing Unit <arithmetic_process>.
    Related source file is "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/arithmatic.vhd".
    Found 1-bit register for signal <carry_out>.
    Found 1-bit xor2 for signal <modified_carry_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <arithmetic_process> synthesized.


Synthesizing Unit <register_bank>.
    Related source file is "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/register_bank.vhd".
Unit <register_bank> synthesized.


Synthesizing Unit <stack_ram>.
    Related source file is "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/stack_ram.vhd".
    Found 8-bit register for signal <Dout>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <stack_ram> synthesized.


Synthesizing Unit <picoblaze>.
    Related source file is "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/picoblaze.vhd".
WARNING:Xst:1780 - Signal <flip_result> is never used or assigned.
Unit <picoblaze> synthesized.


Synthesizing Unit <demo>.
    Related source file is "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/demo_test/demo.vhd".
WARNING:Xst:646 - Signal <read_strobe> is assigned but never used.
WARNING:Xst:646 - Signal <port_id<7:1>> is assigned but never used.
    Found 8-bit register for signal <output>.
Unit <demo> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 256x16-bit ROM                                        : 1
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Registers                                            : 150
 1-bit register                                        : 147
 16-bit register                                       : 1
 8-bit register                                        : 2
# Multiplexers                                         : 24
 1-bit 4-to-1 multiplexer                              : 8
 1-bit 8-to-1 multiplexer                              : 16
# Xors                                                 : 18
 1-bit xor2                                            : 18

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 256x16-bit ROM                                        : 1
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Registers                                            : 82
 Flip-Flops                                            : 82
# Multiplexers                                         : 24
 1-bit 4-to-1 multiplexer                              : 8
 1-bit 8-to-1 multiplexer                              : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <dout_7> (without init value) has a constant value of 0 in block <demo_test>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <dout_6> (without init value) has a constant value of 0 in block <demo_test>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <dout_5> (without init value) has a constant value of 0 in block <demo_test>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <dout_4> (without init value) has a constant value of 0 in block <demo_test>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <dout_3> (without init value) has a constant value of 0 in block <demo_test>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <dout_1> (without init value) has a constant value of 0 in block <demo_test>.
WARNING:Xst:1710 - FF/Latch  <active_interrupt_pulse> (without init value) has a constant value of 0 in block <interrupt_capture>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <clean_interrupt> (without init value) has a constant value of 0 in block <interrupt_capture>.
INFO:Xst:2261 - The FF/Latch <dout_14> in Unit <demo_test> is equivalent to the following FF/Latch, which will be removed : <dout_12> 
INFO:Xst:2261 - The FF/Latch <dout_10> in Unit <demo_test> is equivalent to the following 2 FFs/Latches, which will be removed : <dout_9> <dout_8> 
INFO:Xst:2261 - The FF/Latch <dout_13> in Unit <demo_test> is equivalent to the following FF/Latch, which will be removed : <dout_2> 

Optimizing unit <demo> ...

Optimizing unit <picoblaze> ...

Optimizing unit <stack_ram> ...

Optimizing unit <register_bank> ...

Optimizing unit <arithmetic_process> ...

Optimizing unit <program_counter> ...

Optimizing unit <demo_test> ...

Optimizing unit <ram_x1s> ...

Optimizing unit <ram_Nx1> ...

Optimizing unit <addsub8> ...

Optimizing unit <interrupt_logic> ...

Optimizing unit <IO_strobe_logic> ...

Optimizing unit <shift_rotate> ...

Optimizing unit <logical_bus_processing> ...

Optimizing unit <T_state_and_Reset> ...

Optimizing unit <register_and_flag_enable> ...

Optimizing unit <carry_flag_logic> ...

Optimizing unit <zero_flag_logic> ...

Optimizing unit <stack_counter> ...

Optimizing unit <interrupt_capture> ...
WARNING:Xst:1710 - FF/Latch  <shaddow_zero> (without init value) has a constant value of 0 in block <interrupt_control>.
WARNING:Xst:1710 - FF/Latch  <shaddow_carry> (without init value) has a constant value of 0 in block <interrupt_control>.
WARNING:Xst:1291 - FF/Latch <interrupt_enable> is unconnected in block <interrupt_control>.
WARNING:Xst:1291 - FF/Latch <read_strobe> is unconnected in block <IO_strobes>.
WARNING:Xst:1290 - Hierarchical block <interrupt_control> is unconnected in block <processor>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <get_interrupt> is unconnected in block <processor>.
   It will be removed from the design.

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : demo.ngr
Top Level Output File Name         : demo
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : YES
Target Technology                  : CoolRunner2 CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 1464
#      AND2                        : 593
#      AND3                        : 31
#      AND4                        : 4
#      AND8                        : 1
#      GND                         : 20
#      INV                         : 473
#      OR2                         : 295
#      OR3                         : 10
#      OR4                         : 2
#      VCC                         : 10
#      XOR2                        : 25
# FlipFlops/Latches                : 163
#      FD                          : 47
#      FDCE                        : 116
# IO Buffers                       : 11
#      IBUF                        : 2
#      OBUF                        : 9
=========================================================================
CPU : 6.78 / 7.03 s | Elapsed : 6.00 / 7.00 s
 
--> 

Total memory usage is 125816 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   18 (   0 filtered)
Number of infos    :    4 (   0 filtered)

