\hypertarget{structGPIO__TypeDef}{}\doxysection{GPIO\+\_\+\+Type\+Def Struct Reference}
\label{structGPIO__TypeDef}\index{GPIO\_TypeDef@{GPIO\_TypeDef}}


General Purpose I/O.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_gac2505d096b6b650f1647b8e0ff8b196b}{MODER}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga910885e4d881c3a459dd11640237107f}{OTYPER}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga0d233d720f18ae2050f9131fa6faf7c6}{OSPEEDR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga44ada3bfbe891e2efc1e06bda4c8014e}{PUPDR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_gacf11156409414ad8841bb0b62959ee96}{IDR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga6fb78f4a978a36032cdeac93ac3c9c8b}{ODR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group__CMSIS_gad2528bbb921532be8116534651b1faee}{BSRRL}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group__CMSIS_gad4b5f8bc936e26e3980686d2aba9d882}{BSRRH}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga95a59d4b1d52be521f3246028be32f3e}{LCKR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga2245603433e102f0fd8a85f7de020755}{AFR}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} \mbox{\hyperlink{structGPIO__TypeDef_aad89462a698e40ec02dba8cfe4e66836}{MODER}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} \mbox{\hyperlink{structGPIO__TypeDef_a72958cf492140948284803f2a2882784}{OTYPER}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} \mbox{\hyperlink{structGPIO__TypeDef_a5244f3d005894ca6fec040bc58285859}{OSPEEDR}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} \mbox{\hyperlink{structGPIO__TypeDef_a4a11e1aa98a9ab4a0a16d2f9912fe6f2}{PUPDR}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} \mbox{\hyperlink{structGPIO__TypeDef_a6a22d5a82836e1ee479de5c7ceced9db}{IDR}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} \mbox{\hyperlink{structGPIO__TypeDef_adaf3115608185f78ce49f2479c10f1dc}{ODR}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} \mbox{\hyperlink{structGPIO__TypeDef_ae240a80a24f2ca7944d31a72452523fe}{BSRR}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} \mbox{\hyperlink{structGPIO__TypeDef_a1c16832c747b566ec02d173925429dfe}{LCKR}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} \mbox{\hyperlink{structGPIO__TypeDef_a6c830dc8c172446e17f52c75f9e59f24}{AFR}} \mbox{[}2\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
General Purpose I/O. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{structGPIO__TypeDef_a6c830dc8c172446e17f52c75f9e59f24}\label{structGPIO__TypeDef_a6c830dc8c172446e17f52c75f9e59f24}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!AFR@{AFR}}
\index{AFR@{AFR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AFR}{AFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} GPIO\+\_\+\+Type\+Def\+::\+AFR\mbox{[}2\mbox{]}}

Alternate Function Registers \mbox{\Hypertarget{structGPIO__TypeDef_ae240a80a24f2ca7944d31a72452523fe}\label{structGPIO__TypeDef_ae240a80a24f2ca7944d31a72452523fe}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!BSRR@{BSRR}}
\index{BSRR@{BSRR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BSRR}{BSRR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} GPIO\+\_\+\+Type\+Def\+::\+BSRR}

Bit Set/\+Reset Register \mbox{\Hypertarget{structGPIO__TypeDef_a6a22d5a82836e1ee479de5c7ceced9db}\label{structGPIO__TypeDef_a6a22d5a82836e1ee479de5c7ceced9db}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!IDR@{IDR}}
\index{IDR@{IDR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IDR}{IDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} GPIO\+\_\+\+Type\+Def\+::\+IDR}

Input Data Register \mbox{\Hypertarget{structGPIO__TypeDef_a1c16832c747b566ec02d173925429dfe}\label{structGPIO__TypeDef_a1c16832c747b566ec02d173925429dfe}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!LCKR@{LCKR}}
\index{LCKR@{LCKR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LCKR}{LCKR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} GPIO\+\_\+\+Type\+Def\+::\+LCKR}

Configuration Lock Register \mbox{\Hypertarget{structGPIO__TypeDef_aad89462a698e40ec02dba8cfe4e66836}\label{structGPIO__TypeDef_aad89462a698e40ec02dba8cfe4e66836}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!MODER@{MODER}}
\index{MODER@{MODER}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MODER}{MODER}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} GPIO\+\_\+\+Type\+Def\+::\+MODER}

Mode Register \mbox{\Hypertarget{structGPIO__TypeDef_adaf3115608185f78ce49f2479c10f1dc}\label{structGPIO__TypeDef_adaf3115608185f78ce49f2479c10f1dc}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!ODR@{ODR}}
\index{ODR@{ODR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ODR}{ODR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} GPIO\+\_\+\+Type\+Def\+::\+ODR}

Output Data Register \mbox{\Hypertarget{structGPIO__TypeDef_a5244f3d005894ca6fec040bc58285859}\label{structGPIO__TypeDef_a5244f3d005894ca6fec040bc58285859}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!OSPEEDR@{OSPEEDR}}
\index{OSPEEDR@{OSPEEDR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OSPEEDR}{OSPEEDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} GPIO\+\_\+\+Type\+Def\+::\+OSPEEDR}

Output Speed Register \mbox{\Hypertarget{structGPIO__TypeDef_a72958cf492140948284803f2a2882784}\label{structGPIO__TypeDef_a72958cf492140948284803f2a2882784}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!OTYPER@{OTYPER}}
\index{OTYPER@{OTYPER}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OTYPER}{OTYPER}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} GPIO\+\_\+\+Type\+Def\+::\+OTYPER}

Output Type Register \mbox{\Hypertarget{structGPIO__TypeDef_a4a11e1aa98a9ab4a0a16d2f9912fe6f2}\label{structGPIO__TypeDef_a4a11e1aa98a9ab4a0a16d2f9912fe6f2}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!PUPDR@{PUPDR}}
\index{PUPDR@{PUPDR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PUPDR}{PUPDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} GPIO\+\_\+\+Type\+Def\+::\+PUPDR}

Pull-\/up/\+Pull-\/down Register 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
CMSIS/\+Inc/\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}}\item 
drivers/\+Inc/\mbox{\hyperlink{stm32f401xx_8h}{stm32f401xx.\+h}}\end{DoxyCompactItemize}
