// Seed: 2212707325
module module_0 (
    input supply1 id_0,
    output wand id_1,
    input supply1 id_2,
    input supply0 id_3,
    input wor id_4,
    output wire id_5,
    input wand id_6,
    input tri id_7,
    output supply0 id_8,
    input supply1 id_9,
    input tri id_10,
    input wor id_11,
    input tri1 id_12,
    input tri id_13,
    output wand id_14,
    input supply1 id_15,
    output wand id_16
);
  assign {id_4 - 1, id_0} = id_2;
endmodule
module module_1 (
    input  uwire   id_0,
    output supply0 id_1
);
  wire id_3, id_4, id_5;
  module_0(
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1
  );
  wire id_6;
  wire id_7;
  assign id_6 = id_6;
  wire id_8;
endmodule
