J:/FYP/RISC-V_CPU/Phase_2.2_test/rtl/pc_reg.v {1 {vlog -work work -stats=none J:/FYP/RISC-V_CPU/Phase_2.2_test/rtl/pc_reg.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module pc_reg

Top level modules:
	pc_reg

} {} {}} J:/FYP/RISC-V_CPU/Phase_2.2_test/rtl/id_ex.v {1 {vlog -work work -stats=none J:/FYP/RISC-V_CPU/Phase_2.2_test/rtl/id_ex.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module id_ex

Top level modules:
	id_ex

} {} {}} J:/FYP/RISC-V_CPU/Phase_2.2_test/rtl/if_id.v {1 {vlog -work work -stats=none J:/FYP/RISC-V_CPU/Phase_2.2_test/rtl/if_id.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module if_id

Top level modules:
	if_id

} {} {}} J:/FYP/RISC-V_CPU/Phase_2.2_test/rtl/id.v {1 {vlog -work work -stats=none J:/FYP/RISC-V_CPU/Phase_2.2_test/rtl/id.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module id

Top level modules:
	id

} {} {}} J:/FYP/RISC-V_CPU/Phase_2.2_test/rtl/ex.v {1 {vlog -work work -stats=none J:/FYP/RISC-V_CPU/Phase_2.2_test/rtl/ex.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ex

Top level modules:
	ex

} {} {}} J:/FYP/RISC-V_CPU/Phase_2.2_test/rtl/defines.v {1 {vlog -work work -stats=none J:/FYP/RISC-V_CPU/Phase_2.2_test/rtl/defines.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016

} {} {}} J:/FYP/RISC-V_CPU/Phase_2.2_test/rtl/rom.v {1 {vlog -work work -stats=none J:/FYP/RISC-V_CPU/Phase_2.2_test/rtl/rom.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module rom

Top level modules:
	rom

} {} {}} J:/FYP/RISC-V_CPU/Phase_2.2_test/rtl/open_risc_v.v {1 {vlog -work work -stats=none J:/FYP/RISC-V_CPU/Phase_2.2_test/rtl/open_risc_v.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module open_risc_v

Top level modules:
	open_risc_v

} {} {}} J:/FYP/RISC-V_CPU/Phase_2.2_test/tb/open_risc_v_soc.v {1 {vlog -work work -stats=none J:/FYP/RISC-V_CPU/Phase_2.2_test/tb/open_risc_v_soc.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module open_risc_v_soc

Top level modules:
	open_risc_v_soc

} {} {}} J:/FYP/RISC-V_CPU/Phase_2.2_test/rtl/regs.v {1 {vlog -work work -stats=none J:/FYP/RISC-V_CPU/Phase_2.2_test/rtl/regs.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module regs

Top level modules:
	regs

} {} {}} J:/FYP/RISC-V_CPU/Phase_2.2_test/rtl/ifetch.v {1 {vlog -work work -stats=none J:/FYP/RISC-V_CPU/Phase_2.2_test/rtl/ifetch.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ifetch

Top level modules:
	ifetch

} {} {}} J:/FYP/RISC-V_CPU/Phase_2.2_test/rtl/ctrl.v {1 {vlog -work work -stats=none J:/FYP/RISC-V_CPU/Phase_2.2_test/rtl/ctrl.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ctrl

Top level modules:
	ctrl

} {} {}}
