#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000014e5f77a7f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000014e5f77a980 .scope module, "register_file_tb" "register_file_tb" 3 9;
 .timescale -9 -12;
v0000014e5f7cca30_0 .var "clk", 0 0;
v0000014e5f7cc5d0_0 .var "data", 31 0;
v0000014e5f7ccdf0_0 .var "rd", 4 0;
v0000014e5f7cc530_0 .var "rs1", 4 0;
v0000014e5f7cc990_0 .net "rs1Data", 31 0, L_0000014e5f77b540;  1 drivers
v0000014e5f7cc670_0 .var "rs2", 4 0;
v0000014e5f7cc490_0 .net "rs2Data", 31 0, L_0000014e5f77b5b0;  1 drivers
v0000014e5f7ccad0_0 .var "writeEnable", 0 0;
S_0000014e5f742770 .scope module, "dut" "register_file" 3 21, 4 5 0, S_0000014e5f77a980;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "rs1";
    .port_info 1 /INPUT 5 "rs2";
    .port_info 2 /INPUT 5 "rd";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "writeEnable";
    .port_info 5 /INPUT 32 "data";
    .port_info 6 /OUTPUT 32 "rs1Data";
    .port_info 7 /OUTPUT 32 "rs2Data";
L_0000014e5f77b540 .functor BUFZ 32, L_0000014e5f7cc7b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000014e5f77b5b0 .functor BUFZ 32, L_0000014e5f7cc850, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000014e5f77ab10_0 .net *"_ivl_0", 31 0, L_0000014e5f7cc7b0;  1 drivers
v0000014e5f77abb0_0 .net *"_ivl_10", 6 0, L_0000014e5f7ccc10;  1 drivers
L_0000014e5f7cd040 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014e5f8fb520_0 .net *"_ivl_13", 1 0, L_0000014e5f7cd040;  1 drivers
v0000014e5f8fb5c0_0 .net *"_ivl_2", 6 0, L_0000014e5f7cc710;  1 drivers
L_0000014e5f7ccff8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014e5f8fbd30_0 .net *"_ivl_5", 1 0, L_0000014e5f7ccff8;  1 drivers
v0000014e5f8fbdd0_0 .net *"_ivl_8", 31 0, L_0000014e5f7cc850;  1 drivers
v0000014e5f8fbe70_0 .net "clk", 0 0, v0000014e5f7cca30_0;  1 drivers
v0000014e5f8fbf10_0 .net "data", 31 0, v0000014e5f7cc5d0_0;  1 drivers
v0000014e5f742900_0 .net "rd", 4 0, v0000014e5f7ccdf0_0;  1 drivers
v0000014e5f7429a0 .array "registers", 0 31, 31 0;
v0000014e5f742a40_0 .net "rs1", 4 0, v0000014e5f7cc530_0;  1 drivers
v0000014e5f742ae0_0 .net "rs1Data", 31 0, L_0000014e5f77b540;  alias, 1 drivers
v0000014e5f7cc3f0_0 .net "rs2", 4 0, v0000014e5f7cc670_0;  1 drivers
v0000014e5f7cc210_0 .net "rs2Data", 31 0, L_0000014e5f77b5b0;  alias, 1 drivers
v0000014e5f7cc350_0 .net "writeEnable", 0 0, v0000014e5f7ccad0_0;  1 drivers
E_0000014e5f767c80 .event negedge, v0000014e5f8fbe70_0;
L_0000014e5f7cc7b0 .array/port v0000014e5f7429a0, L_0000014e5f7cc710;
L_0000014e5f7cc710 .concat [ 5 2 0 0], v0000014e5f7cc530_0, L_0000014e5f7ccff8;
L_0000014e5f7cc850 .array/port v0000014e5f7429a0, L_0000014e5f7ccc10;
L_0000014e5f7ccc10 .concat [ 5 2 0 0], v0000014e5f7cc670_0, L_0000014e5f7cd040;
    .scope S_0000014e5f742770;
T_0 ;
    %wait E_0000014e5f767c80;
    %load/vec4 v0000014e5f7cc350_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0000014e5f742900_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000014e5f8fbf10_0;
    %load/vec4 v0000014e5f742900_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014e5f7429a0, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000014e5f77a980;
T_1 ;
    %vpi_call/w 3 34 "$dumpfile", "register_file_tb.vcd" {0 0 0};
    %vpi_call/w 3 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000014e5f77a980 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014e5f7cca30_0, 0, 1;
T_1.0 ;
    %delay 5000, 0;
    %load/vec4 v0000014e5f7cca30_0;
    %inv;
    %store/vec4 v0000014e5f7cca30_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0000014e5f77a980;
T_2 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000014e5f7cc530_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000014e5f7cc670_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000014e5f7ccdf0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014e5f7ccad0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014e5f7cc5d0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014e5f7ccad0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000014e5f7cc530_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000014e5f7ccdf0_0, 0, 5;
    %pushi/vec4 123, 0, 32;
    %store/vec4 v0000014e5f7cc5d0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014e5f7ccad0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000014e5f7cc670_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000014e5f7ccdf0_0, 0, 5;
    %pushi/vec4 321, 0, 32;
    %store/vec4 v0000014e5f7cc5d0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014e5f7ccad0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000014e5f7cc530_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000014e5f7cc670_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000014e5f7ccdf0_0, 0, 5;
    %pushi/vec4 99, 0, 32;
    %store/vec4 v0000014e5f7cc5d0_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014e5f7ccad0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000014e5f7cc530_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000014e5f7ccdf0_0, 0, 5;
    %pushi/vec4 2121, 0, 32;
    %store/vec4 v0000014e5f7cc5d0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014e5f7ccad0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000014e5f7cc530_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000014e5f7cc670_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000014e5f7ccdf0_0, 0, 5;
    %pushi/vec4 199, 0, 32;
    %store/vec4 v0000014e5f7cc5d0_0, 0, 32;
    %delay 20000, 0;
    %vpi_call/w 3 87 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "register_file_tb.sv";
    "register_file.sv";
