
---------- Begin Simulation Statistics ----------
final_tick                               1391863531000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 287044                       # Simulator instruction rate (inst/s)
host_mem_usage                                4562596                       # Number of bytes of host memory used
host_op_rate                                   486459                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4876.73                       # Real time elapsed on the host
host_tick_rate                               52908770                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1399837585                       # Number of instructions simulated
sim_ops                                    2372328795                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.258022                       # Number of seconds simulated
sim_ticks                                258021913750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       224117                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        448279                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           39                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     10969878                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    117176581                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     38255282                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     64930034                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     26674752                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     124642886                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       2639321                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      6135022                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       361023555                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      313792192                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     10970381                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         57167651                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     34276069                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls            6                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    423322649                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    349837583                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    591390416                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    453502945                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.304050                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.326371                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    275445130     60.74%     60.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     69534615     15.33%     76.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     22675206      5.00%     81.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     26469017      5.84%     86.91% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     13534088      2.98%     89.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      4493584      0.99%     90.88% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      3241138      0.71%     91.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3834098      0.85%     92.44% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     34276069      7.56%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    453502945                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts           157352                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1587937                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       590654157                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           104027389                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       735700      0.12%      0.12% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    451836507     76.40%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult          343      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv          153      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            8      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu           32      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt           56      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc          112      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    104027355     17.59%     94.12% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     34633036      5.86%     99.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead           34      0.00%     99.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite       157080      0.03%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    591390416                       # Class of committed instruction
system.switch_cpus_1.commit.refs            138817505                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         349837583                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           591390416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.475095                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.475095                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    272627121                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1177447711                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       66896240                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       134794043                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     11001127                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     30680699                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         147384358                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses             1983401                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          44938803                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              516911                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         124642886                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        82980262                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           414963826                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      2537283                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          160                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            769089095                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          519                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus_1.fetch.PendingTrapStallCycles         4990                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      22002254                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles                2                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.241535                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     90028611                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     40894603                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.490356                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    515999241                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.478755                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.408167                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      311435709     60.36%     60.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       11877798      2.30%     62.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       15061435      2.92%     65.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       11595663      2.25%     67.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       10104176      1.96%     69.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       18108141      3.51%     73.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       10776894      2.09%     75.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        9685883      1.88%     77.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      117353542     22.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    515999241                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads          279732                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes          78616                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                 44586                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     13195393                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       73777668                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.637569                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          195643877                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         44932470                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     104459248                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    181877110                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           77                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       948255                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     65184324                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1014614150                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    150711407                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     27064069                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    845057207                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      1171806                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     18809787                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     11001127                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     20952522                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      1026307                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     13953203                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        70766                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        39228                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        53981                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     77849721                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     30394208                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        39228                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     11882615                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1312778                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       954772629                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           824740983                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.664326                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       634280251                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.598199                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            830548911                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1292807087                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     708350513                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.677922                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.677922                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      3053179      0.35%      0.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    663373085     76.06%     76.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult          363      0.00%     76.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv          157      0.00%     76.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd           11      0.00%     76.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     76.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt         6580      0.00%     76.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     76.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     76.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     76.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     76.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     76.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     76.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     76.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu           38      0.00%     76.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     76.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt           66      0.00%     76.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       104647      0.01%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt        39913      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    158175571     18.14%     94.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     47210302      5.41%     99.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead           59      0.00%     99.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite       157305      0.02%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    872121276                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses        308727                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads       621133                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses       242071                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes       958096                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           9540075                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.010939                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       7481455     78.42%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            5      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            1      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            3      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     78.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1980954     20.76%     99.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        77594      0.81%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            2      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           61      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    878299445                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   2271474500                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    824498912                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1436916517                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1014613944                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       872121276                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded          206                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    423223733                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      2313765                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved          200                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    615127266                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    515999241                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.690160                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.193606                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    255470530     49.51%     49.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     59724572     11.57%     61.08% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     51291181      9.94%     71.02% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     37793210      7.32%     78.35% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     36126205      7.00%     85.35% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     29763313      5.77%     91.12% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     24813709      4.81%     95.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     13901095      2.69%     98.62% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      7115426      1.38%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    515999241                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.690014                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          82980939                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                 741                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     30772233                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     17988511                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    181877110                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     65184324                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     361393349                       # number of misc regfile reads
system.switch_cpus_1.numCycles              516043827                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     170866408                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    743940138                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     45552485                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       83042394                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     13565757                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      4164752                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   2848562370                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1120362138                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1361383533                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       146741114                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     37054987                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     11001127                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    104347800                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      617443395                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      2387660                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   1819030346                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles          388                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            8                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       142281804                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            8                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         1433937367                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        2092759185                       # The number of ROB writes
system.switch_cpus_1.timesIdled                   374                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5770000                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          899                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11340914                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            899                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      5003900                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops         5472                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      9921435                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops           5472                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              99103                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       151834                       # Transaction distribution
system.membus.trans_dist::CleanEvict            72283                       # Transaction distribution
system.membus.trans_dist::ReadExReq            125059                       # Transaction distribution
system.membus.trans_dist::ReadExResp           125059                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         99103                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       672441                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       672441                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 672441                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     24063744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     24063744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24063744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            224162                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  224162    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              224162                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1110348000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1186577750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1391863531000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1391863531000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1391863531000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1391863531000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1391863531000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1391863531000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1391863531000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4634736                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1916868                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          636                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4441343                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          199081                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         199081                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           936180                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          936180                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       4634737                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1909                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17109002                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17110911                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        81408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    429127424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              429208832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          787931                       # Total snoops (count)
system.tol2bus.snoopTraffic                  50050048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6557929                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000138                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011727                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6557027     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    902      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6557929                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6805929000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8454960500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            954000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1391863531000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst           57                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       653321                       # number of demand (read+write) hits
system.l2.demand_hits::total                   653378                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst           57                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       653321                       # number of overall hits
system.l2.overall_hits::total                  653378                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          580                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      4916959                       # number of demand (read+write) misses
system.l2.demand_misses::total                4917539                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          580                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      4916959                       # number of overall misses
system.l2.overall_misses::total               4917539                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     58704500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 155608074500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     155666779000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     58704500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 155608074500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    155666779000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          637                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      5570280                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5570917                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          637                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      5570280                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5570917                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.910518                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.882713                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.882716                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.910518                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.882713                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.882716                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 101214.655172                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 31647.218230                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 31655.423373                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 101214.655172                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 31647.218230                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 31655.423373                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              782032                       # number of writebacks
system.l2.writebacks::total                    782032                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          580                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      4916959                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4917539                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          580                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      4916959                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4917539                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     52914500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 106438484500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 106491399000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     52914500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 106438484500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 106491399000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.910518                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.882713                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.882716                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.910518                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.882713                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.882716                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 91231.896552                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 21647.218230                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 21655.425407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 91231.896552                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 21647.218230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 21655.425407                       # average overall mshr miss latency
system.l2.replacements                         782459                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1134836                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1134836                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1134836                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1134836                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          636                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              636                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          636                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          636                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      4135124                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       4135124                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data       112766                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               112766                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data        86315                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              86315                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data       199081                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           199081                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.433567                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.433567                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data        86315                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         86315                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data   1427914500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1427914500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.433567                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.433567                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16543.063199                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16543.063199                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       240188                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                240188                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       695992                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              695992                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  28146460000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   28146460000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       936180                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            936180                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.743438                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.743438                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 40440.780929                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 40440.780929                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       695992                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         695992                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  21186540000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  21186540000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.743438                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.743438                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 30440.780929                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 30440.780929                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst           57                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       413133                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             413190                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          580                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      4220967                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          4221547                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     58704500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 127461614500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 127520319000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          637                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      4634100                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        4634737                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.910518                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.910849                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.910849                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 101214.655172                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 30197.254444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 30207.011553                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          580                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      4220967                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      4221547                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     52914500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  85251944500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  85304859000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.910518                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.910849                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.910849                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 91231.896552                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 20197.254444                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 20207.013922                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1391863531000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4068.587531                       # Cycle average of tags in use
system.l2.tags.total_refs                     2207056                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1139563                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.936756                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4068.587531                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.993308                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993308                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4093                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          202                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          918                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2082                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          891                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999268                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  91862784                       # Number of tag accesses
system.l2.tags.data_accesses                 91862784                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1391863531000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst            4                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data      4693372                       # number of demand (read+write) hits
system.l3.demand_hits::total                  4693376                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst            4                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data      4693372                       # number of overall hits
system.l3.overall_hits::total                 4693376                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          575                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       223587                       # number of demand (read+write) misses
system.l3.demand_misses::total                 224162                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          575                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       223587                       # number of overall misses
system.l3.overall_misses::total                224162                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     49366500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  17895099000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      17944465500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     49366500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  17895099000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     17944465500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          579                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      4916959                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              4917538                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          579                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      4916959                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             4917538                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.993092                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.045473                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.045584                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.993092                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.045473                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.045584                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 85854.782609                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 80036.401938                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 80051.326719                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 85854.782609                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 80036.401938                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 80051.326719                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              151834                       # number of writebacks
system.l3.writebacks::total                    151834                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          575                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       223587                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            224162                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          575                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       223587                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           224162                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     43616500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  15659229000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  15702845500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     43616500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  15659229000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  15702845500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.993092                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.045473                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.045584                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.993092                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.045473                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.045584                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 75854.782609                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 70036.401938                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 70051.326719                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 75854.782609                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 70036.401938                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 70051.326719                       # average overall mshr miss latency
system.l3.replacements                         229060                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       782031                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           782031                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       782031                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       782031                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          529                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           529                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data        86315                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                86315                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data        86315                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total            86315                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data       570933                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                570933                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       125059                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              125059                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data   9870535000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    9870535000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       695992                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            695992                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.179685                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.179685                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 78927.026444                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 78927.026444                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       125059                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         125059                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   8619945000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   8619945000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.179685                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.179685                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 68927.026444                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 68927.026444                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst            4                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      4122439                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            4122443                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          575                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data        98528                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total            99103                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     49366500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data   8024564000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total   8073930500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          579                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      4220967                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        4221546                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.993092                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.023343                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.023476                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 85854.782609                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 81444.503085                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 81470.091723                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          575                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data        98528                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total        99103                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     43616500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data   7039284000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total   7082900500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.993092                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.023343                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.023476                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 75854.782609                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 71444.503085                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 71470.091723                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1391863531000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        65536                       # Cycle average of tags in use
system.l3.tags.total_refs                    11243353                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    294596                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     38.165328                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     539.169200                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst         5.851438                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data     14339.291570                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data 11716.243368                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    68.872390                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 38866.572034                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.008227                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000089                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.218800                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.178776                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.001051                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.593057                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          147                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          726                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         3442                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         7833                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        53388                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 158972020                       # Number of tag accesses
system.l3.tags.data_accesses                158972020                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1391863531000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           4221546                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       933865                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         4212777                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq           86315                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp          86315                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           695992                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          695992                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       4221546                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     14925288                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    364772416                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          229060                       # Total snoops (count)
system.tol3bus.snoopTraffic                   9717376                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          5232913                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.001046                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.032320                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                5227441     99.90%     99.90% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   5472      0.10%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            5232913                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         5742748500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        7419464500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.9                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1391863531000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        36800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     14309568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14346368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        36800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         36800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9717376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9717376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          575                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       223587                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              224162                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       151834                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             151834                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       142624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     55458731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              55601355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       142624                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           142624                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       37661049                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             37661049                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       37661049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       142624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     55458731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             93262404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    151834.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       575.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    223390.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.039761980500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8940                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8940                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              659934                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             143223                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      224162                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     151834                       # Number of write requests accepted
system.mem_ctrls.readBursts                    224162                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   151834                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    197                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10052                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.25                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2305472000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1119825000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6504815750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10293.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29043.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   184718                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  112396                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                224162                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               151834                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  220321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        78659                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    305.741797                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   184.406959                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   311.459552                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        29446     37.44%     37.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16585     21.08%     58.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8613     10.95%     69.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5916      7.52%     76.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4253      5.41%     82.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2928      3.72%     86.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2219      2.82%     88.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1992      2.53%     91.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6707      8.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        78659                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8940                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.051566                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     58.857568                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8806     98.50%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           61      0.68%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           27      0.30%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           20      0.22%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           13      0.15%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            5      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8940                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8940                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.981320                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.950805                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.020425                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4580     51.23%     51.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               95      1.06%     52.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4127     46.16%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              129      1.44%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.09%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8940                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14333760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9716032                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14346368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9717376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        55.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        37.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     55.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     37.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  258042384000                       # Total gap between requests
system.mem_ctrls.avgGap                     686290.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        36800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     14296960                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9716032                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 142623.544896484585                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 55409867.294653378427                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 37655840.384991332889                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          575                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       223587                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       151834                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     19942250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   6484873500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6317177745250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     34682.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     29003.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  41605817.84                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            283093860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            150464160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           805570500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          401689440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     20367940320.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      27196437360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      76178151840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       125383347480                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        485.940693                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 197684906000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8615880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  51721127750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            278567100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            148046745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           793539600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          390774420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     20367940320.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      27899120820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      75586418400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       125464407405                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        486.254852                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 196135048500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8615880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  53270985250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1391863531000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1358099136                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     67511480                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     82979142                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1508589758                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1358099136                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     67511480                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     82979142                       # number of overall hits
system.cpu.icache.overall_hits::total      1508589758                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2054                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst         1120                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3174                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2054                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst         1120                       # number of overall misses
system.cpu.icache.overall_misses::total          3174                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     90607999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     90607999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     90607999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     90607999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1358101190                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     67511480                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     82980262                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1508592932                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1358101190                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     67511480                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     82980262                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1508592932                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 80899.999107                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28546.943604                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 80899.999107                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28546.943604                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          301                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    37.625000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2178                       # number of writebacks
system.cpu.icache.writebacks::total              2178                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          483                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          483                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          483                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          483                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          637                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          637                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          637                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          637                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     60276500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     60276500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     60276500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     60276500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 94625.588697                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 94625.588697                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 94625.588697                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 94625.588697                       # average overall mshr miss latency
system.cpu.icache.replacements                   2178                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1358099136                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     67511480                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     82979142                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1508589758                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2054                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst         1120                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3174                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     90607999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     90607999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1358101190                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     67511480                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     82980262                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1508592932                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 80899.999107                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28546.943604                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          483                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          483                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          637                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          637                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     60276500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     60276500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 94625.588697                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 94625.588697                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1391863531000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.311137                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1508592448                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2690                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          560815.036431                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   489.792725                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    21.518412                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.956626                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.042028                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998655                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          348                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6034374418                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6034374418                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1391863531000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1391863531000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1391863531000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1391863531000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1391863531000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1391863531000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1391863531000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    418699673                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     20885591                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    159722691                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        599307955                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    418699673                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     20885591                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    159722691                       # number of overall hits
system.cpu.dcache.overall_hits::total       599307955                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     15095661                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       594608                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      8392521                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       24082790                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     15095661                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       594608                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      8392521                       # number of overall misses
system.cpu.dcache.overall_misses::total      24082790                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  19325854000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 277537898837                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 296863752837                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  19325854000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 277537898837                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 296863752837                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    433795334                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     21480199                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    168115212                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    623390745                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    433795334                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     21480199                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    168115212                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    623390745                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034799                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.027682                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.049921                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038632                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034799                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.027682                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.049921                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038632                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 32501.839868                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 33069.669869                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12326.800709                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 32501.839868                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 33069.669869                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12326.800709                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     19840353                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1001                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1131346                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              16                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.536945                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    62.562500                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5763145                       # number of writebacks
system.cpu.dcache.writebacks::total           5763145                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      2623174                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2623174                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      2623174                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2623174                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       594608                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      5769347                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6363955                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       594608                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      5769347                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6363955                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  18731246000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 174451584837                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 193182830837                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  18731246000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 174451584837                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 193182830837                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.027682                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.034318                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010209                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.027682                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.034318                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010209                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 31501.839868                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 30237.665517                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30355.782031                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 31501.839868                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 30237.665517                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30355.782031                       # average overall mshr miss latency
system.cpu.dcache.replacements               19764562                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    311145526                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     17716162                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    126061590                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       454923278                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     10610433                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       451504                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      7257260                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      18319197                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  14303633000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 240790583500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 255094216500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    321755959                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18167666                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    133318850                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    473242475                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032977                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.024852                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.054435                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038710                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 31679.969613                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 33179.269242                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13924.967153                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      2623158                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2623158                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       451504                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      4634102                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5085606                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  13852129000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 138839555500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 152691684500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.024852                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.034760                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010746                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 30679.969613                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 29960.401282                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30024.285110                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    107554147                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      3169429                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     33661101                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      144384677                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4485228                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       143104                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      1135261                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5763593                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   5022221000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  36747315337                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  41769536337                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    112039375                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3312533                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     34796362                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    150148270                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040033                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.043201                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.032626                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.038386                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 35094.903008                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 32369.045829                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  7247.134962                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data           16                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           16                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       143104                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      1135245                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1278349                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   4879117000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  35612029337                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  40491146337                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.043201                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.032625                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008514                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 34094.903008                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 31369.465919                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31674.563313                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1391863531000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995776                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           620945893                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          19765074                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.416320                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   377.549782                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    39.535534                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    94.910460                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.737402                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.077218                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.185372                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          398                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2513328054                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2513328054                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1391863531000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1026110788500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 365752742500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
