/*
   Copyright (c) 2015 Broadcom
   All Rights Reserved

    <:label-BRCM:2015:DUAL/GPL:standard

    Unless you and Broadcom execute a separate written software license
    agreement governing use of this software, this software is licensed
    to you under the terms of the GNU General Public License version 2
    (the "GPL"), available at http://www.broadcom.com/licenses/GPLv2.php,
    with the following added to such license:

       As a special exception, the copyright holders of this software give
       you permission to link this software with independent modules, and
       to copy and distribute the resulting executable under terms of your
       choice, provided that you also meet, for each linked independent
       module, the terms and conditions of the license of that module.
       An independent module is a module which is not derived from this
       software.  The special exception does not apply to any modifications
       of the software.

    Not withstanding the above, under no circumstances may you combine
    this software in any way with any other Broadcom software provided
    under a license other than the GPL, without Broadcom's express prior
    written consent.

:>
*/


#ifndef _XRDP_PSRAM_AG_H_
#define _XRDP_PSRAM_AG_H_

#include "ru_types.h"

#define PSRAM_CONFIGURATIONS_CTRL_PERM_EN_FIELD_MASK 0x00000001
#define PSRAM_CONFIGURATIONS_CTRL_PERM_EN_FIELD_WIDTH 1
#define PSRAM_CONFIGURATIONS_CTRL_PERM_EN_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_CONFIGURATIONS_CTRL_PERM_EN_FIELD;
#endif
#define PSRAM_CONFIGURATIONS_CTRL_COMB_EN_FIELD_MASK 0x00000002
#define PSRAM_CONFIGURATIONS_CTRL_COMB_EN_FIELD_WIDTH 1
#define PSRAM_CONFIGURATIONS_CTRL_COMB_EN_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_CONFIGURATIONS_CTRL_COMB_EN_FIELD;
#endif
#define PSRAM_CONFIGURATIONS_CTRL_COMB_FULL_FIELD_MASK 0x00000004
#define PSRAM_CONFIGURATIONS_CTRL_COMB_FULL_FIELD_WIDTH 1
#define PSRAM_CONFIGURATIONS_CTRL_COMB_FULL_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_CONFIGURATIONS_CTRL_COMB_FULL_FIELD;
#endif
#define PSRAM_CONFIGURATIONS_CTRL_BANKS8_FIELD_MASK 0x00000008
#define PSRAM_CONFIGURATIONS_CTRL_BANKS8_FIELD_WIDTH 1
#define PSRAM_CONFIGURATIONS_CTRL_BANKS8_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_CONFIGURATIONS_CTRL_BANKS8_FIELD;
#endif
#define PSRAM_CONFIGURATIONS_CTRL_UB0_REQIN_ESWAP_FIELD_MASK 0x00000010
#define PSRAM_CONFIGURATIONS_CTRL_UB0_REQIN_ESWAP_FIELD_WIDTH 1
#define PSRAM_CONFIGURATIONS_CTRL_UB0_REQIN_ESWAP_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_CONFIGURATIONS_CTRL_UB0_REQIN_ESWAP_FIELD;
#endif
#define PSRAM_CONFIGURATIONS_CTRL_UB0_REPOUT_ESWAP_FIELD_MASK 0x00000020
#define PSRAM_CONFIGURATIONS_CTRL_UB0_REPOUT_ESWAP_FIELD_WIDTH 1
#define PSRAM_CONFIGURATIONS_CTRL_UB0_REPOUT_ESWAP_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_CONFIGURATIONS_CTRL_UB0_REPOUT_ESWAP_FIELD;
#endif
#define PSRAM_CONFIGURATIONS_CTRL_UB1_REQIN_ESWAP_FIELD_MASK 0x00000040
#define PSRAM_CONFIGURATIONS_CTRL_UB1_REQIN_ESWAP_FIELD_WIDTH 1
#define PSRAM_CONFIGURATIONS_CTRL_UB1_REQIN_ESWAP_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_CONFIGURATIONS_CTRL_UB1_REQIN_ESWAP_FIELD;
#endif
#define PSRAM_CONFIGURATIONS_CTRL_UB1_REPOUT_ESWAP_FIELD_MASK 0x00000080
#define PSRAM_CONFIGURATIONS_CTRL_UB1_REPOUT_ESWAP_FIELD_WIDTH 1
#define PSRAM_CONFIGURATIONS_CTRL_UB1_REPOUT_ESWAP_FIELD_SHIFT 7
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_CONFIGURATIONS_CTRL_UB1_REPOUT_ESWAP_FIELD;
#endif
#define PSRAM_CONFIGURATIONS_CTRL_UB2_REQIN_ESWAP_FIELD_MASK 0x00000100
#define PSRAM_CONFIGURATIONS_CTRL_UB2_REQIN_ESWAP_FIELD_WIDTH 1
#define PSRAM_CONFIGURATIONS_CTRL_UB2_REQIN_ESWAP_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_CONFIGURATIONS_CTRL_UB2_REQIN_ESWAP_FIELD;
#endif
#define PSRAM_CONFIGURATIONS_CTRL_UB2_REPOUT_ESWAP_FIELD_MASK 0x00000200
#define PSRAM_CONFIGURATIONS_CTRL_UB2_REPOUT_ESWAP_FIELD_WIDTH 1
#define PSRAM_CONFIGURATIONS_CTRL_UB2_REPOUT_ESWAP_FIELD_SHIFT 9
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_CONFIGURATIONS_CTRL_UB2_REPOUT_ESWAP_FIELD;
#endif
#define PSRAM_CONFIGURATIONS_CTRL_UB3_REQIN_ESWAP_FIELD_MASK 0x00000400
#define PSRAM_CONFIGURATIONS_CTRL_UB3_REQIN_ESWAP_FIELD_WIDTH 1
#define PSRAM_CONFIGURATIONS_CTRL_UB3_REQIN_ESWAP_FIELD_SHIFT 10
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_CONFIGURATIONS_CTRL_UB3_REQIN_ESWAP_FIELD;
#endif
#define PSRAM_CONFIGURATIONS_CTRL_UB3_REPOUT_ESWAP_FIELD_MASK 0x00000800
#define PSRAM_CONFIGURATIONS_CTRL_UB3_REPOUT_ESWAP_FIELD_WIDTH 1
#define PSRAM_CONFIGURATIONS_CTRL_UB3_REPOUT_ESWAP_FIELD_SHIFT 11
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_CONFIGURATIONS_CTRL_UB3_REPOUT_ESWAP_FIELD;
#endif
#define PSRAM_CONFIGURATIONS_CTRL_COH_EN_EC0_FIELD_MASK 0x00001000
#define PSRAM_CONFIGURATIONS_CTRL_COH_EN_EC0_FIELD_WIDTH 1
#define PSRAM_CONFIGURATIONS_CTRL_COH_EN_EC0_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_CONFIGURATIONS_CTRL_COH_EN_EC0_FIELD;
#endif
#define PSRAM_CONFIGURATIONS_CTRL_COH_EN_EC1_FIELD_MASK 0x00002000
#define PSRAM_CONFIGURATIONS_CTRL_COH_EN_EC1_FIELD_WIDTH 1
#define PSRAM_CONFIGURATIONS_CTRL_COH_EN_EC1_FIELD_SHIFT 13
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_CONFIGURATIONS_CTRL_COH_EN_EC1_FIELD;
#endif
#define PSRAM_CONFIGURATIONS_CTRL_COH_EN_EC2_FIELD_MASK 0x00004000
#define PSRAM_CONFIGURATIONS_CTRL_COH_EN_EC2_FIELD_WIDTH 1
#define PSRAM_CONFIGURATIONS_CTRL_COH_EN_EC2_FIELD_SHIFT 14
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_CONFIGURATIONS_CTRL_COH_EN_EC2_FIELD;
#endif
#define PSRAM_CONFIGURATIONS_CTRL_WT_0_FIELD_MASK 0x00038000
#define PSRAM_CONFIGURATIONS_CTRL_WT_0_FIELD_WIDTH 3
#define PSRAM_CONFIGURATIONS_CTRL_WT_0_FIELD_SHIFT 15
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_CONFIGURATIONS_CTRL_WT_0_FIELD;
#endif
#define PSRAM_CONFIGURATIONS_CTRL_WT_1_FIELD_MASK 0x001C0000
#define PSRAM_CONFIGURATIONS_CTRL_WT_1_FIELD_WIDTH 3
#define PSRAM_CONFIGURATIONS_CTRL_WT_1_FIELD_SHIFT 18
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_CONFIGURATIONS_CTRL_WT_1_FIELD;
#endif
#define PSRAM_CONFIGURATIONS_CTRL_WT_2_FIELD_MASK 0x00E00000
#define PSRAM_CONFIGURATIONS_CTRL_WT_2_FIELD_WIDTH 3
#define PSRAM_CONFIGURATIONS_CTRL_WT_2_FIELD_SHIFT 21
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_CONFIGURATIONS_CTRL_WT_2_FIELD;
#endif
#define PSRAM_CONFIGURATIONS_CTRL_ARB_RR_FIELD_MASK 0x01000000
#define PSRAM_CONFIGURATIONS_CTRL_ARB_RR_FIELD_WIDTH 1
#define PSRAM_CONFIGURATIONS_CTRL_ARB_RR_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_CONFIGURATIONS_CTRL_ARB_RR_FIELD;
#endif
#define PSRAM_CONFIGURATIONS_CTRL_SCRM_EN_FIELD_MASK 0x02000000
#define PSRAM_CONFIGURATIONS_CTRL_SCRM_EN_FIELD_WIDTH 1
#define PSRAM_CONFIGURATIONS_CTRL_SCRM_EN_FIELD_SHIFT 25
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_CONFIGURATIONS_CTRL_SCRM_EN_FIELD;
#endif
extern const ru_reg_rec PSRAM_CONFIGURATIONS_CTRL_REG;
#define PSRAM_CONFIGURATIONS_CTRL_REG_OFFSET 0x008A2800

#define PSRAM_CONFIGURATIONS_SCRM_SEED_VAL_FIELD_MASK 0xFFFFFFFF
#define PSRAM_CONFIGURATIONS_SCRM_SEED_VAL_FIELD_WIDTH 32
#define PSRAM_CONFIGURATIONS_SCRM_SEED_VAL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_CONFIGURATIONS_SCRM_SEED_VAL_FIELD;
#endif
extern const ru_reg_rec PSRAM_CONFIGURATIONS_SCRM_SEED_REG;
#define PSRAM_CONFIGURATIONS_SCRM_SEED_REG_OFFSET 0x008A2804

#define PSRAM_CONFIGURATIONS_SCRM_ADDR_VAL_FIELD_MASK 0xFFFFFFFF
#define PSRAM_CONFIGURATIONS_SCRM_ADDR_VAL_FIELD_WIDTH 32
#define PSRAM_CONFIGURATIONS_SCRM_ADDR_VAL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_CONFIGURATIONS_SCRM_ADDR_VAL_FIELD;
#endif
extern const ru_reg_rec PSRAM_CONFIGURATIONS_SCRM_ADDR_REG;
#define PSRAM_CONFIGURATIONS_SCRM_ADDR_REG_OFFSET 0x008A2808

#define PSRAM_CONFIGURATIONS_CLK_GATE_CNTRL_BYPASS_CLK_GATE_FIELD_MASK 0x00000001
#define PSRAM_CONFIGURATIONS_CLK_GATE_CNTRL_BYPASS_CLK_GATE_FIELD_WIDTH 1
#define PSRAM_CONFIGURATIONS_CLK_GATE_CNTRL_BYPASS_CLK_GATE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_CONFIGURATIONS_CLK_GATE_CNTRL_BYPASS_CLK_GATE_FIELD;
#endif
#define PSRAM_CONFIGURATIONS_CLK_GATE_CNTRL_TIMER_VAL_FIELD_MASK 0x0000FF00
#define PSRAM_CONFIGURATIONS_CLK_GATE_CNTRL_TIMER_VAL_FIELD_WIDTH 8
#define PSRAM_CONFIGURATIONS_CLK_GATE_CNTRL_TIMER_VAL_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_CONFIGURATIONS_CLK_GATE_CNTRL_TIMER_VAL_FIELD;
#endif
#define PSRAM_CONFIGURATIONS_CLK_GATE_CNTRL_KEEP_ALIVE_EN_FIELD_MASK 0x00010000
#define PSRAM_CONFIGURATIONS_CLK_GATE_CNTRL_KEEP_ALIVE_EN_FIELD_WIDTH 1
#define PSRAM_CONFIGURATIONS_CLK_GATE_CNTRL_KEEP_ALIVE_EN_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_CONFIGURATIONS_CLK_GATE_CNTRL_KEEP_ALIVE_EN_FIELD;
#endif
#define PSRAM_CONFIGURATIONS_CLK_GATE_CNTRL_KEEP_ALIVE_INTRVL_FIELD_MASK 0x00700000
#define PSRAM_CONFIGURATIONS_CLK_GATE_CNTRL_KEEP_ALIVE_INTRVL_FIELD_WIDTH 3
#define PSRAM_CONFIGURATIONS_CLK_GATE_CNTRL_KEEP_ALIVE_INTRVL_FIELD_SHIFT 20
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_CONFIGURATIONS_CLK_GATE_CNTRL_KEEP_ALIVE_INTRVL_FIELD;
#endif
#define PSRAM_CONFIGURATIONS_CLK_GATE_CNTRL_KEEP_ALIVE_CYC_FIELD_MASK 0xFF000000
#define PSRAM_CONFIGURATIONS_CLK_GATE_CNTRL_KEEP_ALIVE_CYC_FIELD_WIDTH 8
#define PSRAM_CONFIGURATIONS_CLK_GATE_CNTRL_KEEP_ALIVE_CYC_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_CONFIGURATIONS_CLK_GATE_CNTRL_KEEP_ALIVE_CYC_FIELD;
#endif
extern const ru_reg_rec PSRAM_CONFIGURATIONS_CLK_GATE_CNTRL_REG;
#define PSRAM_CONFIGURATIONS_CLK_GATE_CNTRL_REG_OFFSET 0x008A280C

#define PSRAM_PM_COUNTERS_MUEN_CL0MEN_FIELD_MASK 0x00000001
#define PSRAM_PM_COUNTERS_MUEN_CL0MEN_FIELD_WIDTH 1
#define PSRAM_PM_COUNTERS_MUEN_CL0MEN_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_PM_COUNTERS_MUEN_CL0MEN_FIELD;
#endif
#define PSRAM_PM_COUNTERS_MUEN_CL1MEN_FIELD_MASK 0x00000002
#define PSRAM_PM_COUNTERS_MUEN_CL1MEN_FIELD_WIDTH 1
#define PSRAM_PM_COUNTERS_MUEN_CL1MEN_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_PM_COUNTERS_MUEN_CL1MEN_FIELD;
#endif
#define PSRAM_PM_COUNTERS_MUEN_CL2MEN_FIELD_MASK 0x00000004
#define PSRAM_PM_COUNTERS_MUEN_CL2MEN_FIELD_WIDTH 1
#define PSRAM_PM_COUNTERS_MUEN_CL2MEN_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_PM_COUNTERS_MUEN_CL2MEN_FIELD;
#endif
#define PSRAM_PM_COUNTERS_MUEN_CL3MEN_FIELD_MASK 0x00000008
#define PSRAM_PM_COUNTERS_MUEN_CL3MEN_FIELD_WIDTH 1
#define PSRAM_PM_COUNTERS_MUEN_CL3MEN_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_PM_COUNTERS_MUEN_CL3MEN_FIELD;
#endif
#define PSRAM_PM_COUNTERS_MUEN_CL4MEN_FIELD_MASK 0x00000010
#define PSRAM_PM_COUNTERS_MUEN_CL4MEN_FIELD_WIDTH 1
#define PSRAM_PM_COUNTERS_MUEN_CL4MEN_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_PM_COUNTERS_MUEN_CL4MEN_FIELD;
#endif
#define PSRAM_PM_COUNTERS_MUEN_CL5MEN_FIELD_MASK 0x00000020
#define PSRAM_PM_COUNTERS_MUEN_CL5MEN_FIELD_WIDTH 1
#define PSRAM_PM_COUNTERS_MUEN_CL5MEN_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_PM_COUNTERS_MUEN_CL5MEN_FIELD;
#endif
#define PSRAM_PM_COUNTERS_MUEN_CL6MEN_FIELD_MASK 0x00000040
#define PSRAM_PM_COUNTERS_MUEN_CL6MEN_FIELD_WIDTH 1
#define PSRAM_PM_COUNTERS_MUEN_CL6MEN_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_PM_COUNTERS_MUEN_CL6MEN_FIELD;
#endif
extern const ru_reg_rec PSRAM_PM_COUNTERS_MUEN_REG;
#define PSRAM_PM_COUNTERS_MUEN_REG_OFFSET 0x008A2900

#define PSRAM_PM_COUNTERS_BWCL_TW_FIELD_MASK 0xFFFFFFFF
#define PSRAM_PM_COUNTERS_BWCL_TW_FIELD_WIDTH 32
#define PSRAM_PM_COUNTERS_BWCL_TW_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_PM_COUNTERS_BWCL_TW_FIELD;
#endif
extern const ru_reg_rec PSRAM_PM_COUNTERS_BWCL_REG;
#define PSRAM_PM_COUNTERS_BWCL_REG_OFFSET 0x008A2904

#define PSRAM_PM_COUNTERS_BWEN_BWCEN_FIELD_MASK 0x00000001
#define PSRAM_PM_COUNTERS_BWEN_BWCEN_FIELD_WIDTH 1
#define PSRAM_PM_COUNTERS_BWEN_BWCEN_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_PM_COUNTERS_BWEN_BWCEN_FIELD;
#endif
#define PSRAM_PM_COUNTERS_BWEN_CBWCEN_FIELD_MASK 0x00000100
#define PSRAM_PM_COUNTERS_BWEN_CBWCEN_FIELD_WIDTH 1
#define PSRAM_PM_COUNTERS_BWEN_CBWCEN_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_PM_COUNTERS_BWEN_CBWCEN_FIELD;
#endif
extern const ru_reg_rec PSRAM_PM_COUNTERS_BWEN_REG;
#define PSRAM_PM_COUNTERS_BWEN_REG_OFFSET 0x008A2908

#define PSRAM_PM_COUNTERS_MAX_TIME_MAX_FIELD_MASK 0xFFFFFFFF
#define PSRAM_PM_COUNTERS_MAX_TIME_MAX_FIELD_WIDTH 32
#define PSRAM_PM_COUNTERS_MAX_TIME_MAX_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_PM_COUNTERS_MAX_TIME_MAX_FIELD;
#endif
extern const ru_reg_rec PSRAM_PM_COUNTERS_MAX_TIME_REG;
#define PSRAM_PM_COUNTERS_MAX_TIME_REG_OFFSET 0x008A2910
#define PSRAM_PM_COUNTERS_MAX_TIME_REG_RAM_CNT 7

#define PSRAM_PM_COUNTERS_ACC_TIME_MAX_FIELD_MASK 0xFFFFFFFF
#define PSRAM_PM_COUNTERS_ACC_TIME_MAX_FIELD_WIDTH 32
#define PSRAM_PM_COUNTERS_ACC_TIME_MAX_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_PM_COUNTERS_ACC_TIME_MAX_FIELD;
#endif
extern const ru_reg_rec PSRAM_PM_COUNTERS_ACC_TIME_REG;
#define PSRAM_PM_COUNTERS_ACC_TIME_REG_OFFSET 0x008A2930
#define PSRAM_PM_COUNTERS_ACC_TIME_REG_RAM_CNT 7

#define PSRAM_PM_COUNTERS_ACC_REQ_REQ_FIELD_MASK 0xFFFFFFFF
#define PSRAM_PM_COUNTERS_ACC_REQ_REQ_FIELD_WIDTH 32
#define PSRAM_PM_COUNTERS_ACC_REQ_REQ_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_PM_COUNTERS_ACC_REQ_REQ_FIELD;
#endif
extern const ru_reg_rec PSRAM_PM_COUNTERS_ACC_REQ_REG;
#define PSRAM_PM_COUNTERS_ACC_REQ_REG_OFFSET 0x008A2950
#define PSRAM_PM_COUNTERS_ACC_REQ_REG_RAM_CNT 7

#define PSRAM_PM_COUNTERS_LAST_ACC_TIME_TIME_FIELD_MASK 0xFFFFFFFF
#define PSRAM_PM_COUNTERS_LAST_ACC_TIME_TIME_FIELD_WIDTH 32
#define PSRAM_PM_COUNTERS_LAST_ACC_TIME_TIME_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_PM_COUNTERS_LAST_ACC_TIME_TIME_FIELD;
#endif
extern const ru_reg_rec PSRAM_PM_COUNTERS_LAST_ACC_TIME_REG;
#define PSRAM_PM_COUNTERS_LAST_ACC_TIME_REG_OFFSET 0x008A2970
#define PSRAM_PM_COUNTERS_LAST_ACC_TIME_REG_RAM_CNT 7

#define PSRAM_PM_COUNTERS_LAST_ACC_REQ_REQ_FIELD_MASK 0xFFFFFFFF
#define PSRAM_PM_COUNTERS_LAST_ACC_REQ_REQ_FIELD_WIDTH 32
#define PSRAM_PM_COUNTERS_LAST_ACC_REQ_REQ_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_PM_COUNTERS_LAST_ACC_REQ_REQ_FIELD;
#endif
extern const ru_reg_rec PSRAM_PM_COUNTERS_LAST_ACC_REQ_REG;
#define PSRAM_PM_COUNTERS_LAST_ACC_REQ_REG_OFFSET 0x008A2990
#define PSRAM_PM_COUNTERS_LAST_ACC_REQ_REG_RAM_CNT 7

#define PSRAM_PM_COUNTERS_BW_WR_CNT_ACC_CNT_FIELD_MASK 0xFFFFFFFF
#define PSRAM_PM_COUNTERS_BW_WR_CNT_ACC_CNT_FIELD_WIDTH 32
#define PSRAM_PM_COUNTERS_BW_WR_CNT_ACC_CNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_PM_COUNTERS_BW_WR_CNT_ACC_CNT_FIELD;
#endif
extern const ru_reg_rec PSRAM_PM_COUNTERS_BW_WR_CNT_ACC_REG;
#define PSRAM_PM_COUNTERS_BW_WR_CNT_ACC_REG_OFFSET 0x008A29B0

#define PSRAM_PM_COUNTERS_BW_RD_CNT_ACC_CNT_FIELD_MASK 0xFFFFFFFF
#define PSRAM_PM_COUNTERS_BW_RD_CNT_ACC_CNT_FIELD_WIDTH 32
#define PSRAM_PM_COUNTERS_BW_RD_CNT_ACC_CNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_PM_COUNTERS_BW_RD_CNT_ACC_CNT_FIELD;
#endif
extern const ru_reg_rec PSRAM_PM_COUNTERS_BW_RD_CNT_ACC_REG;
#define PSRAM_PM_COUNTERS_BW_RD_CNT_ACC_REG_OFFSET 0x008A29B4

#define PSRAM_PM_COUNTERS_BW_WR_CNT_CNT_FIELD_MASK 0xFFFFFFFF
#define PSRAM_PM_COUNTERS_BW_WR_CNT_CNT_FIELD_WIDTH 32
#define PSRAM_PM_COUNTERS_BW_WR_CNT_CNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_PM_COUNTERS_BW_WR_CNT_CNT_FIELD;
#endif
extern const ru_reg_rec PSRAM_PM_COUNTERS_BW_WR_CNT_REG;
#define PSRAM_PM_COUNTERS_BW_WR_CNT_REG_OFFSET 0x008A29B8
#define PSRAM_PM_COUNTERS_BW_WR_CNT_REG_RAM_CNT 7

#define PSRAM_PM_COUNTERS_BW_RD_CNT_CNT_FIELD_MASK 0xFFFFFFFF
#define PSRAM_PM_COUNTERS_BW_RD_CNT_CNT_FIELD_WIDTH 32
#define PSRAM_PM_COUNTERS_BW_RD_CNT_CNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_PM_COUNTERS_BW_RD_CNT_CNT_FIELD;
#endif
extern const ru_reg_rec PSRAM_PM_COUNTERS_BW_RD_CNT_REG;
#define PSRAM_PM_COUNTERS_BW_RD_CNT_REG_OFFSET 0x008A29D8
#define PSRAM_PM_COUNTERS_BW_RD_CNT_REG_RAM_CNT 7

#define PSRAM_PM_COUNTERS_BW_WR_CNT_LAST_ACC_CNT_FIELD_MASK 0xFFFFFFFF
#define PSRAM_PM_COUNTERS_BW_WR_CNT_LAST_ACC_CNT_FIELD_WIDTH 32
#define PSRAM_PM_COUNTERS_BW_WR_CNT_LAST_ACC_CNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_PM_COUNTERS_BW_WR_CNT_LAST_ACC_CNT_FIELD;
#endif
extern const ru_reg_rec PSRAM_PM_COUNTERS_BW_WR_CNT_LAST_ACC_REG;
#define PSRAM_PM_COUNTERS_BW_WR_CNT_LAST_ACC_REG_OFFSET 0x008A29F8

#define PSRAM_PM_COUNTERS_BW_RD_CNT_LAST_ACC_CNT_FIELD_MASK 0xFFFFFFFF
#define PSRAM_PM_COUNTERS_BW_RD_CNT_LAST_ACC_CNT_FIELD_WIDTH 32
#define PSRAM_PM_COUNTERS_BW_RD_CNT_LAST_ACC_CNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_PM_COUNTERS_BW_RD_CNT_LAST_ACC_CNT_FIELD;
#endif
extern const ru_reg_rec PSRAM_PM_COUNTERS_BW_RD_CNT_LAST_ACC_REG;
#define PSRAM_PM_COUNTERS_BW_RD_CNT_LAST_ACC_REG_OFFSET 0x008A29FC

#define PSRAM_PM_COUNTERS_BW_WR_CNT_LAST_CNT_FIELD_MASK 0xFFFFFFFF
#define PSRAM_PM_COUNTERS_BW_WR_CNT_LAST_CNT_FIELD_WIDTH 32
#define PSRAM_PM_COUNTERS_BW_WR_CNT_LAST_CNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_PM_COUNTERS_BW_WR_CNT_LAST_CNT_FIELD;
#endif
extern const ru_reg_rec PSRAM_PM_COUNTERS_BW_WR_CNT_LAST_REG;
#define PSRAM_PM_COUNTERS_BW_WR_CNT_LAST_REG_OFFSET 0x008A2A00
#define PSRAM_PM_COUNTERS_BW_WR_CNT_LAST_REG_RAM_CNT 7

#define PSRAM_PM_COUNTERS_BW_RD_CNT_LAST_CNT_FIELD_MASK 0xFFFFFFFF
#define PSRAM_PM_COUNTERS_BW_RD_CNT_LAST_CNT_FIELD_WIDTH 32
#define PSRAM_PM_COUNTERS_BW_RD_CNT_LAST_CNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_PM_COUNTERS_BW_RD_CNT_LAST_CNT_FIELD;
#endif
extern const ru_reg_rec PSRAM_PM_COUNTERS_BW_RD_CNT_LAST_REG;
#define PSRAM_PM_COUNTERS_BW_RD_CNT_LAST_REG_OFFSET 0x008A2A20
#define PSRAM_PM_COUNTERS_BW_RD_CNT_LAST_REG_RAM_CNT 7

#define PSRAM_PM_COUNTERS_ARB_REQ_VAL_FIELD_MASK 0xFFFFFFFF
#define PSRAM_PM_COUNTERS_ARB_REQ_VAL_FIELD_WIDTH 32
#define PSRAM_PM_COUNTERS_ARB_REQ_VAL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_PM_COUNTERS_ARB_REQ_VAL_FIELD;
#endif
extern const ru_reg_rec PSRAM_PM_COUNTERS_ARB_REQ_REG;
#define PSRAM_PM_COUNTERS_ARB_REQ_REG_OFFSET 0x008A2A40

#define PSRAM_PM_COUNTERS_ARB_ARB_VAL_FIELD_MASK 0xFFFFFFFF
#define PSRAM_PM_COUNTERS_ARB_ARB_VAL_FIELD_WIDTH 32
#define PSRAM_PM_COUNTERS_ARB_ARB_VAL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_PM_COUNTERS_ARB_ARB_VAL_FIELD;
#endif
extern const ru_reg_rec PSRAM_PM_COUNTERS_ARB_ARB_REG;
#define PSRAM_PM_COUNTERS_ARB_ARB_REG_OFFSET 0x008A2A44

#define PSRAM_PM_COUNTERS_ARB_COMB_VAL_FIELD_MASK 0xFFFFFFFF
#define PSRAM_PM_COUNTERS_ARB_COMB_VAL_FIELD_WIDTH 32
#define PSRAM_PM_COUNTERS_ARB_COMB_VAL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_PM_COUNTERS_ARB_COMB_VAL_FIELD;
#endif
extern const ru_reg_rec PSRAM_PM_COUNTERS_ARB_COMB_REG;
#define PSRAM_PM_COUNTERS_ARB_COMB_REG_OFFSET 0x008A2A48

#define PSRAM_PM_COUNTERS_ARB_COMB_4_VAL_FIELD_MASK 0xFFFFFFFF
#define PSRAM_PM_COUNTERS_ARB_COMB_4_VAL_FIELD_WIDTH 32
#define PSRAM_PM_COUNTERS_ARB_COMB_4_VAL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_PM_COUNTERS_ARB_COMB_4_VAL_FIELD;
#endif
extern const ru_reg_rec PSRAM_PM_COUNTERS_ARB_COMB_4_REG;
#define PSRAM_PM_COUNTERS_ARB_COMB_4_REG_OFFSET 0x008A2A4C

#define PSRAM_PM_COUNTERS_ARB_COMB_BANKS_VAL_FIELD_MASK 0xFFFFFFFF
#define PSRAM_PM_COUNTERS_ARB_COMB_BANKS_VAL_FIELD_WIDTH 32
#define PSRAM_PM_COUNTERS_ARB_COMB_BANKS_VAL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_PM_COUNTERS_ARB_COMB_BANKS_VAL_FIELD;
#endif
extern const ru_reg_rec PSRAM_PM_COUNTERS_ARB_COMB_BANKS_REG;
#define PSRAM_PM_COUNTERS_ARB_COMB_BANKS_REG_OFFSET 0x008A2A50

#define PSRAM_DEBUG_DBGSEL_VS_FIELD_MASK 0x000000FF
#define PSRAM_DEBUG_DBGSEL_VS_FIELD_WIDTH 8
#define PSRAM_DEBUG_DBGSEL_VS_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_DEBUG_DBGSEL_VS_FIELD;
#endif
extern const ru_reg_rec PSRAM_DEBUG_DBGSEL_REG;
#define PSRAM_DEBUG_DBGSEL_REG_OFFSET 0x008A2B00

#define PSRAM_DEBUG_DBGBUS_VB_FIELD_MASK 0xFFFFFFFF
#define PSRAM_DEBUG_DBGBUS_VB_FIELD_WIDTH 32
#define PSRAM_DEBUG_DBGBUS_VB_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_DEBUG_DBGBUS_VB_FIELD;
#endif
extern const ru_reg_rec PSRAM_DEBUG_DBGBUS_REG;
#define PSRAM_DEBUG_DBGBUS_REG_OFFSET 0x008A2B04

#define PSRAM_DEBUG_REQ_VEC_MIPSC_REQ_FIELD_MASK 0x00000001
#define PSRAM_DEBUG_REQ_VEC_MIPSC_REQ_FIELD_WIDTH 1
#define PSRAM_DEBUG_REQ_VEC_MIPSC_REQ_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_DEBUG_REQ_VEC_MIPSC_REQ_FIELD;
#endif
#define PSRAM_DEBUG_REQ_VEC_RNRA_REQ_FIELD_MASK 0x00000002
#define PSRAM_DEBUG_REQ_VEC_RNRA_REQ_FIELD_WIDTH 1
#define PSRAM_DEBUG_REQ_VEC_RNRA_REQ_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_DEBUG_REQ_VEC_RNRA_REQ_FIELD;
#endif
#define PSRAM_DEBUG_REQ_VEC_RNRB_REQ_FIELD_MASK 0x00000004
#define PSRAM_DEBUG_REQ_VEC_RNRB_REQ_FIELD_WIDTH 1
#define PSRAM_DEBUG_REQ_VEC_RNRB_REQ_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_DEBUG_REQ_VEC_RNRB_REQ_FIELD;
#endif
#define PSRAM_DEBUG_REQ_VEC_SDMA_REQ_FIELD_MASK 0x00000008
#define PSRAM_DEBUG_REQ_VEC_SDMA_REQ_FIELD_WIDTH 1
#define PSRAM_DEBUG_REQ_VEC_SDMA_REQ_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_DEBUG_REQ_VEC_SDMA_REQ_FIELD;
#endif
#define PSRAM_DEBUG_REQ_VEC_MIPSD_REQ_FIELD_MASK 0x00000010
#define PSRAM_DEBUG_REQ_VEC_MIPSD_REQ_FIELD_WIDTH 1
#define PSRAM_DEBUG_REQ_VEC_MIPSD_REQ_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_DEBUG_REQ_VEC_MIPSD_REQ_FIELD;
#endif
#define PSRAM_DEBUG_REQ_VEC_MIPSDMA_REQ_FIELD_MASK 0x00000020
#define PSRAM_DEBUG_REQ_VEC_MIPSDMA_REQ_FIELD_WIDTH 1
#define PSRAM_DEBUG_REQ_VEC_MIPSDMA_REQ_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_DEBUG_REQ_VEC_MIPSDMA_REQ_FIELD;
#endif
extern const ru_reg_rec PSRAM_DEBUG_REQ_VEC_REG;
#define PSRAM_DEBUG_REQ_VEC_REG_OFFSET 0x008A2B08

#define PSRAM_DEBUG_DBG_CAP_CFG1_BANK_SEL_FIELD_MASK 0x00000007
#define PSRAM_DEBUG_DBG_CAP_CFG1_BANK_SEL_FIELD_WIDTH 3
#define PSRAM_DEBUG_DBG_CAP_CFG1_BANK_SEL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_DEBUG_DBG_CAP_CFG1_BANK_SEL_FIELD;
#endif
#define PSRAM_DEBUG_DBG_CAP_CFG1_BANK_ADD_SEL_FIELD_MASK 0x0000FFF0
#define PSRAM_DEBUG_DBG_CAP_CFG1_BANK_ADD_SEL_FIELD_WIDTH 12
#define PSRAM_DEBUG_DBG_CAP_CFG1_BANK_ADD_SEL_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_DEBUG_DBG_CAP_CFG1_BANK_ADD_SEL_FIELD;
#endif
#define PSRAM_DEBUG_DBG_CAP_CFG1_CAP_WR_EN_FIELD_MASK 0x00010000
#define PSRAM_DEBUG_DBG_CAP_CFG1_CAP_WR_EN_FIELD_WIDTH 1
#define PSRAM_DEBUG_DBG_CAP_CFG1_CAP_WR_EN_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_DEBUG_DBG_CAP_CFG1_CAP_WR_EN_FIELD;
#endif
#define PSRAM_DEBUG_DBG_CAP_CFG1_CAP_RD_EN_FIELD_MASK 0x00020000
#define PSRAM_DEBUG_DBG_CAP_CFG1_CAP_RD_EN_FIELD_WIDTH 1
#define PSRAM_DEBUG_DBG_CAP_CFG1_CAP_RD_EN_FIELD_SHIFT 17
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_DEBUG_DBG_CAP_CFG1_CAP_RD_EN_FIELD;
#endif
extern const ru_reg_rec PSRAM_DEBUG_DBG_CAP_CFG1_REG;
#define PSRAM_DEBUG_DBG_CAP_CFG1_REG_OFFSET 0x008A2B80

#define PSRAM_DEBUG_DBG_CAP_CFG2_MAX_WR_CAP_FIELD_MASK 0x000000FF
#define PSRAM_DEBUG_DBG_CAP_CFG2_MAX_WR_CAP_FIELD_WIDTH 8
#define PSRAM_DEBUG_DBG_CAP_CFG2_MAX_WR_CAP_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_DEBUG_DBG_CAP_CFG2_MAX_WR_CAP_FIELD;
#endif
#define PSRAM_DEBUG_DBG_CAP_CFG2_MAX_RD_CAP_FIELD_MASK 0x0000FF00
#define PSRAM_DEBUG_DBG_CAP_CFG2_MAX_RD_CAP_FIELD_WIDTH 8
#define PSRAM_DEBUG_DBG_CAP_CFG2_MAX_RD_CAP_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_DEBUG_DBG_CAP_CFG2_MAX_RD_CAP_FIELD;
#endif
#define PSRAM_DEBUG_DBG_CAP_CFG2_WR_CAP_CNT_RST_FIELD_MASK 0x00010000
#define PSRAM_DEBUG_DBG_CAP_CFG2_WR_CAP_CNT_RST_FIELD_WIDTH 1
#define PSRAM_DEBUG_DBG_CAP_CFG2_WR_CAP_CNT_RST_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_DEBUG_DBG_CAP_CFG2_WR_CAP_CNT_RST_FIELD;
#endif
#define PSRAM_DEBUG_DBG_CAP_CFG2_RD_CAP_CNT_RST_FIELD_MASK 0x00020000
#define PSRAM_DEBUG_DBG_CAP_CFG2_RD_CAP_CNT_RST_FIELD_WIDTH 1
#define PSRAM_DEBUG_DBG_CAP_CFG2_RD_CAP_CNT_RST_FIELD_SHIFT 17
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_DEBUG_DBG_CAP_CFG2_RD_CAP_CNT_RST_FIELD;
#endif
extern const ru_reg_rec PSRAM_DEBUG_DBG_CAP_CFG2_REG;
#define PSRAM_DEBUG_DBG_CAP_CFG2_REG_OFFSET 0x008A2B84

#define PSRAM_DEBUG_DBG_CAP_ST_WR_CAP_NUM_ST_FIELD_MASK 0x000000FF
#define PSRAM_DEBUG_DBG_CAP_ST_WR_CAP_NUM_ST_FIELD_WIDTH 8
#define PSRAM_DEBUG_DBG_CAP_ST_WR_CAP_NUM_ST_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_DEBUG_DBG_CAP_ST_WR_CAP_NUM_ST_FIELD;
#endif
#define PSRAM_DEBUG_DBG_CAP_ST_RD_CAP_NUM_ST_FIELD_MASK 0x0000FF00
#define PSRAM_DEBUG_DBG_CAP_ST_RD_CAP_NUM_ST_FIELD_WIDTH 8
#define PSRAM_DEBUG_DBG_CAP_ST_RD_CAP_NUM_ST_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_DEBUG_DBG_CAP_ST_RD_CAP_NUM_ST_FIELD;
#endif
extern const ru_reg_rec PSRAM_DEBUG_DBG_CAP_ST_REG;
#define PSRAM_DEBUG_DBG_CAP_ST_REG_OFFSET 0x008A2B88

#define PSRAM_DEBUG_DBG_CAP_W0_CV_FIELD_MASK 0xFFFFFFFF
#define PSRAM_DEBUG_DBG_CAP_W0_CV_FIELD_WIDTH 32
#define PSRAM_DEBUG_DBG_CAP_W0_CV_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_DEBUG_DBG_CAP_W0_CV_FIELD;
#endif
extern const ru_reg_rec PSRAM_DEBUG_DBG_CAP_W0_REG;
#define PSRAM_DEBUG_DBG_CAP_W0_REG_OFFSET 0x008A2B90

#define PSRAM_DEBUG_DBG_CAP_W1_CV_FIELD_MASK 0xFFFFFFFF
#define PSRAM_DEBUG_DBG_CAP_W1_CV_FIELD_WIDTH 32
#define PSRAM_DEBUG_DBG_CAP_W1_CV_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_DEBUG_DBG_CAP_W1_CV_FIELD;
#endif
extern const ru_reg_rec PSRAM_DEBUG_DBG_CAP_W1_REG;
#define PSRAM_DEBUG_DBG_CAP_W1_REG_OFFSET 0x008A2B94

#define PSRAM_DEBUG_DBG_CAP_W2_CV_FIELD_MASK 0xFFFFFFFF
#define PSRAM_DEBUG_DBG_CAP_W2_CV_FIELD_WIDTH 32
#define PSRAM_DEBUG_DBG_CAP_W2_CV_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_DEBUG_DBG_CAP_W2_CV_FIELD;
#endif
extern const ru_reg_rec PSRAM_DEBUG_DBG_CAP_W2_REG;
#define PSRAM_DEBUG_DBG_CAP_W2_REG_OFFSET 0x008A2B98

#define PSRAM_DEBUG_DBG_CAP_W3_CV_FIELD_MASK 0xFFFFFFFF
#define PSRAM_DEBUG_DBG_CAP_W3_CV_FIELD_WIDTH 32
#define PSRAM_DEBUG_DBG_CAP_W3_CV_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_DEBUG_DBG_CAP_W3_CV_FIELD;
#endif
extern const ru_reg_rec PSRAM_DEBUG_DBG_CAP_W3_REG;
#define PSRAM_DEBUG_DBG_CAP_W3_REG_OFFSET 0x008A2B9C

#define PSRAM_DEBUG_DBG_CAP_WMSK_CV_FIELD_MASK 0xFFFFFFFF
#define PSRAM_DEBUG_DBG_CAP_WMSK_CV_FIELD_WIDTH 32
#define PSRAM_DEBUG_DBG_CAP_WMSK_CV_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_DEBUG_DBG_CAP_WMSK_CV_FIELD;
#endif
extern const ru_reg_rec PSRAM_DEBUG_DBG_CAP_WMSK_REG;
#define PSRAM_DEBUG_DBG_CAP_WMSK_REG_OFFSET 0x008A2BA0

#define PSRAM_DEBUG_DBG_CAP_R0_CV_FIELD_MASK 0xFFFFFFFF
#define PSRAM_DEBUG_DBG_CAP_R0_CV_FIELD_WIDTH 32
#define PSRAM_DEBUG_DBG_CAP_R0_CV_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_DEBUG_DBG_CAP_R0_CV_FIELD;
#endif
extern const ru_reg_rec PSRAM_DEBUG_DBG_CAP_R0_REG;
#define PSRAM_DEBUG_DBG_CAP_R0_REG_OFFSET 0x008A2BB0

#define PSRAM_DEBUG_DBG_CAP_R1_CV_FIELD_MASK 0xFFFFFFFF
#define PSRAM_DEBUG_DBG_CAP_R1_CV_FIELD_WIDTH 32
#define PSRAM_DEBUG_DBG_CAP_R1_CV_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_DEBUG_DBG_CAP_R1_CV_FIELD;
#endif
extern const ru_reg_rec PSRAM_DEBUG_DBG_CAP_R1_REG;
#define PSRAM_DEBUG_DBG_CAP_R1_REG_OFFSET 0x008A2BB4

#define PSRAM_DEBUG_DBG_CAP_R2_CV_FIELD_MASK 0xFFFFFFFF
#define PSRAM_DEBUG_DBG_CAP_R2_CV_FIELD_WIDTH 32
#define PSRAM_DEBUG_DBG_CAP_R2_CV_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_DEBUG_DBG_CAP_R2_CV_FIELD;
#endif
extern const ru_reg_rec PSRAM_DEBUG_DBG_CAP_R2_REG;
#define PSRAM_DEBUG_DBG_CAP_R2_REG_OFFSET 0x008A2BB8

#define PSRAM_DEBUG_DBG_CAP_R3_CV_FIELD_MASK 0xFFFFFFFF
#define PSRAM_DEBUG_DBG_CAP_R3_CV_FIELD_WIDTH 32
#define PSRAM_DEBUG_DBG_CAP_R3_CV_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_DEBUG_DBG_CAP_R3_CV_FIELD;
#endif
extern const ru_reg_rec PSRAM_DEBUG_DBG_CAP_R3_REG;
#define PSRAM_DEBUG_DBG_CAP_R3_REG_OFFSET 0x008A2BBC

#define PSRAM_MEMORY_DATA_DATA_FIELD_MASK 0xFFFFFFFF
#define PSRAM_MEMORY_DATA_DATA_FIELD_WIDTH 32
#define PSRAM_MEMORY_DATA_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec PSRAM_MEMORY_DATA_DATA_FIELD;
#endif
extern const ru_reg_rec PSRAM_MEMORY_DATA_REG;
#define PSRAM_MEMORY_DATA_REG_OFFSET 0x00000000
#define PSRAM_MEMORY_DATA_REG_RAM_CNT 131072

extern const ru_block_rec PSRAM_BLOCK;

#endif
