$date
	Sat Oct 22 22:10:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#655322
b10000 &
b10000 %
1$
b10000 !
1"
#655323
0"
#655326
b1000 &
b1000 %
#655330
b100 &
b100 %
#655334
b10 &
b10 %
#655338
b1 &
b1 %
1#
#655342
b0 &
0#
b0 %
0$
#1650077
b11001 !
1"
#1650078
b11001 &
b11001 %
1$
#1650079
0"
#1650082
b1001100 &
b1001100 %
#1650086
b100110 &
b100110 %
#1650090
b10011 &
b10011 %
#1650094
b111010 &
b111010 %
#1650098
b11101 &
b11101 %
#1650102
b1011000 &
b1011000 %
#1650106
b101100 &
b101100 %
#1650110
b10110 &
b10110 %
#1650114
b1011 &
b1011 %
#1650118
b100010 &
b100010 %
#1650122
b10001 &
b10001 %
#1650126
b110100 &
b110100 %
#1650130
b11010 &
b11010 %
#1650134
b1101 &
b1101 %
#1650138
b101000 &
b101000 %
#1650142
b10100 &
b10100 %
#1650146
b1010 &
b1010 %
#1650150
b101 &
b101 %
#1650154
b10000 &
b10000 %
#1650158
b1000 &
b1000 %
#1650162
b100 &
b100 %
#1650166
b10 &
b10 %
#1650170
b1 &
b1 %
1#
#1650174
b0 &
0#
b0 %
0$
#2654270
b11 &
b11 %
1$
b11 !
1"
#2654271
0"
#2654274
b1010 &
b1010 %
#2654278
b101 &
b101 %
#2654282
b10000 &
b10000 %
#2654286
b1000 &
b1000 %
#2654290
b100 &
b100 %
#2654294
b10 &
b10 %
#2654298
b1 &
b1 %
1#
#2654302
b0 &
0#
b0 %
0$
#4500012
