#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x585e34176150 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x585e341762e0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x585e3418cb50 .functor NOT 1, L_0x585e341b50c0, C4<0>, C4<0>, C4<0>;
L_0x585e341b4e20 .functor XOR 1, L_0x585e341b4cc0, L_0x585e341b4d80, C4<0>, C4<0>;
L_0x585e341b4fb0 .functor XOR 1, L_0x585e341b4e20, L_0x585e341b4ee0, C4<0>, C4<0>;
v0x585e341afe30_0 .net *"_ivl_10", 0 0, L_0x585e341b4ee0;  1 drivers
v0x585e341aff30_0 .net *"_ivl_12", 0 0, L_0x585e341b4fb0;  1 drivers
v0x585e341b0010_0 .net *"_ivl_2", 0 0, L_0x585e341b1c00;  1 drivers
v0x585e341b00d0_0 .net *"_ivl_4", 0 0, L_0x585e341b4cc0;  1 drivers
v0x585e341b01b0_0 .net *"_ivl_6", 0 0, L_0x585e341b4d80;  1 drivers
v0x585e341b02e0_0 .net *"_ivl_8", 0 0, L_0x585e341b4e20;  1 drivers
v0x585e341b03c0_0 .net "a", 0 0, v0x585e341ac1c0_0;  1 drivers
v0x585e341b0460_0 .net "b", 0 0, v0x585e341ac260_0;  1 drivers
v0x585e341b0500_0 .net "c", 0 0, v0x585e341ac300_0;  1 drivers
v0x585e341b05a0_0 .var "clk", 0 0;
v0x585e341b0640_0 .net "d", 0 0, v0x585e341ac440_0;  1 drivers
v0x585e341b06e0_0 .net "q_dut", 0 0, L_0x585e341b4b60;  1 drivers
v0x585e341b0780_0 .net "q_ref", 0 0, L_0x585e34164b60;  1 drivers
v0x585e341b0820_0 .var/2u "stats1", 159 0;
v0x585e341b08c0_0 .var/2u "strobe", 0 0;
v0x585e341b0960_0 .net "tb_match", 0 0, L_0x585e341b50c0;  1 drivers
v0x585e341b0a20_0 .net "tb_mismatch", 0 0, L_0x585e3418cb50;  1 drivers
v0x585e341b0ae0_0 .net "wavedrom_enable", 0 0, v0x585e341ac530_0;  1 drivers
v0x585e341b0b80_0 .net "wavedrom_title", 511 0, v0x585e341ac5d0_0;  1 drivers
L_0x585e341b1c00 .concat [ 1 0 0 0], L_0x585e34164b60;
L_0x585e341b4cc0 .concat [ 1 0 0 0], L_0x585e34164b60;
L_0x585e341b4d80 .concat [ 1 0 0 0], L_0x585e341b4b60;
L_0x585e341b4ee0 .concat [ 1 0 0 0], L_0x585e34164b60;
L_0x585e341b50c0 .cmp/eeq 1, L_0x585e341b1c00, L_0x585e341b4fb0;
S_0x585e3417ac10 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x585e341762e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x585e34164b60 .functor OR 1, v0x585e341ac300_0, v0x585e341ac260_0, C4<0>, C4<0>;
v0x585e3418ccf0_0 .net "a", 0 0, v0x585e341ac1c0_0;  alias, 1 drivers
v0x585e3418cd90_0 .net "b", 0 0, v0x585e341ac260_0;  alias, 1 drivers
v0x585e34164cc0_0 .net "c", 0 0, v0x585e341ac300_0;  alias, 1 drivers
v0x585e34164d60_0 .net "d", 0 0, v0x585e341ac440_0;  alias, 1 drivers
v0x585e341ab800_0 .net "q", 0 0, L_0x585e34164b60;  alias, 1 drivers
S_0x585e341ab9b0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x585e341762e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x585e341ac1c0_0 .var "a", 0 0;
v0x585e341ac260_0 .var "b", 0 0;
v0x585e341ac300_0 .var "c", 0 0;
v0x585e341ac3a0_0 .net "clk", 0 0, v0x585e341b05a0_0;  1 drivers
v0x585e341ac440_0 .var "d", 0 0;
v0x585e341ac530_0 .var "wavedrom_enable", 0 0;
v0x585e341ac5d0_0 .var "wavedrom_title", 511 0;
E_0x585e34175c00/0 .event negedge, v0x585e341ac3a0_0;
E_0x585e34175c00/1 .event posedge, v0x585e341ac3a0_0;
E_0x585e34175c00 .event/or E_0x585e34175c00/0, E_0x585e34175c00/1;
E_0x585e34175e50 .event posedge, v0x585e341ac3a0_0;
E_0x585e3415d820 .event negedge, v0x585e341ac3a0_0;
S_0x585e341abcc0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x585e341ab9b0;
 .timescale -12 -12;
v0x585e341abec0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x585e341abfc0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x585e341ab9b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x585e341ac730 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x585e341762e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x585e3417b640 .functor NOT 1, v0x585e341ac1c0_0, C4<0>, C4<0>, C4<0>;
L_0x585e341b0de0 .functor NOT 1, v0x585e341ac260_0, C4<0>, C4<0>, C4<0>;
L_0x585e341b0ea0 .functor AND 1, L_0x585e3417b640, L_0x585e341b0de0, C4<1>, C4<1>;
L_0x585e341b0f40 .functor NOT 1, v0x585e341ac300_0, C4<0>, C4<0>, C4<0>;
L_0x585e341b0fe0 .functor AND 1, L_0x585e341b0ea0, L_0x585e341b0f40, C4<1>, C4<1>;
L_0x585e341b10a0 .functor NOT 1, v0x585e341ac440_0, C4<0>, C4<0>, C4<0>;
L_0x585e341b11e0 .functor AND 1, L_0x585e341b0fe0, L_0x585e341b10a0, C4<1>, C4<1>;
L_0x585e341b12a0 .functor NOT 1, v0x585e341ac1c0_0, C4<0>, C4<0>, C4<0>;
L_0x585e341b1360 .functor NOT 1, v0x585e341ac260_0, C4<0>, C4<0>, C4<0>;
L_0x585e341b13d0 .functor AND 1, L_0x585e341b12a0, L_0x585e341b1360, C4<1>, C4<1>;
L_0x585e341b1540 .functor AND 1, L_0x585e341b13d0, v0x585e341ac300_0, C4<1>, C4<1>;
L_0x585e341b15b0 .functor NOT 1, v0x585e341ac440_0, C4<0>, C4<0>, C4<0>;
L_0x585e341b1690 .functor AND 1, L_0x585e341b1540, L_0x585e341b15b0, C4<1>, C4<1>;
L_0x585e341b17a0 .functor OR 1, L_0x585e341b11e0, L_0x585e341b1690, C4<0>, C4<0>;
L_0x585e341b1620 .functor NOT 1, v0x585e341ac1c0_0, C4<0>, C4<0>, C4<0>;
L_0x585e341b1930 .functor NOT 1, v0x585e341ac260_0, C4<0>, C4<0>, C4<0>;
L_0x585e341b1a30 .functor AND 1, L_0x585e341b1620, L_0x585e341b1930, C4<1>, C4<1>;
L_0x585e341b1b40 .functor AND 1, L_0x585e341b1a30, v0x585e341ac300_0, C4<1>, C4<1>;
L_0x585e341b1ca0 .functor AND 1, L_0x585e341b1b40, v0x585e341ac440_0, C4<1>, C4<1>;
L_0x585e341b1d60 .functor OR 1, L_0x585e341b17a0, L_0x585e341b1ca0, C4<0>, C4<0>;
L_0x585e341b1f20 .functor NOT 1, v0x585e341ac1c0_0, C4<0>, C4<0>, C4<0>;
L_0x585e341b1f90 .functor AND 1, L_0x585e341b1f20, v0x585e341ac260_0, C4<1>, C4<1>;
L_0x585e341b2220 .functor NOT 1, v0x585e341ac300_0, C4<0>, C4<0>, C4<0>;
L_0x585e341b23a0 .functor AND 1, L_0x585e341b1f90, L_0x585e341b2220, C4<1>, C4<1>;
L_0x585e341b2580 .functor AND 1, L_0x585e341b23a0, v0x585e341ac440_0, C4<1>, C4<1>;
L_0x585e341b2640 .functor OR 1, L_0x585e341b1d60, L_0x585e341b2580, C4<0>, C4<0>;
L_0x585e341b2830 .functor NOT 1, v0x585e341ac1c0_0, C4<0>, C4<0>, C4<0>;
L_0x585e341b29b0 .functor AND 1, L_0x585e341b2830, v0x585e341ac260_0, C4<1>, C4<1>;
L_0x585e341b2b60 .functor AND 1, L_0x585e341b29b0, v0x585e341ac300_0, C4<1>, C4<1>;
L_0x585e341b2c20 .functor AND 1, L_0x585e341b2b60, v0x585e341ac440_0, C4<1>, C4<1>;
L_0x585e341b2ef0 .functor OR 1, L_0x585e341b2640, L_0x585e341b2c20, C4<0>, C4<0>;
L_0x585e341b3000 .functor NOT 1, v0x585e341ac260_0, C4<0>, C4<0>, C4<0>;
L_0x585e341b3180 .functor AND 1, v0x585e341ac1c0_0, L_0x585e341b3000, C4<1>, C4<1>;
L_0x585e341b3240 .functor AND 1, L_0x585e341b3180, v0x585e341ac300_0, C4<1>, C4<1>;
L_0x585e341b3420 .functor NOT 1, v0x585e341ac440_0, C4<0>, C4<0>, C4<0>;
L_0x585e341b3490 .functor AND 1, L_0x585e341b3240, L_0x585e341b3420, C4<1>, C4<1>;
L_0x585e341b36d0 .functor OR 1, L_0x585e341b2ef0, L_0x585e341b3490, C4<0>, C4<0>;
L_0x585e341b37e0 .functor NOT 1, v0x585e341ac260_0, C4<0>, C4<0>, C4<0>;
L_0x585e341b3990 .functor AND 1, v0x585e341ac1c0_0, L_0x585e341b37e0, C4<1>, C4<1>;
L_0x585e341b3a50 .functor AND 1, L_0x585e341b3990, v0x585e341ac300_0, C4<1>, C4<1>;
L_0x585e341b3c60 .functor AND 1, L_0x585e341b3a50, v0x585e341ac440_0, C4<1>, C4<1>;
L_0x585e341b3d20 .functor OR 1, L_0x585e341b36d0, L_0x585e341b3c60, C4<0>, C4<0>;
L_0x585e341b3f90 .functor AND 1, v0x585e341ac1c0_0, v0x585e341ac260_0, C4<1>, C4<1>;
L_0x585e341b4000 .functor NOT 1, v0x585e341ac300_0, C4<0>, C4<0>, C4<0>;
L_0x585e341b41e0 .functor AND 1, L_0x585e341b3f90, L_0x585e341b4000, C4<1>, C4<1>;
L_0x585e341b42f0 .functor AND 1, L_0x585e341b41e0, v0x585e341ac440_0, C4<1>, C4<1>;
L_0x585e341b4530 .functor OR 1, L_0x585e341b3d20, L_0x585e341b42f0, C4<0>, C4<0>;
L_0x585e341b4640 .functor AND 1, v0x585e341ac1c0_0, v0x585e341ac260_0, C4<1>, C4<1>;
L_0x585e341b4840 .functor AND 1, L_0x585e341b4640, v0x585e341ac300_0, C4<1>, C4<1>;
L_0x585e341b4900 .functor AND 1, L_0x585e341b4840, v0x585e341ac440_0, C4<1>, C4<1>;
L_0x585e341b4b60 .functor OR 1, L_0x585e341b4530, L_0x585e341b4900, C4<0>, C4<0>;
v0x585e341ac910_0 .net *"_ivl_0", 0 0, L_0x585e3417b640;  1 drivers
v0x585e341ac9f0_0 .net *"_ivl_10", 0 0, L_0x585e341b10a0;  1 drivers
v0x585e341acad0_0 .net *"_ivl_12", 0 0, L_0x585e341b11e0;  1 drivers
v0x585e341acbc0_0 .net *"_ivl_14", 0 0, L_0x585e341b12a0;  1 drivers
v0x585e341acca0_0 .net *"_ivl_16", 0 0, L_0x585e341b1360;  1 drivers
v0x585e341acdd0_0 .net *"_ivl_18", 0 0, L_0x585e341b13d0;  1 drivers
v0x585e341aceb0_0 .net *"_ivl_2", 0 0, L_0x585e341b0de0;  1 drivers
v0x585e341acf90_0 .net *"_ivl_20", 0 0, L_0x585e341b1540;  1 drivers
v0x585e341ad070_0 .net *"_ivl_22", 0 0, L_0x585e341b15b0;  1 drivers
v0x585e341ad150_0 .net *"_ivl_24", 0 0, L_0x585e341b1690;  1 drivers
v0x585e341ad230_0 .net *"_ivl_26", 0 0, L_0x585e341b17a0;  1 drivers
v0x585e341ad310_0 .net *"_ivl_28", 0 0, L_0x585e341b1620;  1 drivers
v0x585e341ad3f0_0 .net *"_ivl_30", 0 0, L_0x585e341b1930;  1 drivers
v0x585e341ad4d0_0 .net *"_ivl_32", 0 0, L_0x585e341b1a30;  1 drivers
v0x585e341ad5b0_0 .net *"_ivl_34", 0 0, L_0x585e341b1b40;  1 drivers
v0x585e341ad690_0 .net *"_ivl_36", 0 0, L_0x585e341b1ca0;  1 drivers
v0x585e341ad770_0 .net *"_ivl_38", 0 0, L_0x585e341b1d60;  1 drivers
v0x585e341ad850_0 .net *"_ivl_4", 0 0, L_0x585e341b0ea0;  1 drivers
v0x585e341ad930_0 .net *"_ivl_40", 0 0, L_0x585e341b1f20;  1 drivers
v0x585e341ada10_0 .net *"_ivl_42", 0 0, L_0x585e341b1f90;  1 drivers
v0x585e341adaf0_0 .net *"_ivl_44", 0 0, L_0x585e341b2220;  1 drivers
v0x585e341adbd0_0 .net *"_ivl_46", 0 0, L_0x585e341b23a0;  1 drivers
v0x585e341adcb0_0 .net *"_ivl_48", 0 0, L_0x585e341b2580;  1 drivers
v0x585e341add90_0 .net *"_ivl_50", 0 0, L_0x585e341b2640;  1 drivers
v0x585e341ade70_0 .net *"_ivl_52", 0 0, L_0x585e341b2830;  1 drivers
v0x585e341adf50_0 .net *"_ivl_54", 0 0, L_0x585e341b29b0;  1 drivers
v0x585e341ae030_0 .net *"_ivl_56", 0 0, L_0x585e341b2b60;  1 drivers
v0x585e341ae110_0 .net *"_ivl_58", 0 0, L_0x585e341b2c20;  1 drivers
v0x585e341ae1f0_0 .net *"_ivl_6", 0 0, L_0x585e341b0f40;  1 drivers
v0x585e341ae2d0_0 .net *"_ivl_60", 0 0, L_0x585e341b2ef0;  1 drivers
v0x585e341ae3b0_0 .net *"_ivl_62", 0 0, L_0x585e341b3000;  1 drivers
v0x585e341ae490_0 .net *"_ivl_64", 0 0, L_0x585e341b3180;  1 drivers
v0x585e341ae570_0 .net *"_ivl_66", 0 0, L_0x585e341b3240;  1 drivers
v0x585e341ae860_0 .net *"_ivl_68", 0 0, L_0x585e341b3420;  1 drivers
v0x585e341ae940_0 .net *"_ivl_70", 0 0, L_0x585e341b3490;  1 drivers
v0x585e341aea20_0 .net *"_ivl_72", 0 0, L_0x585e341b36d0;  1 drivers
v0x585e341aeb00_0 .net *"_ivl_74", 0 0, L_0x585e341b37e0;  1 drivers
v0x585e341aebe0_0 .net *"_ivl_76", 0 0, L_0x585e341b3990;  1 drivers
v0x585e341aecc0_0 .net *"_ivl_78", 0 0, L_0x585e341b3a50;  1 drivers
v0x585e341aeda0_0 .net *"_ivl_8", 0 0, L_0x585e341b0fe0;  1 drivers
v0x585e341aee80_0 .net *"_ivl_80", 0 0, L_0x585e341b3c60;  1 drivers
v0x585e341aef60_0 .net *"_ivl_82", 0 0, L_0x585e341b3d20;  1 drivers
v0x585e341af040_0 .net *"_ivl_84", 0 0, L_0x585e341b3f90;  1 drivers
v0x585e341af120_0 .net *"_ivl_86", 0 0, L_0x585e341b4000;  1 drivers
v0x585e341af200_0 .net *"_ivl_88", 0 0, L_0x585e341b41e0;  1 drivers
v0x585e341af2e0_0 .net *"_ivl_90", 0 0, L_0x585e341b42f0;  1 drivers
v0x585e341af3c0_0 .net *"_ivl_92", 0 0, L_0x585e341b4530;  1 drivers
v0x585e341af4a0_0 .net *"_ivl_94", 0 0, L_0x585e341b4640;  1 drivers
v0x585e341af580_0 .net *"_ivl_96", 0 0, L_0x585e341b4840;  1 drivers
v0x585e341af660_0 .net *"_ivl_98", 0 0, L_0x585e341b4900;  1 drivers
v0x585e341af740_0 .net "a", 0 0, v0x585e341ac1c0_0;  alias, 1 drivers
v0x585e341af7e0_0 .net "b", 0 0, v0x585e341ac260_0;  alias, 1 drivers
v0x585e341af8d0_0 .net "c", 0 0, v0x585e341ac300_0;  alias, 1 drivers
v0x585e341af9c0_0 .net "d", 0 0, v0x585e341ac440_0;  alias, 1 drivers
v0x585e341afab0_0 .net "q", 0 0, L_0x585e341b4b60;  alias, 1 drivers
S_0x585e341afc10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x585e341762e0;
 .timescale -12 -12;
E_0x585e341759a0 .event anyedge, v0x585e341b08c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x585e341b08c0_0;
    %nor/r;
    %assign/vec4 v0x585e341b08c0_0, 0;
    %wait E_0x585e341759a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x585e341ab9b0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x585e341ac440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x585e341ac300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x585e341ac260_0, 0;
    %assign/vec4 v0x585e341ac1c0_0, 0;
    %wait E_0x585e3415d820;
    %wait E_0x585e34175e50;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x585e341ac440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x585e341ac300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x585e341ac260_0, 0;
    %assign/vec4 v0x585e341ac1c0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x585e34175c00;
    %load/vec4 v0x585e341ac1c0_0;
    %load/vec4 v0x585e341ac260_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x585e341ac300_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x585e341ac440_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x585e341ac440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x585e341ac300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x585e341ac260_0, 0;
    %assign/vec4 v0x585e341ac1c0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x585e341abfc0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x585e34175c00;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x585e341ac440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x585e341ac300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x585e341ac260_0, 0;
    %assign/vec4 v0x585e341ac1c0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x585e341762e0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x585e341b05a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x585e341b08c0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x585e341762e0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x585e341b05a0_0;
    %inv;
    %store/vec4 v0x585e341b05a0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x585e341762e0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x585e341ac3a0_0, v0x585e341b0a20_0, v0x585e341b03c0_0, v0x585e341b0460_0, v0x585e341b0500_0, v0x585e341b0640_0, v0x585e341b0780_0, v0x585e341b06e0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x585e341762e0;
T_7 ;
    %load/vec4 v0x585e341b0820_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x585e341b0820_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x585e341b0820_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x585e341b0820_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x585e341b0820_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x585e341b0820_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x585e341b0820_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x585e341762e0;
T_8 ;
    %wait E_0x585e34175c00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x585e341b0820_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x585e341b0820_0, 4, 32;
    %load/vec4 v0x585e341b0960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x585e341b0820_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x585e341b0820_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x585e341b0820_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x585e341b0820_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x585e341b0780_0;
    %load/vec4 v0x585e341b0780_0;
    %load/vec4 v0x585e341b06e0_0;
    %xor;
    %load/vec4 v0x585e341b0780_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x585e341b0820_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x585e341b0820_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x585e341b0820_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x585e341b0820_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/circuit4/circuit4_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates10_depth10/circuit4/iter0/response4/top_module.sv";
