\hypertarget{structALT__UART__MCR__s}{}\section{A\+L\+T\+\_\+\+U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+s Struct Reference}
\label{structALT__UART__MCR__s}\index{ALT\_UART\_MCR\_s@{ALT\_UART\_MCR\_s}}
\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structALT__UART__MCR__s_a6c1f123bc1d7a8f67c8f9e0a88e181b7}\label{structALT__UART__MCR__s_a6c1f123bc1d7a8f67c8f9e0a88e181b7}} 
uint32\+\_\+t {\bfseries dtr}\+: 1
\item 
\mbox{\Hypertarget{structALT__UART__MCR__s_a50bbe3db12ba8fab5e7d93f5f70bbdb8}\label{structALT__UART__MCR__s_a50bbe3db12ba8fab5e7d93f5f70bbdb8}} 
uint32\+\_\+t {\bfseries rts}\+: 1
\item 
\mbox{\Hypertarget{structALT__UART__MCR__s_a18548674202c92a2f76a21630e71f272}\label{structALT__UART__MCR__s_a18548674202c92a2f76a21630e71f272}} 
uint32\+\_\+t {\bfseries out1}\+: 1
\item 
\mbox{\Hypertarget{structALT__UART__MCR__s_a5f23b5251fab502c6ab1cdb2b137bf14}\label{structALT__UART__MCR__s_a5f23b5251fab502c6ab1cdb2b137bf14}} 
uint32\+\_\+t {\bfseries out2}\+: 1
\item 
\mbox{\Hypertarget{structALT__UART__MCR__s_a8d8af91aad36b0d547589439a376e211}\label{structALT__UART__MCR__s_a8d8af91aad36b0d547589439a376e211}} 
uint32\+\_\+t {\bfseries loopback}\+: 1
\item 
\mbox{\Hypertarget{structALT__UART__MCR__s_a7f957f4bf19ba12439735a8ab7a272c8}\label{structALT__UART__MCR__s_a7f957f4bf19ba12439735a8ab7a272c8}} 
uint32\+\_\+t {\bfseries afce}\+: 1
\item 
\mbox{\Hypertarget{structALT__UART__MCR__s_a8483063131415279f2ae1ae643113883}\label{structALT__UART__MCR__s_a8483063131415279f2ae1ae643113883}} 
uint32\+\_\+t {\bfseries \+\_\+\+\_\+pad0\+\_\+\+\_\+}\+: 26
\end{DoxyCompactItemize}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/altera-\/cyclone-\/v/include/bsp/socal/\mbox{\hyperlink{alt__uart_8h}{alt\+\_\+uart.\+h}}\end{DoxyCompactItemize}
