
. Module name, SLE, CFG, ARI1, BUFFER, MACC_PA, RAM1K20, RAM64X12, GLOBAL, IO
. PROC_SUBSYSTEM, 2377, 6659, 812, 102, 0, 32, 7, 3, 8
.	. COREJTAGDEBUG_C0, 17, 113, 0, 102, 0, 0, 0, 2, 0
.	.	. COREJTAGDEBUG_Z3, 17, 113, 0, 102, 0, 0, 0, 2, 0
.	.	.	. COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0, 17, 110, 0, 68, 0, 0, 0, 0, 0
.	.	.	.	. corejtagdebug_bufd_34s, 0, 0, 0, 34, 0, 0, 0, 0, 0
.	.	.	.	. corejtagdebug_bufd_34s_0, 0, 0, 0, 34, 0, 0, 0, 0, 0
.	.	.	. corejtagdebug_bufd_34s_2, 0, 0, 0, 34, 0, 0, 0, 0, 0
.	. CORERESET_PF_C0, 16, 1, 0, 0, 0, 0, 0, 0, 0
.	.	. CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF, 16, 1, 0, 0, 0, 0, 0, 0, 0
.	. CoreAPB3_C0, 0, 45, 0, 0, 0, 0, 0, 0, 0
.	.	. CoreAPB3_Z1, 0, 45, 0, 0, 0, 0, 0, 0, 0
.	.	.	. COREAPB3_MUXPTOB3, 0, 41, 0, 0, 0, 0, 0, 0, 0
.	. CoreGPIO_C0, 4, 4, 0, 0, 0, 0, 0, 0, 0
.	.	. CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO_Z2, 4, 4, 0, 0, 0, 0, 0, 0, 0
.	. CoreTimer_C0, 118, 99, 43, 0, 0, 0, 0, 0, 0
.	.	. CoreTimer_32s_1s_19s_0s, 118, 99, 43, 0, 0, 0, 0, 0, 0
.	. CoreUARTapb_C0, 114, 135, 19, 0, 0, 0, 0, 0, 0
.	.	. CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z4, 114, 135, 19, 0, 0, 0, 0, 0, 0
.	.	.	. CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_27s_0s_0s, 90, 108, 19, 0, 0, 0, 0, 0, 0
.	.	.	.	. CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s, 19, 10, 14, 0, 0, 0, 0, 0, 0
.	.	.	.	. CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s, 41, 69, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s, 21, 23, 5, 0, 0, 0, 0, 0, 0
.	. MIV_RV32_C0, 2070, 6202, 750, 0, 0, 0, 7, 0, 0
.	.	. MIV_RV32_C0_MIV_RV32_C0_0_MIV_RV32_Z11, 2070, 6201, 750, 0, 0, 0, 7, 0, 0
.	.	.	. miv_rv32_ipcore_Z10, 2070, 6201, 750, 0, 0, 0, 7, 0, 0
.	.	.	.	. miv_rv32_hart_Z8, 1005, 4174, 565, 0, 0, 0, 6, 0, 0
.	.	.	.	.	. miv_rv32_expipe_Z7, 763, 3469, 519, 0, 0, 0, 6, 0, 0
.	.	.	.	.	.	. miv_rv32_bcu, 0, 50, 92, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. miv_rv32_csr_decode_1s_1s_0s, 0, 39, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. miv_rv32_csr_privarch_Z6, 255, 763, 32, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_decode_0s_1s_0s, 0, 69, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_1s_0s_0s, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_1s_0s_0s_0, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_1s_0s_0s_1, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_1s_0s_0s_2, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_1s_0s_0s_3, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_1s_0s_0s_5, 1, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_1s_1s_0s_12, 1, 5, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_1s_1s_0s_12_0, 1, 3, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_1s_1s_0s_5, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_1s_1s_0s_7, 1, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_1s_1s_0s_9, 1, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_1s_1s_0s_9_0, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_1s_1s_0s_9_1, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_1s_1s_0s_9_2, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_1s_1s_0s_9_3, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_1s_1s_0s_9_4, 1, 352, 32, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_30s_1s_536870913, 30, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_31s_0s_0s, 31, 32, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_32s_0s_0s_0, 32, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_32s_0s_0s_1, 32, 33, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_32s_1s_0_0, 32, 34, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_32s_1s_0_1, 31, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_32s_1s_18446744071562067968, 32, 66, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_3s_1s_0s_0, 3, 5, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_5s_1s_0, 5, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_priv_irq_2s_0_0, 3, 66, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. miv_rv32_irq_reg_0s, 1, 3, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. miv_rv32_irq_reg_0s_0, 1, 40, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. miv_rv32_irq_reg_0s_1, 1, 3, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. miv_rv32_exu_1s_1s_1s_1s_0s_0s_0s_1_0_1, 202, 1474, 395, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. miv_rv32_gpr_ram_0s_0_0s_32s, 20, 40, 0, 0, 0, 0, 6, 0, 0
.	.	.	.	.	.	.	. miv_rv32_gpr_ram_array_32s_6s_32s, 0, 3, 0, 0, 0, 0, 6, 0, 0
.	.	.	.	.	.	. miv_rv32_idecode_1_1s_1s_0s, 0, 1097, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_rv32_fetch_unit_32s_18446744071562067968_0s_3s_2s_3s_2s_2s_0s_1s_Z5, 220, 523, 32, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. miv_rv32_ifu_iab_32s_2s_3s_2s_0s, 215, 307, 31, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_rv32_lsu_32s_2s_1s_2s_2s, 22, 182, 14, 0, 0, 0, 0, 0, 0
.	.	.	.	. miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5, 58, 139, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_rv32_rr_pri_arb_2s_1s_1s_1_0, 4, 12, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. miv_rv32_subsys_apb_initiator_32s_1s_1_0_1_2_3_4_5, 114, 169, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_rv32_rr_pri_arb_2s_1s_1s_1, 4, 14, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. miv_rv32_subsys_debug_1s, 664, 1085, 40, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_rv32_debug_dtm_jtag_1s, 109, 206, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_rv32_debug_du, 379, 778, 40, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. miv_rv32_debug_sba, 166, 710, 40, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_rv32_debug_fifo_34s_1s_1s, 80, 45, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_rv32_debug_fifo_41s_1s_1s, 96, 56, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. miv_rv32_subsys_interconnect_Z9, 53, 332, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	. miv_rv32_buffer_11s_2s_1s_1s, 29, 16, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_rv32_buffer_6s_2s_1s_1s, 15, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_rv32_subsys_regs_12s_0s_0s_0s_1_0s_50397384_7s_2s_1s, 9, 30, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	. miv_rv32_buffer_7s_2s_1s_1s, 5, 9, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_1s_1s_0s, 1, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_1s_1s_0s_0, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_1s_1s_0s_1, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. miv_rv32_subsys_mtime_irq_1s_1s_100s_1s_33603580_33570820, 176, 269, 145, 0, 0, 0, 0, 0, 0
.	. PFSOC_INIT_MONITOR_C0, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	. PFSOC_INIT_MONITOR_C0_PFSOC_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	. PF_CCC_C0, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	. PF_CCC_C0_PF_CCC_C0_0_PF_CCC, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	. PF_SRAM_AHBL_AXI_C0, 38, 60, 0, 0, 0, 32, 0, 0, 0
.	.	. PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_0s_1s_16_32s_32s, 38, 34, 0, 0, 0, 0, 0, 0, 0
.	.	.	. PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z12, 38, 34, 0, 0, 0, 0, 0, 0, 0
.	.	. PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM, 0, 26, 0, 0, 0, 32, 0, 0, 0