TEST 5000
RULE_ACT001
0 0 3 Oct 25 13:51:42 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/test/_calibreDRC.rul_
RULE_ACT001
Minimum vertical width of ACT layer is 24nm
RULE_ACT003
0 0 3 Oct 25 13:51:42 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/test/_calibreDRC.rul_
RULE_ACT003
Minimum vertical spacing of ACT is 80nm
RULE_ACT004
0 0 3 Oct 25 13:51:42 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/test/_calibreDRC.rul_
RULE_ACT004
Minimum horizontal width of ACT is 110nm
RULE_ACT005
0 0 3 Oct 25 13:51:42 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/test/_calibreDRC.rul_
RULE_ACT005
Horizontal spacing of ACT  must be 80nm
RULE_ACT006
0 0 3 Oct 25 13:51:42 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/test/_calibreDRC.rul_
RULE_ACT006
Minimum notch of ACT is 166nm
RULE_ACT008A
0 0 3 Oct 25 13:51:42 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/test/_calibreDRC.rul_
RULE_ACT008A
Minimum area of ACT is 0.004608 um2
RULE_ACT008B
0 0 3 Oct 25 13:51:42 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/test/_calibreDRC.rul_
RULE_ACT008B
Minimum enclosed area of ACT is 0.004608 um2
RULE_GATE001
0 0 3 Oct 25 13:51:42 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/test/_calibreDRC.rul_
RULE_GATE001
Minimum horizontal width of GATE is 20nm
RULE_GATE002
0 0 3 Oct 25 13:51:42 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/test/_calibreDRC.rul_
RULE_GATE002
Horizontal pitch of GATE (i.e. horizontal width between two gate polygons) is 15 nm
RULE_GATE005
0 0 3 Oct 25 13:51:42 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/test/_calibreDRC.rul_
RULE_GATE005
Minimum extension of ACT past GATE is 10nm
RULE_GATE006
0 0 3 Oct 25 13:51:42 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/test/_calibreDRC.rul_
RULE_GATE006
Minimum extension of GATE past ACT is 10nm
RULE_SDC001
0 0 3 Oct 25 13:51:42 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/test/_calibreDRC.rul_
RULE_SDC001
Horizontal Width of SDC is 28nm
RULE_SDC002
0 0 3 Oct 25 13:51:42 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/test/_calibreDRC.rul_
RULE_SDC002
Horizontal spacing of SDC is 110nm
RULE_SDC003A
0 0 3 Oct 25 13:51:42 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/test/_calibreDRC.rul_
RULE_SDC003A
Minimum spacing of SDC to GATE is 10nm
RULE_SDC004
0 0 3 Oct 25 13:51:42 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/test/_calibreDRC.rul_
RULE_SDC004
Minimum extenxion of ACT past SDC in horizontal direction is 2nm
RULE_SDC005
1 1 3 Oct 25 13:51:42 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/test/_calibreDRC.rul_
RULE_SDC005
Minimum Vertical length of SDC is 44nm
e 1 2
CN TEST c 1 0 0 1 0 0 0
810 300 1120 300
810 355 1120 355
RULE_SDC006
0 0 3 Oct 25 13:51:42 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/test/_calibreDRC.rul_
RULE_SDC006
Minimum Vertical spacing of SDC is 62nm
RULE_SDC007
0 0 3 Oct 25 13:51:42 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/test/_calibreDRC.rul_
RULE_SDC007
Minimum Vertical extension of SDC past ACT is 0nm
RULE_SDC008
0 0 3 Oct 25 13:51:42 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/test/_calibreDRC.rul_
RULE_SDC008
SDC layer may not bend
RULE_IL001
2 2 3 Oct 25 13:51:42 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/test/_calibreDRC.rul_
RULE_IL001
Horizontal width of IL is 24nm
e 1 2
CN TEST c 1 0 0 1 0 0 0
515 505 515 730
615 505 615 730
e 2 2
1205 500 1205 725
1305 500 1305 725
RULE_IL002
0 0 3 Oct 25 13:51:42 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/test/_calibreDRC.rul_
RULE_IL002
Horizontal spacing of IL is 40nm
RULE_IL004
0 0 3 Oct 25 13:51:42 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/test/_calibreDRC.rul_
RULE_IL004
Minimum horizontal enclosure of SDC around IL is 2 nm
RULE_IL005
0 0 3 Oct 25 13:51:42 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/test/_calibreDRC.rul_
RULE_IL005
Minimum Vertical overlap of SDC and IL is 58nm
RULE_IL006
4 4 3 Oct 25 13:51:42 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/test/_calibreDRC.rul_
RULE_IL006
Vertical length of IL is 68nm
e 1 2
CN TEST c 1 0 0 1 0 0 0
370 1030 510 1030
370 1100 510 1100
e 2 2
515 505 615 505
515 730 615 730
e 3 2
1205 500 1305 500
1205 725 1305 725
e 4 2
1310 0 1450 0
1310 70 1450 70
RULE_IL007
0 0 3 Oct 25 13:51:42 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/test/_calibreDRC.rul_
RULE_IL007
Vertical spacing of IL is 48nm
RULE_IL008
0 0 3 Oct 25 13:51:42 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/test/_calibreDRC.rul_
RULE_IL008
IL may not bend
RULE_IL009
0 0 3 Oct 25 13:51:42 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/test/_calibreDRC.rul_
RULE_IL009
Minimum horizontal spacing of SDC and IL is 16nm
RULE_IL010
0 0 3 Oct 25 13:51:42 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/test/_calibreDRC.rul_
RULE_IL010
Minimum vertical spacing of SDC and IL is 16nm
RULE_GC001
4 4 3 Oct 25 13:51:42 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/test/_calibreDRC.rul_
RULE_GC001A
Minimum vertical width of GC is 44nm
e 1 2
CN TEST c 1 0 0 1 0 0 0
185 270 500 270
185 410 500 410
e 2 2
370 1030 515 1030
370 1100 515 1100
e 3 2
1310 0 1450 0
1310 70 1450 70
e 4 2
1850 970 1925 970
1850 1050 1925 1050
RULE_GC002
1 1 3 Oct 25 13:51:42 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/test/_calibreDRC.rul_
RULE_GC001B
Minimum horizontal length of GC is 20nm
e 1 2
CN TEST c 1 0 0 1 0 0 0
1850 970 1850 1050
1925 970 1925 1050
RULE_GC003
1 1 3 Oct 25 13:51:42 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/test/_calibreDRC.rul_
RULE_GC003
Minimum vertical spacing of GC is 40nm
e 1 2
CN TEST c 1 0 0 1 0 0 0
339 410 500 410
515 505 615 505
RULE_GC004
0 0 3 Oct 25 13:51:42 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/test/_calibreDRC.rul_
RULE_GC004
Minimum horizontal spacing of GC is 40nm
RULE_GC005
0 0 3 Oct 25 13:51:42 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/test/_calibreDRC.rul_
RULE_GC005
Minimum vertical spacing of GC to ACT is 6nm
RULE_GC006
0 0 3 Oct 25 13:51:42 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/test/_calibreDRC.rul_
RULE_GC006
Minimum horizontal extension of GC past GATE is 2nm
RULE_GC007
0 0 3 Oct 25 13:51:42 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/test/_calibreDRC.rul_
RULE_GC007
Minimum horizontal space of GC to IL is 4nm
RULE_GC008
0 0 3 Oct 25 13:51:42 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/test/_calibreDRC.rul_
RULE_GC008
Minimum vertical space of GC to IL is 4nm
RULE_GC009A
0 0 3 Oct 25 13:51:42 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/test/_calibreDRC.rul_
RULE_GC009A
Minimum horizontal space of SDC to GATE is 10nm
RULE_GC010
1 1 3 Oct 25 13:51:42 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/test/_calibreDRC.rul_
RULE_GC010
Minimum horizontal overlap of GC and IL is 24nm
e 1 2
CN TEST c 1 0 0 1 0 0 0
510 1030 510 1100
515 1030 515 1100
RULE_GC011
0 0 3 Oct 25 13:51:42 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/test/_calibreDRC.rul_
RULE_GC011
Minimum vertical extension of IL past GC is 4nm
RULE_GC012
0 0 3 Oct 25 13:51:42 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/runset/DRC/test/_calibreDRC.rul_
RULE_GC012
GC may not bend
