Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,11
design__inferred_latch__count,0
design__instance__count,15883
design__instance__area,131864
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,488
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,209
design__max_cap_violation__count__corner:nom_tt_025C_1v80,412
power__internal__total,6.67061710357666
power__switching__total,16.893999099731445
power__leakage__total,1.491712993129113E-7
power__total,23.564617156982422
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.5086688991772026
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.5674323393987409
timing__hold__ws__corner:nom_tt_025C_1v80,0.3295651622663161
timing__setup__ws__corner:nom_tt_025C_1v80,55.77919084501186
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.329565
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,2152
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,209
design__max_cap_violation__count__corner:nom_ss_100C_1v60,437
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.7126146541227745
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.8067602370059771
timing__hold__ws__corner:nom_ss_100C_1v60,0.9159810946777128
timing__setup__ws__corner:nom_ss_100C_1v60,29.73021379898457
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.915981
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,156
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,209
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,412
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.4186620335578241
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.461847378968756
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11671952623673575
timing__setup__ws__corner:nom_ff_n40C_1v95,58.53996919575109
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.116720
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,2920
design__max_fanout_violation__count,209
design__max_cap_violation__count,547
clock__skew__worst_hold,-0.409868733887194
clock__skew__worst_setup,0.4474074848351857
timing__hold__ws,0.11386847342886507
timing__setup__ws,28.927986158627117
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.113868
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 856.52 511.36
design__core__bbox,2.76 2.72 853.76 508.64
design__io,45
design__die__area,437990
design__core__area,430538
design__instance__count__stdcell,15883
design__instance__area__stdcell,131864
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.306277
design__instance__utilization__stdcell,0.306277
design__instance__count__class:buffer,1
design__instance__count__class:inverter,250
design__instance__count__class:sequential_cell,254
design__instance__count__class:multi_input_combinational_cell,7296
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,30790
design__instance__count__class:tap_cell,6110
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,1.15648E+6
design__violations,0
design__instance__count__class:timing_repair_buffer,889
design__instance__count__class:clock_buffer,80
design__instance__count__class:clock_inverter,34
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,26
antenna__violating__nets,181
antenna__violating__pins,204
route__antenna_violation__count,181
antenna_diodes_count,969
design__instance__count__class:antenna_cell,969
route__net,11321
route__net__special,2
route__drc_errors__iter:1,17582
route__wirelength__iter:1,1498305
route__drc_errors__iter:2,8112
route__wirelength__iter:2,1489358
route__drc_errors__iter:3,6949
route__wirelength__iter:3,1485173
route__drc_errors__iter:4,1009
route__wirelength__iter:4,1487097
route__drc_errors__iter:5,114
route__wirelength__iter:5,1486956
route__drc_errors__iter:6,21
route__wirelength__iter:6,1486934
route__drc_errors__iter:7,0
route__wirelength__iter:7,1486932
route__drc_errors,0
route__wirelength,1486932
route__vias,113306
route__vias__singlecut,113306
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,2810.43
timing__unannotated_net__count__corner:nom_tt_025C_1v80,90
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,90
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,90
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,281
design__max_fanout_violation__count__corner:min_tt_025C_1v80,209
design__max_cap_violation__count__corner:min_tt_025C_1v80,321
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.49425442915161527
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.5487878085073951
timing__hold__ws__corner:min_tt_025C_1v80,0.3252076477937259
timing__setup__ws__corner:min_tt_025C_1v80,56.285552034544814
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.325208
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,90
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,1525
design__max_fanout_violation__count__corner:min_ss_100C_1v60,209
design__max_cap_violation__count__corner:min_ss_100C_1v60,330
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.688312759604845
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.7714302748279459
timing__hold__ws__corner:min_ss_100C_1v60,0.908666945184624
timing__setup__ws__corner:min_ss_100C_1v60,30.559879047859386
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.908667
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,90
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,55
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,209
design__max_cap_violation__count__corner:min_ff_n40C_1v95,322
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.409868733887194
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.4474074848351857
timing__hold__ws__corner:min_ff_n40C_1v95,0.11386847342886507
timing__setup__ws__corner:min_ff_n40C_1v95,58.5898919297775
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.113868
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,90
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,763
design__max_fanout_violation__count__corner:max_tt_025C_1v80,209
design__max_cap_violation__count__corner:max_tt_025C_1v80,507
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.5261297102462152
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.5942168036922466
timing__hold__ws__corner:max_tt_025C_1v80,0.33455217321167213
timing__setup__ws__corner:max_tt_025C_1v80,55.28136327397674
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.334552
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,90
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,2920
design__max_fanout_violation__count__corner:max_ss_100C_1v60,209
design__max_cap_violation__count__corner:max_ss_100C_1v60,547
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.7386955700656774
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.8549114991242005
timing__hold__ws__corner:max_ss_100C_1v60,0.9245289240306559
timing__setup__ws__corner:max_ss_100C_1v60,28.927986158627117
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.924529
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,90
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,350
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,209
design__max_cap_violation__count__corner:max_ff_n40C_1v95,506
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.4310610601586575
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.48307725853508954
timing__hold__ws__corner:max_ff_n40C_1v95,0.1201606625988834
timing__setup__ws__corner:max_ff_n40C_1v95,58.51041772253505
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.120161
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,90
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,90
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,-1.93117
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.78425
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,3.73117
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,3.09704
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0155174
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,3.09704
design_powergrid__voltage__worst,-1.93117
design_powergrid__voltage__worst__net:VPWR,-1.93117
design_powergrid__drop__worst,3.73117
design_powergrid__drop__worst__net:VPWR,3.73117
design_powergrid__voltage__worst__net:VGND,3.09704
design_powergrid__drop__worst__net:VGND,3.09704
ir__voltage__worst,-1.9299999999999999378275106209912337362766265869140625
ir__drop__avg,0.015800000000000001543210004228967591188848018646240234375
ir__drop__worst,3.729999999999999982236431605997495353221893310546875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
