/*
 * Instance header file for ATSAMR21G18A
 *
 * Copyright (c) 2024 Microchip Technology Inc. and its subsidiaries.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 */

/* file generated from device description file (ATDF) version 2020-11-26T16:56:39Z */
#ifndef _SAMR21_SERCOM0_INSTANCE_
#define _SAMR21_SERCOM0_INSTANCE_


/* ========== Instance Parameter definitions for SERCOM0 peripheral ========== */
#define SERCOM0_DMAC_ID_RX                       (1)        /* Index of DMA RX trigger */
#define SERCOM0_DMAC_ID_TX                       (2)        /* Index of DMA TX trigger */
#define SERCOM0_GCLK_ID_CORE                     (20)       /* Index of Generic Clock for Core */
#define SERCOM0_GCLK_ID_SLOW                     (19)       /* Index of Generic Clock for SMbus timeout */
#define SERCOM0_INSTANCE_ID                      (66)       
#define SERCOM0_INT_MSB                          (6)        

#endif /* _SAMR21_SERCOM0_INSTANCE_ */
