INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HW/480/Mp-0/hw/src/fixed/uart/fifo/fifo_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module fifo_xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module fifo_xpm_cdc_gray__parameterized1
INFO: [VRFC 10-311] analyzing module fifo_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module fifo_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module fifo_clk_x_pntrs
INFO: [VRFC 10-311] analyzing module fifo_compare
INFO: [VRFC 10-311] analyzing module fifo_compare_0
INFO: [VRFC 10-311] analyzing module fifo_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_fifo_generator_v13_2_5
INFO: [VRFC 10-311] analyzing module fifo_fifo_generator_v13_2_5_synth
INFO: [VRFC 10-311] analyzing module fifo_memory
INFO: [VRFC 10-311] analyzing module fifo_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_rd_handshaking_flags
INFO: [VRFC 10-311] analyzing module fifo_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_rd_status_flags_as
INFO: [VRFC 10-311] analyzing module fifo_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_wr_status_flags_as
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HW/480/Mp-0/hw/src/user/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HW/480/Mp-0/hw/src/fixed/outmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HW/480/Mp-0/hw/src/fixed/uart_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_Controller
INFO: [VRFC 10-2458] undeclared symbol tx_busy_n, assumed default net type wire [E:/HW/480/Mp-0/hw/src/fixed/uart_Controller.v:45]
INFO: [VRFC 10-2458] undeclared symbol msg_full, assumed default net type wire [E:/HW/480/Mp-0/hw/src/fixed/uart_Controller.v:56]
INFO: [VRFC 10-2458] undeclared symbol msg_empty, assumed default net type wire [E:/HW/480/Mp-0/hw/src/fixed/uart_Controller.v:58]
INFO: [VRFC 10-2458] undeclared symbol msg_valid, assumed default net type wire [E:/HW/480/Mp-0/hw/src/fixed/uart_Controller.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HW/480/Mp-0/hw/proj/mvmac.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [E:/HW/480/Mp-0/hw/proj/mvmac.sim/sim_1/behav/xsim/glbl.v:6]
