$date
	Tue Jul  8 10:26:34 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decoder_tb $end
$var wire 4 ! F [3:0] $end
$var reg 1 " a $end
$var reg 1 # b $end
$var integer 32 $ i [31:0] $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 4 % F [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
b0 $
x#
x"
bx !
$end
#10
b100 !
b100 %
b1 $
1"
0#
#20
b10 !
b10 %
b10 $
0"
1#
#30
b1 !
b1 %
b11 $
0#
#40
b100 $
#50
b100 !
b100 %
b101 $
1"
#60
b1000 !
b1000 %
b110 $
1#
#70
b1 !
b1 %
b111 $
0"
0#
#80
b1000 $
#90
b100 !
b100 %
b1001 $
1"
#100
b1010 $
#110
b1000 !
b1000 %
b1011 $
1#
