{"Source Block": ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@93:103@HdlIdDef", "  wire    [ 4:0]    up_raddr;\n\n  wire    [ 1:0]    io_selection;\n\n  wire    [ 1:0]    low_level;\n  wire    [ 1:0]    high_level;\n  wire    [ 1:0]    any_edge;\n  wire    [ 1:0]    rise_edge;\n  wire    [ 1:0]    fall_edge;\n\n  wire    [15:0]    limit_a;\n"], "Clone Blocks": [["hdl/library/axi_adc_trigger/axi_adc_trigger.v@92:102", "  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n  wire    [ 1:0]    io_selection;\n\n  wire    [ 1:0]    low_level;\n  wire    [ 1:0]    high_level;\n  wire    [ 1:0]    any_edge;\n  wire    [ 1:0]    rise_edge;\n  wire    [ 1:0]    fall_edge;\n\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@88:98", "  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n  wire    [ 1:0]    io_selection;\n\n  wire    [ 1:0]    low_level;\n  wire    [ 1:0]    high_level;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@98:108", "  wire    [ 1:0]    high_level;\n  wire    [ 1:0]    any_edge;\n  wire    [ 1:0]    rise_edge;\n  wire    [ 1:0]    fall_edge;\n\n  wire    [15:0]    limit_a;\n  wire    [ 1:0]    function_a;\n  wire    [31:0]    hysteresis_a;\n  wire    [ 3:0]    trigger_l_mix_a;\n\n  wire    [15:0]    limit_b;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@95:105", "  wire    [ 1:0]    io_selection;\n\n  wire    [ 1:0]    low_level;\n  wire    [ 1:0]    high_level;\n  wire    [ 1:0]    any_edge;\n  wire    [ 1:0]    rise_edge;\n  wire    [ 1:0]    fall_edge;\n\n  wire    [15:0]    limit_a;\n  wire    [ 1:0]    function_a;\n  wire    [31:0]    hysteresis_a;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@96:106", "\n  wire    [ 1:0]    low_level;\n  wire    [ 1:0]    high_level;\n  wire    [ 1:0]    any_edge;\n  wire    [ 1:0]    rise_edge;\n  wire    [ 1:0]    fall_edge;\n\n  wire    [15:0]    limit_a;\n  wire    [ 1:0]    function_a;\n  wire    [31:0]    hysteresis_a;\n  wire    [ 3:0]    trigger_l_mix_a;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@94:104", "\n  wire    [ 1:0]    io_selection;\n\n  wire    [ 1:0]    low_level;\n  wire    [ 1:0]    high_level;\n  wire    [ 1:0]    any_edge;\n  wire    [ 1:0]    rise_edge;\n  wire    [ 1:0]    fall_edge;\n\n  wire    [15:0]    limit_a;\n  wire    [ 1:0]    function_a;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@90:100", "  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n  wire    [ 1:0]    io_selection;\n\n  wire    [ 1:0]    low_level;\n  wire    [ 1:0]    high_level;\n  wire    [ 1:0]    any_edge;\n  wire    [ 1:0]    rise_edge;\n"]], "Diff Content": {"Delete": [[98, "  wire    [ 1:0]    high_level;\n"]], "Add": []}}