
8_Queue_management.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006e0c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f4  08006f9c  08006f9c  00007f9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007090  08007090  000091e8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007090  08007090  00008090  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007098  08007098  000091e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007098  08007098  00008098  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800709c  0800709c  0000809c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  080070a0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001188  200001e8  08007288  000091e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001370  08007288  00009370  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000091e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000128b6  00000000  00000000  00009218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002faa  00000000  00000000  0001bace  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fc8  00000000  00000000  0001ea78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c10  00000000  00000000  0001fa40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027b9a  00000000  00000000  00020650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001280d  00000000  00000000  000481ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f106a  00000000  00000000  0005a9f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014ba61  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000044c0  00000000  00000000  0014baa4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009e  00000000  00000000  0014ff64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e8 	.word	0x200001e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006f84 	.word	0x08006f84

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	08006f84 	.word	0x08006f84

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005ac:	b480      	push	{r7}
 80005ae:	b085      	sub	sp, #20
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	60f8      	str	r0, [r7, #12]
 80005b4:	60b9      	str	r1, [r7, #8]
 80005b6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005b8:	68fb      	ldr	r3, [r7, #12]
 80005ba:	4a07      	ldr	r2, [pc, #28]	@ (80005d8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005bc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005be:	68bb      	ldr	r3, [r7, #8]
 80005c0:	4a06      	ldr	r2, [pc, #24]	@ (80005dc <vApplicationGetIdleTaskMemory+0x30>)
 80005c2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	2280      	movs	r2, #128	@ 0x80
 80005c8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005ca:	bf00      	nop
 80005cc:	3714      	adds	r7, #20
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	20000204 	.word	0x20000204
 80005dc:	20000258 	.word	0x20000258

080005e0 <debug_printf>:
void vTask4_uart_write(void *params);
void vApplicationIdleHook(void);

/* UART print function */
void debug_printf(const char *fmt, ...)
{
 80005e0:	b40f      	push	{r0, r1, r2, r3}
 80005e2:	b580      	push	{r7, lr}
 80005e4:	b0c2      	sub	sp, #264	@ 0x108
 80005e6:	af00      	add	r7, sp, #0
    char buffer[256];
    va_list args;
    va_start(args, fmt);
 80005e8:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 80005ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80005f0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80005f4:	601a      	str	r2, [r3, #0]
    vsnprintf(buffer, sizeof(buffer), fmt, args);
 80005f6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80005fa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80005fe:	f107 0008 	add.w	r0, r7, #8
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8000608:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800060c:	f006 f81a 	bl	8006644 <vsniprintf>
    va_end(args);

    HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8000610:	f107 0308 	add.w	r3, r7, #8
 8000614:	4618      	mov	r0, r3
 8000616:	f7ff fddb 	bl	80001d0 <strlen>
 800061a:	4603      	mov	r3, r0
 800061c:	b29a      	uxth	r2, r3
 800061e:	f107 0108 	add.w	r1, r7, #8
 8000622:	f04f 33ff 	mov.w	r3, #4294967295
 8000626:	4805      	ldr	r0, [pc, #20]	@ (800063c <debug_printf+0x5c>)
 8000628:	f002 faec 	bl	8002c04 <HAL_UART_Transmit>
}
 800062c:	bf00      	nop
 800062e:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8000632:	46bd      	mov	sp, r7
 8000634:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000638:	b004      	add	sp, #16
 800063a:	4770      	bx	lr
 800063c:	20000458 	.word	0x20000458

08000640 <main>:
/* USER CODE BEGIN 0 */

/* USER CODE END 0 */

int main(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b082      	sub	sp, #8
 8000644:	af02      	add	r7, sp, #8
  HAL_Init();
 8000646:	f000 fb6f 	bl	8000d28 <HAL_Init>
  SystemClock_Config();
 800064a:	f000 f879 	bl	8000740 <SystemClock_Config>
  MX_GPIO_Init();
 800064e:	f000 f8d9 	bl	8000804 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000652:	f000 f8ab 	bl	80007ac <MX_USART2_UART_Init>

  debug_printf("This Queue command processing Demo\r\n");
 8000656:	4828      	ldr	r0, [pc, #160]	@ (80006f8 <main+0xb8>)
 8000658:	f7ff ffc2 	bl	80005e0 <debug_printf>

  command_Queue     = xQueueCreate(10, sizeof(APP_CMD_t *));
 800065c:	2200      	movs	r2, #0
 800065e:	2104      	movs	r1, #4
 8000660:	200a      	movs	r0, #10
 8000662:	f003 ff91 	bl	8004588 <xQueueGenericCreate>
 8000666:	4603      	mov	r3, r0
 8000668:	4a24      	ldr	r2, [pc, #144]	@ (80006fc <main+0xbc>)
 800066a:	6013      	str	r3, [r2, #0]
  uart_write_queue  = xQueueCreate(10, sizeof(char *));
 800066c:	2200      	movs	r2, #0
 800066e:	2104      	movs	r1, #4
 8000670:	200a      	movs	r0, #10
 8000672:	f003 ff89 	bl	8004588 <xQueueGenericCreate>
 8000676:	4603      	mov	r3, r0
 8000678:	4a21      	ldr	r2, [pc, #132]	@ (8000700 <main+0xc0>)
 800067a:	6013      	str	r3, [r2, #0]

  HAL_UART_Receive_IT(&huart2, &rx_data, 1);
 800067c:	2201      	movs	r2, #1
 800067e:	4921      	ldr	r1, [pc, #132]	@ (8000704 <main+0xc4>)
 8000680:	4821      	ldr	r0, [pc, #132]	@ (8000708 <main+0xc8>)
 8000682:	f002 fb49 	bl	8002d18 <HAL_UART_Receive_IT>

  if (command_Queue && uart_write_queue)
 8000686:	4b1d      	ldr	r3, [pc, #116]	@ (80006fc <main+0xbc>)
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	2b00      	cmp	r3, #0
 800068c:	d02c      	beq.n	80006e8 <main+0xa8>
 800068e:	4b1c      	ldr	r3, [pc, #112]	@ (8000700 <main+0xc0>)
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	2b00      	cmp	r3, #0
 8000694:	d028      	beq.n	80006e8 <main+0xa8>
  {
    xTaskCreate(vTask1_menu_display, "MENU", 200, NULL, 1, &xTaskHandler1);
 8000696:	4b1d      	ldr	r3, [pc, #116]	@ (800070c <main+0xcc>)
 8000698:	9301      	str	r3, [sp, #4]
 800069a:	2301      	movs	r3, #1
 800069c:	9300      	str	r3, [sp, #0]
 800069e:	2300      	movs	r3, #0
 80006a0:	22c8      	movs	r2, #200	@ 0xc8
 80006a2:	491b      	ldr	r1, [pc, #108]	@ (8000710 <main+0xd0>)
 80006a4:	481b      	ldr	r0, [pc, #108]	@ (8000714 <main+0xd4>)
 80006a6:	f004 fb1d 	bl	8004ce4 <xTaskCreate>
    xTaskCreate(vTask2_cmd_handling, "CMD_HANDLE", 200, NULL, 2, &xTaskHandler2);
 80006aa:	4b1b      	ldr	r3, [pc, #108]	@ (8000718 <main+0xd8>)
 80006ac:	9301      	str	r3, [sp, #4]
 80006ae:	2302      	movs	r3, #2
 80006b0:	9300      	str	r3, [sp, #0]
 80006b2:	2300      	movs	r3, #0
 80006b4:	22c8      	movs	r2, #200	@ 0xc8
 80006b6:	4919      	ldr	r1, [pc, #100]	@ (800071c <main+0xdc>)
 80006b8:	4819      	ldr	r0, [pc, #100]	@ (8000720 <main+0xe0>)
 80006ba:	f004 fb13 	bl	8004ce4 <xTaskCreate>
    xTaskCreate(vTask3_cmd_processing,"CMD_PROC", 200, NULL, 2, &xTaskHandler3);
 80006be:	4b19      	ldr	r3, [pc, #100]	@ (8000724 <main+0xe4>)
 80006c0:	9301      	str	r3, [sp, #4]
 80006c2:	2302      	movs	r3, #2
 80006c4:	9300      	str	r3, [sp, #0]
 80006c6:	2300      	movs	r3, #0
 80006c8:	22c8      	movs	r2, #200	@ 0xc8
 80006ca:	4917      	ldr	r1, [pc, #92]	@ (8000728 <main+0xe8>)
 80006cc:	4817      	ldr	r0, [pc, #92]	@ (800072c <main+0xec>)
 80006ce:	f004 fb09 	bl	8004ce4 <xTaskCreate>
    xTaskCreate(vTask4_uart_write,    "UART_WRITE",200, NULL, 1, &xTaskHandler4);
 80006d2:	4b17      	ldr	r3, [pc, #92]	@ (8000730 <main+0xf0>)
 80006d4:	9301      	str	r3, [sp, #4]
 80006d6:	2301      	movs	r3, #1
 80006d8:	9300      	str	r3, [sp, #0]
 80006da:	2300      	movs	r3, #0
 80006dc:	22c8      	movs	r2, #200	@ 0xc8
 80006de:	4915      	ldr	r1, [pc, #84]	@ (8000734 <main+0xf4>)
 80006e0:	4815      	ldr	r0, [pc, #84]	@ (8000738 <main+0xf8>)
 80006e2:	f004 faff 	bl	8004ce4 <xTaskCreate>
 80006e6:	e002      	b.n	80006ee <main+0xae>
  }
  else
  {
    debug_printf("Queue creation failed\r\n");
 80006e8:	4814      	ldr	r0, [pc, #80]	@ (800073c <main+0xfc>)
 80006ea:	f7ff ff79 	bl	80005e0 <debug_printf>
  }

  osKernelStart();
 80006ee:	f003 fe25 	bl	800433c <osKernelStart>

  while (1);
 80006f2:	bf00      	nop
 80006f4:	e7fd      	b.n	80006f2 <main+0xb2>
 80006f6:	bf00      	nop
 80006f8:	08006f9c 	.word	0x08006f9c
 80006fc:	200004f0 	.word	0x200004f0
 8000700:	200004f4 	.word	0x200004f4
 8000704:	200004f8 	.word	0x200004f8
 8000708:	20000458 	.word	0x20000458
 800070c:	200004e0 	.word	0x200004e0
 8000710:	08006fc4 	.word	0x08006fc4
 8000714:	08000859 	.word	0x08000859
 8000718:	200004e4 	.word	0x200004e4
 800071c:	08006fcc 	.word	0x08006fcc
 8000720:	08000891 	.word	0x08000891
 8000724:	200004e8 	.word	0x200004e8
 8000728:	08006fd8 	.word	0x08006fd8
 800072c:	08000935 	.word	0x08000935
 8000730:	200004ec 	.word	0x200004ec
 8000734:	08006fe4 	.word	0x08006fe4
 8000738:	08000a21 	.word	0x08000a21
 800073c:	08006ff0 	.word	0x08006ff0

08000740 <SystemClock_Config>:
}

/* ------------------- SYSTEM INIT ------------------------- */

void SystemClock_Config(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b096      	sub	sp, #88	@ 0x58
 8000744:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000746:	f107 0314 	add.w	r3, r7, #20
 800074a:	2244      	movs	r2, #68	@ 0x44
 800074c:	2100      	movs	r1, #0
 800074e:	4618      	mov	r0, r3
 8000750:	f005 ff86 	bl	8006660 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000754:	463b      	mov	r3, r7
 8000756:	2200      	movs	r2, #0
 8000758:	601a      	str	r2, [r3, #0]
 800075a:	605a      	str	r2, [r3, #4]
 800075c:	609a      	str	r2, [r3, #8]
 800075e:	60da      	str	r2, [r3, #12]
 8000760:	611a      	str	r2, [r3, #16]

  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000762:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000766:	f000 feed 	bl	8001544 <HAL_PWREx_ControlVoltageScaling>

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800076a:	2302      	movs	r3, #2
 800076c:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800076e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000772:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000774:	2302      	movs	r3, #2
 8000776:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000778:	2302      	movs	r3, #2
 800077a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800077c:	2301      	movs	r3, #1
 800077e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000780:	230a      	movs	r3, #10
 8000782:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000784:	2302      	movs	r3, #2
 8000786:	657b      	str	r3, [r7, #84]	@ 0x54

  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8000788:	f107 0314 	add.w	r3, r7, #20
 800078c:	4618      	mov	r0, r3
 800078e:	f000 ff2f 	bl	80015f0 <HAL_RCC_OscConfig>

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000792:	230f      	movs	r3, #15
 8000794:	603b      	str	r3, [r7, #0]
                              | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000796:	2303      	movs	r3, #3
 8000798:	607b      	str	r3, [r7, #4]

  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4);
 800079a:	463b      	mov	r3, r7
 800079c:	2104      	movs	r1, #4
 800079e:	4618      	mov	r0, r3
 80007a0:	f001 fb02 	bl	8001da8 <HAL_RCC_ClockConfig>
}
 80007a4:	bf00      	nop
 80007a6:	3758      	adds	r7, #88	@ 0x58
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bd80      	pop	{r7, pc}

080007ac <MX_USART2_UART_Init>:

/* ---------------- UART2 INIT ------------------------- */

static void MX_USART2_UART_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0
    huart2.Instance        = USART2;
 80007b0:	4b12      	ldr	r3, [pc, #72]	@ (80007fc <MX_USART2_UART_Init+0x50>)
 80007b2:	4a13      	ldr	r2, [pc, #76]	@ (8000800 <MX_USART2_UART_Init+0x54>)
 80007b4:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate   = 115200;
 80007b6:	4b11      	ldr	r3, [pc, #68]	@ (80007fc <MX_USART2_UART_Init+0x50>)
 80007b8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007bc:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007be:	4b0f      	ldr	r3, [pc, #60]	@ (80007fc <MX_USART2_UART_Init+0x50>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits   = UART_STOPBITS_1;
 80007c4:	4b0d      	ldr	r3, [pc, #52]	@ (80007fc <MX_USART2_UART_Init+0x50>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity     = UART_PARITY_NONE;
 80007ca:	4b0c      	ldr	r3, [pc, #48]	@ (80007fc <MX_USART2_UART_Init+0x50>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode       = UART_MODE_TX_RX;
 80007d0:	4b0a      	ldr	r3, [pc, #40]	@ (80007fc <MX_USART2_UART_Init+0x50>)
 80007d2:	220c      	movs	r2, #12
 80007d4:	615a      	str	r2, [r3, #20]
    huart2.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 80007d6:	4b09      	ldr	r3, [pc, #36]	@ (80007fc <MX_USART2_UART_Init+0x50>)
 80007d8:	2200      	movs	r2, #0
 80007da:	619a      	str	r2, [r3, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007dc:	4b07      	ldr	r3, [pc, #28]	@ (80007fc <MX_USART2_UART_Init+0x50>)
 80007de:	2200      	movs	r2, #0
 80007e0:	61da      	str	r2, [r3, #28]

    HAL_UART_Init(&huart2);
 80007e2:	4806      	ldr	r0, [pc, #24]	@ (80007fc <MX_USART2_UART_Init+0x50>)
 80007e4:	f002 f9c0 	bl	8002b68 <HAL_UART_Init>

    /* Enable IRQ for USART2 */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80007e8:	2200      	movs	r2, #0
 80007ea:	2105      	movs	r1, #5
 80007ec:	2026      	movs	r0, #38	@ 0x26
 80007ee:	f000 fbf2 	bl	8000fd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80007f2:	2026      	movs	r0, #38	@ 0x26
 80007f4:	f000 fc0b 	bl	800100e <HAL_NVIC_EnableIRQ>
}
 80007f8:	bf00      	nop
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	20000458 	.word	0x20000458
 8000800:	40004400 	.word	0x40004400

08000804 <MX_GPIO_Init>:

/* ---------------- GPIO INIT ------------------------- */

static void MX_GPIO_Init(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b086      	sub	sp, #24
 8000808:	af00      	add	r7, sp, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800080a:	4b12      	ldr	r3, [pc, #72]	@ (8000854 <MX_GPIO_Init+0x50>)
 800080c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800080e:	4a11      	ldr	r2, [pc, #68]	@ (8000854 <MX_GPIO_Init+0x50>)
 8000810:	f043 0301 	orr.w	r3, r3, #1
 8000814:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000816:	4b0f      	ldr	r3, [pc, #60]	@ (8000854 <MX_GPIO_Init+0x50>)
 8000818:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800081a:	f003 0301 	and.w	r3, r3, #1
 800081e:	603b      	str	r3, [r7, #0]
 8000820:	683b      	ldr	r3, [r7, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000822:	1d3b      	adds	r3, r7, #4
 8000824:	2200      	movs	r2, #0
 8000826:	601a      	str	r2, [r3, #0]
 8000828:	605a      	str	r2, [r3, #4]
 800082a:	609a      	str	r2, [r3, #8]
 800082c:	60da      	str	r2, [r3, #12]
 800082e:	611a      	str	r2, [r3, #16]

  /* LED2 */
  GPIO_InitStruct.Pin   = LD2_Pin;
 8000830:	2320      	movs	r3, #32
 8000832:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 8000834:	2301      	movs	r3, #1
 8000836:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8000838:	2300      	movs	r3, #0
 800083a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800083c:	2300      	movs	r3, #0
 800083e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000840:	1d3b      	adds	r3, r7, #4
 8000842:	4619      	mov	r1, r3
 8000844:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000848:	f000 fc7a 	bl	8001140 <HAL_GPIO_Init>
}
 800084c:	bf00      	nop
 800084e:	3718      	adds	r7, #24
 8000850:	46bd      	mov	sp, r7
 8000852:	bd80      	pop	{r7, pc}
 8000854:	40021000 	.word	0x40021000

08000858 <vTask1_menu_display>:

/* ---------------- FreeRTOS TASKS ------------------------- */

/* Task1 : Print menu and wait for command */
void vTask1_menu_display(void *params)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b084      	sub	sp, #16
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
  char *pData = menu;
 8000860:	4b09      	ldr	r3, [pc, #36]	@ (8000888 <vTask1_menu_display+0x30>)
 8000862:	60fb      	str	r3, [r7, #12]
  while (1)
  {
    xQueueSend(uart_write_queue, &pData, portMAX_DELAY);
 8000864:	4b09      	ldr	r3, [pc, #36]	@ (800088c <vTask1_menu_display+0x34>)
 8000866:	6818      	ldr	r0, [r3, #0]
 8000868:	f107 010c 	add.w	r1, r7, #12
 800086c:	2300      	movs	r3, #0
 800086e:	f04f 32ff 	mov.w	r2, #4294967295
 8000872:	f003 fee3 	bl	800463c <xQueueGenericSend>
    xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
 8000876:	f04f 33ff 	mov.w	r3, #4294967295
 800087a:	2200      	movs	r2, #0
 800087c:	2100      	movs	r1, #0
 800087e:	2000      	movs	r0, #0
 8000880:	f005 f818 	bl	80058b4 <xTaskNotifyWait>
    xQueueSend(uart_write_queue, &pData, portMAX_DELAY);
 8000884:	bf00      	nop
 8000886:	e7ed      	b.n	8000864 <vTask1_menu_display+0xc>
 8000888:	200000ac 	.word	0x200000ac
 800088c:	200004f4 	.word	0x200004f4

08000890 <vTask2_cmd_handling>:
  }
}

/* Task2 : Parse command from UART input */
void vTask2_cmd_handling(void *params)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b088      	sub	sp, #32
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
  char rcv_buf[20];

  while (1)
  {
    xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
 8000898:	f04f 33ff 	mov.w	r3, #4294967295
 800089c:	2200      	movs	r2, #0
 800089e:	2100      	movs	r1, #0
 80008a0:	2000      	movs	r0, #0
 80008a2:	f005 f807 	bl	80058b4 <xTaskNotifyWait>

    memcpy(rcv_buf, command_buffer, command_len);
 80008a6:	4b1f      	ldr	r3, [pc, #124]	@ (8000924 <vTask2_cmd_handling+0x94>)
 80008a8:	781b      	ldrb	r3, [r3, #0]
 80008aa:	461a      	mov	r2, r3
 80008ac:	f107 030c 	add.w	r3, r7, #12
 80008b0:	491d      	ldr	r1, [pc, #116]	@ (8000928 <vTask2_cmd_handling+0x98>)
 80008b2:	4618      	mov	r0, r3
 80008b4:	f005 ff1c 	bl	80066f0 <memcpy>
    rcv_buf[command_len] = '\0';
 80008b8:	4b1a      	ldr	r3, [pc, #104]	@ (8000924 <vTask2_cmd_handling+0x94>)
 80008ba:	781b      	ldrb	r3, [r3, #0]
 80008bc:	3320      	adds	r3, #32
 80008be:	443b      	add	r3, r7
 80008c0:	2200      	movs	r2, #0
 80008c2:	f803 2c14 	strb.w	r2, [r3, #-20]
    command_len = 0;
 80008c6:	4b17      	ldr	r3, [pc, #92]	@ (8000924 <vTask2_cmd_handling+0x94>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	701a      	strb	r2, [r3, #0]

    APP_CMD_t *new_cmd = pvPortMalloc(sizeof(APP_CMD_t));
 80008cc:	200b      	movs	r0, #11
 80008ce:	f005 fc9d 	bl	800620c <pvPortMalloc>
 80008d2:	4603      	mov	r3, r0
 80008d4:	60bb      	str	r3, [r7, #8]
    new_cmd->COMMAND_NUM = rcv_buf[0] - '0';
 80008d6:	7b3a      	ldrb	r2, [r7, #12]
 80008d8:	68bb      	ldr	r3, [r7, #8]
 80008da:	3a30      	subs	r2, #48	@ 0x30
 80008dc:	b2d2      	uxtb	r2, r2
 80008de:	701a      	strb	r2, [r3, #0]

    memset(new_cmd->COMMAND_ARGS, 0, sizeof(new_cmd->COMMAND_ARGS));
 80008e0:	68bb      	ldr	r3, [r7, #8]
 80008e2:	3301      	adds	r3, #1
 80008e4:	220a      	movs	r2, #10
 80008e6:	2100      	movs	r1, #0
 80008e8:	4618      	mov	r0, r3
 80008ea:	f005 feb9 	bl	8006660 <memset>
    strncpy((char*)new_cmd->COMMAND_ARGS, &rcv_buf[1], 9);
 80008ee:	68bb      	ldr	r3, [r7, #8]
 80008f0:	1c58      	adds	r0, r3, #1
 80008f2:	f107 030c 	add.w	r3, r7, #12
 80008f6:	3301      	adds	r3, #1
 80008f8:	2209      	movs	r2, #9
 80008fa:	4619      	mov	r1, r3
 80008fc:	f005 feb8 	bl	8006670 <strncpy>

    xQueueSend(command_Queue, &new_cmd, portMAX_DELAY);
 8000900:	4b0a      	ldr	r3, [pc, #40]	@ (800092c <vTask2_cmd_handling+0x9c>)
 8000902:	6818      	ldr	r0, [r3, #0]
 8000904:	f107 0108 	add.w	r1, r7, #8
 8000908:	2300      	movs	r3, #0
 800090a:	f04f 32ff 	mov.w	r2, #4294967295
 800090e:	f003 fe95 	bl	800463c <xQueueGenericSend>

    xTaskNotify(xTaskHandler1, 0, eNoAction);
 8000912:	4b07      	ldr	r3, [pc, #28]	@ (8000930 <vTask2_cmd_handling+0xa0>)
 8000914:	6818      	ldr	r0, [r3, #0]
 8000916:	2300      	movs	r3, #0
 8000918:	2200      	movs	r2, #0
 800091a:	2100      	movs	r1, #0
 800091c:	f005 f824 	bl	8005968 <xTaskGenericNotify>
  {
 8000920:	bf00      	nop
 8000922:	e7b9      	b.n	8000898 <vTask2_cmd_handling+0x8>
 8000924:	20000510 	.word	0x20000510
 8000928:	200004fc 	.word	0x200004fc
 800092c:	200004f0 	.word	0x200004f0
 8000930:	200004e0 	.word	0x200004e0

08000934 <vTask3_cmd_processing>:
  }
}

/* Task3 : Execute command */
void vTask3_cmd_processing(void *params)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b084      	sub	sp, #16
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
  APP_CMD_t *cmd;
  char *pData;

  while (1)
  {
    xQueueReceive(command_Queue, &cmd, portMAX_DELAY);
 800093c:	4b2e      	ldr	r3, [pc, #184]	@ (80009f8 <vTask3_cmd_processing+0xc4>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	f107 010c 	add.w	r1, r7, #12
 8000944:	f04f 32ff 	mov.w	r2, #4294967295
 8000948:	4618      	mov	r0, r3
 800094a:	f003 ff79 	bl	8004840 <xQueueReceive>

    switch(cmd->COMMAND_NUM)
 800094e:	68fb      	ldr	r3, [r7, #12]
 8000950:	781b      	ldrb	r3, [r3, #0]
 8000952:	2b06      	cmp	r3, #6
 8000954:	d83e      	bhi.n	80009d4 <vTask3_cmd_processing+0xa0>
 8000956:	a201      	add	r2, pc, #4	@ (adr r2, 800095c <vTask3_cmd_processing+0x28>)
 8000958:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800095c:	080009cf 	.word	0x080009cf
 8000960:	08000979 	.word	0x08000979
 8000964:	0800098b 	.word	0x0800098b
 8000968:	0800099d 	.word	0x0800099d
 800096c:	080009d5 	.word	0x080009d5
 8000970:	080009ad 	.word	0x080009ad
 8000974:	080009c9 	.word	0x080009c9
    {
      case 1: HAL_GPIO_WritePin(LD2_GPIO_Port,LD2_Pin,GPIO_PIN_SET); pData=msg_led_on; break;
 8000978:	2201      	movs	r2, #1
 800097a:	2120      	movs	r1, #32
 800097c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000980:	f000 fda0 	bl	80014c4 <HAL_GPIO_WritePin>
 8000984:	4b1d      	ldr	r3, [pc, #116]	@ (80009fc <vTask3_cmd_processing+0xc8>)
 8000986:	60bb      	str	r3, [r7, #8]
 8000988:	e027      	b.n	80009da <vTask3_cmd_processing+0xa6>
      case 2: HAL_GPIO_WritePin(LD2_GPIO_Port,LD2_Pin,GPIO_PIN_RESET); pData=msg_led_off; break;
 800098a:	2200      	movs	r2, #0
 800098c:	2120      	movs	r1, #32
 800098e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000992:	f000 fd97 	bl	80014c4 <HAL_GPIO_WritePin>
 8000996:	4b1a      	ldr	r3, [pc, #104]	@ (8000a00 <vTask3_cmd_processing+0xcc>)
 8000998:	60bb      	str	r3, [r7, #8]
 800099a:	e01e      	b.n	80009da <vTask3_cmd_processing+0xa6>
      case 3: HAL_GPIO_TogglePin(LD2_GPIO_Port,LD2_Pin); pData=msg_led_toggle; break;
 800099c:	2120      	movs	r1, #32
 800099e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009a2:	f000 fda7 	bl	80014f4 <HAL_GPIO_TogglePin>
 80009a6:	4b17      	ldr	r3, [pc, #92]	@ (8000a04 <vTask3_cmd_processing+0xd0>)
 80009a8:	60bb      	str	r3, [r7, #8]
 80009aa:	e016      	b.n	80009da <vTask3_cmd_processing+0xa6>
      case 5:
        if(HAL_GPIO_ReadPin(LD2_GPIO_Port,LD2_Pin))
 80009ac:	2120      	movs	r1, #32
 80009ae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009b2:	f000 fd6f 	bl	8001494 <HAL_GPIO_ReadPin>
 80009b6:	4603      	mov	r3, r0
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d002      	beq.n	80009c2 <vTask3_cmd_processing+0x8e>
            pData = msg_led_read_on;
 80009bc:	4b12      	ldr	r3, [pc, #72]	@ (8000a08 <vTask3_cmd_processing+0xd4>)
 80009be:	60bb      	str	r3, [r7, #8]
        else
            pData = msg_led_read_off;
        break;
 80009c0:	e00b      	b.n	80009da <vTask3_cmd_processing+0xa6>
            pData = msg_led_read_off;
 80009c2:	4b12      	ldr	r3, [pc, #72]	@ (8000a0c <vTask3_cmd_processing+0xd8>)
 80009c4:	60bb      	str	r3, [r7, #8]
        break;
 80009c6:	e008      	b.n	80009da <vTask3_cmd_processing+0xa6>
      case 6: pData = msg_rtc_not_impl; break;
 80009c8:	4b11      	ldr	r3, [pc, #68]	@ (8000a10 <vTask3_cmd_processing+0xdc>)
 80009ca:	60bb      	str	r3, [r7, #8]
 80009cc:	e005      	b.n	80009da <vTask3_cmd_processing+0xa6>
      case 0: pData = msg_exit_not_impl; break;
 80009ce:	4b11      	ldr	r3, [pc, #68]	@ (8000a14 <vTask3_cmd_processing+0xe0>)
 80009d0:	60bb      	str	r3, [r7, #8]
 80009d2:	e002      	b.n	80009da <vTask3_cmd_processing+0xa6>
      default: pData = msg_invalid_cmd; break;
 80009d4:	4b10      	ldr	r3, [pc, #64]	@ (8000a18 <vTask3_cmd_processing+0xe4>)
 80009d6:	60bb      	str	r3, [r7, #8]
 80009d8:	bf00      	nop
    }

    xQueueSend(uart_write_queue, &pData, portMAX_DELAY);
 80009da:	4b10      	ldr	r3, [pc, #64]	@ (8000a1c <vTask3_cmd_processing+0xe8>)
 80009dc:	6818      	ldr	r0, [r3, #0]
 80009de:	f107 0108 	add.w	r1, r7, #8
 80009e2:	2300      	movs	r3, #0
 80009e4:	f04f 32ff 	mov.w	r2, #4294967295
 80009e8:	f003 fe28 	bl	800463c <xQueueGenericSend>
    vPortFree(cmd);
 80009ec:	68fb      	ldr	r3, [r7, #12]
 80009ee:	4618      	mov	r0, r3
 80009f0:	f005 fcda 	bl	80063a8 <vPortFree>
    xQueueReceive(command_Queue, &cmd, portMAX_DELAY);
 80009f4:	e7a2      	b.n	800093c <vTask3_cmd_processing+0x8>
 80009f6:	bf00      	nop
 80009f8:	200004f0 	.word	0x200004f0
 80009fc:	20000020 	.word	0x20000020
 8000a00:	2000002c 	.word	0x2000002c
 8000a04:	20000038 	.word	0x20000038
 8000a08:	20000048 	.word	0x20000048
 8000a0c:	2000005c 	.word	0x2000005c
 8000a10:	20000070 	.word	0x20000070
 8000a14:	20000088 	.word	0x20000088
 8000a18:	20000000 	.word	0x20000000
 8000a1c:	200004f4 	.word	0x200004f4

08000a20 <vTask4_uart_write>:
  }
}

/* Task4 : UART Write */
void vTask4_uart_write(void *params)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b084      	sub	sp, #16
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
  char *pData;
  while (1)
  {
    xQueueReceive(uart_write_queue, &pData, portMAX_DELAY);
 8000a28:	4b07      	ldr	r3, [pc, #28]	@ (8000a48 <vTask4_uart_write+0x28>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	f107 010c 	add.w	r1, r7, #12
 8000a30:	f04f 32ff 	mov.w	r2, #4294967295
 8000a34:	4618      	mov	r0, r3
 8000a36:	f003 ff03 	bl	8004840 <xQueueReceive>
    debug_printf("%s", pData);
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	4619      	mov	r1, r3
 8000a3e:	4803      	ldr	r0, [pc, #12]	@ (8000a4c <vTask4_uart_write+0x2c>)
 8000a40:	f7ff fdce 	bl	80005e0 <debug_printf>
    xQueueReceive(uart_write_queue, &pData, portMAX_DELAY);
 8000a44:	bf00      	nop
 8000a46:	e7ef      	b.n	8000a28 <vTask4_uart_write+0x8>
 8000a48:	200004f4 	.word	0x200004f4
 8000a4c:	08007008 	.word	0x08007008

08000a50 <HAL_UART_RxCpltCallback>:
  }
}

/* UART RX interrupt callback */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b084      	sub	sp, #16
 8000a54:	af02      	add	r7, sp, #8
 8000a56:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART2)
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	4a15      	ldr	r2, [pc, #84]	@ (8000ab4 <HAL_UART_RxCpltCallback+0x64>)
 8000a5e:	4293      	cmp	r3, r2
 8000a60:	d123      	bne.n	8000aaa <HAL_UART_RxCpltCallback+0x5a>
  {
    command_buffer[command_len++] = rx_data;
 8000a62:	4b15      	ldr	r3, [pc, #84]	@ (8000ab8 <HAL_UART_RxCpltCallback+0x68>)
 8000a64:	781b      	ldrb	r3, [r3, #0]
 8000a66:	1c5a      	adds	r2, r3, #1
 8000a68:	b2d1      	uxtb	r1, r2
 8000a6a:	4a13      	ldr	r2, [pc, #76]	@ (8000ab8 <HAL_UART_RxCpltCallback+0x68>)
 8000a6c:	7011      	strb	r1, [r2, #0]
 8000a6e:	461a      	mov	r2, r3
 8000a70:	4b12      	ldr	r3, [pc, #72]	@ (8000abc <HAL_UART_RxCpltCallback+0x6c>)
 8000a72:	7819      	ldrb	r1, [r3, #0]
 8000a74:	4b12      	ldr	r3, [pc, #72]	@ (8000ac0 <HAL_UART_RxCpltCallback+0x70>)
 8000a76:	5499      	strb	r1, [r3, r2]

    if (rx_data == '\r')
 8000a78:	4b10      	ldr	r3, [pc, #64]	@ (8000abc <HAL_UART_RxCpltCallback+0x6c>)
 8000a7a:	781b      	ldrb	r3, [r3, #0]
 8000a7c:	2b0d      	cmp	r3, #13
 8000a7e:	d108      	bne.n	8000a92 <HAL_UART_RxCpltCallback+0x42>
      xTaskNotifyFromISR(xTaskHandler2, 0, eNoAction, NULL);
 8000a80:	4b10      	ldr	r3, [pc, #64]	@ (8000ac4 <HAL_UART_RxCpltCallback+0x74>)
 8000a82:	6818      	ldr	r0, [r3, #0]
 8000a84:	2300      	movs	r3, #0
 8000a86:	9300      	str	r3, [sp, #0]
 8000a88:	2300      	movs	r3, #0
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	2100      	movs	r1, #0
 8000a8e:	f005 f823 	bl	8005ad8 <xTaskGenericNotifyFromISR>

    if (command_len >= sizeof(command_buffer))
 8000a92:	4b09      	ldr	r3, [pc, #36]	@ (8000ab8 <HAL_UART_RxCpltCallback+0x68>)
 8000a94:	781b      	ldrb	r3, [r3, #0]
 8000a96:	2b13      	cmp	r3, #19
 8000a98:	d902      	bls.n	8000aa0 <HAL_UART_RxCpltCallback+0x50>
      command_len = 0;
 8000a9a:	4b07      	ldr	r3, [pc, #28]	@ (8000ab8 <HAL_UART_RxCpltCallback+0x68>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	701a      	strb	r2, [r3, #0]

    HAL_UART_Receive_IT(&huart2, &rx_data, 1);
 8000aa0:	2201      	movs	r2, #1
 8000aa2:	4906      	ldr	r1, [pc, #24]	@ (8000abc <HAL_UART_RxCpltCallback+0x6c>)
 8000aa4:	4808      	ldr	r0, [pc, #32]	@ (8000ac8 <HAL_UART_RxCpltCallback+0x78>)
 8000aa6:	f002 f937 	bl	8002d18 <HAL_UART_Receive_IT>
  }
}
 8000aaa:	bf00      	nop
 8000aac:	3708      	adds	r7, #8
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	40004400 	.word	0x40004400
 8000ab8:	20000510 	.word	0x20000510
 8000abc:	200004f8 	.word	0x200004f8
 8000ac0:	200004fc 	.word	0x200004fc
 8000ac4:	200004e4 	.word	0x200004e4
 8000ac8:	20000458 	.word	0x20000458

08000acc <Error_Handler>:
    /* Optional: __WFI(); */
}

/* Error Handler */
void Error_Handler(void)
{
 8000acc:	b480      	push	{r7}
 8000ace:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ad0:	b672      	cpsid	i
}
 8000ad2:	bf00      	nop
  __disable_irq();
  while (1) {}
 8000ad4:	bf00      	nop
 8000ad6:	e7fd      	b.n	8000ad4 <Error_Handler+0x8>

08000ad8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b082      	sub	sp, #8
 8000adc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ade:	4b11      	ldr	r3, [pc, #68]	@ (8000b24 <HAL_MspInit+0x4c>)
 8000ae0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ae2:	4a10      	ldr	r2, [pc, #64]	@ (8000b24 <HAL_MspInit+0x4c>)
 8000ae4:	f043 0301 	orr.w	r3, r3, #1
 8000ae8:	6613      	str	r3, [r2, #96]	@ 0x60
 8000aea:	4b0e      	ldr	r3, [pc, #56]	@ (8000b24 <HAL_MspInit+0x4c>)
 8000aec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000aee:	f003 0301 	and.w	r3, r3, #1
 8000af2:	607b      	str	r3, [r7, #4]
 8000af4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000af6:	4b0b      	ldr	r3, [pc, #44]	@ (8000b24 <HAL_MspInit+0x4c>)
 8000af8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000afa:	4a0a      	ldr	r2, [pc, #40]	@ (8000b24 <HAL_MspInit+0x4c>)
 8000afc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b00:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b02:	4b08      	ldr	r3, [pc, #32]	@ (8000b24 <HAL_MspInit+0x4c>)
 8000b04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b0a:	603b      	str	r3, [r7, #0]
 8000b0c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000b0e:	2200      	movs	r2, #0
 8000b10:	210f      	movs	r1, #15
 8000b12:	f06f 0001 	mvn.w	r0, #1
 8000b16:	f000 fa5e 	bl	8000fd6 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b1a:	bf00      	nop
 8000b1c:	3708      	adds	r7, #8
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	40021000 	.word	0x40021000

08000b28 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b0ac      	sub	sp, #176	@ 0xb0
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b30:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000b34:	2200      	movs	r2, #0
 8000b36:	601a      	str	r2, [r3, #0]
 8000b38:	605a      	str	r2, [r3, #4]
 8000b3a:	609a      	str	r2, [r3, #8]
 8000b3c:	60da      	str	r2, [r3, #12]
 8000b3e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b40:	f107 0314 	add.w	r3, r7, #20
 8000b44:	2288      	movs	r2, #136	@ 0x88
 8000b46:	2100      	movs	r1, #0
 8000b48:	4618      	mov	r0, r3
 8000b4a:	f005 fd89 	bl	8006660 <memset>
  if(huart->Instance==USART2)
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	4a21      	ldr	r2, [pc, #132]	@ (8000bd8 <HAL_UART_MspInit+0xb0>)
 8000b54:	4293      	cmp	r3, r2
 8000b56:	d13b      	bne.n	8000bd0 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000b58:	2302      	movs	r3, #2
 8000b5a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b60:	f107 0314 	add.w	r3, r7, #20
 8000b64:	4618      	mov	r0, r3
 8000b66:	f001 fb43 	bl	80021f0 <HAL_RCCEx_PeriphCLKConfig>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d001      	beq.n	8000b74 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000b70:	f7ff ffac 	bl	8000acc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b74:	4b19      	ldr	r3, [pc, #100]	@ (8000bdc <HAL_UART_MspInit+0xb4>)
 8000b76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b78:	4a18      	ldr	r2, [pc, #96]	@ (8000bdc <HAL_UART_MspInit+0xb4>)
 8000b7a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b7e:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b80:	4b16      	ldr	r3, [pc, #88]	@ (8000bdc <HAL_UART_MspInit+0xb4>)
 8000b82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b88:	613b      	str	r3, [r7, #16]
 8000b8a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b8c:	4b13      	ldr	r3, [pc, #76]	@ (8000bdc <HAL_UART_MspInit+0xb4>)
 8000b8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b90:	4a12      	ldr	r2, [pc, #72]	@ (8000bdc <HAL_UART_MspInit+0xb4>)
 8000b92:	f043 0301 	orr.w	r3, r3, #1
 8000b96:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b98:	4b10      	ldr	r3, [pc, #64]	@ (8000bdc <HAL_UART_MspInit+0xb4>)
 8000b9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b9c:	f003 0301 	and.w	r3, r3, #1
 8000ba0:	60fb      	str	r3, [r7, #12]
 8000ba2:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000ba4:	230c      	movs	r3, #12
 8000ba6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000baa:	2302      	movs	r3, #2
 8000bac:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bb6:	2303      	movs	r3, #3
 8000bb8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000bbc:	2307      	movs	r3, #7
 8000bbe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bc2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000bc6:	4619      	mov	r1, r3
 8000bc8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bcc:	f000 fab8 	bl	8001140 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000bd0:	bf00      	nop
 8000bd2:	37b0      	adds	r7, #176	@ 0xb0
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd80      	pop	{r7, pc}
 8000bd8:	40004400 	.word	0x40004400
 8000bdc:	40021000 	.word	0x40021000

08000be0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000be4:	bf00      	nop
 8000be6:	e7fd      	b.n	8000be4 <NMI_Handler+0x4>

08000be8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bec:	bf00      	nop
 8000bee:	e7fd      	b.n	8000bec <HardFault_Handler+0x4>

08000bf0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bf4:	bf00      	nop
 8000bf6:	e7fd      	b.n	8000bf4 <MemManage_Handler+0x4>

08000bf8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bfc:	bf00      	nop
 8000bfe:	e7fd      	b.n	8000bfc <BusFault_Handler+0x4>

08000c00 <USART2_IRQHandler>:
    /* USER CODE END W1_BusFault_IRQn 0 */
  }
}

void USART2_IRQHandler(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
    HAL_UART_IRQHandler(&huart2);
 8000c04:	4802      	ldr	r0, [pc, #8]	@ (8000c10 <USART2_IRQHandler+0x10>)
 8000c06:	f002 f8d3 	bl	8002db0 <HAL_UART_IRQHandler>
}
 8000c0a:	bf00      	nop
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	bf00      	nop
 8000c10:	20000458 	.word	0x20000458

08000c14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c18:	bf00      	nop
 8000c1a:	e7fd      	b.n	8000c18 <UsageFault_Handler+0x4>

08000c1c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c20:	bf00      	nop
 8000c22:	46bd      	mov	sp, r7
 8000c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c28:	4770      	bx	lr

08000c2a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c2a:	b580      	push	{r7, lr}
 8000c2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c2e:	f000 f8d7 	bl	8000de0 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000c32:	f004 fd99 	bl	8005768 <xTaskGetSchedulerState>
 8000c36:	4603      	mov	r3, r0
 8000c38:	2b01      	cmp	r3, #1
 8000c3a:	d001      	beq.n	8000c40 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000c3c:	f005 fa54 	bl	80060e8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c40:	bf00      	nop
 8000c42:	bd80      	pop	{r7, pc}

08000c44 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b086      	sub	sp, #24
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c4c:	4a14      	ldr	r2, [pc, #80]	@ (8000ca0 <_sbrk+0x5c>)
 8000c4e:	4b15      	ldr	r3, [pc, #84]	@ (8000ca4 <_sbrk+0x60>)
 8000c50:	1ad3      	subs	r3, r2, r3
 8000c52:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c54:	697b      	ldr	r3, [r7, #20]
 8000c56:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c58:	4b13      	ldr	r3, [pc, #76]	@ (8000ca8 <_sbrk+0x64>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d102      	bne.n	8000c66 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c60:	4b11      	ldr	r3, [pc, #68]	@ (8000ca8 <_sbrk+0x64>)
 8000c62:	4a12      	ldr	r2, [pc, #72]	@ (8000cac <_sbrk+0x68>)
 8000c64:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c66:	4b10      	ldr	r3, [pc, #64]	@ (8000ca8 <_sbrk+0x64>)
 8000c68:	681a      	ldr	r2, [r3, #0]
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	4413      	add	r3, r2
 8000c6e:	693a      	ldr	r2, [r7, #16]
 8000c70:	429a      	cmp	r2, r3
 8000c72:	d207      	bcs.n	8000c84 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c74:	f005 fd10 	bl	8006698 <__errno>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	220c      	movs	r2, #12
 8000c7c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c7e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c82:	e009      	b.n	8000c98 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c84:	4b08      	ldr	r3, [pc, #32]	@ (8000ca8 <_sbrk+0x64>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c8a:	4b07      	ldr	r3, [pc, #28]	@ (8000ca8 <_sbrk+0x64>)
 8000c8c:	681a      	ldr	r2, [r3, #0]
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	4413      	add	r3, r2
 8000c92:	4a05      	ldr	r2, [pc, #20]	@ (8000ca8 <_sbrk+0x64>)
 8000c94:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c96:	68fb      	ldr	r3, [r7, #12]
}
 8000c98:	4618      	mov	r0, r3
 8000c9a:	3718      	adds	r7, #24
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd80      	pop	{r7, pc}
 8000ca0:	20018000 	.word	0x20018000
 8000ca4:	00000400 	.word	0x00000400
 8000ca8:	20000514 	.word	0x20000514
 8000cac:	20001370 	.word	0x20001370

08000cb0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000cb4:	4b06      	ldr	r3, [pc, #24]	@ (8000cd0 <SystemInit+0x20>)
 8000cb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000cba:	4a05      	ldr	r2, [pc, #20]	@ (8000cd0 <SystemInit+0x20>)
 8000cbc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000cc0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000cc4:	bf00      	nop
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ccc:	4770      	bx	lr
 8000cce:	bf00      	nop
 8000cd0:	e000ed00 	.word	0xe000ed00

08000cd4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000cd4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000d0c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000cd8:	f7ff ffea 	bl	8000cb0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000cdc:	480c      	ldr	r0, [pc, #48]	@ (8000d10 <LoopForever+0x6>)
  ldr r1, =_edata
 8000cde:	490d      	ldr	r1, [pc, #52]	@ (8000d14 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ce0:	4a0d      	ldr	r2, [pc, #52]	@ (8000d18 <LoopForever+0xe>)
  movs r3, #0
 8000ce2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ce4:	e002      	b.n	8000cec <LoopCopyDataInit>

08000ce6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ce6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ce8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cea:	3304      	adds	r3, #4

08000cec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cf0:	d3f9      	bcc.n	8000ce6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cf2:	4a0a      	ldr	r2, [pc, #40]	@ (8000d1c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000cf4:	4c0a      	ldr	r4, [pc, #40]	@ (8000d20 <LoopForever+0x16>)
  movs r3, #0
 8000cf6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cf8:	e001      	b.n	8000cfe <LoopFillZerobss>

08000cfa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cfa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cfc:	3204      	adds	r2, #4

08000cfe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cfe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d00:	d3fb      	bcc.n	8000cfa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d02:	f005 fccf 	bl	80066a4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000d06:	f7ff fc9b 	bl	8000640 <main>

08000d0a <LoopForever>:

LoopForever:
    b LoopForever
 8000d0a:	e7fe      	b.n	8000d0a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000d0c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000d10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d14:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8000d18:	080070a0 	.word	0x080070a0
  ldr r2, =_sbss
 8000d1c:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8000d20:	20001370 	.word	0x20001370

08000d24 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000d24:	e7fe      	b.n	8000d24 <ADC1_2_IRQHandler>
	...

08000d28 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b082      	sub	sp, #8
 8000d2c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d32:	4b0c      	ldr	r3, [pc, #48]	@ (8000d64 <HAL_Init+0x3c>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	4a0b      	ldr	r2, [pc, #44]	@ (8000d64 <HAL_Init+0x3c>)
 8000d38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d3c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d3e:	2003      	movs	r0, #3
 8000d40:	f000 f93e 	bl	8000fc0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d44:	200f      	movs	r0, #15
 8000d46:	f000 f80f 	bl	8000d68 <HAL_InitTick>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d002      	beq.n	8000d56 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000d50:	2301      	movs	r3, #1
 8000d52:	71fb      	strb	r3, [r7, #7]
 8000d54:	e001      	b.n	8000d5a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000d56:	f7ff febf 	bl	8000ad8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d5a:	79fb      	ldrb	r3, [r7, #7]
}
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	3708      	adds	r7, #8
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	40022000 	.word	0x40022000

08000d68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b084      	sub	sp, #16
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000d70:	2300      	movs	r3, #0
 8000d72:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000d74:	4b17      	ldr	r3, [pc, #92]	@ (8000dd4 <HAL_InitTick+0x6c>)
 8000d76:	781b      	ldrb	r3, [r3, #0]
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d023      	beq.n	8000dc4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000d7c:	4b16      	ldr	r3, [pc, #88]	@ (8000dd8 <HAL_InitTick+0x70>)
 8000d7e:	681a      	ldr	r2, [r3, #0]
 8000d80:	4b14      	ldr	r3, [pc, #80]	@ (8000dd4 <HAL_InitTick+0x6c>)
 8000d82:	781b      	ldrb	r3, [r3, #0]
 8000d84:	4619      	mov	r1, r3
 8000d86:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d92:	4618      	mov	r0, r3
 8000d94:	f000 f949 	bl	800102a <HAL_SYSTICK_Config>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d10f      	bne.n	8000dbe <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	2b0f      	cmp	r3, #15
 8000da2:	d809      	bhi.n	8000db8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000da4:	2200      	movs	r2, #0
 8000da6:	6879      	ldr	r1, [r7, #4]
 8000da8:	f04f 30ff 	mov.w	r0, #4294967295
 8000dac:	f000 f913 	bl	8000fd6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000db0:	4a0a      	ldr	r2, [pc, #40]	@ (8000ddc <HAL_InitTick+0x74>)
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	6013      	str	r3, [r2, #0]
 8000db6:	e007      	b.n	8000dc8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000db8:	2301      	movs	r3, #1
 8000dba:	73fb      	strb	r3, [r7, #15]
 8000dbc:	e004      	b.n	8000dc8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000dbe:	2301      	movs	r3, #1
 8000dc0:	73fb      	strb	r3, [r7, #15]
 8000dc2:	e001      	b.n	8000dc8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000dc4:	2301      	movs	r3, #1
 8000dc6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000dc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8000dca:	4618      	mov	r0, r3
 8000dcc:	3710      	adds	r7, #16
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	20000190 	.word	0x20000190
 8000dd8:	20000188 	.word	0x20000188
 8000ddc:	2000018c 	.word	0x2000018c

08000de0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000de4:	4b06      	ldr	r3, [pc, #24]	@ (8000e00 <HAL_IncTick+0x20>)
 8000de6:	781b      	ldrb	r3, [r3, #0]
 8000de8:	461a      	mov	r2, r3
 8000dea:	4b06      	ldr	r3, [pc, #24]	@ (8000e04 <HAL_IncTick+0x24>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	4413      	add	r3, r2
 8000df0:	4a04      	ldr	r2, [pc, #16]	@ (8000e04 <HAL_IncTick+0x24>)
 8000df2:	6013      	str	r3, [r2, #0]
}
 8000df4:	bf00      	nop
 8000df6:	46bd      	mov	sp, r7
 8000df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop
 8000e00:	20000190 	.word	0x20000190
 8000e04:	20000518 	.word	0x20000518

08000e08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0
  return uwTick;
 8000e0c:	4b03      	ldr	r3, [pc, #12]	@ (8000e1c <HAL_GetTick+0x14>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
}
 8000e10:	4618      	mov	r0, r3
 8000e12:	46bd      	mov	sp, r7
 8000e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e18:	4770      	bx	lr
 8000e1a:	bf00      	nop
 8000e1c:	20000518 	.word	0x20000518

08000e20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e20:	b480      	push	{r7}
 8000e22:	b085      	sub	sp, #20
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	f003 0307 	and.w	r3, r3, #7
 8000e2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e30:	4b0c      	ldr	r3, [pc, #48]	@ (8000e64 <__NVIC_SetPriorityGrouping+0x44>)
 8000e32:	68db      	ldr	r3, [r3, #12]
 8000e34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e36:	68ba      	ldr	r2, [r7, #8]
 8000e38:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000e3c:	4013      	ands	r3, r2
 8000e3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e44:	68bb      	ldr	r3, [r7, #8]
 8000e46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e48:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000e4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e52:	4a04      	ldr	r2, [pc, #16]	@ (8000e64 <__NVIC_SetPriorityGrouping+0x44>)
 8000e54:	68bb      	ldr	r3, [r7, #8]
 8000e56:	60d3      	str	r3, [r2, #12]
}
 8000e58:	bf00      	nop
 8000e5a:	3714      	adds	r7, #20
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e62:	4770      	bx	lr
 8000e64:	e000ed00 	.word	0xe000ed00

08000e68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e6c:	4b04      	ldr	r3, [pc, #16]	@ (8000e80 <__NVIC_GetPriorityGrouping+0x18>)
 8000e6e:	68db      	ldr	r3, [r3, #12]
 8000e70:	0a1b      	lsrs	r3, r3, #8
 8000e72:	f003 0307 	and.w	r3, r3, #7
}
 8000e76:	4618      	mov	r0, r3
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7e:	4770      	bx	lr
 8000e80:	e000ed00 	.word	0xe000ed00

08000e84 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e84:	b480      	push	{r7}
 8000e86:	b083      	sub	sp, #12
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	db0b      	blt.n	8000eae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e96:	79fb      	ldrb	r3, [r7, #7]
 8000e98:	f003 021f 	and.w	r2, r3, #31
 8000e9c:	4907      	ldr	r1, [pc, #28]	@ (8000ebc <__NVIC_EnableIRQ+0x38>)
 8000e9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ea2:	095b      	lsrs	r3, r3, #5
 8000ea4:	2001      	movs	r0, #1
 8000ea6:	fa00 f202 	lsl.w	r2, r0, r2
 8000eaa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000eae:	bf00      	nop
 8000eb0:	370c      	adds	r7, #12
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb8:	4770      	bx	lr
 8000eba:	bf00      	nop
 8000ebc:	e000e100 	.word	0xe000e100

08000ec0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	b083      	sub	sp, #12
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	6039      	str	r1, [r7, #0]
 8000eca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ecc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	db0a      	blt.n	8000eea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ed4:	683b      	ldr	r3, [r7, #0]
 8000ed6:	b2da      	uxtb	r2, r3
 8000ed8:	490c      	ldr	r1, [pc, #48]	@ (8000f0c <__NVIC_SetPriority+0x4c>)
 8000eda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ede:	0112      	lsls	r2, r2, #4
 8000ee0:	b2d2      	uxtb	r2, r2
 8000ee2:	440b      	add	r3, r1
 8000ee4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ee8:	e00a      	b.n	8000f00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	b2da      	uxtb	r2, r3
 8000eee:	4908      	ldr	r1, [pc, #32]	@ (8000f10 <__NVIC_SetPriority+0x50>)
 8000ef0:	79fb      	ldrb	r3, [r7, #7]
 8000ef2:	f003 030f 	and.w	r3, r3, #15
 8000ef6:	3b04      	subs	r3, #4
 8000ef8:	0112      	lsls	r2, r2, #4
 8000efa:	b2d2      	uxtb	r2, r2
 8000efc:	440b      	add	r3, r1
 8000efe:	761a      	strb	r2, [r3, #24]
}
 8000f00:	bf00      	nop
 8000f02:	370c      	adds	r7, #12
 8000f04:	46bd      	mov	sp, r7
 8000f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0a:	4770      	bx	lr
 8000f0c:	e000e100 	.word	0xe000e100
 8000f10:	e000ed00 	.word	0xe000ed00

08000f14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b089      	sub	sp, #36	@ 0x24
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	60f8      	str	r0, [r7, #12]
 8000f1c:	60b9      	str	r1, [r7, #8]
 8000f1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	f003 0307 	and.w	r3, r3, #7
 8000f26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f28:	69fb      	ldr	r3, [r7, #28]
 8000f2a:	f1c3 0307 	rsb	r3, r3, #7
 8000f2e:	2b04      	cmp	r3, #4
 8000f30:	bf28      	it	cs
 8000f32:	2304      	movcs	r3, #4
 8000f34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f36:	69fb      	ldr	r3, [r7, #28]
 8000f38:	3304      	adds	r3, #4
 8000f3a:	2b06      	cmp	r3, #6
 8000f3c:	d902      	bls.n	8000f44 <NVIC_EncodePriority+0x30>
 8000f3e:	69fb      	ldr	r3, [r7, #28]
 8000f40:	3b03      	subs	r3, #3
 8000f42:	e000      	b.n	8000f46 <NVIC_EncodePriority+0x32>
 8000f44:	2300      	movs	r3, #0
 8000f46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f48:	f04f 32ff 	mov.w	r2, #4294967295
 8000f4c:	69bb      	ldr	r3, [r7, #24]
 8000f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f52:	43da      	mvns	r2, r3
 8000f54:	68bb      	ldr	r3, [r7, #8]
 8000f56:	401a      	ands	r2, r3
 8000f58:	697b      	ldr	r3, [r7, #20]
 8000f5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f5c:	f04f 31ff 	mov.w	r1, #4294967295
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	fa01 f303 	lsl.w	r3, r1, r3
 8000f66:	43d9      	mvns	r1, r3
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f6c:	4313      	orrs	r3, r2
         );
}
 8000f6e:	4618      	mov	r0, r3
 8000f70:	3724      	adds	r7, #36	@ 0x24
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr
	...

08000f7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b082      	sub	sp, #8
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	3b01      	subs	r3, #1
 8000f88:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000f8c:	d301      	bcc.n	8000f92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f8e:	2301      	movs	r3, #1
 8000f90:	e00f      	b.n	8000fb2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f92:	4a0a      	ldr	r2, [pc, #40]	@ (8000fbc <SysTick_Config+0x40>)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	3b01      	subs	r3, #1
 8000f98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f9a:	210f      	movs	r1, #15
 8000f9c:	f04f 30ff 	mov.w	r0, #4294967295
 8000fa0:	f7ff ff8e 	bl	8000ec0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fa4:	4b05      	ldr	r3, [pc, #20]	@ (8000fbc <SysTick_Config+0x40>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000faa:	4b04      	ldr	r3, [pc, #16]	@ (8000fbc <SysTick_Config+0x40>)
 8000fac:	2207      	movs	r2, #7
 8000fae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fb0:	2300      	movs	r3, #0
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	3708      	adds	r7, #8
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	e000e010 	.word	0xe000e010

08000fc0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fc8:	6878      	ldr	r0, [r7, #4]
 8000fca:	f7ff ff29 	bl	8000e20 <__NVIC_SetPriorityGrouping>
}
 8000fce:	bf00      	nop
 8000fd0:	3708      	adds	r7, #8
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}

08000fd6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fd6:	b580      	push	{r7, lr}
 8000fd8:	b086      	sub	sp, #24
 8000fda:	af00      	add	r7, sp, #0
 8000fdc:	4603      	mov	r3, r0
 8000fde:	60b9      	str	r1, [r7, #8]
 8000fe0:	607a      	str	r2, [r7, #4]
 8000fe2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000fe8:	f7ff ff3e 	bl	8000e68 <__NVIC_GetPriorityGrouping>
 8000fec:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fee:	687a      	ldr	r2, [r7, #4]
 8000ff0:	68b9      	ldr	r1, [r7, #8]
 8000ff2:	6978      	ldr	r0, [r7, #20]
 8000ff4:	f7ff ff8e 	bl	8000f14 <NVIC_EncodePriority>
 8000ff8:	4602      	mov	r2, r0
 8000ffa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ffe:	4611      	mov	r1, r2
 8001000:	4618      	mov	r0, r3
 8001002:	f7ff ff5d 	bl	8000ec0 <__NVIC_SetPriority>
}
 8001006:	bf00      	nop
 8001008:	3718      	adds	r7, #24
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}

0800100e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800100e:	b580      	push	{r7, lr}
 8001010:	b082      	sub	sp, #8
 8001012:	af00      	add	r7, sp, #0
 8001014:	4603      	mov	r3, r0
 8001016:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001018:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800101c:	4618      	mov	r0, r3
 800101e:	f7ff ff31 	bl	8000e84 <__NVIC_EnableIRQ>
}
 8001022:	bf00      	nop
 8001024:	3708      	adds	r7, #8
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}

0800102a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800102a:	b580      	push	{r7, lr}
 800102c:	b082      	sub	sp, #8
 800102e:	af00      	add	r7, sp, #0
 8001030:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001032:	6878      	ldr	r0, [r7, #4]
 8001034:	f7ff ffa2 	bl	8000f7c <SysTick_Config>
 8001038:	4603      	mov	r3, r0
}
 800103a:	4618      	mov	r0, r3
 800103c:	3708      	adds	r7, #8
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}

08001042 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001042:	b480      	push	{r7}
 8001044:	b085      	sub	sp, #20
 8001046:	af00      	add	r7, sp, #0
 8001048:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800104a:	2300      	movs	r3, #0
 800104c:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001054:	b2db      	uxtb	r3, r3
 8001056:	2b02      	cmp	r3, #2
 8001058:	d008      	beq.n	800106c <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	2204      	movs	r2, #4
 800105e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	2200      	movs	r2, #0
 8001064:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001068:	2301      	movs	r3, #1
 800106a:	e022      	b.n	80010b2 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	681a      	ldr	r2, [r3, #0]
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	f022 020e 	bic.w	r2, r2, #14
 800107a:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	681a      	ldr	r2, [r3, #0]
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	f022 0201 	bic.w	r2, r2, #1
 800108a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001090:	f003 021c 	and.w	r2, r3, #28
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001098:	2101      	movs	r1, #1
 800109a:	fa01 f202 	lsl.w	r2, r1, r2
 800109e:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	2201      	movs	r2, #1
 80010a4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	2200      	movs	r2, #0
 80010ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80010b0:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80010b2:	4618      	mov	r0, r3
 80010b4:	3714      	adds	r7, #20
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr

080010be <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80010be:	b580      	push	{r7, lr}
 80010c0:	b084      	sub	sp, #16
 80010c2:	af00      	add	r7, sp, #0
 80010c4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80010c6:	2300      	movs	r3, #0
 80010c8:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	2b02      	cmp	r3, #2
 80010d4:	d005      	beq.n	80010e2 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	2204      	movs	r2, #4
 80010da:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80010dc:	2301      	movs	r3, #1
 80010de:	73fb      	strb	r3, [r7, #15]
 80010e0:	e029      	b.n	8001136 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	681a      	ldr	r2, [r3, #0]
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f022 020e 	bic.w	r2, r2, #14
 80010f0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	681a      	ldr	r2, [r3, #0]
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f022 0201 	bic.w	r2, r2, #1
 8001100:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001106:	f003 021c 	and.w	r2, r3, #28
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800110e:	2101      	movs	r1, #1
 8001110:	fa01 f202 	lsl.w	r2, r1, r2
 8001114:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	2201      	movs	r2, #1
 800111a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	2200      	movs	r2, #0
 8001122:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800112a:	2b00      	cmp	r3, #0
 800112c:	d003      	beq.n	8001136 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001132:	6878      	ldr	r0, [r7, #4]
 8001134:	4798      	blx	r3
    }
  }
  return status;
 8001136:	7bfb      	ldrb	r3, [r7, #15]
}
 8001138:	4618      	mov	r0, r3
 800113a:	3710      	adds	r7, #16
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}

08001140 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001140:	b480      	push	{r7}
 8001142:	b087      	sub	sp, #28
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
 8001148:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800114a:	2300      	movs	r3, #0
 800114c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800114e:	e17f      	b.n	8001450 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	681a      	ldr	r2, [r3, #0]
 8001154:	2101      	movs	r1, #1
 8001156:	697b      	ldr	r3, [r7, #20]
 8001158:	fa01 f303 	lsl.w	r3, r1, r3
 800115c:	4013      	ands	r3, r2
 800115e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	2b00      	cmp	r3, #0
 8001164:	f000 8171 	beq.w	800144a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	685b      	ldr	r3, [r3, #4]
 800116c:	f003 0303 	and.w	r3, r3, #3
 8001170:	2b01      	cmp	r3, #1
 8001172:	d005      	beq.n	8001180 <HAL_GPIO_Init+0x40>
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	685b      	ldr	r3, [r3, #4]
 8001178:	f003 0303 	and.w	r3, r3, #3
 800117c:	2b02      	cmp	r3, #2
 800117e:	d130      	bne.n	80011e2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	689b      	ldr	r3, [r3, #8]
 8001184:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001186:	697b      	ldr	r3, [r7, #20]
 8001188:	005b      	lsls	r3, r3, #1
 800118a:	2203      	movs	r2, #3
 800118c:	fa02 f303 	lsl.w	r3, r2, r3
 8001190:	43db      	mvns	r3, r3
 8001192:	693a      	ldr	r2, [r7, #16]
 8001194:	4013      	ands	r3, r2
 8001196:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	68da      	ldr	r2, [r3, #12]
 800119c:	697b      	ldr	r3, [r7, #20]
 800119e:	005b      	lsls	r3, r3, #1
 80011a0:	fa02 f303 	lsl.w	r3, r2, r3
 80011a4:	693a      	ldr	r2, [r7, #16]
 80011a6:	4313      	orrs	r3, r2
 80011a8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	693a      	ldr	r2, [r7, #16]
 80011ae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80011b6:	2201      	movs	r2, #1
 80011b8:	697b      	ldr	r3, [r7, #20]
 80011ba:	fa02 f303 	lsl.w	r3, r2, r3
 80011be:	43db      	mvns	r3, r3
 80011c0:	693a      	ldr	r2, [r7, #16]
 80011c2:	4013      	ands	r3, r2
 80011c4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	091b      	lsrs	r3, r3, #4
 80011cc:	f003 0201 	and.w	r2, r3, #1
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	fa02 f303 	lsl.w	r3, r2, r3
 80011d6:	693a      	ldr	r2, [r7, #16]
 80011d8:	4313      	orrs	r3, r2
 80011da:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	693a      	ldr	r2, [r7, #16]
 80011e0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	685b      	ldr	r3, [r3, #4]
 80011e6:	f003 0303 	and.w	r3, r3, #3
 80011ea:	2b03      	cmp	r3, #3
 80011ec:	d118      	bne.n	8001220 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011f2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80011f4:	2201      	movs	r2, #1
 80011f6:	697b      	ldr	r3, [r7, #20]
 80011f8:	fa02 f303 	lsl.w	r3, r2, r3
 80011fc:	43db      	mvns	r3, r3
 80011fe:	693a      	ldr	r2, [r7, #16]
 8001200:	4013      	ands	r3, r2
 8001202:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	685b      	ldr	r3, [r3, #4]
 8001208:	08db      	lsrs	r3, r3, #3
 800120a:	f003 0201 	and.w	r2, r3, #1
 800120e:	697b      	ldr	r3, [r7, #20]
 8001210:	fa02 f303 	lsl.w	r3, r2, r3
 8001214:	693a      	ldr	r2, [r7, #16]
 8001216:	4313      	orrs	r3, r2
 8001218:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	693a      	ldr	r2, [r7, #16]
 800121e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	685b      	ldr	r3, [r3, #4]
 8001224:	f003 0303 	and.w	r3, r3, #3
 8001228:	2b03      	cmp	r3, #3
 800122a:	d017      	beq.n	800125c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	68db      	ldr	r3, [r3, #12]
 8001230:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001232:	697b      	ldr	r3, [r7, #20]
 8001234:	005b      	lsls	r3, r3, #1
 8001236:	2203      	movs	r2, #3
 8001238:	fa02 f303 	lsl.w	r3, r2, r3
 800123c:	43db      	mvns	r3, r3
 800123e:	693a      	ldr	r2, [r7, #16]
 8001240:	4013      	ands	r3, r2
 8001242:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	689a      	ldr	r2, [r3, #8]
 8001248:	697b      	ldr	r3, [r7, #20]
 800124a:	005b      	lsls	r3, r3, #1
 800124c:	fa02 f303 	lsl.w	r3, r2, r3
 8001250:	693a      	ldr	r2, [r7, #16]
 8001252:	4313      	orrs	r3, r2
 8001254:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	693a      	ldr	r2, [r7, #16]
 800125a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	f003 0303 	and.w	r3, r3, #3
 8001264:	2b02      	cmp	r3, #2
 8001266:	d123      	bne.n	80012b0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001268:	697b      	ldr	r3, [r7, #20]
 800126a:	08da      	lsrs	r2, r3, #3
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	3208      	adds	r2, #8
 8001270:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001274:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001276:	697b      	ldr	r3, [r7, #20]
 8001278:	f003 0307 	and.w	r3, r3, #7
 800127c:	009b      	lsls	r3, r3, #2
 800127e:	220f      	movs	r2, #15
 8001280:	fa02 f303 	lsl.w	r3, r2, r3
 8001284:	43db      	mvns	r3, r3
 8001286:	693a      	ldr	r2, [r7, #16]
 8001288:	4013      	ands	r3, r2
 800128a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	691a      	ldr	r2, [r3, #16]
 8001290:	697b      	ldr	r3, [r7, #20]
 8001292:	f003 0307 	and.w	r3, r3, #7
 8001296:	009b      	lsls	r3, r3, #2
 8001298:	fa02 f303 	lsl.w	r3, r2, r3
 800129c:	693a      	ldr	r2, [r7, #16]
 800129e:	4313      	orrs	r3, r2
 80012a0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80012a2:	697b      	ldr	r3, [r7, #20]
 80012a4:	08da      	lsrs	r2, r3, #3
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	3208      	adds	r2, #8
 80012aa:	6939      	ldr	r1, [r7, #16]
 80012ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80012b6:	697b      	ldr	r3, [r7, #20]
 80012b8:	005b      	lsls	r3, r3, #1
 80012ba:	2203      	movs	r2, #3
 80012bc:	fa02 f303 	lsl.w	r3, r2, r3
 80012c0:	43db      	mvns	r3, r3
 80012c2:	693a      	ldr	r2, [r7, #16]
 80012c4:	4013      	ands	r3, r2
 80012c6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	f003 0203 	and.w	r2, r3, #3
 80012d0:	697b      	ldr	r3, [r7, #20]
 80012d2:	005b      	lsls	r3, r3, #1
 80012d4:	fa02 f303 	lsl.w	r3, r2, r3
 80012d8:	693a      	ldr	r2, [r7, #16]
 80012da:	4313      	orrs	r3, r2
 80012dc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	693a      	ldr	r2, [r7, #16]
 80012e2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	f000 80ac 	beq.w	800144a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012f2:	4b5f      	ldr	r3, [pc, #380]	@ (8001470 <HAL_GPIO_Init+0x330>)
 80012f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012f6:	4a5e      	ldr	r2, [pc, #376]	@ (8001470 <HAL_GPIO_Init+0x330>)
 80012f8:	f043 0301 	orr.w	r3, r3, #1
 80012fc:	6613      	str	r3, [r2, #96]	@ 0x60
 80012fe:	4b5c      	ldr	r3, [pc, #368]	@ (8001470 <HAL_GPIO_Init+0x330>)
 8001300:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001302:	f003 0301 	and.w	r3, r3, #1
 8001306:	60bb      	str	r3, [r7, #8]
 8001308:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800130a:	4a5a      	ldr	r2, [pc, #360]	@ (8001474 <HAL_GPIO_Init+0x334>)
 800130c:	697b      	ldr	r3, [r7, #20]
 800130e:	089b      	lsrs	r3, r3, #2
 8001310:	3302      	adds	r3, #2
 8001312:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001316:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001318:	697b      	ldr	r3, [r7, #20]
 800131a:	f003 0303 	and.w	r3, r3, #3
 800131e:	009b      	lsls	r3, r3, #2
 8001320:	220f      	movs	r2, #15
 8001322:	fa02 f303 	lsl.w	r3, r2, r3
 8001326:	43db      	mvns	r3, r3
 8001328:	693a      	ldr	r2, [r7, #16]
 800132a:	4013      	ands	r3, r2
 800132c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001334:	d025      	beq.n	8001382 <HAL_GPIO_Init+0x242>
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	4a4f      	ldr	r2, [pc, #316]	@ (8001478 <HAL_GPIO_Init+0x338>)
 800133a:	4293      	cmp	r3, r2
 800133c:	d01f      	beq.n	800137e <HAL_GPIO_Init+0x23e>
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	4a4e      	ldr	r2, [pc, #312]	@ (800147c <HAL_GPIO_Init+0x33c>)
 8001342:	4293      	cmp	r3, r2
 8001344:	d019      	beq.n	800137a <HAL_GPIO_Init+0x23a>
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	4a4d      	ldr	r2, [pc, #308]	@ (8001480 <HAL_GPIO_Init+0x340>)
 800134a:	4293      	cmp	r3, r2
 800134c:	d013      	beq.n	8001376 <HAL_GPIO_Init+0x236>
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	4a4c      	ldr	r2, [pc, #304]	@ (8001484 <HAL_GPIO_Init+0x344>)
 8001352:	4293      	cmp	r3, r2
 8001354:	d00d      	beq.n	8001372 <HAL_GPIO_Init+0x232>
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	4a4b      	ldr	r2, [pc, #300]	@ (8001488 <HAL_GPIO_Init+0x348>)
 800135a:	4293      	cmp	r3, r2
 800135c:	d007      	beq.n	800136e <HAL_GPIO_Init+0x22e>
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	4a4a      	ldr	r2, [pc, #296]	@ (800148c <HAL_GPIO_Init+0x34c>)
 8001362:	4293      	cmp	r3, r2
 8001364:	d101      	bne.n	800136a <HAL_GPIO_Init+0x22a>
 8001366:	2306      	movs	r3, #6
 8001368:	e00c      	b.n	8001384 <HAL_GPIO_Init+0x244>
 800136a:	2307      	movs	r3, #7
 800136c:	e00a      	b.n	8001384 <HAL_GPIO_Init+0x244>
 800136e:	2305      	movs	r3, #5
 8001370:	e008      	b.n	8001384 <HAL_GPIO_Init+0x244>
 8001372:	2304      	movs	r3, #4
 8001374:	e006      	b.n	8001384 <HAL_GPIO_Init+0x244>
 8001376:	2303      	movs	r3, #3
 8001378:	e004      	b.n	8001384 <HAL_GPIO_Init+0x244>
 800137a:	2302      	movs	r3, #2
 800137c:	e002      	b.n	8001384 <HAL_GPIO_Init+0x244>
 800137e:	2301      	movs	r3, #1
 8001380:	e000      	b.n	8001384 <HAL_GPIO_Init+0x244>
 8001382:	2300      	movs	r3, #0
 8001384:	697a      	ldr	r2, [r7, #20]
 8001386:	f002 0203 	and.w	r2, r2, #3
 800138a:	0092      	lsls	r2, r2, #2
 800138c:	4093      	lsls	r3, r2
 800138e:	693a      	ldr	r2, [r7, #16]
 8001390:	4313      	orrs	r3, r2
 8001392:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001394:	4937      	ldr	r1, [pc, #220]	@ (8001474 <HAL_GPIO_Init+0x334>)
 8001396:	697b      	ldr	r3, [r7, #20]
 8001398:	089b      	lsrs	r3, r3, #2
 800139a:	3302      	adds	r3, #2
 800139c:	693a      	ldr	r2, [r7, #16]
 800139e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80013a2:	4b3b      	ldr	r3, [pc, #236]	@ (8001490 <HAL_GPIO_Init+0x350>)
 80013a4:	689b      	ldr	r3, [r3, #8]
 80013a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	43db      	mvns	r3, r3
 80013ac:	693a      	ldr	r2, [r7, #16]
 80013ae:	4013      	ands	r3, r2
 80013b0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d003      	beq.n	80013c6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80013be:	693a      	ldr	r2, [r7, #16]
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	4313      	orrs	r3, r2
 80013c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80013c6:	4a32      	ldr	r2, [pc, #200]	@ (8001490 <HAL_GPIO_Init+0x350>)
 80013c8:	693b      	ldr	r3, [r7, #16]
 80013ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80013cc:	4b30      	ldr	r3, [pc, #192]	@ (8001490 <HAL_GPIO_Init+0x350>)
 80013ce:	68db      	ldr	r3, [r3, #12]
 80013d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	43db      	mvns	r3, r3
 80013d6:	693a      	ldr	r2, [r7, #16]
 80013d8:	4013      	ands	r3, r2
 80013da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d003      	beq.n	80013f0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80013e8:	693a      	ldr	r2, [r7, #16]
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	4313      	orrs	r3, r2
 80013ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80013f0:	4a27      	ldr	r2, [pc, #156]	@ (8001490 <HAL_GPIO_Init+0x350>)
 80013f2:	693b      	ldr	r3, [r7, #16]
 80013f4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80013f6:	4b26      	ldr	r3, [pc, #152]	@ (8001490 <HAL_GPIO_Init+0x350>)
 80013f8:	685b      	ldr	r3, [r3, #4]
 80013fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	43db      	mvns	r3, r3
 8001400:	693a      	ldr	r2, [r7, #16]
 8001402:	4013      	ands	r3, r2
 8001404:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800140e:	2b00      	cmp	r3, #0
 8001410:	d003      	beq.n	800141a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001412:	693a      	ldr	r2, [r7, #16]
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	4313      	orrs	r3, r2
 8001418:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800141a:	4a1d      	ldr	r2, [pc, #116]	@ (8001490 <HAL_GPIO_Init+0x350>)
 800141c:	693b      	ldr	r3, [r7, #16]
 800141e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001420:	4b1b      	ldr	r3, [pc, #108]	@ (8001490 <HAL_GPIO_Init+0x350>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	43db      	mvns	r3, r3
 800142a:	693a      	ldr	r2, [r7, #16]
 800142c:	4013      	ands	r3, r2
 800142e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001438:	2b00      	cmp	r3, #0
 800143a:	d003      	beq.n	8001444 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800143c:	693a      	ldr	r2, [r7, #16]
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	4313      	orrs	r3, r2
 8001442:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001444:	4a12      	ldr	r2, [pc, #72]	@ (8001490 <HAL_GPIO_Init+0x350>)
 8001446:	693b      	ldr	r3, [r7, #16]
 8001448:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800144a:	697b      	ldr	r3, [r7, #20]
 800144c:	3301      	adds	r3, #1
 800144e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	681a      	ldr	r2, [r3, #0]
 8001454:	697b      	ldr	r3, [r7, #20]
 8001456:	fa22 f303 	lsr.w	r3, r2, r3
 800145a:	2b00      	cmp	r3, #0
 800145c:	f47f ae78 	bne.w	8001150 <HAL_GPIO_Init+0x10>
  }
}
 8001460:	bf00      	nop
 8001462:	bf00      	nop
 8001464:	371c      	adds	r7, #28
 8001466:	46bd      	mov	sp, r7
 8001468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146c:	4770      	bx	lr
 800146e:	bf00      	nop
 8001470:	40021000 	.word	0x40021000
 8001474:	40010000 	.word	0x40010000
 8001478:	48000400 	.word	0x48000400
 800147c:	48000800 	.word	0x48000800
 8001480:	48000c00 	.word	0x48000c00
 8001484:	48001000 	.word	0x48001000
 8001488:	48001400 	.word	0x48001400
 800148c:	48001800 	.word	0x48001800
 8001490:	40010400 	.word	0x40010400

08001494 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001494:	b480      	push	{r7}
 8001496:	b085      	sub	sp, #20
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
 800149c:	460b      	mov	r3, r1
 800149e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	691a      	ldr	r2, [r3, #16]
 80014a4:	887b      	ldrh	r3, [r7, #2]
 80014a6:	4013      	ands	r3, r2
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d002      	beq.n	80014b2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80014ac:	2301      	movs	r3, #1
 80014ae:	73fb      	strb	r3, [r7, #15]
 80014b0:	e001      	b.n	80014b6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80014b2:	2300      	movs	r3, #0
 80014b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80014b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	3714      	adds	r7, #20
 80014bc:	46bd      	mov	sp, r7
 80014be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c2:	4770      	bx	lr

080014c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80014c4:	b480      	push	{r7}
 80014c6:	b083      	sub	sp, #12
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
 80014cc:	460b      	mov	r3, r1
 80014ce:	807b      	strh	r3, [r7, #2]
 80014d0:	4613      	mov	r3, r2
 80014d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80014d4:	787b      	ldrb	r3, [r7, #1]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d003      	beq.n	80014e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80014da:	887a      	ldrh	r2, [r7, #2]
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80014e0:	e002      	b.n	80014e8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80014e2:	887a      	ldrh	r2, [r7, #2]
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80014e8:	bf00      	nop
 80014ea:	370c      	adds	r7, #12
 80014ec:	46bd      	mov	sp, r7
 80014ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f2:	4770      	bx	lr

080014f4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80014f4:	b480      	push	{r7}
 80014f6:	b085      	sub	sp, #20
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
 80014fc:	460b      	mov	r3, r1
 80014fe:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	695b      	ldr	r3, [r3, #20]
 8001504:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001506:	887a      	ldrh	r2, [r7, #2]
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	4013      	ands	r3, r2
 800150c:	041a      	lsls	r2, r3, #16
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	43d9      	mvns	r1, r3
 8001512:	887b      	ldrh	r3, [r7, #2]
 8001514:	400b      	ands	r3, r1
 8001516:	431a      	orrs	r2, r3
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	619a      	str	r2, [r3, #24]
}
 800151c:	bf00      	nop
 800151e:	3714      	adds	r7, #20
 8001520:	46bd      	mov	sp, r7
 8001522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001526:	4770      	bx	lr

08001528 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800152c:	4b04      	ldr	r3, [pc, #16]	@ (8001540 <HAL_PWREx_GetVoltageRange+0x18>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001534:	4618      	mov	r0, r3
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop
 8001540:	40007000 	.word	0x40007000

08001544 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001544:	b480      	push	{r7}
 8001546:	b085      	sub	sp, #20
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001552:	d130      	bne.n	80015b6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001554:	4b23      	ldr	r3, [pc, #140]	@ (80015e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800155c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001560:	d038      	beq.n	80015d4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001562:	4b20      	ldr	r3, [pc, #128]	@ (80015e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800156a:	4a1e      	ldr	r2, [pc, #120]	@ (80015e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800156c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001570:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001572:	4b1d      	ldr	r3, [pc, #116]	@ (80015e8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	2232      	movs	r2, #50	@ 0x32
 8001578:	fb02 f303 	mul.w	r3, r2, r3
 800157c:	4a1b      	ldr	r2, [pc, #108]	@ (80015ec <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800157e:	fba2 2303 	umull	r2, r3, r2, r3
 8001582:	0c9b      	lsrs	r3, r3, #18
 8001584:	3301      	adds	r3, #1
 8001586:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001588:	e002      	b.n	8001590 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	3b01      	subs	r3, #1
 800158e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001590:	4b14      	ldr	r3, [pc, #80]	@ (80015e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001592:	695b      	ldr	r3, [r3, #20]
 8001594:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001598:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800159c:	d102      	bne.n	80015a4 <HAL_PWREx_ControlVoltageScaling+0x60>
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d1f2      	bne.n	800158a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80015a4:	4b0f      	ldr	r3, [pc, #60]	@ (80015e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80015a6:	695b      	ldr	r3, [r3, #20]
 80015a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80015ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80015b0:	d110      	bne.n	80015d4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80015b2:	2303      	movs	r3, #3
 80015b4:	e00f      	b.n	80015d6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80015b6:	4b0b      	ldr	r3, [pc, #44]	@ (80015e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80015be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80015c2:	d007      	beq.n	80015d4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80015c4:	4b07      	ldr	r3, [pc, #28]	@ (80015e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80015cc:	4a05      	ldr	r2, [pc, #20]	@ (80015e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80015ce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80015d2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80015d4:	2300      	movs	r3, #0
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	3714      	adds	r7, #20
 80015da:	46bd      	mov	sp, r7
 80015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e0:	4770      	bx	lr
 80015e2:	bf00      	nop
 80015e4:	40007000 	.word	0x40007000
 80015e8:	20000188 	.word	0x20000188
 80015ec:	431bde83 	.word	0x431bde83

080015f0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b088      	sub	sp, #32
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d101      	bne.n	8001602 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80015fe:	2301      	movs	r3, #1
 8001600:	e3ca      	b.n	8001d98 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001602:	4b97      	ldr	r3, [pc, #604]	@ (8001860 <HAL_RCC_OscConfig+0x270>)
 8001604:	689b      	ldr	r3, [r3, #8]
 8001606:	f003 030c 	and.w	r3, r3, #12
 800160a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800160c:	4b94      	ldr	r3, [pc, #592]	@ (8001860 <HAL_RCC_OscConfig+0x270>)
 800160e:	68db      	ldr	r3, [r3, #12]
 8001610:	f003 0303 	and.w	r3, r3, #3
 8001614:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f003 0310 	and.w	r3, r3, #16
 800161e:	2b00      	cmp	r3, #0
 8001620:	f000 80e4 	beq.w	80017ec <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001624:	69bb      	ldr	r3, [r7, #24]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d007      	beq.n	800163a <HAL_RCC_OscConfig+0x4a>
 800162a:	69bb      	ldr	r3, [r7, #24]
 800162c:	2b0c      	cmp	r3, #12
 800162e:	f040 808b 	bne.w	8001748 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001632:	697b      	ldr	r3, [r7, #20]
 8001634:	2b01      	cmp	r3, #1
 8001636:	f040 8087 	bne.w	8001748 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800163a:	4b89      	ldr	r3, [pc, #548]	@ (8001860 <HAL_RCC_OscConfig+0x270>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f003 0302 	and.w	r3, r3, #2
 8001642:	2b00      	cmp	r3, #0
 8001644:	d005      	beq.n	8001652 <HAL_RCC_OscConfig+0x62>
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	699b      	ldr	r3, [r3, #24]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d101      	bne.n	8001652 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800164e:	2301      	movs	r3, #1
 8001650:	e3a2      	b.n	8001d98 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	6a1a      	ldr	r2, [r3, #32]
 8001656:	4b82      	ldr	r3, [pc, #520]	@ (8001860 <HAL_RCC_OscConfig+0x270>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f003 0308 	and.w	r3, r3, #8
 800165e:	2b00      	cmp	r3, #0
 8001660:	d004      	beq.n	800166c <HAL_RCC_OscConfig+0x7c>
 8001662:	4b7f      	ldr	r3, [pc, #508]	@ (8001860 <HAL_RCC_OscConfig+0x270>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800166a:	e005      	b.n	8001678 <HAL_RCC_OscConfig+0x88>
 800166c:	4b7c      	ldr	r3, [pc, #496]	@ (8001860 <HAL_RCC_OscConfig+0x270>)
 800166e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001672:	091b      	lsrs	r3, r3, #4
 8001674:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001678:	4293      	cmp	r3, r2
 800167a:	d223      	bcs.n	80016c4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	6a1b      	ldr	r3, [r3, #32]
 8001680:	4618      	mov	r0, r3
 8001682:	f000 fd55 	bl	8002130 <RCC_SetFlashLatencyFromMSIRange>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d001      	beq.n	8001690 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800168c:	2301      	movs	r3, #1
 800168e:	e383      	b.n	8001d98 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001690:	4b73      	ldr	r3, [pc, #460]	@ (8001860 <HAL_RCC_OscConfig+0x270>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a72      	ldr	r2, [pc, #456]	@ (8001860 <HAL_RCC_OscConfig+0x270>)
 8001696:	f043 0308 	orr.w	r3, r3, #8
 800169a:	6013      	str	r3, [r2, #0]
 800169c:	4b70      	ldr	r3, [pc, #448]	@ (8001860 <HAL_RCC_OscConfig+0x270>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6a1b      	ldr	r3, [r3, #32]
 80016a8:	496d      	ldr	r1, [pc, #436]	@ (8001860 <HAL_RCC_OscConfig+0x270>)
 80016aa:	4313      	orrs	r3, r2
 80016ac:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80016ae:	4b6c      	ldr	r3, [pc, #432]	@ (8001860 <HAL_RCC_OscConfig+0x270>)
 80016b0:	685b      	ldr	r3, [r3, #4]
 80016b2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	69db      	ldr	r3, [r3, #28]
 80016ba:	021b      	lsls	r3, r3, #8
 80016bc:	4968      	ldr	r1, [pc, #416]	@ (8001860 <HAL_RCC_OscConfig+0x270>)
 80016be:	4313      	orrs	r3, r2
 80016c0:	604b      	str	r3, [r1, #4]
 80016c2:	e025      	b.n	8001710 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80016c4:	4b66      	ldr	r3, [pc, #408]	@ (8001860 <HAL_RCC_OscConfig+0x270>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4a65      	ldr	r2, [pc, #404]	@ (8001860 <HAL_RCC_OscConfig+0x270>)
 80016ca:	f043 0308 	orr.w	r3, r3, #8
 80016ce:	6013      	str	r3, [r2, #0]
 80016d0:	4b63      	ldr	r3, [pc, #396]	@ (8001860 <HAL_RCC_OscConfig+0x270>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	6a1b      	ldr	r3, [r3, #32]
 80016dc:	4960      	ldr	r1, [pc, #384]	@ (8001860 <HAL_RCC_OscConfig+0x270>)
 80016de:	4313      	orrs	r3, r2
 80016e0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80016e2:	4b5f      	ldr	r3, [pc, #380]	@ (8001860 <HAL_RCC_OscConfig+0x270>)
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	69db      	ldr	r3, [r3, #28]
 80016ee:	021b      	lsls	r3, r3, #8
 80016f0:	495b      	ldr	r1, [pc, #364]	@ (8001860 <HAL_RCC_OscConfig+0x270>)
 80016f2:	4313      	orrs	r3, r2
 80016f4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80016f6:	69bb      	ldr	r3, [r7, #24]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d109      	bne.n	8001710 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	6a1b      	ldr	r3, [r3, #32]
 8001700:	4618      	mov	r0, r3
 8001702:	f000 fd15 	bl	8002130 <RCC_SetFlashLatencyFromMSIRange>
 8001706:	4603      	mov	r3, r0
 8001708:	2b00      	cmp	r3, #0
 800170a:	d001      	beq.n	8001710 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800170c:	2301      	movs	r3, #1
 800170e:	e343      	b.n	8001d98 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001710:	f000 fc4a 	bl	8001fa8 <HAL_RCC_GetSysClockFreq>
 8001714:	4602      	mov	r2, r0
 8001716:	4b52      	ldr	r3, [pc, #328]	@ (8001860 <HAL_RCC_OscConfig+0x270>)
 8001718:	689b      	ldr	r3, [r3, #8]
 800171a:	091b      	lsrs	r3, r3, #4
 800171c:	f003 030f 	and.w	r3, r3, #15
 8001720:	4950      	ldr	r1, [pc, #320]	@ (8001864 <HAL_RCC_OscConfig+0x274>)
 8001722:	5ccb      	ldrb	r3, [r1, r3]
 8001724:	f003 031f 	and.w	r3, r3, #31
 8001728:	fa22 f303 	lsr.w	r3, r2, r3
 800172c:	4a4e      	ldr	r2, [pc, #312]	@ (8001868 <HAL_RCC_OscConfig+0x278>)
 800172e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001730:	4b4e      	ldr	r3, [pc, #312]	@ (800186c <HAL_RCC_OscConfig+0x27c>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4618      	mov	r0, r3
 8001736:	f7ff fb17 	bl	8000d68 <HAL_InitTick>
 800173a:	4603      	mov	r3, r0
 800173c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800173e:	7bfb      	ldrb	r3, [r7, #15]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d052      	beq.n	80017ea <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001744:	7bfb      	ldrb	r3, [r7, #15]
 8001746:	e327      	b.n	8001d98 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	699b      	ldr	r3, [r3, #24]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d032      	beq.n	80017b6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001750:	4b43      	ldr	r3, [pc, #268]	@ (8001860 <HAL_RCC_OscConfig+0x270>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4a42      	ldr	r2, [pc, #264]	@ (8001860 <HAL_RCC_OscConfig+0x270>)
 8001756:	f043 0301 	orr.w	r3, r3, #1
 800175a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800175c:	f7ff fb54 	bl	8000e08 <HAL_GetTick>
 8001760:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001762:	e008      	b.n	8001776 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001764:	f7ff fb50 	bl	8000e08 <HAL_GetTick>
 8001768:	4602      	mov	r2, r0
 800176a:	693b      	ldr	r3, [r7, #16]
 800176c:	1ad3      	subs	r3, r2, r3
 800176e:	2b02      	cmp	r3, #2
 8001770:	d901      	bls.n	8001776 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001772:	2303      	movs	r3, #3
 8001774:	e310      	b.n	8001d98 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001776:	4b3a      	ldr	r3, [pc, #232]	@ (8001860 <HAL_RCC_OscConfig+0x270>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f003 0302 	and.w	r3, r3, #2
 800177e:	2b00      	cmp	r3, #0
 8001780:	d0f0      	beq.n	8001764 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001782:	4b37      	ldr	r3, [pc, #220]	@ (8001860 <HAL_RCC_OscConfig+0x270>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	4a36      	ldr	r2, [pc, #216]	@ (8001860 <HAL_RCC_OscConfig+0x270>)
 8001788:	f043 0308 	orr.w	r3, r3, #8
 800178c:	6013      	str	r3, [r2, #0]
 800178e:	4b34      	ldr	r3, [pc, #208]	@ (8001860 <HAL_RCC_OscConfig+0x270>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	6a1b      	ldr	r3, [r3, #32]
 800179a:	4931      	ldr	r1, [pc, #196]	@ (8001860 <HAL_RCC_OscConfig+0x270>)
 800179c:	4313      	orrs	r3, r2
 800179e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80017a0:	4b2f      	ldr	r3, [pc, #188]	@ (8001860 <HAL_RCC_OscConfig+0x270>)
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	69db      	ldr	r3, [r3, #28]
 80017ac:	021b      	lsls	r3, r3, #8
 80017ae:	492c      	ldr	r1, [pc, #176]	@ (8001860 <HAL_RCC_OscConfig+0x270>)
 80017b0:	4313      	orrs	r3, r2
 80017b2:	604b      	str	r3, [r1, #4]
 80017b4:	e01a      	b.n	80017ec <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80017b6:	4b2a      	ldr	r3, [pc, #168]	@ (8001860 <HAL_RCC_OscConfig+0x270>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	4a29      	ldr	r2, [pc, #164]	@ (8001860 <HAL_RCC_OscConfig+0x270>)
 80017bc:	f023 0301 	bic.w	r3, r3, #1
 80017c0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80017c2:	f7ff fb21 	bl	8000e08 <HAL_GetTick>
 80017c6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80017c8:	e008      	b.n	80017dc <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80017ca:	f7ff fb1d 	bl	8000e08 <HAL_GetTick>
 80017ce:	4602      	mov	r2, r0
 80017d0:	693b      	ldr	r3, [r7, #16]
 80017d2:	1ad3      	subs	r3, r2, r3
 80017d4:	2b02      	cmp	r3, #2
 80017d6:	d901      	bls.n	80017dc <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80017d8:	2303      	movs	r3, #3
 80017da:	e2dd      	b.n	8001d98 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80017dc:	4b20      	ldr	r3, [pc, #128]	@ (8001860 <HAL_RCC_OscConfig+0x270>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f003 0302 	and.w	r3, r3, #2
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d1f0      	bne.n	80017ca <HAL_RCC_OscConfig+0x1da>
 80017e8:	e000      	b.n	80017ec <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80017ea:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f003 0301 	and.w	r3, r3, #1
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d074      	beq.n	80018e2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80017f8:	69bb      	ldr	r3, [r7, #24]
 80017fa:	2b08      	cmp	r3, #8
 80017fc:	d005      	beq.n	800180a <HAL_RCC_OscConfig+0x21a>
 80017fe:	69bb      	ldr	r3, [r7, #24]
 8001800:	2b0c      	cmp	r3, #12
 8001802:	d10e      	bne.n	8001822 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001804:	697b      	ldr	r3, [r7, #20]
 8001806:	2b03      	cmp	r3, #3
 8001808:	d10b      	bne.n	8001822 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800180a:	4b15      	ldr	r3, [pc, #84]	@ (8001860 <HAL_RCC_OscConfig+0x270>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001812:	2b00      	cmp	r3, #0
 8001814:	d064      	beq.n	80018e0 <HAL_RCC_OscConfig+0x2f0>
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d160      	bne.n	80018e0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800181e:	2301      	movs	r3, #1
 8001820:	e2ba      	b.n	8001d98 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800182a:	d106      	bne.n	800183a <HAL_RCC_OscConfig+0x24a>
 800182c:	4b0c      	ldr	r3, [pc, #48]	@ (8001860 <HAL_RCC_OscConfig+0x270>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4a0b      	ldr	r2, [pc, #44]	@ (8001860 <HAL_RCC_OscConfig+0x270>)
 8001832:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001836:	6013      	str	r3, [r2, #0]
 8001838:	e026      	b.n	8001888 <HAL_RCC_OscConfig+0x298>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	685b      	ldr	r3, [r3, #4]
 800183e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001842:	d115      	bne.n	8001870 <HAL_RCC_OscConfig+0x280>
 8001844:	4b06      	ldr	r3, [pc, #24]	@ (8001860 <HAL_RCC_OscConfig+0x270>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	4a05      	ldr	r2, [pc, #20]	@ (8001860 <HAL_RCC_OscConfig+0x270>)
 800184a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800184e:	6013      	str	r3, [r2, #0]
 8001850:	4b03      	ldr	r3, [pc, #12]	@ (8001860 <HAL_RCC_OscConfig+0x270>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a02      	ldr	r2, [pc, #8]	@ (8001860 <HAL_RCC_OscConfig+0x270>)
 8001856:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800185a:	6013      	str	r3, [r2, #0]
 800185c:	e014      	b.n	8001888 <HAL_RCC_OscConfig+0x298>
 800185e:	bf00      	nop
 8001860:	40021000 	.word	0x40021000
 8001864:	08007014 	.word	0x08007014
 8001868:	20000188 	.word	0x20000188
 800186c:	2000018c 	.word	0x2000018c
 8001870:	4ba0      	ldr	r3, [pc, #640]	@ (8001af4 <HAL_RCC_OscConfig+0x504>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a9f      	ldr	r2, [pc, #636]	@ (8001af4 <HAL_RCC_OscConfig+0x504>)
 8001876:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800187a:	6013      	str	r3, [r2, #0]
 800187c:	4b9d      	ldr	r3, [pc, #628]	@ (8001af4 <HAL_RCC_OscConfig+0x504>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4a9c      	ldr	r2, [pc, #624]	@ (8001af4 <HAL_RCC_OscConfig+0x504>)
 8001882:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001886:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d013      	beq.n	80018b8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001890:	f7ff faba 	bl	8000e08 <HAL_GetTick>
 8001894:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001896:	e008      	b.n	80018aa <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001898:	f7ff fab6 	bl	8000e08 <HAL_GetTick>
 800189c:	4602      	mov	r2, r0
 800189e:	693b      	ldr	r3, [r7, #16]
 80018a0:	1ad3      	subs	r3, r2, r3
 80018a2:	2b64      	cmp	r3, #100	@ 0x64
 80018a4:	d901      	bls.n	80018aa <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80018a6:	2303      	movs	r3, #3
 80018a8:	e276      	b.n	8001d98 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80018aa:	4b92      	ldr	r3, [pc, #584]	@ (8001af4 <HAL_RCC_OscConfig+0x504>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d0f0      	beq.n	8001898 <HAL_RCC_OscConfig+0x2a8>
 80018b6:	e014      	b.n	80018e2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018b8:	f7ff faa6 	bl	8000e08 <HAL_GetTick>
 80018bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80018be:	e008      	b.n	80018d2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018c0:	f7ff faa2 	bl	8000e08 <HAL_GetTick>
 80018c4:	4602      	mov	r2, r0
 80018c6:	693b      	ldr	r3, [r7, #16]
 80018c8:	1ad3      	subs	r3, r2, r3
 80018ca:	2b64      	cmp	r3, #100	@ 0x64
 80018cc:	d901      	bls.n	80018d2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80018ce:	2303      	movs	r3, #3
 80018d0:	e262      	b.n	8001d98 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80018d2:	4b88      	ldr	r3, [pc, #544]	@ (8001af4 <HAL_RCC_OscConfig+0x504>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d1f0      	bne.n	80018c0 <HAL_RCC_OscConfig+0x2d0>
 80018de:	e000      	b.n	80018e2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f003 0302 	and.w	r3, r3, #2
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d060      	beq.n	80019b0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80018ee:	69bb      	ldr	r3, [r7, #24]
 80018f0:	2b04      	cmp	r3, #4
 80018f2:	d005      	beq.n	8001900 <HAL_RCC_OscConfig+0x310>
 80018f4:	69bb      	ldr	r3, [r7, #24]
 80018f6:	2b0c      	cmp	r3, #12
 80018f8:	d119      	bne.n	800192e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80018fa:	697b      	ldr	r3, [r7, #20]
 80018fc:	2b02      	cmp	r3, #2
 80018fe:	d116      	bne.n	800192e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001900:	4b7c      	ldr	r3, [pc, #496]	@ (8001af4 <HAL_RCC_OscConfig+0x504>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001908:	2b00      	cmp	r3, #0
 800190a:	d005      	beq.n	8001918 <HAL_RCC_OscConfig+0x328>
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	68db      	ldr	r3, [r3, #12]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d101      	bne.n	8001918 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001914:	2301      	movs	r3, #1
 8001916:	e23f      	b.n	8001d98 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001918:	4b76      	ldr	r3, [pc, #472]	@ (8001af4 <HAL_RCC_OscConfig+0x504>)
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	691b      	ldr	r3, [r3, #16]
 8001924:	061b      	lsls	r3, r3, #24
 8001926:	4973      	ldr	r1, [pc, #460]	@ (8001af4 <HAL_RCC_OscConfig+0x504>)
 8001928:	4313      	orrs	r3, r2
 800192a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800192c:	e040      	b.n	80019b0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	68db      	ldr	r3, [r3, #12]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d023      	beq.n	800197e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001936:	4b6f      	ldr	r3, [pc, #444]	@ (8001af4 <HAL_RCC_OscConfig+0x504>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	4a6e      	ldr	r2, [pc, #440]	@ (8001af4 <HAL_RCC_OscConfig+0x504>)
 800193c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001940:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001942:	f7ff fa61 	bl	8000e08 <HAL_GetTick>
 8001946:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001948:	e008      	b.n	800195c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800194a:	f7ff fa5d 	bl	8000e08 <HAL_GetTick>
 800194e:	4602      	mov	r2, r0
 8001950:	693b      	ldr	r3, [r7, #16]
 8001952:	1ad3      	subs	r3, r2, r3
 8001954:	2b02      	cmp	r3, #2
 8001956:	d901      	bls.n	800195c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001958:	2303      	movs	r3, #3
 800195a:	e21d      	b.n	8001d98 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800195c:	4b65      	ldr	r3, [pc, #404]	@ (8001af4 <HAL_RCC_OscConfig+0x504>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001964:	2b00      	cmp	r3, #0
 8001966:	d0f0      	beq.n	800194a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001968:	4b62      	ldr	r3, [pc, #392]	@ (8001af4 <HAL_RCC_OscConfig+0x504>)
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	691b      	ldr	r3, [r3, #16]
 8001974:	061b      	lsls	r3, r3, #24
 8001976:	495f      	ldr	r1, [pc, #380]	@ (8001af4 <HAL_RCC_OscConfig+0x504>)
 8001978:	4313      	orrs	r3, r2
 800197a:	604b      	str	r3, [r1, #4]
 800197c:	e018      	b.n	80019b0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800197e:	4b5d      	ldr	r3, [pc, #372]	@ (8001af4 <HAL_RCC_OscConfig+0x504>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	4a5c      	ldr	r2, [pc, #368]	@ (8001af4 <HAL_RCC_OscConfig+0x504>)
 8001984:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001988:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800198a:	f7ff fa3d 	bl	8000e08 <HAL_GetTick>
 800198e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001990:	e008      	b.n	80019a4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001992:	f7ff fa39 	bl	8000e08 <HAL_GetTick>
 8001996:	4602      	mov	r2, r0
 8001998:	693b      	ldr	r3, [r7, #16]
 800199a:	1ad3      	subs	r3, r2, r3
 800199c:	2b02      	cmp	r3, #2
 800199e:	d901      	bls.n	80019a4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80019a0:	2303      	movs	r3, #3
 80019a2:	e1f9      	b.n	8001d98 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80019a4:	4b53      	ldr	r3, [pc, #332]	@ (8001af4 <HAL_RCC_OscConfig+0x504>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d1f0      	bne.n	8001992 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f003 0308 	and.w	r3, r3, #8
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d03c      	beq.n	8001a36 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	695b      	ldr	r3, [r3, #20]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d01c      	beq.n	80019fe <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019c4:	4b4b      	ldr	r3, [pc, #300]	@ (8001af4 <HAL_RCC_OscConfig+0x504>)
 80019c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80019ca:	4a4a      	ldr	r2, [pc, #296]	@ (8001af4 <HAL_RCC_OscConfig+0x504>)
 80019cc:	f043 0301 	orr.w	r3, r3, #1
 80019d0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019d4:	f7ff fa18 	bl	8000e08 <HAL_GetTick>
 80019d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80019da:	e008      	b.n	80019ee <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019dc:	f7ff fa14 	bl	8000e08 <HAL_GetTick>
 80019e0:	4602      	mov	r2, r0
 80019e2:	693b      	ldr	r3, [r7, #16]
 80019e4:	1ad3      	subs	r3, r2, r3
 80019e6:	2b02      	cmp	r3, #2
 80019e8:	d901      	bls.n	80019ee <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80019ea:	2303      	movs	r3, #3
 80019ec:	e1d4      	b.n	8001d98 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80019ee:	4b41      	ldr	r3, [pc, #260]	@ (8001af4 <HAL_RCC_OscConfig+0x504>)
 80019f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80019f4:	f003 0302 	and.w	r3, r3, #2
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d0ef      	beq.n	80019dc <HAL_RCC_OscConfig+0x3ec>
 80019fc:	e01b      	b.n	8001a36 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80019fe:	4b3d      	ldr	r3, [pc, #244]	@ (8001af4 <HAL_RCC_OscConfig+0x504>)
 8001a00:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001a04:	4a3b      	ldr	r2, [pc, #236]	@ (8001af4 <HAL_RCC_OscConfig+0x504>)
 8001a06:	f023 0301 	bic.w	r3, r3, #1
 8001a0a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a0e:	f7ff f9fb 	bl	8000e08 <HAL_GetTick>
 8001a12:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001a14:	e008      	b.n	8001a28 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a16:	f7ff f9f7 	bl	8000e08 <HAL_GetTick>
 8001a1a:	4602      	mov	r2, r0
 8001a1c:	693b      	ldr	r3, [r7, #16]
 8001a1e:	1ad3      	subs	r3, r2, r3
 8001a20:	2b02      	cmp	r3, #2
 8001a22:	d901      	bls.n	8001a28 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001a24:	2303      	movs	r3, #3
 8001a26:	e1b7      	b.n	8001d98 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001a28:	4b32      	ldr	r3, [pc, #200]	@ (8001af4 <HAL_RCC_OscConfig+0x504>)
 8001a2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001a2e:	f003 0302 	and.w	r3, r3, #2
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d1ef      	bne.n	8001a16 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f003 0304 	and.w	r3, r3, #4
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	f000 80a6 	beq.w	8001b90 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a44:	2300      	movs	r3, #0
 8001a46:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001a48:	4b2a      	ldr	r3, [pc, #168]	@ (8001af4 <HAL_RCC_OscConfig+0x504>)
 8001a4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d10d      	bne.n	8001a70 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a54:	4b27      	ldr	r3, [pc, #156]	@ (8001af4 <HAL_RCC_OscConfig+0x504>)
 8001a56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a58:	4a26      	ldr	r2, [pc, #152]	@ (8001af4 <HAL_RCC_OscConfig+0x504>)
 8001a5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a5e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a60:	4b24      	ldr	r3, [pc, #144]	@ (8001af4 <HAL_RCC_OscConfig+0x504>)
 8001a62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a68:	60bb      	str	r3, [r7, #8]
 8001a6a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a70:	4b21      	ldr	r3, [pc, #132]	@ (8001af8 <HAL_RCC_OscConfig+0x508>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d118      	bne.n	8001aae <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001a7c:	4b1e      	ldr	r3, [pc, #120]	@ (8001af8 <HAL_RCC_OscConfig+0x508>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a1d      	ldr	r2, [pc, #116]	@ (8001af8 <HAL_RCC_OscConfig+0x508>)
 8001a82:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a86:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a88:	f7ff f9be 	bl	8000e08 <HAL_GetTick>
 8001a8c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a8e:	e008      	b.n	8001aa2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a90:	f7ff f9ba 	bl	8000e08 <HAL_GetTick>
 8001a94:	4602      	mov	r2, r0
 8001a96:	693b      	ldr	r3, [r7, #16]
 8001a98:	1ad3      	subs	r3, r2, r3
 8001a9a:	2b02      	cmp	r3, #2
 8001a9c:	d901      	bls.n	8001aa2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001a9e:	2303      	movs	r3, #3
 8001aa0:	e17a      	b.n	8001d98 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001aa2:	4b15      	ldr	r3, [pc, #84]	@ (8001af8 <HAL_RCC_OscConfig+0x508>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d0f0      	beq.n	8001a90 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	689b      	ldr	r3, [r3, #8]
 8001ab2:	2b01      	cmp	r3, #1
 8001ab4:	d108      	bne.n	8001ac8 <HAL_RCC_OscConfig+0x4d8>
 8001ab6:	4b0f      	ldr	r3, [pc, #60]	@ (8001af4 <HAL_RCC_OscConfig+0x504>)
 8001ab8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001abc:	4a0d      	ldr	r2, [pc, #52]	@ (8001af4 <HAL_RCC_OscConfig+0x504>)
 8001abe:	f043 0301 	orr.w	r3, r3, #1
 8001ac2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001ac6:	e029      	b.n	8001b1c <HAL_RCC_OscConfig+0x52c>
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	689b      	ldr	r3, [r3, #8]
 8001acc:	2b05      	cmp	r3, #5
 8001ace:	d115      	bne.n	8001afc <HAL_RCC_OscConfig+0x50c>
 8001ad0:	4b08      	ldr	r3, [pc, #32]	@ (8001af4 <HAL_RCC_OscConfig+0x504>)
 8001ad2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ad6:	4a07      	ldr	r2, [pc, #28]	@ (8001af4 <HAL_RCC_OscConfig+0x504>)
 8001ad8:	f043 0304 	orr.w	r3, r3, #4
 8001adc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001ae0:	4b04      	ldr	r3, [pc, #16]	@ (8001af4 <HAL_RCC_OscConfig+0x504>)
 8001ae2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ae6:	4a03      	ldr	r2, [pc, #12]	@ (8001af4 <HAL_RCC_OscConfig+0x504>)
 8001ae8:	f043 0301 	orr.w	r3, r3, #1
 8001aec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001af0:	e014      	b.n	8001b1c <HAL_RCC_OscConfig+0x52c>
 8001af2:	bf00      	nop
 8001af4:	40021000 	.word	0x40021000
 8001af8:	40007000 	.word	0x40007000
 8001afc:	4b9c      	ldr	r3, [pc, #624]	@ (8001d70 <HAL_RCC_OscConfig+0x780>)
 8001afe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b02:	4a9b      	ldr	r2, [pc, #620]	@ (8001d70 <HAL_RCC_OscConfig+0x780>)
 8001b04:	f023 0301 	bic.w	r3, r3, #1
 8001b08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001b0c:	4b98      	ldr	r3, [pc, #608]	@ (8001d70 <HAL_RCC_OscConfig+0x780>)
 8001b0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b12:	4a97      	ldr	r2, [pc, #604]	@ (8001d70 <HAL_RCC_OscConfig+0x780>)
 8001b14:	f023 0304 	bic.w	r3, r3, #4
 8001b18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	689b      	ldr	r3, [r3, #8]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d016      	beq.n	8001b52 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b24:	f7ff f970 	bl	8000e08 <HAL_GetTick>
 8001b28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001b2a:	e00a      	b.n	8001b42 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b2c:	f7ff f96c 	bl	8000e08 <HAL_GetTick>
 8001b30:	4602      	mov	r2, r0
 8001b32:	693b      	ldr	r3, [r7, #16]
 8001b34:	1ad3      	subs	r3, r2, r3
 8001b36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	d901      	bls.n	8001b42 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001b3e:	2303      	movs	r3, #3
 8001b40:	e12a      	b.n	8001d98 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001b42:	4b8b      	ldr	r3, [pc, #556]	@ (8001d70 <HAL_RCC_OscConfig+0x780>)
 8001b44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b48:	f003 0302 	and.w	r3, r3, #2
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d0ed      	beq.n	8001b2c <HAL_RCC_OscConfig+0x53c>
 8001b50:	e015      	b.n	8001b7e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b52:	f7ff f959 	bl	8000e08 <HAL_GetTick>
 8001b56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001b58:	e00a      	b.n	8001b70 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b5a:	f7ff f955 	bl	8000e08 <HAL_GetTick>
 8001b5e:	4602      	mov	r2, r0
 8001b60:	693b      	ldr	r3, [r7, #16]
 8001b62:	1ad3      	subs	r3, r2, r3
 8001b64:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d901      	bls.n	8001b70 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001b6c:	2303      	movs	r3, #3
 8001b6e:	e113      	b.n	8001d98 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001b70:	4b7f      	ldr	r3, [pc, #508]	@ (8001d70 <HAL_RCC_OscConfig+0x780>)
 8001b72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b76:	f003 0302 	and.w	r3, r3, #2
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d1ed      	bne.n	8001b5a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001b7e:	7ffb      	ldrb	r3, [r7, #31]
 8001b80:	2b01      	cmp	r3, #1
 8001b82:	d105      	bne.n	8001b90 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b84:	4b7a      	ldr	r3, [pc, #488]	@ (8001d70 <HAL_RCC_OscConfig+0x780>)
 8001b86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b88:	4a79      	ldr	r2, [pc, #484]	@ (8001d70 <HAL_RCC_OscConfig+0x780>)
 8001b8a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001b8e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	f000 80fe 	beq.w	8001d96 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b9e:	2b02      	cmp	r3, #2
 8001ba0:	f040 80d0 	bne.w	8001d44 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001ba4:	4b72      	ldr	r3, [pc, #456]	@ (8001d70 <HAL_RCC_OscConfig+0x780>)
 8001ba6:	68db      	ldr	r3, [r3, #12]
 8001ba8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001baa:	697b      	ldr	r3, [r7, #20]
 8001bac:	f003 0203 	and.w	r2, r3, #3
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bb4:	429a      	cmp	r2, r3
 8001bb6:	d130      	bne.n	8001c1a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001bb8:	697b      	ldr	r3, [r7, #20]
 8001bba:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bc2:	3b01      	subs	r3, #1
 8001bc4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bc6:	429a      	cmp	r2, r3
 8001bc8:	d127      	bne.n	8001c1a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001bca:	697b      	ldr	r3, [r7, #20]
 8001bcc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bd4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001bd6:	429a      	cmp	r2, r3
 8001bd8:	d11f      	bne.n	8001c1a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001be0:	687a      	ldr	r2, [r7, #4]
 8001be2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001be4:	2a07      	cmp	r2, #7
 8001be6:	bf14      	ite	ne
 8001be8:	2201      	movne	r2, #1
 8001bea:	2200      	moveq	r2, #0
 8001bec:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d113      	bne.n	8001c1a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001bf2:	697b      	ldr	r3, [r7, #20]
 8001bf4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001bfc:	085b      	lsrs	r3, r3, #1
 8001bfe:	3b01      	subs	r3, #1
 8001c00:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001c02:	429a      	cmp	r2, r3
 8001c04:	d109      	bne.n	8001c1a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001c06:	697b      	ldr	r3, [r7, #20]
 8001c08:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c10:	085b      	lsrs	r3, r3, #1
 8001c12:	3b01      	subs	r3, #1
 8001c14:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001c16:	429a      	cmp	r2, r3
 8001c18:	d06e      	beq.n	8001cf8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001c1a:	69bb      	ldr	r3, [r7, #24]
 8001c1c:	2b0c      	cmp	r3, #12
 8001c1e:	d069      	beq.n	8001cf4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001c20:	4b53      	ldr	r3, [pc, #332]	@ (8001d70 <HAL_RCC_OscConfig+0x780>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d105      	bne.n	8001c38 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001c2c:	4b50      	ldr	r3, [pc, #320]	@ (8001d70 <HAL_RCC_OscConfig+0x780>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d001      	beq.n	8001c3c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001c38:	2301      	movs	r3, #1
 8001c3a:	e0ad      	b.n	8001d98 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001c3c:	4b4c      	ldr	r3, [pc, #304]	@ (8001d70 <HAL_RCC_OscConfig+0x780>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4a4b      	ldr	r2, [pc, #300]	@ (8001d70 <HAL_RCC_OscConfig+0x780>)
 8001c42:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001c46:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001c48:	f7ff f8de 	bl	8000e08 <HAL_GetTick>
 8001c4c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c4e:	e008      	b.n	8001c62 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c50:	f7ff f8da 	bl	8000e08 <HAL_GetTick>
 8001c54:	4602      	mov	r2, r0
 8001c56:	693b      	ldr	r3, [r7, #16]
 8001c58:	1ad3      	subs	r3, r2, r3
 8001c5a:	2b02      	cmp	r3, #2
 8001c5c:	d901      	bls.n	8001c62 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001c5e:	2303      	movs	r3, #3
 8001c60:	e09a      	b.n	8001d98 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c62:	4b43      	ldr	r3, [pc, #268]	@ (8001d70 <HAL_RCC_OscConfig+0x780>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d1f0      	bne.n	8001c50 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c6e:	4b40      	ldr	r3, [pc, #256]	@ (8001d70 <HAL_RCC_OscConfig+0x780>)
 8001c70:	68da      	ldr	r2, [r3, #12]
 8001c72:	4b40      	ldr	r3, [pc, #256]	@ (8001d74 <HAL_RCC_OscConfig+0x784>)
 8001c74:	4013      	ands	r3, r2
 8001c76:	687a      	ldr	r2, [r7, #4]
 8001c78:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001c7a:	687a      	ldr	r2, [r7, #4]
 8001c7c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001c7e:	3a01      	subs	r2, #1
 8001c80:	0112      	lsls	r2, r2, #4
 8001c82:	4311      	orrs	r1, r2
 8001c84:	687a      	ldr	r2, [r7, #4]
 8001c86:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001c88:	0212      	lsls	r2, r2, #8
 8001c8a:	4311      	orrs	r1, r2
 8001c8c:	687a      	ldr	r2, [r7, #4]
 8001c8e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001c90:	0852      	lsrs	r2, r2, #1
 8001c92:	3a01      	subs	r2, #1
 8001c94:	0552      	lsls	r2, r2, #21
 8001c96:	4311      	orrs	r1, r2
 8001c98:	687a      	ldr	r2, [r7, #4]
 8001c9a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001c9c:	0852      	lsrs	r2, r2, #1
 8001c9e:	3a01      	subs	r2, #1
 8001ca0:	0652      	lsls	r2, r2, #25
 8001ca2:	4311      	orrs	r1, r2
 8001ca4:	687a      	ldr	r2, [r7, #4]
 8001ca6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001ca8:	0912      	lsrs	r2, r2, #4
 8001caa:	0452      	lsls	r2, r2, #17
 8001cac:	430a      	orrs	r2, r1
 8001cae:	4930      	ldr	r1, [pc, #192]	@ (8001d70 <HAL_RCC_OscConfig+0x780>)
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001cb4:	4b2e      	ldr	r3, [pc, #184]	@ (8001d70 <HAL_RCC_OscConfig+0x780>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a2d      	ldr	r2, [pc, #180]	@ (8001d70 <HAL_RCC_OscConfig+0x780>)
 8001cba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001cbe:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001cc0:	4b2b      	ldr	r3, [pc, #172]	@ (8001d70 <HAL_RCC_OscConfig+0x780>)
 8001cc2:	68db      	ldr	r3, [r3, #12]
 8001cc4:	4a2a      	ldr	r2, [pc, #168]	@ (8001d70 <HAL_RCC_OscConfig+0x780>)
 8001cc6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001cca:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001ccc:	f7ff f89c 	bl	8000e08 <HAL_GetTick>
 8001cd0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001cd2:	e008      	b.n	8001ce6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cd4:	f7ff f898 	bl	8000e08 <HAL_GetTick>
 8001cd8:	4602      	mov	r2, r0
 8001cda:	693b      	ldr	r3, [r7, #16]
 8001cdc:	1ad3      	subs	r3, r2, r3
 8001cde:	2b02      	cmp	r3, #2
 8001ce0:	d901      	bls.n	8001ce6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001ce2:	2303      	movs	r3, #3
 8001ce4:	e058      	b.n	8001d98 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ce6:	4b22      	ldr	r3, [pc, #136]	@ (8001d70 <HAL_RCC_OscConfig+0x780>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d0f0      	beq.n	8001cd4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001cf2:	e050      	b.n	8001d96 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	e04f      	b.n	8001d98 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001cf8:	4b1d      	ldr	r3, [pc, #116]	@ (8001d70 <HAL_RCC_OscConfig+0x780>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d148      	bne.n	8001d96 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001d04:	4b1a      	ldr	r3, [pc, #104]	@ (8001d70 <HAL_RCC_OscConfig+0x780>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a19      	ldr	r2, [pc, #100]	@ (8001d70 <HAL_RCC_OscConfig+0x780>)
 8001d0a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001d0e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001d10:	4b17      	ldr	r3, [pc, #92]	@ (8001d70 <HAL_RCC_OscConfig+0x780>)
 8001d12:	68db      	ldr	r3, [r3, #12]
 8001d14:	4a16      	ldr	r2, [pc, #88]	@ (8001d70 <HAL_RCC_OscConfig+0x780>)
 8001d16:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001d1a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001d1c:	f7ff f874 	bl	8000e08 <HAL_GetTick>
 8001d20:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d22:	e008      	b.n	8001d36 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d24:	f7ff f870 	bl	8000e08 <HAL_GetTick>
 8001d28:	4602      	mov	r2, r0
 8001d2a:	693b      	ldr	r3, [r7, #16]
 8001d2c:	1ad3      	subs	r3, r2, r3
 8001d2e:	2b02      	cmp	r3, #2
 8001d30:	d901      	bls.n	8001d36 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001d32:	2303      	movs	r3, #3
 8001d34:	e030      	b.n	8001d98 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d36:	4b0e      	ldr	r3, [pc, #56]	@ (8001d70 <HAL_RCC_OscConfig+0x780>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d0f0      	beq.n	8001d24 <HAL_RCC_OscConfig+0x734>
 8001d42:	e028      	b.n	8001d96 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001d44:	69bb      	ldr	r3, [r7, #24]
 8001d46:	2b0c      	cmp	r3, #12
 8001d48:	d023      	beq.n	8001d92 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d4a:	4b09      	ldr	r3, [pc, #36]	@ (8001d70 <HAL_RCC_OscConfig+0x780>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a08      	ldr	r2, [pc, #32]	@ (8001d70 <HAL_RCC_OscConfig+0x780>)
 8001d50:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001d54:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d56:	f7ff f857 	bl	8000e08 <HAL_GetTick>
 8001d5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d5c:	e00c      	b.n	8001d78 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d5e:	f7ff f853 	bl	8000e08 <HAL_GetTick>
 8001d62:	4602      	mov	r2, r0
 8001d64:	693b      	ldr	r3, [r7, #16]
 8001d66:	1ad3      	subs	r3, r2, r3
 8001d68:	2b02      	cmp	r3, #2
 8001d6a:	d905      	bls.n	8001d78 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001d6c:	2303      	movs	r3, #3
 8001d6e:	e013      	b.n	8001d98 <HAL_RCC_OscConfig+0x7a8>
 8001d70:	40021000 	.word	0x40021000
 8001d74:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d78:	4b09      	ldr	r3, [pc, #36]	@ (8001da0 <HAL_RCC_OscConfig+0x7b0>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d1ec      	bne.n	8001d5e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001d84:	4b06      	ldr	r3, [pc, #24]	@ (8001da0 <HAL_RCC_OscConfig+0x7b0>)
 8001d86:	68da      	ldr	r2, [r3, #12]
 8001d88:	4905      	ldr	r1, [pc, #20]	@ (8001da0 <HAL_RCC_OscConfig+0x7b0>)
 8001d8a:	4b06      	ldr	r3, [pc, #24]	@ (8001da4 <HAL_RCC_OscConfig+0x7b4>)
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	60cb      	str	r3, [r1, #12]
 8001d90:	e001      	b.n	8001d96 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001d92:	2301      	movs	r3, #1
 8001d94:	e000      	b.n	8001d98 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001d96:	2300      	movs	r3, #0
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	3720      	adds	r7, #32
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	40021000 	.word	0x40021000
 8001da4:	feeefffc 	.word	0xfeeefffc

08001da8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b084      	sub	sp, #16
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
 8001db0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d101      	bne.n	8001dbc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001db8:	2301      	movs	r3, #1
 8001dba:	e0e7      	b.n	8001f8c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001dbc:	4b75      	ldr	r3, [pc, #468]	@ (8001f94 <HAL_RCC_ClockConfig+0x1ec>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f003 0307 	and.w	r3, r3, #7
 8001dc4:	683a      	ldr	r2, [r7, #0]
 8001dc6:	429a      	cmp	r2, r3
 8001dc8:	d910      	bls.n	8001dec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dca:	4b72      	ldr	r3, [pc, #456]	@ (8001f94 <HAL_RCC_ClockConfig+0x1ec>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f023 0207 	bic.w	r2, r3, #7
 8001dd2:	4970      	ldr	r1, [pc, #448]	@ (8001f94 <HAL_RCC_ClockConfig+0x1ec>)
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	4313      	orrs	r3, r2
 8001dd8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dda:	4b6e      	ldr	r3, [pc, #440]	@ (8001f94 <HAL_RCC_ClockConfig+0x1ec>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f003 0307 	and.w	r3, r3, #7
 8001de2:	683a      	ldr	r2, [r7, #0]
 8001de4:	429a      	cmp	r2, r3
 8001de6:	d001      	beq.n	8001dec <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001de8:	2301      	movs	r3, #1
 8001dea:	e0cf      	b.n	8001f8c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f003 0302 	and.w	r3, r3, #2
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d010      	beq.n	8001e1a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	689a      	ldr	r2, [r3, #8]
 8001dfc:	4b66      	ldr	r3, [pc, #408]	@ (8001f98 <HAL_RCC_ClockConfig+0x1f0>)
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001e04:	429a      	cmp	r2, r3
 8001e06:	d908      	bls.n	8001e1a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e08:	4b63      	ldr	r3, [pc, #396]	@ (8001f98 <HAL_RCC_ClockConfig+0x1f0>)
 8001e0a:	689b      	ldr	r3, [r3, #8]
 8001e0c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	689b      	ldr	r3, [r3, #8]
 8001e14:	4960      	ldr	r1, [pc, #384]	@ (8001f98 <HAL_RCC_ClockConfig+0x1f0>)
 8001e16:	4313      	orrs	r3, r2
 8001e18:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f003 0301 	and.w	r3, r3, #1
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d04c      	beq.n	8001ec0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	2b03      	cmp	r3, #3
 8001e2c:	d107      	bne.n	8001e3e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e2e:	4b5a      	ldr	r3, [pc, #360]	@ (8001f98 <HAL_RCC_ClockConfig+0x1f0>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d121      	bne.n	8001e7e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	e0a6      	b.n	8001f8c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	2b02      	cmp	r3, #2
 8001e44:	d107      	bne.n	8001e56 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e46:	4b54      	ldr	r3, [pc, #336]	@ (8001f98 <HAL_RCC_ClockConfig+0x1f0>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d115      	bne.n	8001e7e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001e52:	2301      	movs	r3, #1
 8001e54:	e09a      	b.n	8001f8c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d107      	bne.n	8001e6e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001e5e:	4b4e      	ldr	r3, [pc, #312]	@ (8001f98 <HAL_RCC_ClockConfig+0x1f0>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f003 0302 	and.w	r3, r3, #2
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d109      	bne.n	8001e7e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	e08e      	b.n	8001f8c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e6e:	4b4a      	ldr	r3, [pc, #296]	@ (8001f98 <HAL_RCC_ClockConfig+0x1f0>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d101      	bne.n	8001e7e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	e086      	b.n	8001f8c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001e7e:	4b46      	ldr	r3, [pc, #280]	@ (8001f98 <HAL_RCC_ClockConfig+0x1f0>)
 8001e80:	689b      	ldr	r3, [r3, #8]
 8001e82:	f023 0203 	bic.w	r2, r3, #3
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	4943      	ldr	r1, [pc, #268]	@ (8001f98 <HAL_RCC_ClockConfig+0x1f0>)
 8001e8c:	4313      	orrs	r3, r2
 8001e8e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e90:	f7fe ffba 	bl	8000e08 <HAL_GetTick>
 8001e94:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e96:	e00a      	b.n	8001eae <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e98:	f7fe ffb6 	bl	8000e08 <HAL_GetTick>
 8001e9c:	4602      	mov	r2, r0
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	1ad3      	subs	r3, r2, r3
 8001ea2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d901      	bls.n	8001eae <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	e06e      	b.n	8001f8c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001eae:	4b3a      	ldr	r3, [pc, #232]	@ (8001f98 <HAL_RCC_ClockConfig+0x1f0>)
 8001eb0:	689b      	ldr	r3, [r3, #8]
 8001eb2:	f003 020c 	and.w	r2, r3, #12
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	685b      	ldr	r3, [r3, #4]
 8001eba:	009b      	lsls	r3, r3, #2
 8001ebc:	429a      	cmp	r2, r3
 8001ebe:	d1eb      	bne.n	8001e98 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f003 0302 	and.w	r3, r3, #2
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d010      	beq.n	8001eee <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	689a      	ldr	r2, [r3, #8]
 8001ed0:	4b31      	ldr	r3, [pc, #196]	@ (8001f98 <HAL_RCC_ClockConfig+0x1f0>)
 8001ed2:	689b      	ldr	r3, [r3, #8]
 8001ed4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001ed8:	429a      	cmp	r2, r3
 8001eda:	d208      	bcs.n	8001eee <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001edc:	4b2e      	ldr	r3, [pc, #184]	@ (8001f98 <HAL_RCC_ClockConfig+0x1f0>)
 8001ede:	689b      	ldr	r3, [r3, #8]
 8001ee0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	689b      	ldr	r3, [r3, #8]
 8001ee8:	492b      	ldr	r1, [pc, #172]	@ (8001f98 <HAL_RCC_ClockConfig+0x1f0>)
 8001eea:	4313      	orrs	r3, r2
 8001eec:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001eee:	4b29      	ldr	r3, [pc, #164]	@ (8001f94 <HAL_RCC_ClockConfig+0x1ec>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f003 0307 	and.w	r3, r3, #7
 8001ef6:	683a      	ldr	r2, [r7, #0]
 8001ef8:	429a      	cmp	r2, r3
 8001efa:	d210      	bcs.n	8001f1e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001efc:	4b25      	ldr	r3, [pc, #148]	@ (8001f94 <HAL_RCC_ClockConfig+0x1ec>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f023 0207 	bic.w	r2, r3, #7
 8001f04:	4923      	ldr	r1, [pc, #140]	@ (8001f94 <HAL_RCC_ClockConfig+0x1ec>)
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f0c:	4b21      	ldr	r3, [pc, #132]	@ (8001f94 <HAL_RCC_ClockConfig+0x1ec>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f003 0307 	and.w	r3, r3, #7
 8001f14:	683a      	ldr	r2, [r7, #0]
 8001f16:	429a      	cmp	r2, r3
 8001f18:	d001      	beq.n	8001f1e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e036      	b.n	8001f8c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f003 0304 	and.w	r3, r3, #4
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d008      	beq.n	8001f3c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f2a:	4b1b      	ldr	r3, [pc, #108]	@ (8001f98 <HAL_RCC_ClockConfig+0x1f0>)
 8001f2c:	689b      	ldr	r3, [r3, #8]
 8001f2e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	68db      	ldr	r3, [r3, #12]
 8001f36:	4918      	ldr	r1, [pc, #96]	@ (8001f98 <HAL_RCC_ClockConfig+0x1f0>)
 8001f38:	4313      	orrs	r3, r2
 8001f3a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f003 0308 	and.w	r3, r3, #8
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d009      	beq.n	8001f5c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001f48:	4b13      	ldr	r3, [pc, #76]	@ (8001f98 <HAL_RCC_ClockConfig+0x1f0>)
 8001f4a:	689b      	ldr	r3, [r3, #8]
 8001f4c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	691b      	ldr	r3, [r3, #16]
 8001f54:	00db      	lsls	r3, r3, #3
 8001f56:	4910      	ldr	r1, [pc, #64]	@ (8001f98 <HAL_RCC_ClockConfig+0x1f0>)
 8001f58:	4313      	orrs	r3, r2
 8001f5a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001f5c:	f000 f824 	bl	8001fa8 <HAL_RCC_GetSysClockFreq>
 8001f60:	4602      	mov	r2, r0
 8001f62:	4b0d      	ldr	r3, [pc, #52]	@ (8001f98 <HAL_RCC_ClockConfig+0x1f0>)
 8001f64:	689b      	ldr	r3, [r3, #8]
 8001f66:	091b      	lsrs	r3, r3, #4
 8001f68:	f003 030f 	and.w	r3, r3, #15
 8001f6c:	490b      	ldr	r1, [pc, #44]	@ (8001f9c <HAL_RCC_ClockConfig+0x1f4>)
 8001f6e:	5ccb      	ldrb	r3, [r1, r3]
 8001f70:	f003 031f 	and.w	r3, r3, #31
 8001f74:	fa22 f303 	lsr.w	r3, r2, r3
 8001f78:	4a09      	ldr	r2, [pc, #36]	@ (8001fa0 <HAL_RCC_ClockConfig+0x1f8>)
 8001f7a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001f7c:	4b09      	ldr	r3, [pc, #36]	@ (8001fa4 <HAL_RCC_ClockConfig+0x1fc>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4618      	mov	r0, r3
 8001f82:	f7fe fef1 	bl	8000d68 <HAL_InitTick>
 8001f86:	4603      	mov	r3, r0
 8001f88:	72fb      	strb	r3, [r7, #11]

  return status;
 8001f8a:	7afb      	ldrb	r3, [r7, #11]
}
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	3710      	adds	r7, #16
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}
 8001f94:	40022000 	.word	0x40022000
 8001f98:	40021000 	.word	0x40021000
 8001f9c:	08007014 	.word	0x08007014
 8001fa0:	20000188 	.word	0x20000188
 8001fa4:	2000018c 	.word	0x2000018c

08001fa8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b089      	sub	sp, #36	@ 0x24
 8001fac:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	61fb      	str	r3, [r7, #28]
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001fb6:	4b3e      	ldr	r3, [pc, #248]	@ (80020b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001fb8:	689b      	ldr	r3, [r3, #8]
 8001fba:	f003 030c 	and.w	r3, r3, #12
 8001fbe:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001fc0:	4b3b      	ldr	r3, [pc, #236]	@ (80020b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001fc2:	68db      	ldr	r3, [r3, #12]
 8001fc4:	f003 0303 	and.w	r3, r3, #3
 8001fc8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001fca:	693b      	ldr	r3, [r7, #16]
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d005      	beq.n	8001fdc <HAL_RCC_GetSysClockFreq+0x34>
 8001fd0:	693b      	ldr	r3, [r7, #16]
 8001fd2:	2b0c      	cmp	r3, #12
 8001fd4:	d121      	bne.n	800201a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	2b01      	cmp	r3, #1
 8001fda:	d11e      	bne.n	800201a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001fdc:	4b34      	ldr	r3, [pc, #208]	@ (80020b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f003 0308 	and.w	r3, r3, #8
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d107      	bne.n	8001ff8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001fe8:	4b31      	ldr	r3, [pc, #196]	@ (80020b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001fea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001fee:	0a1b      	lsrs	r3, r3, #8
 8001ff0:	f003 030f 	and.w	r3, r3, #15
 8001ff4:	61fb      	str	r3, [r7, #28]
 8001ff6:	e005      	b.n	8002004 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001ff8:	4b2d      	ldr	r3, [pc, #180]	@ (80020b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	091b      	lsrs	r3, r3, #4
 8001ffe:	f003 030f 	and.w	r3, r3, #15
 8002002:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002004:	4a2b      	ldr	r2, [pc, #172]	@ (80020b4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002006:	69fb      	ldr	r3, [r7, #28]
 8002008:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800200c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800200e:	693b      	ldr	r3, [r7, #16]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d10d      	bne.n	8002030 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002014:	69fb      	ldr	r3, [r7, #28]
 8002016:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002018:	e00a      	b.n	8002030 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800201a:	693b      	ldr	r3, [r7, #16]
 800201c:	2b04      	cmp	r3, #4
 800201e:	d102      	bne.n	8002026 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002020:	4b25      	ldr	r3, [pc, #148]	@ (80020b8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002022:	61bb      	str	r3, [r7, #24]
 8002024:	e004      	b.n	8002030 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002026:	693b      	ldr	r3, [r7, #16]
 8002028:	2b08      	cmp	r3, #8
 800202a:	d101      	bne.n	8002030 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800202c:	4b23      	ldr	r3, [pc, #140]	@ (80020bc <HAL_RCC_GetSysClockFreq+0x114>)
 800202e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002030:	693b      	ldr	r3, [r7, #16]
 8002032:	2b0c      	cmp	r3, #12
 8002034:	d134      	bne.n	80020a0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002036:	4b1e      	ldr	r3, [pc, #120]	@ (80020b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002038:	68db      	ldr	r3, [r3, #12]
 800203a:	f003 0303 	and.w	r3, r3, #3
 800203e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	2b02      	cmp	r3, #2
 8002044:	d003      	beq.n	800204e <HAL_RCC_GetSysClockFreq+0xa6>
 8002046:	68bb      	ldr	r3, [r7, #8]
 8002048:	2b03      	cmp	r3, #3
 800204a:	d003      	beq.n	8002054 <HAL_RCC_GetSysClockFreq+0xac>
 800204c:	e005      	b.n	800205a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800204e:	4b1a      	ldr	r3, [pc, #104]	@ (80020b8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002050:	617b      	str	r3, [r7, #20]
      break;
 8002052:	e005      	b.n	8002060 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002054:	4b19      	ldr	r3, [pc, #100]	@ (80020bc <HAL_RCC_GetSysClockFreq+0x114>)
 8002056:	617b      	str	r3, [r7, #20]
      break;
 8002058:	e002      	b.n	8002060 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800205a:	69fb      	ldr	r3, [r7, #28]
 800205c:	617b      	str	r3, [r7, #20]
      break;
 800205e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002060:	4b13      	ldr	r3, [pc, #76]	@ (80020b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002062:	68db      	ldr	r3, [r3, #12]
 8002064:	091b      	lsrs	r3, r3, #4
 8002066:	f003 0307 	and.w	r3, r3, #7
 800206a:	3301      	adds	r3, #1
 800206c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800206e:	4b10      	ldr	r3, [pc, #64]	@ (80020b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002070:	68db      	ldr	r3, [r3, #12]
 8002072:	0a1b      	lsrs	r3, r3, #8
 8002074:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002078:	697a      	ldr	r2, [r7, #20]
 800207a:	fb03 f202 	mul.w	r2, r3, r2
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	fbb2 f3f3 	udiv	r3, r2, r3
 8002084:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002086:	4b0a      	ldr	r3, [pc, #40]	@ (80020b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002088:	68db      	ldr	r3, [r3, #12]
 800208a:	0e5b      	lsrs	r3, r3, #25
 800208c:	f003 0303 	and.w	r3, r3, #3
 8002090:	3301      	adds	r3, #1
 8002092:	005b      	lsls	r3, r3, #1
 8002094:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002096:	697a      	ldr	r2, [r7, #20]
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	fbb2 f3f3 	udiv	r3, r2, r3
 800209e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80020a0:	69bb      	ldr	r3, [r7, #24]
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	3724      	adds	r7, #36	@ 0x24
 80020a6:	46bd      	mov	sp, r7
 80020a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ac:	4770      	bx	lr
 80020ae:	bf00      	nop
 80020b0:	40021000 	.word	0x40021000
 80020b4:	0800702c 	.word	0x0800702c
 80020b8:	00f42400 	.word	0x00f42400
 80020bc:	007a1200 	.word	0x007a1200

080020c0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80020c0:	b480      	push	{r7}
 80020c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80020c4:	4b03      	ldr	r3, [pc, #12]	@ (80020d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80020c6:	681b      	ldr	r3, [r3, #0]
}
 80020c8:	4618      	mov	r0, r3
 80020ca:	46bd      	mov	sp, r7
 80020cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d0:	4770      	bx	lr
 80020d2:	bf00      	nop
 80020d4:	20000188 	.word	0x20000188

080020d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80020dc:	f7ff fff0 	bl	80020c0 <HAL_RCC_GetHCLKFreq>
 80020e0:	4602      	mov	r2, r0
 80020e2:	4b06      	ldr	r3, [pc, #24]	@ (80020fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	0a1b      	lsrs	r3, r3, #8
 80020e8:	f003 0307 	and.w	r3, r3, #7
 80020ec:	4904      	ldr	r1, [pc, #16]	@ (8002100 <HAL_RCC_GetPCLK1Freq+0x28>)
 80020ee:	5ccb      	ldrb	r3, [r1, r3]
 80020f0:	f003 031f 	and.w	r3, r3, #31
 80020f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	40021000 	.word	0x40021000
 8002100:	08007024 	.word	0x08007024

08002104 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002108:	f7ff ffda 	bl	80020c0 <HAL_RCC_GetHCLKFreq>
 800210c:	4602      	mov	r2, r0
 800210e:	4b06      	ldr	r3, [pc, #24]	@ (8002128 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002110:	689b      	ldr	r3, [r3, #8]
 8002112:	0adb      	lsrs	r3, r3, #11
 8002114:	f003 0307 	and.w	r3, r3, #7
 8002118:	4904      	ldr	r1, [pc, #16]	@ (800212c <HAL_RCC_GetPCLK2Freq+0x28>)
 800211a:	5ccb      	ldrb	r3, [r1, r3]
 800211c:	f003 031f 	and.w	r3, r3, #31
 8002120:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002124:	4618      	mov	r0, r3
 8002126:	bd80      	pop	{r7, pc}
 8002128:	40021000 	.word	0x40021000
 800212c:	08007024 	.word	0x08007024

08002130 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b086      	sub	sp, #24
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002138:	2300      	movs	r3, #0
 800213a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800213c:	4b2a      	ldr	r3, [pc, #168]	@ (80021e8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800213e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002140:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002144:	2b00      	cmp	r3, #0
 8002146:	d003      	beq.n	8002150 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002148:	f7ff f9ee 	bl	8001528 <HAL_PWREx_GetVoltageRange>
 800214c:	6178      	str	r0, [r7, #20]
 800214e:	e014      	b.n	800217a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002150:	4b25      	ldr	r3, [pc, #148]	@ (80021e8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002152:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002154:	4a24      	ldr	r2, [pc, #144]	@ (80021e8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002156:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800215a:	6593      	str	r3, [r2, #88]	@ 0x58
 800215c:	4b22      	ldr	r3, [pc, #136]	@ (80021e8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800215e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002160:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002164:	60fb      	str	r3, [r7, #12]
 8002166:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002168:	f7ff f9de 	bl	8001528 <HAL_PWREx_GetVoltageRange>
 800216c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800216e:	4b1e      	ldr	r3, [pc, #120]	@ (80021e8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002170:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002172:	4a1d      	ldr	r2, [pc, #116]	@ (80021e8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002174:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002178:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800217a:	697b      	ldr	r3, [r7, #20]
 800217c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002180:	d10b      	bne.n	800219a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2b80      	cmp	r3, #128	@ 0x80
 8002186:	d919      	bls.n	80021bc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2ba0      	cmp	r3, #160	@ 0xa0
 800218c:	d902      	bls.n	8002194 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800218e:	2302      	movs	r3, #2
 8002190:	613b      	str	r3, [r7, #16]
 8002192:	e013      	b.n	80021bc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002194:	2301      	movs	r3, #1
 8002196:	613b      	str	r3, [r7, #16]
 8002198:	e010      	b.n	80021bc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2b80      	cmp	r3, #128	@ 0x80
 800219e:	d902      	bls.n	80021a6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80021a0:	2303      	movs	r3, #3
 80021a2:	613b      	str	r3, [r7, #16]
 80021a4:	e00a      	b.n	80021bc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	2b80      	cmp	r3, #128	@ 0x80
 80021aa:	d102      	bne.n	80021b2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80021ac:	2302      	movs	r3, #2
 80021ae:	613b      	str	r3, [r7, #16]
 80021b0:	e004      	b.n	80021bc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2b70      	cmp	r3, #112	@ 0x70
 80021b6:	d101      	bne.n	80021bc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80021b8:	2301      	movs	r3, #1
 80021ba:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80021bc:	4b0b      	ldr	r3, [pc, #44]	@ (80021ec <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f023 0207 	bic.w	r2, r3, #7
 80021c4:	4909      	ldr	r1, [pc, #36]	@ (80021ec <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80021c6:	693b      	ldr	r3, [r7, #16]
 80021c8:	4313      	orrs	r3, r2
 80021ca:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80021cc:	4b07      	ldr	r3, [pc, #28]	@ (80021ec <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f003 0307 	and.w	r3, r3, #7
 80021d4:	693a      	ldr	r2, [r7, #16]
 80021d6:	429a      	cmp	r2, r3
 80021d8:	d001      	beq.n	80021de <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80021da:	2301      	movs	r3, #1
 80021dc:	e000      	b.n	80021e0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80021de:	2300      	movs	r3, #0
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	3718      	adds	r7, #24
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bd80      	pop	{r7, pc}
 80021e8:	40021000 	.word	0x40021000
 80021ec:	40022000 	.word	0x40022000

080021f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b086      	sub	sp, #24
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80021f8:	2300      	movs	r3, #0
 80021fa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80021fc:	2300      	movs	r3, #0
 80021fe:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002208:	2b00      	cmp	r3, #0
 800220a:	d041      	beq.n	8002290 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002210:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002214:	d02a      	beq.n	800226c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002216:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800221a:	d824      	bhi.n	8002266 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800221c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002220:	d008      	beq.n	8002234 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002222:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002226:	d81e      	bhi.n	8002266 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002228:	2b00      	cmp	r3, #0
 800222a:	d00a      	beq.n	8002242 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800222c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002230:	d010      	beq.n	8002254 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002232:	e018      	b.n	8002266 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002234:	4b86      	ldr	r3, [pc, #536]	@ (8002450 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002236:	68db      	ldr	r3, [r3, #12]
 8002238:	4a85      	ldr	r2, [pc, #532]	@ (8002450 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800223a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800223e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002240:	e015      	b.n	800226e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	3304      	adds	r3, #4
 8002246:	2100      	movs	r1, #0
 8002248:	4618      	mov	r0, r3
 800224a:	f000 fabb 	bl	80027c4 <RCCEx_PLLSAI1_Config>
 800224e:	4603      	mov	r3, r0
 8002250:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002252:	e00c      	b.n	800226e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	3320      	adds	r3, #32
 8002258:	2100      	movs	r1, #0
 800225a:	4618      	mov	r0, r3
 800225c:	f000 fba6 	bl	80029ac <RCCEx_PLLSAI2_Config>
 8002260:	4603      	mov	r3, r0
 8002262:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002264:	e003      	b.n	800226e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002266:	2301      	movs	r3, #1
 8002268:	74fb      	strb	r3, [r7, #19]
      break;
 800226a:	e000      	b.n	800226e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800226c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800226e:	7cfb      	ldrb	r3, [r7, #19]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d10b      	bne.n	800228c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002274:	4b76      	ldr	r3, [pc, #472]	@ (8002450 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002276:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800227a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002282:	4973      	ldr	r1, [pc, #460]	@ (8002450 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002284:	4313      	orrs	r3, r2
 8002286:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800228a:	e001      	b.n	8002290 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800228c:	7cfb      	ldrb	r3, [r7, #19]
 800228e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002298:	2b00      	cmp	r3, #0
 800229a:	d041      	beq.n	8002320 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80022a0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80022a4:	d02a      	beq.n	80022fc <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80022a6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80022aa:	d824      	bhi.n	80022f6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80022ac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80022b0:	d008      	beq.n	80022c4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80022b2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80022b6:	d81e      	bhi.n	80022f6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d00a      	beq.n	80022d2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80022bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80022c0:	d010      	beq.n	80022e4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80022c2:	e018      	b.n	80022f6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80022c4:	4b62      	ldr	r3, [pc, #392]	@ (8002450 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022c6:	68db      	ldr	r3, [r3, #12]
 80022c8:	4a61      	ldr	r2, [pc, #388]	@ (8002450 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022ce:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80022d0:	e015      	b.n	80022fe <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	3304      	adds	r3, #4
 80022d6:	2100      	movs	r1, #0
 80022d8:	4618      	mov	r0, r3
 80022da:	f000 fa73 	bl	80027c4 <RCCEx_PLLSAI1_Config>
 80022de:	4603      	mov	r3, r0
 80022e0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80022e2:	e00c      	b.n	80022fe <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	3320      	adds	r3, #32
 80022e8:	2100      	movs	r1, #0
 80022ea:	4618      	mov	r0, r3
 80022ec:	f000 fb5e 	bl	80029ac <RCCEx_PLLSAI2_Config>
 80022f0:	4603      	mov	r3, r0
 80022f2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80022f4:	e003      	b.n	80022fe <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80022f6:	2301      	movs	r3, #1
 80022f8:	74fb      	strb	r3, [r7, #19]
      break;
 80022fa:	e000      	b.n	80022fe <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80022fc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80022fe:	7cfb      	ldrb	r3, [r7, #19]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d10b      	bne.n	800231c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002304:	4b52      	ldr	r3, [pc, #328]	@ (8002450 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002306:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800230a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002312:	494f      	ldr	r1, [pc, #316]	@ (8002450 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002314:	4313      	orrs	r3, r2
 8002316:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800231a:	e001      	b.n	8002320 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800231c:	7cfb      	ldrb	r3, [r7, #19]
 800231e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002328:	2b00      	cmp	r3, #0
 800232a:	f000 80a0 	beq.w	800246e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800232e:	2300      	movs	r3, #0
 8002330:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002332:	4b47      	ldr	r3, [pc, #284]	@ (8002450 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002334:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002336:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800233a:	2b00      	cmp	r3, #0
 800233c:	d101      	bne.n	8002342 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800233e:	2301      	movs	r3, #1
 8002340:	e000      	b.n	8002344 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002342:	2300      	movs	r3, #0
 8002344:	2b00      	cmp	r3, #0
 8002346:	d00d      	beq.n	8002364 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002348:	4b41      	ldr	r3, [pc, #260]	@ (8002450 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800234a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800234c:	4a40      	ldr	r2, [pc, #256]	@ (8002450 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800234e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002352:	6593      	str	r3, [r2, #88]	@ 0x58
 8002354:	4b3e      	ldr	r3, [pc, #248]	@ (8002450 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002356:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002358:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800235c:	60bb      	str	r3, [r7, #8]
 800235e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002360:	2301      	movs	r3, #1
 8002362:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002364:	4b3b      	ldr	r3, [pc, #236]	@ (8002454 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4a3a      	ldr	r2, [pc, #232]	@ (8002454 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800236a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800236e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002370:	f7fe fd4a 	bl	8000e08 <HAL_GetTick>
 8002374:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002376:	e009      	b.n	800238c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002378:	f7fe fd46 	bl	8000e08 <HAL_GetTick>
 800237c:	4602      	mov	r2, r0
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	1ad3      	subs	r3, r2, r3
 8002382:	2b02      	cmp	r3, #2
 8002384:	d902      	bls.n	800238c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002386:	2303      	movs	r3, #3
 8002388:	74fb      	strb	r3, [r7, #19]
        break;
 800238a:	e005      	b.n	8002398 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800238c:	4b31      	ldr	r3, [pc, #196]	@ (8002454 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002394:	2b00      	cmp	r3, #0
 8002396:	d0ef      	beq.n	8002378 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002398:	7cfb      	ldrb	r3, [r7, #19]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d15c      	bne.n	8002458 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800239e:	4b2c      	ldr	r3, [pc, #176]	@ (8002450 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80023a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023a4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80023a8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80023aa:	697b      	ldr	r3, [r7, #20]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d01f      	beq.n	80023f0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80023b6:	697a      	ldr	r2, [r7, #20]
 80023b8:	429a      	cmp	r2, r3
 80023ba:	d019      	beq.n	80023f0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80023bc:	4b24      	ldr	r3, [pc, #144]	@ (8002450 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80023be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80023c6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80023c8:	4b21      	ldr	r3, [pc, #132]	@ (8002450 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80023ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023ce:	4a20      	ldr	r2, [pc, #128]	@ (8002450 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80023d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80023d8:	4b1d      	ldr	r3, [pc, #116]	@ (8002450 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80023da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023de:	4a1c      	ldr	r2, [pc, #112]	@ (8002450 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80023e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80023e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80023e8:	4a19      	ldr	r2, [pc, #100]	@ (8002450 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80023ea:	697b      	ldr	r3, [r7, #20]
 80023ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80023f0:	697b      	ldr	r3, [r7, #20]
 80023f2:	f003 0301 	and.w	r3, r3, #1
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d016      	beq.n	8002428 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023fa:	f7fe fd05 	bl	8000e08 <HAL_GetTick>
 80023fe:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002400:	e00b      	b.n	800241a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002402:	f7fe fd01 	bl	8000e08 <HAL_GetTick>
 8002406:	4602      	mov	r2, r0
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	1ad3      	subs	r3, r2, r3
 800240c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002410:	4293      	cmp	r3, r2
 8002412:	d902      	bls.n	800241a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002414:	2303      	movs	r3, #3
 8002416:	74fb      	strb	r3, [r7, #19]
            break;
 8002418:	e006      	b.n	8002428 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800241a:	4b0d      	ldr	r3, [pc, #52]	@ (8002450 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800241c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002420:	f003 0302 	and.w	r3, r3, #2
 8002424:	2b00      	cmp	r3, #0
 8002426:	d0ec      	beq.n	8002402 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002428:	7cfb      	ldrb	r3, [r7, #19]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d10c      	bne.n	8002448 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800242e:	4b08      	ldr	r3, [pc, #32]	@ (8002450 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002430:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002434:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800243e:	4904      	ldr	r1, [pc, #16]	@ (8002450 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002440:	4313      	orrs	r3, r2
 8002442:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002446:	e009      	b.n	800245c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002448:	7cfb      	ldrb	r3, [r7, #19]
 800244a:	74bb      	strb	r3, [r7, #18]
 800244c:	e006      	b.n	800245c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800244e:	bf00      	nop
 8002450:	40021000 	.word	0x40021000
 8002454:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002458:	7cfb      	ldrb	r3, [r7, #19]
 800245a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800245c:	7c7b      	ldrb	r3, [r7, #17]
 800245e:	2b01      	cmp	r3, #1
 8002460:	d105      	bne.n	800246e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002462:	4b9e      	ldr	r3, [pc, #632]	@ (80026dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002464:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002466:	4a9d      	ldr	r2, [pc, #628]	@ (80026dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002468:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800246c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f003 0301 	and.w	r3, r3, #1
 8002476:	2b00      	cmp	r3, #0
 8002478:	d00a      	beq.n	8002490 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800247a:	4b98      	ldr	r3, [pc, #608]	@ (80026dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800247c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002480:	f023 0203 	bic.w	r2, r3, #3
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002488:	4994      	ldr	r1, [pc, #592]	@ (80026dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800248a:	4313      	orrs	r3, r2
 800248c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f003 0302 	and.w	r3, r3, #2
 8002498:	2b00      	cmp	r3, #0
 800249a:	d00a      	beq.n	80024b2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800249c:	4b8f      	ldr	r3, [pc, #572]	@ (80026dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800249e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024a2:	f023 020c 	bic.w	r2, r3, #12
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024aa:	498c      	ldr	r1, [pc, #560]	@ (80026dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024ac:	4313      	orrs	r3, r2
 80024ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f003 0304 	and.w	r3, r3, #4
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d00a      	beq.n	80024d4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80024be:	4b87      	ldr	r3, [pc, #540]	@ (80026dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024c4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024cc:	4983      	ldr	r1, [pc, #524]	@ (80026dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024ce:	4313      	orrs	r3, r2
 80024d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f003 0308 	and.w	r3, r3, #8
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d00a      	beq.n	80024f6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80024e0:	4b7e      	ldr	r3, [pc, #504]	@ (80026dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024e6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024ee:	497b      	ldr	r1, [pc, #492]	@ (80026dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024f0:	4313      	orrs	r3, r2
 80024f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f003 0310 	and.w	r3, r3, #16
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d00a      	beq.n	8002518 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002502:	4b76      	ldr	r3, [pc, #472]	@ (80026dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002504:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002508:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002510:	4972      	ldr	r1, [pc, #456]	@ (80026dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002512:	4313      	orrs	r3, r2
 8002514:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f003 0320 	and.w	r3, r3, #32
 8002520:	2b00      	cmp	r3, #0
 8002522:	d00a      	beq.n	800253a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002524:	4b6d      	ldr	r3, [pc, #436]	@ (80026dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002526:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800252a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002532:	496a      	ldr	r1, [pc, #424]	@ (80026dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002534:	4313      	orrs	r3, r2
 8002536:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002542:	2b00      	cmp	r3, #0
 8002544:	d00a      	beq.n	800255c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002546:	4b65      	ldr	r3, [pc, #404]	@ (80026dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002548:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800254c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002554:	4961      	ldr	r1, [pc, #388]	@ (80026dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002556:	4313      	orrs	r3, r2
 8002558:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002564:	2b00      	cmp	r3, #0
 8002566:	d00a      	beq.n	800257e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002568:	4b5c      	ldr	r3, [pc, #368]	@ (80026dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800256a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800256e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002576:	4959      	ldr	r1, [pc, #356]	@ (80026dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002578:	4313      	orrs	r3, r2
 800257a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002586:	2b00      	cmp	r3, #0
 8002588:	d00a      	beq.n	80025a0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800258a:	4b54      	ldr	r3, [pc, #336]	@ (80026dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800258c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002590:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002598:	4950      	ldr	r1, [pc, #320]	@ (80026dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800259a:	4313      	orrs	r3, r2
 800259c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d00a      	beq.n	80025c2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80025ac:	4b4b      	ldr	r3, [pc, #300]	@ (80026dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025b2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025ba:	4948      	ldr	r1, [pc, #288]	@ (80026dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025bc:	4313      	orrs	r3, r2
 80025be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d00a      	beq.n	80025e4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80025ce:	4b43      	ldr	r3, [pc, #268]	@ (80026dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025d4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025dc:	493f      	ldr	r1, [pc, #252]	@ (80026dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025de:	4313      	orrs	r3, r2
 80025e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d028      	beq.n	8002642 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80025f0:	4b3a      	ldr	r3, [pc, #232]	@ (80026dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025f6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80025fe:	4937      	ldr	r1, [pc, #220]	@ (80026dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002600:	4313      	orrs	r3, r2
 8002602:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800260a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800260e:	d106      	bne.n	800261e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002610:	4b32      	ldr	r3, [pc, #200]	@ (80026dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002612:	68db      	ldr	r3, [r3, #12]
 8002614:	4a31      	ldr	r2, [pc, #196]	@ (80026dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002616:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800261a:	60d3      	str	r3, [r2, #12]
 800261c:	e011      	b.n	8002642 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002622:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002626:	d10c      	bne.n	8002642 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	3304      	adds	r3, #4
 800262c:	2101      	movs	r1, #1
 800262e:	4618      	mov	r0, r3
 8002630:	f000 f8c8 	bl	80027c4 <RCCEx_PLLSAI1_Config>
 8002634:	4603      	mov	r3, r0
 8002636:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002638:	7cfb      	ldrb	r3, [r7, #19]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d001      	beq.n	8002642 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800263e:	7cfb      	ldrb	r3, [r7, #19]
 8002640:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800264a:	2b00      	cmp	r3, #0
 800264c:	d028      	beq.n	80026a0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800264e:	4b23      	ldr	r3, [pc, #140]	@ (80026dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002650:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002654:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800265c:	491f      	ldr	r1, [pc, #124]	@ (80026dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800265e:	4313      	orrs	r3, r2
 8002660:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002668:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800266c:	d106      	bne.n	800267c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800266e:	4b1b      	ldr	r3, [pc, #108]	@ (80026dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002670:	68db      	ldr	r3, [r3, #12]
 8002672:	4a1a      	ldr	r2, [pc, #104]	@ (80026dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002678:	60d3      	str	r3, [r2, #12]
 800267a:	e011      	b.n	80026a0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002680:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002684:	d10c      	bne.n	80026a0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	3304      	adds	r3, #4
 800268a:	2101      	movs	r1, #1
 800268c:	4618      	mov	r0, r3
 800268e:	f000 f899 	bl	80027c4 <RCCEx_PLLSAI1_Config>
 8002692:	4603      	mov	r3, r0
 8002694:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002696:	7cfb      	ldrb	r3, [r7, #19]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d001      	beq.n	80026a0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800269c:	7cfb      	ldrb	r3, [r7, #19]
 800269e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d02b      	beq.n	8002704 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80026ac:	4b0b      	ldr	r3, [pc, #44]	@ (80026dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026b2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026ba:	4908      	ldr	r1, [pc, #32]	@ (80026dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026bc:	4313      	orrs	r3, r2
 80026be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026c6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80026ca:	d109      	bne.n	80026e0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80026cc:	4b03      	ldr	r3, [pc, #12]	@ (80026dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026ce:	68db      	ldr	r3, [r3, #12]
 80026d0:	4a02      	ldr	r2, [pc, #8]	@ (80026dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80026d6:	60d3      	str	r3, [r2, #12]
 80026d8:	e014      	b.n	8002704 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80026da:	bf00      	nop
 80026dc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026e4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80026e8:	d10c      	bne.n	8002704 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	3304      	adds	r3, #4
 80026ee:	2101      	movs	r1, #1
 80026f0:	4618      	mov	r0, r3
 80026f2:	f000 f867 	bl	80027c4 <RCCEx_PLLSAI1_Config>
 80026f6:	4603      	mov	r3, r0
 80026f8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80026fa:	7cfb      	ldrb	r3, [r7, #19]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d001      	beq.n	8002704 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002700:	7cfb      	ldrb	r3, [r7, #19]
 8002702:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800270c:	2b00      	cmp	r3, #0
 800270e:	d02f      	beq.n	8002770 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002710:	4b2b      	ldr	r3, [pc, #172]	@ (80027c0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002712:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002716:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800271e:	4928      	ldr	r1, [pc, #160]	@ (80027c0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002720:	4313      	orrs	r3, r2
 8002722:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800272a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800272e:	d10d      	bne.n	800274c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	3304      	adds	r3, #4
 8002734:	2102      	movs	r1, #2
 8002736:	4618      	mov	r0, r3
 8002738:	f000 f844 	bl	80027c4 <RCCEx_PLLSAI1_Config>
 800273c:	4603      	mov	r3, r0
 800273e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002740:	7cfb      	ldrb	r3, [r7, #19]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d014      	beq.n	8002770 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002746:	7cfb      	ldrb	r3, [r7, #19]
 8002748:	74bb      	strb	r3, [r7, #18]
 800274a:	e011      	b.n	8002770 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002750:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002754:	d10c      	bne.n	8002770 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	3320      	adds	r3, #32
 800275a:	2102      	movs	r1, #2
 800275c:	4618      	mov	r0, r3
 800275e:	f000 f925 	bl	80029ac <RCCEx_PLLSAI2_Config>
 8002762:	4603      	mov	r3, r0
 8002764:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002766:	7cfb      	ldrb	r3, [r7, #19]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d001      	beq.n	8002770 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800276c:	7cfb      	ldrb	r3, [r7, #19]
 800276e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002778:	2b00      	cmp	r3, #0
 800277a:	d00a      	beq.n	8002792 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800277c:	4b10      	ldr	r3, [pc, #64]	@ (80027c0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800277e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002782:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800278a:	490d      	ldr	r1, [pc, #52]	@ (80027c0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800278c:	4313      	orrs	r3, r2
 800278e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800279a:	2b00      	cmp	r3, #0
 800279c:	d00b      	beq.n	80027b6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800279e:	4b08      	ldr	r3, [pc, #32]	@ (80027c0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80027a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027a4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80027ae:	4904      	ldr	r1, [pc, #16]	@ (80027c0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80027b0:	4313      	orrs	r3, r2
 80027b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80027b6:	7cbb      	ldrb	r3, [r7, #18]
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	3718      	adds	r7, #24
 80027bc:	46bd      	mov	sp, r7
 80027be:	bd80      	pop	{r7, pc}
 80027c0:	40021000 	.word	0x40021000

080027c4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b084      	sub	sp, #16
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
 80027cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80027ce:	2300      	movs	r3, #0
 80027d0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80027d2:	4b75      	ldr	r3, [pc, #468]	@ (80029a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80027d4:	68db      	ldr	r3, [r3, #12]
 80027d6:	f003 0303 	and.w	r3, r3, #3
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d018      	beq.n	8002810 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80027de:	4b72      	ldr	r3, [pc, #456]	@ (80029a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80027e0:	68db      	ldr	r3, [r3, #12]
 80027e2:	f003 0203 	and.w	r2, r3, #3
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	429a      	cmp	r2, r3
 80027ec:	d10d      	bne.n	800280a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
       ||
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d009      	beq.n	800280a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80027f6:	4b6c      	ldr	r3, [pc, #432]	@ (80029a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80027f8:	68db      	ldr	r3, [r3, #12]
 80027fa:	091b      	lsrs	r3, r3, #4
 80027fc:	f003 0307 	and.w	r3, r3, #7
 8002800:	1c5a      	adds	r2, r3, #1
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	685b      	ldr	r3, [r3, #4]
       ||
 8002806:	429a      	cmp	r2, r3
 8002808:	d047      	beq.n	800289a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800280a:	2301      	movs	r3, #1
 800280c:	73fb      	strb	r3, [r7, #15]
 800280e:	e044      	b.n	800289a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	2b03      	cmp	r3, #3
 8002816:	d018      	beq.n	800284a <RCCEx_PLLSAI1_Config+0x86>
 8002818:	2b03      	cmp	r3, #3
 800281a:	d825      	bhi.n	8002868 <RCCEx_PLLSAI1_Config+0xa4>
 800281c:	2b01      	cmp	r3, #1
 800281e:	d002      	beq.n	8002826 <RCCEx_PLLSAI1_Config+0x62>
 8002820:	2b02      	cmp	r3, #2
 8002822:	d009      	beq.n	8002838 <RCCEx_PLLSAI1_Config+0x74>
 8002824:	e020      	b.n	8002868 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002826:	4b60      	ldr	r3, [pc, #384]	@ (80029a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f003 0302 	and.w	r3, r3, #2
 800282e:	2b00      	cmp	r3, #0
 8002830:	d11d      	bne.n	800286e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002832:	2301      	movs	r3, #1
 8002834:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002836:	e01a      	b.n	800286e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002838:	4b5b      	ldr	r3, [pc, #364]	@ (80029a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002840:	2b00      	cmp	r3, #0
 8002842:	d116      	bne.n	8002872 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002844:	2301      	movs	r3, #1
 8002846:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002848:	e013      	b.n	8002872 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800284a:	4b57      	ldr	r3, [pc, #348]	@ (80029a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002852:	2b00      	cmp	r3, #0
 8002854:	d10f      	bne.n	8002876 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002856:	4b54      	ldr	r3, [pc, #336]	@ (80029a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800285e:	2b00      	cmp	r3, #0
 8002860:	d109      	bne.n	8002876 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002862:	2301      	movs	r3, #1
 8002864:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002866:	e006      	b.n	8002876 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002868:	2301      	movs	r3, #1
 800286a:	73fb      	strb	r3, [r7, #15]
      break;
 800286c:	e004      	b.n	8002878 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800286e:	bf00      	nop
 8002870:	e002      	b.n	8002878 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002872:	bf00      	nop
 8002874:	e000      	b.n	8002878 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002876:	bf00      	nop
    }

    if(status == HAL_OK)
 8002878:	7bfb      	ldrb	r3, [r7, #15]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d10d      	bne.n	800289a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800287e:	4b4a      	ldr	r3, [pc, #296]	@ (80029a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002880:	68db      	ldr	r3, [r3, #12]
 8002882:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6819      	ldr	r1, [r3, #0]
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	3b01      	subs	r3, #1
 8002890:	011b      	lsls	r3, r3, #4
 8002892:	430b      	orrs	r3, r1
 8002894:	4944      	ldr	r1, [pc, #272]	@ (80029a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002896:	4313      	orrs	r3, r2
 8002898:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800289a:	7bfb      	ldrb	r3, [r7, #15]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d17d      	bne.n	800299c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80028a0:	4b41      	ldr	r3, [pc, #260]	@ (80029a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a40      	ldr	r2, [pc, #256]	@ (80029a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80028a6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80028aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80028ac:	f7fe faac 	bl	8000e08 <HAL_GetTick>
 80028b0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80028b2:	e009      	b.n	80028c8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80028b4:	f7fe faa8 	bl	8000e08 <HAL_GetTick>
 80028b8:	4602      	mov	r2, r0
 80028ba:	68bb      	ldr	r3, [r7, #8]
 80028bc:	1ad3      	subs	r3, r2, r3
 80028be:	2b02      	cmp	r3, #2
 80028c0:	d902      	bls.n	80028c8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80028c2:	2303      	movs	r3, #3
 80028c4:	73fb      	strb	r3, [r7, #15]
        break;
 80028c6:	e005      	b.n	80028d4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80028c8:	4b37      	ldr	r3, [pc, #220]	@ (80029a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d1ef      	bne.n	80028b4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80028d4:	7bfb      	ldrb	r3, [r7, #15]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d160      	bne.n	800299c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d111      	bne.n	8002904 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80028e0:	4b31      	ldr	r3, [pc, #196]	@ (80029a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80028e2:	691b      	ldr	r3, [r3, #16]
 80028e4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80028e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80028ec:	687a      	ldr	r2, [r7, #4]
 80028ee:	6892      	ldr	r2, [r2, #8]
 80028f0:	0211      	lsls	r1, r2, #8
 80028f2:	687a      	ldr	r2, [r7, #4]
 80028f4:	68d2      	ldr	r2, [r2, #12]
 80028f6:	0912      	lsrs	r2, r2, #4
 80028f8:	0452      	lsls	r2, r2, #17
 80028fa:	430a      	orrs	r2, r1
 80028fc:	492a      	ldr	r1, [pc, #168]	@ (80029a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80028fe:	4313      	orrs	r3, r2
 8002900:	610b      	str	r3, [r1, #16]
 8002902:	e027      	b.n	8002954 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	2b01      	cmp	r3, #1
 8002908:	d112      	bne.n	8002930 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800290a:	4b27      	ldr	r3, [pc, #156]	@ (80029a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800290c:	691b      	ldr	r3, [r3, #16]
 800290e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002912:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002916:	687a      	ldr	r2, [r7, #4]
 8002918:	6892      	ldr	r2, [r2, #8]
 800291a:	0211      	lsls	r1, r2, #8
 800291c:	687a      	ldr	r2, [r7, #4]
 800291e:	6912      	ldr	r2, [r2, #16]
 8002920:	0852      	lsrs	r2, r2, #1
 8002922:	3a01      	subs	r2, #1
 8002924:	0552      	lsls	r2, r2, #21
 8002926:	430a      	orrs	r2, r1
 8002928:	491f      	ldr	r1, [pc, #124]	@ (80029a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800292a:	4313      	orrs	r3, r2
 800292c:	610b      	str	r3, [r1, #16]
 800292e:	e011      	b.n	8002954 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002930:	4b1d      	ldr	r3, [pc, #116]	@ (80029a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002932:	691b      	ldr	r3, [r3, #16]
 8002934:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002938:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800293c:	687a      	ldr	r2, [r7, #4]
 800293e:	6892      	ldr	r2, [r2, #8]
 8002940:	0211      	lsls	r1, r2, #8
 8002942:	687a      	ldr	r2, [r7, #4]
 8002944:	6952      	ldr	r2, [r2, #20]
 8002946:	0852      	lsrs	r2, r2, #1
 8002948:	3a01      	subs	r2, #1
 800294a:	0652      	lsls	r2, r2, #25
 800294c:	430a      	orrs	r2, r1
 800294e:	4916      	ldr	r1, [pc, #88]	@ (80029a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002950:	4313      	orrs	r3, r2
 8002952:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002954:	4b14      	ldr	r3, [pc, #80]	@ (80029a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a13      	ldr	r2, [pc, #76]	@ (80029a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800295a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800295e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002960:	f7fe fa52 	bl	8000e08 <HAL_GetTick>
 8002964:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002966:	e009      	b.n	800297c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002968:	f7fe fa4e 	bl	8000e08 <HAL_GetTick>
 800296c:	4602      	mov	r2, r0
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	1ad3      	subs	r3, r2, r3
 8002972:	2b02      	cmp	r3, #2
 8002974:	d902      	bls.n	800297c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002976:	2303      	movs	r3, #3
 8002978:	73fb      	strb	r3, [r7, #15]
          break;
 800297a:	e005      	b.n	8002988 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800297c:	4b0a      	ldr	r3, [pc, #40]	@ (80029a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002984:	2b00      	cmp	r3, #0
 8002986:	d0ef      	beq.n	8002968 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002988:	7bfb      	ldrb	r3, [r7, #15]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d106      	bne.n	800299c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800298e:	4b06      	ldr	r3, [pc, #24]	@ (80029a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002990:	691a      	ldr	r2, [r3, #16]
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	699b      	ldr	r3, [r3, #24]
 8002996:	4904      	ldr	r1, [pc, #16]	@ (80029a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002998:	4313      	orrs	r3, r2
 800299a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800299c:	7bfb      	ldrb	r3, [r7, #15]
}
 800299e:	4618      	mov	r0, r3
 80029a0:	3710      	adds	r7, #16
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bd80      	pop	{r7, pc}
 80029a6:	bf00      	nop
 80029a8:	40021000 	.word	0x40021000

080029ac <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b084      	sub	sp, #16
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
 80029b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80029b6:	2300      	movs	r3, #0
 80029b8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80029ba:	4b6a      	ldr	r3, [pc, #424]	@ (8002b64 <RCCEx_PLLSAI2_Config+0x1b8>)
 80029bc:	68db      	ldr	r3, [r3, #12]
 80029be:	f003 0303 	and.w	r3, r3, #3
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d018      	beq.n	80029f8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80029c6:	4b67      	ldr	r3, [pc, #412]	@ (8002b64 <RCCEx_PLLSAI2_Config+0x1b8>)
 80029c8:	68db      	ldr	r3, [r3, #12]
 80029ca:	f003 0203 	and.w	r2, r3, #3
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	429a      	cmp	r2, r3
 80029d4:	d10d      	bne.n	80029f2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
       ||
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d009      	beq.n	80029f2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80029de:	4b61      	ldr	r3, [pc, #388]	@ (8002b64 <RCCEx_PLLSAI2_Config+0x1b8>)
 80029e0:	68db      	ldr	r3, [r3, #12]
 80029e2:	091b      	lsrs	r3, r3, #4
 80029e4:	f003 0307 	and.w	r3, r3, #7
 80029e8:	1c5a      	adds	r2, r3, #1
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	685b      	ldr	r3, [r3, #4]
       ||
 80029ee:	429a      	cmp	r2, r3
 80029f0:	d047      	beq.n	8002a82 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	73fb      	strb	r3, [r7, #15]
 80029f6:	e044      	b.n	8002a82 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	2b03      	cmp	r3, #3
 80029fe:	d018      	beq.n	8002a32 <RCCEx_PLLSAI2_Config+0x86>
 8002a00:	2b03      	cmp	r3, #3
 8002a02:	d825      	bhi.n	8002a50 <RCCEx_PLLSAI2_Config+0xa4>
 8002a04:	2b01      	cmp	r3, #1
 8002a06:	d002      	beq.n	8002a0e <RCCEx_PLLSAI2_Config+0x62>
 8002a08:	2b02      	cmp	r3, #2
 8002a0a:	d009      	beq.n	8002a20 <RCCEx_PLLSAI2_Config+0x74>
 8002a0c:	e020      	b.n	8002a50 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002a0e:	4b55      	ldr	r3, [pc, #340]	@ (8002b64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f003 0302 	and.w	r3, r3, #2
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d11d      	bne.n	8002a56 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a1e:	e01a      	b.n	8002a56 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002a20:	4b50      	ldr	r3, [pc, #320]	@ (8002b64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d116      	bne.n	8002a5a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a30:	e013      	b.n	8002a5a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002a32:	4b4c      	ldr	r3, [pc, #304]	@ (8002b64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d10f      	bne.n	8002a5e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002a3e:	4b49      	ldr	r3, [pc, #292]	@ (8002b64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d109      	bne.n	8002a5e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002a4e:	e006      	b.n	8002a5e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002a50:	2301      	movs	r3, #1
 8002a52:	73fb      	strb	r3, [r7, #15]
      break;
 8002a54:	e004      	b.n	8002a60 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002a56:	bf00      	nop
 8002a58:	e002      	b.n	8002a60 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002a5a:	bf00      	nop
 8002a5c:	e000      	b.n	8002a60 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002a5e:	bf00      	nop
    }

    if(status == HAL_OK)
 8002a60:	7bfb      	ldrb	r3, [r7, #15]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d10d      	bne.n	8002a82 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002a66:	4b3f      	ldr	r3, [pc, #252]	@ (8002b64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a68:	68db      	ldr	r3, [r3, #12]
 8002a6a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6819      	ldr	r1, [r3, #0]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	3b01      	subs	r3, #1
 8002a78:	011b      	lsls	r3, r3, #4
 8002a7a:	430b      	orrs	r3, r1
 8002a7c:	4939      	ldr	r1, [pc, #228]	@ (8002b64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a7e:	4313      	orrs	r3, r2
 8002a80:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002a82:	7bfb      	ldrb	r3, [r7, #15]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d167      	bne.n	8002b58 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002a88:	4b36      	ldr	r3, [pc, #216]	@ (8002b64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4a35      	ldr	r2, [pc, #212]	@ (8002b64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a8e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a92:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a94:	f7fe f9b8 	bl	8000e08 <HAL_GetTick>
 8002a98:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002a9a:	e009      	b.n	8002ab0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002a9c:	f7fe f9b4 	bl	8000e08 <HAL_GetTick>
 8002aa0:	4602      	mov	r2, r0
 8002aa2:	68bb      	ldr	r3, [r7, #8]
 8002aa4:	1ad3      	subs	r3, r2, r3
 8002aa6:	2b02      	cmp	r3, #2
 8002aa8:	d902      	bls.n	8002ab0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002aaa:	2303      	movs	r3, #3
 8002aac:	73fb      	strb	r3, [r7, #15]
        break;
 8002aae:	e005      	b.n	8002abc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002ab0:	4b2c      	ldr	r3, [pc, #176]	@ (8002b64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d1ef      	bne.n	8002a9c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002abc:	7bfb      	ldrb	r3, [r7, #15]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d14a      	bne.n	8002b58 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d111      	bne.n	8002aec <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002ac8:	4b26      	ldr	r3, [pc, #152]	@ (8002b64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002aca:	695b      	ldr	r3, [r3, #20]
 8002acc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002ad0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002ad4:	687a      	ldr	r2, [r7, #4]
 8002ad6:	6892      	ldr	r2, [r2, #8]
 8002ad8:	0211      	lsls	r1, r2, #8
 8002ada:	687a      	ldr	r2, [r7, #4]
 8002adc:	68d2      	ldr	r2, [r2, #12]
 8002ade:	0912      	lsrs	r2, r2, #4
 8002ae0:	0452      	lsls	r2, r2, #17
 8002ae2:	430a      	orrs	r2, r1
 8002ae4:	491f      	ldr	r1, [pc, #124]	@ (8002b64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ae6:	4313      	orrs	r3, r2
 8002ae8:	614b      	str	r3, [r1, #20]
 8002aea:	e011      	b.n	8002b10 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002aec:	4b1d      	ldr	r3, [pc, #116]	@ (8002b64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002aee:	695b      	ldr	r3, [r3, #20]
 8002af0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002af4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002af8:	687a      	ldr	r2, [r7, #4]
 8002afa:	6892      	ldr	r2, [r2, #8]
 8002afc:	0211      	lsls	r1, r2, #8
 8002afe:	687a      	ldr	r2, [r7, #4]
 8002b00:	6912      	ldr	r2, [r2, #16]
 8002b02:	0852      	lsrs	r2, r2, #1
 8002b04:	3a01      	subs	r2, #1
 8002b06:	0652      	lsls	r2, r2, #25
 8002b08:	430a      	orrs	r2, r1
 8002b0a:	4916      	ldr	r1, [pc, #88]	@ (8002b64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002b10:	4b14      	ldr	r3, [pc, #80]	@ (8002b64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	4a13      	ldr	r2, [pc, #76]	@ (8002b64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002b16:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b1a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b1c:	f7fe f974 	bl	8000e08 <HAL_GetTick>
 8002b20:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002b22:	e009      	b.n	8002b38 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002b24:	f7fe f970 	bl	8000e08 <HAL_GetTick>
 8002b28:	4602      	mov	r2, r0
 8002b2a:	68bb      	ldr	r3, [r7, #8]
 8002b2c:	1ad3      	subs	r3, r2, r3
 8002b2e:	2b02      	cmp	r3, #2
 8002b30:	d902      	bls.n	8002b38 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002b32:	2303      	movs	r3, #3
 8002b34:	73fb      	strb	r3, [r7, #15]
          break;
 8002b36:	e005      	b.n	8002b44 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002b38:	4b0a      	ldr	r3, [pc, #40]	@ (8002b64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d0ef      	beq.n	8002b24 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002b44:	7bfb      	ldrb	r3, [r7, #15]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d106      	bne.n	8002b58 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002b4a:	4b06      	ldr	r3, [pc, #24]	@ (8002b64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002b4c:	695a      	ldr	r2, [r3, #20]
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	695b      	ldr	r3, [r3, #20]
 8002b52:	4904      	ldr	r1, [pc, #16]	@ (8002b64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002b54:	4313      	orrs	r3, r2
 8002b56:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002b58:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	3710      	adds	r7, #16
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd80      	pop	{r7, pc}
 8002b62:	bf00      	nop
 8002b64:	40021000 	.word	0x40021000

08002b68 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b082      	sub	sp, #8
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d101      	bne.n	8002b7a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002b76:	2301      	movs	r3, #1
 8002b78:	e040      	b.n	8002bfc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d106      	bne.n	8002b90 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2200      	movs	r2, #0
 8002b86:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002b8a:	6878      	ldr	r0, [r7, #4]
 8002b8c:	f7fd ffcc 	bl	8000b28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2224      	movs	r2, #36	@ 0x24
 8002b94:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	681a      	ldr	r2, [r3, #0]
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f022 0201 	bic.w	r2, r2, #1
 8002ba4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d002      	beq.n	8002bb4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002bae:	6878      	ldr	r0, [r7, #4]
 8002bb0:	f000 fedc 	bl	800396c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002bb4:	6878      	ldr	r0, [r7, #4]
 8002bb6:	f000 fc21 	bl	80033fc <UART_SetConfig>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	2b01      	cmp	r3, #1
 8002bbe:	d101      	bne.n	8002bc4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	e01b      	b.n	8002bfc <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	685a      	ldr	r2, [r3, #4]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002bd2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	689a      	ldr	r2, [r3, #8]
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002be2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	681a      	ldr	r2, [r3, #0]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f042 0201 	orr.w	r2, r2, #1
 8002bf2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002bf4:	6878      	ldr	r0, [r7, #4]
 8002bf6:	f000 ff5b 	bl	8003ab0 <UART_CheckIdleState>
 8002bfa:	4603      	mov	r3, r0
}
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	3708      	adds	r7, #8
 8002c00:	46bd      	mov	sp, r7
 8002c02:	bd80      	pop	{r7, pc}

08002c04 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b08a      	sub	sp, #40	@ 0x28
 8002c08:	af02      	add	r7, sp, #8
 8002c0a:	60f8      	str	r0, [r7, #12]
 8002c0c:	60b9      	str	r1, [r7, #8]
 8002c0e:	603b      	str	r3, [r7, #0]
 8002c10:	4613      	mov	r3, r2
 8002c12:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002c18:	2b20      	cmp	r3, #32
 8002c1a:	d177      	bne.n	8002d0c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8002c1c:	68bb      	ldr	r3, [r7, #8]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d002      	beq.n	8002c28 <HAL_UART_Transmit+0x24>
 8002c22:	88fb      	ldrh	r3, [r7, #6]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d101      	bne.n	8002c2c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002c28:	2301      	movs	r3, #1
 8002c2a:	e070      	b.n	8002d0e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	2200      	movs	r2, #0
 8002c30:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	2221      	movs	r2, #33	@ 0x21
 8002c38:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002c3a:	f7fe f8e5 	bl	8000e08 <HAL_GetTick>
 8002c3e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	88fa      	ldrh	r2, [r7, #6]
 8002c44:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	88fa      	ldrh	r2, [r7, #6]
 8002c4c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	689b      	ldr	r3, [r3, #8]
 8002c54:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c58:	d108      	bne.n	8002c6c <HAL_UART_Transmit+0x68>
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	691b      	ldr	r3, [r3, #16]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d104      	bne.n	8002c6c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8002c62:	2300      	movs	r3, #0
 8002c64:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002c66:	68bb      	ldr	r3, [r7, #8]
 8002c68:	61bb      	str	r3, [r7, #24]
 8002c6a:	e003      	b.n	8002c74 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002c6c:	68bb      	ldr	r3, [r7, #8]
 8002c6e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002c70:	2300      	movs	r3, #0
 8002c72:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002c74:	e02f      	b.n	8002cd6 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	9300      	str	r3, [sp, #0]
 8002c7a:	697b      	ldr	r3, [r7, #20]
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	2180      	movs	r1, #128	@ 0x80
 8002c80:	68f8      	ldr	r0, [r7, #12]
 8002c82:	f000 ffbd 	bl	8003c00 <UART_WaitOnFlagUntilTimeout>
 8002c86:	4603      	mov	r3, r0
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d004      	beq.n	8002c96 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	2220      	movs	r2, #32
 8002c90:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8002c92:	2303      	movs	r3, #3
 8002c94:	e03b      	b.n	8002d0e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8002c96:	69fb      	ldr	r3, [r7, #28]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d10b      	bne.n	8002cb4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002c9c:	69bb      	ldr	r3, [r7, #24]
 8002c9e:	881a      	ldrh	r2, [r3, #0]
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002ca8:	b292      	uxth	r2, r2
 8002caa:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002cac:	69bb      	ldr	r3, [r7, #24]
 8002cae:	3302      	adds	r3, #2
 8002cb0:	61bb      	str	r3, [r7, #24]
 8002cb2:	e007      	b.n	8002cc4 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002cb4:	69fb      	ldr	r3, [r7, #28]
 8002cb6:	781a      	ldrb	r2, [r3, #0]
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002cbe:	69fb      	ldr	r3, [r7, #28]
 8002cc0:	3301      	adds	r3, #1
 8002cc2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002cca:	b29b      	uxth	r3, r3
 8002ccc:	3b01      	subs	r3, #1
 8002cce:	b29a      	uxth	r2, r3
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002cdc:	b29b      	uxth	r3, r3
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d1c9      	bne.n	8002c76 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	9300      	str	r3, [sp, #0]
 8002ce6:	697b      	ldr	r3, [r7, #20]
 8002ce8:	2200      	movs	r2, #0
 8002cea:	2140      	movs	r1, #64	@ 0x40
 8002cec:	68f8      	ldr	r0, [r7, #12]
 8002cee:	f000 ff87 	bl	8003c00 <UART_WaitOnFlagUntilTimeout>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d004      	beq.n	8002d02 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	2220      	movs	r2, #32
 8002cfc:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8002cfe:	2303      	movs	r3, #3
 8002d00:	e005      	b.n	8002d0e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	2220      	movs	r2, #32
 8002d06:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002d08:	2300      	movs	r3, #0
 8002d0a:	e000      	b.n	8002d0e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8002d0c:	2302      	movs	r3, #2
  }
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	3720      	adds	r7, #32
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}
	...

08002d18 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b08a      	sub	sp, #40	@ 0x28
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	60f8      	str	r0, [r7, #12]
 8002d20:	60b9      	str	r1, [r7, #8]
 8002d22:	4613      	mov	r3, r2
 8002d24:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002d2c:	2b20      	cmp	r3, #32
 8002d2e:	d137      	bne.n	8002da0 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d30:	68bb      	ldr	r3, [r7, #8]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d002      	beq.n	8002d3c <HAL_UART_Receive_IT+0x24>
 8002d36:	88fb      	ldrh	r3, [r7, #6]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d101      	bne.n	8002d40 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	e030      	b.n	8002da2 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	2200      	movs	r2, #0
 8002d44:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4a18      	ldr	r2, [pc, #96]	@ (8002dac <HAL_UART_Receive_IT+0x94>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d01f      	beq.n	8002d90 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	685b      	ldr	r3, [r3, #4]
 8002d56:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d018      	beq.n	8002d90 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d64:	697b      	ldr	r3, [r7, #20]
 8002d66:	e853 3f00 	ldrex	r3, [r3]
 8002d6a:	613b      	str	r3, [r7, #16]
   return(result);
 8002d6c:	693b      	ldr	r3, [r7, #16]
 8002d6e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002d72:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	461a      	mov	r2, r3
 8002d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d7c:	623b      	str	r3, [r7, #32]
 8002d7e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d80:	69f9      	ldr	r1, [r7, #28]
 8002d82:	6a3a      	ldr	r2, [r7, #32]
 8002d84:	e841 2300 	strex	r3, r2, [r1]
 8002d88:	61bb      	str	r3, [r7, #24]
   return(result);
 8002d8a:	69bb      	ldr	r3, [r7, #24]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d1e6      	bne.n	8002d5e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002d90:	88fb      	ldrh	r3, [r7, #6]
 8002d92:	461a      	mov	r2, r3
 8002d94:	68b9      	ldr	r1, [r7, #8]
 8002d96:	68f8      	ldr	r0, [r7, #12]
 8002d98:	f000 ffa0 	bl	8003cdc <UART_Start_Receive_IT>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	e000      	b.n	8002da2 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002da0:	2302      	movs	r3, #2
  }
}
 8002da2:	4618      	mov	r0, r3
 8002da4:	3728      	adds	r7, #40	@ 0x28
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd80      	pop	{r7, pc}
 8002daa:	bf00      	nop
 8002dac:	40008000 	.word	0x40008000

08002db0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b0ba      	sub	sp, #232	@ 0xe8
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	69db      	ldr	r3, [r3, #28]
 8002dbe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	689b      	ldr	r3, [r3, #8]
 8002dd2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002dd6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8002dda:	f640 030f 	movw	r3, #2063	@ 0x80f
 8002dde:	4013      	ands	r3, r2
 8002de0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8002de4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d115      	bne.n	8002e18 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002dec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002df0:	f003 0320 	and.w	r3, r3, #32
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d00f      	beq.n	8002e18 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002df8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002dfc:	f003 0320 	and.w	r3, r3, #32
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d009      	beq.n	8002e18 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	f000 82ca 	beq.w	80033a2 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002e12:	6878      	ldr	r0, [r7, #4]
 8002e14:	4798      	blx	r3
      }
      return;
 8002e16:	e2c4      	b.n	80033a2 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8002e18:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	f000 8117 	beq.w	8003050 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002e22:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002e26:	f003 0301 	and.w	r3, r3, #1
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d106      	bne.n	8002e3c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002e2e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8002e32:	4b85      	ldr	r3, [pc, #532]	@ (8003048 <HAL_UART_IRQHandler+0x298>)
 8002e34:	4013      	ands	r3, r2
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	f000 810a 	beq.w	8003050 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002e3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002e40:	f003 0301 	and.w	r3, r3, #1
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d011      	beq.n	8002e6c <HAL_UART_IRQHandler+0xbc>
 8002e48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002e4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d00b      	beq.n	8002e6c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	2201      	movs	r2, #1
 8002e5a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002e62:	f043 0201 	orr.w	r2, r3, #1
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002e6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002e70:	f003 0302 	and.w	r3, r3, #2
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d011      	beq.n	8002e9c <HAL_UART_IRQHandler+0xec>
 8002e78:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002e7c:	f003 0301 	and.w	r3, r3, #1
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d00b      	beq.n	8002e9c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	2202      	movs	r2, #2
 8002e8a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002e92:	f043 0204 	orr.w	r2, r3, #4
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002e9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002ea0:	f003 0304 	and.w	r3, r3, #4
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d011      	beq.n	8002ecc <HAL_UART_IRQHandler+0x11c>
 8002ea8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002eac:	f003 0301 	and.w	r3, r3, #1
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d00b      	beq.n	8002ecc <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	2204      	movs	r2, #4
 8002eba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002ec2:	f043 0202 	orr.w	r2, r3, #2
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002ecc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002ed0:	f003 0308 	and.w	r3, r3, #8
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d017      	beq.n	8002f08 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002ed8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002edc:	f003 0320 	and.w	r3, r3, #32
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d105      	bne.n	8002ef0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002ee4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002ee8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d00b      	beq.n	8002f08 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	2208      	movs	r2, #8
 8002ef6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002efe:	f043 0208 	orr.w	r2, r3, #8
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002f08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002f0c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d012      	beq.n	8002f3a <HAL_UART_IRQHandler+0x18a>
 8002f14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002f18:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d00c      	beq.n	8002f3a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002f28:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002f30:	f043 0220 	orr.w	r2, r3, #32
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	f000 8230 	beq.w	80033a6 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002f46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002f4a:	f003 0320 	and.w	r3, r3, #32
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d00d      	beq.n	8002f6e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002f52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002f56:	f003 0320 	and.w	r3, r3, #32
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d007      	beq.n	8002f6e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d003      	beq.n	8002f6e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002f6a:	6878      	ldr	r0, [r7, #4]
 8002f6c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002f74:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	689b      	ldr	r3, [r3, #8]
 8002f7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f82:	2b40      	cmp	r3, #64	@ 0x40
 8002f84:	d005      	beq.n	8002f92 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002f86:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002f8a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d04f      	beq.n	8003032 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002f92:	6878      	ldr	r0, [r7, #4]
 8002f94:	f000 ff68 	bl	8003e68 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	689b      	ldr	r3, [r3, #8]
 8002f9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fa2:	2b40      	cmp	r3, #64	@ 0x40
 8002fa4:	d141      	bne.n	800302a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	3308      	adds	r3, #8
 8002fac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fb0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002fb4:	e853 3f00 	ldrex	r3, [r3]
 8002fb8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002fbc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002fc0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002fc4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	3308      	adds	r3, #8
 8002fce:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002fd2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002fd6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fda:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002fde:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002fe2:	e841 2300 	strex	r3, r2, [r1]
 8002fe6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002fea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d1d9      	bne.n	8002fa6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d013      	beq.n	8003022 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ffe:	4a13      	ldr	r2, [pc, #76]	@ (800304c <HAL_UART_IRQHandler+0x29c>)
 8003000:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003006:	4618      	mov	r0, r3
 8003008:	f7fe f859 	bl	80010be <HAL_DMA_Abort_IT>
 800300c:	4603      	mov	r3, r0
 800300e:	2b00      	cmp	r3, #0
 8003010:	d017      	beq.n	8003042 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003016:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003018:	687a      	ldr	r2, [r7, #4]
 800301a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800301c:	4610      	mov	r0, r2
 800301e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003020:	e00f      	b.n	8003042 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003022:	6878      	ldr	r0, [r7, #4]
 8003024:	f000 f9d4 	bl	80033d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003028:	e00b      	b.n	8003042 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800302a:	6878      	ldr	r0, [r7, #4]
 800302c:	f000 f9d0 	bl	80033d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003030:	e007      	b.n	8003042 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003032:	6878      	ldr	r0, [r7, #4]
 8003034:	f000 f9cc 	bl	80033d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2200      	movs	r2, #0
 800303c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8003040:	e1b1      	b.n	80033a6 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003042:	bf00      	nop
    return;
 8003044:	e1af      	b.n	80033a6 <HAL_UART_IRQHandler+0x5f6>
 8003046:	bf00      	nop
 8003048:	04000120 	.word	0x04000120
 800304c:	08003f31 	.word	0x08003f31

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003054:	2b01      	cmp	r3, #1
 8003056:	f040 816a 	bne.w	800332e <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800305a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800305e:	f003 0310 	and.w	r3, r3, #16
 8003062:	2b00      	cmp	r3, #0
 8003064:	f000 8163 	beq.w	800332e <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003068:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800306c:	f003 0310 	and.w	r3, r3, #16
 8003070:	2b00      	cmp	r3, #0
 8003072:	f000 815c 	beq.w	800332e <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	2210      	movs	r2, #16
 800307c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	689b      	ldr	r3, [r3, #8]
 8003084:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003088:	2b40      	cmp	r3, #64	@ 0x40
 800308a:	f040 80d4 	bne.w	8003236 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800309a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800309e:	2b00      	cmp	r3, #0
 80030a0:	f000 80ad 	beq.w	80031fe <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80030aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80030ae:	429a      	cmp	r2, r3
 80030b0:	f080 80a5 	bcs.w	80031fe <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80030ba:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f003 0320 	and.w	r3, r3, #32
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	f040 8086 	bne.w	80031dc <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030d8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80030dc:	e853 3f00 	ldrex	r3, [r3]
 80030e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80030e4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80030e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80030ec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	461a      	mov	r2, r3
 80030f6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80030fa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80030fe:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003102:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003106:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800310a:	e841 2300 	strex	r3, r2, [r1]
 800310e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003112:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003116:	2b00      	cmp	r3, #0
 8003118:	d1da      	bne.n	80030d0 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	3308      	adds	r3, #8
 8003120:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003122:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003124:	e853 3f00 	ldrex	r3, [r3]
 8003128:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800312a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800312c:	f023 0301 	bic.w	r3, r3, #1
 8003130:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	3308      	adds	r3, #8
 800313a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800313e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003142:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003144:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003146:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800314a:	e841 2300 	strex	r3, r2, [r1]
 800314e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003150:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003152:	2b00      	cmp	r3, #0
 8003154:	d1e1      	bne.n	800311a <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	3308      	adds	r3, #8
 800315c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800315e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003160:	e853 3f00 	ldrex	r3, [r3]
 8003164:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003166:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003168:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800316c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	3308      	adds	r3, #8
 8003176:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800317a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800317c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800317e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003180:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003182:	e841 2300 	strex	r3, r2, [r1]
 8003186:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003188:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800318a:	2b00      	cmp	r3, #0
 800318c:	d1e3      	bne.n	8003156 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2220      	movs	r2, #32
 8003192:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2200      	movs	r2, #0
 800319a:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80031a4:	e853 3f00 	ldrex	r3, [r3]
 80031a8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80031aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80031ac:	f023 0310 	bic.w	r3, r3, #16
 80031b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	461a      	mov	r2, r3
 80031ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80031be:	65bb      	str	r3, [r7, #88]	@ 0x58
 80031c0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031c2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80031c4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80031c6:	e841 2300 	strex	r3, r2, [r1]
 80031ca:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80031cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d1e4      	bne.n	800319c <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031d6:	4618      	mov	r0, r3
 80031d8:	f7fd ff33 	bl	8001042 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2202      	movs	r2, #2
 80031e0:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80031ee:	b29b      	uxth	r3, r3
 80031f0:	1ad3      	subs	r3, r2, r3
 80031f2:	b29b      	uxth	r3, r3
 80031f4:	4619      	mov	r1, r3
 80031f6:	6878      	ldr	r0, [r7, #4]
 80031f8:	f000 f8f4 	bl	80033e4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80031fc:	e0d5      	b.n	80033aa <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003204:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003208:	429a      	cmp	r2, r3
 800320a:	f040 80ce 	bne.w	80033aa <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f003 0320 	and.w	r3, r3, #32
 800321a:	2b20      	cmp	r3, #32
 800321c:	f040 80c5 	bne.w	80033aa <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2202      	movs	r2, #2
 8003224:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800322c:	4619      	mov	r1, r3
 800322e:	6878      	ldr	r0, [r7, #4]
 8003230:	f000 f8d8 	bl	80033e4 <HAL_UARTEx_RxEventCallback>
      return;
 8003234:	e0b9      	b.n	80033aa <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003242:	b29b      	uxth	r3, r3
 8003244:	1ad3      	subs	r3, r2, r3
 8003246:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003250:	b29b      	uxth	r3, r3
 8003252:	2b00      	cmp	r3, #0
 8003254:	f000 80ab 	beq.w	80033ae <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8003258:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800325c:	2b00      	cmp	r3, #0
 800325e:	f000 80a6 	beq.w	80033ae <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003268:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800326a:	e853 3f00 	ldrex	r3, [r3]
 800326e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003270:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003272:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003276:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	461a      	mov	r2, r3
 8003280:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003284:	647b      	str	r3, [r7, #68]	@ 0x44
 8003286:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003288:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800328a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800328c:	e841 2300 	strex	r3, r2, [r1]
 8003290:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003292:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003294:	2b00      	cmp	r3, #0
 8003296:	d1e4      	bne.n	8003262 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	3308      	adds	r3, #8
 800329e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032a2:	e853 3f00 	ldrex	r3, [r3]
 80032a6:	623b      	str	r3, [r7, #32]
   return(result);
 80032a8:	6a3b      	ldr	r3, [r7, #32]
 80032aa:	f023 0301 	bic.w	r3, r3, #1
 80032ae:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	3308      	adds	r3, #8
 80032b8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80032bc:	633a      	str	r2, [r7, #48]	@ 0x30
 80032be:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032c0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80032c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80032c4:	e841 2300 	strex	r3, r2, [r1]
 80032c8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80032ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d1e3      	bne.n	8003298 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2220      	movs	r2, #32
 80032d4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2200      	movs	r2, #0
 80032dc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2200      	movs	r2, #0
 80032e2:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032ea:	693b      	ldr	r3, [r7, #16]
 80032ec:	e853 3f00 	ldrex	r3, [r3]
 80032f0:	60fb      	str	r3, [r7, #12]
   return(result);
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	f023 0310 	bic.w	r3, r3, #16
 80032f8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	461a      	mov	r2, r3
 8003302:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003306:	61fb      	str	r3, [r7, #28]
 8003308:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800330a:	69b9      	ldr	r1, [r7, #24]
 800330c:	69fa      	ldr	r2, [r7, #28]
 800330e:	e841 2300 	strex	r3, r2, [r1]
 8003312:	617b      	str	r3, [r7, #20]
   return(result);
 8003314:	697b      	ldr	r3, [r7, #20]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d1e4      	bne.n	80032e4 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2202      	movs	r2, #2
 800331e:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003320:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003324:	4619      	mov	r1, r3
 8003326:	6878      	ldr	r0, [r7, #4]
 8003328:	f000 f85c 	bl	80033e4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800332c:	e03f      	b.n	80033ae <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800332e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003332:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003336:	2b00      	cmp	r3, #0
 8003338:	d00e      	beq.n	8003358 <HAL_UART_IRQHandler+0x5a8>
 800333a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800333e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003342:	2b00      	cmp	r3, #0
 8003344:	d008      	beq.n	8003358 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800334e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003350:	6878      	ldr	r0, [r7, #4]
 8003352:	f000 ffe9 	bl	8004328 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003356:	e02d      	b.n	80033b4 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003358:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800335c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003360:	2b00      	cmp	r3, #0
 8003362:	d00e      	beq.n	8003382 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003364:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003368:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800336c:	2b00      	cmp	r3, #0
 800336e:	d008      	beq.n	8003382 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003374:	2b00      	cmp	r3, #0
 8003376:	d01c      	beq.n	80033b2 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800337c:	6878      	ldr	r0, [r7, #4]
 800337e:	4798      	blx	r3
    }
    return;
 8003380:	e017      	b.n	80033b2 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003382:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003386:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800338a:	2b00      	cmp	r3, #0
 800338c:	d012      	beq.n	80033b4 <HAL_UART_IRQHandler+0x604>
 800338e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003392:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003396:	2b00      	cmp	r3, #0
 8003398:	d00c      	beq.n	80033b4 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 800339a:	6878      	ldr	r0, [r7, #4]
 800339c:	f000 fdde 	bl	8003f5c <UART_EndTransmit_IT>
    return;
 80033a0:	e008      	b.n	80033b4 <HAL_UART_IRQHandler+0x604>
      return;
 80033a2:	bf00      	nop
 80033a4:	e006      	b.n	80033b4 <HAL_UART_IRQHandler+0x604>
    return;
 80033a6:	bf00      	nop
 80033a8:	e004      	b.n	80033b4 <HAL_UART_IRQHandler+0x604>
      return;
 80033aa:	bf00      	nop
 80033ac:	e002      	b.n	80033b4 <HAL_UART_IRQHandler+0x604>
      return;
 80033ae:	bf00      	nop
 80033b0:	e000      	b.n	80033b4 <HAL_UART_IRQHandler+0x604>
    return;
 80033b2:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80033b4:	37e8      	adds	r7, #232	@ 0xe8
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bd80      	pop	{r7, pc}
 80033ba:	bf00      	nop

080033bc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80033bc:	b480      	push	{r7}
 80033be:	b083      	sub	sp, #12
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80033c4:	bf00      	nop
 80033c6:	370c      	adds	r7, #12
 80033c8:	46bd      	mov	sp, r7
 80033ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ce:	4770      	bx	lr

080033d0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80033d0:	b480      	push	{r7}
 80033d2:	b083      	sub	sp, #12
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80033d8:	bf00      	nop
 80033da:	370c      	adds	r7, #12
 80033dc:	46bd      	mov	sp, r7
 80033de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e2:	4770      	bx	lr

080033e4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80033e4:	b480      	push	{r7}
 80033e6:	b083      	sub	sp, #12
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
 80033ec:	460b      	mov	r3, r1
 80033ee:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80033f0:	bf00      	nop
 80033f2:	370c      	adds	r7, #12
 80033f4:	46bd      	mov	sp, r7
 80033f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fa:	4770      	bx	lr

080033fc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80033fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003400:	b08a      	sub	sp, #40	@ 0x28
 8003402:	af00      	add	r7, sp, #0
 8003404:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003406:	2300      	movs	r3, #0
 8003408:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	689a      	ldr	r2, [r3, #8]
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	691b      	ldr	r3, [r3, #16]
 8003414:	431a      	orrs	r2, r3
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	695b      	ldr	r3, [r3, #20]
 800341a:	431a      	orrs	r2, r3
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	69db      	ldr	r3, [r3, #28]
 8003420:	4313      	orrs	r3, r2
 8003422:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	681a      	ldr	r2, [r3, #0]
 800342a:	4ba4      	ldr	r3, [pc, #656]	@ (80036bc <UART_SetConfig+0x2c0>)
 800342c:	4013      	ands	r3, r2
 800342e:	68fa      	ldr	r2, [r7, #12]
 8003430:	6812      	ldr	r2, [r2, #0]
 8003432:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003434:	430b      	orrs	r3, r1
 8003436:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	68da      	ldr	r2, [r3, #12]
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	430a      	orrs	r2, r1
 800344c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	699b      	ldr	r3, [r3, #24]
 8003452:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a99      	ldr	r2, [pc, #612]	@ (80036c0 <UART_SetConfig+0x2c4>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d004      	beq.n	8003468 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	6a1b      	ldr	r3, [r3, #32]
 8003462:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003464:	4313      	orrs	r3, r2
 8003466:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003478:	430a      	orrs	r2, r1
 800347a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a90      	ldr	r2, [pc, #576]	@ (80036c4 <UART_SetConfig+0x2c8>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d126      	bne.n	80034d4 <UART_SetConfig+0xd8>
 8003486:	4b90      	ldr	r3, [pc, #576]	@ (80036c8 <UART_SetConfig+0x2cc>)
 8003488:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800348c:	f003 0303 	and.w	r3, r3, #3
 8003490:	2b03      	cmp	r3, #3
 8003492:	d81b      	bhi.n	80034cc <UART_SetConfig+0xd0>
 8003494:	a201      	add	r2, pc, #4	@ (adr r2, 800349c <UART_SetConfig+0xa0>)
 8003496:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800349a:	bf00      	nop
 800349c:	080034ad 	.word	0x080034ad
 80034a0:	080034bd 	.word	0x080034bd
 80034a4:	080034b5 	.word	0x080034b5
 80034a8:	080034c5 	.word	0x080034c5
 80034ac:	2301      	movs	r3, #1
 80034ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80034b2:	e116      	b.n	80036e2 <UART_SetConfig+0x2e6>
 80034b4:	2302      	movs	r3, #2
 80034b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80034ba:	e112      	b.n	80036e2 <UART_SetConfig+0x2e6>
 80034bc:	2304      	movs	r3, #4
 80034be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80034c2:	e10e      	b.n	80036e2 <UART_SetConfig+0x2e6>
 80034c4:	2308      	movs	r3, #8
 80034c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80034ca:	e10a      	b.n	80036e2 <UART_SetConfig+0x2e6>
 80034cc:	2310      	movs	r3, #16
 80034ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80034d2:	e106      	b.n	80036e2 <UART_SetConfig+0x2e6>
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a7c      	ldr	r2, [pc, #496]	@ (80036cc <UART_SetConfig+0x2d0>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d138      	bne.n	8003550 <UART_SetConfig+0x154>
 80034de:	4b7a      	ldr	r3, [pc, #488]	@ (80036c8 <UART_SetConfig+0x2cc>)
 80034e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034e4:	f003 030c 	and.w	r3, r3, #12
 80034e8:	2b0c      	cmp	r3, #12
 80034ea:	d82d      	bhi.n	8003548 <UART_SetConfig+0x14c>
 80034ec:	a201      	add	r2, pc, #4	@ (adr r2, 80034f4 <UART_SetConfig+0xf8>)
 80034ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034f2:	bf00      	nop
 80034f4:	08003529 	.word	0x08003529
 80034f8:	08003549 	.word	0x08003549
 80034fc:	08003549 	.word	0x08003549
 8003500:	08003549 	.word	0x08003549
 8003504:	08003539 	.word	0x08003539
 8003508:	08003549 	.word	0x08003549
 800350c:	08003549 	.word	0x08003549
 8003510:	08003549 	.word	0x08003549
 8003514:	08003531 	.word	0x08003531
 8003518:	08003549 	.word	0x08003549
 800351c:	08003549 	.word	0x08003549
 8003520:	08003549 	.word	0x08003549
 8003524:	08003541 	.word	0x08003541
 8003528:	2300      	movs	r3, #0
 800352a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800352e:	e0d8      	b.n	80036e2 <UART_SetConfig+0x2e6>
 8003530:	2302      	movs	r3, #2
 8003532:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003536:	e0d4      	b.n	80036e2 <UART_SetConfig+0x2e6>
 8003538:	2304      	movs	r3, #4
 800353a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800353e:	e0d0      	b.n	80036e2 <UART_SetConfig+0x2e6>
 8003540:	2308      	movs	r3, #8
 8003542:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003546:	e0cc      	b.n	80036e2 <UART_SetConfig+0x2e6>
 8003548:	2310      	movs	r3, #16
 800354a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800354e:	e0c8      	b.n	80036e2 <UART_SetConfig+0x2e6>
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4a5e      	ldr	r2, [pc, #376]	@ (80036d0 <UART_SetConfig+0x2d4>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d125      	bne.n	80035a6 <UART_SetConfig+0x1aa>
 800355a:	4b5b      	ldr	r3, [pc, #364]	@ (80036c8 <UART_SetConfig+0x2cc>)
 800355c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003560:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003564:	2b30      	cmp	r3, #48	@ 0x30
 8003566:	d016      	beq.n	8003596 <UART_SetConfig+0x19a>
 8003568:	2b30      	cmp	r3, #48	@ 0x30
 800356a:	d818      	bhi.n	800359e <UART_SetConfig+0x1a2>
 800356c:	2b20      	cmp	r3, #32
 800356e:	d00a      	beq.n	8003586 <UART_SetConfig+0x18a>
 8003570:	2b20      	cmp	r3, #32
 8003572:	d814      	bhi.n	800359e <UART_SetConfig+0x1a2>
 8003574:	2b00      	cmp	r3, #0
 8003576:	d002      	beq.n	800357e <UART_SetConfig+0x182>
 8003578:	2b10      	cmp	r3, #16
 800357a:	d008      	beq.n	800358e <UART_SetConfig+0x192>
 800357c:	e00f      	b.n	800359e <UART_SetConfig+0x1a2>
 800357e:	2300      	movs	r3, #0
 8003580:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003584:	e0ad      	b.n	80036e2 <UART_SetConfig+0x2e6>
 8003586:	2302      	movs	r3, #2
 8003588:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800358c:	e0a9      	b.n	80036e2 <UART_SetConfig+0x2e6>
 800358e:	2304      	movs	r3, #4
 8003590:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003594:	e0a5      	b.n	80036e2 <UART_SetConfig+0x2e6>
 8003596:	2308      	movs	r3, #8
 8003598:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800359c:	e0a1      	b.n	80036e2 <UART_SetConfig+0x2e6>
 800359e:	2310      	movs	r3, #16
 80035a0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80035a4:	e09d      	b.n	80036e2 <UART_SetConfig+0x2e6>
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	4a4a      	ldr	r2, [pc, #296]	@ (80036d4 <UART_SetConfig+0x2d8>)
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d125      	bne.n	80035fc <UART_SetConfig+0x200>
 80035b0:	4b45      	ldr	r3, [pc, #276]	@ (80036c8 <UART_SetConfig+0x2cc>)
 80035b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035b6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80035ba:	2bc0      	cmp	r3, #192	@ 0xc0
 80035bc:	d016      	beq.n	80035ec <UART_SetConfig+0x1f0>
 80035be:	2bc0      	cmp	r3, #192	@ 0xc0
 80035c0:	d818      	bhi.n	80035f4 <UART_SetConfig+0x1f8>
 80035c2:	2b80      	cmp	r3, #128	@ 0x80
 80035c4:	d00a      	beq.n	80035dc <UART_SetConfig+0x1e0>
 80035c6:	2b80      	cmp	r3, #128	@ 0x80
 80035c8:	d814      	bhi.n	80035f4 <UART_SetConfig+0x1f8>
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d002      	beq.n	80035d4 <UART_SetConfig+0x1d8>
 80035ce:	2b40      	cmp	r3, #64	@ 0x40
 80035d0:	d008      	beq.n	80035e4 <UART_SetConfig+0x1e8>
 80035d2:	e00f      	b.n	80035f4 <UART_SetConfig+0x1f8>
 80035d4:	2300      	movs	r3, #0
 80035d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80035da:	e082      	b.n	80036e2 <UART_SetConfig+0x2e6>
 80035dc:	2302      	movs	r3, #2
 80035de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80035e2:	e07e      	b.n	80036e2 <UART_SetConfig+0x2e6>
 80035e4:	2304      	movs	r3, #4
 80035e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80035ea:	e07a      	b.n	80036e2 <UART_SetConfig+0x2e6>
 80035ec:	2308      	movs	r3, #8
 80035ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80035f2:	e076      	b.n	80036e2 <UART_SetConfig+0x2e6>
 80035f4:	2310      	movs	r3, #16
 80035f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80035fa:	e072      	b.n	80036e2 <UART_SetConfig+0x2e6>
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a35      	ldr	r2, [pc, #212]	@ (80036d8 <UART_SetConfig+0x2dc>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d12a      	bne.n	800365c <UART_SetConfig+0x260>
 8003606:	4b30      	ldr	r3, [pc, #192]	@ (80036c8 <UART_SetConfig+0x2cc>)
 8003608:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800360c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003610:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003614:	d01a      	beq.n	800364c <UART_SetConfig+0x250>
 8003616:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800361a:	d81b      	bhi.n	8003654 <UART_SetConfig+0x258>
 800361c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003620:	d00c      	beq.n	800363c <UART_SetConfig+0x240>
 8003622:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003626:	d815      	bhi.n	8003654 <UART_SetConfig+0x258>
 8003628:	2b00      	cmp	r3, #0
 800362a:	d003      	beq.n	8003634 <UART_SetConfig+0x238>
 800362c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003630:	d008      	beq.n	8003644 <UART_SetConfig+0x248>
 8003632:	e00f      	b.n	8003654 <UART_SetConfig+0x258>
 8003634:	2300      	movs	r3, #0
 8003636:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800363a:	e052      	b.n	80036e2 <UART_SetConfig+0x2e6>
 800363c:	2302      	movs	r3, #2
 800363e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003642:	e04e      	b.n	80036e2 <UART_SetConfig+0x2e6>
 8003644:	2304      	movs	r3, #4
 8003646:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800364a:	e04a      	b.n	80036e2 <UART_SetConfig+0x2e6>
 800364c:	2308      	movs	r3, #8
 800364e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003652:	e046      	b.n	80036e2 <UART_SetConfig+0x2e6>
 8003654:	2310      	movs	r3, #16
 8003656:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800365a:	e042      	b.n	80036e2 <UART_SetConfig+0x2e6>
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4a17      	ldr	r2, [pc, #92]	@ (80036c0 <UART_SetConfig+0x2c4>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d13a      	bne.n	80036dc <UART_SetConfig+0x2e0>
 8003666:	4b18      	ldr	r3, [pc, #96]	@ (80036c8 <UART_SetConfig+0x2cc>)
 8003668:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800366c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003670:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003674:	d01a      	beq.n	80036ac <UART_SetConfig+0x2b0>
 8003676:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800367a:	d81b      	bhi.n	80036b4 <UART_SetConfig+0x2b8>
 800367c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003680:	d00c      	beq.n	800369c <UART_SetConfig+0x2a0>
 8003682:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003686:	d815      	bhi.n	80036b4 <UART_SetConfig+0x2b8>
 8003688:	2b00      	cmp	r3, #0
 800368a:	d003      	beq.n	8003694 <UART_SetConfig+0x298>
 800368c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003690:	d008      	beq.n	80036a4 <UART_SetConfig+0x2a8>
 8003692:	e00f      	b.n	80036b4 <UART_SetConfig+0x2b8>
 8003694:	2300      	movs	r3, #0
 8003696:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800369a:	e022      	b.n	80036e2 <UART_SetConfig+0x2e6>
 800369c:	2302      	movs	r3, #2
 800369e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80036a2:	e01e      	b.n	80036e2 <UART_SetConfig+0x2e6>
 80036a4:	2304      	movs	r3, #4
 80036a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80036aa:	e01a      	b.n	80036e2 <UART_SetConfig+0x2e6>
 80036ac:	2308      	movs	r3, #8
 80036ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80036b2:	e016      	b.n	80036e2 <UART_SetConfig+0x2e6>
 80036b4:	2310      	movs	r3, #16
 80036b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80036ba:	e012      	b.n	80036e2 <UART_SetConfig+0x2e6>
 80036bc:	efff69f3 	.word	0xefff69f3
 80036c0:	40008000 	.word	0x40008000
 80036c4:	40013800 	.word	0x40013800
 80036c8:	40021000 	.word	0x40021000
 80036cc:	40004400 	.word	0x40004400
 80036d0:	40004800 	.word	0x40004800
 80036d4:	40004c00 	.word	0x40004c00
 80036d8:	40005000 	.word	0x40005000
 80036dc:	2310      	movs	r3, #16
 80036de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4a9f      	ldr	r2, [pc, #636]	@ (8003964 <UART_SetConfig+0x568>)
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d17a      	bne.n	80037e2 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80036ec:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80036f0:	2b08      	cmp	r3, #8
 80036f2:	d824      	bhi.n	800373e <UART_SetConfig+0x342>
 80036f4:	a201      	add	r2, pc, #4	@ (adr r2, 80036fc <UART_SetConfig+0x300>)
 80036f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036fa:	bf00      	nop
 80036fc:	08003721 	.word	0x08003721
 8003700:	0800373f 	.word	0x0800373f
 8003704:	08003729 	.word	0x08003729
 8003708:	0800373f 	.word	0x0800373f
 800370c:	0800372f 	.word	0x0800372f
 8003710:	0800373f 	.word	0x0800373f
 8003714:	0800373f 	.word	0x0800373f
 8003718:	0800373f 	.word	0x0800373f
 800371c:	08003737 	.word	0x08003737
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003720:	f7fe fcda 	bl	80020d8 <HAL_RCC_GetPCLK1Freq>
 8003724:	61f8      	str	r0, [r7, #28]
        break;
 8003726:	e010      	b.n	800374a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003728:	4b8f      	ldr	r3, [pc, #572]	@ (8003968 <UART_SetConfig+0x56c>)
 800372a:	61fb      	str	r3, [r7, #28]
        break;
 800372c:	e00d      	b.n	800374a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800372e:	f7fe fc3b 	bl	8001fa8 <HAL_RCC_GetSysClockFreq>
 8003732:	61f8      	str	r0, [r7, #28]
        break;
 8003734:	e009      	b.n	800374a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003736:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800373a:	61fb      	str	r3, [r7, #28]
        break;
 800373c:	e005      	b.n	800374a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800373e:	2300      	movs	r3, #0
 8003740:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003742:	2301      	movs	r3, #1
 8003744:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003748:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800374a:	69fb      	ldr	r3, [r7, #28]
 800374c:	2b00      	cmp	r3, #0
 800374e:	f000 80fb 	beq.w	8003948 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	685a      	ldr	r2, [r3, #4]
 8003756:	4613      	mov	r3, r2
 8003758:	005b      	lsls	r3, r3, #1
 800375a:	4413      	add	r3, r2
 800375c:	69fa      	ldr	r2, [r7, #28]
 800375e:	429a      	cmp	r2, r3
 8003760:	d305      	bcc.n	800376e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	685b      	ldr	r3, [r3, #4]
 8003766:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003768:	69fa      	ldr	r2, [r7, #28]
 800376a:	429a      	cmp	r2, r3
 800376c:	d903      	bls.n	8003776 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800376e:	2301      	movs	r3, #1
 8003770:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003774:	e0e8      	b.n	8003948 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003776:	69fb      	ldr	r3, [r7, #28]
 8003778:	2200      	movs	r2, #0
 800377a:	461c      	mov	r4, r3
 800377c:	4615      	mov	r5, r2
 800377e:	f04f 0200 	mov.w	r2, #0
 8003782:	f04f 0300 	mov.w	r3, #0
 8003786:	022b      	lsls	r3, r5, #8
 8003788:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800378c:	0222      	lsls	r2, r4, #8
 800378e:	68f9      	ldr	r1, [r7, #12]
 8003790:	6849      	ldr	r1, [r1, #4]
 8003792:	0849      	lsrs	r1, r1, #1
 8003794:	2000      	movs	r0, #0
 8003796:	4688      	mov	r8, r1
 8003798:	4681      	mov	r9, r0
 800379a:	eb12 0a08 	adds.w	sl, r2, r8
 800379e:	eb43 0b09 	adc.w	fp, r3, r9
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	2200      	movs	r2, #0
 80037a8:	603b      	str	r3, [r7, #0]
 80037aa:	607a      	str	r2, [r7, #4]
 80037ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80037b0:	4650      	mov	r0, sl
 80037b2:	4659      	mov	r1, fp
 80037b4:	f7fc fd64 	bl	8000280 <__aeabi_uldivmod>
 80037b8:	4602      	mov	r2, r0
 80037ba:	460b      	mov	r3, r1
 80037bc:	4613      	mov	r3, r2
 80037be:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80037c0:	69bb      	ldr	r3, [r7, #24]
 80037c2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80037c6:	d308      	bcc.n	80037da <UART_SetConfig+0x3de>
 80037c8:	69bb      	ldr	r3, [r7, #24]
 80037ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80037ce:	d204      	bcs.n	80037da <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	69ba      	ldr	r2, [r7, #24]
 80037d6:	60da      	str	r2, [r3, #12]
 80037d8:	e0b6      	b.n	8003948 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80037da:	2301      	movs	r3, #1
 80037dc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80037e0:	e0b2      	b.n	8003948 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	69db      	ldr	r3, [r3, #28]
 80037e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80037ea:	d15e      	bne.n	80038aa <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80037ec:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80037f0:	2b08      	cmp	r3, #8
 80037f2:	d828      	bhi.n	8003846 <UART_SetConfig+0x44a>
 80037f4:	a201      	add	r2, pc, #4	@ (adr r2, 80037fc <UART_SetConfig+0x400>)
 80037f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037fa:	bf00      	nop
 80037fc:	08003821 	.word	0x08003821
 8003800:	08003829 	.word	0x08003829
 8003804:	08003831 	.word	0x08003831
 8003808:	08003847 	.word	0x08003847
 800380c:	08003837 	.word	0x08003837
 8003810:	08003847 	.word	0x08003847
 8003814:	08003847 	.word	0x08003847
 8003818:	08003847 	.word	0x08003847
 800381c:	0800383f 	.word	0x0800383f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003820:	f7fe fc5a 	bl	80020d8 <HAL_RCC_GetPCLK1Freq>
 8003824:	61f8      	str	r0, [r7, #28]
        break;
 8003826:	e014      	b.n	8003852 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003828:	f7fe fc6c 	bl	8002104 <HAL_RCC_GetPCLK2Freq>
 800382c:	61f8      	str	r0, [r7, #28]
        break;
 800382e:	e010      	b.n	8003852 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003830:	4b4d      	ldr	r3, [pc, #308]	@ (8003968 <UART_SetConfig+0x56c>)
 8003832:	61fb      	str	r3, [r7, #28]
        break;
 8003834:	e00d      	b.n	8003852 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003836:	f7fe fbb7 	bl	8001fa8 <HAL_RCC_GetSysClockFreq>
 800383a:	61f8      	str	r0, [r7, #28]
        break;
 800383c:	e009      	b.n	8003852 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800383e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003842:	61fb      	str	r3, [r7, #28]
        break;
 8003844:	e005      	b.n	8003852 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8003846:	2300      	movs	r3, #0
 8003848:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800384a:	2301      	movs	r3, #1
 800384c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003850:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003852:	69fb      	ldr	r3, [r7, #28]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d077      	beq.n	8003948 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003858:	69fb      	ldr	r3, [r7, #28]
 800385a:	005a      	lsls	r2, r3, #1
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	085b      	lsrs	r3, r3, #1
 8003862:	441a      	add	r2, r3
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	fbb2 f3f3 	udiv	r3, r2, r3
 800386c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800386e:	69bb      	ldr	r3, [r7, #24]
 8003870:	2b0f      	cmp	r3, #15
 8003872:	d916      	bls.n	80038a2 <UART_SetConfig+0x4a6>
 8003874:	69bb      	ldr	r3, [r7, #24]
 8003876:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800387a:	d212      	bcs.n	80038a2 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800387c:	69bb      	ldr	r3, [r7, #24]
 800387e:	b29b      	uxth	r3, r3
 8003880:	f023 030f 	bic.w	r3, r3, #15
 8003884:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003886:	69bb      	ldr	r3, [r7, #24]
 8003888:	085b      	lsrs	r3, r3, #1
 800388a:	b29b      	uxth	r3, r3
 800388c:	f003 0307 	and.w	r3, r3, #7
 8003890:	b29a      	uxth	r2, r3
 8003892:	8afb      	ldrh	r3, [r7, #22]
 8003894:	4313      	orrs	r3, r2
 8003896:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	8afa      	ldrh	r2, [r7, #22]
 800389e:	60da      	str	r2, [r3, #12]
 80038a0:	e052      	b.n	8003948 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80038a8:	e04e      	b.n	8003948 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80038aa:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80038ae:	2b08      	cmp	r3, #8
 80038b0:	d827      	bhi.n	8003902 <UART_SetConfig+0x506>
 80038b2:	a201      	add	r2, pc, #4	@ (adr r2, 80038b8 <UART_SetConfig+0x4bc>)
 80038b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038b8:	080038dd 	.word	0x080038dd
 80038bc:	080038e5 	.word	0x080038e5
 80038c0:	080038ed 	.word	0x080038ed
 80038c4:	08003903 	.word	0x08003903
 80038c8:	080038f3 	.word	0x080038f3
 80038cc:	08003903 	.word	0x08003903
 80038d0:	08003903 	.word	0x08003903
 80038d4:	08003903 	.word	0x08003903
 80038d8:	080038fb 	.word	0x080038fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80038dc:	f7fe fbfc 	bl	80020d8 <HAL_RCC_GetPCLK1Freq>
 80038e0:	61f8      	str	r0, [r7, #28]
        break;
 80038e2:	e014      	b.n	800390e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80038e4:	f7fe fc0e 	bl	8002104 <HAL_RCC_GetPCLK2Freq>
 80038e8:	61f8      	str	r0, [r7, #28]
        break;
 80038ea:	e010      	b.n	800390e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80038ec:	4b1e      	ldr	r3, [pc, #120]	@ (8003968 <UART_SetConfig+0x56c>)
 80038ee:	61fb      	str	r3, [r7, #28]
        break;
 80038f0:	e00d      	b.n	800390e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80038f2:	f7fe fb59 	bl	8001fa8 <HAL_RCC_GetSysClockFreq>
 80038f6:	61f8      	str	r0, [r7, #28]
        break;
 80038f8:	e009      	b.n	800390e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80038fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80038fe:	61fb      	str	r3, [r7, #28]
        break;
 8003900:	e005      	b.n	800390e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8003902:	2300      	movs	r3, #0
 8003904:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003906:	2301      	movs	r3, #1
 8003908:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800390c:	bf00      	nop
    }

    if (pclk != 0U)
 800390e:	69fb      	ldr	r3, [r7, #28]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d019      	beq.n	8003948 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	085a      	lsrs	r2, r3, #1
 800391a:	69fb      	ldr	r3, [r7, #28]
 800391c:	441a      	add	r2, r3
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	fbb2 f3f3 	udiv	r3, r2, r3
 8003926:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003928:	69bb      	ldr	r3, [r7, #24]
 800392a:	2b0f      	cmp	r3, #15
 800392c:	d909      	bls.n	8003942 <UART_SetConfig+0x546>
 800392e:	69bb      	ldr	r3, [r7, #24]
 8003930:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003934:	d205      	bcs.n	8003942 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003936:	69bb      	ldr	r3, [r7, #24]
 8003938:	b29a      	uxth	r2, r3
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	60da      	str	r2, [r3, #12]
 8003940:	e002      	b.n	8003948 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003942:	2301      	movs	r3, #1
 8003944:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	2200      	movs	r2, #0
 800394c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	2200      	movs	r2, #0
 8003952:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003954:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8003958:	4618      	mov	r0, r3
 800395a:	3728      	adds	r7, #40	@ 0x28
 800395c:	46bd      	mov	sp, r7
 800395e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003962:	bf00      	nop
 8003964:	40008000 	.word	0x40008000
 8003968:	00f42400 	.word	0x00f42400

0800396c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800396c:	b480      	push	{r7}
 800396e:	b083      	sub	sp, #12
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003978:	f003 0308 	and.w	r3, r3, #8
 800397c:	2b00      	cmp	r3, #0
 800397e:	d00a      	beq.n	8003996 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	685b      	ldr	r3, [r3, #4]
 8003986:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	430a      	orrs	r2, r1
 8003994:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800399a:	f003 0301 	and.w	r3, r3, #1
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d00a      	beq.n	80039b8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	430a      	orrs	r2, r1
 80039b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039bc:	f003 0302 	and.w	r3, r3, #2
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d00a      	beq.n	80039da <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	430a      	orrs	r2, r1
 80039d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039de:	f003 0304 	and.w	r3, r3, #4
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d00a      	beq.n	80039fc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	685b      	ldr	r3, [r3, #4]
 80039ec:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	430a      	orrs	r2, r1
 80039fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a00:	f003 0310 	and.w	r3, r3, #16
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d00a      	beq.n	8003a1e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	689b      	ldr	r3, [r3, #8]
 8003a0e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	430a      	orrs	r2, r1
 8003a1c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a22:	f003 0320 	and.w	r3, r3, #32
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d00a      	beq.n	8003a40 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	689b      	ldr	r3, [r3, #8]
 8003a30:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	430a      	orrs	r2, r1
 8003a3e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d01a      	beq.n	8003a82 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	685b      	ldr	r3, [r3, #4]
 8003a52:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	430a      	orrs	r2, r1
 8003a60:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a66:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003a6a:	d10a      	bne.n	8003a82 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	430a      	orrs	r2, r1
 8003a80:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d00a      	beq.n	8003aa4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	430a      	orrs	r2, r1
 8003aa2:	605a      	str	r2, [r3, #4]
  }
}
 8003aa4:	bf00      	nop
 8003aa6:	370c      	adds	r7, #12
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aae:	4770      	bx	lr

08003ab0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b098      	sub	sp, #96	@ 0x60
 8003ab4:	af02      	add	r7, sp, #8
 8003ab6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2200      	movs	r2, #0
 8003abc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003ac0:	f7fd f9a2 	bl	8000e08 <HAL_GetTick>
 8003ac4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f003 0308 	and.w	r3, r3, #8
 8003ad0:	2b08      	cmp	r3, #8
 8003ad2:	d12e      	bne.n	8003b32 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ad4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003ad8:	9300      	str	r3, [sp, #0]
 8003ada:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003adc:	2200      	movs	r2, #0
 8003ade:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003ae2:	6878      	ldr	r0, [r7, #4]
 8003ae4:	f000 f88c 	bl	8003c00 <UART_WaitOnFlagUntilTimeout>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d021      	beq.n	8003b32 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003af4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003af6:	e853 3f00 	ldrex	r3, [r3]
 8003afa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003afc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003afe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003b02:	653b      	str	r3, [r7, #80]	@ 0x50
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	461a      	mov	r2, r3
 8003b0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003b0c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b0e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b10:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003b12:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003b14:	e841 2300 	strex	r3, r2, [r1]
 8003b18:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003b1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d1e6      	bne.n	8003aee <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2220      	movs	r2, #32
 8003b24:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2200      	movs	r2, #0
 8003b2a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003b2e:	2303      	movs	r3, #3
 8003b30:	e062      	b.n	8003bf8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f003 0304 	and.w	r3, r3, #4
 8003b3c:	2b04      	cmp	r3, #4
 8003b3e:	d149      	bne.n	8003bd4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003b40:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003b44:	9300      	str	r3, [sp, #0]
 8003b46:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b48:	2200      	movs	r2, #0
 8003b4a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003b4e:	6878      	ldr	r0, [r7, #4]
 8003b50:	f000 f856 	bl	8003c00 <UART_WaitOnFlagUntilTimeout>
 8003b54:	4603      	mov	r3, r0
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d03c      	beq.n	8003bd4 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b62:	e853 3f00 	ldrex	r3, [r3]
 8003b66:	623b      	str	r3, [r7, #32]
   return(result);
 8003b68:	6a3b      	ldr	r3, [r7, #32]
 8003b6a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003b6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	461a      	mov	r2, r3
 8003b76:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003b78:	633b      	str	r3, [r7, #48]	@ 0x30
 8003b7a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b7c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003b7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b80:	e841 2300 	strex	r3, r2, [r1]
 8003b84:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003b86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d1e6      	bne.n	8003b5a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	3308      	adds	r3, #8
 8003b92:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b94:	693b      	ldr	r3, [r7, #16]
 8003b96:	e853 3f00 	ldrex	r3, [r3]
 8003b9a:	60fb      	str	r3, [r7, #12]
   return(result);
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	f023 0301 	bic.w	r3, r3, #1
 8003ba2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	3308      	adds	r3, #8
 8003baa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003bac:	61fa      	str	r2, [r7, #28]
 8003bae:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bb0:	69b9      	ldr	r1, [r7, #24]
 8003bb2:	69fa      	ldr	r2, [r7, #28]
 8003bb4:	e841 2300 	strex	r3, r2, [r1]
 8003bb8:	617b      	str	r3, [r7, #20]
   return(result);
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d1e5      	bne.n	8003b8c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2220      	movs	r2, #32
 8003bc4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2200      	movs	r2, #0
 8003bcc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003bd0:	2303      	movs	r3, #3
 8003bd2:	e011      	b.n	8003bf8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2220      	movs	r2, #32
 8003bd8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2220      	movs	r2, #32
 8003bde:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2200      	movs	r2, #0
 8003be6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2200      	movs	r2, #0
 8003bec:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8003bf6:	2300      	movs	r3, #0
}
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	3758      	adds	r7, #88	@ 0x58
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	bd80      	pop	{r7, pc}

08003c00 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b084      	sub	sp, #16
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	60f8      	str	r0, [r7, #12]
 8003c08:	60b9      	str	r1, [r7, #8]
 8003c0a:	603b      	str	r3, [r7, #0]
 8003c0c:	4613      	mov	r3, r2
 8003c0e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c10:	e04f      	b.n	8003cb2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c12:	69bb      	ldr	r3, [r7, #24]
 8003c14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c18:	d04b      	beq.n	8003cb2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c1a:	f7fd f8f5 	bl	8000e08 <HAL_GetTick>
 8003c1e:	4602      	mov	r2, r0
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	1ad3      	subs	r3, r2, r3
 8003c24:	69ba      	ldr	r2, [r7, #24]
 8003c26:	429a      	cmp	r2, r3
 8003c28:	d302      	bcc.n	8003c30 <UART_WaitOnFlagUntilTimeout+0x30>
 8003c2a:	69bb      	ldr	r3, [r7, #24]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d101      	bne.n	8003c34 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003c30:	2303      	movs	r3, #3
 8003c32:	e04e      	b.n	8003cd2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f003 0304 	and.w	r3, r3, #4
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d037      	beq.n	8003cb2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003c42:	68bb      	ldr	r3, [r7, #8]
 8003c44:	2b80      	cmp	r3, #128	@ 0x80
 8003c46:	d034      	beq.n	8003cb2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003c48:	68bb      	ldr	r3, [r7, #8]
 8003c4a:	2b40      	cmp	r3, #64	@ 0x40
 8003c4c:	d031      	beq.n	8003cb2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	69db      	ldr	r3, [r3, #28]
 8003c54:	f003 0308 	and.w	r3, r3, #8
 8003c58:	2b08      	cmp	r3, #8
 8003c5a:	d110      	bne.n	8003c7e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	2208      	movs	r2, #8
 8003c62:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003c64:	68f8      	ldr	r0, [r7, #12]
 8003c66:	f000 f8ff 	bl	8003e68 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	2208      	movs	r2, #8
 8003c6e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	2200      	movs	r2, #0
 8003c76:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	e029      	b.n	8003cd2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	69db      	ldr	r3, [r3, #28]
 8003c84:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c88:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c8c:	d111      	bne.n	8003cb2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003c96:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003c98:	68f8      	ldr	r0, [r7, #12]
 8003c9a:	f000 f8e5 	bl	8003e68 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	2220      	movs	r2, #32
 8003ca2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8003cae:	2303      	movs	r3, #3
 8003cb0:	e00f      	b.n	8003cd2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	69da      	ldr	r2, [r3, #28]
 8003cb8:	68bb      	ldr	r3, [r7, #8]
 8003cba:	4013      	ands	r3, r2
 8003cbc:	68ba      	ldr	r2, [r7, #8]
 8003cbe:	429a      	cmp	r2, r3
 8003cc0:	bf0c      	ite	eq
 8003cc2:	2301      	moveq	r3, #1
 8003cc4:	2300      	movne	r3, #0
 8003cc6:	b2db      	uxtb	r3, r3
 8003cc8:	461a      	mov	r2, r3
 8003cca:	79fb      	ldrb	r3, [r7, #7]
 8003ccc:	429a      	cmp	r2, r3
 8003cce:	d0a0      	beq.n	8003c12 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003cd0:	2300      	movs	r3, #0
}
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	3710      	adds	r7, #16
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bd80      	pop	{r7, pc}
	...

08003cdc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b097      	sub	sp, #92	@ 0x5c
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	60f8      	str	r0, [r7, #12]
 8003ce4:	60b9      	str	r1, [r7, #8]
 8003ce6:	4613      	mov	r3, r2
 8003ce8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	68ba      	ldr	r2, [r7, #8]
 8003cee:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	88fa      	ldrh	r2, [r7, #6]
 8003cf4:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	88fa      	ldrh	r2, [r7, #6]
 8003cfc:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	2200      	movs	r2, #0
 8003d04:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	689b      	ldr	r3, [r3, #8]
 8003d0a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d0e:	d10e      	bne.n	8003d2e <UART_Start_Receive_IT+0x52>
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	691b      	ldr	r3, [r3, #16]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d105      	bne.n	8003d24 <UART_Start_Receive_IT+0x48>
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8003d1e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003d22:	e02d      	b.n	8003d80 <UART_Start_Receive_IT+0xa4>
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	22ff      	movs	r2, #255	@ 0xff
 8003d28:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003d2c:	e028      	b.n	8003d80 <UART_Start_Receive_IT+0xa4>
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	689b      	ldr	r3, [r3, #8]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d10d      	bne.n	8003d52 <UART_Start_Receive_IT+0x76>
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	691b      	ldr	r3, [r3, #16]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d104      	bne.n	8003d48 <UART_Start_Receive_IT+0x6c>
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	22ff      	movs	r2, #255	@ 0xff
 8003d42:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003d46:	e01b      	b.n	8003d80 <UART_Start_Receive_IT+0xa4>
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	227f      	movs	r2, #127	@ 0x7f
 8003d4c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003d50:	e016      	b.n	8003d80 <UART_Start_Receive_IT+0xa4>
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	689b      	ldr	r3, [r3, #8]
 8003d56:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003d5a:	d10d      	bne.n	8003d78 <UART_Start_Receive_IT+0x9c>
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	691b      	ldr	r3, [r3, #16]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d104      	bne.n	8003d6e <UART_Start_Receive_IT+0x92>
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	227f      	movs	r2, #127	@ 0x7f
 8003d68:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003d6c:	e008      	b.n	8003d80 <UART_Start_Receive_IT+0xa4>
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	223f      	movs	r2, #63	@ 0x3f
 8003d72:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003d76:	e003      	b.n	8003d80 <UART_Start_Receive_IT+0xa4>
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	2200      	movs	r2, #0
 8003d84:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	2222      	movs	r2, #34	@ 0x22
 8003d8c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	3308      	adds	r3, #8
 8003d96:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d9a:	e853 3f00 	ldrex	r3, [r3]
 8003d9e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003da0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003da2:	f043 0301 	orr.w	r3, r3, #1
 8003da6:	657b      	str	r3, [r7, #84]	@ 0x54
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	3308      	adds	r3, #8
 8003dae:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003db0:	64ba      	str	r2, [r7, #72]	@ 0x48
 8003db2:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003db4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8003db6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003db8:	e841 2300 	strex	r3, r2, [r1]
 8003dbc:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8003dbe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d1e5      	bne.n	8003d90 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	689b      	ldr	r3, [r3, #8]
 8003dc8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003dcc:	d107      	bne.n	8003dde <UART_Start_Receive_IT+0x102>
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	691b      	ldr	r3, [r3, #16]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d103      	bne.n	8003dde <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	4a21      	ldr	r2, [pc, #132]	@ (8003e60 <UART_Start_Receive_IT+0x184>)
 8003dda:	669a      	str	r2, [r3, #104]	@ 0x68
 8003ddc:	e002      	b.n	8003de4 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	4a20      	ldr	r2, [pc, #128]	@ (8003e64 <UART_Start_Receive_IT+0x188>)
 8003de2:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	691b      	ldr	r3, [r3, #16]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d019      	beq.n	8003e20 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003df2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003df4:	e853 3f00 	ldrex	r3, [r3]
 8003df8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dfc:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8003e00:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	461a      	mov	r2, r3
 8003e08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003e0a:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e0c:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e0e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003e10:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003e12:	e841 2300 	strex	r3, r2, [r1]
 8003e16:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8003e18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d1e6      	bne.n	8003dec <UART_Start_Receive_IT+0x110>
 8003e1e:	e018      	b.n	8003e52 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e26:	697b      	ldr	r3, [r7, #20]
 8003e28:	e853 3f00 	ldrex	r3, [r3]
 8003e2c:	613b      	str	r3, [r7, #16]
   return(result);
 8003e2e:	693b      	ldr	r3, [r7, #16]
 8003e30:	f043 0320 	orr.w	r3, r3, #32
 8003e34:	653b      	str	r3, [r7, #80]	@ 0x50
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	461a      	mov	r2, r3
 8003e3c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003e3e:	623b      	str	r3, [r7, #32]
 8003e40:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e42:	69f9      	ldr	r1, [r7, #28]
 8003e44:	6a3a      	ldr	r2, [r7, #32]
 8003e46:	e841 2300 	strex	r3, r2, [r1]
 8003e4a:	61bb      	str	r3, [r7, #24]
   return(result);
 8003e4c:	69bb      	ldr	r3, [r7, #24]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d1e6      	bne.n	8003e20 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8003e52:	2300      	movs	r3, #0
}
 8003e54:	4618      	mov	r0, r3
 8003e56:	375c      	adds	r7, #92	@ 0x5c
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5e:	4770      	bx	lr
 8003e60:	0800416d 	.word	0x0800416d
 8003e64:	08003fb1 	.word	0x08003fb1

08003e68 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003e68:	b480      	push	{r7}
 8003e6a:	b095      	sub	sp, #84	@ 0x54
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e78:	e853 3f00 	ldrex	r3, [r3]
 8003e7c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003e7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e80:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003e84:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	461a      	mov	r2, r3
 8003e8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003e8e:	643b      	str	r3, [r7, #64]	@ 0x40
 8003e90:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e92:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003e94:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003e96:	e841 2300 	strex	r3, r2, [r1]
 8003e9a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003e9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d1e6      	bne.n	8003e70 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	3308      	adds	r3, #8
 8003ea8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eaa:	6a3b      	ldr	r3, [r7, #32]
 8003eac:	e853 3f00 	ldrex	r3, [r3]
 8003eb0:	61fb      	str	r3, [r7, #28]
   return(result);
 8003eb2:	69fb      	ldr	r3, [r7, #28]
 8003eb4:	f023 0301 	bic.w	r3, r3, #1
 8003eb8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	3308      	adds	r3, #8
 8003ec0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003ec2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003ec4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ec6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ec8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003eca:	e841 2300 	strex	r3, r2, [r1]
 8003ece:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d1e5      	bne.n	8003ea2 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003eda:	2b01      	cmp	r3, #1
 8003edc:	d118      	bne.n	8003f10 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	e853 3f00 	ldrex	r3, [r3]
 8003eea:	60bb      	str	r3, [r7, #8]
   return(result);
 8003eec:	68bb      	ldr	r3, [r7, #8]
 8003eee:	f023 0310 	bic.w	r3, r3, #16
 8003ef2:	647b      	str	r3, [r7, #68]	@ 0x44
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	461a      	mov	r2, r3
 8003efa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003efc:	61bb      	str	r3, [r7, #24]
 8003efe:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f00:	6979      	ldr	r1, [r7, #20]
 8003f02:	69ba      	ldr	r2, [r7, #24]
 8003f04:	e841 2300 	strex	r3, r2, [r1]
 8003f08:	613b      	str	r3, [r7, #16]
   return(result);
 8003f0a:	693b      	ldr	r3, [r7, #16]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d1e6      	bne.n	8003ede <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2220      	movs	r2, #32
 8003f14:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	2200      	movs	r2, #0
 8003f22:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003f24:	bf00      	nop
 8003f26:	3754      	adds	r7, #84	@ 0x54
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2e:	4770      	bx	lr

08003f30 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b084      	sub	sp, #16
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f3c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	2200      	movs	r2, #0
 8003f42:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003f4e:	68f8      	ldr	r0, [r7, #12]
 8003f50:	f7ff fa3e 	bl	80033d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003f54:	bf00      	nop
 8003f56:	3710      	adds	r7, #16
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	bd80      	pop	{r7, pc}

08003f5c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b088      	sub	sp, #32
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	e853 3f00 	ldrex	r3, [r3]
 8003f70:	60bb      	str	r3, [r7, #8]
   return(result);
 8003f72:	68bb      	ldr	r3, [r7, #8]
 8003f74:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003f78:	61fb      	str	r3, [r7, #28]
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	461a      	mov	r2, r3
 8003f80:	69fb      	ldr	r3, [r7, #28]
 8003f82:	61bb      	str	r3, [r7, #24]
 8003f84:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f86:	6979      	ldr	r1, [r7, #20]
 8003f88:	69ba      	ldr	r2, [r7, #24]
 8003f8a:	e841 2300 	strex	r3, r2, [r1]
 8003f8e:	613b      	str	r3, [r7, #16]
   return(result);
 8003f90:	693b      	ldr	r3, [r7, #16]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d1e6      	bne.n	8003f64 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2220      	movs	r2, #32
 8003f9a:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003fa2:	6878      	ldr	r0, [r7, #4]
 8003fa4:	f7ff fa0a 	bl	80033bc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003fa8:	bf00      	nop
 8003faa:	3720      	adds	r7, #32
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bd80      	pop	{r7, pc}

08003fb0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b09c      	sub	sp, #112	@ 0x70
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003fbe:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003fc8:	2b22      	cmp	r3, #34	@ 0x22
 8003fca:	f040 80be 	bne.w	800414a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8003fd4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003fd8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8003fdc:	b2d9      	uxtb	r1, r3
 8003fde:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8003fe2:	b2da      	uxtb	r2, r3
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fe8:	400a      	ands	r2, r1
 8003fea:	b2d2      	uxtb	r2, r2
 8003fec:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ff2:	1c5a      	adds	r2, r3, #1
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003ffe:	b29b      	uxth	r3, r3
 8004000:	3b01      	subs	r3, #1
 8004002:	b29a      	uxth	r2, r3
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004010:	b29b      	uxth	r3, r3
 8004012:	2b00      	cmp	r3, #0
 8004014:	f040 80a3 	bne.w	800415e <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800401e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004020:	e853 3f00 	ldrex	r3, [r3]
 8004024:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004026:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004028:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800402c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	461a      	mov	r2, r3
 8004034:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004036:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004038:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800403a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800403c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800403e:	e841 2300 	strex	r3, r2, [r1]
 8004042:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004044:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004046:	2b00      	cmp	r3, #0
 8004048:	d1e6      	bne.n	8004018 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	3308      	adds	r3, #8
 8004050:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004052:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004054:	e853 3f00 	ldrex	r3, [r3]
 8004058:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800405a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800405c:	f023 0301 	bic.w	r3, r3, #1
 8004060:	667b      	str	r3, [r7, #100]	@ 0x64
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	3308      	adds	r3, #8
 8004068:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800406a:	647a      	str	r2, [r7, #68]	@ 0x44
 800406c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800406e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004070:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004072:	e841 2300 	strex	r3, r2, [r1]
 8004076:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004078:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800407a:	2b00      	cmp	r3, #0
 800407c:	d1e5      	bne.n	800404a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2220      	movs	r2, #32
 8004082:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2200      	movs	r2, #0
 800408a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2200      	movs	r2, #0
 8004090:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a34      	ldr	r2, [pc, #208]	@ (8004168 <UART_RxISR_8BIT+0x1b8>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d01f      	beq.n	80040dc <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d018      	beq.n	80040dc <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040b2:	e853 3f00 	ldrex	r3, [r3]
 80040b6:	623b      	str	r3, [r7, #32]
   return(result);
 80040b8:	6a3b      	ldr	r3, [r7, #32]
 80040ba:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80040be:	663b      	str	r3, [r7, #96]	@ 0x60
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	461a      	mov	r2, r3
 80040c6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80040c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80040ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040cc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80040ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80040d0:	e841 2300 	strex	r3, r2, [r1]
 80040d4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80040d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d1e6      	bne.n	80040aa <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040e0:	2b01      	cmp	r3, #1
 80040e2:	d12e      	bne.n	8004142 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2200      	movs	r2, #0
 80040e8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040f0:	693b      	ldr	r3, [r7, #16]
 80040f2:	e853 3f00 	ldrex	r3, [r3]
 80040f6:	60fb      	str	r3, [r7, #12]
   return(result);
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	f023 0310 	bic.w	r3, r3, #16
 80040fe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	461a      	mov	r2, r3
 8004106:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004108:	61fb      	str	r3, [r7, #28]
 800410a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800410c:	69b9      	ldr	r1, [r7, #24]
 800410e:	69fa      	ldr	r2, [r7, #28]
 8004110:	e841 2300 	strex	r3, r2, [r1]
 8004114:	617b      	str	r3, [r7, #20]
   return(result);
 8004116:	697b      	ldr	r3, [r7, #20]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d1e6      	bne.n	80040ea <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	69db      	ldr	r3, [r3, #28]
 8004122:	f003 0310 	and.w	r3, r3, #16
 8004126:	2b10      	cmp	r3, #16
 8004128:	d103      	bne.n	8004132 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	2210      	movs	r2, #16
 8004130:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004138:	4619      	mov	r1, r3
 800413a:	6878      	ldr	r0, [r7, #4]
 800413c:	f7ff f952 	bl	80033e4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004140:	e00d      	b.n	800415e <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8004142:	6878      	ldr	r0, [r7, #4]
 8004144:	f7fc fc84 	bl	8000a50 <HAL_UART_RxCpltCallback>
}
 8004148:	e009      	b.n	800415e <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	8b1b      	ldrh	r3, [r3, #24]
 8004150:	b29a      	uxth	r2, r3
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f042 0208 	orr.w	r2, r2, #8
 800415a:	b292      	uxth	r2, r2
 800415c:	831a      	strh	r2, [r3, #24]
}
 800415e:	bf00      	nop
 8004160:	3770      	adds	r7, #112	@ 0x70
 8004162:	46bd      	mov	sp, r7
 8004164:	bd80      	pop	{r7, pc}
 8004166:	bf00      	nop
 8004168:	40008000 	.word	0x40008000

0800416c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b09c      	sub	sp, #112	@ 0x70
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800417a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004184:	2b22      	cmp	r3, #34	@ 0x22
 8004186:	f040 80be 	bne.w	8004306 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004190:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004198:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800419a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800419e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80041a2:	4013      	ands	r3, r2
 80041a4:	b29a      	uxth	r2, r3
 80041a6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80041a8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041ae:	1c9a      	adds	r2, r3, #2
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80041ba:	b29b      	uxth	r3, r3
 80041bc:	3b01      	subs	r3, #1
 80041be:	b29a      	uxth	r2, r3
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80041cc:	b29b      	uxth	r3, r3
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	f040 80a3 	bne.w	800431a <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80041dc:	e853 3f00 	ldrex	r3, [r3]
 80041e0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80041e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80041e4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80041e8:	667b      	str	r3, [r7, #100]	@ 0x64
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	461a      	mov	r2, r3
 80041f0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80041f2:	657b      	str	r3, [r7, #84]	@ 0x54
 80041f4:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041f6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80041f8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80041fa:	e841 2300 	strex	r3, r2, [r1]
 80041fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8004200:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004202:	2b00      	cmp	r3, #0
 8004204:	d1e6      	bne.n	80041d4 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	3308      	adds	r3, #8
 800420c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800420e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004210:	e853 3f00 	ldrex	r3, [r3]
 8004214:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004216:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004218:	f023 0301 	bic.w	r3, r3, #1
 800421c:	663b      	str	r3, [r7, #96]	@ 0x60
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	3308      	adds	r3, #8
 8004224:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004226:	643a      	str	r2, [r7, #64]	@ 0x40
 8004228:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800422a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800422c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800422e:	e841 2300 	strex	r3, r2, [r1]
 8004232:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004234:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004236:	2b00      	cmp	r3, #0
 8004238:	d1e5      	bne.n	8004206 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2220      	movs	r2, #32
 800423e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2200      	movs	r2, #0
 8004246:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2200      	movs	r2, #0
 800424c:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a34      	ldr	r2, [pc, #208]	@ (8004324 <UART_RxISR_16BIT+0x1b8>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d01f      	beq.n	8004298 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004262:	2b00      	cmp	r3, #0
 8004264:	d018      	beq.n	8004298 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800426c:	6a3b      	ldr	r3, [r7, #32]
 800426e:	e853 3f00 	ldrex	r3, [r3]
 8004272:	61fb      	str	r3, [r7, #28]
   return(result);
 8004274:	69fb      	ldr	r3, [r7, #28]
 8004276:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800427a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	461a      	mov	r2, r3
 8004282:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004284:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004286:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004288:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800428a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800428c:	e841 2300 	strex	r3, r2, [r1]
 8004290:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004294:	2b00      	cmp	r3, #0
 8004296:	d1e6      	bne.n	8004266 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800429c:	2b01      	cmp	r3, #1
 800429e:	d12e      	bne.n	80042fe <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2200      	movs	r2, #0
 80042a4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	e853 3f00 	ldrex	r3, [r3]
 80042b2:	60bb      	str	r3, [r7, #8]
   return(result);
 80042b4:	68bb      	ldr	r3, [r7, #8]
 80042b6:	f023 0310 	bic.w	r3, r3, #16
 80042ba:	65bb      	str	r3, [r7, #88]	@ 0x58
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	461a      	mov	r2, r3
 80042c2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80042c4:	61bb      	str	r3, [r7, #24]
 80042c6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042c8:	6979      	ldr	r1, [r7, #20]
 80042ca:	69ba      	ldr	r2, [r7, #24]
 80042cc:	e841 2300 	strex	r3, r2, [r1]
 80042d0:	613b      	str	r3, [r7, #16]
   return(result);
 80042d2:	693b      	ldr	r3, [r7, #16]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d1e6      	bne.n	80042a6 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	69db      	ldr	r3, [r3, #28]
 80042de:	f003 0310 	and.w	r3, r3, #16
 80042e2:	2b10      	cmp	r3, #16
 80042e4:	d103      	bne.n	80042ee <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	2210      	movs	r2, #16
 80042ec:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80042f4:	4619      	mov	r1, r3
 80042f6:	6878      	ldr	r0, [r7, #4]
 80042f8:	f7ff f874 	bl	80033e4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80042fc:	e00d      	b.n	800431a <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 80042fe:	6878      	ldr	r0, [r7, #4]
 8004300:	f7fc fba6 	bl	8000a50 <HAL_UART_RxCpltCallback>
}
 8004304:	e009      	b.n	800431a <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	8b1b      	ldrh	r3, [r3, #24]
 800430c:	b29a      	uxth	r2, r3
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f042 0208 	orr.w	r2, r2, #8
 8004316:	b292      	uxth	r2, r2
 8004318:	831a      	strh	r2, [r3, #24]
}
 800431a:	bf00      	nop
 800431c:	3770      	adds	r7, #112	@ 0x70
 800431e:	46bd      	mov	sp, r7
 8004320:	bd80      	pop	{r7, pc}
 8004322:	bf00      	nop
 8004324:	40008000 	.word	0x40008000

08004328 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004328:	b480      	push	{r7}
 800432a:	b083      	sub	sp, #12
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004330:	bf00      	nop
 8004332:	370c      	adds	r7, #12
 8004334:	46bd      	mov	sp, r7
 8004336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433a:	4770      	bx	lr

0800433c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004340:	f000 fe08 	bl	8004f54 <vTaskStartScheduler>
  
  return osOK;
 8004344:	2300      	movs	r3, #0
}
 8004346:	4618      	mov	r0, r3
 8004348:	bd80      	pop	{r7, pc}

0800434a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800434a:	b480      	push	{r7}
 800434c:	b083      	sub	sp, #12
 800434e:	af00      	add	r7, sp, #0
 8004350:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	f103 0208 	add.w	r2, r3, #8
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	f04f 32ff 	mov.w	r2, #4294967295
 8004362:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	f103 0208 	add.w	r2, r3, #8
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	f103 0208 	add.w	r2, r3, #8
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2200      	movs	r2, #0
 800437c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800437e:	bf00      	nop
 8004380:	370c      	adds	r7, #12
 8004382:	46bd      	mov	sp, r7
 8004384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004388:	4770      	bx	lr

0800438a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800438a:	b480      	push	{r7}
 800438c:	b083      	sub	sp, #12
 800438e:	af00      	add	r7, sp, #0
 8004390:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2200      	movs	r2, #0
 8004396:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004398:	bf00      	nop
 800439a:	370c      	adds	r7, #12
 800439c:	46bd      	mov	sp, r7
 800439e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a2:	4770      	bx	lr

080043a4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80043a4:	b480      	push	{r7}
 80043a6:	b085      	sub	sp, #20
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
 80043ac:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	685b      	ldr	r3, [r3, #4]
 80043b2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	68fa      	ldr	r2, [r7, #12]
 80043b8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	689a      	ldr	r2, [r3, #8]
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	689b      	ldr	r3, [r3, #8]
 80043c6:	683a      	ldr	r2, [r7, #0]
 80043c8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	683a      	ldr	r2, [r7, #0]
 80043ce:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	687a      	ldr	r2, [r7, #4]
 80043d4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	1c5a      	adds	r2, r3, #1
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	601a      	str	r2, [r3, #0]
}
 80043e0:	bf00      	nop
 80043e2:	3714      	adds	r7, #20
 80043e4:	46bd      	mov	sp, r7
 80043e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ea:	4770      	bx	lr

080043ec <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80043ec:	b480      	push	{r7}
 80043ee:	b085      	sub	sp, #20
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
 80043f4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004402:	d103      	bne.n	800440c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	691b      	ldr	r3, [r3, #16]
 8004408:	60fb      	str	r3, [r7, #12]
 800440a:	e00c      	b.n	8004426 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	3308      	adds	r3, #8
 8004410:	60fb      	str	r3, [r7, #12]
 8004412:	e002      	b.n	800441a <vListInsert+0x2e>
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	60fb      	str	r3, [r7, #12]
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	685b      	ldr	r3, [r3, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	68ba      	ldr	r2, [r7, #8]
 8004422:	429a      	cmp	r2, r3
 8004424:	d2f6      	bcs.n	8004414 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	685a      	ldr	r2, [r3, #4]
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	685b      	ldr	r3, [r3, #4]
 8004432:	683a      	ldr	r2, [r7, #0]
 8004434:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	68fa      	ldr	r2, [r7, #12]
 800443a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	683a      	ldr	r2, [r7, #0]
 8004440:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	687a      	ldr	r2, [r7, #4]
 8004446:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	1c5a      	adds	r2, r3, #1
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	601a      	str	r2, [r3, #0]
}
 8004452:	bf00      	nop
 8004454:	3714      	adds	r7, #20
 8004456:	46bd      	mov	sp, r7
 8004458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445c:	4770      	bx	lr

0800445e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800445e:	b480      	push	{r7}
 8004460:	b085      	sub	sp, #20
 8004462:	af00      	add	r7, sp, #0
 8004464:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	691b      	ldr	r3, [r3, #16]
 800446a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	687a      	ldr	r2, [r7, #4]
 8004472:	6892      	ldr	r2, [r2, #8]
 8004474:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	689b      	ldr	r3, [r3, #8]
 800447a:	687a      	ldr	r2, [r7, #4]
 800447c:	6852      	ldr	r2, [r2, #4]
 800447e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	687a      	ldr	r2, [r7, #4]
 8004486:	429a      	cmp	r2, r3
 8004488:	d103      	bne.n	8004492 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	689a      	ldr	r2, [r3, #8]
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2200      	movs	r2, #0
 8004496:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	1e5a      	subs	r2, r3, #1
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
}
 80044a6:	4618      	mov	r0, r3
 80044a8:	3714      	adds	r7, #20
 80044aa:	46bd      	mov	sp, r7
 80044ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b0:	4770      	bx	lr
	...

080044b4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b084      	sub	sp, #16
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
 80044bc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d10b      	bne.n	80044e0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80044c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044cc:	f383 8811 	msr	BASEPRI, r3
 80044d0:	f3bf 8f6f 	isb	sy
 80044d4:	f3bf 8f4f 	dsb	sy
 80044d8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80044da:	bf00      	nop
 80044dc:	bf00      	nop
 80044de:	e7fd      	b.n	80044dc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80044e0:	f001 fd72 	bl	8005fc8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681a      	ldr	r2, [r3, #0]
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044ec:	68f9      	ldr	r1, [r7, #12]
 80044ee:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80044f0:	fb01 f303 	mul.w	r3, r1, r3
 80044f4:	441a      	add	r2, r3
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	2200      	movs	r2, #0
 80044fe:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681a      	ldr	r2, [r3, #0]
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681a      	ldr	r2, [r3, #0]
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004510:	3b01      	subs	r3, #1
 8004512:	68f9      	ldr	r1, [r7, #12]
 8004514:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004516:	fb01 f303 	mul.w	r3, r1, r3
 800451a:	441a      	add	r2, r3
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	22ff      	movs	r2, #255	@ 0xff
 8004524:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	22ff      	movs	r2, #255	@ 0xff
 800452c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d114      	bne.n	8004560 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	691b      	ldr	r3, [r3, #16]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d01a      	beq.n	8004574 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	3310      	adds	r3, #16
 8004542:	4618      	mov	r0, r3
 8004544:	f000 ff50 	bl	80053e8 <xTaskRemoveFromEventList>
 8004548:	4603      	mov	r3, r0
 800454a:	2b00      	cmp	r3, #0
 800454c:	d012      	beq.n	8004574 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800454e:	4b0d      	ldr	r3, [pc, #52]	@ (8004584 <xQueueGenericReset+0xd0>)
 8004550:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004554:	601a      	str	r2, [r3, #0]
 8004556:	f3bf 8f4f 	dsb	sy
 800455a:	f3bf 8f6f 	isb	sy
 800455e:	e009      	b.n	8004574 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	3310      	adds	r3, #16
 8004564:	4618      	mov	r0, r3
 8004566:	f7ff fef0 	bl	800434a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	3324      	adds	r3, #36	@ 0x24
 800456e:	4618      	mov	r0, r3
 8004570:	f7ff feeb 	bl	800434a <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004574:	f001 fd5a 	bl	800602c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004578:	2301      	movs	r3, #1
}
 800457a:	4618      	mov	r0, r3
 800457c:	3710      	adds	r7, #16
 800457e:	46bd      	mov	sp, r7
 8004580:	bd80      	pop	{r7, pc}
 8004582:	bf00      	nop
 8004584:	e000ed04 	.word	0xe000ed04

08004588 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004588:	b580      	push	{r7, lr}
 800458a:	b08a      	sub	sp, #40	@ 0x28
 800458c:	af02      	add	r7, sp, #8
 800458e:	60f8      	str	r0, [r7, #12]
 8004590:	60b9      	str	r1, [r7, #8]
 8004592:	4613      	mov	r3, r2
 8004594:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d10b      	bne.n	80045b4 <xQueueGenericCreate+0x2c>
	__asm volatile
 800459c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045a0:	f383 8811 	msr	BASEPRI, r3
 80045a4:	f3bf 8f6f 	isb	sy
 80045a8:	f3bf 8f4f 	dsb	sy
 80045ac:	613b      	str	r3, [r7, #16]
}
 80045ae:	bf00      	nop
 80045b0:	bf00      	nop
 80045b2:	e7fd      	b.n	80045b0 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	68ba      	ldr	r2, [r7, #8]
 80045b8:	fb02 f303 	mul.w	r3, r2, r3
 80045bc:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80045be:	69fb      	ldr	r3, [r7, #28]
 80045c0:	3348      	adds	r3, #72	@ 0x48
 80045c2:	4618      	mov	r0, r3
 80045c4:	f001 fe22 	bl	800620c <pvPortMalloc>
 80045c8:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80045ca:	69bb      	ldr	r3, [r7, #24]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d011      	beq.n	80045f4 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80045d0:	69bb      	ldr	r3, [r7, #24]
 80045d2:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80045d4:	697b      	ldr	r3, [r7, #20]
 80045d6:	3348      	adds	r3, #72	@ 0x48
 80045d8:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80045da:	69bb      	ldr	r3, [r7, #24]
 80045dc:	2200      	movs	r2, #0
 80045de:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80045e2:	79fa      	ldrb	r2, [r7, #7]
 80045e4:	69bb      	ldr	r3, [r7, #24]
 80045e6:	9300      	str	r3, [sp, #0]
 80045e8:	4613      	mov	r3, r2
 80045ea:	697a      	ldr	r2, [r7, #20]
 80045ec:	68b9      	ldr	r1, [r7, #8]
 80045ee:	68f8      	ldr	r0, [r7, #12]
 80045f0:	f000 f805 	bl	80045fe <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80045f4:	69bb      	ldr	r3, [r7, #24]
	}
 80045f6:	4618      	mov	r0, r3
 80045f8:	3720      	adds	r7, #32
 80045fa:	46bd      	mov	sp, r7
 80045fc:	bd80      	pop	{r7, pc}

080045fe <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80045fe:	b580      	push	{r7, lr}
 8004600:	b084      	sub	sp, #16
 8004602:	af00      	add	r7, sp, #0
 8004604:	60f8      	str	r0, [r7, #12]
 8004606:	60b9      	str	r1, [r7, #8]
 8004608:	607a      	str	r2, [r7, #4]
 800460a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d103      	bne.n	800461a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004612:	69bb      	ldr	r3, [r7, #24]
 8004614:	69ba      	ldr	r2, [r7, #24]
 8004616:	601a      	str	r2, [r3, #0]
 8004618:	e002      	b.n	8004620 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800461a:	69bb      	ldr	r3, [r7, #24]
 800461c:	687a      	ldr	r2, [r7, #4]
 800461e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004620:	69bb      	ldr	r3, [r7, #24]
 8004622:	68fa      	ldr	r2, [r7, #12]
 8004624:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004626:	69bb      	ldr	r3, [r7, #24]
 8004628:	68ba      	ldr	r2, [r7, #8]
 800462a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800462c:	2101      	movs	r1, #1
 800462e:	69b8      	ldr	r0, [r7, #24]
 8004630:	f7ff ff40 	bl	80044b4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004634:	bf00      	nop
 8004636:	3710      	adds	r7, #16
 8004638:	46bd      	mov	sp, r7
 800463a:	bd80      	pop	{r7, pc}

0800463c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b08e      	sub	sp, #56	@ 0x38
 8004640:	af00      	add	r7, sp, #0
 8004642:	60f8      	str	r0, [r7, #12]
 8004644:	60b9      	str	r1, [r7, #8]
 8004646:	607a      	str	r2, [r7, #4]
 8004648:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800464a:	2300      	movs	r3, #0
 800464c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004654:	2b00      	cmp	r3, #0
 8004656:	d10b      	bne.n	8004670 <xQueueGenericSend+0x34>
	__asm volatile
 8004658:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800465c:	f383 8811 	msr	BASEPRI, r3
 8004660:	f3bf 8f6f 	isb	sy
 8004664:	f3bf 8f4f 	dsb	sy
 8004668:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800466a:	bf00      	nop
 800466c:	bf00      	nop
 800466e:	e7fd      	b.n	800466c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004670:	68bb      	ldr	r3, [r7, #8]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d103      	bne.n	800467e <xQueueGenericSend+0x42>
 8004676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004678:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800467a:	2b00      	cmp	r3, #0
 800467c:	d101      	bne.n	8004682 <xQueueGenericSend+0x46>
 800467e:	2301      	movs	r3, #1
 8004680:	e000      	b.n	8004684 <xQueueGenericSend+0x48>
 8004682:	2300      	movs	r3, #0
 8004684:	2b00      	cmp	r3, #0
 8004686:	d10b      	bne.n	80046a0 <xQueueGenericSend+0x64>
	__asm volatile
 8004688:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800468c:	f383 8811 	msr	BASEPRI, r3
 8004690:	f3bf 8f6f 	isb	sy
 8004694:	f3bf 8f4f 	dsb	sy
 8004698:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800469a:	bf00      	nop
 800469c:	bf00      	nop
 800469e:	e7fd      	b.n	800469c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	2b02      	cmp	r3, #2
 80046a4:	d103      	bne.n	80046ae <xQueueGenericSend+0x72>
 80046a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046aa:	2b01      	cmp	r3, #1
 80046ac:	d101      	bne.n	80046b2 <xQueueGenericSend+0x76>
 80046ae:	2301      	movs	r3, #1
 80046b0:	e000      	b.n	80046b4 <xQueueGenericSend+0x78>
 80046b2:	2300      	movs	r3, #0
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d10b      	bne.n	80046d0 <xQueueGenericSend+0x94>
	__asm volatile
 80046b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046bc:	f383 8811 	msr	BASEPRI, r3
 80046c0:	f3bf 8f6f 	isb	sy
 80046c4:	f3bf 8f4f 	dsb	sy
 80046c8:	623b      	str	r3, [r7, #32]
}
 80046ca:	bf00      	nop
 80046cc:	bf00      	nop
 80046ce:	e7fd      	b.n	80046cc <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80046d0:	f001 f84a 	bl	8005768 <xTaskGetSchedulerState>
 80046d4:	4603      	mov	r3, r0
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d102      	bne.n	80046e0 <xQueueGenericSend+0xa4>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d101      	bne.n	80046e4 <xQueueGenericSend+0xa8>
 80046e0:	2301      	movs	r3, #1
 80046e2:	e000      	b.n	80046e6 <xQueueGenericSend+0xaa>
 80046e4:	2300      	movs	r3, #0
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d10b      	bne.n	8004702 <xQueueGenericSend+0xc6>
	__asm volatile
 80046ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046ee:	f383 8811 	msr	BASEPRI, r3
 80046f2:	f3bf 8f6f 	isb	sy
 80046f6:	f3bf 8f4f 	dsb	sy
 80046fa:	61fb      	str	r3, [r7, #28]
}
 80046fc:	bf00      	nop
 80046fe:	bf00      	nop
 8004700:	e7fd      	b.n	80046fe <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004702:	f001 fc61 	bl	8005fc8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004706:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004708:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800470a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800470c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800470e:	429a      	cmp	r2, r3
 8004710:	d302      	bcc.n	8004718 <xQueueGenericSend+0xdc>
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	2b02      	cmp	r3, #2
 8004716:	d129      	bne.n	800476c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004718:	683a      	ldr	r2, [r7, #0]
 800471a:	68b9      	ldr	r1, [r7, #8]
 800471c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800471e:	f000 f971 	bl	8004a04 <prvCopyDataToQueue>
 8004722:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004726:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004728:	2b00      	cmp	r3, #0
 800472a:	d010      	beq.n	800474e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800472c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800472e:	3324      	adds	r3, #36	@ 0x24
 8004730:	4618      	mov	r0, r3
 8004732:	f000 fe59 	bl	80053e8 <xTaskRemoveFromEventList>
 8004736:	4603      	mov	r3, r0
 8004738:	2b00      	cmp	r3, #0
 800473a:	d013      	beq.n	8004764 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800473c:	4b3f      	ldr	r3, [pc, #252]	@ (800483c <xQueueGenericSend+0x200>)
 800473e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004742:	601a      	str	r2, [r3, #0]
 8004744:	f3bf 8f4f 	dsb	sy
 8004748:	f3bf 8f6f 	isb	sy
 800474c:	e00a      	b.n	8004764 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800474e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004750:	2b00      	cmp	r3, #0
 8004752:	d007      	beq.n	8004764 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004754:	4b39      	ldr	r3, [pc, #228]	@ (800483c <xQueueGenericSend+0x200>)
 8004756:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800475a:	601a      	str	r2, [r3, #0]
 800475c:	f3bf 8f4f 	dsb	sy
 8004760:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004764:	f001 fc62 	bl	800602c <vPortExitCritical>
				return pdPASS;
 8004768:	2301      	movs	r3, #1
 800476a:	e063      	b.n	8004834 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2b00      	cmp	r3, #0
 8004770:	d103      	bne.n	800477a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004772:	f001 fc5b 	bl	800602c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004776:	2300      	movs	r3, #0
 8004778:	e05c      	b.n	8004834 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800477a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800477c:	2b00      	cmp	r3, #0
 800477e:	d106      	bne.n	800478e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004780:	f107 0314 	add.w	r3, r7, #20
 8004784:	4618      	mov	r0, r3
 8004786:	f000 fe93 	bl	80054b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800478a:	2301      	movs	r3, #1
 800478c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800478e:	f001 fc4d 	bl	800602c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004792:	f000 fc41 	bl	8005018 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004796:	f001 fc17 	bl	8005fc8 <vPortEnterCritical>
 800479a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800479c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80047a0:	b25b      	sxtb	r3, r3
 80047a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047a6:	d103      	bne.n	80047b0 <xQueueGenericSend+0x174>
 80047a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047aa:	2200      	movs	r2, #0
 80047ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80047b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047b2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80047b6:	b25b      	sxtb	r3, r3
 80047b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047bc:	d103      	bne.n	80047c6 <xQueueGenericSend+0x18a>
 80047be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047c0:	2200      	movs	r2, #0
 80047c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80047c6:	f001 fc31 	bl	800602c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80047ca:	1d3a      	adds	r2, r7, #4
 80047cc:	f107 0314 	add.w	r3, r7, #20
 80047d0:	4611      	mov	r1, r2
 80047d2:	4618      	mov	r0, r3
 80047d4:	f000 fe82 	bl	80054dc <xTaskCheckForTimeOut>
 80047d8:	4603      	mov	r3, r0
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d124      	bne.n	8004828 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80047de:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80047e0:	f000 fa08 	bl	8004bf4 <prvIsQueueFull>
 80047e4:	4603      	mov	r3, r0
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d018      	beq.n	800481c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80047ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047ec:	3310      	adds	r3, #16
 80047ee:	687a      	ldr	r2, [r7, #4]
 80047f0:	4611      	mov	r1, r2
 80047f2:	4618      	mov	r0, r3
 80047f4:	f000 fdd2 	bl	800539c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80047f8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80047fa:	f000 f993 	bl	8004b24 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80047fe:	f000 fc19 	bl	8005034 <xTaskResumeAll>
 8004802:	4603      	mov	r3, r0
 8004804:	2b00      	cmp	r3, #0
 8004806:	f47f af7c 	bne.w	8004702 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800480a:	4b0c      	ldr	r3, [pc, #48]	@ (800483c <xQueueGenericSend+0x200>)
 800480c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004810:	601a      	str	r2, [r3, #0]
 8004812:	f3bf 8f4f 	dsb	sy
 8004816:	f3bf 8f6f 	isb	sy
 800481a:	e772      	b.n	8004702 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800481c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800481e:	f000 f981 	bl	8004b24 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004822:	f000 fc07 	bl	8005034 <xTaskResumeAll>
 8004826:	e76c      	b.n	8004702 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004828:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800482a:	f000 f97b 	bl	8004b24 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800482e:	f000 fc01 	bl	8005034 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004832:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004834:	4618      	mov	r0, r3
 8004836:	3738      	adds	r7, #56	@ 0x38
 8004838:	46bd      	mov	sp, r7
 800483a:	bd80      	pop	{r7, pc}
 800483c:	e000ed04 	.word	0xe000ed04

08004840 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b08c      	sub	sp, #48	@ 0x30
 8004844:	af00      	add	r7, sp, #0
 8004846:	60f8      	str	r0, [r7, #12]
 8004848:	60b9      	str	r1, [r7, #8]
 800484a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800484c:	2300      	movs	r3, #0
 800484e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004854:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004856:	2b00      	cmp	r3, #0
 8004858:	d10b      	bne.n	8004872 <xQueueReceive+0x32>
	__asm volatile
 800485a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800485e:	f383 8811 	msr	BASEPRI, r3
 8004862:	f3bf 8f6f 	isb	sy
 8004866:	f3bf 8f4f 	dsb	sy
 800486a:	623b      	str	r3, [r7, #32]
}
 800486c:	bf00      	nop
 800486e:	bf00      	nop
 8004870:	e7fd      	b.n	800486e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004872:	68bb      	ldr	r3, [r7, #8]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d103      	bne.n	8004880 <xQueueReceive+0x40>
 8004878:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800487a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800487c:	2b00      	cmp	r3, #0
 800487e:	d101      	bne.n	8004884 <xQueueReceive+0x44>
 8004880:	2301      	movs	r3, #1
 8004882:	e000      	b.n	8004886 <xQueueReceive+0x46>
 8004884:	2300      	movs	r3, #0
 8004886:	2b00      	cmp	r3, #0
 8004888:	d10b      	bne.n	80048a2 <xQueueReceive+0x62>
	__asm volatile
 800488a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800488e:	f383 8811 	msr	BASEPRI, r3
 8004892:	f3bf 8f6f 	isb	sy
 8004896:	f3bf 8f4f 	dsb	sy
 800489a:	61fb      	str	r3, [r7, #28]
}
 800489c:	bf00      	nop
 800489e:	bf00      	nop
 80048a0:	e7fd      	b.n	800489e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80048a2:	f000 ff61 	bl	8005768 <xTaskGetSchedulerState>
 80048a6:	4603      	mov	r3, r0
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d102      	bne.n	80048b2 <xQueueReceive+0x72>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d101      	bne.n	80048b6 <xQueueReceive+0x76>
 80048b2:	2301      	movs	r3, #1
 80048b4:	e000      	b.n	80048b8 <xQueueReceive+0x78>
 80048b6:	2300      	movs	r3, #0
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d10b      	bne.n	80048d4 <xQueueReceive+0x94>
	__asm volatile
 80048bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048c0:	f383 8811 	msr	BASEPRI, r3
 80048c4:	f3bf 8f6f 	isb	sy
 80048c8:	f3bf 8f4f 	dsb	sy
 80048cc:	61bb      	str	r3, [r7, #24]
}
 80048ce:	bf00      	nop
 80048d0:	bf00      	nop
 80048d2:	e7fd      	b.n	80048d0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80048d4:	f001 fb78 	bl	8005fc8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80048d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048dc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80048de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d01f      	beq.n	8004924 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80048e4:	68b9      	ldr	r1, [r7, #8]
 80048e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80048e8:	f000 f8f6 	bl	8004ad8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80048ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ee:	1e5a      	subs	r2, r3, #1
 80048f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048f2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80048f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048f6:	691b      	ldr	r3, [r3, #16]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d00f      	beq.n	800491c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80048fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048fe:	3310      	adds	r3, #16
 8004900:	4618      	mov	r0, r3
 8004902:	f000 fd71 	bl	80053e8 <xTaskRemoveFromEventList>
 8004906:	4603      	mov	r3, r0
 8004908:	2b00      	cmp	r3, #0
 800490a:	d007      	beq.n	800491c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800490c:	4b3c      	ldr	r3, [pc, #240]	@ (8004a00 <xQueueReceive+0x1c0>)
 800490e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004912:	601a      	str	r2, [r3, #0]
 8004914:	f3bf 8f4f 	dsb	sy
 8004918:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800491c:	f001 fb86 	bl	800602c <vPortExitCritical>
				return pdPASS;
 8004920:	2301      	movs	r3, #1
 8004922:	e069      	b.n	80049f8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2b00      	cmp	r3, #0
 8004928:	d103      	bne.n	8004932 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800492a:	f001 fb7f 	bl	800602c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800492e:	2300      	movs	r3, #0
 8004930:	e062      	b.n	80049f8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004932:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004934:	2b00      	cmp	r3, #0
 8004936:	d106      	bne.n	8004946 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004938:	f107 0310 	add.w	r3, r7, #16
 800493c:	4618      	mov	r0, r3
 800493e:	f000 fdb7 	bl	80054b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004942:	2301      	movs	r3, #1
 8004944:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004946:	f001 fb71 	bl	800602c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800494a:	f000 fb65 	bl	8005018 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800494e:	f001 fb3b 	bl	8005fc8 <vPortEnterCritical>
 8004952:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004954:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004958:	b25b      	sxtb	r3, r3
 800495a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800495e:	d103      	bne.n	8004968 <xQueueReceive+0x128>
 8004960:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004962:	2200      	movs	r2, #0
 8004964:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004968:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800496a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800496e:	b25b      	sxtb	r3, r3
 8004970:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004974:	d103      	bne.n	800497e <xQueueReceive+0x13e>
 8004976:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004978:	2200      	movs	r2, #0
 800497a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800497e:	f001 fb55 	bl	800602c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004982:	1d3a      	adds	r2, r7, #4
 8004984:	f107 0310 	add.w	r3, r7, #16
 8004988:	4611      	mov	r1, r2
 800498a:	4618      	mov	r0, r3
 800498c:	f000 fda6 	bl	80054dc <xTaskCheckForTimeOut>
 8004990:	4603      	mov	r3, r0
 8004992:	2b00      	cmp	r3, #0
 8004994:	d123      	bne.n	80049de <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004996:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004998:	f000 f916 	bl	8004bc8 <prvIsQueueEmpty>
 800499c:	4603      	mov	r3, r0
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d017      	beq.n	80049d2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80049a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049a4:	3324      	adds	r3, #36	@ 0x24
 80049a6:	687a      	ldr	r2, [r7, #4]
 80049a8:	4611      	mov	r1, r2
 80049aa:	4618      	mov	r0, r3
 80049ac:	f000 fcf6 	bl	800539c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80049b0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80049b2:	f000 f8b7 	bl	8004b24 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80049b6:	f000 fb3d 	bl	8005034 <xTaskResumeAll>
 80049ba:	4603      	mov	r3, r0
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d189      	bne.n	80048d4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80049c0:	4b0f      	ldr	r3, [pc, #60]	@ (8004a00 <xQueueReceive+0x1c0>)
 80049c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80049c6:	601a      	str	r2, [r3, #0]
 80049c8:	f3bf 8f4f 	dsb	sy
 80049cc:	f3bf 8f6f 	isb	sy
 80049d0:	e780      	b.n	80048d4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80049d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80049d4:	f000 f8a6 	bl	8004b24 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80049d8:	f000 fb2c 	bl	8005034 <xTaskResumeAll>
 80049dc:	e77a      	b.n	80048d4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80049de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80049e0:	f000 f8a0 	bl	8004b24 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80049e4:	f000 fb26 	bl	8005034 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80049e8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80049ea:	f000 f8ed 	bl	8004bc8 <prvIsQueueEmpty>
 80049ee:	4603      	mov	r3, r0
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	f43f af6f 	beq.w	80048d4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80049f6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80049f8:	4618      	mov	r0, r3
 80049fa:	3730      	adds	r7, #48	@ 0x30
 80049fc:	46bd      	mov	sp, r7
 80049fe:	bd80      	pop	{r7, pc}
 8004a00:	e000ed04 	.word	0xe000ed04

08004a04 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b086      	sub	sp, #24
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	60f8      	str	r0, [r7, #12]
 8004a0c:	60b9      	str	r1, [r7, #8]
 8004a0e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004a10:	2300      	movs	r3, #0
 8004a12:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a18:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d10d      	bne.n	8004a3e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d14d      	bne.n	8004ac6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	689b      	ldr	r3, [r3, #8]
 8004a2e:	4618      	mov	r0, r3
 8004a30:	f000 feb8 	bl	80057a4 <xTaskPriorityDisinherit>
 8004a34:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	2200      	movs	r2, #0
 8004a3a:	609a      	str	r2, [r3, #8]
 8004a3c:	e043      	b.n	8004ac6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d119      	bne.n	8004a78 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	6858      	ldr	r0, [r3, #4]
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a4c:	461a      	mov	r2, r3
 8004a4e:	68b9      	ldr	r1, [r7, #8]
 8004a50:	f001 fe4e 	bl	80066f0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	685a      	ldr	r2, [r3, #4]
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a5c:	441a      	add	r2, r3
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	685a      	ldr	r2, [r3, #4]
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	689b      	ldr	r3, [r3, #8]
 8004a6a:	429a      	cmp	r2, r3
 8004a6c:	d32b      	bcc.n	8004ac6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681a      	ldr	r2, [r3, #0]
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	605a      	str	r2, [r3, #4]
 8004a76:	e026      	b.n	8004ac6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	68d8      	ldr	r0, [r3, #12]
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a80:	461a      	mov	r2, r3
 8004a82:	68b9      	ldr	r1, [r7, #8]
 8004a84:	f001 fe34 	bl	80066f0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	68da      	ldr	r2, [r3, #12]
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a90:	425b      	negs	r3, r3
 8004a92:	441a      	add	r2, r3
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	68da      	ldr	r2, [r3, #12]
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	429a      	cmp	r2, r3
 8004aa2:	d207      	bcs.n	8004ab4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	689a      	ldr	r2, [r3, #8]
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aac:	425b      	negs	r3, r3
 8004aae:	441a      	add	r2, r3
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2b02      	cmp	r3, #2
 8004ab8:	d105      	bne.n	8004ac6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004aba:	693b      	ldr	r3, [r7, #16]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d002      	beq.n	8004ac6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004ac0:	693b      	ldr	r3, [r7, #16]
 8004ac2:	3b01      	subs	r3, #1
 8004ac4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004ac6:	693b      	ldr	r3, [r7, #16]
 8004ac8:	1c5a      	adds	r2, r3, #1
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004ace:	697b      	ldr	r3, [r7, #20]
}
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	3718      	adds	r7, #24
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	bd80      	pop	{r7, pc}

08004ad8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b082      	sub	sp, #8
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
 8004ae0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d018      	beq.n	8004b1c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	68da      	ldr	r2, [r3, #12]
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004af2:	441a      	add	r2, r3
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	68da      	ldr	r2, [r3, #12]
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	689b      	ldr	r3, [r3, #8]
 8004b00:	429a      	cmp	r2, r3
 8004b02:	d303      	bcc.n	8004b0c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681a      	ldr	r2, [r3, #0]
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	68d9      	ldr	r1, [r3, #12]
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b14:	461a      	mov	r2, r3
 8004b16:	6838      	ldr	r0, [r7, #0]
 8004b18:	f001 fdea 	bl	80066f0 <memcpy>
	}
}
 8004b1c:	bf00      	nop
 8004b1e:	3708      	adds	r7, #8
 8004b20:	46bd      	mov	sp, r7
 8004b22:	bd80      	pop	{r7, pc}

08004b24 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b084      	sub	sp, #16
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004b2c:	f001 fa4c 	bl	8005fc8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004b36:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004b38:	e011      	b.n	8004b5e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d012      	beq.n	8004b68 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	3324      	adds	r3, #36	@ 0x24
 8004b46:	4618      	mov	r0, r3
 8004b48:	f000 fc4e 	bl	80053e8 <xTaskRemoveFromEventList>
 8004b4c:	4603      	mov	r3, r0
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d001      	beq.n	8004b56 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004b52:	f000 fd27 	bl	80055a4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004b56:	7bfb      	ldrb	r3, [r7, #15]
 8004b58:	3b01      	subs	r3, #1
 8004b5a:	b2db      	uxtb	r3, r3
 8004b5c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004b5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	dce9      	bgt.n	8004b3a <prvUnlockQueue+0x16>
 8004b66:	e000      	b.n	8004b6a <prvUnlockQueue+0x46>
					break;
 8004b68:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	22ff      	movs	r2, #255	@ 0xff
 8004b6e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004b72:	f001 fa5b 	bl	800602c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004b76:	f001 fa27 	bl	8005fc8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004b80:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004b82:	e011      	b.n	8004ba8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	691b      	ldr	r3, [r3, #16]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d012      	beq.n	8004bb2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	3310      	adds	r3, #16
 8004b90:	4618      	mov	r0, r3
 8004b92:	f000 fc29 	bl	80053e8 <xTaskRemoveFromEventList>
 8004b96:	4603      	mov	r3, r0
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d001      	beq.n	8004ba0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004b9c:	f000 fd02 	bl	80055a4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004ba0:	7bbb      	ldrb	r3, [r7, #14]
 8004ba2:	3b01      	subs	r3, #1
 8004ba4:	b2db      	uxtb	r3, r3
 8004ba6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004ba8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	dce9      	bgt.n	8004b84 <prvUnlockQueue+0x60>
 8004bb0:	e000      	b.n	8004bb4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004bb2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	22ff      	movs	r2, #255	@ 0xff
 8004bb8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004bbc:	f001 fa36 	bl	800602c <vPortExitCritical>
}
 8004bc0:	bf00      	nop
 8004bc2:	3710      	adds	r7, #16
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	bd80      	pop	{r7, pc}

08004bc8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b084      	sub	sp, #16
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004bd0:	f001 f9fa 	bl	8005fc8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d102      	bne.n	8004be2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004bdc:	2301      	movs	r3, #1
 8004bde:	60fb      	str	r3, [r7, #12]
 8004be0:	e001      	b.n	8004be6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004be2:	2300      	movs	r3, #0
 8004be4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004be6:	f001 fa21 	bl	800602c <vPortExitCritical>

	return xReturn;
 8004bea:	68fb      	ldr	r3, [r7, #12]
}
 8004bec:	4618      	mov	r0, r3
 8004bee:	3710      	adds	r7, #16
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	bd80      	pop	{r7, pc}

08004bf4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b084      	sub	sp, #16
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004bfc:	f001 f9e4 	bl	8005fc8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c08:	429a      	cmp	r2, r3
 8004c0a:	d102      	bne.n	8004c12 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	60fb      	str	r3, [r7, #12]
 8004c10:	e001      	b.n	8004c16 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004c12:	2300      	movs	r3, #0
 8004c14:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004c16:	f001 fa09 	bl	800602c <vPortExitCritical>

	return xReturn;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
}
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	3710      	adds	r7, #16
 8004c20:	46bd      	mov	sp, r7
 8004c22:	bd80      	pop	{r7, pc}

08004c24 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b08e      	sub	sp, #56	@ 0x38
 8004c28:	af04      	add	r7, sp, #16
 8004c2a:	60f8      	str	r0, [r7, #12]
 8004c2c:	60b9      	str	r1, [r7, #8]
 8004c2e:	607a      	str	r2, [r7, #4]
 8004c30:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004c32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d10b      	bne.n	8004c50 <xTaskCreateStatic+0x2c>
	__asm volatile
 8004c38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c3c:	f383 8811 	msr	BASEPRI, r3
 8004c40:	f3bf 8f6f 	isb	sy
 8004c44:	f3bf 8f4f 	dsb	sy
 8004c48:	623b      	str	r3, [r7, #32]
}
 8004c4a:	bf00      	nop
 8004c4c:	bf00      	nop
 8004c4e:	e7fd      	b.n	8004c4c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004c50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d10b      	bne.n	8004c6e <xTaskCreateStatic+0x4a>
	__asm volatile
 8004c56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c5a:	f383 8811 	msr	BASEPRI, r3
 8004c5e:	f3bf 8f6f 	isb	sy
 8004c62:	f3bf 8f4f 	dsb	sy
 8004c66:	61fb      	str	r3, [r7, #28]
}
 8004c68:	bf00      	nop
 8004c6a:	bf00      	nop
 8004c6c:	e7fd      	b.n	8004c6a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004c6e:	2354      	movs	r3, #84	@ 0x54
 8004c70:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004c72:	693b      	ldr	r3, [r7, #16]
 8004c74:	2b54      	cmp	r3, #84	@ 0x54
 8004c76:	d00b      	beq.n	8004c90 <xTaskCreateStatic+0x6c>
	__asm volatile
 8004c78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c7c:	f383 8811 	msr	BASEPRI, r3
 8004c80:	f3bf 8f6f 	isb	sy
 8004c84:	f3bf 8f4f 	dsb	sy
 8004c88:	61bb      	str	r3, [r7, #24]
}
 8004c8a:	bf00      	nop
 8004c8c:	bf00      	nop
 8004c8e:	e7fd      	b.n	8004c8c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004c90:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004c92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d01e      	beq.n	8004cd6 <xTaskCreateStatic+0xb2>
 8004c98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d01b      	beq.n	8004cd6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004c9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ca0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004ca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ca4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004ca6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004caa:	2202      	movs	r2, #2
 8004cac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	9303      	str	r3, [sp, #12]
 8004cb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cb6:	9302      	str	r3, [sp, #8]
 8004cb8:	f107 0314 	add.w	r3, r7, #20
 8004cbc:	9301      	str	r3, [sp, #4]
 8004cbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cc0:	9300      	str	r3, [sp, #0]
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	687a      	ldr	r2, [r7, #4]
 8004cc6:	68b9      	ldr	r1, [r7, #8]
 8004cc8:	68f8      	ldr	r0, [r7, #12]
 8004cca:	f000 f850 	bl	8004d6e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004cce:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004cd0:	f000 f8d6 	bl	8004e80 <prvAddNewTaskToReadyList>
 8004cd4:	e001      	b.n	8004cda <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004cda:	697b      	ldr	r3, [r7, #20]
	}
 8004cdc:	4618      	mov	r0, r3
 8004cde:	3728      	adds	r7, #40	@ 0x28
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	bd80      	pop	{r7, pc}

08004ce4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b08c      	sub	sp, #48	@ 0x30
 8004ce8:	af04      	add	r7, sp, #16
 8004cea:	60f8      	str	r0, [r7, #12]
 8004cec:	60b9      	str	r1, [r7, #8]
 8004cee:	603b      	str	r3, [r7, #0]
 8004cf0:	4613      	mov	r3, r2
 8004cf2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004cf4:	88fb      	ldrh	r3, [r7, #6]
 8004cf6:	009b      	lsls	r3, r3, #2
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	f001 fa87 	bl	800620c <pvPortMalloc>
 8004cfe:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004d00:	697b      	ldr	r3, [r7, #20]
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d00e      	beq.n	8004d24 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004d06:	2054      	movs	r0, #84	@ 0x54
 8004d08:	f001 fa80 	bl	800620c <pvPortMalloc>
 8004d0c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004d0e:	69fb      	ldr	r3, [r7, #28]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d003      	beq.n	8004d1c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004d14:	69fb      	ldr	r3, [r7, #28]
 8004d16:	697a      	ldr	r2, [r7, #20]
 8004d18:	631a      	str	r2, [r3, #48]	@ 0x30
 8004d1a:	e005      	b.n	8004d28 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004d1c:	6978      	ldr	r0, [r7, #20]
 8004d1e:	f001 fb43 	bl	80063a8 <vPortFree>
 8004d22:	e001      	b.n	8004d28 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004d24:	2300      	movs	r3, #0
 8004d26:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004d28:	69fb      	ldr	r3, [r7, #28]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d017      	beq.n	8004d5e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004d2e:	69fb      	ldr	r3, [r7, #28]
 8004d30:	2200      	movs	r2, #0
 8004d32:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004d36:	88fa      	ldrh	r2, [r7, #6]
 8004d38:	2300      	movs	r3, #0
 8004d3a:	9303      	str	r3, [sp, #12]
 8004d3c:	69fb      	ldr	r3, [r7, #28]
 8004d3e:	9302      	str	r3, [sp, #8]
 8004d40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d42:	9301      	str	r3, [sp, #4]
 8004d44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d46:	9300      	str	r3, [sp, #0]
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	68b9      	ldr	r1, [r7, #8]
 8004d4c:	68f8      	ldr	r0, [r7, #12]
 8004d4e:	f000 f80e 	bl	8004d6e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004d52:	69f8      	ldr	r0, [r7, #28]
 8004d54:	f000 f894 	bl	8004e80 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004d58:	2301      	movs	r3, #1
 8004d5a:	61bb      	str	r3, [r7, #24]
 8004d5c:	e002      	b.n	8004d64 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004d5e:	f04f 33ff 	mov.w	r3, #4294967295
 8004d62:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004d64:	69bb      	ldr	r3, [r7, #24]
	}
 8004d66:	4618      	mov	r0, r3
 8004d68:	3720      	adds	r7, #32
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	bd80      	pop	{r7, pc}

08004d6e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004d6e:	b580      	push	{r7, lr}
 8004d70:	b088      	sub	sp, #32
 8004d72:	af00      	add	r7, sp, #0
 8004d74:	60f8      	str	r0, [r7, #12]
 8004d76:	60b9      	str	r1, [r7, #8]
 8004d78:	607a      	str	r2, [r7, #4]
 8004d7a:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004d7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d7e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004d86:	3b01      	subs	r3, #1
 8004d88:	009b      	lsls	r3, r3, #2
 8004d8a:	4413      	add	r3, r2
 8004d8c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004d8e:	69bb      	ldr	r3, [r7, #24]
 8004d90:	f023 0307 	bic.w	r3, r3, #7
 8004d94:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004d96:	69bb      	ldr	r3, [r7, #24]
 8004d98:	f003 0307 	and.w	r3, r3, #7
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d00b      	beq.n	8004db8 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8004da0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004da4:	f383 8811 	msr	BASEPRI, r3
 8004da8:	f3bf 8f6f 	isb	sy
 8004dac:	f3bf 8f4f 	dsb	sy
 8004db0:	617b      	str	r3, [r7, #20]
}
 8004db2:	bf00      	nop
 8004db4:	bf00      	nop
 8004db6:	e7fd      	b.n	8004db4 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d01f      	beq.n	8004dfe <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	61fb      	str	r3, [r7, #28]
 8004dc2:	e012      	b.n	8004dea <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004dc4:	68ba      	ldr	r2, [r7, #8]
 8004dc6:	69fb      	ldr	r3, [r7, #28]
 8004dc8:	4413      	add	r3, r2
 8004dca:	7819      	ldrb	r1, [r3, #0]
 8004dcc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004dce:	69fb      	ldr	r3, [r7, #28]
 8004dd0:	4413      	add	r3, r2
 8004dd2:	3334      	adds	r3, #52	@ 0x34
 8004dd4:	460a      	mov	r2, r1
 8004dd6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004dd8:	68ba      	ldr	r2, [r7, #8]
 8004dda:	69fb      	ldr	r3, [r7, #28]
 8004ddc:	4413      	add	r3, r2
 8004dde:	781b      	ldrb	r3, [r3, #0]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d006      	beq.n	8004df2 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004de4:	69fb      	ldr	r3, [r7, #28]
 8004de6:	3301      	adds	r3, #1
 8004de8:	61fb      	str	r3, [r7, #28]
 8004dea:	69fb      	ldr	r3, [r7, #28]
 8004dec:	2b0f      	cmp	r3, #15
 8004dee:	d9e9      	bls.n	8004dc4 <prvInitialiseNewTask+0x56>
 8004df0:	e000      	b.n	8004df4 <prvInitialiseNewTask+0x86>
			{
				break;
 8004df2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004df4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004df6:	2200      	movs	r2, #0
 8004df8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004dfc:	e003      	b.n	8004e06 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e00:	2200      	movs	r2, #0
 8004e02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004e06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e08:	2b06      	cmp	r3, #6
 8004e0a:	d901      	bls.n	8004e10 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004e0c:	2306      	movs	r3, #6
 8004e0e:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004e10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e12:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004e14:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004e16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e18:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004e1a:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004e1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e1e:	2200      	movs	r2, #0
 8004e20:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004e22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e24:	3304      	adds	r3, #4
 8004e26:	4618      	mov	r0, r3
 8004e28:	f7ff faaf 	bl	800438a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004e2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e2e:	3318      	adds	r3, #24
 8004e30:	4618      	mov	r0, r3
 8004e32:	f7ff faaa 	bl	800438a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004e36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e38:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e3a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e3e:	f1c3 0207 	rsb	r2, r3, #7
 8004e42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e44:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004e46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e48:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e4a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004e4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e4e:	2200      	movs	r2, #0
 8004e50:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004e52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e54:	2200      	movs	r2, #0
 8004e56:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004e5a:	683a      	ldr	r2, [r7, #0]
 8004e5c:	68f9      	ldr	r1, [r7, #12]
 8004e5e:	69b8      	ldr	r0, [r7, #24]
 8004e60:	f000 ff7e 	bl	8005d60 <pxPortInitialiseStack>
 8004e64:	4602      	mov	r2, r0
 8004e66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e68:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004e6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d002      	beq.n	8004e76 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004e70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e74:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004e76:	bf00      	nop
 8004e78:	3720      	adds	r7, #32
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	bd80      	pop	{r7, pc}
	...

08004e80 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b082      	sub	sp, #8
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004e88:	f001 f89e 	bl	8005fc8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004e8c:	4b2a      	ldr	r3, [pc, #168]	@ (8004f38 <prvAddNewTaskToReadyList+0xb8>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	3301      	adds	r3, #1
 8004e92:	4a29      	ldr	r2, [pc, #164]	@ (8004f38 <prvAddNewTaskToReadyList+0xb8>)
 8004e94:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004e96:	4b29      	ldr	r3, [pc, #164]	@ (8004f3c <prvAddNewTaskToReadyList+0xbc>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d109      	bne.n	8004eb2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004e9e:	4a27      	ldr	r2, [pc, #156]	@ (8004f3c <prvAddNewTaskToReadyList+0xbc>)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004ea4:	4b24      	ldr	r3, [pc, #144]	@ (8004f38 <prvAddNewTaskToReadyList+0xb8>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	2b01      	cmp	r3, #1
 8004eaa:	d110      	bne.n	8004ece <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004eac:	f000 fb9e 	bl	80055ec <prvInitialiseTaskLists>
 8004eb0:	e00d      	b.n	8004ece <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004eb2:	4b23      	ldr	r3, [pc, #140]	@ (8004f40 <prvAddNewTaskToReadyList+0xc0>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d109      	bne.n	8004ece <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004eba:	4b20      	ldr	r3, [pc, #128]	@ (8004f3c <prvAddNewTaskToReadyList+0xbc>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ec4:	429a      	cmp	r2, r3
 8004ec6:	d802      	bhi.n	8004ece <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004ec8:	4a1c      	ldr	r2, [pc, #112]	@ (8004f3c <prvAddNewTaskToReadyList+0xbc>)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004ece:	4b1d      	ldr	r3, [pc, #116]	@ (8004f44 <prvAddNewTaskToReadyList+0xc4>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	3301      	adds	r3, #1
 8004ed4:	4a1b      	ldr	r2, [pc, #108]	@ (8004f44 <prvAddNewTaskToReadyList+0xc4>)
 8004ed6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004edc:	2201      	movs	r2, #1
 8004ede:	409a      	lsls	r2, r3
 8004ee0:	4b19      	ldr	r3, [pc, #100]	@ (8004f48 <prvAddNewTaskToReadyList+0xc8>)
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	4a18      	ldr	r2, [pc, #96]	@ (8004f48 <prvAddNewTaskToReadyList+0xc8>)
 8004ee8:	6013      	str	r3, [r2, #0]
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004eee:	4613      	mov	r3, r2
 8004ef0:	009b      	lsls	r3, r3, #2
 8004ef2:	4413      	add	r3, r2
 8004ef4:	009b      	lsls	r3, r3, #2
 8004ef6:	4a15      	ldr	r2, [pc, #84]	@ (8004f4c <prvAddNewTaskToReadyList+0xcc>)
 8004ef8:	441a      	add	r2, r3
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	3304      	adds	r3, #4
 8004efe:	4619      	mov	r1, r3
 8004f00:	4610      	mov	r0, r2
 8004f02:	f7ff fa4f 	bl	80043a4 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004f06:	f001 f891 	bl	800602c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004f0a:	4b0d      	ldr	r3, [pc, #52]	@ (8004f40 <prvAddNewTaskToReadyList+0xc0>)
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d00e      	beq.n	8004f30 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004f12:	4b0a      	ldr	r3, [pc, #40]	@ (8004f3c <prvAddNewTaskToReadyList+0xbc>)
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f1c:	429a      	cmp	r2, r3
 8004f1e:	d207      	bcs.n	8004f30 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004f20:	4b0b      	ldr	r3, [pc, #44]	@ (8004f50 <prvAddNewTaskToReadyList+0xd0>)
 8004f22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f26:	601a      	str	r2, [r3, #0]
 8004f28:	f3bf 8f4f 	dsb	sy
 8004f2c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004f30:	bf00      	nop
 8004f32:	3708      	adds	r7, #8
 8004f34:	46bd      	mov	sp, r7
 8004f36:	bd80      	pop	{r7, pc}
 8004f38:	2000061c 	.word	0x2000061c
 8004f3c:	2000051c 	.word	0x2000051c
 8004f40:	20000628 	.word	0x20000628
 8004f44:	20000638 	.word	0x20000638
 8004f48:	20000624 	.word	0x20000624
 8004f4c:	20000520 	.word	0x20000520
 8004f50:	e000ed04 	.word	0xe000ed04

08004f54 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b08a      	sub	sp, #40	@ 0x28
 8004f58:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004f5e:	2300      	movs	r3, #0
 8004f60:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004f62:	463a      	mov	r2, r7
 8004f64:	1d39      	adds	r1, r7, #4
 8004f66:	f107 0308 	add.w	r3, r7, #8
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	f7fb fb1e 	bl	80005ac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004f70:	6839      	ldr	r1, [r7, #0]
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	68ba      	ldr	r2, [r7, #8]
 8004f76:	9202      	str	r2, [sp, #8]
 8004f78:	9301      	str	r3, [sp, #4]
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	9300      	str	r3, [sp, #0]
 8004f7e:	2300      	movs	r3, #0
 8004f80:	460a      	mov	r2, r1
 8004f82:	491f      	ldr	r1, [pc, #124]	@ (8005000 <vTaskStartScheduler+0xac>)
 8004f84:	481f      	ldr	r0, [pc, #124]	@ (8005004 <vTaskStartScheduler+0xb0>)
 8004f86:	f7ff fe4d 	bl	8004c24 <xTaskCreateStatic>
 8004f8a:	4603      	mov	r3, r0
 8004f8c:	4a1e      	ldr	r2, [pc, #120]	@ (8005008 <vTaskStartScheduler+0xb4>)
 8004f8e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004f90:	4b1d      	ldr	r3, [pc, #116]	@ (8005008 <vTaskStartScheduler+0xb4>)
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d002      	beq.n	8004f9e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004f98:	2301      	movs	r3, #1
 8004f9a:	617b      	str	r3, [r7, #20]
 8004f9c:	e001      	b.n	8004fa2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004fa2:	697b      	ldr	r3, [r7, #20]
 8004fa4:	2b01      	cmp	r3, #1
 8004fa6:	d116      	bne.n	8004fd6 <vTaskStartScheduler+0x82>
	__asm volatile
 8004fa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fac:	f383 8811 	msr	BASEPRI, r3
 8004fb0:	f3bf 8f6f 	isb	sy
 8004fb4:	f3bf 8f4f 	dsb	sy
 8004fb8:	613b      	str	r3, [r7, #16]
}
 8004fba:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004fbc:	4b13      	ldr	r3, [pc, #76]	@ (800500c <vTaskStartScheduler+0xb8>)
 8004fbe:	f04f 32ff 	mov.w	r2, #4294967295
 8004fc2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004fc4:	4b12      	ldr	r3, [pc, #72]	@ (8005010 <vTaskStartScheduler+0xbc>)
 8004fc6:	2201      	movs	r2, #1
 8004fc8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004fca:	4b12      	ldr	r3, [pc, #72]	@ (8005014 <vTaskStartScheduler+0xc0>)
 8004fcc:	2200      	movs	r2, #0
 8004fce:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004fd0:	f000 ff56 	bl	8005e80 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004fd4:	e00f      	b.n	8004ff6 <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004fd6:	697b      	ldr	r3, [r7, #20]
 8004fd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fdc:	d10b      	bne.n	8004ff6 <vTaskStartScheduler+0xa2>
	__asm volatile
 8004fde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fe2:	f383 8811 	msr	BASEPRI, r3
 8004fe6:	f3bf 8f6f 	isb	sy
 8004fea:	f3bf 8f4f 	dsb	sy
 8004fee:	60fb      	str	r3, [r7, #12]
}
 8004ff0:	bf00      	nop
 8004ff2:	bf00      	nop
 8004ff4:	e7fd      	b.n	8004ff2 <vTaskStartScheduler+0x9e>
}
 8004ff6:	bf00      	nop
 8004ff8:	3718      	adds	r7, #24
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	bd80      	pop	{r7, pc}
 8004ffe:	bf00      	nop
 8005000:	0800700c 	.word	0x0800700c
 8005004:	080055bd 	.word	0x080055bd
 8005008:	20000640 	.word	0x20000640
 800500c:	2000063c 	.word	0x2000063c
 8005010:	20000628 	.word	0x20000628
 8005014:	20000620 	.word	0x20000620

08005018 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005018:	b480      	push	{r7}
 800501a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800501c:	4b04      	ldr	r3, [pc, #16]	@ (8005030 <vTaskSuspendAll+0x18>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	3301      	adds	r3, #1
 8005022:	4a03      	ldr	r2, [pc, #12]	@ (8005030 <vTaskSuspendAll+0x18>)
 8005024:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005026:	bf00      	nop
 8005028:	46bd      	mov	sp, r7
 800502a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502e:	4770      	bx	lr
 8005030:	20000644 	.word	0x20000644

08005034 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b084      	sub	sp, #16
 8005038:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800503a:	2300      	movs	r3, #0
 800503c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800503e:	2300      	movs	r3, #0
 8005040:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005042:	4b42      	ldr	r3, [pc, #264]	@ (800514c <xTaskResumeAll+0x118>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d10b      	bne.n	8005062 <xTaskResumeAll+0x2e>
	__asm volatile
 800504a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800504e:	f383 8811 	msr	BASEPRI, r3
 8005052:	f3bf 8f6f 	isb	sy
 8005056:	f3bf 8f4f 	dsb	sy
 800505a:	603b      	str	r3, [r7, #0]
}
 800505c:	bf00      	nop
 800505e:	bf00      	nop
 8005060:	e7fd      	b.n	800505e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005062:	f000 ffb1 	bl	8005fc8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005066:	4b39      	ldr	r3, [pc, #228]	@ (800514c <xTaskResumeAll+0x118>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	3b01      	subs	r3, #1
 800506c:	4a37      	ldr	r2, [pc, #220]	@ (800514c <xTaskResumeAll+0x118>)
 800506e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005070:	4b36      	ldr	r3, [pc, #216]	@ (800514c <xTaskResumeAll+0x118>)
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d161      	bne.n	800513c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005078:	4b35      	ldr	r3, [pc, #212]	@ (8005150 <xTaskResumeAll+0x11c>)
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	2b00      	cmp	r3, #0
 800507e:	d05d      	beq.n	800513c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005080:	e02e      	b.n	80050e0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005082:	4b34      	ldr	r3, [pc, #208]	@ (8005154 <xTaskResumeAll+0x120>)
 8005084:	68db      	ldr	r3, [r3, #12]
 8005086:	68db      	ldr	r3, [r3, #12]
 8005088:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	3318      	adds	r3, #24
 800508e:	4618      	mov	r0, r3
 8005090:	f7ff f9e5 	bl	800445e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	3304      	adds	r3, #4
 8005098:	4618      	mov	r0, r3
 800509a:	f7ff f9e0 	bl	800445e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050a2:	2201      	movs	r2, #1
 80050a4:	409a      	lsls	r2, r3
 80050a6:	4b2c      	ldr	r3, [pc, #176]	@ (8005158 <xTaskResumeAll+0x124>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	4313      	orrs	r3, r2
 80050ac:	4a2a      	ldr	r2, [pc, #168]	@ (8005158 <xTaskResumeAll+0x124>)
 80050ae:	6013      	str	r3, [r2, #0]
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050b4:	4613      	mov	r3, r2
 80050b6:	009b      	lsls	r3, r3, #2
 80050b8:	4413      	add	r3, r2
 80050ba:	009b      	lsls	r3, r3, #2
 80050bc:	4a27      	ldr	r2, [pc, #156]	@ (800515c <xTaskResumeAll+0x128>)
 80050be:	441a      	add	r2, r3
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	3304      	adds	r3, #4
 80050c4:	4619      	mov	r1, r3
 80050c6:	4610      	mov	r0, r2
 80050c8:	f7ff f96c 	bl	80043a4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050d0:	4b23      	ldr	r3, [pc, #140]	@ (8005160 <xTaskResumeAll+0x12c>)
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050d6:	429a      	cmp	r2, r3
 80050d8:	d302      	bcc.n	80050e0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80050da:	4b22      	ldr	r3, [pc, #136]	@ (8005164 <xTaskResumeAll+0x130>)
 80050dc:	2201      	movs	r2, #1
 80050de:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80050e0:	4b1c      	ldr	r3, [pc, #112]	@ (8005154 <xTaskResumeAll+0x120>)
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d1cc      	bne.n	8005082 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d001      	beq.n	80050f2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80050ee:	f000 fb1b 	bl	8005728 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80050f2:	4b1d      	ldr	r3, [pc, #116]	@ (8005168 <xTaskResumeAll+0x134>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d010      	beq.n	8005120 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80050fe:	f000 f837 	bl	8005170 <xTaskIncrementTick>
 8005102:	4603      	mov	r3, r0
 8005104:	2b00      	cmp	r3, #0
 8005106:	d002      	beq.n	800510e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005108:	4b16      	ldr	r3, [pc, #88]	@ (8005164 <xTaskResumeAll+0x130>)
 800510a:	2201      	movs	r2, #1
 800510c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	3b01      	subs	r3, #1
 8005112:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d1f1      	bne.n	80050fe <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800511a:	4b13      	ldr	r3, [pc, #76]	@ (8005168 <xTaskResumeAll+0x134>)
 800511c:	2200      	movs	r2, #0
 800511e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005120:	4b10      	ldr	r3, [pc, #64]	@ (8005164 <xTaskResumeAll+0x130>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d009      	beq.n	800513c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005128:	2301      	movs	r3, #1
 800512a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800512c:	4b0f      	ldr	r3, [pc, #60]	@ (800516c <xTaskResumeAll+0x138>)
 800512e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005132:	601a      	str	r2, [r3, #0]
 8005134:	f3bf 8f4f 	dsb	sy
 8005138:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800513c:	f000 ff76 	bl	800602c <vPortExitCritical>

	return xAlreadyYielded;
 8005140:	68bb      	ldr	r3, [r7, #8]
}
 8005142:	4618      	mov	r0, r3
 8005144:	3710      	adds	r7, #16
 8005146:	46bd      	mov	sp, r7
 8005148:	bd80      	pop	{r7, pc}
 800514a:	bf00      	nop
 800514c:	20000644 	.word	0x20000644
 8005150:	2000061c 	.word	0x2000061c
 8005154:	200005dc 	.word	0x200005dc
 8005158:	20000624 	.word	0x20000624
 800515c:	20000520 	.word	0x20000520
 8005160:	2000051c 	.word	0x2000051c
 8005164:	20000630 	.word	0x20000630
 8005168:	2000062c 	.word	0x2000062c
 800516c:	e000ed04 	.word	0xe000ed04

08005170 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005170:	b580      	push	{r7, lr}
 8005172:	b086      	sub	sp, #24
 8005174:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005176:	2300      	movs	r3, #0
 8005178:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800517a:	4b4f      	ldr	r3, [pc, #316]	@ (80052b8 <xTaskIncrementTick+0x148>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	2b00      	cmp	r3, #0
 8005180:	f040 808f 	bne.w	80052a2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005184:	4b4d      	ldr	r3, [pc, #308]	@ (80052bc <xTaskIncrementTick+0x14c>)
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	3301      	adds	r3, #1
 800518a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800518c:	4a4b      	ldr	r2, [pc, #300]	@ (80052bc <xTaskIncrementTick+0x14c>)
 800518e:	693b      	ldr	r3, [r7, #16]
 8005190:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005192:	693b      	ldr	r3, [r7, #16]
 8005194:	2b00      	cmp	r3, #0
 8005196:	d121      	bne.n	80051dc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005198:	4b49      	ldr	r3, [pc, #292]	@ (80052c0 <xTaskIncrementTick+0x150>)
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d00b      	beq.n	80051ba <xTaskIncrementTick+0x4a>
	__asm volatile
 80051a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051a6:	f383 8811 	msr	BASEPRI, r3
 80051aa:	f3bf 8f6f 	isb	sy
 80051ae:	f3bf 8f4f 	dsb	sy
 80051b2:	603b      	str	r3, [r7, #0]
}
 80051b4:	bf00      	nop
 80051b6:	bf00      	nop
 80051b8:	e7fd      	b.n	80051b6 <xTaskIncrementTick+0x46>
 80051ba:	4b41      	ldr	r3, [pc, #260]	@ (80052c0 <xTaskIncrementTick+0x150>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	60fb      	str	r3, [r7, #12]
 80051c0:	4b40      	ldr	r3, [pc, #256]	@ (80052c4 <xTaskIncrementTick+0x154>)
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4a3e      	ldr	r2, [pc, #248]	@ (80052c0 <xTaskIncrementTick+0x150>)
 80051c6:	6013      	str	r3, [r2, #0]
 80051c8:	4a3e      	ldr	r2, [pc, #248]	@ (80052c4 <xTaskIncrementTick+0x154>)
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	6013      	str	r3, [r2, #0]
 80051ce:	4b3e      	ldr	r3, [pc, #248]	@ (80052c8 <xTaskIncrementTick+0x158>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	3301      	adds	r3, #1
 80051d4:	4a3c      	ldr	r2, [pc, #240]	@ (80052c8 <xTaskIncrementTick+0x158>)
 80051d6:	6013      	str	r3, [r2, #0]
 80051d8:	f000 faa6 	bl	8005728 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80051dc:	4b3b      	ldr	r3, [pc, #236]	@ (80052cc <xTaskIncrementTick+0x15c>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	693a      	ldr	r2, [r7, #16]
 80051e2:	429a      	cmp	r2, r3
 80051e4:	d348      	bcc.n	8005278 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80051e6:	4b36      	ldr	r3, [pc, #216]	@ (80052c0 <xTaskIncrementTick+0x150>)
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d104      	bne.n	80051fa <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80051f0:	4b36      	ldr	r3, [pc, #216]	@ (80052cc <xTaskIncrementTick+0x15c>)
 80051f2:	f04f 32ff 	mov.w	r2, #4294967295
 80051f6:	601a      	str	r2, [r3, #0]
					break;
 80051f8:	e03e      	b.n	8005278 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80051fa:	4b31      	ldr	r3, [pc, #196]	@ (80052c0 <xTaskIncrementTick+0x150>)
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	68db      	ldr	r3, [r3, #12]
 8005200:	68db      	ldr	r3, [r3, #12]
 8005202:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	685b      	ldr	r3, [r3, #4]
 8005208:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800520a:	693a      	ldr	r2, [r7, #16]
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	429a      	cmp	r2, r3
 8005210:	d203      	bcs.n	800521a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005212:	4a2e      	ldr	r2, [pc, #184]	@ (80052cc <xTaskIncrementTick+0x15c>)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005218:	e02e      	b.n	8005278 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800521a:	68bb      	ldr	r3, [r7, #8]
 800521c:	3304      	adds	r3, #4
 800521e:	4618      	mov	r0, r3
 8005220:	f7ff f91d 	bl	800445e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005224:	68bb      	ldr	r3, [r7, #8]
 8005226:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005228:	2b00      	cmp	r3, #0
 800522a:	d004      	beq.n	8005236 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800522c:	68bb      	ldr	r3, [r7, #8]
 800522e:	3318      	adds	r3, #24
 8005230:	4618      	mov	r0, r3
 8005232:	f7ff f914 	bl	800445e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005236:	68bb      	ldr	r3, [r7, #8]
 8005238:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800523a:	2201      	movs	r2, #1
 800523c:	409a      	lsls	r2, r3
 800523e:	4b24      	ldr	r3, [pc, #144]	@ (80052d0 <xTaskIncrementTick+0x160>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4313      	orrs	r3, r2
 8005244:	4a22      	ldr	r2, [pc, #136]	@ (80052d0 <xTaskIncrementTick+0x160>)
 8005246:	6013      	str	r3, [r2, #0]
 8005248:	68bb      	ldr	r3, [r7, #8]
 800524a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800524c:	4613      	mov	r3, r2
 800524e:	009b      	lsls	r3, r3, #2
 8005250:	4413      	add	r3, r2
 8005252:	009b      	lsls	r3, r3, #2
 8005254:	4a1f      	ldr	r2, [pc, #124]	@ (80052d4 <xTaskIncrementTick+0x164>)
 8005256:	441a      	add	r2, r3
 8005258:	68bb      	ldr	r3, [r7, #8]
 800525a:	3304      	adds	r3, #4
 800525c:	4619      	mov	r1, r3
 800525e:	4610      	mov	r0, r2
 8005260:	f7ff f8a0 	bl	80043a4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005268:	4b1b      	ldr	r3, [pc, #108]	@ (80052d8 <xTaskIncrementTick+0x168>)
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800526e:	429a      	cmp	r2, r3
 8005270:	d3b9      	bcc.n	80051e6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005272:	2301      	movs	r3, #1
 8005274:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005276:	e7b6      	b.n	80051e6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005278:	4b17      	ldr	r3, [pc, #92]	@ (80052d8 <xTaskIncrementTick+0x168>)
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800527e:	4915      	ldr	r1, [pc, #84]	@ (80052d4 <xTaskIncrementTick+0x164>)
 8005280:	4613      	mov	r3, r2
 8005282:	009b      	lsls	r3, r3, #2
 8005284:	4413      	add	r3, r2
 8005286:	009b      	lsls	r3, r3, #2
 8005288:	440b      	add	r3, r1
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	2b01      	cmp	r3, #1
 800528e:	d901      	bls.n	8005294 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005290:	2301      	movs	r3, #1
 8005292:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005294:	4b11      	ldr	r3, [pc, #68]	@ (80052dc <xTaskIncrementTick+0x16c>)
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	2b00      	cmp	r3, #0
 800529a:	d007      	beq.n	80052ac <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800529c:	2301      	movs	r3, #1
 800529e:	617b      	str	r3, [r7, #20]
 80052a0:	e004      	b.n	80052ac <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80052a2:	4b0f      	ldr	r3, [pc, #60]	@ (80052e0 <xTaskIncrementTick+0x170>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	3301      	adds	r3, #1
 80052a8:	4a0d      	ldr	r2, [pc, #52]	@ (80052e0 <xTaskIncrementTick+0x170>)
 80052aa:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80052ac:	697b      	ldr	r3, [r7, #20]
}
 80052ae:	4618      	mov	r0, r3
 80052b0:	3718      	adds	r7, #24
 80052b2:	46bd      	mov	sp, r7
 80052b4:	bd80      	pop	{r7, pc}
 80052b6:	bf00      	nop
 80052b8:	20000644 	.word	0x20000644
 80052bc:	20000620 	.word	0x20000620
 80052c0:	200005d4 	.word	0x200005d4
 80052c4:	200005d8 	.word	0x200005d8
 80052c8:	20000634 	.word	0x20000634
 80052cc:	2000063c 	.word	0x2000063c
 80052d0:	20000624 	.word	0x20000624
 80052d4:	20000520 	.word	0x20000520
 80052d8:	2000051c 	.word	0x2000051c
 80052dc:	20000630 	.word	0x20000630
 80052e0:	2000062c 	.word	0x2000062c

080052e4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80052e4:	b480      	push	{r7}
 80052e6:	b087      	sub	sp, #28
 80052e8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80052ea:	4b27      	ldr	r3, [pc, #156]	@ (8005388 <vTaskSwitchContext+0xa4>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d003      	beq.n	80052fa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80052f2:	4b26      	ldr	r3, [pc, #152]	@ (800538c <vTaskSwitchContext+0xa8>)
 80052f4:	2201      	movs	r2, #1
 80052f6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80052f8:	e040      	b.n	800537c <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 80052fa:	4b24      	ldr	r3, [pc, #144]	@ (800538c <vTaskSwitchContext+0xa8>)
 80052fc:	2200      	movs	r2, #0
 80052fe:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005300:	4b23      	ldr	r3, [pc, #140]	@ (8005390 <vTaskSwitchContext+0xac>)
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	fab3 f383 	clz	r3, r3
 800530c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800530e:	7afb      	ldrb	r3, [r7, #11]
 8005310:	f1c3 031f 	rsb	r3, r3, #31
 8005314:	617b      	str	r3, [r7, #20]
 8005316:	491f      	ldr	r1, [pc, #124]	@ (8005394 <vTaskSwitchContext+0xb0>)
 8005318:	697a      	ldr	r2, [r7, #20]
 800531a:	4613      	mov	r3, r2
 800531c:	009b      	lsls	r3, r3, #2
 800531e:	4413      	add	r3, r2
 8005320:	009b      	lsls	r3, r3, #2
 8005322:	440b      	add	r3, r1
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d10b      	bne.n	8005342 <vTaskSwitchContext+0x5e>
	__asm volatile
 800532a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800532e:	f383 8811 	msr	BASEPRI, r3
 8005332:	f3bf 8f6f 	isb	sy
 8005336:	f3bf 8f4f 	dsb	sy
 800533a:	607b      	str	r3, [r7, #4]
}
 800533c:	bf00      	nop
 800533e:	bf00      	nop
 8005340:	e7fd      	b.n	800533e <vTaskSwitchContext+0x5a>
 8005342:	697a      	ldr	r2, [r7, #20]
 8005344:	4613      	mov	r3, r2
 8005346:	009b      	lsls	r3, r3, #2
 8005348:	4413      	add	r3, r2
 800534a:	009b      	lsls	r3, r3, #2
 800534c:	4a11      	ldr	r2, [pc, #68]	@ (8005394 <vTaskSwitchContext+0xb0>)
 800534e:	4413      	add	r3, r2
 8005350:	613b      	str	r3, [r7, #16]
 8005352:	693b      	ldr	r3, [r7, #16]
 8005354:	685b      	ldr	r3, [r3, #4]
 8005356:	685a      	ldr	r2, [r3, #4]
 8005358:	693b      	ldr	r3, [r7, #16]
 800535a:	605a      	str	r2, [r3, #4]
 800535c:	693b      	ldr	r3, [r7, #16]
 800535e:	685a      	ldr	r2, [r3, #4]
 8005360:	693b      	ldr	r3, [r7, #16]
 8005362:	3308      	adds	r3, #8
 8005364:	429a      	cmp	r2, r3
 8005366:	d104      	bne.n	8005372 <vTaskSwitchContext+0x8e>
 8005368:	693b      	ldr	r3, [r7, #16]
 800536a:	685b      	ldr	r3, [r3, #4]
 800536c:	685a      	ldr	r2, [r3, #4]
 800536e:	693b      	ldr	r3, [r7, #16]
 8005370:	605a      	str	r2, [r3, #4]
 8005372:	693b      	ldr	r3, [r7, #16]
 8005374:	685b      	ldr	r3, [r3, #4]
 8005376:	68db      	ldr	r3, [r3, #12]
 8005378:	4a07      	ldr	r2, [pc, #28]	@ (8005398 <vTaskSwitchContext+0xb4>)
 800537a:	6013      	str	r3, [r2, #0]
}
 800537c:	bf00      	nop
 800537e:	371c      	adds	r7, #28
 8005380:	46bd      	mov	sp, r7
 8005382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005386:	4770      	bx	lr
 8005388:	20000644 	.word	0x20000644
 800538c:	20000630 	.word	0x20000630
 8005390:	20000624 	.word	0x20000624
 8005394:	20000520 	.word	0x20000520
 8005398:	2000051c 	.word	0x2000051c

0800539c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b084      	sub	sp, #16
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
 80053a4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d10b      	bne.n	80053c4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80053ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053b0:	f383 8811 	msr	BASEPRI, r3
 80053b4:	f3bf 8f6f 	isb	sy
 80053b8:	f3bf 8f4f 	dsb	sy
 80053bc:	60fb      	str	r3, [r7, #12]
}
 80053be:	bf00      	nop
 80053c0:	bf00      	nop
 80053c2:	e7fd      	b.n	80053c0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80053c4:	4b07      	ldr	r3, [pc, #28]	@ (80053e4 <vTaskPlaceOnEventList+0x48>)
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	3318      	adds	r3, #24
 80053ca:	4619      	mov	r1, r3
 80053cc:	6878      	ldr	r0, [r7, #4]
 80053ce:	f7ff f80d 	bl	80043ec <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80053d2:	2101      	movs	r1, #1
 80053d4:	6838      	ldr	r0, [r7, #0]
 80053d6:	f000 fc5d 	bl	8005c94 <prvAddCurrentTaskToDelayedList>
}
 80053da:	bf00      	nop
 80053dc:	3710      	adds	r7, #16
 80053de:	46bd      	mov	sp, r7
 80053e0:	bd80      	pop	{r7, pc}
 80053e2:	bf00      	nop
 80053e4:	2000051c 	.word	0x2000051c

080053e8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b086      	sub	sp, #24
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	68db      	ldr	r3, [r3, #12]
 80053f4:	68db      	ldr	r3, [r3, #12]
 80053f6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80053f8:	693b      	ldr	r3, [r7, #16]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d10b      	bne.n	8005416 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80053fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005402:	f383 8811 	msr	BASEPRI, r3
 8005406:	f3bf 8f6f 	isb	sy
 800540a:	f3bf 8f4f 	dsb	sy
 800540e:	60fb      	str	r3, [r7, #12]
}
 8005410:	bf00      	nop
 8005412:	bf00      	nop
 8005414:	e7fd      	b.n	8005412 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005416:	693b      	ldr	r3, [r7, #16]
 8005418:	3318      	adds	r3, #24
 800541a:	4618      	mov	r0, r3
 800541c:	f7ff f81f 	bl	800445e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005420:	4b1d      	ldr	r3, [pc, #116]	@ (8005498 <xTaskRemoveFromEventList+0xb0>)
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d11c      	bne.n	8005462 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005428:	693b      	ldr	r3, [r7, #16]
 800542a:	3304      	adds	r3, #4
 800542c:	4618      	mov	r0, r3
 800542e:	f7ff f816 	bl	800445e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005432:	693b      	ldr	r3, [r7, #16]
 8005434:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005436:	2201      	movs	r2, #1
 8005438:	409a      	lsls	r2, r3
 800543a:	4b18      	ldr	r3, [pc, #96]	@ (800549c <xTaskRemoveFromEventList+0xb4>)
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	4313      	orrs	r3, r2
 8005440:	4a16      	ldr	r2, [pc, #88]	@ (800549c <xTaskRemoveFromEventList+0xb4>)
 8005442:	6013      	str	r3, [r2, #0]
 8005444:	693b      	ldr	r3, [r7, #16]
 8005446:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005448:	4613      	mov	r3, r2
 800544a:	009b      	lsls	r3, r3, #2
 800544c:	4413      	add	r3, r2
 800544e:	009b      	lsls	r3, r3, #2
 8005450:	4a13      	ldr	r2, [pc, #76]	@ (80054a0 <xTaskRemoveFromEventList+0xb8>)
 8005452:	441a      	add	r2, r3
 8005454:	693b      	ldr	r3, [r7, #16]
 8005456:	3304      	adds	r3, #4
 8005458:	4619      	mov	r1, r3
 800545a:	4610      	mov	r0, r2
 800545c:	f7fe ffa2 	bl	80043a4 <vListInsertEnd>
 8005460:	e005      	b.n	800546e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005462:	693b      	ldr	r3, [r7, #16]
 8005464:	3318      	adds	r3, #24
 8005466:	4619      	mov	r1, r3
 8005468:	480e      	ldr	r0, [pc, #56]	@ (80054a4 <xTaskRemoveFromEventList+0xbc>)
 800546a:	f7fe ff9b 	bl	80043a4 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800546e:	693b      	ldr	r3, [r7, #16]
 8005470:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005472:	4b0d      	ldr	r3, [pc, #52]	@ (80054a8 <xTaskRemoveFromEventList+0xc0>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005478:	429a      	cmp	r2, r3
 800547a:	d905      	bls.n	8005488 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800547c:	2301      	movs	r3, #1
 800547e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005480:	4b0a      	ldr	r3, [pc, #40]	@ (80054ac <xTaskRemoveFromEventList+0xc4>)
 8005482:	2201      	movs	r2, #1
 8005484:	601a      	str	r2, [r3, #0]
 8005486:	e001      	b.n	800548c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005488:	2300      	movs	r3, #0
 800548a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800548c:	697b      	ldr	r3, [r7, #20]
}
 800548e:	4618      	mov	r0, r3
 8005490:	3718      	adds	r7, #24
 8005492:	46bd      	mov	sp, r7
 8005494:	bd80      	pop	{r7, pc}
 8005496:	bf00      	nop
 8005498:	20000644 	.word	0x20000644
 800549c:	20000624 	.word	0x20000624
 80054a0:	20000520 	.word	0x20000520
 80054a4:	200005dc 	.word	0x200005dc
 80054a8:	2000051c 	.word	0x2000051c
 80054ac:	20000630 	.word	0x20000630

080054b0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80054b0:	b480      	push	{r7}
 80054b2:	b083      	sub	sp, #12
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80054b8:	4b06      	ldr	r3, [pc, #24]	@ (80054d4 <vTaskInternalSetTimeOutState+0x24>)
 80054ba:	681a      	ldr	r2, [r3, #0]
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80054c0:	4b05      	ldr	r3, [pc, #20]	@ (80054d8 <vTaskInternalSetTimeOutState+0x28>)
 80054c2:	681a      	ldr	r2, [r3, #0]
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	605a      	str	r2, [r3, #4]
}
 80054c8:	bf00      	nop
 80054ca:	370c      	adds	r7, #12
 80054cc:	46bd      	mov	sp, r7
 80054ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d2:	4770      	bx	lr
 80054d4:	20000634 	.word	0x20000634
 80054d8:	20000620 	.word	0x20000620

080054dc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b088      	sub	sp, #32
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
 80054e4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d10b      	bne.n	8005504 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80054ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054f0:	f383 8811 	msr	BASEPRI, r3
 80054f4:	f3bf 8f6f 	isb	sy
 80054f8:	f3bf 8f4f 	dsb	sy
 80054fc:	613b      	str	r3, [r7, #16]
}
 80054fe:	bf00      	nop
 8005500:	bf00      	nop
 8005502:	e7fd      	b.n	8005500 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d10b      	bne.n	8005522 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800550a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800550e:	f383 8811 	msr	BASEPRI, r3
 8005512:	f3bf 8f6f 	isb	sy
 8005516:	f3bf 8f4f 	dsb	sy
 800551a:	60fb      	str	r3, [r7, #12]
}
 800551c:	bf00      	nop
 800551e:	bf00      	nop
 8005520:	e7fd      	b.n	800551e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005522:	f000 fd51 	bl	8005fc8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005526:	4b1d      	ldr	r3, [pc, #116]	@ (800559c <xTaskCheckForTimeOut+0xc0>)
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	685b      	ldr	r3, [r3, #4]
 8005530:	69ba      	ldr	r2, [r7, #24]
 8005532:	1ad3      	subs	r3, r2, r3
 8005534:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800553e:	d102      	bne.n	8005546 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005540:	2300      	movs	r3, #0
 8005542:	61fb      	str	r3, [r7, #28]
 8005544:	e023      	b.n	800558e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681a      	ldr	r2, [r3, #0]
 800554a:	4b15      	ldr	r3, [pc, #84]	@ (80055a0 <xTaskCheckForTimeOut+0xc4>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	429a      	cmp	r2, r3
 8005550:	d007      	beq.n	8005562 <xTaskCheckForTimeOut+0x86>
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	685b      	ldr	r3, [r3, #4]
 8005556:	69ba      	ldr	r2, [r7, #24]
 8005558:	429a      	cmp	r2, r3
 800555a:	d302      	bcc.n	8005562 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800555c:	2301      	movs	r3, #1
 800555e:	61fb      	str	r3, [r7, #28]
 8005560:	e015      	b.n	800558e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	697a      	ldr	r2, [r7, #20]
 8005568:	429a      	cmp	r2, r3
 800556a:	d20b      	bcs.n	8005584 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	681a      	ldr	r2, [r3, #0]
 8005570:	697b      	ldr	r3, [r7, #20]
 8005572:	1ad2      	subs	r2, r2, r3
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005578:	6878      	ldr	r0, [r7, #4]
 800557a:	f7ff ff99 	bl	80054b0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800557e:	2300      	movs	r3, #0
 8005580:	61fb      	str	r3, [r7, #28]
 8005582:	e004      	b.n	800558e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	2200      	movs	r2, #0
 8005588:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800558a:	2301      	movs	r3, #1
 800558c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800558e:	f000 fd4d 	bl	800602c <vPortExitCritical>

	return xReturn;
 8005592:	69fb      	ldr	r3, [r7, #28]
}
 8005594:	4618      	mov	r0, r3
 8005596:	3720      	adds	r7, #32
 8005598:	46bd      	mov	sp, r7
 800559a:	bd80      	pop	{r7, pc}
 800559c:	20000620 	.word	0x20000620
 80055a0:	20000634 	.word	0x20000634

080055a4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80055a4:	b480      	push	{r7}
 80055a6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80055a8:	4b03      	ldr	r3, [pc, #12]	@ (80055b8 <vTaskMissedYield+0x14>)
 80055aa:	2201      	movs	r2, #1
 80055ac:	601a      	str	r2, [r3, #0]
}
 80055ae:	bf00      	nop
 80055b0:	46bd      	mov	sp, r7
 80055b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b6:	4770      	bx	lr
 80055b8:	20000630 	.word	0x20000630

080055bc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b082      	sub	sp, #8
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80055c4:	f000 f852 	bl	800566c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80055c8:	4b06      	ldr	r3, [pc, #24]	@ (80055e4 <prvIdleTask+0x28>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	2b01      	cmp	r3, #1
 80055ce:	d9f9      	bls.n	80055c4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80055d0:	4b05      	ldr	r3, [pc, #20]	@ (80055e8 <prvIdleTask+0x2c>)
 80055d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80055d6:	601a      	str	r2, [r3, #0]
 80055d8:	f3bf 8f4f 	dsb	sy
 80055dc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80055e0:	e7f0      	b.n	80055c4 <prvIdleTask+0x8>
 80055e2:	bf00      	nop
 80055e4:	20000520 	.word	0x20000520
 80055e8:	e000ed04 	.word	0xe000ed04

080055ec <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b082      	sub	sp, #8
 80055f0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80055f2:	2300      	movs	r3, #0
 80055f4:	607b      	str	r3, [r7, #4]
 80055f6:	e00c      	b.n	8005612 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80055f8:	687a      	ldr	r2, [r7, #4]
 80055fa:	4613      	mov	r3, r2
 80055fc:	009b      	lsls	r3, r3, #2
 80055fe:	4413      	add	r3, r2
 8005600:	009b      	lsls	r3, r3, #2
 8005602:	4a12      	ldr	r2, [pc, #72]	@ (800564c <prvInitialiseTaskLists+0x60>)
 8005604:	4413      	add	r3, r2
 8005606:	4618      	mov	r0, r3
 8005608:	f7fe fe9f 	bl	800434a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	3301      	adds	r3, #1
 8005610:	607b      	str	r3, [r7, #4]
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2b06      	cmp	r3, #6
 8005616:	d9ef      	bls.n	80055f8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005618:	480d      	ldr	r0, [pc, #52]	@ (8005650 <prvInitialiseTaskLists+0x64>)
 800561a:	f7fe fe96 	bl	800434a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800561e:	480d      	ldr	r0, [pc, #52]	@ (8005654 <prvInitialiseTaskLists+0x68>)
 8005620:	f7fe fe93 	bl	800434a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005624:	480c      	ldr	r0, [pc, #48]	@ (8005658 <prvInitialiseTaskLists+0x6c>)
 8005626:	f7fe fe90 	bl	800434a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800562a:	480c      	ldr	r0, [pc, #48]	@ (800565c <prvInitialiseTaskLists+0x70>)
 800562c:	f7fe fe8d 	bl	800434a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005630:	480b      	ldr	r0, [pc, #44]	@ (8005660 <prvInitialiseTaskLists+0x74>)
 8005632:	f7fe fe8a 	bl	800434a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005636:	4b0b      	ldr	r3, [pc, #44]	@ (8005664 <prvInitialiseTaskLists+0x78>)
 8005638:	4a05      	ldr	r2, [pc, #20]	@ (8005650 <prvInitialiseTaskLists+0x64>)
 800563a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800563c:	4b0a      	ldr	r3, [pc, #40]	@ (8005668 <prvInitialiseTaskLists+0x7c>)
 800563e:	4a05      	ldr	r2, [pc, #20]	@ (8005654 <prvInitialiseTaskLists+0x68>)
 8005640:	601a      	str	r2, [r3, #0]
}
 8005642:	bf00      	nop
 8005644:	3708      	adds	r7, #8
 8005646:	46bd      	mov	sp, r7
 8005648:	bd80      	pop	{r7, pc}
 800564a:	bf00      	nop
 800564c:	20000520 	.word	0x20000520
 8005650:	200005ac 	.word	0x200005ac
 8005654:	200005c0 	.word	0x200005c0
 8005658:	200005dc 	.word	0x200005dc
 800565c:	200005f0 	.word	0x200005f0
 8005660:	20000608 	.word	0x20000608
 8005664:	200005d4 	.word	0x200005d4
 8005668:	200005d8 	.word	0x200005d8

0800566c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800566c:	b580      	push	{r7, lr}
 800566e:	b082      	sub	sp, #8
 8005670:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005672:	e019      	b.n	80056a8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005674:	f000 fca8 	bl	8005fc8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005678:	4b10      	ldr	r3, [pc, #64]	@ (80056bc <prvCheckTasksWaitingTermination+0x50>)
 800567a:	68db      	ldr	r3, [r3, #12]
 800567c:	68db      	ldr	r3, [r3, #12]
 800567e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	3304      	adds	r3, #4
 8005684:	4618      	mov	r0, r3
 8005686:	f7fe feea 	bl	800445e <uxListRemove>
				--uxCurrentNumberOfTasks;
 800568a:	4b0d      	ldr	r3, [pc, #52]	@ (80056c0 <prvCheckTasksWaitingTermination+0x54>)
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	3b01      	subs	r3, #1
 8005690:	4a0b      	ldr	r2, [pc, #44]	@ (80056c0 <prvCheckTasksWaitingTermination+0x54>)
 8005692:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005694:	4b0b      	ldr	r3, [pc, #44]	@ (80056c4 <prvCheckTasksWaitingTermination+0x58>)
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	3b01      	subs	r3, #1
 800569a:	4a0a      	ldr	r2, [pc, #40]	@ (80056c4 <prvCheckTasksWaitingTermination+0x58>)
 800569c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800569e:	f000 fcc5 	bl	800602c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80056a2:	6878      	ldr	r0, [r7, #4]
 80056a4:	f000 f810 	bl	80056c8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80056a8:	4b06      	ldr	r3, [pc, #24]	@ (80056c4 <prvCheckTasksWaitingTermination+0x58>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d1e1      	bne.n	8005674 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80056b0:	bf00      	nop
 80056b2:	bf00      	nop
 80056b4:	3708      	adds	r7, #8
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bd80      	pop	{r7, pc}
 80056ba:	bf00      	nop
 80056bc:	200005f0 	.word	0x200005f0
 80056c0:	2000061c 	.word	0x2000061c
 80056c4:	20000604 	.word	0x20000604

080056c8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b084      	sub	sp, #16
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d108      	bne.n	80056ec <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056de:	4618      	mov	r0, r3
 80056e0:	f000 fe62 	bl	80063a8 <vPortFree>
				vPortFree( pxTCB );
 80056e4:	6878      	ldr	r0, [r7, #4]
 80056e6:	f000 fe5f 	bl	80063a8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80056ea:	e019      	b.n	8005720 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80056f2:	2b01      	cmp	r3, #1
 80056f4:	d103      	bne.n	80056fe <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80056f6:	6878      	ldr	r0, [r7, #4]
 80056f8:	f000 fe56 	bl	80063a8 <vPortFree>
	}
 80056fc:	e010      	b.n	8005720 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005704:	2b02      	cmp	r3, #2
 8005706:	d00b      	beq.n	8005720 <prvDeleteTCB+0x58>
	__asm volatile
 8005708:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800570c:	f383 8811 	msr	BASEPRI, r3
 8005710:	f3bf 8f6f 	isb	sy
 8005714:	f3bf 8f4f 	dsb	sy
 8005718:	60fb      	str	r3, [r7, #12]
}
 800571a:	bf00      	nop
 800571c:	bf00      	nop
 800571e:	e7fd      	b.n	800571c <prvDeleteTCB+0x54>
	}
 8005720:	bf00      	nop
 8005722:	3710      	adds	r7, #16
 8005724:	46bd      	mov	sp, r7
 8005726:	bd80      	pop	{r7, pc}

08005728 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005728:	b480      	push	{r7}
 800572a:	b083      	sub	sp, #12
 800572c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800572e:	4b0c      	ldr	r3, [pc, #48]	@ (8005760 <prvResetNextTaskUnblockTime+0x38>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d104      	bne.n	8005742 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005738:	4b0a      	ldr	r3, [pc, #40]	@ (8005764 <prvResetNextTaskUnblockTime+0x3c>)
 800573a:	f04f 32ff 	mov.w	r2, #4294967295
 800573e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005740:	e008      	b.n	8005754 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005742:	4b07      	ldr	r3, [pc, #28]	@ (8005760 <prvResetNextTaskUnblockTime+0x38>)
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	68db      	ldr	r3, [r3, #12]
 8005748:	68db      	ldr	r3, [r3, #12]
 800574a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	685b      	ldr	r3, [r3, #4]
 8005750:	4a04      	ldr	r2, [pc, #16]	@ (8005764 <prvResetNextTaskUnblockTime+0x3c>)
 8005752:	6013      	str	r3, [r2, #0]
}
 8005754:	bf00      	nop
 8005756:	370c      	adds	r7, #12
 8005758:	46bd      	mov	sp, r7
 800575a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575e:	4770      	bx	lr
 8005760:	200005d4 	.word	0x200005d4
 8005764:	2000063c 	.word	0x2000063c

08005768 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005768:	b480      	push	{r7}
 800576a:	b083      	sub	sp, #12
 800576c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800576e:	4b0b      	ldr	r3, [pc, #44]	@ (800579c <xTaskGetSchedulerState+0x34>)
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d102      	bne.n	800577c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005776:	2301      	movs	r3, #1
 8005778:	607b      	str	r3, [r7, #4]
 800577a:	e008      	b.n	800578e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800577c:	4b08      	ldr	r3, [pc, #32]	@ (80057a0 <xTaskGetSchedulerState+0x38>)
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	2b00      	cmp	r3, #0
 8005782:	d102      	bne.n	800578a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005784:	2302      	movs	r3, #2
 8005786:	607b      	str	r3, [r7, #4]
 8005788:	e001      	b.n	800578e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800578a:	2300      	movs	r3, #0
 800578c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800578e:	687b      	ldr	r3, [r7, #4]
	}
 8005790:	4618      	mov	r0, r3
 8005792:	370c      	adds	r7, #12
 8005794:	46bd      	mov	sp, r7
 8005796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579a:	4770      	bx	lr
 800579c:	20000628 	.word	0x20000628
 80057a0:	20000644 	.word	0x20000644

080057a4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b086      	sub	sp, #24
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80057b0:	2300      	movs	r3, #0
 80057b2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d070      	beq.n	800589c <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80057ba:	4b3b      	ldr	r3, [pc, #236]	@ (80058a8 <xTaskPriorityDisinherit+0x104>)
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	693a      	ldr	r2, [r7, #16]
 80057c0:	429a      	cmp	r2, r3
 80057c2:	d00b      	beq.n	80057dc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80057c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057c8:	f383 8811 	msr	BASEPRI, r3
 80057cc:	f3bf 8f6f 	isb	sy
 80057d0:	f3bf 8f4f 	dsb	sy
 80057d4:	60fb      	str	r3, [r7, #12]
}
 80057d6:	bf00      	nop
 80057d8:	bf00      	nop
 80057da:	e7fd      	b.n	80057d8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80057dc:	693b      	ldr	r3, [r7, #16]
 80057de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d10b      	bne.n	80057fc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80057e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057e8:	f383 8811 	msr	BASEPRI, r3
 80057ec:	f3bf 8f6f 	isb	sy
 80057f0:	f3bf 8f4f 	dsb	sy
 80057f4:	60bb      	str	r3, [r7, #8]
}
 80057f6:	bf00      	nop
 80057f8:	bf00      	nop
 80057fa:	e7fd      	b.n	80057f8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80057fc:	693b      	ldr	r3, [r7, #16]
 80057fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005800:	1e5a      	subs	r2, r3, #1
 8005802:	693b      	ldr	r3, [r7, #16]
 8005804:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005806:	693b      	ldr	r3, [r7, #16]
 8005808:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800580a:	693b      	ldr	r3, [r7, #16]
 800580c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800580e:	429a      	cmp	r2, r3
 8005810:	d044      	beq.n	800589c <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005812:	693b      	ldr	r3, [r7, #16]
 8005814:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005816:	2b00      	cmp	r3, #0
 8005818:	d140      	bne.n	800589c <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800581a:	693b      	ldr	r3, [r7, #16]
 800581c:	3304      	adds	r3, #4
 800581e:	4618      	mov	r0, r3
 8005820:	f7fe fe1d 	bl	800445e <uxListRemove>
 8005824:	4603      	mov	r3, r0
 8005826:	2b00      	cmp	r3, #0
 8005828:	d115      	bne.n	8005856 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800582a:	693b      	ldr	r3, [r7, #16]
 800582c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800582e:	491f      	ldr	r1, [pc, #124]	@ (80058ac <xTaskPriorityDisinherit+0x108>)
 8005830:	4613      	mov	r3, r2
 8005832:	009b      	lsls	r3, r3, #2
 8005834:	4413      	add	r3, r2
 8005836:	009b      	lsls	r3, r3, #2
 8005838:	440b      	add	r3, r1
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d10a      	bne.n	8005856 <xTaskPriorityDisinherit+0xb2>
 8005840:	693b      	ldr	r3, [r7, #16]
 8005842:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005844:	2201      	movs	r2, #1
 8005846:	fa02 f303 	lsl.w	r3, r2, r3
 800584a:	43da      	mvns	r2, r3
 800584c:	4b18      	ldr	r3, [pc, #96]	@ (80058b0 <xTaskPriorityDisinherit+0x10c>)
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	4013      	ands	r3, r2
 8005852:	4a17      	ldr	r2, [pc, #92]	@ (80058b0 <xTaskPriorityDisinherit+0x10c>)
 8005854:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005856:	693b      	ldr	r3, [r7, #16]
 8005858:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800585a:	693b      	ldr	r3, [r7, #16]
 800585c:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800585e:	693b      	ldr	r3, [r7, #16]
 8005860:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005862:	f1c3 0207 	rsb	r2, r3, #7
 8005866:	693b      	ldr	r3, [r7, #16]
 8005868:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800586a:	693b      	ldr	r3, [r7, #16]
 800586c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800586e:	2201      	movs	r2, #1
 8005870:	409a      	lsls	r2, r3
 8005872:	4b0f      	ldr	r3, [pc, #60]	@ (80058b0 <xTaskPriorityDisinherit+0x10c>)
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	4313      	orrs	r3, r2
 8005878:	4a0d      	ldr	r2, [pc, #52]	@ (80058b0 <xTaskPriorityDisinherit+0x10c>)
 800587a:	6013      	str	r3, [r2, #0]
 800587c:	693b      	ldr	r3, [r7, #16]
 800587e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005880:	4613      	mov	r3, r2
 8005882:	009b      	lsls	r3, r3, #2
 8005884:	4413      	add	r3, r2
 8005886:	009b      	lsls	r3, r3, #2
 8005888:	4a08      	ldr	r2, [pc, #32]	@ (80058ac <xTaskPriorityDisinherit+0x108>)
 800588a:	441a      	add	r2, r3
 800588c:	693b      	ldr	r3, [r7, #16]
 800588e:	3304      	adds	r3, #4
 8005890:	4619      	mov	r1, r3
 8005892:	4610      	mov	r0, r2
 8005894:	f7fe fd86 	bl	80043a4 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005898:	2301      	movs	r3, #1
 800589a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800589c:	697b      	ldr	r3, [r7, #20]
	}
 800589e:	4618      	mov	r0, r3
 80058a0:	3718      	adds	r7, #24
 80058a2:	46bd      	mov	sp, r7
 80058a4:	bd80      	pop	{r7, pc}
 80058a6:	bf00      	nop
 80058a8:	2000051c 	.word	0x2000051c
 80058ac:	20000520 	.word	0x20000520
 80058b0:	20000624 	.word	0x20000624

080058b4 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b086      	sub	sp, #24
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	60f8      	str	r0, [r7, #12]
 80058bc:	60b9      	str	r1, [r7, #8]
 80058be:	607a      	str	r2, [r7, #4]
 80058c0:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 80058c2:	f000 fb81 	bl	8005fc8 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80058c6:	4b26      	ldr	r3, [pc, #152]	@ (8005960 <xTaskNotifyWait+0xac>)
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80058ce:	b2db      	uxtb	r3, r3
 80058d0:	2b02      	cmp	r3, #2
 80058d2:	d01a      	beq.n	800590a <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 80058d4:	4b22      	ldr	r3, [pc, #136]	@ (8005960 <xTaskNotifyWait+0xac>)
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80058da:	68fa      	ldr	r2, [r7, #12]
 80058dc:	43d2      	mvns	r2, r2
 80058de:	400a      	ands	r2, r1
 80058e0:	64da      	str	r2, [r3, #76]	@ 0x4c

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80058e2:	4b1f      	ldr	r3, [pc, #124]	@ (8005960 <xTaskNotifyWait+0xac>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	2201      	movs	r2, #1
 80058e8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

				if( xTicksToWait > ( TickType_t ) 0 )
 80058ec:	683b      	ldr	r3, [r7, #0]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d00b      	beq.n	800590a <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80058f2:	2101      	movs	r1, #1
 80058f4:	6838      	ldr	r0, [r7, #0]
 80058f6:	f000 f9cd 	bl	8005c94 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 80058fa:	4b1a      	ldr	r3, [pc, #104]	@ (8005964 <xTaskNotifyWait+0xb0>)
 80058fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005900:	601a      	str	r2, [r3, #0]
 8005902:	f3bf 8f4f 	dsb	sy
 8005906:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800590a:	f000 fb8f 	bl	800602c <vPortExitCritical>

		taskENTER_CRITICAL();
 800590e:	f000 fb5b 	bl	8005fc8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d004      	beq.n	8005922 <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8005918:	4b11      	ldr	r3, [pc, #68]	@ (8005960 <xTaskNotifyWait+0xac>)
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8005922:	4b0f      	ldr	r3, [pc, #60]	@ (8005960 <xTaskNotifyWait+0xac>)
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800592a:	b2db      	uxtb	r3, r3
 800592c:	2b02      	cmp	r3, #2
 800592e:	d002      	beq.n	8005936 <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8005930:	2300      	movs	r3, #0
 8005932:	617b      	str	r3, [r7, #20]
 8005934:	e008      	b.n	8005948 <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8005936:	4b0a      	ldr	r3, [pc, #40]	@ (8005960 <xTaskNotifyWait+0xac>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800593c:	68ba      	ldr	r2, [r7, #8]
 800593e:	43d2      	mvns	r2, r2
 8005940:	400a      	ands	r2, r1
 8005942:	64da      	str	r2, [r3, #76]	@ 0x4c
				xReturn = pdTRUE;
 8005944:	2301      	movs	r3, #1
 8005946:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005948:	4b05      	ldr	r3, [pc, #20]	@ (8005960 <xTaskNotifyWait+0xac>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	2200      	movs	r2, #0
 800594e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
		}
		taskEXIT_CRITICAL();
 8005952:	f000 fb6b 	bl	800602c <vPortExitCritical>

		return xReturn;
 8005956:	697b      	ldr	r3, [r7, #20]
	}
 8005958:	4618      	mov	r0, r3
 800595a:	3718      	adds	r7, #24
 800595c:	46bd      	mov	sp, r7
 800595e:	bd80      	pop	{r7, pc}
 8005960:	2000051c 	.word	0x2000051c
 8005964:	e000ed04 	.word	0xe000ed04

08005968 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8005968:	b580      	push	{r7, lr}
 800596a:	b08a      	sub	sp, #40	@ 0x28
 800596c:	af00      	add	r7, sp, #0
 800596e:	60f8      	str	r0, [r7, #12]
 8005970:	60b9      	str	r1, [r7, #8]
 8005972:	603b      	str	r3, [r7, #0]
 8005974:	4613      	mov	r3, r2
 8005976:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8005978:	2301      	movs	r3, #1
 800597a:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d10b      	bne.n	800599a <xTaskGenericNotify+0x32>
	__asm volatile
 8005982:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005986:	f383 8811 	msr	BASEPRI, r3
 800598a:	f3bf 8f6f 	isb	sy
 800598e:	f3bf 8f4f 	dsb	sy
 8005992:	61bb      	str	r3, [r7, #24]
}
 8005994:	bf00      	nop
 8005996:	bf00      	nop
 8005998:	e7fd      	b.n	8005996 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800599e:	f000 fb13 	bl	8005fc8 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d003      	beq.n	80059b0 <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80059a8:	6a3b      	ldr	r3, [r7, #32]
 80059aa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80059b0:	6a3b      	ldr	r3, [r7, #32]
 80059b2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80059b6:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80059b8:	6a3b      	ldr	r3, [r7, #32]
 80059ba:	2202      	movs	r2, #2
 80059bc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

			switch( eAction )
 80059c0:	79fb      	ldrb	r3, [r7, #7]
 80059c2:	2b04      	cmp	r3, #4
 80059c4:	d827      	bhi.n	8005a16 <xTaskGenericNotify+0xae>
 80059c6:	a201      	add	r2, pc, #4	@ (adr r2, 80059cc <xTaskGenericNotify+0x64>)
 80059c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059cc:	08005a39 	.word	0x08005a39
 80059d0:	080059e1 	.word	0x080059e1
 80059d4:	080059ef 	.word	0x080059ef
 80059d8:	080059fb 	.word	0x080059fb
 80059dc:	08005a03 	.word	0x08005a03
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80059e0:	6a3b      	ldr	r3, [r7, #32]
 80059e2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80059e4:	68bb      	ldr	r3, [r7, #8]
 80059e6:	431a      	orrs	r2, r3
 80059e8:	6a3b      	ldr	r3, [r7, #32]
 80059ea:	64da      	str	r2, [r3, #76]	@ 0x4c
					break;
 80059ec:	e027      	b.n	8005a3e <xTaskGenericNotify+0xd6>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80059ee:	6a3b      	ldr	r3, [r7, #32]
 80059f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059f2:	1c5a      	adds	r2, r3, #1
 80059f4:	6a3b      	ldr	r3, [r7, #32]
 80059f6:	64da      	str	r2, [r3, #76]	@ 0x4c
					break;
 80059f8:	e021      	b.n	8005a3e <xTaskGenericNotify+0xd6>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80059fa:	6a3b      	ldr	r3, [r7, #32]
 80059fc:	68ba      	ldr	r2, [r7, #8]
 80059fe:	64da      	str	r2, [r3, #76]	@ 0x4c
					break;
 8005a00:	e01d      	b.n	8005a3e <xTaskGenericNotify+0xd6>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8005a02:	7ffb      	ldrb	r3, [r7, #31]
 8005a04:	2b02      	cmp	r3, #2
 8005a06:	d003      	beq.n	8005a10 <xTaskGenericNotify+0xa8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8005a08:	6a3b      	ldr	r3, [r7, #32]
 8005a0a:	68ba      	ldr	r2, [r7, #8]
 8005a0c:	64da      	str	r2, [r3, #76]	@ 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8005a0e:	e016      	b.n	8005a3e <xTaskGenericNotify+0xd6>
						xReturn = pdFAIL;
 8005a10:	2300      	movs	r3, #0
 8005a12:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 8005a14:	e013      	b.n	8005a3e <xTaskGenericNotify+0xd6>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8005a16:	6a3b      	ldr	r3, [r7, #32]
 8005a18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a1e:	d00d      	beq.n	8005a3c <xTaskGenericNotify+0xd4>
	__asm volatile
 8005a20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a24:	f383 8811 	msr	BASEPRI, r3
 8005a28:	f3bf 8f6f 	isb	sy
 8005a2c:	f3bf 8f4f 	dsb	sy
 8005a30:	617b      	str	r3, [r7, #20]
}
 8005a32:	bf00      	nop
 8005a34:	bf00      	nop
 8005a36:	e7fd      	b.n	8005a34 <xTaskGenericNotify+0xcc>
					break;
 8005a38:	bf00      	nop
 8005a3a:	e000      	b.n	8005a3e <xTaskGenericNotify+0xd6>

					break;
 8005a3c:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8005a3e:	7ffb      	ldrb	r3, [r7, #31]
 8005a40:	2b01      	cmp	r3, #1
 8005a42:	d13a      	bne.n	8005aba <xTaskGenericNotify+0x152>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005a44:	6a3b      	ldr	r3, [r7, #32]
 8005a46:	3304      	adds	r3, #4
 8005a48:	4618      	mov	r0, r3
 8005a4a:	f7fe fd08 	bl	800445e <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8005a4e:	6a3b      	ldr	r3, [r7, #32]
 8005a50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a52:	2201      	movs	r2, #1
 8005a54:	409a      	lsls	r2, r3
 8005a56:	4b1c      	ldr	r3, [pc, #112]	@ (8005ac8 <xTaskGenericNotify+0x160>)
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	4313      	orrs	r3, r2
 8005a5c:	4a1a      	ldr	r2, [pc, #104]	@ (8005ac8 <xTaskGenericNotify+0x160>)
 8005a5e:	6013      	str	r3, [r2, #0]
 8005a60:	6a3b      	ldr	r3, [r7, #32]
 8005a62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a64:	4613      	mov	r3, r2
 8005a66:	009b      	lsls	r3, r3, #2
 8005a68:	4413      	add	r3, r2
 8005a6a:	009b      	lsls	r3, r3, #2
 8005a6c:	4a17      	ldr	r2, [pc, #92]	@ (8005acc <xTaskGenericNotify+0x164>)
 8005a6e:	441a      	add	r2, r3
 8005a70:	6a3b      	ldr	r3, [r7, #32]
 8005a72:	3304      	adds	r3, #4
 8005a74:	4619      	mov	r1, r3
 8005a76:	4610      	mov	r0, r2
 8005a78:	f7fe fc94 	bl	80043a4 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8005a7c:	6a3b      	ldr	r3, [r7, #32]
 8005a7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d00b      	beq.n	8005a9c <xTaskGenericNotify+0x134>
	__asm volatile
 8005a84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a88:	f383 8811 	msr	BASEPRI, r3
 8005a8c:	f3bf 8f6f 	isb	sy
 8005a90:	f3bf 8f4f 	dsb	sy
 8005a94:	613b      	str	r3, [r7, #16]
}
 8005a96:	bf00      	nop
 8005a98:	bf00      	nop
 8005a9a:	e7fd      	b.n	8005a98 <xTaskGenericNotify+0x130>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005a9c:	6a3b      	ldr	r3, [r7, #32]
 8005a9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005aa0:	4b0b      	ldr	r3, [pc, #44]	@ (8005ad0 <xTaskGenericNotify+0x168>)
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005aa6:	429a      	cmp	r2, r3
 8005aa8:	d907      	bls.n	8005aba <xTaskGenericNotify+0x152>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8005aaa:	4b0a      	ldr	r3, [pc, #40]	@ (8005ad4 <xTaskGenericNotify+0x16c>)
 8005aac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ab0:	601a      	str	r2, [r3, #0]
 8005ab2:	f3bf 8f4f 	dsb	sy
 8005ab6:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8005aba:	f000 fab7 	bl	800602c <vPortExitCritical>

		return xReturn;
 8005abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	3728      	adds	r7, #40	@ 0x28
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	bd80      	pop	{r7, pc}
 8005ac8:	20000624 	.word	0x20000624
 8005acc:	20000520 	.word	0x20000520
 8005ad0:	2000051c 	.word	0x2000051c
 8005ad4:	e000ed04 	.word	0xe000ed04

08005ad8 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b08e      	sub	sp, #56	@ 0x38
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	60f8      	str	r0, [r7, #12]
 8005ae0:	60b9      	str	r1, [r7, #8]
 8005ae2:	603b      	str	r3, [r7, #0]
 8005ae4:	4613      	mov	r3, r2
 8005ae6:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8005ae8:	2301      	movs	r3, #1
 8005aea:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d10b      	bne.n	8005b0a <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 8005af2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005af6:	f383 8811 	msr	BASEPRI, r3
 8005afa:	f3bf 8f6f 	isb	sy
 8005afe:	f3bf 8f4f 	dsb	sy
 8005b02:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005b04:	bf00      	nop
 8005b06:	bf00      	nop
 8005b08:	e7fd      	b.n	8005b06 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005b0a:	f000 fb3d 	bl	8006188 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	633b      	str	r3, [r7, #48]	@ 0x30

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005b12:	f3ef 8211 	mrs	r2, BASEPRI
 8005b16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b1a:	f383 8811 	msr	BASEPRI, r3
 8005b1e:	f3bf 8f6f 	isb	sy
 8005b22:	f3bf 8f4f 	dsb	sy
 8005b26:	623a      	str	r2, [r7, #32]
 8005b28:	61fb      	str	r3, [r7, #28]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005b2a:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005b2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8005b2e:	683b      	ldr	r3, [r7, #0]
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d003      	beq.n	8005b3c <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8005b34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b36:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8005b3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b3e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005b42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8005b46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b48:	2202      	movs	r2, #2
 8005b4a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

			switch( eAction )
 8005b4e:	79fb      	ldrb	r3, [r7, #7]
 8005b50:	2b04      	cmp	r3, #4
 8005b52:	d829      	bhi.n	8005ba8 <xTaskGenericNotifyFromISR+0xd0>
 8005b54:	a201      	add	r2, pc, #4	@ (adr r2, 8005b5c <xTaskGenericNotifyFromISR+0x84>)
 8005b56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b5a:	bf00      	nop
 8005b5c:	08005bcb 	.word	0x08005bcb
 8005b60:	08005b71 	.word	0x08005b71
 8005b64:	08005b7f 	.word	0x08005b7f
 8005b68:	08005b8b 	.word	0x08005b8b
 8005b6c:	08005b93 	.word	0x08005b93
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8005b70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b72:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005b74:	68bb      	ldr	r3, [r7, #8]
 8005b76:	431a      	orrs	r2, r3
 8005b78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b7a:	64da      	str	r2, [r3, #76]	@ 0x4c
					break;
 8005b7c:	e028      	b.n	8005bd0 <xTaskGenericNotifyFromISR+0xf8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8005b7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b82:	1c5a      	adds	r2, r3, #1
 8005b84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b86:	64da      	str	r2, [r3, #76]	@ 0x4c
					break;
 8005b88:	e022      	b.n	8005bd0 <xTaskGenericNotifyFromISR+0xf8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8005b8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b8c:	68ba      	ldr	r2, [r7, #8]
 8005b8e:	64da      	str	r2, [r3, #76]	@ 0x4c
					break;
 8005b90:	e01e      	b.n	8005bd0 <xTaskGenericNotifyFromISR+0xf8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8005b92:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005b96:	2b02      	cmp	r3, #2
 8005b98:	d003      	beq.n	8005ba2 <xTaskGenericNotifyFromISR+0xca>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8005b9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b9c:	68ba      	ldr	r2, [r7, #8]
 8005b9e:	64da      	str	r2, [r3, #76]	@ 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8005ba0:	e016      	b.n	8005bd0 <xTaskGenericNotifyFromISR+0xf8>
						xReturn = pdFAIL;
 8005ba2:	2300      	movs	r3, #0
 8005ba4:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 8005ba6:	e013      	b.n	8005bd0 <xTaskGenericNotifyFromISR+0xf8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8005ba8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005baa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005bac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bb0:	d00d      	beq.n	8005bce <xTaskGenericNotifyFromISR+0xf6>
	__asm volatile
 8005bb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bb6:	f383 8811 	msr	BASEPRI, r3
 8005bba:	f3bf 8f6f 	isb	sy
 8005bbe:	f3bf 8f4f 	dsb	sy
 8005bc2:	61bb      	str	r3, [r7, #24]
}
 8005bc4:	bf00      	nop
 8005bc6:	bf00      	nop
 8005bc8:	e7fd      	b.n	8005bc6 <xTaskGenericNotifyFromISR+0xee>
					break;
 8005bca:	bf00      	nop
 8005bcc:	e000      	b.n	8005bd0 <xTaskGenericNotifyFromISR+0xf8>
					break;
 8005bce:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8005bd0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005bd4:	2b01      	cmp	r3, #1
 8005bd6:	d146      	bne.n	8005c66 <xTaskGenericNotifyFromISR+0x18e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8005bd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d00b      	beq.n	8005bf8 <xTaskGenericNotifyFromISR+0x120>
	__asm volatile
 8005be0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005be4:	f383 8811 	msr	BASEPRI, r3
 8005be8:	f3bf 8f6f 	isb	sy
 8005bec:	f3bf 8f4f 	dsb	sy
 8005bf0:	617b      	str	r3, [r7, #20]
}
 8005bf2:	bf00      	nop
 8005bf4:	bf00      	nop
 8005bf6:	e7fd      	b.n	8005bf4 <xTaskGenericNotifyFromISR+0x11c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005bf8:	4b20      	ldr	r3, [pc, #128]	@ (8005c7c <xTaskGenericNotifyFromISR+0x1a4>)
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d11c      	bne.n	8005c3a <xTaskGenericNotifyFromISR+0x162>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005c00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c02:	3304      	adds	r3, #4
 8005c04:	4618      	mov	r0, r3
 8005c06:	f7fe fc2a 	bl	800445e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c0e:	2201      	movs	r2, #1
 8005c10:	409a      	lsls	r2, r3
 8005c12:	4b1b      	ldr	r3, [pc, #108]	@ (8005c80 <xTaskGenericNotifyFromISR+0x1a8>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	4313      	orrs	r3, r2
 8005c18:	4a19      	ldr	r2, [pc, #100]	@ (8005c80 <xTaskGenericNotifyFromISR+0x1a8>)
 8005c1a:	6013      	str	r3, [r2, #0]
 8005c1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c20:	4613      	mov	r3, r2
 8005c22:	009b      	lsls	r3, r3, #2
 8005c24:	4413      	add	r3, r2
 8005c26:	009b      	lsls	r3, r3, #2
 8005c28:	4a16      	ldr	r2, [pc, #88]	@ (8005c84 <xTaskGenericNotifyFromISR+0x1ac>)
 8005c2a:	441a      	add	r2, r3
 8005c2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c2e:	3304      	adds	r3, #4
 8005c30:	4619      	mov	r1, r3
 8005c32:	4610      	mov	r0, r2
 8005c34:	f7fe fbb6 	bl	80043a4 <vListInsertEnd>
 8005c38:	e005      	b.n	8005c46 <xTaskGenericNotifyFromISR+0x16e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8005c3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c3c:	3318      	adds	r3, #24
 8005c3e:	4619      	mov	r1, r3
 8005c40:	4811      	ldr	r0, [pc, #68]	@ (8005c88 <xTaskGenericNotifyFromISR+0x1b0>)
 8005c42:	f7fe fbaf 	bl	80043a4 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005c46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c4a:	4b10      	ldr	r3, [pc, #64]	@ (8005c8c <xTaskGenericNotifyFromISR+0x1b4>)
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c50:	429a      	cmp	r2, r3
 8005c52:	d908      	bls.n	8005c66 <xTaskGenericNotifyFromISR+0x18e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8005c54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d002      	beq.n	8005c60 <xTaskGenericNotifyFromISR+0x188>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8005c5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c5c:	2201      	movs	r2, #1
 8005c5e:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8005c60:	4b0b      	ldr	r3, [pc, #44]	@ (8005c90 <xTaskGenericNotifyFromISR+0x1b8>)
 8005c62:	2201      	movs	r2, #1
 8005c64:	601a      	str	r2, [r3, #0]
 8005c66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c68:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005c6a:	693b      	ldr	r3, [r7, #16]
 8005c6c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005c70:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8005c72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8005c74:	4618      	mov	r0, r3
 8005c76:	3738      	adds	r7, #56	@ 0x38
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	bd80      	pop	{r7, pc}
 8005c7c:	20000644 	.word	0x20000644
 8005c80:	20000624 	.word	0x20000624
 8005c84:	20000520 	.word	0x20000520
 8005c88:	200005dc 	.word	0x200005dc
 8005c8c:	2000051c 	.word	0x2000051c
 8005c90:	20000630 	.word	0x20000630

08005c94 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b084      	sub	sp, #16
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
 8005c9c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005c9e:	4b29      	ldr	r3, [pc, #164]	@ (8005d44 <prvAddCurrentTaskToDelayedList+0xb0>)
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005ca4:	4b28      	ldr	r3, [pc, #160]	@ (8005d48 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	3304      	adds	r3, #4
 8005caa:	4618      	mov	r0, r3
 8005cac:	f7fe fbd7 	bl	800445e <uxListRemove>
 8005cb0:	4603      	mov	r3, r0
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d10b      	bne.n	8005cce <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005cb6:	4b24      	ldr	r3, [pc, #144]	@ (8005d48 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cbc:	2201      	movs	r2, #1
 8005cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8005cc2:	43da      	mvns	r2, r3
 8005cc4:	4b21      	ldr	r3, [pc, #132]	@ (8005d4c <prvAddCurrentTaskToDelayedList+0xb8>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	4013      	ands	r3, r2
 8005cca:	4a20      	ldr	r2, [pc, #128]	@ (8005d4c <prvAddCurrentTaskToDelayedList+0xb8>)
 8005ccc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cd4:	d10a      	bne.n	8005cec <prvAddCurrentTaskToDelayedList+0x58>
 8005cd6:	683b      	ldr	r3, [r7, #0]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d007      	beq.n	8005cec <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005cdc:	4b1a      	ldr	r3, [pc, #104]	@ (8005d48 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	3304      	adds	r3, #4
 8005ce2:	4619      	mov	r1, r3
 8005ce4:	481a      	ldr	r0, [pc, #104]	@ (8005d50 <prvAddCurrentTaskToDelayedList+0xbc>)
 8005ce6:	f7fe fb5d 	bl	80043a4 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005cea:	e026      	b.n	8005d3a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005cec:	68fa      	ldr	r2, [r7, #12]
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	4413      	add	r3, r2
 8005cf2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005cf4:	4b14      	ldr	r3, [pc, #80]	@ (8005d48 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	68ba      	ldr	r2, [r7, #8]
 8005cfa:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005cfc:	68ba      	ldr	r2, [r7, #8]
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	429a      	cmp	r2, r3
 8005d02:	d209      	bcs.n	8005d18 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005d04:	4b13      	ldr	r3, [pc, #76]	@ (8005d54 <prvAddCurrentTaskToDelayedList+0xc0>)
 8005d06:	681a      	ldr	r2, [r3, #0]
 8005d08:	4b0f      	ldr	r3, [pc, #60]	@ (8005d48 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	3304      	adds	r3, #4
 8005d0e:	4619      	mov	r1, r3
 8005d10:	4610      	mov	r0, r2
 8005d12:	f7fe fb6b 	bl	80043ec <vListInsert>
}
 8005d16:	e010      	b.n	8005d3a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005d18:	4b0f      	ldr	r3, [pc, #60]	@ (8005d58 <prvAddCurrentTaskToDelayedList+0xc4>)
 8005d1a:	681a      	ldr	r2, [r3, #0]
 8005d1c:	4b0a      	ldr	r3, [pc, #40]	@ (8005d48 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	3304      	adds	r3, #4
 8005d22:	4619      	mov	r1, r3
 8005d24:	4610      	mov	r0, r2
 8005d26:	f7fe fb61 	bl	80043ec <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8005d5c <prvAddCurrentTaskToDelayedList+0xc8>)
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	68ba      	ldr	r2, [r7, #8]
 8005d30:	429a      	cmp	r2, r3
 8005d32:	d202      	bcs.n	8005d3a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005d34:	4a09      	ldr	r2, [pc, #36]	@ (8005d5c <prvAddCurrentTaskToDelayedList+0xc8>)
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	6013      	str	r3, [r2, #0]
}
 8005d3a:	bf00      	nop
 8005d3c:	3710      	adds	r7, #16
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	bd80      	pop	{r7, pc}
 8005d42:	bf00      	nop
 8005d44:	20000620 	.word	0x20000620
 8005d48:	2000051c 	.word	0x2000051c
 8005d4c:	20000624 	.word	0x20000624
 8005d50:	20000608 	.word	0x20000608
 8005d54:	200005d8 	.word	0x200005d8
 8005d58:	200005d4 	.word	0x200005d4
 8005d5c:	2000063c 	.word	0x2000063c

08005d60 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005d60:	b480      	push	{r7}
 8005d62:	b085      	sub	sp, #20
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	60f8      	str	r0, [r7, #12]
 8005d68:	60b9      	str	r1, [r7, #8]
 8005d6a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	3b04      	subs	r3, #4
 8005d70:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005d78:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	3b04      	subs	r3, #4
 8005d7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005d80:	68bb      	ldr	r3, [r7, #8]
 8005d82:	f023 0201 	bic.w	r2, r3, #1
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	3b04      	subs	r3, #4
 8005d8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005d90:	4a0c      	ldr	r2, [pc, #48]	@ (8005dc4 <pxPortInitialiseStack+0x64>)
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	3b14      	subs	r3, #20
 8005d9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005d9c:	687a      	ldr	r2, [r7, #4]
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	3b04      	subs	r3, #4
 8005da6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	f06f 0202 	mvn.w	r2, #2
 8005dae:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	3b20      	subs	r3, #32
 8005db4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005db6:	68fb      	ldr	r3, [r7, #12]
}
 8005db8:	4618      	mov	r0, r3
 8005dba:	3714      	adds	r7, #20
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc2:	4770      	bx	lr
 8005dc4:	08005dc9 	.word	0x08005dc9

08005dc8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b085      	sub	sp, #20
 8005dcc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005dce:	2300      	movs	r3, #0
 8005dd0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005dd2:	4b13      	ldr	r3, [pc, #76]	@ (8005e20 <prvTaskExitError+0x58>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dda:	d00b      	beq.n	8005df4 <prvTaskExitError+0x2c>
	__asm volatile
 8005ddc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005de0:	f383 8811 	msr	BASEPRI, r3
 8005de4:	f3bf 8f6f 	isb	sy
 8005de8:	f3bf 8f4f 	dsb	sy
 8005dec:	60fb      	str	r3, [r7, #12]
}
 8005dee:	bf00      	nop
 8005df0:	bf00      	nop
 8005df2:	e7fd      	b.n	8005df0 <prvTaskExitError+0x28>
	__asm volatile
 8005df4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005df8:	f383 8811 	msr	BASEPRI, r3
 8005dfc:	f3bf 8f6f 	isb	sy
 8005e00:	f3bf 8f4f 	dsb	sy
 8005e04:	60bb      	str	r3, [r7, #8]
}
 8005e06:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005e08:	bf00      	nop
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d0fc      	beq.n	8005e0a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005e10:	bf00      	nop
 8005e12:	bf00      	nop
 8005e14:	3714      	adds	r7, #20
 8005e16:	46bd      	mov	sp, r7
 8005e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1c:	4770      	bx	lr
 8005e1e:	bf00      	nop
 8005e20:	20000194 	.word	0x20000194
	...

08005e30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005e30:	4b07      	ldr	r3, [pc, #28]	@ (8005e50 <pxCurrentTCBConst2>)
 8005e32:	6819      	ldr	r1, [r3, #0]
 8005e34:	6808      	ldr	r0, [r1, #0]
 8005e36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e3a:	f380 8809 	msr	PSP, r0
 8005e3e:	f3bf 8f6f 	isb	sy
 8005e42:	f04f 0000 	mov.w	r0, #0
 8005e46:	f380 8811 	msr	BASEPRI, r0
 8005e4a:	4770      	bx	lr
 8005e4c:	f3af 8000 	nop.w

08005e50 <pxCurrentTCBConst2>:
 8005e50:	2000051c 	.word	0x2000051c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005e54:	bf00      	nop
 8005e56:	bf00      	nop

08005e58 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005e58:	4808      	ldr	r0, [pc, #32]	@ (8005e7c <prvPortStartFirstTask+0x24>)
 8005e5a:	6800      	ldr	r0, [r0, #0]
 8005e5c:	6800      	ldr	r0, [r0, #0]
 8005e5e:	f380 8808 	msr	MSP, r0
 8005e62:	f04f 0000 	mov.w	r0, #0
 8005e66:	f380 8814 	msr	CONTROL, r0
 8005e6a:	b662      	cpsie	i
 8005e6c:	b661      	cpsie	f
 8005e6e:	f3bf 8f4f 	dsb	sy
 8005e72:	f3bf 8f6f 	isb	sy
 8005e76:	df00      	svc	0
 8005e78:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005e7a:	bf00      	nop
 8005e7c:	e000ed08 	.word	0xe000ed08

08005e80 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	b086      	sub	sp, #24
 8005e84:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005e86:	4b47      	ldr	r3, [pc, #284]	@ (8005fa4 <xPortStartScheduler+0x124>)
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	4a47      	ldr	r2, [pc, #284]	@ (8005fa8 <xPortStartScheduler+0x128>)
 8005e8c:	4293      	cmp	r3, r2
 8005e8e:	d10b      	bne.n	8005ea8 <xPortStartScheduler+0x28>
	__asm volatile
 8005e90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e94:	f383 8811 	msr	BASEPRI, r3
 8005e98:	f3bf 8f6f 	isb	sy
 8005e9c:	f3bf 8f4f 	dsb	sy
 8005ea0:	60fb      	str	r3, [r7, #12]
}
 8005ea2:	bf00      	nop
 8005ea4:	bf00      	nop
 8005ea6:	e7fd      	b.n	8005ea4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005ea8:	4b3e      	ldr	r3, [pc, #248]	@ (8005fa4 <xPortStartScheduler+0x124>)
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	4a3f      	ldr	r2, [pc, #252]	@ (8005fac <xPortStartScheduler+0x12c>)
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	d10b      	bne.n	8005eca <xPortStartScheduler+0x4a>
	__asm volatile
 8005eb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eb6:	f383 8811 	msr	BASEPRI, r3
 8005eba:	f3bf 8f6f 	isb	sy
 8005ebe:	f3bf 8f4f 	dsb	sy
 8005ec2:	613b      	str	r3, [r7, #16]
}
 8005ec4:	bf00      	nop
 8005ec6:	bf00      	nop
 8005ec8:	e7fd      	b.n	8005ec6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005eca:	4b39      	ldr	r3, [pc, #228]	@ (8005fb0 <xPortStartScheduler+0x130>)
 8005ecc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005ece:	697b      	ldr	r3, [r7, #20]
 8005ed0:	781b      	ldrb	r3, [r3, #0]
 8005ed2:	b2db      	uxtb	r3, r3
 8005ed4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005ed6:	697b      	ldr	r3, [r7, #20]
 8005ed8:	22ff      	movs	r2, #255	@ 0xff
 8005eda:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005edc:	697b      	ldr	r3, [r7, #20]
 8005ede:	781b      	ldrb	r3, [r3, #0]
 8005ee0:	b2db      	uxtb	r3, r3
 8005ee2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005ee4:	78fb      	ldrb	r3, [r7, #3]
 8005ee6:	b2db      	uxtb	r3, r3
 8005ee8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005eec:	b2da      	uxtb	r2, r3
 8005eee:	4b31      	ldr	r3, [pc, #196]	@ (8005fb4 <xPortStartScheduler+0x134>)
 8005ef0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005ef2:	4b31      	ldr	r3, [pc, #196]	@ (8005fb8 <xPortStartScheduler+0x138>)
 8005ef4:	2207      	movs	r2, #7
 8005ef6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005ef8:	e009      	b.n	8005f0e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8005efa:	4b2f      	ldr	r3, [pc, #188]	@ (8005fb8 <xPortStartScheduler+0x138>)
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	3b01      	subs	r3, #1
 8005f00:	4a2d      	ldr	r2, [pc, #180]	@ (8005fb8 <xPortStartScheduler+0x138>)
 8005f02:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005f04:	78fb      	ldrb	r3, [r7, #3]
 8005f06:	b2db      	uxtb	r3, r3
 8005f08:	005b      	lsls	r3, r3, #1
 8005f0a:	b2db      	uxtb	r3, r3
 8005f0c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005f0e:	78fb      	ldrb	r3, [r7, #3]
 8005f10:	b2db      	uxtb	r3, r3
 8005f12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f16:	2b80      	cmp	r3, #128	@ 0x80
 8005f18:	d0ef      	beq.n	8005efa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005f1a:	4b27      	ldr	r3, [pc, #156]	@ (8005fb8 <xPortStartScheduler+0x138>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f1c3 0307 	rsb	r3, r3, #7
 8005f22:	2b04      	cmp	r3, #4
 8005f24:	d00b      	beq.n	8005f3e <xPortStartScheduler+0xbe>
	__asm volatile
 8005f26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f2a:	f383 8811 	msr	BASEPRI, r3
 8005f2e:	f3bf 8f6f 	isb	sy
 8005f32:	f3bf 8f4f 	dsb	sy
 8005f36:	60bb      	str	r3, [r7, #8]
}
 8005f38:	bf00      	nop
 8005f3a:	bf00      	nop
 8005f3c:	e7fd      	b.n	8005f3a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005f3e:	4b1e      	ldr	r3, [pc, #120]	@ (8005fb8 <xPortStartScheduler+0x138>)
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	021b      	lsls	r3, r3, #8
 8005f44:	4a1c      	ldr	r2, [pc, #112]	@ (8005fb8 <xPortStartScheduler+0x138>)
 8005f46:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005f48:	4b1b      	ldr	r3, [pc, #108]	@ (8005fb8 <xPortStartScheduler+0x138>)
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005f50:	4a19      	ldr	r2, [pc, #100]	@ (8005fb8 <xPortStartScheduler+0x138>)
 8005f52:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	b2da      	uxtb	r2, r3
 8005f58:	697b      	ldr	r3, [r7, #20]
 8005f5a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005f5c:	4b17      	ldr	r3, [pc, #92]	@ (8005fbc <xPortStartScheduler+0x13c>)
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	4a16      	ldr	r2, [pc, #88]	@ (8005fbc <xPortStartScheduler+0x13c>)
 8005f62:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005f66:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005f68:	4b14      	ldr	r3, [pc, #80]	@ (8005fbc <xPortStartScheduler+0x13c>)
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	4a13      	ldr	r2, [pc, #76]	@ (8005fbc <xPortStartScheduler+0x13c>)
 8005f6e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005f72:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005f74:	f000 f8da 	bl	800612c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005f78:	4b11      	ldr	r3, [pc, #68]	@ (8005fc0 <xPortStartScheduler+0x140>)
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005f7e:	f000 f8f9 	bl	8006174 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005f82:	4b10      	ldr	r3, [pc, #64]	@ (8005fc4 <xPortStartScheduler+0x144>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	4a0f      	ldr	r2, [pc, #60]	@ (8005fc4 <xPortStartScheduler+0x144>)
 8005f88:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8005f8c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005f8e:	f7ff ff63 	bl	8005e58 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005f92:	f7ff f9a7 	bl	80052e4 <vTaskSwitchContext>
	prvTaskExitError();
 8005f96:	f7ff ff17 	bl	8005dc8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005f9a:	2300      	movs	r3, #0
}
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	3718      	adds	r7, #24
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	bd80      	pop	{r7, pc}
 8005fa4:	e000ed00 	.word	0xe000ed00
 8005fa8:	410fc271 	.word	0x410fc271
 8005fac:	410fc270 	.word	0x410fc270
 8005fb0:	e000e400 	.word	0xe000e400
 8005fb4:	20000648 	.word	0x20000648
 8005fb8:	2000064c 	.word	0x2000064c
 8005fbc:	e000ed20 	.word	0xe000ed20
 8005fc0:	20000194 	.word	0x20000194
 8005fc4:	e000ef34 	.word	0xe000ef34

08005fc8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005fc8:	b480      	push	{r7}
 8005fca:	b083      	sub	sp, #12
 8005fcc:	af00      	add	r7, sp, #0
	__asm volatile
 8005fce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fd2:	f383 8811 	msr	BASEPRI, r3
 8005fd6:	f3bf 8f6f 	isb	sy
 8005fda:	f3bf 8f4f 	dsb	sy
 8005fde:	607b      	str	r3, [r7, #4]
}
 8005fe0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005fe2:	4b10      	ldr	r3, [pc, #64]	@ (8006024 <vPortEnterCritical+0x5c>)
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	3301      	adds	r3, #1
 8005fe8:	4a0e      	ldr	r2, [pc, #56]	@ (8006024 <vPortEnterCritical+0x5c>)
 8005fea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005fec:	4b0d      	ldr	r3, [pc, #52]	@ (8006024 <vPortEnterCritical+0x5c>)
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	2b01      	cmp	r3, #1
 8005ff2:	d110      	bne.n	8006016 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005ff4:	4b0c      	ldr	r3, [pc, #48]	@ (8006028 <vPortEnterCritical+0x60>)
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	b2db      	uxtb	r3, r3
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d00b      	beq.n	8006016 <vPortEnterCritical+0x4e>
	__asm volatile
 8005ffe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006002:	f383 8811 	msr	BASEPRI, r3
 8006006:	f3bf 8f6f 	isb	sy
 800600a:	f3bf 8f4f 	dsb	sy
 800600e:	603b      	str	r3, [r7, #0]
}
 8006010:	bf00      	nop
 8006012:	bf00      	nop
 8006014:	e7fd      	b.n	8006012 <vPortEnterCritical+0x4a>
	}
}
 8006016:	bf00      	nop
 8006018:	370c      	adds	r7, #12
 800601a:	46bd      	mov	sp, r7
 800601c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006020:	4770      	bx	lr
 8006022:	bf00      	nop
 8006024:	20000194 	.word	0x20000194
 8006028:	e000ed04 	.word	0xe000ed04

0800602c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800602c:	b480      	push	{r7}
 800602e:	b083      	sub	sp, #12
 8006030:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006032:	4b12      	ldr	r3, [pc, #72]	@ (800607c <vPortExitCritical+0x50>)
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d10b      	bne.n	8006052 <vPortExitCritical+0x26>
	__asm volatile
 800603a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800603e:	f383 8811 	msr	BASEPRI, r3
 8006042:	f3bf 8f6f 	isb	sy
 8006046:	f3bf 8f4f 	dsb	sy
 800604a:	607b      	str	r3, [r7, #4]
}
 800604c:	bf00      	nop
 800604e:	bf00      	nop
 8006050:	e7fd      	b.n	800604e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006052:	4b0a      	ldr	r3, [pc, #40]	@ (800607c <vPortExitCritical+0x50>)
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	3b01      	subs	r3, #1
 8006058:	4a08      	ldr	r2, [pc, #32]	@ (800607c <vPortExitCritical+0x50>)
 800605a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800605c:	4b07      	ldr	r3, [pc, #28]	@ (800607c <vPortExitCritical+0x50>)
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	2b00      	cmp	r3, #0
 8006062:	d105      	bne.n	8006070 <vPortExitCritical+0x44>
 8006064:	2300      	movs	r3, #0
 8006066:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	f383 8811 	msr	BASEPRI, r3
}
 800606e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006070:	bf00      	nop
 8006072:	370c      	adds	r7, #12
 8006074:	46bd      	mov	sp, r7
 8006076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607a:	4770      	bx	lr
 800607c:	20000194 	.word	0x20000194

08006080 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006080:	f3ef 8009 	mrs	r0, PSP
 8006084:	f3bf 8f6f 	isb	sy
 8006088:	4b15      	ldr	r3, [pc, #84]	@ (80060e0 <pxCurrentTCBConst>)
 800608a:	681a      	ldr	r2, [r3, #0]
 800608c:	f01e 0f10 	tst.w	lr, #16
 8006090:	bf08      	it	eq
 8006092:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006096:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800609a:	6010      	str	r0, [r2, #0]
 800609c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80060a0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80060a4:	f380 8811 	msr	BASEPRI, r0
 80060a8:	f3bf 8f4f 	dsb	sy
 80060ac:	f3bf 8f6f 	isb	sy
 80060b0:	f7ff f918 	bl	80052e4 <vTaskSwitchContext>
 80060b4:	f04f 0000 	mov.w	r0, #0
 80060b8:	f380 8811 	msr	BASEPRI, r0
 80060bc:	bc09      	pop	{r0, r3}
 80060be:	6819      	ldr	r1, [r3, #0]
 80060c0:	6808      	ldr	r0, [r1, #0]
 80060c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060c6:	f01e 0f10 	tst.w	lr, #16
 80060ca:	bf08      	it	eq
 80060cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80060d0:	f380 8809 	msr	PSP, r0
 80060d4:	f3bf 8f6f 	isb	sy
 80060d8:	4770      	bx	lr
 80060da:	bf00      	nop
 80060dc:	f3af 8000 	nop.w

080060e0 <pxCurrentTCBConst>:
 80060e0:	2000051c 	.word	0x2000051c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80060e4:	bf00      	nop
 80060e6:	bf00      	nop

080060e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b082      	sub	sp, #8
 80060ec:	af00      	add	r7, sp, #0
	__asm volatile
 80060ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060f2:	f383 8811 	msr	BASEPRI, r3
 80060f6:	f3bf 8f6f 	isb	sy
 80060fa:	f3bf 8f4f 	dsb	sy
 80060fe:	607b      	str	r3, [r7, #4]
}
 8006100:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006102:	f7ff f835 	bl	8005170 <xTaskIncrementTick>
 8006106:	4603      	mov	r3, r0
 8006108:	2b00      	cmp	r3, #0
 800610a:	d003      	beq.n	8006114 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800610c:	4b06      	ldr	r3, [pc, #24]	@ (8006128 <xPortSysTickHandler+0x40>)
 800610e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006112:	601a      	str	r2, [r3, #0]
 8006114:	2300      	movs	r3, #0
 8006116:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	f383 8811 	msr	BASEPRI, r3
}
 800611e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006120:	bf00      	nop
 8006122:	3708      	adds	r7, #8
 8006124:	46bd      	mov	sp, r7
 8006126:	bd80      	pop	{r7, pc}
 8006128:	e000ed04 	.word	0xe000ed04

0800612c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800612c:	b480      	push	{r7}
 800612e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006130:	4b0b      	ldr	r3, [pc, #44]	@ (8006160 <vPortSetupTimerInterrupt+0x34>)
 8006132:	2200      	movs	r2, #0
 8006134:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006136:	4b0b      	ldr	r3, [pc, #44]	@ (8006164 <vPortSetupTimerInterrupt+0x38>)
 8006138:	2200      	movs	r2, #0
 800613a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800613c:	4b0a      	ldr	r3, [pc, #40]	@ (8006168 <vPortSetupTimerInterrupt+0x3c>)
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	4a0a      	ldr	r2, [pc, #40]	@ (800616c <vPortSetupTimerInterrupt+0x40>)
 8006142:	fba2 2303 	umull	r2, r3, r2, r3
 8006146:	099b      	lsrs	r3, r3, #6
 8006148:	4a09      	ldr	r2, [pc, #36]	@ (8006170 <vPortSetupTimerInterrupt+0x44>)
 800614a:	3b01      	subs	r3, #1
 800614c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800614e:	4b04      	ldr	r3, [pc, #16]	@ (8006160 <vPortSetupTimerInterrupt+0x34>)
 8006150:	2207      	movs	r2, #7
 8006152:	601a      	str	r2, [r3, #0]
}
 8006154:	bf00      	nop
 8006156:	46bd      	mov	sp, r7
 8006158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615c:	4770      	bx	lr
 800615e:	bf00      	nop
 8006160:	e000e010 	.word	0xe000e010
 8006164:	e000e018 	.word	0xe000e018
 8006168:	20000188 	.word	0x20000188
 800616c:	10624dd3 	.word	0x10624dd3
 8006170:	e000e014 	.word	0xe000e014

08006174 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006174:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006184 <vPortEnableVFP+0x10>
 8006178:	6801      	ldr	r1, [r0, #0]
 800617a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800617e:	6001      	str	r1, [r0, #0]
 8006180:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006182:	bf00      	nop
 8006184:	e000ed88 	.word	0xe000ed88

08006188 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006188:	b480      	push	{r7}
 800618a:	b085      	sub	sp, #20
 800618c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800618e:	f3ef 8305 	mrs	r3, IPSR
 8006192:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	2b0f      	cmp	r3, #15
 8006198:	d915      	bls.n	80061c6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800619a:	4a18      	ldr	r2, [pc, #96]	@ (80061fc <vPortValidateInterruptPriority+0x74>)
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	4413      	add	r3, r2
 80061a0:	781b      	ldrb	r3, [r3, #0]
 80061a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80061a4:	4b16      	ldr	r3, [pc, #88]	@ (8006200 <vPortValidateInterruptPriority+0x78>)
 80061a6:	781b      	ldrb	r3, [r3, #0]
 80061a8:	7afa      	ldrb	r2, [r7, #11]
 80061aa:	429a      	cmp	r2, r3
 80061ac:	d20b      	bcs.n	80061c6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80061ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061b2:	f383 8811 	msr	BASEPRI, r3
 80061b6:	f3bf 8f6f 	isb	sy
 80061ba:	f3bf 8f4f 	dsb	sy
 80061be:	607b      	str	r3, [r7, #4]
}
 80061c0:	bf00      	nop
 80061c2:	bf00      	nop
 80061c4:	e7fd      	b.n	80061c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80061c6:	4b0f      	ldr	r3, [pc, #60]	@ (8006204 <vPortValidateInterruptPriority+0x7c>)
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80061ce:	4b0e      	ldr	r3, [pc, #56]	@ (8006208 <vPortValidateInterruptPriority+0x80>)
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	429a      	cmp	r2, r3
 80061d4:	d90b      	bls.n	80061ee <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80061d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061da:	f383 8811 	msr	BASEPRI, r3
 80061de:	f3bf 8f6f 	isb	sy
 80061e2:	f3bf 8f4f 	dsb	sy
 80061e6:	603b      	str	r3, [r7, #0]
}
 80061e8:	bf00      	nop
 80061ea:	bf00      	nop
 80061ec:	e7fd      	b.n	80061ea <vPortValidateInterruptPriority+0x62>
	}
 80061ee:	bf00      	nop
 80061f0:	3714      	adds	r7, #20
 80061f2:	46bd      	mov	sp, r7
 80061f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f8:	4770      	bx	lr
 80061fa:	bf00      	nop
 80061fc:	e000e3f0 	.word	0xe000e3f0
 8006200:	20000648 	.word	0x20000648
 8006204:	e000ed0c 	.word	0xe000ed0c
 8006208:	2000064c 	.word	0x2000064c

0800620c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800620c:	b580      	push	{r7, lr}
 800620e:	b08a      	sub	sp, #40	@ 0x28
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006214:	2300      	movs	r3, #0
 8006216:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006218:	f7fe fefe 	bl	8005018 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800621c:	4b5c      	ldr	r3, [pc, #368]	@ (8006390 <pvPortMalloc+0x184>)
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d101      	bne.n	8006228 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006224:	f000 f924 	bl	8006470 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006228:	4b5a      	ldr	r3, [pc, #360]	@ (8006394 <pvPortMalloc+0x188>)
 800622a:	681a      	ldr	r2, [r3, #0]
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	4013      	ands	r3, r2
 8006230:	2b00      	cmp	r3, #0
 8006232:	f040 8095 	bne.w	8006360 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	2b00      	cmp	r3, #0
 800623a:	d01e      	beq.n	800627a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800623c:	2208      	movs	r2, #8
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	4413      	add	r3, r2
 8006242:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	f003 0307 	and.w	r3, r3, #7
 800624a:	2b00      	cmp	r3, #0
 800624c:	d015      	beq.n	800627a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	f023 0307 	bic.w	r3, r3, #7
 8006254:	3308      	adds	r3, #8
 8006256:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	f003 0307 	and.w	r3, r3, #7
 800625e:	2b00      	cmp	r3, #0
 8006260:	d00b      	beq.n	800627a <pvPortMalloc+0x6e>
	__asm volatile
 8006262:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006266:	f383 8811 	msr	BASEPRI, r3
 800626a:	f3bf 8f6f 	isb	sy
 800626e:	f3bf 8f4f 	dsb	sy
 8006272:	617b      	str	r3, [r7, #20]
}
 8006274:	bf00      	nop
 8006276:	bf00      	nop
 8006278:	e7fd      	b.n	8006276 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d06f      	beq.n	8006360 <pvPortMalloc+0x154>
 8006280:	4b45      	ldr	r3, [pc, #276]	@ (8006398 <pvPortMalloc+0x18c>)
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	687a      	ldr	r2, [r7, #4]
 8006286:	429a      	cmp	r2, r3
 8006288:	d86a      	bhi.n	8006360 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800628a:	4b44      	ldr	r3, [pc, #272]	@ (800639c <pvPortMalloc+0x190>)
 800628c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800628e:	4b43      	ldr	r3, [pc, #268]	@ (800639c <pvPortMalloc+0x190>)
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006294:	e004      	b.n	80062a0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006298:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800629a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80062a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062a2:	685b      	ldr	r3, [r3, #4]
 80062a4:	687a      	ldr	r2, [r7, #4]
 80062a6:	429a      	cmp	r2, r3
 80062a8:	d903      	bls.n	80062b2 <pvPortMalloc+0xa6>
 80062aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d1f1      	bne.n	8006296 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80062b2:	4b37      	ldr	r3, [pc, #220]	@ (8006390 <pvPortMalloc+0x184>)
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062b8:	429a      	cmp	r2, r3
 80062ba:	d051      	beq.n	8006360 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80062bc:	6a3b      	ldr	r3, [r7, #32]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	2208      	movs	r2, #8
 80062c2:	4413      	add	r3, r2
 80062c4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80062c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062c8:	681a      	ldr	r2, [r3, #0]
 80062ca:	6a3b      	ldr	r3, [r7, #32]
 80062cc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80062ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062d0:	685a      	ldr	r2, [r3, #4]
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	1ad2      	subs	r2, r2, r3
 80062d6:	2308      	movs	r3, #8
 80062d8:	005b      	lsls	r3, r3, #1
 80062da:	429a      	cmp	r2, r3
 80062dc:	d920      	bls.n	8006320 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80062de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	4413      	add	r3, r2
 80062e4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80062e6:	69bb      	ldr	r3, [r7, #24]
 80062e8:	f003 0307 	and.w	r3, r3, #7
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d00b      	beq.n	8006308 <pvPortMalloc+0xfc>
	__asm volatile
 80062f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062f4:	f383 8811 	msr	BASEPRI, r3
 80062f8:	f3bf 8f6f 	isb	sy
 80062fc:	f3bf 8f4f 	dsb	sy
 8006300:	613b      	str	r3, [r7, #16]
}
 8006302:	bf00      	nop
 8006304:	bf00      	nop
 8006306:	e7fd      	b.n	8006304 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800630a:	685a      	ldr	r2, [r3, #4]
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	1ad2      	subs	r2, r2, r3
 8006310:	69bb      	ldr	r3, [r7, #24]
 8006312:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006316:	687a      	ldr	r2, [r7, #4]
 8006318:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800631a:	69b8      	ldr	r0, [r7, #24]
 800631c:	f000 f90a 	bl	8006534 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006320:	4b1d      	ldr	r3, [pc, #116]	@ (8006398 <pvPortMalloc+0x18c>)
 8006322:	681a      	ldr	r2, [r3, #0]
 8006324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006326:	685b      	ldr	r3, [r3, #4]
 8006328:	1ad3      	subs	r3, r2, r3
 800632a:	4a1b      	ldr	r2, [pc, #108]	@ (8006398 <pvPortMalloc+0x18c>)
 800632c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800632e:	4b1a      	ldr	r3, [pc, #104]	@ (8006398 <pvPortMalloc+0x18c>)
 8006330:	681a      	ldr	r2, [r3, #0]
 8006332:	4b1b      	ldr	r3, [pc, #108]	@ (80063a0 <pvPortMalloc+0x194>)
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	429a      	cmp	r2, r3
 8006338:	d203      	bcs.n	8006342 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800633a:	4b17      	ldr	r3, [pc, #92]	@ (8006398 <pvPortMalloc+0x18c>)
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	4a18      	ldr	r2, [pc, #96]	@ (80063a0 <pvPortMalloc+0x194>)
 8006340:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006344:	685a      	ldr	r2, [r3, #4]
 8006346:	4b13      	ldr	r3, [pc, #76]	@ (8006394 <pvPortMalloc+0x188>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	431a      	orrs	r2, r3
 800634c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800634e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006352:	2200      	movs	r2, #0
 8006354:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006356:	4b13      	ldr	r3, [pc, #76]	@ (80063a4 <pvPortMalloc+0x198>)
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	3301      	adds	r3, #1
 800635c:	4a11      	ldr	r2, [pc, #68]	@ (80063a4 <pvPortMalloc+0x198>)
 800635e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006360:	f7fe fe68 	bl	8005034 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006364:	69fb      	ldr	r3, [r7, #28]
 8006366:	f003 0307 	and.w	r3, r3, #7
 800636a:	2b00      	cmp	r3, #0
 800636c:	d00b      	beq.n	8006386 <pvPortMalloc+0x17a>
	__asm volatile
 800636e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006372:	f383 8811 	msr	BASEPRI, r3
 8006376:	f3bf 8f6f 	isb	sy
 800637a:	f3bf 8f4f 	dsb	sy
 800637e:	60fb      	str	r3, [r7, #12]
}
 8006380:	bf00      	nop
 8006382:	bf00      	nop
 8006384:	e7fd      	b.n	8006382 <pvPortMalloc+0x176>
	return pvReturn;
 8006386:	69fb      	ldr	r3, [r7, #28]
}
 8006388:	4618      	mov	r0, r3
 800638a:	3728      	adds	r7, #40	@ 0x28
 800638c:	46bd      	mov	sp, r7
 800638e:	bd80      	pop	{r7, pc}
 8006390:	20001210 	.word	0x20001210
 8006394:	20001224 	.word	0x20001224
 8006398:	20001214 	.word	0x20001214
 800639c:	20001208 	.word	0x20001208
 80063a0:	20001218 	.word	0x20001218
 80063a4:	2000121c 	.word	0x2000121c

080063a8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80063a8:	b580      	push	{r7, lr}
 80063aa:	b086      	sub	sp, #24
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d04f      	beq.n	800645a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80063ba:	2308      	movs	r3, #8
 80063bc:	425b      	negs	r3, r3
 80063be:	697a      	ldr	r2, [r7, #20]
 80063c0:	4413      	add	r3, r2
 80063c2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80063c4:	697b      	ldr	r3, [r7, #20]
 80063c6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80063c8:	693b      	ldr	r3, [r7, #16]
 80063ca:	685a      	ldr	r2, [r3, #4]
 80063cc:	4b25      	ldr	r3, [pc, #148]	@ (8006464 <vPortFree+0xbc>)
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	4013      	ands	r3, r2
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d10b      	bne.n	80063ee <vPortFree+0x46>
	__asm volatile
 80063d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063da:	f383 8811 	msr	BASEPRI, r3
 80063de:	f3bf 8f6f 	isb	sy
 80063e2:	f3bf 8f4f 	dsb	sy
 80063e6:	60fb      	str	r3, [r7, #12]
}
 80063e8:	bf00      	nop
 80063ea:	bf00      	nop
 80063ec:	e7fd      	b.n	80063ea <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80063ee:	693b      	ldr	r3, [r7, #16]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d00b      	beq.n	800640e <vPortFree+0x66>
	__asm volatile
 80063f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063fa:	f383 8811 	msr	BASEPRI, r3
 80063fe:	f3bf 8f6f 	isb	sy
 8006402:	f3bf 8f4f 	dsb	sy
 8006406:	60bb      	str	r3, [r7, #8]
}
 8006408:	bf00      	nop
 800640a:	bf00      	nop
 800640c:	e7fd      	b.n	800640a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800640e:	693b      	ldr	r3, [r7, #16]
 8006410:	685a      	ldr	r2, [r3, #4]
 8006412:	4b14      	ldr	r3, [pc, #80]	@ (8006464 <vPortFree+0xbc>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	4013      	ands	r3, r2
 8006418:	2b00      	cmp	r3, #0
 800641a:	d01e      	beq.n	800645a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800641c:	693b      	ldr	r3, [r7, #16]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d11a      	bne.n	800645a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006424:	693b      	ldr	r3, [r7, #16]
 8006426:	685a      	ldr	r2, [r3, #4]
 8006428:	4b0e      	ldr	r3, [pc, #56]	@ (8006464 <vPortFree+0xbc>)
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	43db      	mvns	r3, r3
 800642e:	401a      	ands	r2, r3
 8006430:	693b      	ldr	r3, [r7, #16]
 8006432:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006434:	f7fe fdf0 	bl	8005018 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006438:	693b      	ldr	r3, [r7, #16]
 800643a:	685a      	ldr	r2, [r3, #4]
 800643c:	4b0a      	ldr	r3, [pc, #40]	@ (8006468 <vPortFree+0xc0>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	4413      	add	r3, r2
 8006442:	4a09      	ldr	r2, [pc, #36]	@ (8006468 <vPortFree+0xc0>)
 8006444:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006446:	6938      	ldr	r0, [r7, #16]
 8006448:	f000 f874 	bl	8006534 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800644c:	4b07      	ldr	r3, [pc, #28]	@ (800646c <vPortFree+0xc4>)
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	3301      	adds	r3, #1
 8006452:	4a06      	ldr	r2, [pc, #24]	@ (800646c <vPortFree+0xc4>)
 8006454:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006456:	f7fe fded 	bl	8005034 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800645a:	bf00      	nop
 800645c:	3718      	adds	r7, #24
 800645e:	46bd      	mov	sp, r7
 8006460:	bd80      	pop	{r7, pc}
 8006462:	bf00      	nop
 8006464:	20001224 	.word	0x20001224
 8006468:	20001214 	.word	0x20001214
 800646c:	20001220 	.word	0x20001220

08006470 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006470:	b480      	push	{r7}
 8006472:	b085      	sub	sp, #20
 8006474:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006476:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800647a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800647c:	4b27      	ldr	r3, [pc, #156]	@ (800651c <prvHeapInit+0xac>)
 800647e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	f003 0307 	and.w	r3, r3, #7
 8006486:	2b00      	cmp	r3, #0
 8006488:	d00c      	beq.n	80064a4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	3307      	adds	r3, #7
 800648e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	f023 0307 	bic.w	r3, r3, #7
 8006496:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006498:	68ba      	ldr	r2, [r7, #8]
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	1ad3      	subs	r3, r2, r3
 800649e:	4a1f      	ldr	r2, [pc, #124]	@ (800651c <prvHeapInit+0xac>)
 80064a0:	4413      	add	r3, r2
 80064a2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80064a8:	4a1d      	ldr	r2, [pc, #116]	@ (8006520 <prvHeapInit+0xb0>)
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80064ae:	4b1c      	ldr	r3, [pc, #112]	@ (8006520 <prvHeapInit+0xb0>)
 80064b0:	2200      	movs	r2, #0
 80064b2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	68ba      	ldr	r2, [r7, #8]
 80064b8:	4413      	add	r3, r2
 80064ba:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80064bc:	2208      	movs	r2, #8
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	1a9b      	subs	r3, r3, r2
 80064c2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	f023 0307 	bic.w	r3, r3, #7
 80064ca:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	4a15      	ldr	r2, [pc, #84]	@ (8006524 <prvHeapInit+0xb4>)
 80064d0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80064d2:	4b14      	ldr	r3, [pc, #80]	@ (8006524 <prvHeapInit+0xb4>)
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	2200      	movs	r2, #0
 80064d8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80064da:	4b12      	ldr	r3, [pc, #72]	@ (8006524 <prvHeapInit+0xb4>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	2200      	movs	r2, #0
 80064e0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	68fa      	ldr	r2, [r7, #12]
 80064ea:	1ad2      	subs	r2, r2, r3
 80064ec:	683b      	ldr	r3, [r7, #0]
 80064ee:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80064f0:	4b0c      	ldr	r3, [pc, #48]	@ (8006524 <prvHeapInit+0xb4>)
 80064f2:	681a      	ldr	r2, [r3, #0]
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	685b      	ldr	r3, [r3, #4]
 80064fc:	4a0a      	ldr	r2, [pc, #40]	@ (8006528 <prvHeapInit+0xb8>)
 80064fe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006500:	683b      	ldr	r3, [r7, #0]
 8006502:	685b      	ldr	r3, [r3, #4]
 8006504:	4a09      	ldr	r2, [pc, #36]	@ (800652c <prvHeapInit+0xbc>)
 8006506:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006508:	4b09      	ldr	r3, [pc, #36]	@ (8006530 <prvHeapInit+0xc0>)
 800650a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800650e:	601a      	str	r2, [r3, #0]
}
 8006510:	bf00      	nop
 8006512:	3714      	adds	r7, #20
 8006514:	46bd      	mov	sp, r7
 8006516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651a:	4770      	bx	lr
 800651c:	20000650 	.word	0x20000650
 8006520:	20001208 	.word	0x20001208
 8006524:	20001210 	.word	0x20001210
 8006528:	20001218 	.word	0x20001218
 800652c:	20001214 	.word	0x20001214
 8006530:	20001224 	.word	0x20001224

08006534 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006534:	b480      	push	{r7}
 8006536:	b085      	sub	sp, #20
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800653c:	4b28      	ldr	r3, [pc, #160]	@ (80065e0 <prvInsertBlockIntoFreeList+0xac>)
 800653e:	60fb      	str	r3, [r7, #12]
 8006540:	e002      	b.n	8006548 <prvInsertBlockIntoFreeList+0x14>
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	60fb      	str	r3, [r7, #12]
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	687a      	ldr	r2, [r7, #4]
 800654e:	429a      	cmp	r2, r3
 8006550:	d8f7      	bhi.n	8006542 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	685b      	ldr	r3, [r3, #4]
 800655a:	68ba      	ldr	r2, [r7, #8]
 800655c:	4413      	add	r3, r2
 800655e:	687a      	ldr	r2, [r7, #4]
 8006560:	429a      	cmp	r2, r3
 8006562:	d108      	bne.n	8006576 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	685a      	ldr	r2, [r3, #4]
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	685b      	ldr	r3, [r3, #4]
 800656c:	441a      	add	r2, r3
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	685b      	ldr	r3, [r3, #4]
 800657e:	68ba      	ldr	r2, [r7, #8]
 8006580:	441a      	add	r2, r3
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	429a      	cmp	r2, r3
 8006588:	d118      	bne.n	80065bc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681a      	ldr	r2, [r3, #0]
 800658e:	4b15      	ldr	r3, [pc, #84]	@ (80065e4 <prvInsertBlockIntoFreeList+0xb0>)
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	429a      	cmp	r2, r3
 8006594:	d00d      	beq.n	80065b2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	685a      	ldr	r2, [r3, #4]
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	685b      	ldr	r3, [r3, #4]
 80065a0:	441a      	add	r2, r3
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	681a      	ldr	r2, [r3, #0]
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	601a      	str	r2, [r3, #0]
 80065b0:	e008      	b.n	80065c4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80065b2:	4b0c      	ldr	r3, [pc, #48]	@ (80065e4 <prvInsertBlockIntoFreeList+0xb0>)
 80065b4:	681a      	ldr	r2, [r3, #0]
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	601a      	str	r2, [r3, #0]
 80065ba:	e003      	b.n	80065c4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681a      	ldr	r2, [r3, #0]
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80065c4:	68fa      	ldr	r2, [r7, #12]
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	429a      	cmp	r2, r3
 80065ca:	d002      	beq.n	80065d2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	687a      	ldr	r2, [r7, #4]
 80065d0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80065d2:	bf00      	nop
 80065d4:	3714      	adds	r7, #20
 80065d6:	46bd      	mov	sp, r7
 80065d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065dc:	4770      	bx	lr
 80065de:	bf00      	nop
 80065e0:	20001208 	.word	0x20001208
 80065e4:	20001210 	.word	0x20001210

080065e8 <_vsniprintf_r>:
 80065e8:	b530      	push	{r4, r5, lr}
 80065ea:	4614      	mov	r4, r2
 80065ec:	2c00      	cmp	r4, #0
 80065ee:	b09b      	sub	sp, #108	@ 0x6c
 80065f0:	4605      	mov	r5, r0
 80065f2:	461a      	mov	r2, r3
 80065f4:	da05      	bge.n	8006602 <_vsniprintf_r+0x1a>
 80065f6:	238b      	movs	r3, #139	@ 0x8b
 80065f8:	6003      	str	r3, [r0, #0]
 80065fa:	f04f 30ff 	mov.w	r0, #4294967295
 80065fe:	b01b      	add	sp, #108	@ 0x6c
 8006600:	bd30      	pop	{r4, r5, pc}
 8006602:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006606:	f8ad 300c 	strh.w	r3, [sp, #12]
 800660a:	f04f 0300 	mov.w	r3, #0
 800660e:	9319      	str	r3, [sp, #100]	@ 0x64
 8006610:	bf14      	ite	ne
 8006612:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006616:	4623      	moveq	r3, r4
 8006618:	9302      	str	r3, [sp, #8]
 800661a:	9305      	str	r3, [sp, #20]
 800661c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006620:	9100      	str	r1, [sp, #0]
 8006622:	9104      	str	r1, [sp, #16]
 8006624:	f8ad 300e 	strh.w	r3, [sp, #14]
 8006628:	4669      	mov	r1, sp
 800662a:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800662c:	f000 f9c2 	bl	80069b4 <_svfiprintf_r>
 8006630:	1c43      	adds	r3, r0, #1
 8006632:	bfbc      	itt	lt
 8006634:	238b      	movlt	r3, #139	@ 0x8b
 8006636:	602b      	strlt	r3, [r5, #0]
 8006638:	2c00      	cmp	r4, #0
 800663a:	d0e0      	beq.n	80065fe <_vsniprintf_r+0x16>
 800663c:	9b00      	ldr	r3, [sp, #0]
 800663e:	2200      	movs	r2, #0
 8006640:	701a      	strb	r2, [r3, #0]
 8006642:	e7dc      	b.n	80065fe <_vsniprintf_r+0x16>

08006644 <vsniprintf>:
 8006644:	b507      	push	{r0, r1, r2, lr}
 8006646:	9300      	str	r3, [sp, #0]
 8006648:	4613      	mov	r3, r2
 800664a:	460a      	mov	r2, r1
 800664c:	4601      	mov	r1, r0
 800664e:	4803      	ldr	r0, [pc, #12]	@ (800665c <vsniprintf+0x18>)
 8006650:	6800      	ldr	r0, [r0, #0]
 8006652:	f7ff ffc9 	bl	80065e8 <_vsniprintf_r>
 8006656:	b003      	add	sp, #12
 8006658:	f85d fb04 	ldr.w	pc, [sp], #4
 800665c:	20000198 	.word	0x20000198

08006660 <memset>:
 8006660:	4402      	add	r2, r0
 8006662:	4603      	mov	r3, r0
 8006664:	4293      	cmp	r3, r2
 8006666:	d100      	bne.n	800666a <memset+0xa>
 8006668:	4770      	bx	lr
 800666a:	f803 1b01 	strb.w	r1, [r3], #1
 800666e:	e7f9      	b.n	8006664 <memset+0x4>

08006670 <strncpy>:
 8006670:	b510      	push	{r4, lr}
 8006672:	3901      	subs	r1, #1
 8006674:	4603      	mov	r3, r0
 8006676:	b132      	cbz	r2, 8006686 <strncpy+0x16>
 8006678:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800667c:	f803 4b01 	strb.w	r4, [r3], #1
 8006680:	3a01      	subs	r2, #1
 8006682:	2c00      	cmp	r4, #0
 8006684:	d1f7      	bne.n	8006676 <strncpy+0x6>
 8006686:	441a      	add	r2, r3
 8006688:	2100      	movs	r1, #0
 800668a:	4293      	cmp	r3, r2
 800668c:	d100      	bne.n	8006690 <strncpy+0x20>
 800668e:	bd10      	pop	{r4, pc}
 8006690:	f803 1b01 	strb.w	r1, [r3], #1
 8006694:	e7f9      	b.n	800668a <strncpy+0x1a>
	...

08006698 <__errno>:
 8006698:	4b01      	ldr	r3, [pc, #4]	@ (80066a0 <__errno+0x8>)
 800669a:	6818      	ldr	r0, [r3, #0]
 800669c:	4770      	bx	lr
 800669e:	bf00      	nop
 80066a0:	20000198 	.word	0x20000198

080066a4 <__libc_init_array>:
 80066a4:	b570      	push	{r4, r5, r6, lr}
 80066a6:	4d0d      	ldr	r5, [pc, #52]	@ (80066dc <__libc_init_array+0x38>)
 80066a8:	4c0d      	ldr	r4, [pc, #52]	@ (80066e0 <__libc_init_array+0x3c>)
 80066aa:	1b64      	subs	r4, r4, r5
 80066ac:	10a4      	asrs	r4, r4, #2
 80066ae:	2600      	movs	r6, #0
 80066b0:	42a6      	cmp	r6, r4
 80066b2:	d109      	bne.n	80066c8 <__libc_init_array+0x24>
 80066b4:	4d0b      	ldr	r5, [pc, #44]	@ (80066e4 <__libc_init_array+0x40>)
 80066b6:	4c0c      	ldr	r4, [pc, #48]	@ (80066e8 <__libc_init_array+0x44>)
 80066b8:	f000 fc64 	bl	8006f84 <_init>
 80066bc:	1b64      	subs	r4, r4, r5
 80066be:	10a4      	asrs	r4, r4, #2
 80066c0:	2600      	movs	r6, #0
 80066c2:	42a6      	cmp	r6, r4
 80066c4:	d105      	bne.n	80066d2 <__libc_init_array+0x2e>
 80066c6:	bd70      	pop	{r4, r5, r6, pc}
 80066c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80066cc:	4798      	blx	r3
 80066ce:	3601      	adds	r6, #1
 80066d0:	e7ee      	b.n	80066b0 <__libc_init_array+0xc>
 80066d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80066d6:	4798      	blx	r3
 80066d8:	3601      	adds	r6, #1
 80066da:	e7f2      	b.n	80066c2 <__libc_init_array+0x1e>
 80066dc:	08007098 	.word	0x08007098
 80066e0:	08007098 	.word	0x08007098
 80066e4:	08007098 	.word	0x08007098
 80066e8:	0800709c 	.word	0x0800709c

080066ec <__retarget_lock_acquire_recursive>:
 80066ec:	4770      	bx	lr

080066ee <__retarget_lock_release_recursive>:
 80066ee:	4770      	bx	lr

080066f0 <memcpy>:
 80066f0:	440a      	add	r2, r1
 80066f2:	4291      	cmp	r1, r2
 80066f4:	f100 33ff 	add.w	r3, r0, #4294967295
 80066f8:	d100      	bne.n	80066fc <memcpy+0xc>
 80066fa:	4770      	bx	lr
 80066fc:	b510      	push	{r4, lr}
 80066fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006702:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006706:	4291      	cmp	r1, r2
 8006708:	d1f9      	bne.n	80066fe <memcpy+0xe>
 800670a:	bd10      	pop	{r4, pc}

0800670c <_free_r>:
 800670c:	b538      	push	{r3, r4, r5, lr}
 800670e:	4605      	mov	r5, r0
 8006710:	2900      	cmp	r1, #0
 8006712:	d041      	beq.n	8006798 <_free_r+0x8c>
 8006714:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006718:	1f0c      	subs	r4, r1, #4
 800671a:	2b00      	cmp	r3, #0
 800671c:	bfb8      	it	lt
 800671e:	18e4      	addlt	r4, r4, r3
 8006720:	f000 f8e0 	bl	80068e4 <__malloc_lock>
 8006724:	4a1d      	ldr	r2, [pc, #116]	@ (800679c <_free_r+0x90>)
 8006726:	6813      	ldr	r3, [r2, #0]
 8006728:	b933      	cbnz	r3, 8006738 <_free_r+0x2c>
 800672a:	6063      	str	r3, [r4, #4]
 800672c:	6014      	str	r4, [r2, #0]
 800672e:	4628      	mov	r0, r5
 8006730:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006734:	f000 b8dc 	b.w	80068f0 <__malloc_unlock>
 8006738:	42a3      	cmp	r3, r4
 800673a:	d908      	bls.n	800674e <_free_r+0x42>
 800673c:	6820      	ldr	r0, [r4, #0]
 800673e:	1821      	adds	r1, r4, r0
 8006740:	428b      	cmp	r3, r1
 8006742:	bf01      	itttt	eq
 8006744:	6819      	ldreq	r1, [r3, #0]
 8006746:	685b      	ldreq	r3, [r3, #4]
 8006748:	1809      	addeq	r1, r1, r0
 800674a:	6021      	streq	r1, [r4, #0]
 800674c:	e7ed      	b.n	800672a <_free_r+0x1e>
 800674e:	461a      	mov	r2, r3
 8006750:	685b      	ldr	r3, [r3, #4]
 8006752:	b10b      	cbz	r3, 8006758 <_free_r+0x4c>
 8006754:	42a3      	cmp	r3, r4
 8006756:	d9fa      	bls.n	800674e <_free_r+0x42>
 8006758:	6811      	ldr	r1, [r2, #0]
 800675a:	1850      	adds	r0, r2, r1
 800675c:	42a0      	cmp	r0, r4
 800675e:	d10b      	bne.n	8006778 <_free_r+0x6c>
 8006760:	6820      	ldr	r0, [r4, #0]
 8006762:	4401      	add	r1, r0
 8006764:	1850      	adds	r0, r2, r1
 8006766:	4283      	cmp	r3, r0
 8006768:	6011      	str	r1, [r2, #0]
 800676a:	d1e0      	bne.n	800672e <_free_r+0x22>
 800676c:	6818      	ldr	r0, [r3, #0]
 800676e:	685b      	ldr	r3, [r3, #4]
 8006770:	6053      	str	r3, [r2, #4]
 8006772:	4408      	add	r0, r1
 8006774:	6010      	str	r0, [r2, #0]
 8006776:	e7da      	b.n	800672e <_free_r+0x22>
 8006778:	d902      	bls.n	8006780 <_free_r+0x74>
 800677a:	230c      	movs	r3, #12
 800677c:	602b      	str	r3, [r5, #0]
 800677e:	e7d6      	b.n	800672e <_free_r+0x22>
 8006780:	6820      	ldr	r0, [r4, #0]
 8006782:	1821      	adds	r1, r4, r0
 8006784:	428b      	cmp	r3, r1
 8006786:	bf04      	itt	eq
 8006788:	6819      	ldreq	r1, [r3, #0]
 800678a:	685b      	ldreq	r3, [r3, #4]
 800678c:	6063      	str	r3, [r4, #4]
 800678e:	bf04      	itt	eq
 8006790:	1809      	addeq	r1, r1, r0
 8006792:	6021      	streq	r1, [r4, #0]
 8006794:	6054      	str	r4, [r2, #4]
 8006796:	e7ca      	b.n	800672e <_free_r+0x22>
 8006798:	bd38      	pop	{r3, r4, r5, pc}
 800679a:	bf00      	nop
 800679c:	2000136c 	.word	0x2000136c

080067a0 <sbrk_aligned>:
 80067a0:	b570      	push	{r4, r5, r6, lr}
 80067a2:	4e0f      	ldr	r6, [pc, #60]	@ (80067e0 <sbrk_aligned+0x40>)
 80067a4:	460c      	mov	r4, r1
 80067a6:	6831      	ldr	r1, [r6, #0]
 80067a8:	4605      	mov	r5, r0
 80067aa:	b911      	cbnz	r1, 80067b2 <sbrk_aligned+0x12>
 80067ac:	f000 fba4 	bl	8006ef8 <_sbrk_r>
 80067b0:	6030      	str	r0, [r6, #0]
 80067b2:	4621      	mov	r1, r4
 80067b4:	4628      	mov	r0, r5
 80067b6:	f000 fb9f 	bl	8006ef8 <_sbrk_r>
 80067ba:	1c43      	adds	r3, r0, #1
 80067bc:	d103      	bne.n	80067c6 <sbrk_aligned+0x26>
 80067be:	f04f 34ff 	mov.w	r4, #4294967295
 80067c2:	4620      	mov	r0, r4
 80067c4:	bd70      	pop	{r4, r5, r6, pc}
 80067c6:	1cc4      	adds	r4, r0, #3
 80067c8:	f024 0403 	bic.w	r4, r4, #3
 80067cc:	42a0      	cmp	r0, r4
 80067ce:	d0f8      	beq.n	80067c2 <sbrk_aligned+0x22>
 80067d0:	1a21      	subs	r1, r4, r0
 80067d2:	4628      	mov	r0, r5
 80067d4:	f000 fb90 	bl	8006ef8 <_sbrk_r>
 80067d8:	3001      	adds	r0, #1
 80067da:	d1f2      	bne.n	80067c2 <sbrk_aligned+0x22>
 80067dc:	e7ef      	b.n	80067be <sbrk_aligned+0x1e>
 80067de:	bf00      	nop
 80067e0:	20001368 	.word	0x20001368

080067e4 <_malloc_r>:
 80067e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80067e8:	1ccd      	adds	r5, r1, #3
 80067ea:	f025 0503 	bic.w	r5, r5, #3
 80067ee:	3508      	adds	r5, #8
 80067f0:	2d0c      	cmp	r5, #12
 80067f2:	bf38      	it	cc
 80067f4:	250c      	movcc	r5, #12
 80067f6:	2d00      	cmp	r5, #0
 80067f8:	4606      	mov	r6, r0
 80067fa:	db01      	blt.n	8006800 <_malloc_r+0x1c>
 80067fc:	42a9      	cmp	r1, r5
 80067fe:	d904      	bls.n	800680a <_malloc_r+0x26>
 8006800:	230c      	movs	r3, #12
 8006802:	6033      	str	r3, [r6, #0]
 8006804:	2000      	movs	r0, #0
 8006806:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800680a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80068e0 <_malloc_r+0xfc>
 800680e:	f000 f869 	bl	80068e4 <__malloc_lock>
 8006812:	f8d8 3000 	ldr.w	r3, [r8]
 8006816:	461c      	mov	r4, r3
 8006818:	bb44      	cbnz	r4, 800686c <_malloc_r+0x88>
 800681a:	4629      	mov	r1, r5
 800681c:	4630      	mov	r0, r6
 800681e:	f7ff ffbf 	bl	80067a0 <sbrk_aligned>
 8006822:	1c43      	adds	r3, r0, #1
 8006824:	4604      	mov	r4, r0
 8006826:	d158      	bne.n	80068da <_malloc_r+0xf6>
 8006828:	f8d8 4000 	ldr.w	r4, [r8]
 800682c:	4627      	mov	r7, r4
 800682e:	2f00      	cmp	r7, #0
 8006830:	d143      	bne.n	80068ba <_malloc_r+0xd6>
 8006832:	2c00      	cmp	r4, #0
 8006834:	d04b      	beq.n	80068ce <_malloc_r+0xea>
 8006836:	6823      	ldr	r3, [r4, #0]
 8006838:	4639      	mov	r1, r7
 800683a:	4630      	mov	r0, r6
 800683c:	eb04 0903 	add.w	r9, r4, r3
 8006840:	f000 fb5a 	bl	8006ef8 <_sbrk_r>
 8006844:	4581      	cmp	r9, r0
 8006846:	d142      	bne.n	80068ce <_malloc_r+0xea>
 8006848:	6821      	ldr	r1, [r4, #0]
 800684a:	1a6d      	subs	r5, r5, r1
 800684c:	4629      	mov	r1, r5
 800684e:	4630      	mov	r0, r6
 8006850:	f7ff ffa6 	bl	80067a0 <sbrk_aligned>
 8006854:	3001      	adds	r0, #1
 8006856:	d03a      	beq.n	80068ce <_malloc_r+0xea>
 8006858:	6823      	ldr	r3, [r4, #0]
 800685a:	442b      	add	r3, r5
 800685c:	6023      	str	r3, [r4, #0]
 800685e:	f8d8 3000 	ldr.w	r3, [r8]
 8006862:	685a      	ldr	r2, [r3, #4]
 8006864:	bb62      	cbnz	r2, 80068c0 <_malloc_r+0xdc>
 8006866:	f8c8 7000 	str.w	r7, [r8]
 800686a:	e00f      	b.n	800688c <_malloc_r+0xa8>
 800686c:	6822      	ldr	r2, [r4, #0]
 800686e:	1b52      	subs	r2, r2, r5
 8006870:	d420      	bmi.n	80068b4 <_malloc_r+0xd0>
 8006872:	2a0b      	cmp	r2, #11
 8006874:	d917      	bls.n	80068a6 <_malloc_r+0xc2>
 8006876:	1961      	adds	r1, r4, r5
 8006878:	42a3      	cmp	r3, r4
 800687a:	6025      	str	r5, [r4, #0]
 800687c:	bf18      	it	ne
 800687e:	6059      	strne	r1, [r3, #4]
 8006880:	6863      	ldr	r3, [r4, #4]
 8006882:	bf08      	it	eq
 8006884:	f8c8 1000 	streq.w	r1, [r8]
 8006888:	5162      	str	r2, [r4, r5]
 800688a:	604b      	str	r3, [r1, #4]
 800688c:	4630      	mov	r0, r6
 800688e:	f000 f82f 	bl	80068f0 <__malloc_unlock>
 8006892:	f104 000b 	add.w	r0, r4, #11
 8006896:	1d23      	adds	r3, r4, #4
 8006898:	f020 0007 	bic.w	r0, r0, #7
 800689c:	1ac2      	subs	r2, r0, r3
 800689e:	bf1c      	itt	ne
 80068a0:	1a1b      	subne	r3, r3, r0
 80068a2:	50a3      	strne	r3, [r4, r2]
 80068a4:	e7af      	b.n	8006806 <_malloc_r+0x22>
 80068a6:	6862      	ldr	r2, [r4, #4]
 80068a8:	42a3      	cmp	r3, r4
 80068aa:	bf0c      	ite	eq
 80068ac:	f8c8 2000 	streq.w	r2, [r8]
 80068b0:	605a      	strne	r2, [r3, #4]
 80068b2:	e7eb      	b.n	800688c <_malloc_r+0xa8>
 80068b4:	4623      	mov	r3, r4
 80068b6:	6864      	ldr	r4, [r4, #4]
 80068b8:	e7ae      	b.n	8006818 <_malloc_r+0x34>
 80068ba:	463c      	mov	r4, r7
 80068bc:	687f      	ldr	r7, [r7, #4]
 80068be:	e7b6      	b.n	800682e <_malloc_r+0x4a>
 80068c0:	461a      	mov	r2, r3
 80068c2:	685b      	ldr	r3, [r3, #4]
 80068c4:	42a3      	cmp	r3, r4
 80068c6:	d1fb      	bne.n	80068c0 <_malloc_r+0xdc>
 80068c8:	2300      	movs	r3, #0
 80068ca:	6053      	str	r3, [r2, #4]
 80068cc:	e7de      	b.n	800688c <_malloc_r+0xa8>
 80068ce:	230c      	movs	r3, #12
 80068d0:	6033      	str	r3, [r6, #0]
 80068d2:	4630      	mov	r0, r6
 80068d4:	f000 f80c 	bl	80068f0 <__malloc_unlock>
 80068d8:	e794      	b.n	8006804 <_malloc_r+0x20>
 80068da:	6005      	str	r5, [r0, #0]
 80068dc:	e7d6      	b.n	800688c <_malloc_r+0xa8>
 80068de:	bf00      	nop
 80068e0:	2000136c 	.word	0x2000136c

080068e4 <__malloc_lock>:
 80068e4:	4801      	ldr	r0, [pc, #4]	@ (80068ec <__malloc_lock+0x8>)
 80068e6:	f7ff bf01 	b.w	80066ec <__retarget_lock_acquire_recursive>
 80068ea:	bf00      	nop
 80068ec:	20001364 	.word	0x20001364

080068f0 <__malloc_unlock>:
 80068f0:	4801      	ldr	r0, [pc, #4]	@ (80068f8 <__malloc_unlock+0x8>)
 80068f2:	f7ff befc 	b.w	80066ee <__retarget_lock_release_recursive>
 80068f6:	bf00      	nop
 80068f8:	20001364 	.word	0x20001364

080068fc <__ssputs_r>:
 80068fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006900:	688e      	ldr	r6, [r1, #8]
 8006902:	461f      	mov	r7, r3
 8006904:	42be      	cmp	r6, r7
 8006906:	680b      	ldr	r3, [r1, #0]
 8006908:	4682      	mov	sl, r0
 800690a:	460c      	mov	r4, r1
 800690c:	4690      	mov	r8, r2
 800690e:	d82d      	bhi.n	800696c <__ssputs_r+0x70>
 8006910:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006914:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006918:	d026      	beq.n	8006968 <__ssputs_r+0x6c>
 800691a:	6965      	ldr	r5, [r4, #20]
 800691c:	6909      	ldr	r1, [r1, #16]
 800691e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006922:	eba3 0901 	sub.w	r9, r3, r1
 8006926:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800692a:	1c7b      	adds	r3, r7, #1
 800692c:	444b      	add	r3, r9
 800692e:	106d      	asrs	r5, r5, #1
 8006930:	429d      	cmp	r5, r3
 8006932:	bf38      	it	cc
 8006934:	461d      	movcc	r5, r3
 8006936:	0553      	lsls	r3, r2, #21
 8006938:	d527      	bpl.n	800698a <__ssputs_r+0x8e>
 800693a:	4629      	mov	r1, r5
 800693c:	f7ff ff52 	bl	80067e4 <_malloc_r>
 8006940:	4606      	mov	r6, r0
 8006942:	b360      	cbz	r0, 800699e <__ssputs_r+0xa2>
 8006944:	6921      	ldr	r1, [r4, #16]
 8006946:	464a      	mov	r2, r9
 8006948:	f7ff fed2 	bl	80066f0 <memcpy>
 800694c:	89a3      	ldrh	r3, [r4, #12]
 800694e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006952:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006956:	81a3      	strh	r3, [r4, #12]
 8006958:	6126      	str	r6, [r4, #16]
 800695a:	6165      	str	r5, [r4, #20]
 800695c:	444e      	add	r6, r9
 800695e:	eba5 0509 	sub.w	r5, r5, r9
 8006962:	6026      	str	r6, [r4, #0]
 8006964:	60a5      	str	r5, [r4, #8]
 8006966:	463e      	mov	r6, r7
 8006968:	42be      	cmp	r6, r7
 800696a:	d900      	bls.n	800696e <__ssputs_r+0x72>
 800696c:	463e      	mov	r6, r7
 800696e:	6820      	ldr	r0, [r4, #0]
 8006970:	4632      	mov	r2, r6
 8006972:	4641      	mov	r1, r8
 8006974:	f000 faa6 	bl	8006ec4 <memmove>
 8006978:	68a3      	ldr	r3, [r4, #8]
 800697a:	1b9b      	subs	r3, r3, r6
 800697c:	60a3      	str	r3, [r4, #8]
 800697e:	6823      	ldr	r3, [r4, #0]
 8006980:	4433      	add	r3, r6
 8006982:	6023      	str	r3, [r4, #0]
 8006984:	2000      	movs	r0, #0
 8006986:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800698a:	462a      	mov	r2, r5
 800698c:	f000 fac4 	bl	8006f18 <_realloc_r>
 8006990:	4606      	mov	r6, r0
 8006992:	2800      	cmp	r0, #0
 8006994:	d1e0      	bne.n	8006958 <__ssputs_r+0x5c>
 8006996:	6921      	ldr	r1, [r4, #16]
 8006998:	4650      	mov	r0, sl
 800699a:	f7ff feb7 	bl	800670c <_free_r>
 800699e:	230c      	movs	r3, #12
 80069a0:	f8ca 3000 	str.w	r3, [sl]
 80069a4:	89a3      	ldrh	r3, [r4, #12]
 80069a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80069aa:	81a3      	strh	r3, [r4, #12]
 80069ac:	f04f 30ff 	mov.w	r0, #4294967295
 80069b0:	e7e9      	b.n	8006986 <__ssputs_r+0x8a>
	...

080069b4 <_svfiprintf_r>:
 80069b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069b8:	4698      	mov	r8, r3
 80069ba:	898b      	ldrh	r3, [r1, #12]
 80069bc:	061b      	lsls	r3, r3, #24
 80069be:	b09d      	sub	sp, #116	@ 0x74
 80069c0:	4607      	mov	r7, r0
 80069c2:	460d      	mov	r5, r1
 80069c4:	4614      	mov	r4, r2
 80069c6:	d510      	bpl.n	80069ea <_svfiprintf_r+0x36>
 80069c8:	690b      	ldr	r3, [r1, #16]
 80069ca:	b973      	cbnz	r3, 80069ea <_svfiprintf_r+0x36>
 80069cc:	2140      	movs	r1, #64	@ 0x40
 80069ce:	f7ff ff09 	bl	80067e4 <_malloc_r>
 80069d2:	6028      	str	r0, [r5, #0]
 80069d4:	6128      	str	r0, [r5, #16]
 80069d6:	b930      	cbnz	r0, 80069e6 <_svfiprintf_r+0x32>
 80069d8:	230c      	movs	r3, #12
 80069da:	603b      	str	r3, [r7, #0]
 80069dc:	f04f 30ff 	mov.w	r0, #4294967295
 80069e0:	b01d      	add	sp, #116	@ 0x74
 80069e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069e6:	2340      	movs	r3, #64	@ 0x40
 80069e8:	616b      	str	r3, [r5, #20]
 80069ea:	2300      	movs	r3, #0
 80069ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80069ee:	2320      	movs	r3, #32
 80069f0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80069f4:	f8cd 800c 	str.w	r8, [sp, #12]
 80069f8:	2330      	movs	r3, #48	@ 0x30
 80069fa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006b98 <_svfiprintf_r+0x1e4>
 80069fe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006a02:	f04f 0901 	mov.w	r9, #1
 8006a06:	4623      	mov	r3, r4
 8006a08:	469a      	mov	sl, r3
 8006a0a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006a0e:	b10a      	cbz	r2, 8006a14 <_svfiprintf_r+0x60>
 8006a10:	2a25      	cmp	r2, #37	@ 0x25
 8006a12:	d1f9      	bne.n	8006a08 <_svfiprintf_r+0x54>
 8006a14:	ebba 0b04 	subs.w	fp, sl, r4
 8006a18:	d00b      	beq.n	8006a32 <_svfiprintf_r+0x7e>
 8006a1a:	465b      	mov	r3, fp
 8006a1c:	4622      	mov	r2, r4
 8006a1e:	4629      	mov	r1, r5
 8006a20:	4638      	mov	r0, r7
 8006a22:	f7ff ff6b 	bl	80068fc <__ssputs_r>
 8006a26:	3001      	adds	r0, #1
 8006a28:	f000 80a7 	beq.w	8006b7a <_svfiprintf_r+0x1c6>
 8006a2c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006a2e:	445a      	add	r2, fp
 8006a30:	9209      	str	r2, [sp, #36]	@ 0x24
 8006a32:	f89a 3000 	ldrb.w	r3, [sl]
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	f000 809f 	beq.w	8006b7a <_svfiprintf_r+0x1c6>
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	f04f 32ff 	mov.w	r2, #4294967295
 8006a42:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006a46:	f10a 0a01 	add.w	sl, sl, #1
 8006a4a:	9304      	str	r3, [sp, #16]
 8006a4c:	9307      	str	r3, [sp, #28]
 8006a4e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006a52:	931a      	str	r3, [sp, #104]	@ 0x68
 8006a54:	4654      	mov	r4, sl
 8006a56:	2205      	movs	r2, #5
 8006a58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a5c:	484e      	ldr	r0, [pc, #312]	@ (8006b98 <_svfiprintf_r+0x1e4>)
 8006a5e:	f7f9 fbbf 	bl	80001e0 <memchr>
 8006a62:	9a04      	ldr	r2, [sp, #16]
 8006a64:	b9d8      	cbnz	r0, 8006a9e <_svfiprintf_r+0xea>
 8006a66:	06d0      	lsls	r0, r2, #27
 8006a68:	bf44      	itt	mi
 8006a6a:	2320      	movmi	r3, #32
 8006a6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006a70:	0711      	lsls	r1, r2, #28
 8006a72:	bf44      	itt	mi
 8006a74:	232b      	movmi	r3, #43	@ 0x2b
 8006a76:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006a7a:	f89a 3000 	ldrb.w	r3, [sl]
 8006a7e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006a80:	d015      	beq.n	8006aae <_svfiprintf_r+0xfa>
 8006a82:	9a07      	ldr	r2, [sp, #28]
 8006a84:	4654      	mov	r4, sl
 8006a86:	2000      	movs	r0, #0
 8006a88:	f04f 0c0a 	mov.w	ip, #10
 8006a8c:	4621      	mov	r1, r4
 8006a8e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006a92:	3b30      	subs	r3, #48	@ 0x30
 8006a94:	2b09      	cmp	r3, #9
 8006a96:	d94b      	bls.n	8006b30 <_svfiprintf_r+0x17c>
 8006a98:	b1b0      	cbz	r0, 8006ac8 <_svfiprintf_r+0x114>
 8006a9a:	9207      	str	r2, [sp, #28]
 8006a9c:	e014      	b.n	8006ac8 <_svfiprintf_r+0x114>
 8006a9e:	eba0 0308 	sub.w	r3, r0, r8
 8006aa2:	fa09 f303 	lsl.w	r3, r9, r3
 8006aa6:	4313      	orrs	r3, r2
 8006aa8:	9304      	str	r3, [sp, #16]
 8006aaa:	46a2      	mov	sl, r4
 8006aac:	e7d2      	b.n	8006a54 <_svfiprintf_r+0xa0>
 8006aae:	9b03      	ldr	r3, [sp, #12]
 8006ab0:	1d19      	adds	r1, r3, #4
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	9103      	str	r1, [sp, #12]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	bfbb      	ittet	lt
 8006aba:	425b      	neglt	r3, r3
 8006abc:	f042 0202 	orrlt.w	r2, r2, #2
 8006ac0:	9307      	strge	r3, [sp, #28]
 8006ac2:	9307      	strlt	r3, [sp, #28]
 8006ac4:	bfb8      	it	lt
 8006ac6:	9204      	strlt	r2, [sp, #16]
 8006ac8:	7823      	ldrb	r3, [r4, #0]
 8006aca:	2b2e      	cmp	r3, #46	@ 0x2e
 8006acc:	d10a      	bne.n	8006ae4 <_svfiprintf_r+0x130>
 8006ace:	7863      	ldrb	r3, [r4, #1]
 8006ad0:	2b2a      	cmp	r3, #42	@ 0x2a
 8006ad2:	d132      	bne.n	8006b3a <_svfiprintf_r+0x186>
 8006ad4:	9b03      	ldr	r3, [sp, #12]
 8006ad6:	1d1a      	adds	r2, r3, #4
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	9203      	str	r2, [sp, #12]
 8006adc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006ae0:	3402      	adds	r4, #2
 8006ae2:	9305      	str	r3, [sp, #20]
 8006ae4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006ba8 <_svfiprintf_r+0x1f4>
 8006ae8:	7821      	ldrb	r1, [r4, #0]
 8006aea:	2203      	movs	r2, #3
 8006aec:	4650      	mov	r0, sl
 8006aee:	f7f9 fb77 	bl	80001e0 <memchr>
 8006af2:	b138      	cbz	r0, 8006b04 <_svfiprintf_r+0x150>
 8006af4:	9b04      	ldr	r3, [sp, #16]
 8006af6:	eba0 000a 	sub.w	r0, r0, sl
 8006afa:	2240      	movs	r2, #64	@ 0x40
 8006afc:	4082      	lsls	r2, r0
 8006afe:	4313      	orrs	r3, r2
 8006b00:	3401      	adds	r4, #1
 8006b02:	9304      	str	r3, [sp, #16]
 8006b04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b08:	4824      	ldr	r0, [pc, #144]	@ (8006b9c <_svfiprintf_r+0x1e8>)
 8006b0a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006b0e:	2206      	movs	r2, #6
 8006b10:	f7f9 fb66 	bl	80001e0 <memchr>
 8006b14:	2800      	cmp	r0, #0
 8006b16:	d036      	beq.n	8006b86 <_svfiprintf_r+0x1d2>
 8006b18:	4b21      	ldr	r3, [pc, #132]	@ (8006ba0 <_svfiprintf_r+0x1ec>)
 8006b1a:	bb1b      	cbnz	r3, 8006b64 <_svfiprintf_r+0x1b0>
 8006b1c:	9b03      	ldr	r3, [sp, #12]
 8006b1e:	3307      	adds	r3, #7
 8006b20:	f023 0307 	bic.w	r3, r3, #7
 8006b24:	3308      	adds	r3, #8
 8006b26:	9303      	str	r3, [sp, #12]
 8006b28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b2a:	4433      	add	r3, r6
 8006b2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b2e:	e76a      	b.n	8006a06 <_svfiprintf_r+0x52>
 8006b30:	fb0c 3202 	mla	r2, ip, r2, r3
 8006b34:	460c      	mov	r4, r1
 8006b36:	2001      	movs	r0, #1
 8006b38:	e7a8      	b.n	8006a8c <_svfiprintf_r+0xd8>
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	3401      	adds	r4, #1
 8006b3e:	9305      	str	r3, [sp, #20]
 8006b40:	4619      	mov	r1, r3
 8006b42:	f04f 0c0a 	mov.w	ip, #10
 8006b46:	4620      	mov	r0, r4
 8006b48:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006b4c:	3a30      	subs	r2, #48	@ 0x30
 8006b4e:	2a09      	cmp	r2, #9
 8006b50:	d903      	bls.n	8006b5a <_svfiprintf_r+0x1a6>
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d0c6      	beq.n	8006ae4 <_svfiprintf_r+0x130>
 8006b56:	9105      	str	r1, [sp, #20]
 8006b58:	e7c4      	b.n	8006ae4 <_svfiprintf_r+0x130>
 8006b5a:	fb0c 2101 	mla	r1, ip, r1, r2
 8006b5e:	4604      	mov	r4, r0
 8006b60:	2301      	movs	r3, #1
 8006b62:	e7f0      	b.n	8006b46 <_svfiprintf_r+0x192>
 8006b64:	ab03      	add	r3, sp, #12
 8006b66:	9300      	str	r3, [sp, #0]
 8006b68:	462a      	mov	r2, r5
 8006b6a:	4b0e      	ldr	r3, [pc, #56]	@ (8006ba4 <_svfiprintf_r+0x1f0>)
 8006b6c:	a904      	add	r1, sp, #16
 8006b6e:	4638      	mov	r0, r7
 8006b70:	f3af 8000 	nop.w
 8006b74:	1c42      	adds	r2, r0, #1
 8006b76:	4606      	mov	r6, r0
 8006b78:	d1d6      	bne.n	8006b28 <_svfiprintf_r+0x174>
 8006b7a:	89ab      	ldrh	r3, [r5, #12]
 8006b7c:	065b      	lsls	r3, r3, #25
 8006b7e:	f53f af2d 	bmi.w	80069dc <_svfiprintf_r+0x28>
 8006b82:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006b84:	e72c      	b.n	80069e0 <_svfiprintf_r+0x2c>
 8006b86:	ab03      	add	r3, sp, #12
 8006b88:	9300      	str	r3, [sp, #0]
 8006b8a:	462a      	mov	r2, r5
 8006b8c:	4b05      	ldr	r3, [pc, #20]	@ (8006ba4 <_svfiprintf_r+0x1f0>)
 8006b8e:	a904      	add	r1, sp, #16
 8006b90:	4638      	mov	r0, r7
 8006b92:	f000 f879 	bl	8006c88 <_printf_i>
 8006b96:	e7ed      	b.n	8006b74 <_svfiprintf_r+0x1c0>
 8006b98:	0800705c 	.word	0x0800705c
 8006b9c:	08007066 	.word	0x08007066
 8006ba0:	00000000 	.word	0x00000000
 8006ba4:	080068fd 	.word	0x080068fd
 8006ba8:	08007062 	.word	0x08007062

08006bac <_printf_common>:
 8006bac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006bb0:	4616      	mov	r6, r2
 8006bb2:	4698      	mov	r8, r3
 8006bb4:	688a      	ldr	r2, [r1, #8]
 8006bb6:	690b      	ldr	r3, [r1, #16]
 8006bb8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	bfb8      	it	lt
 8006bc0:	4613      	movlt	r3, r2
 8006bc2:	6033      	str	r3, [r6, #0]
 8006bc4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006bc8:	4607      	mov	r7, r0
 8006bca:	460c      	mov	r4, r1
 8006bcc:	b10a      	cbz	r2, 8006bd2 <_printf_common+0x26>
 8006bce:	3301      	adds	r3, #1
 8006bd0:	6033      	str	r3, [r6, #0]
 8006bd2:	6823      	ldr	r3, [r4, #0]
 8006bd4:	0699      	lsls	r1, r3, #26
 8006bd6:	bf42      	ittt	mi
 8006bd8:	6833      	ldrmi	r3, [r6, #0]
 8006bda:	3302      	addmi	r3, #2
 8006bdc:	6033      	strmi	r3, [r6, #0]
 8006bde:	6825      	ldr	r5, [r4, #0]
 8006be0:	f015 0506 	ands.w	r5, r5, #6
 8006be4:	d106      	bne.n	8006bf4 <_printf_common+0x48>
 8006be6:	f104 0a19 	add.w	sl, r4, #25
 8006bea:	68e3      	ldr	r3, [r4, #12]
 8006bec:	6832      	ldr	r2, [r6, #0]
 8006bee:	1a9b      	subs	r3, r3, r2
 8006bf0:	42ab      	cmp	r3, r5
 8006bf2:	dc26      	bgt.n	8006c42 <_printf_common+0x96>
 8006bf4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006bf8:	6822      	ldr	r2, [r4, #0]
 8006bfa:	3b00      	subs	r3, #0
 8006bfc:	bf18      	it	ne
 8006bfe:	2301      	movne	r3, #1
 8006c00:	0692      	lsls	r2, r2, #26
 8006c02:	d42b      	bmi.n	8006c5c <_printf_common+0xb0>
 8006c04:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006c08:	4641      	mov	r1, r8
 8006c0a:	4638      	mov	r0, r7
 8006c0c:	47c8      	blx	r9
 8006c0e:	3001      	adds	r0, #1
 8006c10:	d01e      	beq.n	8006c50 <_printf_common+0xa4>
 8006c12:	6823      	ldr	r3, [r4, #0]
 8006c14:	6922      	ldr	r2, [r4, #16]
 8006c16:	f003 0306 	and.w	r3, r3, #6
 8006c1a:	2b04      	cmp	r3, #4
 8006c1c:	bf02      	ittt	eq
 8006c1e:	68e5      	ldreq	r5, [r4, #12]
 8006c20:	6833      	ldreq	r3, [r6, #0]
 8006c22:	1aed      	subeq	r5, r5, r3
 8006c24:	68a3      	ldr	r3, [r4, #8]
 8006c26:	bf0c      	ite	eq
 8006c28:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006c2c:	2500      	movne	r5, #0
 8006c2e:	4293      	cmp	r3, r2
 8006c30:	bfc4      	itt	gt
 8006c32:	1a9b      	subgt	r3, r3, r2
 8006c34:	18ed      	addgt	r5, r5, r3
 8006c36:	2600      	movs	r6, #0
 8006c38:	341a      	adds	r4, #26
 8006c3a:	42b5      	cmp	r5, r6
 8006c3c:	d11a      	bne.n	8006c74 <_printf_common+0xc8>
 8006c3e:	2000      	movs	r0, #0
 8006c40:	e008      	b.n	8006c54 <_printf_common+0xa8>
 8006c42:	2301      	movs	r3, #1
 8006c44:	4652      	mov	r2, sl
 8006c46:	4641      	mov	r1, r8
 8006c48:	4638      	mov	r0, r7
 8006c4a:	47c8      	blx	r9
 8006c4c:	3001      	adds	r0, #1
 8006c4e:	d103      	bne.n	8006c58 <_printf_common+0xac>
 8006c50:	f04f 30ff 	mov.w	r0, #4294967295
 8006c54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c58:	3501      	adds	r5, #1
 8006c5a:	e7c6      	b.n	8006bea <_printf_common+0x3e>
 8006c5c:	18e1      	adds	r1, r4, r3
 8006c5e:	1c5a      	adds	r2, r3, #1
 8006c60:	2030      	movs	r0, #48	@ 0x30
 8006c62:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006c66:	4422      	add	r2, r4
 8006c68:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006c6c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006c70:	3302      	adds	r3, #2
 8006c72:	e7c7      	b.n	8006c04 <_printf_common+0x58>
 8006c74:	2301      	movs	r3, #1
 8006c76:	4622      	mov	r2, r4
 8006c78:	4641      	mov	r1, r8
 8006c7a:	4638      	mov	r0, r7
 8006c7c:	47c8      	blx	r9
 8006c7e:	3001      	adds	r0, #1
 8006c80:	d0e6      	beq.n	8006c50 <_printf_common+0xa4>
 8006c82:	3601      	adds	r6, #1
 8006c84:	e7d9      	b.n	8006c3a <_printf_common+0x8e>
	...

08006c88 <_printf_i>:
 8006c88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006c8c:	7e0f      	ldrb	r7, [r1, #24]
 8006c8e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006c90:	2f78      	cmp	r7, #120	@ 0x78
 8006c92:	4691      	mov	r9, r2
 8006c94:	4680      	mov	r8, r0
 8006c96:	460c      	mov	r4, r1
 8006c98:	469a      	mov	sl, r3
 8006c9a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006c9e:	d807      	bhi.n	8006cb0 <_printf_i+0x28>
 8006ca0:	2f62      	cmp	r7, #98	@ 0x62
 8006ca2:	d80a      	bhi.n	8006cba <_printf_i+0x32>
 8006ca4:	2f00      	cmp	r7, #0
 8006ca6:	f000 80d1 	beq.w	8006e4c <_printf_i+0x1c4>
 8006caa:	2f58      	cmp	r7, #88	@ 0x58
 8006cac:	f000 80b8 	beq.w	8006e20 <_printf_i+0x198>
 8006cb0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006cb4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006cb8:	e03a      	b.n	8006d30 <_printf_i+0xa8>
 8006cba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006cbe:	2b15      	cmp	r3, #21
 8006cc0:	d8f6      	bhi.n	8006cb0 <_printf_i+0x28>
 8006cc2:	a101      	add	r1, pc, #4	@ (adr r1, 8006cc8 <_printf_i+0x40>)
 8006cc4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006cc8:	08006d21 	.word	0x08006d21
 8006ccc:	08006d35 	.word	0x08006d35
 8006cd0:	08006cb1 	.word	0x08006cb1
 8006cd4:	08006cb1 	.word	0x08006cb1
 8006cd8:	08006cb1 	.word	0x08006cb1
 8006cdc:	08006cb1 	.word	0x08006cb1
 8006ce0:	08006d35 	.word	0x08006d35
 8006ce4:	08006cb1 	.word	0x08006cb1
 8006ce8:	08006cb1 	.word	0x08006cb1
 8006cec:	08006cb1 	.word	0x08006cb1
 8006cf0:	08006cb1 	.word	0x08006cb1
 8006cf4:	08006e33 	.word	0x08006e33
 8006cf8:	08006d5f 	.word	0x08006d5f
 8006cfc:	08006ded 	.word	0x08006ded
 8006d00:	08006cb1 	.word	0x08006cb1
 8006d04:	08006cb1 	.word	0x08006cb1
 8006d08:	08006e55 	.word	0x08006e55
 8006d0c:	08006cb1 	.word	0x08006cb1
 8006d10:	08006d5f 	.word	0x08006d5f
 8006d14:	08006cb1 	.word	0x08006cb1
 8006d18:	08006cb1 	.word	0x08006cb1
 8006d1c:	08006df5 	.word	0x08006df5
 8006d20:	6833      	ldr	r3, [r6, #0]
 8006d22:	1d1a      	adds	r2, r3, #4
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	6032      	str	r2, [r6, #0]
 8006d28:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006d2c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006d30:	2301      	movs	r3, #1
 8006d32:	e09c      	b.n	8006e6e <_printf_i+0x1e6>
 8006d34:	6833      	ldr	r3, [r6, #0]
 8006d36:	6820      	ldr	r0, [r4, #0]
 8006d38:	1d19      	adds	r1, r3, #4
 8006d3a:	6031      	str	r1, [r6, #0]
 8006d3c:	0606      	lsls	r6, r0, #24
 8006d3e:	d501      	bpl.n	8006d44 <_printf_i+0xbc>
 8006d40:	681d      	ldr	r5, [r3, #0]
 8006d42:	e003      	b.n	8006d4c <_printf_i+0xc4>
 8006d44:	0645      	lsls	r5, r0, #25
 8006d46:	d5fb      	bpl.n	8006d40 <_printf_i+0xb8>
 8006d48:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006d4c:	2d00      	cmp	r5, #0
 8006d4e:	da03      	bge.n	8006d58 <_printf_i+0xd0>
 8006d50:	232d      	movs	r3, #45	@ 0x2d
 8006d52:	426d      	negs	r5, r5
 8006d54:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d58:	4858      	ldr	r0, [pc, #352]	@ (8006ebc <_printf_i+0x234>)
 8006d5a:	230a      	movs	r3, #10
 8006d5c:	e011      	b.n	8006d82 <_printf_i+0xfa>
 8006d5e:	6821      	ldr	r1, [r4, #0]
 8006d60:	6833      	ldr	r3, [r6, #0]
 8006d62:	0608      	lsls	r0, r1, #24
 8006d64:	f853 5b04 	ldr.w	r5, [r3], #4
 8006d68:	d402      	bmi.n	8006d70 <_printf_i+0xe8>
 8006d6a:	0649      	lsls	r1, r1, #25
 8006d6c:	bf48      	it	mi
 8006d6e:	b2ad      	uxthmi	r5, r5
 8006d70:	2f6f      	cmp	r7, #111	@ 0x6f
 8006d72:	4852      	ldr	r0, [pc, #328]	@ (8006ebc <_printf_i+0x234>)
 8006d74:	6033      	str	r3, [r6, #0]
 8006d76:	bf14      	ite	ne
 8006d78:	230a      	movne	r3, #10
 8006d7a:	2308      	moveq	r3, #8
 8006d7c:	2100      	movs	r1, #0
 8006d7e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006d82:	6866      	ldr	r6, [r4, #4]
 8006d84:	60a6      	str	r6, [r4, #8]
 8006d86:	2e00      	cmp	r6, #0
 8006d88:	db05      	blt.n	8006d96 <_printf_i+0x10e>
 8006d8a:	6821      	ldr	r1, [r4, #0]
 8006d8c:	432e      	orrs	r6, r5
 8006d8e:	f021 0104 	bic.w	r1, r1, #4
 8006d92:	6021      	str	r1, [r4, #0]
 8006d94:	d04b      	beq.n	8006e2e <_printf_i+0x1a6>
 8006d96:	4616      	mov	r6, r2
 8006d98:	fbb5 f1f3 	udiv	r1, r5, r3
 8006d9c:	fb03 5711 	mls	r7, r3, r1, r5
 8006da0:	5dc7      	ldrb	r7, [r0, r7]
 8006da2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006da6:	462f      	mov	r7, r5
 8006da8:	42bb      	cmp	r3, r7
 8006daa:	460d      	mov	r5, r1
 8006dac:	d9f4      	bls.n	8006d98 <_printf_i+0x110>
 8006dae:	2b08      	cmp	r3, #8
 8006db0:	d10b      	bne.n	8006dca <_printf_i+0x142>
 8006db2:	6823      	ldr	r3, [r4, #0]
 8006db4:	07df      	lsls	r7, r3, #31
 8006db6:	d508      	bpl.n	8006dca <_printf_i+0x142>
 8006db8:	6923      	ldr	r3, [r4, #16]
 8006dba:	6861      	ldr	r1, [r4, #4]
 8006dbc:	4299      	cmp	r1, r3
 8006dbe:	bfde      	ittt	le
 8006dc0:	2330      	movle	r3, #48	@ 0x30
 8006dc2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006dc6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006dca:	1b92      	subs	r2, r2, r6
 8006dcc:	6122      	str	r2, [r4, #16]
 8006dce:	f8cd a000 	str.w	sl, [sp]
 8006dd2:	464b      	mov	r3, r9
 8006dd4:	aa03      	add	r2, sp, #12
 8006dd6:	4621      	mov	r1, r4
 8006dd8:	4640      	mov	r0, r8
 8006dda:	f7ff fee7 	bl	8006bac <_printf_common>
 8006dde:	3001      	adds	r0, #1
 8006de0:	d14a      	bne.n	8006e78 <_printf_i+0x1f0>
 8006de2:	f04f 30ff 	mov.w	r0, #4294967295
 8006de6:	b004      	add	sp, #16
 8006de8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006dec:	6823      	ldr	r3, [r4, #0]
 8006dee:	f043 0320 	orr.w	r3, r3, #32
 8006df2:	6023      	str	r3, [r4, #0]
 8006df4:	4832      	ldr	r0, [pc, #200]	@ (8006ec0 <_printf_i+0x238>)
 8006df6:	2778      	movs	r7, #120	@ 0x78
 8006df8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006dfc:	6823      	ldr	r3, [r4, #0]
 8006dfe:	6831      	ldr	r1, [r6, #0]
 8006e00:	061f      	lsls	r7, r3, #24
 8006e02:	f851 5b04 	ldr.w	r5, [r1], #4
 8006e06:	d402      	bmi.n	8006e0e <_printf_i+0x186>
 8006e08:	065f      	lsls	r7, r3, #25
 8006e0a:	bf48      	it	mi
 8006e0c:	b2ad      	uxthmi	r5, r5
 8006e0e:	6031      	str	r1, [r6, #0]
 8006e10:	07d9      	lsls	r1, r3, #31
 8006e12:	bf44      	itt	mi
 8006e14:	f043 0320 	orrmi.w	r3, r3, #32
 8006e18:	6023      	strmi	r3, [r4, #0]
 8006e1a:	b11d      	cbz	r5, 8006e24 <_printf_i+0x19c>
 8006e1c:	2310      	movs	r3, #16
 8006e1e:	e7ad      	b.n	8006d7c <_printf_i+0xf4>
 8006e20:	4826      	ldr	r0, [pc, #152]	@ (8006ebc <_printf_i+0x234>)
 8006e22:	e7e9      	b.n	8006df8 <_printf_i+0x170>
 8006e24:	6823      	ldr	r3, [r4, #0]
 8006e26:	f023 0320 	bic.w	r3, r3, #32
 8006e2a:	6023      	str	r3, [r4, #0]
 8006e2c:	e7f6      	b.n	8006e1c <_printf_i+0x194>
 8006e2e:	4616      	mov	r6, r2
 8006e30:	e7bd      	b.n	8006dae <_printf_i+0x126>
 8006e32:	6833      	ldr	r3, [r6, #0]
 8006e34:	6825      	ldr	r5, [r4, #0]
 8006e36:	6961      	ldr	r1, [r4, #20]
 8006e38:	1d18      	adds	r0, r3, #4
 8006e3a:	6030      	str	r0, [r6, #0]
 8006e3c:	062e      	lsls	r6, r5, #24
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	d501      	bpl.n	8006e46 <_printf_i+0x1be>
 8006e42:	6019      	str	r1, [r3, #0]
 8006e44:	e002      	b.n	8006e4c <_printf_i+0x1c4>
 8006e46:	0668      	lsls	r0, r5, #25
 8006e48:	d5fb      	bpl.n	8006e42 <_printf_i+0x1ba>
 8006e4a:	8019      	strh	r1, [r3, #0]
 8006e4c:	2300      	movs	r3, #0
 8006e4e:	6123      	str	r3, [r4, #16]
 8006e50:	4616      	mov	r6, r2
 8006e52:	e7bc      	b.n	8006dce <_printf_i+0x146>
 8006e54:	6833      	ldr	r3, [r6, #0]
 8006e56:	1d1a      	adds	r2, r3, #4
 8006e58:	6032      	str	r2, [r6, #0]
 8006e5a:	681e      	ldr	r6, [r3, #0]
 8006e5c:	6862      	ldr	r2, [r4, #4]
 8006e5e:	2100      	movs	r1, #0
 8006e60:	4630      	mov	r0, r6
 8006e62:	f7f9 f9bd 	bl	80001e0 <memchr>
 8006e66:	b108      	cbz	r0, 8006e6c <_printf_i+0x1e4>
 8006e68:	1b80      	subs	r0, r0, r6
 8006e6a:	6060      	str	r0, [r4, #4]
 8006e6c:	6863      	ldr	r3, [r4, #4]
 8006e6e:	6123      	str	r3, [r4, #16]
 8006e70:	2300      	movs	r3, #0
 8006e72:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e76:	e7aa      	b.n	8006dce <_printf_i+0x146>
 8006e78:	6923      	ldr	r3, [r4, #16]
 8006e7a:	4632      	mov	r2, r6
 8006e7c:	4649      	mov	r1, r9
 8006e7e:	4640      	mov	r0, r8
 8006e80:	47d0      	blx	sl
 8006e82:	3001      	adds	r0, #1
 8006e84:	d0ad      	beq.n	8006de2 <_printf_i+0x15a>
 8006e86:	6823      	ldr	r3, [r4, #0]
 8006e88:	079b      	lsls	r3, r3, #30
 8006e8a:	d413      	bmi.n	8006eb4 <_printf_i+0x22c>
 8006e8c:	68e0      	ldr	r0, [r4, #12]
 8006e8e:	9b03      	ldr	r3, [sp, #12]
 8006e90:	4298      	cmp	r0, r3
 8006e92:	bfb8      	it	lt
 8006e94:	4618      	movlt	r0, r3
 8006e96:	e7a6      	b.n	8006de6 <_printf_i+0x15e>
 8006e98:	2301      	movs	r3, #1
 8006e9a:	4632      	mov	r2, r6
 8006e9c:	4649      	mov	r1, r9
 8006e9e:	4640      	mov	r0, r8
 8006ea0:	47d0      	blx	sl
 8006ea2:	3001      	adds	r0, #1
 8006ea4:	d09d      	beq.n	8006de2 <_printf_i+0x15a>
 8006ea6:	3501      	adds	r5, #1
 8006ea8:	68e3      	ldr	r3, [r4, #12]
 8006eaa:	9903      	ldr	r1, [sp, #12]
 8006eac:	1a5b      	subs	r3, r3, r1
 8006eae:	42ab      	cmp	r3, r5
 8006eb0:	dcf2      	bgt.n	8006e98 <_printf_i+0x210>
 8006eb2:	e7eb      	b.n	8006e8c <_printf_i+0x204>
 8006eb4:	2500      	movs	r5, #0
 8006eb6:	f104 0619 	add.w	r6, r4, #25
 8006eba:	e7f5      	b.n	8006ea8 <_printf_i+0x220>
 8006ebc:	0800706d 	.word	0x0800706d
 8006ec0:	0800707e 	.word	0x0800707e

08006ec4 <memmove>:
 8006ec4:	4288      	cmp	r0, r1
 8006ec6:	b510      	push	{r4, lr}
 8006ec8:	eb01 0402 	add.w	r4, r1, r2
 8006ecc:	d902      	bls.n	8006ed4 <memmove+0x10>
 8006ece:	4284      	cmp	r4, r0
 8006ed0:	4623      	mov	r3, r4
 8006ed2:	d807      	bhi.n	8006ee4 <memmove+0x20>
 8006ed4:	1e43      	subs	r3, r0, #1
 8006ed6:	42a1      	cmp	r1, r4
 8006ed8:	d008      	beq.n	8006eec <memmove+0x28>
 8006eda:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006ede:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006ee2:	e7f8      	b.n	8006ed6 <memmove+0x12>
 8006ee4:	4402      	add	r2, r0
 8006ee6:	4601      	mov	r1, r0
 8006ee8:	428a      	cmp	r2, r1
 8006eea:	d100      	bne.n	8006eee <memmove+0x2a>
 8006eec:	bd10      	pop	{r4, pc}
 8006eee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006ef2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006ef6:	e7f7      	b.n	8006ee8 <memmove+0x24>

08006ef8 <_sbrk_r>:
 8006ef8:	b538      	push	{r3, r4, r5, lr}
 8006efa:	4d06      	ldr	r5, [pc, #24]	@ (8006f14 <_sbrk_r+0x1c>)
 8006efc:	2300      	movs	r3, #0
 8006efe:	4604      	mov	r4, r0
 8006f00:	4608      	mov	r0, r1
 8006f02:	602b      	str	r3, [r5, #0]
 8006f04:	f7f9 fe9e 	bl	8000c44 <_sbrk>
 8006f08:	1c43      	adds	r3, r0, #1
 8006f0a:	d102      	bne.n	8006f12 <_sbrk_r+0x1a>
 8006f0c:	682b      	ldr	r3, [r5, #0]
 8006f0e:	b103      	cbz	r3, 8006f12 <_sbrk_r+0x1a>
 8006f10:	6023      	str	r3, [r4, #0]
 8006f12:	bd38      	pop	{r3, r4, r5, pc}
 8006f14:	20001360 	.word	0x20001360

08006f18 <_realloc_r>:
 8006f18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f1c:	4607      	mov	r7, r0
 8006f1e:	4614      	mov	r4, r2
 8006f20:	460d      	mov	r5, r1
 8006f22:	b921      	cbnz	r1, 8006f2e <_realloc_r+0x16>
 8006f24:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006f28:	4611      	mov	r1, r2
 8006f2a:	f7ff bc5b 	b.w	80067e4 <_malloc_r>
 8006f2e:	b92a      	cbnz	r2, 8006f3c <_realloc_r+0x24>
 8006f30:	f7ff fbec 	bl	800670c <_free_r>
 8006f34:	4625      	mov	r5, r4
 8006f36:	4628      	mov	r0, r5
 8006f38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f3c:	f000 f81a 	bl	8006f74 <_malloc_usable_size_r>
 8006f40:	4284      	cmp	r4, r0
 8006f42:	4606      	mov	r6, r0
 8006f44:	d802      	bhi.n	8006f4c <_realloc_r+0x34>
 8006f46:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006f4a:	d8f4      	bhi.n	8006f36 <_realloc_r+0x1e>
 8006f4c:	4621      	mov	r1, r4
 8006f4e:	4638      	mov	r0, r7
 8006f50:	f7ff fc48 	bl	80067e4 <_malloc_r>
 8006f54:	4680      	mov	r8, r0
 8006f56:	b908      	cbnz	r0, 8006f5c <_realloc_r+0x44>
 8006f58:	4645      	mov	r5, r8
 8006f5a:	e7ec      	b.n	8006f36 <_realloc_r+0x1e>
 8006f5c:	42b4      	cmp	r4, r6
 8006f5e:	4622      	mov	r2, r4
 8006f60:	4629      	mov	r1, r5
 8006f62:	bf28      	it	cs
 8006f64:	4632      	movcs	r2, r6
 8006f66:	f7ff fbc3 	bl	80066f0 <memcpy>
 8006f6a:	4629      	mov	r1, r5
 8006f6c:	4638      	mov	r0, r7
 8006f6e:	f7ff fbcd 	bl	800670c <_free_r>
 8006f72:	e7f1      	b.n	8006f58 <_realloc_r+0x40>

08006f74 <_malloc_usable_size_r>:
 8006f74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f78:	1f18      	subs	r0, r3, #4
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	bfbc      	itt	lt
 8006f7e:	580b      	ldrlt	r3, [r1, r0]
 8006f80:	18c0      	addlt	r0, r0, r3
 8006f82:	4770      	bx	lr

08006f84 <_init>:
 8006f84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f86:	bf00      	nop
 8006f88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f8a:	bc08      	pop	{r3}
 8006f8c:	469e      	mov	lr, r3
 8006f8e:	4770      	bx	lr

08006f90 <_fini>:
 8006f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f92:	bf00      	nop
 8006f94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f96:	bc08      	pop	{r3}
 8006f98:	469e      	mov	lr, r3
 8006f9a:	4770      	bx	lr
