/** @mainpage
 @version 0.9
 @author
  Copyright (C) 2012 Luis R. Hilario http://www.luisdigital.com

  This library is free software; you can redistribute it and/or
  modify it under the terms of the GNU Lesser General Public
  License as published by the Free Software Foundation; either
  version 2.1 of the License, or (at your option) any later version.

  This library is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
  Lesser General Public License for more details.

  You should have received a copy of the GNU Lesser General Public
  License along with this library; if not, write to the Free Software
  Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA

 @section intro Introduction
 This library is intended to be universal and easy to use.

 Download source code here: http://www.luisdigital.com/proyectos/nrf24l01/nrf24l01.zip

 The files cpu_*.* contain code for a specific processor.

 Examples included for the following processors:

 NXP LPC11xx, LPC13xx "cpu_lpc1000.h"

 NXP LPC17xx "cpu_lpc1700.h"

 Parallax Propeller 1 "cpu_p8x32a.h"

 You can also provide examples for other micros.

 Please report any bug and / or solution you find.
*/

char Address_L_P2[5] = { 0x1C, 0x22, 0x33, 0x44, 0x55};
char Address_L_P1[5] = { 0x1B, 0x22, 0x33, 0x44, 0x55};
char Address_L_P0[5] = { 0x1A, 0x22, 0x33, 0x44, 0x55};

#include "NRF24L01_L.h"

/**
 Read a register

 @param Reg Register to read

 @return Registry Value
*/
char NRF24L01_L_ReadReg(char Reg) {
	char Result;

	NRF24L01_L_CS_LOW;
	SPI_L(Reg);
	Result = SPI_L(NOP);
	NRF24L01_L_CS_HIGH;

	return Result;
}

/**
 Returns the STATUS register and then modify a register

 @param Reg Register to change
 @param Value New value

 @return STATUS Register
*/
char NRF24L01_L_WriteReg(char Reg, char Value) {
	char Result;

	NRF24L01_L_CS_LOW;
	Result = SPI_L(Reg);
	
	SPI_L(Value);
	//PORTD.OUTSET = 1<<7;
	NRF24L01_L_CS_HIGH;

	return Result;
}

/**
 Returns the STATUS register and then read "n" registers

 @param Reg Register to read
 @param Buf Pointer to a buffer
 @param Size Buffer Size

 @return STATUS Register
*/
char NRF24L01_L_ReadRegBuf(char Reg, char *Buf, int Size) {
	int i;
	char Result;

	NRF24L01_L_CS_LOW;
	Result = SPI_L(Reg);

	for (i = 0; i < Size; i++) {
		Buf[i] = SPI_L(NOP);
	}

	NRF24L01_L_CS_HIGH;

	return Result;
}

/**
 Returns the STATUS register and then write "n" registers

 @param Reg Registers to change
 @param Buf Pointer to a buffer
 @param Size Buffer Size

 @return STATUS Register
*/
char NRF24L01_L_WriteRegBuf(char Reg, char *Buf, int Size) {
	int i;
	char Result;

	NRF24L01_L_CS_LOW;
	Result = SPI_L(Reg);

	for (i = 0; i < Size; i++) {
		SPI_L(Buf[i]);
	}
	NRF24L01_L_CS_HIGH;

	return Result;
}

/**
 Returns the STATUS register

 @return STATUS Register
*/
char NRF24L01_L_Get_Status(void) {
	char Result;

	NRF24L01_L_CS_LOW;
	SPI_L(0x07);     
	Result = SPI_L(NOP);
	NRF24L01_L_CS_HIGH;

	return Result;
}

/**
 Returns the carrier signal in RX mode (high when detected)

 @return CD
*/
char NRF24L01_L_Get_CD(void) {
	return (NRF24L01_L_ReadReg(CD) & 1);
}

/**
 Select power mode

 @param Mode = _POWER_DOWN, _POWER_UP

 @see _POWER_DOWN
 @see _POWER_UP

*/
void NRF24L01_L_Set_Power(char Mode) {
	char Result;

	Result = NRF24L01_L_ReadReg(CONFIG) & 0b01111101; // Read Conf. Reg. AND Clear bit 1 (PWR_UP) and 7 (Reserved)
	NRF24L01_L_WriteReg(W_REGISTER | CONFIG, Result | Mode);
}

/**
 Select the radio channel

 @param CH = 0..125

*/
void NRF24L01_L_Set_CH(char CH) {
	NRF24L01_L_WriteReg(W_REGISTER | RF_CH, (CH & 0b01111111)); // Clear bit 8
}

/**
 Select Enhanced ShockBurst ON/OFF

 Disable this functionality to be compatible with NRF24L01

 @param Mode = _ShockBurst_ON, _ShockBurst_OFF

 @see _ShockBurst_ON
 @see _ShockBurst_OFF

*/

void NRF24L01_L_Set_ShockBurst(char Mode) {
	
	NRF24L01_L_WriteReg(W_REGISTER | SETUP_RETR, Mode);
	
	NRF24L01_L_WriteReg(W_REGISTER | EN_AA, Mode);
}

/**
 Select the address width

 @param Width = 3..5
*/
void NRF24L01_L_Set_Address_Width(char Width) {
	NRF24L01_L_WriteReg(W_REGISTER | SETUP_AW, 0x03/*(Width & 3) -2*/);
}

/**
 Select mode receiver or transmitter

 @param Device_Mode = _TX_MODE, _RX_MODE

 @see _TX_MODE
 @see _RX_MODE
*/
void NRF24L01_L_Set_Device_Mode(char Device_Mode) {
	char Result;

	Result = NRF24L01_L_ReadReg(CONFIG) & 0b01111110; // Read Conf. Reg. AND Clear bit 0 (PRIM_RX) and 7 (Reserved)
	NRF24L01_L_WriteReg(W_REGISTER | CONFIG, Result | Device_Mode);
}

/**
 Enables and configures the pipe receiving the data

 @param PipeNum Number of pipe
 @param Address Address
 @param AddressSize Address size
 @param PayloadSize Buffer size, data receiver

*/
void NRF24L01_L_Set_RX_Pipe(char PipeNum, char *Address, int AddressSize, char PayloadSize) {
	char Result;

	Result = NRF24L01_L_ReadReg(EN_RXADDR);
	NRF24L01_L_WriteReg(W_REGISTER | EN_RXADDR, Result | (1 << PipeNum));

	NRF24L01_L_WriteReg(W_REGISTER | (RX_PW_P0 + PipeNum), PayloadSize);
	
	if (PipeNum==0 || PipeNum==1)
	{
		NRF24L01_L_WriteRegBuf(W_REGISTER | (RX_ADDR_P0 + PipeNum), Address, AddressSize);
	}
	else
	NRF24L01_L_WriteReg(W_REGISTER| (RX_ADDR_P0 + PipeNum),Address[0]);
}

/**
 Disable all pipes
*/
void NRF24L01_L_Disable_All_Pipes(void) {
	NRF24L01_L_WriteReg(W_REGISTER | EN_RXADDR, 0);
}


/** Returns the STATUS register and then clear all interrupts
 *
 * @return STATUS Register
 */
char NRF24L01_L_Clear_Interrupts(void) {
	return NRF24L01_L_WriteReg(W_REGISTER | STATUSe, _RX_DR | _TX_DS | _MAX_RT);
}

/**
 Sets the direction of transmission

 @param Address Address
 @param Size Address size 3..5

*/
void NRF24L01_L_Set_TX_Address(char *Address, int Size) {
	NRF24L01_L_WriteRegBuf(W_REGISTER | TX_ADDR, Address, Size);
}

/**
 Empty the transmit buffer

*/
void NRF24L01_L_Flush_TX(void) {
	NRF24L01_L_CS_LOW;
	SPI_L(FLUSH_TX);
	NRF24L01_L_CS_HIGH;
}

/**
 Empty the receive buffer
*/
void NRF24L01_L_Flush_RX(void) {
	NRF24L01_L_CS_LOW;
	SPI_L(FLUSH_RX);
	NRF24L01_L_CS_HIGH;
}

/**
 Initializes the device
 @param Device_Mode = _TX_MODE, _RX_MODE
 @param CH = 0..125
 @param DataRate = _1Mbps, _2Mbps
 @param Address Address
 @param Address_Width Width direction: 3..5
 @param Size_Payload Data buffer size

 @see _TX_MODE
 @see _RX_MODE
 @see _1Mbps
 @see _2Mbps
*/
void NRF24L01_L_Init(char Device_Mode, char CH, char DataRate,
char *Address, char Address_Width, char Size_Payload, char Tx_Power) {

	//NRF24L01_L_CE_OUT; // Set Port DIR out

	// Disable Enhanced ShockBurst
	NRF24L01_L_Set_ShockBurst(_ShockBurst_OFF);
	
	// RF output power in TX mode = 0dBm (Max.)
	// Set LNA gain
	NRF24L01_L_WriteReg(W_REGISTER | RF_SETUP, 0b00000001 | Tx_Power | DataRate);////////////

	NRF24L01_L_Set_Address_Width(Address_Width);//////////////////////

	NRF24L01_L_Set_RX_Pipe(0, Address, Address_Width, Size_Payload);

	NRF24L01_L_Set_CH(CH);

	NRF24L01_L_Set_TX_Address(Address, Address_Width); // Set Transmit address

	// Bits 4..6: Reflect interrupts as active low on the IRQ pin
	// Bit 3: Enable CRC
	// Bit 2: CRC 1 Byte
	// Bit 1: Power Up
	NRF24L01_L_WriteReg(W_REGISTER | CONFIG, 0b00001010 | Device_Mode);

	_delay_us(1500);
}
void NRF24L01_L_Init_milad(char Device_Mode, char CH, char DataRate,
char *Address, char Address_Width, char Size_Payload, char Tx_Power) {

	//NRF24L01_L_CE_OUT; // Set Port DIR out

	// Enable Enhanced ShockBurst
	NRF24L01_L_Set_ShockBurst(_ShockBurst_OFF);
	NRF24L01_L_WriteReg(W_REGISTER | EN_AA, 0x07);
	NRF24L01_L_WriteReg(W_REGISTER | SETUP_RETR, 0x2f);
	//NRF24L01_L_WriteReg(W_REGISTER | FEATURE, 0x02);  //
	
	// RF output power in TX mode = 0dBm (Max.)
	// Set LNA gain
	NRF24L01_L_WriteReg(W_REGISTER | RF_SETUP, 0b00000001 | Tx_Power | DataRate);////////////

	NRF24L01_L_Set_Address_Width(Address_Width);//////////////////////

	NRF24L01_L_Set_RX_Pipe(0, Address_L_P0, Address_Width, Size_Payload);
	NRF24L01_L_Set_RX_Pipe(1, Address_L_P1, Address_Width, Size_Payload);
	NRF24L01_L_Set_RX_Pipe(2, Address_L_P2, Address_Width, Size_Payload);

	NRF24L01_L_Set_CH(CH);

	NRF24L01_L_Set_TX_Address(Address_L_P0, Address_Width); // Set Transmit address

	// Bits 4..6: Reflect interrupts as active low on the IRQ pin
	// Bit 3: Enable CRC
	// Bit 2: CRC 1 Byte
	// Bit 1: Power Up
	NRF24L01_L_WriteReg(W_REGISTER | CONFIG, 0b00001010 | Device_Mode);

	_delay_us(1500);
}

/**
 Turn on transmitter, and transmits the data loaded into the buffer
*/
void NRF24L01_L_RF_TX(void) {
	NRF24L01_L_CE_LOW;
	NRF24L01_L_CE_HIGH;
	_delay_us(10);
	NRF24L01_L_CE_LOW;
}

/**
 Writes the buffer of data transmission

 @param Buf Buffer with data to send
 @param Size Buffer size

*/
void NRF24L01_L_Write_TX_Buf(char *Buf, int Size) {
	NRF24L01_L_WriteRegBuf(W_REGISTER | W_TX_PAYLOAD, Buf, Size);
}

/**
 Read the data reception buffer

 @param Buf Buffer with data received
 @param Size Buffer size

*/
void NRF24L01_L_Read_RX_Buf(char *Buf, int Size) {
	NRF24L01_L_ReadRegBuf(R_RX_PAYLOAD, Buf, Size);
}


void NRF24L01_L_Receive(char Buf[_Buffer_Size]) {
	NRF24L01_L_CE_HIGH;
	_delay_us(130);

	while ((NRF24L01_L_Get_Status() & _RX_DR) != _RX_DR);

	NRF24L01_L_CE_LOW;

	NRF24L01_L_Read_RX_Buf(Buf, _Buffer_Size);
	NRF24L01_L_Clear_Interrupts();
}

void NRF24L01_L_Send(char Buf[_Buffer_Size]) {
	NRF24L01_L_Write_TX_Buf(Buf, _Buffer_Size);
	if((NRF24L01_L_ReadReg(FIFO_STATUS) & TX_EMPTY) == TX_EMPTY )
		NRF24L01_L_RF_TX();
	while ((NRF24L01_L_Get_Status() & _TX_DS) != _TX_DS)
	{
		
	}		
	NRF24L01_L_Clear_Interrupts();

}


char SPI_L(char TX_Data) 
{	
/* Send pattern. */
	spi_put(&NRF24L01_L_SPI,TX_Data);

	/* Wait for transmission complete. */
	while(!(spi_is_tx_ok(&NRF24L01_L_SPI)));
	/* Read received data. */
	uint8_t result = spi_get(&NRF24L01_L_SPI);

	return(result);
}