Running in Lattice mode

                               Synplify Pro (R) 

               Version R-2021.03L-SP1 for RHEL64 - Aug 10, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Starting:    /usr/local/diamond/3.12/synpbase/linux_a_64/mbin/synplify
Install:     /usr/local/diamond/3.12/synpbase
Hostname:    Surchlinux
Date:        Sat Feb 19 23:40:05 2022
Version:     R-2021.03L-SP1

Arguments:   -product synplify_pro -tcl /home/cody/Project/FPGA-ADC/oscilloscope/impl1/launch_synplify.tcl
ProductType: synplify_pro





No project opened.
TCL script complete: "/home/cody/Project/FPGA-ADC/oscilloscope/impl1/launch_synplify.tcl"
log file: "/home/cody/Project/FPGA-ADC/oscilloscope/impl1/impl1.srr"
Running: impl1 in foreground

Running impl1_syn|impl1

Running Flow: compile (Compile) on impl1_syn|impl1
# Sat Feb 19 23:40:18 2022

Running Flow: compile_flow (Compile Process) on impl1_syn|impl1
# Sat Feb 19 23:40:18 2022

Running: compiler (Compile Input) on impl1_syn|impl1
# Sat Feb 19 23:40:18 2022
Copied /home/cody/Project/FPGA-ADC/oscilloscope/impl1/synwork/impl1_comp.srs to /home/cody/Project/FPGA-ADC/oscilloscope/impl1/impl1.srs

compiler completed
# Sat Feb 19 23:40:21 2022

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on impl1_syn|impl1
# Sat Feb 19 23:40:21 2022

multi_srs_gen completed
# Sat Feb 19 23:40:21 2022

Return Code: 0
Run Time:00h:00m:00s
Copied /home/cody/Project/FPGA-ADC/oscilloscope/impl1/synwork/impl1_mult.srs to /home/cody/Project/FPGA-ADC/oscilloscope/impl1/impl1.srs
Complete: Compile Process on impl1_syn|impl1

Running: premap (Premap) on impl1_syn|impl1
# Sat Feb 19 23:40:21 2022

premap completed with warnings
# Sat Feb 19 23:40:22 2022

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on impl1_syn|impl1

Running Flow: map (Map) on impl1_syn|impl1
# Sat Feb 19 23:40:22 2022
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on impl1_syn|impl1
# Sat Feb 19 23:40:22 2022
Copied /home/cody/Project/FPGA-ADC/oscilloscope/impl1/synwork/impl1_m.srm to /home/cody/Project/FPGA-ADC/oscilloscope/impl1/impl1.srm

fpga_mapper completed with warnings
# Sat Feb 19 23:40:24 2022

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on impl1_syn|impl1
Complete: Logic Synthesis on impl1_syn|impl1
0exit status=0
