{"Georg Sigl": [0, ["Keynote address: Design of secure systems - Where are the EDA tools?", ["Georg Sigl"], "https://doi.org/10.1109/ICCAD.2011.6105292", "iccad", 2011]], "Bei Yu": [0.004832649137824774, ["Layout decomposition for triple patterning lithography", ["Bei Yu", "Kun Yuan", "Boyang Zhang", "Duo Ding", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2011.6105297", "iccad", 2011]], "Xiaoping Tang": [0, ["Optimal layout decomposition for double patterning technology", ["Xiaoping Tang", "Minsik Cho"], "https://doi.org/10.1109/ICCAD.2011.6105298", "iccad", 2011]], "Rani S. Ghaida": [0, ["A framework for double patterning-enabled design", ["Rani S. Ghaida", "Kanak B. Agarwal", "Sani R. Nassif", "Xin Yuan", "Lars Liebmann", "Puneet Gupta"], "https://doi.org/10.1109/ICCAD.2011.6105299", "iccad", 2011]], "Xuebei Yang": [8.741451562599423e-09, ["Unequal-error-protection codes in SRAMs for mobile multimedia applications", ["Xuebei Yang", "Kartik Mohanram"], "https://doi.org/10.1109/ICCAD.2011.6105300", "iccad", 2011]], "Chen-Wei Lin": [0, ["Detecting stability faults in sub-threshold SRAMs", ["Chen-Wei Lin", "Hao-Yu Yang", "Chin-Yuan Huang", "Hung-Hsin Chen", "Mango Chia-Tso Chao"], "https://doi.org/10.1109/ICCAD.2011.6105301", "iccad", 2011]], "Feng Yuan": [0, ["Pseudo-functional testing for small delay defects considering power supply noise effects", ["Feng Yuan", "Xiao Liu", "Qiang Xu"], "https://doi.org/10.1109/ICCAD.2011.6105302", "iccad", 2011]], "Bruno Zatt": [0, ["A low-power memory architecture with application-aware power management for motion & disparity estimation in Multiview Video Coding", ["Bruno Zatt", "Muhammad Shafique", "Sergio Bampi", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2011.6105303", "iccad", 2011]], "Jishen Zhao": [0, ["Bandwidth-aware reconfigurable cache design with hybrid memory technologies", ["Jishen Zhao", "Cong Xu", "Yuan Xie"], "https://doi.org/10.1109/ICCAD.2011.6105304", "iccad", 2011]], "Hui Zhao": [0, ["Feedback control based cache reliability enhancement for emerging multicores", ["Hui Zhao", "Akbar Sharifi", "Shekhar Srikantaiah", "Mahmut T. Kandemir"], "https://doi.org/10.1109/ICCAD.2011.6105305", "iccad", 2011], ["Exploring heterogeneous NoC design space", ["Hui Zhao", "Mahmut T. Kandemir", "Wei Ding", "Mary Jane Irwin"], "https://doi.org/10.1109/ICCAD.2011.6105419", "iccad", 2011]], "Rasit Onur Topaloglu": [0, ["GPU programming for EDA with OpenCL", ["Rasit Onur Topaloglu", "Benedict R. Gaster"], "https://doi.org/10.1109/ICCAD.2011.6105306", "iccad", 2011]], "Myung-Chul Kim": [0.9949226677417755, ["A SimPLR method for routability-driven placement", ["Myung-Chul Kim", "Jin Hu", "Dongjin Lee", "Igor L. Markov"], "https://doi.org/10.1109/ICCAD.2011.6105307", "iccad", 2011]], "Xu He": [0, ["Ripple: An effective routability-driven placer by iterative cell movement", ["Xu He", "Tao Huang", "Linfu Xiao", "Haitong Tian", "Guxin Cui", "Evangeline F. Y. Young"], "https://doi.org/10.1109/ICCAD.2011.6105308", "iccad", 2011]], "Meng-Kai Hsu": [0, ["Routability-driven analytical placement for mixed-size circuit designs", ["Meng-Kai Hsu", "Sheng Chou", "Tzu-Hen Lin", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2011.6105309", "iccad", 2011]], "Yi-Lin Chuang": [0, ["PRICE: Power reduction by placement and clock-network co-synthesis for pulsed-latch designs", ["Yi-Lin Chuang", "Hong-Ting Lin", "Tsung-Yi Ho", "Yao-Wen Chang", "Diana Marculescu"], "https://doi.org/10.1109/ICCAD.2011.6105310", "iccad", 2011]], "Dimitri de Jonghe": [0, ["Efficient analytical macromodeling of large analog circuits by Transfer Function Trajectories", ["Dimitri de Jonghe", "Georges G. E. Gielen"], "https://doi.org/10.1109/ICCAD.2011.6105311", "iccad", 2011]], "Vladimir Zolotov": [0, ["Optimal statistical chip disposition", ["Vladimir Zolotov", "Jinjun Xiong"], "https://doi.org/10.1109/ICCAD.2011.6105312", "iccad", 2011]], "Artem Rogachev": [0, ["Temperature aware statistical static timing analysis", ["Artem Rogachev", "Lu Wan", "Deming Chen"], "https://doi.org/10.1109/ICCAD.2011.6105313", "iccad", 2011]], "Bing Li": [0, ["Fast statistical timing analysis for circuits with Post-Silicon Tunable clock buffers", ["Bing Li", "Ning Chen"], "https://doi.org/10.1109/ICCAD.2011.6105314", "iccad", 2011]], "Mahmut T. Kandemir": [0, ["Improving shared cache behavior of multithreaded object-oriented applications in multicores", ["Mahmut T. Kandemir", "Shekhar Srikantaiah", "Seung Woo Son"], "https://doi.org/10.1109/ICCAD.2011.6105315", "iccad", 2011]], "Mohammad Shihabul Haque": [0, ["CIPARSim: Cache intersection property assisted rapid single-pass FIFO cache simulation technique", ["Mohammad Shihabul Haque", "Jorgen Peddersen", "Sri Parameswaran"], "https://doi.org/10.1109/ICCAD.2011.6105316", "iccad", 2011]], "Praveen Yedlapalli": [0, ["Cooperative parallelization", ["Praveen Yedlapalli", "Emre Kultursay", "Mahmut T. Kandemir"], "https://doi.org/10.1109/ICCAD.2011.6105317", "iccad", 2011]], "Wei Ding": [0, ["Optimizing data locality using array tiling", ["Wei Ding", "Yuanrui Zhang", "Jun Liu", "Mahmut T. Kandemir"], "https://doi.org/10.1109/ICCAD.2011.6105318", "iccad", 2011]], "Jason Cong": [0, ["Assuring application-level correctness against soft errors", ["Jason Cong", "Karthik Gururaj"], "https://doi.org/10.1109/ICCAD.2011.6105319", "iccad", 2011], ["Combined loop transformation and hierarchy allocation for data reuse optimization", ["Jason Cong", "Peng Zhang", "Yi Zou"], "https://doi.org/10.1109/ICCAD.2011.6105324", "iccad", 2011], ["ATree-based topology synthesis for on-chip network", ["Jason Cong", "Yuhui Huang", "Bo Yuan"], "https://doi.org/10.1109/ICCAD.2011.6105399", "iccad", 2011]], "Krishnendu Chakrabarty": [0, ["The role of EDA in digital print automation and infrastructure optimization", ["Krishnendu Chakrabarty", "Gary Dispoto", "Rick Bellamy", "Jun Zeng"], "https://doi.org/10.1109/ICCAD.2011.6105320", "iccad", 2011]], "Wangyang Zhang": [0, ["Toward efficient spatial variation decomposition via sparse regression", ["Wangyang Zhang", "Karthik Balakrishnan", "Xin Li", "Duane S. Boning", "Rob A. Rutenbar"], "https://doi.org/10.1109/ICCAD.2011.6105321", "iccad", 2011]], "Charles Lamech": [0, ["REBEL and TDC: Two embedded test structures for on-chip measurements of within-die path delay variations", ["Charles Lamech", "Jim Aarestad", "Jim Plusquellic", "Reza M. Rad", "Kanak Agarwal"], "https://doi.org/10.1109/ICCAD.2011.6105322", "iccad", 2011]], "Hongbo Zhang": [0, ["Accelerating aerial image simulation with GPU", ["Hongbo Zhang", "Tan Yan", "Martin D. F. Wong", "Sanjay J. Patel"], "https://doi.org/10.1109/ICCAD.2011.6105323", "iccad", 2011]], "Seokhyun Lee": [0.999875009059906, ["High-level synthesis with distributed controller for fast timing closure", ["Seokhyun Lee", "Kiyoung Choi"], "https://doi.org/10.1109/ICCAD.2011.6105325", "iccad", 2011]], "Elena Dubrova": [0, ["Synthesis of parallel binary machines", ["Elena Dubrova"], "https://doi.org/10.1109/ICCAD.2011.6105326", "iccad", 2011]], "Wooyoung Jang": [0.998606950044632, ["Chemical-mechanical polishing aware application-specific 3D NoC design", ["Wooyoung Jang", "Ou He", "Jae-Seok Yang", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2011.6105327", "iccad", 2011]], "Ali Shafiee": [0, ["Application-aware deadlock-free oblivious routing based on extended turn-model", ["Ali Shafiee", "Mahdy Zolghadr", "Mohammad Arjomand", "Hamid Sarbazi-Azad"], "https://doi.org/10.1109/ICCAD.2011.6105328", "iccad", 2011]], "Avinash Karanth Kodi": [0, ["Co-design of channel buffers and crossbar organizations in NoCs architectures", ["Avinash Karanth Kodi", "Randy Morris", "Dominic DiTomaso", "Ashwini Sarathy", "Ahmed Louri"], "https://doi.org/10.1109/ICCAD.2011.6105329", "iccad", 2011]], "Hai Wei": [0, ["Carbon nanotube imperfection-immune digital VLSI: Frequently asked questions updated", ["Hai Wei", "Jie Zhang", "Lan Wei", "Nishant Patil", "Albert Lin", "Max M. Shulaker", "Hong-Yu Chen", "H.-S. Philip Wong", "Subhasish Mitra"], "https://doi.org/10.1109/ICCAD.2011.6105330", "iccad", 2011]], "Davide Sacchetto": [0, ["Alternative design methodologies for the next generation logic switch", ["Davide Sacchetto", "Michele De Marchi", "Giovanni De Micheli", "Yusuf Leblebici"], "https://doi.org/10.1109/ICCAD.2011.6105331", "iccad", 2011]], "Yiming Huai": [0, ["Progress and outlook for STT-MRAM", ["Yiming Huai", "Yuchen Zhou", "Ioan Tudosa", "Roger Malmhall", "Rajiv Ranjan", "Jing Zhang"], "https://doi.org/10.1109/ICCAD.2011.6105332", "iccad", 2011]], "Rajiv V. Joshi": [0, ["Universal statistical cure for predicting memory loss", ["Rajiv V. Joshi", "Rouwaida Kanj", "Peiyuan Wang", "Hai Li"], "https://doi.org/10.1109/ICCAD.2011.6105333", "iccad", 2011]], "Guillaume Prenat": [0, ["Hybrid CMOS/Magnetic Process Design Kit and application to the design of high-performances non-volatile logic circuits", ["Guillaume Prenat", "Bernard Dieny", "Jean-Pierre Nozieres", "Gregory di Pendina", "Kholdoun Torki"], "https://doi.org/10.1109/ICCAD.2011.6105334", "iccad", 2011]], "Gilberto Medeiros-Ribeiro": [0, ["Progress in CMOS-memristor integration", ["Gilberto Medeiros-Ribeiro", "Janice H. Nickel", "J. Joshua Yang"], "https://doi.org/10.1109/ICCAD.2011.6105335", "iccad", 2011]], "Yue Xu": [0, ["MGR: Multi-level global router", ["Yue Xu", "Chris Chu"], "https://doi.org/10.1109/ICCAD.2011.6105336", "iccad", 2011]], "Hamid Shojaei": [0, ["Congestion analysis for global routing via integer programming", ["Hamid Shojaei", "Azadeh Davoodi", "Jeffrey T. Linderoth"], "https://doi.org/10.1109/ICCAD.2011.6105337", "iccad", 2011]], "Wen-Hao Liu": [0, ["High-quality global routing for multiple dynamic supply voltage designs", ["Wen-Hao Liu", "Yih-Lang Li", "Kai-Yuan Chao"], "https://doi.org/10.1109/ICCAD.2011.6105338", "iccad", 2011]], "Cliff C. N. Sze": [0, ["The future of clock network synthesis", ["Cliff C. N. Sze"], "https://doi.org/10.1109/ICCAD.2011.6105339", "iccad", 2011]], "Joseph N. Kozhaya": [0, ["Myth busters: Microprocessor clocking is from Mars, ASICs clocking is from Venus", ["Joseph N. Kozhaya", "Phillip Restle", "Haifeng Qian"], "https://doi.org/10.1109/ICCAD.2011.6105340", "iccad", 2011]], "Ali M. El-Husseini": [0, ["Clocking design automation in Intel's Core i7 and future designs", ["Ali M. El-Husseini", "Matthew Morrise"], "https://doi.org/10.1109/ICCAD.2011.6105341", "iccad", 2011]], "Igor L. Markov": [0, ["Algorithmic tuning of clock trees and derived non-tree structures", ["Igor L. Markov", "Dongjin Lee"], "https://doi.org/10.1109/ICCAD.2011.6105342", "iccad", 2011]], "Yen-Hung Lin": [0, ["Doppler: DPL-aware and OPC-friendly gridless detailed routing with mask density balancing", ["Yen-Hung Lin", "Yongchan Ban", "David Z. Pan", "Yih-Lang Li"], "https://doi.org/10.1109/ICCAD.2011.6105343", "iccad", 2011]], "Xin Gao": [0, ["A jumper insertion algorithm under antenna ratio and timing constraints", ["Xin Gao", "Luca Macchiarulo"], "https://doi.org/10.1109/ICCAD.2011.6105344", "iccad", 2011]], "Yiding Han": [3.0326070827868534e-06, ["Exploring high throughput computing paradigm for global routing", ["Yiding Han", "Dean Michael Ancajas", "Koushik Chakraborty", "Sanghamitra Roy"], "https://doi.org/10.1109/ICCAD.2011.6105345", "iccad", 2011]], "Yuan-Kai Ho": [0, ["Escape routing for staggered-pin-array PCBs", ["Yuan-Kai Ho", "Hsu-Chieh Lee", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2011.6105346", "iccad", 2011]], "Matthew Grange": [0, ["Modeling the computational efficiency of 2-D and 3-D silicon processors for early-chip planning", ["Matthew Grange", "Axel Jantsch", "Roshan Weerasekera", "Dinesh Pamunuwa"], "https://doi.org/10.1109/ICCAD.2011.6105347", "iccad", 2011]], "Clinton Wills Smullen IV": [0, ["The STeTSiMS STT-RAM simulation and modeling system", ["Clinton Wills Smullen IV", "Anurag Nigam", "Sudhanva Gurumurthi", "Mircea R. Stan"], "https://doi.org/10.1109/ICCAD.2011.6105348", "iccad", 2011]], "Muhsen Owaida": [0, ["Massively parallel programming models used as hardware description languages: The OpenCL case", ["Muhsen Owaida", "Nikolaos Bellas", "Christos D. Antonopoulos", "Konstantis Daloukas", "Charalambos Antoniadis"], "https://doi.org/10.1109/ICCAD.2011.6105349", "iccad", 2011]], "Jeffrey L. Krichmar": [0, ["Neuromorphic modeling abstractions and simulation of large-scale cortical networks", ["Jeffrey L. Krichmar", "Nikil D. Dutt", "Jayram Moorkanikara Nageswaran", "Micah Richert"], "https://doi.org/10.1109/ICCAD.2011.6105350", "iccad", 2011]], "Yu Wang": [0, ["A heterogeneous accelerator platform for multi-subject voxel-based brain network analysis", ["Yu Wang", "Mo Xu", "Ling Ren", "Xiaorui Zhang", "Di Wu", "Yong He", "Ningyi Xu", "Huazhong Yang"], "https://doi.org/10.1109/ICCAD.2011.6105352", "iccad", 2011]], "Miao Hu": [0, ["Fast statistical model of TiO2 thin-film memristor and design implication", ["Miao Hu", "Hai Li", "Robinson E. Pino"], "https://doi.org/10.1109/ICCAD.2011.6105353", "iccad", 2011]], "Rouwaida Kanj": [0, ["Accelerated statistical simulation via on-demand Hermite spline interpolations", ["Rouwaida Kanj", "Tong Li", "Rajiv V. Joshi", "Kanak Agarwal", "Ali Sadigh", "David Winston", "Sani R. Nassif"], "https://doi.org/10.1109/ICCAD.2011.6105354", "iccad", 2011]], "Ting Mei": [0, ["Structure preserving reduced-order modeling of linear periodic time-varying systems", ["Ting Mei", "Heidi Thornquist", "Eric R. Keiter", "Scott A. Hutchinson"], "https://doi.org/10.1109/ICCAD.2011.6105355", "iccad", 2011]], "David Amsallem": [0, ["ModSpec: An open, flexible specification framework for multi-domain device modelling", ["David Amsallem", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1109/ICCAD.2011.6105356", "iccad", 2011]], "Alan Mishchenko": [0, ["Delay optimization using SOP balancing", ["Alan Mishchenko", "Robert K. Brayton", "Stephen Jang", "Victor N. Kravets"], "https://doi.org/10.1109/ICCAD.2011.6105357", "iccad", 2011]], "Shao-Lun Huang": [0, ["Match and replace - A functional ECO engine for multi-error circuit rectification", ["Shao-Lun Huang", "Wei-Hsun Lin", "Chung-Yang Ric Huang"], "https://doi.org/10.1109/ICCAD.2011.6105358", "iccad", 2011]], "Hsiou-Yuan Liu": [0, ["Towards completely automatic decoder synthesis", ["Hsiou-Yuan Liu", "Yen-Cheng Chou", "Chen-Hsuan Lin", "Jie-Hong R. Jiang"], "https://doi.org/10.1109/ICCAD.2011.6105359", "iccad", 2011]], "Pin-Yi Kuo": [0, ["On rewiring and simplification for canonicity in threshold logic circuits", ["Pin-Yi Kuo", "Chun-Yao Wang", "Ching-Yi Huang"], "https://doi.org/10.1109/ICCAD.2011.6105360", "iccad", 2011]], "ShengYu Shen": [0, ["Inferring assertion for complementary synthesis", ["ShengYu Shen", "Ying Qin", "Jianmin Zhang"], "https://doi.org/10.1109/ICCAD.2011.6105361", "iccad", 2011]], "Sangwoo Han": [0.9993349462747574, ["Statistical aging analysis with process variation consideration", ["Sangwoo Han", "Joohee Choung", "Byung-Su Kim", "Bong Hyun Lee", "Hungbok Choi", "Juho Kim"], "https://doi.org/10.1109/ICCAD.2011.6105362", "iccad", 2011]], "Changhao Yan": [0, ["A new method for multiparameter robust stability distribution analysis of linear analog circuits", ["Changhao Yan", "Sheng-Guo Wang", "Xuan Zeng"], "https://doi.org/10.1109/ICCAD.2011.6105363", "iccad", 2011]], "Jyothi Bhaskarr Velamala": [0, ["Failure diagnosis of asymmetric aging under NBTI", ["Jyothi Bhaskarr Velamala", "Venkatesa Ravi", "Yu Cao"], "https://doi.org/10.1109/ICCAD.2011.6105364", "iccad", 2011]], "Zahra Lak": [0, ["In-system and on-the-fly clock tuning mechanism to combat lifetime performance degradation", ["Zahra Lak", "Nicola Nicolici"], "https://doi.org/10.1109/ICCAD.2011.6105365", "iccad", 2011]], "Rong Ye": [0.019687763415277004, ["Online clock skew tuning for timing speculation", ["Rong Ye", "Feng Yuan", "Qiang Xu"], "https://doi.org/10.1109/ICCAD.2011.6105366", "iccad", 2011]], "Tsung-Wei Huang": [0, ["Reliability-oriented broadcast electrode-addressing for pin-constrained digital microfluidic biochips", ["Tsung-Wei Huang", "Tsung-Yi Ho", "Krishnendu Chakrabarty"], "https://doi.org/10.1109/ICCAD.2011.6105367", "iccad", 2011]], "Yehua Su": [0, ["Defect-tolerant logic implementation onto nanocrossbars by exploiting mapping and morphing simultaneously", ["Yehua Su", "Wenjing Rao"], "https://doi.org/10.1109/ICCAD.2011.6105368", "iccad", 2011]], "Cong Xu": [0, ["Device-architecture co-optimization of STT-RAM based memory for low power embedded systems", ["Cong Xu", "Dimin Niu", "Xiaochun Zhu", "Seung H. Kang", "Matt Nowak", "Yuan Xie"], "https://doi.org/10.1109/ICCAD.2011.6105369", "iccad", 2011]], "Yaojun Zhang": [0, ["STT-RAM cell design optimization for persistent and non-persistent error rate reduction: A statistical design view", ["Yaojun Zhang", "Xiaobin Wang", "Yiran Chen"], "https://doi.org/10.1109/ICCAD.2011.6105370", "iccad", 2011]], "Zhuo Li": [0, ["2011 TAU power grid simulation contest: Benchmark suite and results", ["Zhuo Li", "Raju Balasubramanian", "Frank Liu", "Sani R. Nassif"], "https://doi.org/10.1109/ICCAD.2011.6105371", "iccad", 2011]], "Jianlei Yang": [3.878922183453426e-10, ["PowerRush: A linear simulator for power grid", ["Jianlei Yang", "Zuowei Li", "Yici Cai", "Qiang Zhou"], "https://doi.org/10.1109/ICCAD.2011.6105372", "iccad", 2011], ["Fast poisson solver preconditioned method for robust power grid analysis", ["Jianlei Yang", "Yici Cai", "Qiang Zhou", "Jin Shi"], "https://doi.org/10.1109/ICCAD.2011.6105381", "iccad", 2011]], "Zhiyu Zeng": [0, ["Fast static analysis of power grids: Algorithms and implementations", ["Zhiyu Zeng", "Tong Xu", "Zhuo Feng", "Peng Li"], "https://doi.org/10.1109/ICCAD.2011.6105373", "iccad", 2011]], "Chung-Han Chou": [0, ["On the preconditioner of conjugate gradient method - A power grid simulation perspective", ["Chung-Han Chou", "Nien-Yu Tsai", "Hao Yu", "Che-Rung Lee", "Yiyu Shi", "Shih-Chieh Chang"], "https://doi.org/10.1109/ICCAD.2011.6105374", "iccad", 2011]], "Amith Singhee": [0, ["PTrace: Derivative-free local tracing of bicriterial design tradeoffs", ["Amith Singhee"], "https://doi.org/10.1109/ICCAD.2011.6105375", "iccad", 2011]], "Walter James Condley": [0, ["A methodology for local resonant clock synthesis using LC-assisted local clock buffers", ["Walter James Condley", "Xuchu Hu", "Matthew R. Guthaus"], "https://doi.org/10.1109/ICCAD.2011.6105376", "iccad", 2011]], "Hui-Fang Tsao": [0, ["A corner stitching compliant B\u2217-tree representation and its applications to analog placement", ["Hui-Fang Tsao", "Pang-Yen Chou", "Shih-Lun Huang", "Yao-Wen Chang", "Mark Po-Hung Lin", "Duan-Ping Chen", "Dick Liu"], "https://doi.org/10.1109/ICCAD.2011.6105377", "iccad", 2011]], "Pang-Yen Chou": [0, ["Heterogeneous B\u2217-trees for analog placement with symmetry and regularity considerations", ["Pang-Yen Chou", "Hung-Chih Ou", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2011.6105378", "iccad", 2011]], "Yi-Peng Weng": [0, ["Fast analog layout prototyping for nanometer design migration", ["Yi-Peng Weng", "Hung-Ming Chen", "Tung-Chieh Chen", "Po-Cheng Pan", "Chien-Hung Chen", "Wei-Zen Chen"], "https://doi.org/10.1109/ICCAD.2011.6105379", "iccad", 2011]], "Zheng Zhang": [0, ["Model order reduction of fully parameterized systems by recursive least square optimization", ["Zheng Zhang", "Ibrahim M. Elfadel", "Luca Daniel"], "https://doi.org/10.1109/ICCAD.2011.6105380", "iccad", 2011]], "Farshad Firouzi": [0, ["Modeling and estimation of power supply noise using linear programming", ["Farshad Firouzi", "Saman Kiamehr", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1109/ICCAD.2011.6105382", "iccad", 2011]], "Xueqian Zhao": [0, ["Power grid analysis with hierarchical support graphs", ["Xueqian Zhao", "Jia Wang", "Zhuo Feng", "Shiyan Hu"], "https://doi.org/10.1109/ICCAD.2011.6105383", "iccad", 2011]], "Xuanxing Xiong": [0, ["Vectorless verification of RLC power grids with transient current constraints", ["Xuanxing Xiong", "Jia Wang"], "https://doi.org/10.1109/ICCAD.2011.6105384", "iccad", 2011]], "Mohit Pathak": [0, ["Electromigration modeling and full-chip reliability analysis for BEOL interconnect in TSV-based 3D ICs", ["Mohit Pathak", "Jiwoo Pak", "David Z. Pan", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2011.6105385", "iccad", 2011]], "Moongon Jung": [0.9774841517210007, ["Full-chip through-silicon-via interfacial crack analysis and optimization for 3D IC", ["Moongon Jung", "Xi Liu", "Suresh K. Sitaraman", "David Z. Pan", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2011.6105386", "iccad", 2011]], "Di-An Li": [0, ["Variation-aware electromigration analysis of power/ground networks", ["Di-An Li", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1109/ICCAD.2011.6105387", "iccad", 2011]], "Seokjoong Kim": [0.9997496604919434, ["Low-power multiple-bit upset tolerant memory optimization", ["Seokjoong Kim", "Matthew R. Guthaus"], "https://doi.org/10.1109/ICCAD.2011.6105388", "iccad", 2011]], "Naifeng Jing": [0, ["Mitigating FPGA interconnect soft errors by in-place LUT inversion", ["Naifeng Jing", "Ju-Yueh Lee", "Weifeng He", "Zhigang Mao", "Lei He"], "https://doi.org/10.1109/ICCAD.2011.6105389", "iccad", 2011]], "Hratch Mangassarian": [0, ["Debugging with dominance: On-the-fly RTL debug solution implications", ["Hratch Mangassarian", "Andreas G. Veneris", "Duncan Exon Smith", "Sean Safarpour"], "https://doi.org/10.1109/ICCAD.2011.6105390", "iccad", 2011]], "Debapriya Chatterjee": [0, ["Simulation-based signal selection for state restoration in silicon debug", ["Debapriya Chatterjee", "Calvin McCarter", "Valeria Bertacco"], "https://doi.org/10.1109/ICCAD.2011.6105391", "iccad", 2011]], "Bo-Han Wu": [0.3912646919488907, ["Toward an extremely-high-throughput and even-distribution pattern generator for the constrained random simulation techniques", ["Bo-Han Wu", "Chun-Ju Yang", "Chia-Cheng Tso", "Chung-Yang Ric Huang"], "https://doi.org/10.1109/ICCAD.2011.6105392", "iccad", 2011]], "Ryan Cochran": [0, ["Identifying the optimal energy-efficient operating points of parallel workloads", ["Ryan Cochran", "Can Hankendi", "Ayse Kivilcim Coskun", "Sherief Reda"], "https://doi.org/10.1109/ICCAD.2011.6105393", "iccad", 2011]], "Haris Javaid": [0, ["System-level application-aware dynamic power management in adaptive pipelined MPSoCs for multimedia", ["Haris Javaid", "Muhammad Shafique", "Jorg Henkel", "Sri Parameswaran"], "https://doi.org/10.1109/ICCAD.2011.6105394", "iccad", 2011]], "Younghyun Kim": [0.998327910900116, ["Balanced reconfiguration of storage banks in a hybrid electrical energy storage system", ["Younghyun Kim", "Sangyoung Park", "Yanzhi Wang", "Qing Xie", "Naehyuck Chang", "Massimo Poncino", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.2011.6105395", "iccad", 2011]], "Dongjin Lee": [0.4982922077178955, ["Multilevel tree fusion for robust clock networks", ["Dongjin Lee", "Igor L. Markov"], "https://doi.org/10.1109/ICCAD.2011.6105396", "iccad", 2011]], "Seungwhun Paik": [0.9998691529035568, ["Implementation of pulsed-latch and pulsed-register circuits to minimize clocking power", ["Seungwhun Paik", "Gi-Joon Nam", "Youngsoo Shin"], "https://doi.org/10.1109/ICCAD.2011.6105397", "iccad", 2011]], "Hsuan-Ming Chou": [0, ["Useful-skew clock optimization for multi-power mode designs", ["Hsuan-Ming Chou", "Hao Yu", "Shih-Chieh Chang"], "https://doi.org/10.1109/ICCAD.2011.6105398", "iccad", 2011]], "Matthias Althoff": [0, ["Formal verification of phase-locked loops using reachability analysis and continuization", ["Matthias Althoff", "Soner Yaldiz", "Akshay Rajhans", "Xin Li", "Bruce H. Krogh", "Larry T. Pileggi"], "https://doi.org/10.1109/ICCAD.2011.6105400", "iccad", 2011]], "Rangharajan Venkatesan": [0, ["MACACO: Modeling and analysis of circuits for approximate computing", ["Rangharajan Venkatesan", "Amit Agarwal", "Kaushik Roy", "Anand Raghunathan"], "https://doi.org/10.1109/ICCAD.2011.6105401", "iccad", 2011]], "Hu-Hsi Yeh": [0, ["Property-specific sequential invariant extraction for SAT-based unbounded model checking", ["Hu-Hsi Yeh", "Cheng-Yin Wu", "Chung-Yang Ric Huang"], "https://doi.org/10.1109/ICCAD.2011.6105402", "iccad", 2011]], "Miroslav N. Velev": [0, ["Automatic formal verification of multithreaded pipelined microprocessors", ["Miroslav N. Velev", "Ping Gao"], "https://doi.org/10.1109/ICCAD.2011.6105403", "iccad", 2011]], "Hao Qian": [0, ["Accelerating RTL simulation with GPUs", ["Hao Qian", "Yangdong Deng"], "https://doi.org/10.1109/ICCAD.2011.6105404", "iccad", 2011]], "Sheng Li": [0, ["CACTI-P: Architecture-level modeling for SRAM-based structures with advanced leakage reduction techniques", ["Sheng Li", "Ke Chen", "Jung Ho Ahn", "Jay B. Brockman", "Norman P. Jouppi"], "https://doi.org/10.1109/ICCAD.2011.6105405", "iccad", 2011]], "Andrey Ayupov": [0, ["A trace compression algorithm targeting power estimation of long benchmarks", ["Andrey Ayupov", "Steven M. Burns"], "https://doi.org/10.1109/ICCAD.2011.6105406", "iccad", 2011]], "Lei Wang": [0.001596404006704688, ["A theoretical probabilistic simulation framework for dynamic power estimation", ["Lei Wang", "Markus Olbrich", "Erich Barke", "Thomas Buchner", "Markus Buhler", "Philipp V. Panitz"], "https://doi.org/10.1109/ICCAD.2011.6105407", "iccad", 2011]], "Hai Wang": [0.01959937484934926, ["Full-chip runtime error-tolerant thermal estimation and prediction for practical thermal management", ["Hai Wang", "Sheldon X.-D. Tan", "Guangdeng Liao", "Rafael Quintanilla", "Ashish Gupta"], "https://doi.org/10.1109/ICCAD.2011.6105408", "iccad", 2011]], "Muhammet Mustafa Ozdal": [0, ["Gate sizing and device technology selection algorithms for high-performance industrial designs", ["Muhammet Mustafa Ozdal", "Steven M. Burns", "Jiang Hu"], "https://doi.org/10.1109/ICCAD.2011.6105409", "iccad", 2011]], "Junjun Gu": [0.7352852374315262, ["Improving dual Vt technology by simultaneous gate sizing and mechanical stress optimization", ["Junjun Gu", "Gang Qu", "Lin Yuan", "Cheng Zhuo"], "https://doi.org/10.1109/ICCAD.2011.6105410", "iccad", 2011]], "Jia Wang": [0.05329906940460205, ["The approximation scheme for peak power driven voltage partitioning", ["Jia Wang", "Xiaodao Chen", "Chen Liao", "Shiyan Hu"], "https://doi.org/10.1109/ICCAD.2011.6105411", "iccad", 2011]], "Hua-Yu Chang": [0.000656086704111658, ["Timing ECO optimization via B\u00e9zier curve smoothing and fixability identification", ["Hua-Yu Chang", "Iris Hui-Ru Jiang", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2011.6105412", "iccad", 2011]], "Vasileios Tenentes": [0, ["Test-data volume and scan-power reduction with low ATE interface for multi-core SoCs", ["Vasileios Tenentes", "Xrysovalantis Kavousianos"], "https://doi.org/10.1109/ICCAD.2011.6105413", "iccad", 2011]], "Andrew DeOrio": [0, ["Post-silicon bug diagnosis with inconsistent executions", ["Andrew DeOrio", "Daya Shanker Khudia", "Valeria Bertacco"], "https://doi.org/10.1109/ICCAD.2011.6105414", "iccad", 2011]], "Nathan Kupp": [0, ["On proving the efficiency of alternative RF tests", ["Nathan Kupp", "Haralampos-G. D. Stratigopoulos", "Petros Drineas", "Yiorgos Makris"], "https://doi.org/10.1109/ICCAD.2011.6105415", "iccad", 2011]], "Xiaochun Yu": [3.194923325899879e-09, ["Statistical defect-detection analysis of test sets using readily-available tester data", ["Xiaochun Yu", "R. D. Shawn Blanton"], "https://doi.org/10.1109/ICCAD.2011.6105416", "iccad", 2011]], "Mac Y. C. Kao": [0, ["A robust architecture for post-silicon skew tuning", ["Mac Y. C. Kao", "Kun-Ting Tsai", "Shih-Chieh Chang"], "https://doi.org/10.1109/ICCAD.2011.6105417", "iccad", 2011]], "Chia-Hsin Owen Chen": [0, ["A low-swing crossbar and link generator for low-power networks-on-chip", ["Chia-Hsin Owen Chen", "Sunghyun Park", "Tushar Krishna", "Li-Shiuan Peh"], "https://doi.org/10.1109/ICCAD.2011.6105418", "iccad", 2011]], "Eliyah Kilada": [0, ["Synchronous elasticization at a reduced cost: Utilizing the ultra simple fork and controller merging", ["Eliyah Kilada", "Kenneth S. Stevens"], "https://doi.org/10.1109/ICCAD.2011.6105420", "iccad", 2011]], "Sheng Wei": [0, ["Robust passive hardware metering", ["Sheng Wei", "Ani Nahapetian", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.2011.6105421", "iccad", 2011]], "Michael DeBole": [0, ["A framework for accelerating neuromorphic-vision algorithms on FPGAs", ["Michael DeBole", "Ahmed Al-Maashri", "Matthew Cotter", "Chi-Li Yu", "Chaitali Chakrabarti", "Vijaykrishnan Narayanan"], "https://doi.org/10.1109/ICCAD.2011.6105351", "iccad", 2011]]}