// Seed: 3609097815
module module_0 (
    output id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    input logic id_4,
    input id_5,
    input id_6
);
  assign id_0[1] = id_1 == (1);
endmodule
`define pp_7 0
