# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe --top-module SimTop +define+VERILATOR=1 +define+PRINTF_COND=1 +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_GARBAGE_ASSIGN +define+RANDOMIZE_DELAY=3 +define+BENCHMARK=0 -I/home/tela/Arch2025/lab5/build/../vsrc --x-assign unique -O3 -CFLAGS -g -std=c++2a -static -Wall -I/home/tela/Arch2025/lab5/difftest/src/test/csrc -I/home/tela/Arch2025/lab5/difftest/src/test/csrc/common -I/home/tela/Arch2025/lab5/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1 -LDFLAGS -lpthread -lSDL2 -ldl -lz --trace --assert --stats-vars --output-split 30000 --output-split-cfuncs 30000 --trace-fst --trace-structs --no-trace-params -y ../vsrc/ram -o /home/tela/Arch2025/lab5/build/emu -Mdir ../build/emu-compile ../build/../vsrc/SimTop.sv ./src/test/vsrc/common/SimJTAG.v ./src/test/vsrc/common/assert.v ./src/test/vsrc/common/ram.sv ./src/test/vsrc/common/EICG_wrapper.v ./src/test/vsrc/common/ram.v ./src/test/vsrc/common/ref.v ./src/test/vsrc/common/difftest.v /home/tela/Arch2025/lab5/difftest/src/test/csrc/verilator/main.cpp /home/tela/Arch2025/lab5/difftest/src/test/csrc/verilator/emu.cpp /home/tela/Arch2025/lab5/difftest/src/test/csrc/verilator/snapshot.cpp /home/tela/Arch2025/lab5/difftest/src/test/csrc/vcs/main.cpp /home/tela/Arch2025/lab5/difftest/src/test/csrc/common/sdcard.cpp /home/tela/Arch2025/lab5/difftest/src/test/csrc/common/keyboard.cpp /home/tela/Arch2025/lab5/difftest/src/test/csrc/common/flash.cpp /home/tela/Arch2025/lab5/difftest/src/test/csrc/common/remote_bitbang.cpp /home/tela/Arch2025/lab5/difftest/src/test/csrc/common/SimJTAG.cpp /home/tela/Arch2025/lab5/difftest/src/test/csrc/common/axi4.cpp /home/tela/Arch2025/lab5/difftest/src/test/csrc/common/vga.cpp /home/tela/Arch2025/lab5/difftest/src/test/csrc/common/common.cpp /home/tela/Arch2025/lab5/difftest/src/test/csrc/common/compress.cpp /home/tela/Arch2025/lab5/difftest/src/test/csrc/common/uart.cpp /home/tela/Arch2025/lab5/difftest/src/test/csrc/common/ram.cpp /home/tela/Arch2025/lab5/difftest/src/test/csrc/common/device.cpp /home/tela/Arch2025/lab5/difftest/src/test/csrc/difftest/difftest.cpp /home/tela/Arch2025/lab5/difftest/src/test/csrc/difftest/spikedasm.cpp /home/tela/Arch2025/lab5/difftest/src/test/csrc/difftest/goldenmem.cpp /home/tela/Arch2025/lab5/difftest/src/test/csrc/difftest/ref.cpp /home/tela/Arch2025/lab5/difftest/src/test/csrc/difftest/interface.cpp /home/tela/Arch2025/lab5/difftest/src/test/csrc/difftest/nemuproxy.cpp /home/tela/Arch2025/lab5/difftest/src/test/csrc/common/sdcard.cpp /home/tela/Arch2025/lab5/difftest/src/test/csrc/common/keyboard.cpp /home/tela/Arch2025/lab5/difftest/src/test/csrc/common/flash.cpp /home/tela/Arch2025/lab5/difftest/src/test/csrc/common/remote_bitbang.cpp /home/tela/Arch2025/lab5/difftest/src/test/csrc/common/SimJTAG.cpp /home/tela/Arch2025/lab5/difftest/src/test/csrc/common/axi4.cpp /home/tela/Arch2025/lab5/difftest/src/test/csrc/common/vga.cpp /home/tela/Arch2025/lab5/difftest/src/test/csrc/common/common.cpp /home/tela/Arch2025/lab5/difftest/src/test/csrc/common/compress.cpp /home/tela/Arch2025/lab5/difftest/src/test/csrc/common/uart.cpp /home/tela/Arch2025/lab5/difftest/src/test/csrc/common/ram.cpp /home/tela/Arch2025/lab5/difftest/src/test/csrc/common/device.cpp /home/tela/Arch2025/lab5/difftest/src/test/csrc/difftest/difftest.cpp /home/tela/Arch2025/lab5/difftest/src/test/csrc/difftest/spikedasm.cpp /home/tela/Arch2025/lab5/difftest/src/test/csrc/difftest/goldenmem.cpp /home/tela/Arch2025/lab5/difftest/src/test/csrc/difftest/ref.cpp /home/tela/Arch2025/lab5/difftest/src/test/csrc/difftest/interface.cpp /home/tela/Arch2025/lab5/difftest/src/test/csrc/difftest/nemuproxy.cpp"
T      5866    41647  1746549508   981951137  1746549508   981951137 "../build/emu-compile/VSimTop.cpp"
T      3113    41635  1746549508   981951137  1746549508   981951137 "../build/emu-compile/VSimTop.h"
T      5734   102193  1746549509   201951124  1746549509   201951124 "../build/emu-compile/VSimTop.mk"
T      1336    41634  1746549508   971951139  1746549508   971951139 "../build/emu-compile/VSimTop__ConstPool_0.cpp"
T       678    35110  1746549508   971951139  1746549508   971951139 "../build/emu-compile/VSimTop__Dpi.cpp"
T      6067    35106  1746549508   971951139  1746549508   971951139 "../build/emu-compile/VSimTop__Dpi.h"
T      2038    35074  1746549508   971951139  1746549508   971951139 "../build/emu-compile/VSimTop__Syms.cpp"
T      1509    35103  1746549508   971951139  1746549508   971951139 "../build/emu-compile/VSimTop__Syms.h"
T    143978   102178  1746549509     1951138  1746549509     1951138 "../build/emu-compile/VSimTop__Trace.cpp"
T    280920   102177  1746549508   991951137  1746549508   991951137 "../build/emu-compile/VSimTop__Trace__Slow.cpp"
T   1793355   102183  1746549509    81951132  1746549509    81951132 "../build/emu-compile/VSimTop___024root.cpp"
T      6448   102180  1746549509     1951138  1746549509     1951138 "../build/emu-compile/VSimTop___024root.h"
T    823652   102184  1746549509   111951130  1746549509   111951130 "../build/emu-compile/VSimTop___024root__1.cpp"
T      8259   102182  1746549509    31951136  1746549509    31951136 "../build/emu-compile/VSimTop___024root__1__Slow.cpp"
T      2514   102185  1746549509   111951130  1746549509   111951130 "../build/emu-compile/VSimTop___024root__2.cpp"
T    825105   102181  1746549509    31951136  1746549509    31951136 "../build/emu-compile/VSimTop___024root__Slow.cpp"
T     47088   102188  1746549509   111951130  1746549509   111951130 "../build/emu-compile/VSimTop___024unit.cpp"
T       770   102186  1746549509   111951130  1746549509   111951130 "../build/emu-compile/VSimTop___024unit.h"
T       963   102187  1746549509   111951130  1746549509   111951130 "../build/emu-compile/VSimTop___024unit__Slow.cpp"
T    676125   102189  1746549509   201951124  1746549509   201951124 "../build/emu-compile/VSimTop__stats.txt"
T      2553   102194  1746549509   201951124  1746549509   201951124 "../build/emu-compile/VSimTop__ver.d"
T         0        0  1746549509   201951124  1746549509   201951124 "../build/emu-compile/VSimTop__verFiles.dat"
T      1867   102192  1746549509   201951124  1746549509   201951124 "../build/emu-compile/VSimTop_classes.mk"
S      1259   258141  1746518035   853033807  1742948587   738792000 "/home/tela/Arch2025/lab5/build/../vsrc/../build/../vsrc/SimTop.sv"
S     11205   258144  1746548785   542005434  1746548785   542005434 "/home/tela/Arch2025/lab5/build/../vsrc/include/common.sv"
S       122   258143  1746518035   863033801  1742948587   738792000 "/home/tela/Arch2025/lab5/build/../vsrc/include/config.sv"
S      3169   258145  1746547223     2125425  1746547223     2125425 "/home/tela/Arch2025/lab5/build/../vsrc/include/csr.sv"
S      7041   258128  1746532376   732809559  1746532376   732809559 "/home/tela/Arch2025/lab5/build/../vsrc/pipeline/decode/decode.sv"
S     20285   258127  1746549400   851959648  1746549400   851959648 "/home/tela/Arch2025/lab5/build/../vsrc/pipeline/decode/decoder.sv"
S      1100   258130  1746518035   853033807  1743391410   317279000 "/home/tela/Arch2025/lab5/build/../vsrc/pipeline/execute/alu.sv"
S      9922   258131  1746549258   831967719  1746549258   831967719 "/home/tela/Arch2025/lab5/build/../vsrc/pipeline/execute/execute.sv"
S       632   258124  1746518035   853033807  1742948587   738792000 "/home/tela/Arch2025/lab5/build/../vsrc/pipeline/fetch/fetch.sv"
S      1617   258125  1746532419   292806491  1746532419   292806491 "/home/tela/Arch2025/lab5/build/../vsrc/pipeline/fetch/pcselect.sv"
S     11094   258133  1746518035   853033807  1744707310   848571000 "/home/tela/Arch2025/lab5/build/../vsrc/pipeline/memory/memory.sv"
S      2070   258121  1746518035   843033813  1744716654   327935000 "/home/tela/Arch2025/lab5/build/../vsrc/pipeline/regfile/csr_regfile.sv"
S       665   258122  1746518035   843033813  1742948587   738792000 "/home/tela/Arch2025/lab5/build/../vsrc/pipeline/regfile/regfile.sv"
S      2198   258137  1746549433   141957591  1746549433   141957591 "/home/tela/Arch2025/lab5/build/../vsrc/pipeline/regs/reg_DE.sv"
S      1459   258138  1746549467   951953060  1746549467   951953060 "/home/tela/Arch2025/lab5/build/../vsrc/pipeline/regs/reg_EM.sv"
S      1548   258139  1746518035   853033807  1744284228   691456000 "/home/tela/Arch2025/lab5/build/../vsrc/pipeline/regs/reg_FD.sv"
S      1753   258140  1746549492   471951557  1746549492   471951557 "/home/tela/Arch2025/lab5/build/../vsrc/pipeline/regs/reg_MW.sv"
S       884   258135  1746518035   853033807  1744708349   758315000 "/home/tela/Arch2025/lab5/build/../vsrc/pipeline/writeback/writeback.sv"
S     11257   258148  1746538955   476821662  1746538955   476821662 "/home/tela/Arch2025/lab5/build/../vsrc/src/core.sv"
S      1732   258150  1746518035   863033801  1742948587   738792000 "/home/tela/Arch2025/lab5/build/../vsrc/util/CBusArbiter.sv"
S       857   258153  1746518035   863033801  1742948587   738792000 "/home/tela/Arch2025/lab5/build/../vsrc/util/DBusToCBus.sv"
S       563   258154  1746518035   863033801  1742948587   738792000 "/home/tela/Arch2025/lab5/build/../vsrc/util/IBusToCBus.sv"
S  10445528   175248  1740359913   997467686  1740359913   997467686 "/usr/local/bin/verilator_bin"
S       323   257958  1746518035   623033928  1741597119   509331000 "src/test/vsrc/common/EICG_wrapper.v"
S      2542   257962  1746518035   623033928  1741597119   509331000 "src/test/vsrc/common/SimJTAG.v"
S       884   257956  1746518035   613033934  1741597119   509331000 "src/test/vsrc/common/assert.v"
S     17884   257957  1746518035   623033928  1741597119   510331000 "src/test/vsrc/common/difftest.v"
S      5430   257959  1746518035   623033928  1741597119   510839000 "src/test/vsrc/common/ram.sv"
S      1486   257960  1746518035   623033928  1741597119   511481000 "src/test/vsrc/common/ram.v"
S      1794   257961  1746518035   623033928  1741597119   511849000 "src/test/vsrc/common/ref.v"
