INTERFACE
  INPUT c;
  OUTPUT a, b;
  SYNCHRONOUS Ta, Tb, Tc;

NODES
0: INITIAL
  c -> 1
  Ta -> 5
  TAU -> 30

1
  TAU -> 32
  Ta -> 3
  Tc -> 0

3
  a -> 1
  Tc -> 5
  TAU -> 35

5
  a -> 0
  c -> 3
  TAU -> 8

8
  Tb -> 9
  a -> 30
  c -> 35

9
  a -> 10
  b -> 16
  c -> 23

10
  b -> 11
  c -> 20
  Ta -> 9

11: FINAL
  c -> 12
  Ta -> 16

12
  Ta -> 14
  Tc -> 11

14
  a -> 12
  Tc -> 16

16
  c -> 14
  a -> 11

20
  b -> 12
  Tc -> 10
  Ta -> 23

23
  a -> 20
  b -> 14
  Tc -> 9

30
  Tb -> 10
  c -> 32
  Ta -> 8

32
  Tc -> 30
  Tb -> 20
  Ta -> 35

35
  a -> 32
  Tb -> 23
  Tc -> 8

