# Reading D:/quartus/modelsim_ase/tcl/vsim/pref.tcl
# do lab07_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/quartus/mydesign/lab07 {D:/quartus/mydesign/lab07/lab07.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:31:06 on Nov 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/quartus/mydesign/lab07" D:/quartus/mydesign/lab07/lab07.v 
# -- Compiling module lab07
# 
# Top level modules:
# 	lab07
# End time: 13:31:07 on Nov 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/quartus/mydesign/lab07 {D:/quartus/mydesign/lab07/RAM2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:31:07 on Nov 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/quartus/mydesign/lab07" D:/quartus/mydesign/lab07/RAM2.v 
# -- Compiling module RAM2
# 
# Top level modules:
# 	RAM2
# End time: 13:31:07 on Nov 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/quartus/mydesign/lab07 {D:/quartus/mydesign/lab07/RAM1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:31:07 on Nov 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/quartus/mydesign/lab07" D:/quartus/mydesign/lab07/RAM1.v 
# -- Compiling module RAM1
# 
# Top level modules:
# 	RAM1
# End time: 13:31:07 on Nov 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/quartus/mydesign/lab07/simulation/modelsim {D:/quartus/mydesign/lab07/simulation/modelsim/lab07.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:31:07 on Nov 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/quartus/mydesign/lab07/simulation/modelsim" D:/quartus/mydesign/lab07/simulation/modelsim/lab07.vt 
# -- Compiling module lab07_vlg_tst
# 
# Top level modules:
# 	lab07_vlg_tst
# End time: 13:31:07 on Nov 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  lab07_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" lab07_vlg_tst 
# Start time: 13:31:09 on Nov 03,2019
# Loading work.lab07_vlg_tst
# Loading work.lab07
# Loading work.RAM1
# Loading work.RAM2
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) D:/quartus/mydesign/lab07/lab07.v(24): [PCDPC] - Port size (8) does not match connection size (2) for port 'din'. The port definition is at: D:/quartus/mydesign/lab07/RAM1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /lab07_vlg_tst/i1/ram1 File: D:/quartus/mydesign/lab07/RAM1.v
# ** Warning: (vsim-3015) D:/quartus/mydesign/lab07/lab07.v(25): [PCDPC] - Port size (8) does not match connection size (2) for port 'data'. The port definition is at: D:/quartus/mydesign/lab07/RAM2.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /lab07_vlg_tst/i1/ram2 File: D:/quartus/mydesign/lab07/RAM2.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 14:16:47 on Nov 03,2019, Elapsed time: 0:45:38
# Errors: 0, Warnings: 2
