`timescale 1ns / 1ps

`include "defines.vh"

module RF(
    input  wire        clk,
    input  wire        rst,

    input  wire [ 4:0] rR1,
    output reg  [31:0] rD1,
    
    input  wire [ 4:0] rR2,
    output reg  [31:0] rD2,

    input  wire [31:0] aluc,      //ALU
    input  wire [31:0] pc4,       //PC+4
    input  wire [31:0] ext,       //ï¿½ï¿½Õ¹
    input  wire [31:0] rdom,      // ï¿½Ã´ï¿½

    input  wire [ 4:0] wR,        // ï¿½ï¿½Ð´ï¿½ï¿½Ä´ï¿½ï¿½ï¿?
    input  wire        rf_we,     // ï¿½Ä´ï¿½ï¿½ï¿½ write enable
    input  wire [ 2:0] rf_wsel,    // ï¿½Ä´ï¿½ï¿½ï¿½ write select
    output reg  [31:0] wD    //    // ï¿½ï¿½Ð´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
);

    // RFï¿½Ú²ï¿½ï¿½ß¼ï¿½
    reg [31:0] rf [0:31]; // 32ï¿½ï¿½32bitï¿½Ä´ï¿½ï¿½ï¿½

    

    always @(negedge clk) begin // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
        if(rst) begin
            rD1 <= 0;
            rD2 <= 0;        
        end
        rD1 <= rf[rR1];
        rD2 <= rf[rR2];
    end

    always @(*) begin
        case(rf_wsel) 
            `WB_ALU:  wD = aluc;
            `WB_DM:   wD = rdom;
            `WB_PC_4: wD = pc4;
            `WB_SEXT: wD = ext;
            default : wD = 0;
        endcase 
    end
    
    integer i;
    always @(posedge clk) begin
        if(rst) begin
            for(i = 0; i < 32; i = i + 1) begin
                rf[i] <= 0;
            end
        end
        if(rf_we && wR != 5'b00000) begin
            rf[wR] <= wD;
        end
    end

endmodule