Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Mar 18 20:30:22 2025
| Host         : 4000D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Pong_timing_summary_routed.rpt -pb Pong_timing_summary_routed.pb -rpx Pong_timing_summary_routed.rpx -warn_on_violation
| Design       : Pong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: divider_6p25MHz/SLOW_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 280 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.353      -42.530                      7                  537        0.097        0.000                      0                  537        4.500        0.000                       0                   303  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -11.353      -42.530                      7                  537        0.097        0.000                      0                  537        4.500        0.000                       0                   303  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            7  Failing Endpoints,  Worst Slack      -11.353ns,  Total Violation      -42.530ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.353ns  (required time - arrival time)
  Source:                 paddle_instance/sens_led_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paddle_instance/paddle_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.325ns  (logic 13.510ns (63.352%)  route 7.815ns (36.648%))
  Logic Levels:           34  (CARRY4=22 LUT3=11 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.563     5.084    paddle_instance/clk_100MHz_IBUF_BUFG
    SLICE_X38Y39         FDSE                                         r  paddle_instance/sens_led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDSE (Prop_fdse_C_Q)         0.518     5.602 r  paddle_instance/sens_led_reg[0]/Q
                         net (fo=27, routed)          0.898     6.500    paddle_instance/led_OBUF[0]
    SLICE_X36Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.624 r  paddle_instance/paddle_x0__4_carry_i_7/O
                         net (fo=1, routed)           0.000     6.624    paddle_instance/paddle_x0__4_carry_i_7_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.156 r  paddle_instance/paddle_x0__4_carry/CO[3]
                         net (fo=1, routed)           0.000     7.156    paddle_instance/paddle_x0__4_carry_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.427 r  paddle_instance/paddle_x0__4_carry__0/CO[0]
                         net (fo=7, routed)           0.687     8.114    paddle_instance/paddle_x0__4_carry__0_n_3
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.373     8.487 r  paddle_instance/paddle_x0__23_carry_i_5/O
                         net (fo=1, routed)           0.000     8.487    paddle_instance/paddle_x0__23_carry_i_5_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.019 r  paddle_instance/paddle_x0__23_carry/CO[3]
                         net (fo=1, routed)           0.000     9.019    paddle_instance/paddle_x0__23_carry_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.290 r  paddle_instance/paddle_x0__23_carry__0/CO[0]
                         net (fo=7, routed)           0.637     9.927    paddle_instance/paddle_x0__23_carry__0_n_3
    SLICE_X38Y41         LUT3 (Prop_lut3_I0_O)        0.373    10.300 r  paddle_instance/paddle_x0__42_carry_i_4/O
                         net (fo=1, routed)           0.000    10.300    paddle_instance/paddle_x0__42_carry_i_4_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.833 r  paddle_instance/paddle_x0__42_carry/CO[3]
                         net (fo=1, routed)           0.000    10.833    paddle_instance/paddle_x0__42_carry_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.087 r  paddle_instance/paddle_x0__42_carry__0/CO[0]
                         net (fo=7, routed)           0.636    11.723    paddle_instance/paddle_x0__42_carry__0_n_3
    SLICE_X37Y42         LUT3 (Prop_lut3_I0_O)        0.367    12.090 r  paddle_instance/paddle_x0__61_carry_i_5/O
                         net (fo=1, routed)           0.000    12.090    paddle_instance/paddle_x0__61_carry_i_5_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.622 r  paddle_instance/paddle_x0__61_carry/CO[3]
                         net (fo=1, routed)           0.000    12.622    paddle_instance/paddle_x0__61_carry_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.893 r  paddle_instance/paddle_x0__61_carry__0/CO[0]
                         net (fo=7, routed)           0.613    13.506    paddle_instance/paddle_x0__61_carry__0_n_3
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.373    13.879 r  paddle_instance/paddle_x0__80_carry_i_4/O
                         net (fo=1, routed)           0.000    13.879    paddle_instance/paddle_x0__80_carry_i_4_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.429 r  paddle_instance/paddle_x0__80_carry/CO[3]
                         net (fo=1, routed)           0.000    14.429    paddle_instance/paddle_x0__80_carry_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.700 r  paddle_instance/paddle_x0__80_carry__0/CO[0]
                         net (fo=8, routed)           0.810    15.510    paddle_instance/paddle_x0__80_carry__0_n_3
    SLICE_X34Y42         LUT3 (Prop_lut3_I0_O)        0.373    15.883 r  paddle_instance/paddle_x0__99_carry_i_5/O
                         net (fo=1, routed)           0.000    15.883    paddle_instance/paddle_x0__99_carry_i_5_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.396 r  paddle_instance/paddle_x0__99_carry/CO[3]
                         net (fo=1, routed)           0.000    16.396    paddle_instance/paddle_x0__99_carry_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.650 r  paddle_instance/paddle_x0__99_carry__0/CO[0]
                         net (fo=8, routed)           0.707    17.357    paddle_instance/paddle_x0__99_carry__0_n_3
    SLICE_X35Y43         LUT3 (Prop_lut3_I0_O)        0.367    17.724 r  paddle_instance/paddle_x0__118_carry_i_5/O
                         net (fo=1, routed)           0.000    17.724    paddle_instance/paddle_x0__118_carry_i_5_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.256 r  paddle_instance/paddle_x0__118_carry/CO[3]
                         net (fo=1, routed)           0.000    18.256    paddle_instance/paddle_x0__118_carry_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.527 r  paddle_instance/paddle_x0__118_carry__0/CO[0]
                         net (fo=8, routed)           0.494    19.021    paddle_instance/paddle_x_reg[4]_0[0]
    SLICE_X34Y44         LUT3 (Prop_lut3_I0_O)        0.373    19.394 r  paddle_instance/paddle_x0__137_carry_i_4/O
                         net (fo=1, routed)           0.000    19.394    paddle_instance/paddle_x0__137_carry_i_4_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.927 r  paddle_instance/paddle_x0__137_carry/CO[3]
                         net (fo=1, routed)           0.000    19.927    paddle_instance/paddle_x0__137_carry_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.181 r  paddle_instance/paddle_x0__137_carry__0/CO[0]
                         net (fo=8, routed)           0.695    20.876    paddle_instance/paddle_x0__137_carry__0_n_3
    SLICE_X33Y44         LUT3 (Prop_lut3_I0_O)        0.367    21.243 r  paddle_instance/paddle_x0__156_carry_i_5/O
                         net (fo=1, routed)           0.000    21.243    paddle_instance/paddle_x0__156_carry_i_5_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.775 r  paddle_instance/paddle_x0__156_carry/CO[3]
                         net (fo=1, routed)           0.000    21.775    paddle_instance/paddle_x0__156_carry_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.046 r  paddle_instance/paddle_x0__156_carry__0/CO[0]
                         net (fo=8, routed)           0.606    22.653    paddle_instance/paddle_x0__156_carry__0_n_3
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.373    23.026 r  paddle_instance/paddle_x0__175_carry_i_5/O
                         net (fo=1, routed)           0.000    23.026    paddle_instance/paddle_x0__175_carry_i_5_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.558 r  paddle_instance/paddle_x0__175_carry/CO[3]
                         net (fo=1, routed)           0.000    23.558    paddle_instance/paddle_x0__175_carry_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.829 r  paddle_instance/paddle_x0__175_carry__0/CO[0]
                         net (fo=8, routed)           0.746    24.575    paddle_instance/CO[0]
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.373    24.948 r  paddle_instance/paddle_x0__193_carry_i_5/O
                         net (fo=1, routed)           0.000    24.948    paddle_instance/paddle_x0__193_carry_i_5_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.480 r  paddle_instance/paddle_x0__193_carry/CO[3]
                         net (fo=1, routed)           0.000    25.480    paddle_instance/paddle_x0__193_carry_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.751 r  paddle_instance/paddle_x0__193_carry__0/CO[0]
                         net (fo=1, routed)           0.286    26.037    paddle_instance/paddle_x0__193_carry__0_n_3
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.373    26.410 r  paddle_instance/paddle_x[0]_i_1/O
                         net (fo=1, routed)           0.000    26.410    paddle_instance/paddle_x[0]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  paddle_instance/paddle_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.445    14.786    paddle_instance/clk_100MHz_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  paddle_instance/paddle_x_reg[0]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.031    15.057    paddle_instance/paddle_x_reg[0]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -26.410    
  -------------------------------------------------------------------
                         slack                                -11.353    

Slack (VIOLATED) :        -9.641ns  (required time - arrival time)
  Source:                 paddle_instance/sens_led_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paddle_instance/paddle_x_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.612ns  (logic 12.334ns (62.890%)  route 7.278ns (37.110%))
  Logic Levels:           31  (CARRY4=20 LUT3=10 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.563     5.084    paddle_instance/clk_100MHz_IBUF_BUFG
    SLICE_X38Y39         FDSE                                         r  paddle_instance/sens_led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDSE (Prop_fdse_C_Q)         0.518     5.602 r  paddle_instance/sens_led_reg[0]/Q
                         net (fo=27, routed)          0.898     6.500    paddle_instance/led_OBUF[0]
    SLICE_X36Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.624 r  paddle_instance/paddle_x0__4_carry_i_7/O
                         net (fo=1, routed)           0.000     6.624    paddle_instance/paddle_x0__4_carry_i_7_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.156 r  paddle_instance/paddle_x0__4_carry/CO[3]
                         net (fo=1, routed)           0.000     7.156    paddle_instance/paddle_x0__4_carry_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.427 r  paddle_instance/paddle_x0__4_carry__0/CO[0]
                         net (fo=7, routed)           0.687     8.114    paddle_instance/paddle_x0__4_carry__0_n_3
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.373     8.487 r  paddle_instance/paddle_x0__23_carry_i_5/O
                         net (fo=1, routed)           0.000     8.487    paddle_instance/paddle_x0__23_carry_i_5_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.019 r  paddle_instance/paddle_x0__23_carry/CO[3]
                         net (fo=1, routed)           0.000     9.019    paddle_instance/paddle_x0__23_carry_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.290 r  paddle_instance/paddle_x0__23_carry__0/CO[0]
                         net (fo=7, routed)           0.637     9.927    paddle_instance/paddle_x0__23_carry__0_n_3
    SLICE_X38Y41         LUT3 (Prop_lut3_I0_O)        0.373    10.300 r  paddle_instance/paddle_x0__42_carry_i_4/O
                         net (fo=1, routed)           0.000    10.300    paddle_instance/paddle_x0__42_carry_i_4_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.833 r  paddle_instance/paddle_x0__42_carry/CO[3]
                         net (fo=1, routed)           0.000    10.833    paddle_instance/paddle_x0__42_carry_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.087 r  paddle_instance/paddle_x0__42_carry__0/CO[0]
                         net (fo=7, routed)           0.636    11.723    paddle_instance/paddle_x0__42_carry__0_n_3
    SLICE_X37Y42         LUT3 (Prop_lut3_I0_O)        0.367    12.090 r  paddle_instance/paddle_x0__61_carry_i_5/O
                         net (fo=1, routed)           0.000    12.090    paddle_instance/paddle_x0__61_carry_i_5_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.622 r  paddle_instance/paddle_x0__61_carry/CO[3]
                         net (fo=1, routed)           0.000    12.622    paddle_instance/paddle_x0__61_carry_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.893 r  paddle_instance/paddle_x0__61_carry__0/CO[0]
                         net (fo=7, routed)           0.613    13.506    paddle_instance/paddle_x0__61_carry__0_n_3
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.373    13.879 r  paddle_instance/paddle_x0__80_carry_i_4/O
                         net (fo=1, routed)           0.000    13.879    paddle_instance/paddle_x0__80_carry_i_4_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.429 r  paddle_instance/paddle_x0__80_carry/CO[3]
                         net (fo=1, routed)           0.000    14.429    paddle_instance/paddle_x0__80_carry_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.700 r  paddle_instance/paddle_x0__80_carry__0/CO[0]
                         net (fo=8, routed)           0.810    15.510    paddle_instance/paddle_x0__80_carry__0_n_3
    SLICE_X34Y42         LUT3 (Prop_lut3_I0_O)        0.373    15.883 r  paddle_instance/paddle_x0__99_carry_i_5/O
                         net (fo=1, routed)           0.000    15.883    paddle_instance/paddle_x0__99_carry_i_5_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.396 r  paddle_instance/paddle_x0__99_carry/CO[3]
                         net (fo=1, routed)           0.000    16.396    paddle_instance/paddle_x0__99_carry_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.650 r  paddle_instance/paddle_x0__99_carry__0/CO[0]
                         net (fo=8, routed)           0.707    17.357    paddle_instance/paddle_x0__99_carry__0_n_3
    SLICE_X35Y43         LUT3 (Prop_lut3_I0_O)        0.367    17.724 r  paddle_instance/paddle_x0__118_carry_i_5/O
                         net (fo=1, routed)           0.000    17.724    paddle_instance/paddle_x0__118_carry_i_5_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.256 r  paddle_instance/paddle_x0__118_carry/CO[3]
                         net (fo=1, routed)           0.000    18.256    paddle_instance/paddle_x0__118_carry_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.527 r  paddle_instance/paddle_x0__118_carry__0/CO[0]
                         net (fo=8, routed)           0.494    19.021    paddle_instance/paddle_x_reg[4]_0[0]
    SLICE_X34Y44         LUT3 (Prop_lut3_I0_O)        0.373    19.394 r  paddle_instance/paddle_x0__137_carry_i_4/O
                         net (fo=1, routed)           0.000    19.394    paddle_instance/paddle_x0__137_carry_i_4_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.927 r  paddle_instance/paddle_x0__137_carry/CO[3]
                         net (fo=1, routed)           0.000    19.927    paddle_instance/paddle_x0__137_carry_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.181 r  paddle_instance/paddle_x0__137_carry__0/CO[0]
                         net (fo=8, routed)           0.695    20.876    paddle_instance/paddle_x0__137_carry__0_n_3
    SLICE_X33Y44         LUT3 (Prop_lut3_I0_O)        0.367    21.243 r  paddle_instance/paddle_x0__156_carry_i_5/O
                         net (fo=1, routed)           0.000    21.243    paddle_instance/paddle_x0__156_carry_i_5_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.775 r  paddle_instance/paddle_x0__156_carry/CO[3]
                         net (fo=1, routed)           0.000    21.775    paddle_instance/paddle_x0__156_carry_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.046 r  paddle_instance/paddle_x0__156_carry__0/CO[0]
                         net (fo=8, routed)           0.606    22.653    paddle_instance/paddle_x0__156_carry__0_n_3
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.373    23.026 r  paddle_instance/paddle_x0__175_carry_i_5/O
                         net (fo=1, routed)           0.000    23.026    paddle_instance/paddle_x0__175_carry_i_5_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.558 r  paddle_instance/paddle_x0__175_carry/CO[3]
                         net (fo=1, routed)           0.000    23.558    paddle_instance/paddle_x0__175_carry_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.829 r  paddle_instance/paddle_x0__175_carry__0/CO[0]
                         net (fo=8, routed)           0.494    24.323    mouse_control/CO[0]
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.373    24.696 r  mouse_control/paddle_x[1]_i_1/O
                         net (fo=1, routed)           0.000    24.696    paddle_instance/D[0]
    SLICE_X36Y45         FDSE                                         r  paddle_instance/paddle_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.445    14.786    paddle_instance/clk_100MHz_IBUF_BUFG
    SLICE_X36Y45         FDSE                                         r  paddle_instance/paddle_x_reg[1]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDSE (Setup_fdse_C_D)        0.029    15.055    paddle_instance/paddle_x_reg[1]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -24.696    
  -------------------------------------------------------------------
                         slack                                 -9.641    

Slack (VIOLATED) :        -7.767ns  (required time - arrival time)
  Source:                 paddle_instance/sens_led_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paddle_instance/paddle_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.652ns  (logic 11.158ns (63.210%)  route 6.494ns (36.790%))
  Logic Levels:           28  (CARRY4=18 LUT3=9 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.563     5.084    paddle_instance/clk_100MHz_IBUF_BUFG
    SLICE_X38Y39         FDSE                                         r  paddle_instance/sens_led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDSE (Prop_fdse_C_Q)         0.518     5.602 r  paddle_instance/sens_led_reg[0]/Q
                         net (fo=27, routed)          0.898     6.500    paddle_instance/led_OBUF[0]
    SLICE_X36Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.624 r  paddle_instance/paddle_x0__4_carry_i_7/O
                         net (fo=1, routed)           0.000     6.624    paddle_instance/paddle_x0__4_carry_i_7_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.156 r  paddle_instance/paddle_x0__4_carry/CO[3]
                         net (fo=1, routed)           0.000     7.156    paddle_instance/paddle_x0__4_carry_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.427 r  paddle_instance/paddle_x0__4_carry__0/CO[0]
                         net (fo=7, routed)           0.687     8.114    paddle_instance/paddle_x0__4_carry__0_n_3
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.373     8.487 r  paddle_instance/paddle_x0__23_carry_i_5/O
                         net (fo=1, routed)           0.000     8.487    paddle_instance/paddle_x0__23_carry_i_5_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.019 r  paddle_instance/paddle_x0__23_carry/CO[3]
                         net (fo=1, routed)           0.000     9.019    paddle_instance/paddle_x0__23_carry_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.290 r  paddle_instance/paddle_x0__23_carry__0/CO[0]
                         net (fo=7, routed)           0.637     9.927    paddle_instance/paddle_x0__23_carry__0_n_3
    SLICE_X38Y41         LUT3 (Prop_lut3_I0_O)        0.373    10.300 r  paddle_instance/paddle_x0__42_carry_i_4/O
                         net (fo=1, routed)           0.000    10.300    paddle_instance/paddle_x0__42_carry_i_4_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.833 r  paddle_instance/paddle_x0__42_carry/CO[3]
                         net (fo=1, routed)           0.000    10.833    paddle_instance/paddle_x0__42_carry_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.087 r  paddle_instance/paddle_x0__42_carry__0/CO[0]
                         net (fo=7, routed)           0.636    11.723    paddle_instance/paddle_x0__42_carry__0_n_3
    SLICE_X37Y42         LUT3 (Prop_lut3_I0_O)        0.367    12.090 r  paddle_instance/paddle_x0__61_carry_i_5/O
                         net (fo=1, routed)           0.000    12.090    paddle_instance/paddle_x0__61_carry_i_5_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.622 r  paddle_instance/paddle_x0__61_carry/CO[3]
                         net (fo=1, routed)           0.000    12.622    paddle_instance/paddle_x0__61_carry_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.893 r  paddle_instance/paddle_x0__61_carry__0/CO[0]
                         net (fo=7, routed)           0.613    13.506    paddle_instance/paddle_x0__61_carry__0_n_3
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.373    13.879 r  paddle_instance/paddle_x0__80_carry_i_4/O
                         net (fo=1, routed)           0.000    13.879    paddle_instance/paddle_x0__80_carry_i_4_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.429 r  paddle_instance/paddle_x0__80_carry/CO[3]
                         net (fo=1, routed)           0.000    14.429    paddle_instance/paddle_x0__80_carry_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.700 r  paddle_instance/paddle_x0__80_carry__0/CO[0]
                         net (fo=8, routed)           0.810    15.510    paddle_instance/paddle_x0__80_carry__0_n_3
    SLICE_X34Y42         LUT3 (Prop_lut3_I0_O)        0.373    15.883 r  paddle_instance/paddle_x0__99_carry_i_5/O
                         net (fo=1, routed)           0.000    15.883    paddle_instance/paddle_x0__99_carry_i_5_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.396 r  paddle_instance/paddle_x0__99_carry/CO[3]
                         net (fo=1, routed)           0.000    16.396    paddle_instance/paddle_x0__99_carry_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.650 r  paddle_instance/paddle_x0__99_carry__0/CO[0]
                         net (fo=8, routed)           0.707    17.357    paddle_instance/paddle_x0__99_carry__0_n_3
    SLICE_X35Y43         LUT3 (Prop_lut3_I0_O)        0.367    17.724 r  paddle_instance/paddle_x0__118_carry_i_5/O
                         net (fo=1, routed)           0.000    17.724    paddle_instance/paddle_x0__118_carry_i_5_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.256 r  paddle_instance/paddle_x0__118_carry/CO[3]
                         net (fo=1, routed)           0.000    18.256    paddle_instance/paddle_x0__118_carry_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.527 r  paddle_instance/paddle_x0__118_carry__0/CO[0]
                         net (fo=8, routed)           0.494    19.021    paddle_instance/paddle_x_reg[4]_0[0]
    SLICE_X34Y44         LUT3 (Prop_lut3_I0_O)        0.373    19.394 r  paddle_instance/paddle_x0__137_carry_i_4/O
                         net (fo=1, routed)           0.000    19.394    paddle_instance/paddle_x0__137_carry_i_4_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.927 r  paddle_instance/paddle_x0__137_carry/CO[3]
                         net (fo=1, routed)           0.000    19.927    paddle_instance/paddle_x0__137_carry_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.181 r  paddle_instance/paddle_x0__137_carry__0/CO[0]
                         net (fo=8, routed)           0.695    20.876    paddle_instance/paddle_x0__137_carry__0_n_3
    SLICE_X33Y44         LUT3 (Prop_lut3_I0_O)        0.367    21.243 r  paddle_instance/paddle_x0__156_carry_i_5/O
                         net (fo=1, routed)           0.000    21.243    paddle_instance/paddle_x0__156_carry_i_5_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.775 r  paddle_instance/paddle_x0__156_carry/CO[3]
                         net (fo=1, routed)           0.000    21.775    paddle_instance/paddle_x0__156_carry_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.046 r  paddle_instance/paddle_x0__156_carry__0/CO[0]
                         net (fo=8, routed)           0.317    22.364    paddle_instance/paddle_x0__156_carry__0_n_3
    SLICE_X31Y45         LUT3 (Prop_lut3_I0_O)        0.373    22.737 r  paddle_instance/paddle_x[2]_i_1/O
                         net (fo=1, routed)           0.000    22.737    paddle_instance/paddle_x[2]_i_1_n_0
    SLICE_X31Y45         FDRE                                         r  paddle_instance/paddle_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.445    14.786    paddle_instance/clk_100MHz_IBUF_BUFG
    SLICE_X31Y45         FDRE                                         r  paddle_instance/paddle_x_reg[2]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X31Y45         FDRE (Setup_fdre_C_D)        0.031    14.970    paddle_instance/paddle_x_reg[2]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                         -22.737    
  -------------------------------------------------------------------
                         slack                                 -7.767    

Slack (VIOLATED) :        -5.839ns  (required time - arrival time)
  Source:                 paddle_instance/sens_led_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paddle_instance/paddle_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.812ns  (logic 9.982ns (63.130%)  route 5.830ns (36.870%))
  Logic Levels:           25  (CARRY4=16 LUT3=8 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.563     5.084    paddle_instance/clk_100MHz_IBUF_BUFG
    SLICE_X38Y39         FDSE                                         r  paddle_instance/sens_led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDSE (Prop_fdse_C_Q)         0.518     5.602 r  paddle_instance/sens_led_reg[0]/Q
                         net (fo=27, routed)          0.898     6.500    paddle_instance/led_OBUF[0]
    SLICE_X36Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.624 r  paddle_instance/paddle_x0__4_carry_i_7/O
                         net (fo=1, routed)           0.000     6.624    paddle_instance/paddle_x0__4_carry_i_7_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.156 r  paddle_instance/paddle_x0__4_carry/CO[3]
                         net (fo=1, routed)           0.000     7.156    paddle_instance/paddle_x0__4_carry_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.427 r  paddle_instance/paddle_x0__4_carry__0/CO[0]
                         net (fo=7, routed)           0.687     8.114    paddle_instance/paddle_x0__4_carry__0_n_3
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.373     8.487 r  paddle_instance/paddle_x0__23_carry_i_5/O
                         net (fo=1, routed)           0.000     8.487    paddle_instance/paddle_x0__23_carry_i_5_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.019 r  paddle_instance/paddle_x0__23_carry/CO[3]
                         net (fo=1, routed)           0.000     9.019    paddle_instance/paddle_x0__23_carry_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.290 r  paddle_instance/paddle_x0__23_carry__0/CO[0]
                         net (fo=7, routed)           0.637     9.927    paddle_instance/paddle_x0__23_carry__0_n_3
    SLICE_X38Y41         LUT3 (Prop_lut3_I0_O)        0.373    10.300 r  paddle_instance/paddle_x0__42_carry_i_4/O
                         net (fo=1, routed)           0.000    10.300    paddle_instance/paddle_x0__42_carry_i_4_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.833 r  paddle_instance/paddle_x0__42_carry/CO[3]
                         net (fo=1, routed)           0.000    10.833    paddle_instance/paddle_x0__42_carry_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.087 r  paddle_instance/paddle_x0__42_carry__0/CO[0]
                         net (fo=7, routed)           0.636    11.723    paddle_instance/paddle_x0__42_carry__0_n_3
    SLICE_X37Y42         LUT3 (Prop_lut3_I0_O)        0.367    12.090 r  paddle_instance/paddle_x0__61_carry_i_5/O
                         net (fo=1, routed)           0.000    12.090    paddle_instance/paddle_x0__61_carry_i_5_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.622 r  paddle_instance/paddle_x0__61_carry/CO[3]
                         net (fo=1, routed)           0.000    12.622    paddle_instance/paddle_x0__61_carry_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.893 r  paddle_instance/paddle_x0__61_carry__0/CO[0]
                         net (fo=7, routed)           0.613    13.506    paddle_instance/paddle_x0__61_carry__0_n_3
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.373    13.879 r  paddle_instance/paddle_x0__80_carry_i_4/O
                         net (fo=1, routed)           0.000    13.879    paddle_instance/paddle_x0__80_carry_i_4_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.429 r  paddle_instance/paddle_x0__80_carry/CO[3]
                         net (fo=1, routed)           0.000    14.429    paddle_instance/paddle_x0__80_carry_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.700 r  paddle_instance/paddle_x0__80_carry__0/CO[0]
                         net (fo=8, routed)           0.810    15.510    paddle_instance/paddle_x0__80_carry__0_n_3
    SLICE_X34Y42         LUT3 (Prop_lut3_I0_O)        0.373    15.883 r  paddle_instance/paddle_x0__99_carry_i_5/O
                         net (fo=1, routed)           0.000    15.883    paddle_instance/paddle_x0__99_carry_i_5_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.396 r  paddle_instance/paddle_x0__99_carry/CO[3]
                         net (fo=1, routed)           0.000    16.396    paddle_instance/paddle_x0__99_carry_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.650 r  paddle_instance/paddle_x0__99_carry__0/CO[0]
                         net (fo=8, routed)           0.707    17.357    paddle_instance/paddle_x0__99_carry__0_n_3
    SLICE_X35Y43         LUT3 (Prop_lut3_I0_O)        0.367    17.724 r  paddle_instance/paddle_x0__118_carry_i_5/O
                         net (fo=1, routed)           0.000    17.724    paddle_instance/paddle_x0__118_carry_i_5_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.256 r  paddle_instance/paddle_x0__118_carry/CO[3]
                         net (fo=1, routed)           0.000    18.256    paddle_instance/paddle_x0__118_carry_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.527 r  paddle_instance/paddle_x0__118_carry__0/CO[0]
                         net (fo=8, routed)           0.494    19.021    paddle_instance/paddle_x_reg[4]_0[0]
    SLICE_X34Y44         LUT3 (Prop_lut3_I0_O)        0.373    19.394 r  paddle_instance/paddle_x0__137_carry_i_4/O
                         net (fo=1, routed)           0.000    19.394    paddle_instance/paddle_x0__137_carry_i_4_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.927 r  paddle_instance/paddle_x0__137_carry/CO[3]
                         net (fo=1, routed)           0.000    19.927    paddle_instance/paddle_x0__137_carry_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.181 r  paddle_instance/paddle_x0__137_carry__0/CO[0]
                         net (fo=8, routed)           0.348    20.529    paddle_instance/paddle_x0__137_carry__0_n_3
    SLICE_X37Y45         LUT3 (Prop_lut3_I0_O)        0.367    20.896 r  paddle_instance/paddle_x[3]_i_1/O
                         net (fo=1, routed)           0.000    20.896    paddle_instance/paddle_x[3]_i_1_n_0
    SLICE_X37Y45         FDRE                                         r  paddle_instance/paddle_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.445    14.786    paddle_instance/clk_100MHz_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  paddle_instance/paddle_x_reg[3]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y45         FDRE (Setup_fdre_C_D)        0.031    15.057    paddle_instance/paddle_x_reg[3]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -20.896    
  -------------------------------------------------------------------
                         slack                                 -5.839    

Slack (VIOLATED) :        -4.278ns  (required time - arrival time)
  Source:                 paddle_instance/sens_led_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paddle_instance/paddle_x_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.163ns  (logic 8.828ns (62.332%)  route 5.335ns (37.668%))
  Logic Levels:           22  (CARRY4=14 LUT3=7 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.563     5.084    paddle_instance/clk_100MHz_IBUF_BUFG
    SLICE_X38Y39         FDSE                                         r  paddle_instance/sens_led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDSE (Prop_fdse_C_Q)         0.518     5.602 r  paddle_instance/sens_led_reg[0]/Q
                         net (fo=27, routed)          0.898     6.500    paddle_instance/led_OBUF[0]
    SLICE_X36Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.624 r  paddle_instance/paddle_x0__4_carry_i_7/O
                         net (fo=1, routed)           0.000     6.624    paddle_instance/paddle_x0__4_carry_i_7_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.156 r  paddle_instance/paddle_x0__4_carry/CO[3]
                         net (fo=1, routed)           0.000     7.156    paddle_instance/paddle_x0__4_carry_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.427 r  paddle_instance/paddle_x0__4_carry__0/CO[0]
                         net (fo=7, routed)           0.687     8.114    paddle_instance/paddle_x0__4_carry__0_n_3
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.373     8.487 r  paddle_instance/paddle_x0__23_carry_i_5/O
                         net (fo=1, routed)           0.000     8.487    paddle_instance/paddle_x0__23_carry_i_5_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.019 r  paddle_instance/paddle_x0__23_carry/CO[3]
                         net (fo=1, routed)           0.000     9.019    paddle_instance/paddle_x0__23_carry_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.290 r  paddle_instance/paddle_x0__23_carry__0/CO[0]
                         net (fo=7, routed)           0.637     9.927    paddle_instance/paddle_x0__23_carry__0_n_3
    SLICE_X38Y41         LUT3 (Prop_lut3_I0_O)        0.373    10.300 r  paddle_instance/paddle_x0__42_carry_i_4/O
                         net (fo=1, routed)           0.000    10.300    paddle_instance/paddle_x0__42_carry_i_4_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.833 r  paddle_instance/paddle_x0__42_carry/CO[3]
                         net (fo=1, routed)           0.000    10.833    paddle_instance/paddle_x0__42_carry_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.087 r  paddle_instance/paddle_x0__42_carry__0/CO[0]
                         net (fo=7, routed)           0.636    11.723    paddle_instance/paddle_x0__42_carry__0_n_3
    SLICE_X37Y42         LUT3 (Prop_lut3_I0_O)        0.367    12.090 r  paddle_instance/paddle_x0__61_carry_i_5/O
                         net (fo=1, routed)           0.000    12.090    paddle_instance/paddle_x0__61_carry_i_5_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.622 r  paddle_instance/paddle_x0__61_carry/CO[3]
                         net (fo=1, routed)           0.000    12.622    paddle_instance/paddle_x0__61_carry_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.893 r  paddle_instance/paddle_x0__61_carry__0/CO[0]
                         net (fo=7, routed)           0.613    13.506    paddle_instance/paddle_x0__61_carry__0_n_3
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.373    13.879 r  paddle_instance/paddle_x0__80_carry_i_4/O
                         net (fo=1, routed)           0.000    13.879    paddle_instance/paddle_x0__80_carry_i_4_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.429 r  paddle_instance/paddle_x0__80_carry/CO[3]
                         net (fo=1, routed)           0.000    14.429    paddle_instance/paddle_x0__80_carry_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.700 r  paddle_instance/paddle_x0__80_carry__0/CO[0]
                         net (fo=8, routed)           0.810    15.510    paddle_instance/paddle_x0__80_carry__0_n_3
    SLICE_X34Y42         LUT3 (Prop_lut3_I0_O)        0.373    15.883 r  paddle_instance/paddle_x0__99_carry_i_5/O
                         net (fo=1, routed)           0.000    15.883    paddle_instance/paddle_x0__99_carry_i_5_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.396 r  paddle_instance/paddle_x0__99_carry/CO[3]
                         net (fo=1, routed)           0.000    16.396    paddle_instance/paddle_x0__99_carry_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.650 r  paddle_instance/paddle_x0__99_carry__0/CO[0]
                         net (fo=8, routed)           0.707    17.357    paddle_instance/paddle_x0__99_carry__0_n_3
    SLICE_X35Y43         LUT3 (Prop_lut3_I0_O)        0.367    17.724 r  paddle_instance/paddle_x0__118_carry_i_5/O
                         net (fo=1, routed)           0.000    17.724    paddle_instance/paddle_x0__118_carry_i_5_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.256 r  paddle_instance/paddle_x0__118_carry/CO[3]
                         net (fo=1, routed)           0.000    18.256    paddle_instance/paddle_x0__118_carry_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.527 r  paddle_instance/paddle_x0__118_carry__0/CO[0]
                         net (fo=8, routed)           0.347    18.874    mouse_control/xpos_reg[5]_0[0]
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.373    19.247 r  mouse_control/paddle_x[4]_i_1/O
                         net (fo=1, routed)           0.000    19.247    paddle_instance/D[1]
    SLICE_X35Y45         FDSE                                         r  paddle_instance/paddle_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.444    14.785    paddle_instance/clk_100MHz_IBUF_BUFG
    SLICE_X35Y45         FDSE                                         r  paddle_instance/paddle_x_reg[4]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X35Y45         FDSE (Setup_fdse_C_D)        0.031    14.969    paddle_instance/paddle_x_reg[4]
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                         -19.247    
  -------------------------------------------------------------------
                         slack                                 -4.278    

Slack (VIOLATED) :        -2.394ns  (required time - arrival time)
  Source:                 paddle_instance/sens_led_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paddle_instance/paddle_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.279ns  (logic 7.652ns (62.316%)  route 4.627ns (37.684%))
  Logic Levels:           19  (CARRY4=12 LUT3=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.563     5.084    paddle_instance/clk_100MHz_IBUF_BUFG
    SLICE_X38Y39         FDSE                                         r  paddle_instance/sens_led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDSE (Prop_fdse_C_Q)         0.518     5.602 r  paddle_instance/sens_led_reg[0]/Q
                         net (fo=27, routed)          0.898     6.500    paddle_instance/led_OBUF[0]
    SLICE_X36Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.624 r  paddle_instance/paddle_x0__4_carry_i_7/O
                         net (fo=1, routed)           0.000     6.624    paddle_instance/paddle_x0__4_carry_i_7_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.156 r  paddle_instance/paddle_x0__4_carry/CO[3]
                         net (fo=1, routed)           0.000     7.156    paddle_instance/paddle_x0__4_carry_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.427 r  paddle_instance/paddle_x0__4_carry__0/CO[0]
                         net (fo=7, routed)           0.687     8.114    paddle_instance/paddle_x0__4_carry__0_n_3
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.373     8.487 r  paddle_instance/paddle_x0__23_carry_i_5/O
                         net (fo=1, routed)           0.000     8.487    paddle_instance/paddle_x0__23_carry_i_5_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.019 r  paddle_instance/paddle_x0__23_carry/CO[3]
                         net (fo=1, routed)           0.000     9.019    paddle_instance/paddle_x0__23_carry_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.290 r  paddle_instance/paddle_x0__23_carry__0/CO[0]
                         net (fo=7, routed)           0.637     9.927    paddle_instance/paddle_x0__23_carry__0_n_3
    SLICE_X38Y41         LUT3 (Prop_lut3_I0_O)        0.373    10.300 r  paddle_instance/paddle_x0__42_carry_i_4/O
                         net (fo=1, routed)           0.000    10.300    paddle_instance/paddle_x0__42_carry_i_4_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.833 r  paddle_instance/paddle_x0__42_carry/CO[3]
                         net (fo=1, routed)           0.000    10.833    paddle_instance/paddle_x0__42_carry_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.087 r  paddle_instance/paddle_x0__42_carry__0/CO[0]
                         net (fo=7, routed)           0.636    11.723    paddle_instance/paddle_x0__42_carry__0_n_3
    SLICE_X37Y42         LUT3 (Prop_lut3_I0_O)        0.367    12.090 r  paddle_instance/paddle_x0__61_carry_i_5/O
                         net (fo=1, routed)           0.000    12.090    paddle_instance/paddle_x0__61_carry_i_5_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.622 r  paddle_instance/paddle_x0__61_carry/CO[3]
                         net (fo=1, routed)           0.000    12.622    paddle_instance/paddle_x0__61_carry_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.893 r  paddle_instance/paddle_x0__61_carry__0/CO[0]
                         net (fo=7, routed)           0.613    13.506    paddle_instance/paddle_x0__61_carry__0_n_3
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.373    13.879 r  paddle_instance/paddle_x0__80_carry_i_4/O
                         net (fo=1, routed)           0.000    13.879    paddle_instance/paddle_x0__80_carry_i_4_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.429 r  paddle_instance/paddle_x0__80_carry/CO[3]
                         net (fo=1, routed)           0.000    14.429    paddle_instance/paddle_x0__80_carry_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.700 r  paddle_instance/paddle_x0__80_carry__0/CO[0]
                         net (fo=8, routed)           0.810    15.510    paddle_instance/paddle_x0__80_carry__0_n_3
    SLICE_X34Y42         LUT3 (Prop_lut3_I0_O)        0.373    15.883 r  paddle_instance/paddle_x0__99_carry_i_5/O
                         net (fo=1, routed)           0.000    15.883    paddle_instance/paddle_x0__99_carry_i_5_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.396 r  paddle_instance/paddle_x0__99_carry/CO[3]
                         net (fo=1, routed)           0.000    16.396    paddle_instance/paddle_x0__99_carry_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.650 r  paddle_instance/paddle_x0__99_carry__0/CO[0]
                         net (fo=8, routed)           0.346    16.997    paddle_instance/paddle_x0__99_carry__0_n_3
    SLICE_X33Y43         LUT4 (Prop_lut4_I1_O)        0.367    17.364 r  paddle_instance/paddle_x[5]_i_1/O
                         net (fo=1, routed)           0.000    17.364    paddle_instance/paddle_x[5]_i_1_n_0
    SLICE_X33Y43         FDRE                                         r  paddle_instance/paddle_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.445    14.786    paddle_instance/clk_100MHz_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  paddle_instance/paddle_x_reg[5]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X33Y43         FDRE (Setup_fdre_C_D)        0.031    14.970    paddle_instance/paddle_x_reg[5]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                         -17.364    
  -------------------------------------------------------------------
                         slack                                 -2.394    

Slack (VIOLATED) :        -1.258ns  (required time - arrival time)
  Source:                 paddle_instance/sens_led_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paddle_instance/paddle_x_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.949ns  (logic 6.543ns (59.760%)  route 4.406ns (40.240%))
  Logic Levels:           16  (CARRY4=10 LUT3=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.563     5.084    paddle_instance/clk_100MHz_IBUF_BUFG
    SLICE_X38Y39         FDSE                                         r  paddle_instance/sens_led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDSE (Prop_fdse_C_Q)         0.518     5.602 r  paddle_instance/sens_led_reg[0]/Q
                         net (fo=27, routed)          0.898     6.500    paddle_instance/led_OBUF[0]
    SLICE_X36Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.624 r  paddle_instance/paddle_x0__4_carry_i_7/O
                         net (fo=1, routed)           0.000     6.624    paddle_instance/paddle_x0__4_carry_i_7_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.156 r  paddle_instance/paddle_x0__4_carry/CO[3]
                         net (fo=1, routed)           0.000     7.156    paddle_instance/paddle_x0__4_carry_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.427 r  paddle_instance/paddle_x0__4_carry__0/CO[0]
                         net (fo=7, routed)           0.687     8.114    paddle_instance/paddle_x0__4_carry__0_n_3
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.373     8.487 r  paddle_instance/paddle_x0__23_carry_i_5/O
                         net (fo=1, routed)           0.000     8.487    paddle_instance/paddle_x0__23_carry_i_5_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.019 r  paddle_instance/paddle_x0__23_carry/CO[3]
                         net (fo=1, routed)           0.000     9.019    paddle_instance/paddle_x0__23_carry_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.290 r  paddle_instance/paddle_x0__23_carry__0/CO[0]
                         net (fo=7, routed)           0.637     9.927    paddle_instance/paddle_x0__23_carry__0_n_3
    SLICE_X38Y41         LUT3 (Prop_lut3_I0_O)        0.373    10.300 r  paddle_instance/paddle_x0__42_carry_i_4/O
                         net (fo=1, routed)           0.000    10.300    paddle_instance/paddle_x0__42_carry_i_4_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.833 r  paddle_instance/paddle_x0__42_carry/CO[3]
                         net (fo=1, routed)           0.000    10.833    paddle_instance/paddle_x0__42_carry_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.087 r  paddle_instance/paddle_x0__42_carry__0/CO[0]
                         net (fo=7, routed)           0.636    11.723    paddle_instance/paddle_x0__42_carry__0_n_3
    SLICE_X37Y42         LUT3 (Prop_lut3_I0_O)        0.367    12.090 r  paddle_instance/paddle_x0__61_carry_i_5/O
                         net (fo=1, routed)           0.000    12.090    paddle_instance/paddle_x0__61_carry_i_5_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.622 r  paddle_instance/paddle_x0__61_carry/CO[3]
                         net (fo=1, routed)           0.000    12.622    paddle_instance/paddle_x0__61_carry_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.893 r  paddle_instance/paddle_x0__61_carry__0/CO[0]
                         net (fo=7, routed)           0.613    13.506    paddle_instance/paddle_x0__61_carry__0_n_3
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.373    13.879 r  paddle_instance/paddle_x0__80_carry_i_4/O
                         net (fo=1, routed)           0.000    13.879    paddle_instance/paddle_x0__80_carry_i_4_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.429 r  paddle_instance/paddle_x0__80_carry/CO[3]
                         net (fo=1, routed)           0.000    14.429    paddle_instance/paddle_x0__80_carry_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.700 r  paddle_instance/paddle_x0__80_carry__0/CO[0]
                         net (fo=8, routed)           0.609    15.310    paddle_instance/paddle_x0__80_carry__0_n_3
    SLICE_X37Y44         LUT4 (Prop_lut4_I1_O)        0.398    15.708 r  paddle_instance/paddle_x[6]_i_3/O
                         net (fo=1, routed)           0.325    16.033    paddle_instance/paddle_x[6]_i_3_n_0
    SLICE_X39Y44         FDSE                                         r  paddle_instance/paddle_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.445    14.786    paddle_instance/clk_100MHz_IBUF_BUFG
    SLICE_X39Y44         FDSE                                         r  paddle_instance/paddle_x_reg[6]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X39Y44         FDSE (Setup_fdse_C_D)       -0.251    14.775    paddle_instance/paddle_x_reg[6]
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                         -16.033    
  -------------------------------------------------------------------
                         slack                                 -1.258    

Slack (MET) :             2.644ns  (required time - arrival time)
  Source:                 mouse_control/periodic_check_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_control/FSM_onehot_state_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.031ns  (logic 1.241ns (17.652%)  route 5.790ns (82.348%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.563     5.084    mouse_control/clk_100MHz_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  mouse_control/periodic_check_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.419     5.503 f  mouse_control/periodic_check_cnt_reg[21]/Q
                         net (fo=2, routed)           0.750     6.253    mouse_control/periodic_check_cnt_reg_n_0_[21]
    SLICE_X40Y39         LUT4 (Prop_lut4_I2_O)        0.296     6.549 r  mouse_control/FSM_onehot_state[34]_i_7/O
                         net (fo=1, routed)           0.792     7.341    mouse_control/FSM_onehot_state[34]_i_7_n_0
    SLICE_X39Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.465 r  mouse_control/FSM_onehot_state[34]_i_6/O
                         net (fo=1, routed)           0.952     8.417    mouse_control/FSM_onehot_state[34]_i_6_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.541 r  mouse_control/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.645     9.186    mouse_control/FSM_onehot_state[34]_i_3_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I0_O)        0.124     9.310 r  mouse_control/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          2.263    11.573    mouse_control/Inst_Ps2Interface/periodic_check_cnt_reg[3]
    SLICE_X44Y36         LUT5 (Prop_lut5_I1_O)        0.154    11.727 r  mouse_control/Inst_Ps2Interface/FSM_onehot_state[30]_i_1/O
                         net (fo=1, routed)           0.388    12.115    mouse_control/Inst_Ps2Interface_n_28
    SLICE_X44Y36         FDRE                                         r  mouse_control/FSM_onehot_state_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.443    14.784    mouse_control/clk_100MHz_IBUF_BUFG
    SLICE_X44Y36         FDRE                                         r  mouse_control/FSM_onehot_state_reg[30]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X44Y36         FDRE (Setup_fdre_C_D)       -0.250    14.759    mouse_control/FSM_onehot_state_reg[30]
  -------------------------------------------------------------------
                         required time                         14.759    
                         arrival time                         -12.115    
  -------------------------------------------------------------------
                         slack                                  2.644    

Slack (MET) :             2.715ns  (required time - arrival time)
  Source:                 mouse_control/periodic_check_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_control/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.240ns  (logic 1.459ns (20.152%)  route 5.781ns (79.848%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.563     5.084    mouse_control/clk_100MHz_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  mouse_control/periodic_check_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.419     5.503 f  mouse_control/periodic_check_cnt_reg[21]/Q
                         net (fo=2, routed)           0.750     6.253    mouse_control/periodic_check_cnt_reg_n_0_[21]
    SLICE_X40Y39         LUT4 (Prop_lut4_I2_O)        0.296     6.549 r  mouse_control/FSM_onehot_state[34]_i_7/O
                         net (fo=1, routed)           0.792     7.341    mouse_control/FSM_onehot_state[34]_i_7_n_0
    SLICE_X39Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.465 r  mouse_control/FSM_onehot_state[34]_i_6/O
                         net (fo=1, routed)           0.952     8.417    mouse_control/FSM_onehot_state[34]_i_6_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.541 r  mouse_control/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.645     9.186    mouse_control/FSM_onehot_state[34]_i_3_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I0_O)        0.124     9.310 r  mouse_control/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.564    10.874    mouse_control/Inst_Ps2Interface/periodic_check_cnt_reg[3]
    SLICE_X45Y37         LUT6 (Prop_lut6_I4_O)        0.124    10.998 r  mouse_control/Inst_Ps2Interface/FSM_onehot_state[0]_i_7/O
                         net (fo=1, routed)           0.645    11.643    mouse_control/Inst_Ps2Interface/FSM_onehot_state[0]_i_7_n_0
    SLICE_X45Y37         LUT6 (Prop_lut6_I3_O)        0.124    11.767 r  mouse_control/Inst_Ps2Interface/FSM_onehot_state[0]_i_2__0/O
                         net (fo=1, routed)           0.433    12.200    mouse_control/Inst_Ps2Interface/FSM_onehot_state[0]_i_2__0_n_0
    SLICE_X45Y37         LUT5 (Prop_lut5_I0_O)        0.124    12.324 r  mouse_control/Inst_Ps2Interface/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    12.324    mouse_control/Inst_Ps2Interface_n_11
    SLICE_X45Y37         FDRE                                         r  mouse_control/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.444    14.785    mouse_control/clk_100MHz_IBUF_BUFG
    SLICE_X45Y37         FDRE                                         r  mouse_control/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X45Y37         FDRE (Setup_fdre_C_D)        0.029    15.039    mouse_control/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -12.324    
  -------------------------------------------------------------------
                         slack                                  2.715    

Slack (MET) :             3.515ns  (required time - arrival time)
  Source:                 mouse_control/periodic_check_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_control/FSM_onehot_state_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.441ns  (logic 1.211ns (18.802%)  route 5.230ns (81.198%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.563     5.084    mouse_control/clk_100MHz_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  mouse_control/periodic_check_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.419     5.503 f  mouse_control/periodic_check_cnt_reg[21]/Q
                         net (fo=2, routed)           0.750     6.253    mouse_control/periodic_check_cnt_reg_n_0_[21]
    SLICE_X40Y39         LUT4 (Prop_lut4_I2_O)        0.296     6.549 r  mouse_control/FSM_onehot_state[34]_i_7/O
                         net (fo=1, routed)           0.792     7.341    mouse_control/FSM_onehot_state[34]_i_7_n_0
    SLICE_X39Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.465 r  mouse_control/FSM_onehot_state[34]_i_6/O
                         net (fo=1, routed)           0.952     8.417    mouse_control/FSM_onehot_state[34]_i_6_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.541 r  mouse_control/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.645     9.186    mouse_control/FSM_onehot_state[34]_i_3_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I0_O)        0.124     9.310 r  mouse_control/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          2.091    11.401    mouse_control/Inst_Ps2Interface/periodic_check_cnt_reg[3]
    SLICE_X44Y36         LUT6 (Prop_lut6_I3_O)        0.124    11.525 r  mouse_control/Inst_Ps2Interface/FSM_onehot_state[29]_i_1/O
                         net (fo=1, routed)           0.000    11.525    mouse_control/Inst_Ps2Interface_n_13
    SLICE_X44Y36         FDRE                                         r  mouse_control/FSM_onehot_state_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.443    14.784    mouse_control/clk_100MHz_IBUF_BUFG
    SLICE_X44Y36         FDRE                                         r  mouse_control/FSM_onehot_state_reg[29]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X44Y36         FDRE (Setup_fdre_C_D)        0.031    15.040    mouse_control/FSM_onehot_state_reg[29]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -11.525    
  -------------------------------------------------------------------
                         slack                                  3.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mouse_control/Inst_Ps2Interface/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_control/Inst_Ps2Interface/read_data_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.128ns (32.427%)  route 0.267ns (67.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.560     1.443    mouse_control/Inst_Ps2Interface/clk_100MHz_IBUF_BUFG
    SLICE_X35Y38         FDRE                                         r  mouse_control/Inst_Ps2Interface/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  mouse_control/Inst_Ps2Interface/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.267     1.838    mouse_control/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[5]
    SLICE_X38Y38         FDRE                                         r  mouse_control/Inst_Ps2Interface/read_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.830     1.957    mouse_control/Inst_Ps2Interface/clk_100MHz_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  mouse_control/Inst_Ps2Interface/read_data_reg/C
                         clock pessimism             -0.249     1.708    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.033     1.741    mouse_control/Inst_Ps2Interface/read_data_reg
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 mouse_control/Inst_Ps2Interface/err_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_control/FSM_onehot_state_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.799%)  route 0.306ns (62.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.561     1.444    mouse_control/Inst_Ps2Interface/clk_100MHz_IBUF_BUFG
    SLICE_X31Y38         FDRE                                         r  mouse_control/Inst_Ps2Interface/err_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  mouse_control/Inst_Ps2Interface/err_reg/Q
                         net (fo=25, routed)          0.306     1.891    mouse_control/Inst_Ps2Interface/err
    SLICE_X42Y37         LUT5 (Prop_lut5_I3_O)        0.045     1.936 r  mouse_control/Inst_Ps2Interface/FSM_onehot_state[18]_i_1/O
                         net (fo=1, routed)           0.000     1.936    mouse_control/Inst_Ps2Interface_n_22
    SLICE_X42Y37         FDRE                                         r  mouse_control/FSM_onehot_state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.829     1.956    mouse_control/clk_100MHz_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  mouse_control/FSM_onehot_state_reg[18]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.120     1.827    mouse_control/FSM_onehot_state_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 mouse_control/x_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_control/xpos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.164ns (34.908%)  route 0.306ns (65.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.562     1.445    mouse_control/clk_100MHz_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  mouse_control/x_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  mouse_control/x_pos_reg[5]/Q
                         net (fo=5, routed)           0.306     1.915    mouse_control/x_pos[5]
    SLICE_X34Y43         FDRE                                         r  mouse_control/xpos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.831     1.958    mouse_control/clk_100MHz_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  mouse_control/xpos_reg[5]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.090     1.799    mouse_control/xpos_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 divider_6p25MHz/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_6p25MHz/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.564     1.447    divider_6p25MHz/clk_100MHz_IBUF_BUFG
    SLICE_X42Y48         FDRE                                         r  divider_6p25MHz/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  divider_6p25MHz/count_reg[22]/Q
                         net (fo=3, routed)           0.127     1.738    divider_6p25MHz/count_reg[22]
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  divider_6p25MHz/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.894    divider_6p25MHz/count_reg[20]_i_1_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  divider_6p25MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    divider_6p25MHz/count_reg[24]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.987 r  divider_6p25MHz/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.987    divider_6p25MHz/count_reg[28]_i_1_n_7
    SLICE_X42Y50         FDRE                                         r  divider_6p25MHz/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.832     1.959    divider_6p25MHz/clk_100MHz_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  divider_6p25MHz/count_reg[28]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.849    divider_6p25MHz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 divider_6p25MHz/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_6p25MHz/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (76.997%)  route 0.127ns (23.003%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.564     1.447    divider_6p25MHz/clk_100MHz_IBUF_BUFG
    SLICE_X42Y48         FDRE                                         r  divider_6p25MHz/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  divider_6p25MHz/count_reg[22]/Q
                         net (fo=3, routed)           0.127     1.738    divider_6p25MHz/count_reg[22]
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  divider_6p25MHz/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.894    divider_6p25MHz/count_reg[20]_i_1_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  divider_6p25MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    divider_6p25MHz/count_reg[24]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.000 r  divider_6p25MHz/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.000    divider_6p25MHz/count_reg[28]_i_1_n_5
    SLICE_X42Y50         FDRE                                         r  divider_6p25MHz/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.832     1.959    divider_6p25MHz/clk_100MHz_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  divider_6p25MHz/count_reg[30]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.849    divider_6p25MHz/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 mouse_control/Inst_Ps2Interface/frame_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_control/Inst_Ps2Interface/frame_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.400%)  route 0.339ns (64.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.560     1.443    mouse_control/Inst_Ps2Interface/clk_100MHz_IBUF_BUFG
    SLICE_X35Y38         FDRE                                         r  mouse_control/Inst_Ps2Interface/frame_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  mouse_control/Inst_Ps2Interface/frame_reg[10]/Q
                         net (fo=2, routed)           0.339     1.924    mouse_control/Inst_Ps2Interface/frame_reg_n_0_[10]
    SLICE_X39Y38         LUT3 (Prop_lut3_I2_O)        0.045     1.969 r  mouse_control/Inst_Ps2Interface/frame[9]_i_2/O
                         net (fo=1, routed)           0.000     1.969    mouse_control/Inst_Ps2Interface/p_1_in[9]
    SLICE_X39Y38         FDRE                                         r  mouse_control/Inst_Ps2Interface/frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.830     1.957    mouse_control/Inst_Ps2Interface/clk_100MHz_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  mouse_control/Inst_Ps2Interface/frame_reg[9]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X39Y38         FDRE (Hold_fdre_C_D)         0.107     1.815    mouse_control/Inst_Ps2Interface/frame_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 mouse_control/tx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_control/Inst_Ps2Interface/tx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.561     1.444    mouse_control/clk_100MHz_IBUF_BUFG
    SLICE_X43Y38         FDRE                                         r  mouse_control/tx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  mouse_control/tx_data_reg[5]/Q
                         net (fo=2, routed)           0.103     1.688    mouse_control/Inst_Ps2Interface/Q[5]
    SLICE_X42Y38         LUT4 (Prop_lut4_I2_O)        0.045     1.733 r  mouse_control/Inst_Ps2Interface/tx_parity_i_1/O
                         net (fo=1, routed)           0.000     1.733    mouse_control/Inst_Ps2Interface/tx_parity_i_1_n_0
    SLICE_X42Y38         FDRE                                         r  mouse_control/Inst_Ps2Interface/tx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.831     1.958    mouse_control/Inst_Ps2Interface/clk_100MHz_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  mouse_control/Inst_Ps2Interface/tx_parity_reg/C
                         clock pessimism             -0.501     1.457    
    SLICE_X42Y38         FDRE (Hold_fdre_C_D)         0.121     1.578    mouse_control/Inst_Ps2Interface/tx_parity_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 mouse_control/Inst_Ps2Interface/ps2_data_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_control/Inst_Ps2Interface/FSM_onehot_state_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.420%)  route 0.127ns (40.580%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.562     1.445    mouse_control/Inst_Ps2Interface/clk_100MHz_IBUF_BUFG
    SLICE_X29Y40         FDRE                                         r  mouse_control/Inst_Ps2Interface/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  mouse_control/Inst_Ps2Interface/ps2_data_s_reg/Q
                         net (fo=6, routed)           0.127     1.713    mouse_control/Inst_Ps2Interface/ps2_data_s
    SLICE_X30Y40         LUT4 (Prop_lut4_I3_O)        0.045     1.758 r  mouse_control/Inst_Ps2Interface/FSM_onehot_state[15]_i_1/O
                         net (fo=1, routed)           0.000     1.758    mouse_control/Inst_Ps2Interface/FSM_onehot_state[15]_i_1_n_0
    SLICE_X30Y40         FDRE                                         r  mouse_control/Inst_Ps2Interface/FSM_onehot_state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.831     1.958    mouse_control/Inst_Ps2Interface/clk_100MHz_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  mouse_control/Inst_Ps2Interface/FSM_onehot_state_reg[15]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X30Y40         FDRE (Hold_fdre_C_D)         0.121     1.601    mouse_control/Inst_Ps2Interface/FSM_onehot_state_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mouse_control/write_data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_control/Inst_Ps2Interface/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.793%)  route 0.110ns (37.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.561     1.444    mouse_control/clk_100MHz_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  mouse_control/write_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  mouse_control/write_data_reg/Q
                         net (fo=2, routed)           0.110     1.695    mouse_control/Inst_Ps2Interface/write_data_reg
    SLICE_X30Y38         LUT5 (Prop_lut5_I4_O)        0.045     1.740 r  mouse_control/Inst_Ps2Interface/FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000     1.740    mouse_control/Inst_Ps2Interface/FSM_onehot_state[6]_i_1_n_0
    SLICE_X30Y38         FDRE                                         r  mouse_control/Inst_Ps2Interface/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.830     1.957    mouse_control/Inst_Ps2Interface/clk_100MHz_IBUF_BUFG
    SLICE_X30Y38         FDRE                                         r  mouse_control/Inst_Ps2Interface/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X30Y38         FDRE (Hold_fdre_C_D)         0.120     1.580    mouse_control/Inst_Ps2Interface/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 mouse_control/FSM_onehot_state_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_control/FSM_onehot_state_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.735%)  route 0.081ns (30.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.560     1.443    mouse_control/clk_100MHz_IBUF_BUFG
    SLICE_X45Y36         FDRE                                         r  mouse_control/FSM_onehot_state_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  mouse_control/FSM_onehot_state_reg[28]/Q
                         net (fo=3, routed)           0.081     1.665    mouse_control/Inst_Ps2Interface/out[28]
    SLICE_X44Y36         LUT6 (Prop_lut6_I0_O)        0.045     1.710 r  mouse_control/Inst_Ps2Interface/FSM_onehot_state[29]_i_1/O
                         net (fo=1, routed)           0.000     1.710    mouse_control/Inst_Ps2Interface_n_13
    SLICE_X44Y36         FDRE                                         r  mouse_control/FSM_onehot_state_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.829     1.956    mouse_control/clk_100MHz_IBUF_BUFG
    SLICE_X44Y36         FDRE                                         r  mouse_control/FSM_onehot_state_reg[29]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X44Y36         FDRE (Hold_fdre_C_D)         0.092     1.548    mouse_control/FSM_onehot_state_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y45   divider_6p25MHz/SLOW_CLOCK_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y49   divider_6p25MHz/count_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y49   divider_6p25MHz/count_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y50   divider_6p25MHz/count_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y50   divider_6p25MHz/count_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y43   divider_6p25MHz/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y50   divider_6p25MHz/count_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y50   divider_6p25MHz/count_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y43   divider_6p25MHz/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y43   divider_6p25MHz/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y43   divider_6p25MHz/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y44   divider_6p25MHz/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y44   divider_6p25MHz/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y44   divider_6p25MHz/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y44   divider_6p25MHz/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y45   divider_6p25MHz/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   mouse_control/Inst_Ps2Interface/delay_100us_count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43   mouse_control/Inst_Ps2Interface/delay_100us_count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43   mouse_control/Inst_Ps2Interface/delay_100us_count_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y49   divider_6p25MHz/count_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y49   divider_6p25MHz/count_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y50   divider_6p25MHz/count_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y50   divider_6p25MHz/count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y50   divider_6p25MHz/count_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y50   divider_6p25MHz/count_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y37   mouse_control/Inst_Ps2Interface/rx_parity_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y36   mouse_control/Inst_Ps2Interface/delay_20us_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y36   mouse_control/Inst_Ps2Interface/delay_20us_count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y36   mouse_control/Inst_Ps2Interface/delay_20us_count_reg[1]/C



