#! /home/mathieu/embedded_system_design/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-498-g52d049b51)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x555555a20960 .scope module, "ramDmaCi_tb" "ramDmaCi_tb" 2 3;
 .timescale -12 -12;
v0x555555a7f370_0 .var "clock", 0 0;
v0x555555a7f480_0 .net "done", 0 0, L_0x555555a90f20;  1 drivers
v0x555555a7f540_0 .net "result", 31 0, L_0x555555a93410;  1 drivers
v0x555555a7f610_0 .var "s_ciN", 7 0;
v0x555555a7f6e0_0 .var "s_reset", 0 0;
v0x555555a7f7d0_0 .var "s_start", 0 0;
v0x555555a7f8a0_0 .var "s_valueA", 31 0;
v0x555555a7f970_0 .var "s_valueB", 31 0;
E_0x555555a40a20 .event negedge, v0x555555a597c0_0;
S_0x555555a30c00 .scope module, "DUT" "ramDmaCi" 2 20, 3 1 0, S_0x555555a20960;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "valueA";
    .port_info 4 /INPUT 32 "valueB";
    .port_info 5 /INPUT 8 "ciN";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 32 "result";
P_0x555555a30d90 .param/l "customId" 0 3 2, C4<00001110>;
L_0x555555a57e20 .functor AND 1, L_0x555555a7fbd0, L_0x555555a90070, C4<1>, C4<1>;
L_0x555555a58c10 .functor AND 1, L_0x555555a57e20, L_0x555555a902c0, C4<1>, C4<1>;
L_0x555555a596b0 .functor AND 1, L_0x555555a58c10, L_0x555555a8fe60, C4<1>, C4<1>;
L_0x555555a5a360 .functor AND 1, L_0x555555a7fbd0, L_0x555555a905e0, C4<1>, C4<1>;
L_0x555555a5ae00 .functor NOT 1, L_0x555555a907a0, C4<0>, C4<0>, C4<0>;
L_0x555555a5bab0 .functor AND 1, L_0x555555a5a360, L_0x555555a5ae00, C4<1>, C4<1>;
L_0x555555a4f290 .functor AND 1, L_0x555555a5bab0, L_0x555555a8fe60, C4<1>, C4<1>;
L_0x555555a909d0 .functor AND 1, L_0x555555a7fbd0, L_0x555555a8fe60, C4<1>, C4<1>;
L_0x555555a90ce0 .functor NOT 1, v0x555555a7f370_0, C4<0>, C4<0>, C4<0>;
L_0x555555a90de0 .functor NOT 1, L_0x555555a4f290, C4<0>, C4<0>, C4<0>;
L_0x555555a90eb0 .functor AND 1, L_0x555555a7fbd0, L_0x555555a90de0, C4<1>, C4<1>;
L_0x555555a90f20 .functor OR 1, v0x555555a7e3b0_0, L_0x555555a90eb0, C4<0>, C4<0>;
L_0x555555a910a0 .functor AND 1, L_0x555555a7fbd0, L_0x555555a8fe60, C4<1>, C4<1>;
L_0x555555a911b0 .functor NOT 1, L_0x555555a91110, C4<0>, C4<0>, C4<0>;
L_0x555555a91030 .functor AND 1, L_0x555555a910a0, L_0x555555a911b0, C4<1>, C4<1>;
L_0x751b5846a018 .functor BUFT 1, C4<00001110>, C4<0>, C4<0>, C4<0>;
v0x555555a7a560_0 .net/2u *"_ivl_0", 7 0, L_0x751b5846a018;  1 drivers
L_0x751b5846a0a8 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555a7a660_0 .net/2u *"_ivl_10", 18 0, L_0x751b5846a0a8;  1 drivers
v0x555555a7a740_0 .net *"_ivl_101", 2 0, L_0x555555a91d90;  1 drivers
L_0x751b5846a408 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x555555a7a800_0 .net/2u *"_ivl_102", 2 0, L_0x751b5846a408;  1 drivers
v0x555555a7a8e0_0 .net *"_ivl_104", 0 0, L_0x555555a91f20;  1 drivers
v0x555555a7a9a0_0 .net *"_ivl_106", 31 0, L_0x555555a92090;  1 drivers
L_0x751b5846a450 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555a7aa80_0 .net *"_ivl_109", 23 0, L_0x751b5846a450;  1 drivers
v0x555555a7ab60_0 .net *"_ivl_111", 2 0, L_0x555555a92280;  1 drivers
L_0x751b5846a498 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x555555a7ac40_0 .net/2u *"_ivl_112", 2 0, L_0x751b5846a498;  1 drivers
v0x555555a7ad20_0 .net *"_ivl_114", 0 0, L_0x555555a92460;  1 drivers
v0x555555a7ade0_0 .net *"_ivl_116", 31 0, L_0x555555a926b0;  1 drivers
L_0x751b5846a4e0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555a7aec0_0 .net *"_ivl_119", 29 0, L_0x751b5846a4e0;  1 drivers
L_0x751b5846a528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555a7afa0_0 .net/2u *"_ivl_120", 31 0, L_0x751b5846a528;  1 drivers
v0x555555a7b080_0 .net *"_ivl_122", 31 0, L_0x555555a927d0;  1 drivers
v0x555555a7b160_0 .net *"_ivl_124", 31 0, L_0x555555a92a80;  1 drivers
v0x555555a7b240_0 .net *"_ivl_126", 31 0, L_0x555555a92c10;  1 drivers
v0x555555a7b320_0 .net *"_ivl_128", 31 0, L_0x555555a92ea0;  1 drivers
v0x555555a7b400_0 .net *"_ivl_130", 31 0, L_0x555555a93030;  1 drivers
L_0x751b5846a570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555a7b4e0_0 .net/2u *"_ivl_132", 31 0, L_0x751b5846a570;  1 drivers
v0x555555a7b5c0_0 .net *"_ivl_134", 31 0, L_0x555555a93280;  1 drivers
v0x555555a7b6a0_0 .net *"_ivl_15", 2 0, L_0x555555a8ffd0;  1 drivers
L_0x751b5846a0f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x555555a7b780_0 .net/2u *"_ivl_16", 2 0, L_0x751b5846a0f0;  1 drivers
v0x555555a7b860_0 .net *"_ivl_18", 0 0, L_0x555555a90070;  1 drivers
v0x555555a7b920_0 .net *"_ivl_2", 0 0, L_0x555555a7fa60;  1 drivers
v0x555555a7b9e0_0 .net *"_ivl_20", 0 0, L_0x555555a57e20;  1 drivers
v0x555555a7bac0_0 .net *"_ivl_23", 0 0, L_0x555555a902c0;  1 drivers
v0x555555a7bba0_0 .net *"_ivl_24", 0 0, L_0x555555a58c10;  1 drivers
v0x555555a7bc80_0 .net *"_ivl_29", 2 0, L_0x555555a904a0;  1 drivers
L_0x751b5846a138 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x555555a7bd60_0 .net/2u *"_ivl_30", 2 0, L_0x751b5846a138;  1 drivers
v0x555555a7be40_0 .net *"_ivl_32", 0 0, L_0x555555a905e0;  1 drivers
v0x555555a7bf00_0 .net *"_ivl_34", 0 0, L_0x555555a5a360;  1 drivers
v0x555555a7bfe0_0 .net *"_ivl_37", 0 0, L_0x555555a907a0;  1 drivers
v0x555555a7c0c0_0 .net *"_ivl_38", 0 0, L_0x555555a5ae00;  1 drivers
L_0x751b5846a060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555a7c1a0_0 .net/2u *"_ivl_4", 0 0, L_0x751b5846a060;  1 drivers
v0x555555a7c280_0 .net *"_ivl_40", 0 0, L_0x555555a5bab0;  1 drivers
v0x555555a7c360_0 .net *"_ivl_44", 0 0, L_0x555555a909d0;  1 drivers
v0x555555a7c440_0 .net *"_ivl_47", 8 0, L_0x555555a90a90;  1 drivers
L_0x751b5846a180 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x555555a7c520_0 .net/2u *"_ivl_48", 8 0, L_0x751b5846a180;  1 drivers
v0x555555a7c600_0 .net *"_ivl_60", 0 0, L_0x555555a90de0;  1 drivers
v0x555555a7c6e0_0 .net *"_ivl_62", 0 0, L_0x555555a90eb0;  1 drivers
v0x555555a7c7c0_0 .net *"_ivl_66", 0 0, L_0x555555a910a0;  1 drivers
v0x555555a7c8a0_0 .net *"_ivl_69", 0 0, L_0x555555a91110;  1 drivers
v0x555555a7c980_0 .net *"_ivl_70", 0 0, L_0x555555a911b0;  1 drivers
v0x555555a7ca60_0 .net *"_ivl_72", 0 0, L_0x555555a91030;  1 drivers
v0x555555a7cb40_0 .net *"_ivl_75", 2 0, L_0x555555a91390;  1 drivers
L_0x751b5846a2a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x555555a7cc20_0 .net/2u *"_ivl_76", 2 0, L_0x751b5846a2a0;  1 drivers
v0x555555a7cd00_0 .net *"_ivl_78", 0 0, L_0x555555a914b0;  1 drivers
v0x555555a7cdc0_0 .net *"_ivl_81", 2 0, L_0x555555a915f0;  1 drivers
L_0x751b5846a2e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x555555a7cea0_0 .net/2u *"_ivl_82", 2 0, L_0x751b5846a2e8;  1 drivers
v0x555555a7cf80_0 .net *"_ivl_84", 0 0, L_0x555555a91720;  1 drivers
v0x555555a7d040_0 .net *"_ivl_86", 31 0, L_0x555555a91860;  1 drivers
L_0x751b5846a330 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555a7d120_0 .net *"_ivl_89", 22 0, L_0x751b5846a330;  1 drivers
v0x555555a7d200_0 .net *"_ivl_9", 18 0, L_0x555555a7fd60;  1 drivers
v0x555555a7d2e0_0 .net *"_ivl_91", 2 0, L_0x555555a91a20;  1 drivers
L_0x751b5846a378 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x555555a7d3c0_0 .net/2u *"_ivl_92", 2 0, L_0x751b5846a378;  1 drivers
v0x555555a7d4a0_0 .net *"_ivl_94", 0 0, L_0x555555a91af0;  1 drivers
v0x555555a7d560_0 .net *"_ivl_96", 31 0, L_0x555555a91930;  1 drivers
L_0x751b5846a3c0 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555a7d640_0 .net *"_ivl_99", 21 0, L_0x751b5846a3c0;  1 drivers
v0x555555a7d720_0 .net "active", 0 0, L_0x555555a7fbd0;  1 drivers
v0x555555a7d7e0_0 .net "address_A", 8 0, L_0x555555a90b30;  1 drivers
v0x555555a7d8a0_0 .var "block_size", 9 0;
v0x555555a7d960_0 .var "burst_size", 7 0;
v0x555555a7da40_0 .var "bus_start_address", 31 0;
v0x555555a7db20_0 .net "ciN", 7 0, v0x555555a7f610_0;  1 drivers
v0x555555a7dc00_0 .net "clock", 0 0, v0x555555a7f370_0;  1 drivers
v0x555555a7e0b0_0 .var "control_register", 1 0;
v0x555555a7e170_0 .net "data_out_A", 31 0, v0x555555a4f360_0;  1 drivers
v0x555555a7e230_0 .net "done", 0 0, L_0x555555a90f20;  alias, 1 drivers
v0x555555a7e2d0_0 .var "memory_start_address", 8 0;
v0x555555a7e3b0_0 .var "read_data_ready", 0 0;
v0x555555a7e470_0 .net "read_enable", 0 0, L_0x555555a4f290;  1 drivers
v0x555555a7e530_0 .net "reset", 0 0, v0x555555a7f6e0_0;  1 drivers
v0x555555a7e5f0_0 .net "result", 31 0, L_0x555555a93410;  alias, 1 drivers
v0x555555a7e6d0_0 .net "start", 0 0, v0x555555a7f7d0_0;  1 drivers
v0x555555a7e790_0 .var "status_register", 1 0;
v0x555555a7e870_0 .net "valueA", 31 0, v0x555555a7f8a0_0;  1 drivers
v0x555555a7e950_0 .net "valueA_valid", 0 0, L_0x555555a8fe60;  1 drivers
v0x555555a7ea10_0 .net "valueB", 31 0, v0x555555a7f970_0;  1 drivers
v0x555555a7ead0_0 .net "write_enable", 0 0, L_0x555555a596b0;  1 drivers
L_0x555555a7fa60 .cmp/eq 8, v0x555555a7f610_0, L_0x751b5846a018;
L_0x555555a7fbd0 .functor MUXZ 1, L_0x751b5846a060, v0x555555a7f7d0_0, L_0x555555a7fa60, C4<>;
L_0x555555a7fd60 .part v0x555555a7f8a0_0, 13, 19;
L_0x555555a8fe60 .cmp/eq 19, L_0x555555a7fd60, L_0x751b5846a0a8;
L_0x555555a8ffd0 .part v0x555555a7f8a0_0, 10, 3;
L_0x555555a90070 .cmp/eq 3, L_0x555555a8ffd0, L_0x751b5846a0f0;
L_0x555555a902c0 .part v0x555555a7f8a0_0, 9, 1;
L_0x555555a904a0 .part v0x555555a7f8a0_0, 10, 3;
L_0x555555a905e0 .cmp/eq 3, L_0x555555a904a0, L_0x751b5846a138;
L_0x555555a907a0 .part v0x555555a7f8a0_0, 9, 1;
L_0x555555a90a90 .part v0x555555a7f8a0_0, 0, 9;
L_0x555555a90b30 .functor MUXZ 9, L_0x751b5846a180, L_0x555555a90a90, L_0x555555a909d0, C4<>;
L_0x555555a91110 .part v0x555555a7f8a0_0, 9, 1;
L_0x555555a91390 .part v0x555555a7f8a0_0, 10, 3;
L_0x555555a914b0 .cmp/eq 3, L_0x555555a91390, L_0x751b5846a2a0;
L_0x555555a915f0 .part v0x555555a7f8a0_0, 10, 3;
L_0x555555a91720 .cmp/eq 3, L_0x555555a915f0, L_0x751b5846a2e8;
L_0x555555a91860 .concat [ 9 23 0 0], v0x555555a7e2d0_0, L_0x751b5846a330;
L_0x555555a91a20 .part v0x555555a7f8a0_0, 10, 3;
L_0x555555a91af0 .cmp/eq 3, L_0x555555a91a20, L_0x751b5846a378;
L_0x555555a91930 .concat [ 10 22 0 0], v0x555555a7d8a0_0, L_0x751b5846a3c0;
L_0x555555a91d90 .part v0x555555a7f8a0_0, 10, 3;
L_0x555555a91f20 .cmp/eq 3, L_0x555555a91d90, L_0x751b5846a408;
L_0x555555a92090 .concat [ 8 24 0 0], v0x555555a7d960_0, L_0x751b5846a450;
L_0x555555a92280 .part v0x555555a7f8a0_0, 10, 3;
L_0x555555a92460 .cmp/eq 3, L_0x555555a92280, L_0x751b5846a498;
L_0x555555a926b0 .concat [ 2 30 0 0], v0x555555a7e790_0, L_0x751b5846a4e0;
L_0x555555a927d0 .functor MUXZ 32, L_0x751b5846a528, L_0x555555a926b0, L_0x555555a92460, C4<>;
L_0x555555a92a80 .functor MUXZ 32, L_0x555555a927d0, L_0x555555a92090, L_0x555555a91f20, C4<>;
L_0x555555a92c10 .functor MUXZ 32, L_0x555555a92a80, L_0x555555a91930, L_0x555555a91af0, C4<>;
L_0x555555a92ea0 .functor MUXZ 32, L_0x555555a92c10, L_0x555555a91860, L_0x555555a91720, C4<>;
L_0x555555a93030 .functor MUXZ 32, L_0x555555a92ea0, v0x555555a7da40_0, L_0x555555a914b0, C4<>;
L_0x555555a93280 .functor MUXZ 32, L_0x751b5846a570, v0x555555a4f360_0, v0x555555a7e3b0_0, C4<>;
L_0x555555a93410 .functor MUXZ 32, L_0x555555a93280, L_0x555555a93030, L_0x555555a91030, C4<>;
S_0x555555a30e80 .scope module, "ssram" "dualPortSSRAM" 3 34, 4 1 0, S_0x555555a30c00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clockA";
    .port_info 1 /INPUT 1 "clockB";
    .port_info 2 /INPUT 1 "writeEnableA";
    .port_info 3 /INPUT 1 "writeEnableB";
    .port_info 4 /INPUT 9 "addressA";
    .port_info 5 /INPUT 9 "addressB";
    .port_info 6 /INPUT 32 "dataInA";
    .port_info 7 /INPUT 32 "dataInB";
    .port_info 8 /OUTPUT 32 "dataOutA";
    .port_info 9 /OUTPUT 32 "dataOutB";
P_0x5555559faa30 .param/l "bitwidth" 0 4 2, +C4<00000000000000000000000000100000>;
P_0x5555559faa70 .param/l "nrOfEntries" 0 4 3, +C4<00000000000000000000001000000000>;
P_0x5555559faab0 .param/l "readAfterWrite" 0 4 4, +C4<00000000000000000000000000000000>;
v0x555555a57f30_0 .net "addressA", 8 0, L_0x555555a90b30;  alias, 1 drivers
L_0x751b5846a210 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x555555a58d20_0 .net "addressB", 8 0, L_0x751b5846a210;  1 drivers
v0x555555a597c0_0 .net "clockA", 0 0, v0x555555a7f370_0;  alias, 1 drivers
v0x555555a5a470_0 .net "clockB", 0 0, L_0x555555a90ce0;  1 drivers
v0x555555a5af10_0 .net "dataInA", 31 0, v0x555555a7f970_0;  alias, 1 drivers
L_0x751b5846a258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555a5bbc0_0 .net "dataInB", 31 0, L_0x751b5846a258;  1 drivers
v0x555555a4f360_0 .var "dataOutA", 31 0;
v0x555555a7a0a0_0 .var "dataOutB", 31 0;
v0x555555a7a180 .array "memoryContent", 511 0, 31 0;
v0x555555a7a240_0 .net "writeEnableA", 0 0, L_0x555555a596b0;  alias, 1 drivers
L_0x751b5846a1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555a7a300_0 .net "writeEnableB", 0 0, L_0x751b5846a1c8;  1 drivers
E_0x555555a3e860 .event posedge, v0x555555a5a470_0;
E_0x555555a3eac0 .event posedge, v0x555555a597c0_0;
S_0x555555a7ec60 .scope autotask, "test" "test" 2 31, 2 31 0, S_0x555555a20960;
 .timescale -12 -12;
v0x555555a7ee10_0 .var "ciN", 7 0;
v0x555555a7eef0_0 .var "expDone", 0 0;
v0x555555a7efb0_0 .var "expRes", 31 0;
v0x555555a7f0a0_0 .var "start", 0 0;
v0x555555a7f160_0 .var "valA", 31 0;
v0x555555a7f290_0 .var "valB", 31 0;
TD_ramDmaCi_tb.test ;
    %load/vec4 v0x555555a7f0a0_0;
    %store/vec4 v0x555555a7f7d0_0, 0, 1;
    %load/vec4 v0x555555a7ee10_0;
    %store/vec4 v0x555555a7f610_0, 0, 8;
    %load/vec4 v0x555555a7f160_0;
    %store/vec4 v0x555555a7f8a0_0, 0, 32;
    %load/vec4 v0x555555a7f290_0;
    %store/vec4 v0x555555a7f970_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x555555a7f480_0;
    %load/vec4 v0x555555a7eef0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.2, 4;
    %load/vec4 v0x555555a7f540_0;
    %load/vec4 v0x555555a7efb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 44 "$write", "\033[1;32m" {0 0 0};
    %vpi_call 2 45 "$display", "[PASSED] start=%b, ciN=%0d, valueA=0x%0h, valueB=0x%0h => done=%b (exp %b), result=0x%0h (exp 0x%0h)", v0x555555a7f7d0_0, v0x555555a7f610_0, v0x555555a7f8a0_0, v0x555555a7f970_0, v0x555555a7f480_0, v0x555555a7eef0_0, v0x555555a7f540_0, v0x555555a7efb0_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 49 "$write", "\033[1;31m" {0 0 0};
    %vpi_call 2 50 "$display", "[FAILED] start=%b, ciN=%0d, valueA=0x%0h, valueB=0x%0h => done=%b (exp %b), result=0x%0h (exp 0x%0h)", v0x555555a7f7d0_0, v0x555555a7f610_0, v0x555555a7f8a0_0, v0x555555a7f970_0, v0x555555a7f480_0, v0x555555a7eef0_0, v0x555555a7f540_0, v0x555555a7efb0_0 {0 0 0};
T_0.1 ;
    %vpi_call 2 54 "$write", "\033[0m" {0 0 0};
    %end;
    .scope S_0x555555a30e80;
T_1 ;
    %wait E_0x555555a3eac0;
    %load/vec4 v0x555555a57f30_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x555555a7a180, 4;
    %assign/vec4 v0x555555a4f360_0, 0;
    %load/vec4 v0x555555a7a240_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x555555a5af10_0;
    %load/vec4 v0x555555a57f30_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x555555a7a180, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555555a30e80;
T_2 ;
    %wait E_0x555555a3e860;
    %load/vec4 v0x555555a58d20_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x555555a7a180, 4;
    %assign/vec4 v0x555555a7a0a0_0, 0;
    %load/vec4 v0x555555a7a300_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x555555a5bbc0_0;
    %load/vec4 v0x555555a58d20_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x555555a7a180, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x555555a30c00;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555a7da40_0, 0, 32;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x555555a7e2d0_0, 0, 9;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x555555a7d8a0_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555a7d960_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555555a7e790_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555555a7e0b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555a7e3b0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x555555a30c00;
T_4 ;
    %wait E_0x555555a3eac0;
    %load/vec4 v0x555555a7e470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555a7e3b0_0, 0;
T_4.0 ;
    %load/vec4 v0x555555a7e230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555a7e3b0_0, 0;
T_4.2 ;
    %load/vec4 v0x555555a7d720_0;
    %load/vec4 v0x555555a7e950_0;
    %and;
    %load/vec4 v0x555555a7e870_0;
    %parti/s 1, 9, 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x555555a7e870_0;
    %parti/s 3, 10, 5;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v0x555555a7ea10_0;
    %assign/vec4 v0x555555a7da40_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x555555a7e870_0;
    %parti/s 3, 10, 5;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_4.8, 4;
    %load/vec4 v0x555555a7ea10_0;
    %parti/s 9, 0, 2;
    %assign/vec4 v0x555555a7e2d0_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0x555555a7e870_0;
    %parti/s 3, 10, 5;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_4.10, 4;
    %load/vec4 v0x555555a7ea10_0;
    %parti/s 10, 0, 2;
    %assign/vec4 v0x555555a7d8a0_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v0x555555a7e870_0;
    %parti/s 3, 10, 5;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_4.12, 4;
    %load/vec4 v0x555555a7ea10_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x555555a7d960_0, 0;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x555555a7e870_0;
    %parti/s 3, 10, 5;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_4.14, 4;
    %load/vec4 v0x555555a7ea10_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x555555a7e0b0_0, 0;
T_4.14 ;
T_4.13 ;
T_4.11 ;
T_4.9 ;
T_4.7 ;
T_4.4 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x555555a20960;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555a7f370_0, 0, 1;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x555555a7f370_0;
    %inv;
    %store/vec4 v0x555555a7f370_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x555555a20960;
T_6 ;
    %vpi_call 2 61 "$display", "Activation" {0 0 0};
    %alloc S_0x555555a7ec60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555a7f0a0_0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x555555a7ee10_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555a7f160_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555a7f290_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555a7eef0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555a7efb0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555a7ec60;
    %join;
    %free S_0x555555a7ec60;
    %alloc S_0x555555a7ec60;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a7f0a0_0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x555555a7ee10_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555a7f160_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555a7f290_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555a7eef0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555a7efb0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555a7ec60;
    %join;
    %free S_0x555555a7ec60;
    %alloc S_0x555555a7ec60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555a7f0a0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555a7ee10_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555a7f160_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555a7f290_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555a7eef0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555a7efb0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555a7ec60;
    %join;
    %free S_0x555555a7ec60;
    %vpi_call 2 67 "$display", "Write/read address 0" {0 0 0};
    %alloc S_0x555555a7ec60;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a7f0a0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555a7ee10_0, 0, 8;
    %pushi/vec4 512, 0, 32;
    %store/vec4 v0x555555a7f160_0, 0, 32;
    %pushi/vec4 66, 0, 32;
    %store/vec4 v0x555555a7f290_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a7eef0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555a7efb0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555a7ec60;
    %join;
    %free S_0x555555a7ec60;
    %wait E_0x555555a40a20;
    %alloc S_0x555555a7ec60;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a7f0a0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555a7ee10_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555a7f160_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555a7f290_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555a7eef0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555a7efb0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555a7ec60;
    %join;
    %free S_0x555555a7ec60;
    %wait E_0x555555a40a20;
    %alloc S_0x555555a7ec60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555a7f0a0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555a7ee10_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555a7f160_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555a7f290_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a7eef0_0, 0, 1;
    %pushi/vec4 66, 0, 32;
    %store/vec4 v0x555555a7efb0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555a7ec60;
    %join;
    %free S_0x555555a7ec60;
    %wait E_0x555555a40a20;
    %vpi_call 2 76 "$display", "Write/read address 0x37" {0 0 0};
    %alloc S_0x555555a7ec60;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a7f0a0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555a7ee10_0, 0, 8;
    %pushi/vec4 567, 0, 32;
    %store/vec4 v0x555555a7f160_0, 0, 32;
    %pushi/vec4 87, 0, 32;
    %store/vec4 v0x555555a7f290_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a7eef0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555a7efb0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555a7ec60;
    %join;
    %free S_0x555555a7ec60;
    %wait E_0x555555a40a20;
    %alloc S_0x555555a7ec60;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a7f0a0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555a7ee10_0, 0, 8;
    %pushi/vec4 55, 0, 32;
    %store/vec4 v0x555555a7f160_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555a7f290_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555a7eef0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555a7efb0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555a7ec60;
    %join;
    %free S_0x555555a7ec60;
    %wait E_0x555555a40a20;
    %alloc S_0x555555a7ec60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555a7f0a0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555a7ee10_0, 0, 8;
    %pushi/vec4 55, 0, 32;
    %store/vec4 v0x555555a7f160_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555a7f290_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a7eef0_0, 0, 1;
    %pushi/vec4 87, 0, 32;
    %store/vec4 v0x555555a7efb0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555a7ec60;
    %join;
    %free S_0x555555a7ec60;
    %wait E_0x555555a40a20;
    %vpi_call 2 85 "$display", "Bus start address" {0 0 0};
    %alloc S_0x555555a7ec60;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a7f0a0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555a7ee10_0, 0, 8;
    %pushi/vec4 1536, 0, 32;
    %store/vec4 v0x555555a7f160_0, 0, 32;
    %pushi/vec4 41, 0, 32;
    %store/vec4 v0x555555a7f290_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a7eef0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555a7efb0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555a7ec60;
    %join;
    %free S_0x555555a7ec60;
    %wait E_0x555555a40a20;
    %alloc S_0x555555a7ec60;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a7f0a0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555a7ee10_0, 0, 8;
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x555555a7f160_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555a7f290_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a7eef0_0, 0, 1;
    %pushi/vec4 41, 0, 32;
    %store/vec4 v0x555555a7efb0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555a7ec60;
    %join;
    %free S_0x555555a7ec60;
    %wait E_0x555555a40a20;
    %vpi_call 2 92 "$display", "Memory start address" {0 0 0};
    %alloc S_0x555555a7ec60;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a7f0a0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555a7ee10_0, 0, 8;
    %pushi/vec4 2560, 0, 32;
    %store/vec4 v0x555555a7f160_0, 0, 32;
    %pushi/vec4 21, 0, 32;
    %store/vec4 v0x555555a7f290_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a7eef0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555a7efb0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555a7ec60;
    %join;
    %free S_0x555555a7ec60;
    %wait E_0x555555a40a20;
    %alloc S_0x555555a7ec60;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a7f0a0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555a7ee10_0, 0, 8;
    %pushi/vec4 2048, 0, 32;
    %store/vec4 v0x555555a7f160_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555a7f290_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a7eef0_0, 0, 1;
    %pushi/vec4 21, 0, 32;
    %store/vec4 v0x555555a7efb0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555a7ec60;
    %join;
    %free S_0x555555a7ec60;
    %wait E_0x555555a40a20;
    %vpi_call 2 99 "$display", "Block size" {0 0 0};
    %alloc S_0x555555a7ec60;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a7f0a0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555a7ee10_0, 0, 8;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x555555a7f160_0, 0, 32;
    %pushi/vec4 52, 0, 32;
    %store/vec4 v0x555555a7f290_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a7eef0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555a7efb0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555a7ec60;
    %join;
    %free S_0x555555a7ec60;
    %wait E_0x555555a40a20;
    %alloc S_0x555555a7ec60;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a7f0a0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555a7ee10_0, 0, 8;
    %pushi/vec4 3072, 0, 32;
    %store/vec4 v0x555555a7f160_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555a7f290_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a7eef0_0, 0, 1;
    %pushi/vec4 52, 0, 32;
    %store/vec4 v0x555555a7efb0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555a7ec60;
    %join;
    %free S_0x555555a7ec60;
    %wait E_0x555555a40a20;
    %vpi_call 2 106 "$display", "Burst size" {0 0 0};
    %alloc S_0x555555a7ec60;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a7f0a0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555a7ee10_0, 0, 8;
    %pushi/vec4 4608, 0, 32;
    %store/vec4 v0x555555a7f160_0, 0, 32;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x555555a7f290_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a7eef0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555a7efb0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555a7ec60;
    %join;
    %free S_0x555555a7ec60;
    %wait E_0x555555a40a20;
    %alloc S_0x555555a7ec60;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a7f0a0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555a7ee10_0, 0, 8;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x555555a7f160_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555a7f290_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a7eef0_0, 0, 1;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x555555a7efb0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555a7ec60;
    %join;
    %free S_0x555555a7ec60;
    %wait E_0x555555a40a20;
    %vpi_call 2 112 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "ramDmaCi_tb.v";
    "ramDmaCi.v";
    "dualPortSSRAM.v";
