{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1384688901313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1384688901313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 17 03:48:21 2013 " "Processing started: Sun Nov 17 03:48:21 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1384688901313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1384688901313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1384688901313 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1384688902321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_schematic.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_schematic.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_schematic " "Found entity 1: pc_schematic" {  } { { "pc_schematic.v" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/pc_schematic.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384688902375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384688902375 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.sv(28) " "Verilog HDL information at alu.sv(28): always construct contains both blocking and non-blocking assignments" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1384688902378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384688902378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384688902378 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "program_counter.sv(25) " "Verilog HDL information at program_counter.sv(25): always construct contains both blocking and non-blocking assignments" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1384688902381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384688902381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384688902381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384688902384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384688902384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384688902387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384688902387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "next_pc_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file next_pc_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 next_pc_logic " "Found entity 1: next_pc_logic" {  } { { "next_pc_logic.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/next_pc_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384688902390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384688902390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_rom " "Found entity 1: instruction_rom" {  } { { "instruction_rom.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/instruction_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384688902392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384688902392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_alu " "Found entity 1: testbench_alu" {  } { { "testbench_alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/testbench_alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384688902394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384688902394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_reg " "Found entity 1: testbench_reg" {  } { { "testbench_reg.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/testbench_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384688902397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384688902397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384688902399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384688902399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram_with_init " "Found entity 1: single_port_ram_with_init" {  } { { "datamem.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/datamem.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384688902402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384688902402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxq.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxq " "Found entity 1: muxq" {  } { { "muxq.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/muxq.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384688902405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384688902405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384688902407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384688902407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384688902409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384688902409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_weird.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_weird.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_weird " "Found entity 1: mux_weird" {  } { { "mux_weird.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/mux_weird.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384688902411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384688902411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog3_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file prog3_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prog3_ROM " "Found entity 1: prog3_ROM" {  } { { "prog3_ROM.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/prog3_ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384688902414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384688902414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_prog.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_prog.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_prog " "Found entity 1: testbench_prog" {  } { { "testbench_prog.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/testbench_prog.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384688902418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384688902418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog2_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file prog2_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prog2_ROM " "Found entity 1: prog2_ROM" {  } { { "prog2_ROM.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/prog2_ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384688902420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384688902420 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pc_schematic " "Elaborating entity \"pc_schematic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1384688902472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:b2v_inst " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:b2v_inst\"" {  } { { "pc_schematic.v" "b2v_inst" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/pc_schematic.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384688902476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram_with_init single_port_ram_with_init:b2v_inst1 " "Elaborating entity \"single_port_ram_with_init\" for hierarchy \"single_port_ram_with_init:b2v_inst1\"" {  } { { "pc_schematic.v" "b2v_inst1" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/pc_schematic.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384688902479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:b2v_inst10 " "Elaborating entity \"mux4\" for hierarchy \"mux4:b2v_inst10\"" {  } { { "pc_schematic.v" "b2v_inst10" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/pc_schematic.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384688902481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:b2v_inst13 " "Elaborating entity \"register_file\" for hierarchy \"register_file:b2v_inst13\"" {  } { { "pc_schematic.v" "b2v_inst13" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/pc_schematic.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384688902483 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "register_file.sv(74) " "Verilog HDL Case Statement warning at register_file.sv(74): incomplete case statement has no default case item" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 74 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1384688902487 "|pc_schematic|register_file:inst13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data1 register_file.sv(25) " "Verilog HDL Always Construct warning at register_file.sv(25): inferring latch(es) for variable \"data1\", which holds its previous value in one or more paths through the always construct" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1384688902487 "|pc_schematic|register_file:inst13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data2 register_file.sv(25) " "Verilog HDL Always Construct warning at register_file.sv(25): inferring latch(es) for variable \"data2\", which holds its previous value in one or more paths through the always construct" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1384688902487 "|pc_schematic|register_file:inst13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data3 register_file.sv(25) " "Verilog HDL Always Construct warning at register_file.sv(25): inferring latch(es) for variable \"data3\", which holds its previous value in one or more paths through the always construct" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1384688902487 "|pc_schematic|register_file:inst13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data4 register_file.sv(25) " "Verilog HDL Always Construct warning at register_file.sv(25): inferring latch(es) for variable \"data4\", which holds its previous value in one or more paths through the always construct" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1384688902487 "|pc_schematic|register_file:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data4\[0\] register_file.sv(118) " "Inferred latch for \"data4\[0\]\" at register_file.sv(118)" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902487 "|pc_schematic|register_file:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data4\[1\] register_file.sv(118) " "Inferred latch for \"data4\[1\]\" at register_file.sv(118)" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902487 "|pc_schematic|register_file:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data4\[2\] register_file.sv(118) " "Inferred latch for \"data4\[2\]\" at register_file.sv(118)" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902487 "|pc_schematic|register_file:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data4\[3\] register_file.sv(118) " "Inferred latch for \"data4\[3\]\" at register_file.sv(118)" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902487 "|pc_schematic|register_file:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data4\[4\] register_file.sv(118) " "Inferred latch for \"data4\[4\]\" at register_file.sv(118)" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902487 "|pc_schematic|register_file:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data4\[5\] register_file.sv(118) " "Inferred latch for \"data4\[5\]\" at register_file.sv(118)" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902487 "|pc_schematic|register_file:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data4\[6\] register_file.sv(118) " "Inferred latch for \"data4\[6\]\" at register_file.sv(118)" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902488 "|pc_schematic|register_file:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data4\[7\] register_file.sv(118) " "Inferred latch for \"data4\[7\]\" at register_file.sv(118)" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902488 "|pc_schematic|register_file:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3\[0\] register_file.sv(118) " "Inferred latch for \"data3\[0\]\" at register_file.sv(118)" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902488 "|pc_schematic|register_file:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3\[1\] register_file.sv(118) " "Inferred latch for \"data3\[1\]\" at register_file.sv(118)" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902488 "|pc_schematic|register_file:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3\[2\] register_file.sv(118) " "Inferred latch for \"data3\[2\]\" at register_file.sv(118)" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902488 "|pc_schematic|register_file:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3\[3\] register_file.sv(118) " "Inferred latch for \"data3\[3\]\" at register_file.sv(118)" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902488 "|pc_schematic|register_file:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3\[4\] register_file.sv(118) " "Inferred latch for \"data3\[4\]\" at register_file.sv(118)" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902488 "|pc_schematic|register_file:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3\[5\] register_file.sv(118) " "Inferred latch for \"data3\[5\]\" at register_file.sv(118)" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902488 "|pc_schematic|register_file:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3\[6\] register_file.sv(118) " "Inferred latch for \"data3\[6\]\" at register_file.sv(118)" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902488 "|pc_schematic|register_file:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3\[7\] register_file.sv(118) " "Inferred latch for \"data3\[7\]\" at register_file.sv(118)" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902488 "|pc_schematic|register_file:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[0\] register_file.sv(118) " "Inferred latch for \"data2\[0\]\" at register_file.sv(118)" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902488 "|pc_schematic|register_file:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[1\] register_file.sv(118) " "Inferred latch for \"data2\[1\]\" at register_file.sv(118)" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902488 "|pc_schematic|register_file:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[2\] register_file.sv(118) " "Inferred latch for \"data2\[2\]\" at register_file.sv(118)" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902488 "|pc_schematic|register_file:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[3\] register_file.sv(118) " "Inferred latch for \"data2\[3\]\" at register_file.sv(118)" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902488 "|pc_schematic|register_file:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[4\] register_file.sv(118) " "Inferred latch for \"data2\[4\]\" at register_file.sv(118)" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902489 "|pc_schematic|register_file:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[5\] register_file.sv(118) " "Inferred latch for \"data2\[5\]\" at register_file.sv(118)" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902489 "|pc_schematic|register_file:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[6\] register_file.sv(118) " "Inferred latch for \"data2\[6\]\" at register_file.sv(118)" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902489 "|pc_schematic|register_file:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[7\] register_file.sv(118) " "Inferred latch for \"data2\[7\]\" at register_file.sv(118)" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902489 "|pc_schematic|register_file:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[0\] register_file.sv(118) " "Inferred latch for \"data1\[0\]\" at register_file.sv(118)" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902489 "|pc_schematic|register_file:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[1\] register_file.sv(118) " "Inferred latch for \"data1\[1\]\" at register_file.sv(118)" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902489 "|pc_schematic|register_file:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[2\] register_file.sv(118) " "Inferred latch for \"data1\[2\]\" at register_file.sv(118)" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902489 "|pc_schematic|register_file:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[3\] register_file.sv(118) " "Inferred latch for \"data1\[3\]\" at register_file.sv(118)" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902489 "|pc_schematic|register_file:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[4\] register_file.sv(118) " "Inferred latch for \"data1\[4\]\" at register_file.sv(118)" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902489 "|pc_schematic|register_file:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[5\] register_file.sv(118) " "Inferred latch for \"data1\[5\]\" at register_file.sv(118)" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902489 "|pc_schematic|register_file:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[6\] register_file.sv(118) " "Inferred latch for \"data1\[6\]\" at register_file.sv(118)" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902489 "|pc_schematic|register_file:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[7\] register_file.sv(118) " "Inferred latch for \"data1\[7\]\" at register_file.sv(118)" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902489 "|pc_schematic|register_file:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prog3_ROM prog3_ROM:b2v_inst2 " "Elaborating entity \"prog3_ROM\" for hierarchy \"prog3_ROM:b2v_inst2\"" {  } { { "pc_schematic.v" "b2v_inst2" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/pc_schematic.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384688902491 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction.data_a 0 prog3_ROM.sv(10) " "Net \"instruction.data_a\" at prog3_ROM.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "prog3_ROM.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/prog3_ROM.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1384688902492 "|pc_schematic|prog3_ROM:inst2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction.waddr_a 0 prog3_ROM.sv(10) " "Net \"instruction.waddr_a\" at prog3_ROM.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "prog3_ROM.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/prog3_ROM.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1384688902492 "|pc_schematic|prog3_ROM:inst2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction.we_a 0 prog3_ROM.sv(10) " "Net \"instruction.we_a\" at prog3_ROM.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "prog3_ROM.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/prog3_ROM.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1384688902492 "|pc_schematic|prog3_ROM:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_weird mux_weird:b2v_inst22 " "Elaborating entity \"mux_weird\" for hierarchy \"mux_weird:b2v_inst22\"" {  } { { "pc_schematic.v" "b2v_inst22" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/pc_schematic.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384688902493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxq muxq:b2v_inst23 " "Elaborating entity \"muxq\" for hierarchy \"muxq:b2v_inst23\"" {  } { { "pc_schematic.v" "b2v_inst23" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/pc_schematic.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384688902495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "next_pc_logic next_pc_logic:b2v_inst4 " "Elaborating entity \"next_pc_logic\" for hierarchy \"next_pc_logic:b2v_inst4\"" {  } { { "pc_schematic.v" "b2v_inst4" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/pc_schematic.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384688902497 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 next_pc_logic.sv(19) " "Verilog HDL assignment warning at next_pc_logic.sv(19): truncated value with size 32 to match size of target (8)" {  } { { "next_pc_logic.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/next_pc_logic.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1384688902498 "|pc_schematic|next_pc_logic:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pcnext next_pc_logic.sv(14) " "Verilog HDL Always Construct warning at next_pc_logic.sv(14): inferring latch(es) for variable \"pcnext\", which holds its previous value in one or more paths through the always construct" {  } { { "next_pc_logic.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/next_pc_logic.sv" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1384688902498 "|pc_schematic|next_pc_logic:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcnext\[0\] next_pc_logic.sv(14) " "Inferred latch for \"pcnext\[0\]\" at next_pc_logic.sv(14)" {  } { { "next_pc_logic.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/next_pc_logic.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902498 "|pc_schematic|next_pc_logic:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcnext\[1\] next_pc_logic.sv(14) " "Inferred latch for \"pcnext\[1\]\" at next_pc_logic.sv(14)" {  } { { "next_pc_logic.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/next_pc_logic.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902498 "|pc_schematic|next_pc_logic:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcnext\[2\] next_pc_logic.sv(14) " "Inferred latch for \"pcnext\[2\]\" at next_pc_logic.sv(14)" {  } { { "next_pc_logic.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/next_pc_logic.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902498 "|pc_schematic|next_pc_logic:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcnext\[3\] next_pc_logic.sv(14) " "Inferred latch for \"pcnext\[3\]\" at next_pc_logic.sv(14)" {  } { { "next_pc_logic.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/next_pc_logic.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902498 "|pc_schematic|next_pc_logic:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcnext\[4\] next_pc_logic.sv(14) " "Inferred latch for \"pcnext\[4\]\" at next_pc_logic.sv(14)" {  } { { "next_pc_logic.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/next_pc_logic.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902498 "|pc_schematic|next_pc_logic:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcnext\[5\] next_pc_logic.sv(14) " "Inferred latch for \"pcnext\[5\]\" at next_pc_logic.sv(14)" {  } { { "next_pc_logic.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/next_pc_logic.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902498 "|pc_schematic|next_pc_logic:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcnext\[6\] next_pc_logic.sv(14) " "Inferred latch for \"pcnext\[6\]\" at next_pc_logic.sv(14)" {  } { { "next_pc_logic.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/next_pc_logic.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902498 "|pc_schematic|next_pc_logic:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcnext\[7\] next_pc_logic.sv(14) " "Inferred latch for \"pcnext\[7\]\" at next_pc_logic.sv(14)" {  } { { "next_pc_logic.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/next_pc_logic.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902498 "|pc_schematic|next_pc_logic:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:b2v_inst5 " "Elaborating entity \"decoder\" for hierarchy \"decoder:b2v_inst5\"" {  } { { "pc_schematic.v" "b2v_inst5" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/pc_schematic.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384688902500 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decoder.sv(72) " "Verilog HDL Case Statement warning at decoder.sv(72): incomplete case statement has no default case item" {  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 72 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1384688902501 "|pc_schematic|decoder:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg1_banked decoder.sv(16) " "Verilog HDL Always Construct warning at decoder.sv(16): inferring latch(es) for variable \"reg1_banked\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1384688902501 "|pc_schematic|decoder:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_wr_banked decoder.sv(16) " "Verilog HDL Always Construct warning at decoder.sv(16): inferring latch(es) for variable \"reg_wr_banked\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1384688902501 "|pc_schematic|decoder:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch_imm decoder.sv(16) " "Verilog HDL Always Construct warning at decoder.sv(16): inferring latch(es) for variable \"branch_imm\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1384688902501 "|pc_schematic|decoder:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_full decoder.sv(16) " "Verilog HDL Always Construct warning at decoder.sv(16): inferring latch(es) for variable \"reg_full\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1384688902501 "|pc_schematic|decoder:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "immediate decoder.sv(16) " "Verilog HDL Always Construct warning at decoder.sv(16): inferring latch(es) for variable \"immediate\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1384688902501 "|pc_schematic|decoder:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg2_banked decoder.sv(16) " "Verilog HDL Always Construct warning at decoder.sv(16): inferring latch(es) for variable \"reg2_banked\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1384688902502 "|pc_schematic|decoder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_banked\[0\] decoder.sv(16) " "Inferred latch for \"reg2_banked\[0\]\" at decoder.sv(16)" {  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902502 "|pc_schematic|decoder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_banked\[1\] decoder.sv(16) " "Inferred latch for \"reg2_banked\[1\]\" at decoder.sv(16)" {  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902502 "|pc_schematic|decoder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_banked\[2\] decoder.sv(16) " "Inferred latch for \"reg2_banked\[2\]\" at decoder.sv(16)" {  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902502 "|pc_schematic|decoder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[0\] decoder.sv(16) " "Inferred latch for \"immediate\[0\]\" at decoder.sv(16)" {  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902502 "|pc_schematic|decoder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[1\] decoder.sv(16) " "Inferred latch for \"immediate\[1\]\" at decoder.sv(16)" {  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902502 "|pc_schematic|decoder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[2\] decoder.sv(16) " "Inferred latch for \"immediate\[2\]\" at decoder.sv(16)" {  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902502 "|pc_schematic|decoder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[3\] decoder.sv(16) " "Inferred latch for \"immediate\[3\]\" at decoder.sv(16)" {  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902502 "|pc_schematic|decoder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[4\] decoder.sv(16) " "Inferred latch for \"immediate\[4\]\" at decoder.sv(16)" {  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902502 "|pc_schematic|decoder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[5\] decoder.sv(16) " "Inferred latch for \"immediate\[5\]\" at decoder.sv(16)" {  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902502 "|pc_schematic|decoder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[6\] decoder.sv(16) " "Inferred latch for \"immediate\[6\]\" at decoder.sv(16)" {  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902502 "|pc_schematic|decoder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[7\] decoder.sv(16) " "Inferred latch for \"immediate\[7\]\" at decoder.sv(16)" {  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902502 "|pc_schematic|decoder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_full\[0\] decoder.sv(16) " "Inferred latch for \"reg_full\[0\]\" at decoder.sv(16)" {  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902502 "|pc_schematic|decoder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_full\[1\] decoder.sv(16) " "Inferred latch for \"reg_full\[1\]\" at decoder.sv(16)" {  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902503 "|pc_schematic|decoder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_full\[2\] decoder.sv(16) " "Inferred latch for \"reg_full\[2\]\" at decoder.sv(16)" {  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902503 "|pc_schematic|decoder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_full\[3\] decoder.sv(16) " "Inferred latch for \"reg_full\[3\]\" at decoder.sv(16)" {  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902503 "|pc_schematic|decoder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch_imm\[0\] decoder.sv(16) " "Inferred latch for \"branch_imm\[0\]\" at decoder.sv(16)" {  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902503 "|pc_schematic|decoder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch_imm\[1\] decoder.sv(16) " "Inferred latch for \"branch_imm\[1\]\" at decoder.sv(16)" {  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902503 "|pc_schematic|decoder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch_imm\[2\] decoder.sv(16) " "Inferred latch for \"branch_imm\[2\]\" at decoder.sv(16)" {  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902503 "|pc_schematic|decoder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch_imm\[3\] decoder.sv(16) " "Inferred latch for \"branch_imm\[3\]\" at decoder.sv(16)" {  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902503 "|pc_schematic|decoder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch_imm\[4\] decoder.sv(16) " "Inferred latch for \"branch_imm\[4\]\" at decoder.sv(16)" {  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902503 "|pc_schematic|decoder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch_imm\[5\] decoder.sv(16) " "Inferred latch for \"branch_imm\[5\]\" at decoder.sv(16)" {  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902503 "|pc_schematic|decoder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch_imm\[6\] decoder.sv(16) " "Inferred latch for \"branch_imm\[6\]\" at decoder.sv(16)" {  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902503 "|pc_schematic|decoder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch_imm\[7\] decoder.sv(16) " "Inferred latch for \"branch_imm\[7\]\" at decoder.sv(16)" {  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902503 "|pc_schematic|decoder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wr_banked\[0\] decoder.sv(16) " "Inferred latch for \"reg_wr_banked\[0\]\" at decoder.sv(16)" {  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902503 "|pc_schematic|decoder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wr_banked\[1\] decoder.sv(16) " "Inferred latch for \"reg_wr_banked\[1\]\" at decoder.sv(16)" {  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902503 "|pc_schematic|decoder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wr_banked\[2\] decoder.sv(16) " "Inferred latch for \"reg_wr_banked\[2\]\" at decoder.sv(16)" {  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902504 "|pc_schematic|decoder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_banked\[0\] decoder.sv(16) " "Inferred latch for \"reg1_banked\[0\]\" at decoder.sv(16)" {  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902504 "|pc_schematic|decoder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_banked\[1\] decoder.sv(16) " "Inferred latch for \"reg1_banked\[1\]\" at decoder.sv(16)" {  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902504 "|pc_schematic|decoder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_banked\[2\] decoder.sv(16) " "Inferred latch for \"reg1_banked\[2\]\" at decoder.sv(16)" {  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902504 "|pc_schematic|decoder:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:b2v_inst7 " "Elaborating entity \"control\" for hierarchy \"control:b2v_inst7\"" {  } { { "pc_schematic.v" "b2v_inst7" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/pc_schematic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384688902505 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_input_src control.sv(25) " "Verilog HDL Always Construct warning at control.sv(25): inferring latch(es) for variable \"reg_input_src\", which holds its previous value in one or more paths through the always construct" {  } { { "control.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/control.sv" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1384688902506 "|pc_schematic|control:inst7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_alu_src control.sv(25) " "Verilog HDL Always Construct warning at control.sv(25): inferring latch(es) for variable \"mem_alu_src\", which holds its previous value in one or more paths through the always construct" {  } { { "control.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/control.sv" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1384688902506 "|pc_schematic|control:inst7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "direct_flag control.sv(25) " "Verilog HDL Always Construct warning at control.sv(25): inferring latch(es) for variable \"direct_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "control.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/control.sv" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1384688902506 "|pc_schematic|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direct_flag control.sv(25) " "Inferred latch for \"direct_flag\" at control.sv(25)" {  } { { "control.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/control.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902506 "|pc_schematic|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_alu_src control.sv(25) " "Inferred latch for \"mem_alu_src\" at control.sv(25)" {  } { { "control.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/control.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902506 "|pc_schematic|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_input_src\[0\] control.sv(25) " "Inferred latch for \"reg_input_src\[0\]\" at control.sv(25)" {  } { { "control.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/control.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902506 "|pc_schematic|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_input_src\[1\] control.sv(25) " "Inferred latch for \"reg_input_src\[1\]\" at control.sv(25)" {  } { { "control.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/control.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902506 "|pc_schematic|control:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:b2v_inst9 " "Elaborating entity \"alu\" for hierarchy \"alu:b2v_inst9\"" {  } { { "pc_schematic.v" "b2v_inst9" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/pc_schematic.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384688902509 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp alu.sv(28) " "Verilog HDL Always Construct warning at alu.sv(28): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1384688902526 "|pc_schematic|alu:b2v_inst9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result alu.sv(28) " "Verilog HDL Always Construct warning at alu.sv(28): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1384688902526 "|pc_schematic|alu:b2v_inst9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NZCV alu.sv(28) " "Verilog HDL Always Construct warning at alu.sv(28): inferring latch(es) for variable \"NZCV\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1384688902526 "|pc_schematic|alu:b2v_inst9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tally_count alu.sv(28) " "Verilog HDL Always Construct warning at alu.sv(28): inferring latch(es) for variable \"tally_count\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1384688902529 "|pc_schematic|alu:b2v_inst9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "max alu.sv(28) " "Verilog HDL Always Construct warning at alu.sv(28): inferring latch(es) for variable \"max\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1384688902529 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[0\] alu.sv(28) " "Inferred latch for \"max\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902547 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[1\] alu.sv(28) " "Inferred latch for \"max\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902547 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[2\] alu.sv(28) " "Inferred latch for \"max\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902547 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[3\] alu.sv(28) " "Inferred latch for \"max\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902547 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[4\] alu.sv(28) " "Inferred latch for \"max\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902548 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[5\] alu.sv(28) " "Inferred latch for \"max\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902548 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[6\] alu.sv(28) " "Inferred latch for \"max\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902548 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[7\] alu.sv(28) " "Inferred latch for \"max\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902548 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_count\[0\] alu.sv(28) " "Inferred latch for \"tally_count\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902548 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_count\[1\] alu.sv(28) " "Inferred latch for \"tally_count\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902548 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_count\[2\] alu.sv(28) " "Inferred latch for \"tally_count\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902549 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_count\[3\] alu.sv(28) " "Inferred latch for \"tally_count\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902549 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_count\[4\] alu.sv(28) " "Inferred latch for \"tally_count\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902549 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_count\[5\] alu.sv(28) " "Inferred latch for \"tally_count\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902549 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_count\[6\] alu.sv(28) " "Inferred latch for \"tally_count\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902549 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_count\[7\] alu.sv(28) " "Inferred latch for \"tally_count\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902549 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[63\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[63\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902550 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[63\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[63\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902550 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[63\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[63\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902550 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[63\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[63\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902550 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[63\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[63\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902550 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[63\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[63\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902550 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[63\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[63\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902551 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[63\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[63\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902551 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[62\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[62\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902551 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[62\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[62\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902551 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[62\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[62\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902551 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[62\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[62\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902551 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[62\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[62\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902552 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[62\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[62\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902552 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[62\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[62\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902552 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[62\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[62\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902552 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[61\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[61\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902552 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[61\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[61\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902552 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[61\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[61\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902552 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[61\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[61\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902553 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[61\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[61\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902553 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[61\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[61\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902553 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[61\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[61\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902553 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[61\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[61\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902553 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[60\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[60\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902553 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[60\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[60\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902553 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[60\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[60\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902554 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[60\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[60\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902554 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[60\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[60\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902554 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[60\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[60\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902554 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[60\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[60\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902554 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[60\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[60\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902554 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[59\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[59\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902555 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[59\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[59\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902555 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[59\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[59\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902555 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[59\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[59\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902555 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[59\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[59\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902555 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[59\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[59\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902555 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[59\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[59\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902555 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[59\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[59\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902556 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[58\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[58\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902556 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[58\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[58\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902556 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[58\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[58\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902556 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[58\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[58\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902556 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[58\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[58\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902556 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[58\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[58\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902557 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[58\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[58\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902557 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[58\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[58\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902557 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[57\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[57\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902557 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[57\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[57\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902557 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[57\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[57\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902557 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[57\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[57\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902557 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[57\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[57\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902558 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[57\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[57\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902558 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[57\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[57\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902558 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[57\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[57\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902558 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[56\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[56\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902558 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[56\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[56\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902558 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[56\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[56\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902559 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[56\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[56\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902559 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[56\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[56\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902559 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[56\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[56\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902559 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[56\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[56\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902559 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[56\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[56\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902559 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[55\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[55\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902560 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[55\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[55\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902560 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[55\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[55\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902560 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[55\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[55\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902560 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[55\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[55\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902560 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[55\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[55\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902560 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[55\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[55\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902560 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[55\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[55\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902561 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[54\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[54\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902561 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[54\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[54\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902561 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[54\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[54\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902561 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[54\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[54\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902561 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[54\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[54\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902561 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[54\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[54\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902562 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[54\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[54\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902562 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[54\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[54\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902562 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[53\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[53\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902562 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[53\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[53\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902562 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[53\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[53\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902562 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[53\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[53\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902562 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[53\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[53\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902563 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[53\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[53\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902563 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[53\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[53\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902563 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[53\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[53\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902563 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[52\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[52\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902563 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[52\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[52\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902563 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[52\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[52\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902564 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[52\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[52\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902564 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[52\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[52\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902564 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[52\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[52\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902564 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[52\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[52\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902564 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[52\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[52\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902564 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[51\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[51\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902565 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[51\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[51\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902565 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[51\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[51\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902565 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[51\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[51\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902565 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[51\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[51\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902565 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[51\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[51\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902565 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[51\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[51\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902565 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[51\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[51\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902566 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[50\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[50\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902566 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[50\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[50\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902566 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[50\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[50\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902566 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[50\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[50\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902566 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[50\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[50\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902566 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[50\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[50\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902567 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[50\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[50\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902567 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[50\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[50\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902567 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[49\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[49\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902567 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[49\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[49\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902567 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[49\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[49\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902567 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[49\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[49\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902568 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[49\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[49\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902568 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[49\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[49\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902568 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[49\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[49\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902568 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[49\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[49\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902568 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[48\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[48\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902568 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[48\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[48\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902569 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[48\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[48\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902569 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[48\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[48\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902569 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[48\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[48\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902569 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[48\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[48\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902569 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[48\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[48\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902569 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[48\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[48\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902570 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[47\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[47\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902570 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[47\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[47\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902570 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[47\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[47\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902570 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[47\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[47\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902570 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[47\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[47\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902570 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[47\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[47\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902571 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[47\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[47\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902571 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[47\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[47\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902571 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[46\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[46\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902571 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[46\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[46\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902571 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[46\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[46\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902571 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[46\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[46\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902572 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[46\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[46\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902572 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[46\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[46\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902572 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[46\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[46\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902572 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[46\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[46\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902572 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[45\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[45\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902572 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[45\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[45\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902573 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[45\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[45\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902573 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[45\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[45\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902573 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[45\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[45\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902573 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[45\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[45\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902573 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[45\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[45\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902573 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[45\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[45\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902574 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[44\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[44\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902574 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[44\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[44\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902574 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[44\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[44\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902574 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[44\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[44\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902574 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[44\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[44\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902574 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[44\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[44\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902575 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[44\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[44\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902575 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[44\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[44\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902575 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[43\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[43\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902575 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[43\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[43\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902575 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[43\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[43\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902575 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[43\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[43\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902576 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[43\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[43\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902576 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[43\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[43\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902576 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[43\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[43\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902576 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[43\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[43\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902576 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[42\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[42\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902577 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[42\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[42\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902577 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[42\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[42\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902577 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[42\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[42\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902577 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[42\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[42\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902577 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[42\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[42\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902577 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[42\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[42\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902578 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[42\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[42\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902578 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[41\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[41\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902578 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[41\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[41\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902578 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[41\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[41\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902578 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[41\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[41\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902578 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[41\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[41\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902579 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[41\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[41\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902579 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[41\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[41\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902579 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[41\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[41\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902579 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[40\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[40\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902579 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[40\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[40\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902579 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[40\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[40\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902580 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[40\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[40\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902580 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[40\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[40\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902580 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[40\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[40\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902580 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[40\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[40\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902580 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[40\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[40\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902580 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[39\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[39\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902581 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[39\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[39\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902581 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[39\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[39\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902581 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[39\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[39\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902581 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[39\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[39\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902581 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[39\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[39\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902581 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[39\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[39\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902582 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[39\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[39\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902582 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[38\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[38\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902582 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[38\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[38\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902582 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[38\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[38\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902582 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[38\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[38\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902583 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[38\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[38\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902583 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[38\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[38\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902583 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[38\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[38\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902583 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[38\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[38\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902583 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[37\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[37\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902583 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[37\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[37\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902584 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[37\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[37\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902584 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[37\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[37\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902584 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[37\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[37\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902584 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[37\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[37\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902584 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[37\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[37\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902584 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[37\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[37\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902585 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[36\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[36\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902585 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[36\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[36\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902585 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[36\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[36\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902585 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[36\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[36\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902585 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[36\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[36\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902585 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[36\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[36\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902586 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[36\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[36\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902586 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[36\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[36\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902586 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[35\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[35\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902586 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[35\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[35\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902586 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[35\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[35\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902586 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[35\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[35\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902587 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[35\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[35\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902587 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[35\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[35\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902587 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[35\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[35\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902587 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[35\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[35\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902587 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[34\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[34\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902587 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[34\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[34\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902588 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[34\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[34\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902588 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[34\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[34\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902588 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[34\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[34\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902588 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[34\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[34\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902588 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[34\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[34\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902588 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[34\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[34\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902589 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[33\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[33\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902589 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[33\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[33\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902589 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[33\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[33\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902589 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[33\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[33\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902589 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[33\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[33\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902589 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[33\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[33\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902590 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[33\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[33\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902590 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[33\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[33\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902590 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[32\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[32\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902590 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[32\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[32\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902590 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[32\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[32\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902590 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[32\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[32\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902591 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[32\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[32\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902591 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[32\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[32\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902591 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[32\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[32\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902591 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[32\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[32\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902591 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[31\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[31\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902591 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[31\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[31\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902592 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[31\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[31\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902592 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[31\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[31\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902592 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[31\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[31\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902592 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[31\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[31\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902593 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[31\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[31\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902593 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[31\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[31\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902593 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[30\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[30\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902593 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[30\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[30\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902593 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[30\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[30\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902593 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[30\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[30\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902594 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[30\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[30\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902594 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[30\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[30\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902594 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[30\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[30\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902594 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[30\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[30\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902594 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[29\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[29\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902594 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[29\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[29\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902595 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[29\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[29\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902595 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[29\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[29\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902595 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[29\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[29\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902595 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[29\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[29\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902595 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[29\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[29\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902595 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[29\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[29\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902596 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[28\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[28\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902596 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[28\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[28\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902596 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[28\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[28\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902596 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[28\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[28\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902596 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[28\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[28\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902596 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[28\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[28\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902597 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[28\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[28\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902597 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[28\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[28\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902597 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[27\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[27\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902597 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[27\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[27\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902597 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[27\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[27\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902597 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[27\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[27\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902598 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[27\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[27\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902598 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[27\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[27\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902598 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[27\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[27\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902598 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[27\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[27\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902598 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[26\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[26\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902599 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[26\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[26\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902599 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[26\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[26\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902599 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[26\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[26\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902599 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[26\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[26\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902599 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[26\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[26\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902600 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[26\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[26\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902600 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[26\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[26\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902600 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[25\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[25\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902600 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[25\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[25\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902600 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[25\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[25\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902600 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[25\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[25\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902601 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[25\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[25\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902601 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[25\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[25\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902601 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[25\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[25\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902601 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[25\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[25\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902601 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[24\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[24\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902601 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[24\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[24\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902602 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[24\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[24\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902602 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[24\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[24\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902602 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[24\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[24\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902602 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[24\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[24\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902602 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[24\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[24\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902602 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[24\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[24\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902603 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[23\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[23\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902603 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[23\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[23\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902603 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[23\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[23\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902603 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[23\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[23\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902603 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[23\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[23\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902603 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[23\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[23\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902604 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[23\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[23\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902604 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[23\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[23\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902604 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[22\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[22\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902604 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[22\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[22\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902604 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[22\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[22\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902604 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[22\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[22\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902605 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[22\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[22\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902605 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[22\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[22\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902605 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[22\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[22\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902605 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[22\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[22\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902605 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[21\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[21\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902605 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[21\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[21\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902606 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[21\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[21\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902606 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[21\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[21\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902606 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[21\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[21\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902606 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[21\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[21\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902606 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[21\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[21\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902606 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[21\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[21\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902607 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[20\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[20\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902607 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[20\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[20\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902607 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[20\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[20\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902607 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[20\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[20\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902607 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[20\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[20\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902607 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[20\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[20\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902608 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[20\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[20\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902608 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[20\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[20\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902608 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[19\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[19\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902608 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[19\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[19\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902608 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[19\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[19\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902608 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[19\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[19\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902609 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[19\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[19\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902609 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[19\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[19\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902609 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[19\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[19\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902609 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[19\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[19\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902609 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[18\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[18\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902609 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[18\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[18\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902610 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[18\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[18\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902610 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[18\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[18\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902610 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[18\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[18\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902610 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[18\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[18\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902610 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[18\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[18\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902611 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[18\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[18\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902611 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[17\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[17\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902611 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[17\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[17\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902611 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[17\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[17\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902611 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[17\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[17\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902611 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[17\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[17\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902612 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[17\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[17\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902612 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[17\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[17\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902612 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[17\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[17\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902612 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[16\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[16\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902612 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[16\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[16\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902612 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[16\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[16\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902613 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[16\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[16\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902613 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[16\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[16\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902613 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[16\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[16\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902613 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[16\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[16\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902613 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[16\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[16\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902614 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[15\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[15\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902614 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[15\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[15\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902614 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[15\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[15\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902614 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[15\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[15\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902614 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[15\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[15\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902614 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[15\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[15\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902615 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[15\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[15\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902615 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[15\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[15\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902615 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[14\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[14\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902615 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[14\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[14\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902615 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[14\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[14\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902615 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[14\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[14\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902616 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[14\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[14\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902616 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[14\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[14\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902616 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[14\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[14\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902616 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[14\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[14\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902616 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[13\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[13\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902616 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[13\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[13\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902617 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[13\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[13\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902617 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[13\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[13\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902617 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[13\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[13\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902617 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[13\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[13\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902617 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[13\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[13\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902617 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[13\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[13\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902618 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[12\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[12\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902618 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[12\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[12\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902618 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[12\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[12\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902618 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[12\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[12\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902618 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[12\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[12\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902618 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[12\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[12\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902619 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[12\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[12\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902619 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[12\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[12\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902619 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[11\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[11\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902619 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[11\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[11\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902619 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[11\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[11\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902620 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[11\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[11\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902620 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[11\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[11\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902620 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[11\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[11\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902620 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[11\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[11\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902620 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[11\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[11\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902620 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[10\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[10\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902621 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[10\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[10\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902621 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[10\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[10\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902621 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[10\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[10\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902621 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[10\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[10\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902621 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[10\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[10\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902621 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[10\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[10\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902622 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[10\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[10\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902622 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[9\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[9\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902622 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[9\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[9\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902622 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[9\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[9\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902622 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[9\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[9\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902622 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[9\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[9\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902623 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[9\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[9\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902623 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[9\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[9\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902623 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[9\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[9\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902623 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[8\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[8\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902623 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[8\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[8\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902623 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[8\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[8\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902624 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[8\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[8\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902624 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[8\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[8\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902624 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[8\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[8\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902624 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[8\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[8\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902624 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[8\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[8\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902625 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[7\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[7\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902625 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[7\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[7\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902625 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[7\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[7\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902625 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[7\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[7\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902625 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[7\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[7\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902625 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[7\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[7\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902626 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[7\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[7\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902626 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[7\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[7\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902626 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[6\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[6\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902626 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[6\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[6\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902626 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[6\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[6\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902626 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[6\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[6\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902627 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[6\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[6\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902627 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[6\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[6\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902627 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[6\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[6\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902627 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[6\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[6\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902627 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[5\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[5\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902627 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[5\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[5\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902628 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[5\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[5\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902628 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[5\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[5\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902628 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[5\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[5\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902628 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[5\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[5\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902628 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[5\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[5\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902629 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[5\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[5\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902629 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[4\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[4\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902629 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[4\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[4\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902629 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[4\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[4\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902629 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[4\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[4\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902629 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[4\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[4\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902630 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[4\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[4\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902630 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[4\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[4\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902630 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[4\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[4\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902630 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[3\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[3\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902630 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[3\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[3\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902630 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[3\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[3\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902631 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[3\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[3\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902631 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[3\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[3\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902631 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[3\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[3\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902631 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[3\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[3\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902631 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[3\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[3\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902632 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[2\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[2\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902632 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[2\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[2\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902632 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[2\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[2\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902632 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[2\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[2\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902632 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[2\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[2\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902632 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[2\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[2\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902633 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[2\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[2\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902633 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[2\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[2\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902633 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[1\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[1\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902633 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[1\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[1\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902633 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[1\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[1\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902634 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[1\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[1\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902634 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[1\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[1\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902634 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[1\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[1\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902634 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[1\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[1\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902634 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[1\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[1\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902634 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[0\]\[0\] alu.sv(28) " "Inferred latch for \"tally_regs\[0\]\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902635 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[0\]\[1\] alu.sv(28) " "Inferred latch for \"tally_regs\[0\]\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902635 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[0\]\[2\] alu.sv(28) " "Inferred latch for \"tally_regs\[0\]\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902635 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[0\]\[3\] alu.sv(28) " "Inferred latch for \"tally_regs\[0\]\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902635 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[0\]\[4\] alu.sv(28) " "Inferred latch for \"tally_regs\[0\]\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902635 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[0\]\[5\] alu.sv(28) " "Inferred latch for \"tally_regs\[0\]\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902636 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[0\]\[6\] alu.sv(28) " "Inferred latch for \"tally_regs\[0\]\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902636 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tally_regs\[0\]\[7\] alu.sv(28) " "Inferred latch for \"tally_regs\[0\]\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902636 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZCV\[0\] alu.sv(28) " "Inferred latch for \"NZCV\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902636 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZCV\[1\] alu.sv(28) " "Inferred latch for \"NZCV\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902636 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZCV\[2\] alu.sv(28) " "Inferred latch for \"NZCV\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902636 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZCV\[3\] alu.sv(28) " "Inferred latch for \"NZCV\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902636 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu.sv(28) " "Inferred latch for \"result\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902637 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu.sv(28) " "Inferred latch for \"result\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902637 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu.sv(28) " "Inferred latch for \"result\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902637 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu.sv(28) " "Inferred latch for \"result\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902637 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] alu.sv(28) " "Inferred latch for \"result\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902637 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] alu.sv(28) " "Inferred latch for \"result\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902638 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] alu.sv(28) " "Inferred latch for \"result\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902638 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] alu.sv(28) " "Inferred latch for \"result\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902638 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] alu.sv(28) " "Inferred latch for \"temp\[0\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902638 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] alu.sv(28) " "Inferred latch for \"temp\[1\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902638 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] alu.sv(28) " "Inferred latch for \"temp\[2\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902638 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] alu.sv(28) " "Inferred latch for \"temp\[3\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902639 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] alu.sv(28) " "Inferred latch for \"temp\[4\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902639 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] alu.sv(28) " "Inferred latch for \"temp\[5\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902639 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] alu.sv(28) " "Inferred latch for \"temp\[6\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902639 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] alu.sv(28) " "Inferred latch for \"temp\[7\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902639 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[8\] alu.sv(28) " "Inferred latch for \"temp\[8\]\" at alu.sv(28)" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1384688902640 "|pc_schematic|alu:b2v_inst9"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "prog3_ROM:b2v_inst2\|instruction " "RAM logic \"prog3_ROM:b2v_inst2\|instruction\" is uninferred due to inappropriate RAM size" {  } { { "prog3_ROM.sv" "instruction" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/prog3_ROM.sv" 10 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1384688903127 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "single_port_ram_with_init:b2v_inst1\|ram " "RAM logic \"single_port_ram_with_init:b2v_inst1\|ram\" is uninferred due to asynchronous read logic" {  } { { "datamem.sv" "ram" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/datamem.sv" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1384688903127 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1384688903127 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1 20 0 1 1 " "1 out of 20 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "0 " "Memory Initialization File Address 0 is not initialized" {  } { { "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/db/Lab2.ram0_prog3_ROM_56e43633.hdl.mif" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/db/Lab2.ram0_prog3_ROM_56e43633.hdl.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Quartus II" 0 -1 1384688903128 ""}  } { { "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/db/Lab2.ram0_prog3_ROM_56e43633.hdl.mif" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/db/Lab2.ram0_prog3_ROM_56e43633.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1384688903128 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 20 C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/db/Lab2.ram0_prog3_ROM_56e43633.hdl.mif " "Memory depth (32) in the design file differs from memory depth (20) in the Memory Initialization File \"C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/db/Lab2.ram0_prog3_ROM_56e43633.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1384688903129 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/db/Lab2.ram0_single_port_ram_with_init_8f510eeb.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/db/Lab2.ram0_single_port_ram_with_init_8f510eeb.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1384688904391 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1384688907172 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:b2v_inst9\|NZCV\[1\] alu:b2v_inst9\|NZCV\[0\] " "Duplicate LATCH primitive \"alu:b2v_inst9\|NZCV\[1\]\" merged with LATCH primitive \"alu:b2v_inst9\|NZCV\[0\]\"" {  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384688907292 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:b2v_inst5\|branch_imm\[4\] decoder:b2v_inst5\|branch_imm\[3\] " "Duplicate LATCH primitive \"decoder:b2v_inst5\|branch_imm\[4\]\" merged with LATCH primitive \"decoder:b2v_inst5\|branch_imm\[3\]\"" {  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384688907292 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:b2v_inst5\|branch_imm\[5\] decoder:b2v_inst5\|branch_imm\[3\] " "Duplicate LATCH primitive \"decoder:b2v_inst5\|branch_imm\[5\]\" merged with LATCH primitive \"decoder:b2v_inst5\|branch_imm\[3\]\"" {  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384688907292 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:b2v_inst5\|branch_imm\[6\] decoder:b2v_inst5\|branch_imm\[3\] " "Duplicate LATCH primitive \"decoder:b2v_inst5\|branch_imm\[6\]\" merged with LATCH primitive \"decoder:b2v_inst5\|branch_imm\[3\]\"" {  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384688907292 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:b2v_inst5\|branch_imm\[7\] decoder:b2v_inst5\|branch_imm\[3\] " "Duplicate LATCH primitive \"decoder:b2v_inst5\|branch_imm\[7\]\" merged with LATCH primitive \"decoder:b2v_inst5\|branch_imm\[3\]\"" {  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384688907292 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1384688907292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:b2v_inst9\|NZCV\[2\] " "Latch alu:b2v_inst9\|NZCV\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907300 ""}  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register_file:b2v_inst13\|data1\[0\] " "Latch register_file:b2v_inst13\|data1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907300 ""}  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:b2v_inst7\|mem_alu_src " "Latch control:b2v_inst7\|mem_alu_src has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[2\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[2\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907301 ""}  } { { "control.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/control.sv" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register_file:b2v_inst13\|data1\[4\] " "Latch register_file:b2v_inst13\|data1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907301 ""}  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register_file:b2v_inst13\|data1\[5\] " "Latch register_file:b2v_inst13\|data1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907301 ""}  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register_file:b2v_inst13\|data1\[1\] " "Latch register_file:b2v_inst13\|data1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907301 ""}  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register_file:b2v_inst13\|data1\[3\] " "Latch register_file:b2v_inst13\|data1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907301 ""}  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register_file:b2v_inst13\|data1\[2\] " "Latch register_file:b2v_inst13\|data1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907302 ""}  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register_file:b2v_inst13\|data1\[7\] " "Latch register_file:b2v_inst13\|data1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907302 ""}  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register_file:b2v_inst13\|data1\[6\] " "Latch register_file:b2v_inst13\|data1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907302 ""}  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register_file:b2v_inst13\|data2\[0\] " "Latch register_file:b2v_inst13\|data2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907302 ""}  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:b2v_inst5\|branch_imm\[0\] " "Latch decoder:b2v_inst5\|branch_imm\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[0\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907302 ""}  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register_file:b2v_inst13\|data2\[1\] " "Latch register_file:b2v_inst13\|data2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907303 ""}  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:b2v_inst5\|branch_imm\[1\] " "Latch decoder:b2v_inst5\|branch_imm\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907303 ""}  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register_file:b2v_inst13\|data2\[2\] " "Latch register_file:b2v_inst13\|data2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907303 ""}  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:b2v_inst5\|branch_imm\[2\] " "Latch decoder:b2v_inst5\|branch_imm\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907303 ""}  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register_file:b2v_inst13\|data2\[3\] " "Latch register_file:b2v_inst13\|data2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907303 ""}  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:b2v_inst5\|branch_imm\[3\] " "Latch decoder:b2v_inst5\|branch_imm\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[3\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[3\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907303 ""}  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register_file:b2v_inst13\|data2\[4\] " "Latch register_file:b2v_inst13\|data2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907304 ""}  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register_file:b2v_inst13\|data2\[5\] " "Latch register_file:b2v_inst13\|data2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907304 ""}  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register_file:b2v_inst13\|data2\[6\] " "Latch register_file:b2v_inst13\|data2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907304 ""}  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register_file:b2v_inst13\|data2\[7\] " "Latch register_file:b2v_inst13\|data2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907304 ""}  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:b2v_inst9\|result\[0\] " "Latch alu:b2v_inst9\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_file:b2v_inst13\|bank_b_setting\[2\] " "Ports D and ENA on the latch are fed by the same signal register_file:b2v_inst13\|bank_b_setting\[2\]" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907304 ""}  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:b2v_inst9\|result\[1\] " "Latch alu:b2v_inst9\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_file:b2v_inst13\|bank_b_setting\[3\] " "Ports D and ENA on the latch are fed by the same signal register_file:b2v_inst13\|bank_b_setting\[3\]" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907305 ""}  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:b2v_inst9\|result\[2\] " "Latch alu:b2v_inst9\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_file:b2v_inst13\|bank_b_setting\[3\] " "Ports D and ENA on the latch are fed by the same signal register_file:b2v_inst13\|bank_b_setting\[3\]" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907305 ""}  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:b2v_inst9\|result\[3\] " "Latch alu:b2v_inst9\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_file:b2v_inst13\|bank_b_setting\[3\] " "Ports D and ENA on the latch are fed by the same signal register_file:b2v_inst13\|bank_b_setting\[3\]" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907305 ""}  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:b2v_inst9\|result\[4\] " "Latch alu:b2v_inst9\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_file:b2v_inst13\|bank_b_setting\[3\] " "Ports D and ENA on the latch are fed by the same signal register_file:b2v_inst13\|bank_b_setting\[3\]" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907305 ""}  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:b2v_inst9\|result\[5\] " "Latch alu:b2v_inst9\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_file:b2v_inst13\|bank_b_setting\[3\] " "Ports D and ENA on the latch are fed by the same signal register_file:b2v_inst13\|bank_b_setting\[3\]" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907305 ""}  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:b2v_inst9\|result\[6\] " "Latch alu:b2v_inst9\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_file:b2v_inst13\|bank_b_setting\[3\] " "Ports D and ENA on the latch are fed by the same signal register_file:b2v_inst13\|bank_b_setting\[3\]" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907306 ""}  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:b2v_inst9\|result\[7\] " "Latch alu:b2v_inst9\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_file:b2v_inst13\|bank_b_setting\[2\] " "Ports D and ENA on the latch are fed by the same signal register_file:b2v_inst13\|bank_b_setting\[2\]" {  } { { "register_file.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/register_file.sv" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907306 ""}  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:b2v_inst5\|reg_full\[0\] " "Latch decoder:b2v_inst5\|reg_full\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907306 ""}  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:b2v_inst5\|reg_full\[1\] " "Latch decoder:b2v_inst5\|reg_full\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907306 ""}  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:b2v_inst5\|reg_full\[2\] " "Latch decoder:b2v_inst5\|reg_full\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[2\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[2\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907306 ""}  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:b2v_inst5\|reg_full\[3\] " "Latch decoder:b2v_inst5\|reg_full\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907306 ""}  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:b2v_inst5\|immediate\[0\] " "Latch decoder:b2v_inst5\|immediate\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[0\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907307 ""}  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:b2v_inst5\|immediate\[1\] " "Latch decoder:b2v_inst5\|immediate\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907307 ""}  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:b2v_inst5\|immediate\[2\] " "Latch decoder:b2v_inst5\|immediate\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907307 ""}  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:b2v_inst5\|immediate\[3\] " "Latch decoder:b2v_inst5\|immediate\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[3\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[3\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907307 ""}  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:b2v_inst5\|immediate\[4\] " "Latch decoder:b2v_inst5\|immediate\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907307 ""}  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:b2v_inst5\|immediate\[5\] " "Latch decoder:b2v_inst5\|immediate\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907308 ""}  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:b2v_inst5\|immediate\[6\] " "Latch decoder:b2v_inst5\|immediate\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907308 ""}  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:b2v_inst5\|immediate\[7\] " "Latch decoder:b2v_inst5\|immediate\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907308 ""}  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:b2v_inst5\|reg1_banked\[0\] " "Latch decoder:b2v_inst5\|reg1_banked\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[3\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[3\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907308 ""}  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:b2v_inst5\|reg1_banked\[1\] " "Latch decoder:b2v_inst5\|reg1_banked\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907308 ""}  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:b2v_inst5\|reg1_banked\[2\] " "Latch decoder:b2v_inst5\|reg1_banked\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[2\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[2\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907308 ""}  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:b2v_inst5\|reg2_banked\[0\] " "Latch decoder:b2v_inst5\|reg2_banked\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[0\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907309 ""}  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:b2v_inst5\|reg2_banked\[1\] " "Latch decoder:b2v_inst5\|reg2_banked\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907309 ""}  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:b2v_inst5\|reg2_banked\[2\] " "Latch decoder:b2v_inst5\|reg2_banked\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907309 ""}  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:b2v_inst5\|reg_wr_banked\[0\] " "Latch decoder:b2v_inst5\|reg_wr_banked\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[3\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[3\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907309 ""}  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:b2v_inst5\|reg_wr_banked\[1\] " "Latch decoder:b2v_inst5\|reg_wr_banked\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907309 ""}  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:b2v_inst5\|reg_wr_banked\[2\] " "Latch decoder:b2v_inst5\|reg_wr_banked\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[2\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[2\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907309 ""}  } { { "decoder.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/decoder.sv" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_pc_logic:b2v_inst4\|pcnext\[0\] " "Latch next_pc_logic:b2v_inst4\|pcnext\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907310 ""}  } { { "next_pc_logic.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/next_pc_logic.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_pc_logic:b2v_inst4\|pcnext\[1\] " "Latch next_pc_logic:b2v_inst4\|pcnext\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907310 ""}  } { { "next_pc_logic.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/next_pc_logic.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_pc_logic:b2v_inst4\|pcnext\[2\] " "Latch next_pc_logic:b2v_inst4\|pcnext\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907310 ""}  } { { "next_pc_logic.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/next_pc_logic.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_pc_logic:b2v_inst4\|pcnext\[3\] " "Latch next_pc_logic:b2v_inst4\|pcnext\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907310 ""}  } { { "next_pc_logic.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/next_pc_logic.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_pc_logic:b2v_inst4\|pcnext\[4\] " "Latch next_pc_logic:b2v_inst4\|pcnext\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907310 ""}  } { { "next_pc_logic.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/next_pc_logic.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_pc_logic:b2v_inst4\|pcnext\[5\] " "Latch next_pc_logic:b2v_inst4\|pcnext\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907311 ""}  } { { "next_pc_logic.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/next_pc_logic.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_pc_logic:b2v_inst4\|pcnext\[6\] " "Latch next_pc_logic:b2v_inst4\|pcnext\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907311 ""}  } { { "next_pc_logic.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/next_pc_logic.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_pc_logic:b2v_inst4\|pcnext\[7\] " "Latch next_pc_logic:b2v_inst4\|pcnext\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907311 ""}  } { { "next_pc_logic.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/next_pc_logic.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:b2v_inst7\|reg_input_src\[1\] " "Latch control:b2v_inst7\|reg_input_src\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907311 ""}  } { { "control.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/control.sv" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:b2v_inst7\|reg_input_src\[0\] " "Latch control:b2v_inst7\|reg_input_src\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[2\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[2\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907311 ""}  } { { "control.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/control.sv" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:b2v_inst7\|direct_flag " "Latch control:b2v_inst7\|direct_flag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907311 ""}  } { { "control.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/control.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:b2v_inst9\|temp\[0\] " "Latch alu:b2v_inst9\|temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907312 ""}  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:b2v_inst9\|temp\[1\] " "Latch alu:b2v_inst9\|temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907312 ""}  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:b2v_inst9\|temp\[2\] " "Latch alu:b2v_inst9\|temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907312 ""}  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:b2v_inst9\|temp\[3\] " "Latch alu:b2v_inst9\|temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907312 ""}  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:b2v_inst9\|temp\[4\] " "Latch alu:b2v_inst9\|temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907312 ""}  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:b2v_inst9\|temp\[5\] " "Latch alu:b2v_inst9\|temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907313 ""}  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:b2v_inst9\|temp\[6\] " "Latch alu:b2v_inst9\|temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907313 ""}  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:b2v_inst9\|temp\[7\] " "Latch alu:b2v_inst9\|temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907313 ""}  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:b2v_inst9\|temp\[8\] " "Latch alu:b2v_inst9\|temp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907313 ""}  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:b2v_inst9\|tally_count\[0\] " "Latch alu:b2v_inst9\|tally_count\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[2\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[2\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907314 ""}  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:b2v_inst9\|tally_count\[1\] " "Latch alu:b2v_inst9\|tally_count\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[2\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[2\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907316 ""}  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:b2v_inst9\|tally_count\[2\] " "Latch alu:b2v_inst9\|tally_count\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907319 ""}  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:b2v_inst9\|tally_count\[3\] " "Latch alu:b2v_inst9\|tally_count\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[2\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[2\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907322 ""}  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:b2v_inst9\|tally_count\[4\] " "Latch alu:b2v_inst9\|tally_count\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[0\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907324 ""}  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:b2v_inst9\|tally_count\[5\] " "Latch alu:b2v_inst9\|tally_count\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[3\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[3\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907327 ""}  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:b2v_inst9\|tally_count\[6\] " "Latch alu:b2v_inst9\|tally_count\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[1\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[1\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907330 ""}  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:b2v_inst9\|tally_count\[7\] " "Latch alu:b2v_inst9\|tally_count\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[1\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[1\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907332 ""}  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:b2v_inst9\|max\[7\] " "Latch alu:b2v_inst9\|max\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[2\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[2\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907335 ""}  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:b2v_inst9\|max\[6\] " "Latch alu:b2v_inst9\|max\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[2\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[2\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907335 ""}  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:b2v_inst9\|max\[5\] " "Latch alu:b2v_inst9\|max\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[2\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[2\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907335 ""}  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:b2v_inst9\|max\[4\] " "Latch alu:b2v_inst9\|max\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[4\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907335 ""}  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:b2v_inst9\|max\[3\] " "Latch alu:b2v_inst9\|max\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[3\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[3\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907336 ""}  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:b2v_inst9\|max\[2\] " "Latch alu:b2v_inst9\|max\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[2\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[2\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907336 ""}  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:b2v_inst9\|max\[1\] " "Latch alu:b2v_inst9\|max\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[1\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[1\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907336 ""}  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:b2v_inst9\|max\[0\] " "Latch alu:b2v_inst9\|max\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:b2v_inst\|pc\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:b2v_inst\|pc\[0\]" {  } { { "program_counter.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/program_counter.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1384688907336 ""}  } { { "alu.sv" "" { Text "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/alu.sv" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1384688907336 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/Lab2.map.smsg " "Generated suppressed messages file C:/Users/Richard/Documents/Books/Fall 2013/cs141l/Lab2/Lab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1384688916884 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1384688917221 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1384688917221 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5797 " "Implemented 5797 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1384688917708 ""} { "Info" "ICUT_CUT_TM_OPINS" "185 " "Implemented 185 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1384688917708 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5611 " "Implemented 5611 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1384688917708 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1384688917708 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 205 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 205 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "475 " "Peak virtual memory: 475 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1384688917763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 17 03:48:37 2013 " "Processing ended: Sun Nov 17 03:48:37 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1384688917763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1384688917763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1384688917763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1384688917763 ""}
