{"vcs1":{"timestamp_begin":1680783647.493382451, "rt":0.78, "ut":0.21, "st":0.15}}
{"vcselab":{"timestamp_begin":1680783648.303417140, "rt":0.87, "ut":0.20, "st":0.11}}
{"link":{"timestamp_begin":1680783649.195830704, "rt":0.45, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680783647.226612155}
{"VCS_COMP_START_TIME": 1680783647.226612155}
{"VCS_COMP_END_TIME": 1680783650.142650740}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338308}}
{"stitch_vcselab": {"peak_mem": 222604}}
