 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Oct 28 22:36:03 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: reg_file/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_file/regArr_reg[1][6]/CK (DFFRQX2M)                 0.00       0.00 r
  reg_file/regArr_reg[1][6]/Q (DFFRQX2M)                  0.48       0.48 f
  reg_file/REG1[6] (RegFile_WIDTH8_DEPTH16_ADDR4)         0.00       0.48 f
  ALU/B[6] (ALU_OPER_WIDTH8_OUT_WIDTH16)                  0.00       0.48 f
  ALU/U90/Y (BUFX2M)                                      0.21       0.70 f
  ALU/div_52/b[6] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00       0.70 f
  ALU/div_52/U70/Y (NOR2X1M)                              0.16       0.86 r
  ALU/div_52/U67/Y (AND3X1M)                              0.20       1.06 r
  ALU/div_52/U65/Y (AND2X1M)                              0.16       1.22 r
  ALU/div_52/U62/Y (AND4X1M)                              0.25       1.47 r
  ALU/div_52/U40/Y (CLKMX2X2M)                            0.24       1.72 f
  ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)        0.44       2.15 f
  ALU/div_52/U63/Y (AND3X1M)                              0.32       2.47 f
  ALU/div_52/U46/Y (CLKMX2X2M)                            0.24       2.71 r
  ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)        0.49       3.20 r
  ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.24       3.43 r
  ALU/div_52/U64/Y (AND2X1M)                              0.24       3.68 r
  ALU/div_52/U51/Y (CLKMX2X2M)                            0.27       3.94 f
  ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)        0.46       4.40 f
  ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)        0.33       4.73 f
  ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)        0.31       5.04 f
  ALU/div_52/U66/Y (AND2X1M)                              0.28       5.31 f
  ALU/div_52/U55/Y (CLKMX2X2M)                            0.24       5.55 f
  ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)        0.46       6.01 f
  ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)        0.33       6.33 f
  ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)        0.33       6.66 f
  ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)        0.31       6.97 f
  ALU/div_52/U68/Y (AND3X1M)                              0.39       7.36 f
  ALU/div_52/U58/Y (CLKMX2X2M)                            0.25       7.61 f
  ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)        0.46       8.06 f
  ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)        0.33       8.39 f
  ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)        0.33       8.72 f
  ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)        0.33       9.05 f
  ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)        0.31       9.36 f
  ALU/div_52/U69/Y (AND2X1M)                              0.32       9.68 f
  ALU/div_52/U60/Y (CLKMX2X2M)                            0.25       9.93 f
  ALU/div_52/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)        0.46      10.39 f
  ALU/div_52/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)        0.33      10.71 f
  ALU/div_52/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)        0.33      11.04 f
  ALU/div_52/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)        0.33      11.37 f
  ALU/div_52/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)        0.33      11.70 f
  ALU/div_52/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)        0.31      12.01 f
  ALU/div_52/U71/Y (AND2X1M)                              0.34      12.35 f
  ALU/div_52/U61/Y (CLKMX2X2M)                            0.24      12.59 f
  ALU/div_52/u_div/u_fa_PartRem_0_0_1/CO (ADDFX2M)        0.45      13.04 f
  ALU/div_52/u_div/u_fa_PartRem_0_0_2/CO (ADDFX2M)        0.33      13.37 f
  ALU/div_52/u_div/u_fa_PartRem_0_0_3/CO (ADDFX2M)        0.33      13.70 f
  ALU/div_52/u_div/u_fa_PartRem_0_0_4/CO (ADDFX2M)        0.33      14.02 f
  ALU/div_52/u_div/u_fa_PartRem_0_0_5/CO (ADDFX2M)        0.33      14.35 f
  ALU/div_52/u_div/u_fa_PartRem_0_0_6/CO (ADDFX2M)        0.33      14.68 f
  ALU/div_52/u_div/u_fa_PartRem_0_0_7/CO (ADDFX2M)        0.32      15.00 f
  ALU/div_52/quotient[0] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00      15.00 f
  ALU/U43/Y (AOI222X1M)                                   0.41      15.41 r
  ALU/U40/Y (AOI31X2M)                                    0.14      15.55 f
  ALU/ALU_OUT_reg[0]/D (DFFRQX2M)                         0.00      15.55 f
  data arrival time                                                 15.55

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.16      19.64
  data required time                                                19.64
  --------------------------------------------------------------------------
  data required time                                                19.64
  data arrival time                                                -15.55
  --------------------------------------------------------------------------
  slack (MET)                                                        4.09


  Startpoint: reg_file/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_file/regArr_reg[1][6]/CK (DFFRQX2M)                 0.00       0.00 r
  reg_file/regArr_reg[1][6]/Q (DFFRQX2M)                  0.48       0.48 f
  reg_file/REG1[6] (RegFile_WIDTH8_DEPTH16_ADDR4)         0.00       0.48 f
  ALU/B[6] (ALU_OPER_WIDTH8_OUT_WIDTH16)                  0.00       0.48 f
  ALU/U90/Y (BUFX2M)                                      0.21       0.70 f
  ALU/div_52/b[6] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00       0.70 f
  ALU/div_52/U70/Y (NOR2X1M)                              0.16       0.86 r
  ALU/div_52/U67/Y (AND3X1M)                              0.20       1.06 r
  ALU/div_52/U65/Y (AND2X1M)                              0.16       1.22 r
  ALU/div_52/U62/Y (AND4X1M)                              0.25       1.47 r
  ALU/div_52/U40/Y (CLKMX2X2M)                            0.24       1.72 f
  ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)        0.44       2.15 f
  ALU/div_52/U63/Y (AND3X1M)                              0.32       2.47 f
  ALU/div_52/U46/Y (CLKMX2X2M)                            0.24       2.71 r
  ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)        0.49       3.20 r
  ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.24       3.43 r
  ALU/div_52/U64/Y (AND2X1M)                              0.24       3.68 r
  ALU/div_52/U51/Y (CLKMX2X2M)                            0.27       3.94 f
  ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)        0.46       4.40 f
  ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)        0.33       4.73 f
  ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)        0.31       5.04 f
  ALU/div_52/U66/Y (AND2X1M)                              0.28       5.31 f
  ALU/div_52/U55/Y (CLKMX2X2M)                            0.24       5.55 f
  ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)        0.46       6.01 f
  ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)        0.33       6.33 f
  ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)        0.33       6.66 f
  ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)        0.31       6.97 f
  ALU/div_52/U68/Y (AND3X1M)                              0.39       7.36 f
  ALU/div_52/U58/Y (CLKMX2X2M)                            0.25       7.61 f
  ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)        0.46       8.06 f
  ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)        0.33       8.39 f
  ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)        0.33       8.72 f
  ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)        0.33       9.05 f
  ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)        0.31       9.36 f
  ALU/div_52/U69/Y (AND2X1M)                              0.32       9.68 f
  ALU/div_52/U60/Y (CLKMX2X2M)                            0.25       9.93 f
  ALU/div_52/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)        0.46      10.39 f
  ALU/div_52/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)        0.33      10.71 f
  ALU/div_52/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)        0.33      11.04 f
  ALU/div_52/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)        0.33      11.37 f
  ALU/div_52/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)        0.33      11.70 f
  ALU/div_52/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)        0.31      12.01 f
  ALU/div_52/U71/Y (AND2X1M)                              0.34      12.35 f
  ALU/div_52/quotient[1] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00      12.35 f
  ALU/U47/Y (AOI222X1M)                                   0.31      12.65 r
  ALU/U44/Y (AOI31X2M)                                    0.14      12.79 f
  ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                         0.00      12.79 f
  data arrival time                                                 12.79

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.16      19.64
  data required time                                                19.64
  --------------------------------------------------------------------------
  data required time                                                19.64
  data arrival time                                                -12.79
  --------------------------------------------------------------------------
  slack (MET)                                                        6.85


  Startpoint: reg_file/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_file/regArr_reg[1][6]/CK (DFFRQX2M)                 0.00       0.00 r
  reg_file/regArr_reg[1][6]/Q (DFFRQX2M)                  0.48       0.48 f
  reg_file/REG1[6] (RegFile_WIDTH8_DEPTH16_ADDR4)         0.00       0.48 f
  ALU/B[6] (ALU_OPER_WIDTH8_OUT_WIDTH16)                  0.00       0.48 f
  ALU/U90/Y (BUFX2M)                                      0.21       0.70 f
  ALU/div_52/b[6] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00       0.70 f
  ALU/div_52/U70/Y (NOR2X1M)                              0.16       0.86 r
  ALU/div_52/U67/Y (AND3X1M)                              0.20       1.06 r
  ALU/div_52/U65/Y (AND2X1M)                              0.16       1.22 r
  ALU/div_52/U62/Y (AND4X1M)                              0.25       1.47 r
  ALU/div_52/U40/Y (CLKMX2X2M)                            0.24       1.72 f
  ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)        0.44       2.15 f
  ALU/div_52/U63/Y (AND3X1M)                              0.32       2.47 f
  ALU/div_52/U46/Y (CLKMX2X2M)                            0.24       2.71 r
  ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)        0.49       3.20 r
  ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.24       3.43 r
  ALU/div_52/U64/Y (AND2X1M)                              0.24       3.68 r
  ALU/div_52/U51/Y (CLKMX2X2M)                            0.27       3.94 f
  ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)        0.46       4.40 f
  ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)        0.33       4.73 f
  ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)        0.31       5.04 f
  ALU/div_52/U66/Y (AND2X1M)                              0.28       5.31 f
  ALU/div_52/U55/Y (CLKMX2X2M)                            0.24       5.55 f
  ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)        0.46       6.01 f
  ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)        0.33       6.33 f
  ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)        0.33       6.66 f
  ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)        0.31       6.97 f
  ALU/div_52/U68/Y (AND3X1M)                              0.39       7.36 f
  ALU/div_52/U58/Y (CLKMX2X2M)                            0.25       7.61 f
  ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)        0.46       8.06 f
  ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)        0.33       8.39 f
  ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)        0.33       8.72 f
  ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)        0.33       9.05 f
  ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)        0.31       9.36 f
  ALU/div_52/U69/Y (AND2X1M)                              0.32       9.68 f
  ALU/div_52/quotient[2] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00       9.68 f
  ALU/U51/Y (AOI222X1M)                                   0.44      10.12 r
  ALU/U48/Y (AOI31X2M)                                    0.14      10.26 f
  ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                         0.00      10.26 f
  data arrival time                                                 10.26

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.16      19.64
  data required time                                                19.64
  --------------------------------------------------------------------------
  data required time                                                19.64
  data arrival time                                                -10.26
  --------------------------------------------------------------------------
  slack (MET)                                                        9.38


  Startpoint: reg_file/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_file/regArr_reg[1][6]/CK (DFFRQX2M)                 0.00       0.00 r
  reg_file/regArr_reg[1][6]/Q (DFFRQX2M)                  0.48       0.48 f
  reg_file/REG1[6] (RegFile_WIDTH8_DEPTH16_ADDR4)         0.00       0.48 f
  ALU/B[6] (ALU_OPER_WIDTH8_OUT_WIDTH16)                  0.00       0.48 f
  ALU/U90/Y (BUFX2M)                                      0.21       0.70 f
  ALU/div_52/b[6] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00       0.70 f
  ALU/div_52/U70/Y (NOR2X1M)                              0.16       0.86 r
  ALU/div_52/U67/Y (AND3X1M)                              0.20       1.06 r
  ALU/div_52/U65/Y (AND2X1M)                              0.16       1.22 r
  ALU/div_52/U62/Y (AND4X1M)                              0.25       1.47 r
  ALU/div_52/U40/Y (CLKMX2X2M)                            0.24       1.72 f
  ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)        0.44       2.15 f
  ALU/div_52/U63/Y (AND3X1M)                              0.32       2.47 f
  ALU/div_52/U46/Y (CLKMX2X2M)                            0.24       2.71 r
  ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)        0.49       3.20 r
  ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.24       3.43 r
  ALU/div_52/U64/Y (AND2X1M)                              0.24       3.68 r
  ALU/div_52/U51/Y (CLKMX2X2M)                            0.27       3.94 f
  ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)        0.46       4.40 f
  ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)        0.33       4.73 f
  ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)        0.31       5.04 f
  ALU/div_52/U66/Y (AND2X1M)                              0.28       5.31 f
  ALU/div_52/U55/Y (CLKMX2X2M)                            0.24       5.55 f
  ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)        0.46       6.01 f
  ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)        0.33       6.33 f
  ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)        0.33       6.66 f
  ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)        0.31       6.97 f
  ALU/div_52/U68/Y (AND3X1M)                              0.39       7.36 f
  ALU/div_52/quotient[3] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00       7.36 f
  ALU/U55/Y (AOI222X1M)                                   0.44       7.80 r
  ALU/U52/Y (AOI31X2M)                                    0.14       7.94 f
  ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                         0.00       7.94 f
  data arrival time                                                  7.94

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.16      19.64
  data required time                                                19.64
  --------------------------------------------------------------------------
  data required time                                                19.64
  data arrival time                                                 -7.94
  --------------------------------------------------------------------------
  slack (MET)                                                       11.70


  Startpoint: reg_file/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_file/regArr_reg[0][0]/CK (DFFRQX2M)                 0.00       0.00 r
  reg_file/regArr_reg[0][0]/Q (DFFRQX2M)                  0.39       0.39 r
  reg_file/REG0[0] (RegFile_WIDTH8_DEPTH16_ADDR4)         0.00       0.39 r
  ALU/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16)                  0.00       0.39 r
  ALU/U97/Y (BUFX2M)                                      0.26       0.65 r
  ALU/mult_49/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       0.65 r
  ALU/mult_49/U37/Y (INVX2M)                              0.14       0.79 f
  ALU/mult_49/U114/Y (NOR2X1M)                            0.18       0.97 r
  ALU/mult_49/U2/Y (AND2X2M)                              0.16       1.13 r
  ALU/mult_49/S2_2_2/CO (ADDFX2M)                         0.54       1.67 r
  ALU/mult_49/S2_3_2/CO (ADDFX2M)                         0.55       2.22 r
  ALU/mult_49/S2_4_2/CO (ADDFX2M)                         0.55       2.77 r
  ALU/mult_49/S2_5_2/CO (ADDFX2M)                         0.55       3.32 r
  ALU/mult_49/S2_6_2/CO (ADDFX2M)                         0.55       3.88 r
  ALU/mult_49/S4_2/S (ADDFX2M)                            0.58       4.45 f
  ALU/mult_49/U11/Y (CLKXOR2X2M)                          0.31       4.76 r
  ALU/mult_49/FS_1/A[7] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       4.76 r
  ALU/mult_49/FS_1/U3/Y (NAND2X2M)                        0.07       4.83 f
  ALU/mult_49/FS_1/U31/Y (OA21X1M)                        0.37       5.20 f
  ALU/mult_49/FS_1/U28/Y (AOI2BB1X1M)                     0.26       5.46 f
  ALU/mult_49/FS_1/U26/Y (OA21X1M)                        0.40       5.86 f
  ALU/mult_49/FS_1/U21/Y (OAI21BX1M)                      0.25       6.11 r
  ALU/mult_49/FS_1/U19/Y (OAI21X1M)                       0.13       6.24 f
  ALU/mult_49/FS_1/U2/Y (AOI21BX2M)                       0.17       6.41 f
  ALU/mult_49/FS_1/U4/Y (XNOR2X2M)                        0.12       6.53 r
  ALU/mult_49/FS_1/SUM[13] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       6.53 r
  ALU/mult_49/PRODUCT[15] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       6.53 r
  ALU/U4/Y (OAI2BB1X2M)                                   0.15       6.68 r
  ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                        0.00       6.68 r
  data arrival time                                                  6.68

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -6.68
  --------------------------------------------------------------------------
  slack (MET)                                                       12.83


  Startpoint: reg_file/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_file/regArr_reg[0][0]/CK (DFFRQX2M)                 0.00       0.00 r
  reg_file/regArr_reg[0][0]/Q (DFFRQX2M)                  0.39       0.39 r
  reg_file/REG0[0] (RegFile_WIDTH8_DEPTH16_ADDR4)         0.00       0.39 r
  ALU/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16)                  0.00       0.39 r
  ALU/U97/Y (BUFX2M)                                      0.26       0.65 r
  ALU/mult_49/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       0.65 r
  ALU/mult_49/U37/Y (INVX2M)                              0.14       0.79 f
  ALU/mult_49/U114/Y (NOR2X1M)                            0.18       0.97 r
  ALU/mult_49/U2/Y (AND2X2M)                              0.16       1.13 r
  ALU/mult_49/S2_2_2/CO (ADDFX2M)                         0.54       1.67 r
  ALU/mult_49/S2_3_2/CO (ADDFX2M)                         0.55       2.22 r
  ALU/mult_49/S2_4_2/CO (ADDFX2M)                         0.55       2.77 r
  ALU/mult_49/S2_5_2/CO (ADDFX2M)                         0.55       3.32 r
  ALU/mult_49/S2_6_2/CO (ADDFX2M)                         0.55       3.88 r
  ALU/mult_49/S4_2/S (ADDFX2M)                            0.58       4.45 f
  ALU/mult_49/U11/Y (CLKXOR2X2M)                          0.31       4.76 r
  ALU/mult_49/FS_1/A[7] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       4.76 r
  ALU/mult_49/FS_1/U3/Y (NAND2X2M)                        0.07       4.83 f
  ALU/mult_49/FS_1/U31/Y (OA21X1M)                        0.37       5.20 f
  ALU/mult_49/FS_1/U28/Y (AOI2BB1X1M)                     0.26       5.46 f
  ALU/mult_49/FS_1/U26/Y (OA21X1M)                        0.40       5.86 f
  ALU/mult_49/FS_1/U21/Y (OAI21BX1M)                      0.25       6.11 r
  ALU/mult_49/FS_1/U20/Y (XOR3XLM)                        0.16       6.27 r
  ALU/mult_49/FS_1/SUM[12] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       6.27 r
  ALU/mult_49/PRODUCT[14] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       6.27 r
  ALU/U7/Y (OAI2BB1X2M)                                   0.13       6.40 r
  ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                        0.00       6.40 r
  data arrival time                                                  6.40

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -6.40
  --------------------------------------------------------------------------
  slack (MET)                                                       13.10


  Startpoint: reg_file/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_file/regArr_reg[0][0]/CK (DFFRQX2M)                 0.00       0.00 r
  reg_file/regArr_reg[0][0]/Q (DFFRQX2M)                  0.39       0.39 r
  reg_file/REG0[0] (RegFile_WIDTH8_DEPTH16_ADDR4)         0.00       0.39 r
  ALU/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16)                  0.00       0.39 r
  ALU/U97/Y (BUFX2M)                                      0.26       0.65 r
  ALU/mult_49/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       0.65 r
  ALU/mult_49/U37/Y (INVX2M)                              0.14       0.79 f
  ALU/mult_49/U114/Y (NOR2X1M)                            0.18       0.97 r
  ALU/mult_49/U2/Y (AND2X2M)                              0.16       1.13 r
  ALU/mult_49/S2_2_2/CO (ADDFX2M)                         0.54       1.67 r
  ALU/mult_49/S2_3_2/CO (ADDFX2M)                         0.55       2.22 r
  ALU/mult_49/S2_4_2/CO (ADDFX2M)                         0.55       2.77 r
  ALU/mult_49/S2_5_2/CO (ADDFX2M)                         0.55       3.32 r
  ALU/mult_49/S2_6_2/CO (ADDFX2M)                         0.55       3.88 r
  ALU/mult_49/S4_2/S (ADDFX2M)                            0.58       4.45 f
  ALU/mult_49/U11/Y (CLKXOR2X2M)                          0.31       4.76 r
  ALU/mult_49/FS_1/A[7] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       4.76 r
  ALU/mult_49/FS_1/U3/Y (NAND2X2M)                        0.07       4.83 f
  ALU/mult_49/FS_1/U31/Y (OA21X1M)                        0.37       5.20 f
  ALU/mult_49/FS_1/U28/Y (AOI2BB1X1M)                     0.26       5.46 f
  ALU/mult_49/FS_1/U26/Y (OA21X1M)                        0.40       5.86 f
  ALU/mult_49/FS_1/U22/Y (XNOR2X1M)                       0.10       5.97 r
  ALU/mult_49/FS_1/SUM[11] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       5.97 r
  ALU/mult_49/PRODUCT[13] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       5.97 r
  ALU/U9/Y (OAI2BB1X2M)                                   0.15       6.12 r
  ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                        0.00       6.12 r
  data arrival time                                                  6.12

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -6.12
  --------------------------------------------------------------------------
  slack (MET)                                                       13.39


  Startpoint: reg_file/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_file/regArr_reg[0][0]/CK (DFFRQX2M)                 0.00       0.00 r
  reg_file/regArr_reg[0][0]/Q (DFFRQX2M)                  0.39       0.39 r
  reg_file/REG0[0] (RegFile_WIDTH8_DEPTH16_ADDR4)         0.00       0.39 r
  ALU/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16)                  0.00       0.39 r
  ALU/U97/Y (BUFX2M)                                      0.26       0.65 r
  ALU/mult_49/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       0.65 r
  ALU/mult_49/U37/Y (INVX2M)                              0.14       0.79 f
  ALU/mult_49/U114/Y (NOR2X1M)                            0.18       0.97 r
  ALU/mult_49/U2/Y (AND2X2M)                              0.16       1.13 r
  ALU/mult_49/S2_2_2/CO (ADDFX2M)                         0.54       1.67 r
  ALU/mult_49/S2_3_2/CO (ADDFX2M)                         0.55       2.22 r
  ALU/mult_49/S2_4_2/CO (ADDFX2M)                         0.55       2.77 r
  ALU/mult_49/S2_5_2/CO (ADDFX2M)                         0.55       3.32 r
  ALU/mult_49/S2_6_2/CO (ADDFX2M)                         0.55       3.88 r
  ALU/mult_49/S4_2/S (ADDFX2M)                            0.58       4.45 f
  ALU/mult_49/U11/Y (CLKXOR2X2M)                          0.31       4.76 r
  ALU/mult_49/FS_1/A[7] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       4.76 r
  ALU/mult_49/FS_1/U3/Y (NAND2X2M)                        0.07       4.83 f
  ALU/mult_49/FS_1/U31/Y (OA21X1M)                        0.37       5.20 f
  ALU/mult_49/FS_1/U28/Y (AOI2BB1X1M)                     0.26       5.46 f
  ALU/mult_49/FS_1/U27/Y (CLKXOR2X2M)                     0.26       5.73 r
  ALU/mult_49/FS_1/SUM[10] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       5.73 r
  ALU/mult_49/PRODUCT[12] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       5.73 r
  ALU/U8/Y (OAI2BB1X2M)                                   0.12       5.85 r
  ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                        0.00       5.85 r
  data arrival time                                                  5.85

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -5.85
  --------------------------------------------------------------------------
  slack (MET)                                                       13.66


  Startpoint: reg_file/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_file/regArr_reg[1][6]/CK (DFFRQX2M)                 0.00       0.00 r
  reg_file/regArr_reg[1][6]/Q (DFFRQX2M)                  0.48       0.48 f
  reg_file/REG1[6] (RegFile_WIDTH8_DEPTH16_ADDR4)         0.00       0.48 f
  ALU/B[6] (ALU_OPER_WIDTH8_OUT_WIDTH16)                  0.00       0.48 f
  ALU/U90/Y (BUFX2M)                                      0.21       0.70 f
  ALU/div_52/b[6] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00       0.70 f
  ALU/div_52/U70/Y (NOR2X1M)                              0.16       0.86 r
  ALU/div_52/U67/Y (AND3X1M)                              0.20       1.06 r
  ALU/div_52/U65/Y (AND2X1M)                              0.16       1.22 r
  ALU/div_52/U62/Y (AND4X1M)                              0.25       1.47 r
  ALU/div_52/U40/Y (CLKMX2X2M)                            0.24       1.72 f
  ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)        0.44       2.15 f
  ALU/div_52/U63/Y (AND3X1M)                              0.32       2.47 f
  ALU/div_52/U46/Y (CLKMX2X2M)                            0.24       2.71 r
  ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)        0.49       3.20 r
  ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.24       3.43 r
  ALU/div_52/U64/Y (AND2X1M)                              0.24       3.68 r
  ALU/div_52/U51/Y (CLKMX2X2M)                            0.27       3.94 f
  ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)        0.46       4.40 f
  ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)        0.33       4.73 f
  ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)        0.31       5.04 f
  ALU/div_52/U66/Y (AND2X1M)                              0.28       5.31 f
  ALU/div_52/quotient[4] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00       5.31 f
  ALU/U59/Y (AOI222X1M)                                   0.43       5.74 r
  ALU/U56/Y (AOI31X2M)                                    0.14       5.88 f
  ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                         0.00       5.88 f
  data arrival time                                                  5.88

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.16      19.64
  data required time                                                19.64
  --------------------------------------------------------------------------
  data required time                                                19.64
  data arrival time                                                 -5.88
  --------------------------------------------------------------------------
  slack (MET)                                                       13.76


  Startpoint: reg_file/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_file/regArr_reg[0][0]/CK (DFFRQX2M)                 0.00       0.00 r
  reg_file/regArr_reg[0][0]/Q (DFFRQX2M)                  0.39       0.39 r
  reg_file/REG0[0] (RegFile_WIDTH8_DEPTH16_ADDR4)         0.00       0.39 r
  ALU/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16)                  0.00       0.39 r
  ALU/U97/Y (BUFX2M)                                      0.26       0.65 r
  ALU/mult_49/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       0.65 r
  ALU/mult_49/U37/Y (INVX2M)                              0.14       0.79 f
  ALU/mult_49/U114/Y (NOR2X1M)                            0.18       0.97 r
  ALU/mult_49/U2/Y (AND2X2M)                              0.16       1.13 r
  ALU/mult_49/S2_2_2/CO (ADDFX2M)                         0.54       1.67 r
  ALU/mult_49/S2_3_2/CO (ADDFX2M)                         0.55       2.22 r
  ALU/mult_49/S2_4_2/CO (ADDFX2M)                         0.55       2.77 r
  ALU/mult_49/S2_5_2/CO (ADDFX2M)                         0.55       3.32 r
  ALU/mult_49/S2_6_2/CO (ADDFX2M)                         0.55       3.88 r
  ALU/mult_49/S4_2/S (ADDFX2M)                            0.58       4.45 f
  ALU/mult_49/U11/Y (CLKXOR2X2M)                          0.31       4.76 r
  ALU/mult_49/FS_1/A[7] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       4.76 r
  ALU/mult_49/FS_1/U3/Y (NAND2X2M)                        0.07       4.83 f
  ALU/mult_49/FS_1/U31/Y (OA21X1M)                        0.37       5.20 f
  ALU/mult_49/FS_1/U15/Y (XNOR2X1M)                       0.10       5.31 r
  ALU/mult_49/FS_1/SUM[9] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       5.31 r
  ALU/mult_49/PRODUCT[11] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       5.31 r
  ALU/U12/Y (OAI2BB1X2M)                                  0.15       5.46 r
  ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                        0.00       5.46 r
  data arrival time                                                  5.46

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -5.46
  --------------------------------------------------------------------------
  slack (MET)                                                       14.05


  Startpoint: reg_file/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_file/regArr_reg[0][0]/CK (DFFRQX2M)                 0.00       0.00 r
  reg_file/regArr_reg[0][0]/Q (DFFRQX2M)                  0.39       0.39 r
  reg_file/REG0[0] (RegFile_WIDTH8_DEPTH16_ADDR4)         0.00       0.39 r
  ALU/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16)                  0.00       0.39 r
  ALU/U97/Y (BUFX2M)                                      0.26       0.65 r
  ALU/mult_49/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       0.65 r
  ALU/mult_49/U37/Y (INVX2M)                              0.14       0.79 f
  ALU/mult_49/U113/Y (NOR2X1M)                            0.18       0.97 r
  ALU/mult_49/U4/Y (AND2X2M)                              0.16       1.13 r
  ALU/mult_49/S2_2_3/CO (ADDFX2M)                         0.54       1.67 r
  ALU/mult_49/S2_3_3/CO (ADDFX2M)                         0.55       2.22 r
  ALU/mult_49/S2_4_3/CO (ADDFX2M)                         0.55       2.77 r
  ALU/mult_49/S2_5_3/CO (ADDFX2M)                         0.55       3.32 r
  ALU/mult_49/S2_6_3/CO (ADDFX2M)                         0.55       3.88 r
  ALU/mult_49/S4_3/S (ADDFX2M)                            0.58       4.45 f
  ALU/mult_49/U12/Y (CLKXOR2X2M)                          0.30       4.75 r
  ALU/mult_49/FS_1/A[8] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       4.75 r
  ALU/mult_49/FS_1/U33/Y (NOR2X1M)                        0.06       4.82 f
  ALU/mult_49/FS_1/U18/Y (NAND2BX1M)                      0.20       5.02 f
  ALU/mult_49/FS_1/U17/Y (CLKXOR2X2M)                     0.19       5.21 r
  ALU/mult_49/FS_1/SUM[8] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       5.21 r
  ALU/mult_49/PRODUCT[10] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       5.21 r
  ALU/U11/Y (OAI2BB1X2M)                                  0.12       5.33 r
  ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                        0.00       5.33 r
  data arrival time                                                  5.33

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -5.33
  --------------------------------------------------------------------------
  slack (MET)                                                       14.18


  Startpoint: reg_file/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_file/regArr_reg[0][0]/CK (DFFRQX2M)                 0.00       0.00 r
  reg_file/regArr_reg[0][0]/Q (DFFRQX2M)                  0.39       0.39 r
  reg_file/REG0[0] (RegFile_WIDTH8_DEPTH16_ADDR4)         0.00       0.39 r
  ALU/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16)                  0.00       0.39 r
  ALU/U97/Y (BUFX2M)                                      0.26       0.65 r
  ALU/mult_49/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       0.65 r
  ALU/mult_49/U37/Y (INVX2M)                              0.14       0.79 f
  ALU/mult_49/U115/Y (NOR2X1M)                            0.18       0.97 r
  ALU/mult_49/U3/Y (AND2X2M)                              0.16       1.13 r
  ALU/mult_49/S2_2_1/CO (ADDFX2M)                         0.54       1.67 r
  ALU/mult_49/S2_3_1/CO (ADDFX2M)                         0.55       2.22 r
  ALU/mult_49/S2_4_1/CO (ADDFX2M)                         0.55       2.77 r
  ALU/mult_49/S2_5_1/CO (ADDFX2M)                         0.55       3.32 r
  ALU/mult_49/S2_6_1/CO (ADDFX2M)                         0.55       3.88 r
  ALU/mult_49/S4_1/S (ADDFX2M)                            0.59       4.46 f
  ALU/mult_49/U28/Y (INVX2M)                              0.08       4.54 r
  ALU/mult_49/U27/Y (XNOR2X2M)                            0.17       4.71 r
  ALU/mult_49/FS_1/A[6] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       4.71 r
  ALU/mult_49/FS_1/U7/Y (INVX2M)                          0.06       4.78 f
  ALU/mult_49/FS_1/U8/Y (INVX2M)                          0.05       4.82 r
  ALU/mult_49/FS_1/SUM[6] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       4.82 r
  ALU/mult_49/PRODUCT[8] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       4.82 r
  ALU/U74/Y (AOI2BB2XLM)                                  0.11       4.93 f
  ALU/U72/Y (AOI21X2M)                                    0.17       5.10 r
  ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                         0.00       5.10 r
  data arrival time                                                  5.10

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -5.10
  --------------------------------------------------------------------------
  slack (MET)                                                       14.40


  Startpoint: reg_file/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_file/regArr_reg[0][0]/CK (DFFRQX2M)                 0.00       0.00 r
  reg_file/regArr_reg[0][0]/Q (DFFRQX2M)                  0.39       0.39 r
  reg_file/REG0[0] (RegFile_WIDTH8_DEPTH16_ADDR4)         0.00       0.39 r
  ALU/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16)                  0.00       0.39 r
  ALU/U97/Y (BUFX2M)                                      0.26       0.65 r
  ALU/mult_49/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       0.65 r
  ALU/mult_49/U37/Y (INVX2M)                              0.14       0.79 f
  ALU/mult_49/U115/Y (NOR2X1M)                            0.18       0.97 r
  ALU/mult_49/U3/Y (AND2X2M)                              0.16       1.13 r
  ALU/mult_49/S2_2_1/CO (ADDFX2M)                         0.54       1.67 r
  ALU/mult_49/S2_3_1/CO (ADDFX2M)                         0.55       2.22 r
  ALU/mult_49/S2_4_1/CO (ADDFX2M)                         0.55       2.77 r
  ALU/mult_49/S2_5_1/CO (ADDFX2M)                         0.55       3.32 r
  ALU/mult_49/S2_6_1/CO (ADDFX2M)                         0.55       3.88 r
  ALU/mult_49/S4_1/S (ADDFX2M)                            0.59       4.46 f
  ALU/mult_49/U18/Y (AND2X2M)                             0.20       4.67 f
  ALU/mult_49/FS_1/B[7] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       4.67 f
  ALU/mult_49/FS_1/U6/Y (INVX2M)                          0.06       4.72 r
  ALU/mult_49/FS_1/U5/Y (XNOR2X2M)                        0.15       4.88 r
  ALU/mult_49/FS_1/SUM[7] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       4.88 r
  ALU/mult_49/PRODUCT[9] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       4.88 r
  ALU/U10/Y (OAI2BB1X2M)                                  0.15       5.02 r
  ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                         0.00       5.02 r
  data arrival time                                                  5.02

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -5.02
  --------------------------------------------------------------------------
  slack (MET)                                                       14.48


  Startpoint: reg_file/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_file/regArr_reg[0][1]/CK (DFFRQX2M)                 0.00       0.00 r
  reg_file/regArr_reg[0][1]/Q (DFFRQX2M)                  0.39       0.39 r
  reg_file/REG0[1] (RegFile_WIDTH8_DEPTH16_ADDR4)         0.00       0.39 r
  ALU/A[1] (ALU_OPER_WIDTH8_OUT_WIDTH16)                  0.00       0.39 r
  ALU/U96/Y (BUFX2M)                                      0.26       0.65 r
  ALU/mult_49/A[1] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       0.65 r
  ALU/mult_49/U36/Y (INVX2M)                              0.14       0.79 f
  ALU/mult_49/U109/Y (NOR2X1M)                            0.19       0.98 r
  ALU/mult_49/U8/Y (AND2X2M)                              0.16       1.14 r
  ALU/mult_49/S1_2_0/CO (ADDFX2M)                         0.54       1.68 r
  ALU/mult_49/S1_3_0/CO (ADDFX2M)                         0.55       2.23 r
  ALU/mult_49/S1_4_0/CO (ADDFX2M)                         0.55       2.78 r
  ALU/mult_49/S1_5_0/CO (ADDFX2M)                         0.55       3.33 r
  ALU/mult_49/S1_6_0/CO (ADDFX2M)                         0.55       3.88 r
  ALU/mult_49/S4_0/S (ADDFX2M)                            0.56       4.44 f
  ALU/mult_49/FS_1/A[5] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       4.44 f
  ALU/mult_49/FS_1/U14/Y (BUFX2M)                         0.15       4.59 f
  ALU/mult_49/FS_1/SUM[5] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       4.59 f
  ALU/mult_49/PRODUCT[7] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       4.59 f
  ALU/U71/Y (AOI22X1M)                                    0.19       4.78 r
  ALU/U68/Y (AOI31X2M)                                    0.11       4.89 f
  ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                         0.00       4.89 f
  data arrival time                                                  4.89

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.16      19.64
  data required time                                                19.64
  --------------------------------------------------------------------------
  data required time                                                19.64
  data arrival time                                                 -4.89
  --------------------------------------------------------------------------
  slack (MET)                                                       14.75


  Startpoint: reg_file/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_file/regArr_reg[0][1]/CK (DFFRQX2M)                 0.00       0.00 r
  reg_file/regArr_reg[0][1]/Q (DFFRQX2M)                  0.39       0.39 r
  reg_file/REG0[1] (RegFile_WIDTH8_DEPTH16_ADDR4)         0.00       0.39 r
  ALU/A[1] (ALU_OPER_WIDTH8_OUT_WIDTH16)                  0.00       0.39 r
  ALU/U96/Y (BUFX2M)                                      0.26       0.65 r
  ALU/mult_49/A[1] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       0.65 r
  ALU/mult_49/U36/Y (INVX2M)                              0.14       0.79 f
  ALU/mult_49/U109/Y (NOR2X1M)                            0.19       0.98 r
  ALU/mult_49/U8/Y (AND2X2M)                              0.16       1.14 r
  ALU/mult_49/S1_2_0/CO (ADDFX2M)                         0.54       1.68 r
  ALU/mult_49/S1_3_0/CO (ADDFX2M)                         0.55       2.23 r
  ALU/mult_49/S1_4_0/CO (ADDFX2M)                         0.55       2.78 r
  ALU/mult_49/S1_5_0/CO (ADDFX2M)                         0.55       3.33 r
  ALU/mult_49/S1_6_0/S (ADDFX2M)                          0.56       3.89 f
  ALU/mult_49/FS_1/A[4] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       3.89 f
  ALU/mult_49/FS_1/U13/Y (BUFX2M)                         0.15       4.04 f
  ALU/mult_49/FS_1/SUM[4] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       4.04 f
  ALU/mult_49/PRODUCT[6] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       4.04 f
  ALU/U63/Y (AOI222X1M)                                   0.25       4.29 r
  ALU/U60/Y (AOI31X2M)                                    0.14       4.42 f
  ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                         0.00       4.42 f
  data arrival time                                                  4.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.16      19.64
  data required time                                                19.64
  --------------------------------------------------------------------------
  data required time                                                19.64
  data arrival time                                                 -4.42
  --------------------------------------------------------------------------
  slack (MET)                                                       15.22


  Startpoint: reg_file/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_file/regArr_reg[1][6]/CK (DFFRQX2M)                 0.00       0.00 r
  reg_file/regArr_reg[1][6]/Q (DFFRQX2M)                  0.48       0.48 f
  reg_file/REG1[6] (RegFile_WIDTH8_DEPTH16_ADDR4)         0.00       0.48 f
  ALU/B[6] (ALU_OPER_WIDTH8_OUT_WIDTH16)                  0.00       0.48 f
  ALU/U90/Y (BUFX2M)                                      0.21       0.70 f
  ALU/div_52/b[6] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00       0.70 f
  ALU/div_52/U70/Y (NOR2X1M)                              0.16       0.86 r
  ALU/div_52/U67/Y (AND3X1M)                              0.20       1.06 r
  ALU/div_52/U65/Y (AND2X1M)                              0.16       1.22 r
  ALU/div_52/U62/Y (AND4X1M)                              0.25       1.47 r
  ALU/div_52/U40/Y (CLKMX2X2M)                            0.24       1.72 f
  ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)        0.44       2.15 f
  ALU/div_52/U63/Y (AND3X1M)                              0.32       2.47 f
  ALU/div_52/U46/Y (CLKMX2X2M)                            0.22       2.69 f
  ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)        0.46       3.15 f
  ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.31       3.46 f
  ALU/div_52/U64/Y (AND2X1M)                              0.26       3.71 f
  ALU/div_52/quotient[5] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00       3.71 f
  ALU/U67/Y (AOI222X1M)                                   0.42       4.14 r
  ALU/U64/Y (AOI31X2M)                                    0.14       4.27 f
  ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                         0.00       4.27 f
  data arrival time                                                  4.27

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.16      19.64
  data required time                                                19.64
  --------------------------------------------------------------------------
  data required time                                                19.64
  data arrival time                                                 -4.27
  --------------------------------------------------------------------------
  slack (MET)                                                       15.37


  Startpoint: SYS_CTRL/curent_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/curent_state_reg[2]/CK (DFFRQX2M)              0.00       0.00 r
  SYS_CTRL/curent_state_reg[2]/Q (DFFRQX2M)               0.47       0.47 r
  SYS_CTRL/U47/Y (INVX2M)                                 0.10       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.18       0.74 r
  SYS_CTRL/U11/Y (NAND2X2M)                               0.21       0.95 f
  SYS_CTRL/U14/Y (OAI21X2M)                               0.24       1.19 r
  SYS_CTRL/ALU_EN (SYS_CTRL)                              0.00       1.19 r
  ALU/EN (ALU_OPER_WIDTH8_OUT_WIDTH16)                    0.00       1.19 r
  ALU/OUT_VALID_reg/D (DFFRQX2M)                          0.00       1.19 r
  data arrival time                                                  1.19

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/OUT_VALID_reg/CK (DFFRQX2M)                         0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                       18.29


  Startpoint: SYS_CTRL/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: reg_file/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/Address_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  SYS_CTRL/Address_reg[0]/Q (DFFRQX2M)                    0.39       0.39 r
  SYS_CTRL/Address[0] (SYS_CTRL)                          0.00       0.39 r
  U3/Y (BUFX2M)                                           0.36       0.75 r
  reg_file/Address[0] (RegFile_WIDTH8_DEPTH16_ADDR4)      0.00       0.75 r
  reg_file/U237/Y (INVX2M)                                0.12       0.88 f
  reg_file/U13/Y (BUFX2M)                                 0.17       1.04 f
  reg_file/U12/Y (INVX2M)                                 0.77       1.82 r
  reg_file/U196/Y (MX4X1M)                                0.49       2.31 f
  reg_file/U206/Y (MX4X1M)                                0.34       2.65 f
  reg_file/U205/Y (AO22X1M)                               0.32       2.97 f
  reg_file/RdData_reg[0]/D (DFFRQX2M)                     0.00       2.97 f
  data arrival time                                                  2.97

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  reg_file/RdData_reg[0]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                       16.68


  Startpoint: SYS_CTRL/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: reg_file/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/Address_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  SYS_CTRL/Address_reg[0]/Q (DFFRQX2M)                    0.39       0.39 r
  SYS_CTRL/Address[0] (SYS_CTRL)                          0.00       0.39 r
  U3/Y (BUFX2M)                                           0.36       0.75 r
  reg_file/Address[0] (RegFile_WIDTH8_DEPTH16_ADDR4)      0.00       0.75 r
  reg_file/U237/Y (INVX2M)                                0.12       0.88 f
  reg_file/U13/Y (BUFX2M)                                 0.17       1.04 f
  reg_file/U12/Y (INVX2M)                                 0.77       1.82 r
  reg_file/U202/Y (MX4X1M)                                0.49       2.31 f
  reg_file/U234/Y (MX4X1M)                                0.34       2.65 f
  reg_file/U233/Y (AO22X1M)                               0.32       2.97 f
  reg_file/RdData_reg[7]/D (DFFRQX2M)                     0.00       2.97 f
  data arrival time                                                  2.97

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  reg_file/RdData_reg[7]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                       16.68


  Startpoint: SYS_CTRL/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: reg_file/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/Address_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  SYS_CTRL/Address_reg[0]/Q (DFFRQX2M)                    0.39       0.39 r
  SYS_CTRL/Address[0] (SYS_CTRL)                          0.00       0.39 r
  U3/Y (BUFX2M)                                           0.36       0.75 r
  reg_file/Address[0] (RegFile_WIDTH8_DEPTH16_ADDR4)      0.00       0.75 r
  reg_file/U237/Y (INVX2M)                                0.12       0.88 f
  reg_file/U13/Y (BUFX2M)                                 0.17       1.04 f
  reg_file/U12/Y (INVX2M)                                 0.77       1.82 r
  reg_file/U201/Y (MX4X1M)                                0.49       2.31 f
  reg_file/U230/Y (MX4X1M)                                0.34       2.65 f
  reg_file/U229/Y (AO22X1M)                               0.32       2.97 f
  reg_file/RdData_reg[6]/D (DFFRQX2M)                     0.00       2.97 f
  data arrival time                                                  2.97

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  reg_file/RdData_reg[6]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                       16.68


  Startpoint: SYS_CTRL/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: reg_file/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/Address_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  SYS_CTRL/Address_reg[0]/Q (DFFRQX2M)                    0.39       0.39 r
  SYS_CTRL/Address[0] (SYS_CTRL)                          0.00       0.39 r
  U3/Y (BUFX2M)                                           0.36       0.75 r
  reg_file/Address[0] (RegFile_WIDTH8_DEPTH16_ADDR4)      0.00       0.75 r
  reg_file/U237/Y (INVX2M)                                0.12       0.88 f
  reg_file/U13/Y (BUFX2M)                                 0.17       1.04 f
  reg_file/U12/Y (INVX2M)                                 0.77       1.82 r
  reg_file/U200/Y (MX4X1M)                                0.49       2.31 f
  reg_file/U226/Y (MX4X1M)                                0.34       2.65 f
  reg_file/U225/Y (AO22X1M)                               0.32       2.97 f
  reg_file/RdData_reg[5]/D (DFFRQX2M)                     0.00       2.97 f
  data arrival time                                                  2.97

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  reg_file/RdData_reg[5]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                       16.68


  Startpoint: SYS_CTRL/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: reg_file/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/Address_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  SYS_CTRL/Address_reg[0]/Q (DFFRQX2M)                    0.39       0.39 r
  SYS_CTRL/Address[0] (SYS_CTRL)                          0.00       0.39 r
  U3/Y (BUFX2M)                                           0.36       0.75 r
  reg_file/Address[0] (RegFile_WIDTH8_DEPTH16_ADDR4)      0.00       0.75 r
  reg_file/U237/Y (INVX2M)                                0.12       0.88 f
  reg_file/U13/Y (BUFX2M)                                 0.17       1.04 f
  reg_file/U10/Y (INVX2M)                                 0.77       1.82 r
  reg_file/U199/Y (MX4X1M)                                0.49       2.31 f
  reg_file/U222/Y (MX4X1M)                                0.34       2.65 f
  reg_file/U221/Y (AO22X1M)                               0.32       2.97 f
  reg_file/RdData_reg[4]/D (DFFRQX2M)                     0.00       2.97 f
  data arrival time                                                  2.97

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  reg_file/RdData_reg[4]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                       16.68


  Startpoint: SYS_CTRL/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: reg_file/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/Address_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  SYS_CTRL/Address_reg[0]/Q (DFFRQX2M)                    0.39       0.39 r
  SYS_CTRL/Address[0] (SYS_CTRL)                          0.00       0.39 r
  U3/Y (BUFX2M)                                           0.36       0.75 r
  reg_file/Address[0] (RegFile_WIDTH8_DEPTH16_ADDR4)      0.00       0.75 r
  reg_file/U237/Y (INVX2M)                                0.12       0.88 f
  reg_file/U13/Y (BUFX2M)                                 0.17       1.04 f
  reg_file/U10/Y (INVX2M)                                 0.77       1.82 r
  reg_file/U198/Y (MX4X1M)                                0.49       2.31 f
  reg_file/U218/Y (MX4X1M)                                0.34       2.65 f
  reg_file/U217/Y (AO22X1M)                               0.32       2.97 f
  reg_file/RdData_reg[3]/D (DFFRQX2M)                     0.00       2.97 f
  data arrival time                                                  2.97

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  reg_file/RdData_reg[3]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                       16.68


  Startpoint: SYS_CTRL/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: reg_file/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/Address_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  SYS_CTRL/Address_reg[0]/Q (DFFRQX2M)                    0.39       0.39 r
  SYS_CTRL/Address[0] (SYS_CTRL)                          0.00       0.39 r
  U3/Y (BUFX2M)                                           0.36       0.75 r
  reg_file/Address[0] (RegFile_WIDTH8_DEPTH16_ADDR4)      0.00       0.75 r
  reg_file/U237/Y (INVX2M)                                0.12       0.88 f
  reg_file/U13/Y (BUFX2M)                                 0.17       1.04 f
  reg_file/U10/Y (INVX2M)                                 0.77       1.82 r
  reg_file/U197/Y (MX4X1M)                                0.49       2.31 f
  reg_file/U214/Y (MX4X1M)                                0.34       2.65 f
  reg_file/U213/Y (AO22X1M)                               0.32       2.97 f
  reg_file/RdData_reg[2]/D (DFFRQX2M)                     0.00       2.97 f
  data arrival time                                                  2.97

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  reg_file/RdData_reg[2]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                       16.68


  Startpoint: SYS_CTRL/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: reg_file/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/Address_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  SYS_CTRL/Address_reg[0]/Q (DFFRQX2M)                    0.39       0.39 r
  SYS_CTRL/Address[0] (SYS_CTRL)                          0.00       0.39 r
  U3/Y (BUFX2M)                                           0.36       0.75 r
  reg_file/Address[0] (RegFile_WIDTH8_DEPTH16_ADDR4)      0.00       0.75 r
  reg_file/U237/Y (INVX2M)                                0.12       0.88 f
  reg_file/U13/Y (BUFX2M)                                 0.17       1.04 f
  reg_file/U10/Y (INVX2M)                                 0.77       1.82 r
  reg_file/U212/Y (MX4X1M)                                0.49       2.31 f
  reg_file/U210/Y (MX4X1M)                                0.34       2.65 f
  reg_file/U209/Y (AO22X1M)                               0.32       2.97 f
  reg_file/RdData_reg[1]/D (DFFRQX2M)                     0.00       2.97 f
  data arrival time                                                  2.97

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  reg_file/RdData_reg[1]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                       16.68


  Startpoint: SYS_CTRL/curent_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: reg_file/regArr_reg[3][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/curent_state_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  SYS_CTRL/curent_state_reg[3]/Q (DFFRQX2M)               0.50       0.50 f
  SYS_CTRL/U87/Y (INVX2M)                                 0.10       0.60 r
  SYS_CTRL/U78/Y (NAND2X2M)                               0.10       0.70 f
  SYS_CTRL/U37/Y (INVX2M)                                 0.09       0.79 r
  SYS_CTRL/U83/Y (NAND3X2M)                               0.12       0.91 f
  SYS_CTRL/U13/Y (OAI2B11X2M)                             0.12       1.03 r
  SYS_CTRL/U7/Y (INVX2M)                                  0.13       1.15 f
  SYS_CTRL/U21/Y (NOR2X2M)                                0.21       1.36 r
  SYS_CTRL/WrEn (SYS_CTRL)                                0.00       1.36 r
  reg_file/WrEn (RegFile_WIDTH8_DEPTH16_ADDR4)            0.00       1.36 r
  reg_file/U17/Y (NOR2BX2M)                               0.21       1.57 r
  reg_file/U183/Y (NOR2BX2M)                              0.17       1.74 r
  reg_file/U29/Y (NOR2BX2M)                               0.28       2.02 r
  reg_file/U38/Y (NAND2X2M)                               0.23       2.25 f
  reg_file/U186/Y (OAI2BB2X1M)                            0.28       2.53 f
  reg_file/regArr_reg[3][5]/D (DFFSQX2M)                  0.00       2.53 f
  data arrival time                                                  2.53

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  reg_file/regArr_reg[3][5]/CK (DFFSQX2M)                 0.00      19.80 r
  library setup time                                     -0.25      19.55
  data required time                                                19.55
  --------------------------------------------------------------------------
  data required time                                                19.55
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                       17.02


  Startpoint: SYS_CTRL/curent_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: reg_file/regArr_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/curent_state_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  SYS_CTRL/curent_state_reg[3]/Q (DFFRQX2M)               0.50       0.50 f
  SYS_CTRL/U87/Y (INVX2M)                                 0.10       0.60 r
  SYS_CTRL/U78/Y (NAND2X2M)                               0.10       0.70 f
  SYS_CTRL/U37/Y (INVX2M)                                 0.09       0.79 r
  SYS_CTRL/U83/Y (NAND3X2M)                               0.12       0.91 f
  SYS_CTRL/U13/Y (OAI2B11X2M)                             0.12       1.03 r
  SYS_CTRL/U7/Y (INVX2M)                                  0.13       1.15 f
  SYS_CTRL/U21/Y (NOR2X2M)                                0.21       1.36 r
  SYS_CTRL/WrEn (SYS_CTRL)                                0.00       1.36 r
  reg_file/WrEn (RegFile_WIDTH8_DEPTH16_ADDR4)            0.00       1.36 r
  reg_file/U17/Y (NOR2BX2M)                               0.21       1.57 r
  reg_file/U183/Y (NOR2BX2M)                              0.17       1.74 r
  reg_file/U28/Y (NOR2BX2M)                               0.28       2.02 r
  reg_file/U37/Y (NAND2X2M)                               0.23       2.25 f
  reg_file/U184/Y (OAI2BB2X1M)                            0.28       2.53 f
  reg_file/regArr_reg[2][0]/D (DFFSQX2M)                  0.00       2.53 f
  data arrival time                                                  2.53

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  reg_file/regArr_reg[2][0]/CK (DFFSQX2M)                 0.00      19.80 r
  library setup time                                     -0.25      19.55
  data required time                                                19.55
  --------------------------------------------------------------------------
  data required time                                                19.55
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                       17.03


  Startpoint: SYS_CTRL/curent_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: reg_file/regArr_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/curent_state_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  SYS_CTRL/curent_state_reg[3]/Q (DFFRQX2M)               0.50       0.50 f
  SYS_CTRL/U87/Y (INVX2M)                                 0.10       0.60 r
  SYS_CTRL/U78/Y (NAND2X2M)                               0.10       0.70 f
  SYS_CTRL/U37/Y (INVX2M)                                 0.09       0.79 r
  SYS_CTRL/U83/Y (NAND3X2M)                               0.12       0.91 f
  SYS_CTRL/U13/Y (OAI2B11X2M)                             0.12       1.03 r
  SYS_CTRL/U7/Y (INVX2M)                                  0.13       1.15 f
  SYS_CTRL/U21/Y (NOR2X2M)                                0.21       1.36 r
  SYS_CTRL/WrEn (SYS_CTRL)                                0.00       1.36 r
  reg_file/WrEn (RegFile_WIDTH8_DEPTH16_ADDR4)            0.00       1.36 r
  reg_file/U17/Y (NOR2BX2M)                               0.21       1.57 r
  reg_file/U183/Y (NOR2BX2M)                              0.17       1.74 r
  reg_file/U28/Y (NOR2BX2M)                               0.28       2.02 r
  reg_file/U37/Y (NAND2X2M)                               0.23       2.25 f
  reg_file/U185/Y (OAI2BB2X1M)                            0.28       2.53 f
  reg_file/regArr_reg[2][7]/D (DFFSQX2M)                  0.00       2.53 f
  data arrival time                                                  2.53

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  reg_file/regArr_reg[2][7]/CK (DFFSQX2M)                 0.00      19.80 r
  library setup time                                     -0.25      19.55
  data required time                                                19.55
  --------------------------------------------------------------------------
  data required time                                                19.55
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                       17.03


  Startpoint: SYS_CTRL/curent_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: reg_file/regArr_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/curent_state_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  SYS_CTRL/curent_state_reg[3]/Q (DFFRQX2M)               0.50       0.50 f
  SYS_CTRL/U87/Y (INVX2M)                                 0.10       0.60 r
  SYS_CTRL/U78/Y (NAND2X2M)                               0.10       0.70 f
  SYS_CTRL/U37/Y (INVX2M)                                 0.09       0.79 r
  SYS_CTRL/U83/Y (NAND3X2M)                               0.12       0.91 f
  SYS_CTRL/U13/Y (OAI2B11X2M)                             0.12       1.03 r
  SYS_CTRL/U7/Y (INVX2M)                                  0.13       1.15 f
  SYS_CTRL/U21/Y (NOR2X2M)                                0.21       1.36 r
  SYS_CTRL/WrEn (SYS_CTRL)                                0.00       1.36 r
  reg_file/WrEn (RegFile_WIDTH8_DEPTH16_ADDR4)            0.00       1.36 r
  reg_file/U17/Y (NOR2BX2M)                               0.21       1.57 r
  reg_file/U183/Y (NOR2BX2M)                              0.17       1.74 r
  reg_file/U29/Y (NOR2BX2M)                               0.28       2.02 r
  reg_file/U32/Y (NAND2X2M)                               0.24       2.26 f
  reg_file/U72/Y (OAI2BB2X1M)                             0.18       2.44 r
  reg_file/regArr_reg[1][6]/D (DFFRQX2M)                  0.00       2.44 r
  data arrival time                                                  2.44

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  reg_file/regArr_reg[1][6]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.44
  --------------------------------------------------------------------------
  slack (MET)                                                       17.06


  Startpoint: SYS_CTRL/curent_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: reg_file/regArr_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/curent_state_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  SYS_CTRL/curent_state_reg[3]/Q (DFFRQX2M)               0.50       0.50 f
  SYS_CTRL/U87/Y (INVX2M)                                 0.10       0.60 r
  SYS_CTRL/U78/Y (NAND2X2M)                               0.10       0.70 f
  SYS_CTRL/U37/Y (INVX2M)                                 0.09       0.79 r
  SYS_CTRL/U83/Y (NAND3X2M)                               0.12       0.91 f
  SYS_CTRL/U13/Y (OAI2B11X2M)                             0.12       1.03 r
  SYS_CTRL/U7/Y (INVX2M)                                  0.13       1.15 f
  SYS_CTRL/U21/Y (NOR2X2M)                                0.21       1.36 r
  SYS_CTRL/WrEn (SYS_CTRL)                                0.00       1.36 r
  reg_file/WrEn (RegFile_WIDTH8_DEPTH16_ADDR4)            0.00       1.36 r
  reg_file/U17/Y (NOR2BX2M)                               0.21       1.57 r
  reg_file/U183/Y (NOR2BX2M)                              0.17       1.74 r
  reg_file/U29/Y (NOR2BX2M)                               0.28       2.02 r
  reg_file/U32/Y (NAND2X2M)                               0.24       2.26 f
  reg_file/U67/Y (OAI2BB2X1M)                             0.18       2.44 r
  reg_file/regArr_reg[1][1]/D (DFFRQX2M)                  0.00       2.44 r
  data arrival time                                                  2.44

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  reg_file/regArr_reg[1][1]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.44
  --------------------------------------------------------------------------
  slack (MET)                                                       17.06


  Startpoint: SYS_CTRL/curent_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: reg_file/regArr_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/curent_state_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  SYS_CTRL/curent_state_reg[3]/Q (DFFRQX2M)               0.50       0.50 f
  SYS_CTRL/U87/Y (INVX2M)                                 0.10       0.60 r
  SYS_CTRL/U78/Y (NAND2X2M)                               0.10       0.70 f
  SYS_CTRL/U37/Y (INVX2M)                                 0.09       0.79 r
  SYS_CTRL/U83/Y (NAND3X2M)                               0.12       0.91 f
  SYS_CTRL/U13/Y (OAI2B11X2M)                             0.12       1.03 r
  SYS_CTRL/U7/Y (INVX2M)                                  0.13       1.15 f
  SYS_CTRL/U21/Y (NOR2X2M)                                0.21       1.36 r
  SYS_CTRL/WrEn (SYS_CTRL)                                0.00       1.36 r
  reg_file/WrEn (RegFile_WIDTH8_DEPTH16_ADDR4)            0.00       1.36 r
  reg_file/U17/Y (NOR2BX2M)                               0.21       1.57 r
  reg_file/U183/Y (NOR2BX2M)                              0.17       1.74 r
  reg_file/U29/Y (NOR2BX2M)                               0.28       2.02 r
  reg_file/U32/Y (NAND2X2M)                               0.24       2.26 f
  reg_file/U71/Y (OAI2BB2X1M)                             0.18       2.44 r
  reg_file/regArr_reg[1][5]/D (DFFRQX2M)                  0.00       2.44 r
  data arrival time                                                  2.44

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  reg_file/regArr_reg[1][5]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.44
  --------------------------------------------------------------------------
  slack (MET)                                                       17.06


  Startpoint: SYS_CTRL/curent_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: reg_file/regArr_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/curent_state_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  SYS_CTRL/curent_state_reg[3]/Q (DFFRQX2M)               0.50       0.50 f
  SYS_CTRL/U87/Y (INVX2M)                                 0.10       0.60 r
  SYS_CTRL/U78/Y (NAND2X2M)                               0.10       0.70 f
  SYS_CTRL/U37/Y (INVX2M)                                 0.09       0.79 r
  SYS_CTRL/U83/Y (NAND3X2M)                               0.12       0.91 f
  SYS_CTRL/U13/Y (OAI2B11X2M)                             0.12       1.03 r
  SYS_CTRL/U7/Y (INVX2M)                                  0.13       1.15 f
  SYS_CTRL/U21/Y (NOR2X2M)                                0.21       1.36 r
  SYS_CTRL/WrEn (SYS_CTRL)                                0.00       1.36 r
  reg_file/WrEn (RegFile_WIDTH8_DEPTH16_ADDR4)            0.00       1.36 r
  reg_file/U17/Y (NOR2BX2M)                               0.21       1.57 r
  reg_file/U183/Y (NOR2BX2M)                              0.17       1.74 r
  reg_file/U29/Y (NOR2BX2M)                               0.28       2.02 r
  reg_file/U32/Y (NAND2X2M)                               0.24       2.26 f
  reg_file/U70/Y (OAI2BB2X1M)                             0.18       2.44 r
  reg_file/regArr_reg[1][4]/D (DFFRQX2M)                  0.00       2.44 r
  data arrival time                                                  2.44

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  reg_file/regArr_reg[1][4]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.44
  --------------------------------------------------------------------------
  slack (MET)                                                       17.06


  Startpoint: SYS_CTRL/curent_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: reg_file/regArr_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/curent_state_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  SYS_CTRL/curent_state_reg[3]/Q (DFFRQX2M)               0.50       0.50 f
  SYS_CTRL/U87/Y (INVX2M)                                 0.10       0.60 r
  SYS_CTRL/U78/Y (NAND2X2M)                               0.10       0.70 f
  SYS_CTRL/U37/Y (INVX2M)                                 0.09       0.79 r
  SYS_CTRL/U83/Y (NAND3X2M)                               0.12       0.91 f
  SYS_CTRL/U13/Y (OAI2B11X2M)                             0.12       1.03 r
  SYS_CTRL/U7/Y (INVX2M)                                  0.13       1.15 f
  SYS_CTRL/U21/Y (NOR2X2M)                                0.21       1.36 r
  SYS_CTRL/WrEn (SYS_CTRL)                                0.00       1.36 r
  reg_file/WrEn (RegFile_WIDTH8_DEPTH16_ADDR4)            0.00       1.36 r
  reg_file/U17/Y (NOR2BX2M)                               0.21       1.57 r
  reg_file/U183/Y (NOR2BX2M)                              0.17       1.74 r
  reg_file/U29/Y (NOR2BX2M)                               0.28       2.02 r
  reg_file/U32/Y (NAND2X2M)                               0.24       2.26 f
  reg_file/U73/Y (OAI2BB2X1M)                             0.18       2.44 r
  reg_file/regArr_reg[1][7]/D (DFFRQX2M)                  0.00       2.44 r
  data arrival time                                                  2.44

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  reg_file/regArr_reg[1][7]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.44
  --------------------------------------------------------------------------
  slack (MET)                                                       17.06


  Startpoint: SYS_CTRL/curent_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: reg_file/regArr_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/curent_state_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  SYS_CTRL/curent_state_reg[3]/Q (DFFRQX2M)               0.50       0.50 f
  SYS_CTRL/U87/Y (INVX2M)                                 0.10       0.60 r
  SYS_CTRL/U78/Y (NAND2X2M)                               0.10       0.70 f
  SYS_CTRL/U37/Y (INVX2M)                                 0.09       0.79 r
  SYS_CTRL/U83/Y (NAND3X2M)                               0.12       0.91 f
  SYS_CTRL/U13/Y (OAI2B11X2M)                             0.12       1.03 r
  SYS_CTRL/U7/Y (INVX2M)                                  0.13       1.15 f
  SYS_CTRL/U21/Y (NOR2X2M)                                0.21       1.36 r
  SYS_CTRL/WrEn (SYS_CTRL)                                0.00       1.36 r
  reg_file/WrEn (RegFile_WIDTH8_DEPTH16_ADDR4)            0.00       1.36 r
  reg_file/U17/Y (NOR2BX2M)                               0.21       1.57 r
  reg_file/U183/Y (NOR2BX2M)                              0.17       1.74 r
  reg_file/U29/Y (NOR2BX2M)                               0.28       2.02 r
  reg_file/U32/Y (NAND2X2M)                               0.24       2.26 f
  reg_file/U69/Y (OAI2BB2X1M)                             0.18       2.44 r
  reg_file/regArr_reg[1][3]/D (DFFRQX2M)                  0.00       2.44 r
  data arrival time                                                  2.44

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  reg_file/regArr_reg[1][3]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.44
  --------------------------------------------------------------------------
  slack (MET)                                                       17.06


  Startpoint: SYS_CTRL/curent_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: reg_file/regArr_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/curent_state_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  SYS_CTRL/curent_state_reg[3]/Q (DFFRQX2M)               0.50       0.50 f
  SYS_CTRL/U87/Y (INVX2M)                                 0.10       0.60 r
  SYS_CTRL/U78/Y (NAND2X2M)                               0.10       0.70 f
  SYS_CTRL/U37/Y (INVX2M)                                 0.09       0.79 r
  SYS_CTRL/U83/Y (NAND3X2M)                               0.12       0.91 f
  SYS_CTRL/U13/Y (OAI2B11X2M)                             0.12       1.03 r
  SYS_CTRL/U7/Y (INVX2M)                                  0.13       1.15 f
  SYS_CTRL/U21/Y (NOR2X2M)                                0.21       1.36 r
  SYS_CTRL/WrEn (SYS_CTRL)                                0.00       1.36 r
  reg_file/WrEn (RegFile_WIDTH8_DEPTH16_ADDR4)            0.00       1.36 r
  reg_file/U17/Y (NOR2BX2M)                               0.21       1.57 r
  reg_file/U183/Y (NOR2BX2M)                              0.17       1.74 r
  reg_file/U29/Y (NOR2BX2M)                               0.28       2.02 r
  reg_file/U32/Y (NAND2X2M)                               0.24       2.26 f
  reg_file/U68/Y (OAI2BB2X1M)                             0.18       2.44 r
  reg_file/regArr_reg[1][2]/D (DFFRQX2M)                  0.00       2.44 r
  data arrival time                                                  2.44

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  reg_file/regArr_reg[1][2]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.44
  --------------------------------------------------------------------------
  slack (MET)                                                       17.06


  Startpoint: SYS_CTRL/curent_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: reg_file/regArr_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/curent_state_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  SYS_CTRL/curent_state_reg[3]/Q (DFFRQX2M)               0.50       0.50 f
  SYS_CTRL/U87/Y (INVX2M)                                 0.10       0.60 r
  SYS_CTRL/U78/Y (NAND2X2M)                               0.10       0.70 f
  SYS_CTRL/U37/Y (INVX2M)                                 0.09       0.79 r
  SYS_CTRL/U83/Y (NAND3X2M)                               0.12       0.91 f
  SYS_CTRL/U13/Y (OAI2B11X2M)                             0.12       1.03 r
  SYS_CTRL/U7/Y (INVX2M)                                  0.13       1.15 f
  SYS_CTRL/U21/Y (NOR2X2M)                                0.21       1.36 r
  SYS_CTRL/WrEn (SYS_CTRL)                                0.00       1.36 r
  reg_file/WrEn (RegFile_WIDTH8_DEPTH16_ADDR4)            0.00       1.36 r
  reg_file/U17/Y (NOR2BX2M)                               0.21       1.57 r
  reg_file/U183/Y (NOR2BX2M)                              0.17       1.74 r
  reg_file/U29/Y (NOR2BX2M)                               0.28       2.02 r
  reg_file/U32/Y (NAND2X2M)                               0.24       2.26 f
  reg_file/U66/Y (OAI2BB2X1M)                             0.18       2.44 r
  reg_file/regArr_reg[1][0]/D (DFFRQX2M)                  0.00       2.44 r
  data arrival time                                                  2.44

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  reg_file/regArr_reg[1][0]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.44
  --------------------------------------------------------------------------
  slack (MET)                                                       17.06


  Startpoint: SYS_CTRL/curent_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: reg_file/regArr_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/curent_state_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  SYS_CTRL/curent_state_reg[3]/Q (DFFRQX2M)               0.50       0.50 f
  SYS_CTRL/U87/Y (INVX2M)                                 0.10       0.60 r
  SYS_CTRL/U78/Y (NAND2X2M)                               0.10       0.70 f
  SYS_CTRL/U37/Y (INVX2M)                                 0.09       0.79 r
  SYS_CTRL/U83/Y (NAND3X2M)                               0.12       0.91 f
  SYS_CTRL/U13/Y (OAI2B11X2M)                             0.12       1.03 r
  SYS_CTRL/U7/Y (INVX2M)                                  0.13       1.15 f
  SYS_CTRL/U21/Y (NOR2X2M)                                0.21       1.36 r
  SYS_CTRL/WrEn (SYS_CTRL)                                0.00       1.36 r
  reg_file/WrEn (RegFile_WIDTH8_DEPTH16_ADDR4)            0.00       1.36 r
  reg_file/U17/Y (NOR2BX2M)                               0.21       1.57 r
  reg_file/U183/Y (NOR2BX2M)                              0.17       1.74 r
  reg_file/U28/Y (NOR2BX2M)                               0.28       2.02 r
  reg_file/U47/Y (NAND2X2M)                               0.24       2.25 f
  reg_file/U58/Y (OAI2BB2X1M)                             0.18       2.43 r
  reg_file/regArr_reg[0][0]/D (DFFRQX2M)                  0.00       2.43 r
  data arrival time                                                  2.43

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  reg_file/regArr_reg[0][0]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (MET)                                                       17.06


  Startpoint: CLK_DIV_UART_TX/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_UART_TX/cnt_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_UART_TX/cnt_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  CLK_DIV_UART_TX/cnt_reg[0]/Q (DFFRQX2M)                 0.50       0.50 f
  CLK_DIV_UART_TX/U58/Y (NAND2BX1M)                       0.21       0.71 f
  CLK_DIV_UART_TX/U59/Y (AOI2BB1X1M)                      0.24       0.94 f
  CLK_DIV_UART_TX/U60/Y (AOI221XLM)                       0.26       1.21 r
  CLK_DIV_UART_TX/U61/Y (AOI221XLM)                       0.12       1.33 f
  CLK_DIV_UART_TX/U62/Y (AOI221XLM)                       0.29       1.61 r
  CLK_DIV_UART_TX/U63/Y (AOI221XLM)                       0.12       1.73 f
  CLK_DIV_UART_TX/U64/Y (AOI221XLM)                       0.30       2.04 r
  CLK_DIV_UART_TX/U65/Y (OAI2BB2X1M)                      0.16       2.20 f
  CLK_DIV_UART_TX/U66/Y (OAI211X1M)                       0.09       2.29 r
  CLK_DIV_UART_TX/U12/Y (AND2X2M)                         0.20       2.49 r
  CLK_DIV_UART_TX/U20/Y (AO22X1M)                         0.17       2.67 r
  CLK_DIV_UART_TX/cnt_reg[7]/D (DFFRQX2M)                 0.00       2.67 r
  data arrival time                                                  2.67

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_UART_TX/cnt_reg[7]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.29     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                      268.14


  Startpoint: CLK_DIV_UART_TX/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_UART_TX/cnt_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_UART_TX/cnt_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  CLK_DIV_UART_TX/cnt_reg[0]/Q (DFFRQX2M)                 0.50       0.50 f
  CLK_DIV_UART_TX/U58/Y (NAND2BX1M)                       0.21       0.71 f
  CLK_DIV_UART_TX/U59/Y (AOI2BB1X1M)                      0.24       0.94 f
  CLK_DIV_UART_TX/U60/Y (AOI221XLM)                       0.26       1.21 r
  CLK_DIV_UART_TX/U61/Y (AOI221XLM)                       0.12       1.33 f
  CLK_DIV_UART_TX/U62/Y (AOI221XLM)                       0.29       1.61 r
  CLK_DIV_UART_TX/U63/Y (AOI221XLM)                       0.12       1.73 f
  CLK_DIV_UART_TX/U64/Y (AOI221XLM)                       0.30       2.04 r
  CLK_DIV_UART_TX/U65/Y (OAI2BB2X1M)                      0.16       2.20 f
  CLK_DIV_UART_TX/U66/Y (OAI211X1M)                       0.09       2.29 r
  CLK_DIV_UART_TX/U12/Y (AND2X2M)                         0.20       2.49 r
  CLK_DIV_UART_TX/U19/Y (AO22X1M)                         0.17       2.67 r
  CLK_DIV_UART_TX/cnt_reg[6]/D (DFFRQX2M)                 0.00       2.67 r
  data arrival time                                                  2.67

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_UART_TX/cnt_reg[6]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.29     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                      268.14


  Startpoint: CLK_DIV_UART_TX/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_UART_TX/cnt_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_UART_TX/cnt_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  CLK_DIV_UART_TX/cnt_reg[0]/Q (DFFRQX2M)                 0.50       0.50 f
  CLK_DIV_UART_TX/U58/Y (NAND2BX1M)                       0.21       0.71 f
  CLK_DIV_UART_TX/U59/Y (AOI2BB1X1M)                      0.24       0.94 f
  CLK_DIV_UART_TX/U60/Y (AOI221XLM)                       0.26       1.21 r
  CLK_DIV_UART_TX/U61/Y (AOI221XLM)                       0.12       1.33 f
  CLK_DIV_UART_TX/U62/Y (AOI221XLM)                       0.29       1.61 r
  CLK_DIV_UART_TX/U63/Y (AOI221XLM)                       0.12       1.73 f
  CLK_DIV_UART_TX/U64/Y (AOI221XLM)                       0.30       2.04 r
  CLK_DIV_UART_TX/U65/Y (OAI2BB2X1M)                      0.16       2.20 f
  CLK_DIV_UART_TX/U66/Y (OAI211X1M)                       0.09       2.29 r
  CLK_DIV_UART_TX/U12/Y (AND2X2M)                         0.20       2.49 r
  CLK_DIV_UART_TX/U17/Y (AO22X1M)                         0.17       2.67 r
  CLK_DIV_UART_TX/cnt_reg[4]/D (DFFRQX2M)                 0.00       2.67 r
  data arrival time                                                  2.67

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_UART_TX/cnt_reg[4]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.29     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                      268.14


  Startpoint: CLK_DIV_UART_TX/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_UART_TX/cnt_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_UART_TX/cnt_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  CLK_DIV_UART_TX/cnt_reg[0]/Q (DFFRQX2M)                 0.50       0.50 f
  CLK_DIV_UART_TX/U58/Y (NAND2BX1M)                       0.21       0.71 f
  CLK_DIV_UART_TX/U59/Y (AOI2BB1X1M)                      0.24       0.94 f
  CLK_DIV_UART_TX/U60/Y (AOI221XLM)                       0.26       1.21 r
  CLK_DIV_UART_TX/U61/Y (AOI221XLM)                       0.12       1.33 f
  CLK_DIV_UART_TX/U62/Y (AOI221XLM)                       0.29       1.61 r
  CLK_DIV_UART_TX/U63/Y (AOI221XLM)                       0.12       1.73 f
  CLK_DIV_UART_TX/U64/Y (AOI221XLM)                       0.30       2.04 r
  CLK_DIV_UART_TX/U65/Y (OAI2BB2X1M)                      0.16       2.20 f
  CLK_DIV_UART_TX/U66/Y (OAI211X1M)                       0.09       2.29 r
  CLK_DIV_UART_TX/U12/Y (AND2X2M)                         0.20       2.49 r
  CLK_DIV_UART_TX/U18/Y (AO22X1M)                         0.17       2.67 r
  CLK_DIV_UART_TX/cnt_reg[5]/D (DFFRQX2M)                 0.00       2.67 r
  data arrival time                                                  2.67

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_UART_TX/cnt_reg[5]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.29     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                      268.14


  Startpoint: CLK_DIV_UART_TX/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_UART_TX/cnt_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_UART_TX/cnt_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  CLK_DIV_UART_TX/cnt_reg[0]/Q (DFFRQX2M)                 0.50       0.50 f
  CLK_DIV_UART_TX/U58/Y (NAND2BX1M)                       0.21       0.71 f
  CLK_DIV_UART_TX/U59/Y (AOI2BB1X1M)                      0.24       0.94 f
  CLK_DIV_UART_TX/U60/Y (AOI221XLM)                       0.26       1.21 r
  CLK_DIV_UART_TX/U61/Y (AOI221XLM)                       0.12       1.33 f
  CLK_DIV_UART_TX/U62/Y (AOI221XLM)                       0.29       1.61 r
  CLK_DIV_UART_TX/U63/Y (AOI221XLM)                       0.12       1.73 f
  CLK_DIV_UART_TX/U64/Y (AOI221XLM)                       0.30       2.04 r
  CLK_DIV_UART_TX/U65/Y (OAI2BB2X1M)                      0.16       2.20 f
  CLK_DIV_UART_TX/U66/Y (OAI211X1M)                       0.09       2.29 r
  CLK_DIV_UART_TX/U12/Y (AND2X2M)                         0.20       2.49 r
  CLK_DIV_UART_TX/U21/Y (AO22X1M)                         0.17       2.67 r
  CLK_DIV_UART_TX/cnt_reg[0]/D (DFFRQX2M)                 0.00       2.67 r
  data arrival time                                                  2.67

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_UART_TX/cnt_reg[0]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.29     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                      268.14


  Startpoint: CLK_DIV_UART_TX/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_UART_TX/cnt_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_UART_TX/cnt_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  CLK_DIV_UART_TX/cnt_reg[0]/Q (DFFRQX2M)                 0.50       0.50 f
  CLK_DIV_UART_TX/U58/Y (NAND2BX1M)                       0.21       0.71 f
  CLK_DIV_UART_TX/U59/Y (AOI2BB1X1M)                      0.24       0.94 f
  CLK_DIV_UART_TX/U60/Y (AOI221XLM)                       0.26       1.21 r
  CLK_DIV_UART_TX/U61/Y (AOI221XLM)                       0.12       1.33 f
  CLK_DIV_UART_TX/U62/Y (AOI221XLM)                       0.29       1.61 r
  CLK_DIV_UART_TX/U63/Y (AOI221XLM)                       0.12       1.73 f
  CLK_DIV_UART_TX/U64/Y (AOI221XLM)                       0.30       2.04 r
  CLK_DIV_UART_TX/U65/Y (OAI2BB2X1M)                      0.16       2.20 f
  CLK_DIV_UART_TX/U66/Y (OAI211X1M)                       0.09       2.29 r
  CLK_DIV_UART_TX/U12/Y (AND2X2M)                         0.20       2.49 r
  CLK_DIV_UART_TX/U14/Y (AO22X1M)                         0.17       2.67 r
  CLK_DIV_UART_TX/cnt_reg[1]/D (DFFRQX2M)                 0.00       2.67 r
  data arrival time                                                  2.67

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_UART_TX/cnt_reg[1]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.29     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                      268.14


  Startpoint: CLK_DIV_UART_TX/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_UART_TX/cnt_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_UART_TX/cnt_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  CLK_DIV_UART_TX/cnt_reg[0]/Q (DFFRQX2M)                 0.50       0.50 f
  CLK_DIV_UART_TX/U58/Y (NAND2BX1M)                       0.21       0.71 f
  CLK_DIV_UART_TX/U59/Y (AOI2BB1X1M)                      0.24       0.94 f
  CLK_DIV_UART_TX/U60/Y (AOI221XLM)                       0.26       1.21 r
  CLK_DIV_UART_TX/U61/Y (AOI221XLM)                       0.12       1.33 f
  CLK_DIV_UART_TX/U62/Y (AOI221XLM)                       0.29       1.61 r
  CLK_DIV_UART_TX/U63/Y (AOI221XLM)                       0.12       1.73 f
  CLK_DIV_UART_TX/U64/Y (AOI221XLM)                       0.30       2.04 r
  CLK_DIV_UART_TX/U65/Y (OAI2BB2X1M)                      0.16       2.20 f
  CLK_DIV_UART_TX/U66/Y (OAI211X1M)                       0.09       2.29 r
  CLK_DIV_UART_TX/U12/Y (AND2X2M)                         0.20       2.49 r
  CLK_DIV_UART_TX/U15/Y (AO22X1M)                         0.17       2.67 r
  CLK_DIV_UART_TX/cnt_reg[2]/D (DFFRQX2M)                 0.00       2.67 r
  data arrival time                                                  2.67

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_UART_TX/cnt_reg[2]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.29     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                      268.14


  Startpoint: CLK_DIV_UART_TX/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_UART_TX/cnt_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_UART_TX/cnt_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  CLK_DIV_UART_TX/cnt_reg[0]/Q (DFFRQX2M)                 0.50       0.50 f
  CLK_DIV_UART_TX/U58/Y (NAND2BX1M)                       0.21       0.71 f
  CLK_DIV_UART_TX/U59/Y (AOI2BB1X1M)                      0.24       0.94 f
  CLK_DIV_UART_TX/U60/Y (AOI221XLM)                       0.26       1.21 r
  CLK_DIV_UART_TX/U61/Y (AOI221XLM)                       0.12       1.33 f
  CLK_DIV_UART_TX/U62/Y (AOI221XLM)                       0.29       1.61 r
  CLK_DIV_UART_TX/U63/Y (AOI221XLM)                       0.12       1.73 f
  CLK_DIV_UART_TX/U64/Y (AOI221XLM)                       0.30       2.04 r
  CLK_DIV_UART_TX/U65/Y (OAI2BB2X1M)                      0.16       2.20 f
  CLK_DIV_UART_TX/U66/Y (OAI211X1M)                       0.09       2.29 r
  CLK_DIV_UART_TX/U12/Y (AND2X2M)                         0.20       2.49 r
  CLK_DIV_UART_TX/U16/Y (AO22X1M)                         0.17       2.67 r
  CLK_DIV_UART_TX/cnt_reg[3]/D (DFFRQX2M)                 0.00       2.67 r
  data arrival time                                                  2.67

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_UART_TX/cnt_reg[3]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.29     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                      268.14


  Startpoint: CLK_DIV_UART_RX/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_UART_RX/cnt_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_UART_RX/cnt_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  CLK_DIV_UART_RX/cnt_reg[0]/Q (DFFRQX2M)                 0.50       0.50 f
  CLK_DIV_UART_RX/U58/Y (NAND2BX1M)                       0.21       0.71 f
  CLK_DIV_UART_RX/U59/Y (AOI2BB1X1M)                      0.24       0.94 f
  CLK_DIV_UART_RX/U60/Y (AOI221XLM)                       0.26       1.21 r
  CLK_DIV_UART_RX/U61/Y (AOI221XLM)                       0.12       1.33 f
  CLK_DIV_UART_RX/U62/Y (AOI221XLM)                       0.29       1.61 r
  CLK_DIV_UART_RX/U63/Y (AOI221XLM)                       0.12       1.73 f
  CLK_DIV_UART_RX/U64/Y (AOI221XLM)                       0.30       2.04 r
  CLK_DIV_UART_RX/U65/Y (OAI2BB2X1M)                      0.16       2.20 f
  CLK_DIV_UART_RX/U66/Y (OAI211X1M)                       0.09       2.29 r
  CLK_DIV_UART_RX/U13/Y (AND2X2M)                         0.20       2.49 r
  CLK_DIV_UART_RX/U22/Y (AO22X1M)                         0.17       2.67 r
  CLK_DIV_UART_RX/cnt_reg[7]/D (DFFRQX2M)                 0.00       2.67 r
  data arrival time                                                  2.67

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_UART_RX/cnt_reg[7]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.29     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                      268.14


  Startpoint: CLK_DIV_UART_RX/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_UART_RX/cnt_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_UART_RX/cnt_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  CLK_DIV_UART_RX/cnt_reg[0]/Q (DFFRQX2M)                 0.50       0.50 f
  CLK_DIV_UART_RX/U58/Y (NAND2BX1M)                       0.21       0.71 f
  CLK_DIV_UART_RX/U59/Y (AOI2BB1X1M)                      0.24       0.94 f
  CLK_DIV_UART_RX/U60/Y (AOI221XLM)                       0.26       1.21 r
  CLK_DIV_UART_RX/U61/Y (AOI221XLM)                       0.12       1.33 f
  CLK_DIV_UART_RX/U62/Y (AOI221XLM)                       0.29       1.61 r
  CLK_DIV_UART_RX/U63/Y (AOI221XLM)                       0.12       1.73 f
  CLK_DIV_UART_RX/U64/Y (AOI221XLM)                       0.30       2.04 r
  CLK_DIV_UART_RX/U65/Y (OAI2BB2X1M)                      0.16       2.20 f
  CLK_DIV_UART_RX/U66/Y (OAI211X1M)                       0.09       2.29 r
  CLK_DIV_UART_RX/U13/Y (AND2X2M)                         0.20       2.49 r
  CLK_DIV_UART_RX/U21/Y (AO22X1M)                         0.17       2.67 r
  CLK_DIV_UART_RX/cnt_reg[6]/D (DFFRQX2M)                 0.00       2.67 r
  data arrival time                                                  2.67

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_UART_RX/cnt_reg[6]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.29     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                      268.14


  Startpoint: CLK_DIV_UART_RX/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_UART_RX/cnt_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_UART_RX/cnt_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  CLK_DIV_UART_RX/cnt_reg[0]/Q (DFFRQX2M)                 0.50       0.50 f
  CLK_DIV_UART_RX/U58/Y (NAND2BX1M)                       0.21       0.71 f
  CLK_DIV_UART_RX/U59/Y (AOI2BB1X1M)                      0.24       0.94 f
  CLK_DIV_UART_RX/U60/Y (AOI221XLM)                       0.26       1.21 r
  CLK_DIV_UART_RX/U61/Y (AOI221XLM)                       0.12       1.33 f
  CLK_DIV_UART_RX/U62/Y (AOI221XLM)                       0.29       1.61 r
  CLK_DIV_UART_RX/U63/Y (AOI221XLM)                       0.12       1.73 f
  CLK_DIV_UART_RX/U64/Y (AOI221XLM)                       0.30       2.04 r
  CLK_DIV_UART_RX/U65/Y (OAI2BB2X1M)                      0.16       2.20 f
  CLK_DIV_UART_RX/U66/Y (OAI211X1M)                       0.09       2.29 r
  CLK_DIV_UART_RX/U13/Y (AND2X2M)                         0.20       2.49 r
  CLK_DIV_UART_RX/U19/Y (AO22X1M)                         0.17       2.67 r
  CLK_DIV_UART_RX/cnt_reg[4]/D (DFFRQX2M)                 0.00       2.67 r
  data arrival time                                                  2.67

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_UART_RX/cnt_reg[4]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.29     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                      268.14


  Startpoint: CLK_DIV_UART_RX/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_UART_RX/cnt_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_UART_RX/cnt_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  CLK_DIV_UART_RX/cnt_reg[0]/Q (DFFRQX2M)                 0.50       0.50 f
  CLK_DIV_UART_RX/U58/Y (NAND2BX1M)                       0.21       0.71 f
  CLK_DIV_UART_RX/U59/Y (AOI2BB1X1M)                      0.24       0.94 f
  CLK_DIV_UART_RX/U60/Y (AOI221XLM)                       0.26       1.21 r
  CLK_DIV_UART_RX/U61/Y (AOI221XLM)                       0.12       1.33 f
  CLK_DIV_UART_RX/U62/Y (AOI221XLM)                       0.29       1.61 r
  CLK_DIV_UART_RX/U63/Y (AOI221XLM)                       0.12       1.73 f
  CLK_DIV_UART_RX/U64/Y (AOI221XLM)                       0.30       2.04 r
  CLK_DIV_UART_RX/U65/Y (OAI2BB2X1M)                      0.16       2.20 f
  CLK_DIV_UART_RX/U66/Y (OAI211X1M)                       0.09       2.29 r
  CLK_DIV_UART_RX/U13/Y (AND2X2M)                         0.20       2.49 r
  CLK_DIV_UART_RX/U20/Y (AO22X1M)                         0.17       2.67 r
  CLK_DIV_UART_RX/cnt_reg[5]/D (DFFRQX2M)                 0.00       2.67 r
  data arrival time                                                  2.67

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_UART_RX/cnt_reg[5]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.29     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                      268.14


  Startpoint: CLK_DIV_UART_RX/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_UART_RX/cnt_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_UART_RX/cnt_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  CLK_DIV_UART_RX/cnt_reg[0]/Q (DFFRQX2M)                 0.50       0.50 f
  CLK_DIV_UART_RX/U58/Y (NAND2BX1M)                       0.21       0.71 f
  CLK_DIV_UART_RX/U59/Y (AOI2BB1X1M)                      0.24       0.94 f
  CLK_DIV_UART_RX/U60/Y (AOI221XLM)                       0.26       1.21 r
  CLK_DIV_UART_RX/U61/Y (AOI221XLM)                       0.12       1.33 f
  CLK_DIV_UART_RX/U62/Y (AOI221XLM)                       0.29       1.61 r
  CLK_DIV_UART_RX/U63/Y (AOI221XLM)                       0.12       1.73 f
  CLK_DIV_UART_RX/U64/Y (AOI221XLM)                       0.30       2.04 r
  CLK_DIV_UART_RX/U65/Y (OAI2BB2X1M)                      0.16       2.20 f
  CLK_DIV_UART_RX/U66/Y (OAI211X1M)                       0.09       2.29 r
  CLK_DIV_UART_RX/U13/Y (AND2X2M)                         0.20       2.49 r
  CLK_DIV_UART_RX/U23/Y (AO22X1M)                         0.17       2.67 r
  CLK_DIV_UART_RX/cnt_reg[0]/D (DFFRQX2M)                 0.00       2.67 r
  data arrival time                                                  2.67

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_UART_RX/cnt_reg[0]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.29     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                      268.14


  Startpoint: CLK_DIV_UART_RX/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_UART_RX/cnt_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_UART_RX/cnt_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  CLK_DIV_UART_RX/cnt_reg[0]/Q (DFFRQX2M)                 0.50       0.50 f
  CLK_DIV_UART_RX/U58/Y (NAND2BX1M)                       0.21       0.71 f
  CLK_DIV_UART_RX/U59/Y (AOI2BB1X1M)                      0.24       0.94 f
  CLK_DIV_UART_RX/U60/Y (AOI221XLM)                       0.26       1.21 r
  CLK_DIV_UART_RX/U61/Y (AOI221XLM)                       0.12       1.33 f
  CLK_DIV_UART_RX/U62/Y (AOI221XLM)                       0.29       1.61 r
  CLK_DIV_UART_RX/U63/Y (AOI221XLM)                       0.12       1.73 f
  CLK_DIV_UART_RX/U64/Y (AOI221XLM)                       0.30       2.04 r
  CLK_DIV_UART_RX/U65/Y (OAI2BB2X1M)                      0.16       2.20 f
  CLK_DIV_UART_RX/U66/Y (OAI211X1M)                       0.09       2.29 r
  CLK_DIV_UART_RX/U13/Y (AND2X2M)                         0.20       2.49 r
  CLK_DIV_UART_RX/U16/Y (AO22X1M)                         0.17       2.67 r
  CLK_DIV_UART_RX/cnt_reg[1]/D (DFFRQX2M)                 0.00       2.67 r
  data arrival time                                                  2.67

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_UART_RX/cnt_reg[1]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.29     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                      268.14


  Startpoint: CLK_DIV_UART_RX/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_UART_RX/cnt_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_UART_RX/cnt_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  CLK_DIV_UART_RX/cnt_reg[0]/Q (DFFRQX2M)                 0.50       0.50 f
  CLK_DIV_UART_RX/U58/Y (NAND2BX1M)                       0.21       0.71 f
  CLK_DIV_UART_RX/U59/Y (AOI2BB1X1M)                      0.24       0.94 f
  CLK_DIV_UART_RX/U60/Y (AOI221XLM)                       0.26       1.21 r
  CLK_DIV_UART_RX/U61/Y (AOI221XLM)                       0.12       1.33 f
  CLK_DIV_UART_RX/U62/Y (AOI221XLM)                       0.29       1.61 r
  CLK_DIV_UART_RX/U63/Y (AOI221XLM)                       0.12       1.73 f
  CLK_DIV_UART_RX/U64/Y (AOI221XLM)                       0.30       2.04 r
  CLK_DIV_UART_RX/U65/Y (OAI2BB2X1M)                      0.16       2.20 f
  CLK_DIV_UART_RX/U66/Y (OAI211X1M)                       0.09       2.29 r
  CLK_DIV_UART_RX/U13/Y (AND2X2M)                         0.20       2.49 r
  CLK_DIV_UART_RX/U17/Y (AO22X1M)                         0.17       2.67 r
  CLK_DIV_UART_RX/cnt_reg[2]/D (DFFRQX2M)                 0.00       2.67 r
  data arrival time                                                  2.67

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_UART_RX/cnt_reg[2]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.29     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                      268.14


  Startpoint: CLK_DIV_UART_RX/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_UART_RX/cnt_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_UART_RX/cnt_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  CLK_DIV_UART_RX/cnt_reg[0]/Q (DFFRQX2M)                 0.50       0.50 f
  CLK_DIV_UART_RX/U58/Y (NAND2BX1M)                       0.21       0.71 f
  CLK_DIV_UART_RX/U59/Y (AOI2BB1X1M)                      0.24       0.94 f
  CLK_DIV_UART_RX/U60/Y (AOI221XLM)                       0.26       1.21 r
  CLK_DIV_UART_RX/U61/Y (AOI221XLM)                       0.12       1.33 f
  CLK_DIV_UART_RX/U62/Y (AOI221XLM)                       0.29       1.61 r
  CLK_DIV_UART_RX/U63/Y (AOI221XLM)                       0.12       1.73 f
  CLK_DIV_UART_RX/U64/Y (AOI221XLM)                       0.30       2.04 r
  CLK_DIV_UART_RX/U65/Y (OAI2BB2X1M)                      0.16       2.20 f
  CLK_DIV_UART_RX/U66/Y (OAI211X1M)                       0.09       2.29 r
  CLK_DIV_UART_RX/U13/Y (AND2X2M)                         0.20       2.49 r
  CLK_DIV_UART_RX/U18/Y (AO22X1M)                         0.17       2.67 r
  CLK_DIV_UART_RX/cnt_reg[3]/D (DFFRQX2M)                 0.00       2.67 r
  data arrival time                                                  2.67

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_UART_RX/cnt_reg[3]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.29     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                      268.14


  Startpoint: CLK_DIV_UART_TX/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_UART_TX/divided_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_UART_TX/cnt_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  CLK_DIV_UART_TX/cnt_reg[0]/Q (DFFRQX2M)                 0.50       0.50 f
  CLK_DIV_UART_TX/U48/Y (NAND2BX1M)                       0.21       0.71 f
  CLK_DIV_UART_TX/U49/Y (AOI2BB1X1M)                      0.24       0.94 f
  CLK_DIV_UART_TX/U50/Y (AOI221XLM)                       0.26       1.21 r
  CLK_DIV_UART_TX/U51/Y (AOI221XLM)                       0.12       1.33 f
  CLK_DIV_UART_TX/U52/Y (AOI221XLM)                       0.29       1.61 r
  CLK_DIV_UART_TX/U53/Y (AOI221XLM)                       0.12       1.73 f
  CLK_DIV_UART_TX/U54/Y (AOI221XLM)                       0.31       2.04 r
  CLK_DIV_UART_TX/U55/Y (AOI2B1X1M)                       0.09       2.14 f
  CLK_DIV_UART_TX/U56/Y (NOR2X1M)                         0.12       2.26 r
  CLK_DIV_UART_TX/U5/Y (AO22X1M)                          0.15       2.41 r
  CLK_DIV_UART_TX/divided_clk_reg/D (DFFRQX2M)            0.00       2.41 r
  data arrival time                                                  2.41

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_UART_TX/divided_clk_reg/CK (DFFRQX2M)           0.00     271.10 r
  library setup time                                     -0.29     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (MET)                                                      268.40


  Startpoint: CLK_DIV_UART_RX/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_UART_RX/divided_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_UART_RX/cnt_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  CLK_DIV_UART_RX/cnt_reg[0]/Q (DFFRQX2M)                 0.50       0.50 f
  CLK_DIV_UART_RX/U48/Y (NAND2BX1M)                       0.21       0.71 f
  CLK_DIV_UART_RX/U49/Y (AOI2BB1X1M)                      0.24       0.95 f
  CLK_DIV_UART_RX/U50/Y (AOI221XLM)                       0.26       1.21 r
  CLK_DIV_UART_RX/U51/Y (AOI221XLM)                       0.12       1.33 f
  CLK_DIV_UART_RX/U52/Y (AOI221XLM)                       0.25       1.58 r
  CLK_DIV_UART_RX/U53/Y (AOI221XLM)                       0.11       1.69 f
  CLK_DIV_UART_RX/U54/Y (AOI221XLM)                       0.24       1.93 r
  CLK_DIV_UART_RX/U55/Y (AOI2B1X1M)                       0.09       2.02 f
  CLK_DIV_UART_RX/U56/Y (NOR2X1M)                         0.11       2.13 r
  CLK_DIV_UART_RX/U15/Y (AO22X1M)                         0.15       2.28 r
  CLK_DIV_UART_RX/divided_clk_reg/D (DFFRQX2M)            0.00       2.28 r
  data arrival time                                                  2.28

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_UART_RX/divided_clk_reg/CK (DFFRQX2M)           0.00     271.10 r
  library setup time                                     -0.29     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -2.28
  --------------------------------------------------------------------------
  slack (MET)                                                      268.53


  Startpoint: UART_CLK_domain_RST_SYNC/meta_flop_reg/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: UART_CLK_domain_RST_SYNC/sync_rst_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  UART_CLK_domain_RST_SYNC/meta_flop_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_CLK_domain_RST_SYNC/meta_flop_reg/Q (DFFRQX2M)     0.36       0.36 r
  UART_CLK_domain_RST_SYNC/sync_rst_reg/D (DFFRQX2M)      0.00       0.36 r
  data arrival time                                                  0.36

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_CLK_domain_RST_SYNC/sync_rst_reg/CK (DFFRQX2M)     0.00     271.10 r
  library setup time                                     -0.29     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                      270.45


  Startpoint: UART_RX/stp_chk/stop_error_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: framing_error
            (output port clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/stp_chk/stop_error_reg/CK (DFFRHQX8M)           0.00       0.00 r
  UART_RX/stp_chk/stop_error_reg/Q (DFFRHQX8M)            1.07       1.07 r
  UART_RX/stp_chk/stop_error (stop_check)                 0.00       1.07 r
  UART_RX/stop_error (UART_RX_TOP)                        0.00       1.07 r
  framing_error (out)                                     0.00       1.07 r
  data arrival time                                                  1.07

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  output external delay                                 -54.26     216.84
  data required time                                               216.84
  --------------------------------------------------------------------------
  data required time                                               216.84
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                      215.78


  Startpoint: UART_RX/par_chk/parity_error_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: parity_error
            (output port clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/par_chk/parity_error_reg/CK (DFFRHQX8M)         0.00       0.00 r
  UART_RX/par_chk/parity_error_reg/Q (DFFRHQX8M)          1.07       1.07 r
  UART_RX/par_chk/parity_error (parity_check)             0.00       1.07 r
  UART_RX/parity_error (UART_RX_TOP)                      0.00       1.07 r
  parity_error (out)                                      0.00       1.07 r
  data arrival time                                                  1.07

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  output external delay                                 -54.26     216.84
  data required time                                               216.84
  --------------------------------------------------------------------------
  data required time                                               216.84
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                      215.78


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: UART_RX/FSM/curent_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.03      54.28 f
  UART_RX/RX_IN (UART_RX_TOP)                             0.00      54.28 f
  UART_RX/FSM/RX_IN (FSM_UART_RX)                         0.00      54.28 f
  UART_RX/FSM/U14/Y (OAI31X1M)                            0.18      54.46 r
  UART_RX/FSM/U12/Y (OAI21BX1M)                           0.15      54.61 r
  UART_RX/FSM/curent_state_reg[0]/D (DFFRQX2M)            0.00      54.61 r
  data arrival time                                                 54.61

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/FSM/curent_state_reg[0]/CK (DFFRQX2M)           0.00     271.10 r
  library setup time                                     -0.30     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                -54.61
  --------------------------------------------------------------------------
  slack (MET)                                                      216.18


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: UART_RX/data_sampling/oversamples_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.03      54.28 f
  UART_RX/RX_IN (UART_RX_TOP)                             0.00      54.28 f
  UART_RX/data_sampling/RX_IN (data_sampling)             0.00      54.28 f
  UART_RX/data_sampling/U16/Y (CLKMX2X2M)                 0.19      54.47 f
  UART_RX/data_sampling/oversamples_reg[2]/D (DFFSQX2M)
                                                          0.00      54.47 f
  data arrival time                                                 54.47

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/data_sampling/oversamples_reg[2]/CK (DFFSQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.24     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                -54.47
  --------------------------------------------------------------------------
  slack (MET)                                                      216.39


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: UART_RX/data_sampling/oversamples_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.03      54.28 f
  UART_RX/RX_IN (UART_RX_TOP)                             0.00      54.28 f
  UART_RX/data_sampling/RX_IN (data_sampling)             0.00      54.28 f
  UART_RX/data_sampling/U43/Y (CLKINVX1M)                 0.08      54.36 r
  UART_RX/data_sampling/U31/Y (MXI2X1M)                   0.08      54.45 f
  UART_RX/data_sampling/oversamples_reg[0]/D (DFFSQX2M)
                                                          0.00      54.45 f
  data arrival time                                                 54.45

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/data_sampling/oversamples_reg[0]/CK (DFFSQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.26     270.84
  data required time                                               270.84
  --------------------------------------------------------------------------
  data required time                                               270.84
  data arrival time                                                -54.45
  --------------------------------------------------------------------------
  slack (MET)                                                      216.40


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: UART_RX/data_sampling/oversamples_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.03      54.28 f
  UART_RX/RX_IN (UART_RX_TOP)                             0.00      54.28 f
  UART_RX/data_sampling/RX_IN (data_sampling)             0.00      54.28 f
  UART_RX/data_sampling/U43/Y (CLKINVX1M)                 0.08      54.36 r
  UART_RX/data_sampling/U22/Y (MXI2X1M)                   0.08      54.45 f
  UART_RX/data_sampling/oversamples_reg[1]/D (DFFSQX2M)
                                                          0.00      54.45 f
  data arrival time                                                 54.45

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/data_sampling/oversamples_reg[1]/CK (DFFSQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.26     270.84
  data required time                                               270.84
  --------------------------------------------------------------------------
  data required time                                               270.84
  data arrival time                                                -54.45
  --------------------------------------------------------------------------
  slack (MET)                                                      216.40


  Startpoint: UART_RX/edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/edge_bit_counter/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_RX/edge_bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.56       0.56 r
  UART_RX/edge_bit_counter/U54/Y (NAND2BX1M)              0.18       0.74 r
  UART_RX/edge_bit_counter/U55/Y (AOI2BB1X1M)             0.17       0.91 r
  UART_RX/edge_bit_counter/U56/Y (AOI211X1M)              0.07       0.98 f
  UART_RX/edge_bit_counter/U57/Y (AOI221XLM)              0.30       1.28 r
  UART_RX/edge_bit_counter/U58/Y (OAI32X1M)               0.16       1.44 f
  UART_RX/edge_bit_counter/U60/Y (AOI221XLM)              0.39       1.83 r
  UART_RX/edge_bit_counter/U5/Y (INVX2M)                  0.11       1.94 f
  UART_RX/edge_bit_counter/U61/Y (NOR4X1M)                0.28       2.22 r
  UART_RX/edge_bit_counter/U4/Y (NOR2X2M)                 0.12       2.34 f
  UART_RX/edge_bit_counter/U6/Y (NOR3X2M)                 0.27       2.61 r
  UART_RX/edge_bit_counter/U14/Y (AOI32X1M)               0.21       2.82 f
  UART_RX/edge_bit_counter/U13/Y (INVX2M)                 0.08       2.90 r
  UART_RX/edge_bit_counter/bit_count_reg[2]/D (DFFRQX2M)
                                                          0.00       2.90 r
  data arrival time                                                  2.90

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/edge_bit_counter/bit_count_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.29     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.90
  --------------------------------------------------------------------------
  slack (MET)                                                      267.91


  Startpoint: UART_RX/edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/edge_bit_counter/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_RX/edge_bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.56       0.56 r
  UART_RX/edge_bit_counter/U54/Y (NAND2BX1M)              0.18       0.74 r
  UART_RX/edge_bit_counter/U55/Y (AOI2BB1X1M)             0.17       0.91 r
  UART_RX/edge_bit_counter/U56/Y (AOI211X1M)              0.07       0.98 f
  UART_RX/edge_bit_counter/U57/Y (AOI221XLM)              0.30       1.28 r
  UART_RX/edge_bit_counter/U58/Y (OAI32X1M)               0.16       1.44 f
  UART_RX/edge_bit_counter/U60/Y (AOI221XLM)              0.39       1.83 r
  UART_RX/edge_bit_counter/U5/Y (INVX2M)                  0.11       1.94 f
  UART_RX/edge_bit_counter/U61/Y (NOR4X1M)                0.28       2.22 r
  UART_RX/edge_bit_counter/U4/Y (NOR2X2M)                 0.12       2.34 f
  UART_RX/edge_bit_counter/U6/Y (NOR3X2M)                 0.27       2.61 r
  UART_RX/edge_bit_counter/U20/Y (OAI2BB2X1M)             0.19       2.81 r
  UART_RX/edge_bit_counter/bit_count_reg[1]/D (DFFRQX2M)
                                                          0.00       2.81 r
  data arrival time                                                  2.81

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/edge_bit_counter/bit_count_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.31     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                 -2.81
  --------------------------------------------------------------------------
  slack (MET)                                                      267.99


  Startpoint: UART_RX/edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/edge_bit_counter/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_RX/edge_bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.56       0.56 r
  UART_RX/edge_bit_counter/U54/Y (NAND2BX1M)              0.18       0.74 r
  UART_RX/edge_bit_counter/U55/Y (AOI2BB1X1M)             0.17       0.91 r
  UART_RX/edge_bit_counter/U56/Y (AOI211X1M)              0.07       0.98 f
  UART_RX/edge_bit_counter/U57/Y (AOI221XLM)              0.30       1.28 r
  UART_RX/edge_bit_counter/U58/Y (OAI32X1M)               0.16       1.44 f
  UART_RX/edge_bit_counter/U60/Y (AOI221XLM)              0.39       1.83 r
  UART_RX/edge_bit_counter/U5/Y (INVX2M)                  0.11       1.94 f
  UART_RX/edge_bit_counter/U61/Y (NOR4X1M)                0.28       2.22 r
  UART_RX/edge_bit_counter/U4/Y (NOR2X2M)                 0.12       2.34 f
  UART_RX/edge_bit_counter/U6/Y (NOR3X2M)                 0.27       2.61 r
  UART_RX/edge_bit_counter/U24/Y (NAND4X2M)               0.16       2.78 f
  UART_RX/edge_bit_counter/U22/Y (OAI21X2M)               0.07       2.85 r
  UART_RX/edge_bit_counter/bit_count_reg[3]/D (DFFRX1M)
                                                          0.00       2.85 r
  data arrival time                                                  2.85

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/edge_bit_counter/bit_count_reg[3]/CK (DFFRX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.25     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -2.85
  --------------------------------------------------------------------------
  slack (MET)                                                      268.00


  Startpoint: UART_RX/edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/edge_bit_counter/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_RX/edge_bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.56       0.56 r
  UART_RX/edge_bit_counter/U54/Y (NAND2BX1M)              0.18       0.74 r
  UART_RX/edge_bit_counter/U55/Y (AOI2BB1X1M)             0.17       0.91 r
  UART_RX/edge_bit_counter/U56/Y (AOI211X1M)              0.07       0.98 f
  UART_RX/edge_bit_counter/U57/Y (AOI221XLM)              0.30       1.28 r
  UART_RX/edge_bit_counter/U58/Y (OAI32X1M)               0.16       1.44 f
  UART_RX/edge_bit_counter/U60/Y (AOI221XLM)              0.39       1.83 r
  UART_RX/edge_bit_counter/U5/Y (INVX2M)                  0.11       1.94 f
  UART_RX/edge_bit_counter/U61/Y (NOR4X1M)                0.28       2.22 r
  UART_RX/edge_bit_counter/U4/Y (NOR2X2M)                 0.12       2.34 f
  UART_RX/edge_bit_counter/U17/Y (OAI32X1M)               0.29       2.63 r
  UART_RX/edge_bit_counter/bit_count_reg[0]/D (DFFRQX2M)
                                                          0.00       2.63 r
  data arrival time                                                  2.63

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/edge_bit_counter/bit_count_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.34     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                      268.12


  Startpoint: UART_RX/edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/edge_bit_counter/edge_count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_RX/edge_bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.59       0.59 f
  UART_RX/edge_bit_counter/U54/Y (NAND2BX1M)              0.25       0.84 f
  UART_RX/edge_bit_counter/U55/Y (AOI2BB1X1M)             0.25       1.09 f
  UART_RX/edge_bit_counter/U56/Y (AOI211X1M)              0.22       1.31 r
  UART_RX/edge_bit_counter/U57/Y (AOI221XLM)              0.11       1.42 f
  UART_RX/edge_bit_counter/U58/Y (OAI32X1M)               0.27       1.69 r
  UART_RX/edge_bit_counter/U60/Y (AOI221XLM)              0.21       1.90 f
  UART_RX/edge_bit_counter/U5/Y (INVX2M)                  0.12       2.01 r
  UART_RX/edge_bit_counter/U7/Y (NAND2X2M)                0.14       2.16 f
  UART_RX/edge_bit_counter/U12/Y (NOR2BX2M)               0.12       2.27 r
  UART_RX/edge_bit_counter/edge_count_reg[4]/D (DFFRQX2M)
                                                          0.00       2.27 r
  data arrival time                                                  2.27

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/edge_bit_counter/edge_count_reg[4]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                      268.53


  Startpoint: UART_RX/edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/edge_bit_counter/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_RX/edge_bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.59       0.59 f
  UART_RX/edge_bit_counter/U54/Y (NAND2BX1M)              0.25       0.84 f
  UART_RX/edge_bit_counter/U55/Y (AOI2BB1X1M)             0.25       1.09 f
  UART_RX/edge_bit_counter/U56/Y (AOI211X1M)              0.22       1.31 r
  UART_RX/edge_bit_counter/U57/Y (AOI221XLM)              0.11       1.42 f
  UART_RX/edge_bit_counter/U58/Y (OAI32X1M)               0.27       1.69 r
  UART_RX/edge_bit_counter/U60/Y (AOI221XLM)              0.21       1.90 f
  UART_RX/edge_bit_counter/U5/Y (INVX2M)                  0.12       2.01 r
  UART_RX/edge_bit_counter/U7/Y (NAND2X2M)                0.14       2.16 f
  UART_RX/edge_bit_counter/U9/Y (NOR2BX2M)                0.12       2.27 r
  UART_RX/edge_bit_counter/edge_count_reg[1]/D (DFFRQX2M)
                                                          0.00       2.27 r
  data arrival time                                                  2.27

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/edge_bit_counter/edge_count_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                      268.53


  Startpoint: UART_RX/edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/edge_bit_counter/edge_count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_RX/edge_bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.59       0.59 f
  UART_RX/edge_bit_counter/U54/Y (NAND2BX1M)              0.25       0.84 f
  UART_RX/edge_bit_counter/U55/Y (AOI2BB1X1M)             0.25       1.09 f
  UART_RX/edge_bit_counter/U56/Y (AOI211X1M)              0.22       1.31 r
  UART_RX/edge_bit_counter/U57/Y (AOI221XLM)              0.11       1.42 f
  UART_RX/edge_bit_counter/U58/Y (OAI32X1M)               0.27       1.69 r
  UART_RX/edge_bit_counter/U60/Y (AOI221XLM)              0.21       1.90 f
  UART_RX/edge_bit_counter/U5/Y (INVX2M)                  0.12       2.01 r
  UART_RX/edge_bit_counter/U7/Y (NAND2X2M)                0.14       2.16 f
  UART_RX/edge_bit_counter/U11/Y (NOR2BX2M)               0.12       2.27 r
  UART_RX/edge_bit_counter/edge_count_reg[3]/D (DFFRQX2M)
                                                          0.00       2.27 r
  data arrival time                                                  2.27

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/edge_bit_counter/edge_count_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                      268.53


  Startpoint: UART_RX/edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/edge_bit_counter/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_RX/edge_bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.59       0.59 f
  UART_RX/edge_bit_counter/U54/Y (NAND2BX1M)              0.25       0.84 f
  UART_RX/edge_bit_counter/U55/Y (AOI2BB1X1M)             0.25       1.09 f
  UART_RX/edge_bit_counter/U56/Y (AOI211X1M)              0.22       1.31 r
  UART_RX/edge_bit_counter/U57/Y (AOI221XLM)              0.11       1.42 f
  UART_RX/edge_bit_counter/U58/Y (OAI32X1M)               0.27       1.69 r
  UART_RX/edge_bit_counter/U60/Y (AOI221XLM)              0.21       1.90 f
  UART_RX/edge_bit_counter/U5/Y (INVX2M)                  0.12       2.01 r
  UART_RX/edge_bit_counter/U7/Y (NAND2X2M)                0.14       2.16 f
  UART_RX/edge_bit_counter/U10/Y (NOR2BX2M)               0.12       2.27 r
  UART_RX/edge_bit_counter/edge_count_reg[2]/D (DFFRQX2M)
                                                          0.00       2.27 r
  data arrival time                                                  2.27

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/edge_bit_counter/edge_count_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                      268.53


  Startpoint: UART_RX/edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/edge_bit_counter/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_RX/edge_bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.59       0.59 f
  UART_RX/edge_bit_counter/U54/Y (NAND2BX1M)              0.25       0.84 f
  UART_RX/edge_bit_counter/U55/Y (AOI2BB1X1M)             0.25       1.09 f
  UART_RX/edge_bit_counter/U56/Y (AOI211X1M)              0.22       1.31 r
  UART_RX/edge_bit_counter/U57/Y (AOI221XLM)              0.11       1.42 f
  UART_RX/edge_bit_counter/U58/Y (OAI32X1M)               0.27       1.69 r
  UART_RX/edge_bit_counter/U60/Y (AOI221XLM)              0.21       1.90 f
  UART_RX/edge_bit_counter/U5/Y (INVX2M)                  0.12       2.01 r
  UART_RX/edge_bit_counter/U7/Y (NAND2X2M)                0.14       2.16 f
  UART_RX/edge_bit_counter/U27/Y (NOR2X2M)                0.11       2.27 r
  UART_RX/edge_bit_counter/edge_count_reg[0]/D (DFFRQX2M)
                                                          0.00       2.27 r
  data arrival time                                                  2.27

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                      268.53


  Startpoint: UART_RX/edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/edge_bit_counter/edge_count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_RX/edge_bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.59       0.59 f
  UART_RX/edge_bit_counter/U54/Y (NAND2BX1M)              0.25       0.84 f
  UART_RX/edge_bit_counter/U55/Y (AOI2BB1X1M)             0.25       1.09 f
  UART_RX/edge_bit_counter/U56/Y (AOI211X1M)              0.22       1.31 r
  UART_RX/edge_bit_counter/U57/Y (AOI221XLM)              0.11       1.42 f
  UART_RX/edge_bit_counter/U58/Y (OAI32X1M)               0.27       1.69 r
  UART_RX/edge_bit_counter/U60/Y (AOI221XLM)              0.21       1.90 f
  UART_RX/edge_bit_counter/U5/Y (INVX2M)                  0.12       2.01 r
  UART_RX/edge_bit_counter/U7/Y (NAND2X2M)                0.14       2.16 f
  UART_RX/edge_bit_counter/U25/Y (NOR2X2M)                0.11       2.27 r
  UART_RX/edge_bit_counter/edge_count_reg[5]/D (DFFRQX2M)
                                                          0.00       2.27 r
  data arrival time                                                  2.27

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/edge_bit_counter/edge_count_reg[5]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                      268.53


  Startpoint: UART_RX/edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/FSM/curent_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_RX/edge_bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.59       0.59 f
  UART_RX/edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       0.59 f
  UART_RX/FSM/edge_count[0] (FSM_UART_RX)                 0.00       0.59 f
  UART_RX/FSM/U47/Y (NOR2BX1M)                            0.22       0.82 f
  UART_RX/FSM/U48/Y (OAI2B2X1M)                           0.21       1.02 r
  UART_RX/FSM/U52/Y (NAND3X1M)                            0.15       1.17 f
  UART_RX/FSM/U56/Y (NOR4X1M)                             0.24       1.41 r
  UART_RX/FSM/U21/Y (NAND3BX2M)                           0.16       1.58 f
  UART_RX/FSM/U10/Y (INVX2M)                              0.10       1.68 r
  UART_RX/FSM/U27/Y (NAND3X2M)                            0.11       1.79 f
  UART_RX/FSM/U18/Y (AOI21X2M)                            0.14       1.93 r
  UART_RX/FSM/U17/Y (OAI22X1M)                            0.15       2.08 f
  UART_RX/FSM/U8/Y (NOR2BX2M)                             0.14       2.21 r
  UART_RX/FSM/U7/Y (OAI21X2M)                             0.07       2.28 f
  UART_RX/FSM/curent_state_reg[1]/D (DFFRQX2M)            0.00       2.28 f
  data arrival time                                                  2.28

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/FSM/curent_state_reg[1]/CK (DFFRQX2M)           0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -2.28
  --------------------------------------------------------------------------
  slack (MET)                                                      268.67


  Startpoint: UART_RX/edge_bit_counter/edge_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/data_sampling/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/edge_bit_counter/edge_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_RX/edge_bit_counter/edge_count_reg[1]/Q (DFFRQX2M)
                                                          0.54       0.54 r
  UART_RX/edge_bit_counter/edge_count[1] (edge_bit_counter)
                                                          0.00       0.54 r
  UART_RX/data_sampling/edge_count[1] (data_sampling)     0.00       0.54 r
  UART_RX/data_sampling/U55/Y (CLKINVX1M)                 0.17       0.72 f
  UART_RX/data_sampling/U54/Y (OAI22X1M)                  0.26       0.98 r
  UART_RX/data_sampling/U53/Y (CLKINVX1M)                 0.10       1.08 f
  UART_RX/data_sampling/U51/Y (AOI222X1M)                 0.34       1.41 r
  UART_RX/data_sampling/U50/Y (OAI2BB2X1M)                0.16       1.57 f
  UART_RX/data_sampling/U49/Y (OAI21X1M)                  0.10       1.67 r
  UART_RX/data_sampling/U45/Y (AOI2B1X1M)                 0.26       1.92 r
  UART_RX/data_sampling/U44/Y (CLKMX2X2M)                 0.22       2.14 f
  UART_RX/data_sampling/sampled_bit_reg/D (DFFSQX2M)      0.00       2.14 f
  data arrival time                                                  2.14

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/data_sampling/sampled_bit_reg/CK (DFFSQX2M)     0.00     271.10 r
  library setup time                                     -0.24     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (MET)                                                      268.71


  Startpoint: UART_RX/edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/FSM/curent_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_RX/edge_bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.59       0.59 f
  UART_RX/edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       0.59 f
  UART_RX/FSM/edge_count[0] (FSM_UART_RX)                 0.00       0.59 f
  UART_RX/FSM/U47/Y (NOR2BX1M)                            0.22       0.82 f
  UART_RX/FSM/U48/Y (OAI2B2X1M)                           0.21       1.02 r
  UART_RX/FSM/U52/Y (NAND3X1M)                            0.15       1.17 f
  UART_RX/FSM/U56/Y (NOR4X1M)                             0.24       1.41 r
  UART_RX/FSM/U21/Y (NAND3BX2M)                           0.16       1.58 f
  UART_RX/FSM/U22/Y (NOR3X2M)                             0.25       1.83 r
  UART_RX/FSM/U5/Y (AOI31X2M)                             0.14       1.97 f
  UART_RX/FSM/U4/Y (OAI2B1X2M)                            0.08       2.05 r
  UART_RX/FSM/curent_state_reg[2]/D (DFFRQX2M)            0.00       2.05 r
  data arrival time                                                  2.05

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/FSM/curent_state_reg[2]/CK (DFFRQX2M)           0.00     271.10 r
  library setup time                                     -0.30     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                 -2.05
  --------------------------------------------------------------------------
  slack (MET)                                                      268.75


  Startpoint: UART_RX/edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/des/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_RX/edge_bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.59       0.59 f
  UART_RX/edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       0.59 f
  UART_RX/des/edge_count[0] (des)                         0.00       0.59 f
  UART_RX/des/U27/Y (NOR2BX1M)                            0.22       0.82 f
  UART_RX/des/U28/Y (OAI2B2X1M)                           0.22       1.04 r
  UART_RX/des/U32/Y (NAND3X1M)                            0.15       1.18 f
  UART_RX/des/U36/Y (NOR4X1M)                             0.19       1.37 r
  UART_RX/des/U11/Y (NAND2X2M)                            0.19       1.57 f
  UART_RX/des/U10/Y (INVX2M)                              0.19       1.76 r
  UART_RX/des/U13/Y (OAI2BB2X1M)                          0.17       1.93 r
  UART_RX/des/P_DATA_reg[7]/D (DFFSQX2M)                  0.00       1.93 r
  data arrival time                                                  1.93

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/des/P_DATA_reg[7]/CK (DFFSQX2M)                 0.00     271.10 r
  library setup time                                     -0.18     270.92
  data required time                                               270.92
  --------------------------------------------------------------------------
  data required time                                               270.92
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                      268.99


  Startpoint: UART_TX/U1/TX_OUT_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX_O (output port clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U1/TX_OUT_reg/CK (DFFRHQX8M)                    0.00       0.00 r
  UART_TX/U1/TX_OUT_reg/Q (DFFRHQX8M)                     1.06       1.06 r
  UART_TX/U1/TX_OUT (tx_mux)                              0.00       1.06 r
  UART_TX/TX_OUT (UART_TX_TOP)                            0.00       1.06 r
  UART_TX_O (out)                                         0.00       1.06 r
  data arrival time                                                  1.06

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  output external delay                               -1736.19    6945.11
  data required time                                              6945.11
  --------------------------------------------------------------------------
  data required time                                              6945.11
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                     6944.05


  Startpoint: ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U3/saved_data_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]/Q (DFFRQX2M)
                                                          0.84       0.84 r
  ASYNC_FIFO/FIFO_RD/U16/Y (CLKXOR2X2M)                   0.33       1.17 f
  ASYNC_FIFO/FIFO_RD/U4/Y (XNOR2X2M)                      0.13       1.30 f
  ASYNC_FIFO/FIFO_RD/U8/Y (NAND4X2M)                      0.10       1.40 r
  ASYNC_FIFO/FIFO_RD/U3/Y (INVX2M)                        0.06       1.46 f
  ASYNC_FIFO/FIFO_RD/rempty (FIFO_RD_address_width3)      0.00       1.46 f
  ASYNC_FIFO/rempty (FIFO_TOP_data_width8_address_width3)
                                                          0.00       1.46 f
  U2/Y (INVX2M)                                           0.07       1.53 r
  UART_TX/data_valid (UART_TX_TOP)                        0.00       1.53 r
  UART_TX/U3/data_valid (ser)                             0.00       1.53 r
  UART_TX/U3/U7/Y (NOR2BX2M)                              0.27       1.80 r
  UART_TX/U3/U3/Y (INVX2M)                                0.12       1.92 f
  UART_TX/U3/U13/Y (AO22X1M)                              0.35       2.27 f
  UART_TX/U3/saved_data_reg[5]/D (DFFSQX2M)               0.00       2.27 f
  data arrival time                                                  2.27

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/U3/saved_data_reg[5]/CK (DFFSQX2M)              0.00    8681.30 r
  library setup time                                     -0.25    8681.06
  data required time                                              8681.06
  --------------------------------------------------------------------------
  data required time                                              8681.06
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.78


  Startpoint: ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U3/saved_data_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]/Q (DFFRQX2M)
                                                          0.84       0.84 r
  ASYNC_FIFO/FIFO_RD/U16/Y (CLKXOR2X2M)                   0.33       1.17 f
  ASYNC_FIFO/FIFO_RD/U4/Y (XNOR2X2M)                      0.13       1.30 f
  ASYNC_FIFO/FIFO_RD/U8/Y (NAND4X2M)                      0.10       1.40 r
  ASYNC_FIFO/FIFO_RD/U3/Y (INVX2M)                        0.06       1.46 f
  ASYNC_FIFO/FIFO_RD/rempty (FIFO_RD_address_width3)      0.00       1.46 f
  ASYNC_FIFO/rempty (FIFO_TOP_data_width8_address_width3)
                                                          0.00       1.46 f
  U2/Y (INVX2M)                                           0.07       1.53 r
  UART_TX/data_valid (UART_TX_TOP)                        0.00       1.53 r
  UART_TX/U3/data_valid (ser)                             0.00       1.53 r
  UART_TX/U3/U7/Y (NOR2BX2M)                              0.27       1.80 r
  UART_TX/U3/U3/Y (INVX2M)                                0.12       1.92 f
  UART_TX/U3/U9/Y (AO22X1M)                               0.35       2.27 f
  UART_TX/U3/saved_data_reg[1]/D (DFFSQX2M)               0.00       2.27 f
  data arrival time                                                  2.27

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/U3/saved_data_reg[1]/CK (DFFSQX2M)              0.00    8681.30 r
  library setup time                                     -0.25    8681.06
  data required time                                              8681.06
  --------------------------------------------------------------------------
  data required time                                              8681.06
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.78


  Startpoint: ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U3/saved_data_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]/Q (DFFRQX2M)
                                                          0.84       0.84 r
  ASYNC_FIFO/FIFO_RD/U16/Y (CLKXOR2X2M)                   0.33       1.17 f
  ASYNC_FIFO/FIFO_RD/U4/Y (XNOR2X2M)                      0.13       1.30 f
  ASYNC_FIFO/FIFO_RD/U8/Y (NAND4X2M)                      0.10       1.40 r
  ASYNC_FIFO/FIFO_RD/U3/Y (INVX2M)                        0.06       1.46 f
  ASYNC_FIFO/FIFO_RD/rempty (FIFO_RD_address_width3)      0.00       1.46 f
  ASYNC_FIFO/rempty (FIFO_TOP_data_width8_address_width3)
                                                          0.00       1.46 f
  U2/Y (INVX2M)                                           0.07       1.53 r
  UART_TX/data_valid (UART_TX_TOP)                        0.00       1.53 r
  UART_TX/U3/data_valid (ser)                             0.00       1.53 r
  UART_TX/U3/U7/Y (NOR2BX2M)                              0.27       1.80 r
  UART_TX/U3/U3/Y (INVX2M)                                0.12       1.92 f
  UART_TX/U3/U15/Y (AO22X1M)                              0.35       2.27 f
  UART_TX/U3/saved_data_reg[7]/D (DFFSQX2M)               0.00       2.27 f
  data arrival time                                                  2.27

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/U3/saved_data_reg[7]/CK (DFFSQX2M)              0.00    8681.30 r
  library setup time                                     -0.25    8681.06
  data required time                                              8681.06
  --------------------------------------------------------------------------
  data required time                                              8681.06
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.78


  Startpoint: ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U3/saved_data_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]/Q (DFFRQX2M)
                                                          0.84       0.84 r
  ASYNC_FIFO/FIFO_RD/U16/Y (CLKXOR2X2M)                   0.33       1.17 f
  ASYNC_FIFO/FIFO_RD/U4/Y (XNOR2X2M)                      0.13       1.30 f
  ASYNC_FIFO/FIFO_RD/U8/Y (NAND4X2M)                      0.10       1.40 r
  ASYNC_FIFO/FIFO_RD/U3/Y (INVX2M)                        0.06       1.46 f
  ASYNC_FIFO/FIFO_RD/rempty (FIFO_RD_address_width3)      0.00       1.46 f
  ASYNC_FIFO/rempty (FIFO_TOP_data_width8_address_width3)
                                                          0.00       1.46 f
  U2/Y (INVX2M)                                           0.07       1.53 r
  UART_TX/data_valid (UART_TX_TOP)                        0.00       1.53 r
  UART_TX/U3/data_valid (ser)                             0.00       1.53 r
  UART_TX/U3/U7/Y (NOR2BX2M)                              0.27       1.80 r
  UART_TX/U3/U3/Y (INVX2M)                                0.12       1.92 f
  UART_TX/U3/U11/Y (AO22X1M)                              0.35       2.27 f
  UART_TX/U3/saved_data_reg[3]/D (DFFSQX2M)               0.00       2.27 f
  data arrival time                                                  2.27

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/U3/saved_data_reg[3]/CK (DFFSQX2M)              0.00    8681.30 r
  library setup time                                     -0.25    8681.06
  data required time                                              8681.06
  --------------------------------------------------------------------------
  data required time                                              8681.06
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.78


  Startpoint: ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U3/saved_data_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]/Q (DFFRQX2M)
                                                          0.84       0.84 r
  ASYNC_FIFO/FIFO_RD/U16/Y (CLKXOR2X2M)                   0.33       1.17 f
  ASYNC_FIFO/FIFO_RD/U4/Y (XNOR2X2M)                      0.13       1.30 f
  ASYNC_FIFO/FIFO_RD/U8/Y (NAND4X2M)                      0.10       1.40 r
  ASYNC_FIFO/FIFO_RD/U3/Y (INVX2M)                        0.06       1.46 f
  ASYNC_FIFO/FIFO_RD/rempty (FIFO_RD_address_width3)      0.00       1.46 f
  ASYNC_FIFO/rempty (FIFO_TOP_data_width8_address_width3)
                                                          0.00       1.46 f
  U2/Y (INVX2M)                                           0.07       1.53 r
  UART_TX/data_valid (UART_TX_TOP)                        0.00       1.53 r
  UART_TX/U3/data_valid (ser)                             0.00       1.53 r
  UART_TX/U3/U7/Y (NOR2BX2M)                              0.27       1.80 r
  UART_TX/U3/U3/Y (INVX2M)                                0.12       1.92 f
  UART_TX/U3/U14/Y (AO22X1M)                              0.35       2.27 f
  UART_TX/U3/saved_data_reg[6]/D (DFFSQX2M)               0.00       2.27 f
  data arrival time                                                  2.27

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/U3/saved_data_reg[6]/CK (DFFSQX2M)              0.00    8681.30 r
  library setup time                                     -0.25    8681.06
  data required time                                              8681.06
  --------------------------------------------------------------------------
  data required time                                              8681.06
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.78


  Startpoint: ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U3/saved_data_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]/Q (DFFRQX2M)
                                                          0.84       0.84 r
  ASYNC_FIFO/FIFO_RD/U16/Y (CLKXOR2X2M)                   0.33       1.17 f
  ASYNC_FIFO/FIFO_RD/U4/Y (XNOR2X2M)                      0.13       1.30 f
  ASYNC_FIFO/FIFO_RD/U8/Y (NAND4X2M)                      0.10       1.40 r
  ASYNC_FIFO/FIFO_RD/U3/Y (INVX2M)                        0.06       1.46 f
  ASYNC_FIFO/FIFO_RD/rempty (FIFO_RD_address_width3)      0.00       1.46 f
  ASYNC_FIFO/rempty (FIFO_TOP_data_width8_address_width3)
                                                          0.00       1.46 f
  U2/Y (INVX2M)                                           0.07       1.53 r
  UART_TX/data_valid (UART_TX_TOP)                        0.00       1.53 r
  UART_TX/U3/data_valid (ser)                             0.00       1.53 r
  UART_TX/U3/U7/Y (NOR2BX2M)                              0.27       1.80 r
  UART_TX/U3/U3/Y (INVX2M)                                0.12       1.92 f
  UART_TX/U3/U10/Y (AO22X1M)                              0.35       2.27 f
  UART_TX/U3/saved_data_reg[2]/D (DFFSQX2M)               0.00       2.27 f
  data arrival time                                                  2.27

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/U3/saved_data_reg[2]/CK (DFFSQX2M)              0.00    8681.30 r
  library setup time                                     -0.25    8681.06
  data required time                                              8681.06
  --------------------------------------------------------------------------
  data required time                                              8681.06
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.78


  Startpoint: ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U3/saved_data_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]/Q (DFFRQX2M)
                                                          0.84       0.84 r
  ASYNC_FIFO/FIFO_RD/U16/Y (CLKXOR2X2M)                   0.33       1.17 f
  ASYNC_FIFO/FIFO_RD/U4/Y (XNOR2X2M)                      0.13       1.30 f
  ASYNC_FIFO/FIFO_RD/U8/Y (NAND4X2M)                      0.10       1.40 r
  ASYNC_FIFO/FIFO_RD/U3/Y (INVX2M)                        0.06       1.46 f
  ASYNC_FIFO/FIFO_RD/rempty (FIFO_RD_address_width3)      0.00       1.46 f
  ASYNC_FIFO/rempty (FIFO_TOP_data_width8_address_width3)
                                                          0.00       1.46 f
  U2/Y (INVX2M)                                           0.07       1.53 r
  UART_TX/data_valid (UART_TX_TOP)                        0.00       1.53 r
  UART_TX/U3/data_valid (ser)                             0.00       1.53 r
  UART_TX/U3/U7/Y (NOR2BX2M)                              0.27       1.80 r
  UART_TX/U3/U3/Y (INVX2M)                                0.12       1.92 f
  UART_TX/U3/U12/Y (AO22X1M)                              0.35       2.27 f
  UART_TX/U3/saved_data_reg[4]/D (DFFSQX2M)               0.00       2.27 f
  data arrival time                                                  2.27

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/U3/saved_data_reg[4]/CK (DFFSQX2M)              0.00    8681.30 r
  library setup time                                     -0.25    8681.06
  data required time                                              8681.06
  --------------------------------------------------------------------------
  data required time                                              8681.06
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.78


  Startpoint: ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U3/saved_data_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]/Q (DFFRQX2M)
                                                          0.84       0.84 r
  ASYNC_FIFO/FIFO_RD/U16/Y (CLKXOR2X2M)                   0.33       1.17 f
  ASYNC_FIFO/FIFO_RD/U4/Y (XNOR2X2M)                      0.13       1.30 f
  ASYNC_FIFO/FIFO_RD/U8/Y (NAND4X2M)                      0.10       1.40 r
  ASYNC_FIFO/FIFO_RD/U3/Y (INVX2M)                        0.06       1.46 f
  ASYNC_FIFO/FIFO_RD/rempty (FIFO_RD_address_width3)      0.00       1.46 f
  ASYNC_FIFO/rempty (FIFO_TOP_data_width8_address_width3)
                                                          0.00       1.46 f
  U2/Y (INVX2M)                                           0.07       1.53 r
  UART_TX/data_valid (UART_TX_TOP)                        0.00       1.53 r
  UART_TX/U3/data_valid (ser)                             0.00       1.53 r
  UART_TX/U3/U7/Y (NOR2BX2M)                              0.27       1.80 r
  UART_TX/U3/U3/Y (INVX2M)                                0.12       1.92 f
  UART_TX/U3/U8/Y (AO22X1M)                               0.35       2.27 f
  UART_TX/U3/saved_data_reg[0]/D (DFFSQX2M)               0.00       2.27 f
  data arrival time                                                  2.27

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/U3/saved_data_reg[0]/CK (DFFSQX2M)              0.00    8681.30 r
  library setup time                                     -0.25    8681.06
  data required time                                              8681.06
  --------------------------------------------------------------------------
  data required time                                              8681.06
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.78


  Startpoint: ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U2/saved_data_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]/Q (DFFRQX2M)
                                                          0.84       0.84 r
  ASYNC_FIFO/FIFO_RD/U16/Y (CLKXOR2X2M)                   0.33       1.17 f
  ASYNC_FIFO/FIFO_RD/U4/Y (XNOR2X2M)                      0.13       1.30 f
  ASYNC_FIFO/FIFO_RD/U8/Y (NAND4X2M)                      0.10       1.40 r
  ASYNC_FIFO/FIFO_RD/U3/Y (INVX2M)                        0.06       1.46 f
  ASYNC_FIFO/FIFO_RD/rempty (FIFO_RD_address_width3)      0.00       1.46 f
  ASYNC_FIFO/rempty (FIFO_TOP_data_width8_address_width3)
                                                          0.00       1.46 f
  U2/Y (INVX2M)                                           0.07       1.53 r
  UART_TX/data_valid (UART_TX_TOP)                        0.00       1.53 r
  UART_TX/U2/data_valid (parity_calc)                     0.00       1.53 r
  UART_TX/U2/U2/Y (NOR2BX2M)                              0.40       1.93 r
  UART_TX/U2/U13/Y (AO2B2X2M)                             0.23       2.16 r
  UART_TX/U2/saved_data_reg[5]/D (DFFRQX2M)               0.00       2.16 r
  data arrival time                                                  2.16

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/U2/saved_data_reg[5]/CK (DFFRQX2M)              0.00    8681.30 r
  library setup time                                     -0.29    8681.01
  data required time                                              8681.01
  --------------------------------------------------------------------------
  data required time                                              8681.01
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.85


  Startpoint: ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U2/saved_data_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]/Q (DFFRQX2M)
                                                          0.84       0.84 r
  ASYNC_FIFO/FIFO_RD/U16/Y (CLKXOR2X2M)                   0.33       1.17 f
  ASYNC_FIFO/FIFO_RD/U4/Y (XNOR2X2M)                      0.13       1.30 f
  ASYNC_FIFO/FIFO_RD/U8/Y (NAND4X2M)                      0.10       1.40 r
  ASYNC_FIFO/FIFO_RD/U3/Y (INVX2M)                        0.06       1.46 f
  ASYNC_FIFO/FIFO_RD/rempty (FIFO_RD_address_width3)      0.00       1.46 f
  ASYNC_FIFO/rempty (FIFO_TOP_data_width8_address_width3)
                                                          0.00       1.46 f
  U2/Y (INVX2M)                                           0.07       1.53 r
  UART_TX/data_valid (UART_TX_TOP)                        0.00       1.53 r
  UART_TX/U2/data_valid (parity_calc)                     0.00       1.53 r
  UART_TX/U2/U2/Y (NOR2BX2M)                              0.40       1.93 r
  UART_TX/U2/U9/Y (AO2B2X2M)                              0.23       2.16 r
  UART_TX/U2/saved_data_reg[1]/D (DFFRQX2M)               0.00       2.16 r
  data arrival time                                                  2.16

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/U2/saved_data_reg[1]/CK (DFFRQX2M)              0.00    8681.30 r
  library setup time                                     -0.29    8681.01
  data required time                                              8681.01
  --------------------------------------------------------------------------
  data required time                                              8681.01
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.85


  Startpoint: ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U2/saved_data_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]/Q (DFFRQX2M)
                                                          0.84       0.84 r
  ASYNC_FIFO/FIFO_RD/U16/Y (CLKXOR2X2M)                   0.33       1.17 f
  ASYNC_FIFO/FIFO_RD/U4/Y (XNOR2X2M)                      0.13       1.30 f
  ASYNC_FIFO/FIFO_RD/U8/Y (NAND4X2M)                      0.10       1.40 r
  ASYNC_FIFO/FIFO_RD/U3/Y (INVX2M)                        0.06       1.46 f
  ASYNC_FIFO/FIFO_RD/rempty (FIFO_RD_address_width3)      0.00       1.46 f
  ASYNC_FIFO/rempty (FIFO_TOP_data_width8_address_width3)
                                                          0.00       1.46 f
  U2/Y (INVX2M)                                           0.07       1.53 r
  UART_TX/data_valid (UART_TX_TOP)                        0.00       1.53 r
  UART_TX/U2/data_valid (parity_calc)                     0.00       1.53 r
  UART_TX/U2/U2/Y (NOR2BX2M)                              0.40       1.93 r
  UART_TX/U2/U12/Y (AO2B2X2M)                             0.23       2.16 r
  UART_TX/U2/saved_data_reg[4]/D (DFFRQX2M)               0.00       2.16 r
  data arrival time                                                  2.16

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/U2/saved_data_reg[4]/CK (DFFRQX2M)              0.00    8681.30 r
  library setup time                                     -0.29    8681.01
  data required time                                              8681.01
  --------------------------------------------------------------------------
  data required time                                              8681.01
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.85


  Startpoint: ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U2/saved_data_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]/Q (DFFRQX2M)
                                                          0.84       0.84 r
  ASYNC_FIFO/FIFO_RD/U16/Y (CLKXOR2X2M)                   0.33       1.17 f
  ASYNC_FIFO/FIFO_RD/U4/Y (XNOR2X2M)                      0.13       1.30 f
  ASYNC_FIFO/FIFO_RD/U8/Y (NAND4X2M)                      0.10       1.40 r
  ASYNC_FIFO/FIFO_RD/U3/Y (INVX2M)                        0.06       1.46 f
  ASYNC_FIFO/FIFO_RD/rempty (FIFO_RD_address_width3)      0.00       1.46 f
  ASYNC_FIFO/rempty (FIFO_TOP_data_width8_address_width3)
                                                          0.00       1.46 f
  U2/Y (INVX2M)                                           0.07       1.53 r
  UART_TX/data_valid (UART_TX_TOP)                        0.00       1.53 r
  UART_TX/U2/data_valid (parity_calc)                     0.00       1.53 r
  UART_TX/U2/U2/Y (NOR2BX2M)                              0.40       1.93 r
  UART_TX/U2/U8/Y (AO2B2X2M)                              0.23       2.16 r
  UART_TX/U2/saved_data_reg[0]/D (DFFRQX2M)               0.00       2.16 r
  data arrival time                                                  2.16

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/U2/saved_data_reg[0]/CK (DFFRQX2M)              0.00    8681.30 r
  library setup time                                     -0.29    8681.01
  data required time                                              8681.01
  --------------------------------------------------------------------------
  data required time                                              8681.01
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.85


  Startpoint: ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U2/saved_data_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]/Q (DFFRQX2M)
                                                          0.84       0.84 r
  ASYNC_FIFO/FIFO_RD/U16/Y (CLKXOR2X2M)                   0.33       1.17 f
  ASYNC_FIFO/FIFO_RD/U4/Y (XNOR2X2M)                      0.13       1.30 f
  ASYNC_FIFO/FIFO_RD/U8/Y (NAND4X2M)                      0.10       1.40 r
  ASYNC_FIFO/FIFO_RD/U3/Y (INVX2M)                        0.06       1.46 f
  ASYNC_FIFO/FIFO_RD/rempty (FIFO_RD_address_width3)      0.00       1.46 f
  ASYNC_FIFO/rempty (FIFO_TOP_data_width8_address_width3)
                                                          0.00       1.46 f
  U2/Y (INVX2M)                                           0.07       1.53 r
  UART_TX/data_valid (UART_TX_TOP)                        0.00       1.53 r
  UART_TX/U2/data_valid (parity_calc)                     0.00       1.53 r
  UART_TX/U2/U2/Y (NOR2BX2M)                              0.40       1.93 r
  UART_TX/U2/U10/Y (AO2B2X2M)                             0.23       2.16 r
  UART_TX/U2/saved_data_reg[2]/D (DFFRQX2M)               0.00       2.16 r
  data arrival time                                                  2.16

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/U2/saved_data_reg[2]/CK (DFFRQX2M)              0.00    8681.30 r
  library setup time                                     -0.29    8681.01
  data required time                                              8681.01
  --------------------------------------------------------------------------
  data required time                                              8681.01
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.85


  Startpoint: ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U2/saved_data_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]/Q (DFFRQX2M)
                                                          0.84       0.84 r
  ASYNC_FIFO/FIFO_RD/U16/Y (CLKXOR2X2M)                   0.33       1.17 f
  ASYNC_FIFO/FIFO_RD/U4/Y (XNOR2X2M)                      0.13       1.30 f
  ASYNC_FIFO/FIFO_RD/U8/Y (NAND4X2M)                      0.10       1.40 r
  ASYNC_FIFO/FIFO_RD/U3/Y (INVX2M)                        0.06       1.46 f
  ASYNC_FIFO/FIFO_RD/rempty (FIFO_RD_address_width3)      0.00       1.46 f
  ASYNC_FIFO/rempty (FIFO_TOP_data_width8_address_width3)
                                                          0.00       1.46 f
  U2/Y (INVX2M)                                           0.07       1.53 r
  UART_TX/data_valid (UART_TX_TOP)                        0.00       1.53 r
  UART_TX/U2/data_valid (parity_calc)                     0.00       1.53 r
  UART_TX/U2/U2/Y (NOR2BX2M)                              0.40       1.93 r
  UART_TX/U2/U11/Y (AO2B2X2M)                             0.23       2.16 r
  UART_TX/U2/saved_data_reg[3]/D (DFFRQX2M)               0.00       2.16 r
  data arrival time                                                  2.16

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/U2/saved_data_reg[3]/CK (DFFRQX2M)              0.00    8681.30 r
  library setup time                                     -0.29    8681.01
  data required time                                              8681.01
  --------------------------------------------------------------------------
  data required time                                              8681.01
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.85


  Startpoint: ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U2/saved_data_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]/Q (DFFRQX2M)
                                                          0.84       0.84 r
  ASYNC_FIFO/FIFO_RD/U16/Y (CLKXOR2X2M)                   0.33       1.17 f
  ASYNC_FIFO/FIFO_RD/U4/Y (XNOR2X2M)                      0.13       1.30 f
  ASYNC_FIFO/FIFO_RD/U8/Y (NAND4X2M)                      0.10       1.40 r
  ASYNC_FIFO/FIFO_RD/U3/Y (INVX2M)                        0.06       1.46 f
  ASYNC_FIFO/FIFO_RD/rempty (FIFO_RD_address_width3)      0.00       1.46 f
  ASYNC_FIFO/rempty (FIFO_TOP_data_width8_address_width3)
                                                          0.00       1.46 f
  U2/Y (INVX2M)                                           0.07       1.53 r
  UART_TX/data_valid (UART_TX_TOP)                        0.00       1.53 r
  UART_TX/U2/data_valid (parity_calc)                     0.00       1.53 r
  UART_TX/U2/U2/Y (NOR2BX2M)                              0.40       1.93 r
  UART_TX/U2/U14/Y (AO2B2X2M)                             0.23       2.16 r
  UART_TX/U2/saved_data_reg[6]/D (DFFRQX2M)               0.00       2.16 r
  data arrival time                                                  2.16

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/U2/saved_data_reg[6]/CK (DFFRQX2M)              0.00    8681.30 r
  library setup time                                     -0.29    8681.01
  data required time                                              8681.01
  --------------------------------------------------------------------------
  data required time                                              8681.01
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.85


  Startpoint: ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U2/saved_data_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]/Q (DFFRQX2M)
                                                          0.84       0.84 r
  ASYNC_FIFO/FIFO_RD/U16/Y (CLKXOR2X2M)                   0.33       1.17 f
  ASYNC_FIFO/FIFO_RD/U4/Y (XNOR2X2M)                      0.13       1.30 f
  ASYNC_FIFO/FIFO_RD/U8/Y (NAND4X2M)                      0.10       1.40 r
  ASYNC_FIFO/FIFO_RD/U3/Y (INVX2M)                        0.06       1.46 f
  ASYNC_FIFO/FIFO_RD/rempty (FIFO_RD_address_width3)      0.00       1.46 f
  ASYNC_FIFO/rempty (FIFO_TOP_data_width8_address_width3)
                                                          0.00       1.46 f
  U2/Y (INVX2M)                                           0.07       1.53 r
  UART_TX/data_valid (UART_TX_TOP)                        0.00       1.53 r
  UART_TX/U2/data_valid (parity_calc)                     0.00       1.53 r
  UART_TX/U2/U2/Y (NOR2BX2M)                              0.40       1.93 r
  UART_TX/U2/U15/Y (AO2B2X2M)                             0.23       2.16 r
  UART_TX/U2/saved_data_reg[7]/D (DFFRQX2M)               0.00       2.16 r
  data arrival time                                                  2.16

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/U2/saved_data_reg[7]/CK (DFFRQX2M)              0.00    8681.30 r
  library setup time                                     -0.29    8681.01
  data required time                                              8681.01
  --------------------------------------------------------------------------
  data required time                                              8681.01
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.85


  Startpoint: ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]/Q (DFFRQX2M)
                                                          0.84       0.84 r
  ASYNC_FIFO/FIFO_RD/U16/Y (CLKXOR2X2M)                   0.33       1.17 f
  ASYNC_FIFO/FIFO_RD/U4/Y (XNOR2X2M)                      0.13       1.30 f
  ASYNC_FIFO/FIFO_RD/U8/Y (NAND4X2M)                      0.10       1.40 r
  ASYNC_FIFO/FIFO_RD/U13/Y (NAND2X2M)                     0.09       1.49 f
  ASYNC_FIFO/FIFO_RD/U6/Y (NOR2X2M)                       0.13       1.62 r
  ASYNC_FIFO/FIFO_RD/U12/Y (NAND2X2M)                     0.09       1.71 f
  ASYNC_FIFO/FIFO_RD/U15/Y (NAND2BX2M)                    0.19       1.91 f
  ASYNC_FIFO/FIFO_RD/U14/Y (XNOR2X2M)                     0.13       2.04 r
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[3]/D (DFFRQX2M)
                                                          0.00       2.04 r
  data arrival time                                                  2.04

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[3]/CK (DFFRQX2M)
                                                          0.00    8681.30 r
  library setup time                                     -0.31    8680.99
  data required time                                              8680.99
  --------------------------------------------------------------------------
  data required time                                              8680.99
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.96


  Startpoint: ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]/Q (DFFRQX2M)
                                                          0.84       0.84 r
  ASYNC_FIFO/FIFO_RD/U5/Y (XNOR2X2M)                      0.28       1.12 r
  ASYNC_FIFO/FIFO_RD/U11/Y (XNOR2X2M)                     0.16       1.27 r
  ASYNC_FIFO/FIFO_RD/U8/Y (NAND4X2M)                      0.17       1.44 f
  ASYNC_FIFO/FIFO_RD/U13/Y (NAND2X2M)                     0.12       1.56 r
  ASYNC_FIFO/FIFO_RD/U6/Y (NOR2X2M)                       0.06       1.62 f
  ASYNC_FIFO/FIFO_RD/U12/Y (NAND2X2M)                     0.07       1.70 r
  ASYNC_FIFO/FIFO_RD/U7/Y (XNOR2X2M)                      0.17       1.87 r
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[2]/D (DFFRQX2M)
                                                          0.00       1.87 r
  data arrival time                                                  1.87

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[2]/CK (DFFRQX2M)
                                                          0.00    8681.30 r
  library setup time                                     -0.31    8680.99
  data required time                                              8680.99
  --------------------------------------------------------------------------
  data required time                                              8680.99
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.12


  Startpoint: ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]/Q (DFFRQX2M)
                                                          0.84       0.84 r
  ASYNC_FIFO/FIFO_RD/U5/Y (XNOR2X2M)                      0.28       1.12 r
  ASYNC_FIFO/FIFO_RD/U11/Y (XNOR2X2M)                     0.16       1.27 r
  ASYNC_FIFO/FIFO_RD/U8/Y (NAND4X2M)                      0.17       1.44 f
  ASYNC_FIFO/FIFO_RD/U13/Y (NAND2X2M)                     0.12       1.56 r
  ASYNC_FIFO/FIFO_RD/U6/Y (NOR2X2M)                       0.06       1.62 f
  ASYNC_FIFO/FIFO_RD/U18/Y (CLKXOR2X2M)                   0.25       1.87 r
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]/D (DFFRQX2M)
                                                          0.00       1.87 r
  data arrival time                                                  1.87

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[1]/CK (DFFRQX2M)
                                                          0.00    8681.30 r
  library setup time                                     -0.29    8681.01
  data required time                                              8681.01
  --------------------------------------------------------------------------
  data required time                                              8681.01
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.14


1
