****** production report begin ******
  Started at: 20250121 110808
  Testflow execution   
  device           : TP
  DUT_path         :  /tmp
  testflow         : jtag_access.ttf.ttf
  userprocedure    : 
******* begin testflow report data : *******

WARNING: PSST - DCS pin "vdd_core" has been detecting a DUT board disconnect.
INFO: (dataformatter) Using STDF config file:  /etc/opt/hp93000/soc/datalog/formatter.stdf.main.conf

RDI generates Configure template file :/home/ibm93k/ibm_test_programs/FT_REV2/ibm_np_jul/ibm_np/TP/testmethod/RDI_Configure.Template


**************************
SmartRDI version : 7.10.6.0
**************************

External Utility Supply powered On.
WARNING: MEAS - DCS pin "vdd_core" has been disconnected.
Disconnect/Connect sequence required.
WARNING: MEAS - DCS pin "vdd_core" has been detecting a DUT board disconnect.
WARNING: PSST - DCS pin "vdd_core" has been detecting a DUT board disconnect.
WARNING: PSST - DCS pin "vdd_core" has been disconnected.
Disconnect/Connect sequence required.
All DPS disconnected
All DPS connected
All DPS disconnected
digital pins and mux pins all relays disconnected

vdd_core            	:	0.0997767 	V

vcs_pll             	:	0.0499697 	V
vcs_pm_1            	:	0.0502433 	V
vcs_pm_2            	:	0.0500782 	V
vdd_io_clk          	:	0.0498792 	V
vdd_pll             	:	0.049893 	V

vcsio_pll           	:	0.0499002  	V
vcsio_ts            	:	0.0500844  	V
vcsio_vs_1          	:	0.0500796  	V
vcsio_vs_2          	:	0.05008  	V
vddio_io_clk        	:	0.0499632  	V
vddio_pll           	:	0.050041  	V
vddio_rx            	:	0.0500662  	V
vddio_tx            	:	0.0501281  	V
vdd_mux             	:	0.0500795 	V

vss_mux             	:	-0.000118808 	V
vcsio_ef_1          	:	6.2938e-05 	V
vcsio_ef_2          	:	-1.8219e-05 	V

Current Measured at power up for DPS Pins:

Current - vdd_core 	:	 0.63085 	A
Current - vddio_tx 	:	 0.0736026 	mA
Current - vddio_rx 	:	 0.20706 	mA
Current - vdd_mux 	:	 0.0782454 	mA
Current - vss_mux 	:	 0.116126 	mA

All DPS connected
All DPS disconnected

Data logging for supply short test:

supply_short_vcs_pll            :  Force 50 mV Meas Current : 0.0125536  	mA
supply_short_vcs_pm_1           :  Force 50 mV Meas Current : 0.0216966  	mA
supply_short_vcs_pm_2           :  Force 50 mV Meas Current : 0.0268781  	mA
supply_short_vcsio_pll          :  Force 50 mV Meas Current : 0.000891426  	mA
supply_short_vcsio_ts           :  Force 50 mV Meas Current : 0.00857382  	mA
supply_short_vcsio_vs_1         :  Force 50 mV Meas Current : -0.00152213  	mA
supply_short_vcsio_vs_2         :  Force 50 mV Meas Current : 0.0140157  	mA
supply_short_vdd_io_clk         :  Force 50 mV Meas Current : 0.0203683  	mA
supply_short_vdd_pll            :  Force 50 mV Meas Current : 0.0160082  	mA
supply_short_vddio_io_clk       :  Force 50 mV Meas Current : 0.00854062  	mA
supply_short_vddio_pll          :  Force 50 mV Meas Current : 0.00337019  	mA
supply_short_vddio_rx           :  Force 50 mV Meas Current : 0.0618013  	mA
supply_short_vddio_tx           :  Force 50 mV Meas Current : 0.0736026  	mA

supply_short_vdd_core           :  Force 50 mV Meas Current : 472.666	mA
All DPS connected
All DPS disconnected


Continuity_Direct_Pos Datalog : 

cont_row_even_col_even_ : io_req_pad_size_0                    : Measured Value: 0.758518  V
cont_row_even_col_even_ : io_req_pad_data_30                   : Measured Value: 0.758535  V
cont_row_even_col_even_ : io_req_pad_data_13                   : Measured Value: 0.758637  V
cont_row_even_col_even_ : io_req_pad_addr_5                    : Measured Value: 0.759149  V
cont_row_even_col_even_ : io_req_pad_size_1                    : Measured Value: 0.758631  V
cont_row_even_col_even_ : io_req_pad_addr_9                    : Measured Value: 0.758999  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_4            : Measured Value: 0.286495  V
cont_row_even_col_even_ : io_req_pad_data_8                    : Measured Value: 0.759023  V
cont_row_even_col_even_ : io_req_pad_data_4                    : Measured Value: 0.759023  V
cont_row_even_col_even_ : io_rsp_pad_data_30                   : Measured Value: 0.287487  V
cont_row_even_col_even_ : io_rsp_pad_data_26                   : Measured Value: 0.287476  V
cont_row_even_col_even_ : io_req_pad_data_18                   : Measured Value: 0.758933  V
cont_row_even_col_even_ : io_req_pad_addr_8                    : Measured Value: 0.759177  V
cont_row_even_col_even_ : io_req_pad_addr_4                    : Measured Value: 0.758899  V
cont_row_even_col_even_ : io_rsp_pad_data_21                   : Measured Value: 0.286224  V
cont_row_even_col_even_ : io_req_pad_data_1                    : Measured Value: 0.758605  V
cont_row_even_col_even_ : tap_tck_pad_i                        : Measured Value: 0.759006  V
cont_row_even_col_even_ : io_rsp_pad_size_1                    : Measured Value: 0.288171  V
cont_row_even_col_even_ : tap_tdi_pad_i                        : Measured Value: 0.758771  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_2            : Measured Value: 0.285965  V
cont_row_even_col_even_ : io_rsp_pad_addr_valid                : Measured Value: 0.288975  V
cont_row_even_col_even_ : io_rsp_pad_data_7                    : Measured Value: 0.286381  V
cont_row_even_col_even_ : io_req_pad_addr_2                    : Measured Value: 0.758538  V
cont_row_even_col_even_ : io_req_pad_addr_15                   : Measured Value: 0.758833  V
cont_row_even_col_even_ : pmon_d_clk0_pad_o                    : Measured Value: 0.281532  V
cont_row_even_col_even_ : io_rsp_pad_data_18                   : Measured Value: 0.286462  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_8            : Measured Value: 0.286092  V
cont_row_even_col_even_ : io_rsp_pad_data_14                   : Measured Value: 0.287816  V
cont_row_even_col_even_ : io_req_pad_data_20                   : Measured Value: 0.758469  V
cont_row_even_col_even_ : tap_rstn_pad_i                       : Measured Value: 0.758714  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_12           : Measured Value: 0.285774  V
cont_row_even_col_even_ : io_req_pad_addr_24                   : Measured Value: 0.758756  V
cont_row_even_col_even_ : dft_1500_shiftwr_pad_i               : Measured Value: 0.759058  V
cont_row_even_col_even_ : dft_1500_wrstn_pad_i                 : Measured Value: 0.759053  V
cont_row_even_col_even_ : io_req_pad_addr_12                   : Measured Value: 0.758897  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_12            : Measured Value: 0.759036  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_1             : Measured Value: 0.758982  V
cont_row_even_col_even_ : dft_scan_lpg2_pad_i                  : Measured Value: 0.758719  V
cont_row_even_col_even_ : io_clk_pad_i                         : Measured Value: 0.758433  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_10           : Measured Value: 0.286712  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_14           : Measured Value: 0.286578  V
cont_row_even_col_even_ : io_req_pad_data_27                   : Measured Value: 0.758283  V
cont_row_even_col_even_ : dft_1500_selectwr_pad_i              : Measured Value: 0.759133  V
cont_row_even_col_even_ : dft_pmbist_pmbist_mode_pad_i         : Measured Value: 0.758954  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_11            : Measured Value: 0.758991  V
cont_row_even_col_even_ : io_req_pad_addr_21                   : Measured Value: 0.758424  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_0             : Measured Value: 0.758662  V
cont_row_even_col_even_ : dft_scan_ss1_pad_i                   : Measured Value: 0.758709  V
cont_row_even_col_even_ : io_ddr_enable_pad_i                  : Measured Value: 0.758566  V
cont_row_even_col_even_ : io_rsp_pad_data_3                    : Measured Value: 0.286205  V
cont_row_even_col_even_ : int_data_pad_4                       : Measured Value: 0.287393  V
cont_row_even_col_even_ : int_data_pad_2                       : Measured Value: 0.286176  V
cont_row_even_col_even_ : io_rsp_pad_data_19                   : Measured Value: 0.286226  V
cont_row_even_col_even_ : io_rsp_pad_data_23                   : Measured Value: 0.286454  V
cont_row_even_col_even_ : dft_pmbist_pmda_tck_pad_i            : Measured Value: 0.759246  V
cont_row_even_col_even_ : global_chip_reset_pad_i              : Measured Value: 0.758775  V
cont_row_even_col_even_ : pll_d_clk_pad_o                      : Measured Value: 0.285007  V
cont_row_even_col_even_ : dft_pmbist_pmda_ovfl_pad_o           : Measured Value: 0.28568  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_7            : Measured Value: 0.286499  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_3            : Measured Value: 0.285748  V
cont_row_even_col_even_ : dft_pmbist_pmda_tdo_pad_o            : Measured Value: 0.286056  V
cont_row_even_col_even_ : io_req_pad_data_14                   : Measured Value: 0.758837  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_4             : Measured Value: 0.758928  V
cont_row_even_col_even_ : dft_scan_cmle_pad_i                  : Measured Value: 0.758783  V
cont_row_even_col_even_ : reserved_in_pad_i_0                  : Measured Value: 0.758211  V
cont_row_even_col_even_ : dft_opcg_trigger_pad_i               : Measured Value: 0.758491  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_15           : Measured Value: 0.287031  V
cont_row_even_col_even_ : machine_init_done_pad_o              : Measured Value: 0.286005  V
cont_row_even_col_even_ : pll_a_out_pad_ao                     : Measured Value: 0.75347  V
cont_row_even_col_even_ : io_req_pad_data_valid                : Measured Value: 0.758601  V
cont_row_even_col_even_ : pllset_pad_i_3                       : Measured Value: 0.758552  V
cont_row_even_col_even_ : vsen_test0_pad_o                     : Measured Value: 0.281238  V
cont_row_even_col_even_ : drive_pad_i_0                        : Measured Value: 0.758359  V


cont_row_even_col_odd_ : io_rsp_pad_rsp_type                  : Measured Value: 0.28853  V
cont_row_even_col_odd_ : io_req_pad_data_25                   : Measured Value: 0.758745  V
cont_row_even_col_odd_ : io_req_pad_addr_valid                : Measured Value: 0.758562  V
cont_row_even_col_odd_ : io_req_pad_addr_18                   : Measured Value: 0.758676  V
cont_row_even_col_odd_ : io_rsp_pad_data_24                   : Measured Value: 0.286083  V
cont_row_even_col_odd_ : io_rsp_pad_bus_rd_error              : Measured Value: 0.288252  V
cont_row_even_col_odd_ : io_rsp_pad_data_20                   : Measured Value: 0.286134  V
cont_row_even_col_odd_ : dft_scan_scan_out_pad_o_0            : Measured Value: 0.286876  V
cont_row_even_col_odd_ : io_rsp_pad_data_0                    : Measured Value: 0.285534  V
cont_row_even_col_odd_ : io_req_pad_data_12                   : Measured Value: 0.759058  V
cont_row_even_col_odd_ : io_req_pad_addr_22                   : Measured Value: 0.758833  V
cont_row_even_col_odd_ : io_req_pad_data_11                   : Measured Value: 0.758964  V
cont_row_even_col_odd_ : io_req_pad_addr_1                    : Measured Value: 0.758714  V
cont_row_even_col_odd_ : io_req_pad_data_10                   : Measured Value: 0.758868  V
cont_row_even_col_odd_ : io_req_pad_data_21                   : Measured Value: 0.758432  V
cont_row_even_col_odd_ : io_req_pad_data_19                   : Measured Value: 0.758583  V
cont_row_even_col_odd_ : dft_1500_wrck_pad_i                  : Measured Value: 0.759246  V
cont_row_even_col_odd_ : io_req_pad_addr_25                   : Measured Value: 0.758357  V
cont_row_even_col_odd_ : io_rsp_pad_data_11                   : Measured Value: 0.287765  V
cont_row_even_col_odd_ : dft_pmbist_pmda_tdi_pad_i            : Measured Value: 0.759189  V
cont_row_even_col_odd_ : dft_scan_scan_in_pad_i_7             : Measured Value: 0.758907  V
cont_row_even_col_odd_ : ref_clk_pad_i                        : Measured Value: 0.757864  V
cont_row_even_col_odd_ : io_rsp_pad_data_8                    : Measured Value: 0.287086  V
cont_row_even_col_odd_ : pll_fail_pad_o                       : Measured Value: 0.286028  V
cont_row_even_col_odd_ : dft_scan_scan_out_pad_o_11           : Measured Value: 0.285661  V
cont_row_even_col_odd_ : dft_scan_cme_pad_i                   : Measured Value: 0.758823  V
cont_row_even_col_odd_ : dft_opcg_load_en_pad_i               : Measured Value: 0.758573  V
cont_row_even_col_odd_ : pll_reg_async_reset_n_pad_i          : Measured Value: 0.75836  V
cont_row_even_col_odd_ : int_data_pad_3                       : Measured Value: 0.286148  V
cont_row_even_col_odd_ : int_data_pad_0                       : Measured Value: 0.286795  V
cont_row_even_col_odd_ : dft_scan_rst_n_pad_i                 : Measured Value: 0.759224  V
cont_row_even_col_odd_ : dft_scan_misr_select_pad_i           : Measured Value: 0.758556  V
cont_row_even_col_odd_ : tap_tdo_pad_o                        : Measured Value: 0.285985  V
cont_row_even_col_odd_ : dft_pmbist_pmda_done_pad_o           : Measured Value: 0.286266  V
cont_row_even_col_odd_ : io_rsp_pad_accept1                   : Measured Value: 0.758435  V
cont_row_even_col_odd_ : interrupt_req_pad_o_ack              : Measured Value: 0.75853  V


cont_row_odd_col_even_ : io_rsp_pad_data_25                   : Measured Value: 0.286495  V
cont_row_odd_col_even_ : io_req_pad_addr_0                    : Measured Value: 0.758436  V
cont_row_odd_col_even_ : io_req_pad_addr_19                   : Measured Value: 0.758859  V
cont_row_odd_col_even_ : io_req_pad_addr_13                   : Measured Value: 0.758478  V
cont_row_odd_col_even_ : io_req_pad_data_29                   : Measured Value: 0.758649  V
cont_row_odd_col_even_ : io_req_pad_data_0                    : Measured Value: 0.758721  V
cont_row_odd_col_even_ : io_rsp_pad_data_16                   : Measured Value: 0.285654  V
cont_row_odd_col_even_ : io_req_pad_addr_11                   : Measured Value: 0.758892  V
cont_row_odd_col_even_ : io_rsp_pad_data_28                   : Measured Value: 0.287025  V
cont_row_odd_col_even_ : io_req_pad_addr_6                    : Measured Value: 0.75893  V
cont_row_odd_col_even_ : tap_tms_pad_i                        : Measured Value: 0.758645  V
cont_row_odd_col_even_ : io_rsp_pad_data_valid                : Measured Value: 0.288734  V
cont_row_odd_col_even_ : io_req_pad_addr_26                   : Measured Value: 0.758793  V
cont_row_odd_col_even_ : dft_1500_ws_pad_i                    : Measured Value: 0.758783  V
cont_row_odd_col_even_ : io_req_pad_data_26                   : Measured Value: 0.758716  V
cont_row_odd_col_even_ : io_req_pad_addr_23                   : Measured Value: 0.758886  V
cont_row_odd_col_even_ : io_req_pad_addr_28                   : Measured Value: 0.75832  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_9             : Measured Value: 0.759001  V
cont_row_odd_col_even_ : io_req_pad_data_31                   : Measured Value: 0.758264  V
cont_row_odd_col_even_ : io_rsp_pad_data_6                    : Measured Value: 0.286169  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_9            : Measured Value: 0.286974  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_1            : Measured Value: 0.28672  V
cont_row_odd_col_even_ : dft_pmbist_pmda_rst_pad_i            : Measured Value: 0.759167  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_8             : Measured Value: 0.758783  V
cont_row_odd_col_even_ : io_rsp_pad_data_27                   : Measured Value: 0.286447  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_10            : Measured Value: 0.758991  V
cont_row_odd_col_even_ : pll_async_reset_n_pad_i              : Measured Value: 0.758474  V
cont_row_odd_col_even_ : io_rsp_pad_data_15                   : Measured Value: 0.287194  V
cont_row_odd_col_even_ : io_req_pad_data_24                   : Measured Value: 0.758552  V
cont_row_odd_col_even_ : machine_init_ctrl_pad_i_1            : Measured Value: 0.75804  V
cont_row_odd_col_even_ : io_rsp_pad_data_2                    : Measured Value: 0.285576  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_13           : Measured Value: 0.286046  V
cont_row_odd_col_even_ : tsen_test_o_pad_o                    : Measured Value: 0.285834  V
cont_row_odd_col_even_ : dft_pmbist_ret_pause_active_pad_o    : Measured Value: 0.286952  V


cont_row_odd_col_odd_ : io_rsp_pad_accept0                   : Measured Value: 0.758619  V
cont_row_odd_col_odd_ : io_req_pad_data_17                   : Measured Value: 0.758505  V
cont_row_odd_col_odd_ : io_req_pad_data_9                    : Measured Value: 0.758978  V
cont_row_odd_col_odd_ : io_req_pad_accept0                   : Measured Value: 0.284775  V
cont_row_odd_col_odd_ : reserved_out_pad_o_0                 : Measured Value: 0.288722  V
cont_row_odd_col_odd_ : io_req_pad_data_23                   : Measured Value: 0.758819  V
cont_row_odd_col_odd_ : io_req_pad_addr_17                   : Measured Value: 0.758568  V
cont_row_odd_col_odd_ : reserved_out_pad_o_1                 : Measured Value: 0.29005  V
cont_row_odd_col_odd_ : io_rsp_pad_data_10                   : Measured Value: 0.286622  V
cont_row_odd_col_odd_ : io_req_pad_data_3                    : Measured Value: 0.758802  V
cont_row_odd_col_odd_ : io_req_pad_data_16                   : Measured Value: 0.75885  V
cont_row_odd_col_odd_ : io_req_pad_addr_16                   : Measured Value: 0.758984  V
cont_row_odd_col_odd_ : io_req_pad_data_7                    : Measured Value: 0.759154  V
cont_row_odd_col_odd_ : io_rsp_pad_size_0                    : Measured Value: 0.289139  V
cont_row_odd_col_odd_ : io_rsp_pad_data_22                   : Measured Value: 0.285869  V
cont_row_odd_col_odd_ : io_req_pad_data_22                   : Measured Value: 0.75864  V
cont_row_odd_col_odd_ : io_req_pad_data_2                    : Measured Value: 0.758949  V
cont_row_odd_col_odd_ : io_req_pad_addr_7                    : Measured Value: 0.759172  V
cont_row_odd_col_odd_ : io_rsp_pad_data_1                    : Measured Value: 0.285534  V
cont_row_odd_col_odd_ : io_req_pad_data_15                   : Measured Value: 0.758681  V
cont_row_odd_col_odd_ : io_rsp_pad_data_12                   : Measured Value: 0.28616  V
cont_row_odd_col_odd_ : io_req_pad_data_6                    : Measured Value: 0.758538  V
cont_row_odd_col_odd_ : pmon_d_clk1_pad_o                    : Measured Value: 0.288506  V
cont_row_odd_col_odd_ : dft_scan_scan_out_pad_o_6            : Measured Value: 0.286324  V
cont_row_odd_col_odd_ : io_req_pad_addr_20                   : Measured Value: 0.758868  V
cont_row_odd_col_odd_ : io_req_pad_addr_14                   : Measured Value: 0.759036  V
cont_row_odd_col_odd_ : io_rsp_pad_data_17                   : Measured Value: 0.285828  V
cont_row_odd_col_odd_ : io_rsp_pad_data_13                   : Measured Value: 0.286974  V
cont_row_odd_col_odd_ : io_req_pad_addr_10                   : Measured Value: 0.759115  V
cont_row_odd_col_odd_ : io_req_pad_addr_3                    : Measured Value: 0.759058  V
cont_row_odd_col_odd_ : io_req_pad_addr_27                   : Measured Value: 0.75845  V
cont_row_odd_col_odd_ : io_req_pad_data_5                    : Measured Value: 0.759076  V
cont_row_odd_col_odd_ : dft_1500_updatewr_pad_i              : Measured Value: 0.759133  V
cont_row_odd_col_odd_ : dft_scan_scan_en_pad_i               : Measured Value: 0.75885  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_6             : Measured Value: 0.758999  V
cont_row_odd_col_odd_ : dft_scan_elastic_rst_pad_i           : Measured Value: 0.758886  V
cont_row_odd_col_odd_ : dft_opcg_shift_clk_pad_i             : Measured Value: 0.758457  V
cont_row_odd_col_odd_ : int_req_pad                          : Measured Value: 0.286283  V
cont_row_odd_col_odd_ : io_rsp_pad_data_31                   : Measured Value: 0.287826  V
cont_row_odd_col_odd_ : io_rsp_pad_data_5                    : Measured Value: 0.286865  V
cont_row_odd_col_odd_ : io_rsp_pad_data_4                    : Measured Value: 0.286745  V
cont_row_odd_col_odd_ : io_req_pad_addr_29                   : Measured Value: 0.758414  V
cont_row_odd_col_odd_ : io_req_pad_data_28                   : Measured Value: 0.758375  V
cont_row_odd_col_odd_ : dft_1500_capturewr_pad_i             : Measured Value: 0.759082  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_15            : Measured Value: 0.75894  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_5             : Measured Value: 0.758925  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_3             : Measured Value: 0.758758  V
cont_row_odd_col_odd_ : dft_scan_misr_rst_pad_i              : Measured Value: 0.758766  V
cont_row_odd_col_odd_ : machine_init_ctrl_pad_i_0            : Measured Value: 0.758604  V
cont_row_odd_col_odd_ : dft_scan_scan_out_pad_o_5            : Measured Value: 0.286709  V
cont_row_odd_col_odd_ : dft_pmbist_pmda_fail_pad_o           : Measured Value: 0.2856  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_14            : Measured Value: 0.75908  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_13            : Measured Value: 0.75884  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_2             : Measured Value: 0.759022  V
cont_row_odd_col_odd_ : rxtx_width_pad_i_1                   : Measured Value: 0.758154  V
cont_row_odd_col_odd_ : rxtx_width_pad_i_0                   : Measured Value: 0.758271  V
cont_row_odd_col_odd_ : pllset_pad_i_0                       : Measured Value: 0.758644  V
cont_row_odd_col_odd_ : io_rsp_pad_data_29                   : Measured Value: 0.286404  V
cont_row_odd_col_odd_ : dft_1500_wso_ret_pad_o               : Measured Value: 0.286112  V
cont_row_odd_col_odd_ : pllset_pad_i_2                       : Measured Value: 0.758478  V
cont_row_odd_col_odd_ : pllset_pad_i_1                       : Measured Value: 0.758439  V
cont_row_odd_col_odd_ : dft_scan_lpg1_pad_i                  : Measured Value: 0.758612  V
cont_row_odd_col_odd_ : pll_ref_select_pad_i                 : Measured Value: 0.758421  V
cont_row_odd_col_odd_ : pll_lock_pad_o                       : Measured Value: 0.285851  V
cont_row_odd_col_odd_ : io_rsp_pad_data_9                    : Measured Value: 0.287023  V
cont_row_odd_col_odd_ : int_data_pad_1                       : Measured Value: 0.287109  V
cont_row_odd_col_odd_ : tsen_iref_o_pad_ao                   : Measured Value: 0.694746  V
cont_row_odd_col_odd_ : pll_config_select_pad_i              : Measured Value: 0.758567  V
cont_row_odd_col_odd_ : vsen_test1_pad_o                     : Measured Value: 0.289162  V
cont_row_odd_col_odd_ : drive_pad_i_1                        : Measured Value: 0.758382  V
cont_row_odd_col_odd_ : dft_pmbist_ret_pause_continue_pad_i  : Measured Value: 0.759048  V


-----------------------------------------------
TOTAL NUMBER OF FAILING PINS ==== 0
-----------------------------------------------
All DPS connected
All DPS disconnected


Continuity_Direct_Neg Datalog : 

cont_row_even_col_even_ : io_req_pad_size_0                    : Measured Value: -0.749684  V
cont_row_even_col_even_ : io_req_pad_data_30                   : Measured Value: -0.749648  V
cont_row_even_col_even_ : io_req_pad_data_13                   : Measured Value: -0.74962  V
cont_row_even_col_even_ : io_req_pad_addr_5                    : Measured Value: -0.749869  V
cont_row_even_col_even_ : io_req_pad_size_1                    : Measured Value: -0.749819  V
cont_row_even_col_even_ : io_req_pad_addr_9                    : Measured Value: -0.750047  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_4            : Measured Value: -0.285973  V
cont_row_even_col_even_ : io_req_pad_data_8                    : Measured Value: -0.749719  V
cont_row_even_col_even_ : io_req_pad_data_4                    : Measured Value: -0.749776  V
cont_row_even_col_even_ : io_rsp_pad_data_30                   : Measured Value: -0.28765  V
cont_row_even_col_even_ : io_rsp_pad_data_26                   : Measured Value: -0.287641  V
cont_row_even_col_even_ : io_req_pad_data_18                   : Measured Value: -0.749876  V
cont_row_even_col_even_ : io_req_pad_addr_8                    : Measured Value: -0.749812  V
cont_row_even_col_even_ : io_req_pad_addr_4                    : Measured Value: -0.749726  V
cont_row_even_col_even_ : io_rsp_pad_data_21                   : Measured Value: -0.287006  V
cont_row_even_col_even_ : io_req_pad_data_1                    : Measured Value: -0.749435  V
cont_row_even_col_even_ : tap_tck_pad_i                        : Measured Value: -0.749798  V
cont_row_even_col_even_ : io_rsp_pad_size_1                    : Measured Value: -0.286901  V
cont_row_even_col_even_ : tap_tdi_pad_i                        : Measured Value: -0.749933  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_2            : Measured Value: -0.286917  V
cont_row_even_col_even_ : io_rsp_pad_addr_valid                : Measured Value: -0.286331  V
cont_row_even_col_even_ : io_rsp_pad_data_7                    : Measured Value: -0.286656  V
cont_row_even_col_even_ : io_req_pad_addr_2                    : Measured Value: -0.749572  V
cont_row_even_col_even_ : io_req_pad_addr_15                   : Measured Value: -0.749698  V
cont_row_even_col_even_ : pmon_d_clk0_pad_o                    : Measured Value: -0.273567  V
cont_row_even_col_even_ : io_rsp_pad_data_18                   : Measured Value: -0.286966  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_8            : Measured Value: -0.28699  V
cont_row_even_col_even_ : io_rsp_pad_data_14                   : Measured Value: -0.288382  V
cont_row_even_col_even_ : io_req_pad_data_20                   : Measured Value: -0.749627  V
cont_row_even_col_even_ : tap_rstn_pad_i                       : Measured Value: -0.749669  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_12           : Measured Value: -0.287078  V
cont_row_even_col_even_ : io_req_pad_addr_24                   : Measured Value: -0.749373  V
cont_row_even_col_even_ : dft_1500_shiftwr_pad_i               : Measured Value: -0.749615  V
cont_row_even_col_even_ : dft_1500_wrstn_pad_i                 : Measured Value: -0.749657  V
cont_row_even_col_even_ : io_req_pad_addr_12                   : Measured Value: -0.749572  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_12            : Measured Value: -0.74943  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_1             : Measured Value: -0.7493  V
cont_row_even_col_even_ : dft_scan_lpg2_pad_i                  : Measured Value: -0.749457  V
cont_row_even_col_even_ : io_clk_pad_i                         : Measured Value: -0.749364  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_10           : Measured Value: -0.286933  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_14           : Measured Value: -0.287363  V
cont_row_even_col_even_ : io_req_pad_data_27                   : Measured Value: -0.749067  V
cont_row_even_col_even_ : dft_1500_selectwr_pad_i              : Measured Value: -0.749828  V
cont_row_even_col_even_ : dft_pmbist_pmbist_mode_pad_i         : Measured Value: -0.749835  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_11            : Measured Value: -0.749501  V
cont_row_even_col_even_ : io_req_pad_addr_21                   : Measured Value: -0.749266  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_0             : Measured Value: -0.7494  V
cont_row_even_col_even_ : dft_scan_ss1_pad_i                   : Measured Value: -0.749551  V
cont_row_even_col_even_ : io_ddr_enable_pad_i                  : Measured Value: -0.749592  V
cont_row_even_col_even_ : io_rsp_pad_data_3                    : Measured Value: -0.287235  V
cont_row_even_col_even_ : int_data_pad_4                       : Measured Value: -0.286154  V
cont_row_even_col_even_ : int_data_pad_2                       : Measured Value: -0.286577  V
cont_row_even_col_even_ : io_rsp_pad_data_19                   : Measured Value: -0.287317  V
cont_row_even_col_even_ : io_rsp_pad_data_23                   : Measured Value: -0.287138  V
cont_row_even_col_even_ : dft_pmbist_pmda_tck_pad_i            : Measured Value: -0.749771  V
cont_row_even_col_even_ : global_chip_reset_pad_i              : Measured Value: -0.749499  V
cont_row_even_col_even_ : pll_d_clk_pad_o                      : Measured Value: -0.286498  V
cont_row_even_col_even_ : dft_pmbist_pmda_ovfl_pad_o           : Measured Value: -0.286382  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_7            : Measured Value: -0.286535  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_3            : Measured Value: -0.286704  V
cont_row_even_col_even_ : dft_pmbist_pmda_tdo_pad_o            : Measured Value: -0.286878  V
cont_row_even_col_even_ : io_req_pad_data_14                   : Measured Value: -0.749522  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_4             : Measured Value: -0.749386  V
cont_row_even_col_even_ : dft_scan_cmle_pad_i                  : Measured Value: -0.749572  V
cont_row_even_col_even_ : reserved_in_pad_i_0                  : Measured Value: -0.749159  V
cont_row_even_col_even_ : dft_opcg_trigger_pad_i               : Measured Value: -0.749457  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_15           : Measured Value: -0.286909  V
cont_row_even_col_even_ : machine_init_done_pad_o              : Measured Value: -0.285788  V
cont_row_even_col_even_ : pll_a_out_pad_ao                     : Measured Value: -0.746159  V
cont_row_even_col_even_ : io_req_pad_data_valid                : Measured Value: -0.749314  V
cont_row_even_col_even_ : pllset_pad_i_3                       : Measured Value: -0.749465  V
cont_row_even_col_even_ : vsen_test0_pad_o                     : Measured Value: -0.273697  V
cont_row_even_col_even_ : drive_pad_i_0                        : Measured Value: -0.749386  V


cont_row_even_col_odd_ : io_rsp_pad_rsp_type                  : Measured Value: -0.287046  V
cont_row_even_col_odd_ : io_req_pad_data_25                   : Measured Value: -0.749741  V
cont_row_even_col_odd_ : io_req_pad_addr_valid                : Measured Value: -0.749847  V
cont_row_even_col_odd_ : io_req_pad_addr_18                   : Measured Value: -0.74962  V
cont_row_even_col_odd_ : io_rsp_pad_data_24                   : Measured Value: -0.287037  V
cont_row_even_col_odd_ : io_rsp_pad_bus_rd_error              : Measured Value: -0.28477  V
cont_row_even_col_odd_ : io_rsp_pad_data_20                   : Measured Value: -0.285835  V
cont_row_even_col_odd_ : dft_scan_scan_out_pad_o_0            : Measured Value: -0.286575  V
cont_row_even_col_odd_ : io_rsp_pad_data_0                    : Measured Value: -0.285461  V
cont_row_even_col_odd_ : io_req_pad_data_12                   : Measured Value: -0.749912  V
cont_row_even_col_odd_ : io_req_pad_addr_22                   : Measured Value: -0.749755  V
cont_row_even_col_odd_ : io_req_pad_data_11                   : Measured Value: -0.749911  V
cont_row_even_col_odd_ : io_req_pad_addr_1                    : Measured Value: -0.749876  V
cont_row_even_col_odd_ : io_req_pad_data_10                   : Measured Value: -0.749968  V
cont_row_even_col_odd_ : io_req_pad_data_21                   : Measured Value: -0.749259  V
cont_row_even_col_odd_ : io_req_pad_data_19                   : Measured Value: -0.749762  V
cont_row_even_col_odd_ : dft_1500_wrck_pad_i                  : Measured Value: -0.74975  V
cont_row_even_col_odd_ : io_req_pad_addr_25                   : Measured Value: -0.749145  V
cont_row_even_col_odd_ : io_rsp_pad_data_11                   : Measured Value: -0.288089  V
cont_row_even_col_odd_ : dft_pmbist_pmda_tdi_pad_i            : Measured Value: -0.749885  V
cont_row_even_col_odd_ : dft_scan_scan_in_pad_i_7             : Measured Value: -0.749571  V
cont_row_even_col_odd_ : ref_clk_pad_i                        : Measured Value: -0.749329  V
cont_row_even_col_odd_ : io_rsp_pad_data_8                    : Measured Value: -0.287431  V
cont_row_even_col_odd_ : pll_fail_pad_o                       : Measured Value: -0.286723  V
cont_row_even_col_odd_ : dft_scan_scan_out_pad_o_11           : Measured Value: -0.287234  V
cont_row_even_col_odd_ : dft_scan_cme_pad_i                   : Measured Value: -0.749664  V
cont_row_even_col_odd_ : dft_opcg_load_en_pad_i               : Measured Value: -0.749686  V
cont_row_even_col_odd_ : pll_reg_async_reset_n_pad_i          : Measured Value: -0.749457  V
cont_row_even_col_odd_ : int_data_pad_3                       : Measured Value: -0.285805  V
cont_row_even_col_odd_ : int_data_pad_0                       : Measured Value: -0.286642  V
cont_row_even_col_odd_ : dft_scan_rst_n_pad_i                 : Measured Value: -0.749906  V
cont_row_even_col_odd_ : dft_scan_misr_select_pad_i           : Measured Value: -0.749551  V
cont_row_even_col_odd_ : tap_tdo_pad_o                        : Measured Value: -0.286852  V
cont_row_even_col_odd_ : dft_pmbist_pmda_done_pad_o           : Measured Value: -0.286441  V
cont_row_even_col_odd_ : io_rsp_pad_accept1                   : Measured Value: -0.749457  V
cont_row_even_col_odd_ : interrupt_req_pad_o_ack              : Measured Value: -0.749364  V


cont_row_odd_col_even_ : io_rsp_pad_data_25                   : Measured Value: -0.287501  V
cont_row_odd_col_even_ : io_req_pad_addr_0                    : Measured Value: -0.749513  V
cont_row_odd_col_even_ : io_req_pad_addr_19                   : Measured Value: -0.749876  V
cont_row_odd_col_even_ : io_req_pad_addr_13                   : Measured Value: -0.749499  V
cont_row_odd_col_even_ : io_req_pad_data_29                   : Measured Value: -0.749762  V
cont_row_odd_col_even_ : io_req_pad_data_0                    : Measured Value: -0.749584  V
cont_row_odd_col_even_ : io_rsp_pad_data_16                   : Measured Value: -0.286095  V
cont_row_odd_col_even_ : io_req_pad_addr_11                   : Measured Value: -0.749662  V
cont_row_odd_col_even_ : io_rsp_pad_data_28                   : Measured Value: -0.287462  V
cont_row_odd_col_even_ : io_req_pad_addr_6                    : Measured Value: -0.749947  V
cont_row_odd_col_even_ : tap_tms_pad_i                        : Measured Value: -0.749606  V
cont_row_odd_col_even_ : io_rsp_pad_data_valid                : Measured Value: -0.286844  V
cont_row_odd_col_even_ : io_req_pad_addr_26                   : Measured Value: -0.750047  V
cont_row_odd_col_even_ : dft_1500_ws_pad_i                    : Measured Value: -0.749572  V
cont_row_odd_col_even_ : io_req_pad_data_26                   : Measured Value: -0.749259  V
cont_row_odd_col_even_ : io_req_pad_addr_23                   : Measured Value: -0.749165  V
cont_row_odd_col_even_ : io_req_pad_addr_28                   : Measured Value: -0.749378  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_9             : Measured Value: -0.749451  V
cont_row_odd_col_even_ : io_req_pad_data_31                   : Measured Value: -0.749208  V
cont_row_odd_col_even_ : io_rsp_pad_data_6                    : Measured Value: -0.287608  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_9            : Measured Value: -0.286323  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_1            : Measured Value: -0.286876  V
cont_row_odd_col_even_ : dft_pmbist_pmda_rst_pad_i            : Measured Value: -0.749885  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_8             : Measured Value: -0.749721  V
cont_row_odd_col_even_ : io_rsp_pad_data_27                   : Measured Value: -0.288447  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_10            : Measured Value: -0.749479  V
cont_row_odd_col_even_ : pll_async_reset_n_pad_i              : Measured Value: -0.749364  V
cont_row_odd_col_even_ : io_rsp_pad_data_15                   : Measured Value: -0.288236  V
cont_row_odd_col_even_ : io_req_pad_data_24                   : Measured Value: -0.749294  V
cont_row_odd_col_even_ : machine_init_ctrl_pad_i_1            : Measured Value: -0.749102  V
cont_row_odd_col_even_ : io_rsp_pad_data_2                    : Measured Value: -0.286213  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_13           : Measured Value: -0.287844  V
cont_row_odd_col_even_ : tsen_test_o_pad_o                    : Measured Value: -0.286349  V
cont_row_odd_col_even_ : dft_pmbist_ret_pause_active_pad_o    : Measured Value: -0.287137  V


cont_row_odd_col_odd_ : io_rsp_pad_accept0                   : Measured Value: -0.749677  V
cont_row_odd_col_odd_ : io_req_pad_data_17                   : Measured Value: -0.749506  V
cont_row_odd_col_odd_ : io_req_pad_data_9                    : Measured Value: -0.749755  V
cont_row_odd_col_odd_ : io_req_pad_accept0                   : Measured Value: -0.286412  V
cont_row_odd_col_odd_ : reserved_out_pad_o_0                 : Measured Value: -0.287632  V
cont_row_odd_col_odd_ : io_req_pad_data_23                   : Measured Value: -0.74967  V
cont_row_odd_col_odd_ : io_req_pad_addr_17                   : Measured Value: -0.749548  V
cont_row_odd_col_odd_ : reserved_out_pad_o_1                 : Measured Value: -0.287918  V
cont_row_odd_col_odd_ : io_rsp_pad_data_10                   : Measured Value: -0.286152  V
cont_row_odd_col_odd_ : io_req_pad_data_3                    : Measured Value: -0.74984  V
cont_row_odd_col_odd_ : io_req_pad_data_16                   : Measured Value: -0.749833  V
cont_row_odd_col_odd_ : io_req_pad_addr_16                   : Measured Value: -0.749812  V
cont_row_odd_col_odd_ : io_req_pad_data_7                    : Measured Value: -0.750025  V
cont_row_odd_col_odd_ : io_rsp_pad_size_0                    : Measured Value: -0.28747  V
cont_row_odd_col_odd_ : io_rsp_pad_data_22                   : Measured Value: -0.285631  V
cont_row_odd_col_odd_ : io_req_pad_data_22                   : Measured Value: -0.74957  V
cont_row_odd_col_odd_ : io_req_pad_data_2                    : Measured Value: -0.749855  V
cont_row_odd_col_odd_ : io_req_pad_addr_7                    : Measured Value: -0.749855  V
cont_row_odd_col_odd_ : io_rsp_pad_data_1                    : Measured Value: -0.285867  V
cont_row_odd_col_odd_ : io_req_pad_data_15                   : Measured Value: -0.749627  V
cont_row_odd_col_odd_ : io_rsp_pad_data_12                   : Measured Value: -0.28786  V
cont_row_odd_col_odd_ : io_req_pad_data_6                    : Measured Value: -0.749608  V
cont_row_odd_col_odd_ : pmon_d_clk1_pad_o                    : Measured Value: -0.287641  V
cont_row_odd_col_odd_ : dft_scan_scan_out_pad_o_6            : Measured Value: -0.287169  V
cont_row_odd_col_odd_ : io_req_pad_addr_20                   : Measured Value: -0.749819  V
cont_row_odd_col_odd_ : io_req_pad_addr_14                   : Measured Value: -0.749465  V
cont_row_odd_col_odd_ : io_rsp_pad_data_17                   : Measured Value: -0.28804  V
cont_row_odd_col_odd_ : io_rsp_pad_data_13                   : Measured Value: -0.28708  V
cont_row_odd_col_odd_ : io_req_pad_addr_10                   : Measured Value: -0.749771  V
cont_row_odd_col_odd_ : io_req_pad_addr_3                    : Measured Value: -0.749522  V
cont_row_odd_col_odd_ : io_req_pad_addr_27                   : Measured Value: -0.749259  V
cont_row_odd_col_odd_ : io_req_pad_data_5                    : Measured Value: -0.749657  V
cont_row_odd_col_odd_ : dft_1500_updatewr_pad_i              : Measured Value: -0.749714  V
cont_row_odd_col_odd_ : dft_scan_scan_en_pad_i               : Measured Value: -0.749776  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_6             : Measured Value: -0.7493  V
cont_row_odd_col_odd_ : dft_scan_elastic_rst_pad_i           : Measured Value: -0.749449  V
cont_row_odd_col_odd_ : dft_opcg_shift_clk_pad_i             : Measured Value: -0.749379  V
cont_row_odd_col_odd_ : int_req_pad                          : Measured Value: -0.286301  V
cont_row_odd_col_odd_ : io_rsp_pad_data_31                   : Measured Value: -0.287609  V
cont_row_odd_col_odd_ : io_rsp_pad_data_5                    : Measured Value: -0.286536  V
cont_row_odd_col_odd_ : io_rsp_pad_data_4                    : Measured Value: -0.285674  V
cont_row_odd_col_odd_ : io_req_pad_addr_29                   : Measured Value: -0.749238  V
cont_row_odd_col_odd_ : io_req_pad_data_28                   : Measured Value: -0.749294  V
cont_row_odd_col_odd_ : dft_1500_capturewr_pad_i             : Measured Value: -0.749842  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_15            : Measured Value: -0.7496  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_5             : Measured Value: -0.749485  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_3             : Measured Value: -0.749442  V
cont_row_odd_col_odd_ : dft_scan_misr_rst_pad_i              : Measured Value: -0.749608  V
cont_row_odd_col_odd_ : machine_init_ctrl_pad_i_0            : Measured Value: -0.749521  V
cont_row_odd_col_odd_ : dft_scan_scan_out_pad_o_5            : Measured Value: -0.286355  V
cont_row_odd_col_odd_ : dft_pmbist_pmda_fail_pad_o           : Measured Value: -0.286982  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_14            : Measured Value: -0.749693  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_13            : Measured Value: -0.749608  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_2             : Measured Value: -0.7492  V
cont_row_odd_col_odd_ : rxtx_width_pad_i_1                   : Measured Value: -0.749124  V
cont_row_odd_col_odd_ : rxtx_width_pad_i_0                   : Measured Value: -0.74923  V
cont_row_odd_col_odd_ : pllset_pad_i_0                       : Measured Value: -0.749329  V
cont_row_odd_col_odd_ : io_rsp_pad_data_29                   : Measured Value: -0.288122  V
cont_row_odd_col_odd_ : dft_1500_wso_ret_pad_o               : Measured Value: -0.285561  V
cont_row_odd_col_odd_ : pllset_pad_i_2                       : Measured Value: -0.749444  V
cont_row_odd_col_odd_ : pllset_pad_i_1                       : Measured Value: -0.749387  V
cont_row_odd_col_odd_ : dft_scan_lpg1_pad_i                  : Measured Value: -0.749551  V
cont_row_odd_col_odd_ : pll_ref_select_pad_i                 : Measured Value: -0.749273  V
cont_row_odd_col_odd_ : pll_lock_pad_o                       : Measured Value: -0.286146  V
cont_row_odd_col_odd_ : io_rsp_pad_data_9                    : Measured Value: -0.288227  V
cont_row_odd_col_odd_ : int_data_pad_1                       : Measured Value: -0.287284  V
cont_row_odd_col_odd_ : tsen_iref_o_pad_ao                   : Measured Value: -0.748973  V
cont_row_odd_col_odd_ : pll_config_select_pad_i              : Measured Value: -0.749257  V
cont_row_odd_col_odd_ : vsen_test1_pad_o                     : Measured Value: -0.287265  V
cont_row_odd_col_odd_ : drive_pad_i_1                        : Measured Value: -0.749862  V
cont_row_odd_col_odd_ : dft_pmbist_ret_pause_continue_pad_i  : Measured Value: -0.749615  V


-----------------------------------------------
TOTAL NUMBER OF FAILING PINS ==== 0
-----------------------------------------------
All DPS connected
All DPS disconnected


Continuity_Mux_Pos Datalog : 

MUX_OUT number :	mux1_out
Continuity_Mux_Pos : io_req_pad_data_250                  : Meas Value : 0.757273 V
Continuity_Mux_Pos : io_req_pad_data_174                  : Meas Value : 0.757273 V
Continuity_Mux_Pos : io_req_pad_data_200                  : Meas Value : 0.757159 V
Continuity_Mux_Pos : io_req_pad_data_40                   : Meas Value : 0.756988 V
Continuity_Mux_Pos : io_req_pad_data_52                   : Meas Value : 0.757216 V
Continuity_Mux_Pos : io_req_pad_data_56                   : Meas Value : 0.756874 V
Continuity_Mux_Pos : io_req_pad_data_202                  : Meas Value : 0.75733 V
Continuity_Mux_Pos : io_req_pad_data_161                  : Meas Value : 0.756931 V
Continuity_Mux_Pos : io_req_pad_data_42                   : Meas Value : 0.75733 V
Continuity_Mux_Pos : io_req_pad_data_81                   : Meas Value : 0.75676 V
Continuity_Mux_Pos : io_req_pad_data_47                   : Meas Value : 0.75733 V
Continuity_Mux_Pos : io_req_pad_data_87                   : Meas Value : 0.757387 V
Continuity_Mux_Pos : io_req_pad_data_122                  : Meas Value : 0.756988 V
Continuity_Mux_Pos : io_req_pad_data_131                  : Meas Value : 0.756874 V
Continuity_Mux_Pos : io_req_pad_data_92                   : Meas Value : 0.756704 V
Continuity_Mux_Pos : io_req_pad_data_248                  : Meas Value : 0.756874 V
Continuity_Mux_Pos : io_req_pad_data_184                  : Meas Value : 0.757159 V
Continuity_Mux_Pos : io_req_pad_data_103                  : Meas Value : 0.757216 V
Continuity_Mux_Pos : io_req_pad_data_195                  : Meas Value : 0.756817 V
Continuity_Mux_Pos : io_req_pad_data_119                  : Meas Value : 0.756704 V
Continuity_Mux_Pos : io_req_pad_data_172                  : Meas Value : 0.756988 V
Continuity_Mux_Pos : io_req_pad_data_123                  : Meas Value : 0.756931 V
Continuity_Mux_Pos : io_req_pad_data_168                  : Meas Value : 0.756931 V
Continuity_Mux_Pos : io_req_pad_data_44                   : Meas Value : 0.75733 V
Continuity_Mux_Pos : io_req_pad_data_160                  : Meas Value : 0.756874 V
Continuity_Mux_Pos : io_req_pad_data_89                   : Meas Value : 0.756931 V
Continuity_Mux_Pos : io_req_pad_data_213                  : Meas Value : 0.756874 V
Continuity_Mux_Pos : io_req_pad_data_249                  : Meas Value : 0.757273 V
Continuity_Mux_Pos : io_req_pad_data_204                  : Meas Value : 0.756931 V
Continuity_Mux_Pos : io_req_pad_data_48                   : Meas Value : 0.756988 V
Continuity_Mux_Pos : io_req_pad_data_163                  : Meas Value : 0.756988 V
Continuity_Mux_Pos : 2k_mux1                              : Meas Value : 0.200151 V

MUX_OUT number :	mux2_out
Continuity_Mux_Pos : io_req_pad_data_69                   : Meas Value : 0.757028 V
Continuity_Mux_Pos : io_req_pad_data_121                  : Meas Value : 0.756971 V
Continuity_Mux_Pos : io_req_pad_data_144                  : Meas Value : 0.757199 V
Continuity_Mux_Pos : io_req_pad_data_46                   : Meas Value : 0.75737 V
Continuity_Mux_Pos : io_req_pad_data_155                  : Meas Value : 0.756857 V
Continuity_Mux_Pos : io_req_pad_data_126                  : Meas Value : 0.75737 V
Continuity_Mux_Pos : io_req_pad_data_178                  : Meas Value : 0.757256 V
Continuity_Mux_Pos : io_req_pad_data_162                  : Meas Value : 0.757256 V
Continuity_Mux_Pos : io_req_pad_data_36                   : Meas Value : 0.756914 V
Continuity_Mux_Pos : io_req_pad_data_208                  : Meas Value : 0.75737 V
Continuity_Mux_Pos : io_req_pad_data_115                  : Meas Value : 0.7568 V
Continuity_Mux_Pos : io_req_pad_data_59                   : Meas Value : 0.757085 V
Continuity_Mux_Pos : io_req_pad_data_88                   : Meas Value : 0.757256 V
Continuity_Mux_Pos : io_req_pad_data_243                  : Meas Value : 0.757028 V
Continuity_Mux_Pos : io_req_pad_data_176                  : Meas Value : 0.7568 V
Continuity_Mux_Pos : io_req_pad_data_203                  : Meas Value : 0.757142 V
Continuity_Mux_Pos : io_req_pad_data_166                  : Meas Value : 0.757199 V
Continuity_Mux_Pos : io_req_pad_data_51                   : Meas Value : 0.757256 V
Continuity_Mux_Pos : io_req_pad_data_127                  : Meas Value : 0.757028 V
Continuity_Mux_Pos : io_req_pad_data_207                  : Meas Value : 0.756857 V
Continuity_Mux_Pos : io_req_pad_data_90                   : Meas Value : 0.7568 V
Continuity_Mux_Pos : io_req_pad_data_84                   : Meas Value : 0.757484 V
Continuity_Mux_Pos : io_req_pad_data_83                   : Meas Value : 0.756857 V
Continuity_Mux_Pos : io_req_pad_data_244                  : Meas Value : 0.757313 V
Continuity_Mux_Pos : io_req_pad_data_93                   : Meas Value : 0.757313 V
Continuity_Mux_Pos : io_req_pad_data_110                  : Meas Value : 0.756971 V
Continuity_Mux_Pos : io_req_pad_data_129                  : Meas Value : 0.757313 V
Continuity_Mux_Pos : io_req_pad_data_224                  : Meas Value : 0.756971 V
Continuity_Mux_Pos : io_req_pad_data_132                  : Meas Value : 0.7568 V
Continuity_Mux_Pos : io_req_pad_data_57                   : Meas Value : 0.7568 V
Continuity_Mux_Pos : io_req_pad_data_120                  : Meas Value : 0.757085 V
Continuity_Mux_Pos : 2k_mux2                              : Meas Value : 0.200089 V

MUX_OUT number :	mux3_out
Continuity_Mux_Pos : io_req_pad_data_239                  : Meas Value : 0.757145 V
Continuity_Mux_Pos : io_req_pad_data_191                  : Meas Value : 0.757202 V
Continuity_Mux_Pos : io_req_pad_data_220                  : Meas Value : 0.757429 V
Continuity_Mux_Pos : io_req_pad_parity_1                  : Meas Value : 0.757202 V
Continuity_Mux_Pos : io_req_pad_data_108                  : Meas Value : 0.757202 V
Continuity_Mux_Pos : io_req_pad_data_254                  : Meas Value : 0.757486 V
Continuity_Mux_Pos : io_req_pad_data_79                   : Meas Value : 0.756974 V
Continuity_Mux_Pos : io_req_pad_parity_0                  : Meas Value : 0.757088 V
Continuity_Mux_Pos : io_req_pad_data_97                   : Meas Value : 0.757316 V
Continuity_Mux_Pos : io_req_pad_data_99                   : Meas Value : 0.757486 V
Continuity_Mux_Pos : io_req_pad_data_212                  : Meas Value : 0.757429 V
Continuity_Mux_Pos : io_req_pad_data_253                  : Meas Value : 0.757543 V
Continuity_Mux_Pos : io_req_pad_data_216                  : Meas Value : 0.757486 V
Continuity_Mux_Pos : io_req_pad_data_227                  : Meas Value : 0.757145 V
Continuity_Mux_Pos : io_req_pad_data_62                   : Meas Value : 0.757316 V
Continuity_Mux_Pos : io_req_pad_data_148                  : Meas Value : 0.757316 V
Continuity_Mux_Pos : io_req_pad_data_180                  : Meas Value : 0.757316 V
Continuity_Mux_Pos : io_req_pad_data_219                  : Meas Value : 0.75686 V
Continuity_Mux_Pos : io_req_pad_data_165                  : Meas Value : 0.757486 V
Continuity_Mux_Pos : io_req_pad_data_240                  : Meas Value : 0.757202 V
Continuity_Mux_Pos : io_req_pad_data_80                   : Meas Value : 0.757316 V
Continuity_Mux_Pos : io_req_pad_data_125                  : Meas Value : 0.757145 V
Continuity_Mux_Pos : io_req_pad_data_138                  : Meas Value : 0.757372 V
Continuity_Mux_Pos : io_req_pad_data_53                   : Meas Value : 0.757486 V
Continuity_Mux_Pos : io_req_pad_data_43                   : Meas Value : 0.757543 V
Continuity_Mux_Pos : io_req_pad_data_167                  : Meas Value : 0.757202 V
Continuity_Mux_Pos : io_req_pad_data_241                  : Meas Value : 0.757372 V
Continuity_Mux_Pos : io_req_pad_data_251                  : Meas Value : 0.757429 V
Continuity_Mux_Pos : io_req_pad_data_199                  : Meas Value : 0.757145 V
Continuity_Mux_Pos : io_req_pad_data_153                  : Meas Value : 0.757202 V
Continuity_Mux_Pos : io_req_pad_data_38                   : Meas Value : 0.757088 V
Continuity_Mux_Pos : 2k_mux3                              : Meas Value : 0.200375 V

MUX_OUT number :	mux4_out
Continuity_Mux_Pos : io_req_pad_data_63                   : Meas Value : 0.757162 V
Continuity_Mux_Pos : io_req_pad_data_135                  : Meas Value : 0.757504 V
Continuity_Mux_Pos : reserved_in_pad_i_11                 : Meas Value : 0.757162 V
Continuity_Mux_Pos : io_req_pad_data_124                  : Meas Value : 0.757105 V
Continuity_Mux_Pos : io_req_pad_data_171                  : Meas Value : 0.75756 V
Continuity_Mux_Pos : io_req_pad_data_152                  : Meas Value : 0.756934 V
Continuity_Mux_Pos : io_req_pad_data_96                   : Meas Value : 0.757447 V
Continuity_Mux_Pos : io_req_pad_data_211                  : Meas Value : 0.757504 V
Continuity_Mux_Pos : reserved_in_pad_i_13                 : Meas Value : 0.757219 V
Continuity_Mux_Pos : io_req_pad_data_177                  : Meas Value : 0.757219 V
Continuity_Mux_Pos : io_req_pad_data_214                  : Meas Value : 0.756934 V
Continuity_Mux_Pos : io_req_pad_data_255                  : Meas Value : 0.757105 V
Continuity_Mux_Pos : io_req_pad_data_141                  : Meas Value : 0.757333 V
Continuity_Mux_Pos : io_req_pad_data_107                  : Meas Value : 0.757048 V
Continuity_Mux_Pos : reserved_in_pad_i_12                 : Meas Value : 0.757276 V
Continuity_Mux_Pos : io_req_pad_data_245                  : Meas Value : 0.757504 V
Continuity_Mux_Pos : io_req_pad_data_77                   : Meas Value : 0.756934 V
Continuity_Mux_Pos : io_req_pad_data_114                  : Meas Value : 0.757162 V
Continuity_Mux_Pos : io_req_pad_data_225                  : Meas Value : 0.757276 V
Continuity_Mux_Pos : io_req_pad_data_67                   : Meas Value : 0.757105 V
Continuity_Mux_Pos : io_req_pad_parity_3                  : Meas Value : 0.757048 V
Continuity_Mux_Pos : io_req_pad_data_238                  : Meas Value : 0.757105 V
Continuity_Mux_Pos : io_req_pad_data_237                  : Meas Value : 0.756991 V
Continuity_Mux_Pos : io_req_pad_data_73                   : Meas Value : 0.757162 V
Continuity_Mux_Pos : io_req_pad_data_252                  : Meas Value : 0.757333 V
Continuity_Mux_Pos : io_req_pad_data_234                  : Meas Value : 0.757162 V
Continuity_Mux_Pos : io_req_pad_data_137                  : Meas Value : 0.757276 V
Continuity_Mux_Pos : io_req_pad_data_142                  : Meas Value : 0.757162 V
Continuity_Mux_Pos : io_req_pad_data_118                  : Meas Value : 0.757105 V
Continuity_Mux_Pos : io_req_pad_data_232                  : Meas Value : 0.756991 V
Continuity_Mux_Pos : io_req_pad_data_187                  : Meas Value : 0.757333 V
Continuity_Mux_Pos : 2k_mux4                              : Meas Value : 0.20038 V

MUX_OUT number :	mux5_out
Continuity_Mux_Pos : io_req_pad_data_101                  : Meas Value : 0.757179 V
Continuity_Mux_Pos : io_req_pad_data_104                  : Meas Value : 0.756895 V
Continuity_Mux_Pos : io_req_pad_data_181                  : Meas Value : 0.757122 V
Continuity_Mux_Pos : io_req_pad_data_102                  : Meas Value : 0.756667 V
Continuity_Mux_Pos : io_req_pad_data_54                   : Meas Value : 0.757236 V
Continuity_Mux_Pos : io_req_pad_data_170                  : Meas Value : 0.756895 V
Continuity_Mux_Pos : io_req_pad_data_139                  : Meas Value : 0.756724 V
Continuity_Mux_Pos : io_req_pad_data_58                   : Meas Value : 0.756838 V
Continuity_Mux_Pos : io_req_pad_data_182                  : Meas Value : 0.756724 V
Continuity_Mux_Pos : io_req_pad_data_196                  : Meas Value : 0.757008 V
Continuity_Mux_Pos : io_req_pad_data_185                  : Meas Value : 0.757065 V
Continuity_Mux_Pos : io_req_pad_data_130                  : Meas Value : 0.75735 V
Continuity_Mux_Pos : io_req_pad_parity_7                  : Meas Value : 0.757008 V
Continuity_Mux_Pos : io_req_pad_data_231                  : Meas Value : 0.757122 V
Continuity_Mux_Pos : io_req_pad_data_60                   : Meas Value : 0.757236 V
Continuity_Mux_Pos : io_req_pad_data_117                  : Meas Value : 0.757008 V
Continuity_Mux_Pos : io_req_pad_data_82                   : Meas Value : 0.756952 V
Continuity_Mux_Pos : io_req_pad_data_41                   : Meas Value : 0.756895 V
Continuity_Mux_Pos : io_req_pad_data_140                  : Meas Value : 0.756895 V
Continuity_Mux_Pos : io_req_pad_data_201                  : Meas Value : 0.757236 V
Continuity_Mux_Pos : io_req_pad_data_85                   : Meas Value : 0.757122 V
Continuity_Mux_Pos : io_req_pad_data_55                   : Meas Value : 0.75735 V
Continuity_Mux_Pos : io_req_pad_data_45                   : Meas Value : 0.757293 V
Continuity_Mux_Pos : io_req_pad_data_175                  : Meas Value : 0.75735 V
Continuity_Mux_Pos : io_req_pad_data_218                  : Meas Value : 0.757236 V
Continuity_Mux_Pos : io_req_pad_data_94                   : Meas Value : 0.757008 V
Continuity_Mux_Pos : io_req_pad_data_134                  : Meas Value : 0.756838 V
Continuity_Mux_Pos : io_req_pad_data_209                  : Meas Value : 0.757122 V
Continuity_Mux_Pos : io_req_pad_parity_8                  : Meas Value : 0.756838 V
Continuity_Mux_Pos : io_req_pad_data_66                   : Meas Value : 0.757236 V
Continuity_Mux_Pos : io_req_pad_data_32                   : Meas Value : 0.757065 V
Continuity_Mux_Pos : 2k_mux5                              : Meas Value : 0.200214 V

MUX_OUT number :	mux6_out
Continuity_Mux_Pos : io_req_pad_data_33                   : Meas Value : 0.756821 V
Continuity_Mux_Pos : io_req_pad_data_197                  : Meas Value : 0.756764 V
Continuity_Mux_Pos : io_req_pad_data_154                  : Meas Value : 0.756877 V
Continuity_Mux_Pos : io_req_pad_data_235                  : Meas Value : 0.756821 V
Continuity_Mux_Pos : io_req_pad_data_186                  : Meas Value : 0.75665 V
Continuity_Mux_Pos : io_req_pad_data_109                  : Meas Value : 0.756877 V
Continuity_Mux_Pos : io_req_pad_data_143                  : Meas Value : 0.756707 V
Continuity_Mux_Pos : io_req_pad_data_145                  : Meas Value : 0.756991 V
Continuity_Mux_Pos : io_req_pad_data_100                  : Meas Value : 0.757048 V
Continuity_Mux_Pos : io_req_pad_parity_9                  : Meas Value : 0.756764 V
Continuity_Mux_Pos : io_req_pad_data_158                  : Meas Value : 0.756764 V
Continuity_Mux_Pos : io_req_pad_data_236                  : Meas Value : 0.756877 V
Continuity_Mux_Pos : io_req_pad_data_49                   : Meas Value : 0.757276 V
Continuity_Mux_Pos : reserved_in_pad_i_8                  : Meas Value : 0.756991 V
Continuity_Mux_Pos : io_req_pad_data_223                  : Meas Value : 0.756707 V
Continuity_Mux_Pos : io_req_pad_data_164                  : Meas Value : 0.75739 V
Continuity_Mux_Pos : io_req_pad_data_246                  : Meas Value : 0.757105 V
Continuity_Mux_Pos : io_req_pad_data_198                  : Meas Value : 0.756821 V
Continuity_Mux_Pos : io_req_pad_data_242                  : Meas Value : 0.757333 V
Continuity_Mux_Pos : io_rsp_pad_data_118                  : Meas Value : 0.289344 V
Continuity_Mux_Pos : io_req_pad_data_68                   : Meas Value : 0.756593 V
Continuity_Mux_Pos : io_req_pad_data_116                  : Meas Value : 0.756536 V
Continuity_Mux_Pos : io_req_pad_parity_2                  : Meas Value : 0.756764 V
Continuity_Mux_Pos : io_req_pad_data_233                  : Meas Value : 0.756536 V
Continuity_Mux_Pos : io_req_pad_data_149                  : Meas Value : 0.756764 V
Continuity_Mux_Pos : io_req_pad_data_221                  : Meas Value : 0.756877 V
Continuity_Mux_Pos : io_req_pad_data_78                   : Meas Value : 0.756821 V
Continuity_Mux_Pos : io_req_pad_data_105                  : Meas Value : 0.756707 V
Continuity_Mux_Pos : io_req_pad_data_183                  : Meas Value : 0.756821 V
Continuity_Mux_Pos : io_req_pad_data_222                  : Meas Value : 0.756764 V
Continuity_Mux_Pos : io_req_pad_data_64                   : Meas Value : 0.75665 V
Continuity_Mux_Pos : 2k_mux6                              : Meas Value : 0.200152 V

MUX_OUT number :	mux7_out
Continuity_Mux_Pos : reserved_in_pad_i_5                  : Meas Value : 0.756991 V
Continuity_Mux_Pos : io_req_pad_data_226                  : Meas Value : 0.756991 V
Continuity_Mux_Pos : io_req_pad_data_179                  : Meas Value : 0.757162 V
Continuity_Mux_Pos : reserved_in_pad_i_1                  : Meas Value : 0.756707 V
Continuity_Mux_Pos : reserved_in_pad_i_6                  : Meas Value : 0.756991 V
Continuity_Mux_Pos : io_req_pad_data_95                   : Meas Value : 0.757219 V
Continuity_Mux_Pos : io_req_pad_data_210                  : Meas Value : 0.757276 V
Continuity_Mux_Pos : io_req_pad_data_133                  : Meas Value : 0.756934 V
Continuity_Mux_Pos : io_req_pad_data_159                  : Meas Value : 0.756593 V
Continuity_Mux_Pos : io_req_pad_data_151                  : Meas Value : 0.756593 V
Continuity_Mux_Pos : io_req_pad_data_205                  : Meas Value : 0.756991 V
Continuity_Mux_Pos : reserved_in_pad_i_3                  : Meas Value : 0.756821 V
Continuity_Mux_Pos : io_req_pad_data_173                  : Meas Value : 0.757276 V
Continuity_Mux_Pos : reserved_in_pad_i_9                  : Meas Value : 0.757048 V
Continuity_Mux_Pos : io_req_pad_data_247                  : Meas Value : 0.757333 V
Continuity_Mux_Pos : io_req_pad_data_50                   : Meas Value : 0.756991 V
Continuity_Mux_Pos : io_req_pad_data_188                  : Meas Value : 0.756934 V
Continuity_Mux_Pos : reserved_in_pad_i_7                  : Meas Value : 0.757048 V
Continuity_Mux_Pos : io_req_pad_data_70                   : Meas Value : 0.756934 V
Continuity_Mux_Pos : io_req_pad_data_215                  : Meas Value : 0.756934 V
Continuity_Mux_Pos : reserved_in_pad_i_4                  : Meas Value : 0.756877 V
Continuity_Mux_Pos : io_req_pad_data_98                   : Meas Value : 0.756877 V
Continuity_Mux_Pos : io_req_pad_data_61                   : Meas Value : 0.757048 V
Continuity_Mux_Pos : reserved_in_pad_i_2                  : Meas Value : 0.756764 V
Continuity_Mux_Pos : io_req_pad_data_111                  : Meas Value : 0.756934 V
Continuity_Mux_Pos : io_req_pad_data_192                  : Meas Value : 0.756707 V
Continuity_Mux_Pos : io_req_pad_data_156                  : Meas Value : 0.756934 V
Continuity_Mux_Pos : io_req_pad_parity_5                  : Meas Value : 0.756536 V
Continuity_Mux_Pos : io_req_pad_data_146                  : Meas Value : 0.757048 V
Continuity_Mux_Pos : io_req_pad_data_71                   : Meas Value : 0.756934 V
Continuity_Mux_Pos : io_req_pad_parity_4                  : Meas Value : 0.756877 V
Continuity_Mux_Pos : 2k_mux7                              : Meas Value : 0.199982 V

MUX_OUT number :	mux8_out
Continuity_Mux_Pos : io_req_pad_data_194                  : Meas Value : 0.75661 V
Continuity_Mux_Pos : io_req_pad_data_113                  : Meas Value : 0.756667 V
Continuity_Mux_Pos : io_req_pad_data_75                   : Meas Value : 0.756496 V
Continuity_Mux_Pos : io_req_pad_data_74                   : Meas Value : 0.756667 V
Continuity_Mux_Pos : io_req_pad_data_35                   : Meas Value : 0.756553 V
Continuity_Mux_Pos : io_req_pad_data_112                  : Meas Value : 0.756553 V
Continuity_Mux_Pos : io_req_pad_data_228                  : Meas Value : 0.756952 V
Continuity_Mux_Pos : io_req_pad_data_230                  : Meas Value : 0.756781 V
Continuity_Mux_Pos : io_req_pad_data_37                   : Meas Value : 0.756667 V
Continuity_Mux_Pos : io_req_pad_data_229                  : Meas Value : 0.756553 V
Continuity_Mux_Pos : io_req_pad_parity_6                  : Meas Value : 0.75661 V
Continuity_Mux_Pos : io_req_pad_data_34                   : Meas Value : 0.756952 V
Continuity_Mux_Pos : io_req_pad_data_193                  : Meas Value : 0.756496 V
Continuity_Mux_Pos : io_req_pad_data_150                  : Meas Value : 0.75661 V
Continuity_Mux_Pos : io_req_pad_data_106                  : Meas Value : 0.756667 V
Continuity_Mux_Pos : io_req_pad_data_65                   : Meas Value : 0.756781 V
Continuity_Mux_Pos : io_req_pad_data_76                   : Meas Value : 0.756553 V
Continuity_Mux_Pos : io_req_pad_data_39                   : Meas Value : 0.756496 V
Continuity_Mux_Pos : io_req_pad_data_169                  : Meas Value : 0.757008 V
Continuity_Mux_Pos : io_req_pad_data_91                   : Meas Value : 0.756952 V
Continuity_Mux_Pos : io_req_pad_data_157                  : Meas Value : 0.756553 V
Continuity_Mux_Pos : io_req_pad_data_128                  : Meas Value : 0.75735 V
Continuity_Mux_Pos : io_req_pad_data_72                   : Meas Value : 0.756553 V
Continuity_Mux_Pos : reserved_in_pad_i_10                 : Meas Value : 0.757065 V
Continuity_Mux_Pos : io_req_pad_data_86                   : Meas Value : 0.757407 V
Continuity_Mux_Pos : io_req_pad_data_190                  : Meas Value : 0.75661 V
Continuity_Mux_Pos : io_req_pad_data_189                  : Meas Value : 0.757008 V
Continuity_Mux_Pos : io_req_pad_data_206                  : Meas Value : 0.757008 V
Continuity_Mux_Pos : io_req_pad_data_217                  : Meas Value : 0.757179 V
Continuity_Mux_Pos : io_req_pad_data_136                  : Meas Value : 0.757236 V
Continuity_Mux_Pos : io_req_pad_data_147                  : Meas Value : 0.75661 V
Continuity_Mux_Pos : 2k_mux8                              : Meas Value : 0.200442 V

MUX_OUT number :	mux9_out
Continuity_Mux_Pos : io_rsp_pad_addr_21                   : Meas Value : 0.286717 V
Continuity_Mux_Pos : io_rsp_pad_data_129                  : Meas Value : 0.286147 V
Continuity_Mux_Pos : io_rsp_pad_data_204                  : Meas Value : 0.286261 V
Continuity_Mux_Pos : io_rsp_pad_data_94                   : Meas Value : 0.287229 V
Continuity_Mux_Pos : io_rsp_pad_data_173                  : Meas Value : 0.287001 V
Continuity_Mux_Pos : io_rsp_pad_addr_15                   : Meas Value : 0.287684 V
Continuity_Mux_Pos : io_rsp_pad_data_248                  : Meas Value : 0.287343 V
Continuity_Mux_Pos : io_rsp_pad_data_88                   : Meas Value : 0.287343 V
Continuity_Mux_Pos : io_rsp_pad_data_65                   : Meas Value : 0.287855 V
Continuity_Mux_Pos : io_rsp_pad_data_238                  : Meas Value : 0.289677 V
Continuity_Mux_Pos : io_rsp_pad_data_32                   : Meas Value : 0.288766 V
Continuity_Mux_Pos : io_rsp_pad_data_151                  : Meas Value : 0.288595 V
Continuity_Mux_Pos : io_rsp_pad_data_139                  : Meas Value : 0.287001 V
Continuity_Mux_Pos : io_rsp_pad_parity_7                  : Meas Value : 0.288083 V
Continuity_Mux_Pos : io_rsp_pad_data_101                  : Meas Value : 0.287798 V
Continuity_Mux_Pos : reserved_out_pad_o_17                : Meas Value : 0.289222 V
Continuity_Mux_Pos : io_rsp_pad_data_141                  : Meas Value : 0.28683 V
Continuity_Mux_Pos : io_rsp_pad_data_169                  : Meas Value : 0.286204 V
Continuity_Mux_Pos : io_rsp_pad_data_152                  : Meas Value : 0.289165 V
Continuity_Mux_Pos : io_rsp_pad_data_135                  : Meas Value : 0.286432 V
Continuity_Mux_Pos : io_rsp_pad_data_180                  : Meas Value : 0.287229 V
Continuity_Mux_Pos : io_rsp_pad_data_214                  : Meas Value : 0.287229 V
Continuity_Mux_Pos : io_rsp_pad_data_66                   : Meas Value : 0.28666 V
Continuity_Mux_Pos : io_rsp_pad_data_158                  : Meas Value : 0.289677 V
Continuity_Mux_Pos : io_rsp_pad_data_219                  : Meas Value : 0.286375 V
Continuity_Mux_Pos : io_rsp_pad_data_123                  : Meas Value : 0.286033 V
Continuity_Mux_Pos : io_rsp_pad_data_213                  : Meas Value : 0.287514 V
Continuity_Mux_Pos : io_rsp_pad_data_134                  : Meas Value : 0.286773 V
Continuity_Mux_Pos : io_rsp_pad_data_43                   : Meas Value : 0.285692 V
Continuity_Mux_Pos : io_rsp_pad_addr_3                    : Meas Value : 0.286375 V
Continuity_Mux_Pos : io_rsp_pad_data_145                  : Meas Value : 0.287514 V
Continuity_Mux_Pos : 2k_mux9                              : Meas Value : 0.200171 V

MUX_OUT number :	mux10_out
Continuity_Mux_Pos : io_rsp_pad_data_67                   : Meas Value : 0.286451 V
Continuity_Mux_Pos : io_rsp_pad_data_199                  : Meas Value : 0.2889 V
Continuity_Mux_Pos : io_rsp_pad_data_187                  : Meas Value : 0.287533 V
Continuity_Mux_Pos : io_rsp_pad_data_209                  : Meas Value : 0.286907 V
Continuity_Mux_Pos : io_rsp_pad_data_112                  : Meas Value : 0.288046 V
Continuity_Mux_Pos : io_rsp_pad_parity_1                  : Meas Value : 0.287533 V
Continuity_Mux_Pos : io_rsp_pad_data_78                   : Meas Value : 0.289128 V
Continuity_Mux_Pos : io_rsp_pad_data_156                  : Meas Value : 0.288672 V
Continuity_Mux_Pos : io_rsp_pad_data_230                  : Meas Value : 0.28759 V
Continuity_Mux_Pos : io_rsp_pad_parity_8                  : Meas Value : 0.289355 V
Continuity_Mux_Pos : io_rsp_pad_data_60                   : Meas Value : 0.288274 V
Continuity_Mux_Pos : io_rsp_pad_data_77                   : Meas Value : 0.289811 V
Continuity_Mux_Pos : io_rsp_pad_data_185                  : Meas Value : 0.286338 V
Continuity_Mux_Pos : io_rsp_pad_data_116                  : Meas Value : 0.288615 V
Continuity_Mux_Pos : io_rsp_pad_data_224                  : Meas Value : 0.287021 V
Continuity_Mux_Pos : io_rsp_pad_data_186                  : Meas Value : 0.286565 V
Continuity_Mux_Pos : io_rsp_pad_data_160                  : Meas Value : 0.285711 V
Continuity_Mux_Pos : io_rsp_pad_addr_19                   : Meas Value : 0.286736 V
Continuity_Mux_Pos : io_rsp_pad_data_84                   : Meas Value : 0.287021 V
Continuity_Mux_Pos : io_rsp_pad_data_79                   : Meas Value : 0.289469 V
Continuity_Mux_Pos : io_rsp_pad_data_191                  : Meas Value : 0.288217 V
Continuity_Mux_Pos : io_rsp_pad_data_231                  : Meas Value : 0.288103 V
Continuity_Mux_Pos : io_rsp_pad_data_71                   : Meas Value : 0.287021 V
Continuity_Mux_Pos : io_rsp_pad_data_106                  : Meas Value : 0.286622 V
Continuity_Mux_Pos : io_rsp_pad_addr_20                   : Meas Value : 0.287249 V
Continuity_Mux_Pos : io_rsp_pad_addr_25                   : Meas Value : 0.28685 V
Continuity_Mux_Pos : io_rsp_pad_data_157                  : Meas Value : 0.287989 V
Continuity_Mux_Pos : io_rsp_pad_data_197                  : Meas Value : 0.288786 V
Continuity_Mux_Pos : io_rsp_pad_data_70                   : Meas Value : 0.287875 V
Continuity_Mux_Pos : io_rsp_pad_data_59                   : Meas Value : 0.28759 V
Continuity_Mux_Pos : io_rsp_pad_data_37                   : Meas Value : 0.28833 V
Continuity_Mux_Pos : 2k_mux10                             : Meas Value : 0.1999 V

MUX_OUT number :	mux11_out
Continuity_Mux_Pos : io_rsp_pad_data_50                   : Meas Value : 0.287748 V
Continuity_Mux_Pos : io_rsp_pad_data_159                  : Meas Value : 0.289456 V
Continuity_Mux_Pos : io_rsp_pad_data_210                  : Meas Value : 0.287748 V
Continuity_Mux_Pos : io_rsp_pad_data_170                  : Meas Value : 0.287292 V
Continuity_Mux_Pos : io_rsp_pad_data_85                   : Meas Value : 0.287577 V
Continuity_Mux_Pos : io_rsp_pad_data_102                  : Meas Value : 0.286552 V
Continuity_Mux_Pos : io_rsp_pad_data_227                  : Meas Value : 0.287919 V
Continuity_Mux_Pos : io_rsp_pad_data_182                  : Meas Value : 0.28678 V
Continuity_Mux_Pos : io_rsp_pad_parity_5                  : Meas Value : 0.289058 V
Continuity_Mux_Pos : io_rsp_pad_data_150                  : Meas Value : 0.287349 V
Continuity_Mux_Pos : io_rsp_pad_data_149                  : Meas Value : 0.28809 V
Continuity_Mux_Pos : io_rsp_pad_data_109                  : Meas Value : 0.287577 V
Continuity_Mux_Pos : io_rsp_pad_data_36                   : Meas Value : 0.289114 V
Continuity_Mux_Pos : io_rsp_pad_data_75                   : Meas Value : 0.287805 V
Continuity_Mux_Pos : io_rsp_pad_data_237                  : Meas Value : 0.28957 V
Continuity_Mux_Pos : reserved_out_pad_o_4                 : Meas Value : 0.289798 V
Continuity_Mux_Pos : io_rsp_pad_data_113                  : Meas Value : 0.287008 V
Continuity_Mux_Pos : io_rsp_pad_data_218                  : Meas Value : 0.287406 V
Continuity_Mux_Pos : io_rsp_pad_data_193                  : Meas Value : 0.287805 V
Continuity_Mux_Pos : io_rsp_pad_data_226                  : Meas Value : 0.287463 V
Continuity_Mux_Pos : io_rsp_pad_data_99                   : Meas Value : 0.28752 V
Continuity_Mux_Pos : io_rsp_pad_data_69                   : Meas Value : 0.288203 V
Continuity_Mux_Pos : io_rsp_pad_data_61                   : Meas Value : 0.287976 V
Continuity_Mux_Pos : io_rsp_pad_data_220                  : Meas Value : 0.287179 V
Continuity_Mux_Pos : reserved_out_pad_o_10                : Meas Value : 0.288147 V
Continuity_Mux_Pos : io_rsp_pad_data_184                  : Meas Value : 0.288033 V
Continuity_Mux_Pos : io_rsp_pad_data_105                  : Meas Value : 0.288147 V
Continuity_Mux_Pos : io_rsp_pad_data_195                  : Meas Value : 0.289684 V
Continuity_Mux_Pos : io_rsp_pad_data_34                   : Meas Value : 0.288317 V
Continuity_Mux_Pos : io_rsp_pad_data_234                  : Meas Value : 0.288317 V
Continuity_Mux_Pos : io_rsp_pad_parity_6                  : Meas Value : 0.289342 V
Continuity_Mux_Pos : 2k_mux11                             : Meas Value : 0.199948 V

MUX_OUT number :	mux12_out
Continuity_Mux_Pos : io_rsp_pad_data_104                  : Meas Value : 0.286846 V
Continuity_Mux_Pos : io_rsp_pad_data_133                  : Meas Value : 0.287813 V
Continuity_Mux_Pos : io_rsp_pad_data_110                  : Meas Value : 0.288325 V
Continuity_Mux_Pos : io_rsp_pad_data_143                  : Meas Value : 0.288041 V
Continuity_Mux_Pos : io_rsp_pad_data_207                  : Meas Value : 0.28696 V
Continuity_Mux_Pos : io_rsp_pad_data_63                   : Meas Value : 0.286163 V
Continuity_Mux_Pos : io_rsp_pad_data_222                  : Meas Value : 0.286903 V
Continuity_Mux_Pos : io_rsp_pad_addr_29                   : Meas Value : 0.288212 V
Continuity_Mux_Pos : io_rsp_pad_addr_12                   : Meas Value : 0.286334 V
Continuity_Mux_Pos : io_rsp_pad_data_235                  : Meas Value : 0.288496 V
Continuity_Mux_Pos : io_rsp_pad_data_189                  : Meas Value : 0.287415 V
Continuity_Mux_Pos : io_rsp_pad_data_114                  : Meas Value : 0.288553 V
Continuity_Mux_Pos : io_rsp_pad_data_46                   : Meas Value : 0.287358 V
Continuity_Mux_Pos : io_rsp_pad_data_56                   : Meas Value : 0.287472 V
Continuity_Mux_Pos : io_rsp_pad_data_62                   : Meas Value : 0.287927 V
Continuity_Mux_Pos : io_rsp_pad_data_147                  : Meas Value : 0.287073 V
Continuity_Mux_Pos : io_rsp_pad_data_252                  : Meas Value : 0.286561 V
Continuity_Mux_Pos : io_rsp_pad_data_239                  : Meas Value : 0.289748 V
Continuity_Mux_Pos : io_rsp_pad_data_138                  : Meas Value : 0.287073 V
Continuity_Mux_Pos : io_rsp_pad_data_33                   : Meas Value : 0.287699 V
Continuity_Mux_Pos : io_rsp_pad_data_196                  : Meas Value : 0.289464 V
Continuity_Mux_Pos : io_rsp_pad_data_247                  : Meas Value : 0.287016 V
Continuity_Mux_Pos : io_rsp_pad_data_215                  : Meas Value : 0.286732 V
Continuity_Mux_Pos : io_rsp_pad_addr_27                   : Meas Value : 0.288269 V
Continuity_Mux_Pos : io_rsp_pad_data_97                   : Meas Value : 0.287756 V
Continuity_Mux_Pos : io_rsp_pad_data_137                  : Meas Value : 0.28622 V
Continuity_Mux_Pos : io_rsp_pad_data_132                  : Meas Value : 0.287358 V
Continuity_Mux_Pos : io_rsp_pad_data_192                  : Meas Value : 0.287927 V
Continuity_Mux_Pos : io_rsp_pad_data_103                  : Meas Value : 0.287301 V
Continuity_Mux_Pos : io_rsp_pad_addr_23                   : Meas Value : 0.287415 V
Continuity_Mux_Pos : io_rsp_pad_addr_24                   : Meas Value : 0.287756 V
Continuity_Mux_Pos : 2k_mux12                             : Meas Value : 0.200458 V

MUX_OUT number :	mux13_out
Continuity_Mux_Pos : io_rsp_pad_addr_9                    : Meas Value : 0.286966 V
Continuity_Mux_Pos : io_rsp_pad_data_38                   : Meas Value : 0.289641 V
Continuity_Mux_Pos : io_rsp_pad_data_130                  : Meas Value : 0.287991 V
Continuity_Mux_Pos : io_rsp_pad_data_211                  : Meas Value : 0.287535 V
Continuity_Mux_Pos : io_rsp_pad_data_253                  : Meas Value : 0.287023 V
Continuity_Mux_Pos : io_rsp_pad_data_178                  : Meas Value : 0.287592 V
Continuity_Mux_Pos : io_rsp_pad_addr_13                   : Meas Value : 0.288047 V
Continuity_Mux_Pos : io_rsp_pad_data_54                   : Meas Value : 0.288787 V
Continuity_Mux_Pos : io_rsp_pad_data_194                  : Meas Value : 0.288104 V
Continuity_Mux_Pos : io_rsp_pad_data_81                   : Meas Value : 0.287023 V
Continuity_Mux_Pos : io_rsp_pad_data_58                   : Meas Value : 0.287308 V
Continuity_Mux_Pos : io_rsp_pad_data_117                  : Meas Value : 0.287934 V
Continuity_Mux_Pos : io_rsp_pad_data_255                  : Meas Value : 0.286682 V
Continuity_Mux_Pos : io_rsp_pad_data_120                  : Meas Value : 0.287706 V
Continuity_Mux_Pos : io_rsp_pad_data_119                  : Meas Value : 0.289413 V
Continuity_Mux_Pos : io_rsp_pad_addr_16                   : Meas Value : 0.288047 V
Continuity_Mux_Pos : io_rsp_pad_data_95                   : Meas Value : 0.286966 V
Continuity_Mux_Pos : io_rsp_pad_data_233                  : Meas Value : 0.288104 V
Continuity_Mux_Pos : io_rsp_pad_data_73                   : Meas Value : 0.288446 V
Continuity_Mux_Pos : io_rsp_pad_data_108                  : Meas Value : 0.287535 V
Continuity_Mux_Pos : io_rsp_pad_parity_9                  : Meas Value : 0.289812 V
Continuity_Mux_Pos : io_rsp_pad_addr_17                   : Meas Value : 0.287649 V
Continuity_Mux_Pos : io_rsp_pad_data_216                  : Meas Value : 0.28708 V
Continuity_Mux_Pos : io_rsp_pad_addr_6                    : Meas Value : 0.287308 V
Continuity_Mux_Pos : io_rsp_pad_addr_28                   : Meas Value : 0.287592 V
Continuity_Mux_Pos : io_rsp_pad_data_177                  : Meas Value : 0.287137 V
Continuity_Mux_Pos : io_rsp_pad_data_229                  : Meas Value : 0.288047 V
Continuity_Mux_Pos : io_rsp_pad_data_251                  : Meas Value : 0.286795 V
Continuity_Mux_Pos : io_rsp_pad_data_176                  : Meas Value : 0.287194 V
Continuity_Mux_Pos : io_rsp_pad_data_35                   : Meas Value : 0.288844 V
Continuity_Mux_Pos : io_rsp_pad_data_142                  : Meas Value : 0.285942 V
Continuity_Mux_Pos : 2k_mux13                             : Meas Value : 0.200064 V

MUX_OUT number :	mux14_out
Continuity_Mux_Pos : io_rsp_pad_data_44                   : Meas Value : 0.287649 V
Continuity_Mux_Pos : io_rsp_pad_data_122                  : Meas Value : 0.28708 V
Continuity_Mux_Pos : io_rsp_pad_data_202                  : Meas Value : 0.286568 V
Continuity_Mux_Pos : io_rsp_pad_data_82                   : Meas Value : 0.286625 V
Continuity_Mux_Pos : io_rsp_pad_data_72                   : Meas Value : 0.288389 V
Continuity_Mux_Pos : io_rsp_pad_data_53                   : Meas Value : 0.287763 V
Continuity_Mux_Pos : io_rsp_pad_data_115                  : Meas Value : 0.288218 V
Continuity_Mux_Pos : io_rsp_pad_data_155                  : Meas Value : 0.288503 V
Continuity_Mux_Pos : reserved_out_pad_o_11                : Meas Value : 0.288617 V
Continuity_Mux_Pos : io_rsp_pad_data_76                   : Meas Value : 0.289584 V
Continuity_Mux_Pos : io_rsp_pad_data_225                  : Meas Value : 0.287364 V
Continuity_Mux_Pos : io_rsp_pad_data_111                  : Meas Value : 0.287421 V
Continuity_Mux_Pos : io_rsp_pad_data_126                  : Meas Value : 0.287478 V
Continuity_Mux_Pos : io_rsp_pad_data_87                   : Meas Value : 0.286966 V
Continuity_Mux_Pos : io_rsp_pad_addr_4                    : Meas Value : 0.286169 V
Continuity_Mux_Pos : io_rsp_pad_data_205                  : Meas Value : 0.287023 V
Continuity_Mux_Pos : io_rsp_pad_data_243                  : Meas Value : 0.287421 V
Continuity_Mux_Pos : io_rsp_pad_data_40                   : Meas Value : 0.286852 V
Continuity_Mux_Pos : io_rsp_pad_data_167                  : Meas Value : 0.286966 V
Continuity_Mux_Pos : io_rsp_pad_data_171                  : Meas Value : 0.287478 V
Continuity_Mux_Pos : io_rsp_pad_data_249                  : Meas Value : 0.288104 V
Continuity_Mux_Pos : io_rsp_pad_data_92                   : Meas Value : 0.288389 V
Continuity_Mux_Pos : io_rsp_pad_data_49                   : Meas Value : 0.288104 V
Continuity_Mux_Pos : io_rsp_pad_data_172                  : Meas Value : 0.287592 V
Continuity_Mux_Pos : reserved_out_pad_o_8                 : Meas Value : 0.288161 V
Continuity_Mux_Pos : io_rsp_pad_data_245                  : Meas Value : 0.286909 V
Continuity_Mux_Pos : io_rsp_pad_data_208                  : Meas Value : 0.288047 V
Continuity_Mux_Pos : io_rsp_pad_data_166                  : Meas Value : 0.28708 V
Continuity_Mux_Pos : io_rsp_pad_data_165                  : Meas Value : 0.286682 V
Continuity_Mux_Pos : io_rsp_pad_addr_10                   : Meas Value : 0.287535 V
Continuity_Mux_Pos : io_rsp_pad_addr_0                    : Meas Value : 0.287137 V
Continuity_Mux_Pos : 2k_mux14                             : Meas Value : 0.200121 V

MUX_OUT number :	mux15_out
Continuity_Mux_Pos : io_rsp_pad_addr_22                   : Meas Value : 0.287137 V
Continuity_Mux_Pos : io_rsp_pad_data_100                  : Meas Value : 0.28708 V
Continuity_Mux_Pos : io_rsp_pad_data_223                  : Meas Value : 0.287364 V
Continuity_Mux_Pos : reserved_out_pad_o_15                : Meas Value : 0.287478 V
Continuity_Mux_Pos : io_rsp_pad_data_131                  : Meas Value : 0.287649 V
Continuity_Mux_Pos : io_rsp_pad_data_179                  : Meas Value : 0.286682 V
Continuity_Mux_Pos : io_rsp_pad_data_98                   : Meas Value : 0.286397 V
Continuity_Mux_Pos : io_rsp_pad_addr_26                   : Meas Value : 0.287421 V
Continuity_Mux_Pos : io_rsp_pad_data_201                  : Meas Value : 0.286738 V
Continuity_Mux_Pos : io_rsp_pad_data_232                  : Meas Value : 0.288104 V
Continuity_Mux_Pos : io_rsp_pad_data_107                  : Meas Value : 0.288389 V
Continuity_Mux_Pos : reserved_out_pad_o_12                : Meas Value : 0.287763 V
Continuity_Mux_Pos : io_rsp_pad_data_240                  : Meas Value : 0.286909 V
Continuity_Mux_Pos : io_rsp_pad_data_121                  : Meas Value : 0.286568 V
Continuity_Mux_Pos : io_rsp_pad_data_161                  : Meas Value : 0.287194 V
Continuity_Mux_Pos : io_rsp_pad_data_80                   : Meas Value : 0.286909 V
Continuity_Mux_Pos : io_rsp_pad_parity_0                  : Meas Value : 0.287251 V
Continuity_Mux_Pos : io_rsp_pad_data_91                   : Meas Value : 0.288446 V
Continuity_Mux_Pos : io_rsp_pad_data_64                   : Meas Value : 0.286454 V
Continuity_Mux_Pos : io_rsp_pad_data_148                  : Meas Value : 0.288161 V
Continuity_Mux_Pos : reserved_out_pad_o_6                 : Meas Value : 0.288958 V
Continuity_Mux_Pos : reserved_out_pad_o_9                 : Meas Value : 0.288104 V
Continuity_Mux_Pos : reserved_out_pad_o_14                : Meas Value : 0.288673 V
Continuity_Mux_Pos : io_rsp_pad_data_190                  : Meas Value : 0.287991 V
Continuity_Mux_Pos : io_rsp_pad_data_246                  : Meas Value : 0.287251 V
Continuity_Mux_Pos : io_rsp_pad_data_254                  : Meas Value : 0.287991 V
Continuity_Mux_Pos : io_rsp_pad_data_144                  : Meas Value : 0.287194 V
Continuity_Mux_Pos : io_rsp_pad_data_74                   : Meas Value : 0.28856 V
Continuity_Mux_Pos : io_rsp_pad_data_163                  : Meas Value : 0.286795 V
Continuity_Mux_Pos : io_rsp_pad_addr_5                    : Meas Value : 0.287535 V
Continuity_Mux_Pos : io_rsp_pad_data_47                   : Meas Value : 0.287194 V
Continuity_Mux_Pos : 2k_mux15                             : Meas Value : 0.200291 V

MUX_OUT number :	mux16_out
Continuity_Mux_Pos : io_rsp_pad_data_250                  : Meas Value : 0.287086 V
Continuity_Mux_Pos : io_rsp_pad_data_136                  : Meas Value : 0.287599 V
Continuity_Mux_Pos : io_rsp_pad_data_93                   : Meas Value : 0.287599 V
Continuity_Mux_Pos : io_rsp_pad_data_175                  : Meas Value : 0.286802 V
Continuity_Mux_Pos : io_rsp_pad_data_51                   : Meas Value : 0.287314 V
Continuity_Mux_Pos : io_rsp_pad_data_221                  : Meas Value : 0.286574 V
Continuity_Mux_Pos : io_rsp_pad_data_212                  : Meas Value : 0.288168 V
Continuity_Mux_Pos : io_rsp_pad_addr_14                   : Meas Value : 0.288225 V
Continuity_Mux_Pos : io_rsp_pad_data_183                  : Meas Value : 0.288054 V
Continuity_Mux_Pos : io_rsp_pad_data_68                   : Meas Value : 0.286916 V
Continuity_Mux_Pos : io_rsp_pad_data_146                  : Meas Value : 0.287485 V
Continuity_Mux_Pos : reserved_out_pad_o_2                 : Meas Value : 0.289591 V
Continuity_Mux_Pos : io_rsp_pad_data_52                   : Meas Value : 0.287997 V
Continuity_Mux_Pos : io_rsp_pad_data_174                  : Meas Value : 0.2872 V
Continuity_Mux_Pos : io_rsp_pad_data_55                   : Meas Value : 0.287997 V
Continuity_Mux_Pos : io_rsp_pad_parity_4                  : Meas Value : 0.287485 V
Continuity_Mux_Pos : io_rsp_pad_data_57                   : Meas Value : 0.287257 V
Continuity_Mux_Pos : io_rsp_pad_data_127                  : Meas Value : 0.287371 V
Continuity_Mux_Pos : io_rsp_pad_data_164                  : Meas Value : 0.288111 V
Continuity_Mux_Pos : io_rsp_pad_data_86                   : Meas Value : 0.287314 V
Continuity_Mux_Pos : io_rsp_pad_data_217                  : Meas Value : 0.287656 V
Continuity_Mux_Pos : io_rsp_pad_data_48                   : Meas Value : 0.286802 V
Continuity_Mux_Pos : io_rsp_pad_parity_2                  : Meas Value : 0.287769 V
Continuity_Mux_Pos : io_rsp_pad_data_181                  : Meas Value : 0.28629 V
Continuity_Mux_Pos : io_rsp_pad_data_236                  : Meas Value : 0.288225 V
Continuity_Mux_Pos : io_rsp_pad_addr_11                   : Meas Value : 0.287599 V
Continuity_Mux_Pos : reserved_out_pad_o_5                 : Meas Value : 0.288168 V
Continuity_Mux_Pos : io_rsp_pad_data_168                  : Meas Value : 0.287542 V
Continuity_Mux_Pos : reserved_out_pad_o_16                : Meas Value : 0.286233 V
Continuity_Mux_Pos : io_rsp_pad_data_140                  : Meas Value : 0.286517 V
Continuity_Mux_Pos : io_rsp_pad_data_96                   : Meas Value : 0.287257 V
Continuity_Mux_Pos : 2k_mux16                             : Meas Value : 0.20041 V

MUX_OUT number :	mux17_out
Continuity_Mux_Pos : io_rsp_pad_data_162                  : Meas Value : 0.285992 V
Continuity_Mux_Pos : io_rsp_pad_data_206                  : Meas Value : 0.286049 V
Continuity_Mux_Pos : io_rsp_pad_data_45                   : Meas Value : 0.286675 V
Continuity_Mux_Pos : io_rsp_pad_data_244                  : Meas Value : 0.286903 V
Continuity_Mux_Pos : io_rsp_pad_data_200                  : Meas Value : 0.286334 V
Continuity_Mux_Pos : io_rsp_pad_data_125                  : Meas Value : 0.287642 V
Continuity_Mux_Pos : io_rsp_pad_data_241                  : Meas Value : 0.287529 V
Continuity_Mux_Pos : io_rsp_pad_data_203                  : Meas Value : 0.286675 V
Continuity_Mux_Pos : reserved_out_pad_o_13                : Meas Value : 0.287358 V
Continuity_Mux_Pos : io_rsp_pad_data_228                  : Meas Value : 0.287472 V
Continuity_Mux_Pos : io_rsp_pad_data_188                  : Meas Value : 0.288667 V
Continuity_Mux_Pos : io_rsp_pad_parity_3                  : Meas Value : 0.288724 V
Continuity_Mux_Pos : io_rsp_pad_data_41                   : Meas Value : 0.287244 V
Continuity_Mux_Pos : io_rsp_pad_addr_1                    : Meas Value : 0.286561 V
Continuity_Mux_Pos : io_rsp_pad_data_83                   : Meas Value : 0.286675 V
Continuity_Mux_Pos : io_rsp_pad_addr_18                   : Meas Value : 0.287415 V
Continuity_Mux_Pos : io_rsp_pad_data_89                   : Meas Value : 0.287586 V
Continuity_Mux_Pos : io_rsp_pad_data_42                   : Meas Value : 0.287016 V
Continuity_Mux_Pos : io_rsp_pad_data_124                  : Meas Value : 0.28622 V
Continuity_Mux_Pos : io_rsp_pad_data_128                  : Meas Value : 0.287472 V
Continuity_Mux_Pos : io_rsp_pad_addr_8                    : Meas Value : 0.287016 V
Continuity_Mux_Pos : reserved_out_pad_o_3                 : Meas Value : 0.288155 V
Continuity_Mux_Pos : io_rsp_pad_data_39                   : Meas Value : 0.289577 V
Continuity_Mux_Pos : io_rsp_pad_data_153                  : Meas Value : 0.287358 V
Continuity_Mux_Pos : reserved_out_pad_o_7                 : Meas Value : 0.288212 V
Continuity_Mux_Pos : io_rsp_pad_data_242                  : Meas Value : 0.28622 V
Continuity_Mux_Pos : io_rsp_pad_addr_7                    : Meas Value : 0.286561 V
Continuity_Mux_Pos : io_rsp_pad_data_90                   : Meas Value : 0.287472 V
Continuity_Mux_Pos : io_rsp_pad_addr_2                    : Meas Value : 0.286732 V
Continuity_Mux_Pos : io_rsp_pad_data_198                  : Meas Value : 0.289122 V
Continuity_Mux_Pos : io_rsp_pad_data_154                  : Meas Value : 0.289179 V
Continuity_Mux_Pos : 2k_mux17                             : Meas Value : 0.20023 V

-----------------------------------------------
TOTAL NUMBER OF FAILING PINS ==== 0
-----------------------------------------------
All DPS connected
All DPS disconnected


Continuity_Mux_Neg Datalog : 

MUX_OUT number :	mux1_out
Continuity_Mux_Neg : io_req_pad_data_250                  : Meas Value : -0.748182 V
Continuity_Mux_Neg : io_req_pad_data_174                  : Meas Value : -0.748296 V
Continuity_Mux_Neg : io_req_pad_data_200                  : Meas Value : -0.748182 V
Continuity_Mux_Neg : io_req_pad_data_40                   : Meas Value : -0.748068 V
Continuity_Mux_Neg : io_req_pad_data_52                   : Meas Value : -0.748182 V
Continuity_Mux_Neg : io_req_pad_data_56                   : Meas Value : -0.748068 V
Continuity_Mux_Neg : io_req_pad_data_202                  : Meas Value : -0.748296 V
Continuity_Mux_Neg : io_req_pad_data_161                  : Meas Value : -0.747954 V
Continuity_Mux_Neg : io_req_pad_data_42                   : Meas Value : -0.748296 V
Continuity_Mux_Neg : io_req_pad_data_81                   : Meas Value : -0.748011 V
Continuity_Mux_Neg : io_req_pad_data_47                   : Meas Value : -0.74841 V
Continuity_Mux_Neg : io_req_pad_data_87                   : Meas Value : -0.74841 V
Continuity_Mux_Neg : io_req_pad_data_122                  : Meas Value : -0.748125 V
Continuity_Mux_Neg : io_req_pad_data_131                  : Meas Value : -0.748068 V
Continuity_Mux_Neg : io_req_pad_data_92                   : Meas Value : -0.747954 V
Continuity_Mux_Neg : io_req_pad_data_248                  : Meas Value : -0.748011 V
Continuity_Mux_Neg : io_req_pad_data_184                  : Meas Value : -0.748239 V
Continuity_Mux_Neg : io_req_pad_data_103                  : Meas Value : -0.748239 V
Continuity_Mux_Neg : io_req_pad_data_195                  : Meas Value : -0.748011 V
Continuity_Mux_Neg : io_req_pad_data_119                  : Meas Value : -0.748011 V
Continuity_Mux_Neg : io_req_pad_data_172                  : Meas Value : -0.748068 V
Continuity_Mux_Neg : io_req_pad_data_123                  : Meas Value : -0.748125 V
Continuity_Mux_Neg : io_req_pad_data_168                  : Meas Value : -0.748068 V
Continuity_Mux_Neg : io_req_pad_data_44                   : Meas Value : -0.748239 V
Continuity_Mux_Neg : io_req_pad_data_160                  : Meas Value : -0.748353 V
Continuity_Mux_Neg : io_req_pad_data_89                   : Meas Value : -0.748125 V
Continuity_Mux_Neg : io_req_pad_data_213                  : Meas Value : -0.748011 V
Continuity_Mux_Neg : io_req_pad_data_249                  : Meas Value : -0.748239 V
Continuity_Mux_Neg : io_req_pad_data_204                  : Meas Value : -0.748125 V
Continuity_Mux_Neg : io_req_pad_data_48                   : Meas Value : -0.748125 V
Continuity_Mux_Neg : io_req_pad_data_163                  : Meas Value : -0.748182 V
Continuity_Mux_Neg : 2k_mux1                              : Meas Value : -0.199732 V

MUX_OUT number :	mux2_out
Continuity_Mux_Neg : io_req_pad_data_69                   : Meas Value : -0.748068 V
Continuity_Mux_Neg : io_req_pad_data_121                  : Meas Value : -0.747954 V
Continuity_Mux_Neg : io_req_pad_data_144                  : Meas Value : -0.748125 V
Continuity_Mux_Neg : io_req_pad_data_46                   : Meas Value : -0.748239 V
Continuity_Mux_Neg : io_req_pad_data_155                  : Meas Value : -0.748011 V
Continuity_Mux_Neg : io_req_pad_data_126                  : Meas Value : -0.748239 V
Continuity_Mux_Neg : io_req_pad_data_178                  : Meas Value : -0.748125 V
Continuity_Mux_Neg : io_req_pad_data_162                  : Meas Value : -0.748011 V
Continuity_Mux_Neg : io_req_pad_data_36                   : Meas Value : -0.748068 V
Continuity_Mux_Neg : io_req_pad_data_208                  : Meas Value : -0.748182 V
Continuity_Mux_Neg : io_req_pad_data_115                  : Meas Value : -0.747897 V
Continuity_Mux_Neg : io_req_pad_data_59                   : Meas Value : -0.747954 V
Continuity_Mux_Neg : io_req_pad_data_88                   : Meas Value : -0.748239 V
Continuity_Mux_Neg : io_req_pad_data_243                  : Meas Value : -0.747897 V
Continuity_Mux_Neg : io_req_pad_data_176                  : Meas Value : -0.747897 V
Continuity_Mux_Neg : io_req_pad_data_203                  : Meas Value : -0.748125 V
Continuity_Mux_Neg : io_req_pad_data_166                  : Meas Value : -0.748182 V
Continuity_Mux_Neg : io_req_pad_data_51                   : Meas Value : -0.748068 V
Continuity_Mux_Neg : io_req_pad_data_127                  : Meas Value : -0.748068 V
Continuity_Mux_Neg : io_req_pad_data_207                  : Meas Value : -0.747897 V
Continuity_Mux_Neg : io_req_pad_data_90                   : Meas Value : -0.747897 V
Continuity_Mux_Neg : io_req_pad_data_84                   : Meas Value : -0.748296 V
Continuity_Mux_Neg : io_req_pad_data_83                   : Meas Value : -0.747954 V
Continuity_Mux_Neg : io_req_pad_data_244                  : Meas Value : -0.748239 V
Continuity_Mux_Neg : io_req_pad_data_93                   : Meas Value : -0.748125 V
Continuity_Mux_Neg : io_req_pad_data_110                  : Meas Value : -0.748011 V
Continuity_Mux_Neg : io_req_pad_data_129                  : Meas Value : -0.748239 V
Continuity_Mux_Neg : io_req_pad_data_224                  : Meas Value : -0.747954 V
Continuity_Mux_Neg : io_req_pad_data_132                  : Meas Value : -0.747897 V
Continuity_Mux_Neg : io_req_pad_data_57                   : Meas Value : -0.747783 V
Continuity_Mux_Neg : io_req_pad_data_120                  : Meas Value : -0.748068 V
Continuity_Mux_Neg : 2k_mux2                              : Meas Value : -0.19939 V

MUX_OUT number :	mux3_out
Continuity_Mux_Neg : io_req_pad_data_239                  : Meas Value : -0.748007 V
Continuity_Mux_Neg : io_req_pad_data_191                  : Meas Value : -0.747893 V
Continuity_Mux_Neg : io_req_pad_data_220                  : Meas Value : -0.74795 V
Continuity_Mux_Neg : io_req_pad_parity_1                  : Meas Value : -0.747779 V
Continuity_Mux_Neg : io_req_pad_data_108                  : Meas Value : -0.747779 V
Continuity_Mux_Neg : io_req_pad_data_254                  : Meas Value : -0.74795 V
Continuity_Mux_Neg : io_req_pad_data_79                   : Meas Value : -0.747893 V
Continuity_Mux_Neg : io_req_pad_parity_0                  : Meas Value : -0.747779 V
Continuity_Mux_Neg : io_req_pad_data_97                   : Meas Value : -0.747836 V
Continuity_Mux_Neg : io_req_pad_data_99                   : Meas Value : -0.748007 V
Continuity_Mux_Neg : io_req_pad_data_212                  : Meas Value : -0.74795 V
Continuity_Mux_Neg : io_req_pad_data_253                  : Meas Value : -0.748064 V
Continuity_Mux_Neg : io_req_pad_data_216                  : Meas Value : -0.74795 V
Continuity_Mux_Neg : io_req_pad_data_227                  : Meas Value : -0.747836 V
Continuity_Mux_Neg : io_req_pad_data_62                   : Meas Value : -0.747893 V
Continuity_Mux_Neg : io_req_pad_data_148                  : Meas Value : -0.74795 V
Continuity_Mux_Neg : io_req_pad_data_180                  : Meas Value : -0.747893 V
Continuity_Mux_Neg : io_req_pad_data_219                  : Meas Value : -0.747551 V
Continuity_Mux_Neg : io_req_pad_data_165                  : Meas Value : -0.748064 V
Continuity_Mux_Neg : io_req_pad_data_240                  : Meas Value : -0.747836 V
Continuity_Mux_Neg : io_req_pad_data_80                   : Meas Value : -0.747893 V
Continuity_Mux_Neg : io_req_pad_data_125                  : Meas Value : -0.747836 V
Continuity_Mux_Neg : io_req_pad_data_138                  : Meas Value : -0.747836 V
Continuity_Mux_Neg : io_req_pad_data_53                   : Meas Value : -0.747893 V
Continuity_Mux_Neg : io_req_pad_data_43                   : Meas Value : -0.748007 V
Continuity_Mux_Neg : io_req_pad_data_167                  : Meas Value : -0.747893 V
Continuity_Mux_Neg : io_req_pad_data_241                  : Meas Value : -0.747893 V
Continuity_Mux_Neg : io_req_pad_data_251                  : Meas Value : -0.747836 V
Continuity_Mux_Neg : io_req_pad_data_199                  : Meas Value : -0.74795 V
Continuity_Mux_Neg : io_req_pad_data_153                  : Meas Value : -0.747836 V
Continuity_Mux_Neg : io_req_pad_data_38                   : Meas Value : -0.747893 V
Continuity_Mux_Neg : 2k_mux3                              : Meas Value : -0.199363 V

MUX_OUT number :	mux4_out
Continuity_Mux_Neg : io_req_pad_data_63                   : Meas Value : -0.747551 V
Continuity_Mux_Neg : io_req_pad_data_135                  : Meas Value : -0.74795 V
Continuity_Mux_Neg : reserved_in_pad_i_11                 : Meas Value : -0.747779 V
Continuity_Mux_Neg : io_req_pad_data_124                  : Meas Value : -0.747722 V
Continuity_Mux_Neg : io_req_pad_data_171                  : Meas Value : -0.74795 V
Continuity_Mux_Neg : io_req_pad_data_152                  : Meas Value : -0.747665 V
Continuity_Mux_Neg : io_req_pad_data_96                   : Meas Value : -0.748007 V
Continuity_Mux_Neg : io_req_pad_data_211                  : Meas Value : -0.748007 V
Continuity_Mux_Neg : reserved_in_pad_i_13                 : Meas Value : -0.747722 V
Continuity_Mux_Neg : io_req_pad_data_177                  : Meas Value : -0.747779 V
Continuity_Mux_Neg : io_req_pad_data_214                  : Meas Value : -0.747665 V
Continuity_Mux_Neg : io_req_pad_data_255                  : Meas Value : -0.747722 V
Continuity_Mux_Neg : io_req_pad_data_141                  : Meas Value : -0.747893 V
Continuity_Mux_Neg : io_req_pad_data_107                  : Meas Value : -0.747722 V
Continuity_Mux_Neg : reserved_in_pad_i_12                 : Meas Value : -0.747836 V
Continuity_Mux_Neg : io_req_pad_data_245                  : Meas Value : -0.748064 V
Continuity_Mux_Neg : io_req_pad_data_77                   : Meas Value : -0.747722 V
Continuity_Mux_Neg : io_req_pad_data_114                  : Meas Value : -0.747893 V
Continuity_Mux_Neg : io_req_pad_data_225                  : Meas Value : -0.747779 V
Continuity_Mux_Neg : io_req_pad_data_67                   : Meas Value : -0.747665 V
Continuity_Mux_Neg : io_req_pad_parity_3                  : Meas Value : -0.747836 V
Continuity_Mux_Neg : io_req_pad_data_238                  : Meas Value : -0.74795 V
Continuity_Mux_Neg : io_req_pad_data_237                  : Meas Value : -0.747779 V
Continuity_Mux_Neg : io_req_pad_data_73                   : Meas Value : -0.74795 V
Continuity_Mux_Neg : io_req_pad_data_252                  : Meas Value : -0.747893 V
Continuity_Mux_Neg : io_req_pad_data_234                  : Meas Value : -0.747893 V
Continuity_Mux_Neg : io_req_pad_data_137                  : Meas Value : -0.747836 V
Continuity_Mux_Neg : io_req_pad_data_142                  : Meas Value : -0.747722 V
Continuity_Mux_Neg : io_req_pad_data_118                  : Meas Value : -0.747893 V
Continuity_Mux_Neg : io_req_pad_data_232                  : Meas Value : -0.747665 V
Continuity_Mux_Neg : io_req_pad_data_187                  : Meas Value : -0.747893 V
Continuity_Mux_Neg : 2k_mux4                              : Meas Value : -0.199647 V

MUX_OUT number :	mux5_out
Continuity_Mux_Neg : io_req_pad_data_101                  : Meas Value : -0.747779 V
Continuity_Mux_Neg : io_req_pad_data_104                  : Meas Value : -0.747608 V
Continuity_Mux_Neg : io_req_pad_data_181                  : Meas Value : -0.747665 V
Continuity_Mux_Neg : io_req_pad_data_102                  : Meas Value : -0.747551 V
Continuity_Mux_Neg : io_req_pad_data_54                   : Meas Value : -0.747836 V
Continuity_Mux_Neg : io_req_pad_data_170                  : Meas Value : -0.747665 V
Continuity_Mux_Neg : io_req_pad_data_139                  : Meas Value : -0.747551 V
Continuity_Mux_Neg : io_req_pad_data_58                   : Meas Value : -0.747722 V
Continuity_Mux_Neg : io_req_pad_data_182                  : Meas Value : -0.747494 V
Continuity_Mux_Neg : io_req_pad_data_196                  : Meas Value : -0.747779 V
Continuity_Mux_Neg : io_req_pad_data_185                  : Meas Value : -0.747722 V
Continuity_Mux_Neg : io_req_pad_data_130                  : Meas Value : -0.748007 V
Continuity_Mux_Neg : io_req_pad_parity_7                  : Meas Value : -0.747893 V
Continuity_Mux_Neg : io_req_pad_data_231                  : Meas Value : -0.747893 V
Continuity_Mux_Neg : io_req_pad_data_60                   : Meas Value : -0.747779 V
Continuity_Mux_Neg : io_req_pad_data_117                  : Meas Value : -0.747893 V
Continuity_Mux_Neg : io_req_pad_data_82                   : Meas Value : -0.747665 V
Continuity_Mux_Neg : io_req_pad_data_41                   : Meas Value : -0.747665 V
Continuity_Mux_Neg : io_req_pad_data_140                  : Meas Value : -0.747608 V
Continuity_Mux_Neg : io_req_pad_data_201                  : Meas Value : -0.747779 V
Continuity_Mux_Neg : io_req_pad_data_85                   : Meas Value : -0.747836 V
Continuity_Mux_Neg : io_req_pad_data_55                   : Meas Value : -0.74795 V
Continuity_Mux_Neg : io_req_pad_data_45                   : Meas Value : -0.74795 V
Continuity_Mux_Neg : io_req_pad_data_175                  : Meas Value : -0.74795 V
Continuity_Mux_Neg : io_req_pad_data_218                  : Meas Value : -0.747779 V
Continuity_Mux_Neg : io_req_pad_data_94                   : Meas Value : -0.747779 V
Continuity_Mux_Neg : io_req_pad_data_134                  : Meas Value : -0.747665 V
Continuity_Mux_Neg : io_req_pad_data_209                  : Meas Value : -0.747779 V
Continuity_Mux_Neg : io_req_pad_parity_8                  : Meas Value : -0.747836 V
Continuity_Mux_Neg : io_req_pad_data_66                   : Meas Value : -0.747893 V
Continuity_Mux_Neg : io_req_pad_data_32                   : Meas Value : -0.747893 V
Continuity_Mux_Neg : 2k_mux5                              : Meas Value : -0.199477 V

MUX_OUT number :	mux6_out
Continuity_Mux_Neg : io_req_pad_data_33                   : Meas Value : -0.747608 V
Continuity_Mux_Neg : io_req_pad_data_197                  : Meas Value : -0.747665 V
Continuity_Mux_Neg : io_req_pad_data_154                  : Meas Value : -0.747608 V
Continuity_Mux_Neg : io_req_pad_data_235                  : Meas Value : -0.747665 V
Continuity_Mux_Neg : io_req_pad_data_186                  : Meas Value : -0.747437 V
Continuity_Mux_Neg : io_req_pad_data_109                  : Meas Value : -0.747665 V
Continuity_Mux_Neg : io_req_pad_data_143                  : Meas Value : -0.747437 V
Continuity_Mux_Neg : io_req_pad_data_145                  : Meas Value : -0.747608 V
Continuity_Mux_Neg : io_req_pad_data_100                  : Meas Value : -0.747665 V
Continuity_Mux_Neg : io_req_pad_parity_9                  : Meas Value : -0.747665 V
Continuity_Mux_Neg : io_req_pad_data_158                  : Meas Value : -0.747665 V
Continuity_Mux_Neg : io_req_pad_data_236                  : Meas Value : -0.747779 V
Continuity_Mux_Neg : io_req_pad_data_49                   : Meas Value : -0.747893 V
Continuity_Mux_Neg : reserved_in_pad_i_8                  : Meas Value : -0.747779 V
Continuity_Mux_Neg : io_req_pad_data_223                  : Meas Value : -0.747608 V
Continuity_Mux_Neg : io_req_pad_data_164                  : Meas Value : -0.748007 V
Continuity_Mux_Neg : io_req_pad_data_246                  : Meas Value : -0.74795 V
Continuity_Mux_Neg : io_req_pad_data_198                  : Meas Value : -0.747722 V
Continuity_Mux_Neg : io_req_pad_data_242                  : Meas Value : -0.747893 V
Continuity_Mux_Neg : io_rsp_pad_data_118                  : Meas Value : -0.28975 V
Continuity_Mux_Neg : io_req_pad_data_68                   : Meas Value : -0.747494 V
Continuity_Mux_Neg : io_req_pad_data_116                  : Meas Value : -0.747494 V
Continuity_Mux_Neg : io_req_pad_parity_2                  : Meas Value : -0.747608 V
Continuity_Mux_Neg : io_req_pad_data_233                  : Meas Value : -0.747437 V
Continuity_Mux_Neg : io_req_pad_data_149                  : Meas Value : -0.747665 V
Continuity_Mux_Neg : io_req_pad_data_221                  : Meas Value : -0.747722 V
Continuity_Mux_Neg : io_req_pad_data_78                   : Meas Value : -0.747836 V
Continuity_Mux_Neg : io_req_pad_data_105                  : Meas Value : -0.747494 V
Continuity_Mux_Neg : io_req_pad_data_183                  : Meas Value : -0.747665 V
Continuity_Mux_Neg : io_req_pad_data_222                  : Meas Value : -0.747494 V
Continuity_Mux_Neg : io_req_pad_data_64                   : Meas Value : -0.747551 V
Continuity_Mux_Neg : 2k_mux6                              : Meas Value : -0.199647 V

MUX_OUT number :	mux7_out
Continuity_Mux_Neg : reserved_in_pad_i_5                  : Meas Value : -0.747665 V
Continuity_Mux_Neg : io_req_pad_data_226                  : Meas Value : -0.747608 V
Continuity_Mux_Neg : io_req_pad_data_179                  : Meas Value : -0.747722 V
Continuity_Mux_Neg : reserved_in_pad_i_1                  : Meas Value : -0.747494 V
Continuity_Mux_Neg : reserved_in_pad_i_6                  : Meas Value : -0.747665 V
Continuity_Mux_Neg : io_req_pad_data_95                   : Meas Value : -0.747779 V
Continuity_Mux_Neg : io_req_pad_data_210                  : Meas Value : -0.747836 V
Continuity_Mux_Neg : io_req_pad_data_133                  : Meas Value : -0.747608 V
Continuity_Mux_Neg : io_req_pad_data_159                  : Meas Value : -0.747551 V
Continuity_Mux_Neg : io_req_pad_data_151                  : Meas Value : -0.747608 V
Continuity_Mux_Neg : io_req_pad_data_205                  : Meas Value : -0.747779 V
Continuity_Mux_Neg : reserved_in_pad_i_3                  : Meas Value : -0.747494 V
Continuity_Mux_Neg : io_req_pad_data_173                  : Meas Value : -0.747779 V
Continuity_Mux_Neg : reserved_in_pad_i_9                  : Meas Value : -0.747779 V
Continuity_Mux_Neg : io_req_pad_data_247                  : Meas Value : -0.74795 V
Continuity_Mux_Neg : io_req_pad_data_50                   : Meas Value : -0.747665 V
Continuity_Mux_Neg : io_req_pad_data_188                  : Meas Value : -0.747551 V
Continuity_Mux_Neg : reserved_in_pad_i_7                  : Meas Value : -0.747722 V
Continuity_Mux_Neg : io_req_pad_data_70                   : Meas Value : -0.747608 V
Continuity_Mux_Neg : io_req_pad_data_215                  : Meas Value : -0.747665 V
Continuity_Mux_Neg : reserved_in_pad_i_4                  : Meas Value : -0.747608 V
Continuity_Mux_Neg : io_req_pad_data_98                   : Meas Value : -0.747608 V
Continuity_Mux_Neg : io_req_pad_data_61                   : Meas Value : -0.747665 V
Continuity_Mux_Neg : reserved_in_pad_i_2                  : Meas Value : -0.747494 V
Continuity_Mux_Neg : io_req_pad_data_111                  : Meas Value : -0.747665 V
Continuity_Mux_Neg : io_req_pad_data_192                  : Meas Value : -0.747608 V
Continuity_Mux_Neg : io_req_pad_data_156                  : Meas Value : -0.747608 V
Continuity_Mux_Neg : io_req_pad_parity_5                  : Meas Value : -0.747494 V
Continuity_Mux_Neg : io_req_pad_data_146                  : Meas Value : -0.747665 V
Continuity_Mux_Neg : io_req_pad_data_71                   : Meas Value : -0.747722 V
Continuity_Mux_Neg : io_req_pad_parity_4                  : Meas Value : -0.747608 V
Continuity_Mux_Neg : 2k_mux7                              : Meas Value : -0.19959 V

MUX_OUT number :	mux8_out
Continuity_Mux_Neg : io_req_pad_data_194                  : Meas Value : -0.747551 V
Continuity_Mux_Neg : io_req_pad_data_113                  : Meas Value : -0.747551 V
Continuity_Mux_Neg : io_req_pad_data_75                   : Meas Value : -0.747437 V
Continuity_Mux_Neg : io_req_pad_data_74                   : Meas Value : -0.747608 V
Continuity_Mux_Neg : io_req_pad_data_35                   : Meas Value : -0.747551 V
Continuity_Mux_Neg : io_req_pad_data_112                  : Meas Value : -0.747494 V
Continuity_Mux_Neg : io_req_pad_data_228                  : Meas Value : -0.747551 V
Continuity_Mux_Neg : io_req_pad_data_230                  : Meas Value : -0.747608 V
Continuity_Mux_Neg : io_req_pad_data_37                   : Meas Value : -0.747608 V
Continuity_Mux_Neg : io_req_pad_data_229                  : Meas Value : -0.747494 V
Continuity_Mux_Neg : io_req_pad_parity_6                  : Meas Value : -0.747608 V
Continuity_Mux_Neg : io_req_pad_data_34                   : Meas Value : -0.747722 V
Continuity_Mux_Neg : io_req_pad_data_193                  : Meas Value : -0.747381 V
Continuity_Mux_Neg : io_req_pad_data_150                  : Meas Value : -0.747437 V
Continuity_Mux_Neg : io_req_pad_data_106                  : Meas Value : -0.747551 V
Continuity_Mux_Neg : io_req_pad_data_65                   : Meas Value : -0.747608 V
Continuity_Mux_Neg : io_req_pad_data_76                   : Meas Value : -0.747608 V
Continuity_Mux_Neg : io_req_pad_data_39                   : Meas Value : -0.747551 V
Continuity_Mux_Neg : io_req_pad_data_169                  : Meas Value : -0.747722 V
Continuity_Mux_Neg : io_req_pad_data_91                   : Meas Value : -0.747665 V
Continuity_Mux_Neg : io_req_pad_data_157                  : Meas Value : -0.747494 V
Continuity_Mux_Neg : io_req_pad_data_128                  : Meas Value : -0.747893 V
Continuity_Mux_Neg : io_req_pad_data_72                   : Meas Value : -0.747494 V
Continuity_Mux_Neg : reserved_in_pad_i_10                 : Meas Value : -0.747836 V
Continuity_Mux_Neg : io_req_pad_data_86                   : Meas Value : -0.74795 V
Continuity_Mux_Neg : io_req_pad_data_190                  : Meas Value : -0.747551 V
Continuity_Mux_Neg : io_req_pad_data_189                  : Meas Value : -0.747722 V
Continuity_Mux_Neg : io_req_pad_data_206                  : Meas Value : -0.747779 V
Continuity_Mux_Neg : io_req_pad_data_217                  : Meas Value : -0.747722 V
Continuity_Mux_Neg : io_req_pad_data_136                  : Meas Value : -0.747779 V
Continuity_Mux_Neg : io_req_pad_data_147                  : Meas Value : -0.747608 V
Continuity_Mux_Neg : 2k_mux8                              : Meas Value : -0.199875 V

MUX_OUT number :	mux9_out
Continuity_Mux_Neg : io_rsp_pad_addr_21                   : Meas Value : -0.286152 V
Continuity_Mux_Neg : io_rsp_pad_data_129                  : Meas Value : -0.287234 V
Continuity_Mux_Neg : io_rsp_pad_data_204                  : Meas Value : -0.286892 V
Continuity_Mux_Neg : io_rsp_pad_data_94                   : Meas Value : -0.286835 V
Continuity_Mux_Neg : io_rsp_pad_data_173                  : Meas Value : -0.2886 V
Continuity_Mux_Neg : io_rsp_pad_addr_15                   : Meas Value : -0.286721 V
Continuity_Mux_Neg : io_rsp_pad_data_248                  : Meas Value : -0.286778 V
Continuity_Mux_Neg : io_rsp_pad_data_88                   : Meas Value : -0.288031 V
Continuity_Mux_Neg : io_rsp_pad_data_65                   : Meas Value : -0.287063 V
Continuity_Mux_Neg : io_rsp_pad_data_238                  : Meas Value : -0.287405 V
Continuity_Mux_Neg : io_rsp_pad_data_32                   : Meas Value : -0.289227 V
Continuity_Mux_Neg : io_rsp_pad_data_151                  : Meas Value : -0.28917 V
Continuity_Mux_Neg : io_rsp_pad_data_139                  : Meas Value : -0.286551 V
Continuity_Mux_Neg : io_rsp_pad_parity_7                  : Meas Value : -0.288543 V
Continuity_Mux_Neg : io_rsp_pad_data_101                  : Meas Value : -0.288942 V
Continuity_Mux_Neg : reserved_out_pad_o_17                : Meas Value : -0.287177 V
Continuity_Mux_Neg : io_rsp_pad_data_141                  : Meas Value : -0.286949 V
Continuity_Mux_Neg : io_rsp_pad_data_169                  : Meas Value : -0.286835 V
Continuity_Mux_Neg : io_rsp_pad_data_152                  : Meas Value : -0.287519 V
Continuity_Mux_Neg : io_rsp_pad_data_135                  : Meas Value : -0.28712 V
Continuity_Mux_Neg : io_rsp_pad_data_180                  : Meas Value : -0.286835 V
Continuity_Mux_Neg : io_rsp_pad_data_214                  : Meas Value : -0.288259 V
Continuity_Mux_Neg : io_rsp_pad_data_66                   : Meas Value : -0.288259 V
Continuity_Mux_Neg : io_rsp_pad_data_158                  : Meas Value : -0.28786 V
Continuity_Mux_Neg : io_rsp_pad_data_219                  : Meas Value : -0.288373 V
Continuity_Mux_Neg : io_rsp_pad_data_123                  : Meas Value : -0.288373 V
Continuity_Mux_Neg : io_rsp_pad_data_213                  : Meas Value : -0.287348 V
Continuity_Mux_Neg : io_rsp_pad_data_134                  : Meas Value : -0.288031 V
Continuity_Mux_Neg : io_rsp_pad_data_43                   : Meas Value : -0.286949 V
Continuity_Mux_Neg : io_rsp_pad_addr_3                    : Meas Value : -0.287405 V
Continuity_Mux_Neg : io_rsp_pad_data_145                  : Meas Value : -0.286551 V
Continuity_Mux_Neg : 2k_mux9                              : Meas Value : -0.2 V

MUX_OUT number :	mux10_out
Continuity_Mux_Neg : io_rsp_pad_data_67                   : Meas Value : -0.287641 V
Continuity_Mux_Neg : io_rsp_pad_data_199                  : Meas Value : -0.286843 V
Continuity_Mux_Neg : io_rsp_pad_data_187                  : Meas Value : -0.286957 V
Continuity_Mux_Neg : io_rsp_pad_data_209                  : Meas Value : -0.287868 V
Continuity_Mux_Neg : io_rsp_pad_data_112                  : Meas Value : -0.287811 V
Continuity_Mux_Neg : io_rsp_pad_parity_1                  : Meas Value : -0.287868 V
Continuity_Mux_Neg : io_rsp_pad_data_78                   : Meas Value : -0.288438 V
Continuity_Mux_Neg : io_rsp_pad_data_156                  : Meas Value : -0.287299 V
Continuity_Mux_Neg : io_rsp_pad_data_230                  : Meas Value : -0.288039 V
Continuity_Mux_Neg : io_rsp_pad_parity_8                  : Meas Value : -0.287982 V
Continuity_Mux_Neg : io_rsp_pad_data_60                   : Meas Value : -0.288836 V
Continuity_Mux_Neg : io_rsp_pad_data_77                   : Meas Value : -0.288267 V
Continuity_Mux_Neg : io_rsp_pad_data_185                  : Meas Value : -0.288552 V
Continuity_Mux_Neg : io_rsp_pad_data_116                  : Meas Value : -0.288609 V
Continuity_Mux_Neg : io_rsp_pad_data_224                  : Meas Value : -0.288039 V
Continuity_Mux_Neg : io_rsp_pad_data_186                  : Meas Value : -0.289577 V
Continuity_Mux_Neg : io_rsp_pad_data_160                  : Meas Value : -0.286274 V
Continuity_Mux_Neg : io_rsp_pad_addr_19                   : Meas Value : -0.286957 V
Continuity_Mux_Neg : io_rsp_pad_data_84                   : Meas Value : -0.286274 V
Continuity_Mux_Neg : io_rsp_pad_data_79                   : Meas Value : -0.288153 V
Continuity_Mux_Neg : io_rsp_pad_data_191                  : Meas Value : -0.286957 V
Continuity_Mux_Neg : io_rsp_pad_data_231                  : Meas Value : -0.287584 V
Continuity_Mux_Neg : io_rsp_pad_data_71                   : Meas Value : -0.287698 V
Continuity_Mux_Neg : io_rsp_pad_data_106                  : Meas Value : -0.287641 V
Continuity_Mux_Neg : io_rsp_pad_addr_20                   : Meas Value : -0.288381 V
Continuity_Mux_Neg : io_rsp_pad_addr_25                   : Meas Value : -0.287527 V
Continuity_Mux_Neg : io_rsp_pad_data_157                  : Meas Value : -0.287811 V
Continuity_Mux_Neg : io_rsp_pad_data_197                  : Meas Value : -0.288381 V
Continuity_Mux_Neg : io_rsp_pad_data_70                   : Meas Value : -0.287584 V
Continuity_Mux_Neg : io_rsp_pad_data_59                   : Meas Value : -0.289292 V
Continuity_Mux_Neg : io_rsp_pad_data_37                   : Meas Value : -0.288438 V
Continuity_Mux_Neg : 2k_mux10                             : Meas Value : -0.199607 V

MUX_OUT number :	mux11_out
Continuity_Mux_Neg : io_rsp_pad_data_50                   : Meas Value : -0.288527 V
Continuity_Mux_Neg : io_rsp_pad_data_159                  : Meas Value : -0.288698 V
Continuity_Mux_Neg : io_rsp_pad_data_210                  : Meas Value : -0.287445 V
Continuity_Mux_Neg : io_rsp_pad_data_170                  : Meas Value : -0.287445 V
Continuity_Mux_Neg : io_rsp_pad_data_85                   : Meas Value : -0.287388 V
Continuity_Mux_Neg : io_rsp_pad_data_102                  : Meas Value : -0.289096 V
Continuity_Mux_Neg : io_rsp_pad_data_227                  : Meas Value : -0.287844 V
Continuity_Mux_Neg : io_rsp_pad_data_182                  : Meas Value : -0.288812 V
Continuity_Mux_Neg : io_rsp_pad_parity_5                  : Meas Value : -0.289267 V
Continuity_Mux_Neg : io_rsp_pad_data_150                  : Meas Value : -0.288242 V
Continuity_Mux_Neg : io_rsp_pad_data_149                  : Meas Value : -0.287844 V
Continuity_Mux_Neg : io_rsp_pad_data_109                  : Meas Value : -0.288072 V
Continuity_Mux_Neg : io_rsp_pad_data_36                   : Meas Value : -0.289381 V
Continuity_Mux_Neg : io_rsp_pad_data_75                   : Meas Value : -0.288983 V
Continuity_Mux_Neg : io_rsp_pad_data_237                  : Meas Value : -0.288015 V
Continuity_Mux_Neg : reserved_out_pad_o_4                 : Meas Value : -0.288242 V
Continuity_Mux_Neg : io_rsp_pad_data_113                  : Meas Value : -0.287616 V
Continuity_Mux_Neg : io_rsp_pad_data_218                  : Meas Value : -0.287673 V
Continuity_Mux_Neg : io_rsp_pad_data_193                  : Meas Value : -0.28773 V
Continuity_Mux_Neg : io_rsp_pad_data_226                  : Meas Value : -0.289552 V
Continuity_Mux_Neg : io_rsp_pad_data_99                   : Meas Value : -0.289267 V
Continuity_Mux_Neg : io_rsp_pad_data_69                   : Meas Value : -0.287502 V
Continuity_Mux_Neg : io_rsp_pad_data_61                   : Meas Value : -0.286306 V
Continuity_Mux_Neg : io_rsp_pad_data_220                  : Meas Value : -0.286876 V
Continuity_Mux_Neg : reserved_out_pad_o_10                : Meas Value : -0.287901 V
Continuity_Mux_Neg : io_rsp_pad_data_184                  : Meas Value : -0.288527 V
Continuity_Mux_Neg : io_rsp_pad_data_105                  : Meas Value : -0.289039 V
Continuity_Mux_Neg : io_rsp_pad_data_195                  : Meas Value : -0.287787 V
Continuity_Mux_Neg : io_rsp_pad_data_34                   : Meas Value : -0.288812 V
Continuity_Mux_Neg : io_rsp_pad_data_234                  : Meas Value : -0.287388 V
Continuity_Mux_Neg : io_rsp_pad_parity_6                  : Meas Value : -0.28847 V
Continuity_Mux_Neg : 2k_mux11                             : Meas Value : -0.199988 V

MUX_OUT number :	mux12_out
Continuity_Mux_Neg : io_rsp_pad_data_104                  : Meas Value : -0.287268 V
Continuity_Mux_Neg : io_rsp_pad_data_133                  : Meas Value : -0.288634 V
Continuity_Mux_Neg : io_rsp_pad_data_110                  : Meas Value : -0.287666 V
Continuity_Mux_Neg : io_rsp_pad_data_143                  : Meas Value : -0.286756 V
Continuity_Mux_Neg : io_rsp_pad_data_207                  : Meas Value : -0.285959 V
Continuity_Mux_Neg : io_rsp_pad_data_63                   : Meas Value : -0.286414 V
Continuity_Mux_Neg : io_rsp_pad_data_222                  : Meas Value : -0.287496 V
Continuity_Mux_Neg : io_rsp_pad_addr_29                   : Meas Value : -0.286983 V
Continuity_Mux_Neg : io_rsp_pad_addr_12                   : Meas Value : -0.286756 V
Continuity_Mux_Neg : io_rsp_pad_data_235                  : Meas Value : -0.286927 V
Continuity_Mux_Neg : io_rsp_pad_data_189                  : Meas Value : -0.285959 V
Continuity_Mux_Neg : io_rsp_pad_data_114                  : Meas Value : -0.287894 V
Continuity_Mux_Neg : io_rsp_pad_data_46                   : Meas Value : -0.28613 V
Continuity_Mux_Neg : io_rsp_pad_data_56                   : Meas Value : -0.289715 V
Continuity_Mux_Neg : io_rsp_pad_data_62                   : Meas Value : -0.288122 V
Continuity_Mux_Neg : io_rsp_pad_data_147                  : Meas Value : -0.287894 V
Continuity_Mux_Neg : io_rsp_pad_data_252                  : Meas Value : -0.287951 V
Continuity_Mux_Neg : io_rsp_pad_data_239                  : Meas Value : -0.287723 V
Continuity_Mux_Neg : io_rsp_pad_data_138                  : Meas Value : -0.288122 V
Continuity_Mux_Neg : io_rsp_pad_data_33                   : Meas Value : -0.288065 V
Continuity_Mux_Neg : io_rsp_pad_data_196                  : Meas Value : -0.287609 V
Continuity_Mux_Neg : io_rsp_pad_data_247                  : Meas Value : -0.286528 V
Continuity_Mux_Neg : io_rsp_pad_data_215                  : Meas Value : -0.287723 V
Continuity_Mux_Neg : io_rsp_pad_addr_27                   : Meas Value : -0.287439 V
Continuity_Mux_Neg : io_rsp_pad_data_97                   : Meas Value : -0.287666 V
Continuity_Mux_Neg : io_rsp_pad_data_137                  : Meas Value : -0.285959 V
Continuity_Mux_Neg : io_rsp_pad_data_132                  : Meas Value : -0.287325 V
Continuity_Mux_Neg : io_rsp_pad_data_192                  : Meas Value : -0.28778 V
Continuity_Mux_Neg : io_rsp_pad_data_103                  : Meas Value : -0.288918 V
Continuity_Mux_Neg : io_rsp_pad_addr_23                   : Meas Value : -0.286414 V
Continuity_Mux_Neg : io_rsp_pad_addr_24                   : Meas Value : -0.28926 V
Continuity_Mux_Neg : 2k_mux12                             : Meas Value : -0.199965 V

MUX_OUT number :	mux13_out
Continuity_Mux_Neg : io_rsp_pad_addr_9                    : Meas Value : -0.286528 V
Continuity_Mux_Neg : io_rsp_pad_data_38                   : Meas Value : -0.287666 V
Continuity_Mux_Neg : io_rsp_pad_data_130                  : Meas Value : -0.288918 V
Continuity_Mux_Neg : io_rsp_pad_data_211                  : Meas Value : -0.288748 V
Continuity_Mux_Neg : io_rsp_pad_data_253                  : Meas Value : -0.288008 V
Continuity_Mux_Neg : io_rsp_pad_data_178                  : Meas Value : -0.287496 V
Continuity_Mux_Neg : io_rsp_pad_addr_13                   : Meas Value : -0.288292 V
Continuity_Mux_Neg : io_rsp_pad_data_54                   : Meas Value : -0.287439 V
Continuity_Mux_Neg : io_rsp_pad_data_194                  : Meas Value : -0.28852 V
Continuity_Mux_Neg : io_rsp_pad_data_81                   : Meas Value : -0.285674 V
Continuity_Mux_Neg : io_rsp_pad_data_58                   : Meas Value : -0.288748 V
Continuity_Mux_Neg : io_rsp_pad_data_117                  : Meas Value : -0.288918 V
Continuity_Mux_Neg : io_rsp_pad_data_255                  : Meas Value : -0.287211 V
Continuity_Mux_Neg : io_rsp_pad_data_120                  : Meas Value : -0.286585 V
Continuity_Mux_Neg : io_rsp_pad_data_119                  : Meas Value : -0.287553 V
Continuity_Mux_Neg : io_rsp_pad_addr_16                   : Meas Value : -0.288065 V
Continuity_Mux_Neg : io_rsp_pad_data_95                   : Meas Value : -0.288292 V
Continuity_Mux_Neg : io_rsp_pad_data_233                  : Meas Value : -0.28687 V
Continuity_Mux_Neg : io_rsp_pad_data_73                   : Meas Value : -0.288179 V
Continuity_Mux_Neg : io_rsp_pad_data_108                  : Meas Value : -0.286756 V
Continuity_Mux_Neg : io_rsp_pad_parity_9                  : Meas Value : -0.287837 V
Continuity_Mux_Neg : io_rsp_pad_addr_17                   : Meas Value : -0.289715 V
Continuity_Mux_Neg : io_rsp_pad_data_216                  : Meas Value : -0.287268 V
Continuity_Mux_Neg : io_rsp_pad_addr_6                    : Meas Value : -0.287268 V
Continuity_Mux_Neg : io_rsp_pad_addr_28                   : Meas Value : -0.287211 V
Continuity_Mux_Neg : io_rsp_pad_data_177                  : Meas Value : -0.286927 V
Continuity_Mux_Neg : io_rsp_pad_data_229                  : Meas Value : -0.286983 V
Continuity_Mux_Neg : io_rsp_pad_data_251                  : Meas Value : -0.286927 V
Continuity_Mux_Neg : io_rsp_pad_data_176                  : Meas Value : -0.286642 V
Continuity_Mux_Neg : io_rsp_pad_data_35                   : Meas Value : -0.286699 V
Continuity_Mux_Neg : io_rsp_pad_data_142                  : Meas Value : -0.28687 V
Continuity_Mux_Neg : 2k_mux13                             : Meas Value : -0.199567 V

MUX_OUT number :	mux14_out
Continuity_Mux_Neg : io_rsp_pad_data_44                   : Meas Value : -0.28726 V
Continuity_Mux_Neg : io_rsp_pad_data_122                  : Meas Value : -0.287886 V
Continuity_Mux_Neg : io_rsp_pad_data_202                  : Meas Value : -0.287317 V
Continuity_Mux_Neg : io_rsp_pad_data_82                   : Meas Value : -0.287658 V
Continuity_Mux_Neg : io_rsp_pad_data_72                   : Meas Value : -0.289764 V
Continuity_Mux_Neg : io_rsp_pad_data_53                   : Meas Value : -0.286122 V
Continuity_Mux_Neg : io_rsp_pad_data_115                  : Meas Value : -0.289309 V
Continuity_Mux_Neg : io_rsp_pad_data_155                  : Meas Value : -0.288398 V
Continuity_Mux_Neg : reserved_out_pad_o_11                : Meas Value : -0.287374 V
Continuity_Mux_Neg : io_rsp_pad_data_76                   : Meas Value : -0.289309 V
Continuity_Mux_Neg : io_rsp_pad_data_225                  : Meas Value : -0.288569 V
Continuity_Mux_Neg : io_rsp_pad_data_111                  : Meas Value : -0.287089 V
Continuity_Mux_Neg : io_rsp_pad_data_126                  : Meas Value : -0.285382 V
Continuity_Mux_Neg : io_rsp_pad_data_87                   : Meas Value : -0.288284 V
Continuity_Mux_Neg : io_rsp_pad_addr_4                    : Meas Value : -0.287146 V
Continuity_Mux_Neg : io_rsp_pad_data_205                  : Meas Value : -0.288398 V
Continuity_Mux_Neg : io_rsp_pad_data_243                  : Meas Value : -0.287487 V
Continuity_Mux_Neg : io_rsp_pad_data_40                   : Meas Value : -0.287146 V
Continuity_Mux_Neg : io_rsp_pad_data_167                  : Meas Value : -0.287886 V
Continuity_Mux_Neg : io_rsp_pad_data_171                  : Meas Value : -0.288569 V
Continuity_Mux_Neg : io_rsp_pad_data_249                  : Meas Value : -0.28817 V
Continuity_Mux_Neg : io_rsp_pad_data_92                   : Meas Value : -0.288512 V
Continuity_Mux_Neg : io_rsp_pad_data_49                   : Meas Value : -0.288227 V
Continuity_Mux_Neg : io_rsp_pad_data_172                  : Meas Value : -0.289821 V
Continuity_Mux_Neg : reserved_out_pad_o_8                 : Meas Value : -0.286748 V
Continuity_Mux_Neg : io_rsp_pad_data_245                  : Meas Value : -0.28726 V
Continuity_Mux_Neg : io_rsp_pad_data_208                  : Meas Value : -0.28817 V
Continuity_Mux_Neg : io_rsp_pad_data_166                  : Meas Value : -0.286235 V
Continuity_Mux_Neg : io_rsp_pad_data_165                  : Meas Value : -0.287317 V
Continuity_Mux_Neg : io_rsp_pad_addr_10                   : Meas Value : -0.287886 V
Continuity_Mux_Neg : io_rsp_pad_addr_0                    : Meas Value : -0.285609 V
Continuity_Mux_Neg : 2k_mux14                             : Meas Value : -0.199447 V

MUX_OUT number :	mux15_out
Continuity_Mux_Neg : io_rsp_pad_addr_22                   : Meas Value : -0.287439 V
Continuity_Mux_Neg : io_rsp_pad_data_100                  : Meas Value : -0.288691 V
Continuity_Mux_Neg : io_rsp_pad_data_223                  : Meas Value : -0.288805 V
Continuity_Mux_Neg : reserved_out_pad_o_15                : Meas Value : -0.286301 V
Continuity_Mux_Neg : io_rsp_pad_data_131                  : Meas Value : -0.289601 V
Continuity_Mux_Neg : io_rsp_pad_data_179                  : Meas Value : -0.289886 V
Continuity_Mux_Neg : io_rsp_pad_data_98                   : Meas Value : -0.288577 V
Continuity_Mux_Neg : io_rsp_pad_addr_26                   : Meas Value : -0.288406 V
Continuity_Mux_Neg : io_rsp_pad_data_201                  : Meas Value : -0.285504 V
Continuity_Mux_Neg : io_rsp_pad_data_232                  : Meas Value : -0.288179 V
Continuity_Mux_Neg : io_rsp_pad_data_107                  : Meas Value : -0.288292 V
Continuity_Mux_Neg : reserved_out_pad_o_12                : Meas Value : -0.285561 V
Continuity_Mux_Neg : io_rsp_pad_data_240                  : Meas Value : -0.287268 V
Continuity_Mux_Neg : io_rsp_pad_data_121                  : Meas Value : -0.286983 V
Continuity_Mux_Neg : io_rsp_pad_data_161                  : Meas Value : -0.288008 V
Continuity_Mux_Neg : io_rsp_pad_data_80                   : Meas Value : -0.286301 V
Continuity_Mux_Neg : io_rsp_pad_parity_0                  : Meas Value : -0.287496 V
Continuity_Mux_Neg : io_rsp_pad_data_91                   : Meas Value : -0.287268 V
Continuity_Mux_Neg : io_rsp_pad_data_64                   : Meas Value : -0.288634 V
Continuity_Mux_Neg : io_rsp_pad_data_148                  : Meas Value : -0.288406 V
Continuity_Mux_Neg : reserved_out_pad_o_6                 : Meas Value : -0.287951 V
Continuity_Mux_Neg : reserved_out_pad_o_9                 : Meas Value : -0.286927 V
Continuity_Mux_Neg : reserved_out_pad_o_14                : Meas Value : -0.28687 V
Continuity_Mux_Neg : io_rsp_pad_data_190                  : Meas Value : -0.286983 V
Continuity_Mux_Neg : io_rsp_pad_data_246                  : Meas Value : -0.287609 V
Continuity_Mux_Neg : io_rsp_pad_data_254                  : Meas Value : -0.289886 V
Continuity_Mux_Neg : io_rsp_pad_data_144                  : Meas Value : -0.288918 V
Continuity_Mux_Neg : io_rsp_pad_data_74                   : Meas Value : -0.29 V
Continuity_Mux_Neg : io_rsp_pad_data_163                  : Meas Value : -0.285788 V
Continuity_Mux_Neg : io_rsp_pad_addr_5                    : Meas Value : -0.287837 V
Continuity_Mux_Neg : io_rsp_pad_data_47                   : Meas Value : -0.287154 V
Continuity_Mux_Neg : 2k_mux15                             : Meas Value : -0.199453 V

MUX_OUT number :	mux16_out
Continuity_Mux_Neg : io_rsp_pad_data_250                  : Meas Value : -0.286992 V
Continuity_Mux_Neg : io_rsp_pad_data_136                  : Meas Value : -0.287845 V
Continuity_Mux_Neg : io_rsp_pad_data_93                   : Meas Value : -0.28887 V
Continuity_Mux_Neg : io_rsp_pad_data_175                  : Meas Value : -0.288585 V
Continuity_Mux_Neg : io_rsp_pad_data_51                   : Meas Value : -0.286422 V
Continuity_Mux_Neg : io_rsp_pad_data_221                  : Meas Value : -0.289496 V
Continuity_Mux_Neg : io_rsp_pad_data_212                  : Meas Value : -0.288187 V
Continuity_Mux_Neg : io_rsp_pad_addr_14                   : Meas Value : -0.289041 V
Continuity_Mux_Neg : io_rsp_pad_data_183                  : Meas Value : -0.289496 V
Continuity_Mux_Neg : io_rsp_pad_data_68                   : Meas Value : -0.28813 V
Continuity_Mux_Neg : io_rsp_pad_data_146                  : Meas Value : -0.288756 V
Continuity_Mux_Neg : reserved_out_pad_o_2                 : Meas Value : -0.288358 V
Continuity_Mux_Neg : io_rsp_pad_data_52                   : Meas Value : -0.288244 V
Continuity_Mux_Neg : io_rsp_pad_data_174                  : Meas Value : -0.287959 V
Continuity_Mux_Neg : io_rsp_pad_data_55                   : Meas Value : -0.289211 V
Continuity_Mux_Neg : io_rsp_pad_parity_4                  : Meas Value : -0.289041 V
Continuity_Mux_Neg : io_rsp_pad_data_57                   : Meas Value : -0.288301 V
Continuity_Mux_Neg : io_rsp_pad_data_127                  : Meas Value : -0.288358 V
Continuity_Mux_Neg : io_rsp_pad_data_164                  : Meas Value : -0.288073 V
Continuity_Mux_Neg : io_rsp_pad_data_86                   : Meas Value : -0.287276 V
Continuity_Mux_Neg : io_rsp_pad_data_217                  : Meas Value : -0.288244 V
Continuity_Mux_Neg : io_rsp_pad_data_48                   : Meas Value : -0.286935 V
Continuity_Mux_Neg : io_rsp_pad_parity_2                  : Meas Value : -0.288699 V
Continuity_Mux_Neg : io_rsp_pad_data_181                  : Meas Value : -0.288471 V
Continuity_Mux_Neg : io_rsp_pad_data_236                  : Meas Value : -0.288016 V
Continuity_Mux_Neg : io_rsp_pad_addr_11                   : Meas Value : -0.288528 V
Continuity_Mux_Neg : reserved_out_pad_o_5                 : Meas Value : -0.287618 V
Continuity_Mux_Neg : io_rsp_pad_data_168                  : Meas Value : -0.287276 V
Continuity_Mux_Neg : reserved_out_pad_o_16                : Meas Value : -0.285796 V
Continuity_Mux_Neg : io_rsp_pad_data_140                  : Meas Value : -0.286992 V
Continuity_Mux_Neg : io_rsp_pad_data_96                   : Meas Value : -0.289382 V
Continuity_Mux_Neg : 2k_mux16                             : Meas Value : -0.199288 V

MUX_OUT number :	mux17_out
Continuity_Mux_Neg : io_rsp_pad_data_162                  : Meas Value : -0.289203 V
Continuity_Mux_Neg : io_rsp_pad_data_206                  : Meas Value : -0.288975 V
Continuity_Mux_Neg : io_rsp_pad_data_45                   : Meas Value : -0.287325 V
Continuity_Mux_Neg : io_rsp_pad_data_244                  : Meas Value : -0.288179 V
Continuity_Mux_Neg : io_rsp_pad_data_200                  : Meas Value : -0.287666 V
Continuity_Mux_Neg : io_rsp_pad_data_125                  : Meas Value : -0.289089 V
Continuity_Mux_Neg : io_rsp_pad_data_241                  : Meas Value : -0.28778 V
Continuity_Mux_Neg : io_rsp_pad_data_203                  : Meas Value : -0.288065 V
Continuity_Mux_Neg : reserved_out_pad_o_13                : Meas Value : -0.287496 V
Continuity_Mux_Neg : io_rsp_pad_data_228                  : Meas Value : -0.28852 V
Continuity_Mux_Neg : io_rsp_pad_data_188                  : Meas Value : -0.288349 V
Continuity_Mux_Neg : io_rsp_pad_parity_3                  : Meas Value : -0.287609 V
Continuity_Mux_Neg : io_rsp_pad_data_41                   : Meas Value : -0.288292 V
Continuity_Mux_Neg : io_rsp_pad_addr_1                    : Meas Value : -0.285788 V
Continuity_Mux_Neg : io_rsp_pad_data_83                   : Meas Value : -0.287553 V
Continuity_Mux_Neg : io_rsp_pad_addr_18                   : Meas Value : -0.287837 V
Continuity_Mux_Neg : io_rsp_pad_data_89                   : Meas Value : -0.287382 V
Continuity_Mux_Neg : io_rsp_pad_data_42                   : Meas Value : -0.287154 V
Continuity_Mux_Neg : io_rsp_pad_data_124                  : Meas Value : -0.287951 V
Continuity_Mux_Neg : io_rsp_pad_data_128                  : Meas Value : -0.287837 V
Continuity_Mux_Neg : io_rsp_pad_addr_8                    : Meas Value : -0.288577 V
Continuity_Mux_Neg : reserved_out_pad_o_3                 : Meas Value : -0.286414 V
Continuity_Mux_Neg : io_rsp_pad_data_39                   : Meas Value : -0.288748 V
Continuity_Mux_Neg : io_rsp_pad_data_153                  : Meas Value : -0.288236 V
Continuity_Mux_Neg : reserved_out_pad_o_7                 : Meas Value : -0.287097 V
Continuity_Mux_Neg : io_rsp_pad_data_242                  : Meas Value : -0.287097 V
Continuity_Mux_Neg : io_rsp_pad_addr_7                    : Meas Value : -0.286414 V
Continuity_Mux_Neg : io_rsp_pad_data_90                   : Meas Value : -0.288634 V
Continuity_Mux_Neg : io_rsp_pad_addr_2                    : Meas Value : -0.285731 V
Continuity_Mux_Neg : io_rsp_pad_data_198                  : Meas Value : -0.289658 V
Continuity_Mux_Neg : io_rsp_pad_data_154                  : Meas Value : -0.287666 V
Continuity_Mux_Neg : 2k_mux17                             : Meas Value : -0.200933 V

-----------------------------------------------
TOTAL NUMBER OF FAILING PINS ==== 0
-----------------------------------------------
All DPS connected
All DPS disconnected


idd_static of dps_core pin
vdd_core 	: 1324.87	mA


IDD_static of dps_0p8 pins
vcs_pll  	: 0.00929037	mA
vcs_pm_1  	: 0.016229	mA
vcs_pm_2  	: 0.0222386	mA
vdd_io_clk  	: 0.0279594	mA
vdd_pll  	: 0.0278431	mA


IDD_static of dps_1p8 pins
vcsio_pll  	: 0.494843	mA
vcsio_ts  	: 0.0125257	mA
vcsio_vs_1  	: 0.00638185	mA
vcsio_vs_2  	: 0.00610976	mA
vddio_io_clk  	: 0.0875892	mA
vddio_pll  	: 0.0902419	mA
vddio_rx  	: 4.99596	mA
vddio_tx  	: 15.4345	mA

All DPS connected
All DPS disconnected


IDD_dynamic of dps_core pin :
vdd_core 	:  14590.2	mA


IDD_dynamic of dps_0p8 pins
vcs_pll  	:0.506311	mA
vcs_pm_1  	:0.0309335	mA
vcs_pm_2  	:0.0371463	mA
vdd_io_clk  	:0.0401492	mA
vdd_pll  	:0.0311691	mA


IDD_dynamic of dps_1p8 pins
vcsio_pll  	:1.72379	mA
vcsio_ts  	:0.0125257	mA
vcsio_vs_1  	:0.0103338	mA
vcsio_vs_2  	:0.0100627	mA
vddio_io_clk  	:0.131066	mA
vddio_pll  	:0.109985	mA
vddio_rx  	:6.54332	mA
vddio_tx  	:15.4345	mA
All DPS connected
All DPS disconnected


Leakage_High_Dir Datalog : 

leak_hi_r_eve_c_eve_io_req_pad_size_0         Meas Value:	-0.021  uA
leak_hi_r_eve_c_eve_io_req_pad_data_30        Meas Value:	-0.029  uA
leak_hi_r_eve_c_eve_io_req_pad_data_13        Meas Value:	0  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_5         Meas Value:	-0.002  uA
leak_hi_r_eve_c_eve_io_req_pad_size_1         Meas Value:	-0.027  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_9         Meas Value:	-0.024  uA
leak_hi_r_eve_c_eve_io_req_pad_data_8         Meas Value:	0.007  uA
leak_hi_r_eve_c_eve_io_req_pad_data_4         Meas Value:	-0.011  uA
leak_hi_r_eve_c_eve_io_req_pad_data_18        Meas Value:	-0.032  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_8         Meas Value:	-0.002  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_4         Meas Value:	0.009  uA
leak_hi_r_eve_c_eve_io_req_pad_data_1         Meas Value:	0.014  uA
leak_hi_r_eve_c_eve_tap_tck_pad_i             Meas Value:	-0.011  uA
leak_hi_r_eve_c_eve_tap_tdi_pad_i             Meas Value:	-0.022  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_2         Meas Value:	-0.003  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_15        Meas Value:	0.003  uA
leak_hi_r_eve_c_eve_io_req_pad_data_20        Meas Value:	-0.014  uA
leak_hi_r_eve_c_eve_tap_rstn_pad_i            Meas Value:	-0.023  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_24        Meas Value:	0.003  uA
leak_hi_r_eve_c_eve_dft_1500_shiftwr_pad_i    Meas Value:	-0.01  uA
leak_hi_r_eve_c_eve_dft_1500_wrstn_pad_i      Meas Value:	-0.015  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_12        Meas Value:	-0.011  uA
leak_hi_r_eve_c_eve_dft_scan_scan_in_pad_i_12 Meas Value:	-0.022  uA
leak_hi_r_eve_c_eve_dft_scan_scan_in_pad_i_1  Meas Value:	0.012  uA
leak_hi_r_eve_c_eve_dft_scan_lpg2_pad_i       Meas Value:	-0.016  uA
leak_hi_r_eve_c_eve_io_clk_pad_i              Meas Value:	-0.002  uA
leak_hi_r_eve_c_eve_io_req_pad_data_27        Meas Value:	0.015  uA
leak_hi_r_eve_c_eve_dft_1500_selectwr_pad_i   Meas Value:	-0.005  uA
leak_hi_r_eve_c_eve_dft_pmbist_pmbist_mode_pad_iMeas Value:	-0.001  uA
leak_hi_r_eve_c_eve_dft_scan_scan_in_pad_i_11 Meas Value:	0.01  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_21        Meas Value:	0.026  uA
leak_hi_r_eve_c_eve_dft_scan_scan_in_pad_i_0  Meas Value:	-0.006  uA
leak_hi_r_eve_c_eve_dft_scan_ss1_pad_i        Meas Value:	-0.019  uA
leak_hi_r_eve_c_eve_io_ddr_enable_pad_i       Meas Value:	-0.013  uA
leak_hi_r_eve_c_eve_dft_pmbist_pmda_tck_pad_i Meas Value:	-0.025  uA
leak_hi_r_eve_c_eve_global_chip_reset_pad_i   Meas Value:	0  uA
leak_hi_r_eve_c_eve_io_req_pad_data_14        Meas Value:	0.008  uA
leak_hi_r_eve_c_eve_dft_scan_scan_in_pad_i_4  Meas Value:	0.012  uA
leak_hi_r_eve_c_eve_dft_scan_cmle_pad_i       Meas Value:	-0.007  uA
leak_hi_r_eve_c_eve_reserved_in_pad_i_0       Meas Value:	-0.006  uA
leak_hi_r_eve_c_eve_dft_opcg_trigger_pad_i    Meas Value:	-0.026  uA
leak_hi_r_eve_c_eve_io_req_pad_data_valid     Meas Value:	-0.012  uA
leak_hi_r_eve_c_eve_pllset_pad_i_3            Meas Value:	0.003  uA
leak_hi_r_eve_c_eve_drive_pad_i_0             Meas Value:	0.008  uA


leak_hi_r_eve_c_odd_io_req_pad_data_25        Meas Value:	-0.03  uA
leak_hi_r_eve_c_odd_io_req_pad_addr_valid     Meas Value:	-0.001  uA
leak_hi_r_eve_c_odd_io_req_pad_addr_18        Meas Value:	0.004  uA
leak_hi_r_eve_c_odd_io_req_pad_data_12        Meas Value:	0  uA
leak_hi_r_eve_c_odd_io_req_pad_addr_22        Meas Value:	0.001  uA
leak_hi_r_eve_c_odd_io_req_pad_data_11        Meas Value:	0.001  uA
leak_hi_r_eve_c_odd_io_req_pad_addr_1         Meas Value:	-0.013  uA
leak_hi_r_eve_c_odd_io_req_pad_data_10        Meas Value:	-0.022  uA
leak_hi_r_eve_c_odd_io_req_pad_data_21        Meas Value:	0.012  uA
leak_hi_r_eve_c_odd_io_req_pad_data_19        Meas Value:	-0.01  uA
leak_hi_r_eve_c_odd_dft_1500_wrck_pad_i       Meas Value:	-0.024  uA
leak_hi_r_eve_c_odd_io_req_pad_addr_25        Meas Value:	0.01  uA
leak_hi_r_eve_c_odd_dft_pmbist_pmda_tdi_pad_i Meas Value:	-0.015  uA
leak_hi_r_eve_c_odd_dft_scan_scan_in_pad_i_7  Meas Value:	-0.009  uA
leak_hi_r_eve_c_odd_ref_clk_pad_i             Meas Value:	0.011  uA
leak_hi_r_eve_c_odd_dft_scan_cme_pad_i        Meas Value:	0.018  uA
leak_hi_r_eve_c_odd_dft_opcg_load_en_pad_i    Meas Value:	-0.01  uA
leak_hi_r_eve_c_odd_pll_reg_async_reset_n_pad_iMeas Value:	-0.029  uA
leak_hi_r_eve_c_odd_dft_scan_rst_n_pad_i      Meas Value:	-0.011  uA
leak_hi_r_eve_c_odd_dft_scan_misr_select_pad_iMeas Value:	-0.001  uA
leak_hi_r_eve_c_odd_io_rsp_pad_accept1        Meas Value:	-0.006  uA


leak_hi_r_odd_c_eve_io_req_pad_addr_0         Meas Value:	-0.01  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_19        Meas Value:	-0.027  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_13        Meas Value:	-0.006  uA
leak_hi_r_odd_c_eve_io_req_pad_data_29        Meas Value:	-0.014  uA
leak_hi_r_odd_c_eve_io_req_pad_data_0         Meas Value:	0  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_11        Meas Value:	0.008  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_6         Meas Value:	0.025  uA
leak_hi_r_odd_c_eve_tap_tms_pad_i             Meas Value:	-0.017  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_26        Meas Value:	-0.013  uA
leak_hi_r_odd_c_eve_dft_1500_ws_pad_i         Meas Value:	-0.006  uA
leak_hi_r_odd_c_eve_io_req_pad_data_26        Meas Value:	0.01  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_23        Meas Value:	0.022  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_28        Meas Value:	-0.005  uA
leak_hi_r_odd_c_eve_dft_scan_scan_in_pad_i_9  Meas Value:	0.019  uA
leak_hi_r_odd_c_eve_io_req_pad_data_31        Meas Value:	-0.017  uA
leak_hi_r_odd_c_eve_dft_pmbist_pmda_rst_pad_i Meas Value:	-0.023  uA
leak_hi_r_odd_c_eve_dft_scan_scan_in_pad_i_8  Meas Value:	0.005  uA
leak_hi_r_odd_c_eve_dft_scan_scan_in_pad_i_10 Meas Value:	0.002  uA
leak_hi_r_odd_c_eve_pll_async_reset_n_pad_i   Meas Value:	0.012  uA
leak_hi_r_odd_c_eve_io_req_pad_data_24        Meas Value:	0.001  uA
leak_hi_r_odd_c_eve_machine_init_ctrl_pad_i_1 Meas Value:	0.014  uA


leak_hi_r_odd_c_odd_io_req_pad_data_17        Meas Value:	-0.003  uA
leak_hi_r_odd_c_odd_io_req_pad_data_9         Meas Value:	0.04  uA
leak_hi_r_odd_c_odd_io_req_pad_data_23        Meas Value:	-0.048  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_17        Meas Value:	0.009  uA
leak_hi_r_odd_c_odd_io_req_pad_data_3         Meas Value:	-0.022  uA
leak_hi_r_odd_c_odd_io_req_pad_data_16        Meas Value:	-0.006  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_16        Meas Value:	-0.001  uA
leak_hi_r_odd_c_odd_io_req_pad_data_7         Meas Value:	-0.003  uA
leak_hi_r_odd_c_odd_io_req_pad_data_22        Meas Value:	-0.001  uA
leak_hi_r_odd_c_odd_io_req_pad_data_2         Meas Value:	-0.005  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_7         Meas Value:	-0.006  uA
leak_hi_r_odd_c_odd_io_req_pad_data_15        Meas Value:	0  uA
leak_hi_r_odd_c_odd_io_req_pad_data_6         Meas Value:	-0.01  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_20        Meas Value:	-0.025  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_14        Meas Value:	-0.026  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_10        Meas Value:	0.004  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_3         Meas Value:	-0.024  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_27        Meas Value:	-0.012  uA
leak_hi_r_odd_c_odd_io_req_pad_data_5         Meas Value:	-0.021  uA
leak_hi_r_odd_c_odd_dft_1500_updatewr_pad_i   Meas Value:	-0.015  uA
leak_hi_r_odd_c_odd_dft_scan_scan_en_pad_i    Meas Value:	0.014  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_6  Meas Value:	0.015  uA
leak_hi_r_odd_c_odd_dft_scan_elastic_rst_pad_iMeas Value:	0.005  uA
leak_hi_r_odd_c_odd_dft_opcg_shift_clk_pad_i  Meas Value:	0.03  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_29        Meas Value:	0.012  uA
leak_hi_r_odd_c_odd_io_req_pad_data_28        Meas Value:	0.02  uA
leak_hi_r_odd_c_odd_dft_1500_capturewr_pad_i  Meas Value:	-0.004  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_15 Meas Value:	-0.011  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_5  Meas Value:	0.002  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_3  Meas Value:	0.025  uA
leak_hi_r_odd_c_odd_dft_scan_misr_rst_pad_i   Meas Value:	0.009  uA
leak_hi_r_odd_c_odd_machine_init_ctrl_pad_i_0 Meas Value:	0.001  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_14 Meas Value:	0.023  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_13 Meas Value:	0.002  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_2  Meas Value:	-0.003  uA
leak_hi_r_odd_c_odd_rxtx_width_pad_i_1        Meas Value:	0.002  uA
leak_hi_r_odd_c_odd_rxtx_width_pad_i_0        Meas Value:	-0.014  uA
leak_hi_r_odd_c_odd_pllset_pad_i_0            Meas Value:	0.004  uA
leak_hi_r_odd_c_odd_pllset_pad_i_2            Meas Value:	-0.01  uA
leak_hi_r_odd_c_odd_pllset_pad_i_1            Meas Value:	-0.001  uA
leak_hi_r_odd_c_odd_dft_scan_lpg1_pad_i       Meas Value:	-0.017  uA
leak_hi_r_odd_c_odd_pll_ref_select_pad_i      Meas Value:	0.007  uA
leak_hi_r_odd_c_odd_pll_config_select_pad_i   Meas Value:	-0.011  uA
leak_hi_r_odd_c_odd_drive_pad_i_1             Meas Value:	0.003  uA
leak_hi_r_odd_c_odd_dft_pmbist_ret_pause_continue_pad_iMeas Value:	-0.001  uA


All DPS connected
All DPS disconnected


Leakage_Low_Dir Datalog : 

leak_lo_r_eve_c_eve_io_req_pad_size_0         Meas Value:	-0.03  uA
leak_lo_r_eve_c_eve_io_req_pad_data_30        Meas Value:	-0.03  uA
leak_lo_r_eve_c_eve_io_req_pad_data_13        Meas Value:	0.008  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_5         Meas Value:	0.003  uA
leak_lo_r_eve_c_eve_io_req_pad_size_1         Meas Value:	-0.041  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_9         Meas Value:	-0.025  uA
leak_lo_r_eve_c_eve_io_req_pad_data_8         Meas Value:	0  uA
leak_lo_r_eve_c_eve_io_req_pad_data_4         Meas Value:	-0.012  uA
leak_lo_r_eve_c_eve_io_req_pad_data_18        Meas Value:	-0.028  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_8         Meas Value:	-0.011  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_4         Meas Value:	0  uA
leak_lo_r_eve_c_eve_io_req_pad_data_1         Meas Value:	0.014  uA
leak_lo_r_eve_c_eve_tap_tck_pad_i             Meas Value:	-0.011  uA
leak_lo_r_eve_c_eve_tap_tdi_pad_i             Meas Value:	-0.024  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_2         Meas Value:	-0.009  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_15        Meas Value:	0.001  uA
leak_lo_r_eve_c_eve_io_req_pad_data_20        Meas Value:	-0.017  uA
leak_lo_r_eve_c_eve_tap_rstn_pad_i            Meas Value:	-0.022  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_24        Meas Value:	0.004  uA
leak_lo_r_eve_c_eve_dft_1500_shiftwr_pad_i    Meas Value:	-0.01  uA
leak_lo_r_eve_c_eve_dft_1500_wrstn_pad_i      Meas Value:	-0.014  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_12        Meas Value:	-0.007  uA
leak_lo_r_eve_c_eve_dft_scan_scan_in_pad_i_12 Meas Value:	-0.024  uA
leak_lo_r_eve_c_eve_dft_scan_scan_in_pad_i_1  Meas Value:	0.009  uA
leak_lo_r_eve_c_eve_dft_scan_lpg2_pad_i       Meas Value:	-0.027  uA
leak_lo_r_eve_c_eve_io_clk_pad_i              Meas Value:	-0.004  uA
leak_lo_r_eve_c_eve_io_req_pad_data_27        Meas Value:	0.017  uA
leak_lo_r_eve_c_eve_dft_1500_selectwr_pad_i   Meas Value:	-0.008  uA
leak_lo_r_eve_c_eve_dft_pmbist_pmbist_mode_pad_iMeas Value:	0.001  uA
leak_lo_r_eve_c_eve_dft_scan_scan_in_pad_i_11 Meas Value:	0.009  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_21        Meas Value:	-0.012  uA
leak_lo_r_eve_c_eve_dft_scan_scan_in_pad_i_0  Meas Value:	-0.01  uA
leak_lo_r_eve_c_eve_dft_scan_ss1_pad_i        Meas Value:	-0.03  uA
leak_lo_r_eve_c_eve_io_ddr_enable_pad_i       Meas Value:	-0.01  uA
leak_lo_r_eve_c_eve_dft_pmbist_pmda_tck_pad_i Meas Value:	-0.026  uA
leak_lo_r_eve_c_eve_global_chip_reset_pad_i   Meas Value:	0.008  uA
leak_lo_r_eve_c_eve_io_req_pad_data_14        Meas Value:	0.005  uA
leak_lo_r_eve_c_eve_dft_scan_scan_in_pad_i_4  Meas Value:	0.014  uA
leak_lo_r_eve_c_eve_dft_scan_cmle_pad_i       Meas Value:	-0.008  uA
leak_lo_r_eve_c_eve_reserved_in_pad_i_0       Meas Value:	-0.006  uA
leak_lo_r_eve_c_eve_dft_opcg_trigger_pad_i    Meas Value:	-0.03  uA
leak_lo_r_eve_c_eve_io_req_pad_data_valid     Meas Value:	-0.013  uA
leak_lo_r_eve_c_eve_pllset_pad_i_3            Meas Value:	0.004  uA
leak_lo_r_eve_c_eve_drive_pad_i_0             Meas Value:	0.007  uA


leak_lo_r_eve_c_odd_io_req_pad_data_25        Meas Value:	-0.034  uA
leak_lo_r_eve_c_odd_io_req_pad_addr_valid     Meas Value:	-0.004  uA
leak_lo_r_eve_c_odd_io_req_pad_addr_18        Meas Value:	0.004  uA
leak_lo_r_eve_c_odd_io_req_pad_data_12        Meas Value:	-0.009  uA
leak_lo_r_eve_c_odd_io_req_pad_addr_22        Meas Value:	-0.002  uA
leak_lo_r_eve_c_odd_io_req_pad_data_11        Meas Value:	0.001  uA
leak_lo_r_eve_c_odd_io_req_pad_addr_1         Meas Value:	-0.012  uA
leak_lo_r_eve_c_odd_io_req_pad_data_10        Meas Value:	-0.023  uA
leak_lo_r_eve_c_odd_io_req_pad_data_21        Meas Value:	0.011  uA
leak_lo_r_eve_c_odd_io_req_pad_data_19        Meas Value:	-0.008  uA
leak_lo_r_eve_c_odd_dft_1500_wrck_pad_i       Meas Value:	-0.029  uA
leak_lo_r_eve_c_odd_io_req_pad_addr_25        Meas Value:	0.013  uA
leak_lo_r_eve_c_odd_dft_pmbist_pmda_tdi_pad_i Meas Value:	-0.017  uA
leak_lo_r_eve_c_odd_dft_scan_scan_in_pad_i_7  Meas Value:	-0.01  uA
leak_lo_r_eve_c_odd_ref_clk_pad_i             Meas Value:	0.016  uA
leak_lo_r_eve_c_odd_dft_scan_cme_pad_i        Meas Value:	-0.012  uA
leak_lo_r_eve_c_odd_dft_opcg_load_en_pad_i    Meas Value:	-0.005  uA
leak_lo_r_eve_c_odd_pll_reg_async_reset_n_pad_iMeas Value:	-0.034  uA
leak_lo_r_eve_c_odd_dft_scan_rst_n_pad_i      Meas Value:	-0.012  uA
leak_lo_r_eve_c_odd_dft_scan_misr_select_pad_iMeas Value:	-0.003  uA
leak_lo_r_eve_c_odd_io_rsp_pad_accept1        Meas Value:	-0.008  uA


leak_lo_r_odd_c_eve_io_req_pad_addr_0         Meas Value:	-0.014  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_19        Meas Value:	-0.026  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_13        Meas Value:	-0.025  uA
leak_lo_r_odd_c_eve_io_req_pad_data_29        Meas Value:	-0.03  uA
leak_lo_r_odd_c_eve_io_req_pad_data_0         Meas Value:	0.002  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_11        Meas Value:	0.001  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_6         Meas Value:	0.015  uA
leak_lo_r_odd_c_eve_tap_tms_pad_i             Meas Value:	-0.017  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_26        Meas Value:	-0.016  uA
leak_lo_r_odd_c_eve_dft_1500_ws_pad_i         Meas Value:	-0.012  uA
leak_lo_r_odd_c_eve_io_req_pad_data_26        Meas Value:	0.01  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_23        Meas Value:	0.007  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_28        Meas Value:	-0.007  uA
leak_lo_r_odd_c_eve_dft_scan_scan_in_pad_i_9  Meas Value:	0.014  uA
leak_lo_r_odd_c_eve_io_req_pad_data_31        Meas Value:	-0.015  uA
leak_lo_r_odd_c_eve_dft_pmbist_pmda_rst_pad_i Meas Value:	-0.025  uA
leak_lo_r_odd_c_eve_dft_scan_scan_in_pad_i_8  Meas Value:	-0.007  uA
leak_lo_r_odd_c_eve_dft_scan_scan_in_pad_i_10 Meas Value:	0.002  uA
leak_lo_r_odd_c_eve_pll_async_reset_n_pad_i   Meas Value:	-0.016  uA
leak_lo_r_odd_c_eve_io_req_pad_data_24        Meas Value:	0.005  uA
leak_lo_r_odd_c_eve_machine_init_ctrl_pad_i_1 Meas Value:	0.013  uA


leak_lo_r_odd_c_odd_io_req_pad_data_17        Meas Value:	-0.003  uA
leak_lo_r_odd_c_odd_io_req_pad_data_9         Meas Value:	0.002  uA
leak_lo_r_odd_c_odd_io_req_pad_data_23        Meas Value:	-0.05  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_17        Meas Value:	0.01  uA
leak_lo_r_odd_c_odd_io_req_pad_data_3         Meas Value:	-0.025  uA
leak_lo_r_odd_c_odd_io_req_pad_data_16        Meas Value:	0.001  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_16        Meas Value:	0.002  uA
leak_lo_r_odd_c_odd_io_req_pad_data_7         Meas Value:	-0.001  uA
leak_lo_r_odd_c_odd_io_req_pad_data_22        Meas Value:	-0.007  uA
leak_lo_r_odd_c_odd_io_req_pad_data_2         Meas Value:	-0.004  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_7         Meas Value:	-0.007  uA
leak_lo_r_odd_c_odd_io_req_pad_data_15        Meas Value:	0.002  uA
leak_lo_r_odd_c_odd_io_req_pad_data_6         Meas Value:	-0.01  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_20        Meas Value:	-0.021  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_14        Meas Value:	-0.027  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_10        Meas Value:	0.009  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_3         Meas Value:	-0.028  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_27        Meas Value:	-0.011  uA
leak_lo_r_odd_c_odd_io_req_pad_data_5         Meas Value:	-0.026  uA
leak_lo_r_odd_c_odd_dft_1500_updatewr_pad_i   Meas Value:	-0.02  uA
leak_lo_r_odd_c_odd_dft_scan_scan_en_pad_i    Meas Value:	0.013  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_6  Meas Value:	0.014  uA
leak_lo_r_odd_c_odd_dft_scan_elastic_rst_pad_iMeas Value:	0.006  uA
leak_lo_r_odd_c_odd_dft_opcg_shift_clk_pad_i  Meas Value:	-0.027  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_29        Meas Value:	0.013  uA
leak_lo_r_odd_c_odd_io_req_pad_data_28        Meas Value:	0.021  uA
leak_lo_r_odd_c_odd_dft_1500_capturewr_pad_i  Meas Value:	0.001  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_15 Meas Value:	-0.016  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_5  Meas Value:	-0.001  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_3  Meas Value:	0.009  uA
leak_lo_r_odd_c_odd_dft_scan_misr_rst_pad_i   Meas Value:	-0.008  uA
leak_lo_r_odd_c_odd_machine_init_ctrl_pad_i_0 Meas Value:	0.002  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_14 Meas Value:	0.019  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_13 Meas Value:	0  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_2  Meas Value:	-0.002  uA
leak_lo_r_odd_c_odd_rxtx_width_pad_i_1        Meas Value:	0.003  uA
leak_lo_r_odd_c_odd_rxtx_width_pad_i_0        Meas Value:	-0.014  uA
leak_lo_r_odd_c_odd_pllset_pad_i_0            Meas Value:	0.004  uA
leak_lo_r_odd_c_odd_pllset_pad_i_2            Meas Value:	-0.009  uA
leak_lo_r_odd_c_odd_pllset_pad_i_1            Meas Value:	-0.008  uA
leak_lo_r_odd_c_odd_dft_scan_lpg1_pad_i       Meas Value:	-0.019  uA
leak_lo_r_odd_c_odd_pll_ref_select_pad_i      Meas Value:	0  uA
leak_lo_r_odd_c_odd_pll_config_select_pad_i   Meas Value:	-0.012  uA
leak_lo_r_odd_c_odd_drive_pad_i_1             Meas Value:	0.006  uA
leak_lo_r_odd_c_odd_dft_pmbist_ret_pause_continue_pad_iMeas Value:	0  uA


All DPS connected
All DPS disconnected


Leakage_High_Mux Datalog : 

MUX_OUT number :	mux1_out
leak_hi_mux_io_req_pad_data_250      Meas Value: 18.014 uA
leak_hi_mux_io_req_pad_data_174      Meas Value: 18.032 uA
leak_hi_mux_io_req_pad_data_200      Meas Value: 18.019 uA
leak_hi_mux_io_req_pad_data_40       Meas Value: 17.999 uA
leak_hi_mux_io_req_pad_data_52       Meas Value: 18.019 uA
leak_hi_mux_io_req_pad_data_56       Meas Value: 17.988 uA
leak_hi_mux_io_req_pad_data_202      Meas Value: 18.004 uA
leak_hi_mux_io_req_pad_data_161      Meas Value: 17.994 uA
leak_hi_mux_io_req_pad_data_42       Meas Value: 17.978 uA
leak_hi_mux_io_req_pad_data_81       Meas Value: 17.968 uA
leak_hi_mux_io_req_pad_data_47       Meas Value: 17.963 uA
leak_hi_mux_io_req_pad_data_87       Meas Value: 17.94 uA
leak_hi_mux_io_req_pad_data_122      Meas Value: 18.009 uA
leak_hi_mux_io_req_pad_data_131      Meas Value: 18.012 uA
leak_hi_mux_io_req_pad_data_92       Meas Value: 17.983 uA
leak_hi_mux_io_req_pad_data_248      Meas Value: 18.014 uA
leak_hi_mux_io_req_pad_data_184      Meas Value: 17.981 uA
leak_hi_mux_io_req_pad_data_103      Meas Value: 17.976 uA
leak_hi_mux_io_req_pad_data_195      Meas Value: 17.988 uA
leak_hi_mux_io_req_pad_data_119      Meas Value: 18.009 uA
leak_hi_mux_io_req_pad_data_172      Meas Value: 18.009 uA
leak_hi_mux_io_req_pad_data_123      Meas Value: 17.988 uA
leak_hi_mux_io_req_pad_data_168      Meas Value: 17.994 uA
leak_hi_mux_io_req_pad_data_44       Meas Value: 17.999 uA
leak_hi_mux_io_req_pad_data_160      Meas Value: 18.022 uA
leak_hi_mux_io_req_pad_data_89       Meas Value: 18.012 uA
leak_hi_mux_io_req_pad_data_213      Meas Value: 18.037 uA
leak_hi_mux_io_req_pad_data_249      Meas Value: 17.976 uA
leak_hi_mux_io_req_pad_data_204      Meas Value: 17.994 uA
leak_hi_mux_io_req_pad_data_48       Meas Value: 17.963 uA
leak_hi_mux_io_req_pad_data_163      Meas Value: 17.958 uA


MUX_OUT number :	mux2_out
leak_hi_mux_io_req_pad_data_69       Meas Value: 18.019 uA
leak_hi_mux_io_req_pad_data_121      Meas Value: 17.968 uA
leak_hi_mux_io_req_pad_data_144      Meas Value: 18.026 uA
leak_hi_mux_io_req_pad_data_46       Meas Value: 18.016 uA
leak_hi_mux_io_req_pad_data_155      Meas Value: 17.97 uA
leak_hi_mux_io_req_pad_data_126      Meas Value: 17.998 uA
leak_hi_mux_io_req_pad_data_178      Meas Value: 17.912 uA
leak_hi_mux_io_req_pad_data_162      Meas Value: 18.049 uA
leak_hi_mux_io_req_pad_data_36       Meas Value: 18.042 uA
leak_hi_mux_io_req_pad_data_208      Meas Value: 17.983 uA
leak_hi_mux_io_req_pad_data_115      Meas Value: 17.993 uA
leak_hi_mux_io_req_pad_data_59       Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_88       Meas Value: 17.981 uA
leak_hi_mux_io_req_pad_data_243      Meas Value: 18.026 uA
leak_hi_mux_io_req_pad_data_176      Meas Value: 18.004 uA
leak_hi_mux_io_req_pad_data_203      Meas Value: 18.009 uA
leak_hi_mux_io_req_pad_data_166      Meas Value: 18.019 uA
leak_hi_mux_io_req_pad_data_51       Meas Value: 18.021 uA
leak_hi_mux_io_req_pad_data_127      Meas Value: 18.004 uA
leak_hi_mux_io_req_pad_data_207      Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_data_90       Meas Value: 17.983 uA
leak_hi_mux_io_req_pad_data_84       Meas Value: 18.026 uA
leak_hi_mux_io_req_pad_data_83       Meas Value: 18.016 uA
leak_hi_mux_io_req_pad_data_244      Meas Value: 17.97 uA
leak_hi_mux_io_req_pad_data_93       Meas Value: 18.032 uA
leak_hi_mux_io_req_pad_data_110      Meas Value: 18.011 uA
leak_hi_mux_io_req_pad_data_129      Meas Value: 18.014 uA
leak_hi_mux_io_req_pad_data_224      Meas Value: 17.963 uA
leak_hi_mux_io_req_pad_data_132      Meas Value: 18.057 uA
leak_hi_mux_io_req_pad_data_57       Meas Value: 18.021 uA
leak_hi_mux_io_req_pad_data_120      Meas Value: 18.004 uA


MUX_OUT number :	mux3_out
leak_hi_mux_io_req_pad_data_239      Meas Value: 18.004 uA
leak_hi_mux_io_req_pad_data_191      Meas Value: 18.006 uA
leak_hi_mux_io_req_pad_data_220      Meas Value: 18.018 uA
leak_hi_mux_io_req_pad_parity_1      Meas Value: 17.992 uA
leak_hi_mux_io_req_pad_data_108      Meas Value: 17.982 uA
leak_hi_mux_io_req_pad_data_254      Meas Value: 17.992 uA
leak_hi_mux_io_req_pad_data_79       Meas Value: 18.026 uA
leak_hi_mux_io_req_pad_parity_0      Meas Value: 18.014 uA
leak_hi_mux_io_req_pad_data_97       Meas Value: 17.984 uA
leak_hi_mux_io_req_pad_data_99       Meas Value: 18.009 uA
leak_hi_mux_io_req_pad_data_212      Meas Value: 18.035 uA
leak_hi_mux_io_req_pad_data_253      Meas Value: 17.989 uA
leak_hi_mux_io_req_pad_data_216      Meas Value: 17.999 uA
leak_hi_mux_io_req_pad_data_227      Meas Value: 18.016 uA
leak_hi_mux_io_req_pad_data_62       Meas Value: 18.05 uA
leak_hi_mux_io_req_pad_data_148      Meas Value: 18.021 uA
leak_hi_mux_io_req_pad_data_180      Meas Value: 18.018 uA
leak_hi_mux_io_req_pad_data_219      Meas Value: 18.018 uA
leak_hi_mux_io_req_pad_data_165      Meas Value: 17.958 uA
leak_hi_mux_io_req_pad_data_240      Meas Value: 18.006 uA
leak_hi_mux_io_req_pad_data_80       Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_data_125      Meas Value: 18.014 uA
leak_hi_mux_io_req_pad_data_138      Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_53       Meas Value: 18.014 uA
leak_hi_mux_io_req_pad_data_43       Meas Value: 18.018 uA
leak_hi_mux_io_req_pad_data_167      Meas Value: 17.958 uA
leak_hi_mux_io_req_pad_data_241      Meas Value: 17.984 uA
leak_hi_mux_io_req_pad_data_251      Meas Value: 17.999 uA
leak_hi_mux_io_req_pad_data_199      Meas Value: 18.004 uA
leak_hi_mux_io_req_pad_data_153      Meas Value: 18.014 uA
leak_hi_mux_io_req_pad_data_38       Meas Value: 18.018 uA


MUX_OUT number :	mux4_out
leak_hi_mux_io_req_pad_data_63       Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_data_135      Meas Value: 18.035 uA
leak_hi_mux_reserved_in_pad_i_11     Meas Value: 17.988 uA
leak_hi_mux_io_req_pad_data_124      Meas Value: 18.042 uA
leak_hi_mux_io_req_pad_data_171      Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_data_152      Meas Value: 18.02 uA
leak_hi_mux_io_req_pad_data_96       Meas Value: 17.966 uA
leak_hi_mux_io_req_pad_data_211      Meas Value: 17.988 uA
leak_hi_mux_reserved_in_pad_i_13     Meas Value: 18.013 uA
leak_hi_mux_io_req_pad_data_177      Meas Value: 18.005 uA
leak_hi_mux_io_req_pad_data_214      Meas Value: 18.025 uA
leak_hi_mux_io_req_pad_data_255      Meas Value: 18.013 uA
leak_hi_mux_io_req_pad_data_141      Meas Value: 18.005 uA
leak_hi_mux_io_req_pad_data_107      Meas Value: 18.033 uA
leak_hi_mux_reserved_in_pad_i_12     Meas Value: 17.986 uA
leak_hi_mux_io_req_pad_data_245      Meas Value: 18.028 uA
leak_hi_mux_io_req_pad_data_77       Meas Value: 18.028 uA
leak_hi_mux_io_req_pad_data_114      Meas Value: 18.06 uA
leak_hi_mux_io_req_pad_data_225      Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_data_67       Meas Value: 17.973 uA
leak_hi_mux_io_req_pad_parity_3      Meas Value: 18.025 uA
leak_hi_mux_io_req_pad_data_238      Meas Value: 18.018 uA
leak_hi_mux_io_req_pad_data_237      Meas Value: 18.018 uA
leak_hi_mux_io_req_pad_data_73       Meas Value: 18.028 uA
leak_hi_mux_io_req_pad_data_252      Meas Value: 17.993 uA
leak_hi_mux_io_req_pad_data_234      Meas Value: 18.037 uA
leak_hi_mux_io_req_pad_data_137      Meas Value: 18.018 uA
leak_hi_mux_io_req_pad_data_142      Meas Value: 18.037 uA
leak_hi_mux_io_req_pad_data_118      Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_data_232      Meas Value: 18.013 uA
leak_hi_mux_io_req_pad_data_187      Meas Value: 17.998 uA


MUX_OUT number :	mux5_out
leak_hi_mux_io_req_pad_data_101      Meas Value: 18.015 uA
leak_hi_mux_io_req_pad_data_104      Meas Value: 18.006 uA
leak_hi_mux_io_req_pad_data_181      Meas Value: 17.989 uA
leak_hi_mux_io_req_pad_data_102      Meas Value: 17.986 uA
leak_hi_mux_io_req_pad_data_54       Meas Value: 18.025 uA
leak_hi_mux_io_req_pad_data_170      Meas Value: 18.008 uA
leak_hi_mux_io_req_pad_data_139      Meas Value: 17.957 uA
leak_hi_mux_io_req_pad_data_58       Meas Value: 17.959 uA
leak_hi_mux_io_req_pad_data_182      Meas Value: 18.027 uA
leak_hi_mux_io_req_pad_data_196      Meas Value: 17.986 uA
leak_hi_mux_io_req_pad_data_185      Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_130      Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_parity_7      Meas Value: 18.006 uA
leak_hi_mux_io_req_pad_data_231      Meas Value: 17.969 uA
leak_hi_mux_io_req_pad_data_60       Meas Value: 18.006 uA
leak_hi_mux_io_req_pad_data_117      Meas Value: 18.013 uA
leak_hi_mux_io_req_pad_data_82       Meas Value: 17.947 uA
leak_hi_mux_io_req_pad_data_41       Meas Value: 18.032 uA
leak_hi_mux_io_req_pad_data_140      Meas Value: 17.981 uA
leak_hi_mux_io_req_pad_data_201      Meas Value: 17.986 uA
leak_hi_mux_io_req_pad_data_85       Meas Value: 18.037 uA
leak_hi_mux_io_req_pad_data_55       Meas Value: 18.044 uA
leak_hi_mux_io_req_pad_data_45       Meas Value: 18.015 uA
leak_hi_mux_io_req_pad_data_175      Meas Value: 17.993 uA
leak_hi_mux_io_req_pad_data_218      Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_94       Meas Value: 17.998 uA
leak_hi_mux_io_req_pad_data_134      Meas Value: 18.006 uA
leak_hi_mux_io_req_pad_data_209      Meas Value: 17.974 uA
leak_hi_mux_io_req_pad_parity_8      Meas Value: 18.057 uA
leak_hi_mux_io_req_pad_data_66       Meas Value: 18.003 uA
leak_hi_mux_io_req_pad_data_32       Meas Value: 18.018 uA


MUX_OUT number :	mux6_out
leak_hi_mux_io_req_pad_data_33       Meas Value: 17.983 uA
leak_hi_mux_io_req_pad_data_197      Meas Value: 18.015 uA
leak_hi_mux_io_req_pad_data_154      Meas Value: 18.008 uA
leak_hi_mux_io_req_pad_data_235      Meas Value: 18.018 uA
leak_hi_mux_io_req_pad_data_186      Meas Value: 18.008 uA
leak_hi_mux_io_req_pad_data_109      Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_143      Meas Value: 18.05 uA
leak_hi_mux_io_req_pad_data_145      Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_100      Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_parity_9      Meas Value: 18.045 uA
leak_hi_mux_io_req_pad_data_158      Meas Value: 18.008 uA
leak_hi_mux_io_req_pad_data_236      Meas Value: 18.018 uA
leak_hi_mux_io_req_pad_data_49       Meas Value: 18.05 uA
leak_hi_mux_reserved_in_pad_i_8      Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_223      Meas Value: 18.052 uA
leak_hi_mux_io_req_pad_data_164      Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_246      Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_data_198      Meas Value: 17.993 uA
leak_hi_mux_io_req_pad_data_242      Meas Value: 17.998 uA
leak_hi_mux_io_req_pad_data_68       Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_data_116      Meas Value: 18.018 uA
leak_hi_mux_io_req_pad_parity_2      Meas Value: 18.003 uA
leak_hi_mux_io_req_pad_data_233      Meas Value: 18.013 uA
leak_hi_mux_io_req_pad_data_149      Meas Value: 18.025 uA
leak_hi_mux_io_req_pad_data_221      Meas Value: 18.025 uA
leak_hi_mux_io_req_pad_data_78       Meas Value: 18.025 uA
leak_hi_mux_io_req_pad_data_105      Meas Value: 18.006 uA
leak_hi_mux_io_req_pad_data_183      Meas Value: 18.038 uA
leak_hi_mux_io_req_pad_data_222      Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_64       Meas Value: 17.988 uA


MUX_OUT number :	mux7_out
leak_hi_mux_reserved_in_pad_i_5      Meas Value: 18.053 uA
leak_hi_mux_io_req_pad_data_226      Meas Value: 18.038 uA
leak_hi_mux_io_req_pad_data_179      Meas Value: 18.031 uA
leak_hi_mux_reserved_in_pad_i_1      Meas Value: 18.033 uA
leak_hi_mux_reserved_in_pad_i_6      Meas Value: 18.038 uA
leak_hi_mux_io_req_pad_data_95       Meas Value: 18.053 uA
leak_hi_mux_io_req_pad_data_210      Meas Value: 17.995 uA
leak_hi_mux_io_req_pad_data_133      Meas Value: 18.004 uA
leak_hi_mux_io_req_pad_data_159      Meas Value: 18.045 uA
leak_hi_mux_io_req_pad_data_151      Meas Value: 18.021 uA
leak_hi_mux_io_req_pad_data_205      Meas Value: 18.048 uA
leak_hi_mux_reserved_in_pad_i_3      Meas Value: 18 uA
leak_hi_mux_io_req_pad_data_173      Meas Value: 18.004 uA
leak_hi_mux_reserved_in_pad_i_9      Meas Value: 18.033 uA
leak_hi_mux_io_req_pad_data_247      Meas Value: 18.05 uA
leak_hi_mux_io_req_pad_data_50       Meas Value: 18.002 uA
leak_hi_mux_io_req_pad_data_188      Meas Value: 17.99 uA
leak_hi_mux_reserved_in_pad_i_7      Meas Value: 18 uA
leak_hi_mux_io_req_pad_data_70       Meas Value: 18.009 uA
leak_hi_mux_io_req_pad_data_215      Meas Value: 17.992 uA
leak_hi_mux_reserved_in_pad_i_4      Meas Value: 17.978 uA
leak_hi_mux_io_req_pad_data_98       Meas Value: 17.968 uA
leak_hi_mux_io_req_pad_data_61       Meas Value: 18.016 uA
leak_hi_mux_reserved_in_pad_i_2      Meas Value: 18.053 uA
leak_hi_mux_io_req_pad_data_111      Meas Value: 18.019 uA
leak_hi_mux_io_req_pad_data_192      Meas Value: 18.019 uA
leak_hi_mux_io_req_pad_data_156      Meas Value: 18.002 uA
leak_hi_mux_io_req_pad_parity_5      Meas Value: 18.016 uA
leak_hi_mux_io_req_pad_data_146      Meas Value: 17.959 uA
leak_hi_mux_io_req_pad_data_71       Meas Value: 18.041 uA
leak_hi_mux_io_req_pad_parity_4      Meas Value: 18.009 uA


MUX_OUT number :	mux8_out
leak_hi_mux_io_req_pad_data_194      Meas Value: 18.013 uA
leak_hi_mux_io_req_pad_data_113      Meas Value: 18.018 uA
leak_hi_mux_io_req_pad_data_75       Meas Value: 17.976 uA
leak_hi_mux_io_req_pad_data_74       Meas Value: 17.988 uA
leak_hi_mux_io_req_pad_data_35       Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_data_112      Meas Value: 17.983 uA
leak_hi_mux_io_req_pad_data_228      Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_230      Meas Value: 18.008 uA
leak_hi_mux_io_req_pad_data_37       Meas Value: 18.005 uA
leak_hi_mux_io_req_pad_data_229      Meas Value: 18.025 uA
leak_hi_mux_io_req_pad_parity_6      Meas Value: 18.013 uA
leak_hi_mux_io_req_pad_data_34       Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_193      Meas Value: 18.008 uA
leak_hi_mux_io_req_pad_data_150      Meas Value: 17.978 uA
leak_hi_mux_io_req_pad_data_106      Meas Value: 17.998 uA
leak_hi_mux_io_req_pad_data_65       Meas Value: 17.988 uA
leak_hi_mux_io_req_pad_data_76       Meas Value: 18.01 uA
leak_hi_mux_io_req_pad_data_39       Meas Value: 18.04 uA
leak_hi_mux_io_req_pad_data_169      Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_91       Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_157      Meas Value: 18.032 uA
leak_hi_mux_io_req_pad_data_128      Meas Value: 18.02 uA
leak_hi_mux_io_req_pad_data_72       Meas Value: 18.001 uA
leak_hi_mux_reserved_in_pad_i_10     Meas Value: 17.986 uA
leak_hi_mux_io_req_pad_data_86       Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_190      Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_189      Meas Value: 18.005 uA
leak_hi_mux_io_req_pad_data_206      Meas Value: 18.04 uA
leak_hi_mux_io_req_pad_data_217      Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_136      Meas Value: 18.02 uA
leak_hi_mux_io_req_pad_data_147      Meas Value: 18.001 uA


All DPS connected
All DPS disconnected


Leakage_Low_Mux Datalog : 

MUX_OUT number :	mux1_out
leak_lo_mux_io_req_pad_data_250      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_174      Meas Value: -0.018 uA
leak_lo_mux_io_req_pad_data_200      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_40       Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_52       Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_56       Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_202      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_161      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_42       Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_81       Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_47       Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_87       Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_122      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_131      Meas Value: -0.018 uA
leak_lo_mux_io_req_pad_data_92       Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_248      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_184      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_103      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_195      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_119      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_172      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_123      Meas Value: -0.018 uA
leak_lo_mux_io_req_pad_data_168      Meas Value: -0.02 uA
leak_lo_mux_io_req_pad_data_44       Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_160      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_89       Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_213      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_249      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_204      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_48       Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_163      Meas Value: -0.013 uA


MUX_OUT number :	mux2_out
leak_lo_mux_io_req_pad_data_69       Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_121      Meas Value: -0.007 uA
leak_lo_mux_io_req_pad_data_144      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_46       Meas Value: -0.007 uA
leak_lo_mux_io_req_pad_data_155      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_126      Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_178      Meas Value: -0.007 uA
leak_lo_mux_io_req_pad_data_162      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_36       Meas Value: -0.007 uA
leak_lo_mux_io_req_pad_data_208      Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_115      Meas Value: -0.007 uA
leak_lo_mux_io_req_pad_data_59       Meas Value: -0.007 uA
leak_lo_mux_io_req_pad_data_88       Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_243      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_176      Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_203      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_166      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_51       Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_127      Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_207      Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_90       Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_84       Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_83       Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_244      Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_93       Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_110      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_129      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_224      Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_132      Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_57       Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_120      Meas Value: -0.002 uA


MUX_OUT number :	mux3_out
leak_lo_mux_io_req_pad_data_239      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_191      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_220      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_parity_1      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_108      Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_254      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_79       Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_parity_0      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_97       Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_99       Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_212      Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_253      Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_216      Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_227      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_62       Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_148      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_180      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_219      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_165      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_240      Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_data_80       Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_125      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_138      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_53       Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_43       Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_167      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_241      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_251      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_199      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_153      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_38       Meas Value: 0.004 uA


MUX_OUT number :	mux4_out
leak_lo_mux_io_req_pad_data_63       Meas Value: 0.016 uA
leak_lo_mux_io_req_pad_data_135      Meas Value: 0.011 uA
leak_lo_mux_reserved_in_pad_i_11     Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_124      Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_171      Meas Value: 0.014 uA
leak_lo_mux_io_req_pad_data_152      Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_96       Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_211      Meas Value: 0.009 uA
leak_lo_mux_reserved_in_pad_i_13     Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_177      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_214      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_255      Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_141      Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_107      Meas Value: 0.009 uA
leak_lo_mux_reserved_in_pad_i_12     Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_245      Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_77       Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_114      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_225      Meas Value: 0.014 uA
leak_lo_mux_io_req_pad_data_67       Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_parity_3      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_238      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_237      Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_73       Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_252      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_234      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_137      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_142      Meas Value: 0.014 uA
leak_lo_mux_io_req_pad_data_118      Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_232      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_187      Meas Value: 0.014 uA


MUX_OUT number :	mux5_out
leak_lo_mux_io_req_pad_data_101      Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_104      Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_181      Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_102      Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_54       Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_170      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_139      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_58       Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_182      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_196      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_185      Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_130      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_parity_7      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_231      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_60       Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_117      Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_82       Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_41       Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_140      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_201      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_85       Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_55       Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_45       Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_175      Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_218      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_94       Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_134      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_209      Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_parity_8      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_66       Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_32       Meas Value: 0.001 uA


MUX_OUT number :	mux6_out
leak_lo_mux_io_req_pad_data_33       Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_197      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_154      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_235      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_186      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_109      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_143      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_145      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_100      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_parity_9      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_158      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_236      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_49       Meas Value: 0.012 uA
leak_lo_mux_reserved_in_pad_i_8      Meas Value: 0.014 uA
leak_lo_mux_io_req_pad_data_223      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_164      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_246      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_198      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_242      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_68       Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_116      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_parity_2      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_233      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_149      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_221      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_78       Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_105      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_183      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_222      Meas Value: 0.012 uA
leak_lo_mux_io_req_pad_data_64       Meas Value: 0.009 uA


MUX_OUT number :	mux7_out
leak_lo_mux_reserved_in_pad_i_5      Meas Value: 0.014 uA
leak_lo_mux_io_req_pad_data_226      Meas Value: 0.014 uA
leak_lo_mux_io_req_pad_data_179      Meas Value: 0.014 uA
leak_lo_mux_reserved_in_pad_i_1      Meas Value: 0.011 uA
leak_lo_mux_reserved_in_pad_i_6      Meas Value: 0.014 uA
leak_lo_mux_io_req_pad_data_95       Meas Value: 0.014 uA
leak_lo_mux_io_req_pad_data_210      Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_133      Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_159      Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_151      Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_205      Meas Value: 0.011 uA
leak_lo_mux_reserved_in_pad_i_3      Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_173      Meas Value: 0.011 uA
leak_lo_mux_reserved_in_pad_i_9      Meas Value: 0.014 uA
leak_lo_mux_io_req_pad_data_247      Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_50       Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_188      Meas Value: 0.014 uA
leak_lo_mux_reserved_in_pad_i_7      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_70       Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_215      Meas Value: 0.011 uA
leak_lo_mux_reserved_in_pad_i_4      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_98       Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_61       Meas Value: 0.009 uA
leak_lo_mux_reserved_in_pad_i_2      Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_111      Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_192      Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_156      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_parity_5      Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_146      Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_71       Meas Value: 0.014 uA
leak_lo_mux_io_req_pad_parity_4      Meas Value: 0.011 uA


MUX_OUT number :	mux8_out
leak_lo_mux_io_req_pad_data_194      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_113      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_75       Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_74       Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_35       Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_112      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_228      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_230      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_37       Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_229      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_parity_6      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_34       Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_193      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_150      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_106      Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_65       Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_76       Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_39       Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_169      Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_91       Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_157      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_128      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_72       Meas Value: -0.001 uA
leak_lo_mux_reserved_in_pad_i_10     Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_86       Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_190      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_189      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_206      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_217      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_136      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_147      Meas Value: 0.001 uA


Pat count value: 1

Test Suite Name: COLD_BOOT_FUNC                
All DPS connected

Data logging for COLD_BOOT_FUNC
Pat count value: 1
PortName: pCOLD_BOOT_Port               
PatName : cold_boot_400_modeinit                                       Func Result: 1

All DPS connected
C -> C0 |  Q -> 51 |  H -> 48 |  4 -> 34 |  7 -> 37 |  0 -> 30 |  0 -> 30 |  0 -> 30 |  || CQH47000(BAAAAAAA) -> C051483437303030

**********************write_efuse********************
Efuse Address : 3
Efuse Data    : C051483437303030
*****************************************************

Initial vdd_ef_1 value : 0

Before writing vdd_ef_1 value : 1.8

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000011
DR_data Sending : 110000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	1,	1,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000000000
cap_data : 000000000001111101000000000000000011
hex : Expected addr : 2C100000 || Actual : 2C100000
hex : Expected data : 1F40003 || Actual : 1F40003
>>--> Read efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000011
DR_data Sending : 110000000000000000000000000000000010
>>--> Write efuse addr reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> clear data high

write_efuse I : 0 | sb_data: 00000000000000000000000000000000

write_efuse I : 1 | sb_data: 00000000000000000000000000000000

write_efuse I : 2 | sb_data: 00000000000000000000000000000000

write_efuse I : 3 | sb_data: 00000000000000000000000000000000

write_efuse I : 4 | sb_data: 00000000000000000000000000010000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010000
DR_data Sending : 000010000000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 5 | sb_data: 00000000000000000000000000100000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100000
DR_data Sending : 000001000000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 6 | sb_data: 00000000000000000000000000000000

write_efuse I : 7 | sb_data: 00000000000000000000000000000000

write_efuse I : 8 | sb_data: 00000000000000000000000000000000

write_efuse I : 9 | sb_data: 00000000000000000000000000000000

write_efuse I : 10 | sb_data: 00000000000000000000000000000000

write_efuse I : 11 | sb_data: 00000000000000000000000000000000

write_efuse I : 12 | sb_data: 00000000000000000001000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000001000000000000
DR_data Sending : 000000000000100000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 13 | sb_data: 00000000000000000010000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000010000000000000
DR_data Sending : 000000000000010000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 14 | sb_data: 00000000000000000000000000000000

write_efuse I : 15 | sb_data: 00000000000000000000000000000000

write_efuse I : 16 | sb_data: 00000000000000000000000000000000

write_efuse I : 17 | sb_data: 00000000000000000000000000000000

write_efuse I : 18 | sb_data: 00000000000000000000000000000000

write_efuse I : 19 | sb_data: 00000000000000000000000000000000

write_efuse I : 20 | sb_data: 00000000000100000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000100000000000000000000
DR_data Sending : 000000000000000000001000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 21 | sb_data: 00000000001000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000001000000000000000000000
DR_data Sending : 000000000000000000000100000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 22 | sb_data: 00000000000000000000000000000000

write_efuse I : 23 | sb_data: 00000000000000000000000000000000

write_efuse I : 24 | sb_data: 00000001000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001000000000000000000000000
DR_data Sending : 000000000000000000000000100000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 25 | sb_data: 00000010000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000010000000000000000000000000
DR_data Sending : 000000000000000000000000010000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 26 | sb_data: 00000100000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000100000000000000000000000000
DR_data Sending : 000000000000000000000000001000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 27 | sb_data: 00000000000000000000000000000000

write_efuse I : 28 | sb_data: 00010000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000010000000000000000000000000000
DR_data Sending : 000000000000000000000000000010000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 29 | sb_data: 00100000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000100000000000000000000000000000
DR_data Sending : 000000000000000000000000000001000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 30 | sb_data: 00000000000000000000000000000000

write_efuse I : 31 | sb_data: 00000000000000000000000000000000


DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> Write efuse data low reg

write_efuse I : 0 | sb_data: 00000000000000000000000000000000

write_efuse I : 1 | sb_data: 00000000000000000000000000000000

write_efuse I : 2 | sb_data: 00000000000000000000000000000100

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000100
DR_data Sending : 001000000000000000000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 3 | sb_data: 00000000000000000000000000000000

write_efuse I : 4 | sb_data: 00000000000000000000000000010000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010000
DR_data Sending : 000010000000000000000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 5 | sb_data: 00000000000000000000000000100000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100000
DR_data Sending : 000001000000000000000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 6 | sb_data: 00000000000000000000000000000000

write_efuse I : 7 | sb_data: 00000000000000000000000000000000

write_efuse I : 8 | sb_data: 00000000000000000000000000000000

write_efuse I : 9 | sb_data: 00000000000000000000000000000000

write_efuse I : 10 | sb_data: 00000000000000000000000000000000

write_efuse I : 11 | sb_data: 00000000000000000000100000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000100000000000
DR_data Sending : 000000000001000000000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 12 | sb_data: 00000000000000000000000000000000

write_efuse I : 13 | sb_data: 00000000000000000000000000000000

write_efuse I : 14 | sb_data: 00000000000000000100000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000100000000000000
DR_data Sending : 000000000000001000000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 15 | sb_data: 00000000000000000000000000000000

write_efuse I : 16 | sb_data: 00000000000000010000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000010000000000000000
DR_data Sending : 000000000000000010000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 17 | sb_data: 00000000000000000000000000000000

write_efuse I : 18 | sb_data: 00000000000000000000000000000000

write_efuse I : 19 | sb_data: 00000000000000000000000000000000

write_efuse I : 20 | sb_data: 00000000000100000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000100000000000000000000
DR_data Sending : 000000000000000000001000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 21 | sb_data: 00000000000000000000000000000000

write_efuse I : 22 | sb_data: 00000000010000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000010000000000000000000000
DR_data Sending : 000000000000000000000010000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 23 | sb_data: 00000000000000000000000000000000

write_efuse I : 24 | sb_data: 00000000000000000000000000000000

write_efuse I : 25 | sb_data: 00000000000000000000000000000000

write_efuse I : 26 | sb_data: 00000000000000000000000000000000

write_efuse I : 27 | sb_data: 00000000000000000000000000000000

write_efuse I : 28 | sb_data: 00000000000000000000000000000000

write_efuse I : 29 | sb_data: 00000000000000000000000000000000

write_efuse I : 30 | sb_data: 01000000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010001000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000100010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 31 | sb_data: 10000000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010010000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000010010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> clear data high

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000000
DR_data Sending : 000000000000000000101111100000000010
>>--> Write efuse ctrl reg with 0x****0000

>>--> Write Error : 0

After writing vdd_ef_1 value : 0
C -> C0 |  0 -> 00 |  0 -> 00 |  0 -> 00 |  0 -> 00 |  0 -> 00 |  8 -> 38 |  I -> 49 |  || C000008I(BFFFFFAA) -> C000000000003849

**********************write_efuse********************
Efuse Address : 4
Efuse Data    : C000000000003849
*****************************************************

Initial vdd_ef_1 value : 0

Before writing vdd_ef_1 value : 1.8

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000011
DR_data Sending : 110000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	1,	1,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000000000
cap_data : 000000000001111101000000000000000011
hex : Expected addr : 2C100000 || Actual : 2C100000
hex : Expected data : 1F40003 || Actual : 1F40003
>>--> Read efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000100
DR_data Sending : 001000000000000000000000000000000010
>>--> Write efuse addr reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> clear data high

write_efuse I : 0 | sb_data: 00000000000000000000000000000001

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 1 | sb_data: 00000000000000000000000000000000

write_efuse I : 2 | sb_data: 00000000000000000000000000000000

write_efuse I : 3 | sb_data: 00000000000000000000000000001000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000001000
DR_data Sending : 000100000000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 4 | sb_data: 00000000000000000000000000000000

write_efuse I : 5 | sb_data: 00000000000000000000000000000000

write_efuse I : 6 | sb_data: 00000000000000000000000001000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001000000
DR_data Sending : 000000100000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 7 | sb_data: 00000000000000000000000000000000

write_efuse I : 8 | sb_data: 00000000000000000000000000000000

write_efuse I : 9 | sb_data: 00000000000000000000000000000000

write_efuse I : 10 | sb_data: 00000000000000000000000000000000

write_efuse I : 11 | sb_data: 00000000000000000000100000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000100000000000
DR_data Sending : 000000000001000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 12 | sb_data: 00000000000000000001000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000001000000000000
DR_data Sending : 000000000000100000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 13 | sb_data: 00000000000000000010000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000010000000000000
DR_data Sending : 000000000000010000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 14 | sb_data: 00000000000000000000000000000000

write_efuse I : 15 | sb_data: 00000000000000000000000000000000

write_efuse I : 16 | sb_data: 00000000000000000000000000000000

write_efuse I : 17 | sb_data: 00000000000000000000000000000000

write_efuse I : 18 | sb_data: 00000000000000000000000000000000

write_efuse I : 19 | sb_data: 00000000000000000000000000000000

write_efuse I : 20 | sb_data: 00000000000000000000000000000000

write_efuse I : 21 | sb_data: 00000000000000000000000000000000

write_efuse I : 22 | sb_data: 00000000000000000000000000000000

write_efuse I : 23 | sb_data: 00000000000000000000000000000000

write_efuse I : 24 | sb_data: 00000000000000000000000000000000

write_efuse I : 25 | sb_data: 00000000000000000000000000000000

write_efuse I : 26 | sb_data: 00000000000000000000000000000000

write_efuse I : 27 | sb_data: 00000000000000000000000000000000

write_efuse I : 28 | sb_data: 00000000000000000000000000000000

write_efuse I : 29 | sb_data: 00000000000000000000000000000000

write_efuse I : 30 | sb_data: 00000000000000000000000000000000

write_efuse I : 31 | sb_data: 00000000000000000000000000000000


DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> Write efuse data low reg

write_efuse I : 0 | sb_data: 00000000000000000000000000000000

write_efuse I : 1 | sb_data: 00000000000000000000000000000000

write_efuse I : 2 | sb_data: 00000000000000000000000000000000

write_efuse I : 3 | sb_data: 00000000000000000000000000000000

write_efuse I : 4 | sb_data: 00000000000000000000000000000000

write_efuse I : 5 | sb_data: 00000000000000000000000000000000

write_efuse I : 6 | sb_data: 00000000000000000000000000000000

write_efuse I : 7 | sb_data: 00000000000000000000000000000000

write_efuse I : 8 | sb_data: 00000000000000000000000000000000

write_efuse I : 9 | sb_data: 00000000000000000000000000000000

write_efuse I : 10 | sb_data: 00000000000000000000000000000000

write_efuse I : 11 | sb_data: 00000000000000000000000000000000

write_efuse I : 12 | sb_data: 00000000000000000000000000000000

write_efuse I : 13 | sb_data: 00000000000000000000000000000000

write_efuse I : 14 | sb_data: 00000000000000000000000000000000

write_efuse I : 15 | sb_data: 00000000000000000000000000000000

write_efuse I : 16 | sb_data: 00000000000000000000000000000000

write_efuse I : 17 | sb_data: 00000000000000000000000000000000

write_efuse I : 18 | sb_data: 00000000000000000000000000000000

write_efuse I : 19 | sb_data: 00000000000000000000000000000000

write_efuse I : 20 | sb_data: 00000000000000000000000000000000

write_efuse I : 21 | sb_data: 00000000000000000000000000000000

write_efuse I : 22 | sb_data: 00000000000000000000000000000000

write_efuse I : 23 | sb_data: 00000000000000000000000000000000

write_efuse I : 24 | sb_data: 00000000000000000000000000000000

write_efuse I : 25 | sb_data: 00000000000000000000000000000000

write_efuse I : 26 | sb_data: 00000000000000000000000000000000

write_efuse I : 27 | sb_data: 00000000000000000000000000000000

write_efuse I : 28 | sb_data: 00000000000000000000000000000000

write_efuse I : 29 | sb_data: 00000000000000000000000000000000

write_efuse I : 30 | sb_data: 01000000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010001000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000100010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 31 | sb_data: 10000000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010010000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000010010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> clear data high

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000000
DR_data Sending : 000000000000000000101111100000000010
>>--> Write efuse ctrl reg with 0x****0000

>>--> Write Error : 0

After writing vdd_ef_1 value : 0
C -> C0 |  0 -> 00 |  0 -> 00 |  0 -> 00 |  2 -> 02 |  A -> 0A |  2 -> 2 |  8 -> 8 |  G -> 47 |  || C0002A28G(BFFFFFDDA) -> C0000000020A2847

**********************write_efuse********************
Efuse Address : 5
Efuse Data    : C0000000020A2847
*****************************************************

Initial vdd_ef_1 value : 0

Before writing vdd_ef_1 value : 1.8

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000011
DR_data Sending : 110000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	1,	1,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000000000
cap_data : 000000000001111101000000000000000011
hex : Expected addr : 2C100000 || Actual : 2C100000
hex : Expected data : 1F40003 || Actual : 1F40003
>>--> Read efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000101
DR_data Sending : 101000000000000000000000000000000010
>>--> Write efuse addr reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> clear data high

write_efuse I : 0 | sb_data: 00000000000000000000000000000001

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 1 | sb_data: 00000000000000000000000000000010

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 2 | sb_data: 00000000000000000000000000000100

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000100
DR_data Sending : 001000000000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 3 | sb_data: 00000000000000000000000000000000

write_efuse I : 4 | sb_data: 00000000000000000000000000000000

write_efuse I : 5 | sb_data: 00000000000000000000000000000000

write_efuse I : 6 | sb_data: 00000000000000000000000001000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001000000
DR_data Sending : 000000100000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 7 | sb_data: 00000000000000000000000000000000

write_efuse I : 8 | sb_data: 00000000000000000000000000000000

write_efuse I : 9 | sb_data: 00000000000000000000000000000000

write_efuse I : 10 | sb_data: 00000000000000000000000000000000

write_efuse I : 11 | sb_data: 00000000000000000000100000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000100000000000
DR_data Sending : 000000000001000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 12 | sb_data: 00000000000000000000000000000000

write_efuse I : 13 | sb_data: 00000000000000000010000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000010000000000000
DR_data Sending : 000000000000010000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 14 | sb_data: 00000000000000000000000000000000

write_efuse I : 15 | sb_data: 00000000000000000000000000000000

write_efuse I : 16 | sb_data: 00000000000000000000000000000000

write_efuse I : 17 | sb_data: 00000000000000100000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000100000000000000000
DR_data Sending : 000000000000000001000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 18 | sb_data: 00000000000000000000000000000000

write_efuse I : 19 | sb_data: 00000000000010000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000010000000000000000000
DR_data Sending : 000000000000000000010000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 20 | sb_data: 00000000000000000000000000000000

write_efuse I : 21 | sb_data: 00000000000000000000000000000000

write_efuse I : 22 | sb_data: 00000000000000000000000000000000

write_efuse I : 23 | sb_data: 00000000000000000000000000000000

write_efuse I : 24 | sb_data: 00000000000000000000000000000000

write_efuse I : 25 | sb_data: 00000010000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000010000000000000000000000000
DR_data Sending : 000000000000000000000000010000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 26 | sb_data: 00000000000000000000000000000000

write_efuse I : 27 | sb_data: 00000000000000000000000000000000

write_efuse I : 28 | sb_data: 00000000000000000000000000000000

write_efuse I : 29 | sb_data: 00000000000000000000000000000000

write_efuse I : 30 | sb_data: 00000000000000000000000000000000

write_efuse I : 31 | sb_data: 00000000000000000000000000000000


DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> Write efuse data low reg

write_efuse I : 0 | sb_data: 00000000000000000000000000000000

write_efuse I : 1 | sb_data: 00000000000000000000000000000000

write_efuse I : 2 | sb_data: 00000000000000000000000000000000

write_efuse I : 3 | sb_data: 00000000000000000000000000000000

write_efuse I : 4 | sb_data: 00000000000000000000000000000000

write_efuse I : 5 | sb_data: 00000000000000000000000000000000

write_efuse I : 6 | sb_data: 00000000000000000000000000000000

write_efuse I : 7 | sb_data: 00000000000000000000000000000000

write_efuse I : 8 | sb_data: 00000000000000000000000000000000

write_efuse I : 9 | sb_data: 00000000000000000000000000000000

write_efuse I : 10 | sb_data: 00000000000000000000000000000000

write_efuse I : 11 | sb_data: 00000000000000000000000000000000

write_efuse I : 12 | sb_data: 00000000000000000000000000000000

write_efuse I : 13 | sb_data: 00000000000000000000000000000000

write_efuse I : 14 | sb_data: 00000000000000000000000000000000

write_efuse I : 15 | sb_data: 00000000000000000000000000000000

write_efuse I : 16 | sb_data: 00000000000000000000000000000000

write_efuse I : 17 | sb_data: 00000000000000000000000000000000

write_efuse I : 18 | sb_data: 00000000000000000000000000000000

write_efuse I : 19 | sb_data: 00000000000000000000000000000000

write_efuse I : 20 | sb_data: 00000000000000000000000000000000

write_efuse I : 21 | sb_data: 00000000000000000000000000000000

write_efuse I : 22 | sb_data: 00000000000000000000000000000000

write_efuse I : 23 | sb_data: 00000000000000000000000000000000

write_efuse I : 24 | sb_data: 00000000000000000000000000000000

write_efuse I : 25 | sb_data: 00000000000000000000000000000000

write_efuse I : 26 | sb_data: 00000000000000000000000000000000

write_efuse I : 27 | sb_data: 00000000000000000000000000000000

write_efuse I : 28 | sb_data: 00000000000000000000000000000000

write_efuse I : 29 | sb_data: 00000000000000000000000000000000

write_efuse I : 30 | sb_data: 01000000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010001000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000100010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 31 | sb_data: 10000000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010010000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000010010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> clear data high

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000000
DR_data Sending : 000000000000000000101111100000000010
>>--> Write efuse ctrl reg with 0x****0000

>>--> Write Error : 0

After writing vdd_ef_1 value : 0
C -> C0 |  Q -> 51 |  H -> 48 |  4 -> 34 |  7 -> 37 |  0 -> 30 |  0 -> 30 |  0 -> 30 |  || CQH47000(BAAAAAAA) -> C051483437303030

*********************read_efuse*********************
Efuse Address : 3
Efuse Data    : C051483437303030
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000011
DR_data Sending : 110000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	1,	1,	0,	0,	1,	1,	1,	0,	1,	1,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000110111001100000011000000110000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 37303030 || Actual : 37303030
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	1,	0,	1,	1,	0,	0,	0,	0,	0,	1,	0,	0,	1,	0,	1,	0,	0,	0,	1,	0,	1,	0,	0,	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000011000000010100010100100000110100
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : C0514834 || Actual : C0514834
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

C -> C0 |  0 -> 00 |  0 -> 00 |  0 -> 00 |  0 -> 00 |  0 -> 00 |  8 -> 38 |  I -> 49 |  || C000008I(BFFFFFAA) -> C000000000003849

*********************read_efuse*********************
Efuse Address : 4
Efuse Data    : C000000000003849
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000100
DR_data Sending : 001000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	1,	0,	0,	1,	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000011100001001001
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 3849 || Actual : 3849
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000011000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : C0000000 || Actual : C0000000
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

C -> C0 |  0 -> 00 |  0 -> 00 |  0 -> 00 |  2 -> 02 |  A -> 0A |  2 -> 2 |  8 -> 8 |  G -> 47 |  || C0002A28G(BFFFFFDDA) -> C0000000020A2847

*********************read_efuse*********************
Efuse Address : 5
Efuse Data    : C0000000020A2847
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000101
DR_data Sending : 101000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	1,	1,	0,	0,	0,	1,	0,	0,	0,	0,	1,	0,	1,	0,	0,	0,	1,	0,	1,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000010000010100010100001000111
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 20A2847 || Actual : 20A2847
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000011000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : C0000000 || Actual : C0000000
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

ERROR: PSST - Can't activate set 1101001 for DCS pin vdd_core site 1.
Changing the V or I range is only allowed for disconnected pins.
WARNING:: rdi Warn:[1] Some error causes the execute() function not be finished or Missing execute() function at the end of certain test command!. 
Error: DPS_POWER_PIN_STATUS::on()
E10010: FW command execution failed. (status = -2)
        See ui_report window for details.
ERROR: Exception occured during execution of testsuite "Device_Power_Down". Please refer to TDC Topic 29710 for more information.
WARNING:
E10038: ON_FIRST_INVOCATION block was not properly terminated
ERROR: Recoverable Exception in execution of testsuite "Device_Power_Down": exception happened during testmethod execution.
WARNING: PSST - DCS pin "vdd_core" has been in constant current mode.
WARNING: PSST - DCS pin "vdd_core" has been detecting a DUT board disconnect.
WARNING: PSST - DCS pin "vdd_core" has been disconnected.
Disconnect/Connect sequence required.
Device test FAILED!
******************************************
******  @@@@@    @      @    @      ******
******  @       @ @     @    @      ******
******  @@@@@  @@@@@    @    @      ******
******  @      @   @    @    @      ******
******  @      @   @    @    @@@@@  ******
******************************************
BIN :  db ()
INFO: (dataformatter) Completed Detailed STDF file per Lot:  /home/ibm93k/stdf/manual/main_Lot_1_Jan_21_11h08m09s_STDF
WARNING: PSST - DCS pin "vdd_core" has been detecting a DUT board disconnect.
WARNING: PSST - DCS pin "vdd_core" has been detecting a DUT board disconnect.
WARNING: PSST - DCS pin "vdd_core" has been disconnected.
Disconnect/Connect sequence required.
  Ended at: 20250121 110822
******** end testflow report data  *******
