{"id": "2602.05017", "categories": ["cs.DC", "q-bio.CB"], "pdf": "https://arxiv.org/pdf/2602.05017", "abs": "https://arxiv.org/abs/2602.05017", "authors": ["Jose-Luis Estragues-Mu\u00f1oz", "Carlos Alvarez", "Arnau Montagud", "Daniel Jimenez-Gonzalez", "Alfonso Valencia"], "title": "A novel scalable high performance diffusion solver for multiscale cell simulations", "comment": "14 pages, 9 figures", "summary": "Agent-based cellular models simulate tissue evolution by capturing the behavior of individual cells, their interactions with neighboring cells, and their responses to the surrounding microenvironment. An important challenge in the field is scaling cellular resolution models to real-scale tumor simulations, which is critical for the development of digital twin models of diseases and requires the use of High-Performance Computing (HPC) since every time step involves trillions of operations. We hereby present a scalable HPC solution for the molecular diffusion modeling using an efficient implementation of state-of-the-art Finite Volume Method (FVM) frameworks. The paper systematically evaluates a novel scalable Biological Finite Volume Method (BioFVM) library and presents an extensive performance analysis of the available solutions. Results shows that our HPC proposal reach almost 200x speedup and up to 36% reduction in memory usage over the current state-of-the-art solutions, paving the way to efficiently compute the next generation of biological problems.", "AI": {"tldr": "A scalable HPC solution using Biological Finite Volume Method (BioFVM) achieves 200x speedup and 36% memory reduction for tumor simulation, enabling digital twin models.", "motivation": "Scaling cellular resolution models to real-scale tumor simulations is critical for digital twin models but computationally challenging due to trillions of operations per time step requiring HPC solutions.", "method": "Developed a scalable HPC solution using an efficient implementation of state-of-the-art Finite Volume Method (FVM) frameworks, specifically creating a novel scalable Biological Finite Volume Method (BioFVM) library.", "result": "The HPC proposal achieves almost 200x speedup and up to 36% reduction in memory usage compared to current state-of-the-art solutions.", "conclusion": "The scalable BioFVM library enables efficient computation of next-generation biological problems, particularly for digital twin models of diseases like tumors."}}
{"id": "2602.04991", "categories": ["cs.AR", "cs.CR"], "pdf": "https://arxiv.org/pdf/2602.04991", "abs": "https://arxiv.org/abs/2602.04991", "authors": ["Simone Manoni", "Emanuele Parisi", "Riccardo Tedeschi", "Davide Rossi", "Andrea Acquaviva", "Andrea Bartolini"], "title": "CVA6-CFI: A First Glance at RISC-V Control-Flow Integrity Extensions", "comment": "Accepted as a lecture at the 2026 IEEE International Symposium on Circuits and Systems. Preprint version", "summary": "This work presents the first design, integration, and evaluation of the standard RISC-V extensions for Control-Flow Integrity (CFI). The Zicfiss and Zicfilp extensions aim at protecting the execution of a vulnerable program from control-flow hijacking attacks through the implementation of security mechanisms based on shadow stack and landing pad primitives. We introduce two independent and configurable hardware units implementing forward-edge and backward-edge control-flow protection, fully integrated into the open-source CVA6 core. Our design incurs in only 1.0% area overhead when synthesized in 22 nm FDX technology, and up to 15.6% performance overhead based on evaluation with the MiBench automotive benchmark subset. We release the complete implementation as open source.", "AI": {"tldr": "First implementation and evaluation of RISC-V CFI extensions (Zicfiss and Zicfilp) for control-flow integrity protection using shadow stack and landing pad mechanisms in CVA6 core.", "motivation": "To protect vulnerable programs from control-flow hijacking attacks by implementing standardized RISC-V extensions for Control-Flow Integrity (CFI) that provide hardware-based security mechanisms.", "method": "Designed and integrated two independent configurable hardware units implementing forward-edge (landing pads) and backward-edge (shadow stack) control-flow protection into the open-source CVA6 RISC-V core. The extensions follow the Zicfiss and Zicfilp specifications.", "result": "Achieved only 1.0% area overhead when synthesized in 22 nm FDX technology, with performance overhead up to 15.6% based on evaluation with MiBench automotive benchmark subset. The complete implementation is released as open source.", "conclusion": "Successfully demonstrated the feasibility and efficiency of implementing standardized RISC-V CFI extensions in hardware, providing practical control-flow integrity protection with minimal area overhead and reasonable performance impact."}}
{"id": "2602.05131", "categories": ["cs.DC"], "pdf": "https://arxiv.org/pdf/2602.05131", "abs": "https://arxiv.org/abs/2602.05131", "authors": ["Irene Bonati", "Silvina Caino-Lores", "Tain\u00e3 Coleman", "Sagar Dolas", "Sandro Fiore", "Venkatesh Kannan", "Marco Verdicchio", "Sean R. Wilkinson", "Rafael Ferreira da Silva"], "title": "Towards Advancing Research with Workflows: A perspective from the Workflows Community Summit -- Amsterdam, 2025", "comment": null, "summary": "Scientific workflows have become essential for orchestrating complex computational processes across distributed resources, managing large datasets, and ensuring reproducibility in modern research. The Workflows Community Summit 2025, held in Amsterdam on June 6th, 2025, convened international experts to examine emerging challenges and opportunities in this domain. Participants identified key barriers to workflow adoption, including tensions between system generality and domain-specific utility, concerns over long-term sustainability of workflow systems and services, insufficient recognition for those who develop and maintain reproducible workflows, and gaps in standardization, funding, training, and cross-disciplinary collaboration. To address these challenges, the summit proposed action lines spanning technology, policy, and community dimensions: shifting evaluation metrics from raw computational performance toward measuring genuine scientific impact; formalizing workflow patterns and community-driven benchmarks to improve transparency, reproducibility, and usability; cultivating a cohesive international workflows community that engages funding bodies and research stakeholders; and investing in human capital through dedicated workflow engineering roles, career pathways, and integration of workflow concepts into educational curricula and long-term training initiatives. This document presents the summit's findings, beginning with an overview of the current computing ecosystem and the rationale for workflow-centric approaches, followed by a discussion of identified challenges and recommended action lines for advancing scientific discovery through workflows.", "AI": {"tldr": "The Workflows Community Summit 2025 identified key barriers to scientific workflow adoption and proposed action lines across technology, policy, and community dimensions to advance workflow-centric scientific discovery.", "motivation": "Scientific workflows are essential for orchestrating complex computational processes, managing large datasets, and ensuring reproducibility in modern research, but face significant adoption barriers that need to be addressed.", "method": "The Workflows Community Summit 2025 convened international experts to examine emerging challenges and opportunities, identify key barriers to workflow adoption, and propose actionable solutions through collaborative discussion and analysis.", "result": "Identified key barriers including tensions between system generality vs domain-specific utility, sustainability concerns, insufficient recognition for workflow developers, and gaps in standardization, funding, training, and cross-disciplinary collaboration.", "conclusion": "The summit proposed action lines: shift evaluation metrics toward scientific impact, formalize workflow patterns and benchmarks, cultivate an international workflows community, and invest in human capital through dedicated roles, career pathways, and educational integration."}}
{"id": "2602.05018", "categories": ["cs.AR"], "pdf": "https://arxiv.org/pdf/2602.05018", "abs": "https://arxiv.org/abs/2602.05018", "authors": ["Hongbang Wu", "Xuesi Chen", "Shubham Jadhav", "Amit Lal", "Lillian Pentecost", "Udit Gupta"], "title": "COFFEE: A Carbon-Modeling and Optimization Framework for HZO-based FeFET eNVMs", "comment": null, "summary": "Information and communication technologies account for a growing portion of global environmental impacts. While emerging technologies, such as emerging non-volatile memories (eNVM), offer a promising solution to energy efficient computing, their end-to-end footprint is not well understood. Understanding the environmental impact of hardware systems over their life cycle is the first step to realizing sustainable computing. This work conducts a detailed study of one example eNVM device: hafnium-zirconium-oxide (HZO)-based ferroelectric field-effect transistors (FeFETs). We present COFFEE, the first carbon modeling framework for HZO-based FeFET eNVMs across life cycle, from hardware manufacturing (embodied carbon) to use (operational carbon). COFFEE builds on data gathered from a real semiconductor fab and device fabrication recipes to estimate embodied carbon, and architecture level eNVM design space exploration tools to quantify use-phase performance and energy. Our evaluation shows that, at 2 MB capacity, the embodied carbon per unit area overhead of HZO-FeFETs can be up to 11% higher than the CMOS baseline, while the embodied carbon per MB remains consistently about 4.3x lower than SRAM across different memory capacity. A further case study applies COFFEE to an edge ML accelerator, showing that replacing the SRAM-based weight buffer with HZO-based FeFET eNVMs reduces embodied carbon by 42.3% and operational carbon by up to 70%.", "AI": {"tldr": "COFFEE is the first carbon modeling framework for HZO-based FeFET non-volatile memories that quantifies both embodied (manufacturing) and operational (use-phase) carbon across the entire lifecycle.", "motivation": "ICT's growing environmental impact requires understanding hardware lifecycle footprints. Emerging non-volatile memories like HZO-FeFETs promise energy efficiency but lack comprehensive carbon footprint analysis across manufacturing and use phases.", "method": "Developed COFFEE framework using real semiconductor fab data for embodied carbon estimation and architecture-level design space exploration tools for operational carbon analysis. Applied to HZO-FeFET devices and tested on edge ML accelerator case study.", "result": "HZO-FeFETs show 11% higher embodied carbon per unit area than CMOS baseline at 2MB capacity, but 4.3x lower embodied carbon per MB than SRAM. In edge ML accelerator case, replacing SRAM with HZO-FeFETs reduced embodied carbon by 42.3% and operational carbon by up to 70%.", "conclusion": "COFFEE enables comprehensive carbon footprint analysis of emerging memory technologies. HZO-FeFET eNVMs offer significant carbon reduction potential, especially for edge computing applications, demonstrating the importance of lifecycle carbon assessment for sustainable computing."}}
{"id": "2602.05292", "categories": ["cs.DC"], "pdf": "https://arxiv.org/pdf/2602.05292", "abs": "https://arxiv.org/abs/2602.05292", "authors": ["Haoyu Bai", "Muhammed Tawfiqul Islam", "Minxian Xu", "Rajkumar Buyya"], "title": "ORACL: Optimized Reasoning for Autoscaling via Chain of Thought with LLMs for Microservices", "comment": null, "summary": "Applications are moving away from monolithic designs to microservice and serverless architectures, where fleets of lightweight and independently deployable components run on public clouds. Autoscaling serves as the primary control mechanism for balancing resource utilization and quality of service, yet existing policies are either opaque learned models that require substantial per-deployment training or brittle hand-tuned rules that fail to generalize. We investigate whether large language models can act as universal few-shot resource allocators that adapt across rapidly evolving microservice deployments.\n  We propose ORACL, Optimized Reasoning for Autoscaling via Chain of Thought with LLMs for Microservices, a framework that leverages prior knowledge and chain-of-thought reasoning to diagnose performance regressions and recommend resource allocations. ORACL transforms runtime telemetry, including pods, replicas, CPU and memory usage, latency, service-level objectives, and fault signals, into semantic natural-language state descriptions and invokes an LLM to produce an interpretable intermediate reasoning trace. This reasoning identifies likely root causes, prunes the action space, and issues safe allocation decisions under policy constraints. Experiments on representative open-source microservice workloads show that ORACL improves root-cause identification accuracy by 15 percent, accelerates training by up to 24x, and improves quality of service by 6 percent in short-term scenarios, without deployment-specific retraining.", "AI": {"tldr": "ORACL is an LLM-based framework for autoscaling in microservices that uses chain-of-thought reasoning to diagnose performance issues and allocate resources without deployment-specific training.", "motivation": "Current autoscaling approaches for microservices are either opaque learned models requiring extensive per-deployment training or brittle hand-tuned rules that don't generalize well across rapidly evolving deployments.", "method": "ORACL transforms runtime telemetry (pods, replicas, CPU/memory usage, latency, SLOs, fault signals) into natural-language state descriptions, then uses LLM chain-of-thought reasoning to identify root causes, prune action space, and make safe allocation decisions under policy constraints.", "result": "Experiments on open-source microservice workloads show ORACL improves root-cause identification accuracy by 15%, accelerates training by up to 24x, and improves QoS by 6% in short-term scenarios without deployment-specific retraining.", "conclusion": "Large language models can serve as universal few-shot resource allocators that adapt across rapidly evolving microservice deployments, providing interpretable reasoning and effective autoscaling without extensive per-deployment training."}}
{"id": "2602.05743", "categories": ["cs.AR"], "pdf": "https://arxiv.org/pdf/2602.05743", "abs": "https://arxiv.org/abs/2602.05743", "authors": ["Liang Zhao", "Kunming Shao", "Zhipeng Liao", "Xijie Huang", "Tim Kwang-Ting Cheng", "Chi-Ying Tsui", "Yi Zou"], "title": "Balancing FP8 Computation Accuracy and Efficiency on Digital CIM via Shift-Aware On-the-fly Aligned-Mantissa Bitwidth Prediction", "comment": "This paper is under review by IEEE Transactions On Very Large Scale Integration Systems (TVLSI-00144-2026)", "summary": "FP8 low-precision formats have gained significant adoption in Transformer inference and training. However, existing digital compute-in-memory (DCIM) architectures face challenges in supporting variable FP8 aligned-mantissa bitwidths, as unified alignment strategies and fixed-precision multiply-accumulate (MAC) units struggle to handle input data with diverse distributions. This work presents a flexible FP8 DCIM accelerator with three innovations: (1) a dynamic shift-aware bitwidth prediction (DSBP) with on-the-fly input prediction that adaptively adjusts weight (2/4/6/8b) and input (2$\\sim$12b) aligned-mantissa precision; (2) a FIFO-based input alignment unit (FIAU) replacing complex barrel shifters with pointer-based control; and (3) a precision-scalable INT MAC array achieving flexible weight precision with minimal overhead. Implemented in 28nm CMOS with a 64$\\times$96 CIM array, the design achieves 20.4 TFLOPS/W for fixed E5M7, demonstrating 2.8$\\times$ higher FP8 efficiency than previous work while supporting all FP8 formats. Results on Llama-7b show that the DSBP achieves higher efficiency than fixed bitwidth mode at the same accuracy level on both BoolQ and Winogrande datasets, with configurable parameters enabling flexible accuracy-efficiency trade-offs.", "AI": {"tldr": "A flexible FP8 digital compute-in-memory accelerator with dynamic precision adaptation for Transformer workloads, achieving 2.8\u00d7 higher efficiency than previous work while supporting all FP8 formats.", "motivation": "Existing digital compute-in-memory architectures struggle to support variable FP8 aligned-mantissa bitwidths due to unified alignment strategies and fixed-precision MAC units that cannot handle input data with diverse distributions in Transformer inference and training.", "method": "Three key innovations: (1) Dynamic shift-aware bitwidth prediction (DSBP) with on-the-fly input prediction for adaptive weight (2/4/6/8b) and input (2\u223c12b) aligned-mantissa precision; (2) FIFO-based input alignment unit (FIAU) replacing complex barrel shifters with pointer-based control; (3) Precision-scalable INT MAC array enabling flexible weight precision with minimal overhead.", "result": "Implemented in 28nm CMOS with 64\u00d796 CIM array, achieves 20.4 TFLOPS/W for fixed E5M7 format, demonstrating 2.8\u00d7 higher FP8 efficiency than previous work while supporting all FP8 formats. DSBP achieves higher efficiency than fixed bitwidth mode at same accuracy level on Llama-7b for both BoolQ and Winogrande datasets.", "conclusion": "The proposed flexible FP8 DCIM accelerator successfully addresses the challenge of variable FP8 precision support in Transformer workloads through dynamic precision adaptation, achieving significant efficiency improvements while maintaining accuracy through configurable accuracy-efficiency trade-offs."}}
{"id": "2602.05346", "categories": ["cs.DC"], "pdf": "https://arxiv.org/pdf/2602.05346", "abs": "https://arxiv.org/abs/2602.05346", "authors": ["Shubham Mishra", "Jo\u00e3o Gon\u00e7alves", "Chawinphat Tankuranand", "Neil Giridharan", "Natacha Crooks", "Heidi Howard", "Chris Jensen"], "title": "Proteus: Append-Only Ledgers for (Mostly) Trusted Execution Environments", "comment": null, "summary": "Distributed ledgers are increasingly relied upon by industry to provide trustworthy accountability, strong integrity protection, and high availability for critical data without centralizing trust. Recently, distributed append-only logs are opting for a layered approach, combining crash-fault-tolerant (CFT) consensus with hardware-based Trusted Execution Environments (TEEs) for greater resiliency. Unfortunately, hardware TEEs can be subject to (rare) attacks, undermining the very guarantees that distributed ledgers are carefully designed to achieve. In response, we present Proteus, a new distributed consensus protocol that cautiously trusts the guarantees of TEEs. Proteus carefully embeds a Byzantine fault-tolerant (BFT) protocol inside of a CFT protocol with no additional messages. This is made possible through careful refactoring of both the CFT and BFT protocols such that their structure aligns. Proteus achieves performance in line with regular TEE-enabled consensus protocols, while guaranteeing integrity in the face of TEE platform compromises.", "AI": {"tldr": "Proteus is a distributed consensus protocol that combines CFT and BFT approaches to maintain integrity even when TEEs are compromised, achieving performance comparable to regular TEE-enabled protocols.", "motivation": "Distributed ledgers rely on TEEs for enhanced resiliency, but hardware TEEs can be vulnerable to attacks, undermining the integrity guarantees that distributed ledgers are designed to provide.", "method": "Proteus carefully embeds a Byzantine fault-tolerant (BFT) protocol inside a crash-fault-tolerant (CFT) protocol with no additional messages, achieved through careful refactoring to align their structures.", "result": "Proteus achieves performance in line with regular TEE-enabled consensus protocols while guaranteeing integrity in the face of TEE platform compromises.", "conclusion": "Proteus provides a cautious approach to trusting TEE guarantees by combining CFT and BFT protocols, offering robust integrity protection even when hardware TEEs are compromised."}}
{"id": "2602.04900", "categories": ["cs.ET", "cs.AI", "cs.DC"], "pdf": "https://arxiv.org/pdf/2602.04900", "abs": "https://arxiv.org/abs/2602.04900", "authors": ["Sai Sindhur Malleni", "Ra\u00fal Sevilla", "Aleksei Vasilevskii", "Jos\u00e9 Castillo Lema", "Andr\u00e9 Bauer"], "title": "Evaluating Kubernetes Performance for GenAI Inference: From Automatic Speech Recognition to LLM Summarization", "comment": "A accepted at the 17th International Conference on Performance Engineering", "summary": "As Generative AI (GenAI), particularly inference, rapidly emerges as a dominant workload category, the Kubernetes ecosystem is proactively evolving to natively support its unique demands. This industry paper demonstrates how emerging Kubernetes-native projects can be combined to deliver the benefits of container orchestration, such as scalability and resource efficiency, to complex AI workflows. We implement and evaluate an illustrative, multi-stage use case consisting of automatic speech recognition and summarization. First, we address batch inference by using Kueue to manage jobs that transcribe audio files with Whisper models and Dynamic Accelerator Slicer (DAS) to increase parallel job execution. Second, we address a discrete online inference scenario by feeding the transcripts to a Large Language Model for summarization hosted using llm-d, a novel solution utilizing the recent developments around the Kubernetes Gateway API Inference Extension (GAIE) for optimized routing of inference requests. Our findings illustrate that these complementary components (Kueue, DAS, and GAIE) form a cohesive, high-performance platform, proving Kubernetes' capability to serve as a unified foundation for demanding GenAI workloads: Kueue reduced total makespan by up to 15%; DAS shortened mean job completion time by 36%; and GAIE improved Time to First Token by 82\\%.", "AI": {"tldr": "Kubernetes-native tools (Kueue, DAS, GAIE) form a cohesive platform for GenAI workloads, improving batch inference efficiency and online inference latency.", "motivation": "As Generative AI inference becomes a dominant workload, Kubernetes needs to natively support its unique demands for scalability and resource efficiency in complex AI workflows.", "method": "Implemented multi-stage ASR and summarization use case: 1) Batch inference with Kueue for job management and Dynamic Accelerator Slicer for parallel execution, 2) Online inference with llm-d using Kubernetes Gateway API Inference Extension for optimized routing.", "result": "Kueue reduced total makespan by up to 15%; DAS shortened mean job completion time by 36%; GAIE improved Time to First Token by 82%.", "conclusion": "Kubernetes-native components form a cohesive, high-performance platform proving Kubernetes' capability as a unified foundation for demanding GenAI workloads."}}
{"id": "2602.05488", "categories": ["cs.PF"], "pdf": "https://arxiv.org/pdf/2602.05488", "abs": "https://arxiv.org/abs/2602.05488", "authors": ["Riccardo Carissimi", "Ben L. Titzer"], "title": "Wasure: A Modular Toolkit for Comprehensive WebAssembly Benchmarking", "comment": null, "summary": "WebAssembly (Wasm) has become a key compilation target for portable and efficient execution across diverse platforms. Benchmarking its performance, however, is a multi-dimensional challenge: it depends not only on the choice of runtime engines, but also on hardware architectures, application domains, source languages, benchmark suites, and runtime configurations. This paper introduces Wasure, a modular and extensible command-line toolkit that simplifies the execution and comparison of WebAssembly benchmarks. To complement performance evaluation, we also conducted a dynamic analysis of the benchmark suites included with Wasure. Our analysis reveals substantial differences in code coverage, control flow, and execution patterns, emphasizing the need for benchmark diversity. Wasure aims to support researchers and developers in conducting more systematic, transparent, and insightful evaluations of WebAssembly engines.", "AI": {"tldr": "Wasure is a modular CLI toolkit for benchmarking WebAssembly performance across multiple dimensions including runtime engines, hardware, applications, and configurations, with analysis showing significant benchmark diversity needs.", "motivation": "WebAssembly benchmarking is complex and multi-dimensional, depending on runtime engines, hardware architectures, application domains, source languages, benchmark suites, and runtime configurations. There's a need for systematic tools to simplify execution and comparison of WebAssembly benchmarks.", "method": "Developed Wasure, a modular and extensible command-line toolkit for executing and comparing WebAssembly benchmarks. Conducted dynamic analysis of benchmark suites included with Wasure to examine code coverage, control flow, and execution patterns.", "result": "The analysis revealed substantial differences in code coverage, control flow, and execution patterns among benchmark suites, emphasizing the need for benchmark diversity. Wasure provides a tool for systematic, transparent, and insightful evaluation of WebAssembly engines.", "conclusion": "Wasure addresses the multi-dimensional challenge of WebAssembly benchmarking by providing a modular toolkit that supports researchers and developers in conducting more comprehensive evaluations, with analysis highlighting the importance of diverse benchmark suites for meaningful performance assessment."}}
{"id": "2602.05356", "categories": ["cs.DC"], "pdf": "https://arxiv.org/pdf/2602.05356", "abs": "https://arxiv.org/abs/2602.05356", "authors": ["Andrew Lewis-Pye"], "title": "Reaching Univalency with Subquadratic Communication", "comment": null, "summary": "The Dolev-Reischuk lower bound establishes that any deterministic Byzantine Agreement (BA) protocol for $n$ processors tolerating $f$ faults requires $\u03a9(f^2+n)$ messages. But what exactly does this quadratic cost pay for? Even the minimal requirement that every correct processor \\emph{receive at least one message} already necessitates $\u03a9(f^2 + n)$ messages. This raises a fundamental question: is the Dolev-Reischuk bound about the difficulty of \\emph{reaching univalency} -- the point at which the protocol's outcome is determined -- or merely about \\emph{disseminating} the outcome to all processors afterward?\n  We resolve this question by showing that reaching univalency does \\emph{not} require quadratic communication. Specifically, we introduce $\u03b5$-BA, a relaxation allowing an $\u03b5$-fraction of correct processors to output incorrectly, and prove it can be solved deterministically with $O(n \\log n)$ communication complexity when $f < n(1/3 - \u03b5)$. Crucially, any $\u03b5$-BA protocol can serve as the first phase of a full BA protocol: after $\u03b5$-BA, a single all-to-all exchange and majority vote completes BA. Since the outcome is already determined after $\u03b5$-BA, this demonstrates that the quadratic cost in Dolev-Reischuk stems entirely from dissemination, rather than from reaching univalency. We also define Extractable BA for authenticated settings, capturing when processors collectively hold enough signed messages to determine the agreed value, and show it can be solved with communication complexity $O(f \\log f)$.", "AI": {"tldr": "The paper shows that reaching univalency (decision point) in Byzantine Agreement doesn't require quadratic communication - the Dolev-Reischuk lower bound's quadratic cost is only for disseminating the outcome, not for reaching agreement itself.", "motivation": "To understand what exactly the Dolev-Reischuk lower bound's quadratic communication cost pays for - whether it's about reaching univalency (the point where protocol outcome is determined) or merely about disseminating the outcome to all processors.", "method": "Introduces \u03b5-BA, a relaxation allowing \u03b5-fraction of correct processors to output incorrectly, and proves it can be solved deterministically with O(n log n) communication when f < n(1/3 - \u03b5). Shows any \u03b5-BA protocol can serve as first phase of full BA protocol, followed by single all-to-all exchange and majority vote. Also defines Extractable BA for authenticated settings.", "result": "Reaching univalency does not require quadratic communication - \u03b5-BA can be solved with O(n log n) communication. The quadratic cost in Dolev-Reischuk bound stems entirely from dissemination, not from reaching univalency. Extractable BA in authenticated settings can be solved with O(f log f) communication.", "conclusion": "The Dolev-Reischuk lower bound's quadratic communication cost is about disseminating the outcome to all processors, not about reaching the decision point (univalency). This clarifies the fundamental nature of communication complexity in Byzantine Agreement protocols."}}
{"id": "2602.05931", "categories": ["cs.ET"], "pdf": "https://arxiv.org/pdf/2602.05931", "abs": "https://arxiv.org/abs/2602.05931", "authors": ["Saad Yousuf", "Kaan Burak Ikiz", "Murat Kuscu"], "title": "Task-Adaptive Physical Reservoir Computing via Tunable Molecular Communication Dynamics", "comment": null, "summary": "Physical Reservoir Computing (PRC) offers an efficient paradigm for processing temporal data, yet most physical implementations are static, limiting their performance to a narrow range of tasks. In this work, we demonstrate in silico that a canonical Molecular Communication (MC) channel can function as a highly versatile and task-adaptive PRC whose computational properties are reconfigurable. Using a dual-simulation approach -- a computationally efficient deterministic mean-field model and a high-fidelity particle-based stochastic model (Smoldyn) -- we show that tuning the channel's underlying biophysical parameters, such as ligand-receptor kinetics and diffusion dynamics, allows the reservoir to be optimized for distinct classes of computation. We employ Bayesian optimization to efficiently navigate this high-dimensional parameter space, identifying discrete operational regimes. Our results reveal a clear trade-off: parameter sets rich in channel memory excel at chaotic time-series forecasting tasks (e.g., Mackey Glass), while regimes that promote strong receptor nonlinearity are superior for nonlinear data transformation. We further demonstrate that post-processing methods improve the performance of the stochastic reservoir by mitigating intrinsic molecular noise. These findings establish the MC channel not merely as a computational substrate, but as a design blueprint for tunable, bioinspired computing systems, providing a clear optimization framework for future wetware AI implementations.", "AI": {"tldr": "Molecular Communication channels can be reconfigured as versatile physical reservoir computers by tuning biophysical parameters, with different regimes optimized for memory-intensive vs nonlinear tasks.", "motivation": "Most physical reservoir computing implementations are static and limited to narrow task ranges, creating a need for more versatile, task-adaptive systems that can be optimized for different computational requirements.", "method": "Used dual-simulation approach with deterministic mean-field model and stochastic particle-based model (Smoldyn), tuning biophysical parameters like ligand-receptor kinetics and diffusion dynamics, employing Bayesian optimization to navigate parameter space.", "result": "Found clear trade-off: parameter sets with rich channel memory excel at chaotic time-series forecasting (Mackey Glass), while regimes promoting strong receptor nonlinearity are superior for nonlinear data transformation. Post-processing methods improved stochastic reservoir performance by mitigating molecular noise.", "conclusion": "Molecular Communication channels serve as design blueprints for tunable, bioinspired computing systems, providing an optimization framework for future wetware AI implementations beyond just computational substrates."}}
{"id": "2602.05754", "categories": ["cs.DC", "cs.AI"], "pdf": "https://arxiv.org/pdf/2602.05754", "abs": "https://arxiv.org/abs/2602.05754", "authors": ["Seonghye Cho", "Jaemin Han", "Hyunjin Kim", "Euisoo Jung", "Jae-Gil Lee"], "title": "TimelyFreeze: Adaptive Parameter Freezing Mechanism for Pipeline Parallelism", "comment": null, "summary": "Pipeline parallelism enables training models that exceed single-device memory, but practical throughput remains limited by pipeline bubbles. Although parameter freezing can improve training throughput by adaptively skipping backward computation, existing methods often over-freeze parameters, resulting in unnecessary accuracy degradation. To address this issue, we propose TimelyFreeze, which models the pipeline schedule as a directed acyclic graph and solves a linear program to compute optimal freeze ratios that minimize batch execution time under accuracy constraints. Experiments show that TimelyFreeze achieves up to 40% training throughput improvement on LLaMA-8B with comparable accuracy. Overall, it enables faster large-scale model training without compromising convergence and generalizes across diverse pipeline-parallel settings.", "AI": {"tldr": "TimelyFreeze optimizes pipeline parallelism by adaptively freezing parameters to minimize pipeline bubbles while maintaining accuracy, achieving up to 40% throughput improvement on LLaMA-8B.", "motivation": "Pipeline parallelism enables training large models beyond single-device memory, but practical throughput is limited by pipeline bubbles. Existing parameter freezing methods often over-freeze parameters, causing unnecessary accuracy degradation.", "method": "Models pipeline schedule as a directed acyclic graph and solves a linear program to compute optimal freeze ratios that minimize batch execution time under accuracy constraints.", "result": "Achieves up to 40% training throughput improvement on LLaMA-8B with comparable accuracy. Enables faster large-scale model training without compromising convergence.", "conclusion": "TimelyFreeze effectively balances training throughput and accuracy in pipeline-parallel settings, generalizing across diverse configurations for efficient large-scale model training."}}
{"id": "2602.05948", "categories": ["cs.DC", "cs.DS", "cs.MA", "cs.RO"], "pdf": "https://arxiv.org/pdf/2602.05948", "abs": "https://arxiv.org/abs/2602.05948", "authors": ["Himani", "Supantha Pandit", "Gokarna Sharma"], "title": "Location-Aware Dispersion on Anonymous Graphs", "comment": "3 tables, 2 figures, 6 pseudo-codes", "summary": "The well-studied DISPERSION problem is a fundamental coordination problem in distributed robotics, where a set of mobile robots must relocate so that each occupies a distinct node of a network. DISPERSION assumes that a robot can settle at any node as long as no other robot settles on that node. In this work, we introduce LOCATION-AWARE DISPERSION, a novel generalization of DISPERSION that incorporates location awareness: Let $G = (V, E)$ be an anonymous, connected, undirected graph with $n = |V|$ nodes, each labeled with a color $\\sf{col}(v) \\in C = \\{c_1, \\dots, c_t\\}, t\\leq n$. A set $R = \\{r_1, \\dots, r_k\\}$ of $k \\leq n$ mobile robots is given, where each robot $r_i$ has an associated color $\\mathsf{col}(r_i) \\in C$. Initially placed arbitrarily on the graph, the goal is to relocate the robots so that each occupies a distinct node of the same color. When $|C|=1$, LOCATION-AWARE DISPERSION reduces to DISPERSION. There is a solution to DISPERSION in graphs with any $k\\leq n$ without knowing $k,n$.\n  Like DISPERSION, the goal is to solve LOCATION-AWARE DISPERSION minimizing both time and memory requirement at each agent. We develop several deterministic algorithms with guaranteed bounds on both time and memory requirement. We also give an impossibility and a lower bound for any deterministic algorithm for LOCATION-AWARE DISPERSION. To the best of our knowledge, the presented results collectively establish the algorithmic feasibility of LOCATION-AWARE DISPERSION in anonymous networks and also highlight the challenges on getting an efficient solution compared to the solutions for DISPERSION.", "AI": {"tldr": "Introduces Location-Aware Dispersion, a generalization of the classic Dispersion problem where robots must relocate to distinct nodes of matching colors, with deterministic algorithms, impossibility results, and lower bounds.", "motivation": "Extends the fundamental Dispersion coordination problem by incorporating location awareness through color matching between robots and nodes, creating a more realistic scenario where robots need to settle at specific types of locations rather than just any available node.", "method": "Develops several deterministic algorithms for Location-Aware Dispersion with guaranteed bounds on both time and memory requirements, while also establishing impossibility results and lower bounds for any deterministic algorithm solving this problem.", "result": "Presents algorithmic feasibility of Location-Aware Dispersion in anonymous networks, with specific time and memory bounds, while highlighting the increased complexity compared to classic Dispersion solutions.", "conclusion": "Location-Aware Dispersion is algorithmically feasible but presents greater challenges than classic Dispersion, requiring more sophisticated solutions due to the color matching constraint between robots and nodes."}}
