// Seed: 1669275029
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output logic [7:0] id_8;
  inout logic [7:0] id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_8[-1] = id_6(1, id_7[-1] - -1'b0, -1);
endmodule
module module_1 #(
    parameter id_1 = 32'd99
) (
    input supply0 id_0,
    input tri1 _id_1,
    input wor id_2,
    output tri1 id_3,
    input tri0 id_4
);
  wire  id_6;
  logic id_7;
  ;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_7,
      id_7
  );
  if (-1 % 1) assign id_3 = id_7[id_1] ? 1 : "" ? id_1 : 1'b0;
endmodule
