// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1962\sampleModel1962_4_sub\Mysubsystem_32.v
// Created: 2024-06-10 19:01:43
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_32
// Source Path: sampleModel1962_4_sub/Subsystem/Mysubsystem_32
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_32
          (In1,
           In2,
           In3,
           In4,
           Out1);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  input   [7:0] In3;  // uint8
  input   [7:0] In4;  // uint8
  output  [15:0] Out1;  // uint16


  wire [7:0] cfblk118_out1;  // uint8
  wire [15:0] cfblk14_out1;  // uint16
  wire signed [31:0] cfblk129_sub_temp;  // sfix32
  wire signed [31:0] cfblk129_1;  // sfix32
  wire signed [31:0] cfblk129_2;  // sfix32
  wire [15:0] cfblk129_out1;  // uint16


  assign cfblk118_out1 = In4 - In1;



  DotProduct u_cfblk14_inst (.in1(In2),  // uint8
                             .in2(In3),  // uint8
                             .out1(cfblk14_out1)  // uint16
                             );

  assign cfblk129_1 = {24'b0, cfblk118_out1};
  assign cfblk129_2 = {16'b0, cfblk14_out1};
  assign cfblk129_sub_temp = cfblk129_1 - cfblk129_2;
  assign cfblk129_out1 = cfblk129_sub_temp[15:0];



  assign Out1 = cfblk129_out1;

endmodule  // Mysubsystem_32

