Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vedic_8x8_behav xil_defaultlib.Vedic_8x8 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 's' [C:/Users/Admin/Vedic 4x4 using Full Adder/Vedic 4x4 using Full Adder.srcs/sources_1/new/Vedic 4x4 FA.v:67]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 's' [C:/Users/Admin/Vedic 4x4 using Full Adder/Vedic 4x4 using Full Adder.srcs/sources_1/new/Vedic 4x4 FA.v:68]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 's' [C:/Users/Admin/Vedic 8x8/Vedic 8x8.srcs/sources_1/new/Vedic 8x8 FA.v:83]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 13 for port 's' [C:/Users/Admin/Vedic 8x8/Vedic 8x8.srcs/sources_1/new/Vedic 8x8 FA.v:84]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 13 for port 's' [C:/Users/Admin/Vedic 8x8/Vedic 8x8.srcs/sources_1/new/Vedic 8x8 FA.v:85]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 's' [C:/Users/Admin/Vedic 4x4 using Full Adder/Vedic 4x4 using Full Adder.srcs/sources_1/new/Vedic 4x4 FA.v:69]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
