
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//elfedit_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401118 <.init>:
  401118:	stp	x29, x30, [sp, #-16]!
  40111c:	mov	x29, sp
  401120:	bl	401480 <ferror@plt+0x60>
  401124:	ldp	x29, x30, [sp], #16
  401128:	ret

Disassembly of section .plt:

0000000000401130 <memcpy@plt-0x20>:
  401130:	stp	x16, x30, [sp, #-16]!
  401134:	adrp	x16, 418000 <warn@@Base+0x14210>
  401138:	ldr	x17, [x16, #4088]
  40113c:	add	x16, x16, #0xff8
  401140:	br	x17
  401144:	nop
  401148:	nop
  40114c:	nop

0000000000401150 <memcpy@plt>:
  401150:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401154:	ldr	x17, [x16]
  401158:	add	x16, x16, #0x0
  40115c:	br	x17

0000000000401160 <memmove@plt>:
  401160:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401164:	ldr	x17, [x16, #8]
  401168:	add	x16, x16, #0x8
  40116c:	br	x17

0000000000401170 <strtoul@plt>:
  401170:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401174:	ldr	x17, [x16, #16]
  401178:	add	x16, x16, #0x10
  40117c:	br	x17

0000000000401180 <strlen@plt>:
  401180:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401184:	ldr	x17, [x16, #24]
  401188:	add	x16, x16, #0x18
  40118c:	br	x17

0000000000401190 <exit@plt>:
  401190:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401194:	ldr	x17, [x16, #32]
  401198:	add	x16, x16, #0x20
  40119c:	br	x17

00000000004011a0 <sbrk@plt>:
  4011a0:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  4011a4:	ldr	x17, [x16, #40]
  4011a8:	add	x16, x16, #0x28
  4011ac:	br	x17

00000000004011b0 <ftell@plt>:
  4011b0:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  4011b4:	ldr	x17, [x16, #48]
  4011b8:	add	x16, x16, #0x30
  4011bc:	br	x17

00000000004011c0 <fputc@plt>:
  4011c0:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  4011c4:	ldr	x17, [x16, #56]
  4011c8:	add	x16, x16, #0x38
  4011cc:	br	x17

00000000004011d0 <snprintf@plt>:
  4011d0:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  4011d4:	ldr	x17, [x16, #64]
  4011d8:	add	x16, x16, #0x40
  4011dc:	br	x17

00000000004011e0 <fileno@plt>:
  4011e0:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  4011e4:	ldr	x17, [x16, #72]
  4011e8:	add	x16, x16, #0x48
  4011ec:	br	x17

00000000004011f0 <fclose@plt>:
  4011f0:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  4011f4:	ldr	x17, [x16, #80]
  4011f8:	add	x16, x16, #0x50
  4011fc:	br	x17

0000000000401200 <fopen@plt>:
  401200:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401204:	ldr	x17, [x16, #88]
  401208:	add	x16, x16, #0x58
  40120c:	br	x17

0000000000401210 <malloc@plt>:
  401210:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401214:	ldr	x17, [x16, #96]
  401218:	add	x16, x16, #0x60
  40121c:	br	x17

0000000000401220 <strncmp@plt>:
  401220:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401224:	ldr	x17, [x16, #104]
  401228:	add	x16, x16, #0x68
  40122c:	br	x17

0000000000401230 <bindtextdomain@plt>:
  401230:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401234:	ldr	x17, [x16, #112]
  401238:	add	x16, x16, #0x70
  40123c:	br	x17

0000000000401240 <__libc_start_main@plt>:
  401240:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401244:	ldr	x17, [x16, #120]
  401248:	add	x16, x16, #0x78
  40124c:	br	x17

0000000000401250 <calloc@plt>:
  401250:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401254:	ldr	x17, [x16, #128]
  401258:	add	x16, x16, #0x80
  40125c:	br	x17

0000000000401260 <strcasecmp@plt>:
  401260:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401264:	ldr	x17, [x16, #136]
  401268:	add	x16, x16, #0x88
  40126c:	br	x17

0000000000401270 <realloc@plt>:
  401270:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401274:	ldr	x17, [x16, #144]
  401278:	add	x16, x16, #0x90
  40127c:	br	x17

0000000000401280 <rewind@plt>:
  401280:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401284:	ldr	x17, [x16, #152]
  401288:	add	x16, x16, #0x98
  40128c:	br	x17

0000000000401290 <getc@plt>:
  401290:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401294:	ldr	x17, [x16, #160]
  401298:	add	x16, x16, #0xa0
  40129c:	br	x17

00000000004012a0 <strdup@plt>:
  4012a0:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  4012a4:	ldr	x17, [x16, #168]
  4012a8:	add	x16, x16, #0xa8
  4012ac:	br	x17

00000000004012b0 <strerror@plt>:
  4012b0:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  4012b4:	ldr	x17, [x16, #176]
  4012b8:	add	x16, x16, #0xb0
  4012bc:	br	x17

00000000004012c0 <__gmon_start__@plt>:
  4012c0:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  4012c4:	ldr	x17, [x16, #184]
  4012c8:	add	x16, x16, #0xb8
  4012cc:	br	x17

00000000004012d0 <fseek@plt>:
  4012d0:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  4012d4:	ldr	x17, [x16, #192]
  4012d8:	add	x16, x16, #0xc0
  4012dc:	br	x17

00000000004012e0 <abort@plt>:
  4012e0:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  4012e4:	ldr	x17, [x16, #200]
  4012e8:	add	x16, x16, #0xc8
  4012ec:	br	x17

00000000004012f0 <memcmp@plt>:
  4012f0:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  4012f4:	ldr	x17, [x16, #208]
  4012f8:	add	x16, x16, #0xd0
  4012fc:	br	x17

0000000000401300 <textdomain@plt>:
  401300:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401304:	ldr	x17, [x16, #216]
  401308:	add	x16, x16, #0xd8
  40130c:	br	x17

0000000000401310 <getopt_long@plt>:
  401310:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401314:	ldr	x17, [x16, #224]
  401318:	add	x16, x16, #0xe0
  40131c:	br	x17

0000000000401320 <strcmp@plt>:
  401320:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401324:	ldr	x17, [x16, #232]
  401328:	add	x16, x16, #0xe8
  40132c:	br	x17

0000000000401330 <mmap@plt>:
  401330:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401334:	ldr	x17, [x16, #240]
  401338:	add	x16, x16, #0xf0
  40133c:	br	x17

0000000000401340 <fread@plt>:
  401340:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401344:	ldr	x17, [x16, #248]
  401348:	add	x16, x16, #0xf8
  40134c:	br	x17

0000000000401350 <free@plt>:
  401350:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401354:	ldr	x17, [x16, #256]
  401358:	add	x16, x16, #0x100
  40135c:	br	x17

0000000000401360 <fwrite@plt>:
  401360:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401364:	ldr	x17, [x16, #264]
  401368:	add	x16, x16, #0x108
  40136c:	br	x17

0000000000401370 <munmap@plt>:
  401370:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401374:	ldr	x17, [x16, #272]
  401378:	add	x16, x16, #0x110
  40137c:	br	x17

0000000000401380 <fflush@plt>:
  401380:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401384:	ldr	x17, [x16, #280]
  401388:	add	x16, x16, #0x118
  40138c:	br	x17

0000000000401390 <__fxstat@plt>:
  401390:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401394:	ldr	x17, [x16, #288]
  401398:	add	x16, x16, #0x120
  40139c:	br	x17

00000000004013a0 <vfprintf@plt>:
  4013a0:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  4013a4:	ldr	x17, [x16, #296]
  4013a8:	add	x16, x16, #0x128
  4013ac:	br	x17

00000000004013b0 <printf@plt>:
  4013b0:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  4013b4:	ldr	x17, [x16, #304]
  4013b8:	add	x16, x16, #0x130
  4013bc:	br	x17

00000000004013c0 <__assert_fail@plt>:
  4013c0:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  4013c4:	ldr	x17, [x16, #312]
  4013c8:	add	x16, x16, #0x138
  4013cc:	br	x17

00000000004013d0 <__errno_location@plt>:
  4013d0:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  4013d4:	ldr	x17, [x16, #320]
  4013d8:	add	x16, x16, #0x140
  4013dc:	br	x17

00000000004013e0 <__xstat@plt>:
  4013e0:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  4013e4:	ldr	x17, [x16, #328]
  4013e8:	add	x16, x16, #0x148
  4013ec:	br	x17

00000000004013f0 <gettext@plt>:
  4013f0:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  4013f4:	ldr	x17, [x16, #336]
  4013f8:	add	x16, x16, #0x150
  4013fc:	br	x17

0000000000401400 <fprintf@plt>:
  401400:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401404:	ldr	x17, [x16, #344]
  401408:	add	x16, x16, #0x158
  40140c:	br	x17

0000000000401410 <setlocale@plt>:
  401410:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401414:	ldr	x17, [x16, #352]
  401418:	add	x16, x16, #0x160
  40141c:	br	x17

0000000000401420 <ferror@plt>:
  401420:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401424:	ldr	x17, [x16, #360]
  401428:	add	x16, x16, #0x168
  40142c:	br	x17

Disassembly of section .text:

0000000000401430 <error@@Base-0x28c0>:
  401430:	mov	x29, #0x0                   	// #0
  401434:	mov	x30, #0x0                   	// #0
  401438:	mov	x5, x0
  40143c:	ldr	x1, [sp]
  401440:	add	x2, sp, #0x8
  401444:	mov	x6, sp
  401448:	movz	x0, #0x0, lsl #48
  40144c:	movk	x0, #0x0, lsl #32
  401450:	movk	x0, #0x40, lsl #16
  401454:	movk	x0, #0x37d0
  401458:	movz	x3, #0x0, lsl #48
  40145c:	movk	x3, #0x0, lsl #32
  401460:	movk	x3, #0x40, lsl #16
  401464:	movk	x3, #0x6be8
  401468:	movz	x4, #0x0, lsl #48
  40146c:	movk	x4, #0x0, lsl #32
  401470:	movk	x4, #0x40, lsl #16
  401474:	movk	x4, #0x6c68
  401478:	bl	401240 <__libc_start_main@plt>
  40147c:	bl	4012e0 <abort@plt>
  401480:	adrp	x0, 418000 <warn@@Base+0x14210>
  401484:	ldr	x0, [x0, #4064]
  401488:	cbz	x0, 401490 <ferror@plt+0x70>
  40148c:	b	4012c0 <__gmon_start__@plt>
  401490:	ret
  401494:	nop
  401498:	adrp	x0, 419000 <warn@@Base+0x15210>
  40149c:	add	x0, x0, #0x310
  4014a0:	adrp	x1, 419000 <warn@@Base+0x15210>
  4014a4:	add	x1, x1, #0x310
  4014a8:	cmp	x1, x0
  4014ac:	b.eq	4014c4 <ferror@plt+0xa4>  // b.none
  4014b0:	adrp	x1, 406000 <warn@@Base+0x2210>
  4014b4:	ldr	x1, [x1, #3240]
  4014b8:	cbz	x1, 4014c4 <ferror@plt+0xa4>
  4014bc:	mov	x16, x1
  4014c0:	br	x16
  4014c4:	ret
  4014c8:	adrp	x0, 419000 <warn@@Base+0x15210>
  4014cc:	add	x0, x0, #0x310
  4014d0:	adrp	x1, 419000 <warn@@Base+0x15210>
  4014d4:	add	x1, x1, #0x310
  4014d8:	sub	x1, x1, x0
  4014dc:	lsr	x2, x1, #63
  4014e0:	add	x1, x2, x1, asr #3
  4014e4:	cmp	xzr, x1, asr #1
  4014e8:	asr	x1, x1, #1
  4014ec:	b.eq	401504 <ferror@plt+0xe4>  // b.none
  4014f0:	adrp	x2, 406000 <warn@@Base+0x2210>
  4014f4:	ldr	x2, [x2, #3248]
  4014f8:	cbz	x2, 401504 <ferror@plt+0xe4>
  4014fc:	mov	x16, x2
  401500:	br	x16
  401504:	ret
  401508:	stp	x29, x30, [sp, #-32]!
  40150c:	mov	x29, sp
  401510:	str	x19, [sp, #16]
  401514:	adrp	x19, 419000 <warn@@Base+0x15210>
  401518:	ldrb	w0, [x19, #824]
  40151c:	cbnz	w0, 40152c <ferror@plt+0x10c>
  401520:	bl	401498 <ferror@plt+0x78>
  401524:	mov	w0, #0x1                   	// #1
  401528:	strb	w0, [x19, #824]
  40152c:	ldr	x19, [sp, #16]
  401530:	ldp	x29, x30, [sp], #32
  401534:	ret
  401538:	b	4014c8 <ferror@plt+0xa8>
  40153c:	stp	x29, x30, [sp, #-352]!
  401540:	mov	x29, sp
  401544:	str	x19, [sp, #16]
  401548:	str	x0, [sp, #40]
  40154c:	str	x1, [sp, #32]
  401550:	adrp	x0, 419000 <warn@@Base+0x15210>
  401554:	add	x0, x0, #0x420
  401558:	ldr	w0, [x0]
  40155c:	cmp	w0, #0x0
  401560:	b.ne	401580 <ferror@plt+0x160>  // b.any
  401564:	adrp	x0, 419000 <warn@@Base+0x15210>
  401568:	add	x0, x0, #0x424
  40156c:	ldr	w0, [x0]
  401570:	cmp	w0, #0x0
  401574:	b.ne	401580 <ferror@plt+0x160>  // b.any
  401578:	mov	w0, #0x0                   	// #0
  40157c:	b	40205c <ferror@plt+0xc3c>
  401580:	adrp	x0, 419000 <warn@@Base+0x15210>
  401584:	add	x0, x0, #0x350
  401588:	ldrh	w0, [x0, #58]
  40158c:	cmp	w0, #0x3
  401590:	b.eq	4015c4 <ferror@plt+0x1a4>  // b.none
  401594:	adrp	x0, 419000 <warn@@Base+0x15210>
  401598:	add	x0, x0, #0x350
  40159c:	ldrh	w0, [x0, #58]
  4015a0:	cmp	w0, #0x3e
  4015a4:	b.eq	4015c4 <ferror@plt+0x1a4>  // b.none
  4015a8:	adrp	x0, 406000 <warn@@Base+0x2210>
  4015ac:	add	x0, x0, #0xcc0
  4015b0:	bl	4013f0 <gettext@plt>
  4015b4:	ldr	x1, [sp, #40]
  4015b8:	bl	403cf0 <error@@Base>
  4015bc:	mov	w0, #0x0                   	// #0
  4015c0:	b	40205c <ferror@plt+0xc3c>
  4015c4:	ldr	x0, [sp, #32]
  4015c8:	bl	4011e0 <fileno@plt>
  4015cc:	mov	w2, w0
  4015d0:	add	x0, sp, #0x60
  4015d4:	mov	x1, x0
  4015d8:	mov	w0, w2
  4015dc:	bl	406c80 <warn@@Base+0x2e90>
  4015e0:	cmp	w0, #0x0
  4015e4:	b.ge	401604 <ferror@plt+0x1e4>  // b.tcont
  4015e8:	adrp	x0, 406000 <warn@@Base+0x2210>
  4015ec:	add	x0, x0, #0xce8
  4015f0:	bl	4013f0 <gettext@plt>
  4015f4:	ldr	x1, [sp, #40]
  4015f8:	bl	403cf0 <error@@Base>
  4015fc:	mov	w0, #0x1                   	// #1
  401600:	b	40205c <ferror@plt+0xc3c>
  401604:	ldr	x0, [sp, #144]
  401608:	mov	x19, x0
  40160c:	ldr	x0, [sp, #32]
  401610:	bl	4011e0 <fileno@plt>
  401614:	mov	x5, #0x0                   	// #0
  401618:	mov	w4, w0
  40161c:	mov	w3, #0x1                   	// #1
  401620:	mov	w2, #0x3                   	// #3
  401624:	mov	x1, x19
  401628:	mov	x0, #0x0                   	// #0
  40162c:	bl	401330 <mmap@plt>
  401630:	str	x0, [sp, #312]
  401634:	ldr	x0, [sp, #312]
  401638:	cmn	x0, #0x1
  40163c:	b.ne	40165c <ferror@plt+0x23c>  // b.any
  401640:	adrp	x0, 406000 <warn@@Base+0x2210>
  401644:	add	x0, x0, #0xd00
  401648:	bl	4013f0 <gettext@plt>
  40164c:	ldr	x1, [sp, #40]
  401650:	bl	403cf0 <error@@Base>
  401654:	mov	w0, #0x0                   	// #0
  401658:	b	40205c <ferror@plt+0xc3c>
  40165c:	adrp	x0, 419000 <warn@@Base+0x15210>
  401660:	add	x0, x0, #0x350
  401664:	ldr	w0, [x0, #68]
  401668:	mov	w0, w0
  40166c:	lsl	x0, x0, #6
  401670:	bl	406a74 <warn@@Base+0x2c84>
  401674:	str	x0, [sp, #304]
  401678:	adrp	x0, 419000 <warn@@Base+0x15210>
  40167c:	add	x0, x0, #0x350
  401680:	ldrb	w0, [x0, #4]
  401684:	cmp	w0, #0x1
  401688:	b.ne	4018d4 <ferror@plt+0x4b4>  // b.any
  40168c:	adrp	x0, 419000 <warn@@Base+0x15210>
  401690:	add	x0, x0, #0x350
  401694:	ldr	x0, [x0, #24]
  401698:	ldr	x1, [sp, #312]
  40169c:	add	x0, x1, x0
  4016a0:	str	x0, [sp, #288]
  4016a4:	str	wzr, [sp, #348]
  4016a8:	b	4018b8 <ferror@plt+0x498>
  4016ac:	adrp	x0, 419000 <warn@@Base+0x15210>
  4016b0:	add	x0, x0, #0x430
  4016b4:	ldr	x2, [x0]
  4016b8:	ldr	w0, [sp, #348]
  4016bc:	lsl	x0, x0, #5
  4016c0:	ldr	x1, [sp, #288]
  4016c4:	add	x0, x1, x0
  4016c8:	mov	x3, x0
  4016cc:	ldr	w0, [sp, #348]
  4016d0:	lsl	x0, x0, #6
  4016d4:	ldr	x1, [sp, #304]
  4016d8:	add	x19, x1, x0
  4016dc:	mov	w1, #0x4                   	// #4
  4016e0:	mov	x0, x3
  4016e4:	blr	x2
  4016e8:	str	x0, [x19]
  4016ec:	adrp	x0, 419000 <warn@@Base+0x15210>
  4016f0:	add	x0, x0, #0x430
  4016f4:	ldr	x2, [x0]
  4016f8:	ldr	w0, [sp, #348]
  4016fc:	lsl	x0, x0, #5
  401700:	ldr	x1, [sp, #288]
  401704:	add	x0, x1, x0
  401708:	add	x3, x0, #0x4
  40170c:	ldr	w0, [sp, #348]
  401710:	lsl	x0, x0, #6
  401714:	ldr	x1, [sp, #304]
  401718:	add	x19, x1, x0
  40171c:	mov	w1, #0x4                   	// #4
  401720:	mov	x0, x3
  401724:	blr	x2
  401728:	str	x0, [x19, #16]
  40172c:	adrp	x0, 419000 <warn@@Base+0x15210>
  401730:	add	x0, x0, #0x430
  401734:	ldr	x2, [x0]
  401738:	ldr	w0, [sp, #348]
  40173c:	lsl	x0, x0, #5
  401740:	ldr	x1, [sp, #288]
  401744:	add	x0, x1, x0
  401748:	add	x3, x0, #0x8
  40174c:	ldr	w0, [sp, #348]
  401750:	lsl	x0, x0, #6
  401754:	ldr	x1, [sp, #304]
  401758:	add	x19, x1, x0
  40175c:	mov	w1, #0x4                   	// #4
  401760:	mov	x0, x3
  401764:	blr	x2
  401768:	str	x0, [x19, #24]
  40176c:	adrp	x0, 419000 <warn@@Base+0x15210>
  401770:	add	x0, x0, #0x430
  401774:	ldr	x2, [x0]
  401778:	ldr	w0, [sp, #348]
  40177c:	lsl	x0, x0, #5
  401780:	ldr	x1, [sp, #288]
  401784:	add	x0, x1, x0
  401788:	add	x3, x0, #0xc
  40178c:	ldr	w0, [sp, #348]
  401790:	lsl	x0, x0, #6
  401794:	ldr	x1, [sp, #304]
  401798:	add	x19, x1, x0
  40179c:	mov	w1, #0x4                   	// #4
  4017a0:	mov	x0, x3
  4017a4:	blr	x2
  4017a8:	str	x0, [x19, #32]
  4017ac:	adrp	x0, 419000 <warn@@Base+0x15210>
  4017b0:	add	x0, x0, #0x430
  4017b4:	ldr	x2, [x0]
  4017b8:	ldr	w0, [sp, #348]
  4017bc:	lsl	x0, x0, #5
  4017c0:	ldr	x1, [sp, #288]
  4017c4:	add	x0, x1, x0
  4017c8:	add	x3, x0, #0x10
  4017cc:	ldr	w0, [sp, #348]
  4017d0:	lsl	x0, x0, #6
  4017d4:	ldr	x1, [sp, #304]
  4017d8:	add	x19, x1, x0
  4017dc:	mov	w1, #0x4                   	// #4
  4017e0:	mov	x0, x3
  4017e4:	blr	x2
  4017e8:	str	x0, [x19, #40]
  4017ec:	adrp	x0, 419000 <warn@@Base+0x15210>
  4017f0:	add	x0, x0, #0x430
  4017f4:	ldr	x2, [x0]
  4017f8:	ldr	w0, [sp, #348]
  4017fc:	lsl	x0, x0, #5
  401800:	ldr	x1, [sp, #288]
  401804:	add	x0, x1, x0
  401808:	add	x3, x0, #0x14
  40180c:	ldr	w0, [sp, #348]
  401810:	lsl	x0, x0, #6
  401814:	ldr	x1, [sp, #304]
  401818:	add	x19, x1, x0
  40181c:	mov	w1, #0x4                   	// #4
  401820:	mov	x0, x3
  401824:	blr	x2
  401828:	str	x0, [x19, #48]
  40182c:	adrp	x0, 419000 <warn@@Base+0x15210>
  401830:	add	x0, x0, #0x430
  401834:	ldr	x2, [x0]
  401838:	ldr	w0, [sp, #348]
  40183c:	lsl	x0, x0, #5
  401840:	ldr	x1, [sp, #288]
  401844:	add	x0, x1, x0
  401848:	add	x3, x0, #0x18
  40184c:	ldr	w0, [sp, #348]
  401850:	lsl	x0, x0, #6
  401854:	ldr	x1, [sp, #304]
  401858:	add	x19, x1, x0
  40185c:	mov	w1, #0x4                   	// #4
  401860:	mov	x0, x3
  401864:	blr	x2
  401868:	str	x0, [x19, #8]
  40186c:	adrp	x0, 419000 <warn@@Base+0x15210>
  401870:	add	x0, x0, #0x430
  401874:	ldr	x2, [x0]
  401878:	ldr	w0, [sp, #348]
  40187c:	lsl	x0, x0, #5
  401880:	ldr	x1, [sp, #288]
  401884:	add	x0, x1, x0
  401888:	add	x3, x0, #0x1c
  40188c:	ldr	w0, [sp, #348]
  401890:	lsl	x0, x0, #6
  401894:	ldr	x1, [sp, #304]
  401898:	add	x19, x1, x0
  40189c:	mov	w1, #0x4                   	// #4
  4018a0:	mov	x0, x3
  4018a4:	blr	x2
  4018a8:	str	x0, [x19, #56]
  4018ac:	ldr	w0, [sp, #348]
  4018b0:	add	w0, w0, #0x1
  4018b4:	str	w0, [sp, #348]
  4018b8:	adrp	x0, 419000 <warn@@Base+0x15210>
  4018bc:	add	x0, x0, #0x350
  4018c0:	ldr	w0, [x0, #68]
  4018c4:	ldr	w1, [sp, #348]
  4018c8:	cmp	w1, w0
  4018cc:	b.cc	4016ac <ferror@plt+0x28c>  // b.lo, b.ul, b.last
  4018d0:	b	401b98 <ferror@plt+0x778>
  4018d4:	adrp	x0, 419000 <warn@@Base+0x15210>
  4018d8:	add	x0, x0, #0x350
  4018dc:	ldr	x0, [x0, #24]
  4018e0:	ldr	x1, [sp, #312]
  4018e4:	add	x0, x1, x0
  4018e8:	str	x0, [sp, #296]
  4018ec:	str	wzr, [sp, #348]
  4018f0:	b	401b80 <ferror@plt+0x760>
  4018f4:	adrp	x0, 419000 <warn@@Base+0x15210>
  4018f8:	add	x0, x0, #0x430
  4018fc:	ldr	x2, [x0]
  401900:	ldr	w1, [sp, #348]
  401904:	mov	x0, x1
  401908:	lsl	x0, x0, #3
  40190c:	sub	x0, x0, x1
  401910:	lsl	x0, x0, #3
  401914:	mov	x1, x0
  401918:	ldr	x0, [sp, #296]
  40191c:	add	x0, x0, x1
  401920:	mov	x3, x0
  401924:	ldr	w0, [sp, #348]
  401928:	lsl	x0, x0, #6
  40192c:	ldr	x1, [sp, #304]
  401930:	add	x19, x1, x0
  401934:	mov	w1, #0x4                   	// #4
  401938:	mov	x0, x3
  40193c:	blr	x2
  401940:	str	x0, [x19]
  401944:	adrp	x0, 419000 <warn@@Base+0x15210>
  401948:	add	x0, x0, #0x430
  40194c:	ldr	x2, [x0]
  401950:	ldr	w1, [sp, #348]
  401954:	mov	x0, x1
  401958:	lsl	x0, x0, #3
  40195c:	sub	x0, x0, x1
  401960:	lsl	x0, x0, #3
  401964:	mov	x1, x0
  401968:	ldr	x0, [sp, #296]
  40196c:	add	x0, x0, x1
  401970:	add	x3, x0, #0x8
  401974:	ldr	w0, [sp, #348]
  401978:	lsl	x0, x0, #6
  40197c:	ldr	x1, [sp, #304]
  401980:	add	x19, x1, x0
  401984:	mov	w1, #0x8                   	// #8
  401988:	mov	x0, x3
  40198c:	blr	x2
  401990:	str	x0, [x19, #16]
  401994:	adrp	x0, 419000 <warn@@Base+0x15210>
  401998:	add	x0, x0, #0x430
  40199c:	ldr	x2, [x0]
  4019a0:	ldr	w1, [sp, #348]
  4019a4:	mov	x0, x1
  4019a8:	lsl	x0, x0, #3
  4019ac:	sub	x0, x0, x1
  4019b0:	lsl	x0, x0, #3
  4019b4:	mov	x1, x0
  4019b8:	ldr	x0, [sp, #296]
  4019bc:	add	x0, x0, x1
  4019c0:	add	x3, x0, #0x10
  4019c4:	ldr	w0, [sp, #348]
  4019c8:	lsl	x0, x0, #6
  4019cc:	ldr	x1, [sp, #304]
  4019d0:	add	x19, x1, x0
  4019d4:	mov	w1, #0x8                   	// #8
  4019d8:	mov	x0, x3
  4019dc:	blr	x2
  4019e0:	str	x0, [x19, #24]
  4019e4:	adrp	x0, 419000 <warn@@Base+0x15210>
  4019e8:	add	x0, x0, #0x430
  4019ec:	ldr	x2, [x0]
  4019f0:	ldr	w1, [sp, #348]
  4019f4:	mov	x0, x1
  4019f8:	lsl	x0, x0, #3
  4019fc:	sub	x0, x0, x1
  401a00:	lsl	x0, x0, #3
  401a04:	mov	x1, x0
  401a08:	ldr	x0, [sp, #296]
  401a0c:	add	x0, x0, x1
  401a10:	add	x3, x0, #0x18
  401a14:	ldr	w0, [sp, #348]
  401a18:	lsl	x0, x0, #6
  401a1c:	ldr	x1, [sp, #304]
  401a20:	add	x19, x1, x0
  401a24:	mov	w1, #0x8                   	// #8
  401a28:	mov	x0, x3
  401a2c:	blr	x2
  401a30:	str	x0, [x19, #32]
  401a34:	adrp	x0, 419000 <warn@@Base+0x15210>
  401a38:	add	x0, x0, #0x430
  401a3c:	ldr	x2, [x0]
  401a40:	ldr	w1, [sp, #348]
  401a44:	mov	x0, x1
  401a48:	lsl	x0, x0, #3
  401a4c:	sub	x0, x0, x1
  401a50:	lsl	x0, x0, #3
  401a54:	mov	x1, x0
  401a58:	ldr	x0, [sp, #296]
  401a5c:	add	x0, x0, x1
  401a60:	add	x3, x0, #0x20
  401a64:	ldr	w0, [sp, #348]
  401a68:	lsl	x0, x0, #6
  401a6c:	ldr	x1, [sp, #304]
  401a70:	add	x19, x1, x0
  401a74:	mov	w1, #0x8                   	// #8
  401a78:	mov	x0, x3
  401a7c:	blr	x2
  401a80:	str	x0, [x19, #40]
  401a84:	adrp	x0, 419000 <warn@@Base+0x15210>
  401a88:	add	x0, x0, #0x430
  401a8c:	ldr	x2, [x0]
  401a90:	ldr	w1, [sp, #348]
  401a94:	mov	x0, x1
  401a98:	lsl	x0, x0, #3
  401a9c:	sub	x0, x0, x1
  401aa0:	lsl	x0, x0, #3
  401aa4:	mov	x1, x0
  401aa8:	ldr	x0, [sp, #296]
  401aac:	add	x0, x0, x1
  401ab0:	add	x3, x0, #0x28
  401ab4:	ldr	w0, [sp, #348]
  401ab8:	lsl	x0, x0, #6
  401abc:	ldr	x1, [sp, #304]
  401ac0:	add	x19, x1, x0
  401ac4:	mov	w1, #0x8                   	// #8
  401ac8:	mov	x0, x3
  401acc:	blr	x2
  401ad0:	str	x0, [x19, #48]
  401ad4:	adrp	x0, 419000 <warn@@Base+0x15210>
  401ad8:	add	x0, x0, #0x430
  401adc:	ldr	x2, [x0]
  401ae0:	ldr	w1, [sp, #348]
  401ae4:	mov	x0, x1
  401ae8:	lsl	x0, x0, #3
  401aec:	sub	x0, x0, x1
  401af0:	lsl	x0, x0, #3
  401af4:	mov	x1, x0
  401af8:	ldr	x0, [sp, #296]
  401afc:	add	x0, x0, x1
  401b00:	add	x3, x0, #0x4
  401b04:	ldr	w0, [sp, #348]
  401b08:	lsl	x0, x0, #6
  401b0c:	ldr	x1, [sp, #304]
  401b10:	add	x19, x1, x0
  401b14:	mov	w1, #0x4                   	// #4
  401b18:	mov	x0, x3
  401b1c:	blr	x2
  401b20:	str	x0, [x19, #8]
  401b24:	adrp	x0, 419000 <warn@@Base+0x15210>
  401b28:	add	x0, x0, #0x430
  401b2c:	ldr	x2, [x0]
  401b30:	ldr	w1, [sp, #348]
  401b34:	mov	x0, x1
  401b38:	lsl	x0, x0, #3
  401b3c:	sub	x0, x0, x1
  401b40:	lsl	x0, x0, #3
  401b44:	mov	x1, x0
  401b48:	ldr	x0, [sp, #296]
  401b4c:	add	x0, x0, x1
  401b50:	add	x3, x0, #0x30
  401b54:	ldr	w0, [sp, #348]
  401b58:	lsl	x0, x0, #6
  401b5c:	ldr	x1, [sp, #304]
  401b60:	add	x19, x1, x0
  401b64:	mov	w1, #0x8                   	// #8
  401b68:	mov	x0, x3
  401b6c:	blr	x2
  401b70:	str	x0, [x19, #56]
  401b74:	ldr	w0, [sp, #348]
  401b78:	add	w0, w0, #0x1
  401b7c:	str	w0, [sp, #348]
  401b80:	adrp	x0, 419000 <warn@@Base+0x15210>
  401b84:	add	x0, x0, #0x350
  401b88:	ldr	w0, [x0, #68]
  401b8c:	ldr	w1, [sp, #348]
  401b90:	cmp	w1, w0
  401b94:	b.cc	4018f4 <ferror@plt+0x4d4>  // b.lo, b.ul, b.last
  401b98:	str	wzr, [sp, #344]
  401b9c:	str	wzr, [sp, #348]
  401ba0:	b	402000 <ferror@plt+0xbe0>
  401ba4:	ldr	w0, [sp, #348]
  401ba8:	lsl	x0, x0, #6
  401bac:	ldr	x1, [sp, #304]
  401bb0:	add	x0, x1, x0
  401bb4:	ldr	x0, [x0]
  401bb8:	cmp	x0, #0x4
  401bbc:	b.ne	401ff4 <ferror@plt+0xbd4>  // b.any
  401bc0:	ldr	w0, [sp, #348]
  401bc4:	lsl	x0, x0, #6
  401bc8:	ldr	x1, [sp, #304]
  401bcc:	add	x0, x1, x0
  401bd0:	ldr	x0, [x0, #16]
  401bd4:	str	x0, [sp, #280]
  401bd8:	ldr	w0, [sp, #348]
  401bdc:	lsl	x0, x0, #6
  401be0:	ldr	x1, [sp, #304]
  401be4:	add	x0, x1, x0
  401be8:	ldr	x0, [x0, #40]
  401bec:	str	x0, [sp, #272]
  401bf0:	ldr	w0, [sp, #348]
  401bf4:	lsl	x0, x0, #6
  401bf8:	ldr	x1, [sp, #304]
  401bfc:	add	x0, x1, x0
  401c00:	ldr	x0, [x0, #56]
  401c04:	str	x0, [sp, #264]
  401c08:	ldr	x1, [sp, #312]
  401c0c:	ldr	x0, [sp, #280]
  401c10:	add	x0, x1, x0
  401c14:	str	x0, [sp, #256]
  401c18:	ldr	x0, [sp, #256]
  401c1c:	str	x0, [sp, #336]
  401c20:	b	401fdc <ferror@plt+0xbbc>
  401c24:	ldr	x0, [sp, #336]
  401c28:	str	x0, [sp, #248]
  401c2c:	ldr	x1, [sp, #256]
  401c30:	ldr	x0, [sp, #336]
  401c34:	sub	x0, x1, x0
  401c38:	mov	x1, x0
  401c3c:	ldr	x0, [sp, #272]
  401c40:	add	x0, x1, x0
  401c44:	cmp	x0, #0xb
  401c48:	b.hi	401c58 <ferror@plt+0x838>  // b.pmore
  401c4c:	mov	w0, #0x1                   	// #1
  401c50:	str	w0, [sp, #344]
  401c54:	b	402020 <ferror@plt+0xc00>
  401c58:	adrp	x0, 419000 <warn@@Base+0x15210>
  401c5c:	add	x0, x0, #0x430
  401c60:	ldr	x2, [x0]
  401c64:	ldr	x0, [sp, #248]
  401c68:	add	x0, x0, #0x8
  401c6c:	mov	w1, #0x4                   	// #4
  401c70:	blr	x2
  401c74:	str	x0, [sp, #64]
  401c78:	adrp	x0, 419000 <warn@@Base+0x15210>
  401c7c:	add	x0, x0, #0x430
  401c80:	ldr	x2, [x0]
  401c84:	ldr	x0, [sp, #248]
  401c88:	mov	w1, #0x4                   	// #4
  401c8c:	blr	x2
  401c90:	str	x0, [sp, #48]
  401c94:	ldr	x0, [sp, #248]
  401c98:	add	x0, x0, #0xc
  401c9c:	str	x0, [sp, #72]
  401ca0:	ldr	x1, [sp, #48]
  401ca4:	ldr	x0, [sp, #72]
  401ca8:	ldr	x2, [sp, #256]
  401cac:	sub	x0, x2, x0
  401cb0:	mov	x2, x0
  401cb4:	ldr	x0, [sp, #272]
  401cb8:	add	x0, x2, x0
  401cbc:	cmp	x1, x0
  401cc0:	b.ls	401cd0 <ferror@plt+0x8b0>  // b.plast
  401cc4:	mov	w0, #0x1                   	// #1
  401cc8:	str	w0, [sp, #344]
  401ccc:	b	402020 <ferror@plt+0xc00>
  401cd0:	adrp	x0, 419000 <warn@@Base+0x15210>
  401cd4:	add	x0, x0, #0x430
  401cd8:	ldr	x2, [x0]
  401cdc:	ldr	x0, [sp, #248]
  401ce0:	add	x0, x0, #0x4
  401ce4:	mov	w1, #0x4                   	// #4
  401ce8:	blr	x2
  401cec:	str	x0, [sp, #56]
  401cf0:	ldr	x1, [sp, #48]
  401cf4:	ldr	x0, [sp, #264]
  401cf8:	add	x0, x1, x0
  401cfc:	add	x1, x0, #0xb
  401d00:	ldr	x0, [sp, #264]
  401d04:	neg	x0, x0
  401d08:	and	x0, x1, x0
  401d0c:	ldr	x1, [sp, #336]
  401d10:	add	x0, x1, x0
  401d14:	str	x0, [sp, #80]
  401d18:	ldr	x1, [sp, #80]
  401d1c:	ldr	x0, [sp, #256]
  401d20:	sub	x0, x1, x0
  401d24:	mov	x1, x0
  401d28:	ldr	x0, [sp, #280]
  401d2c:	add	x0, x1, x0
  401d30:	str	x0, [sp, #88]
  401d34:	ldr	x0, [sp, #56]
  401d38:	cmp	x0, #0x0
  401d3c:	b.eq	401d88 <ferror@plt+0x968>  // b.none
  401d40:	ldr	x1, [sp, #80]
  401d44:	ldr	x2, [sp, #256]
  401d48:	ldr	x0, [sp, #272]
  401d4c:	add	x0, x2, x0
  401d50:	cmp	x1, x0
  401d54:	b.cs	401d7c <ferror@plt+0x95c>  // b.hs, b.nlast
  401d58:	ldr	x1, [sp, #56]
  401d5c:	ldr	x0, [sp, #80]
  401d60:	ldr	x2, [sp, #256]
  401d64:	sub	x0, x2, x0
  401d68:	mov	x2, x0
  401d6c:	ldr	x0, [sp, #272]
  401d70:	add	x0, x2, x0
  401d74:	cmp	x1, x0
  401d78:	b.ls	401d88 <ferror@plt+0x968>  // b.plast
  401d7c:	mov	w0, #0x1                   	// #1
  401d80:	str	w0, [sp, #344]
  401d84:	b	402020 <ferror@plt+0xc00>
  401d88:	ldr	x0, [sp, #48]
  401d8c:	cmp	x0, #0x4
  401d90:	b.ne	401f94 <ferror@plt+0xb74>  // b.any
  401d94:	ldr	x2, [sp, #72]
  401d98:	adrp	x0, 406000 <warn@@Base+0x2210>
  401d9c:	add	x1, x0, #0xd18
  401da0:	mov	x0, x2
  401da4:	bl	401320 <strcmp@plt>
  401da8:	cmp	w0, #0x0
  401dac:	b.ne	401f94 <ferror@plt+0xb74>  // b.any
  401db0:	ldr	x0, [sp, #64]
  401db4:	cmp	x0, #0x5
  401db8:	b.ne	401f94 <ferror@plt+0xb74>  // b.any
  401dbc:	ldr	x0, [sp, #56]
  401dc0:	cmp	x0, #0x7
  401dc4:	b.ls	401de8 <ferror@plt+0x9c8>  // b.plast
  401dc8:	ldr	x0, [sp, #56]
  401dcc:	ldr	x1, [sp, #264]
  401dd0:	udiv	x2, x0, x1
  401dd4:	ldr	x1, [sp, #264]
  401dd8:	mul	x1, x2, x1
  401ddc:	sub	x0, x0, x1
  401de0:	cmp	x0, #0x0
  401de4:	b.eq	401df4 <ferror@plt+0x9d4>  // b.none
  401de8:	mov	w0, #0x1                   	// #1
  401dec:	str	w0, [sp, #344]
  401df0:	b	402020 <ferror@plt+0xc00>
  401df4:	ldr	x0, [sp, #80]
  401df8:	str	x0, [sp, #328]
  401dfc:	ldr	x0, [sp, #56]
  401e00:	ldr	x1, [sp, #328]
  401e04:	add	x0, x1, x0
  401e08:	str	x0, [sp, #240]
  401e0c:	adrp	x0, 419000 <warn@@Base+0x15210>
  401e10:	add	x0, x0, #0x430
  401e14:	ldr	x2, [x0]
  401e18:	mov	w1, #0x4                   	// #4
  401e1c:	ldr	x0, [sp, #328]
  401e20:	blr	x2
  401e24:	str	w0, [sp, #236]
  401e28:	adrp	x0, 419000 <warn@@Base+0x15210>
  401e2c:	add	x0, x0, #0x430
  401e30:	ldr	x2, [x0]
  401e34:	ldr	x0, [sp, #328]
  401e38:	add	x0, x0, #0x4
  401e3c:	mov	w1, #0x4                   	// #4
  401e40:	blr	x2
  401e44:	str	w0, [sp, #232]
  401e48:	ldr	x0, [sp, #328]
  401e4c:	add	x0, x0, #0x8
  401e50:	str	x0, [sp, #328]
  401e54:	ldr	w0, [sp, #232]
  401e58:	ldr	x1, [sp, #328]
  401e5c:	add	x0, x1, x0
  401e60:	ldr	x1, [sp, #240]
  401e64:	cmp	x1, x0
  401e68:	b.cs	401e78 <ferror@plt+0xa58>  // b.hs, b.nlast
  401e6c:	mov	w0, #0x1                   	// #1
  401e70:	str	w0, [sp, #344]
  401e74:	b	402020 <ferror@plt+0xc00>
  401e78:	ldr	w1, [sp, #236]
  401e7c:	mov	w0, #0x2                   	// #2
  401e80:	movk	w0, #0xc000, lsl #16
  401e84:	cmp	w1, w0
  401e88:	b.ne	401f58 <ferror@plt+0xb38>  // b.any
  401e8c:	ldr	w0, [sp, #232]
  401e90:	cmp	w0, #0x4
  401e94:	b.eq	401ea4 <ferror@plt+0xa84>  // b.none
  401e98:	mov	w0, #0x1                   	// #1
  401e9c:	str	w0, [sp, #344]
  401ea0:	b	402020 <ferror@plt+0xc00>
  401ea4:	adrp	x0, 419000 <warn@@Base+0x15210>
  401ea8:	add	x0, x0, #0x430
  401eac:	ldr	x2, [x0]
  401eb0:	mov	w1, #0x4                   	// #4
  401eb4:	ldr	x0, [sp, #328]
  401eb8:	blr	x2
  401ebc:	str	w0, [sp, #228]
  401ec0:	ldr	w0, [sp, #228]
  401ec4:	str	w0, [sp, #324]
  401ec8:	adrp	x0, 419000 <warn@@Base+0x15210>
  401ecc:	add	x0, x0, #0x420
  401ed0:	ldr	w0, [x0]
  401ed4:	cmp	w0, #0x0
  401ed8:	b.eq	401ef4 <ferror@plt+0xad4>  // b.none
  401edc:	adrp	x0, 419000 <warn@@Base+0x15210>
  401ee0:	add	x0, x0, #0x420
  401ee4:	ldr	w0, [x0]
  401ee8:	ldr	w1, [sp, #324]
  401eec:	orr	w0, w1, w0
  401ef0:	str	w0, [sp, #324]
  401ef4:	adrp	x0, 419000 <warn@@Base+0x15210>
  401ef8:	add	x0, x0, #0x424
  401efc:	ldr	w0, [x0]
  401f00:	cmp	w0, #0x0
  401f04:	b.eq	401f24 <ferror@plt+0xb04>  // b.none
  401f08:	adrp	x0, 419000 <warn@@Base+0x15210>
  401f0c:	add	x0, x0, #0x424
  401f10:	ldr	w0, [x0]
  401f14:	mvn	w0, w0
  401f18:	ldr	w1, [sp, #324]
  401f1c:	and	w0, w1, w0
  401f20:	str	w0, [sp, #324]
  401f24:	ldr	w1, [sp, #228]
  401f28:	ldr	w0, [sp, #324]
  401f2c:	cmp	w1, w0
  401f30:	b.eq	40201c <ferror@plt+0xbfc>  // b.none
  401f34:	adrp	x0, 419000 <warn@@Base+0x15210>
  401f38:	add	x0, x0, #0x438
  401f3c:	ldr	x3, [x0]
  401f40:	ldr	w0, [sp, #324]
  401f44:	mov	w2, #0x4                   	// #4
  401f48:	mov	x1, x0
  401f4c:	ldr	x0, [sp, #328]
  401f50:	blr	x3
  401f54:	b	40201c <ferror@plt+0xbfc>
  401f58:	ldr	w1, [sp, #232]
  401f5c:	ldr	x0, [sp, #264]
  401f60:	add	x0, x1, x0
  401f64:	sub	x1, x0, #0x1
  401f68:	ldr	x0, [sp, #264]
  401f6c:	neg	x0, x0
  401f70:	and	x0, x1, x0
  401f74:	ldr	x1, [sp, #328]
  401f78:	add	x0, x1, x0
  401f7c:	str	x0, [sp, #328]
  401f80:	ldr	x1, [sp, #240]
  401f84:	ldr	x0, [sp, #328]
  401f88:	sub	x0, x1, x0
  401f8c:	cmp	x0, #0x7
  401f90:	b.gt	401e0c <ferror@plt+0x9ec>
  401f94:	ldr	x1, [sp, #48]
  401f98:	ldr	x0, [sp, #264]
  401f9c:	add	x0, x1, x0
  401fa0:	add	x1, x0, #0xb
  401fa4:	ldr	x0, [sp, #264]
  401fa8:	neg	x0, x0
  401fac:	and	x1, x1, x0
  401fb0:	ldr	x0, [sp, #56]
  401fb4:	add	x1, x1, x0
  401fb8:	ldr	x0, [sp, #264]
  401fbc:	add	x0, x1, x0
  401fc0:	sub	x1, x0, #0x1
  401fc4:	ldr	x0, [sp, #264]
  401fc8:	neg	x0, x0
  401fcc:	and	x0, x1, x0
  401fd0:	ldr	x1, [sp, #336]
  401fd4:	add	x0, x1, x0
  401fd8:	str	x0, [sp, #336]
  401fdc:	ldr	x1, [sp, #256]
  401fe0:	ldr	x0, [sp, #272]
  401fe4:	add	x0, x1, x0
  401fe8:	ldr	x1, [sp, #336]
  401fec:	cmp	x1, x0
  401ff0:	b.cc	401c24 <ferror@plt+0x804>  // b.lo, b.ul, b.last
  401ff4:	ldr	w0, [sp, #348]
  401ff8:	add	w0, w0, #0x1
  401ffc:	str	w0, [sp, #348]
  402000:	adrp	x0, 419000 <warn@@Base+0x15210>
  402004:	add	x0, x0, #0x350
  402008:	ldr	w0, [x0, #68]
  40200c:	ldr	w1, [sp, #348]
  402010:	cmp	w1, w0
  402014:	b.cc	401ba4 <ferror@plt+0x784>  // b.lo, b.ul, b.last
  402018:	b	402020 <ferror@plt+0xc00>
  40201c:	nop
  402020:	ldr	w0, [sp, #344]
  402024:	cmp	w0, #0x0
  402028:	b.eq	402040 <ferror@plt+0xc20>  // b.none
  40202c:	adrp	x0, 406000 <warn@@Base+0x2210>
  402030:	add	x0, x0, #0xd20
  402034:	bl	4013f0 <gettext@plt>
  402038:	ldr	x1, [sp, #40]
  40203c:	bl	403cf0 <error@@Base>
  402040:	ldr	x0, [sp, #304]
  402044:	bl	401350 <free@plt>
  402048:	ldr	x0, [sp, #144]
  40204c:	mov	x1, x0
  402050:	ldr	x0, [sp, #312]
  402054:	bl	401370 <munmap@plt>
  402058:	ldr	w0, [sp, #344]
  40205c:	ldr	x19, [sp, #16]
  402060:	ldp	x29, x30, [sp], #352
  402064:	ret
  402068:	stp	x29, x30, [sp, #-48]!
  40206c:	mov	x29, sp
  402070:	str	x0, [sp, #24]
  402074:	str	w1, [sp, #20]
  402078:	adrp	x0, 406000 <warn@@Base+0x2210>
  40207c:	add	x1, x0, #0xd40
  402080:	ldr	x0, [sp, #24]
  402084:	bl	401260 <strcasecmp@plt>
  402088:	cmp	w0, #0x0
  40208c:	b.ne	40209c <ferror@plt+0xc7c>  // b.any
  402090:	mov	w0, #0x1                   	// #1
  402094:	str	w0, [sp, #44]
  402098:	b	4020dc <ferror@plt+0xcbc>
  40209c:	adrp	x0, 406000 <warn@@Base+0x2210>
  4020a0:	add	x1, x0, #0xd48
  4020a4:	ldr	x0, [sp, #24]
  4020a8:	bl	401260 <strcasecmp@plt>
  4020ac:	cmp	w0, #0x0
  4020b0:	b.ne	4020c0 <ferror@plt+0xca0>  // b.any
  4020b4:	mov	w0, #0x2                   	// #2
  4020b8:	str	w0, [sp, #44]
  4020bc:	b	4020dc <ferror@plt+0xcbc>
  4020c0:	adrp	x0, 406000 <warn@@Base+0x2210>
  4020c4:	add	x0, x0, #0xd50
  4020c8:	bl	4013f0 <gettext@plt>
  4020cc:	ldr	x1, [sp, #24]
  4020d0:	bl	403cf0 <error@@Base>
  4020d4:	mov	w0, #0xffffffff            	// #-1
  4020d8:	b	402178 <ferror@plt+0xd58>
  4020dc:	ldr	w0, [sp, #20]
  4020e0:	cmp	w0, #0x0
  4020e4:	b.eq	402130 <ferror@plt+0xd10>  // b.none
  4020e8:	adrp	x0, 419000 <warn@@Base+0x15210>
  4020ec:	add	x0, x0, #0x420
  4020f0:	ldr	w1, [x0]
  4020f4:	ldr	w0, [sp, #44]
  4020f8:	orr	w1, w1, w0
  4020fc:	adrp	x0, 419000 <warn@@Base+0x15210>
  402100:	add	x0, x0, #0x420
  402104:	str	w1, [x0]
  402108:	ldr	w0, [sp, #44]
  40210c:	mvn	w1, w0
  402110:	adrp	x0, 419000 <warn@@Base+0x15210>
  402114:	add	x0, x0, #0x424
  402118:	ldr	w0, [x0]
  40211c:	and	w1, w1, w0
  402120:	adrp	x0, 419000 <warn@@Base+0x15210>
  402124:	add	x0, x0, #0x424
  402128:	str	w1, [x0]
  40212c:	b	402174 <ferror@plt+0xd54>
  402130:	adrp	x0, 419000 <warn@@Base+0x15210>
  402134:	add	x0, x0, #0x424
  402138:	ldr	w1, [x0]
  40213c:	ldr	w0, [sp, #44]
  402140:	orr	w1, w1, w0
  402144:	adrp	x0, 419000 <warn@@Base+0x15210>
  402148:	add	x0, x0, #0x424
  40214c:	str	w1, [x0]
  402150:	ldr	w0, [sp, #44]
  402154:	mvn	w1, w0
  402158:	adrp	x0, 419000 <warn@@Base+0x15210>
  40215c:	add	x0, x0, #0x420
  402160:	ldr	w0, [x0]
  402164:	and	w1, w1, w0
  402168:	adrp	x0, 419000 <warn@@Base+0x15210>
  40216c:	add	x0, x0, #0x420
  402170:	str	w1, [x0]
  402174:	mov	w0, #0x0                   	// #0
  402178:	ldp	x29, x30, [sp], #48
  40217c:	ret
  402180:	sub	sp, sp, #0x10
  402184:	str	w0, [sp, #12]
  402188:	ldr	w0, [sp, #12]
  40218c:	cmp	w0, #0xb5
  402190:	b.gt	402200 <ferror@plt+0xde0>
  402194:	ldr	w0, [sp, #12]
  402198:	cmp	w0, #0xb4
  40219c:	b.ge	4021f0 <ferror@plt+0xdd0>  // b.tcont
  4021a0:	ldr	w0, [sp, #12]
  4021a4:	cmp	w0, #0x3e
  4021a8:	b.eq	4021f8 <ferror@plt+0xdd8>  // b.none
  4021ac:	ldr	w0, [sp, #12]
  4021b0:	cmp	w0, #0x3e
  4021b4:	b.gt	402200 <ferror@plt+0xde0>
  4021b8:	ldr	w0, [sp, #12]
  4021bc:	cmp	w0, #0x6
  4021c0:	b.eq	4021e8 <ferror@plt+0xdc8>  // b.none
  4021c4:	ldr	w0, [sp, #12]
  4021c8:	cmp	w0, #0x6
  4021cc:	b.gt	402200 <ferror@plt+0xde0>
  4021d0:	ldr	w0, [sp, #12]
  4021d4:	cmp	w0, #0x0
  4021d8:	b.eq	4021f8 <ferror@plt+0xdd8>  // b.none
  4021dc:	ldr	w0, [sp, #12]
  4021e0:	cmp	w0, #0x3
  4021e4:	b.ne	402200 <ferror@plt+0xde0>  // b.any
  4021e8:	mov	w0, #0x1                   	// #1
  4021ec:	b	402204 <ferror@plt+0xde4>
  4021f0:	mov	w0, #0x2                   	// #2
  4021f4:	b	402204 <ferror@plt+0xde4>
  4021f8:	mov	w0, #0x3                   	// #3
  4021fc:	b	402204 <ferror@plt+0xde4>
  402200:	mov	w0, #0x3                   	// #3
  402204:	add	sp, sp, #0x10
  402208:	ret
  40220c:	stp	x29, x30, [sp, #-80]!
  402210:	mov	x29, sp
  402214:	str	x19, [sp, #16]
  402218:	str	x0, [sp, #40]
  40221c:	str	x1, [sp, #32]
  402220:	adrp	x0, 419000 <warn@@Base+0x15210>
  402224:	add	x0, x0, #0x350
  402228:	ldrb	w0, [x0, #6]
  40222c:	cmp	w0, #0x1
  402230:	b.eq	40226c <ferror@plt+0xe4c>  // b.none
  402234:	adrp	x0, 406000 <warn@@Base+0x2210>
  402238:	add	x0, x0, #0xd70
  40223c:	bl	4013f0 <gettext@plt>
  402240:	mov	x4, x0
  402244:	adrp	x0, 419000 <warn@@Base+0x15210>
  402248:	add	x0, x0, #0x350
  40224c:	ldrb	w0, [x0, #6]
  402250:	mov	w3, #0x1                   	// #1
  402254:	mov	w2, w0
  402258:	ldr	x1, [sp, #40]
  40225c:	mov	x0, x4
  402260:	bl	403cf0 <error@@Base>
  402264:	mov	w0, #0x0                   	// #0
  402268:	b	402718 <ferror@plt+0x12f8>
  40226c:	adrp	x0, 419000 <warn@@Base+0x15210>
  402270:	add	x0, x0, #0x350
  402274:	ldrh	w0, [x0, #58]
  402278:	mov	w1, w0
  40227c:	adrp	x0, 419000 <warn@@Base+0x15210>
  402280:	add	x0, x0, #0x18c
  402284:	ldr	w0, [x0]
  402288:	cmp	w1, w0
  40228c:	b.ne	402298 <ferror@plt+0xe78>  // b.any
  402290:	mov	w0, #0x1                   	// #1
  402294:	b	402718 <ferror@plt+0x12f8>
  402298:	adrp	x0, 419000 <warn@@Base+0x15210>
  40229c:	add	x0, x0, #0x350
  4022a0:	ldrb	w0, [x0, #4]
  4022a4:	str	w0, [sp, #72]
  4022a8:	adrp	x0, 419000 <warn@@Base+0x15210>
  4022ac:	add	x0, x0, #0x350
  4022b0:	ldrh	w0, [x0, #58]
  4022b4:	str	w0, [sp, #68]
  4022b8:	adrp	x0, 419000 <warn@@Base+0x15210>
  4022bc:	add	x0, x0, #0x1a0
  4022c0:	ldr	w0, [x0]
  4022c4:	cmn	w0, #0x1
  4022c8:	b.ne	4022e4 <ferror@plt+0xec4>  // b.any
  4022cc:	ldr	w0, [sp, #68]
  4022d0:	bl	402180 <ferror@plt+0xd60>
  4022d4:	mov	w1, w0
  4022d8:	adrp	x0, 419000 <warn@@Base+0x15210>
  4022dc:	add	x0, x0, #0x1a0
  4022e0:	str	w1, [x0]
  4022e4:	adrp	x0, 419000 <warn@@Base+0x15210>
  4022e8:	add	x0, x0, #0x1a0
  4022ec:	ldr	w0, [x0]
  4022f0:	cmp	w0, #0x3
  4022f4:	b.eq	402348 <ferror@plt+0xf28>  // b.none
  4022f8:	adrp	x0, 419000 <warn@@Base+0x15210>
  4022fc:	add	x0, x0, #0x1a0
  402300:	ldr	w0, [x0]
  402304:	ldr	w1, [sp, #72]
  402308:	cmp	w1, w0
  40230c:	b.eq	402348 <ferror@plt+0xf28>  // b.none
  402310:	adrp	x0, 406000 <warn@@Base+0x2210>
  402314:	add	x0, x0, #0xda0
  402318:	bl	4013f0 <gettext@plt>
  40231c:	mov	x4, x0
  402320:	adrp	x0, 419000 <warn@@Base+0x15210>
  402324:	add	x0, x0, #0x1a0
  402328:	ldr	w0, [x0]
  40232c:	mov	w3, w0
  402330:	ldr	w2, [sp, #72]
  402334:	ldr	x1, [sp, #40]
  402338:	mov	x0, x4
  40233c:	bl	403cf0 <error@@Base>
  402340:	mov	w0, #0x0                   	// #0
  402344:	b	402718 <ferror@plt+0x12f8>
  402348:	adrp	x0, 419000 <warn@@Base+0x15210>
  40234c:	add	x0, x0, #0x1a4
  402350:	ldr	w0, [x0]
  402354:	cmp	w0, #0x3
  402358:	b.eq	4023ac <ferror@plt+0xf8c>  // b.none
  40235c:	adrp	x0, 419000 <warn@@Base+0x15210>
  402360:	add	x0, x0, #0x1a4
  402364:	ldr	w0, [x0]
  402368:	ldr	w1, [sp, #72]
  40236c:	cmp	w1, w0
  402370:	b.eq	4023ac <ferror@plt+0xf8c>  // b.none
  402374:	adrp	x0, 406000 <warn@@Base+0x2210>
  402378:	add	x0, x0, #0xdd0
  40237c:	bl	4013f0 <gettext@plt>
  402380:	mov	x4, x0
  402384:	adrp	x0, 419000 <warn@@Base+0x15210>
  402388:	add	x0, x0, #0x1a4
  40238c:	ldr	w0, [x0]
  402390:	mov	w3, w0
  402394:	ldr	w2, [sp, #72]
  402398:	ldr	x1, [sp, #40]
  40239c:	mov	x0, x4
  4023a0:	bl	403cf0 <error@@Base>
  4023a4:	mov	w0, #0x0                   	// #0
  4023a8:	b	402718 <ferror@plt+0x12f8>
  4023ac:	adrp	x0, 419000 <warn@@Base+0x15210>
  4023b0:	add	x0, x0, #0x188
  4023b4:	ldr	w0, [x0]
  4023b8:	cmn	w0, #0x1
  4023bc:	b.eq	402410 <ferror@plt+0xff0>  // b.none
  4023c0:	adrp	x0, 419000 <warn@@Base+0x15210>
  4023c4:	add	x0, x0, #0x188
  4023c8:	ldr	w0, [x0]
  4023cc:	ldr	w1, [sp, #68]
  4023d0:	cmp	w1, w0
  4023d4:	b.eq	402410 <ferror@plt+0xff0>  // b.none
  4023d8:	adrp	x0, 406000 <warn@@Base+0x2210>
  4023dc:	add	x0, x0, #0xe00
  4023e0:	bl	4013f0 <gettext@plt>
  4023e4:	mov	x4, x0
  4023e8:	adrp	x0, 419000 <warn@@Base+0x15210>
  4023ec:	add	x0, x0, #0x188
  4023f0:	ldr	w0, [x0]
  4023f4:	mov	w3, w0
  4023f8:	ldr	w2, [sp, #68]
  4023fc:	ldr	x1, [sp, #40]
  402400:	mov	x0, x4
  402404:	bl	403cf0 <error@@Base>
  402408:	mov	w0, #0x0                   	// #0
  40240c:	b	402718 <ferror@plt+0x12f8>
  402410:	adrp	x0, 419000 <warn@@Base+0x15210>
  402414:	add	x0, x0, #0x350
  402418:	ldrh	w0, [x0, #56]
  40241c:	str	w0, [sp, #64]
  402420:	adrp	x0, 419000 <warn@@Base+0x15210>
  402424:	add	x0, x0, #0x190
  402428:	ldr	w0, [x0]
  40242c:	cmn	w0, #0x1
  402430:	b.eq	402484 <ferror@plt+0x1064>  // b.none
  402434:	adrp	x0, 419000 <warn@@Base+0x15210>
  402438:	add	x0, x0, #0x190
  40243c:	ldr	w0, [x0]
  402440:	ldr	w1, [sp, #64]
  402444:	cmp	w1, w0
  402448:	b.eq	402484 <ferror@plt+0x1064>  // b.none
  40244c:	adrp	x0, 406000 <warn@@Base+0x2210>
  402450:	add	x0, x0, #0xe28
  402454:	bl	4013f0 <gettext@plt>
  402458:	mov	x4, x0
  40245c:	adrp	x0, 419000 <warn@@Base+0x15210>
  402460:	add	x0, x0, #0x190
  402464:	ldr	w0, [x0]
  402468:	mov	w3, w0
  40246c:	ldr	w2, [sp, #64]
  402470:	ldr	x1, [sp, #40]
  402474:	mov	x0, x4
  402478:	bl	403cf0 <error@@Base>
  40247c:	mov	w0, #0x0                   	// #0
  402480:	b	402718 <ferror@plt+0x12f8>
  402484:	adrp	x0, 419000 <warn@@Base+0x15210>
  402488:	add	x0, x0, #0x350
  40248c:	ldrb	w0, [x0, #7]
  402490:	str	w0, [sp, #60]
  402494:	adrp	x0, 419000 <warn@@Base+0x15210>
  402498:	add	x0, x0, #0x198
  40249c:	ldr	w0, [x0]
  4024a0:	cmn	w0, #0x1
  4024a4:	b.eq	4024f8 <ferror@plt+0x10d8>  // b.none
  4024a8:	adrp	x0, 419000 <warn@@Base+0x15210>
  4024ac:	add	x0, x0, #0x198
  4024b0:	ldr	w0, [x0]
  4024b4:	ldr	w1, [sp, #60]
  4024b8:	cmp	w1, w0
  4024bc:	b.eq	4024f8 <ferror@plt+0x10d8>  // b.none
  4024c0:	adrp	x0, 406000 <warn@@Base+0x2210>
  4024c4:	add	x0, x0, #0xe50
  4024c8:	bl	4013f0 <gettext@plt>
  4024cc:	mov	x4, x0
  4024d0:	adrp	x0, 419000 <warn@@Base+0x15210>
  4024d4:	add	x0, x0, #0x198
  4024d8:	ldr	w0, [x0]
  4024dc:	mov	w3, w0
  4024e0:	ldr	w2, [sp, #60]
  4024e4:	ldr	x1, [sp, #40]
  4024e8:	mov	x0, x4
  4024ec:	bl	403cf0 <error@@Base>
  4024f0:	mov	w0, #0x0                   	// #0
  4024f4:	b	402718 <ferror@plt+0x12f8>
  4024f8:	ldr	w0, [sp, #72]
  4024fc:	cmp	w0, #0x1
  402500:	b.eq	402514 <ferror@plt+0x10f4>  // b.none
  402504:	ldr	w0, [sp, #72]
  402508:	cmp	w0, #0x2
  40250c:	b.eq	4025f8 <ferror@plt+0x11d8>  // b.none
  402510:	bl	4012e0 <abort@plt>
  402514:	adrp	x0, 419000 <warn@@Base+0x15210>
  402518:	add	x0, x0, #0x18c
  40251c:	ldr	w0, [x0]
  402520:	cmn	w0, #0x1
  402524:	b.eq	402558 <ferror@plt+0x1138>  // b.none
  402528:	adrp	x0, 419000 <warn@@Base+0x15210>
  40252c:	add	x0, x0, #0x438
  402530:	ldr	x3, [x0]
  402534:	adrp	x0, 419000 <warn@@Base+0x15210>
  402538:	add	x0, x0, #0x18c
  40253c:	ldr	w0, [x0]
  402540:	sxtw	x0, w0
  402544:	mov	w2, #0x2                   	// #2
  402548:	mov	x1, x0
  40254c:	adrp	x0, 419000 <warn@@Base+0x15210>
  402550:	add	x0, x0, #0x3ba
  402554:	blr	x3
  402558:	adrp	x0, 419000 <warn@@Base+0x15210>
  40255c:	add	x0, x0, #0x194
  402560:	ldr	w0, [x0]
  402564:	cmn	w0, #0x1
  402568:	b.eq	40259c <ferror@plt+0x117c>  // b.none
  40256c:	adrp	x0, 419000 <warn@@Base+0x15210>
  402570:	add	x0, x0, #0x438
  402574:	ldr	x3, [x0]
  402578:	adrp	x0, 419000 <warn@@Base+0x15210>
  40257c:	add	x0, x0, #0x194
  402580:	ldr	w0, [x0]
  402584:	sxtw	x0, w0
  402588:	mov	w2, #0x2                   	// #2
  40258c:	mov	x1, x0
  402590:	adrp	x0, 419000 <warn@@Base+0x15210>
  402594:	add	x0, x0, #0x3b8
  402598:	blr	x3
  40259c:	adrp	x0, 419000 <warn@@Base+0x15210>
  4025a0:	add	x0, x0, #0x19c
  4025a4:	ldr	w0, [x0]
  4025a8:	cmn	w0, #0x1
  4025ac:	b.eq	4025cc <ferror@plt+0x11ac>  // b.none
  4025b0:	adrp	x0, 419000 <warn@@Base+0x15210>
  4025b4:	add	x0, x0, #0x19c
  4025b8:	ldr	w0, [x0]
  4025bc:	and	w1, w0, #0xff
  4025c0:	adrp	x0, 419000 <warn@@Base+0x15210>
  4025c4:	add	x0, x0, #0x3a8
  4025c8:	strb	w1, [x0, #7]
  4025cc:	ldr	x3, [sp, #32]
  4025d0:	mov	x2, #0x1                   	// #1
  4025d4:	mov	x1, #0x34                  	// #52
  4025d8:	adrp	x0, 419000 <warn@@Base+0x15210>
  4025dc:	add	x0, x0, #0x3a8
  4025e0:	bl	401360 <fwrite@plt>
  4025e4:	cmp	x0, #0x1
  4025e8:	cset	w0, eq  // eq = none
  4025ec:	and	w0, w0, #0xff
  4025f0:	str	w0, [sp, #76]
  4025f4:	b	4026dc <ferror@plt+0x12bc>
  4025f8:	adrp	x0, 419000 <warn@@Base+0x15210>
  4025fc:	add	x0, x0, #0x18c
  402600:	ldr	w0, [x0]
  402604:	cmn	w0, #0x1
  402608:	b.eq	40263c <ferror@plt+0x121c>  // b.none
  40260c:	adrp	x0, 419000 <warn@@Base+0x15210>
  402610:	add	x0, x0, #0x438
  402614:	ldr	x3, [x0]
  402618:	adrp	x0, 419000 <warn@@Base+0x15210>
  40261c:	add	x0, x0, #0x18c
  402620:	ldr	w0, [x0]
  402624:	sxtw	x0, w0
  402628:	mov	w2, #0x2                   	// #2
  40262c:	mov	x1, x0
  402630:	adrp	x0, 419000 <warn@@Base+0x15210>
  402634:	add	x0, x0, #0x3f2
  402638:	blr	x3
  40263c:	adrp	x0, 419000 <warn@@Base+0x15210>
  402640:	add	x0, x0, #0x194
  402644:	ldr	w0, [x0]
  402648:	cmn	w0, #0x1
  40264c:	b.eq	402680 <ferror@plt+0x1260>  // b.none
  402650:	adrp	x0, 419000 <warn@@Base+0x15210>
  402654:	add	x0, x0, #0x438
  402658:	ldr	x3, [x0]
  40265c:	adrp	x0, 419000 <warn@@Base+0x15210>
  402660:	add	x0, x0, #0x194
  402664:	ldr	w0, [x0]
  402668:	sxtw	x0, w0
  40266c:	mov	w2, #0x2                   	// #2
  402670:	mov	x1, x0
  402674:	adrp	x0, 419000 <warn@@Base+0x15210>
  402678:	add	x0, x0, #0x3f0
  40267c:	blr	x3
  402680:	adrp	x0, 419000 <warn@@Base+0x15210>
  402684:	add	x0, x0, #0x19c
  402688:	ldr	w0, [x0]
  40268c:	cmn	w0, #0x1
  402690:	b.eq	4026b0 <ferror@plt+0x1290>  // b.none
  402694:	adrp	x0, 419000 <warn@@Base+0x15210>
  402698:	add	x0, x0, #0x19c
  40269c:	ldr	w0, [x0]
  4026a0:	and	w1, w0, #0xff
  4026a4:	adrp	x0, 419000 <warn@@Base+0x15210>
  4026a8:	add	x0, x0, #0x3e0
  4026ac:	strb	w1, [x0, #7]
  4026b0:	ldr	x3, [sp, #32]
  4026b4:	mov	x2, #0x1                   	// #1
  4026b8:	mov	x1, #0x40                  	// #64
  4026bc:	adrp	x0, 419000 <warn@@Base+0x15210>
  4026c0:	add	x0, x0, #0x3e0
  4026c4:	bl	401360 <fwrite@plt>
  4026c8:	cmp	x0, #0x1
  4026cc:	cset	w0, eq  // eq = none
  4026d0:	and	w0, w0, #0xff
  4026d4:	str	w0, [sp, #76]
  4026d8:	nop
  4026dc:	ldr	w0, [sp, #76]
  4026e0:	cmp	w0, #0x1
  4026e4:	b.eq	402714 <ferror@plt+0x12f4>  // b.none
  4026e8:	adrp	x0, 406000 <warn@@Base+0x2210>
  4026ec:	add	x0, x0, #0xe78
  4026f0:	bl	4013f0 <gettext@plt>
  4026f4:	mov	x19, x0
  4026f8:	bl	4013d0 <__errno_location@plt>
  4026fc:	ldr	w0, [x0]
  402700:	bl	4012b0 <strerror@plt>
  402704:	mov	x2, x0
  402708:	ldr	x1, [sp, #40]
  40270c:	mov	x0, x19
  402710:	bl	403cf0 <error@@Base>
  402714:	ldr	w0, [sp, #76]
  402718:	ldr	x19, [sp, #16]
  40271c:	ldp	x29, x30, [sp], #80
  402720:	ret
  402724:	stp	x29, x30, [sp, #-32]!
  402728:	mov	x29, sp
  40272c:	str	x0, [sp, #24]
  402730:	ldr	x3, [sp, #24]
  402734:	mov	x2, #0x1                   	// #1
  402738:	mov	x1, #0x10                  	// #16
  40273c:	adrp	x0, 419000 <warn@@Base+0x15210>
  402740:	add	x0, x0, #0x350
  402744:	bl	401340 <fread@plt>
  402748:	cmp	x0, #0x1
  40274c:	b.eq	402758 <ferror@plt+0x1338>  // b.none
  402750:	mov	w0, #0x0                   	// #0
  402754:	b	402d44 <ferror@plt+0x1924>
  402758:	adrp	x0, 419000 <warn@@Base+0x15210>
  40275c:	add	x0, x0, #0x350
  402760:	ldrb	w0, [x0]
  402764:	cmp	w0, #0x7f
  402768:	b.ne	4027a8 <ferror@plt+0x1388>  // b.any
  40276c:	adrp	x0, 419000 <warn@@Base+0x15210>
  402770:	add	x0, x0, #0x350
  402774:	ldrb	w0, [x0, #1]
  402778:	cmp	w0, #0x45
  40277c:	b.ne	4027a8 <ferror@plt+0x1388>  // b.any
  402780:	adrp	x0, 419000 <warn@@Base+0x15210>
  402784:	add	x0, x0, #0x350
  402788:	ldrb	w0, [x0, #2]
  40278c:	cmp	w0, #0x4c
  402790:	b.ne	4027a8 <ferror@plt+0x1388>  // b.any
  402794:	adrp	x0, 419000 <warn@@Base+0x15210>
  402798:	add	x0, x0, #0x350
  40279c:	ldrb	w0, [x0, #3]
  4027a0:	cmp	w0, #0x46
  4027a4:	b.eq	4027b0 <ferror@plt+0x1390>  // b.none
  4027a8:	mov	w0, #0x0                   	// #0
  4027ac:	b	402d44 <ferror@plt+0x1924>
  4027b0:	adrp	x0, 419000 <warn@@Base+0x15210>
  4027b4:	add	x0, x0, #0x350
  4027b8:	ldrb	w0, [x0, #5]
  4027bc:	cmp	w0, #0x2
  4027c0:	b.eq	4027f0 <ferror@plt+0x13d0>  // b.none
  4027c4:	adrp	x0, 419000 <warn@@Base+0x15210>
  4027c8:	add	x0, x0, #0x430
  4027cc:	adrp	x1, 404000 <warn@@Base+0x210>
  4027d0:	add	x1, x1, #0x1cc
  4027d4:	str	x1, [x0]
  4027d8:	adrp	x0, 419000 <warn@@Base+0x15210>
  4027dc:	add	x0, x0, #0x438
  4027e0:	adrp	x1, 403000 <ferror@plt+0x1be0>
  4027e4:	add	x1, x1, #0xef0
  4027e8:	str	x1, [x0]
  4027ec:	b	40281c <ferror@plt+0x13fc>
  4027f0:	adrp	x0, 419000 <warn@@Base+0x15210>
  4027f4:	add	x0, x0, #0x430
  4027f8:	adrp	x1, 404000 <warn@@Base+0x210>
  4027fc:	add	x1, x1, #0x5c8
  402800:	str	x1, [x0]
  402804:	adrp	x0, 419000 <warn@@Base+0x15210>
  402808:	add	x0, x0, #0x438
  40280c:	adrp	x1, 404000 <warn@@Base+0x210>
  402810:	add	x1, x1, #0x48
  402814:	str	x1, [x0]
  402818:	nop
  40281c:	adrp	x0, 419000 <warn@@Base+0x15210>
  402820:	add	x0, x0, #0x350
  402824:	ldrb	w0, [x0, #4]
  402828:	cmp	w0, #0x1
  40282c:	b.eq	402840 <ferror@plt+0x1420>  // b.none
  402830:	cmp	w0, #0x2
  402834:	b.eq	402ac0 <ferror@plt+0x16a0>  // b.none
  402838:	mov	w0, #0x0                   	// #0
  40283c:	b	402d44 <ferror@plt+0x1924>
  402840:	ldr	x3, [sp, #24]
  402844:	mov	x2, #0x1                   	// #1
  402848:	mov	x1, #0x24                  	// #36
  40284c:	adrp	x0, 419000 <warn@@Base+0x15210>
  402850:	add	x0, x0, #0x3b8
  402854:	bl	401340 <fread@plt>
  402858:	cmp	x0, #0x1
  40285c:	b.eq	402868 <ferror@plt+0x1448>  // b.none
  402860:	mov	w0, #0x0                   	// #0
  402864:	b	402d44 <ferror@plt+0x1924>
  402868:	adrp	x0, 419000 <warn@@Base+0x15210>
  40286c:	add	x0, x0, #0x430
  402870:	ldr	x2, [x0]
  402874:	mov	w1, #0x2                   	// #2
  402878:	adrp	x0, 419000 <warn@@Base+0x15210>
  40287c:	add	x0, x0, #0x3b8
  402880:	blr	x2
  402884:	and	w1, w0, #0xffff
  402888:	adrp	x0, 419000 <warn@@Base+0x15210>
  40288c:	add	x0, x0, #0x350
  402890:	strh	w1, [x0, #56]
  402894:	adrp	x0, 419000 <warn@@Base+0x15210>
  402898:	add	x0, x0, #0x430
  40289c:	ldr	x2, [x0]
  4028a0:	mov	w1, #0x2                   	// #2
  4028a4:	adrp	x0, 419000 <warn@@Base+0x15210>
  4028a8:	add	x0, x0, #0x3ba
  4028ac:	blr	x2
  4028b0:	and	w1, w0, #0xffff
  4028b4:	adrp	x0, 419000 <warn@@Base+0x15210>
  4028b8:	add	x0, x0, #0x350
  4028bc:	strh	w1, [x0, #58]
  4028c0:	adrp	x0, 419000 <warn@@Base+0x15210>
  4028c4:	add	x0, x0, #0x430
  4028c8:	ldr	x2, [x0]
  4028cc:	mov	w1, #0x4                   	// #4
  4028d0:	adrp	x0, 419000 <warn@@Base+0x15210>
  4028d4:	add	x0, x0, #0x3bc
  4028d8:	blr	x2
  4028dc:	mov	x1, x0
  4028e0:	adrp	x0, 419000 <warn@@Base+0x15210>
  4028e4:	add	x0, x0, #0x350
  4028e8:	str	x1, [x0, #40]
  4028ec:	adrp	x0, 419000 <warn@@Base+0x15210>
  4028f0:	add	x0, x0, #0x430
  4028f4:	ldr	x2, [x0]
  4028f8:	mov	w1, #0x4                   	// #4
  4028fc:	adrp	x0, 419000 <warn@@Base+0x15210>
  402900:	add	x0, x0, #0x3c0
  402904:	blr	x2
  402908:	mov	x1, x0
  40290c:	adrp	x0, 419000 <warn@@Base+0x15210>
  402910:	add	x0, x0, #0x350
  402914:	str	x1, [x0, #16]
  402918:	adrp	x0, 419000 <warn@@Base+0x15210>
  40291c:	add	x0, x0, #0x430
  402920:	ldr	x2, [x0]
  402924:	mov	w1, #0x4                   	// #4
  402928:	adrp	x0, 419000 <warn@@Base+0x15210>
  40292c:	add	x0, x0, #0x3c4
  402930:	blr	x2
  402934:	mov	x1, x0
  402938:	adrp	x0, 419000 <warn@@Base+0x15210>
  40293c:	add	x0, x0, #0x350
  402940:	str	x1, [x0, #24]
  402944:	adrp	x0, 419000 <warn@@Base+0x15210>
  402948:	add	x0, x0, #0x430
  40294c:	ldr	x2, [x0]
  402950:	mov	w1, #0x4                   	// #4
  402954:	adrp	x0, 419000 <warn@@Base+0x15210>
  402958:	add	x0, x0, #0x3c8
  40295c:	blr	x2
  402960:	mov	x1, x0
  402964:	adrp	x0, 419000 <warn@@Base+0x15210>
  402968:	add	x0, x0, #0x350
  40296c:	str	x1, [x0, #32]
  402970:	adrp	x0, 419000 <warn@@Base+0x15210>
  402974:	add	x0, x0, #0x430
  402978:	ldr	x2, [x0]
  40297c:	mov	w1, #0x4                   	// #4
  402980:	adrp	x0, 419000 <warn@@Base+0x15210>
  402984:	add	x0, x0, #0x3cc
  402988:	blr	x2
  40298c:	mov	x1, x0
  402990:	adrp	x0, 419000 <warn@@Base+0x15210>
  402994:	add	x0, x0, #0x350
  402998:	str	x1, [x0, #48]
  40299c:	adrp	x0, 419000 <warn@@Base+0x15210>
  4029a0:	add	x0, x0, #0x430
  4029a4:	ldr	x2, [x0]
  4029a8:	mov	w1, #0x2                   	// #2
  4029ac:	adrp	x0, 419000 <warn@@Base+0x15210>
  4029b0:	add	x0, x0, #0x3d0
  4029b4:	blr	x2
  4029b8:	mov	w1, w0
  4029bc:	adrp	x0, 419000 <warn@@Base+0x15210>
  4029c0:	add	x0, x0, #0x350
  4029c4:	str	w1, [x0, #60]
  4029c8:	adrp	x0, 419000 <warn@@Base+0x15210>
  4029cc:	add	x0, x0, #0x430
  4029d0:	ldr	x2, [x0]
  4029d4:	mov	w1, #0x2                   	// #2
  4029d8:	adrp	x0, 419000 <warn@@Base+0x15210>
  4029dc:	add	x0, x0, #0x3d2
  4029e0:	blr	x2
  4029e4:	mov	w1, w0
  4029e8:	adrp	x0, 419000 <warn@@Base+0x15210>
  4029ec:	add	x0, x0, #0x350
  4029f0:	str	w1, [x0, #64]
  4029f4:	adrp	x0, 419000 <warn@@Base+0x15210>
  4029f8:	add	x0, x0, #0x430
  4029fc:	ldr	x2, [x0]
  402a00:	mov	w1, #0x2                   	// #2
  402a04:	adrp	x0, 419000 <warn@@Base+0x15210>
  402a08:	add	x0, x0, #0x3d4
  402a0c:	blr	x2
  402a10:	mov	w1, w0
  402a14:	adrp	x0, 419000 <warn@@Base+0x15210>
  402a18:	add	x0, x0, #0x350
  402a1c:	str	w1, [x0, #68]
  402a20:	adrp	x0, 419000 <warn@@Base+0x15210>
  402a24:	add	x0, x0, #0x430
  402a28:	ldr	x2, [x0]
  402a2c:	mov	w1, #0x2                   	// #2
  402a30:	adrp	x0, 419000 <warn@@Base+0x15210>
  402a34:	add	x0, x0, #0x3d6
  402a38:	blr	x2
  402a3c:	mov	w1, w0
  402a40:	adrp	x0, 419000 <warn@@Base+0x15210>
  402a44:	add	x0, x0, #0x350
  402a48:	str	w1, [x0, #72]
  402a4c:	adrp	x0, 419000 <warn@@Base+0x15210>
  402a50:	add	x0, x0, #0x430
  402a54:	ldr	x2, [x0]
  402a58:	mov	w1, #0x2                   	// #2
  402a5c:	adrp	x0, 419000 <warn@@Base+0x15210>
  402a60:	add	x0, x0, #0x3d8
  402a64:	blr	x2
  402a68:	mov	w1, w0
  402a6c:	adrp	x0, 419000 <warn@@Base+0x15210>
  402a70:	add	x0, x0, #0x350
  402a74:	str	w1, [x0, #76]
  402a78:	adrp	x0, 419000 <warn@@Base+0x15210>
  402a7c:	add	x0, x0, #0x430
  402a80:	ldr	x2, [x0]
  402a84:	mov	w1, #0x2                   	// #2
  402a88:	adrp	x0, 419000 <warn@@Base+0x15210>
  402a8c:	add	x0, x0, #0x3da
  402a90:	blr	x2
  402a94:	mov	w1, w0
  402a98:	adrp	x0, 419000 <warn@@Base+0x15210>
  402a9c:	add	x0, x0, #0x350
  402aa0:	str	w1, [x0, #80]
  402aa4:	adrp	x0, 419000 <warn@@Base+0x15210>
  402aa8:	add	x0, x0, #0x350
  402aac:	ldp	x0, x1, [x0]
  402ab0:	adrp	x2, 419000 <warn@@Base+0x15210>
  402ab4:	add	x2, x2, #0x3a8
  402ab8:	stp	x0, x1, [x2]
  402abc:	b	402d40 <ferror@plt+0x1920>
  402ac0:	ldr	x3, [sp, #24]
  402ac4:	mov	x2, #0x1                   	// #1
  402ac8:	mov	x1, #0x30                  	// #48
  402acc:	adrp	x0, 419000 <warn@@Base+0x15210>
  402ad0:	add	x0, x0, #0x3f0
  402ad4:	bl	401340 <fread@plt>
  402ad8:	cmp	x0, #0x1
  402adc:	b.eq	402ae8 <ferror@plt+0x16c8>  // b.none
  402ae0:	mov	w0, #0x0                   	// #0
  402ae4:	b	402d44 <ferror@plt+0x1924>
  402ae8:	adrp	x0, 419000 <warn@@Base+0x15210>
  402aec:	add	x0, x0, #0x430
  402af0:	ldr	x2, [x0]
  402af4:	mov	w1, #0x2                   	// #2
  402af8:	adrp	x0, 419000 <warn@@Base+0x15210>
  402afc:	add	x0, x0, #0x3f0
  402b00:	blr	x2
  402b04:	and	w1, w0, #0xffff
  402b08:	adrp	x0, 419000 <warn@@Base+0x15210>
  402b0c:	add	x0, x0, #0x350
  402b10:	strh	w1, [x0, #56]
  402b14:	adrp	x0, 419000 <warn@@Base+0x15210>
  402b18:	add	x0, x0, #0x430
  402b1c:	ldr	x2, [x0]
  402b20:	mov	w1, #0x2                   	// #2
  402b24:	adrp	x0, 419000 <warn@@Base+0x15210>
  402b28:	add	x0, x0, #0x3f2
  402b2c:	blr	x2
  402b30:	and	w1, w0, #0xffff
  402b34:	adrp	x0, 419000 <warn@@Base+0x15210>
  402b38:	add	x0, x0, #0x350
  402b3c:	strh	w1, [x0, #58]
  402b40:	adrp	x0, 419000 <warn@@Base+0x15210>
  402b44:	add	x0, x0, #0x430
  402b48:	ldr	x2, [x0]
  402b4c:	mov	w1, #0x4                   	// #4
  402b50:	adrp	x0, 419000 <warn@@Base+0x15210>
  402b54:	add	x0, x0, #0x3f4
  402b58:	blr	x2
  402b5c:	mov	x1, x0
  402b60:	adrp	x0, 419000 <warn@@Base+0x15210>
  402b64:	add	x0, x0, #0x350
  402b68:	str	x1, [x0, #40]
  402b6c:	adrp	x0, 419000 <warn@@Base+0x15210>
  402b70:	add	x0, x0, #0x430
  402b74:	ldr	x2, [x0]
  402b78:	mov	w1, #0x8                   	// #8
  402b7c:	adrp	x0, 419000 <warn@@Base+0x15210>
  402b80:	add	x0, x0, #0x3f8
  402b84:	blr	x2
  402b88:	mov	x1, x0
  402b8c:	adrp	x0, 419000 <warn@@Base+0x15210>
  402b90:	add	x0, x0, #0x350
  402b94:	str	x1, [x0, #16]
  402b98:	adrp	x0, 419000 <warn@@Base+0x15210>
  402b9c:	add	x0, x0, #0x430
  402ba0:	ldr	x2, [x0]
  402ba4:	mov	w1, #0x8                   	// #8
  402ba8:	adrp	x0, 419000 <warn@@Base+0x15210>
  402bac:	add	x0, x0, #0x400
  402bb0:	blr	x2
  402bb4:	mov	x1, x0
  402bb8:	adrp	x0, 419000 <warn@@Base+0x15210>
  402bbc:	add	x0, x0, #0x350
  402bc0:	str	x1, [x0, #24]
  402bc4:	adrp	x0, 419000 <warn@@Base+0x15210>
  402bc8:	add	x0, x0, #0x430
  402bcc:	ldr	x2, [x0]
  402bd0:	mov	w1, #0x8                   	// #8
  402bd4:	adrp	x0, 419000 <warn@@Base+0x15210>
  402bd8:	add	x0, x0, #0x408
  402bdc:	blr	x2
  402be0:	mov	x1, x0
  402be4:	adrp	x0, 419000 <warn@@Base+0x15210>
  402be8:	add	x0, x0, #0x350
  402bec:	str	x1, [x0, #32]
  402bf0:	adrp	x0, 419000 <warn@@Base+0x15210>
  402bf4:	add	x0, x0, #0x430
  402bf8:	ldr	x2, [x0]
  402bfc:	mov	w1, #0x4                   	// #4
  402c00:	adrp	x0, 419000 <warn@@Base+0x15210>
  402c04:	add	x0, x0, #0x410
  402c08:	blr	x2
  402c0c:	mov	x1, x0
  402c10:	adrp	x0, 419000 <warn@@Base+0x15210>
  402c14:	add	x0, x0, #0x350
  402c18:	str	x1, [x0, #48]
  402c1c:	adrp	x0, 419000 <warn@@Base+0x15210>
  402c20:	add	x0, x0, #0x430
  402c24:	ldr	x2, [x0]
  402c28:	mov	w1, #0x2                   	// #2
  402c2c:	adrp	x0, 419000 <warn@@Base+0x15210>
  402c30:	add	x0, x0, #0x414
  402c34:	blr	x2
  402c38:	mov	w1, w0
  402c3c:	adrp	x0, 419000 <warn@@Base+0x15210>
  402c40:	add	x0, x0, #0x350
  402c44:	str	w1, [x0, #60]
  402c48:	adrp	x0, 419000 <warn@@Base+0x15210>
  402c4c:	add	x0, x0, #0x430
  402c50:	ldr	x2, [x0]
  402c54:	mov	w1, #0x2                   	// #2
  402c58:	adrp	x0, 419000 <warn@@Base+0x15210>
  402c5c:	add	x0, x0, #0x416
  402c60:	blr	x2
  402c64:	mov	w1, w0
  402c68:	adrp	x0, 419000 <warn@@Base+0x15210>
  402c6c:	add	x0, x0, #0x350
  402c70:	str	w1, [x0, #64]
  402c74:	adrp	x0, 419000 <warn@@Base+0x15210>
  402c78:	add	x0, x0, #0x430
  402c7c:	ldr	x2, [x0]
  402c80:	mov	w1, #0x2                   	// #2
  402c84:	adrp	x0, 419000 <warn@@Base+0x15210>
  402c88:	add	x0, x0, #0x418
  402c8c:	blr	x2
  402c90:	mov	w1, w0
  402c94:	adrp	x0, 419000 <warn@@Base+0x15210>
  402c98:	add	x0, x0, #0x350
  402c9c:	str	w1, [x0, #68]
  402ca0:	adrp	x0, 419000 <warn@@Base+0x15210>
  402ca4:	add	x0, x0, #0x430
  402ca8:	ldr	x2, [x0]
  402cac:	mov	w1, #0x2                   	// #2
  402cb0:	adrp	x0, 419000 <warn@@Base+0x15210>
  402cb4:	add	x0, x0, #0x41a
  402cb8:	blr	x2
  402cbc:	mov	w1, w0
  402cc0:	adrp	x0, 419000 <warn@@Base+0x15210>
  402cc4:	add	x0, x0, #0x350
  402cc8:	str	w1, [x0, #72]
  402ccc:	adrp	x0, 419000 <warn@@Base+0x15210>
  402cd0:	add	x0, x0, #0x430
  402cd4:	ldr	x2, [x0]
  402cd8:	mov	w1, #0x2                   	// #2
  402cdc:	adrp	x0, 419000 <warn@@Base+0x15210>
  402ce0:	add	x0, x0, #0x41c
  402ce4:	blr	x2
  402ce8:	mov	w1, w0
  402cec:	adrp	x0, 419000 <warn@@Base+0x15210>
  402cf0:	add	x0, x0, #0x350
  402cf4:	str	w1, [x0, #76]
  402cf8:	adrp	x0, 419000 <warn@@Base+0x15210>
  402cfc:	add	x0, x0, #0x430
  402d00:	ldr	x2, [x0]
  402d04:	mov	w1, #0x2                   	// #2
  402d08:	adrp	x0, 419000 <warn@@Base+0x15210>
  402d0c:	add	x0, x0, #0x41e
  402d10:	blr	x2
  402d14:	mov	w1, w0
  402d18:	adrp	x0, 419000 <warn@@Base+0x15210>
  402d1c:	add	x0, x0, #0x350
  402d20:	str	w1, [x0, #80]
  402d24:	adrp	x0, 419000 <warn@@Base+0x15210>
  402d28:	add	x0, x0, #0x350
  402d2c:	ldp	x0, x1, [x0]
  402d30:	adrp	x2, 419000 <warn@@Base+0x15210>
  402d34:	add	x2, x2, #0x3e0
  402d38:	stp	x0, x1, [x2]
  402d3c:	nop
  402d40:	mov	w0, #0x1                   	// #1
  402d44:	ldp	x29, x30, [sp], #32
  402d48:	ret
  402d4c:	stp	x29, x30, [sp, #-48]!
  402d50:	mov	x29, sp
  402d54:	str	x0, [sp, #24]
  402d58:	str	x1, [sp, #16]
  402d5c:	ldr	x0, [sp, #16]
  402d60:	bl	4011b0 <ftell@plt>
  402d64:	str	x0, [sp, #40]
  402d68:	ldr	x0, [sp, #16]
  402d6c:	bl	402724 <ferror@plt+0x1304>
  402d70:	cmp	w0, #0x0
  402d74:	b.ne	402d94 <ferror@plt+0x1974>  // b.any
  402d78:	adrp	x0, 406000 <warn@@Base+0x2210>
  402d7c:	add	x0, x0, #0xea0
  402d80:	bl	4013f0 <gettext@plt>
  402d84:	ldr	x1, [sp, #24]
  402d88:	bl	403cf0 <error@@Base>
  402d8c:	mov	w0, #0x1                   	// #1
  402d90:	b	402de0 <ferror@plt+0x19c0>
  402d94:	mov	w2, #0x0                   	// #0
  402d98:	ldr	x1, [sp, #40]
  402d9c:	ldr	x0, [sp, #16]
  402da0:	bl	4012d0 <fseek@plt>
  402da4:	cmp	w0, #0x0
  402da8:	b.eq	402dc0 <ferror@plt+0x19a0>  // b.none
  402dac:	adrp	x0, 406000 <warn@@Base+0x2210>
  402db0:	add	x0, x0, #0xec0
  402db4:	bl	4013f0 <gettext@plt>
  402db8:	ldr	x1, [sp, #24]
  402dbc:	bl	403cf0 <error@@Base>
  402dc0:	ldr	x1, [sp, #16]
  402dc4:	ldr	x0, [sp, #24]
  402dc8:	bl	40220c <ferror@plt+0xdec>
  402dcc:	cmp	w0, #0x0
  402dd0:	b.ne	402ddc <ferror@plt+0x19bc>  // b.any
  402dd4:	mov	w0, #0x1                   	// #1
  402dd8:	b	402de0 <ferror@plt+0x19c0>
  402ddc:	mov	w0, #0x0                   	// #0
  402de0:	ldp	x29, x30, [sp], #48
  402de4:	ret
  402de8:	stp	x29, x30, [sp, #-416]!
  402dec:	mov	x29, sp
  402df0:	str	x0, [sp, #40]
  402df4:	str	x1, [sp, #32]
  402df8:	str	w2, [sp, #28]
  402dfc:	str	xzr, [sp, #208]
  402e00:	str	xzr, [sp, #216]
  402e04:	str	xzr, [sp, #232]
  402e08:	str	xzr, [sp, #240]
  402e0c:	str	xzr, [sp, #256]
  402e10:	str	xzr, [sp, #56]
  402e14:	str	xzr, [sp, #64]
  402e18:	str	xzr, [sp, #80]
  402e1c:	str	xzr, [sp, #88]
  402e20:	str	xzr, [sp, #104]
  402e24:	add	x0, sp, #0xd0
  402e28:	mov	w4, #0x0                   	// #0
  402e2c:	ldr	w3, [sp, #28]
  402e30:	ldr	x2, [sp, #32]
  402e34:	ldr	x1, [sp, #40]
  402e38:	bl	405228 <warn@@Base+0x1438>
  402e3c:	cmp	w0, #0x0
  402e40:	b.eq	402e50 <ferror@plt+0x1a30>  // b.none
  402e44:	mov	w0, #0x1                   	// #1
  402e48:	str	w0, [sp, #412]
  402e4c:	b	4031e0 <ferror@plt+0x1dc0>
  402e50:	str	wzr, [sp, #412]
  402e54:	ldr	x0, [sp, #280]
  402e58:	mov	w2, #0x0                   	// #0
  402e5c:	mov	x1, x0
  402e60:	ldr	x0, [sp, #32]
  402e64:	bl	4012d0 <fseek@plt>
  402e68:	cmp	w0, #0x0
  402e6c:	b.eq	402e8c <ferror@plt+0x1a6c>  // b.none
  402e70:	adrp	x0, 406000 <warn@@Base+0x2210>
  402e74:	add	x0, x0, #0xee8
  402e78:	bl	4013f0 <gettext@plt>
  402e7c:	ldr	x1, [sp, #40]
  402e80:	bl	403cf0 <error@@Base>
  402e84:	mov	w0, #0x1                   	// #1
  402e88:	b	403208 <ferror@plt+0x1de8>
  402e8c:	add	x0, sp, #0xd0
  402e90:	add	x0, x0, #0x58
  402e94:	ldr	x3, [sp, #32]
  402e98:	mov	x2, #0x3c                  	// #60
  402e9c:	mov	x1, #0x1                   	// #1
  402ea0:	bl	401340 <fread@plt>
  402ea4:	str	x0, [sp, #400]
  402ea8:	ldr	x0, [sp, #400]
  402eac:	cmp	x0, #0x3c
  402eb0:	b.eq	402ee0 <ferror@plt+0x1ac0>  // b.none
  402eb4:	ldr	x0, [sp, #400]
  402eb8:	cmp	x0, #0x0
  402ebc:	b.eq	4031dc <ferror@plt+0x1dbc>  // b.none
  402ec0:	adrp	x0, 406000 <warn@@Base+0x2210>
  402ec4:	add	x0, x0, #0xf18
  402ec8:	bl	4013f0 <gettext@plt>
  402ecc:	ldr	x1, [sp, #40]
  402ed0:	bl	403cf0 <error@@Base>
  402ed4:	mov	w0, #0x1                   	// #1
  402ed8:	str	w0, [sp, #412]
  402edc:	b	4031e0 <ferror@plt+0x1dc0>
  402ee0:	add	x0, sp, #0xd0
  402ee4:	add	x3, x0, #0x92
  402ee8:	mov	x2, #0x2                   	// #2
  402eec:	adrp	x0, 406000 <warn@@Base+0x2210>
  402ef0:	add	x1, x0, #0xf40
  402ef4:	mov	x0, x3
  402ef8:	bl	4012f0 <memcmp@plt>
  402efc:	cmp	w0, #0x0
  402f00:	b.eq	402f30 <ferror@plt+0x1b10>  // b.none
  402f04:	adrp	x0, 406000 <warn@@Base+0x2210>
  402f08:	add	x0, x0, #0xf48
  402f0c:	bl	4013f0 <gettext@plt>
  402f10:	mov	x2, x0
  402f14:	ldr	x0, [sp, #208]
  402f18:	mov	x1, x0
  402f1c:	mov	x0, x2
  402f20:	bl	403cf0 <error@@Base>
  402f24:	mov	w0, #0x1                   	// #1
  402f28:	str	w0, [sp, #412]
  402f2c:	b	4031e0 <ferror@plt+0x1dc0>
  402f30:	ldr	x0, [sp, #280]
  402f34:	add	x0, x0, #0x3c
  402f38:	str	x0, [sp, #280]
  402f3c:	add	x0, sp, #0xd0
  402f40:	add	x0, x0, #0x88
  402f44:	mov	w2, #0xa                   	// #10
  402f48:	mov	x1, #0x0                   	// #0
  402f4c:	bl	401170 <strtoul@plt>
  402f50:	mov	x1, x0
  402f54:	adrp	x0, 419000 <warn@@Base+0x15210>
  402f58:	add	x0, x0, #0x348
  402f5c:	str	x1, [x0]
  402f60:	adrp	x0, 419000 <warn@@Base+0x15210>
  402f64:	add	x0, x0, #0x348
  402f68:	ldr	x0, [x0]
  402f6c:	and	x0, x0, #0x1
  402f70:	cmp	x0, #0x0
  402f74:	b.eq	402f94 <ferror@plt+0x1b74>  // b.none
  402f78:	adrp	x0, 419000 <warn@@Base+0x15210>
  402f7c:	add	x0, x0, #0x348
  402f80:	ldr	x0, [x0]
  402f84:	add	x1, x0, #0x1
  402f88:	adrp	x0, 419000 <warn@@Base+0x15210>
  402f8c:	add	x0, x0, #0x348
  402f90:	str	x1, [x0]
  402f94:	add	x1, sp, #0x38
  402f98:	add	x0, sp, #0xd0
  402f9c:	bl	405714 <warn@@Base+0x1924>
  402fa0:	str	x0, [sp, #392]
  402fa4:	ldr	x0, [sp, #392]
  402fa8:	cmp	x0, #0x0
  402fac:	b.ne	402fd0 <ferror@plt+0x1bb0>  // b.any
  402fb0:	adrp	x0, 406000 <warn@@Base+0x2210>
  402fb4:	add	x0, x0, #0xf78
  402fb8:	bl	4013f0 <gettext@plt>
  402fbc:	ldr	x1, [sp, #40]
  402fc0:	bl	403cf0 <error@@Base>
  402fc4:	mov	w0, #0x1                   	// #1
  402fc8:	str	w0, [sp, #412]
  402fcc:	b	4031e0 <ferror@plt+0x1dc0>
  402fd0:	ldr	x0, [sp, #392]
  402fd4:	bl	401180 <strlen@plt>
  402fd8:	str	x0, [sp, #384]
  402fdc:	add	x1, sp, #0x38
  402fe0:	add	x0, sp, #0xd0
  402fe4:	ldr	x2, [sp, #392]
  402fe8:	bl	405bac <warn@@Base+0x1dbc>
  402fec:	str	x0, [sp, #376]
  402ff0:	ldr	x0, [sp, #376]
  402ff4:	cmp	x0, #0x0
  402ff8:	b.ne	40301c <ferror@plt+0x1bfc>  // b.any
  402ffc:	adrp	x0, 406000 <warn@@Base+0x2210>
  403000:	add	x0, x0, #0xf78
  403004:	bl	4013f0 <gettext@plt>
  403008:	ldr	x1, [sp, #40]
  40300c:	bl	403cf0 <error@@Base>
  403010:	mov	w0, #0x1                   	// #1
  403014:	str	w0, [sp, #412]
  403018:	b	4031e0 <ferror@plt+0x1dc0>
  40301c:	ldr	w0, [sp, #28]
  403020:	cmp	w0, #0x0
  403024:	b.eq	4030ec <ferror@plt+0x1ccc>  // b.none
  403028:	ldr	x0, [sp, #272]
  40302c:	cmp	x0, #0x0
  403030:	b.ne	4030ec <ferror@plt+0x1ccc>  // b.any
  403034:	ldr	x2, [sp, #384]
  403038:	ldr	x1, [sp, #392]
  40303c:	ldr	x0, [sp, #40]
  403040:	bl	404b54 <warn@@Base+0xd64>
  403044:	str	x0, [sp, #368]
  403048:	ldr	x0, [sp, #368]
  40304c:	cmp	x0, #0x0
  403050:	b.ne	403060 <ferror@plt+0x1c40>  // b.any
  403054:	mov	w0, #0x1                   	// #1
  403058:	str	w0, [sp, #412]
  40305c:	b	4031e0 <ferror@plt+0x1dc0>
  403060:	adrp	x0, 406000 <warn@@Base+0x2210>
  403064:	add	x1, x0, #0xf98
  403068:	ldr	x0, [sp, #368]
  40306c:	bl	401200 <fopen@plt>
  403070:	str	x0, [sp, #360]
  403074:	ldr	x0, [sp, #360]
  403078:	cmp	x0, #0x0
  40307c:	b.ne	4030a8 <ferror@plt+0x1c88>  // b.any
  403080:	adrp	x0, 406000 <warn@@Base+0x2210>
  403084:	add	x0, x0, #0xfa0
  403088:	bl	4013f0 <gettext@plt>
  40308c:	ldr	x1, [sp, #368]
  403090:	bl	403cf0 <error@@Base>
  403094:	ldr	x0, [sp, #368]
  403098:	bl	401350 <free@plt>
  40309c:	mov	w0, #0x1                   	// #1
  4030a0:	str	w0, [sp, #412]
  4030a4:	b	4031e0 <ferror@plt+0x1dc0>
  4030a8:	ldr	x0, [sp, #272]
  4030ac:	mov	x1, x0
  4030b0:	adrp	x0, 419000 <warn@@Base+0x15210>
  4030b4:	add	x0, x0, #0x340
  4030b8:	str	x1, [x0]
  4030bc:	ldr	x1, [sp, #360]
  4030c0:	ldr	x0, [sp, #376]
  4030c4:	bl	402d4c <ferror@plt+0x192c>
  4030c8:	mov	w1, w0
  4030cc:	ldr	w0, [sp, #412]
  4030d0:	orr	w0, w0, w1
  4030d4:	str	w0, [sp, #412]
  4030d8:	ldr	x0, [sp, #360]
  4030dc:	bl	4011f0 <fclose@plt>
  4030e0:	ldr	x0, [sp, #368]
  4030e4:	bl	401350 <free@plt>
  4030e8:	b	4031d0 <ferror@plt+0x1db0>
  4030ec:	ldr	w0, [sp, #28]
  4030f0:	cmp	w0, #0x0
  4030f4:	b.eq	403188 <ferror@plt+0x1d68>  // b.none
  4030f8:	ldr	x0, [sp, #272]
  4030fc:	add	x0, x0, #0x3c
  403100:	mov	x1, x0
  403104:	adrp	x0, 419000 <warn@@Base+0x15210>
  403108:	add	x0, x0, #0x340
  40310c:	str	x1, [x0]
  403110:	ldr	x3, [sp, #64]
  403114:	adrp	x0, 419000 <warn@@Base+0x15210>
  403118:	add	x0, x0, #0x340
  40311c:	ldr	x0, [x0]
  403120:	mov	w2, #0x0                   	// #0
  403124:	mov	x1, x0
  403128:	mov	x0, x3
  40312c:	bl	4012d0 <fseek@plt>
  403130:	cmp	w0, #0x0
  403134:	b.eq	403164 <ferror@plt+0x1d44>  // b.none
  403138:	adrp	x0, 406000 <warn@@Base+0x2210>
  40313c:	add	x0, x0, #0xfc8
  403140:	bl	4013f0 <gettext@plt>
  403144:	mov	x2, x0
  403148:	ldr	x0, [sp, #56]
  40314c:	mov	x1, x0
  403150:	mov	x0, x2
  403154:	bl	403cf0 <error@@Base>
  403158:	mov	w0, #0x1                   	// #1
  40315c:	str	w0, [sp, #412]
  403160:	b	4031e0 <ferror@plt+0x1dc0>
  403164:	ldr	x0, [sp, #64]
  403168:	mov	x1, x0
  40316c:	ldr	x0, [sp, #376]
  403170:	bl	402d4c <ferror@plt+0x192c>
  403174:	mov	w1, w0
  403178:	ldr	w0, [sp, #412]
  40317c:	orr	w0, w0, w1
  403180:	str	w0, [sp, #412]
  403184:	b	4031d0 <ferror@plt+0x1db0>
  403188:	ldr	x0, [sp, #280]
  40318c:	mov	x1, x0
  403190:	adrp	x0, 419000 <warn@@Base+0x15210>
  403194:	add	x0, x0, #0x340
  403198:	str	x1, [x0]
  40319c:	ldr	x1, [sp, #280]
  4031a0:	adrp	x0, 419000 <warn@@Base+0x15210>
  4031a4:	add	x0, x0, #0x348
  4031a8:	ldr	x0, [x0]
  4031ac:	add	x0, x1, x0
  4031b0:	str	x0, [sp, #280]
  4031b4:	ldr	x1, [sp, #32]
  4031b8:	ldr	x0, [sp, #376]
  4031bc:	bl	402d4c <ferror@plt+0x192c>
  4031c0:	mov	w1, w0
  4031c4:	ldr	w0, [sp, #412]
  4031c8:	orr	w0, w0, w1
  4031cc:	str	w0, [sp, #412]
  4031d0:	ldr	x0, [sp, #376]
  4031d4:	bl	401350 <free@plt>
  4031d8:	b	402e54 <ferror@plt+0x1a34>
  4031dc:	nop
  4031e0:	ldr	x0, [sp, #64]
  4031e4:	cmp	x0, #0x0
  4031e8:	b.eq	4031f4 <ferror@plt+0x1dd4>  // b.none
  4031ec:	ldr	x0, [sp, #64]
  4031f0:	bl	4011f0 <fclose@plt>
  4031f4:	add	x0, sp, #0x38
  4031f8:	bl	40568c <warn@@Base+0x189c>
  4031fc:	add	x0, sp, #0xd0
  403200:	bl	40568c <warn@@Base+0x189c>
  403204:	ldr	w0, [sp, #412]
  403208:	ldp	x29, x30, [sp], #416
  40320c:	ret
  403210:	stp	x29, x30, [sp, #-176]!
  403214:	mov	x29, sp
  403218:	str	x19, [sp, #16]
  40321c:	str	x0, [sp, #40]
  403220:	str	x1, [sp, #32]
  403224:	ldr	x0, [sp, #32]
  403228:	cmp	x0, #0x0
  40322c:	b.ne	403238 <ferror@plt+0x1e18>  // b.any
  403230:	add	x0, sp, #0x30
  403234:	str	x0, [sp, #32]
  403238:	ldr	x1, [sp, #32]
  40323c:	ldr	x0, [sp, #40]
  403240:	bl	406c70 <warn@@Base+0x2e80>
  403244:	cmp	w0, #0x0
  403248:	b.ge	4032a8 <ferror@plt+0x1e88>  // b.tcont
  40324c:	bl	4013d0 <__errno_location@plt>
  403250:	ldr	w0, [x0]
  403254:	cmp	w0, #0x2
  403258:	b.ne	403274 <ferror@plt+0x1e54>  // b.any
  40325c:	adrp	x0, 406000 <warn@@Base+0x2210>
  403260:	add	x0, x0, #0xff0
  403264:	bl	4013f0 <gettext@plt>
  403268:	ldr	x1, [sp, #40]
  40326c:	bl	403cf0 <error@@Base>
  403270:	b	4032a0 <ferror@plt+0x1e80>
  403274:	adrp	x0, 407000 <warn@@Base+0x3210>
  403278:	add	x0, x0, #0x8
  40327c:	bl	4013f0 <gettext@plt>
  403280:	mov	x19, x0
  403284:	bl	4013d0 <__errno_location@plt>
  403288:	ldr	w0, [x0]
  40328c:	bl	4012b0 <strerror@plt>
  403290:	mov	x2, x0
  403294:	ldr	x1, [sp, #40]
  403298:	mov	x0, x19
  40329c:	bl	403cf0 <error@@Base>
  4032a0:	mov	w0, #0x1                   	// #1
  4032a4:	b	4032dc <ferror@plt+0x1ebc>
  4032a8:	ldr	x0, [sp, #32]
  4032ac:	ldr	w0, [x0, #16]
  4032b0:	and	w0, w0, #0xf000
  4032b4:	cmp	w0, #0x8, lsl #12
  4032b8:	b.eq	4032d8 <ferror@plt+0x1eb8>  // b.none
  4032bc:	adrp	x0, 407000 <warn@@Base+0x3210>
  4032c0:	add	x0, x0, #0x40
  4032c4:	bl	4013f0 <gettext@plt>
  4032c8:	ldr	x1, [sp, #40]
  4032cc:	bl	403cf0 <error@@Base>
  4032d0:	mov	w0, #0x1                   	// #1
  4032d4:	b	4032dc <ferror@plt+0x1ebc>
  4032d8:	mov	w0, #0x0                   	// #0
  4032dc:	ldr	x19, [sp, #16]
  4032e0:	ldp	x29, x30, [sp], #176
  4032e4:	ret
  4032e8:	stp	x29, x30, [sp, #-64]!
  4032ec:	mov	x29, sp
  4032f0:	str	x0, [sp, #24]
  4032f4:	mov	x1, #0x0                   	// #0
  4032f8:	ldr	x0, [sp, #24]
  4032fc:	bl	403210 <ferror@plt+0x1df0>
  403300:	cmp	w0, #0x0
  403304:	b.eq	403310 <ferror@plt+0x1ef0>  // b.none
  403308:	mov	w0, #0x1                   	// #1
  40330c:	b	40347c <ferror@plt+0x205c>
  403310:	adrp	x0, 406000 <warn@@Base+0x2210>
  403314:	add	x1, x0, #0xf98
  403318:	ldr	x0, [sp, #24]
  40331c:	bl	401200 <fopen@plt>
  403320:	str	x0, [sp, #48]
  403324:	ldr	x0, [sp, #48]
  403328:	cmp	x0, #0x0
  40332c:	b.ne	40334c <ferror@plt+0x1f2c>  // b.any
  403330:	adrp	x0, 406000 <warn@@Base+0x2210>
  403334:	add	x0, x0, #0xfa0
  403338:	bl	4013f0 <gettext@plt>
  40333c:	ldr	x1, [sp, #24]
  403340:	bl	403cf0 <error@@Base>
  403344:	mov	w0, #0x1                   	// #1
  403348:	b	40347c <ferror@plt+0x205c>
  40334c:	add	x0, sp, #0x28
  403350:	ldr	x3, [sp, #48]
  403354:	mov	x2, #0x1                   	// #1
  403358:	mov	x1, #0x8                   	// #8
  40335c:	bl	401340 <fread@plt>
  403360:	cmp	x0, #0x1
  403364:	b.eq	40338c <ferror@plt+0x1f6c>  // b.none
  403368:	adrp	x0, 407000 <warn@@Base+0x3210>
  40336c:	add	x0, x0, #0x60
  403370:	bl	4013f0 <gettext@plt>
  403374:	ldr	x1, [sp, #24]
  403378:	bl	403cf0 <error@@Base>
  40337c:	ldr	x0, [sp, #48]
  403380:	bl	4011f0 <fclose@plt>
  403384:	mov	w0, #0x1                   	// #1
  403388:	b	40347c <ferror@plt+0x205c>
  40338c:	add	x3, sp, #0x28
  403390:	mov	x2, #0x8                   	// #8
  403394:	adrp	x0, 407000 <warn@@Base+0x3210>
  403398:	add	x1, x0, #0x88
  40339c:	mov	x0, x3
  4033a0:	bl	4012f0 <memcmp@plt>
  4033a4:	cmp	w0, #0x0
  4033a8:	b.ne	4033c4 <ferror@plt+0x1fa4>  // b.any
  4033ac:	mov	w2, #0x0                   	// #0
  4033b0:	ldr	x1, [sp, #48]
  4033b4:	ldr	x0, [sp, #24]
  4033b8:	bl	402de8 <ferror@plt+0x19c8>
  4033bc:	str	w0, [sp, #60]
  4033c0:	b	403470 <ferror@plt+0x2050>
  4033c4:	add	x3, sp, #0x28
  4033c8:	mov	x2, #0x8                   	// #8
  4033cc:	adrp	x0, 407000 <warn@@Base+0x3210>
  4033d0:	add	x1, x0, #0x98
  4033d4:	mov	x0, x3
  4033d8:	bl	4012f0 <memcmp@plt>
  4033dc:	cmp	w0, #0x0
  4033e0:	b.ne	4033fc <ferror@plt+0x1fdc>  // b.any
  4033e4:	mov	w2, #0x1                   	// #1
  4033e8:	ldr	x1, [sp, #48]
  4033ec:	ldr	x0, [sp, #24]
  4033f0:	bl	402de8 <ferror@plt+0x19c8>
  4033f4:	str	w0, [sp, #60]
  4033f8:	b	403470 <ferror@plt+0x2050>
  4033fc:	ldr	x0, [sp, #48]
  403400:	bl	401280 <rewind@plt>
  403404:	adrp	x0, 419000 <warn@@Base+0x15210>
  403408:	add	x0, x0, #0x340
  40340c:	str	xzr, [x0]
  403410:	adrp	x0, 419000 <warn@@Base+0x15210>
  403414:	add	x0, x0, #0x348
  403418:	str	xzr, [x0]
  40341c:	ldr	x1, [sp, #48]
  403420:	ldr	x0, [sp, #24]
  403424:	bl	402d4c <ferror@plt+0x192c>
  403428:	str	w0, [sp, #60]
  40342c:	ldr	w0, [sp, #60]
  403430:	cmp	w0, #0x0
  403434:	b.ne	403470 <ferror@plt+0x2050>  // b.any
  403438:	adrp	x0, 419000 <warn@@Base+0x15210>
  40343c:	add	x0, x0, #0x350
  403440:	ldrh	w0, [x0, #56]
  403444:	cmp	w0, #0x2
  403448:	b.eq	403460 <ferror@plt+0x2040>  // b.none
  40344c:	adrp	x0, 419000 <warn@@Base+0x15210>
  403450:	add	x0, x0, #0x350
  403454:	ldrh	w0, [x0, #56]
  403458:	cmp	w0, #0x3
  40345c:	b.ne	403470 <ferror@plt+0x2050>  // b.any
  403460:	ldr	x1, [sp, #48]
  403464:	ldr	x0, [sp, #24]
  403468:	bl	40153c <ferror@plt+0x11c>
  40346c:	str	w0, [sp, #60]
  403470:	ldr	x0, [sp, #48]
  403474:	bl	4011f0 <fclose@plt>
  403478:	ldr	w0, [sp, #60]
  40347c:	ldp	x29, x30, [sp], #64
  403480:	ret
  403484:	stp	x29, x30, [sp, #-48]!
  403488:	mov	x29, sp
  40348c:	str	x0, [sp, #24]
  403490:	str	wzr, [sp, #44]
  403494:	b	4034ec <ferror@plt+0x20cc>
  403498:	adrp	x0, 407000 <warn@@Base+0x3210>
  40349c:	add	x1, x0, #0x120
  4034a0:	ldr	w0, [sp, #44]
  4034a4:	lsl	x0, x0, #4
  4034a8:	add	x0, x1, x0
  4034ac:	ldr	x0, [x0, #8]
  4034b0:	mov	x1, x0
  4034b4:	ldr	x0, [sp, #24]
  4034b8:	bl	401260 <strcasecmp@plt>
  4034bc:	cmp	w0, #0x0
  4034c0:	b.ne	4034e0 <ferror@plt+0x20c0>  // b.any
  4034c4:	adrp	x0, 407000 <warn@@Base+0x3210>
  4034c8:	add	x1, x0, #0x120
  4034cc:	ldr	w0, [sp, #44]
  4034d0:	lsl	x0, x0, #4
  4034d4:	add	x0, x1, x0
  4034d8:	ldr	w0, [x0]
  4034dc:	b	403510 <ferror@plt+0x20f0>
  4034e0:	ldr	w0, [sp, #44]
  4034e4:	add	w0, w0, #0x1
  4034e8:	str	w0, [sp, #44]
  4034ec:	ldr	w0, [sp, #44]
  4034f0:	cmp	w0, #0xf
  4034f4:	b.ls	403498 <ferror@plt+0x2078>  // b.plast
  4034f8:	adrp	x0, 407000 <warn@@Base+0x3210>
  4034fc:	add	x0, x0, #0x220
  403500:	bl	4013f0 <gettext@plt>
  403504:	ldr	x1, [sp, #24]
  403508:	bl	403cf0 <error@@Base>
  40350c:	mov	w0, #0xffffffff            	// #-1
  403510:	ldp	x29, x30, [sp], #48
  403514:	ret
  403518:	stp	x29, x30, [sp, #-32]!
  40351c:	mov	x29, sp
  403520:	str	x0, [sp, #24]
  403524:	adrp	x0, 407000 <warn@@Base+0x3210>
  403528:	add	x1, x0, #0x238
  40352c:	ldr	x0, [sp, #24]
  403530:	bl	401260 <strcasecmp@plt>
  403534:	cmp	w0, #0x0
  403538:	b.ne	403544 <ferror@plt+0x2124>  // b.any
  40353c:	mov	w0, #0x3                   	// #3
  403540:	b	40361c <ferror@plt+0x21fc>
  403544:	adrp	x0, 407000 <warn@@Base+0x3210>
  403548:	add	x1, x0, #0x240
  40354c:	ldr	x0, [sp, #24]
  403550:	bl	401260 <strcasecmp@plt>
  403554:	cmp	w0, #0x0
  403558:	b.ne	403564 <ferror@plt+0x2144>  // b.any
  40355c:	mov	w0, #0x6                   	// #6
  403560:	b	40361c <ferror@plt+0x21fc>
  403564:	adrp	x0, 407000 <warn@@Base+0x3210>
  403568:	add	x1, x0, #0x248
  40356c:	ldr	x0, [sp, #24]
  403570:	bl	401260 <strcasecmp@plt>
  403574:	cmp	w0, #0x0
  403578:	b.ne	403584 <ferror@plt+0x2164>  // b.any
  40357c:	mov	w0, #0xb4                  	// #180
  403580:	b	40361c <ferror@plt+0x21fc>
  403584:	adrp	x0, 407000 <warn@@Base+0x3210>
  403588:	add	x1, x0, #0x250
  40358c:	ldr	x0, [sp, #24]
  403590:	bl	401260 <strcasecmp@plt>
  403594:	cmp	w0, #0x0
  403598:	b.ne	4035a4 <ferror@plt+0x2184>  // b.any
  40359c:	mov	w0, #0xb5                  	// #181
  4035a0:	b	40361c <ferror@plt+0x21fc>
  4035a4:	adrp	x0, 407000 <warn@@Base+0x3210>
  4035a8:	add	x1, x0, #0x258
  4035ac:	ldr	x0, [sp, #24]
  4035b0:	bl	401260 <strcasecmp@plt>
  4035b4:	cmp	w0, #0x0
  4035b8:	b.ne	4035c4 <ferror@plt+0x21a4>  // b.any
  4035bc:	mov	w0, #0x3e                  	// #62
  4035c0:	b	40361c <ferror@plt+0x21fc>
  4035c4:	adrp	x0, 407000 <warn@@Base+0x3210>
  4035c8:	add	x1, x0, #0x260
  4035cc:	ldr	x0, [sp, #24]
  4035d0:	bl	401260 <strcasecmp@plt>
  4035d4:	cmp	w0, #0x0
  4035d8:	b.ne	4035e4 <ferror@plt+0x21c4>  // b.any
  4035dc:	mov	w0, #0x3e                  	// #62
  4035e0:	b	40361c <ferror@plt+0x21fc>
  4035e4:	adrp	x0, 407000 <warn@@Base+0x3210>
  4035e8:	add	x1, x0, #0xa8
  4035ec:	ldr	x0, [sp, #24]
  4035f0:	bl	401260 <strcasecmp@plt>
  4035f4:	cmp	w0, #0x0
  4035f8:	b.ne	403604 <ferror@plt+0x21e4>  // b.any
  4035fc:	mov	w0, #0x0                   	// #0
  403600:	b	40361c <ferror@plt+0x21fc>
  403604:	adrp	x0, 407000 <warn@@Base+0x3210>
  403608:	add	x0, x0, #0x268
  40360c:	bl	4013f0 <gettext@plt>
  403610:	ldr	x1, [sp, #24]
  403614:	bl	403cf0 <error@@Base>
  403618:	mov	w0, #0xffffffff            	// #-1
  40361c:	ldp	x29, x30, [sp], #32
  403620:	ret
  403624:	stp	x29, x30, [sp, #-32]!
  403628:	mov	x29, sp
  40362c:	str	x0, [sp, #24]
  403630:	adrp	x0, 407000 <warn@@Base+0x3210>
  403634:	add	x1, x0, #0x288
  403638:	ldr	x0, [sp, #24]
  40363c:	bl	401260 <strcasecmp@plt>
  403640:	cmp	w0, #0x0
  403644:	b.ne	403650 <ferror@plt+0x2230>  // b.any
  403648:	mov	w0, #0x1                   	// #1
  40364c:	b	4036c8 <ferror@plt+0x22a8>
  403650:	adrp	x0, 407000 <warn@@Base+0x3210>
  403654:	add	x1, x0, #0x290
  403658:	ldr	x0, [sp, #24]
  40365c:	bl	401260 <strcasecmp@plt>
  403660:	cmp	w0, #0x0
  403664:	b.ne	403670 <ferror@plt+0x2250>  // b.any
  403668:	mov	w0, #0x2                   	// #2
  40366c:	b	4036c8 <ferror@plt+0x22a8>
  403670:	adrp	x0, 407000 <warn@@Base+0x3210>
  403674:	add	x1, x0, #0x298
  403678:	ldr	x0, [sp, #24]
  40367c:	bl	401260 <strcasecmp@plt>
  403680:	cmp	w0, #0x0
  403684:	b.ne	403690 <ferror@plt+0x2270>  // b.any
  403688:	mov	w0, #0x3                   	// #3
  40368c:	b	4036c8 <ferror@plt+0x22a8>
  403690:	adrp	x0, 407000 <warn@@Base+0x3210>
  403694:	add	x1, x0, #0xa8
  403698:	ldr	x0, [sp, #24]
  40369c:	bl	401260 <strcasecmp@plt>
  4036a0:	cmp	w0, #0x0
  4036a4:	b.ne	4036b0 <ferror@plt+0x2290>  // b.any
  4036a8:	mov	w0, #0x0                   	// #0
  4036ac:	b	4036c8 <ferror@plt+0x22a8>
  4036b0:	adrp	x0, 407000 <warn@@Base+0x3210>
  4036b4:	add	x0, x0, #0x2a0
  4036b8:	bl	4013f0 <gettext@plt>
  4036bc:	ldr	x1, [sp, #24]
  4036c0:	bl	403cf0 <error@@Base>
  4036c4:	mov	w0, #0xffffffff            	// #-1
  4036c8:	ldp	x29, x30, [sp], #32
  4036cc:	ret
  4036d0:	stp	x29, x30, [sp, #-32]!
  4036d4:	mov	x29, sp
  4036d8:	str	x0, [sp, #24]
  4036dc:	str	w1, [sp, #20]
  4036e0:	adrp	x0, 407000 <warn@@Base+0x3210>
  4036e4:	add	x0, x0, #0x358
  4036e8:	bl	4013f0 <gettext@plt>
  4036ec:	mov	x1, x0
  4036f0:	adrp	x0, 419000 <warn@@Base+0x15210>
  4036f4:	add	x0, x0, #0x180
  4036f8:	ldr	x0, [x0]
  4036fc:	mov	x2, x0
  403700:	ldr	x0, [sp, #24]
  403704:	bl	401400 <fprintf@plt>
  403708:	adrp	x0, 407000 <warn@@Base+0x3210>
  40370c:	add	x0, x0, #0x380
  403710:	bl	4013f0 <gettext@plt>
  403714:	mov	x1, x0
  403718:	ldr	x0, [sp, #24]
  40371c:	bl	401400 <fprintf@plt>
  403720:	adrp	x0, 407000 <warn@@Base+0x3210>
  403724:	add	x0, x0, #0x3a8
  403728:	bl	4013f0 <gettext@plt>
  40372c:	mov	x1, x0
  403730:	ldr	x0, [sp, #24]
  403734:	bl	401400 <fprintf@plt>
  403738:	adrp	x0, 407000 <warn@@Base+0x3210>
  40373c:	add	x0, x0, #0x3c0
  403740:	bl	4013f0 <gettext@plt>
  403744:	mov	x1, x0
  403748:	ldr	x0, [sp, #24]
  40374c:	bl	401400 <fprintf@plt>
  403750:	adrp	x0, 407000 <warn@@Base+0x3210>
  403754:	add	x0, x0, #0x538
  403758:	bl	4013f0 <gettext@plt>
  40375c:	mov	x1, x0
  403760:	ldr	x0, [sp, #24]
  403764:	bl	401400 <fprintf@plt>
  403768:	adrp	x0, 407000 <warn@@Base+0x3210>
  40376c:	add	x0, x0, #0x5f8
  403770:	bl	4013f0 <gettext@plt>
  403774:	mov	x1, x0
  403778:	adrp	x0, 419000 <warn@@Base+0x15210>
  40377c:	add	x0, x0, #0x180
  403780:	ldr	x0, [x0]
  403784:	mov	x2, x0
  403788:	ldr	x0, [sp, #24]
  40378c:	bl	401400 <fprintf@plt>
  403790:	mov	w0, #0x3c                  	// #60
  403794:	cmp	w0, #0x0
  403798:	b.eq	4037c8 <ferror@plt+0x23a8>  // b.none
  40379c:	ldr	w0, [sp, #20]
  4037a0:	cmp	w0, #0x0
  4037a4:	b.ne	4037c8 <ferror@plt+0x23a8>  // b.any
  4037a8:	adrp	x0, 407000 <warn@@Base+0x3210>
  4037ac:	add	x0, x0, #0x670
  4037b0:	bl	4013f0 <gettext@plt>
  4037b4:	mov	x1, x0
  4037b8:	adrp	x0, 407000 <warn@@Base+0x3210>
  4037bc:	add	x2, x0, #0x688
  4037c0:	ldr	x0, [sp, #24]
  4037c4:	bl	401400 <fprintf@plt>
  4037c8:	ldr	w0, [sp, #20]
  4037cc:	bl	401190 <exit@plt>
  4037d0:	stp	x29, x30, [sp, #-48]!
  4037d4:	mov	x29, sp
  4037d8:	str	w0, [sp, #28]
  4037dc:	str	x1, [sp, #16]
  4037e0:	adrp	x0, 407000 <warn@@Base+0x3210>
  4037e4:	add	x1, x0, #0x6b0
  4037e8:	mov	w0, #0x5                   	// #5
  4037ec:	bl	401410 <setlocale@plt>
  4037f0:	adrp	x0, 407000 <warn@@Base+0x3210>
  4037f4:	add	x1, x0, #0x6b0
  4037f8:	mov	w0, #0x0                   	// #0
  4037fc:	bl	401410 <setlocale@plt>
  403800:	adrp	x0, 407000 <warn@@Base+0x3210>
  403804:	add	x1, x0, #0x6b8
  403808:	adrp	x0, 407000 <warn@@Base+0x3210>
  40380c:	add	x0, x0, #0x6d0
  403810:	bl	401230 <bindtextdomain@plt>
  403814:	adrp	x0, 407000 <warn@@Base+0x3210>
  403818:	add	x0, x0, #0x6d0
  40381c:	bl	401300 <textdomain@plt>
  403820:	add	x1, sp, #0x10
  403824:	add	x0, sp, #0x1c
  403828:	bl	4063a8 <warn@@Base+0x25b8>
  40382c:	b	403b70 <ferror@plt+0x2750>
  403830:	ldr	w0, [sp, #40]
  403834:	cmp	w0, #0x9d
  403838:	b.eq	403b10 <ferror@plt+0x26f0>  // b.none
  40383c:	ldr	w0, [sp, #40]
  403840:	cmp	w0, #0x9d
  403844:	b.gt	403b5c <ferror@plt+0x273c>
  403848:	ldr	w0, [sp, #40]
  40384c:	cmp	w0, #0x9c
  403850:	b.eq	403aec <ferror@plt+0x26cc>  // b.none
  403854:	ldr	w0, [sp, #40]
  403858:	cmp	w0, #0x9c
  40385c:	b.gt	403b5c <ferror@plt+0x273c>
  403860:	ldr	w0, [sp, #40]
  403864:	cmp	w0, #0x9b
  403868:	b.eq	403ab0 <ferror@plt+0x2690>  // b.none
  40386c:	ldr	w0, [sp, #40]
  403870:	cmp	w0, #0x9b
  403874:	b.gt	403b5c <ferror@plt+0x273c>
  403878:	ldr	w0, [sp, #40]
  40387c:	cmp	w0, #0x9a
  403880:	b.eq	403a74 <ferror@plt+0x2654>  // b.none
  403884:	ldr	w0, [sp, #40]
  403888:	cmp	w0, #0x9a
  40388c:	b.gt	403b5c <ferror@plt+0x273c>
  403890:	ldr	w0, [sp, #40]
  403894:	cmp	w0, #0x99
  403898:	b.eq	403a38 <ferror@plt+0x2618>  // b.none
  40389c:	ldr	w0, [sp, #40]
  4038a0:	cmp	w0, #0x99
  4038a4:	b.gt	403b5c <ferror@plt+0x273c>
  4038a8:	ldr	w0, [sp, #40]
  4038ac:	cmp	w0, #0x98
  4038b0:	b.eq	4039fc <ferror@plt+0x25dc>  // b.none
  4038b4:	ldr	w0, [sp, #40]
  4038b8:	cmp	w0, #0x98
  4038bc:	b.gt	403b5c <ferror@plt+0x273c>
  4038c0:	ldr	w0, [sp, #40]
  4038c4:	cmp	w0, #0x97
  4038c8:	b.eq	403984 <ferror@plt+0x2564>  // b.none
  4038cc:	ldr	w0, [sp, #40]
  4038d0:	cmp	w0, #0x97
  4038d4:	b.gt	403b5c <ferror@plt+0x273c>
  4038d8:	ldr	w0, [sp, #40]
  4038dc:	cmp	w0, #0x96
  4038e0:	b.eq	40390c <ferror@plt+0x24ec>  // b.none
  4038e4:	ldr	w0, [sp, #40]
  4038e8:	cmp	w0, #0x96
  4038ec:	b.gt	403b5c <ferror@plt+0x273c>
  4038f0:	ldr	w0, [sp, #40]
  4038f4:	cmp	w0, #0x68
  4038f8:	b.eq	403b34 <ferror@plt+0x2714>  // b.none
  4038fc:	ldr	w0, [sp, #40]
  403900:	cmp	w0, #0x76
  403904:	b.eq	403b48 <ferror@plt+0x2728>  // b.none
  403908:	b	403b5c <ferror@plt+0x273c>
  40390c:	adrp	x0, 419000 <warn@@Base+0x15210>
  403910:	add	x0, x0, #0x318
  403914:	ldr	x0, [x0]
  403918:	bl	403518 <ferror@plt+0x20f8>
  40391c:	mov	w1, w0
  403920:	adrp	x0, 419000 <warn@@Base+0x15210>
  403924:	add	x0, x0, #0x188
  403928:	str	w1, [x0]
  40392c:	adrp	x0, 419000 <warn@@Base+0x15210>
  403930:	add	x0, x0, #0x188
  403934:	ldr	w0, [x0]
  403938:	cmp	w0, #0x0
  40393c:	b.ge	403948 <ferror@plt+0x2528>  // b.tcont
  403940:	mov	w0, #0x1                   	// #1
  403944:	b	403c9c <ferror@plt+0x287c>
  403948:	adrp	x0, 419000 <warn@@Base+0x15210>
  40394c:	add	x0, x0, #0x188
  403950:	ldr	w0, [x0]
  403954:	bl	402180 <ferror@plt+0xd60>
  403958:	mov	w1, w0
  40395c:	adrp	x0, 419000 <warn@@Base+0x15210>
  403960:	add	x0, x0, #0x1a0
  403964:	str	w1, [x0]
  403968:	adrp	x0, 419000 <warn@@Base+0x15210>
  40396c:	add	x0, x0, #0x1a0
  403970:	ldr	w0, [x0]
  403974:	cmn	w0, #0x1
  403978:	b.ne	403b70 <ferror@plt+0x2750>  // b.any
  40397c:	mov	w0, #0x1                   	// #1
  403980:	b	403c9c <ferror@plt+0x287c>
  403984:	adrp	x0, 419000 <warn@@Base+0x15210>
  403988:	add	x0, x0, #0x318
  40398c:	ldr	x0, [x0]
  403990:	bl	403518 <ferror@plt+0x20f8>
  403994:	mov	w1, w0
  403998:	adrp	x0, 419000 <warn@@Base+0x15210>
  40399c:	add	x0, x0, #0x18c
  4039a0:	str	w1, [x0]
  4039a4:	adrp	x0, 419000 <warn@@Base+0x15210>
  4039a8:	add	x0, x0, #0x18c
  4039ac:	ldr	w0, [x0]
  4039b0:	cmp	w0, #0x0
  4039b4:	b.ge	4039c0 <ferror@plt+0x25a0>  // b.tcont
  4039b8:	mov	w0, #0x1                   	// #1
  4039bc:	b	403c9c <ferror@plt+0x287c>
  4039c0:	adrp	x0, 419000 <warn@@Base+0x15210>
  4039c4:	add	x0, x0, #0x18c
  4039c8:	ldr	w0, [x0]
  4039cc:	bl	402180 <ferror@plt+0xd60>
  4039d0:	mov	w1, w0
  4039d4:	adrp	x0, 419000 <warn@@Base+0x15210>
  4039d8:	add	x0, x0, #0x1a4
  4039dc:	str	w1, [x0]
  4039e0:	adrp	x0, 419000 <warn@@Base+0x15210>
  4039e4:	add	x0, x0, #0x1a4
  4039e8:	ldr	w0, [x0]
  4039ec:	cmn	w0, #0x1
  4039f0:	b.ne	403b70 <ferror@plt+0x2750>  // b.any
  4039f4:	mov	w0, #0x1                   	// #1
  4039f8:	b	403c9c <ferror@plt+0x287c>
  4039fc:	adrp	x0, 419000 <warn@@Base+0x15210>
  403a00:	add	x0, x0, #0x318
  403a04:	ldr	x0, [x0]
  403a08:	bl	403624 <ferror@plt+0x2204>
  403a0c:	mov	w1, w0
  403a10:	adrp	x0, 419000 <warn@@Base+0x15210>
  403a14:	add	x0, x0, #0x190
  403a18:	str	w1, [x0]
  403a1c:	adrp	x0, 419000 <warn@@Base+0x15210>
  403a20:	add	x0, x0, #0x190
  403a24:	ldr	w0, [x0]
  403a28:	cmp	w0, #0x0
  403a2c:	b.ge	403b70 <ferror@plt+0x2750>  // b.tcont
  403a30:	mov	w0, #0x1                   	// #1
  403a34:	b	403c9c <ferror@plt+0x287c>
  403a38:	adrp	x0, 419000 <warn@@Base+0x15210>
  403a3c:	add	x0, x0, #0x318
  403a40:	ldr	x0, [x0]
  403a44:	bl	403624 <ferror@plt+0x2204>
  403a48:	mov	w1, w0
  403a4c:	adrp	x0, 419000 <warn@@Base+0x15210>
  403a50:	add	x0, x0, #0x194
  403a54:	str	w1, [x0]
  403a58:	adrp	x0, 419000 <warn@@Base+0x15210>
  403a5c:	add	x0, x0, #0x194
  403a60:	ldr	w0, [x0]
  403a64:	cmp	w0, #0x0
  403a68:	b.ge	403b70 <ferror@plt+0x2750>  // b.tcont
  403a6c:	mov	w0, #0x1                   	// #1
  403a70:	b	403c9c <ferror@plt+0x287c>
  403a74:	adrp	x0, 419000 <warn@@Base+0x15210>
  403a78:	add	x0, x0, #0x318
  403a7c:	ldr	x0, [x0]
  403a80:	bl	403484 <ferror@plt+0x2064>
  403a84:	mov	w1, w0
  403a88:	adrp	x0, 419000 <warn@@Base+0x15210>
  403a8c:	add	x0, x0, #0x198
  403a90:	str	w1, [x0]
  403a94:	adrp	x0, 419000 <warn@@Base+0x15210>
  403a98:	add	x0, x0, #0x198
  403a9c:	ldr	w0, [x0]
  403aa0:	cmp	w0, #0x0
  403aa4:	b.ge	403b70 <ferror@plt+0x2750>  // b.tcont
  403aa8:	mov	w0, #0x1                   	// #1
  403aac:	b	403c9c <ferror@plt+0x287c>
  403ab0:	adrp	x0, 419000 <warn@@Base+0x15210>
  403ab4:	add	x0, x0, #0x318
  403ab8:	ldr	x0, [x0]
  403abc:	bl	403484 <ferror@plt+0x2064>
  403ac0:	mov	w1, w0
  403ac4:	adrp	x0, 419000 <warn@@Base+0x15210>
  403ac8:	add	x0, x0, #0x19c
  403acc:	str	w1, [x0]
  403ad0:	adrp	x0, 419000 <warn@@Base+0x15210>
  403ad4:	add	x0, x0, #0x19c
  403ad8:	ldr	w0, [x0]
  403adc:	cmp	w0, #0x0
  403ae0:	b.ge	403b70 <ferror@plt+0x2750>  // b.tcont
  403ae4:	mov	w0, #0x1                   	// #1
  403ae8:	b	403c9c <ferror@plt+0x287c>
  403aec:	adrp	x0, 419000 <warn@@Base+0x15210>
  403af0:	add	x0, x0, #0x318
  403af4:	ldr	x0, [x0]
  403af8:	mov	w1, #0x1                   	// #1
  403afc:	bl	402068 <ferror@plt+0xc48>
  403b00:	cmp	w0, #0x0
  403b04:	b.ge	403b70 <ferror@plt+0x2750>  // b.tcont
  403b08:	mov	w0, #0x1                   	// #1
  403b0c:	b	403c9c <ferror@plt+0x287c>
  403b10:	adrp	x0, 419000 <warn@@Base+0x15210>
  403b14:	add	x0, x0, #0x318
  403b18:	ldr	x0, [x0]
  403b1c:	mov	w1, #0x0                   	// #0
  403b20:	bl	402068 <ferror@plt+0xc48>
  403b24:	cmp	w0, #0x0
  403b28:	b.ge	403b70 <ferror@plt+0x2750>  // b.tcont
  403b2c:	mov	w0, #0x1                   	// #1
  403b30:	b	403c9c <ferror@plt+0x287c>
  403b34:	adrp	x0, 419000 <warn@@Base+0x15210>
  403b38:	add	x0, x0, #0x328
  403b3c:	ldr	x0, [x0]
  403b40:	mov	w1, #0x0                   	// #0
  403b44:	bl	4036d0 <ferror@plt+0x22b0>
  403b48:	adrp	x0, 419000 <warn@@Base+0x15210>
  403b4c:	add	x0, x0, #0x180
  403b50:	ldr	x0, [x0]
  403b54:	bl	403ca4 <ferror@plt+0x2884>
  403b58:	b	403b70 <ferror@plt+0x2750>
  403b5c:	adrp	x0, 419000 <warn@@Base+0x15210>
  403b60:	add	x0, x0, #0x310
  403b64:	ldr	x0, [x0]
  403b68:	mov	w1, #0x1                   	// #1
  403b6c:	bl	4036d0 <ferror@plt+0x22b0>
  403b70:	ldr	w5, [sp, #28]
  403b74:	ldr	x1, [sp, #16]
  403b78:	mov	x4, #0x0                   	// #0
  403b7c:	adrp	x0, 419000 <warn@@Base+0x15210>
  403b80:	add	x3, x0, #0x1a8
  403b84:	adrp	x0, 407000 <warn@@Base+0x3210>
  403b88:	add	x2, x0, #0x6e0
  403b8c:	mov	w0, w5
  403b90:	bl	401310 <getopt_long@plt>
  403b94:	str	w0, [sp, #40]
  403b98:	ldr	w0, [sp, #40]
  403b9c:	cmn	w0, #0x1
  403ba0:	b.ne	403830 <ferror@plt+0x2410>  // b.any
  403ba4:	adrp	x0, 419000 <warn@@Base+0x15210>
  403ba8:	add	x0, x0, #0x320
  403bac:	ldr	w1, [x0]
  403bb0:	ldr	w0, [sp, #28]
  403bb4:	cmp	w1, w0
  403bb8:	b.eq	403c20 <ferror@plt+0x2800>  // b.none
  403bbc:	adrp	x0, 419000 <warn@@Base+0x15210>
  403bc0:	add	x0, x0, #0x18c
  403bc4:	ldr	w0, [x0]
  403bc8:	cmn	w0, #0x1
  403bcc:	b.ne	403c34 <ferror@plt+0x2814>  // b.any
  403bd0:	adrp	x0, 419000 <warn@@Base+0x15210>
  403bd4:	add	x0, x0, #0x420
  403bd8:	ldr	w0, [x0]
  403bdc:	cmp	w0, #0x0
  403be0:	b.ne	403c34 <ferror@plt+0x2814>  // b.any
  403be4:	adrp	x0, 419000 <warn@@Base+0x15210>
  403be8:	add	x0, x0, #0x424
  403bec:	ldr	w0, [x0]
  403bf0:	cmp	w0, #0x0
  403bf4:	b.ne	403c34 <ferror@plt+0x2814>  // b.any
  403bf8:	adrp	x0, 419000 <warn@@Base+0x15210>
  403bfc:	add	x0, x0, #0x194
  403c00:	ldr	w0, [x0]
  403c04:	cmn	w0, #0x1
  403c08:	b.ne	403c34 <ferror@plt+0x2814>  // b.any
  403c0c:	adrp	x0, 419000 <warn@@Base+0x15210>
  403c10:	add	x0, x0, #0x19c
  403c14:	ldr	w0, [x0]
  403c18:	cmn	w0, #0x1
  403c1c:	b.ne	403c34 <ferror@plt+0x2814>  // b.any
  403c20:	adrp	x0, 419000 <warn@@Base+0x15210>
  403c24:	add	x0, x0, #0x310
  403c28:	ldr	x0, [x0]
  403c2c:	mov	w1, #0x1                   	// #1
  403c30:	bl	4036d0 <ferror@plt+0x22b0>
  403c34:	str	wzr, [sp, #44]
  403c38:	b	403c80 <ferror@plt+0x2860>
  403c3c:	ldr	x1, [sp, #16]
  403c40:	adrp	x0, 419000 <warn@@Base+0x15210>
  403c44:	add	x0, x0, #0x320
  403c48:	ldr	w0, [x0]
  403c4c:	add	w3, w0, #0x1
  403c50:	adrp	x2, 419000 <warn@@Base+0x15210>
  403c54:	add	x2, x2, #0x320
  403c58:	str	w3, [x2]
  403c5c:	sxtw	x0, w0
  403c60:	lsl	x0, x0, #3
  403c64:	add	x0, x1, x0
  403c68:	ldr	x0, [x0]
  403c6c:	bl	4032e8 <ferror@plt+0x1ec8>
  403c70:	mov	w1, w0
  403c74:	ldr	w0, [sp, #44]
  403c78:	orr	w0, w0, w1
  403c7c:	str	w0, [sp, #44]
  403c80:	adrp	x0, 419000 <warn@@Base+0x15210>
  403c84:	add	x0, x0, #0x320
  403c88:	ldr	w1, [x0]
  403c8c:	ldr	w0, [sp, #28]
  403c90:	cmp	w1, w0
  403c94:	b.lt	403c3c <ferror@plt+0x281c>  // b.tstop
  403c98:	ldr	w0, [sp, #44]
  403c9c:	ldp	x29, x30, [sp], #48
  403ca0:	ret
  403ca4:	stp	x29, x30, [sp, #-32]!
  403ca8:	mov	x29, sp
  403cac:	str	x0, [sp, #24]
  403cb0:	adrp	x0, 407000 <warn@@Base+0x3210>
  403cb4:	add	x2, x0, #0x6e8
  403cb8:	ldr	x1, [sp, #24]
  403cbc:	adrp	x0, 407000 <warn@@Base+0x3210>
  403cc0:	add	x0, x0, #0x700
  403cc4:	bl	4013b0 <printf@plt>
  403cc8:	adrp	x0, 407000 <warn@@Base+0x3210>
  403ccc:	add	x0, x0, #0x710
  403cd0:	bl	4013f0 <gettext@plt>
  403cd4:	bl	4013b0 <printf@plt>
  403cd8:	adrp	x0, 407000 <warn@@Base+0x3210>
  403cdc:	add	x0, x0, #0x748
  403ce0:	bl	4013f0 <gettext@plt>
  403ce4:	bl	4013b0 <printf@plt>
  403ce8:	mov	w0, #0x0                   	// #0
  403cec:	bl	401190 <exit@plt>

0000000000403cf0 <error@@Base>:
  403cf0:	stp	x29, x30, [sp, #-304]!
  403cf4:	mov	x29, sp
  403cf8:	str	x19, [sp, #16]
  403cfc:	str	x0, [sp, #72]
  403d00:	str	x1, [sp, #248]
  403d04:	str	x2, [sp, #256]
  403d08:	str	x3, [sp, #264]
  403d0c:	str	x4, [sp, #272]
  403d10:	str	x5, [sp, #280]
  403d14:	str	x6, [sp, #288]
  403d18:	str	x7, [sp, #296]
  403d1c:	str	q0, [sp, #112]
  403d20:	str	q1, [sp, #128]
  403d24:	str	q2, [sp, #144]
  403d28:	str	q3, [sp, #160]
  403d2c:	str	q4, [sp, #176]
  403d30:	str	q5, [sp, #192]
  403d34:	str	q6, [sp, #208]
  403d38:	str	q7, [sp, #224]
  403d3c:	adrp	x0, 419000 <warn@@Base+0x15210>
  403d40:	add	x0, x0, #0x328
  403d44:	ldr	x0, [x0]
  403d48:	bl	401380 <fflush@plt>
  403d4c:	add	x0, sp, #0x130
  403d50:	str	x0, [sp, #80]
  403d54:	add	x0, sp, #0x130
  403d58:	str	x0, [sp, #88]
  403d5c:	add	x0, sp, #0xf0
  403d60:	str	x0, [sp, #96]
  403d64:	mov	w0, #0xffffffc8            	// #-56
  403d68:	str	w0, [sp, #104]
  403d6c:	mov	w0, #0xffffff80            	// #-128
  403d70:	str	w0, [sp, #108]
  403d74:	adrp	x0, 419000 <warn@@Base+0x15210>
  403d78:	add	x0, x0, #0x310
  403d7c:	ldr	x19, [x0]
  403d80:	adrp	x0, 407000 <warn@@Base+0x3210>
  403d84:	add	x0, x0, #0x810
  403d88:	bl	4013f0 <gettext@plt>
  403d8c:	mov	x1, x0
  403d90:	adrp	x0, 419000 <warn@@Base+0x15210>
  403d94:	add	x0, x0, #0x180
  403d98:	ldr	x0, [x0]
  403d9c:	mov	x2, x0
  403da0:	mov	x0, x19
  403da4:	bl	401400 <fprintf@plt>
  403da8:	adrp	x0, 419000 <warn@@Base+0x15210>
  403dac:	add	x0, x0, #0x310
  403db0:	ldr	x4, [x0]
  403db4:	add	x2, sp, #0x20
  403db8:	add	x3, sp, #0x50
  403dbc:	ldp	x0, x1, [x3]
  403dc0:	stp	x0, x1, [x2]
  403dc4:	ldp	x0, x1, [x3, #16]
  403dc8:	stp	x0, x1, [x2, #16]
  403dcc:	add	x0, sp, #0x20
  403dd0:	mov	x2, x0
  403dd4:	ldr	x1, [sp, #72]
  403dd8:	mov	x0, x4
  403ddc:	bl	4013a0 <vfprintf@plt>
  403de0:	nop
  403de4:	ldr	x19, [sp, #16]
  403de8:	ldp	x29, x30, [sp], #304
  403dec:	ret

0000000000403df0 <warn@@Base>:
  403df0:	stp	x29, x30, [sp, #-304]!
  403df4:	mov	x29, sp
  403df8:	str	x19, [sp, #16]
  403dfc:	str	x0, [sp, #72]
  403e00:	str	x1, [sp, #248]
  403e04:	str	x2, [sp, #256]
  403e08:	str	x3, [sp, #264]
  403e0c:	str	x4, [sp, #272]
  403e10:	str	x5, [sp, #280]
  403e14:	str	x6, [sp, #288]
  403e18:	str	x7, [sp, #296]
  403e1c:	str	q0, [sp, #112]
  403e20:	str	q1, [sp, #128]
  403e24:	str	q2, [sp, #144]
  403e28:	str	q3, [sp, #160]
  403e2c:	str	q4, [sp, #176]
  403e30:	str	q5, [sp, #192]
  403e34:	str	q6, [sp, #208]
  403e38:	str	q7, [sp, #224]
  403e3c:	adrp	x0, 419000 <warn@@Base+0x15210>
  403e40:	add	x0, x0, #0x328
  403e44:	ldr	x0, [x0]
  403e48:	bl	401380 <fflush@plt>
  403e4c:	add	x0, sp, #0x130
  403e50:	str	x0, [sp, #80]
  403e54:	add	x0, sp, #0x130
  403e58:	str	x0, [sp, #88]
  403e5c:	add	x0, sp, #0xf0
  403e60:	str	x0, [sp, #96]
  403e64:	mov	w0, #0xffffffc8            	// #-56
  403e68:	str	w0, [sp, #104]
  403e6c:	mov	w0, #0xffffff80            	// #-128
  403e70:	str	w0, [sp, #108]
  403e74:	adrp	x0, 419000 <warn@@Base+0x15210>
  403e78:	add	x0, x0, #0x310
  403e7c:	ldr	x19, [x0]
  403e80:	adrp	x0, 407000 <warn@@Base+0x3210>
  403e84:	add	x0, x0, #0x820
  403e88:	bl	4013f0 <gettext@plt>
  403e8c:	mov	x1, x0
  403e90:	adrp	x0, 419000 <warn@@Base+0x15210>
  403e94:	add	x0, x0, #0x180
  403e98:	ldr	x0, [x0]
  403e9c:	mov	x2, x0
  403ea0:	mov	x0, x19
  403ea4:	bl	401400 <fprintf@plt>
  403ea8:	adrp	x0, 419000 <warn@@Base+0x15210>
  403eac:	add	x0, x0, #0x310
  403eb0:	ldr	x4, [x0]
  403eb4:	add	x2, sp, #0x20
  403eb8:	add	x3, sp, #0x50
  403ebc:	ldp	x0, x1, [x3]
  403ec0:	stp	x0, x1, [x2]
  403ec4:	ldp	x0, x1, [x3, #16]
  403ec8:	stp	x0, x1, [x2, #16]
  403ecc:	add	x0, sp, #0x20
  403ed0:	mov	x2, x0
  403ed4:	ldr	x1, [sp, #72]
  403ed8:	mov	x0, x4
  403edc:	bl	4013a0 <vfprintf@plt>
  403ee0:	nop
  403ee4:	ldr	x19, [sp, #16]
  403ee8:	ldp	x29, x30, [sp], #304
  403eec:	ret
  403ef0:	stp	x29, x30, [sp, #-48]!
  403ef4:	mov	x29, sp
  403ef8:	str	x0, [sp, #40]
  403efc:	str	x1, [sp, #32]
  403f00:	str	w2, [sp, #28]
  403f04:	ldr	w0, [sp, #28]
  403f08:	cmp	w0, #0x8
  403f0c:	b.eq	403f68 <warn@@Base+0x178>  // b.none
  403f10:	ldr	w0, [sp, #28]
  403f14:	cmp	w0, #0x8
  403f18:	b.gt	404024 <warn@@Base+0x234>
  403f1c:	ldr	w0, [sp, #28]
  403f20:	cmp	w0, #0x4
  403f24:	b.eq	403fc8 <warn@@Base+0x1d8>  // b.none
  403f28:	ldr	w0, [sp, #28]
  403f2c:	cmp	w0, #0x4
  403f30:	b.gt	404024 <warn@@Base+0x234>
  403f34:	ldr	w0, [sp, #28]
  403f38:	cmp	w0, #0x3
  403f3c:	b.eq	403fe0 <warn@@Base+0x1f0>  // b.none
  403f40:	ldr	w0, [sp, #28]
  403f44:	cmp	w0, #0x3
  403f48:	b.gt	404024 <warn@@Base+0x234>
  403f4c:	ldr	w0, [sp, #28]
  403f50:	cmp	w0, #0x1
  403f54:	b.eq	404010 <warn@@Base+0x220>  // b.none
  403f58:	ldr	w0, [sp, #28]
  403f5c:	cmp	w0, #0x2
  403f60:	b.eq	403ff8 <warn@@Base+0x208>  // b.none
  403f64:	b	404024 <warn@@Base+0x234>
  403f68:	ldr	x0, [sp, #32]
  403f6c:	lsr	x1, x0, #56
  403f70:	ldr	x0, [sp, #40]
  403f74:	add	x0, x0, #0x7
  403f78:	and	w1, w1, #0xff
  403f7c:	strb	w1, [x0]
  403f80:	ldr	x0, [sp, #32]
  403f84:	lsr	x1, x0, #48
  403f88:	ldr	x0, [sp, #40]
  403f8c:	add	x0, x0, #0x6
  403f90:	and	w1, w1, #0xff
  403f94:	strb	w1, [x0]
  403f98:	ldr	x0, [sp, #32]
  403f9c:	lsr	x1, x0, #40
  403fa0:	ldr	x0, [sp, #40]
  403fa4:	add	x0, x0, #0x5
  403fa8:	and	w1, w1, #0xff
  403fac:	strb	w1, [x0]
  403fb0:	ldr	x0, [sp, #32]
  403fb4:	lsr	x1, x0, #32
  403fb8:	ldr	x0, [sp, #40]
  403fbc:	add	x0, x0, #0x4
  403fc0:	and	w1, w1, #0xff
  403fc4:	strb	w1, [x0]
  403fc8:	ldr	x0, [sp, #32]
  403fcc:	lsr	x1, x0, #24
  403fd0:	ldr	x0, [sp, #40]
  403fd4:	add	x0, x0, #0x3
  403fd8:	and	w1, w1, #0xff
  403fdc:	strb	w1, [x0]
  403fe0:	ldr	x0, [sp, #32]
  403fe4:	lsr	x1, x0, #16
  403fe8:	ldr	x0, [sp, #40]
  403fec:	add	x0, x0, #0x2
  403ff0:	and	w1, w1, #0xff
  403ff4:	strb	w1, [x0]
  403ff8:	ldr	x0, [sp, #32]
  403ffc:	lsr	x1, x0, #8
  404000:	ldr	x0, [sp, #40]
  404004:	add	x0, x0, #0x1
  404008:	and	w1, w1, #0xff
  40400c:	strb	w1, [x0]
  404010:	ldr	x0, [sp, #32]
  404014:	and	w1, w0, #0xff
  404018:	ldr	x0, [sp, #40]
  40401c:	strb	w1, [x0]
  404020:	b	40403c <warn@@Base+0x24c>
  404024:	adrp	x0, 407000 <warn@@Base+0x3210>
  404028:	add	x0, x0, #0x830
  40402c:	bl	4013f0 <gettext@plt>
  404030:	ldr	w1, [sp, #28]
  404034:	bl	403cf0 <error@@Base>
  404038:	bl	4012e0 <abort@plt>
  40403c:	nop
  404040:	ldp	x29, x30, [sp], #48
  404044:	ret
  404048:	stp	x29, x30, [sp, #-48]!
  40404c:	mov	x29, sp
  404050:	str	x0, [sp, #40]
  404054:	str	x1, [sp, #32]
  404058:	str	w2, [sp, #28]
  40405c:	ldr	w0, [sp, #28]
  404060:	cmp	w0, #0x8
  404064:	b.eq	4040c0 <warn@@Base+0x2d0>  // b.none
  404068:	ldr	w0, [sp, #28]
  40406c:	cmp	w0, #0x8
  404070:	b.gt	4041a8 <warn@@Base+0x3b8>
  404074:	ldr	w0, [sp, #28]
  404078:	cmp	w0, #0x4
  40407c:	b.eq	404134 <warn@@Base+0x344>  // b.none
  404080:	ldr	w0, [sp, #28]
  404084:	cmp	w0, #0x4
  404088:	b.gt	4041a8 <warn@@Base+0x3b8>
  40408c:	ldr	w0, [sp, #28]
  404090:	cmp	w0, #0x3
  404094:	b.eq	404154 <warn@@Base+0x364>  // b.none
  404098:	ldr	w0, [sp, #28]
  40409c:	cmp	w0, #0x3
  4040a0:	b.gt	4041a8 <warn@@Base+0x3b8>
  4040a4:	ldr	w0, [sp, #28]
  4040a8:	cmp	w0, #0x1
  4040ac:	b.eq	404194 <warn@@Base+0x3a4>  // b.none
  4040b0:	ldr	w0, [sp, #28]
  4040b4:	cmp	w0, #0x2
  4040b8:	b.eq	404174 <warn@@Base+0x384>  // b.none
  4040bc:	b	4041a8 <warn@@Base+0x3b8>
  4040c0:	ldr	x0, [sp, #40]
  4040c4:	add	x0, x0, #0x7
  4040c8:	ldr	x1, [sp, #32]
  4040cc:	and	w1, w1, #0xff
  4040d0:	strb	w1, [x0]
  4040d4:	ldr	x0, [sp, #32]
  4040d8:	lsr	x1, x0, #8
  4040dc:	ldr	x0, [sp, #40]
  4040e0:	add	x0, x0, #0x6
  4040e4:	and	w1, w1, #0xff
  4040e8:	strb	w1, [x0]
  4040ec:	ldr	x0, [sp, #32]
  4040f0:	lsr	x1, x0, #16
  4040f4:	ldr	x0, [sp, #40]
  4040f8:	add	x0, x0, #0x5
  4040fc:	and	w1, w1, #0xff
  404100:	strb	w1, [x0]
  404104:	ldr	x0, [sp, #32]
  404108:	lsr	x1, x0, #24
  40410c:	ldr	x0, [sp, #40]
  404110:	add	x0, x0, #0x4
  404114:	and	w1, w1, #0xff
  404118:	strb	w1, [x0]
  40411c:	ldr	x0, [sp, #32]
  404120:	lsr	x0, x0, #16
  404124:	str	x0, [sp, #32]
  404128:	ldr	x0, [sp, #32]
  40412c:	lsr	x0, x0, #16
  404130:	str	x0, [sp, #32]
  404134:	ldr	x0, [sp, #40]
  404138:	add	x0, x0, #0x3
  40413c:	ldr	x1, [sp, #32]
  404140:	and	w1, w1, #0xff
  404144:	strb	w1, [x0]
  404148:	ldr	x0, [sp, #32]
  40414c:	lsr	x0, x0, #8
  404150:	str	x0, [sp, #32]
  404154:	ldr	x0, [sp, #40]
  404158:	add	x0, x0, #0x2
  40415c:	ldr	x1, [sp, #32]
  404160:	and	w1, w1, #0xff
  404164:	strb	w1, [x0]
  404168:	ldr	x0, [sp, #32]
  40416c:	lsr	x0, x0, #8
  404170:	str	x0, [sp, #32]
  404174:	ldr	x0, [sp, #40]
  404178:	add	x0, x0, #0x1
  40417c:	ldr	x1, [sp, #32]
  404180:	and	w1, w1, #0xff
  404184:	strb	w1, [x0]
  404188:	ldr	x0, [sp, #32]
  40418c:	lsr	x0, x0, #8
  404190:	str	x0, [sp, #32]
  404194:	ldr	x0, [sp, #32]
  404198:	and	w1, w0, #0xff
  40419c:	ldr	x0, [sp, #40]
  4041a0:	strb	w1, [x0]
  4041a4:	b	4041c0 <warn@@Base+0x3d0>
  4041a8:	adrp	x0, 407000 <warn@@Base+0x3210>
  4041ac:	add	x0, x0, #0x830
  4041b0:	bl	4013f0 <gettext@plt>
  4041b4:	ldr	w1, [sp, #28]
  4041b8:	bl	403cf0 <error@@Base>
  4041bc:	bl	4012e0 <abort@plt>
  4041c0:	nop
  4041c4:	ldp	x29, x30, [sp], #48
  4041c8:	ret
  4041cc:	stp	x29, x30, [sp, #-32]!
  4041d0:	mov	x29, sp
  4041d4:	str	x0, [sp, #24]
  4041d8:	str	w1, [sp, #20]
  4041dc:	ldr	w0, [sp, #20]
  4041e0:	cmp	w0, #0x8
  4041e4:	b.eq	4044f0 <warn@@Base+0x700>  // b.none
  4041e8:	ldr	w0, [sp, #20]
  4041ec:	cmp	w0, #0x8
  4041f0:	b.gt	4045a8 <warn@@Base+0x7b8>
  4041f4:	ldr	w0, [sp, #20]
  4041f8:	cmp	w0, #0x7
  4041fc:	b.eq	404450 <warn@@Base+0x660>  // b.none
  404200:	ldr	w0, [sp, #20]
  404204:	cmp	w0, #0x7
  404208:	b.gt	4045a8 <warn@@Base+0x7b8>
  40420c:	ldr	w0, [sp, #20]
  404210:	cmp	w0, #0x6
  404214:	b.eq	4043c8 <warn@@Base+0x5d8>  // b.none
  404218:	ldr	w0, [sp, #20]
  40421c:	cmp	w0, #0x6
  404220:	b.gt	4045a8 <warn@@Base+0x7b8>
  404224:	ldr	w0, [sp, #20]
  404228:	cmp	w0, #0x5
  40422c:	b.eq	404358 <warn@@Base+0x568>  // b.none
  404230:	ldr	w0, [sp, #20]
  404234:	cmp	w0, #0x5
  404238:	b.gt	4045a8 <warn@@Base+0x7b8>
  40423c:	ldr	w0, [sp, #20]
  404240:	cmp	w0, #0x4
  404244:	b.eq	404300 <warn@@Base+0x510>  // b.none
  404248:	ldr	w0, [sp, #20]
  40424c:	cmp	w0, #0x4
  404250:	b.gt	4045a8 <warn@@Base+0x7b8>
  404254:	ldr	w0, [sp, #20]
  404258:	cmp	w0, #0x3
  40425c:	b.eq	4042c0 <warn@@Base+0x4d0>  // b.none
  404260:	ldr	w0, [sp, #20]
  404264:	cmp	w0, #0x3
  404268:	b.gt	4045a8 <warn@@Base+0x7b8>
  40426c:	ldr	w0, [sp, #20]
  404270:	cmp	w0, #0x1
  404274:	b.eq	404288 <warn@@Base+0x498>  // b.none
  404278:	ldr	w0, [sp, #20]
  40427c:	cmp	w0, #0x2
  404280:	b.eq	404298 <warn@@Base+0x4a8>  // b.none
  404284:	b	4045a8 <warn@@Base+0x7b8>
  404288:	ldr	x0, [sp, #24]
  40428c:	ldrb	w0, [x0]
  404290:	and	x0, x0, #0xff
  404294:	b	4045c0 <warn@@Base+0x7d0>
  404298:	ldr	x0, [sp, #24]
  40429c:	ldrb	w0, [x0]
  4042a0:	mov	w1, w0
  4042a4:	ldr	x0, [sp, #24]
  4042a8:	add	x0, x0, #0x1
  4042ac:	ldrb	w0, [x0]
  4042b0:	lsl	w0, w0, #8
  4042b4:	orr	w0, w1, w0
  4042b8:	mov	w0, w0
  4042bc:	b	4045c0 <warn@@Base+0x7d0>
  4042c0:	ldr	x0, [sp, #24]
  4042c4:	ldrb	w0, [x0]
  4042c8:	and	x1, x0, #0xff
  4042cc:	ldr	x0, [sp, #24]
  4042d0:	add	x0, x0, #0x1
  4042d4:	ldrb	w0, [x0]
  4042d8:	and	x0, x0, #0xff
  4042dc:	lsl	x0, x0, #8
  4042e0:	orr	x1, x1, x0
  4042e4:	ldr	x0, [sp, #24]
  4042e8:	add	x0, x0, #0x2
  4042ec:	ldrb	w0, [x0]
  4042f0:	and	x0, x0, #0xff
  4042f4:	lsl	x0, x0, #16
  4042f8:	orr	x0, x1, x0
  4042fc:	b	4045c0 <warn@@Base+0x7d0>
  404300:	ldr	x0, [sp, #24]
  404304:	ldrb	w0, [x0]
  404308:	and	x1, x0, #0xff
  40430c:	ldr	x0, [sp, #24]
  404310:	add	x0, x0, #0x1
  404314:	ldrb	w0, [x0]
  404318:	and	x0, x0, #0xff
  40431c:	lsl	x0, x0, #8
  404320:	orr	x1, x1, x0
  404324:	ldr	x0, [sp, #24]
  404328:	add	x0, x0, #0x2
  40432c:	ldrb	w0, [x0]
  404330:	and	x0, x0, #0xff
  404334:	lsl	x0, x0, #16
  404338:	orr	x1, x1, x0
  40433c:	ldr	x0, [sp, #24]
  404340:	add	x0, x0, #0x3
  404344:	ldrb	w0, [x0]
  404348:	and	x0, x0, #0xff
  40434c:	lsl	x0, x0, #24
  404350:	orr	x0, x1, x0
  404354:	b	4045c0 <warn@@Base+0x7d0>
  404358:	ldr	x0, [sp, #24]
  40435c:	ldrb	w0, [x0]
  404360:	and	x1, x0, #0xff
  404364:	ldr	x0, [sp, #24]
  404368:	add	x0, x0, #0x1
  40436c:	ldrb	w0, [x0]
  404370:	and	x0, x0, #0xff
  404374:	lsl	x0, x0, #8
  404378:	orr	x1, x1, x0
  40437c:	ldr	x0, [sp, #24]
  404380:	add	x0, x0, #0x2
  404384:	ldrb	w0, [x0]
  404388:	and	x0, x0, #0xff
  40438c:	lsl	x0, x0, #16
  404390:	orr	x1, x1, x0
  404394:	ldr	x0, [sp, #24]
  404398:	add	x0, x0, #0x3
  40439c:	ldrb	w0, [x0]
  4043a0:	and	x0, x0, #0xff
  4043a4:	lsl	x0, x0, #24
  4043a8:	orr	x1, x1, x0
  4043ac:	ldr	x0, [sp, #24]
  4043b0:	add	x0, x0, #0x4
  4043b4:	ldrb	w0, [x0]
  4043b8:	and	x0, x0, #0xff
  4043bc:	lsl	x0, x0, #32
  4043c0:	orr	x0, x1, x0
  4043c4:	b	4045c0 <warn@@Base+0x7d0>
  4043c8:	ldr	x0, [sp, #24]
  4043cc:	ldrb	w0, [x0]
  4043d0:	and	x1, x0, #0xff
  4043d4:	ldr	x0, [sp, #24]
  4043d8:	add	x0, x0, #0x1
  4043dc:	ldrb	w0, [x0]
  4043e0:	and	x0, x0, #0xff
  4043e4:	lsl	x0, x0, #8
  4043e8:	orr	x1, x1, x0
  4043ec:	ldr	x0, [sp, #24]
  4043f0:	add	x0, x0, #0x2
  4043f4:	ldrb	w0, [x0]
  4043f8:	and	x0, x0, #0xff
  4043fc:	lsl	x0, x0, #16
  404400:	orr	x1, x1, x0
  404404:	ldr	x0, [sp, #24]
  404408:	add	x0, x0, #0x3
  40440c:	ldrb	w0, [x0]
  404410:	and	x0, x0, #0xff
  404414:	lsl	x0, x0, #24
  404418:	orr	x1, x1, x0
  40441c:	ldr	x0, [sp, #24]
  404420:	add	x0, x0, #0x4
  404424:	ldrb	w0, [x0]
  404428:	and	x0, x0, #0xff
  40442c:	lsl	x0, x0, #32
  404430:	orr	x1, x1, x0
  404434:	ldr	x0, [sp, #24]
  404438:	add	x0, x0, #0x5
  40443c:	ldrb	w0, [x0]
  404440:	and	x0, x0, #0xff
  404444:	lsl	x0, x0, #40
  404448:	orr	x0, x1, x0
  40444c:	b	4045c0 <warn@@Base+0x7d0>
  404450:	ldr	x0, [sp, #24]
  404454:	ldrb	w0, [x0]
  404458:	and	x1, x0, #0xff
  40445c:	ldr	x0, [sp, #24]
  404460:	add	x0, x0, #0x1
  404464:	ldrb	w0, [x0]
  404468:	and	x0, x0, #0xff
  40446c:	lsl	x0, x0, #8
  404470:	orr	x1, x1, x0
  404474:	ldr	x0, [sp, #24]
  404478:	add	x0, x0, #0x2
  40447c:	ldrb	w0, [x0]
  404480:	and	x0, x0, #0xff
  404484:	lsl	x0, x0, #16
  404488:	orr	x1, x1, x0
  40448c:	ldr	x0, [sp, #24]
  404490:	add	x0, x0, #0x3
  404494:	ldrb	w0, [x0]
  404498:	and	x0, x0, #0xff
  40449c:	lsl	x0, x0, #24
  4044a0:	orr	x1, x1, x0
  4044a4:	ldr	x0, [sp, #24]
  4044a8:	add	x0, x0, #0x4
  4044ac:	ldrb	w0, [x0]
  4044b0:	and	x0, x0, #0xff
  4044b4:	lsl	x0, x0, #32
  4044b8:	orr	x1, x1, x0
  4044bc:	ldr	x0, [sp, #24]
  4044c0:	add	x0, x0, #0x5
  4044c4:	ldrb	w0, [x0]
  4044c8:	and	x0, x0, #0xff
  4044cc:	lsl	x0, x0, #40
  4044d0:	orr	x1, x1, x0
  4044d4:	ldr	x0, [sp, #24]
  4044d8:	add	x0, x0, #0x6
  4044dc:	ldrb	w0, [x0]
  4044e0:	and	x0, x0, #0xff
  4044e4:	lsl	x0, x0, #48
  4044e8:	orr	x0, x1, x0
  4044ec:	b	4045c0 <warn@@Base+0x7d0>
  4044f0:	ldr	x0, [sp, #24]
  4044f4:	ldrb	w0, [x0]
  4044f8:	and	x1, x0, #0xff
  4044fc:	ldr	x0, [sp, #24]
  404500:	add	x0, x0, #0x1
  404504:	ldrb	w0, [x0]
  404508:	and	x0, x0, #0xff
  40450c:	lsl	x0, x0, #8
  404510:	orr	x1, x1, x0
  404514:	ldr	x0, [sp, #24]
  404518:	add	x0, x0, #0x2
  40451c:	ldrb	w0, [x0]
  404520:	and	x0, x0, #0xff
  404524:	lsl	x0, x0, #16
  404528:	orr	x1, x1, x0
  40452c:	ldr	x0, [sp, #24]
  404530:	add	x0, x0, #0x3
  404534:	ldrb	w0, [x0]
  404538:	and	x0, x0, #0xff
  40453c:	lsl	x0, x0, #24
  404540:	orr	x1, x1, x0
  404544:	ldr	x0, [sp, #24]
  404548:	add	x0, x0, #0x4
  40454c:	ldrb	w0, [x0]
  404550:	and	x0, x0, #0xff
  404554:	lsl	x0, x0, #32
  404558:	orr	x1, x1, x0
  40455c:	ldr	x0, [sp, #24]
  404560:	add	x0, x0, #0x5
  404564:	ldrb	w0, [x0]
  404568:	and	x0, x0, #0xff
  40456c:	lsl	x0, x0, #40
  404570:	orr	x1, x1, x0
  404574:	ldr	x0, [sp, #24]
  404578:	add	x0, x0, #0x6
  40457c:	ldrb	w0, [x0]
  404580:	and	x0, x0, #0xff
  404584:	lsl	x0, x0, #48
  404588:	orr	x1, x1, x0
  40458c:	ldr	x0, [sp, #24]
  404590:	add	x0, x0, #0x7
  404594:	ldrb	w0, [x0]
  404598:	and	x0, x0, #0xff
  40459c:	lsl	x0, x0, #56
  4045a0:	orr	x0, x1, x0
  4045a4:	b	4045c0 <warn@@Base+0x7d0>
  4045a8:	adrp	x0, 407000 <warn@@Base+0x3210>
  4045ac:	add	x0, x0, #0x830
  4045b0:	bl	4013f0 <gettext@plt>
  4045b4:	ldr	w1, [sp, #20]
  4045b8:	bl	403cf0 <error@@Base>
  4045bc:	bl	4012e0 <abort@plt>
  4045c0:	ldp	x29, x30, [sp], #32
  4045c4:	ret
  4045c8:	stp	x29, x30, [sp, #-32]!
  4045cc:	mov	x29, sp
  4045d0:	str	x0, [sp, #24]
  4045d4:	str	w1, [sp, #20]
  4045d8:	ldr	w0, [sp, #20]
  4045dc:	cmp	w0, #0x8
  4045e0:	b.eq	4048ec <warn@@Base+0xafc>  // b.none
  4045e4:	ldr	w0, [sp, #20]
  4045e8:	cmp	w0, #0x8
  4045ec:	b.gt	4049a4 <warn@@Base+0xbb4>
  4045f0:	ldr	w0, [sp, #20]
  4045f4:	cmp	w0, #0x7
  4045f8:	b.eq	40484c <warn@@Base+0xa5c>  // b.none
  4045fc:	ldr	w0, [sp, #20]
  404600:	cmp	w0, #0x7
  404604:	b.gt	4049a4 <warn@@Base+0xbb4>
  404608:	ldr	w0, [sp, #20]
  40460c:	cmp	w0, #0x6
  404610:	b.eq	4047c4 <warn@@Base+0x9d4>  // b.none
  404614:	ldr	w0, [sp, #20]
  404618:	cmp	w0, #0x6
  40461c:	b.gt	4049a4 <warn@@Base+0xbb4>
  404620:	ldr	w0, [sp, #20]
  404624:	cmp	w0, #0x5
  404628:	b.eq	404754 <warn@@Base+0x964>  // b.none
  40462c:	ldr	w0, [sp, #20]
  404630:	cmp	w0, #0x5
  404634:	b.gt	4049a4 <warn@@Base+0xbb4>
  404638:	ldr	w0, [sp, #20]
  40463c:	cmp	w0, #0x4
  404640:	b.eq	4046fc <warn@@Base+0x90c>  // b.none
  404644:	ldr	w0, [sp, #20]
  404648:	cmp	w0, #0x4
  40464c:	b.gt	4049a4 <warn@@Base+0xbb4>
  404650:	ldr	w0, [sp, #20]
  404654:	cmp	w0, #0x3
  404658:	b.eq	4046bc <warn@@Base+0x8cc>  // b.none
  40465c:	ldr	w0, [sp, #20]
  404660:	cmp	w0, #0x3
  404664:	b.gt	4049a4 <warn@@Base+0xbb4>
  404668:	ldr	w0, [sp, #20]
  40466c:	cmp	w0, #0x1
  404670:	b.eq	404684 <warn@@Base+0x894>  // b.none
  404674:	ldr	w0, [sp, #20]
  404678:	cmp	w0, #0x2
  40467c:	b.eq	404694 <warn@@Base+0x8a4>  // b.none
  404680:	b	4049a4 <warn@@Base+0xbb4>
  404684:	ldr	x0, [sp, #24]
  404688:	ldrb	w0, [x0]
  40468c:	and	x0, x0, #0xff
  404690:	b	4049bc <warn@@Base+0xbcc>
  404694:	ldr	x0, [sp, #24]
  404698:	add	x0, x0, #0x1
  40469c:	ldrb	w0, [x0]
  4046a0:	mov	w1, w0
  4046a4:	ldr	x0, [sp, #24]
  4046a8:	ldrb	w0, [x0]
  4046ac:	lsl	w0, w0, #8
  4046b0:	orr	w0, w1, w0
  4046b4:	mov	w0, w0
  4046b8:	b	4049bc <warn@@Base+0xbcc>
  4046bc:	ldr	x0, [sp, #24]
  4046c0:	add	x0, x0, #0x2
  4046c4:	ldrb	w0, [x0]
  4046c8:	and	x1, x0, #0xff
  4046cc:	ldr	x0, [sp, #24]
  4046d0:	add	x0, x0, #0x1
  4046d4:	ldrb	w0, [x0]
  4046d8:	and	x0, x0, #0xff
  4046dc:	lsl	x0, x0, #8
  4046e0:	orr	x1, x1, x0
  4046e4:	ldr	x0, [sp, #24]
  4046e8:	ldrb	w0, [x0]
  4046ec:	and	x0, x0, #0xff
  4046f0:	lsl	x0, x0, #16
  4046f4:	orr	x0, x1, x0
  4046f8:	b	4049bc <warn@@Base+0xbcc>
  4046fc:	ldr	x0, [sp, #24]
  404700:	add	x0, x0, #0x3
  404704:	ldrb	w0, [x0]
  404708:	and	x1, x0, #0xff
  40470c:	ldr	x0, [sp, #24]
  404710:	add	x0, x0, #0x2
  404714:	ldrb	w0, [x0]
  404718:	and	x0, x0, #0xff
  40471c:	lsl	x0, x0, #8
  404720:	orr	x1, x1, x0
  404724:	ldr	x0, [sp, #24]
  404728:	add	x0, x0, #0x1
  40472c:	ldrb	w0, [x0]
  404730:	and	x0, x0, #0xff
  404734:	lsl	x0, x0, #16
  404738:	orr	x1, x1, x0
  40473c:	ldr	x0, [sp, #24]
  404740:	ldrb	w0, [x0]
  404744:	and	x0, x0, #0xff
  404748:	lsl	x0, x0, #24
  40474c:	orr	x0, x1, x0
  404750:	b	4049bc <warn@@Base+0xbcc>
  404754:	ldr	x0, [sp, #24]
  404758:	add	x0, x0, #0x4
  40475c:	ldrb	w0, [x0]
  404760:	and	x1, x0, #0xff
  404764:	ldr	x0, [sp, #24]
  404768:	add	x0, x0, #0x3
  40476c:	ldrb	w0, [x0]
  404770:	and	x0, x0, #0xff
  404774:	lsl	x0, x0, #8
  404778:	orr	x1, x1, x0
  40477c:	ldr	x0, [sp, #24]
  404780:	add	x0, x0, #0x2
  404784:	ldrb	w0, [x0]
  404788:	and	x0, x0, #0xff
  40478c:	lsl	x0, x0, #16
  404790:	orr	x1, x1, x0
  404794:	ldr	x0, [sp, #24]
  404798:	add	x0, x0, #0x1
  40479c:	ldrb	w0, [x0]
  4047a0:	and	x0, x0, #0xff
  4047a4:	lsl	x0, x0, #24
  4047a8:	orr	x1, x1, x0
  4047ac:	ldr	x0, [sp, #24]
  4047b0:	ldrb	w0, [x0]
  4047b4:	and	x0, x0, #0xff
  4047b8:	lsl	x0, x0, #32
  4047bc:	orr	x0, x1, x0
  4047c0:	b	4049bc <warn@@Base+0xbcc>
  4047c4:	ldr	x0, [sp, #24]
  4047c8:	add	x0, x0, #0x5
  4047cc:	ldrb	w0, [x0]
  4047d0:	and	x1, x0, #0xff
  4047d4:	ldr	x0, [sp, #24]
  4047d8:	add	x0, x0, #0x4
  4047dc:	ldrb	w0, [x0]
  4047e0:	and	x0, x0, #0xff
  4047e4:	lsl	x0, x0, #8
  4047e8:	orr	x1, x1, x0
  4047ec:	ldr	x0, [sp, #24]
  4047f0:	add	x0, x0, #0x3
  4047f4:	ldrb	w0, [x0]
  4047f8:	and	x0, x0, #0xff
  4047fc:	lsl	x0, x0, #16
  404800:	orr	x1, x1, x0
  404804:	ldr	x0, [sp, #24]
  404808:	add	x0, x0, #0x2
  40480c:	ldrb	w0, [x0]
  404810:	and	x0, x0, #0xff
  404814:	lsl	x0, x0, #24
  404818:	orr	x1, x1, x0
  40481c:	ldr	x0, [sp, #24]
  404820:	add	x0, x0, #0x1
  404824:	ldrb	w0, [x0]
  404828:	and	x0, x0, #0xff
  40482c:	lsl	x0, x0, #32
  404830:	orr	x1, x1, x0
  404834:	ldr	x0, [sp, #24]
  404838:	ldrb	w0, [x0]
  40483c:	and	x0, x0, #0xff
  404840:	lsl	x0, x0, #40
  404844:	orr	x0, x1, x0
  404848:	b	4049bc <warn@@Base+0xbcc>
  40484c:	ldr	x0, [sp, #24]
  404850:	add	x0, x0, #0x6
  404854:	ldrb	w0, [x0]
  404858:	and	x1, x0, #0xff
  40485c:	ldr	x0, [sp, #24]
  404860:	add	x0, x0, #0x5
  404864:	ldrb	w0, [x0]
  404868:	and	x0, x0, #0xff
  40486c:	lsl	x0, x0, #8
  404870:	orr	x1, x1, x0
  404874:	ldr	x0, [sp, #24]
  404878:	add	x0, x0, #0x4
  40487c:	ldrb	w0, [x0]
  404880:	and	x0, x0, #0xff
  404884:	lsl	x0, x0, #16
  404888:	orr	x1, x1, x0
  40488c:	ldr	x0, [sp, #24]
  404890:	add	x0, x0, #0x3
  404894:	ldrb	w0, [x0]
  404898:	and	x0, x0, #0xff
  40489c:	lsl	x0, x0, #24
  4048a0:	orr	x1, x1, x0
  4048a4:	ldr	x0, [sp, #24]
  4048a8:	add	x0, x0, #0x2
  4048ac:	ldrb	w0, [x0]
  4048b0:	and	x0, x0, #0xff
  4048b4:	lsl	x0, x0, #32
  4048b8:	orr	x1, x1, x0
  4048bc:	ldr	x0, [sp, #24]
  4048c0:	add	x0, x0, #0x1
  4048c4:	ldrb	w0, [x0]
  4048c8:	and	x0, x0, #0xff
  4048cc:	lsl	x0, x0, #40
  4048d0:	orr	x1, x1, x0
  4048d4:	ldr	x0, [sp, #24]
  4048d8:	ldrb	w0, [x0]
  4048dc:	and	x0, x0, #0xff
  4048e0:	lsl	x0, x0, #48
  4048e4:	orr	x0, x1, x0
  4048e8:	b	4049bc <warn@@Base+0xbcc>
  4048ec:	ldr	x0, [sp, #24]
  4048f0:	add	x0, x0, #0x7
  4048f4:	ldrb	w0, [x0]
  4048f8:	and	x1, x0, #0xff
  4048fc:	ldr	x0, [sp, #24]
  404900:	add	x0, x0, #0x6
  404904:	ldrb	w0, [x0]
  404908:	and	x0, x0, #0xff
  40490c:	lsl	x0, x0, #8
  404910:	orr	x1, x1, x0
  404914:	ldr	x0, [sp, #24]
  404918:	add	x0, x0, #0x5
  40491c:	ldrb	w0, [x0]
  404920:	and	x0, x0, #0xff
  404924:	lsl	x0, x0, #16
  404928:	orr	x1, x1, x0
  40492c:	ldr	x0, [sp, #24]
  404930:	add	x0, x0, #0x4
  404934:	ldrb	w0, [x0]
  404938:	and	x0, x0, #0xff
  40493c:	lsl	x0, x0, #24
  404940:	orr	x1, x1, x0
  404944:	ldr	x0, [sp, #24]
  404948:	add	x0, x0, #0x3
  40494c:	ldrb	w0, [x0]
  404950:	and	x0, x0, #0xff
  404954:	lsl	x0, x0, #32
  404958:	orr	x1, x1, x0
  40495c:	ldr	x0, [sp, #24]
  404960:	add	x0, x0, #0x2
  404964:	ldrb	w0, [x0]
  404968:	and	x0, x0, #0xff
  40496c:	lsl	x0, x0, #40
  404970:	orr	x1, x1, x0
  404974:	ldr	x0, [sp, #24]
  404978:	add	x0, x0, #0x1
  40497c:	ldrb	w0, [x0]
  404980:	and	x0, x0, #0xff
  404984:	lsl	x0, x0, #48
  404988:	orr	x1, x1, x0
  40498c:	ldr	x0, [sp, #24]
  404990:	ldrb	w0, [x0]
  404994:	and	x0, x0, #0xff
  404998:	lsl	x0, x0, #56
  40499c:	orr	x0, x1, x0
  4049a0:	b	4049bc <warn@@Base+0xbcc>
  4049a4:	adrp	x0, 407000 <warn@@Base+0x3210>
  4049a8:	add	x0, x0, #0x830
  4049ac:	bl	4013f0 <gettext@plt>
  4049b0:	ldr	w1, [sp, #20]
  4049b4:	bl	403cf0 <error@@Base>
  4049b8:	bl	4012e0 <abort@plt>
  4049bc:	ldp	x29, x30, [sp], #32
  4049c0:	ret
  4049c4:	stp	x29, x30, [sp, #-48]!
  4049c8:	mov	x29, sp
  4049cc:	str	x0, [sp, #24]
  4049d0:	str	w1, [sp, #20]
  4049d4:	adrp	x0, 419000 <warn@@Base+0x15210>
  4049d8:	add	x0, x0, #0x430
  4049dc:	ldr	x2, [x0]
  4049e0:	ldr	w1, [sp, #20]
  4049e4:	ldr	x0, [sp, #24]
  4049e8:	blr	x2
  4049ec:	str	x0, [sp, #40]
  4049f0:	ldr	w0, [sp, #20]
  4049f4:	cmp	w0, #0x8
  4049f8:	b.gt	404aa0 <warn@@Base+0xcb0>
  4049fc:	ldr	w0, [sp, #20]
  404a00:	cmp	w0, #0x5
  404a04:	b.ge	404a98 <warn@@Base+0xca8>  // b.tcont
  404a08:	ldr	w0, [sp, #20]
  404a0c:	cmp	w0, #0x4
  404a10:	b.eq	404a84 <warn@@Base+0xc94>  // b.none
  404a14:	ldr	w0, [sp, #20]
  404a18:	cmp	w0, #0x4
  404a1c:	b.gt	404aa0 <warn@@Base+0xcb0>
  404a20:	ldr	w0, [sp, #20]
  404a24:	cmp	w0, #0x3
  404a28:	b.eq	404a74 <warn@@Base+0xc84>  // b.none
  404a2c:	ldr	w0, [sp, #20]
  404a30:	cmp	w0, #0x3
  404a34:	b.gt	404aa0 <warn@@Base+0xcb0>
  404a38:	ldr	w0, [sp, #20]
  404a3c:	cmp	w0, #0x1
  404a40:	b.eq	404a54 <warn@@Base+0xc64>  // b.none
  404a44:	ldr	w0, [sp, #20]
  404a48:	cmp	w0, #0x2
  404a4c:	b.eq	404a64 <warn@@Base+0xc74>  // b.none
  404a50:	b	404aa0 <warn@@Base+0xcb0>
  404a54:	ldr	x0, [sp, #40]
  404a58:	eor	x0, x0, #0x80
  404a5c:	sub	x0, x0, #0x80
  404a60:	b	404aa4 <warn@@Base+0xcb4>
  404a64:	ldr	x0, [sp, #40]
  404a68:	eor	x0, x0, #0x8000
  404a6c:	sub	x0, x0, #0x8, lsl #12
  404a70:	b	404aa4 <warn@@Base+0xcb4>
  404a74:	ldr	x0, [sp, #40]
  404a78:	eor	x0, x0, #0x800000
  404a7c:	sub	x0, x0, #0x800, lsl #12
  404a80:	b	404aa4 <warn@@Base+0xcb4>
  404a84:	ldr	x0, [sp, #40]
  404a88:	eor	x1, x0, #0x80000000
  404a8c:	mov	x0, #0xffffffff80000000    	// #-2147483648
  404a90:	add	x0, x1, x0
  404a94:	b	404aa4 <warn@@Base+0xcb4>
  404a98:	ldr	x0, [sp, #40]
  404a9c:	b	404aa4 <warn@@Base+0xcb4>
  404aa0:	bl	4012e0 <abort@plt>
  404aa4:	ldp	x29, x30, [sp], #48
  404aa8:	ret
  404aac:	stp	x29, x30, [sp, #-48]!
  404ab0:	mov	x29, sp
  404ab4:	str	x0, [sp, #40]
  404ab8:	str	x1, [sp, #32]
  404abc:	str	x2, [sp, #24]
  404ac0:	adrp	x0, 419000 <warn@@Base+0x15210>
  404ac4:	add	x0, x0, #0x430
  404ac8:	ldr	x1, [x0]
  404acc:	adrp	x0, 404000 <warn@@Base+0x210>
  404ad0:	add	x0, x0, #0x5c8
  404ad4:	cmp	x1, x0
  404ad8:	b.ne	404b14 <warn@@Base+0xd24>  // b.any
  404adc:	mov	w1, #0x4                   	// #4
  404ae0:	ldr	x0, [sp, #40]
  404ae4:	bl	4045c8 <warn@@Base+0x7d8>
  404ae8:	mov	x1, x0
  404aec:	ldr	x0, [sp, #32]
  404af0:	str	x1, [x0]
  404af4:	ldr	x0, [sp, #40]
  404af8:	add	x0, x0, #0x4
  404afc:	mov	w1, #0x4                   	// #4
  404b00:	bl	4045c8 <warn@@Base+0x7d8>
  404b04:	mov	x1, x0
  404b08:	ldr	x0, [sp, #24]
  404b0c:	str	x1, [x0]
  404b10:	b	404b4c <warn@@Base+0xd5c>
  404b14:	ldr	x0, [sp, #40]
  404b18:	add	x0, x0, #0x4
  404b1c:	mov	w1, #0x4                   	// #4
  404b20:	bl	4041cc <warn@@Base+0x3dc>
  404b24:	mov	x1, x0
  404b28:	ldr	x0, [sp, #32]
  404b2c:	str	x1, [x0]
  404b30:	mov	w1, #0x4                   	// #4
  404b34:	ldr	x0, [sp, #40]
  404b38:	bl	4041cc <warn@@Base+0x3dc>
  404b3c:	mov	x1, x0
  404b40:	ldr	x0, [sp, #24]
  404b44:	str	x1, [x0]
  404b48:	nop
  404b4c:	ldp	x29, x30, [sp], #48
  404b50:	ret
  404b54:	stp	x29, x30, [sp, #-80]!
  404b58:	mov	x29, sp
  404b5c:	str	x0, [sp, #40]
  404b60:	str	x1, [sp, #32]
  404b64:	str	x2, [sp, #24]
  404b68:	ldr	x0, [sp, #40]
  404b6c:	bl	406900 <warn@@Base+0x2b10>
  404b70:	str	x0, [sp, #64]
  404b74:	ldr	x0, [sp, #32]
  404b78:	ldrb	w0, [x0]
  404b7c:	cmp	w0, #0x2f
  404b80:	b.eq	404b94 <warn@@Base+0xda4>  // b.none
  404b84:	ldr	x1, [sp, #64]
  404b88:	ldr	x0, [sp, #40]
  404b8c:	cmp	x1, x0
  404b90:	b.ne	404c08 <warn@@Base+0xe18>  // b.any
  404b94:	ldr	x0, [sp, #24]
  404b98:	add	x0, x0, #0x1
  404b9c:	str	x0, [sp, #48]
  404ba0:	ldr	x0, [sp, #48]
  404ba4:	cmp	x0, #0x0
  404ba8:	b.ne	404bb4 <warn@@Base+0xdc4>  // b.any
  404bac:	mov	x0, #0x0                   	// #0
  404bb0:	b	404cdc <warn@@Base+0xeec>
  404bb4:	ldr	x0, [sp, #48]
  404bb8:	bl	401210 <malloc@plt>
  404bbc:	str	x0, [sp, #72]
  404bc0:	ldr	x0, [sp, #72]
  404bc4:	cmp	x0, #0x0
  404bc8:	b.ne	404be4 <warn@@Base+0xdf4>  // b.any
  404bcc:	adrp	x0, 407000 <warn@@Base+0x3210>
  404bd0:	add	x0, x0, #0x850
  404bd4:	bl	4013f0 <gettext@plt>
  404bd8:	bl	403cf0 <error@@Base>
  404bdc:	mov	x0, #0x0                   	// #0
  404be0:	b	404cdc <warn@@Base+0xeec>
  404be4:	ldr	x2, [sp, #24]
  404be8:	ldr	x1, [sp, #32]
  404bec:	ldr	x0, [sp, #72]
  404bf0:	bl	401150 <memcpy@plt>
  404bf4:	ldr	x1, [sp, #72]
  404bf8:	ldr	x0, [sp, #24]
  404bfc:	add	x0, x1, x0
  404c00:	strb	wzr, [x0]
  404c04:	b	404cd8 <warn@@Base+0xee8>
  404c08:	ldr	x1, [sp, #64]
  404c0c:	ldr	x0, [sp, #40]
  404c10:	sub	x0, x1, x0
  404c14:	str	x0, [sp, #56]
  404c18:	ldr	x1, [sp, #56]
  404c1c:	ldr	x0, [sp, #24]
  404c20:	add	x0, x1, x0
  404c24:	add	x0, x0, #0x1
  404c28:	str	x0, [sp, #48]
  404c2c:	ldr	x1, [sp, #48]
  404c30:	ldr	x0, [sp, #56]
  404c34:	cmp	x1, x0
  404c38:	b.cc	404c4c <warn@@Base+0xe5c>  // b.lo, b.ul, b.last
  404c3c:	ldr	x1, [sp, #48]
  404c40:	ldr	x0, [sp, #24]
  404c44:	cmp	x1, x0
  404c48:	b.cs	404c68 <warn@@Base+0xe78>  // b.hs, b.nlast
  404c4c:	adrp	x0, 407000 <warn@@Base+0x3210>
  404c50:	add	x0, x0, #0x860
  404c54:	bl	4013f0 <gettext@plt>
  404c58:	ldr	x1, [sp, #24]
  404c5c:	bl	403cf0 <error@@Base>
  404c60:	mov	x0, #0x0                   	// #0
  404c64:	b	404cdc <warn@@Base+0xeec>
  404c68:	ldr	x0, [sp, #48]
  404c6c:	bl	401210 <malloc@plt>
  404c70:	str	x0, [sp, #72]
  404c74:	ldr	x0, [sp, #72]
  404c78:	cmp	x0, #0x0
  404c7c:	b.ne	404c98 <warn@@Base+0xea8>  // b.any
  404c80:	adrp	x0, 407000 <warn@@Base+0x3210>
  404c84:	add	x0, x0, #0x850
  404c88:	bl	4013f0 <gettext@plt>
  404c8c:	bl	403cf0 <error@@Base>
  404c90:	mov	x0, #0x0                   	// #0
  404c94:	b	404cdc <warn@@Base+0xeec>
  404c98:	ldr	x2, [sp, #56]
  404c9c:	ldr	x1, [sp, #40]
  404ca0:	ldr	x0, [sp, #72]
  404ca4:	bl	401150 <memcpy@plt>
  404ca8:	ldr	x1, [sp, #72]
  404cac:	ldr	x0, [sp, #56]
  404cb0:	add	x0, x1, x0
  404cb4:	ldr	x2, [sp, #24]
  404cb8:	ldr	x1, [sp, #32]
  404cbc:	bl	401150 <memcpy@plt>
  404cc0:	ldr	x1, [sp, #56]
  404cc4:	ldr	x0, [sp, #24]
  404cc8:	add	x0, x1, x0
  404ccc:	ldr	x1, [sp, #72]
  404cd0:	add	x0, x1, x0
  404cd4:	strb	wzr, [x0]
  404cd8:	ldr	x0, [sp, #72]
  404cdc:	ldp	x29, x30, [sp], #80
  404ce0:	ret
  404ce4:	stp	x29, x30, [sp, #-96]!
  404ce8:	mov	x29, sp
  404cec:	str	x19, [sp, #16]
  404cf0:	str	x0, [sp, #40]
  404cf4:	str	w1, [sp, #36]
  404cf8:	str	w2, [sp, #32]
  404cfc:	ldr	x0, [sp, #40]
  404d00:	ldrb	w0, [x0, #146]
  404d04:	strb	w0, [sp, #87]
  404d08:	ldr	x0, [sp, #40]
  404d0c:	strb	wzr, [x0, #146]
  404d10:	ldr	x0, [sp, #40]
  404d14:	add	x0, x0, #0x88
  404d18:	mov	w2, #0xa                   	// #10
  404d1c:	mov	x1, #0x0                   	// #0
  404d20:	bl	401170 <strtoul@plt>
  404d24:	str	x0, [sp, #72]
  404d28:	ldr	x0, [sp, #40]
  404d2c:	ldrb	w1, [sp, #87]
  404d30:	strb	w1, [x0, #146]
  404d34:	ldr	x0, [sp, #72]
  404d38:	cmp	x0, #0x0
  404d3c:	b.ge	404d70 <warn@@Base+0xf80>  // b.tcont
  404d40:	adrp	x0, 407000 <warn@@Base+0x3210>
  404d44:	add	x0, x0, #0x898
  404d48:	bl	4013f0 <gettext@plt>
  404d4c:	mov	x3, x0
  404d50:	ldr	x0, [sp, #40]
  404d54:	ldr	x0, [x0]
  404d58:	ldr	x2, [sp, #72]
  404d5c:	mov	x1, x0
  404d60:	mov	x0, x3
  404d64:	bl	403cf0 <error@@Base>
  404d68:	mov	w0, #0x0                   	// #0
  404d6c:	b	40521c <warn@@Base+0x142c>
  404d70:	ldr	x0, [sp, #72]
  404d74:	add	x0, x0, #0x1
  404d78:	and	x0, x0, #0xfffffffffffffffe
  404d7c:	str	x0, [sp, #72]
  404d80:	ldr	x0, [sp, #40]
  404d84:	ldr	x1, [x0, #72]
  404d88:	ldr	x0, [sp, #72]
  404d8c:	add	x0, x1, x0
  404d90:	add	x1, x0, #0x3c
  404d94:	ldr	x0, [sp, #40]
  404d98:	str	x1, [x0, #72]
  404d9c:	ldr	w0, [sp, #32]
  404da0:	cmp	w0, #0x0
  404da4:	b.ne	404df0 <warn@@Base+0x1000>  // b.any
  404da8:	ldr	x0, [sp, #40]
  404dac:	ldr	x0, [x0, #8]
  404db0:	ldr	x1, [sp, #72]
  404db4:	mov	w2, #0x1                   	// #1
  404db8:	bl	4012d0 <fseek@plt>
  404dbc:	cmp	w0, #0x0
  404dc0:	b.eq	4051ac <warn@@Base+0x13bc>  // b.none
  404dc4:	adrp	x0, 407000 <warn@@Base+0x3210>
  404dc8:	add	x0, x0, #0x8c0
  404dcc:	bl	4013f0 <gettext@plt>
  404dd0:	mov	x2, x0
  404dd4:	ldr	x0, [sp, #40]
  404dd8:	ldr	x0, [x0]
  404ddc:	mov	x1, x0
  404de0:	mov	x0, x2
  404de4:	bl	403cf0 <error@@Base>
  404de8:	mov	w0, #0x0                   	// #0
  404dec:	b	40521c <warn@@Base+0x142c>
  404df0:	ldr	w0, [sp, #36]
  404df4:	cmp	w0, #0x8
  404df8:	b.ls	404e1c <warn@@Base+0x102c>  // b.plast
  404dfc:	adrp	x0, 407000 <warn@@Base+0x3210>
  404e00:	add	x3, x0, #0xe28
  404e04:	mov	w2, #0x1f9                 	// #505
  404e08:	adrp	x0, 407000 <warn@@Base+0x3210>
  404e0c:	add	x1, x0, #0x8f0
  404e10:	adrp	x0, 407000 <warn@@Base+0x3210>
  404e14:	add	x0, x0, #0x910
  404e18:	bl	4013c0 <__assert_fail@plt>
  404e1c:	ldr	w0, [sp, #36]
  404e20:	ldr	x1, [sp, #72]
  404e24:	cmp	x1, x0
  404e28:	b.cs	404e58 <warn@@Base+0x1068>  // b.hs, b.nlast
  404e2c:	adrp	x0, 407000 <warn@@Base+0x3210>
  404e30:	add	x0, x0, #0x940
  404e34:	bl	4013f0 <gettext@plt>
  404e38:	mov	x2, x0
  404e3c:	ldr	x0, [sp, #40]
  404e40:	ldr	x0, [x0]
  404e44:	mov	x1, x0
  404e48:	mov	x0, x2
  404e4c:	bl	403cf0 <error@@Base>
  404e50:	mov	w0, #0x0                   	// #0
  404e54:	b	40521c <warn@@Base+0x142c>
  404e58:	ldr	w1, [sp, #36]
  404e5c:	ldr	x0, [sp, #40]
  404e60:	ldr	x2, [x0, #8]
  404e64:	add	x0, sp, #0x30
  404e68:	mov	x3, x2
  404e6c:	mov	x2, x1
  404e70:	mov	x1, #0x1                   	// #1
  404e74:	bl	401340 <fread@plt>
  404e78:	str	x0, [sp, #64]
  404e7c:	ldr	w0, [sp, #36]
  404e80:	ldr	x1, [sp, #64]
  404e84:	cmp	x1, x0
  404e88:	b.eq	404eb8 <warn@@Base+0x10c8>  // b.none
  404e8c:	adrp	x0, 407000 <warn@@Base+0x3210>
  404e90:	add	x0, x0, #0x960
  404e94:	bl	4013f0 <gettext@plt>
  404e98:	mov	x2, x0
  404e9c:	ldr	x0, [sp, #40]
  404ea0:	ldr	x0, [x0]
  404ea4:	mov	x1, x0
  404ea8:	mov	x0, x2
  404eac:	bl	403cf0 <error@@Base>
  404eb0:	mov	w0, #0x0                   	// #0
  404eb4:	b	40521c <warn@@Base+0x142c>
  404eb8:	ldr	w1, [sp, #36]
  404ebc:	add	x0, sp, #0x30
  404ec0:	bl	4045c8 <warn@@Base+0x7d8>
  404ec4:	mov	x1, x0
  404ec8:	ldr	x0, [sp, #40]
  404ecc:	str	x1, [x0, #16]
  404ed0:	ldr	w0, [sp, #36]
  404ed4:	ldr	x1, [sp, #72]
  404ed8:	sub	x0, x1, x0
  404edc:	str	x0, [sp, #72]
  404ee0:	ldr	x0, [sp, #40]
  404ee4:	ldr	x1, [x0, #16]
  404ee8:	ldr	w0, [sp, #36]
  404eec:	mul	x0, x1, x0
  404ef0:	ldr	x1, [sp, #72]
  404ef4:	cmp	x1, x0
  404ef8:	b.cc	404f10 <warn@@Base+0x1120>  // b.lo, b.ul, b.last
  404efc:	ldr	x0, [sp, #40]
  404f00:	ldr	x0, [x0, #16]
  404f04:	ldr	x1, [sp, #72]
  404f08:	cmp	x1, x0
  404f0c:	b.cs	404f4c <warn@@Base+0x115c>  // b.hs, b.nlast
  404f10:	adrp	x0, 407000 <warn@@Base+0x3210>
  404f14:	add	x0, x0, #0x988
  404f18:	bl	4013f0 <gettext@plt>
  404f1c:	mov	x5, x0
  404f20:	ldr	x0, [sp, #40]
  404f24:	ldr	x1, [x0]
  404f28:	ldr	x0, [sp, #40]
  404f2c:	ldr	x0, [x0, #16]
  404f30:	ldr	x4, [sp, #72]
  404f34:	ldr	w3, [sp, #36]
  404f38:	mov	x2, x0
  404f3c:	mov	x0, x5
  404f40:	bl	403cf0 <error@@Base>
  404f44:	mov	w0, #0x0                   	// #0
  404f48:	b	40521c <warn@@Base+0x142c>
  404f4c:	ldr	x0, [sp, #40]
  404f50:	ldr	x1, [x0, #16]
  404f54:	ldr	w0, [sp, #36]
  404f58:	mul	x0, x1, x0
  404f5c:	bl	401210 <malloc@plt>
  404f60:	str	x0, [sp, #56]
  404f64:	ldr	x0, [sp, #56]
  404f68:	cmp	x0, #0x0
  404f6c:	b.ne	404f88 <warn@@Base+0x1198>  // b.any
  404f70:	adrp	x0, 407000 <warn@@Base+0x3210>
  404f74:	add	x0, x0, #0x9f0
  404f78:	bl	4013f0 <gettext@plt>
  404f7c:	bl	403cf0 <error@@Base>
  404f80:	mov	w0, #0x0                   	// #0
  404f84:	b	40521c <warn@@Base+0x142c>
  404f88:	ldr	w1, [sp, #36]
  404f8c:	ldr	x0, [sp, #40]
  404f90:	ldr	x2, [x0, #16]
  404f94:	ldr	x0, [sp, #40]
  404f98:	ldr	x0, [x0, #8]
  404f9c:	mov	x3, x0
  404fa0:	ldr	x0, [sp, #56]
  404fa4:	bl	401340 <fread@plt>
  404fa8:	str	x0, [sp, #64]
  404fac:	ldr	x0, [sp, #40]
  404fb0:	ldr	x0, [x0, #16]
  404fb4:	ldr	x1, [sp, #64]
  404fb8:	cmp	x1, x0
  404fbc:	b.eq	404ff4 <warn@@Base+0x1204>  // b.none
  404fc0:	ldr	x0, [sp, #56]
  404fc4:	bl	401350 <free@plt>
  404fc8:	adrp	x0, 407000 <warn@@Base+0x3210>
  404fcc:	add	x0, x0, #0x960
  404fd0:	bl	4013f0 <gettext@plt>
  404fd4:	mov	x2, x0
  404fd8:	ldr	x0, [sp, #40]
  404fdc:	ldr	x0, [x0]
  404fe0:	mov	x1, x0
  404fe4:	mov	x0, x2
  404fe8:	bl	403cf0 <error@@Base>
  404fec:	mov	w0, #0x0                   	// #0
  404ff0:	b	40521c <warn@@Base+0x142c>
  404ff4:	ldr	x0, [sp, #40]
  404ff8:	ldr	x1, [x0, #16]
  404ffc:	ldr	w0, [sp, #36]
  405000:	mul	x0, x1, x0
  405004:	ldr	x1, [sp, #72]
  405008:	sub	x0, x1, x0
  40500c:	str	x0, [sp, #72]
  405010:	ldr	x0, [sp, #40]
  405014:	ldr	x0, [x0, #16]
  405018:	lsl	x0, x0, #3
  40501c:	bl	401210 <malloc@plt>
  405020:	mov	x1, x0
  405024:	ldr	x0, [sp, #40]
  405028:	str	x1, [x0, #24]
  40502c:	ldr	x0, [sp, #40]
  405030:	ldr	x0, [x0, #24]
  405034:	cmp	x0, #0x0
  405038:	b.ne	40505c <warn@@Base+0x126c>  // b.any
  40503c:	ldr	x0, [sp, #56]
  405040:	bl	401350 <free@plt>
  405044:	adrp	x0, 407000 <warn@@Base+0x3210>
  405048:	add	x0, x0, #0xa30
  40504c:	bl	4013f0 <gettext@plt>
  405050:	bl	403cf0 <error@@Base>
  405054:	mov	w0, #0x0                   	// #0
  405058:	b	40521c <warn@@Base+0x142c>
  40505c:	str	xzr, [sp, #88]
  405060:	b	4050ac <warn@@Base+0x12bc>
  405064:	ldr	w1, [sp, #36]
  405068:	ldr	x0, [sp, #88]
  40506c:	mul	x0, x1, x0
  405070:	ldr	x1, [sp, #56]
  405074:	add	x2, x1, x0
  405078:	ldr	w3, [sp, #36]
  40507c:	ldr	x0, [sp, #40]
  405080:	ldr	x1, [x0, #24]
  405084:	ldr	x0, [sp, #88]
  405088:	lsl	x0, x0, #3
  40508c:	add	x19, x1, x0
  405090:	mov	w1, w3
  405094:	mov	x0, x2
  405098:	bl	4045c8 <warn@@Base+0x7d8>
  40509c:	str	x0, [x19]
  4050a0:	ldr	x0, [sp, #88]
  4050a4:	add	x0, x0, #0x1
  4050a8:	str	x0, [sp, #88]
  4050ac:	ldr	x0, [sp, #40]
  4050b0:	ldr	x0, [x0, #16]
  4050b4:	ldr	x1, [sp, #88]
  4050b8:	cmp	x1, x0
  4050bc:	b.cc	405064 <warn@@Base+0x1274>  // b.lo, b.ul, b.last
  4050c0:	ldr	x0, [sp, #56]
  4050c4:	bl	401350 <free@plt>
  4050c8:	ldr	x0, [sp, #72]
  4050cc:	cmp	x0, #0x0
  4050d0:	b.ne	405100 <warn@@Base+0x1310>  // b.any
  4050d4:	adrp	x0, 407000 <warn@@Base+0x3210>
  4050d8:	add	x0, x0, #0xa78
  4050dc:	bl	4013f0 <gettext@plt>
  4050e0:	mov	x2, x0
  4050e4:	ldr	x0, [sp, #40]
  4050e8:	ldr	x0, [x0]
  4050ec:	mov	x1, x0
  4050f0:	mov	x0, x2
  4050f4:	bl	403cf0 <error@@Base>
  4050f8:	mov	w0, #0x0                   	// #0
  4050fc:	b	40521c <warn@@Base+0x142c>
  405100:	ldr	x0, [sp, #72]
  405104:	bl	401210 <malloc@plt>
  405108:	mov	x1, x0
  40510c:	ldr	x0, [sp, #40]
  405110:	str	x1, [x0, #32]
  405114:	ldr	x0, [sp, #40]
  405118:	ldr	x0, [x0, #32]
  40511c:	cmp	x0, #0x0
  405120:	b.ne	40513c <warn@@Base+0x134c>  // b.any
  405124:	adrp	x0, 407000 <warn@@Base+0x3210>
  405128:	add	x0, x0, #0xaa8
  40512c:	bl	4013f0 <gettext@plt>
  405130:	bl	403cf0 <error@@Base>
  405134:	mov	w0, #0x0                   	// #0
  405138:	b	40521c <warn@@Base+0x142c>
  40513c:	ldr	x0, [sp, #40]
  405140:	ldr	x1, [sp, #72]
  405144:	str	x1, [x0, #40]
  405148:	ldr	x0, [sp, #40]
  40514c:	ldr	x4, [x0, #32]
  405150:	ldr	x0, [sp, #40]
  405154:	ldr	x0, [x0, #8]
  405158:	mov	x3, x0
  40515c:	ldr	x2, [sp, #72]
  405160:	mov	x1, #0x1                   	// #1
  405164:	mov	x0, x4
  405168:	bl	401340 <fread@plt>
  40516c:	str	x0, [sp, #64]
  405170:	ldr	x1, [sp, #64]
  405174:	ldr	x0, [sp, #72]
  405178:	cmp	x1, x0
  40517c:	b.eq	4051ac <warn@@Base+0x13bc>  // b.none
  405180:	adrp	x0, 407000 <warn@@Base+0x3210>
  405184:	add	x0, x0, #0xae8
  405188:	bl	4013f0 <gettext@plt>
  40518c:	mov	x2, x0
  405190:	ldr	x0, [sp, #40]
  405194:	ldr	x0, [x0]
  405198:	mov	x1, x0
  40519c:	mov	x0, x2
  4051a0:	bl	403cf0 <error@@Base>
  4051a4:	mov	w0, #0x0                   	// #0
  4051a8:	b	40521c <warn@@Base+0x142c>
  4051ac:	ldr	x0, [sp, #40]
  4051b0:	add	x4, x0, #0x58
  4051b4:	ldr	x0, [sp, #40]
  4051b8:	ldr	x0, [x0, #8]
  4051bc:	mov	x3, x0
  4051c0:	mov	x2, #0x3c                  	// #60
  4051c4:	mov	x1, #0x1                   	// #1
  4051c8:	mov	x0, x4
  4051cc:	bl	401340 <fread@plt>
  4051d0:	str	x0, [sp, #64]
  4051d4:	ldr	x0, [sp, #64]
  4051d8:	cmp	x0, #0x3c
  4051dc:	b.eq	405218 <warn@@Base+0x1428>  // b.none
  4051e0:	ldr	x0, [sp, #64]
  4051e4:	cmp	x0, #0x0
  4051e8:	b.eq	405218 <warn@@Base+0x1428>  // b.none
  4051ec:	adrp	x0, 407000 <warn@@Base+0x3210>
  4051f0:	add	x0, x0, #0xb18
  4051f4:	bl	4013f0 <gettext@plt>
  4051f8:	mov	x2, x0
  4051fc:	ldr	x0, [sp, #40]
  405200:	ldr	x0, [x0]
  405204:	mov	x1, x0
  405208:	mov	x0, x2
  40520c:	bl	403cf0 <error@@Base>
  405210:	mov	w0, #0x0                   	// #0
  405214:	b	40521c <warn@@Base+0x142c>
  405218:	mov	w0, #0x1                   	// #1
  40521c:	ldr	x19, [sp, #16]
  405220:	ldp	x29, x30, [sp], #96
  405224:	ret
  405228:	stp	x29, x30, [sp, #-64]!
  40522c:	mov	x29, sp
  405230:	str	x0, [sp, #40]
  405234:	str	x1, [sp, #32]
  405238:	str	x2, [sp, #24]
  40523c:	str	w3, [sp, #20]
  405240:	str	w4, [sp, #16]
  405244:	ldr	x0, [sp, #32]
  405248:	bl	4012a0 <strdup@plt>
  40524c:	mov	x1, x0
  405250:	ldr	x0, [sp, #40]
  405254:	str	x1, [x0]
  405258:	ldr	x0, [sp, #40]
  40525c:	ldr	x1, [sp, #24]
  405260:	str	x1, [x0, #8]
  405264:	ldr	x0, [sp, #40]
  405268:	str	xzr, [x0, #16]
  40526c:	ldr	x0, [sp, #40]
  405270:	str	xzr, [x0, #24]
  405274:	ldr	x0, [sp, #40]
  405278:	str	xzr, [x0, #32]
  40527c:	ldr	x0, [sp, #40]
  405280:	str	xzr, [x0, #40]
  405284:	ldr	x0, [sp, #40]
  405288:	str	xzr, [x0, #48]
  40528c:	ldr	x0, [sp, #40]
  405290:	str	xzr, [x0, #56]
  405294:	ldr	x0, [sp, #40]
  405298:	str	xzr, [x0, #64]
  40529c:	ldr	x0, [sp, #40]
  4052a0:	ldr	w1, [sp, #20]
  4052a4:	str	w1, [x0, #80]
  4052a8:	ldr	x0, [sp, #40]
  4052ac:	str	wzr, [x0, #84]
  4052b0:	ldr	x0, [sp, #40]
  4052b4:	mov	x1, #0x8                   	// #8
  4052b8:	str	x1, [x0, #72]
  4052bc:	mov	w2, #0x0                   	// #0
  4052c0:	mov	x1, #0x8                   	// #8
  4052c4:	ldr	x0, [sp, #24]
  4052c8:	bl	4012d0 <fseek@plt>
  4052cc:	cmp	w0, #0x0
  4052d0:	b.eq	4052f0 <warn@@Base+0x1500>  // b.none
  4052d4:	adrp	x0, 407000 <warn@@Base+0x3210>
  4052d8:	add	x0, x0, #0xb58
  4052dc:	bl	4013f0 <gettext@plt>
  4052e0:	ldr	x1, [sp, #32]
  4052e4:	bl	403cf0 <error@@Base>
  4052e8:	mov	w0, #0x1                   	// #1
  4052ec:	b	4055d8 <warn@@Base+0x17e8>
  4052f0:	ldr	x0, [sp, #40]
  4052f4:	add	x0, x0, #0x58
  4052f8:	ldr	x3, [sp, #24]
  4052fc:	mov	x2, #0x3c                  	// #60
  405300:	mov	x1, #0x1                   	// #1
  405304:	bl	401340 <fread@plt>
  405308:	str	x0, [sp, #56]
  40530c:	ldr	x0, [sp, #56]
  405310:	cmp	x0, #0x3c
  405314:	b.eq	405348 <warn@@Base+0x1558>  // b.none
  405318:	ldr	x0, [sp, #56]
  40531c:	cmp	x0, #0x0
  405320:	b.ne	40532c <warn@@Base+0x153c>  // b.any
  405324:	mov	w0, #0x0                   	// #0
  405328:	b	4055d8 <warn@@Base+0x17e8>
  40532c:	adrp	x0, 407000 <warn@@Base+0x3210>
  405330:	add	x0, x0, #0xb88
  405334:	bl	4013f0 <gettext@plt>
  405338:	ldr	x1, [sp, #32]
  40533c:	bl	403cf0 <error@@Base>
  405340:	mov	w0, #0x1                   	// #1
  405344:	b	4055d8 <warn@@Base+0x17e8>
  405348:	ldr	x0, [sp, #40]
  40534c:	add	x3, x0, #0x58
  405350:	mov	x2, #0x10                  	// #16
  405354:	adrp	x0, 407000 <warn@@Base+0x3210>
  405358:	add	x1, x0, #0xbb0
  40535c:	mov	x0, x3
  405360:	bl	401220 <strncmp@plt>
  405364:	cmp	w0, #0x0
  405368:	b.ne	40538c <warn@@Base+0x159c>  // b.any
  40536c:	ldr	w2, [sp, #16]
  405370:	mov	w1, #0x4                   	// #4
  405374:	ldr	x0, [sp, #40]
  405378:	bl	404ce4 <warn@@Base+0xef4>
  40537c:	cmp	w0, #0x0
  405380:	b.ne	4053fc <warn@@Base+0x160c>  // b.any
  405384:	mov	w0, #0x1                   	// #1
  405388:	b	4055d8 <warn@@Base+0x17e8>
  40538c:	ldr	x0, [sp, #40]
  405390:	add	x3, x0, #0x58
  405394:	mov	x2, #0x10                  	// #16
  405398:	adrp	x0, 407000 <warn@@Base+0x3210>
  40539c:	add	x1, x0, #0xbc8
  4053a0:	mov	x0, x3
  4053a4:	bl	401220 <strncmp@plt>
  4053a8:	cmp	w0, #0x0
  4053ac:	b.ne	4053dc <warn@@Base+0x15ec>  // b.any
  4053b0:	ldr	x0, [sp, #40]
  4053b4:	mov	w1, #0x1                   	// #1
  4053b8:	str	w1, [x0, #84]
  4053bc:	ldr	w2, [sp, #16]
  4053c0:	mov	w1, #0x8                   	// #8
  4053c4:	ldr	x0, [sp, #40]
  4053c8:	bl	404ce4 <warn@@Base+0xef4>
  4053cc:	cmp	w0, #0x0
  4053d0:	b.ne	4053fc <warn@@Base+0x160c>  // b.any
  4053d4:	mov	w0, #0x1                   	// #1
  4053d8:	b	4055d8 <warn@@Base+0x17e8>
  4053dc:	ldr	w0, [sp, #16]
  4053e0:	cmp	w0, #0x0
  4053e4:	b.eq	4053fc <warn@@Base+0x160c>  // b.none
  4053e8:	adrp	x0, 407000 <warn@@Base+0x3210>
  4053ec:	add	x0, x0, #0xbe0
  4053f0:	bl	4013f0 <gettext@plt>
  4053f4:	ldr	x1, [sp, #32]
  4053f8:	bl	4013b0 <printf@plt>
  4053fc:	ldr	x0, [sp, #40]
  405400:	add	x3, x0, #0x58
  405404:	mov	x2, #0x10                  	// #16
  405408:	adrp	x0, 407000 <warn@@Base+0x3210>
  40540c:	add	x1, x0, #0xc00
  405410:	mov	x0, x3
  405414:	bl	401220 <strncmp@plt>
  405418:	cmp	w0, #0x0
  40541c:	b.ne	4055d4 <warn@@Base+0x17e4>  // b.any
  405420:	ldr	x0, [sp, #40]
  405424:	ldrb	w0, [x0, #146]
  405428:	strb	w0, [sp, #55]
  40542c:	ldr	x0, [sp, #40]
  405430:	strb	wzr, [x0, #146]
  405434:	ldr	x0, [sp, #40]
  405438:	add	x0, x0, #0x88
  40543c:	mov	w2, #0xa                   	// #10
  405440:	mov	x1, #0x0                   	// #0
  405444:	bl	401170 <strtoul@plt>
  405448:	mov	x1, x0
  40544c:	ldr	x0, [sp, #40]
  405450:	str	x1, [x0, #56]
  405454:	ldr	x0, [sp, #40]
  405458:	ldrb	w1, [sp, #55]
  40545c:	strb	w1, [x0, #146]
  405460:	ldr	x0, [sp, #40]
  405464:	ldr	x0, [x0, #56]
  405468:	cmp	x0, #0x7
  40546c:	b.hi	4054a0 <warn@@Base+0x16b0>  // b.pmore
  405470:	adrp	x0, 407000 <warn@@Base+0x3210>
  405474:	add	x0, x0, #0xc18
  405478:	bl	4013f0 <gettext@plt>
  40547c:	mov	x3, x0
  405480:	ldr	x0, [sp, #40]
  405484:	ldr	x0, [x0, #56]
  405488:	mov	x2, x0
  40548c:	ldr	x1, [sp, #32]
  405490:	mov	x0, x3
  405494:	bl	403cf0 <error@@Base>
  405498:	mov	w0, #0x1                   	// #1
  40549c:	b	4055d8 <warn@@Base+0x17e8>
  4054a0:	ldr	x0, [sp, #40]
  4054a4:	ldr	x0, [x0, #56]
  4054a8:	cmp	x0, #0x0
  4054ac:	b.ge	4054e0 <warn@@Base+0x16f0>  // b.tcont
  4054b0:	adrp	x0, 407000 <warn@@Base+0x3210>
  4054b4:	add	x0, x0, #0xc48
  4054b8:	bl	4013f0 <gettext@plt>
  4054bc:	mov	x3, x0
  4054c0:	ldr	x0, [sp, #40]
  4054c4:	ldr	x0, [x0, #56]
  4054c8:	mov	x2, x0
  4054cc:	ldr	x1, [sp, #32]
  4054d0:	mov	x0, x3
  4054d4:	bl	403cf0 <error@@Base>
  4054d8:	mov	w0, #0x1                   	// #1
  4054dc:	b	4055d8 <warn@@Base+0x17e8>
  4054e0:	ldr	x0, [sp, #40]
  4054e4:	ldr	x1, [x0, #72]
  4054e8:	ldr	x0, [sp, #40]
  4054ec:	ldr	x0, [x0, #56]
  4054f0:	add	x0, x1, x0
  4054f4:	add	x1, x0, #0x3c
  4054f8:	ldr	x0, [sp, #40]
  4054fc:	str	x1, [x0, #72]
  405500:	ldr	x0, [sp, #40]
  405504:	ldr	x0, [x0, #56]
  405508:	add	x0, x0, #0x1
  40550c:	bl	401210 <malloc@plt>
  405510:	mov	x1, x0
  405514:	ldr	x0, [sp, #40]
  405518:	str	x1, [x0, #48]
  40551c:	ldr	x0, [sp, #40]
  405520:	ldr	x0, [x0, #48]
  405524:	cmp	x0, #0x0
  405528:	b.ne	405544 <warn@@Base+0x1754>  // b.any
  40552c:	adrp	x0, 407000 <warn@@Base+0x3210>
  405530:	add	x0, x0, #0xc78
  405534:	bl	4013f0 <gettext@plt>
  405538:	bl	403cf0 <error@@Base>
  40553c:	mov	w0, #0x1                   	// #1
  405540:	b	4055d8 <warn@@Base+0x17e8>
  405544:	ldr	x0, [sp, #40]
  405548:	ldr	x4, [x0, #48]
  40554c:	ldr	x0, [sp, #40]
  405550:	ldr	x0, [x0, #56]
  405554:	ldr	x3, [sp, #24]
  405558:	mov	x2, #0x1                   	// #1
  40555c:	mov	x1, x0
  405560:	mov	x0, x4
  405564:	bl	401340 <fread@plt>
  405568:	cmp	x0, #0x1
  40556c:	b.eq	4055a0 <warn@@Base+0x17b0>  // b.none
  405570:	ldr	x0, [sp, #40]
  405574:	ldr	x0, [x0, #48]
  405578:	bl	401350 <free@plt>
  40557c:	ldr	x0, [sp, #40]
  405580:	str	xzr, [x0, #48]
  405584:	adrp	x0, 407000 <warn@@Base+0x3210>
  405588:	add	x0, x0, #0xcb0
  40558c:	bl	4013f0 <gettext@plt>
  405590:	ldr	x1, [sp, #32]
  405594:	bl	403cf0 <error@@Base>
  405598:	mov	w0, #0x1                   	// #1
  40559c:	b	4055d8 <warn@@Base+0x17e8>
  4055a0:	ldr	x0, [sp, #40]
  4055a4:	ldr	x0, [x0, #56]
  4055a8:	and	x0, x0, #0x1
  4055ac:	cmp	x0, #0x0
  4055b0:	b.eq	4055bc <warn@@Base+0x17cc>  // b.none
  4055b4:	ldr	x0, [sp, #24]
  4055b8:	bl	401290 <getc@plt>
  4055bc:	ldr	x0, [sp, #40]
  4055c0:	ldr	x1, [x0, #48]
  4055c4:	ldr	x0, [sp, #40]
  4055c8:	ldr	x0, [x0, #56]
  4055cc:	add	x0, x1, x0
  4055d0:	strb	wzr, [x0]
  4055d4:	mov	w0, #0x0                   	// #0
  4055d8:	ldp	x29, x30, [sp], #64
  4055dc:	ret
  4055e0:	stp	x29, x30, [sp, #-48]!
  4055e4:	mov	x29, sp
  4055e8:	str	x0, [sp, #24]
  4055ec:	str	x1, [sp, #16]
  4055f0:	ldr	x0, [sp, #24]
  4055f4:	ldr	x0, [x0]
  4055f8:	cmp	x0, #0x0
  4055fc:	b.eq	405620 <warn@@Base+0x1830>  // b.none
  405600:	ldr	x0, [sp, #24]
  405604:	ldr	x0, [x0]
  405608:	ldr	x1, [sp, #16]
  40560c:	bl	401320 <strcmp@plt>
  405610:	cmp	w0, #0x0
  405614:	b.ne	405620 <warn@@Base+0x1830>  // b.any
  405618:	mov	w0, #0x0                   	// #0
  40561c:	b	405684 <warn@@Base+0x1894>
  405620:	ldr	x0, [sp, #24]
  405624:	ldr	x0, [x0, #8]
  405628:	cmp	x0, #0x0
  40562c:	b.eq	40563c <warn@@Base+0x184c>  // b.none
  405630:	ldr	x0, [sp, #24]
  405634:	ldr	x0, [x0, #8]
  405638:	bl	4011f0 <fclose@plt>
  40563c:	ldr	x0, [sp, #24]
  405640:	bl	40568c <warn@@Base+0x189c>
  405644:	adrp	x0, 407000 <warn@@Base+0x3210>
  405648:	add	x1, x0, #0xce8
  40564c:	ldr	x0, [sp, #16]
  405650:	bl	401200 <fopen@plt>
  405654:	str	x0, [sp, #40]
  405658:	ldr	x0, [sp, #40]
  40565c:	cmp	x0, #0x0
  405660:	b.ne	40566c <warn@@Base+0x187c>  // b.any
  405664:	mov	w0, #0x1                   	// #1
  405668:	b	405684 <warn@@Base+0x1894>
  40566c:	mov	w4, #0x0                   	// #0
  405670:	mov	w3, #0x0                   	// #0
  405674:	ldr	x2, [sp, #40]
  405678:	ldr	x1, [sp, #16]
  40567c:	ldr	x0, [sp, #24]
  405680:	bl	405228 <warn@@Base+0x1438>
  405684:	ldp	x29, x30, [sp], #48
  405688:	ret
  40568c:	stp	x29, x30, [sp, #-32]!
  405690:	mov	x29, sp
  405694:	str	x0, [sp, #24]
  405698:	ldr	x0, [sp, #24]
  40569c:	ldr	x0, [x0]
  4056a0:	cmp	x0, #0x0
  4056a4:	b.eq	4056b4 <warn@@Base+0x18c4>  // b.none
  4056a8:	ldr	x0, [sp, #24]
  4056ac:	ldr	x0, [x0]
  4056b0:	bl	401350 <free@plt>
  4056b4:	ldr	x0, [sp, #24]
  4056b8:	ldr	x0, [x0, #24]
  4056bc:	cmp	x0, #0x0
  4056c0:	b.eq	4056d0 <warn@@Base+0x18e0>  // b.none
  4056c4:	ldr	x0, [sp, #24]
  4056c8:	ldr	x0, [x0, #24]
  4056cc:	bl	401350 <free@plt>
  4056d0:	ldr	x0, [sp, #24]
  4056d4:	ldr	x0, [x0, #32]
  4056d8:	cmp	x0, #0x0
  4056dc:	b.eq	4056ec <warn@@Base+0x18fc>  // b.none
  4056e0:	ldr	x0, [sp, #24]
  4056e4:	ldr	x0, [x0, #32]
  4056e8:	bl	401350 <free@plt>
  4056ec:	ldr	x0, [sp, #24]
  4056f0:	ldr	x0, [x0, #48]
  4056f4:	cmp	x0, #0x0
  4056f8:	b.eq	405708 <warn@@Base+0x1918>  // b.none
  4056fc:	ldr	x0, [sp, #24]
  405700:	ldr	x0, [x0, #48]
  405704:	bl	401350 <free@plt>
  405708:	nop
  40570c:	ldp	x29, x30, [sp], #32
  405710:	ret
  405714:	stp	x29, x30, [sp, #-96]!
  405718:	mov	x29, sp
  40571c:	str	x0, [sp, #24]
  405720:	str	x1, [sp, #16]
  405724:	ldr	x0, [sp, #24]
  405728:	ldrb	w0, [x0, #88]
  40572c:	cmp	w0, #0x2f
  405730:	b.ne	405a00 <warn@@Base+0x1c10>  // b.any
  405734:	ldr	x0, [sp, #24]
  405738:	ldr	x0, [x0, #48]
  40573c:	cmp	x0, #0x0
  405740:	b.eq	405754 <warn@@Base+0x1964>  // b.none
  405744:	ldr	x0, [sp, #24]
  405748:	ldr	x0, [x0, #56]
  40574c:	cmp	x0, #0x0
  405750:	b.ne	40576c <warn@@Base+0x197c>  // b.any
  405754:	adrp	x0, 407000 <warn@@Base+0x3210>
  405758:	add	x0, x0, #0xcf0
  40575c:	bl	4013f0 <gettext@plt>
  405760:	bl	403cf0 <error@@Base>
  405764:	mov	x0, #0x0                   	// #0
  405768:	b	405a84 <warn@@Base+0x1c94>
  40576c:	ldr	x0, [sp, #24]
  405770:	str	xzr, [x0, #64]
  405774:	ldr	x0, [sp, #24]
  405778:	ldrb	w0, [x0, #146]
  40577c:	strb	w0, [sp, #79]
  405780:	ldr	x0, [sp, #24]
  405784:	strb	wzr, [x0, #146]
  405788:	ldr	x0, [sp, #24]
  40578c:	add	x0, x0, #0x58
  405790:	add	x0, x0, #0x1
  405794:	add	x1, sp, #0x28
  405798:	mov	w2, #0xa                   	// #10
  40579c:	bl	401170 <strtoul@plt>
  4057a0:	str	x0, [sp, #88]
  4057a4:	ldr	x0, [sp, #88]
  4057a8:	str	x0, [sp, #64]
  4057ac:	ldr	x0, [sp, #24]
  4057b0:	ldr	w0, [x0, #80]
  4057b4:	cmp	w0, #0x0
  4057b8:	b.eq	4057f8 <warn@@Base+0x1a08>  // b.none
  4057bc:	ldr	x0, [sp, #40]
  4057c0:	cmp	x0, #0x0
  4057c4:	b.eq	4057f8 <warn@@Base+0x1a08>  // b.none
  4057c8:	ldr	x0, [sp, #40]
  4057cc:	ldrb	w0, [x0]
  4057d0:	cmp	w0, #0x3a
  4057d4:	b.ne	4057f8 <warn@@Base+0x1a08>  // b.any
  4057d8:	ldr	x0, [sp, #40]
  4057dc:	add	x0, x0, #0x1
  4057e0:	mov	w2, #0xa                   	// #10
  4057e4:	mov	x1, #0x0                   	// #0
  4057e8:	bl	401170 <strtoul@plt>
  4057ec:	mov	x1, x0
  4057f0:	ldr	x0, [sp, #24]
  4057f4:	str	x1, [x0, #64]
  4057f8:	ldr	x0, [sp, #24]
  4057fc:	ldrb	w1, [sp, #79]
  405800:	strb	w1, [x0, #146]
  405804:	ldr	x0, [sp, #24]
  405808:	ldr	x0, [x0, #56]
  40580c:	ldr	x1, [sp, #88]
  405810:	cmp	x1, x0
  405814:	b.ls	405840 <warn@@Base+0x1a50>  // b.plast
  405818:	adrp	x0, 407000 <warn@@Base+0x3210>
  40581c:	add	x0, x0, #0xd30
  405820:	bl	4013f0 <gettext@plt>
  405824:	ldr	x1, [sp, #88]
  405828:	bl	403cf0 <error@@Base>
  40582c:	mov	x0, #0x0                   	// #0
  405830:	b	405a84 <warn@@Base+0x1c94>
  405834:	ldr	x0, [sp, #88]
  405838:	add	x0, x0, #0x1
  40583c:	str	x0, [sp, #88]
  405840:	ldr	x0, [sp, #24]
  405844:	ldr	x0, [x0, #56]
  405848:	ldr	x1, [sp, #88]
  40584c:	cmp	x1, x0
  405850:	b.cs	40588c <warn@@Base+0x1a9c>  // b.hs, b.nlast
  405854:	ldr	x0, [sp, #24]
  405858:	ldr	x1, [x0, #48]
  40585c:	ldr	x0, [sp, #88]
  405860:	add	x0, x1, x0
  405864:	ldrb	w0, [x0]
  405868:	cmp	w0, #0xa
  40586c:	b.eq	40588c <warn@@Base+0x1a9c>  // b.none
  405870:	ldr	x0, [sp, #24]
  405874:	ldr	x1, [x0, #48]
  405878:	ldr	x0, [sp, #88]
  40587c:	add	x0, x1, x0
  405880:	ldrb	w0, [x0]
  405884:	cmp	w0, #0x0
  405888:	b.ne	405834 <warn@@Base+0x1a44>  // b.any
  40588c:	ldr	x0, [sp, #88]
  405890:	cmp	x0, #0x0
  405894:	b.eq	4058c4 <warn@@Base+0x1ad4>  // b.none
  405898:	ldr	x0, [sp, #24]
  40589c:	ldr	x1, [x0, #48]
  4058a0:	ldr	x0, [sp, #88]
  4058a4:	sub	x0, x0, #0x1
  4058a8:	add	x0, x1, x0
  4058ac:	ldrb	w0, [x0]
  4058b0:	cmp	w0, #0x2f
  4058b4:	b.ne	4058c4 <warn@@Base+0x1ad4>  // b.any
  4058b8:	ldr	x0, [sp, #88]
  4058bc:	sub	x0, x0, #0x1
  4058c0:	str	x0, [sp, #88]
  4058c4:	ldr	x0, [sp, #24]
  4058c8:	ldr	x0, [x0, #56]
  4058cc:	ldr	x1, [sp, #88]
  4058d0:	cmp	x1, x0
  4058d4:	b.ls	4058e4 <warn@@Base+0x1af4>  // b.plast
  4058d8:	ldr	x0, [sp, #24]
  4058dc:	ldr	x0, [x0, #56]
  4058e0:	str	x0, [sp, #88]
  4058e4:	ldr	x0, [sp, #24]
  4058e8:	ldr	x1, [x0, #48]
  4058ec:	ldr	x0, [sp, #88]
  4058f0:	add	x0, x1, x0
  4058f4:	strb	wzr, [x0]
  4058f8:	ldr	x0, [sp, #24]
  4058fc:	ldr	w0, [x0, #80]
  405900:	cmp	w0, #0x0
  405904:	b.eq	405918 <warn@@Base+0x1b28>  // b.none
  405908:	ldr	x0, [sp, #24]
  40590c:	ldr	x0, [x0, #64]
  405910:	cmp	x0, #0x0
  405914:	b.ne	40592c <warn@@Base+0x1b3c>  // b.any
  405918:	ldr	x0, [sp, #24]
  40591c:	ldr	x1, [x0, #48]
  405920:	ldr	x0, [sp, #64]
  405924:	add	x0, x1, x0
  405928:	b	405a84 <warn@@Base+0x1c94>
  40592c:	ldr	x1, [sp, #64]
  405930:	ldr	x0, [sp, #88]
  405934:	cmp	x1, x0
  405938:	b.cc	405954 <warn@@Base+0x1b64>  // b.lo, b.ul, b.last
  40593c:	adrp	x0, 407000 <warn@@Base+0x3210>
  405940:	add	x0, x0, #0xd70
  405944:	bl	4013f0 <gettext@plt>
  405948:	bl	403cf0 <error@@Base>
  40594c:	mov	x0, #0x0                   	// #0
  405950:	b	405a84 <warn@@Base+0x1c94>
  405954:	ldr	x0, [sp, #24]
  405958:	ldr	x3, [x0]
  40595c:	ldr	x0, [sp, #24]
  405960:	ldr	x1, [x0, #48]
  405964:	ldr	x0, [sp, #64]
  405968:	add	x4, x1, x0
  40596c:	ldr	x1, [sp, #88]
  405970:	ldr	x0, [sp, #64]
  405974:	sub	x0, x1, x0
  405978:	mov	x2, x0
  40597c:	mov	x1, x4
  405980:	mov	x0, x3
  405984:	bl	404b54 <warn@@Base+0xd64>
  405988:	str	x0, [sp, #56]
  40598c:	ldr	x0, [sp, #56]
  405990:	cmp	x0, #0x0
  405994:	b.eq	4059e4 <warn@@Base+0x1bf4>  // b.none
  405998:	ldr	x1, [sp, #56]
  40599c:	ldr	x0, [sp, #16]
  4059a0:	bl	4055e0 <warn@@Base+0x17f0>
  4059a4:	cmp	w0, #0x0
  4059a8:	b.ne	4059e4 <warn@@Base+0x1bf4>  // b.any
  4059ac:	ldr	x0, [sp, #24]
  4059b0:	ldr	x0, [x0, #64]
  4059b4:	mov	x2, #0x0                   	// #0
  4059b8:	mov	x1, x0
  4059bc:	ldr	x0, [sp, #16]
  4059c0:	bl	405a8c <warn@@Base+0x1c9c>
  4059c4:	str	x0, [sp, #48]
  4059c8:	ldr	x0, [sp, #48]
  4059cc:	cmp	x0, #0x0
  4059d0:	b.eq	4059e4 <warn@@Base+0x1bf4>  // b.none
  4059d4:	ldr	x0, [sp, #56]
  4059d8:	bl	401350 <free@plt>
  4059dc:	ldr	x0, [sp, #48]
  4059e0:	b	405a84 <warn@@Base+0x1c94>
  4059e4:	ldr	x0, [sp, #56]
  4059e8:	bl	401350 <free@plt>
  4059ec:	ldr	x0, [sp, #24]
  4059f0:	ldr	x1, [x0, #48]
  4059f4:	ldr	x0, [sp, #64]
  4059f8:	add	x0, x1, x0
  4059fc:	b	405a84 <warn@@Base+0x1c94>
  405a00:	str	xzr, [sp, #88]
  405a04:	b	405a48 <warn@@Base+0x1c58>
  405a08:	ldr	x1, [sp, #24]
  405a0c:	ldr	x0, [sp, #88]
  405a10:	add	x0, x1, x0
  405a14:	ldrb	w0, [x0, #88]
  405a18:	cmp	w0, #0x2f
  405a1c:	b.ne	405a3c <warn@@Base+0x1c4c>  // b.any
  405a20:	ldr	x1, [sp, #24]
  405a24:	ldr	x0, [sp, #88]
  405a28:	add	x0, x1, x0
  405a2c:	strb	wzr, [x0, #88]
  405a30:	ldr	x0, [sp, #24]
  405a34:	add	x0, x0, #0x58
  405a38:	b	405a84 <warn@@Base+0x1c94>
  405a3c:	ldr	x0, [sp, #88]
  405a40:	add	x0, x0, #0x1
  405a44:	str	x0, [sp, #88]
  405a48:	ldr	x0, [sp, #88]
  405a4c:	cmp	x0, #0xf
  405a50:	b.ls	405a08 <warn@@Base+0x1c18>  // b.plast
  405a54:	mov	x0, #0x11                  	// #17
  405a58:	bl	406a74 <warn@@Base+0x2c84>
  405a5c:	str	x0, [sp, #80]
  405a60:	ldr	x0, [sp, #24]
  405a64:	add	x0, x0, #0x58
  405a68:	ldp	x0, x1, [x0]
  405a6c:	ldr	x2, [sp, #80]
  405a70:	stp	x0, x1, [x2]
  405a74:	ldr	x0, [sp, #80]
  405a78:	add	x0, x0, #0x10
  405a7c:	strb	wzr, [x0]
  405a80:	ldr	x0, [sp, #80]
  405a84:	ldp	x29, x30, [sp], #96
  405a88:	ret
  405a8c:	stp	x29, x30, [sp, #-64]!
  405a90:	mov	x29, sp
  405a94:	str	x0, [sp, #40]
  405a98:	str	x1, [sp, #32]
  405a9c:	str	x2, [sp, #24]
  405aa0:	ldr	x0, [sp, #40]
  405aa4:	ldr	x0, [x0, #8]
  405aa8:	ldr	x1, [sp, #32]
  405aac:	mov	w2, #0x0                   	// #0
  405ab0:	bl	4012d0 <fseek@plt>
  405ab4:	cmp	w0, #0x0
  405ab8:	b.eq	405ae8 <warn@@Base+0x1cf8>  // b.none
  405abc:	adrp	x0, 407000 <warn@@Base+0x3210>
  405ac0:	add	x0, x0, #0xd98
  405ac4:	bl	4013f0 <gettext@plt>
  405ac8:	mov	x2, x0
  405acc:	ldr	x0, [sp, #40]
  405ad0:	ldr	x0, [x0]
  405ad4:	mov	x1, x0
  405ad8:	mov	x0, x2
  405adc:	bl	403cf0 <error@@Base>
  405ae0:	mov	x0, #0x0                   	// #0
  405ae4:	b	405ba4 <warn@@Base+0x1db4>
  405ae8:	ldr	x0, [sp, #40]
  405aec:	add	x4, x0, #0x58
  405af0:	ldr	x0, [sp, #40]
  405af4:	ldr	x0, [x0, #8]
  405af8:	mov	x3, x0
  405afc:	mov	x2, #0x3c                  	// #60
  405b00:	mov	x1, #0x1                   	// #1
  405b04:	mov	x0, x4
  405b08:	bl	401340 <fread@plt>
  405b0c:	str	x0, [sp, #56]
  405b10:	ldr	x0, [sp, #56]
  405b14:	cmp	x0, #0x3c
  405b18:	b.eq	405b48 <warn@@Base+0x1d58>  // b.none
  405b1c:	adrp	x0, 407000 <warn@@Base+0x3210>
  405b20:	add	x0, x0, #0xb88
  405b24:	bl	4013f0 <gettext@plt>
  405b28:	mov	x2, x0
  405b2c:	ldr	x0, [sp, #40]
  405b30:	ldr	x0, [x0]
  405b34:	mov	x1, x0
  405b38:	mov	x0, x2
  405b3c:	bl	403cf0 <error@@Base>
  405b40:	mov	x0, #0x0                   	// #0
  405b44:	b	405ba4 <warn@@Base+0x1db4>
  405b48:	ldr	x0, [sp, #40]
  405b4c:	add	x3, x0, #0x92
  405b50:	mov	x2, #0x2                   	// #2
  405b54:	adrp	x0, 407000 <warn@@Base+0x3210>
  405b58:	add	x1, x0, #0xdc0
  405b5c:	mov	x0, x3
  405b60:	bl	4012f0 <memcmp@plt>
  405b64:	cmp	w0, #0x0
  405b68:	b.eq	405b98 <warn@@Base+0x1da8>  // b.none
  405b6c:	adrp	x0, 407000 <warn@@Base+0x3210>
  405b70:	add	x0, x0, #0xdc8
  405b74:	bl	4013f0 <gettext@plt>
  405b78:	mov	x2, x0
  405b7c:	ldr	x0, [sp, #40]
  405b80:	ldr	x0, [x0]
  405b84:	mov	x1, x0
  405b88:	mov	x0, x2
  405b8c:	bl	403cf0 <error@@Base>
  405b90:	mov	x0, #0x0                   	// #0
  405b94:	b	405ba4 <warn@@Base+0x1db4>
  405b98:	ldr	x1, [sp, #24]
  405b9c:	ldr	x0, [sp, #40]
  405ba0:	bl	405714 <warn@@Base+0x1924>
  405ba4:	ldp	x29, x30, [sp], #64
  405ba8:	ret
  405bac:	stp	x29, x30, [sp, #-96]!
  405bb0:	mov	x29, sp
  405bb4:	str	x19, [sp, #16]
  405bb8:	str	x0, [sp, #56]
  405bbc:	str	x1, [sp, #48]
  405bc0:	str	x2, [sp, #40]
  405bc4:	adrp	x0, 407000 <warn@@Base+0x3210>
  405bc8:	add	x0, x0, #0xdf8
  405bcc:	bl	4013f0 <gettext@plt>
  405bd0:	str	x0, [sp, #80]
  405bd4:	ldr	x0, [sp, #56]
  405bd8:	ldr	x0, [x0]
  405bdc:	bl	401180 <strlen@plt>
  405be0:	mov	x19, x0
  405be4:	ldr	x0, [sp, #40]
  405be8:	bl	401180 <strlen@plt>
  405bec:	add	x0, x19, x0
  405bf0:	add	x0, x0, #0x3
  405bf4:	str	x0, [sp, #88]
  405bf8:	ldr	x0, [sp, #56]
  405bfc:	ldr	w0, [x0, #80]
  405c00:	cmp	w0, #0x0
  405c04:	b.eq	405c68 <warn@@Base+0x1e78>  // b.none
  405c08:	ldr	x0, [sp, #56]
  405c0c:	ldr	x0, [x0, #64]
  405c10:	cmp	x0, #0x0
  405c14:	b.eq	405c68 <warn@@Base+0x1e78>  // b.none
  405c18:	ldr	x0, [sp, #48]
  405c1c:	ldr	x0, [x0]
  405c20:	cmp	x0, #0x0
  405c24:	b.eq	405c4c <warn@@Base+0x1e5c>  // b.none
  405c28:	ldr	x0, [sp, #48]
  405c2c:	ldr	x0, [x0]
  405c30:	bl	401180 <strlen@plt>
  405c34:	mov	x1, x0
  405c38:	ldr	x0, [sp, #88]
  405c3c:	add	x0, x1, x0
  405c40:	add	x0, x0, #0x2
  405c44:	str	x0, [sp, #88]
  405c48:	b	405c68 <warn@@Base+0x1e78>
  405c4c:	ldr	x0, [sp, #80]
  405c50:	bl	401180 <strlen@plt>
  405c54:	mov	x1, x0
  405c58:	ldr	x0, [sp, #88]
  405c5c:	add	x0, x1, x0
  405c60:	add	x0, x0, #0x2
  405c64:	str	x0, [sp, #88]
  405c68:	ldr	x0, [sp, #88]
  405c6c:	bl	401210 <malloc@plt>
  405c70:	str	x0, [sp, #72]
  405c74:	ldr	x0, [sp, #72]
  405c78:	cmp	x0, #0x0
  405c7c:	b.ne	405c98 <warn@@Base+0x1ea8>  // b.any
  405c80:	adrp	x0, 407000 <warn@@Base+0x3210>
  405c84:	add	x0, x0, #0x850
  405c88:	bl	4013f0 <gettext@plt>
  405c8c:	bl	403cf0 <error@@Base>
  405c90:	mov	x0, #0x0                   	// #0
  405c94:	b	405d88 <warn@@Base+0x1f98>
  405c98:	ldr	x0, [sp, #56]
  405c9c:	ldr	w0, [x0, #80]
  405ca0:	cmp	w0, #0x0
  405ca4:	b.eq	405d28 <warn@@Base+0x1f38>  // b.none
  405ca8:	ldr	x0, [sp, #56]
  405cac:	ldr	x0, [x0, #64]
  405cb0:	cmp	x0, #0x0
  405cb4:	b.eq	405d28 <warn@@Base+0x1f38>  // b.none
  405cb8:	ldr	x0, [sp, #48]
  405cbc:	ldr	x0, [x0]
  405cc0:	cmp	x0, #0x0
  405cc4:	b.eq	405cfc <warn@@Base+0x1f0c>  // b.none
  405cc8:	ldr	x0, [sp, #56]
  405ccc:	ldr	x1, [x0]
  405cd0:	ldr	x0, [sp, #48]
  405cd4:	ldr	x0, [x0]
  405cd8:	ldr	x5, [sp, #40]
  405cdc:	mov	x4, x0
  405ce0:	mov	x3, x1
  405ce4:	adrp	x0, 407000 <warn@@Base+0x3210>
  405ce8:	add	x2, x0, #0xe08
  405cec:	ldr	x1, [sp, #88]
  405cf0:	ldr	x0, [sp, #72]
  405cf4:	bl	4011d0 <snprintf@plt>
  405cf8:	b	405d84 <warn@@Base+0x1f94>
  405cfc:	ldr	x0, [sp, #56]
  405d00:	ldr	x0, [x0]
  405d04:	ldr	x5, [sp, #40]
  405d08:	ldr	x4, [sp, #80]
  405d0c:	mov	x3, x0
  405d10:	adrp	x0, 407000 <warn@@Base+0x3210>
  405d14:	add	x2, x0, #0xe08
  405d18:	ldr	x1, [sp, #88]
  405d1c:	ldr	x0, [sp, #72]
  405d20:	bl	4011d0 <snprintf@plt>
  405d24:	b	405d84 <warn@@Base+0x1f94>
  405d28:	ldr	x0, [sp, #56]
  405d2c:	ldr	w0, [x0, #80]
  405d30:	cmp	w0, #0x0
  405d34:	b.eq	405d60 <warn@@Base+0x1f70>  // b.none
  405d38:	ldr	x0, [sp, #56]
  405d3c:	ldr	x0, [x0]
  405d40:	ldr	x4, [sp, #40]
  405d44:	mov	x3, x0
  405d48:	adrp	x0, 407000 <warn@@Base+0x3210>
  405d4c:	add	x2, x0, #0xe18
  405d50:	ldr	x1, [sp, #88]
  405d54:	ldr	x0, [sp, #72]
  405d58:	bl	4011d0 <snprintf@plt>
  405d5c:	b	405d84 <warn@@Base+0x1f94>
  405d60:	ldr	x0, [sp, #56]
  405d64:	ldr	x0, [x0]
  405d68:	ldr	x4, [sp, #40]
  405d6c:	mov	x3, x0
  405d70:	adrp	x0, 407000 <warn@@Base+0x3210>
  405d74:	add	x2, x0, #0xe20
  405d78:	ldr	x1, [sp, #88]
  405d7c:	ldr	x0, [sp, #72]
  405d80:	bl	4011d0 <snprintf@plt>
  405d84:	ldr	x0, [sp, #72]
  405d88:	ldr	x19, [sp, #16]
  405d8c:	ldp	x29, x30, [sp], #96
  405d90:	ret
  405d94:	stp	x29, x30, [sp, #-64]!
  405d98:	mov	x29, sp
  405d9c:	str	x19, [sp, #16]
  405da0:	str	x0, [sp, #40]
  405da4:	ldr	x0, [sp, #40]
  405da8:	cmp	x0, #0x0
  405dac:	b.ne	405db8 <warn@@Base+0x1fc8>  // b.any
  405db0:	mov	x0, #0x0                   	// #0
  405db4:	b	405e78 <warn@@Base+0x2088>
  405db8:	str	wzr, [sp, #60]
  405dbc:	b	405dcc <warn@@Base+0x1fdc>
  405dc0:	ldr	w0, [sp, #60]
  405dc4:	add	w0, w0, #0x1
  405dc8:	str	w0, [sp, #60]
  405dcc:	ldrsw	x0, [sp, #60]
  405dd0:	lsl	x0, x0, #3
  405dd4:	ldr	x1, [sp, #40]
  405dd8:	add	x0, x1, x0
  405ddc:	ldr	x0, [x0]
  405de0:	cmp	x0, #0x0
  405de4:	b.ne	405dc0 <warn@@Base+0x1fd0>  // b.any
  405de8:	ldr	w0, [sp, #60]
  405dec:	add	w0, w0, #0x1
  405df0:	sxtw	x0, w0
  405df4:	lsl	x0, x0, #3
  405df8:	bl	406a74 <warn@@Base+0x2c84>
  405dfc:	str	x0, [sp, #48]
  405e00:	str	wzr, [sp, #60]
  405e04:	b	405e44 <warn@@Base+0x2054>
  405e08:	ldrsw	x0, [sp, #60]
  405e0c:	lsl	x0, x0, #3
  405e10:	ldr	x1, [sp, #40]
  405e14:	add	x0, x1, x0
  405e18:	ldr	x2, [x0]
  405e1c:	ldrsw	x0, [sp, #60]
  405e20:	lsl	x0, x0, #3
  405e24:	ldr	x1, [sp, #48]
  405e28:	add	x19, x1, x0
  405e2c:	mov	x0, x2
  405e30:	bl	406ba0 <warn@@Base+0x2db0>
  405e34:	str	x0, [x19]
  405e38:	ldr	w0, [sp, #60]
  405e3c:	add	w0, w0, #0x1
  405e40:	str	w0, [sp, #60]
  405e44:	ldrsw	x0, [sp, #60]
  405e48:	lsl	x0, x0, #3
  405e4c:	ldr	x1, [sp, #40]
  405e50:	add	x0, x1, x0
  405e54:	ldr	x0, [x0]
  405e58:	cmp	x0, #0x0
  405e5c:	b.ne	405e08 <warn@@Base+0x2018>  // b.any
  405e60:	ldrsw	x0, [sp, #60]
  405e64:	lsl	x0, x0, #3
  405e68:	ldr	x1, [sp, #48]
  405e6c:	add	x0, x1, x0
  405e70:	str	xzr, [x0]
  405e74:	ldr	x0, [sp, #48]
  405e78:	ldr	x19, [sp, #16]
  405e7c:	ldp	x29, x30, [sp], #64
  405e80:	ret
  405e84:	stp	x29, x30, [sp, #-48]!
  405e88:	mov	x29, sp
  405e8c:	str	x19, [sp, #16]
  405e90:	str	x0, [sp, #40]
  405e94:	ldr	x0, [sp, #40]
  405e98:	cmp	x0, #0x0
  405e9c:	b.eq	405ec8 <warn@@Base+0x20d8>  // b.none
  405ea0:	ldr	x19, [sp, #40]
  405ea4:	b	405eb4 <warn@@Base+0x20c4>
  405ea8:	ldr	x0, [x19]
  405eac:	bl	401350 <free@plt>
  405eb0:	add	x19, x19, #0x8
  405eb4:	ldr	x0, [x19]
  405eb8:	cmp	x0, #0x0
  405ebc:	b.ne	405ea8 <warn@@Base+0x20b8>  // b.any
  405ec0:	ldr	x0, [sp, #40]
  405ec4:	bl	401350 <free@plt>
  405ec8:	nop
  405ecc:	ldr	x19, [sp, #16]
  405ed0:	ldp	x29, x30, [sp], #48
  405ed4:	ret
  405ed8:	sub	sp, sp, #0x10
  405edc:	str	x0, [sp, #8]
  405ee0:	b	405ef8 <warn@@Base+0x2108>
  405ee4:	ldr	x0, [sp, #8]
  405ee8:	ldr	x0, [x0]
  405eec:	add	x1, x0, #0x1
  405ef0:	ldr	x0, [sp, #8]
  405ef4:	str	x1, [x0]
  405ef8:	ldr	x0, [sp, #8]
  405efc:	ldr	x0, [x0]
  405f00:	ldrb	w0, [x0]
  405f04:	mov	w1, w0
  405f08:	adrp	x0, 407000 <warn@@Base+0x3210>
  405f0c:	add	x0, x0, #0xeb8
  405f10:	sxtw	x1, w1
  405f14:	ldrh	w0, [x0, x1, lsl #1]
  405f18:	and	w0, w0, #0x40
  405f1c:	cmp	w0, #0x0
  405f20:	b.ne	405ee4 <warn@@Base+0x20f4>  // b.any
  405f24:	nop
  405f28:	nop
  405f2c:	add	sp, sp, #0x10
  405f30:	ret
  405f34:	sub	sp, sp, #0x10
  405f38:	str	x0, [sp, #8]
  405f3c:	b	405f4c <warn@@Base+0x215c>
  405f40:	ldr	x0, [sp, #8]
  405f44:	add	x0, x0, #0x1
  405f48:	str	x0, [sp, #8]
  405f4c:	ldr	x0, [sp, #8]
  405f50:	ldrb	w0, [x0]
  405f54:	cmp	w0, #0x0
  405f58:	b.eq	405f84 <warn@@Base+0x2194>  // b.none
  405f5c:	ldr	x0, [sp, #8]
  405f60:	ldrb	w0, [x0]
  405f64:	mov	w1, w0
  405f68:	adrp	x0, 407000 <warn@@Base+0x3210>
  405f6c:	add	x0, x0, #0xeb8
  405f70:	sxtw	x1, w1
  405f74:	ldrh	w0, [x0, x1, lsl #1]
  405f78:	and	w0, w0, #0x40
  405f7c:	cmp	w0, #0x0
  405f80:	b.ne	405f40 <warn@@Base+0x2150>  // b.any
  405f84:	ldr	x0, [sp, #8]
  405f88:	ldrb	w0, [x0]
  405f8c:	cmp	w0, #0x0
  405f90:	cset	w0, eq  // eq = none
  405f94:	and	w0, w0, #0xff
  405f98:	add	sp, sp, #0x10
  405f9c:	ret
  405fa0:	stp	x29, x30, [sp, #-112]!
  405fa4:	mov	x29, sp
  405fa8:	str	x19, [sp, #16]
  405fac:	str	x0, [sp, #40]
  405fb0:	str	wzr, [sp, #100]
  405fb4:	str	wzr, [sp, #96]
  405fb8:	str	wzr, [sp, #92]
  405fbc:	str	wzr, [sp, #88]
  405fc0:	str	wzr, [sp, #84]
  405fc4:	str	xzr, [sp, #72]
  405fc8:	ldr	x0, [sp, #40]
  405fcc:	cmp	x0, #0x0
  405fd0:	b.eq	406268 <warn@@Base+0x2478>  // b.none
  405fd4:	ldr	x0, [sp, #40]
  405fd8:	bl	401180 <strlen@plt>
  405fdc:	add	x0, x0, #0x1
  405fe0:	bl	406a74 <warn@@Base+0x2c84>
  405fe4:	str	x0, [sp, #56]
  405fe8:	add	x0, sp, #0x28
  405fec:	bl	405ed8 <warn@@Base+0x20e8>
  405ff0:	ldr	w0, [sp, #84]
  405ff4:	cmp	w0, #0x0
  405ff8:	b.eq	406010 <warn@@Base+0x2220>  // b.none
  405ffc:	ldr	w0, [sp, #84]
  406000:	sub	w0, w0, #0x1
  406004:	ldr	w1, [sp, #88]
  406008:	cmp	w1, w0
  40600c:	b.lt	406078 <warn@@Base+0x2288>  // b.tstop
  406010:	ldr	x0, [sp, #72]
  406014:	cmp	x0, #0x0
  406018:	b.ne	406038 <warn@@Base+0x2248>  // b.any
  40601c:	mov	w0, #0x8                   	// #8
  406020:	str	w0, [sp, #84]
  406024:	ldrsw	x0, [sp, #84]
  406028:	lsl	x0, x0, #3
  40602c:	bl	406a74 <warn@@Base+0x2c84>
  406030:	str	x0, [sp, #64]
  406034:	b	40605c <warn@@Base+0x226c>
  406038:	ldr	w0, [sp, #84]
  40603c:	lsl	w0, w0, #1
  406040:	str	w0, [sp, #84]
  406044:	ldrsw	x0, [sp, #84]
  406048:	lsl	x0, x0, #3
  40604c:	mov	x1, x0
  406050:	ldr	x0, [sp, #72]
  406054:	bl	406b30 <warn@@Base+0x2d40>
  406058:	str	x0, [sp, #64]
  40605c:	ldr	x0, [sp, #64]
  406060:	str	x0, [sp, #72]
  406064:	ldrsw	x0, [sp, #88]
  406068:	lsl	x0, x0, #3
  40606c:	ldr	x1, [sp, #72]
  406070:	add	x0, x1, x0
  406074:	str	xzr, [x0]
  406078:	ldr	x0, [sp, #56]
  40607c:	str	x0, [sp, #104]
  406080:	b	4061f4 <warn@@Base+0x2404>
  406084:	ldr	x0, [sp, #40]
  406088:	ldrb	w0, [x0]
  40608c:	mov	w1, w0
  406090:	adrp	x0, 407000 <warn@@Base+0x3210>
  406094:	add	x0, x0, #0xeb8
  406098:	sxtw	x1, w1
  40609c:	ldrh	w0, [x0, x1, lsl #1]
  4060a0:	and	w0, w0, #0x40
  4060a4:	cmp	w0, #0x0
  4060a8:	b.eq	4060d0 <warn@@Base+0x22e0>  // b.none
  4060ac:	ldr	w0, [sp, #100]
  4060b0:	cmp	w0, #0x0
  4060b4:	b.ne	4060d0 <warn@@Base+0x22e0>  // b.any
  4060b8:	ldr	w0, [sp, #96]
  4060bc:	cmp	w0, #0x0
  4060c0:	b.ne	4060d0 <warn@@Base+0x22e0>  // b.any
  4060c4:	ldr	w0, [sp, #92]
  4060c8:	cmp	w0, #0x0
  4060cc:	b.eq	406204 <warn@@Base+0x2414>  // b.none
  4060d0:	ldr	w0, [sp, #92]
  4060d4:	cmp	w0, #0x0
  4060d8:	b.eq	4060fc <warn@@Base+0x230c>  // b.none
  4060dc:	str	wzr, [sp, #92]
  4060e0:	ldr	x1, [sp, #40]
  4060e4:	ldr	x0, [sp, #104]
  4060e8:	add	x2, x0, #0x1
  4060ec:	str	x2, [sp, #104]
  4060f0:	ldrb	w1, [x1]
  4060f4:	strb	w1, [x0]
  4060f8:	b	4061e8 <warn@@Base+0x23f8>
  4060fc:	ldr	x0, [sp, #40]
  406100:	ldrb	w0, [x0]
  406104:	cmp	w0, #0x5c
  406108:	b.ne	406118 <warn@@Base+0x2328>  // b.any
  40610c:	mov	w0, #0x1                   	// #1
  406110:	str	w0, [sp, #92]
  406114:	b	4061e8 <warn@@Base+0x23f8>
  406118:	ldr	w0, [sp, #100]
  40611c:	cmp	w0, #0x0
  406120:	b.eq	406158 <warn@@Base+0x2368>  // b.none
  406124:	ldr	x0, [sp, #40]
  406128:	ldrb	w0, [x0]
  40612c:	cmp	w0, #0x27
  406130:	b.ne	40613c <warn@@Base+0x234c>  // b.any
  406134:	str	wzr, [sp, #100]
  406138:	b	4061e8 <warn@@Base+0x23f8>
  40613c:	ldr	x1, [sp, #40]
  406140:	ldr	x0, [sp, #104]
  406144:	add	x2, x0, #0x1
  406148:	str	x2, [sp, #104]
  40614c:	ldrb	w1, [x1]
  406150:	strb	w1, [x0]
  406154:	b	4061e8 <warn@@Base+0x23f8>
  406158:	ldr	w0, [sp, #96]
  40615c:	cmp	w0, #0x0
  406160:	b.eq	406198 <warn@@Base+0x23a8>  // b.none
  406164:	ldr	x0, [sp, #40]
  406168:	ldrb	w0, [x0]
  40616c:	cmp	w0, #0x22
  406170:	b.ne	40617c <warn@@Base+0x238c>  // b.any
  406174:	str	wzr, [sp, #96]
  406178:	b	4061e8 <warn@@Base+0x23f8>
  40617c:	ldr	x1, [sp, #40]
  406180:	ldr	x0, [sp, #104]
  406184:	add	x2, x0, #0x1
  406188:	str	x2, [sp, #104]
  40618c:	ldrb	w1, [x1]
  406190:	strb	w1, [x0]
  406194:	b	4061e8 <warn@@Base+0x23f8>
  406198:	ldr	x0, [sp, #40]
  40619c:	ldrb	w0, [x0]
  4061a0:	cmp	w0, #0x27
  4061a4:	b.ne	4061b4 <warn@@Base+0x23c4>  // b.any
  4061a8:	mov	w0, #0x1                   	// #1
  4061ac:	str	w0, [sp, #100]
  4061b0:	b	4061e8 <warn@@Base+0x23f8>
  4061b4:	ldr	x0, [sp, #40]
  4061b8:	ldrb	w0, [x0]
  4061bc:	cmp	w0, #0x22
  4061c0:	b.ne	4061d0 <warn@@Base+0x23e0>  // b.any
  4061c4:	mov	w0, #0x1                   	// #1
  4061c8:	str	w0, [sp, #96]
  4061cc:	b	4061e8 <warn@@Base+0x23f8>
  4061d0:	ldr	x1, [sp, #40]
  4061d4:	ldr	x0, [sp, #104]
  4061d8:	add	x2, x0, #0x1
  4061dc:	str	x2, [sp, #104]
  4061e0:	ldrb	w1, [x1]
  4061e4:	strb	w1, [x0]
  4061e8:	ldr	x0, [sp, #40]
  4061ec:	add	x0, x0, #0x1
  4061f0:	str	x0, [sp, #40]
  4061f4:	ldr	x0, [sp, #40]
  4061f8:	ldrb	w0, [x0]
  4061fc:	cmp	w0, #0x0
  406200:	b.ne	406084 <warn@@Base+0x2294>  // b.any
  406204:	ldr	x0, [sp, #104]
  406208:	strb	wzr, [x0]
  40620c:	ldrsw	x0, [sp, #88]
  406210:	lsl	x0, x0, #3
  406214:	ldr	x1, [sp, #72]
  406218:	add	x19, x1, x0
  40621c:	ldr	x0, [sp, #56]
  406220:	bl	406ba0 <warn@@Base+0x2db0>
  406224:	str	x0, [x19]
  406228:	ldr	w0, [sp, #88]
  40622c:	add	w0, w0, #0x1
  406230:	str	w0, [sp, #88]
  406234:	ldrsw	x0, [sp, #88]
  406238:	lsl	x0, x0, #3
  40623c:	ldr	x1, [sp, #72]
  406240:	add	x0, x1, x0
  406244:	str	xzr, [x0]
  406248:	add	x0, sp, #0x28
  40624c:	bl	405ed8 <warn@@Base+0x20e8>
  406250:	ldr	x0, [sp, #40]
  406254:	ldrb	w0, [x0]
  406258:	cmp	w0, #0x0
  40625c:	b.ne	405fe8 <warn@@Base+0x21f8>  // b.any
  406260:	ldr	x0, [sp, #56]
  406264:	bl	401350 <free@plt>
  406268:	ldr	x0, [sp, #72]
  40626c:	ldr	x19, [sp, #16]
  406270:	ldp	x29, x30, [sp], #112
  406274:	ret
  406278:	stp	x29, x30, [sp, #-64]!
  40627c:	mov	x29, sp
  406280:	str	x0, [sp, #24]
  406284:	str	x1, [sp, #16]
  406288:	str	wzr, [sp, #60]
  40628c:	ldr	x0, [sp, #16]
  406290:	cmp	x0, #0x0
  406294:	b.ne	406388 <warn@@Base+0x2598>  // b.any
  406298:	mov	w0, #0x1                   	// #1
  40629c:	b	4063a0 <warn@@Base+0x25b0>
  4062a0:	ldr	x0, [sp, #24]
  4062a4:	ldr	x0, [x0]
  4062a8:	str	x0, [sp, #48]
  4062ac:	b	40634c <warn@@Base+0x255c>
  4062b0:	ldr	x0, [sp, #48]
  4062b4:	ldrb	w0, [x0]
  4062b8:	strb	w0, [sp, #47]
  4062bc:	ldrb	w1, [sp, #47]
  4062c0:	adrp	x0, 407000 <warn@@Base+0x3210>
  4062c4:	add	x0, x0, #0xeb8
  4062c8:	sxtw	x1, w1
  4062cc:	ldrh	w0, [x0, x1, lsl #1]
  4062d0:	and	w0, w0, #0x40
  4062d4:	cmp	w0, #0x0
  4062d8:	b.ne	406300 <warn@@Base+0x2510>  // b.any
  4062dc:	ldrb	w0, [sp, #47]
  4062e0:	cmp	w0, #0x5c
  4062e4:	b.eq	406300 <warn@@Base+0x2510>  // b.none
  4062e8:	ldrb	w0, [sp, #47]
  4062ec:	cmp	w0, #0x27
  4062f0:	b.eq	406300 <warn@@Base+0x2510>  // b.none
  4062f4:	ldrb	w0, [sp, #47]
  4062f8:	cmp	w0, #0x22
  4062fc:	b.ne	406320 <warn@@Base+0x2530>  // b.any
  406300:	ldr	x1, [sp, #16]
  406304:	mov	w0, #0x5c                  	// #92
  406308:	bl	4011c0 <fputc@plt>
  40630c:	cmn	w0, #0x1
  406310:	b.ne	406320 <warn@@Base+0x2530>  // b.any
  406314:	mov	w0, #0x1                   	// #1
  406318:	str	w0, [sp, #60]
  40631c:	b	40639c <warn@@Base+0x25ac>
  406320:	ldrb	w0, [sp, #47]
  406324:	ldr	x1, [sp, #16]
  406328:	bl	4011c0 <fputc@plt>
  40632c:	cmn	w0, #0x1
  406330:	b.ne	406340 <warn@@Base+0x2550>  // b.any
  406334:	mov	w0, #0x1                   	// #1
  406338:	str	w0, [sp, #60]
  40633c:	b	40639c <warn@@Base+0x25ac>
  406340:	ldr	x0, [sp, #48]
  406344:	add	x0, x0, #0x1
  406348:	str	x0, [sp, #48]
  40634c:	ldr	x0, [sp, #48]
  406350:	ldrb	w0, [x0]
  406354:	cmp	w0, #0x0
  406358:	b.ne	4062b0 <warn@@Base+0x24c0>  // b.any
  40635c:	ldr	x1, [sp, #16]
  406360:	mov	w0, #0xa                   	// #10
  406364:	bl	4011c0 <fputc@plt>
  406368:	cmn	w0, #0x1
  40636c:	b.ne	40637c <warn@@Base+0x258c>  // b.any
  406370:	mov	w0, #0x1                   	// #1
  406374:	str	w0, [sp, #60]
  406378:	b	40639c <warn@@Base+0x25ac>
  40637c:	ldr	x0, [sp, #24]
  406380:	add	x0, x0, #0x8
  406384:	str	x0, [sp, #24]
  406388:	ldr	x0, [sp, #24]
  40638c:	ldr	x0, [x0]
  406390:	cmp	x0, #0x0
  406394:	b.ne	4062a0 <warn@@Base+0x24b0>  // b.any
  406398:	nop
  40639c:	ldr	w0, [sp, #60]
  4063a0:	ldp	x29, x30, [sp], #64
  4063a4:	ret
  4063a8:	stp	x29, x30, [sp, #-240]!
  4063ac:	mov	x29, sp
  4063b0:	str	x0, [sp, #24]
  4063b4:	str	x1, [sp, #16]
  4063b8:	str	wzr, [sp, #236]
  4063bc:	ldr	x0, [sp, #16]
  4063c0:	ldr	x0, [x0]
  4063c4:	str	x0, [sp, #208]
  4063c8:	mov	w0, #0x7d0                 	// #2000
  4063cc:	str	w0, [sp, #232]
  4063d0:	b	406768 <warn@@Base+0x2978>
  4063d4:	ldr	x0, [sp, #16]
  4063d8:	ldr	x1, [x0]
  4063dc:	ldrsw	x0, [sp, #236]
  4063e0:	lsl	x0, x0, #3
  4063e4:	add	x0, x1, x0
  4063e8:	ldr	x0, [x0]
  4063ec:	str	x0, [sp, #200]
  4063f0:	ldr	x0, [sp, #200]
  4063f4:	ldrb	w0, [x0]
  4063f8:	cmp	w0, #0x40
  4063fc:	b.ne	406754 <warn@@Base+0x2964>  // b.any
  406400:	ldr	w0, [sp, #232]
  406404:	sub	w0, w0, #0x1
  406408:	str	w0, [sp, #232]
  40640c:	ldr	w0, [sp, #232]
  406410:	cmp	w0, #0x0
  406414:	b.ne	40644c <warn@@Base+0x265c>  // b.any
  406418:	adrp	x0, 419000 <warn@@Base+0x15210>
  40641c:	add	x0, x0, #0x310
  406420:	ldr	x3, [x0]
  406424:	ldr	x0, [sp, #16]
  406428:	ldr	x0, [x0]
  40642c:	ldr	x0, [x0]
  406430:	mov	x2, x0
  406434:	adrp	x0, 407000 <warn@@Base+0x3210>
  406438:	add	x1, x0, #0xe50
  40643c:	mov	x0, x3
  406440:	bl	401400 <fprintf@plt>
  406444:	mov	w0, #0x1                   	// #1
  406448:	bl	40691c <warn@@Base+0x2b2c>
  40644c:	ldr	x0, [sp, #200]
  406450:	add	x0, x0, #0x1
  406454:	add	x1, sp, #0x28
  406458:	bl	406c70 <warn@@Base+0x2e80>
  40645c:	cmp	w0, #0x0
  406460:	b.lt	40675c <warn@@Base+0x296c>  // b.tstop
  406464:	ldr	w0, [sp, #56]
  406468:	and	w0, w0, #0xf000
  40646c:	cmp	w0, #0x4, lsl #12
  406470:	b.ne	4064a8 <warn@@Base+0x26b8>  // b.any
  406474:	adrp	x0, 419000 <warn@@Base+0x15210>
  406478:	add	x0, x0, #0x310
  40647c:	ldr	x3, [x0]
  406480:	ldr	x0, [sp, #16]
  406484:	ldr	x0, [x0]
  406488:	ldr	x0, [x0]
  40648c:	mov	x2, x0
  406490:	adrp	x0, 407000 <warn@@Base+0x3210>
  406494:	add	x1, x0, #0xe80
  406498:	mov	x0, x3
  40649c:	bl	401400 <fprintf@plt>
  4064a0:	mov	w0, #0x1                   	// #1
  4064a4:	bl	40691c <warn@@Base+0x2b2c>
  4064a8:	ldr	x0, [sp, #200]
  4064ac:	add	x0, x0, #0x1
  4064b0:	str	x0, [sp, #200]
  4064b4:	adrp	x0, 407000 <warn@@Base+0x3210>
  4064b8:	add	x1, x0, #0xeb0
  4064bc:	ldr	x0, [sp, #200]
  4064c0:	bl	401200 <fopen@plt>
  4064c4:	str	x0, [sp, #192]
  4064c8:	ldr	x0, [sp, #192]
  4064cc:	cmp	x0, #0x0
  4064d0:	b.eq	406764 <warn@@Base+0x2974>  // b.none
  4064d4:	mov	w2, #0x2                   	// #2
  4064d8:	mov	x1, #0x0                   	// #0
  4064dc:	ldr	x0, [sp, #192]
  4064e0:	bl	4012d0 <fseek@plt>
  4064e4:	cmn	w0, #0x1
  4064e8:	b.eq	40672c <warn@@Base+0x293c>  // b.none
  4064ec:	ldr	x0, [sp, #192]
  4064f0:	bl	4011b0 <ftell@plt>
  4064f4:	str	x0, [sp, #184]
  4064f8:	ldr	x0, [sp, #184]
  4064fc:	cmn	x0, #0x1
  406500:	b.eq	406734 <warn@@Base+0x2944>  // b.none
  406504:	mov	w2, #0x0                   	// #0
  406508:	mov	x1, #0x0                   	// #0
  40650c:	ldr	x0, [sp, #192]
  406510:	bl	4012d0 <fseek@plt>
  406514:	cmn	w0, #0x1
  406518:	b.eq	40673c <warn@@Base+0x294c>  // b.none
  40651c:	ldr	x0, [sp, #184]
  406520:	add	x0, x0, #0x1
  406524:	bl	406a74 <warn@@Base+0x2c84>
  406528:	str	x0, [sp, #176]
  40652c:	ldr	x0, [sp, #184]
  406530:	ldr	x3, [sp, #192]
  406534:	mov	x2, x0
  406538:	mov	x1, #0x1                   	// #1
  40653c:	ldr	x0, [sp, #176]
  406540:	bl	401340 <fread@plt>
  406544:	str	x0, [sp, #168]
  406548:	ldr	x0, [sp, #184]
  40654c:	ldr	x1, [sp, #168]
  406550:	cmp	x1, x0
  406554:	b.eq	406568 <warn@@Base+0x2778>  // b.none
  406558:	ldr	x0, [sp, #192]
  40655c:	bl	401420 <ferror@plt>
  406560:	cmp	w0, #0x0
  406564:	b.ne	406744 <warn@@Base+0x2954>  // b.any
  406568:	ldr	x1, [sp, #176]
  40656c:	ldr	x0, [sp, #168]
  406570:	add	x0, x1, x0
  406574:	strb	wzr, [x0]
  406578:	ldr	x0, [sp, #176]
  40657c:	bl	405f34 <warn@@Base+0x2144>
  406580:	cmp	w0, #0x0
  406584:	b.eq	4065a0 <warn@@Base+0x27b0>  // b.none
  406588:	mov	x0, #0x8                   	// #8
  40658c:	bl	406a74 <warn@@Base+0x2c84>
  406590:	str	x0, [sp, #224]
  406594:	ldr	x0, [sp, #224]
  406598:	str	xzr, [x0]
  40659c:	b	4065ac <warn@@Base+0x27bc>
  4065a0:	ldr	x0, [sp, #176]
  4065a4:	bl	405fa0 <warn@@Base+0x21b0>
  4065a8:	str	x0, [sp, #224]
  4065ac:	ldr	x0, [sp, #16]
  4065b0:	ldr	x0, [x0]
  4065b4:	ldr	x1, [sp, #208]
  4065b8:	cmp	x1, x0
  4065bc:	b.ne	4065d8 <warn@@Base+0x27e8>  // b.any
  4065c0:	ldr	x0, [sp, #16]
  4065c4:	ldr	x0, [x0]
  4065c8:	bl	405d94 <warn@@Base+0x1fa4>
  4065cc:	mov	x1, x0
  4065d0:	ldr	x0, [sp, #16]
  4065d4:	str	x1, [x0]
  4065d8:	str	xzr, [sp, #216]
  4065dc:	b	4065ec <warn@@Base+0x27fc>
  4065e0:	ldr	x0, [sp, #216]
  4065e4:	add	x0, x0, #0x1
  4065e8:	str	x0, [sp, #216]
  4065ec:	ldr	x0, [sp, #216]
  4065f0:	lsl	x0, x0, #3
  4065f4:	ldr	x1, [sp, #224]
  4065f8:	add	x0, x1, x0
  4065fc:	ldr	x0, [x0]
  406600:	cmp	x0, #0x0
  406604:	b.ne	4065e0 <warn@@Base+0x27f0>  // b.any
  406608:	ldr	x0, [sp, #16]
  40660c:	ldr	x1, [x0]
  406610:	ldrsw	x0, [sp, #236]
  406614:	lsl	x0, x0, #3
  406618:	add	x0, x1, x0
  40661c:	ldr	x0, [x0]
  406620:	bl	401350 <free@plt>
  406624:	ldr	x0, [sp, #16]
  406628:	ldr	x2, [x0]
  40662c:	ldr	x0, [sp, #24]
  406630:	ldr	w0, [x0]
  406634:	sxtw	x1, w0
  406638:	ldr	x0, [sp, #216]
  40663c:	add	x0, x1, x0
  406640:	add	x0, x0, #0x1
  406644:	lsl	x0, x0, #3
  406648:	mov	x1, x0
  40664c:	mov	x0, x2
  406650:	bl	406b30 <warn@@Base+0x2d40>
  406654:	mov	x1, x0
  406658:	ldr	x0, [sp, #16]
  40665c:	str	x1, [x0]
  406660:	ldr	x0, [sp, #16]
  406664:	ldr	x1, [x0]
  406668:	ldrsw	x2, [sp, #236]
  40666c:	ldr	x0, [sp, #216]
  406670:	add	x0, x2, x0
  406674:	lsl	x0, x0, #3
  406678:	add	x3, x1, x0
  40667c:	ldr	x0, [sp, #16]
  406680:	ldr	x1, [x0]
  406684:	ldrsw	x0, [sp, #236]
  406688:	add	x0, x0, #0x1
  40668c:	lsl	x0, x0, #3
  406690:	add	x4, x1, x0
  406694:	ldr	x0, [sp, #24]
  406698:	ldr	w1, [x0]
  40669c:	ldr	w0, [sp, #236]
  4066a0:	sub	w0, w1, w0
  4066a4:	sxtw	x0, w0
  4066a8:	lsl	x0, x0, #3
  4066ac:	mov	x2, x0
  4066b0:	mov	x1, x4
  4066b4:	mov	x0, x3
  4066b8:	bl	401160 <memmove@plt>
  4066bc:	ldr	x0, [sp, #16]
  4066c0:	ldr	x1, [x0]
  4066c4:	ldrsw	x0, [sp, #236]
  4066c8:	lsl	x0, x0, #3
  4066cc:	add	x3, x1, x0
  4066d0:	ldr	x0, [sp, #216]
  4066d4:	lsl	x0, x0, #3
  4066d8:	mov	x2, x0
  4066dc:	ldr	x1, [sp, #224]
  4066e0:	mov	x0, x3
  4066e4:	bl	401150 <memcpy@plt>
  4066e8:	ldr	x0, [sp, #24]
  4066ec:	ldr	w0, [x0]
  4066f0:	mov	w1, w0
  4066f4:	ldr	x0, [sp, #216]
  4066f8:	add	w0, w1, w0
  4066fc:	sub	w0, w0, #0x1
  406700:	mov	w1, w0
  406704:	ldr	x0, [sp, #24]
  406708:	str	w1, [x0]
  40670c:	ldr	x0, [sp, #224]
  406710:	bl	401350 <free@plt>
  406714:	ldr	x0, [sp, #176]
  406718:	bl	401350 <free@plt>
  40671c:	ldr	w0, [sp, #236]
  406720:	sub	w0, w0, #0x1
  406724:	str	w0, [sp, #236]
  406728:	b	406748 <warn@@Base+0x2958>
  40672c:	nop
  406730:	b	406748 <warn@@Base+0x2958>
  406734:	nop
  406738:	b	406748 <warn@@Base+0x2958>
  40673c:	nop
  406740:	b	406748 <warn@@Base+0x2958>
  406744:	nop
  406748:	ldr	x0, [sp, #192]
  40674c:	bl	4011f0 <fclose@plt>
  406750:	b	406768 <warn@@Base+0x2978>
  406754:	nop
  406758:	b	406768 <warn@@Base+0x2978>
  40675c:	nop
  406760:	b	406768 <warn@@Base+0x2978>
  406764:	nop
  406768:	ldr	w0, [sp, #236]
  40676c:	add	w0, w0, #0x1
  406770:	str	w0, [sp, #236]
  406774:	ldr	x0, [sp, #24]
  406778:	ldr	w0, [x0]
  40677c:	ldr	w1, [sp, #236]
  406780:	cmp	w1, w0
  406784:	b.lt	4063d4 <warn@@Base+0x25e4>  // b.tstop
  406788:	nop
  40678c:	nop
  406790:	ldp	x29, x30, [sp], #240
  406794:	ret
  406798:	sub	sp, sp, #0x20
  40679c:	str	x0, [sp, #8]
  4067a0:	ldr	x0, [sp, #8]
  4067a4:	cmp	x0, #0x0
  4067a8:	b.ne	4067b4 <warn@@Base+0x29c4>  // b.any
  4067ac:	mov	w0, #0x0                   	// #0
  4067b0:	b	4067e8 <warn@@Base+0x29f8>
  4067b4:	str	wzr, [sp, #28]
  4067b8:	b	4067c8 <warn@@Base+0x29d8>
  4067bc:	ldr	w0, [sp, #28]
  4067c0:	add	w0, w0, #0x1
  4067c4:	str	w0, [sp, #28]
  4067c8:	ldrsw	x0, [sp, #28]
  4067cc:	lsl	x0, x0, #3
  4067d0:	ldr	x1, [sp, #8]
  4067d4:	add	x0, x1, x0
  4067d8:	ldr	x0, [x0]
  4067dc:	cmp	x0, #0x0
  4067e0:	b.ne	4067bc <warn@@Base+0x29cc>  // b.any
  4067e4:	ldr	w0, [sp, #28]
  4067e8:	add	sp, sp, #0x20
  4067ec:	ret
  4067f0:	sub	sp, sp, #0x20
  4067f4:	str	x0, [sp, #8]
  4067f8:	ldr	x0, [sp, #8]
  4067fc:	str	x0, [sp, #24]
  406800:	b	40682c <warn@@Base+0x2a3c>
  406804:	ldr	x0, [sp, #8]
  406808:	ldrb	w0, [x0]
  40680c:	cmp	w0, #0x2f
  406810:	b.ne	406820 <warn@@Base+0x2a30>  // b.any
  406814:	ldr	x0, [sp, #8]
  406818:	add	x0, x0, #0x1
  40681c:	str	x0, [sp, #24]
  406820:	ldr	x0, [sp, #8]
  406824:	add	x0, x0, #0x1
  406828:	str	x0, [sp, #8]
  40682c:	ldr	x0, [sp, #8]
  406830:	ldrb	w0, [x0]
  406834:	cmp	w0, #0x0
  406838:	b.ne	406804 <warn@@Base+0x2a14>  // b.any
  40683c:	ldr	x0, [sp, #24]
  406840:	add	sp, sp, #0x20
  406844:	ret
  406848:	sub	sp, sp, #0x20
  40684c:	str	x0, [sp, #8]
  406850:	ldr	x0, [sp, #8]
  406854:	ldrb	w0, [x0]
  406858:	mov	w1, w0
  40685c:	adrp	x0, 407000 <warn@@Base+0x3210>
  406860:	add	x0, x0, #0xeb8
  406864:	sxtw	x1, w1
  406868:	ldrh	w0, [x0, x1, lsl #1]
  40686c:	mov	w1, w0
  406870:	mov	w0, #0x88                  	// #136
  406874:	and	w0, w1, w0
  406878:	cmp	w0, #0x0
  40687c:	b.eq	4068a0 <warn@@Base+0x2ab0>  // b.none
  406880:	ldr	x0, [sp, #8]
  406884:	add	x0, x0, #0x1
  406888:	ldrb	w0, [x0]
  40688c:	cmp	w0, #0x3a
  406890:	b.ne	4068a0 <warn@@Base+0x2ab0>  // b.any
  406894:	ldr	x0, [sp, #8]
  406898:	add	x0, x0, #0x2
  40689c:	str	x0, [sp, #8]
  4068a0:	ldr	x0, [sp, #8]
  4068a4:	str	x0, [sp, #24]
  4068a8:	b	4068e4 <warn@@Base+0x2af4>
  4068ac:	ldr	x0, [sp, #8]
  4068b0:	ldrb	w0, [x0]
  4068b4:	cmp	w0, #0x2f
  4068b8:	b.eq	4068cc <warn@@Base+0x2adc>  // b.none
  4068bc:	ldr	x0, [sp, #8]
  4068c0:	ldrb	w0, [x0]
  4068c4:	cmp	w0, #0x5c
  4068c8:	b.ne	4068d8 <warn@@Base+0x2ae8>  // b.any
  4068cc:	ldr	x0, [sp, #8]
  4068d0:	add	x0, x0, #0x1
  4068d4:	str	x0, [sp, #24]
  4068d8:	ldr	x0, [sp, #8]
  4068dc:	add	x0, x0, #0x1
  4068e0:	str	x0, [sp, #8]
  4068e4:	ldr	x0, [sp, #8]
  4068e8:	ldrb	w0, [x0]
  4068ec:	cmp	w0, #0x0
  4068f0:	b.ne	4068ac <warn@@Base+0x2abc>  // b.any
  4068f4:	ldr	x0, [sp, #24]
  4068f8:	add	sp, sp, #0x20
  4068fc:	ret
  406900:	stp	x29, x30, [sp, #-32]!
  406904:	mov	x29, sp
  406908:	str	x0, [sp, #24]
  40690c:	ldr	x0, [sp, #24]
  406910:	bl	4067f0 <warn@@Base+0x2a00>
  406914:	ldp	x29, x30, [sp], #32
  406918:	ret
  40691c:	stp	x29, x30, [sp, #-32]!
  406920:	mov	x29, sp
  406924:	str	w0, [sp, #28]
  406928:	adrp	x0, 419000 <warn@@Base+0x15210>
  40692c:	add	x0, x0, #0x440
  406930:	ldr	x0, [x0]
  406934:	cmp	x0, #0x0
  406938:	b.eq	40694c <warn@@Base+0x2b5c>  // b.none
  40693c:	adrp	x0, 419000 <warn@@Base+0x15210>
  406940:	add	x0, x0, #0x440
  406944:	ldr	x0, [x0]
  406948:	blr	x0
  40694c:	ldr	w0, [sp, #28]
  406950:	bl	401190 <exit@plt>
  406954:	stp	x29, x30, [sp, #-32]!
  406958:	mov	x29, sp
  40695c:	str	x0, [sp, #24]
  406960:	adrp	x0, 419000 <warn@@Base+0x15210>
  406964:	add	x0, x0, #0x308
  406968:	ldr	x1, [sp, #24]
  40696c:	str	x1, [x0]
  406970:	adrp	x0, 419000 <warn@@Base+0x15210>
  406974:	add	x0, x0, #0x428
  406978:	ldr	x0, [x0]
  40697c:	cmp	x0, #0x0
  406980:	b.ne	40699c <warn@@Base+0x2bac>  // b.any
  406984:	mov	x0, #0x0                   	// #0
  406988:	bl	4011a0 <sbrk@plt>
  40698c:	mov	x1, x0
  406990:	adrp	x0, 419000 <warn@@Base+0x15210>
  406994:	add	x0, x0, #0x428
  406998:	str	x1, [x0]
  40699c:	nop
  4069a0:	ldp	x29, x30, [sp], #32
  4069a4:	ret
  4069a8:	stp	x29, x30, [sp, #-48]!
  4069ac:	mov	x29, sp
  4069b0:	str	x0, [sp, #24]
  4069b4:	adrp	x0, 419000 <warn@@Base+0x15210>
  4069b8:	add	x0, x0, #0x428
  4069bc:	ldr	x0, [x0]
  4069c0:	cmp	x0, #0x0
  4069c4:	b.eq	4069ec <warn@@Base+0x2bfc>  // b.none
  4069c8:	mov	x0, #0x0                   	// #0
  4069cc:	bl	4011a0 <sbrk@plt>
  4069d0:	mov	x1, x0
  4069d4:	adrp	x0, 419000 <warn@@Base+0x15210>
  4069d8:	add	x0, x0, #0x428
  4069dc:	ldr	x0, [x0]
  4069e0:	sub	x0, x1, x0
  4069e4:	str	x0, [sp, #40]
  4069e8:	b	406a08 <warn@@Base+0x2c18>
  4069ec:	mov	x0, #0x0                   	// #0
  4069f0:	bl	4011a0 <sbrk@plt>
  4069f4:	mov	x1, x0
  4069f8:	adrp	x0, 419000 <warn@@Base+0x15210>
  4069fc:	add	x0, x0, #0x330
  406a00:	sub	x0, x1, x0
  406a04:	str	x0, [sp, #40]
  406a08:	adrp	x0, 419000 <warn@@Base+0x15210>
  406a0c:	add	x0, x0, #0x310
  406a10:	ldr	x6, [x0]
  406a14:	adrp	x0, 419000 <warn@@Base+0x15210>
  406a18:	add	x0, x0, #0x308
  406a1c:	ldr	x1, [x0]
  406a20:	adrp	x0, 419000 <warn@@Base+0x15210>
  406a24:	add	x0, x0, #0x308
  406a28:	ldr	x0, [x0]
  406a2c:	ldrb	w0, [x0]
  406a30:	cmp	w0, #0x0
  406a34:	b.eq	406a44 <warn@@Base+0x2c54>  // b.none
  406a38:	adrp	x0, 408000 <warn@@Base+0x4210>
  406a3c:	add	x0, x0, #0x2c0
  406a40:	b	406a4c <warn@@Base+0x2c5c>
  406a44:	adrp	x0, 408000 <warn@@Base+0x4210>
  406a48:	add	x0, x0, #0x2b8
  406a4c:	ldr	x5, [sp, #40]
  406a50:	ldr	x4, [sp, #24]
  406a54:	mov	x3, x0
  406a58:	mov	x2, x1
  406a5c:	adrp	x0, 408000 <warn@@Base+0x4210>
  406a60:	add	x1, x0, #0x2c8
  406a64:	mov	x0, x6
  406a68:	bl	401400 <fprintf@plt>
  406a6c:	mov	w0, #0x1                   	// #1
  406a70:	bl	40691c <warn@@Base+0x2b2c>
  406a74:	stp	x29, x30, [sp, #-48]!
  406a78:	mov	x29, sp
  406a7c:	str	x0, [sp, #24]
  406a80:	ldr	x0, [sp, #24]
  406a84:	cmp	x0, #0x0
  406a88:	b.ne	406a94 <warn@@Base+0x2ca4>  // b.any
  406a8c:	mov	x0, #0x1                   	// #1
  406a90:	str	x0, [sp, #24]
  406a94:	ldr	x0, [sp, #24]
  406a98:	bl	401210 <malloc@plt>
  406a9c:	str	x0, [sp, #40]
  406aa0:	ldr	x0, [sp, #40]
  406aa4:	cmp	x0, #0x0
  406aa8:	b.ne	406ab4 <warn@@Base+0x2cc4>  // b.any
  406aac:	ldr	x0, [sp, #24]
  406ab0:	bl	4069a8 <warn@@Base+0x2bb8>
  406ab4:	ldr	x0, [sp, #40]
  406ab8:	ldp	x29, x30, [sp], #48
  406abc:	ret
  406ac0:	stp	x29, x30, [sp, #-48]!
  406ac4:	mov	x29, sp
  406ac8:	str	x0, [sp, #24]
  406acc:	str	x1, [sp, #16]
  406ad0:	ldr	x0, [sp, #24]
  406ad4:	cmp	x0, #0x0
  406ad8:	b.eq	406ae8 <warn@@Base+0x2cf8>  // b.none
  406adc:	ldr	x0, [sp, #16]
  406ae0:	cmp	x0, #0x0
  406ae4:	b.ne	406af8 <warn@@Base+0x2d08>  // b.any
  406ae8:	mov	x0, #0x1                   	// #1
  406aec:	str	x0, [sp, #16]
  406af0:	ldr	x0, [sp, #16]
  406af4:	str	x0, [sp, #24]
  406af8:	ldr	x1, [sp, #16]
  406afc:	ldr	x0, [sp, #24]
  406b00:	bl	401250 <calloc@plt>
  406b04:	str	x0, [sp, #40]
  406b08:	ldr	x0, [sp, #40]
  406b0c:	cmp	x0, #0x0
  406b10:	b.ne	406b24 <warn@@Base+0x2d34>  // b.any
  406b14:	ldr	x1, [sp, #24]
  406b18:	ldr	x0, [sp, #16]
  406b1c:	mul	x0, x1, x0
  406b20:	bl	4069a8 <warn@@Base+0x2bb8>
  406b24:	ldr	x0, [sp, #40]
  406b28:	ldp	x29, x30, [sp], #48
  406b2c:	ret
  406b30:	stp	x29, x30, [sp, #-48]!
  406b34:	mov	x29, sp
  406b38:	str	x0, [sp, #24]
  406b3c:	str	x1, [sp, #16]
  406b40:	ldr	x0, [sp, #16]
  406b44:	cmp	x0, #0x0
  406b48:	b.ne	406b54 <warn@@Base+0x2d64>  // b.any
  406b4c:	mov	x0, #0x1                   	// #1
  406b50:	str	x0, [sp, #16]
  406b54:	ldr	x0, [sp, #24]
  406b58:	cmp	x0, #0x0
  406b5c:	b.ne	406b70 <warn@@Base+0x2d80>  // b.any
  406b60:	ldr	x0, [sp, #16]
  406b64:	bl	401210 <malloc@plt>
  406b68:	str	x0, [sp, #40]
  406b6c:	b	406b80 <warn@@Base+0x2d90>
  406b70:	ldr	x1, [sp, #16]
  406b74:	ldr	x0, [sp, #24]
  406b78:	bl	401270 <realloc@plt>
  406b7c:	str	x0, [sp, #40]
  406b80:	ldr	x0, [sp, #40]
  406b84:	cmp	x0, #0x0
  406b88:	b.ne	406b94 <warn@@Base+0x2da4>  // b.any
  406b8c:	ldr	x0, [sp, #16]
  406b90:	bl	4069a8 <warn@@Base+0x2bb8>
  406b94:	ldr	x0, [sp, #40]
  406b98:	ldp	x29, x30, [sp], #48
  406b9c:	ret
  406ba0:	stp	x29, x30, [sp, #-48]!
  406ba4:	mov	x29, sp
  406ba8:	stp	x19, x20, [sp, #16]
  406bac:	str	x0, [sp, #40]
  406bb0:	ldr	x0, [sp, #40]
  406bb4:	bl	401180 <strlen@plt>
  406bb8:	add	x19, x0, #0x1
  406bbc:	mov	x0, x19
  406bc0:	bl	406a74 <warn@@Base+0x2c84>
  406bc4:	mov	x20, x0
  406bc8:	mov	x2, x19
  406bcc:	ldr	x1, [sp, #40]
  406bd0:	mov	x0, x20
  406bd4:	bl	401150 <memcpy@plt>
  406bd8:	ldp	x19, x20, [sp, #16]
  406bdc:	ldp	x29, x30, [sp], #48
  406be0:	ret
  406be4:	nop
  406be8:	stp	x29, x30, [sp, #-64]!
  406bec:	mov	x29, sp
  406bf0:	stp	x19, x20, [sp, #16]
  406bf4:	adrp	x20, 418000 <warn@@Base+0x14210>
  406bf8:	add	x20, x20, #0xde0
  406bfc:	stp	x21, x22, [sp, #32]
  406c00:	adrp	x21, 418000 <warn@@Base+0x14210>
  406c04:	add	x21, x21, #0xdd8
  406c08:	sub	x20, x20, x21
  406c0c:	mov	w22, w0
  406c10:	stp	x23, x24, [sp, #48]
  406c14:	mov	x23, x1
  406c18:	mov	x24, x2
  406c1c:	bl	401118 <memcpy@plt-0x38>
  406c20:	cmp	xzr, x20, asr #3
  406c24:	b.eq	406c50 <warn@@Base+0x2e60>  // b.none
  406c28:	asr	x20, x20, #3
  406c2c:	mov	x19, #0x0                   	// #0
  406c30:	ldr	x3, [x21, x19, lsl #3]
  406c34:	mov	x2, x24
  406c38:	add	x19, x19, #0x1
  406c3c:	mov	x1, x23
  406c40:	mov	w0, w22
  406c44:	blr	x3
  406c48:	cmp	x20, x19
  406c4c:	b.ne	406c30 <warn@@Base+0x2e40>  // b.any
  406c50:	ldp	x19, x20, [sp, #16]
  406c54:	ldp	x21, x22, [sp, #32]
  406c58:	ldp	x23, x24, [sp, #48]
  406c5c:	ldp	x29, x30, [sp], #64
  406c60:	ret
  406c64:	nop
  406c68:	ret
  406c6c:	nop
  406c70:	mov	x2, x1
  406c74:	mov	x1, x0
  406c78:	mov	w0, #0x0                   	// #0
  406c7c:	b	4013e0 <__xstat@plt>
  406c80:	mov	x2, x1
  406c84:	mov	w1, w0
  406c88:	mov	w0, #0x0                   	// #0
  406c8c:	b	401390 <__fxstat@plt>

Disassembly of section .fini:

0000000000406c90 <.fini>:
  406c90:	stp	x29, x30, [sp, #-16]!
  406c94:	mov	x29, sp
  406c98:	ldp	x29, x30, [sp], #16
  406c9c:	ret
