<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_microblaze_0_axi_intc_0_synth_1" LaunchDir="D:/Projects/Bean/BERT/project_3/project_3.runs/design_1_microblaze_0_axi_intc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_util_ds_buf_0_0_synth_1" LaunchDir="D:/Projects/Bean/BERT/project_3/project_3.runs/design_1_util_ds_buf_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_data_recovery_0_0_synth_1" LaunchDir="D:/Projects/Bean/BERT/project_3/project_3.runs/design_1_data_recovery_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_dr_make8_0_0_synth_1" LaunchDir="D:/Projects/Bean/BERT/project_3/project_3.runs/design_1_dr_make8_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_dr_make8_1_0_synth_1" LaunchDir="D:/Projects/Bean/BERT/project_3/project_3.runs/design_1_dr_make8_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xlconstant_2_0_synth_1" LaunchDir="D:/Projects/Bean/BERT/project_3/project_3.runs/design_1_xlconstant_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xlconstant_1_0_synth_1" LaunchDir="D:/Projects/Bean/BERT/project_3/project_3.runs/design_1_xlconstant_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_serial_pipeline_delay_0_0_synth_1" LaunchDir="D:/Projects/Bean/BERT/project_3/project_3.runs/design_1_serial_pipeline_delay_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_util_vector_logic_1_0_synth_1" LaunchDir="D:/Projects/Bean/BERT/project_3/project_3.runs/design_1_util_vector_logic_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_blk_mem_gen_0_0_synth_1" LaunchDir="D:/Projects/Bean/BERT/project_3/project_3.runs/design_1_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xlconstant_3_0_synth_1" LaunchDir="D:/Projects/Bean/BERT/project_3/project_3.runs/design_1_xlconstant_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_util_ds_buf_1_0_synth_1" LaunchDir="D:/Projects/Bean/BERT/project_3/project_3.runs/design_1_util_ds_buf_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_address_counter_0_0_synth_1" LaunchDir="D:/Projects/Bean/BERT/project_3/project_3.runs/design_1_address_counter_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="D:/Projects/Bean/BERT/project_3/project_3.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_microblaze_0_axi_intc_0_synth_1"/>
		<Parent Id="design_1_util_ds_buf_0_0_synth_1"/>
		<Parent Id="design_1_data_recovery_0_0_synth_1"/>
		<Parent Id="design_1_dr_make8_0_0_synth_1"/>
		<Parent Id="design_1_dr_make8_1_0_synth_1"/>
		<Parent Id="design_1_xlconstant_2_0_synth_1"/>
		<Parent Id="design_1_xlconstant_1_0_synth_1"/>
		<Parent Id="design_1_serial_pipeline_delay_0_0_synth_1"/>
		<Parent Id="design_1_util_vector_logic_1_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="design_1_xlconstant_3_0_synth_1"/>
		<Parent Id="design_1_util_ds_buf_1_0_synth_1"/>
		<Parent Id="design_1_address_counter_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="D:/Projects/Bean/BERT/project_3/project_3.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_microblaze_0_axi_intc_0_synth_1"/>
		<Parent Id="design_1_util_ds_buf_0_0_synth_1"/>
		<Parent Id="design_1_data_recovery_0_0_synth_1"/>
		<Parent Id="design_1_dr_make8_0_0_synth_1"/>
		<Parent Id="design_1_dr_make8_1_0_synth_1"/>
		<Parent Id="design_1_xlconstant_2_0_synth_1"/>
		<Parent Id="design_1_xlconstant_1_0_synth_1"/>
		<Parent Id="design_1_serial_pipeline_delay_0_0_synth_1"/>
		<Parent Id="design_1_util_vector_logic_1_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="design_1_xlconstant_3_0_synth_1"/>
		<Parent Id="design_1_util_ds_buf_1_0_synth_1"/>
		<Parent Id="design_1_address_counter_0_0_synth_1"/>
	</Run>
</Runs>

