// Copyright 2022-2025 Beken
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//     http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

// This is a generated file, if you need to modify it, use the script to
// generate and modify all the struct.h, ll.h, reg.h, debug_dump.c files!

#pragma once

#include "sdkconfig.h"

#ifdef __cplusplus
extern "C" {
#endif

#define SYS_DEVICE_ID_ADDR (SOC_SYSTEM_REG_BASE + (0x0 << 2))

#define SYS_DEVICE_ID_DEVICEID_POS (0)
#define SYS_DEVICE_ID_DEVICEID_MASK (0xffffffff)

#define SYS_VERSION_ID_ADDR (SOC_SYSTEM_REG_BASE + (0x1 << 2))

#define SYS_VERSION_ID_VERSIONID_POS (0)
#define SYS_VERSION_ID_VERSIONID_MASK (0xffffffff)

#define SYS_CPU_STORAGE_CONNECT_OP_SELECT_ADDR (SOC_SYSTEM_REG_BASE + (0x2 << 2))

#define SYS_CPU_STORAGE_CONNECT_OP_SELECT_BOOT_MODE_POS (0)
#define SYS_CPU_STORAGE_CONNECT_OP_SELECT_BOOT_MODE_MASK (0x1)

#define SYS_CPU_STORAGE_CONNECT_OP_SELECT_RESERVED_BIT_1_1_POS (1)
#define SYS_CPU_STORAGE_CONNECT_OP_SELECT_RESERVED_BIT_1_1_MASK (0x1)

#define SYS_CPU_STORAGE_CONNECT_OP_SELECT_RESERVED0_POS (2)
#define SYS_CPU_STORAGE_CONNECT_OP_SELECT_RESERVED0_MASK (0x3)

#define SYS_CPU_STORAGE_CONNECT_OP_SELECT_RF_SWITCH_MANUAL_EN_POS (4)
#define SYS_CPU_STORAGE_CONNECT_OP_SELECT_RF_SWITCH_MANUAL_EN_MASK (0x1)

#define SYS_CPU_STORAGE_CONNECT_OP_SELECT_RF_SOURCE_POS (5)
#define SYS_CPU_STORAGE_CONNECT_OP_SELECT_RF_SOURCE_MASK (0x3)

#define SYS_CPU_STORAGE_CONNECT_OP_SELECT_RESERVED1_POS (7)
#define SYS_CPU_STORAGE_CONNECT_OP_SELECT_RESERVED1_MASK (0x1)

#define SYS_CPU_STORAGE_CONNECT_OP_SELECT_RESERVED_BIT_8_8_POS (8)
#define SYS_CPU_STORAGE_CONNECT_OP_SELECT_RESERVED_BIT_8_8_MASK (0x1)

#define SYS_CPU_STORAGE_CONNECT_OP_SELECT_FLASH_SEL_POS (9)
#define SYS_CPU_STORAGE_CONNECT_OP_SELECT_FLASH_SEL_MASK (0x1)

#define SYS_CPU_STORAGE_CONNECT_OP_SELECT_FEM_BPS_TXEN_POS (10)
#define SYS_CPU_STORAGE_CONNECT_OP_SELECT_FEM_BPS_TXEN_MASK (0x1)

#define SYS_CPU_STORAGE_CONNECT_OP_SELECT_RESERVED2_POS (11)
#define SYS_CPU_STORAGE_CONNECT_OP_SELECT_RESERVED2_MASK (0x1fffff)

#define SYS_CPU_CURRENT_RUN_STATUS_ADDR (SOC_SYSTEM_REG_BASE + (0x3 << 2))

#define SYS_CPU_CURRENT_RUN_STATUS_CORE0_HALTED_POS (0)
#define SYS_CPU_CURRENT_RUN_STATUS_CORE0_HALTED_MASK (0x1)

#define SYS_CPU_CURRENT_RUN_STATUS_RESERVED_BIT_1_1_POS (1)
#define SYS_CPU_CURRENT_RUN_STATUS_RESERVED_BIT_1_1_MASK (0x1)

#define SYS_CPU_CURRENT_RUN_STATUS_RESERVED0_POS (2)
#define SYS_CPU_CURRENT_RUN_STATUS_RESERVED0_MASK (0x3)

#define SYS_CPU_CURRENT_RUN_STATUS_CPU0_SW_RESET_POS (4)
#define SYS_CPU_CURRENT_RUN_STATUS_CPU0_SW_RESET_MASK (0x1)

#define SYS_CPU_CURRENT_RUN_STATUS_RESERVED1_POS (5)
#define SYS_CPU_CURRENT_RUN_STATUS_RESERVED1_MASK (0x7)

#define SYS_CPU_CURRENT_RUN_STATUS_CPU0_PWR_DW_STATE_POS (8)
#define SYS_CPU_CURRENT_RUN_STATUS_CPU0_PWR_DW_STATE_MASK (0x1)

#define SYS_CPU_CURRENT_RUN_STATUS_RESERVED2_POS (9)
#define SYS_CPU_CURRENT_RUN_STATUS_RESERVED2_MASK (0x7fffff)

#define SYS_CPU0_INT_HALT_CLK_OP_ADDR (SOC_SYSTEM_REG_BASE + (0x4 << 2))

#define SYS_CPU0_INT_HALT_CLK_OP_CPU0_SW_RST_POS (0)
#define SYS_CPU0_INT_HALT_CLK_OP_CPU0_SW_RST_MASK (0x1)

#define SYS_CPU0_INT_HALT_CLK_OP_CPU0_PWR_DW_POS (1)
#define SYS_CPU0_INT_HALT_CLK_OP_CPU0_PWR_DW_MASK (0x1)

#define SYS_CPU0_INT_HALT_CLK_OP_CPU0_INT_MASK_POS (2)
#define SYS_CPU0_INT_HALT_CLK_OP_CPU0_INT_MASK_MASK (0x1)

#define SYS_CPU0_INT_HALT_CLK_OP_CPU0_HALT_POS (3)
#define SYS_CPU0_INT_HALT_CLK_OP_CPU0_HALT_MASK (0x1)

#define SYS_CPU0_INT_HALT_CLK_OP_CPU0_SPEED_POS (4)
#define SYS_CPU0_INT_HALT_CLK_OP_CPU0_SPEED_MASK (0x1)

#define SYS_CPU0_INT_HALT_CLK_OP_CPU0_RXEVT_SEL_POS (5)
#define SYS_CPU0_INT_HALT_CLK_OP_CPU0_RXEVT_SEL_MASK (0x1)

#define SYS_CPU0_INT_HALT_CLK_OP_RESERVED_6_7_POS (6)
#define SYS_CPU0_INT_HALT_CLK_OP_RESERVED_6_7_MASK (0x3)

#define SYS_CPU0_INT_HALT_CLK_OP_CPU0_OFFSET_POS (8)
#define SYS_CPU0_INT_HALT_CLK_OP_CPU0_OFFSET_MASK (0xffffff)

#define SYS_CPU_CLK_DIV_MODE1_ADDR (SOC_SYSTEM_REG_BASE + (0x8 << 2))

#define SYS_CPU_CLK_DIV_MODE1_CLKDIV_CORE_POS (0)
#define SYS_CPU_CLK_DIV_MODE1_CLKDIV_CORE_MASK (0xf)

#define SYS_CPU_CLK_DIV_MODE1_CKSEL_CORE_POS (4)
#define SYS_CPU_CLK_DIV_MODE1_CKSEL_CORE_MASK (0x1)

#define SYS_CPU_CLK_DIV_MODE1_RSV_POS (5)
#define SYS_CPU_CLK_DIV_MODE1_RSV_MASK (0x7ffffff)

#define SYS_CPU_CLK_DIV_MODE2_ADDR (SOC_SYSTEM_REG_BASE + (0x9 << 2))

#define SYS_CPU_CLK_DIV_MODE2_RESERVED_0_3_POS (0)
#define SYS_CPU_CLK_DIV_MODE2_RESERVED_0_3_MASK (0xf)

#define SYS_CPU_CLK_DIV_MODE2_CKDIV_PSRAM_POS (4)
#define SYS_CPU_CLK_DIV_MODE2_CKDIV_PSRAM_MASK (0x1)

#define SYS_CPU_CLK_DIV_MODE2_CKSEL_PSRAM_POS (5)
#define SYS_CPU_CLK_DIV_MODE2_CKSEL_PSRAM_MASK (0x1)

#define SYS_CPU_CLK_DIV_MODE2_RESERVED_BIT_6_13_POS (6)
#define SYS_CPU_CLK_DIV_MODE2_RESERVED_BIT_6_13_MASK (0xff)

#define SYS_CPU_CLK_DIV_MODE2_CKDIV_SDIO_POS (14)
#define SYS_CPU_CLK_DIV_MODE2_CKDIV_SDIO_MASK (0x3)

#define SYS_CPU_CLK_DIV_MODE2_CKSEL_SDIO_POS (16)
#define SYS_CPU_CLK_DIV_MODE2_CKSEL_SDIO_MASK (0x3)

#define SYS_CPU_CLK_DIV_MODE2_CKDIV_AUXS_POS (18)
#define SYS_CPU_CLK_DIV_MODE2_CKDIV_AUXS_MASK (0xf)

#define SYS_CPU_CLK_DIV_MODE2_CKSEL_AUXS_POS (22)
#define SYS_CPU_CLK_DIV_MODE2_CKSEL_AUXS_MASK (0x3)

#define SYS_CPU_CLK_DIV_MODE2_CKSEL_FLASH_POS (24)
#define SYS_CPU_CLK_DIV_MODE2_CKSEL_FLASH_MASK (0x3)

#define SYS_CPU_CLK_DIV_MODE2_CKDIV_FLASH_POS (26)
#define SYS_CPU_CLK_DIV_MODE2_CKDIV_FLASH_MASK (0x3)

#define SYS_CPU_CLK_DIV_MODE2_CKDIV_I2S0_POS (28)
#define SYS_CPU_CLK_DIV_MODE2_CKDIV_I2S0_MASK (0x7)

#define SYS_CPU_CLK_DIV_MODE2_CLKDIV_AUXS_POS (31)
#define SYS_CPU_CLK_DIV_MODE2_CLKDIV_AUXS_MASK (0x1)

#define SYS_CPU_26M_WDT_CLK_DIV_ADDR (SOC_SYSTEM_REG_BASE + (0xa << 2))

#define SYS_CPU_26M_WDT_CLK_DIV_CKDIV_26M_POS (0)
#define SYS_CPU_26M_WDT_CLK_DIV_CKDIV_26M_MASK (0x3)

#define SYS_CPU_26M_WDT_CLK_DIV_CKDIV_WDT_POS (2)
#define SYS_CPU_26M_WDT_CLK_DIV_CKDIV_WDT_MASK (0x3)

#define SYS_CPU_26M_WDT_CLK_DIV_CLKSEL_SPI0_POS (4)
#define SYS_CPU_26M_WDT_CLK_DIV_CLKSEL_SPI0_MASK (0x3)

#define SYS_CPU_26M_WDT_CLK_DIV_CLKSEL_SPI1_POS (6)
#define SYS_CPU_26M_WDT_CLK_DIV_CLKSEL_SPI1_MASK (0x3)

#define SYS_CPU_26M_WDT_CLK_DIV_CKSEL_QSPI1_POS (8)
#define SYS_CPU_26M_WDT_CLK_DIV_CKSEL_QSPI1_MASK (0x3)

#define SYS_CPU_26M_WDT_CLK_DIV_RESERVED_10_31_POS (10)
#define SYS_CPU_26M_WDT_CLK_DIV_RESERVED_10_31_MASK (0x3fffff)

#define SYS_CPU_ANASPI_FREQ_ADDR (SOC_SYSTEM_REG_BASE + (0xb << 2))

#define SYS_CPU_ANASPI_FREQ_ANASPI_FREQ_POS (0)
#define SYS_CPU_ANASPI_FREQ_ANASPI_FREQ_MASK (0x3f)

#define SYS_CPU_ANASPI_FREQ_RESERVED_6_31_POS (6)
#define SYS_CPU_ANASPI_FREQ_RESERVED_6_31_MASK (0x3ffffff)

#define SYS_CPU_DEVICE_CLK_ENABLE_ADDR (SOC_SYSTEM_REG_BASE + (0xc << 2))

#define SYS_CPU_DEVICE_CLK_ENABLE_I2C0_CKEN_POS (0)
#define SYS_CPU_DEVICE_CLK_ENABLE_I2C0_CKEN_MASK (0x1)

#define SYS_CPU_DEVICE_CLK_ENABLE_SPI0_CKEN_POS (1)
#define SYS_CPU_DEVICE_CLK_ENABLE_SPI0_CKEN_MASK (0x1)

#define SYS_CPU_DEVICE_CLK_ENABLE_UART0_CKEN_POS (2)
#define SYS_CPU_DEVICE_CLK_ENABLE_UART0_CKEN_MASK (0x1)

#define SYS_CPU_DEVICE_CLK_ENABLE_PWM0_CKEN_POS (3)
#define SYS_CPU_DEVICE_CLK_ENABLE_PWM0_CKEN_MASK (0x1)

#define SYS_CPU_DEVICE_CLK_ENABLE_TIM0_CKEN_POS (4)
#define SYS_CPU_DEVICE_CLK_ENABLE_TIM0_CKEN_MASK (0x1)

#define SYS_CPU_DEVICE_CLK_ENABLE_SADC_CKEN_POS (5)
#define SYS_CPU_DEVICE_CLK_ENABLE_SADC_CKEN_MASK (0x1)

#define SYS_CPU_DEVICE_CLK_ENABLE_UART3_CKEN_POS (6)
#define SYS_CPU_DEVICE_CLK_ENABLE_UART3_CKEN_MASK (0x1)

#define SYS_CPU_DEVICE_CLK_ENABLE_GPIO_CKEN_POS (7)
#define SYS_CPU_DEVICE_CLK_ENABLE_GPIO_CKEN_MASK (0x1)

#define SYS_CPU_DEVICE_CLK_ENABLE_I2C1_CKEN_POS (8)
#define SYS_CPU_DEVICE_CLK_ENABLE_I2C1_CKEN_MASK (0x1)

#define SYS_CPU_DEVICE_CLK_ENABLE_SPI1_CKEN_POS (9)
#define SYS_CPU_DEVICE_CLK_ENABLE_SPI1_CKEN_MASK (0x1)

#define SYS_CPU_DEVICE_CLK_ENABLE_UART1_CKEN_POS (10)
#define SYS_CPU_DEVICE_CLK_ENABLE_UART1_CKEN_MASK (0x1)

#define SYS_CPU_DEVICE_CLK_ENABLE_UART2_CKEN_POS (11)
#define SYS_CPU_DEVICE_CLK_ENABLE_UART2_CKEN_MASK (0x1)

#define SYS_CPU_DEVICE_CLK_ENABLE_RESERVED_BIT_12_12_POS (12)
#define SYS_CPU_DEVICE_CLK_ENABLE_RESERVED_BIT_12_12_MASK (0x1)

#define SYS_CPU_DEVICE_CLK_ENABLE_TIM1_CKEN_POS (13)
#define SYS_CPU_DEVICE_CLK_ENABLE_TIM1_CKEN_MASK (0x1)

#define SYS_CPU_DEVICE_CLK_ENABLE_RESERVED_BIT_14_14_POS (14)
#define SYS_CPU_DEVICE_CLK_ENABLE_RESERVED_BIT_14_14_MASK (0x1)

#define SYS_CPU_DEVICE_CLK_ENABLE_OTP_CKEN_POS (15)
#define SYS_CPU_DEVICE_CLK_ENABLE_OTP_CKEN_MASK (0x1)

#define SYS_CPU_DEVICE_CLK_ENABLE_I2S_CKEN_POS (16)
#define SYS_CPU_DEVICE_CLK_ENABLE_I2S_CKEN_MASK (0x1)

#define SYS_CPU_DEVICE_CLK_ENABLE_LED_CKEN_POS (17)
#define SYS_CPU_DEVICE_CLK_ENABLE_LED_CKEN_MASK (0x1)

#define SYS_CPU_DEVICE_CLK_ENABLE_RESERVED_BIT_18_19_POS (18)
#define SYS_CPU_DEVICE_CLK_ENABLE_RESERVED_BIT_18_19_MASK (0x3)

#define SYS_CPU_DEVICE_CLK_ENABLE_DPLLDIV_CKEN_POS (20)
#define SYS_CPU_DEVICE_CLK_ENABLE_DPLLDIV_CKEN_MASK (0x1)

#define SYS_CPU_DEVICE_CLK_ENABLE_QSPI1_CKEN_POS (21)
#define SYS_CPU_DEVICE_CLK_ENABLE_QSPI1_CKEN_MASK (0x1)

#define SYS_CPU_DEVICE_CLK_ENABLE_SDIO_CKEN_POS (22)
#define SYS_CPU_DEVICE_CLK_ENABLE_SDIO_CKEN_MASK (0x1)

#define SYS_CPU_DEVICE_CLK_ENABLE_AUXS_CKEN_POS (23)
#define SYS_CPU_DEVICE_CLK_ENABLE_AUXS_CKEN_MASK (0x1)

#define SYS_CPU_DEVICE_CLK_ENABLE_BTDM_CKEN_POS (24)
#define SYS_CPU_DEVICE_CLK_ENABLE_BTDM_CKEN_MASK (0x1)

#define SYS_CPU_DEVICE_CLK_ENABLE_XVR_CKEN_POS (25)
#define SYS_CPU_DEVICE_CLK_ENABLE_XVR_CKEN_MASK (0x1)

#define SYS_CPU_DEVICE_CLK_ENABLE_MAC_CKEN_POS (26)
#define SYS_CPU_DEVICE_CLK_ENABLE_MAC_CKEN_MASK (0x1)

#define SYS_CPU_DEVICE_CLK_ENABLE_PHY_CKEN_POS (27)
#define SYS_CPU_DEVICE_CLK_ENABLE_PHY_CKEN_MASK (0x1)

#define SYS_CPU_DEVICE_CLK_ENABLE_THREAD_CKEN_POS (28)
#define SYS_CPU_DEVICE_CLK_ENABLE_THREAD_CKEN_MASK (0x1)

#define SYS_CPU_DEVICE_CLK_ENABLE_RF_CKEN_POS (29)
#define SYS_CPU_DEVICE_CLK_ENABLE_RF_CKEN_MASK (0x1)

#define SYS_CPU_DEVICE_CLK_ENABLE_RESERVED_BIT_30_30_POS (30)
#define SYS_CPU_DEVICE_CLK_ENABLE_RESERVED_BIT_30_30_MASK (0x1)

#define SYS_CPU_DEVICE_CLK_ENABLE_WDT_CKEN_POS (31)
#define SYS_CPU_DEVICE_CLK_ENABLE_WDT_CKEN_MASK (0x1)

#define SYS_CPU_DEVICE_MEM_CTRL2_ADDR (SOC_SYSTEM_REG_BASE + (0xf << 2))

#define SYS_CPU_DEVICE_MEM_CTRL2_UART1_DS_POS (0)
#define SYS_CPU_DEVICE_MEM_CTRL2_UART1_DS_MASK (0x1)

#define SYS_CPU_DEVICE_MEM_CTRL2_UART2_DS_POS (1)
#define SYS_CPU_DEVICE_MEM_CTRL2_UART2_DS_MASK (0x1)

#define SYS_CPU_DEVICE_MEM_CTRL2_SPI1_DS_POS (2)
#define SYS_CPU_DEVICE_MEM_CTRL2_SPI1_DS_MASK (0x1)

#define SYS_CPU_DEVICE_MEM_CTRL2_SDIO_DS_POS (3)
#define SYS_CPU_DEVICE_MEM_CTRL2_SDIO_DS_MASK (0x1)

#define SYS_CPU_DEVICE_MEM_CTRL2_UART3_DS_POS (4)
#define SYS_CPU_DEVICE_MEM_CTRL2_UART3_DS_MASK (0x1)

#define SYS_CPU_DEVICE_MEM_CTRL2_LED_DS_POS (5)
#define SYS_CPU_DEVICE_MEM_CTRL2_LED_DS_MASK (0x1)

#define SYS_CPU_DEVICE_MEM_CTRL2_RESERVED_6_6_POS (6)
#define SYS_CPU_DEVICE_MEM_CTRL2_RESERVED_6_6_MASK (0x1)

#define SYS_CPU_DEVICE_MEM_CTRL2_QSPI1_DS_POS (7)
#define SYS_CPU_DEVICE_MEM_CTRL2_QSPI1_DS_MASK (0x1)

#define SYS_CPU_DEVICE_MEM_CTRL2_PRAM_DS_POS (8)
#define SYS_CPU_DEVICE_MEM_CTRL2_PRAM_DS_MASK (0x1)

#define SYS_CPU_DEVICE_MEM_CTRL2_RESERVED0_POS (9)
#define SYS_CPU_DEVICE_MEM_CTRL2_RESERVED0_MASK (0x7)

#define SYS_CPU_DEVICE_MEM_CTRL2_I2S0_DS_POS (12)
#define SYS_CPU_DEVICE_MEM_CTRL2_I2S0_DS_MASK (0x1)

#define SYS_CPU_DEVICE_MEM_CTRL2_RESERVED_13_20_POS (13)
#define SYS_CPU_DEVICE_MEM_CTRL2_RESERVED_13_20_MASK (0xff)

#define SYS_CPU_DEVICE_MEM_CTRL2_MAC_DS_POS (21)
#define SYS_CPU_DEVICE_MEM_CTRL2_MAC_DS_MASK (0x1)

#define SYS_CPU_DEVICE_MEM_CTRL2_PHY_DS_POS (22)
#define SYS_CPU_DEVICE_MEM_CTRL2_PHY_DS_MASK (0x1)

#define SYS_CPU_DEVICE_MEM_CTRL2_XVR_DS_POS (23)
#define SYS_CPU_DEVICE_MEM_CTRL2_XVR_DS_MASK (0x1)

#define SYS_CPU_DEVICE_MEM_CTRL2_RESERVED_BIT_24_24_POS (24)
#define SYS_CPU_DEVICE_MEM_CTRL2_RESERVED_BIT_24_24_MASK (0x1)

#define SYS_CPU_DEVICE_MEM_CTRL2_LA_DS_POS (25)
#define SYS_CPU_DEVICE_MEM_CTRL2_LA_DS_MASK (0x1)

#define SYS_CPU_DEVICE_MEM_CTRL2_FLSH_DS_POS (26)
#define SYS_CPU_DEVICE_MEM_CTRL2_FLSH_DS_MASK (0x1)

#define SYS_CPU_DEVICE_MEM_CTRL2_UART_DS_POS (27)
#define SYS_CPU_DEVICE_MEM_CTRL2_UART_DS_MASK (0x1)

#define SYS_CPU_DEVICE_MEM_CTRL2_SPI0_DS_POS (28)
#define SYS_CPU_DEVICE_MEM_CTRL2_SPI0_DS_MASK (0x1)

#define SYS_CPU_DEVICE_MEM_CTRL2_ENC_DS_POS (29)
#define SYS_CPU_DEVICE_MEM_CTRL2_ENC_DS_MASK (0x1)

#define SYS_CPU_DEVICE_MEM_CTRL2_DMA0_DS_POS (30)
#define SYS_CPU_DEVICE_MEM_CTRL2_DMA0_DS_MASK (0x1)

#define SYS_CPU_DEVICE_MEM_CTRL2_RESERVED1_POS (31)
#define SYS_CPU_DEVICE_MEM_CTRL2_RESERVED1_MASK (0x1)

#define SYS_CPU_POWER_SLEEP_WAKEUP_ADDR (SOC_SYSTEM_REG_BASE + (0x10 << 2))

#define SYS_CPU_POWER_SLEEP_WAKEUP_PWD_MEM1_POS (0)
#define SYS_CPU_POWER_SLEEP_WAKEUP_PWD_MEM1_MASK (0x1)

#define SYS_CPU_POWER_SLEEP_WAKEUP_PWD_MEM2_POS (1)
#define SYS_CPU_POWER_SLEEP_WAKEUP_PWD_MEM2_MASK (0x1)

#define SYS_CPU_POWER_SLEEP_WAKEUP_PWD_MEM3_POS (2)
#define SYS_CPU_POWER_SLEEP_WAKEUP_PWD_MEM3_MASK (0x1)

#define SYS_CPU_POWER_SLEEP_WAKEUP_PWD_ENCP_POS (3)
#define SYS_CPU_POWER_SLEEP_WAKEUP_PWD_ENCP_MASK (0x1)

#define SYS_CPU_POWER_SLEEP_WAKEUP_PWD_BAKP_POS (4)
#define SYS_CPU_POWER_SLEEP_WAKEUP_PWD_BAKP_MASK (0x1)

#define SYS_CPU_POWER_SLEEP_WAKEUP_RESERVED_BIT_5_7_POS (5)
#define SYS_CPU_POWER_SLEEP_WAKEUP_RESERVED_BIT_5_7_MASK (0x7)

#define SYS_CPU_POWER_SLEEP_WAKEUP_PWD_BTSP_POS (8)
#define SYS_CPU_POWER_SLEEP_WAKEUP_PWD_BTSP_MASK (0x1)

#define SYS_CPU_POWER_SLEEP_WAKEUP_PWD_WIFP_MAC_POS (9)
#define SYS_CPU_POWER_SLEEP_WAKEUP_PWD_WIFP_MAC_MASK (0x1)

#define SYS_CPU_POWER_SLEEP_WAKEUP_PWD_WIFP_PHY_POS (10)
#define SYS_CPU_POWER_SLEEP_WAKEUP_PWD_WIFP_PHY_MASK (0x1)

#define SYS_CPU_POWER_SLEEP_WAKEUP_PWD_MEM0_POS (11)
#define SYS_CPU_POWER_SLEEP_WAKEUP_PWD_MEM0_MASK (0x1)

#define SYS_CPU_POWER_SLEEP_WAKEUP_PWD_MEM4_POS (12)
#define SYS_CPU_POWER_SLEEP_WAKEUP_PWD_MEM4_MASK (0x1)

#define SYS_CPU_POWER_SLEEP_WAKEUP_PWD_OFDM_POS (13)
#define SYS_CPU_POWER_SLEEP_WAKEUP_PWD_OFDM_MASK (0x1)

#define SYS_CPU_POWER_SLEEP_WAKEUP_PWD_THREAD_POS (14)
#define SYS_CPU_POWER_SLEEP_WAKEUP_PWD_THREAD_MASK (0x1)

#define SYS_CPU_POWER_SLEEP_WAKEUP_ROM_PGEN_POS (15)
#define SYS_CPU_POWER_SLEEP_WAKEUP_ROM_PGEN_MASK (0x1)

#define SYS_CPU_POWER_SLEEP_WAKEUP_SLEEP_EN_NEED_FLASH_IDLE_POS (16)
#define SYS_CPU_POWER_SLEEP_WAKEUP_SLEEP_EN_NEED_FLASH_IDLE_MASK (0x1)

#define SYS_CPU_POWER_SLEEP_WAKEUP_RESERVED_BIT_17_17_POS (17)
#define SYS_CPU_POWER_SLEEP_WAKEUP_RESERVED_BIT_17_17_MASK (0x1)

#define SYS_CPU_POWER_SLEEP_WAKEUP_SLEEP_EN_NEED_CPU0_WFI_POS (18)
#define SYS_CPU_POWER_SLEEP_WAKEUP_SLEEP_EN_NEED_CPU0_WFI_MASK (0x1)

#define SYS_CPU_POWER_SLEEP_WAKEUP_SLEEP_EN_GLOBAL_POS (19)
#define SYS_CPU_POWER_SLEEP_WAKEUP_SLEEP_EN_GLOBAL_MASK (0x1)

#define SYS_CPU_POWER_SLEEP_WAKEUP_SLEEP_BUS_IDLE_BYPASS_POS (20)
#define SYS_CPU_POWER_SLEEP_WAKEUP_SLEEP_BUS_IDLE_BYPASS_MASK (0x1)

#define SYS_CPU_POWER_SLEEP_WAKEUP_RESERVED_BIT_21_21_POS (21)
#define SYS_CPU_POWER_SLEEP_WAKEUP_RESERVED_BIT_21_21_MASK (0x1)

#define SYS_CPU_POWER_SLEEP_WAKEUP_BTS_SOFT_WAKEUP_REQ_POS (22)
#define SYS_CPU_POWER_SLEEP_WAKEUP_BTS_SOFT_WAKEUP_REQ_MASK (0x1)

#define SYS_CPU_POWER_SLEEP_WAKEUP_ROM_RD_DISABLE_POS (23)
#define SYS_CPU_POWER_SLEEP_WAKEUP_ROM_RD_DISABLE_MASK (0x1)

#define SYS_CPU_POWER_SLEEP_WAKEUP_OTP_RD_DISABLE_POS (24)
#define SYS_CPU_POWER_SLEEP_WAKEUP_OTP_RD_DISABLE_MASK (0x1)

#define SYS_CPU_POWER_SLEEP_WAKEUP_TCM0_PGEN_POS (25)
#define SYS_CPU_POWER_SLEEP_WAKEUP_TCM0_PGEN_MASK (0x1)

#define SYS_CPU_POWER_SLEEP_WAKEUP_CPU0_SUBPWDM_EN_POS (26)
#define SYS_CPU_POWER_SLEEP_WAKEUP_CPU0_SUBPWDM_EN_MASK (0x1)

#define SYS_CPU_POWER_SLEEP_WAKEUP_TE200_CLKGAT_BPS_POS (27)
#define SYS_CPU_POWER_SLEEP_WAKEUP_TE200_CLKGAT_BPS_MASK (0x1)

#define SYS_CPU_POWER_SLEEP_WAKEUP_SHARE_MEM_CLKGATING_DISABLE_POS (28)
#define SYS_CPU_POWER_SLEEP_WAKEUP_SHARE_MEM_CLKGATING_DISABLE_MASK (0x1)

#define SYS_CPU_POWER_SLEEP_WAKEUP_CPU0_TICKTIMER_32K_ENABLE_POS (29)
#define SYS_CPU_POWER_SLEEP_WAKEUP_CPU0_TICKTIMER_32K_ENABLE_MASK (0x1)

#define SYS_CPU_POWER_SLEEP_WAKEUP_RESERVED_30_30_POS (30)
#define SYS_CPU_POWER_SLEEP_WAKEUP_RESERVED_30_30_MASK (0x1)

#define SYS_CPU_POWER_SLEEP_WAKEUP_BUSMATRIX_BUSY_POS (31)
#define SYS_CPU_POWER_SLEEP_WAKEUP_BUSMATRIX_BUSY_MASK (0x1)

#define SYS_CPU0_LV_SLEEP_CFG_ADDR (SOC_SYSTEM_REG_BASE + (0x11 << 2))

#define SYS_CPU0_LV_SLEEP_CFG_CPU0_CACHE_RET_EN_POS (0)
#define SYS_CPU0_LV_SLEEP_CFG_CPU0_CACHE_RET_EN_MASK (0x1)

#define SYS_CPU0_LV_SLEEP_CFG_CPU0_CACHE_SLEEPPWD_EN_POS (1)
#define SYS_CPU0_LV_SLEEP_CFG_CPU0_CACHE_SLEEPPWD_EN_MASK (0x1)

#define SYS_CPU0_LV_SLEEP_CFG_RESERVED_2_31_POS (2)
#define SYS_CPU0_LV_SLEEP_CFG_RESERVED_2_31_MASK (0x3fffffff)

#define SYS_CPU_DEVICE_MEM_CTRL3_ADDR (SOC_SYSTEM_REG_BASE + (0x12 << 2))

#define SYS_CPU_DEVICE_MEM_CTRL3_RAM0_DS_POS (0)
#define SYS_CPU_DEVICE_MEM_CTRL3_RAM0_DS_MASK (0x1)

#define SYS_CPU_DEVICE_MEM_CTRL3_RAM1_DS_POS (1)
#define SYS_CPU_DEVICE_MEM_CTRL3_RAM1_DS_MASK (0x1)

#define SYS_CPU_DEVICE_MEM_CTRL3_RAM2_DS_POS (2)
#define SYS_CPU_DEVICE_MEM_CTRL3_RAM2_DS_MASK (0x1)

#define SYS_CPU_DEVICE_MEM_CTRL3_RAM3_DS_POS (3)
#define SYS_CPU_DEVICE_MEM_CTRL3_RAM3_DS_MASK (0x1)

#define SYS_CPU_DEVICE_MEM_CTRL3_RAM4_DS_POS (4)
#define SYS_CPU_DEVICE_MEM_CTRL3_RAM4_DS_MASK (0x1)

#define SYS_CPU_DEVICE_MEM_CTRL3_RESERVED0_POS (5)
#define SYS_CPU_DEVICE_MEM_CTRL3_RESERVED0_MASK (0x7ff)

#define SYS_CPU_DEVICE_MEM_CTRL3_RAM_CONFIG_POS (16)
#define SYS_CPU_DEVICE_MEM_CTRL3_RAM_CONFIG_MASK (0x3ff)

#define SYS_CPU_DEVICE_MEM_CTRL3_RESERVED1_POS (26)
#define SYS_CPU_DEVICE_MEM_CTRL3_RESERVED1_MASK (0x3f)

#define SYS_CPU0_INT_0_31_EN_ADDR (SOC_SYSTEM_REG_BASE + (0x20 << 2))

#define SYS_CPU0_INT_0_31_EN_CPU0_DMA_NSEC_INTR_EN_POS (0)
#define SYS_CPU0_INT_0_31_EN_CPU0_DMA_NSEC_INTR_EN_MASK (0x1)

#define SYS_CPU0_INT_0_31_EN_CPU0_ENCP_SEC_INTR_EN_POS (1)
#define SYS_CPU0_INT_0_31_EN_CPU0_ENCP_SEC_INTR_EN_MASK (0x1)

#define SYS_CPU0_INT_0_31_EN_CPU0_ENCP_NSEC_INTR_EN_POS (2)
#define SYS_CPU0_INT_0_31_EN_CPU0_ENCP_NSEC_INTR_EN_MASK (0x1)

#define SYS_CPU0_INT_0_31_EN_CPU0_TIMER_INT_EN_POS (3)
#define SYS_CPU0_INT_0_31_EN_CPU0_TIMER_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_0_31_EN_RESERVED_BIT_4_4_POS (4)
#define SYS_CPU0_INT_0_31_EN_RESERVED_BIT_4_4_MASK (0x1)

#define SYS_CPU0_INT_0_31_EN_CPU0_PWM0_INT_EN_POS (5)
#define SYS_CPU0_INT_0_31_EN_CPU0_PWM0_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_0_31_EN_CPU0_I2C0_INT_EN_POS (6)
#define SYS_CPU0_INT_0_31_EN_CPU0_I2C0_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_0_31_EN_CPU0_SPI0_INT_EN_POS (7)
#define SYS_CPU0_INT_0_31_EN_CPU0_SPI0_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_0_31_EN_RESERVED_BIT_8_8_POS (8)
#define SYS_CPU0_INT_0_31_EN_RESERVED_BIT_8_8_MASK (0x1)

#define SYS_CPU0_INT_0_31_EN_CPU0_UART3_INT_EN_POS (9)
#define SYS_CPU0_INT_0_31_EN_CPU0_UART3_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_0_31_EN_CPU0_SDIO_INT_EN_POS (10)
#define SYS_CPU0_INT_0_31_EN_CPU0_SDIO_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_0_31_EN_CPU0_GDMA_INT_EN_POS (11)
#define SYS_CPU0_INT_0_31_EN_CPU0_GDMA_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_0_31_EN_CPU0_LA_INT_EN_POS (12)
#define SYS_CPU0_INT_0_31_EN_CPU0_LA_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_0_31_EN_CPU0_TIMER1_INT_EN_POS (13)
#define SYS_CPU0_INT_0_31_EN_CPU0_TIMER1_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_0_31_EN_CPU0_I2C1_INT_EN_POS (14)
#define SYS_CPU0_INT_0_31_EN_CPU0_I2C1_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_0_31_EN_CPU0_UART1_INT_EN_POS (15)
#define SYS_CPU0_INT_0_31_EN_CPU0_UART1_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_0_31_EN_CPU0_UART2_INT_EN_POS (16)
#define SYS_CPU0_INT_0_31_EN_CPU0_UART2_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_0_31_EN_CPU0_SPI1_INT_EN_POS (17)
#define SYS_CPU0_INT_0_31_EN_CPU0_SPI1_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_0_31_EN_CPU0_LED_INT_EN_POS (18)
#define SYS_CPU0_INT_0_31_EN_CPU0_LED_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_0_31_EN_CPU0_TAMPER_INT_EN_POS (19)
#define SYS_CPU0_INT_0_31_EN_CPU0_TAMPER_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_0_31_EN_CPU0_RESV1_INT_EN_POS (20)
#define SYS_CPU0_INT_0_31_EN_CPU0_RESV1_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_0_31_EN_CPU0_CKMN_INT_EN_POS (21)
#define SYS_CPU0_INT_0_31_EN_CPU0_CKMN_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_0_31_EN_CPU0_RESV2_INT_EN_POS (22)
#define SYS_CPU0_INT_0_31_EN_CPU0_RESV2_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_0_31_EN_CPU0_RESV3_INT_EN_POS (23)
#define SYS_CPU0_INT_0_31_EN_CPU0_RESV3_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_0_31_EN_CPU0_I2S0_INT_EN_POS (24)
#define SYS_CPU0_INT_0_31_EN_CPU0_I2S0_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_0_31_EN_CPU0_RESV4_INT_EN_POS (25)
#define SYS_CPU0_INT_0_31_EN_CPU0_RESV4_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_0_31_EN_CPU0_RESV5_INT_EN_POS (26)
#define SYS_CPU0_INT_0_31_EN_CPU0_RESV5_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_0_31_EN_CPU0_RESV6_INT_EN_POS (27)
#define SYS_CPU0_INT_0_31_EN_CPU0_RESV6_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_0_31_EN_CPU0_RESV7_INT_EN_POS (28)
#define SYS_CPU0_INT_0_31_EN_CPU0_RESV7_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_0_31_EN_CPU0_INT_MAC_WAKEUP_INT_EN_POS (29)
#define SYS_CPU0_INT_0_31_EN_CPU0_INT_MAC_WAKEUP_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_0_31_EN_CPU0_HSU_IRQ_INT_EN_POS (30)
#define SYS_CPU0_INT_0_31_EN_CPU0_HSU_IRQ_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_0_31_EN_CPU0_MAC_INT_GEN_INT_EN_POS (31)
#define SYS_CPU0_INT_0_31_EN_CPU0_MAC_INT_GEN_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_32_63_EN_ADDR (SOC_SYSTEM_REG_BASE + (0x21 << 2))

#define SYS_CPU0_INT_32_63_EN_CPU0_MAC_INT_PORT_TRIGGER_INT_EN_POS (0)
#define SYS_CPU0_INT_32_63_EN_CPU0_MAC_INT_PORT_TRIGGER_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_32_63_EN_CPU0_MAC_INT_TX_TRIGGER_INT_EN_POS (1)
#define SYS_CPU0_INT_32_63_EN_CPU0_MAC_INT_TX_TRIGGER_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_32_63_EN_CPU0_MAC_INT_RX_TRIGGER_INT_EN_POS (2)
#define SYS_CPU0_INT_32_63_EN_CPU0_MAC_INT_RX_TRIGGER_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_32_63_EN_CPU0_MAC_INT_TX_RX_MISC_INT_EN_POS (3)
#define SYS_CPU0_INT_32_63_EN_CPU0_MAC_INT_TX_RX_MISC_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_32_63_EN_CPU0_MAC_INT_TX_RX_TIMER_INT_EN_POS (4)
#define SYS_CPU0_INT_32_63_EN_CPU0_MAC_INT_TX_RX_TIMER_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_32_63_EN_CPU0_PHY_RIU_INT_INT_EN_POS (5)
#define SYS_CPU0_INT_32_63_EN_CPU0_PHY_RIU_INT_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_32_63_EN_CPU0_PHY_MBP_INT_INT_EN_POS (6)
#define SYS_CPU0_INT_32_63_EN_CPU0_PHY_MBP_INT_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_32_63_EN_CPU0_BT_IRQ_INT_EN_POS (7)
#define SYS_CPU0_INT_32_63_EN_CPU0_BT_IRQ_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_32_63_EN_CPU0_BLE_IRQ_INT_EN_POS (8)
#define SYS_CPU0_INT_32_63_EN_CPU0_BLE_IRQ_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_32_63_EN_CPU0_DM_IRQ_INT_EN_POS (9)
#define SYS_CPU0_INT_32_63_EN_CPU0_DM_IRQ_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_32_63_EN_CPU0_QSPI1_INT_EN_POS (10)
#define SYS_CPU0_INT_32_63_EN_CPU0_QSPI1_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_32_63_EN_CPU0_RESV8_INT_EN_POS (11)
#define SYS_CPU0_INT_32_63_EN_CPU0_RESV8_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_32_63_EN_CPU0_RESV9_INT_EN_POS (12)
#define SYS_CPU0_INT_32_63_EN_CPU0_RESV9_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_32_63_EN_CPU0_RESV10_INT_EN_POS (13)
#define SYS_CPU0_INT_32_63_EN_CPU0_RESV10_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_32_63_EN_CPU0_RESV11_INT_EN_POS (14)
#define SYS_CPU0_INT_32_63_EN_CPU0_RESV11_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_32_63_EN_CPU0_RESV12_INT_EN_POS (15)
#define SYS_CPU0_INT_32_63_EN_CPU0_RESV12_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_32_63_EN_CPU0_THREAD_INT_EN_POS (16)
#define SYS_CPU0_INT_32_63_EN_CPU0_THREAD_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_32_63_EN_CPU0_RESV13_INT_EN_POS (17)
#define SYS_CPU0_INT_32_63_EN_CPU0_RESV13_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_32_63_EN_CPU0_OTP_INT_EN_POS (18)
#define SYS_CPU0_INT_32_63_EN_CPU0_OTP_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_32_63_EN_CPU0_DPLLUNLOCK_INT_EN_POS (19)
#define SYS_CPU0_INT_32_63_EN_CPU0_DPLLUNLOCK_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_32_63_EN_CPU0_RESV14_INT_EN_POS (20)
#define SYS_CPU0_INT_32_63_EN_CPU0_RESV14_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_32_63_EN_CPU0_RESV15_INT_EN_POS (21)
#define SYS_CPU0_INT_32_63_EN_CPU0_RESV15_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_32_63_EN_CPU0_RESV16_INT_EN_POS (22)
#define SYS_CPU0_INT_32_63_EN_CPU0_RESV16_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_32_63_EN_CPU0_GPIO_S_INT_EN_POS (23)
#define SYS_CPU0_INT_32_63_EN_CPU0_GPIO_S_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_32_63_EN_CPU0_GPIO_NS_INT_EN_POS (24)
#define SYS_CPU0_INT_32_63_EN_CPU0_GPIO_NS_INT_EN_MASK (0x1)

#define SYS_CPU0_INT_32_63_EN_RESV25_POS (25)
#define SYS_CPU0_INT_32_63_EN_RESV25_MASK (0x1)

#define SYS_CPU0_INT_32_63_EN_ANA_GPIO_POS (26)
#define SYS_CPU0_INT_32_63_EN_ANA_GPIO_MASK (0x1)

#define SYS_CPU0_INT_32_63_EN_ANA_RTC_POS (27)
#define SYS_CPU0_INT_32_63_EN_ANA_RTC_MASK (0x1)

#define SYS_CPU0_INT_32_63_EN_ABNORMAL_GPIO_POS (28)
#define SYS_CPU0_INT_32_63_EN_ABNORMAL_GPIO_MASK (0x1)

#define SYS_CPU0_INT_32_63_EN_ABNORMAL_RTC_POS (29)
#define SYS_CPU0_INT_32_63_EN_ABNORMAL_RTC_MASK (0x1)

#define SYS_CPU0_INT_32_63_EN_RESV30_POS (30)
#define SYS_CPU0_INT_32_63_EN_RESV30_MASK (0x1)

#define SYS_CPU0_INT_32_63_EN_RESV31_POS (31)
#define SYS_CPU0_INT_32_63_EN_RESV31_MASK (0x1)

#define SYS_CPU0_INT_0_31_STATUS_ADDR (SOC_SYSTEM_REG_BASE + (0x28 << 2))

#define SYS_CPU0_INT_0_31_STATUS_CPU0_DMA_NSEC_INTR_ST_POS (0)
#define SYS_CPU0_INT_0_31_STATUS_CPU0_DMA_NSEC_INTR_ST_MASK (0x1)

#define SYS_CPU0_INT_0_31_STATUS_CPU0_ENCP_SEC_INTR_ST_POS (1)
#define SYS_CPU0_INT_0_31_STATUS_CPU0_ENCP_SEC_INTR_ST_MASK (0x1)

#define SYS_CPU0_INT_0_31_STATUS_CPU0_ENCP_NSEC_INTR_ST_POS (2)
#define SYS_CPU0_INT_0_31_STATUS_CPU0_ENCP_NSEC_INTR_ST_MASK (0x1)

#define SYS_CPU0_INT_0_31_STATUS_CPU0_TIMER_INT_ST_POS (3)
#define SYS_CPU0_INT_0_31_STATUS_CPU0_TIMER_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_0_31_STATUS_RESERVED_BIT_4_4_POS (4)
#define SYS_CPU0_INT_0_31_STATUS_RESERVED_BIT_4_4_MASK (0x1)

#define SYS_CPU0_INT_0_31_STATUS_CPU0_PWM0_INT_ST_POS (5)
#define SYS_CPU0_INT_0_31_STATUS_CPU0_PWM0_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_0_31_STATUS_CPU0_I2C0_INT_ST_POS (6)
#define SYS_CPU0_INT_0_31_STATUS_CPU0_I2C0_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_0_31_STATUS_CPU0_SPI0_INT_ST_POS (7)
#define SYS_CPU0_INT_0_31_STATUS_CPU0_SPI0_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_0_31_STATUS_RESERVED_BIT_8_8_POS (8)
#define SYS_CPU0_INT_0_31_STATUS_RESERVED_BIT_8_8_MASK (0x1)

#define SYS_CPU0_INT_0_31_STATUS_CPU0_UART3_INT_ST_POS (9)
#define SYS_CPU0_INT_0_31_STATUS_CPU0_UART3_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_0_31_STATUS_CPU0_SDIO_INT_ST_POS (10)
#define SYS_CPU0_INT_0_31_STATUS_CPU0_SDIO_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_0_31_STATUS_CPU0_GDMA_INT_ST_POS (11)
#define SYS_CPU0_INT_0_31_STATUS_CPU0_GDMA_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_0_31_STATUS_CPU0_LA_INT_ST_POS (12)
#define SYS_CPU0_INT_0_31_STATUS_CPU0_LA_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_0_31_STATUS_CPU0_TIMER1_INT_ST_POS (13)
#define SYS_CPU0_INT_0_31_STATUS_CPU0_TIMER1_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_0_31_STATUS_CPU0_I2C1_INT_ST_POS (14)
#define SYS_CPU0_INT_0_31_STATUS_CPU0_I2C1_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_0_31_STATUS_CPU0_UART1_INT_ST_POS (15)
#define SYS_CPU0_INT_0_31_STATUS_CPU0_UART1_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_0_31_STATUS_CPU0_UART2_INT_ST_POS (16)
#define SYS_CPU0_INT_0_31_STATUS_CPU0_UART2_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_0_31_STATUS_CPU0_SPI1_INT_ST_POS (17)
#define SYS_CPU0_INT_0_31_STATUS_CPU0_SPI1_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_0_31_STATUS_CPU0_LED_INT_ST_POS (18)
#define SYS_CPU0_INT_0_31_STATUS_CPU0_LED_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_0_31_STATUS_CPU0_RESV0_INT_ST_POS (19)
#define SYS_CPU0_INT_0_31_STATUS_CPU0_RESV0_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_0_31_STATUS_CPU0_RESV1_INT_ST_POS (20)
#define SYS_CPU0_INT_0_31_STATUS_CPU0_RESV1_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_0_31_STATUS_CPU0_CKMN_INT_ST_POS (21)
#define SYS_CPU0_INT_0_31_STATUS_CPU0_CKMN_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_0_31_STATUS_CPU0_RESV2_INT_ST_POS (22)
#define SYS_CPU0_INT_0_31_STATUS_CPU0_RESV2_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_0_31_STATUS_CPU0_RESV3_INT_ST_POS (23)
#define SYS_CPU0_INT_0_31_STATUS_CPU0_RESV3_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_0_31_STATUS_CPU0_I2S0_INT_ST_POS (24)
#define SYS_CPU0_INT_0_31_STATUS_CPU0_I2S0_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_0_31_STATUS_CPU0_RESV4_INT_ST_POS (25)
#define SYS_CPU0_INT_0_31_STATUS_CPU0_RESV4_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_0_31_STATUS_CPU0_RESV5_INT_ST_POS (26)
#define SYS_CPU0_INT_0_31_STATUS_CPU0_RESV5_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_0_31_STATUS_CPU0_RESV6_INT_ST_POS (27)
#define SYS_CPU0_INT_0_31_STATUS_CPU0_RESV6_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_0_31_STATUS_CPU0_RESV7_INT_ST_POS (28)
#define SYS_CPU0_INT_0_31_STATUS_CPU0_RESV7_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_0_31_STATUS_CPU0_INT_MAC_WAKEUP_INT_ST_POS (29)
#define SYS_CPU0_INT_0_31_STATUS_CPU0_INT_MAC_WAKEUP_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_0_31_STATUS_CPU0_HSU_IRQ_INT_ST_POS (30)
#define SYS_CPU0_INT_0_31_STATUS_CPU0_HSU_IRQ_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_0_31_STATUS_CPU0_MAC_INT_GEN_INT_ST_POS (31)
#define SYS_CPU0_INT_0_31_STATUS_CPU0_MAC_INT_GEN_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_32_63_STATUS_ADDR (SOC_SYSTEM_REG_BASE + (0x29 << 2))

#define SYS_CPU0_INT_32_63_STATUS_CPU0_MAC_INT_PORT_TRIGGER_INT_ST_POS (0)
#define SYS_CPU0_INT_32_63_STATUS_CPU0_MAC_INT_PORT_TRIGGER_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_32_63_STATUS_CPU0_MAC_INT_TX_TRIGGER_INT_ST_POS (1)
#define SYS_CPU0_INT_32_63_STATUS_CPU0_MAC_INT_TX_TRIGGER_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_32_63_STATUS_CPU0_MAC_INT_RX_TRIGGER_INT_ST_POS (2)
#define SYS_CPU0_INT_32_63_STATUS_CPU0_MAC_INT_RX_TRIGGER_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_32_63_STATUS_CPU0_MAC_INT_TX_RX_MISC_INT_ST_POS (3)
#define SYS_CPU0_INT_32_63_STATUS_CPU0_MAC_INT_TX_RX_MISC_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_32_63_STATUS_CPU0_MAC_INT_TX_RX_TIMER_INT_ST_POS (4)
#define SYS_CPU0_INT_32_63_STATUS_CPU0_MAC_INT_TX_RX_TIMER_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_32_63_STATUS_CPU0_PHY_RIU_INT_INT_ST_POS (5)
#define SYS_CPU0_INT_32_63_STATUS_CPU0_PHY_RIU_INT_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_32_63_STATUS_CPU0_PHY_MBP_INT_INT_ST_POS (6)
#define SYS_CPU0_INT_32_63_STATUS_CPU0_PHY_MBP_INT_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_32_63_STATUS_CPU0_BT_IRQ_INT_ST_POS (7)
#define SYS_CPU0_INT_32_63_STATUS_CPU0_BT_IRQ_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_32_63_STATUS_CPU0_BLE_IRQ_INT_ST_POS (8)
#define SYS_CPU0_INT_32_63_STATUS_CPU0_BLE_IRQ_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_32_63_STATUS_CPU0_DM_IRQ_INT_ST_POS (9)
#define SYS_CPU0_INT_32_63_STATUS_CPU0_DM_IRQ_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_32_63_STATUS_CPU0_QSPI1_INT_ST_POS (10)
#define SYS_CPU0_INT_32_63_STATUS_CPU0_QSPI1_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_32_63_STATUS_CPU0_RESV8_INT_ST_POS (11)
#define SYS_CPU0_INT_32_63_STATUS_CPU0_RESV8_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_32_63_STATUS_CPU0_RESV9_INT_ST_POS (12)
#define SYS_CPU0_INT_32_63_STATUS_CPU0_RESV9_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_32_63_STATUS_CPU0_RESV10_INT_ST_POS (13)
#define SYS_CPU0_INT_32_63_STATUS_CPU0_RESV10_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_32_63_STATUS_CPU0_RESV11_INT_ST_POS (14)
#define SYS_CPU0_INT_32_63_STATUS_CPU0_RESV11_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_32_63_STATUS_CPU0_RESV12_INT_ST_POS (15)
#define SYS_CPU0_INT_32_63_STATUS_CPU0_RESV12_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_32_63_STATUS_CPU0_THREAD_INT_ST_POS (16)
#define SYS_CPU0_INT_32_63_STATUS_CPU0_THREAD_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_32_63_STATUS_CPU0_RESV13_INT_ST_POS (17)
#define SYS_CPU0_INT_32_63_STATUS_CPU0_RESV13_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_32_63_STATUS_CPU0_OTP_INT_ST_POS (18)
#define SYS_CPU0_INT_32_63_STATUS_CPU0_OTP_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_32_63_STATUS_CPU0_DPLLUNLOCK_INT_ST_POS (19)
#define SYS_CPU0_INT_32_63_STATUS_CPU0_DPLLUNLOCK_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_32_63_STATUS_CPU0_RESV14_INT_ST_POS (20)
#define SYS_CPU0_INT_32_63_STATUS_CPU0_RESV14_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_32_63_STATUS_CPU0_RESV15_INT_ST_POS (21)
#define SYS_CPU0_INT_32_63_STATUS_CPU0_RESV15_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_32_63_STATUS_CPU0_RESV16_INT_ST_POS (22)
#define SYS_CPU0_INT_32_63_STATUS_CPU0_RESV16_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_32_63_STATUS_CPU0_GPIO_S_INT_ST_POS (23)
#define SYS_CPU0_INT_32_63_STATUS_CPU0_GPIO_S_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_32_63_STATUS_CPU0_GPIO_NS_INT_ST_POS (24)
#define SYS_CPU0_INT_32_63_STATUS_CPU0_GPIO_NS_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_32_63_STATUS_CPU0_ANA3V_WAKEUP_INT_ST_POS (25)
#define SYS_CPU0_INT_32_63_STATUS_CPU0_ANA3V_WAKEUP_INT_ST_MASK (0x1)

#define SYS_CPU0_INT_32_63_STATUS_RESV26_POS (26)
#define SYS_CPU0_INT_32_63_STATUS_RESV26_MASK (0x1)

#define SYS_CPU0_INT_32_63_STATUS_RESV27_POS (27)
#define SYS_CPU0_INT_32_63_STATUS_RESV27_MASK (0x1)

#define SYS_CPU0_INT_32_63_STATUS_RESV28_POS (28)
#define SYS_CPU0_INT_32_63_STATUS_RESV28_MASK (0x1)

#define SYS_CPU0_INT_32_63_STATUS_RESV29_POS (29)
#define SYS_CPU0_INT_32_63_STATUS_RESV29_MASK (0x1)

#define SYS_CPU0_INT_32_63_STATUS_RESV30_POS (30)
#define SYS_CPU0_INT_32_63_STATUS_RESV30_MASK (0x1)

#define SYS_CPU0_INT_32_63_STATUS_RESV31_POS (31)
#define SYS_CPU0_INT_32_63_STATUS_RESV31_MASK (0x1)

#define SYS_GPIO_CONFIG0_ADDR (SOC_SYSTEM_REG_BASE + (0x30 << 2))

#define SYS_GPIO_CONFIG0_GPIO_CONFIG0_POS (0)
#define SYS_GPIO_CONFIG0_GPIO_CONFIG0_MASK (0xffffffff)

#define SYS_GPIO_CONFIG1_ADDR (SOC_SYSTEM_REG_BASE + (0x31 << 2))

#define SYS_GPIO_CONFIG1_GPIO_CONFIG1_POS (0)
#define SYS_GPIO_CONFIG1_GPIO_CONFIG1_MASK (0xffffffff)

#define SYS_GPIO_CONFIG2_ADDR (SOC_SYSTEM_REG_BASE + (0x32 << 2))

#define SYS_GPIO_CONFIG2_GPIO_CONFIG2_POS (0)
#define SYS_GPIO_CONFIG2_GPIO_CONFIG2_MASK (0xffffffff)

//TODO 
#define SYS_SYS_DEBUG_CONFIG1_ADDR (0)
#define SYS_SYS_DEBUG_CONFIG0_ADDR (SOC_SYSTEM_REG_BASE + (0x38 << 2))

#define SYS_DBUG_CONFIG0_ADDR (SOC_SYSTEM_REG_BASE + (0x38 << 2))

#define SYS_DBUG_CONFIG0_DBUG_MSG_POS (0)
#define SYS_DBUG_CONFIG0_DBUG_MSG_MASK (0xffff)

#define SYS_DBUG_CONFIG0_DBUG_MUX_POS (16)
#define SYS_DBUG_CONFIG0_DBUG_MUX_MASK (0xf)

#define SYS_DBUG_CONFIG0_RESERVED_20_31_POS (20)
#define SYS_DBUG_CONFIG0_RESERVED_20_31_MASK (0xfff)

#define SYS_ANAREG_STAT_ADDR (SOC_SYSTEM_REG_BASE + (0x3a << 2))

#define SYS_ANAREG_STAT_ANAREG_STAT_POS (0)
#define SYS_ANAREG_STAT_ANAREG_STAT_MASK (0xffffffff)


#define SYS_ANA_REG0_ADDR (SOC_SYS_REG_BASE + (0x40 << 2))

#define SYS_ANA_REG0_NC_0_6_POS (0)
#define SYS_ANA_REG0_NC_0_6_MASK (0x7f)

#define SYS_ANA_REG0_CP_POS (7)
#define SYS_ANA_REG0_CP_MASK (0x7)

#define SYS_ANA_REG0_SPIDETEN_POS (10)
#define SYS_ANA_REG0_SPIDETEN_MASK (0x1)

#define SYS_ANA_REG0_CBEN_POS (11)
#define SYS_ANA_REG0_CBEN_MASK (0x1)

#define SYS_ANA_REG0_HVREF_POS (12)
#define SYS_ANA_REG0_HVREF_MASK (0x3)

#define SYS_ANA_REG0_LVREF_POS (14)
#define SYS_ANA_REG0_LVREF_MASK (0x3)

#define SYS_ANA_REG0_RZCTRL26M_POS (16)
#define SYS_ANA_REG0_RZCTRL26M_MASK (0x1)

#define SYS_ANA_REG0_LPF_RZ_POS (17)
#define SYS_ANA_REG0_LPF_RZ_MASK (0xf)

#define SYS_ANA_REG0_RPC_POS (21)
#define SYS_ANA_REG0_RPC_MASK (0x3)

#define SYS_ANA_REG0_DPLL_TSTEN_POS (23)
#define SYS_ANA_REG0_DPLL_TSTEN_MASK (0x1)

#define SYS_ANA_REG0_DIVSEL_POS (24)
#define SYS_ANA_REG0_DIVSEL_MASK (0x3)

#define SYS_ANA_REG0_KCTRL_POS (26)
#define SYS_ANA_REG0_KCTRL_MASK (0x3)

#define SYS_ANA_REG0_VSEL_LDO_POS (28)
#define SYS_ANA_REG0_VSEL_LDO_MASK (0x3)

#define SYS_ANA_REG0_BP_CALDONE_POS (30)
#define SYS_ANA_REG0_BP_CALDONE_MASK (0x1)

#define SYS_ANA_REG0_NC_31_31_POS (31)
#define SYS_ANA_REG0_NC_31_31_MASK (0x1)

#define SYS_ANA_REG1_ADDR (SOC_SYS_REG_BASE + (0x41 << 2))

#define SYS_ANA_REG1_NC_0_0_POS (0)
#define SYS_ANA_REG1_NC_0_0_MASK (0x1)

#define SYS_ANA_REG1_BANDMANUAL_POS (1)
#define SYS_ANA_REG1_BANDMANUAL_MASK (0x1ff)

#define SYS_ANA_REG1_NC_10_10_POS (10)
#define SYS_ANA_REG1_NC_10_10_MASK (0x1)

#define SYS_ANA_REG1_ENCLK_POS (11)
#define SYS_ANA_REG1_ENCLK_MASK (0x1)

#define SYS_ANA_REG1_CLOSELOOP_EN_POS (12)
#define SYS_ANA_REG1_CLOSELOOP_EN_MASK (0x1)

#define SYS_ANA_REG1_MODECAL_POS (13)
#define SYS_ANA_REG1_MODECAL_MASK (0x1)

#define SYS_ANA_REG1_SPI_RSTN_POS (14)
#define SYS_ANA_REG1_SPI_RSTN_MASK (0x1)

#define SYS_ANA_REG1_OSCCAL_TRIG_POS (15)
#define SYS_ANA_REG1_OSCCAL_TRIG_MASK (0x1)

#define SYS_ANA_REG1_MANUAL_POS (16)
#define SYS_ANA_REG1_MANUAL_MASK (0x1)

#define SYS_ANA_REG1_DIFFL_POS (17)
#define SYS_ANA_REG1_DIFFL_MASK (0x7)

#define SYS_ANA_REG1_ICTRL_POS (20)
#define SYS_ANA_REG1_ICTRL_MASK (0x7)

#define SYS_ANA_REG1_CNTI_POS (23)
#define SYS_ANA_REG1_CNTI_MASK (0x1ff)

#define SYS_ANA_REG2_ADDR (SOC_SYS_REG_BASE + (0x42 << 2))

#define SYS_ANA_REG2_XTALH_CTUNE_POS (0)
#define SYS_ANA_REG2_XTALH_CTUNE_MASK (0xff)

#define SYS_ANA_REG2_FORCE_40MPLL_POS (8)
#define SYS_ANA_REG2_FORCE_40MPLL_MASK (0x1)

#define SYS_ANA_REG2_GADC_CMP_ICTRL_POS (9)
#define SYS_ANA_REG2_GADC_CMP_ICTRL_MASK (0x3)

#define SYS_ANA_REG2_GADC_INBUF_ICTRL_POS (11)
#define SYS_ANA_REG2_GADC_INBUF_ICTRL_MASK (0x3)

#define SYS_ANA_REG2_GADC_REFBUF_ICTRL_POS (13)
#define SYS_ANA_REG2_GADC_REFBUF_ICTRL_MASK (0x3)

#define SYS_ANA_REG2_GADC_LDO_EN_POS (15)
#define SYS_ANA_REG2_GADC_LDO_EN_MASK (0x1)

#define SYS_ANA_REG2_VREF_SCALE_POS (16)
#define SYS_ANA_REG2_VREF_SCALE_MASK (0x1)

#define SYS_ANA_REG2_SCAL_EN_POS (17)
#define SYS_ANA_REG2_SCAL_EN_MASK (0x1)

#define SYS_ANA_REG2_GADC_CAPCAL_EN_POS (18)
#define SYS_ANA_REG2_GADC_CAPCAL_EN_MASK (0x1)

#define SYS_ANA_REG2_GADC_CAPCAL_POS (19)
#define SYS_ANA_REG2_GADC_CAPCAL_MASK (0x3f)

#define SYS_ANA_REG2_SP_NT_CTRL_POS (25)
#define SYS_ANA_REG2_SP_NT_CTRL_MASK (0x7f)

#define SYS_ANA_REG3_ADDR (SOC_SYS_REG_BASE + (0x43 << 2))

#define SYS_ANA_REG3_LBW0V9_POS (0)
#define SYS_ANA_REG3_LBW0V9_MASK (0x1)

#define SYS_ANA_REG3_SDCLK_SEL_POS (1)
#define SYS_ANA_REG3_SDCLK_SEL_MASK (0x1)

#define SYS_ANA_REG3_SARRLCK_RLTEN_POS (2)
#define SYS_ANA_REG3_SARRLCK_RLTEN_MASK (0x1)

#define SYS_ANA_REG3_SARRLCK_INV_POS (3)
#define SYS_ANA_REG3_SARRLCK_INV_MASK (0x1)

#define SYS_ANA_REG3_BUFDRVTRM0V9_POS (4)
#define SYS_ANA_REG3_BUFDRVTRM0V9_MASK (0x1)

#define SYS_ANA_REG3_NC_5_5_POS (5)
#define SYS_ANA_REG3_NC_5_5_MASK (0x1)

#define SYS_ANA_REG3_INBUFEN0V9_POS (6)
#define SYS_ANA_REG3_INBUFEN0V9_MASK (0x1)

#define SYS_ANA_REG3_HRES_SEL0V9_POS (7)
#define SYS_ANA_REG3_HRES_SEL0V9_MASK (0x1)

#define SYS_ANA_REG3_HPSSREN_POS (8)
#define SYS_ANA_REG3_HPSSREN_MASK (0x1)

#define SYS_ANA_REG3_CK_SEL_POS (9)
#define SYS_ANA_REG3_CK_SEL_MASK (0x1)

#define SYS_ANA_REG3_ANABUF_SEL_TX_POS (10)
#define SYS_ANA_REG3_ANABUF_SEL_TX_MASK (0x1)

#define SYS_ANA_REG3_AMPBIAS_OUTEN_POS (11)
#define SYS_ANA_REG3_AMPBIAS_OUTEN_MASK (0x1)

#define SYS_ANA_REG3_IAMP_POS (12)
#define SYS_ANA_REG3_IAMP_MASK (0x1)

#define SYS_ANA_REG3_VDDREN_POS (13)
#define SYS_ANA_REG3_VDDREN_MASK (0x1)

#define SYS_ANA_REG3_XAMP_POS (14)
#define SYS_ANA_REG3_XAMP_MASK (0x3f)

#define SYS_ANA_REG3_VOSEL_POS (20)
#define SYS_ANA_REG3_VOSEL_MASK (0x1f)

#define SYS_ANA_REG3_EN_XTALH_SLEEP_POS (25)
#define SYS_ANA_REG3_EN_XTALH_SLEEP_MASK (0x1)

#define SYS_ANA_REG3_XTAL40_EN_POS (26)
#define SYS_ANA_REG3_XTAL40_EN_MASK (0x1)

#define SYS_ANA_REG3_BUFICTRL_POS (27)
#define SYS_ANA_REG3_BUFICTRL_MASK (0x1)

#define SYS_ANA_REG3_IBIAS_CTRL_POS (28)
#define SYS_ANA_REG3_IBIAS_CTRL_MASK (0x3)

#define SYS_ANA_REG3_ICORE_CTRL_POS (30)
#define SYS_ANA_REG3_ICORE_CTRL_MASK (0x3)

#define SYS_ANA_REG4_ADDR (SOC_SYS_REG_BASE + (0x44 << 2))

#define SYS_ANA_REG4_ANABUF_SEL_RX_POS (0)
#define SYS_ANA_REG4_ANABUF_SEL_RX_MASK (0x1)

#define SYS_ANA_REG4_NC_1_1_POS (1)
#define SYS_ANA_REG4_NC_1_1_MASK (0x1)

#define SYS_ANA_REG4_PMU_TEST_POS (2)
#define SYS_ANA_REG4_PMU_TEST_MASK (0x1)

#define SYS_ANA_REG4_NC_3_15_POS (3)
#define SYS_ANA_REG4_NC_3_15_MASK (0x1fff)

#define SYS_ANA_REG4_PWD_ANABUF_LOWNOISE_POS (16)
#define SYS_ANA_REG4_PWD_ANABUF_LOWNOISE_MASK (0x1)

#define SYS_ANA_REG4_NC_17_19_POS (17)
#define SYS_ANA_REG4_NC_17_19_MASK (0x7)

#define SYS_ANA_REG4_CKTST_SEL_POS (20)
#define SYS_ANA_REG4_CKTST_SEL_MASK (0x3)

#define SYS_ANA_REG4_CK_TST_ENBALE_POS (22)
#define SYS_ANA_REG4_CK_TST_ENBALE_MASK (0x1)

#define SYS_ANA_REG4_NC_23_27_POS (23)
#define SYS_ANA_REG4_NC_23_27_MASK (0x1f)

#define SYS_ANA_REG4_VPSRAMSEL_POS (28)
#define SYS_ANA_REG4_VPSRAMSEL_MASK (0x3)

#define SYS_ANA_REG4_SWB_POS (30)
#define SYS_ANA_REG4_SWB_MASK (0x1)

#define SYS_ANA_REG4_EN_PSRAMLDO_POS (31)
#define SYS_ANA_REG4_EN_PSRAMLDO_MASK (0x1)

#define SYS_ANA_REG5_ADDR (SOC_SYS_REG_BASE + (0x45 << 2))

#define SYS_ANA_REG5_NC_0_0_POS (0)
#define SYS_ANA_REG5_NC_0_0_MASK (0x1)

#define SYS_ANA_REG5_EN_XTALL_POS (1)
#define SYS_ANA_REG5_EN_XTALL_MASK (0x1)

#define SYS_ANA_REG5_NC_2_2_POS (2)
#define SYS_ANA_REG5_NC_2_2_MASK (0x1)

#define SYS_ANA_REG5_NC_3_3_POS (3)
#define SYS_ANA_REG5_NC_3_3_MASK (0x1)

#define SYS_ANA_REG5_EN_TEMP_POS (4)
#define SYS_ANA_REG5_EN_TEMP_MASK (0x1)

#define SYS_ANA_REG5_EN_DPLL_POS (5)
#define SYS_ANA_REG5_EN_DPLL_MASK (0x1)

#define SYS_ANA_REG5_EN_CB_POS (6)
#define SYS_ANA_REG5_EN_CB_MASK (0x1)

#define SYS_ANA_REG5_NC_7_7_POS (7)
#define SYS_ANA_REG5_NC_7_7_MASK (0x1)

#define SYS_ANA_REG5_NC_8_9_POS (8)
#define SYS_ANA_REG5_NC_8_9_MASK (0x3)

#define SYS_ANA_REG5_ADC_DIV_POS (10)
#define SYS_ANA_REG5_ADC_DIV_MASK (0x3)

#define SYS_ANA_REG5_ROSC_DISABLE_POS (12)
#define SYS_ANA_REG5_ROSC_DISABLE_MASK (0x1)

#define SYS_ANA_REG5_NC_13_13_POS (13)
#define SYS_ANA_REG5_NC_13_13_MASK (0x1)

#define SYS_ANA_REG5_PWD_ROSC_SPI_POS (14)
#define SYS_ANA_REG5_PWD_ROSC_SPI_MASK (0x1)

#define SYS_ANA_REG5_NC_15_15_POS (15)
#define SYS_ANA_REG5_NC_15_15_MASK (0x1)

#define SYS_ANA_REG5_ITUNE_XTALL_POS (16)
#define SYS_ANA_REG5_ITUNE_XTALL_MASK (0xf)

#define SYS_ANA_REG5_XTALL_TEN_POS (20)
#define SYS_ANA_REG5_XTALL_TEN_MASK (0x1)

#define SYS_ANA_REG5_ROSC_TSTEN_POS (21)
#define SYS_ANA_REG5_ROSC_TSTEN_MASK (0x1)

#define SYS_ANA_REG5_BCAL_START_POS (22)
#define SYS_ANA_REG5_BCAL_START_MASK (0x1)

#define SYS_ANA_REG5_BCAL_EN_POS (23)
#define SYS_ANA_REG5_BCAL_EN_MASK (0x1)

#define SYS_ANA_REG5_BCAL_SEL_POS (24)
#define SYS_ANA_REG5_BCAL_SEL_MASK (0x7)

#define SYS_ANA_REG5_VBIAS_POS (27)
#define SYS_ANA_REG5_VBIAS_MASK (0x1f)

#define SYS_ANA_REG6_ADDR (SOC_SYS_REG_BASE + (0x46 << 2))

#define SYS_ANA_REG6_CALIB_INTERVAL_POS (0)
#define SYS_ANA_REG6_CALIB_INTERVAL_MASK (0x3ff)

#define SYS_ANA_REG6_MODIFY_INTERVAL_POS (10)
#define SYS_ANA_REG6_MODIFY_INTERVAL_MASK (0x3f)

#define SYS_ANA_REG6_XTAL_WAKEUP_TIME_POS (16)
#define SYS_ANA_REG6_XTAL_WAKEUP_TIME_MASK (0xf)

#define SYS_ANA_REG6_SPI_TRIG_POS (20)
#define SYS_ANA_REG6_SPI_TRIG_MASK (0x1)

#define SYS_ANA_REG6_MODIFI_AUTO_POS (21)
#define SYS_ANA_REG6_MODIFI_AUTO_MASK (0x1)

#define SYS_ANA_REG6_CALIB_AUTO_POS (22)
#define SYS_ANA_REG6_CALIB_AUTO_MASK (0x1)

#define SYS_ANA_REG6_CAL_MODE_POS (23)
#define SYS_ANA_REG6_CAL_MODE_MASK (0x1)

#define SYS_ANA_REG6_MANU_ENA_POS (24)
#define SYS_ANA_REG6_MANU_ENA_MASK (0x1)

#define SYS_ANA_REG6_MANU_CIN_POS (25)
#define SYS_ANA_REG6_MANU_CIN_MASK (0x7f)

#define SYS_ANA_REG7_ADDR (SOC_SYS_REG_BASE + (0x47 << 2))

#define SYS_ANA_REG7_CLK_SEL_POS (0)
#define SYS_ANA_REG7_CLK_SEL_MASK (0x1)

#define SYS_ANA_REG7_NC_1_1_POS (1)
#define SYS_ANA_REG7_NC_1_1_MASK (0x1)

#define SYS_ANA_REG7_DLDOHP_POS (2)
#define SYS_ANA_REG7_DLDOHP_MASK (0x1)

#define SYS_ANA_REG7_T_VANALDOSEL_POS (3)
#define SYS_ANA_REG7_T_VANALDOSEL_MASK (0x7)

#define SYS_ANA_REG7_R_VANALDOSEL_POS (6)
#define SYS_ANA_REG7_R_VANALDOSEL_MASK (0x7)

#define SYS_ANA_REG7_EN_TRSW_POS (9)
#define SYS_ANA_REG7_EN_TRSW_MASK (0x1)

#define SYS_ANA_REG7_ALDOHP_POS (10)
#define SYS_ANA_REG7_ALDOHP_MASK (0x1)

#define SYS_ANA_REG7_ANACURLIM_POS (11)
#define SYS_ANA_REG7_ANACURLIM_MASK (0x1)

#define SYS_ANA_REG7_ENVREFH1V_POS (12)
#define SYS_ANA_REG7_ENVREFH1V_MASK (0x1)

#define SYS_ANA_REG7_NC_13_15_POS (13)
#define SYS_ANA_REG7_NC_13_15_MASK (0x7)

#define SYS_ANA_REG7_VALOLDOSEL_POS (16)
#define SYS_ANA_REG7_VALOLDOSEL_MASK (0x7)

#define SYS_ANA_REG7_SPI_PWD_REGPOW_POS (19)
#define SYS_ANA_REG7_SPI_PWD_REGPOW_MASK (0x1)

#define SYS_ANA_REG7_NC_20_21_POS (20)
#define SYS_ANA_REG7_NC_20_21_MASK (0x3)

#define SYS_ANA_REG7_BGCAL_POS (22)
#define SYS_ANA_REG7_BGCAL_MASK (0x3f)

#define SYS_ANA_REG7_VBGCALMODE_POS (28)
#define SYS_ANA_REG7_VBGCALMODE_MASK (0x1)

#define SYS_ANA_REG7_VBGCALSTART_POS (29)
#define SYS_ANA_REG7_VBGCALSTART_MASK (0x1)

#define SYS_ANA_REG7_PWD_BGCAL_POS (30)
#define SYS_ANA_REG7_PWD_BGCAL_MASK (0x1)

#define SYS_ANA_REG7_SPI_ENVBG_POS (31)
#define SYS_ANA_REG7_SPI_ENVBG_MASK (0x1)

#define SYS_ANA_REG8_ADDR (SOC_SYS_REG_BASE + (0x48 << 2))

#define SYS_ANA_REG8_ASOFT_STC_POS (0)
#define SYS_ANA_REG8_ASOFT_STC_MASK (0xf)

#define SYS_ANA_REG8_RST_WKS1V_POS (4)
#define SYS_ANA_REG8_RST_WKS1V_MASK (0x1)

#define SYS_ANA_REG8_DLDO_CZSEL_POS (5)
#define SYS_ANA_REG8_DLDO_CZSEL_MASK (0x7)

#define SYS_ANA_REG8_DIGCURLIM_POS (8)
#define SYS_ANA_REG8_DIGCURLIM_MASK (0x1)

#define SYS_ANA_REG8_SPI_LATCH1V_POS (9)
#define SYS_ANA_REG8_SPI_LATCH1V_MASK (0x1)

#define SYS_ANA_REG8_DLDO_RZSEL_POS (10)
#define SYS_ANA_REG8_DLDO_RZSEL_MASK (0x3)

#define SYS_ANA_REG8_LVSLEEP_WKRST_POS (12)
#define SYS_ANA_REG8_LVSLEEP_WKRST_MASK (0x1)

#define SYS_ANA_REG8_GPIOWK_RSTN_POS (13)
#define SYS_ANA_REG8_GPIOWK_RSTN_MASK (0x1)

#define SYS_ANA_REG8_RTCWK_RSTN_POS (14)
#define SYS_ANA_REG8_RTCWK_RSTN_MASK (0x1)

#define SYS_ANA_REG8_ENSFSDD_POS (15)
#define SYS_ANA_REG8_ENSFSDD_MASK (0x1)

#define SYS_ANA_REG8_VCOREHSEL_POS (16)
#define SYS_ANA_REG8_VCOREHSEL_MASK (0xf)

#define SYS_ANA_REG8_VCORELSEL_POS (20)
#define SYS_ANA_REG8_VCORELSEL_MASK (0x7)

#define SYS_ANA_REG8_VLDEN_POS (23)
#define SYS_ANA_REG8_VLDEN_MASK (0x1)

#define SYS_ANA_REG8_PWDOVP1V_POS (24)
#define SYS_ANA_REG8_PWDOVP1V_MASK (0x1)

#define SYS_ANA_REG8_ALDO_RZSEL_POS (25)
#define SYS_ANA_REG8_ALDO_RZSEL_MASK (0x3)

#define SYS_ANA_REG8_ALDO_CZSEL_POS (27)
#define SYS_ANA_REG8_ALDO_CZSEL_MASK (0x7)

#define SYS_ANA_REG8_VTRXSPISEL_POS (30)
#define SYS_ANA_REG8_VTRXSPISEL_MASK (0x3)

#define SYS_ANA_REG9_ADDR (SOC_SYS_REG_BASE + (0x49 << 2))

#define SYS_ANA_REG9_AZCD_MANU_POS (0)
#define SYS_ANA_REG9_AZCD_MANU_MASK (0x3f)

#define SYS_ANA_REG9_ZCDSWVS_POS (6)
#define SYS_ANA_REG9_ZCDSWVS_MASK (0x7)

#define SYS_ANA_REG9_ZCDSREFSEL_POS (9)
#define SYS_ANA_REG9_ZCDSREFSEL_MASK (0x7)

#define SYS_ANA_REG9_ENZCDCALIB_POS (12)
#define SYS_ANA_REG9_ENZCDCALIB_MASK (0x1)

#define SYS_ANA_REG9_ENZCDDY_POS (13)
#define SYS_ANA_REG9_ENZCDDY_MASK (0x1)

#define SYS_ANA_REG9_ZCDMSEL_POS (14)
#define SYS_ANA_REG9_ZCDMSEL_MASK (0x1)

#define SYS_ANA_REG9_SPI_TIMERWKEN_POS (15)
#define SYS_ANA_REG9_SPI_TIMERWKEN_MASK (0x1)

#define SYS_ANA_REG9_SPI_BYP32PWD_POS (16)
#define SYS_ANA_REG9_SPI_BYP32PWD_MASK (0x1)

#define SYS_ANA_REG9_SD_POS (17)
#define SYS_ANA_REG9_SD_MASK (0x1)

#define SYS_ANA_REG9_NC_18_18_POS (18)
#define SYS_ANA_REG9_NC_18_18_MASK (0x1)

#define SYS_ANA_REG9_NC_19_19_POS (19)
#define SYS_ANA_REG9_NC_19_19_MASK (0x1)

#define SYS_ANA_REG9_CKFS_POS (20)
#define SYS_ANA_REG9_CKFS_MASK (0x3)

#define SYS_ANA_REG9_CKINTSEL_POS (22)
#define SYS_ANA_REG9_CKINTSEL_MASK (0x1)

#define SYS_ANA_REG9_OSCCALTRIG_POS (23)
#define SYS_ANA_REG9_OSCCALTRIG_MASK (0x1)

#define SYS_ANA_REG9_MROSCSEL_POS (24)
#define SYS_ANA_REG9_MROSCSEL_MASK (0x1)

#define SYS_ANA_REG9_MROSCI_CAL_POS (25)
#define SYS_ANA_REG9_MROSCI_CAL_MASK (0x7)

#define SYS_ANA_REG9_MROSCCAP_CAL_POS (28)
#define SYS_ANA_REG9_MROSCCAP_CAL_MASK (0xf)

#define SYS_ANA_REG10_ADDR (SOC_SYS_REG_BASE + (0x4a << 2))

#define SYS_ANA_REG10_SFSR_POS (0)
#define SYS_ANA_REG10_SFSR_MASK (0xf)

#define SYS_ANA_REG10_ENSFSAA_POS (4)
#define SYS_ANA_REG10_ENSFSAA_MASK (0x1)

#define SYS_ANA_REG10_APFMS_POS (5)
#define SYS_ANA_REG10_APFMS_MASK (0x1f)

#define SYS_ANA_REG10_ATMPO_SEL_POS (10)
#define SYS_ANA_REG10_ATMPO_SEL_MASK (0x3)

#define SYS_ANA_REG10_AMPOEN_POS (12)
#define SYS_ANA_REG10_AMPOEN_MASK (0x1)

#define SYS_ANA_REG10_NC_13_13_POS (13)
#define SYS_ANA_REG10_NC_13_13_MASK (0x1)

#define SYS_ANA_REG10_AVEA_SEL_POS (14)
#define SYS_ANA_REG10_AVEA_SEL_MASK (0x3)

#define SYS_ANA_REG10_AFORCEPFM_POS (16)
#define SYS_ANA_REG10_AFORCEPFM_MASK (0x1)

#define SYS_ANA_REG10_ACLS_POS (17)
#define SYS_ANA_REG10_ACLS_MASK (0x7)

#define SYS_ANA_REG10_ASWRSTEN_POS (20)
#define SYS_ANA_REG10_ASWRSTEN_MASK (0x1)

#define SYS_ANA_REG10_ARIPC_POS (21)
#define SYS_ANA_REG10_ARIPC_MASK (0x7)

#define SYS_ANA_REG10_ARAMPC_POS (24)
#define SYS_ANA_REG10_ARAMPC_MASK (0xf)

#define SYS_ANA_REG10_ARAMPCEN_POS (28)
#define SYS_ANA_REG10_ARAMPCEN_MASK (0x1)

#define SYS_ANA_REG10_AENBURST_POS (29)
#define SYS_ANA_REG10_AENBURST_MASK (0x1)

#define SYS_ANA_REG10_APFMEN_POS (30)
#define SYS_ANA_REG10_APFMEN_MASK (0x1)

#define SYS_ANA_REG10_ALDOSEL_POS (31)
#define SYS_ANA_REG10_ALDOSEL_MASK (0x1)

#define SYS_ANA_REG11_ADDR (SOC_SYS_REG_BASE + (0x4b << 2))

#define SYS_ANA_REG11_GPIOWK_POS (0)
#define SYS_ANA_REG11_GPIOWK_MASK (0xffffff)

#define SYS_ANA_REG11_RTCSEL_POS (24)
#define SYS_ANA_REG11_RTCSEL_MASK (0xf)

#define SYS_ANA_REG11_TIMERSEL_POS (28)
#define SYS_ANA_REG11_TIMERSEL_MASK (0xf)

#define SYS_ANA_REG12_ADDR (SOC_SYS_REG_BASE + (0x4c << 2))

#define SYS_ANA_REG12_TIMERSEL_POS (0)
#define SYS_ANA_REG12_TIMERSEL_MASK (0xffffffff)

#define SYS_ANA_REG13_ADDR (SOC_SYS_REG_BASE + (0x4d << 2))

#define SYS_ANA_REG13_RTCSEL_POS (0)
#define SYS_ANA_REG13_RTCSEL_MASK (0xffffffff)

#define SYS_ANA_REG14_ADDR (SOC_SYS_REG_BASE + (0x4e << 2))

#define SYS_ANA_REG14_ICTRL_DSPPLL_POS (0)
#define SYS_ANA_REG14_ICTRL_DSPPLL_MASK (0xf)

#define SYS_ANA_REG14_NC_4_18_POS (4)
#define SYS_ANA_REG14_NC_4_18_MASK (0x7fff)

#define SYS_ANA_REG14_MODE_POS (19)
#define SYS_ANA_REG14_MODE_MASK (0x1)

#define SYS_ANA_REG14_IDMSEL_POS (20)
#define SYS_ANA_REG14_IDMSEL_MASK (0x1)

#define SYS_ANA_REG14_HVREF_POS (21)
#define SYS_ANA_REG14_HVREF_MASK (0x3)

#define SYS_ANA_REG14_LVREF_POS (23)
#define SYS_ANA_REG14_LVREF_MASK (0x3)

#define SYS_ANA_REG14_NC_25_31_POS (25)
#define SYS_ANA_REG14_NC_25_31_MASK (0x7f)

#define SYS_ANA_REG15_ADDR (SOC_SYS_REG_BASE + (0x4f << 2))

#define SYS_ANA_REG15_CAMSEL_POS (0)
#define SYS_ANA_REG15_CAMSEL_MASK (0x1)

#define SYS_ANA_REG15_MSW_POS (1)
#define SYS_ANA_REG15_MSW_MASK (0x1ff)

#define SYS_ANA_REG15_TSTCKEN_PLL_POS (10)
#define SYS_ANA_REG15_TSTCKEN_PLL_MASK (0x1)

#define SYS_ANA_REG15_OSCCAL_TRIG_POS (11)
#define SYS_ANA_REG15_OSCCAL_TRIG_MASK (0x1)

#define SYS_ANA_REG15_CNTI_POS (12)
#define SYS_ANA_REG15_CNTI_MASK (0x1ff)

#define SYS_ANA_REG15_NC_21_21_POS (21)
#define SYS_ANA_REG15_NC_21_21_MASK (0x1)

#define SYS_ANA_REG15_SPI_RST_POS (22)
#define SYS_ANA_REG15_SPI_RST_MASK (0x1)

#define SYS_ANA_REG15_CLOSELOOPEN_POS (23)
#define SYS_ANA_REG15_CLOSELOOPEN_MASK (0x1)

#define SYS_ANA_REG15_CALTIME_POS (24)
#define SYS_ANA_REG15_CALTIME_MASK (0x1)

#define SYS_ANA_REG15_LPFRZ_POS (25)
#define SYS_ANA_REG15_LPFRZ_MASK (0x3)

#define SYS_ANA_REG15_ICP_POS (27)
#define SYS_ANA_REG15_ICP_MASK (0xf)

#define SYS_ANA_REG15_CP2CTRL_POS (31)
#define SYS_ANA_REG15_CP2CTRL_MASK (0x1)

#ifdef __cplusplus
}
#endif
