# Frogger
Frogger game I built in System Verilog for Intro to Digital Design at the University of Washington

For use with the Terasic DE1_SoC FPGA

The top level module is titled DE1_SoC.sv

A description of the project can be found in Andrew_Makin_Project_Report_1_.pdf
