// Seed: 3576130409
module module_0;
  wire id_1, id_2, id_3 = id_2;
endmodule
module module_1 (
    input tri1 id_0,
    output tri1 id_1,
    input tri id_2,
    input supply0 id_3,
    output tri0 id_4
    , id_18,
    input supply1 id_5,
    input tri1 id_6,
    output supply1 id_7,
    output uwire id_8,
    input tri1 id_9,
    input supply1 id_10,
    input tri1 id_11,
    input wor id_12,
    output tri id_13,
    input tri1 id_14,
    output supply0 id_15,
    input supply0 id_16
);
  static string id_19;
  assign id_19 = "";
  module_0();
  wire id_20;
  assign id_13 = ~1;
  assign id_4  = 1;
  wire id_21;
  wor  id_22 = 1;
endmodule
