# CPU (RISC)
> A multi-cycle RISC CPU like MIPS-CPU architecture in VHDL

## Documentation
This project is implemented in `VHDL` language with `ISE` simulator software with **a particular specifications**.

<hr />

![image 1 - cpu](https://alirezakay.github.io/showcase/y2/img/CPU2.png)

![image 2 - cpu](https://alirezakay.github.io/showcase/y2/img/CPU3.png)

<hr />


