Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Reading design: TopTest.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopTest.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopTest"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : TopTest
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\yyp\Desktop\RCPU\Register.v" into library work
Parsing module <Register>.
Analyzing Verilog file "C:\Users\yyp\Desktop\RCPU\ipcore_dir\Ins_ROM.v" into library work
Parsing module <Ins_ROM>.
Analyzing Verilog file "C:\Users\yyp\Desktop\RCPU\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "C:\Users\yyp\Desktop\RCPU\CPU.v" into library work
Parsing module <CPU>.
Analyzing Verilog file "C:\Users\yyp\Desktop\RCPU\BTN_OK.v" into library work
Parsing module <BTN_OK>.
Analyzing Verilog file "C:\Users\yyp\Desktop\RCPU\TopTest.v" into library work
Parsing module <TopTest>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <TopTest>.

Elaborating module <BTN_OK>.

Elaborating module <CPU>.
WARNING:HDLCompiler:1127 - "C:\Users\yyp\Desktop\RCPU\CPU.v" Line 43: Assignment to shamt ignored, since the identifier is never used

Elaborating module <Ins_ROM>.
WARNING:HDLCompiler:1499 - "C:\Users\yyp\Desktop\RCPU\ipcore_dir\Ins_ROM.v" Line 39: Empty module <Ins_ROM> remains a black box.

Elaborating module <Register>.

Elaborating module <ALU>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TopTest>.
    Related source file is "C:\Users\yyp\Desktop\RCPU\TopTest.v".
    Found 8-bit 4-to-1 multiplexer for signal <_n0019> created at line 26.
    Summary:
	inferred   2 Multiplexer(s).
Unit <TopTest> synthesized.

Synthesizing Unit <BTN_OK>.
    Related source file is "C:\Users\yyp\Desktop\RCPU\BTN_OK.v".
    Found 1-bit register for signal <BTN2>.
    Found 22-bit register for signal <cnt>.
    Found 1-bit register for signal <BTN_Out>.
    Found 1-bit register for signal <BTN_20ms_1>.
    Found 1-bit register for signal <BTN_20ms_2>.
    Found 1-bit register for signal <BTN1>.
    Found 22-bit adder for signal <cnt[21]_GND_2_o_add_2_OUT> created at line 49.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
Unit <BTN_OK> synthesized.

Synthesizing Unit <CPU>.
    Related source file is "C:\Users\yyp\Desktop\RCPU\CPU.v".
    Found 32-bit register for signal <PC>.
    Found 32-bit adder for signal <PC[31]_GND_3_o_add_7_OUT> created at line 68.
WARNING:Xst:737 - Found 1-bit latch for signal <PC_New<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PC_New<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PC_New<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PC_New<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PC_New<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PC_New<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PC_New<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PC_New<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PC_New<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PC_New<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PC_New<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PC_New<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PC_New<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PC_New<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PC_New<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PC_New<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PC_New<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PC_New<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PC_New<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PC_New<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PC_New<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PC_New<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PC_New<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PC_New<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PC_New<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PC_New<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PC_New<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PC_New<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PC_New<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PC_New<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PC_New<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PC_New<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_OP<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_OP<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_OP<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Write_Reg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred  36 Latch(s).
Unit <CPU> synthesized.

Synthesizing Unit <Register>.
    Related source file is "C:\Users\yyp\Desktop\RCPU\Register.v".
    Found 1024-bit register for signal <n0043[1023:0]>.
    Found 32-bit 32-to-1 multiplexer for signal <R_Data_A> created at line 36.
    Found 32-bit 32-to-1 multiplexer for signal <R_Data_B> created at line 37.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
Unit <Register> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\yyp\Desktop\RCPU\ALU.v".
    Found 33-bit subtractor for signal <GND_6_o_GND_6_o_sub_7_OUT> created at line 42.
    Found 33-bit adder for signal <n0034> created at line 41.
    Found 32-bit shifter logical left for signal <B[31]_A[31]_shift_left_9_OUT> created at line 44
    Found 32-bit 8-to-1 multiplexer for signal <F> created at line 36.
    Found 32-bit comparator greater for signal <A[31]_B[31]_LessThan_8_o> created at line 43
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <ALU> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 22-bit adder                                          : 1
 32-bit adder                                          : 1
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Registers                                            : 8
 1-bit register                                        : 5
 1024-bit register                                     : 1
 22-bit register                                       : 1
 32-bit register                                       : 1
# Latches                                              : 36
 1-bit latch                                           : 36
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 41
 1-bit 2-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 33
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 8-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1
# Xors                                                 : 6
 1-bit xor2                                            : 5
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/Ins_ROM.ngc>.
Loading core <Ins_ROM> for timing and area information for instance <ins_rom>.

Synthesizing (advanced) Unit <BTN_OK>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <BTN_OK> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 1
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Counters                                             : 1
 22-bit up counter                                     : 1
# Registers                                            : 1061
 Flip-Flops                                            : 1061
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 41
 1-bit 2-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 33
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 8-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1
# Xors                                                 : 6
 1-bit xor2                                            : 5
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <PC_New_29> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_New_31> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_New_30> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_New_26> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_New_28> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_New_27> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_New_25> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_New_24> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_New_21> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_New_23> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_New_22> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_New_20> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_New_19> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_New_16> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_New_18> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_New_17> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_New_15> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_New_14> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_New_11> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_New_13> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_New_12> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_New_10> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_New_9> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_New_8> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_New_1> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_New_0> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_0> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_1> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_8> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_9> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_10> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_11> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_12> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_13> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_14> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_15> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_16> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_17> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_18> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_19> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_20> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_21> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_22> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_23> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_24> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_25> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_26> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_27> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_28> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_29> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_30> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <PC_31> of sequential type is unconnected in block <CPU>.

Optimizing unit <TopTest> ...

Optimizing unit <CPU> ...

Optimizing unit <Register> ...

Optimizing unit <ALU> ...

Optimizing unit <BTN_OK> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TopTest, actual ratio is 30.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1057
 Flip-Flops                                            : 1057

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TopTest.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2363
#      GND                         : 2
#      INV                         : 3
#      LUT1                        : 25
#      LUT2                        : 66
#      LUT3                        : 747
#      LUT4                        : 51
#      LUT5                        : 119
#      LUT6                        : 1057
#      MUXCY                       : 108
#      MUXF7                       : 90
#      VCC                         : 2
#      XORCY                       : 93
# FlipFlops/Latches                : 1067
#      FD                          : 5
#      FDC_1                       : 6
#      FDCE                        : 1024
#      FDR                         : 22
#      LD                          : 7
#      LDE                         : 3
# RAMS                             : 1
#      RAMB8BWER                   : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 5
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1067  out of  18224     5%  
 Number of Slice LUTs:                 2068  out of   9112    22%  
    Number used as Logic:              2068  out of   9112    22%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2074
   Number with an unused Flip Flop:    1007  out of   2074    48%  
   Number with an unused LUT:             6  out of   2074     0%  
   Number of fully used LUT-FF pairs:  1061  out of   2074    51%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    232     6%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
btn_ok/BTN_Out                     | BUFG                   | 1041  |
clk_100MHz                         | BUFGP                  | 27    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 22.735ns (Maximum Frequency: 43.985MHz)
   Minimum input arrival time before clock: 3.866ns
   Maximum output required time after clock: 17.883ns
   Maximum combinational path delay: 8.795ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'btn_ok/BTN_Out'
  Clock period: 22.735ns (frequency: 43.985MHz)
  Total number of paths / destination ports: 9417777 / 2079
-------------------------------------------------------------------------
Delay:               11.368ns (Levels of Logic = 9)
  Source:            cpu/ins_rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:       cpu/register/REG_Files_31_1019 (FF)
  Source Clock:      btn_ok/BTN_Out rising
  Destination Clock: btn_ok/BTN_Out falling

  Data Path: cpu/ins_rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to cpu/register/REG_Files_31_1019
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKBRDCLK->DOBDO5  256   1.850   2.171  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (douta<21>)
     end scope: 'cpu/ins_rom:douta<21>'
     LUT6:I4->O            1   0.203   0.827  cpu/register/Mmux_R_Data_A_834 (cpu/register/Mmux_R_Data_A_834)
     LUT6:I2->O            1   0.203   0.000  cpu/register/Mmux_R_Data_A_311 (cpu/register/Mmux_R_Data_A_311)
     MUXF7:I1->O          51   0.140   1.659  cpu/register/Mmux_R_Data_A_2_f7_10 (cpu/R_Data_A<1>)
     LUT4:I2->O            5   0.203   0.943  cpu/alu/Sh12 (cpu/alu/Sh1)
     LUT5:I2->O            1   0.205   0.580  cpu/alu/Sh411 (cpu/alu/Sh41)
     LUT5:I4->O            2   0.205   0.617  cpu/alu/Mmux_F173 (cpu/alu/Mmux_F172)
     LUT6:I5->O           18   0.205   1.050  cpu/alu/Mmux_F174 (ALU_F<25>)
     LUT3:I2->O            1   0.205   0.000  cpu/register/Mmux_REG_Files[0][31]_W_Data[31]_mux_34_OUT181 (cpu/register/REG_Files[0][31]_W_Data[31]_mux_34_OUT<25>)
     FDCE:D                    0.102          cpu/register/REG_Files_31_1017
    ----------------------------------------
    Total                     11.368ns (3.521ns logic, 7.847ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100MHz'
  Clock period: 2.934ns (frequency: 340.797MHz)
  Total number of paths / destination ports: 327 / 48
-------------------------------------------------------------------------
Delay:               2.934ns (Levels of Logic = 1)
  Source:            btn_ok/BTN2 (FF)
  Destination:       btn_ok/cnt_21 (FF)
  Source Clock:      clk_100MHz rising
  Destination Clock: clk_100MHz rising

  Data Path: btn_ok/BTN2 to btn_ok/cnt_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.721  btn_ok/BTN2 (btn_ok/BTN2)
     LUT2:I0->O           22   0.203   1.133  btn_ok/BTN_Down1 (btn_ok/BTN_Down)
     FDR:R                     0.430          btn_ok/cnt_0
    ----------------------------------------
    Total                      2.934ns (1.080ns logic, 1.854ns route)
                                       (36.8% logic, 63.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'btn_ok/BTN_Out'
  Total number of paths / destination ports: 1030 / 1030
-------------------------------------------------------------------------
Offset:              3.866ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       cpu/PC_7 (FF)
  Destination Clock: btn_ok/BTN_Out falling

  Data Path: rst to cpu/PC_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1030   1.222   2.214  rst_IBUF (rst_IBUF)
     FDC_1:CLR                 0.430          cpu/PC_2
    ----------------------------------------
    Total                      3.866ns (1.652ns logic, 2.214ns route)
                                       (42.7% logic, 57.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_100MHz'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.146ns (Levels of Logic = 2)
  Source:            btn (PAD)
  Destination:       btn_ok/BTN_20ms_1 (FF)
  Destination Clock: clk_100MHz rising

  Data Path: btn to btn_ok/BTN_20ms_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.617  btn_IBUF (btn_IBUF)
     LUT6:I5->O            1   0.205   0.000  btn_ok/BTN_20ms_1_rstpot (btn_ok/BTN_20ms_1_rstpot)
     FD:D                      0.102          btn_ok/BTN_20ms_1
    ----------------------------------------
    Total                      2.146ns (1.529ns logic, 0.617ns route)
                                       (71.2% logic, 28.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'btn_ok/BTN_Out'
  Total number of paths / destination ports: 607188 / 8
-------------------------------------------------------------------------
Offset:              17.883ns (Levels of Logic = 13)
  Source:            cpu/ins_rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:       LED<7> (PAD)
  Source Clock:      btn_ok/BTN_Out rising

  Data Path: cpu/ins_rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKBRDCLK->DOBDO5  256   1.850   2.171  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (douta<21>)
     end scope: 'cpu/ins_rom:douta<21>'
     LUT6:I4->O            1   0.203   0.827  cpu/register/Mmux_R_Data_A_834 (cpu/register/Mmux_R_Data_A_834)
     LUT6:I2->O            1   0.203   0.000  cpu/register/Mmux_R_Data_A_311 (cpu/register/Mmux_R_Data_A_311)
     MUXF7:I1->O          51   0.140   1.659  cpu/register/Mmux_R_Data_A_2_f7_10 (cpu/R_Data_A<1>)
     LUT6:I4->O            3   0.203   0.879  cpu/alu/Sh121 (cpu/alu/Sh12)
     LUT6:I3->O            1   0.205   0.580  cpu/alu/Mmux_F72 (cpu/alu/Mmux_F71)
     LUT5:I4->O            2   0.205   0.617  cpu/alu/Mmux_F73 (cpu/alu/Mmux_F72)
     LUT6:I5->O           18   0.205   1.297  cpu/alu/Mmux_F75 (ALU_F<16>)
     LUT4:I0->O            1   0.203   0.924  Mmux_LED84 (Mmux_LED83)
     LUT6:I1->O            1   0.203   0.944  Mmux_LED85 (Mmux_LED84)
     LUT6:I0->O            1   0.203   0.808  Mmux_LED86 (Mmux_LED85)
     LUT4:I1->O            1   0.205   0.579  Mmux_LED89 (LED_7_OBUF)
     OBUF:I->O                 2.571          LED_7_OBUF (LED<7>)
    ----------------------------------------
    Total                     17.883ns (6.599ns logic, 11.284ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 31 / 8
-------------------------------------------------------------------------
Delay:               8.795ns (Levels of Logic = 6)
  Source:            SW<2> (PAD)
  Destination:       LED<7> (PAD)

  Data Path: SW<2> to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   0.934  SW_2_IBUF (SW_2_IBUF)
     LUT4:I2->O            1   0.203   0.924  Mmux_LED84 (Mmux_LED83)
     LUT6:I1->O            1   0.203   0.944  Mmux_LED85 (Mmux_LED84)
     LUT6:I0->O            1   0.203   0.808  Mmux_LED86 (Mmux_LED85)
     LUT4:I1->O            1   0.205   0.579  Mmux_LED89 (LED_7_OBUF)
     OBUF:I->O                 2.571          LED_7_OBUF (LED<7>)
    ----------------------------------------
    Total                      8.795ns (4.607ns logic, 4.188ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock btn_ok/BTN_Out
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btn_ok/BTN_Out |         |    1.447|   11.368|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100MHz     |    2.934|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 63.00 secs
Total CPU time to Xst completion: 63.21 secs
 
--> 

Total memory usage is 275516 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   90 (   0 filtered)
Number of infos    :    0 (   0 filtered)

