###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad30.sjsuad.sjsu.edu)
#  Generated on:      Thu Nov  3 17:04:57 2016
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix eth_core_postRouteOptHold -outDir timingReports
###############################################################
Path 1: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[6] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[6] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[6] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.357
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.604
  Arrival Time                  1.628
  Slack Time                    0.025
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.025 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.192 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.508 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.839 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.128 |    1.103 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.126 | 0.225 |   1.353 |    1.328 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[6]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.079 | 0.147 |   1.500 |    1.475 | 
     | \tx_core/tx_crc/crcpkt1 /U2997                     | A ^ -> Y v   | INVX1    | 0.052 | 0.058 |   1.558 |    1.533 | 
     | \tx_core/tx_crc/crcpkt1 /U1201                     | B v -> Y ^   | OAI21X1  | 0.059 | 0.070 |   1.628 |    1.603 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[6]          | D ^          | DFFPOSX1 | 0.059 | 0.000 |   1.628 |    1.604 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.025 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.241 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.558 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.888 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.128 |    1.152 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.126 | 0.225 |   1.353 |    1.377 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[6]          | CLK ^        | DFFPOSX1 | 0.126 | 0.004 |   1.357 |    1.382 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[7] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[7] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[7] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.358
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.605
  Arrival Time                  1.636
  Slack Time                    0.031
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.031 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.185 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.502 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.832 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.128 |    1.096 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.126 | 0.225 |   1.353 |    1.321 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[7]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.079 | 0.149 |   1.501 |    1.470 | 
     | \tx_core/tx_crc/crcpkt1 /U3384                     | A ^ -> Y v   | INVX1    | 0.053 | 0.059 |   1.560 |    1.529 | 
     | \tx_core/tx_crc/crcpkt1 /U1203                     | B v -> Y ^   | OAI21X1  | 0.064 | 0.076 |   1.636 |    1.604 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[7]          | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.636 |    1.605 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.031 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.248 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.564 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.895 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.128 |    1.159 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.126 | 0.225 |   1.353 |    1.384 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[7]          | CLK ^        | DFFPOSX1 | 0.126 | 0.005 |   1.358 |    1.389 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[14] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[14] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[14] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.356
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.603
  Arrival Time                  1.635
  Slack Time                    0.032
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.032 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.185 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.501 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.832 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.128 |    1.096 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.126 | 0.225 |   1.353 |    1.321 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[14]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.079 | 0.147 |   1.499 |    1.468 | 
     | \tx_core/tx_crc/crcpkt1 /U3394                     | A ^ -> Y v   | INVX1    | 0.052 | 0.057 |   1.557 |    1.525 | 
     | \tx_core/tx_crc/crcpkt1 /U3396                     | B v -> Y ^   | MUX2X1   | 0.066 | 0.077 |   1.634 |    1.603 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[14]         | D ^          | DFFPOSX1 | 0.066 | 0.000 |   1.635 |    1.603 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.032 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.248 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.565 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.895 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.128 |    1.159 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.126 | 0.225 |   1.353 |    1.384 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[14]         | CLK ^        | DFFPOSX1 | 0.126 | 0.003 |   1.356 |    1.388 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin \tx_core/tx_crc/crcpkt2 /\data24_d_reg[5] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data24_d_reg[5] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\data24_d_reg[5] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.375
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.622
  Arrival Time                  1.653
  Slack Time                    0.032
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.032 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.185 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.501 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.832 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.136 |    1.105 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I3            | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.234 |   1.370 |    1.339 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[5]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.079 | 0.149 |   1.520 |    1.488 | 
     | \tx_core/tx_crc/crcpkt2 /U3462                     | A ^ -> Y v   | INVX1    | 0.052 | 0.056 |   1.576 |    1.544 | 
     | \tx_core/tx_crc/crcpkt2 /U3464                     | B v -> Y ^   | MUX2X1   | 0.066 | 0.077 |   1.653 |    1.621 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[5]          | D ^          | DFFPOSX1 | 0.066 | 0.000 |   1.653 |    1.622 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.032 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.248 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.565 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.895 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.136 |    1.168 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I3            | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.234 |   1.370 |    1.402 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[5]          | CLK ^        | DFFPOSX1 | 0.136 | 0.005 |   1.375 |    1.407 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin \tx_core/tx_crc/crcpkt2 /\data24_d_reg[9] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data24_d_reg[9] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\data24_d_reg[9] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.375
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.621
  Arrival Time                  1.654
  Slack Time                    0.033
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.033 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.183 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.500 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.830 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.136 |    1.103 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.227 |   1.363 |    1.330 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[9]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.079 | 0.157 |   1.520 |    1.487 | 
     | \tx_core/tx_crc/crcpkt2 /U3329                     | A ^ -> Y v   | INVX1    | 0.053 | 0.058 |   1.578 |    1.545 | 
     | \tx_core/tx_crc/crcpkt2 /U3331                     | B v -> Y ^   | MUX2X1   | 0.063 | 0.076 |   1.654 |    1.621 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[9]          | D ^          | DFFPOSX1 | 0.063 | 0.000 |   1.654 |    1.621 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.033 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.249 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.566 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.896 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.136 |    1.169 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.227 |   1.363 |    1.396 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[9]          | CLK ^        | DFFPOSX1 | 0.140 | 0.012 |   1.375 |    1.408 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_reg[3] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[3] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\data24_d_reg[3] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.371
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.617
  Arrival Time                  1.650
  Slack Time                    0.033
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.033 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.183 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.499 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.332 |   0.865 |    0.832 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.138 |    1.104 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.138 | 0.228 |   1.366 |    1.333 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[3]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.079 | 0.150 |   1.516 |    1.482 | 
     | \tx_core/tx_crc/crcpkt0 /U3711                     | A ^ -> Y v   | INVX1    | 0.052 | 0.057 |   1.573 |    1.539 | 
     | \tx_core/tx_crc/crcpkt0 /U3713                     | B v -> Y ^   | MUX2X1   | 0.064 | 0.078 |   1.650 |    1.617 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[3]          | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.650 |    1.617 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.033 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.250 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.566 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.332 |   0.865 |    0.899 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.138 |    1.171 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.138 | 0.228 |   1.366 |    1.399 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[3]          | CLK ^        | DFFPOSX1 | 0.139 | 0.005 |   1.371 |    1.404 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin \tx_core/tx_crc/crcpkt2 /\data24_d_reg[1] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data24_d_reg[1] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\data24_d_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.374
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.621
  Arrival Time                  1.654
  Slack Time                    0.034
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.034 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.183 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.499 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.830 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.136 |    1.103 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.227 |   1.363 |    1.329 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[1]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.079 | 0.156 |   1.519 |    1.486 | 
     | \tx_core/tx_crc/crcpkt2 /U3744                     | A ^ -> Y v   | INVX1    | 0.053 | 0.059 |   1.578 |    1.544 | 
     | \tx_core/tx_crc/crcpkt2 /U3746                     | B v -> Y ^   | MUX2X1   | 0.064 | 0.076 |   1.654 |    1.620 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[1]          | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.654 |    1.621 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.034 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.250 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.566 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.897 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.136 |    1.170 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.227 |   1.363 |    1.397 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[1]          | CLK ^        | DFFPOSX1 | 0.140 | 0.012 |   1.374 |    1.408 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[21] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[21] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[21] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.366
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.612
  Arrival Time                  1.646
  Slack Time                    0.034
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.034 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.183 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.499 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.830 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.128 |    1.094 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.142 | 0.229 |   1.356 |    1.323 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[21]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.081 | 0.156 |   1.513 |    1.479 | 
     | \tx_core/tx_crc/crcpkt1 /U3390                     | A ^ -> Y v   | INVX1    | 0.053 | 0.057 |   1.570 |    1.536 | 
     | \tx_core/tx_crc/crcpkt1 /U3391                     | B v -> Y ^   | MUX2X1   | 0.064 | 0.076 |   1.646 |    1.612 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[21]         | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.646 |    1.612 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.034 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.250 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.567 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.897 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.128 |    1.161 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.142 | 0.229 |   1.356 |    1.390 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[21]         | CLK ^        | DFFPOSX1 | 0.144 | 0.010 |   1.366 |    1.400 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[23] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[23] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[23] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.364
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.610
  Arrival Time                  1.644
  Slack Time                    0.034
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.034 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.183 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.499 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.830 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.128 |    1.094 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.142 | 0.229 |   1.356 |    1.323 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[23]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.081 | 0.154 |   1.511 |    1.477 | 
     | \tx_core/tx_crc/crcpkt1 /U3719                     | A ^ -> Y v   | INVX1    | 0.053 | 0.057 |   1.568 |    1.534 | 
     | \tx_core/tx_crc/crcpkt1 /U3720                     | B v -> Y ^   | MUX2X1   | 0.064 | 0.075 |   1.643 |    1.610 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[23]         | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.644 |    1.610 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.034 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.250 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.567 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.897 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.128 |    1.161 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.142 | 0.229 |   1.356 |    1.390 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[23]         | CLK ^        | DFFPOSX1 | 0.144 | 0.008 |   1.364 |    1.398 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[15] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[15] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[15] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.358
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.605
  Arrival Time                  1.639
  Slack Time                    0.034
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.034 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.182 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.499 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.829 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.128 |    1.094 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.126 | 0.225 |   1.353 |    1.319 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[15]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.080 | 0.150 |   1.502 |    1.469 | 
     | \tx_core/tx_crc/crcpkt1 /U3686                     | A ^ -> Y v   | INVX1    | 0.054 | 0.058 |   1.561 |    1.527 | 
     | \tx_core/tx_crc/crcpkt1 /U3688                     | B v -> Y ^   | MUX2X1   | 0.067 | 0.078 |   1.639 |    1.605 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[15]         | D ^          | DFFPOSX1 | 0.067 | 0.000 |   1.639 |    1.605 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.034 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.250 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.567 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.897 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.128 |    1.161 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.126 | 0.225 |   1.353 |    1.387 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[15]         | CLK ^        | DFFPOSX1 | 0.126 | 0.006 |   1.358 |    1.392 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[4] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[4] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[4] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.359
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.605
  Arrival Time                  1.639
  Slack Time                    0.034
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.034 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.182 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.499 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.829 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.128 |    1.094 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.126 | 0.225 |   1.353 |    1.319 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[4]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.082 | 0.152 |   1.504 |    1.470 | 
     | \tx_core/tx_crc/crcpkt1 /U3745                     | A ^ -> Y v   | INVX1    | 0.054 | 0.059 |   1.563 |    1.529 | 
     | \tx_core/tx_crc/crcpkt1 /U3747                     | B v -> Y ^   | MUX2X1   | 0.064 | 0.076 |   1.639 |    1.605 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[4]          | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.639 |    1.605 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.034 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.250 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.567 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.897 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.128 |    1.162 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.126 | 0.225 |   1.353 |    1.387 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[4]          | CLK ^        | DFFPOSX1 | 0.126 | 0.006 |   1.359 |    1.393 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin \tx_core/tx_crc/crcpkt2 /\data24_d_reg[10] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data24_d_reg[10] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\data24_d_reg[10] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.376
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.622
  Arrival Time                  1.656
  Slack Time                    0.034
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.034 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.182 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.499 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.829 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.136 |    1.102 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.226 |   1.362 |    1.328 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[10]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.080 | 0.159 |   1.522 |    1.487 | 
     | \tx_core/tx_crc/crcpkt2 /U3355                     | A ^ -> Y v   | INVX1    | 0.052 | 0.057 |   1.579 |    1.545 | 
     | \tx_core/tx_crc/crcpkt2 /U3357                     | B v -> Y ^   | MUX2X1   | 0.065 | 0.077 |   1.656 |    1.622 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[10]         | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.656 |    1.622 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.034 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.251 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.567 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.898 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.136 |    1.171 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.226 |   1.362 |    1.397 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[10]         | CLK ^        | DFFPOSX1 | 0.139 | 0.014 |   1.376 |    1.410 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin \tx_core/tx_crc/crcpkt2 /\data24_d_reg[3] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data24_d_reg[3] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\data24_d_reg[3] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.375
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.622
  Arrival Time                  1.656
  Slack Time                    0.034
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.034 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.182 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.498 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.829 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.136 |    1.102 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I3            | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.234 |   1.370 |    1.336 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[3]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.083 | 0.153 |   1.523 |    1.488 | 
     | \tx_core/tx_crc/crcpkt2 /U3686                     | A ^ -> Y v   | INVX1    | 0.053 | 0.057 |   1.580 |    1.546 | 
     | \tx_core/tx_crc/crcpkt2 /U3688                     | B v -> Y ^   | MUX2X1   | 0.064 | 0.076 |   1.656 |    1.622 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[3]          | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.656 |    1.622 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.034 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.251 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.567 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.898 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.136 |    1.171 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I3            | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.234 |   1.370 |    1.405 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[3]          | CLK ^        | DFFPOSX1 | 0.136 | 0.005 |   1.375 |    1.410 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[5] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[5] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[5] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.355
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.602
  Arrival Time                  1.636
  Slack Time                    0.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.035 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.182 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.498 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.829 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.128 |    1.093 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I3            | A ^ -> Y ^   | CLKBUF1  | 0.130 | 0.222 |   1.350 |    1.315 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[5]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.082 | 0.152 |   1.501 |    1.467 | 
     | \tx_core/tx_crc/crcpkt1 /U3457                     | A ^ -> Y v   | INVX1    | 0.053 | 0.058 |   1.559 |    1.524 | 
     | \tx_core/tx_crc/crcpkt1 /U3459                     | B v -> Y ^   | MUX2X1   | 0.066 | 0.077 |   1.636 |    1.602 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[5]          | D ^          | DFFPOSX1 | 0.066 | 0.000 |   1.636 |    1.602 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.035 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.251 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.567 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.898 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.128 |    1.162 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I3            | A ^ -> Y ^   | CLKBUF1  | 0.130 | 0.222 |   1.350 |    1.384 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[5]          | CLK ^        | DFFPOSX1 | 0.132 | 0.005 |   1.355 |    1.390 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[18] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[18] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[18] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.369
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.615
  Arrival Time                  1.649
  Slack Time                    0.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.035 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.182 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.498 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.829 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.128 |    1.093 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.146 | 0.229 |   1.357 |    1.322 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[18]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.080 | 0.158 |   1.515 |    1.480 | 
     | \tx_core/tx_crc/crcpkt1 /U3001                     | A ^ -> Y v   | INVX1    | 0.053 | 0.057 |   1.572 |    1.538 | 
     | \tx_core/tx_crc/crcpkt1 /U3004                     | B v -> Y ^   | MUX2X1   | 0.065 | 0.077 |   1.649 |    1.614 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[18]         | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.649 |    1.615 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.035 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.251 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.568 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.898 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.128 |    1.162 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.146 | 0.229 |   1.357 |    1.392 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[18]         | CLK ^        | DFFPOSX1 | 0.147 | 0.012 |   1.369 |    1.403 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_reg[6] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[6] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\data24_d_reg[6] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.371
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.617
  Arrival Time                  1.652
  Slack Time                    0.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.035 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.182 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.498 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.332 |   0.865 |    0.830 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.138 |    1.103 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.138 | 0.228 |   1.366 |    1.331 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[6]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.080 | 0.151 |   1.517 |    1.482 | 
     | \tx_core/tx_crc/crcpkt0 /U2948                     | A ^ -> Y v   | INVX1    | 0.053 | 0.058 |   1.574 |    1.539 | 
     | \tx_core/tx_crc/crcpkt0 /U2951                     | B v -> Y ^   | MUX2X1   | 0.064 | 0.077 |   1.652 |    1.617 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[6]          | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.652 |    1.617 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.035 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.251 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.568 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.332 |   0.865 |    0.900 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.138 |    1.173 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.138 | 0.228 |   1.366 |    1.401 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[6]          | CLK ^        | DFFPOSX1 | 0.139 | 0.005 |   1.371 |    1.406 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[24] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[24] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[24] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.359
+ Hold                         -0.002
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.607
  Arrival Time                  1.642
  Slack Time                    0.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.035 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.181 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.100 | 0.233 |   0.449 |    0.415 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.267 | 0.310 |   0.759 |    0.724 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.127 | 0.197 |   0.956 |    0.921 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.094 | 0.192 |   1.148 |    1.113 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I3            | A ^ -> Y ^   | CLKBUF1  | 0.125 | 0.210 |   1.358 |    1.323 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[24]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.080 | 0.145 |   1.503 |    1.468 | 
     | \tx_core/tx_crc/crcpkt0 /U3630                     | A ^ -> Y v   | INVX1    | 0.053 | 0.058 |   1.561 |    1.526 | 
     | \tx_core/tx_crc/crcpkt0 /U1442                     | B v -> Y ^   | OAI22X1  | 0.079 | 0.081 |   1.641 |    1.606 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[24]         | D ^          | DFFPOSX1 | 0.079 | 0.000 |   1.642 |    1.607 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.035 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.251 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.100 | 0.233 |   0.449 |    0.484 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.267 | 0.310 |   0.759 |    0.794 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.127 | 0.197 |   0.956 |    0.991 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.094 | 0.192 |   1.148 |    1.183 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I3            | A ^ -> Y ^   | CLKBUF1  | 0.125 | 0.210 |   1.358 |    1.393 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[24]         | CLK ^        | DFFPOSX1 | 0.125 | 0.001 |   1.359 |    1.394 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin \tx_core/axi_master /\ch_gnt_2d_reg[1] /CLK 
Endpoint:   \tx_core/axi_master /\ch_gnt_2d_reg[1] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[1] /Q  (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.356
+ Hold                          0.015
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.621
  Arrival Time                  1.656
  Slack Time                    0.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.035 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    0.181 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |    0.472 | 
     | FECTS_clks_clk___L3_I4                 | A ^ -> Y ^   | CLKBUF1 | 0.235 | 0.288 |   0.795 |    0.760 | 
     | FECTS_clks_clk___L4_I8                 | A ^ -> Y ^   | CLKBUF1 | 0.231 | 0.274 |   1.069 |    1.034 | 
     | FECTS_clks_clk___L5_I38                | A ^ -> Y ^   | CLKBUF1 | 0.140 | 0.251 |   1.320 |    1.285 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[1]  | CLK ^ -> Q v | DFFSR   | 0.116 | 0.335 |   1.655 |    1.620 | 
     | \tx_core/axi_master /\ch_gnt_2d_reg[1] | D v          | DFFSR   | 0.116 | 0.001 |   1.656 |    1.621 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.035 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    0.251 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |    0.542 | 
     | FECTS_clks_clk___L3_I4                 | A ^ -> Y ^   | CLKBUF1 | 0.235 | 0.288 |   0.795 |    0.830 | 
     | FECTS_clks_clk___L4_I6                 | A ^ -> Y ^   | CLKBUF1 | 0.274 | 0.309 |   1.104 |    1.139 | 
     | FECTS_clks_clk___L5_I28                | A ^ -> Y ^   | CLKBUF1 | 0.137 | 0.244 |   1.348 |    1.383 | 
     | \tx_core/axi_master /\ch_gnt_2d_reg[1] | CLK ^        | DFFSR   | 0.138 | 0.008 |   1.356 |    1.391 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_reg[23] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[23] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\data24_d_reg[23] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.377
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.623
  Arrival Time                  1.658
  Slack Time                    0.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.035 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.181 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.498 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.332 |   0.865 |    0.830 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.138 |    1.102 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.138 | 0.228 |   1.366 |    1.331 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[23]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.079 | 0.156 |   1.522 |    1.487 | 
     | \tx_core/tx_crc/crcpkt0 /U1825                     | A ^ -> Y v   | INVX1    | 0.053 | 0.058 |   1.580 |    1.545 | 
     | \tx_core/tx_crc/crcpkt0 /U3741                     | B v -> Y ^   | MUX2X1   | 0.065 | 0.078 |   1.658 |    1.623 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[23]         | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.658 |    1.623 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.035 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.252 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.568 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.332 |   0.865 |    0.900 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.138 |    1.173 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.138 | 0.228 |   1.366 |    1.401 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[23]         | CLK ^        | DFFPOSX1 | 0.139 | 0.011 |   1.377 |    1.412 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[9] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[9] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[9] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.362
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.608
  Arrival Time                  1.643
  Slack Time                    0.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.035 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.181 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.498 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.828 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.128 |    1.092 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.142 | 0.229 |   1.356 |    1.321 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[9]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.080 | 0.152 |   1.509 |    1.473 | 
     | \tx_core/tx_crc/crcpkt1 /U3291                     | A ^ -> Y v   | INVX1    | 0.052 | 0.058 |   1.566 |    1.531 | 
     | \tx_core/tx_crc/crcpkt1 /U3293                     | B v -> Y ^   | MUX2X1   | 0.065 | 0.077 |   1.643 |    1.608 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[9]          | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.643 |    1.608 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.035 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.252 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.568 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.899 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.128 |    1.163 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.142 | 0.229 |   1.356 |    1.391 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[9]          | CLK ^        | DFFPOSX1 | 0.144 | 0.006 |   1.362 |    1.397 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[20] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[20] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[20] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.365
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.610
  Arrival Time                  1.646
  Slack Time                    0.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.035 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.181 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.498 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.828 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.128 |    1.092 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.146 | 0.229 |   1.357 |    1.322 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[20]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.081 | 0.155 |   1.512 |    1.477 | 
     | \tx_core/tx_crc/crcpkt1 /U1804                     | A ^ -> Y v   | INVX1    | 0.053 | 0.058 |   1.570 |    1.535 | 
     | \tx_core/tx_crc/crcpkt1 /U3335                     | B v -> Y ^   | MUX2X1   | 0.064 | 0.076 |   1.645 |    1.610 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[20]         | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.646 |    1.610 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.035 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.252 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.568 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.899 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.128 |    1.163 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.146 | 0.229 |   1.357 |    1.392 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[20]         | CLK ^        | DFFPOSX1 | 0.147 | 0.007 |   1.365 |    1.400 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin \tx_core/tx_crc/crcpkt2 /\data24_d_reg[7] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data24_d_reg[7] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\data24_d_reg[7] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.372
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.618
  Arrival Time                  1.653
  Slack Time                    0.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.036 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.181 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.497 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.828 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.136 |    1.101 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.227 |   1.363 |    1.327 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[7]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.082 | 0.156 |   1.519 |    1.483 | 
     | \tx_core/tx_crc/crcpkt2 /U3360                     | A ^ -> Y v   | INVX1    | 0.053 | 0.057 |   1.576 |    1.540 | 
     | \tx_core/tx_crc/crcpkt2 /U3362                     | B v -> Y ^   | MUX2X1   | 0.065 | 0.078 |   1.653 |    1.618 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[7]          | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.653 |    1.618 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.036 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.252 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.569 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.899 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.136 |    1.172 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.227 |   1.363 |    1.399 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[7]          | CLK ^        | DFFPOSX1 | 0.140 | 0.009 |   1.372 |    1.407 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin \tx_core/axi_master /\ch_gnt_2d_reg[0] /CLK 
Endpoint:   \tx_core/axi_master /\ch_gnt_2d_reg[0] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q  (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.356
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.621
  Arrival Time                  1.656
  Slack Time                    0.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.036 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    0.181 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |    0.472 | 
     | FECTS_clks_clk___L3_I4                 | A ^ -> Y ^   | CLKBUF1 | 0.235 | 0.288 |   0.795 |    0.760 | 
     | FECTS_clks_clk___L4_I8                 | A ^ -> Y ^   | CLKBUF1 | 0.231 | 0.274 |   1.069 |    1.033 | 
     | FECTS_clks_clk___L5_I38                | A ^ -> Y ^   | CLKBUF1 | 0.140 | 0.251 |   1.320 |    1.285 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0]  | CLK ^ -> Q v | DFFSR   | 0.117 | 0.335 |   1.655 |    1.620 | 
     | \tx_core/axi_master /\ch_gnt_2d_reg[0] | D v          | DFFSR   | 0.117 | 0.001 |   1.656 |    1.621 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.036 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    0.252 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |    0.543 | 
     | FECTS_clks_clk___L3_I4                 | A ^ -> Y ^   | CLKBUF1 | 0.235 | 0.288 |   0.795 |    0.831 | 
     | FECTS_clks_clk___L4_I6                 | A ^ -> Y ^   | CLKBUF1 | 0.274 | 0.309 |   1.104 |    1.140 | 
     | FECTS_clks_clk___L5_I28                | A ^ -> Y ^   | CLKBUF1 | 0.137 | 0.244 |   1.348 |    1.384 | 
     | \tx_core/axi_master /\ch_gnt_2d_reg[0] | CLK ^        | DFFSR   | 0.138 | 0.008 |   1.356 |    1.392 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_reg[4] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[4] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\data24_d_reg[4] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.376
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.623
  Arrival Time                  1.659
  Slack Time                    0.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.036 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.181 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.497 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.332 |   0.865 |    0.829 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.138 |    1.102 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.135 | 0.232 |   1.370 |    1.334 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[4]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.081 | 0.153 |   1.522 |    1.487 | 
     | \tx_core/tx_crc/crcpkt0 /U3766                     | A ^ -> Y v   | INVX1    | 0.053 | 0.058 |   1.581 |    1.545 | 
     | \tx_core/tx_crc/crcpkt0 /U3768                     | B v -> Y ^   | MUX2X1   | 0.064 | 0.078 |   1.658 |    1.623 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[4]          | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.659 |    1.623 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.036 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.252 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.569 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.332 |   0.865 |    0.901 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.138 |    1.174 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.135 | 0.232 |   1.370 |    1.406 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[4]          | CLK ^        | DFFPOSX1 | 0.135 | 0.007 |   1.376 |    1.412 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin \tx_core/tx_crc/crcpkt2 /\data24_d_reg[21] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data24_d_reg[21] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\data24_d_reg[21] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.372
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.618
  Arrival Time                  1.654
  Slack Time                    0.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.036 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.180 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.497 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.827 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.136 |    1.100 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.140 | 0.227 |   1.363 |    1.327 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[21]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.080 | 0.155 |   1.518 |    1.482 | 
     | \tx_core/tx_crc/crcpkt2 /U1825                     | A ^ -> Y v   | INVX1    | 0.052 | 0.057 |   1.575 |    1.539 | 
     | \tx_core/tx_crc/crcpkt2 /U3368                     | B v -> Y ^   | MUX2X1   | 0.068 | 0.079 |   1.654 |    1.618 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[21]         | D ^          | DFFPOSX1 | 0.068 | 0.000 |   1.654 |    1.618 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.036 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.252 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.569 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.899 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.136 |    1.172 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.140 | 0.227 |   1.363 |    1.399 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[21]         | CLK ^        | DFFPOSX1 | 0.141 | 0.009 |   1.372 |    1.408 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_reg[7] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[7] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\data24_d_reg[7] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.376
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.622
  Arrival Time                  1.658
  Slack Time                    0.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.036 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.180 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.497 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.332 |   0.865 |    0.829 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.138 |    1.102 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.146 | 0.232 |   1.369 |    1.333 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[7]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.080 | 0.153 |   1.523 |    1.487 | 
     | \tx_core/tx_crc/crcpkt0 /U3401                     | A ^ -> Y v   | INVX1    | 0.052 | 0.058 |   1.580 |    1.544 | 
     | \tx_core/tx_crc/crcpkt0 /U3403                     | B v -> Y ^   | MUX2X1   | 0.065 | 0.077 |   1.658 |    1.621 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[7]          | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.658 |    1.622 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.036 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.253 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.569 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.332 |   0.865 |    0.901 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.138 |    1.174 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.146 | 0.232 |   1.369 |    1.405 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[7]          | CLK ^        | DFFPOSX1 | 0.147 | 0.007 |   1.376 |    1.412 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_reg[10] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[10] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\data24_d_reg[10] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.370
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.617
  Arrival Time                  1.653
  Slack Time                    0.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.036 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.180 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.497 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.332 |   0.865 |    0.829 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.138 |    1.101 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I3            | A ^ -> Y ^   | CLKBUF1  | 0.133 | 0.225 |   1.362 |    1.326 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[10]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.083 | 0.155 |   1.517 |    1.481 | 
     | \tx_core/tx_crc/crcpkt0 /U3396                     | A ^ -> Y v   | INVX1    | 0.053 | 0.058 |   1.575 |    1.539 | 
     | \tx_core/tx_crc/crcpkt0 /U3398                     | B v -> Y ^   | MUX2X1   | 0.065 | 0.078 |   1.653 |    1.616 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[10]         | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.653 |    1.617 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.036 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.253 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.569 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.332 |   0.865 |    0.901 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.138 |    1.174 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I3            | A ^ -> Y ^   | CLKBUF1  | 0.133 | 0.225 |   1.362 |    1.399 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[10]         | CLK ^        | DFFPOSX1 | 0.133 | 0.008 |   1.370 |    1.406 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_reg[14] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[14] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\data24_d_reg[14] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.377
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.624
  Arrival Time                  1.660
  Slack Time                    0.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.036 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.180 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.497 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.332 |   0.865 |    0.829 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.138 |    1.101 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.135 | 0.232 |   1.370 |    1.333 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[14]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.083 | 0.155 |   1.524 |    1.488 | 
     | \tx_core/tx_crc/crcpkt0 /U3412                     | A ^ -> Y v   | INVX1    | 0.053 | 0.058 |   1.582 |    1.546 | 
     | \tx_core/tx_crc/crcpkt0 /U3414                     | B v -> Y ^   | MUX2X1   | 0.064 | 0.077 |   1.660 |    1.623 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[14]         | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.660 |    1.624 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.036 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.253 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.569 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.332 |   0.865 |    0.901 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.138 |    1.174 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.135 | 0.232 |   1.370 |    1.406 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[14]         | CLK ^        | DFFPOSX1 | 0.135 | 0.007 |   1.377 |    1.414 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[22] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[22] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[22] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.368
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.614
  Arrival Time                  1.651
  Slack Time                    0.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.036 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.180 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.496 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.827 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.128 |    1.091 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.146 | 0.229 |   1.357 |    1.321 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[22]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.080 | 0.158 |   1.515 |    1.479 | 
     | \tx_core/tx_crc/crcpkt1 /U3449                     | A ^ -> Y v   | INVX1    | 0.052 | 0.057 |   1.572 |    1.536 | 
     | \tx_core/tx_crc/crcpkt1 /U3450                     | B v -> Y ^   | MUX2X1   | 0.067 | 0.078 |   1.651 |    1.614 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[22]         | D ^          | DFFPOSX1 | 0.067 | 0.000 |   1.651 |    1.614 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.036 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.253 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.569 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.900 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.128 |    1.164 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.146 | 0.229 |   1.357 |    1.394 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[22]         | CLK ^        | DFFPOSX1 | 0.147 | 0.011 |   1.368 |    1.405 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[1] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[1] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.410
+ Hold                         -0.001
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.659
  Arrival Time                  1.696
  Slack Time                    0.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.037 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.180 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.194 | 0.291 |   0.507 |    0.471 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.264 | 0.309 |   0.817 |    0.780 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.136 | 0.195 |   1.011 |    0.975 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.099 | 0.196 |   1.207 |    1.170 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I0            | A ^ -> Y ^   | CLKBUF1  | 0.109 | 0.201 |   1.408 |    1.372 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[1]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.083 | 0.147 |   1.555 |    1.519 | 
     | \tx_core/tx_crc/crcpkt1 /U3737                     | A ^ -> Y v   | INVX1    | 0.054 | 0.058 |   1.614 |    1.577 | 
     | \tx_core/tx_crc/crcpkt1 /U792                      | B v -> Y ^   | OAI22X1  | 0.080 | 0.082 |   1.695 |    1.659 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[1]          | D ^          | DFFPOSX1 | 0.080 | 0.000 |   1.696 |    1.659 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.037 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.253 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.194 | 0.291 |   0.507 |    0.544 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.264 | 0.309 |   0.817 |    0.853 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.136 | 0.195 |   1.011 |    1.048 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.099 | 0.196 |   1.207 |    1.244 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I0            | A ^ -> Y ^   | CLKBUF1  | 0.109 | 0.201 |   1.408 |    1.445 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[1]          | CLK ^        | DFFPOSX1 | 0.109 | 0.002 |   1.410 |    1.447 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_reg[15] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[15] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\data24_d_reg[15] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.371
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.617
  Arrival Time                  1.654
  Slack Time                    0.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.037 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.180 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.496 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.332 |   0.865 |    0.829 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.138 |    1.101 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I3            | A ^ -> Y ^   | CLKBUF1  | 0.133 | 0.225 |   1.362 |    1.326 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[15]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.082 | 0.155 |   1.517 |    1.480 | 
     | \tx_core/tx_crc/crcpkt0 /U3706                     | A ^ -> Y v   | INVX1    | 0.053 | 0.058 |   1.575 |    1.538 | 
     | \tx_core/tx_crc/crcpkt0 /U3708                     | B v -> Y ^   | MUX2X1   | 0.066 | 0.079 |   1.654 |    1.617 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[15]         | D ^          | DFFPOSX1 | 0.066 | 0.000 |   1.654 |    1.617 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.037 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.253 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.570 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.332 |   0.865 |    0.902 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.138 |    1.174 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I3            | A ^ -> Y ^   | CLKBUF1  | 0.133 | 0.225 |   1.362 |    1.399 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[15]         | CLK ^        | DFFPOSX1 | 0.133 | 0.009 |   1.371 |    1.408 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[16] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[16] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[16] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.367
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.613
  Arrival Time                  1.649
  Slack Time                    0.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.037 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.180 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.496 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.827 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.128 |    1.091 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.142 | 0.229 |   1.356 |    1.320 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[16]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.079 | 0.156 |   1.512 |    1.475 | 
     | \tx_core/tx_crc/crcpkt1 /U3385                     | A ^ -> Y v   | INVX1    | 0.052 | 0.057 |   1.569 |    1.532 | 
     | \tx_core/tx_crc/crcpkt1 /U3387                     | B v -> Y ^   | MUX2X1   | 0.069 | 0.080 |   1.649 |    1.612 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[16]         | D ^          | DFFPOSX1 | 0.069 | 0.000 |   1.649 |    1.613 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.037 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.253 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.570 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.900 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.128 |    1.164 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.142 | 0.229 |   1.356 |    1.393 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[16]         | CLK ^        | DFFPOSX1 | 0.144 | 0.010 |   1.367 |    1.403 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[3] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[3] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[3] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.358
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.605
  Arrival Time                  1.641
  Slack Time                    0.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.037 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.180 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.496 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.827 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.128 |    1.091 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I3            | A ^ -> Y ^   | CLKBUF1  | 0.130 | 0.222 |   1.350 |    1.313 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[3]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.079 | 0.152 |   1.502 |    1.465 | 
     | \tx_core/tx_crc/crcpkt1 /U1802                     | A ^ -> Y v   | INVX1    | 0.057 | 0.062 |   1.564 |    1.527 | 
     | \tx_core/tx_crc/crcpkt1 /U3692                     | B v -> Y ^   | MUX2X1   | 0.065 | 0.077 |   1.641 |    1.604 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[3]          | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.641 |    1.605 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.037 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.253 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.570 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.900 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.128 |    1.164 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I3            | A ^ -> Y ^   | CLKBUF1  | 0.130 | 0.222 |   1.350 |    1.386 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[3]          | CLK ^        | DFFPOSX1 | 0.132 | 0.008 |   1.358 |    1.395 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin \tx_core/tx_crc/crcpkt2 /\data24_d_reg[13] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data24_d_reg[13] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\data24_d_reg[13] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.375
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.621
  Arrival Time                  1.658
  Slack Time                    0.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.037 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.180 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.496 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.827 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.136 |    1.100 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.226 |   1.362 |    1.326 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[13]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.081 | 0.159 |   1.522 |    1.485 | 
     | \tx_core/tx_crc/crcpkt2 /U3554                     | A ^ -> Y v   | INVX1    | 0.053 | 0.058 |   1.580 |    1.543 | 
     | \tx_core/tx_crc/crcpkt2 /U3556                     | B v -> Y ^   | MUX2X1   | 0.067 | 0.079 |   1.658 |    1.621 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[13]         | D ^          | DFFPOSX1 | 0.067 | 0.000 |   1.658 |    1.621 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.037 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.253 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.570 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.900 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.136 |    1.173 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.226 |   1.362 |    1.399 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[13]         | CLK ^        | DFFPOSX1 | 0.139 | 0.013 |   1.375 |    1.412 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_reg[11] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[11] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\data24_d_reg[11] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.370
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.617
  Arrival Time                  1.654
  Slack Time                    0.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.037 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.179 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.496 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.332 |   0.865 |    0.828 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.138 |    1.101 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I3            | A ^ -> Y ^   | CLKBUF1  | 0.133 | 0.225 |   1.362 |    1.325 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[11]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.079 | 0.152 |   1.515 |    1.477 | 
     | \tx_core/tx_crc/crcpkt0 /U3260                     | A ^ -> Y v   | INVX1    | 0.054 | 0.059 |   1.574 |    1.537 | 
     | \tx_core/tx_crc/crcpkt0 /U3262                     | B v -> Y ^   | MUX2X1   | 0.067 | 0.080 |   1.654 |    1.617 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[11]         | D ^          | DFFPOSX1 | 0.067 | 0.000 |   1.654 |    1.617 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.037 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.253 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.570 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.332 |   0.865 |    0.902 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.138 |    1.175 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I3            | A ^ -> Y ^   | CLKBUF1  | 0.133 | 0.225 |   1.362 |    1.400 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[11]         | CLK ^        | DFFPOSX1 | 0.133 | 0.008 |   1.370 |    1.407 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin \tx_core/tx_crc/crcpkt2 /\data24_d_reg[17] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data24_d_reg[17] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\data24_d_reg[17] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.378
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.624
  Arrival Time                  1.661
  Slack Time                    0.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.037 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.179 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.496 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.826 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.136 |    1.099 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.140 | 0.227 |   1.363 |    1.326 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[17]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.085 | 0.164 |   1.527 |    1.490 | 
     | \tx_core/tx_crc/crcpkt2 /U3458                     | A ^ -> Y v   | INVX1    | 0.053 | 0.057 |   1.585 |    1.547 | 
     | \tx_core/tx_crc/crcpkt2 /U3459                     | B v -> Y ^   | MUX2X1   | 0.065 | 0.076 |   1.661 |    1.624 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[17]         | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.661 |    1.624 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.037 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.254 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.570 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.901 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.136 |    1.174 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.140 | 0.227 |   1.363 |    1.400 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[17]         | CLK ^        | DFFPOSX1 | 0.141 | 0.015 |   1.378 |    1.415 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_reg[13] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[13] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\data24_d_reg[13] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.371
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.618
  Arrival Time                  1.655
  Slack Time                    0.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.037 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.179 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.496 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.332 |   0.865 |    0.828 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.138 |    1.100 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I3            | A ^ -> Y ^   | CLKBUF1  | 0.133 | 0.225 |   1.362 |    1.325 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[13]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.083 | 0.156 |   1.519 |    1.481 | 
     | \tx_core/tx_crc/crcpkt0 /U3598                     | A ^ -> Y v   | INVX1    | 0.054 | 0.058 |   1.577 |    1.540 | 
     | \tx_core/tx_crc/crcpkt0 /U3600                     | B v -> Y ^   | MUX2X1   | 0.064 | 0.078 |   1.655 |    1.618 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[13]         | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.655 |    1.618 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.037 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.254 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.570 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.332 |   0.865 |    0.902 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.138 |    1.175 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I3            | A ^ -> Y ^   | CLKBUF1  | 0.133 | 0.225 |   1.362 |    1.400 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[13]         | CLK ^        | DFFPOSX1 | 0.133 | 0.009 |   1.371 |    1.409 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin \tx_core/tx_crc/crcpkt2 /\data24_d_reg[14] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data24_d_reg[14] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\data24_d_reg[14] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.375
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.621
  Arrival Time                  1.659
  Slack Time                    0.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.179 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.495 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.826 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.136 |    1.099 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.226 |   1.362 |    1.325 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[14]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.082 | 0.160 |   1.522 |    1.485 | 
     | \tx_core/tx_crc/crcpkt2 /U3371                     | A ^ -> Y v   | INVX1    | 0.053 | 0.058 |   1.580 |    1.542 | 
     | \tx_core/tx_crc/crcpkt2 /U3374                     | B v -> Y ^   | MUX2X1   | 0.067 | 0.079 |   1.659 |    1.621 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[14]         | D ^          | DFFPOSX1 | 0.067 | 0.000 |   1.659 |    1.621 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.254 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.571 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.901 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.136 |    1.174 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.226 |   1.362 |    1.400 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[14]         | CLK ^        | DFFPOSX1 | 0.139 | 0.013 |   1.375 |    1.413 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_reg[9] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[9] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\data24_d_reg[9] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.377
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.622
  Arrival Time                  1.660
  Slack Time                    0.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.179 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.495 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.332 |   0.865 |    0.827 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.138 |    1.100 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.146 | 0.232 |   1.369 |    1.332 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[9]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.082 | 0.156 |   1.525 |    1.488 | 
     | \tx_core/tx_crc/crcpkt0 /U1843                     | A ^ -> Y v   | INVX1    | 0.053 | 0.058 |   1.583 |    1.546 | 
     | \tx_core/tx_crc/crcpkt0 /U3276                     | B v -> Y ^   | MUX2X1   | 0.064 | 0.077 |   1.660 |    1.622 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[9]          | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.660 |    1.622 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.254 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.571 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.332 |   0.865 |    0.903 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.138 |    1.175 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.146 | 0.232 |   1.369 |    1.407 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[9]          | CLK ^        | DFFPOSX1 | 0.147 | 0.007 |   1.377 |    1.414 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[29] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[29] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[29] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.422
+ Hold                         -0.002
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.670
  Arrival Time                  1.708
  Slack Time                    0.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.179 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.194 | 0.291 |   0.507 |    0.470 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.264 | 0.309 |   0.817 |    0.779 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.136 | 0.195 |   1.011 |    0.973 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.096 | 0.196 |   1.208 |    1.170 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I3            | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.213 |   1.420 |    1.382 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[29]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.080 | 0.147 |   1.567 |    1.529 | 
     | \tx_core/tx_crc/crcpkt1 /U3728                     | A ^ -> Y v   | INVX1    | 0.053 | 0.058 |   1.625 |    1.587 | 
     | \tx_core/tx_crc/crcpkt1 /U1597                     | B v -> Y ^   | OAI22X1  | 0.082 | 0.083 |   1.708 |    1.670 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[29]         | D ^          | DFFPOSX1 | 0.082 | 0.000 |   1.708 |    1.670 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.254 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.194 | 0.291 |   0.507 |    0.545 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.264 | 0.309 |   0.817 |    0.854 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.136 | 0.195 |   1.011 |    1.049 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.096 | 0.196 |   1.208 |    1.245 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I3            | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.213 |   1.420 |    1.458 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[29]         | CLK ^        | DFFPOSX1 | 0.128 | 0.002 |   1.422 |    1.460 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.344
+ Hold                         -0.001
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.593
  Arrival Time                  1.631
  Slack Time                    0.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.178 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.100 | 0.233 |   0.449 |    0.412 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.267 | 0.310 |   0.759 |    0.721 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.127 | 0.197 |   0.956 |    0.918 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.093 | 0.189 |   1.144 |    1.106 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I1            | A ^ -> Y ^   | CLKBUF1  | 0.106 | 0.198 |   1.342 |    1.304 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.086 | 0.148 |   1.491 |    1.453 | 
     | \tx_core/tx_crc/crcpkt0 /U3759                     | A ^ -> Y v   | INVX1    | 0.054 | 0.059 |   1.549 |    1.511 | 
     | \tx_core/tx_crc/crcpkt0 /U1782                     | B v -> Y ^   | OAI22X1  | 0.080 | 0.082 |   1.631 |    1.593 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1]          | D ^          | DFFPOSX1 | 0.080 | 0.000 |   1.631 |    1.593 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.254 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.100 | 0.233 |   0.449 |    0.487 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.267 | 0.310 |   0.759 |    0.797 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.127 | 0.197 |   0.956 |    0.994 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.093 | 0.189 |   1.144 |    1.182 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I1            | A ^ -> Y ^   | CLKBUF1  | 0.106 | 0.198 |   1.342 |    1.380 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1]          | CLK ^        | DFFPOSX1 | 0.106 | 0.002 |   1.344 |    1.382 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin \tx_core/tx_crc/crcpkt2 /\data24_d_reg[6] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data24_d_reg[6] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\data24_d_reg[6] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.373
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.619
  Arrival Time                  1.657
  Slack Time                    0.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.178 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.495 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.825 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.136 |    1.098 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.226 |   1.362 |    1.324 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[6]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.083 | 0.159 |   1.522 |    1.484 | 
     | \tx_core/tx_crc/crcpkt2 /U3066                     | A ^ -> Y v   | INVX1    | 0.054 | 0.058 |   1.580 |    1.542 | 
     | \tx_core/tx_crc/crcpkt2 /U3069                     | B v -> Y ^   | MUX2X1   | 0.065 | 0.078 |   1.657 |    1.619 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[6]          | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.657 |    1.619 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.254 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.571 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.901 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.136 |    1.174 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.226 |   1.362 |    1.400 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[6]          | CLK ^        | DFFPOSX1 | 0.140 | 0.011 |   1.373 |    1.411 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin \tx_core/tx_crc/crcpkt2 /\data24_d_reg[11] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data24_d_reg[11] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\data24_d_reg[11] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.376
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.622
  Arrival Time                  1.660
  Slack Time                    0.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.178 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.495 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.825 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.136 |    1.098 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.227 |   1.363 |    1.325 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[11]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.084 | 0.162 |   1.524 |    1.486 | 
     | \tx_core/tx_crc/crcpkt2 /U1824                     | A ^ -> Y v   | INVX1    | 0.054 | 0.059 |   1.583 |    1.545 | 
     | \tx_core/tx_crc/crcpkt2 /U3316                     | B v -> Y ^   | MUX2X1   | 0.064 | 0.076 |   1.660 |    1.622 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[11]         | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.660 |    1.622 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.254 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.571 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.901 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.136 |    1.174 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.227 |   1.363 |    1.401 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[11]         | CLK ^        | DFFPOSX1 | 0.140 | 0.013 |   1.376 |    1.414 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_reg[5] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[5] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\data24_d_reg[5] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.372
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.619
  Arrival Time                  1.657
  Slack Time                    0.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.178 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.495 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.332 |   0.865 |    0.827 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.138 |    1.100 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.135 | 0.232 |   1.370 |    1.332 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[5]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.084 | 0.151 |   1.521 |    1.483 | 
     | \tx_core/tx_crc/crcpkt0 /U3510                     | A ^ -> Y v   | INVX1    | 0.053 | 0.058 |   1.579 |    1.540 | 
     | \tx_core/tx_crc/crcpkt0 /U3512                     | B v -> Y ^   | MUX2X1   | 0.065 | 0.078 |   1.657 |    1.618 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[5]          | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.657 |    1.619 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.255 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.571 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.332 |   0.865 |    0.903 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.138 |    1.176 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.135 | 0.232 |   1.370 |    1.408 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[5]          | CLK ^        | DFFPOSX1 | 0.135 | 0.002 |   1.372 |    1.410 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[24] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[24] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[24] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.423
+ Hold                         -0.002
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.670
  Arrival Time                  1.708
  Slack Time                    0.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.178 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.194 | 0.291 |   0.507 |    0.469 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.264 | 0.309 |   0.817 |    0.778 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.136 | 0.195 |   1.011 |    0.973 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.096 | 0.196 |   1.208 |    1.169 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I3            | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.213 |   1.420 |    1.382 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[24]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.079 | 0.146 |   1.566 |    1.528 | 
     | \tx_core/tx_crc/crcpkt1 /U3599                     | A ^ -> Y v   | INVX1    | 0.055 | 0.060 |   1.626 |    1.588 | 
     | \tx_core/tx_crc/crcpkt1 /U3600                     | B v -> Y ^   | OAI22X1  | 0.080 | 0.082 |   1.708 |    1.670 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[24]         | D ^          | DFFPOSX1 | 0.080 | 0.000 |   1.708 |    1.670 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.255 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.194 | 0.291 |   0.507 |    0.546 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.264 | 0.309 |   0.817 |    0.855 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.136 | 0.195 |   1.011 |    1.049 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.096 | 0.196 |   1.208 |    1.246 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I3            | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.213 |   1.420 |    1.458 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[24]         | CLK ^        | DFFPOSX1 | 0.128 | 0.002 |   1.423 |    1.461 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[1] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[1] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.365
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.611
  Arrival Time                  1.649
  Slack Time                    0.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.178 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.495 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.825 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.128 |    1.089 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.146 | 0.229 |   1.357 |    1.319 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[1]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.082 | 0.156 |   1.513 |    1.475 | 
     | \tx_core/tx_crc/crcpkt1 /U3750                     | A ^ -> Y v   | INVX1    | 0.053 | 0.058 |   1.571 |    1.532 | 
     | \tx_core/tx_crc/crcpkt1 /U3752                     | B v -> Y ^   | MUX2X1   | 0.067 | 0.078 |   1.649 |    1.610 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[1]          | D ^          | DFFPOSX1 | 0.067 | 0.000 |   1.649 |    1.611 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.255 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.571 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.902 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.128 |    1.166 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.146 | 0.229 |   1.357 |    1.395 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[1]          | CLK ^        | DFFPOSX1 | 0.147 | 0.008 |   1.365 |    1.403 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[11] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[11] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[11] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.354
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.601
  Arrival Time                  1.639
  Slack Time                    0.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.178 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.495 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.825 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.128 |    1.089 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.126 | 0.225 |   1.353 |    1.314 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[11]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.081 | 0.146 |   1.498 |    1.460 | 
     | \tx_core/tx_crc/crcpkt1 /U3275                     | A ^ -> Y v   | INVX1    | 0.058 | 0.062 |   1.561 |    1.522 | 
     | \tx_core/tx_crc/crcpkt1 /U3277                     | B v -> Y ^   | MUX2X1   | 0.067 | 0.078 |   1.639 |    1.600 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[11]         | D ^          | DFFPOSX1 | 0.067 | 0.000 |   1.639 |    1.601 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.255 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.571 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.902 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.128 |    1.166 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.126 | 0.225 |   1.353 |    1.391 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[11]         | CLK ^        | DFFPOSX1 | 0.126 | 0.001 |   1.354 |    1.392 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[4] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[4] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[4] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.410
+ Hold                         -0.001
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.659
  Arrival Time                  1.697
  Slack Time                    0.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.178 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.194 | 0.291 |   0.507 |    0.469 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.264 | 0.309 |   0.817 |    0.778 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.136 | 0.195 |   1.011 |    0.973 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.099 | 0.196 |   1.207 |    1.169 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I0            | A ^ -> Y ^   | CLKBUF1  | 0.109 | 0.201 |   1.408 |    1.370 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[4]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.085 | 0.148 |   1.556 |    1.517 | 
     | \tx_core/tx_crc/crcpkt1 /U3753                     | A ^ -> Y v   | INVX1    | 0.054 | 0.059 |   1.615 |    1.576 | 
     | \tx_core/tx_crc/crcpkt1 /U1548                     | B v -> Y ^   | OAI22X1  | 0.081 | 0.082 |   1.697 |    1.659 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[4]          | D ^          | DFFPOSX1 | 0.081 | 0.000 |   1.697 |    1.659 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.255 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.194 | 0.291 |   0.507 |    0.546 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.264 | 0.309 |   0.817 |    0.855 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.136 | 0.195 |   1.011 |    1.050 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.099 | 0.196 |   1.207 |    1.245 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I0            | A ^ -> Y ^   | CLKBUF1  | 0.109 | 0.201 |   1.408 |    1.447 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[4]          | CLK ^        | DFFPOSX1 | 0.109 | 0.002 |   1.410 |    1.449 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[10] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[10] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[10] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.364
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.610
  Arrival Time                  1.649
  Slack Time                    0.039
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.039 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.177 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.494 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.824 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.128 |    1.089 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.142 | 0.229 |   1.356 |    1.317 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[10]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.082 | 0.155 |   1.512 |    1.473 | 
     | \tx_core/tx_crc/crcpkt1 /U1803                     | A ^ -> Y v   | INVX1    | 0.053 | 0.058 |   1.569 |    1.530 | 
     | \tx_core/tx_crc/crcpkt1 /U3339                     | B v -> Y ^   | MUX2X1   | 0.068 | 0.080 |   1.649 |    1.610 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[10]         | D ^          | DFFPOSX1 | 0.068 | 0.000 |   1.649 |    1.610 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.039 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.255 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.248 | 0.317 |   0.533 |    0.572 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.271 | 0.331 |   0.863 |    0.902 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.128 |    1.167 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.142 | 0.229 |   1.356 |    1.395 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[10]         | CLK ^        | DFFPOSX1 | 0.144 | 0.008 |   1.364 |    1.403 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[8] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[8] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[8] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.410
+ Hold                         -0.001
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.659
  Arrival Time                  1.697
  Slack Time                    0.039
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.039 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.177 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.194 | 0.291 |   0.507 |    0.468 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.264 | 0.309 |   0.817 |    0.778 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.136 | 0.195 |   1.011 |    0.972 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.099 | 0.196 |   1.207 |    1.168 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I0            | A ^ -> Y ^   | CLKBUF1  | 0.109 | 0.201 |   1.408 |    1.369 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[8]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.084 | 0.147 |   1.555 |    1.516 | 
     | \tx_core/tx_crc/crcpkt1 /U1800                     | A ^ -> Y v   | INVX1    | 0.055 | 0.059 |   1.614 |    1.575 | 
     | \tx_core/tx_crc/crcpkt1 /U1331                     | B v -> Y ^   | OAI22X1  | 0.083 | 0.083 |   1.697 |    1.658 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[8]          | D ^          | DFFPOSX1 | 0.083 | 0.000 |   1.697 |    1.659 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.039 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    0.255 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.194 | 0.291 |   0.507 |    0.546 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.264 | 0.309 |   0.817 |    0.856 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.136 | 0.195 |   1.011 |    1.050 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.099 | 0.196 |   1.207 |    1.246 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I0            | A ^ -> Y ^   | CLKBUF1  | 0.109 | 0.201 |   1.408 |    1.447 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[8]          | CLK ^        | DFFPOSX1 | 0.109 | 0.002 |   1.410 |    1.449 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

