;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.3
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* IR */
IR__0__DR EQU CYREG_GPIO_PRT0_DR
IR__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
IR__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
IR__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
IR__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
IR__0__HSIOM_MASK EQU 0x000000F0
IR__0__HSIOM_SHIFT EQU 4
IR__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
IR__0__INTR EQU CYREG_GPIO_PRT0_INTR
IR__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
IR__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
IR__0__MASK EQU 0x02
IR__0__PC EQU CYREG_GPIO_PRT0_PC
IR__0__PC2 EQU CYREG_GPIO_PRT0_PC2
IR__0__PORT EQU 0
IR__0__PS EQU CYREG_GPIO_PRT0_PS
IR__0__SHIFT EQU 1
IR__DR EQU CYREG_GPIO_PRT0_DR
IR__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
IR__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
IR__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
IR__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
IR__INTR EQU CYREG_GPIO_PRT0_INTR
IR__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
IR__INTSTAT EQU CYREG_GPIO_PRT0_INTR
IR__MASK EQU 0x02
IR__PC EQU CYREG_GPIO_PRT0_PC
IR__PC2 EQU CYREG_GPIO_PRT0_PC2
IR__PORT EQU 0
IR__PS EQU CYREG_GPIO_PRT0_PS
IR__SHIFT EQU 1

/* LED */
LED__0__DR EQU CYREG_GPIO_PRT1_DR
LED__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LED__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LED__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED__0__HSIOM_MASK EQU 0x00000F00
LED__0__HSIOM_SHIFT EQU 8
LED__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED__0__INTR EQU CYREG_GPIO_PRT1_INTR
LED__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LED__0__MASK EQU 0x04
LED__0__PC EQU CYREG_GPIO_PRT1_PC
LED__0__PC2 EQU CYREG_GPIO_PRT1_PC2
LED__0__PORT EQU 1
LED__0__PS EQU CYREG_GPIO_PRT1_PS
LED__0__SHIFT EQU 2
LED__DR EQU CYREG_GPIO_PRT1_DR
LED__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LED__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LED__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LED__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED__INTR EQU CYREG_GPIO_PRT1_INTR
LED__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LED__MASK EQU 0x04
LED__PC EQU CYREG_GPIO_PRT1_PC
LED__PC2 EQU CYREG_GPIO_PRT1_PC2
LED__PORT EQU 1
LED__PS EQU CYREG_GPIO_PRT1_PS
LED__SHIFT EQU 2

/* ISR1 */
ISR1__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ISR1__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ISR1__INTC_MASK EQU 0x100
ISR1__INTC_NUMBER EQU 8
ISR1__INTC_PRIOR_MASK EQU 0xC0
ISR1__INTC_PRIOR_NUM EQU 3
ISR1__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
ISR1__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ISR1__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* M_BL */
M_BL__0__DR EQU CYREG_GPIO_PRT0_DR
M_BL__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
M_BL__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
M_BL__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
M_BL__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
M_BL__0__HSIOM_MASK EQU 0x00F00000
M_BL__0__HSIOM_SHIFT EQU 20
M_BL__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
M_BL__0__INTR EQU CYREG_GPIO_PRT0_INTR
M_BL__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
M_BL__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
M_BL__0__MASK EQU 0x20
M_BL__0__PC EQU CYREG_GPIO_PRT0_PC
M_BL__0__PC2 EQU CYREG_GPIO_PRT0_PC2
M_BL__0__PORT EQU 0
M_BL__0__PS EQU CYREG_GPIO_PRT0_PS
M_BL__0__SHIFT EQU 5
M_BL__DR EQU CYREG_GPIO_PRT0_DR
M_BL__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
M_BL__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
M_BL__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
M_BL__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
M_BL__INTR EQU CYREG_GPIO_PRT0_INTR
M_BL__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
M_BL__INTSTAT EQU CYREG_GPIO_PRT0_INTR
M_BL__MASK EQU 0x20
M_BL__PC EQU CYREG_GPIO_PRT0_PC
M_BL__PC2 EQU CYREG_GPIO_PRT0_PC2
M_BL__PORT EQU 0
M_BL__PS EQU CYREG_GPIO_PRT0_PS
M_BL__SHIFT EQU 5

/* M_BR */
M_BR__0__DR EQU CYREG_GPIO_PRT1_DR
M_BR__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
M_BR__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
M_BR__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
M_BR__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
M_BR__0__HSIOM_MASK EQU 0x000000F0
M_BR__0__HSIOM_SHIFT EQU 4
M_BR__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
M_BR__0__INTR EQU CYREG_GPIO_PRT1_INTR
M_BR__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
M_BR__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
M_BR__0__MASK EQU 0x02
M_BR__0__PC EQU CYREG_GPIO_PRT1_PC
M_BR__0__PC2 EQU CYREG_GPIO_PRT1_PC2
M_BR__0__PORT EQU 1
M_BR__0__PS EQU CYREG_GPIO_PRT1_PS
M_BR__0__SHIFT EQU 1
M_BR__DR EQU CYREG_GPIO_PRT1_DR
M_BR__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
M_BR__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
M_BR__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
M_BR__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
M_BR__INTR EQU CYREG_GPIO_PRT1_INTR
M_BR__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
M_BR__INTSTAT EQU CYREG_GPIO_PRT1_INTR
M_BR__MASK EQU 0x02
M_BR__PC EQU CYREG_GPIO_PRT1_PC
M_BR__PC2 EQU CYREG_GPIO_PRT1_PC2
M_BR__PORT EQU 1
M_BR__PS EQU CYREG_GPIO_PRT1_PS
M_BR__SHIFT EQU 1

/* M_FL */
M_FL__0__DR EQU CYREG_GPIO_PRT0_DR
M_FL__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
M_FL__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
M_FL__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
M_FL__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
M_FL__0__HSIOM_MASK EQU 0x000F0000
M_FL__0__HSIOM_SHIFT EQU 16
M_FL__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
M_FL__0__INTR EQU CYREG_GPIO_PRT0_INTR
M_FL__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
M_FL__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
M_FL__0__MASK EQU 0x10
M_FL__0__PC EQU CYREG_GPIO_PRT0_PC
M_FL__0__PC2 EQU CYREG_GPIO_PRT0_PC2
M_FL__0__PORT EQU 0
M_FL__0__PS EQU CYREG_GPIO_PRT0_PS
M_FL__0__SHIFT EQU 4
M_FL__DR EQU CYREG_GPIO_PRT0_DR
M_FL__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
M_FL__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
M_FL__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
M_FL__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
M_FL__INTR EQU CYREG_GPIO_PRT0_INTR
M_FL__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
M_FL__INTSTAT EQU CYREG_GPIO_PRT0_INTR
M_FL__MASK EQU 0x10
M_FL__PC EQU CYREG_GPIO_PRT0_PC
M_FL__PC2 EQU CYREG_GPIO_PRT0_PC2
M_FL__PORT EQU 0
M_FL__PS EQU CYREG_GPIO_PRT0_PS
M_FL__SHIFT EQU 4

/* M_FR */
M_FR__0__DR EQU CYREG_GPIO_PRT0_DR
M_FR__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
M_FR__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
M_FR__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
M_FR__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
M_FR__0__HSIOM_MASK EQU 0x0F000000
M_FR__0__HSIOM_SHIFT EQU 24
M_FR__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
M_FR__0__INTR EQU CYREG_GPIO_PRT0_INTR
M_FR__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
M_FR__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
M_FR__0__MASK EQU 0x40
M_FR__0__PC EQU CYREG_GPIO_PRT0_PC
M_FR__0__PC2 EQU CYREG_GPIO_PRT0_PC2
M_FR__0__PORT EQU 0
M_FR__0__PS EQU CYREG_GPIO_PRT0_PS
M_FR__0__SHIFT EQU 6
M_FR__DR EQU CYREG_GPIO_PRT0_DR
M_FR__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
M_FR__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
M_FR__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
M_FR__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
M_FR__INTR EQU CYREG_GPIO_PRT0_INTR
M_FR__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
M_FR__INTSTAT EQU CYREG_GPIO_PRT0_INTR
M_FR__MASK EQU 0x40
M_FR__PC EQU CYREG_GPIO_PRT0_PC
M_FR__PC2 EQU CYREG_GPIO_PRT0_PC2
M_FR__PORT EQU 0
M_FR__PS EQU CYREG_GPIO_PRT0_PS
M_FR__SHIFT EQU 6

/* UART1 */
UART1_tx__0__DR EQU CYREG_GPIO_PRT0_DR
UART1_tx__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UART1_tx__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UART1_tx__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UART1_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
UART1_tx__0__HSIOM_MASK EQU 0x00000F00
UART1_tx__0__HSIOM_SHIFT EQU 8
UART1_tx__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART1_tx__0__INTR EQU CYREG_GPIO_PRT0_INTR
UART1_tx__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART1_tx__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UART1_tx__0__MASK EQU 0x04
UART1_tx__0__PC EQU CYREG_GPIO_PRT0_PC
UART1_tx__0__PC2 EQU CYREG_GPIO_PRT0_PC2
UART1_tx__0__PORT EQU 0
UART1_tx__0__PS EQU CYREG_GPIO_PRT0_PS
UART1_tx__0__SHIFT EQU 2
UART1_tx__DR EQU CYREG_GPIO_PRT0_DR
UART1_tx__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UART1_tx__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UART1_tx__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UART1_tx__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART1_tx__INTR EQU CYREG_GPIO_PRT0_INTR
UART1_tx__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART1_tx__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UART1_tx__MASK EQU 0x04
UART1_tx__PC EQU CYREG_GPIO_PRT0_PC
UART1_tx__PC2 EQU CYREG_GPIO_PRT0_PC2
UART1_tx__PORT EQU 0
UART1_tx__PS EQU CYREG_GPIO_PRT0_PS
UART1_tx__SHIFT EQU 2

/* Timer1 */
Timer1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT_CC
Timer1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT_CC_BUFF
Timer1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT_COUNTER
Timer1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT_CTRL
Timer1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT_INTR
Timer1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT_INTR_MASK
Timer1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT_INTR_MASKED
Timer1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT_INTR_SET
Timer1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT_PERIOD
Timer1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT_PERIOD_BUFF
Timer1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT_STATUS
Timer1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Timer1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Timer1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Timer1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Timer1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Timer1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Timer1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT_TR_CTRL0
Timer1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT_TR_CTRL1
Timer1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT_TR_CTRL2

/* Clock_1 */
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL3
Clock_1__DIV_ID EQU 0x00000040
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
Clock_1__PA_DIV_ID EQU 0x000000FF

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 16000000
CYDEV_BCLK__HFCLK__KHZ EQU 16000
CYDEV_BCLK__HFCLK__MHZ EQU 16
CYDEV_BCLK__SYSCLK__HZ EQU 16000000
CYDEV_BCLK__SYSCLK__KHZ EQU 16000
CYDEV_BCLK__SYSCLK__MHZ EQU 16
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 24
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x0A44119A
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 24
CYDEV_CHIP_MEMBER_4AA EQU 23
CYDEV_CHIP_MEMBER_4AB EQU 28
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4D EQU 18
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 25
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 22
CYDEV_CHIP_MEMBER_4I EQU 30
CYDEV_CHIP_MEMBER_4J EQU 19
CYDEV_CHIP_MEMBER_4K EQU 20
CYDEV_CHIP_MEMBER_4L EQU 29
CYDEV_CHIP_MEMBER_4M EQU 27
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 26
CYDEV_CHIP_MEMBER_4Q EQU 15
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 21
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 16
CYDEV_CHIP_MEMBER_4Z EQU 17
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 31
CYDEV_CHIP_MEMBER_FM3 EQU 35
CYDEV_CHIP_MEMBER_FM4 EQU 36
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 33
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 34
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4D
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4D_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0200
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_s8srsslt_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
