#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f8edee003a0 .scope module, "tb" "tb" 2 3;
 .timescale 0 0;
v0x7f8ee000e0b0_0 .var "CLK", 0 0;
v0x7f8ee000e170_0 .net "counter", 3 0, v0x7f8ee000dfc0_0;  1 drivers
S_0x7f8edee04f50 .scope module, "tb" "TEST" 2 7, 3 1 0, S_0x7f8edee003a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /OUTPUT 4 "counter"
v0x7f8edee04ec0_0 .net "CLK", 0 0, v0x7f8ee000e0b0_0;  1 drivers
v0x7f8ee000dfc0_0 .var "counter", 3 0;
E_0x7f8edee01680 .event posedge, v0x7f8edee04ec0_0;
    .scope S_0x7f8edee04f50;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f8ee000dfc0_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0x7f8edee04f50;
T_1 ;
    %wait E_0x7f8edee01680;
    %load/vec4 v0x7f8ee000dfc0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7f8ee000dfc0_0, 0, 4;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f8edee003a0;
T_2 ;
    %vpi_call 2 13 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f8edee04f50 {0 0 0};
    %vpi_call 2 15 "$monitor", "%t: clk = %b, counter = %b", $time, v0x7f8ee000e0b0_0, v0x7f8ee000e170_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8ee000e0b0_0, 0, 1;
T_2.0 ;
    %delay 10, 0;
    %load/vec4 v0x7f8ee000e0b0_0;
    %inv;
    %store/vec4 v0x7f8ee000e0b0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x7f8edee003a0;
T_3 ;
    %delay 500, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_bench.v";
    "test.v";
