Lattice Timing Report -  Setup  and Hold, Version Radiant (64-bit) 1.0.0.350.6

Tue Apr 23 19:24:01 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt FinalProject_impl_1.twr FinalProject_impl_1.udb -gui

-----------------------------------------
Design:          topvhd
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock Hello/lscc_pll_inst/clk
        2.2  Clock Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {Hello/lscc_pll_inst/clk} -period 20.8333333333333 [get_nets clk]
            4.1.2  Setup Path Details For Constraint: create_generated_clock -name {Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {Hello/lscc_pll_inst/clk} -period 20.8333333333333 [get_nets clk]
            4.2.2  Hold Path Details For Constraint: create_generated_clock -name {Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {Hello/lscc_pll_inst/clk} -period 20.8333333333333 [get_nets clk]
create_generated_clock -name {Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "Hello/lscc_pll_inst/clk"
=======================
create_clock -name {Hello/lscc_pll_inst/clk} -period 20.8333333333333 [get_nets clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
     Clock Hello/lscc_pll_inst/clk      |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From Hello/lscc_pll_inst/clk           |             Target |          20.833 ns |         48.001 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
     Clock Hello/lscc_pll_inst/clk      |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL                                                              
                                        |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
=======================
create_generated_clock -name {Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
----------------------------------------------------------------------------------------------------------
Clock Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL|                    |       Period       |     Frequency      
----------------------------------------------------------------------------------------------------------
 From Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL|             Target |          39.800 ns |         25.126 MHz 
                                           | Actual (all paths) |          28.926 ns |         34.571 MHz 
----------------------------------------------------------------------------------------------------------

Clock Domain Crossing
---------------------------------------------------------------------------------------------------------
Clock Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL|   Worst Time Between Edges   |           Comment            
---------------------------------------------------------------------------------------------------------
 From Hello/lscc_pll_inst/clk              |                         ---- |                      No path 
---------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 77.1789%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {Hello/lscc_pll_inst                                                                                                    
/clk} -period 20.8333333333333 [get_net                                                                                                    
s clk]                                  |   20.833 ns |    0.003 ns |    0   |   20.830 ns |  48.008 MHz |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {Hello.lsc                                                                                                    
c_pll_inst.u_PLL_B/OUTGLOBAL} -source [                                                                                                    
get_pins {Hello/lscc_pll_inst/u_PLL_B/R                                                                                                    
EFERENCECLK}] -multiply_by 67 -divide_b                                                                                                    
y 128 [get_pins {Hello/lscc_pll_inst/u_                                                                                                    
PLL_B/OUTGLOBAL }]                      |   39.800 ns |   10.874 ns |    9   |   28.926 ns |  34.571 MHz |       183      |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{Hola/pos_x_232__i5/SR   Hola/pos_x_232__i6/SR}              
                                         |   10.875 ns 
Hola/pos_x_232__i0/SR                    |   10.875 ns 
Hola/pos_x_232__i7/SR                    |   11.471 ns 
Hola/pos_x_232__i9/D                     |   12.293 ns 
Hola/pos_x_232__i8/D                     |   12.293 ns 
Hola/pos_x_232__i3/D                     |   12.293 ns 
Hola/pos_x_232__i4/D                     |   12.359 ns 
Hola/pos_x_232__i1/D                     |   12.412 ns 
Hola/pos_x_232__i2/D                     |   12.677 ns 
Howdy/countr__i32/SR                     |   18.847 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {Hello/lscc_pll_inst                                                                                                    
/clk} -period 20.8333333333333 [get_net                                                                                                    
s clk]                                  |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {Hello.lsc                                                                                                    
c_pll_inst.u_PLL_B/OUTGLOBAL} -source [                                                                                                    
get_pins {Hello/lscc_pll_inst/u_PLL_B/R                                                                                                    
EFERENCECLK}] -multiply_by 67 -divide_b                                                                                                    
y 128 [get_pins {Hello/lscc_pll_inst/u_                                                                                                    
PLL_B/OUTGLOBAL }]                      |    0.000 ns |    3.112 ns |    2   |        ---- |        ---- |       183      |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
Hola/pos_x_232__i9/D                     |    3.112 ns 
NES/NEScount_i9/D                        |    3.112 ns 
NES/NEScount_i3/D                        |    3.112 ns 
NES/NEScount_i2/D                        |    3.112 ns 
NES/count_231__i1/D                      |    3.417 ns 
NES/count_231__i2/D                      |    3.417 ns 
NES/count_231__i0/D                      |    3.417 ns 
NES/count_231__i19/D                     |    3.417 ns 
NES/count_231__i18/D                     |    3.417 ns 
NES/count_231__i17/D                     |    3.417 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
NES/NEScount_i2/Q                       |          No required time
NES/NEScount_i4/Q                       |          No required time
NES/NEScount_i3/Q                       |          No required time
NES/NEScount_i0/Q                       |          No required time
NES/NEScount_i1/Q                       |          No required time
NES/NEScount_i9/Q                       |          No required time
NES/NEScount_i8/Q                       |          No required time
NES/NEScount_i7/Q                       |          No required time
NES/NEScount_i6/Q                       |          No required time
NES/NEScount_i5/Q                       |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                        17
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 3 End Points          |           Type           
-------------------------------------------------------------------
NES/button_i3/D                         |          No required time
NES/button_i7/D                         |          No required time
NES/button_i6/D                         |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         3
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
control                                 |                     input
NESclk                                  |                    output
latch                                   |                    output
rgbT[0]                                 |                    output
rgbT[1]                                 |                    output
HSYNC                                   |                    output
VSYNC                                   |                    output
rgbT[5]                                 |                    output
rgbT[4]                                 |                    output
rgbT[3]                                 |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        11
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {Hello/lscc_pll_inst/clk} -period 20.8333333333333 [get_nets clk]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 20.8333 ns
Period margin    : 0.00333333 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.2  Setup path details for constraint: create_generated_clock -name {Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
183 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : Hola/pos_x_232__i5/Q
Path End         : {Hola/pos_x_232__i5/SR   Hola/pos_x_232__i6/SR}
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 9
Delay Ratio      : 82.2% (route), 17.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 10.874 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                    0.000
- Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
- Setup Time                                                                     0.530
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 49.897

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                         28.396
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            39.023

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  62      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  62      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{Hola/pos_x_232__i5/CK   Hola/pos_x_232__i6/CK}->Hola/pos_x_232__i5/Q
                                          SLICE_R13C8D    CLK_TO_Q0_DELAY  1.391        12.018  4       
Hola/pos_x[5]                                             NET DELAY        3.854        15.872  1       
Hola/i2_3_lut_adj_38/A->Hola/i2_3_lut_adj_38/Z
                                          SLICE_R17C8A    A0_TO_F0_DELAY   0.450        16.322  2       
Hola/n3                                                   NET DELAY        3.086        19.408  1       
Hola/i1_4_lut_adj_34/B->Hola/i1_4_lut_adj_34/Z
                                          SLICE_R15C8A    B1_TO_F1_DELAY   0.450        19.858  5       
Hola/n65                                                  NET DELAY        3.669        23.527  1       
Hola/i111_3_lut/A->Hola/i111_3_lut/Z      SLICE_R17C6C    A0_TO_F0_DELAY   0.477        24.004  1       
Hola/n87                                                  NET DELAY        0.305        24.309  1       
Hola/i2_4_lut/C->Hola/i2_4_lut/Z          SLICE_R17C6C    C1_TO_F1_DELAY   0.450        24.759  1       
Hola/n6                                                   NET DELAY        3.086        27.845  1       
Hola/i1_4_lut_adj_31/B->Hola/i1_4_lut_adj_31/Z
                                          SLICE_R17C8B    B1_TO_F1_DELAY   0.450        28.295  1       
Hola/n93                                                  NET DELAY        2.556        30.851  1       
Hola/i10_4_lut/A->Hola/i10_4_lut/Z        SLICE_R17C8C    A1_TO_F1_DELAY   0.450        31.301  1       
Hola/n23                                                  NET DELAY        2.556        33.857  1       
Hola/i1_4_lut/A->Hola/i1_4_lut/Z          SLICE_R16C8A    A1_TO_F1_DELAY   0.477        34.334  7       
Hola/n230                                                 NET DELAY        0.305        34.639  1       
Hola/i1006_2_lut/C->Hola/i1006_2_lut/Z    SLICE_R16C8B    C0_TO_F0_DELAY   0.450        35.089  3       
Hola/n1217                                                NET DELAY        3.934        39.023  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  62      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  62      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : Hola/pos_x_232__i5/Q
Path End         : Hola/pos_x_232__i0/SR
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 9
Delay Ratio      : 82.2% (route), 17.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 10.874 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                    0.000
- Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
- Setup Time                                                                     0.530
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 49.897

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                         28.396
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            39.023

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  62      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  62      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{Hola/pos_x_232__i5/CK   Hola/pos_x_232__i6/CK}->Hola/pos_x_232__i5/Q
                                          SLICE_R13C8D    CLK_TO_Q0_DELAY  1.391        12.018  4       
Hola/pos_x[5]                                             NET DELAY        3.854        15.872  1       
Hola/i2_3_lut_adj_38/A->Hola/i2_3_lut_adj_38/Z
                                          SLICE_R17C8A    A0_TO_F0_DELAY   0.450        16.322  2       
Hola/n3                                                   NET DELAY        3.086        19.408  1       
Hola/i1_4_lut_adj_34/B->Hola/i1_4_lut_adj_34/Z
                                          SLICE_R15C8A    B1_TO_F1_DELAY   0.450        19.858  5       
Hola/n65                                                  NET DELAY        3.669        23.527  1       
Hola/i111_3_lut/A->Hola/i111_3_lut/Z      SLICE_R17C6C    A0_TO_F0_DELAY   0.477        24.004  1       
Hola/n87                                                  NET DELAY        0.305        24.309  1       
Hola/i2_4_lut/C->Hola/i2_4_lut/Z          SLICE_R17C6C    C1_TO_F1_DELAY   0.450        24.759  1       
Hola/n6                                                   NET DELAY        3.086        27.845  1       
Hola/i1_4_lut_adj_31/B->Hola/i1_4_lut_adj_31/Z
                                          SLICE_R17C8B    B1_TO_F1_DELAY   0.450        28.295  1       
Hola/n93                                                  NET DELAY        2.556        30.851  1       
Hola/i10_4_lut/A->Hola/i10_4_lut/Z        SLICE_R17C8C    A1_TO_F1_DELAY   0.450        31.301  1       
Hola/n23                                                  NET DELAY        2.556        33.857  1       
Hola/i1_4_lut/A->Hola/i1_4_lut/Z          SLICE_R16C8A    A1_TO_F1_DELAY   0.477        34.334  7       
Hola/n230                                                 NET DELAY        0.305        34.639  1       
Hola/i1006_2_lut/C->Hola/i1006_2_lut/Z    SLICE_R16C8B    C0_TO_F0_DELAY   0.450        35.089  3       
Hola/n1217                                                NET DELAY        3.934        39.023  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  62      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  62      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : Hola/pos_x_232__i5/Q
Path End         : Hola/pos_x_232__i7/SR
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 9
Delay Ratio      : 81.9% (route), 18.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 11.470 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                    0.000
- Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
- Setup Time                                                                     0.530
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 49.897

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                         27.800
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            38.427

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  62      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  62      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{Hola/pos_x_232__i5/CK   Hola/pos_x_232__i6/CK}->Hola/pos_x_232__i5/Q
                                          SLICE_R13C8D    CLK_TO_Q0_DELAY  1.391        12.018  4       
Hola/pos_x[5]                                             NET DELAY        3.854        15.872  1       
Hola/i2_3_lut_adj_38/A->Hola/i2_3_lut_adj_38/Z
                                          SLICE_R17C8A    A0_TO_F0_DELAY   0.450        16.322  2       
Hola/n3                                                   NET DELAY        3.086        19.408  1       
Hola/i1_4_lut_adj_34/B->Hola/i1_4_lut_adj_34/Z
                                          SLICE_R15C8A    B1_TO_F1_DELAY   0.450        19.858  5       
Hola/n65                                                  NET DELAY        3.669        23.527  1       
Hola/i111_3_lut/A->Hola/i111_3_lut/Z      SLICE_R17C6C    A0_TO_F0_DELAY   0.477        24.004  1       
Hola/n87                                                  NET DELAY        0.305        24.309  1       
Hola/i2_4_lut/C->Hola/i2_4_lut/Z          SLICE_R17C6C    C1_TO_F1_DELAY   0.450        24.759  1       
Hola/n6                                                   NET DELAY        3.086        27.845  1       
Hola/i1_4_lut_adj_31/B->Hola/i1_4_lut_adj_31/Z
                                          SLICE_R17C8B    B1_TO_F1_DELAY   0.450        28.295  1       
Hola/n93                                                  NET DELAY        2.556        30.851  1       
Hola/i10_4_lut/A->Hola/i10_4_lut/Z        SLICE_R17C8C    A1_TO_F1_DELAY   0.450        31.301  1       
Hola/n23                                                  NET DELAY        2.556        33.857  1       
Hola/i1_4_lut/A->Hola/i1_4_lut/Z          SLICE_R16C8A    A1_TO_F1_DELAY   0.477        34.334  7       
Hola/n230                                                 NET DELAY        0.305        34.639  1       
Hola/i1006_2_lut/C->Hola/i1006_2_lut/Z    SLICE_R16C8B    C0_TO_F0_DELAY   0.450        35.089  3       
Hola/n1217                                                NET DELAY        3.338        38.427  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  62      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  62      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : Hola/pos_x_232__i5/Q
Path End         : Hola/pos_x_232__i8/D
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 9
Delay Ratio      : 81.5% (route), 18.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 12.292 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                    0.000
- Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
- Setup Time                                                                     0.199
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 50.228

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                         27.309
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            37.936

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  62      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  62      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{Hola/pos_x_232__i5/CK   Hola/pos_x_232__i6/CK}->Hola/pos_x_232__i5/Q
                                          SLICE_R13C8D    CLK_TO_Q0_DELAY  1.391        12.018  4       
Hola/pos_x[5]                                             NET DELAY        3.854        15.872  1       
Hola/i2_3_lut_adj_38/A->Hola/i2_3_lut_adj_38/Z
                                          SLICE_R17C8A    A0_TO_F0_DELAY   0.450        16.322  2       
Hola/n3                                                   NET DELAY        3.086        19.408  1       
Hola/i1_4_lut_adj_34/B->Hola/i1_4_lut_adj_34/Z
                                          SLICE_R15C8A    B1_TO_F1_DELAY   0.450        19.858  5       
Hola/n65                                                  NET DELAY        3.669        23.527  1       
Hola/i111_3_lut/A->Hola/i111_3_lut/Z      SLICE_R17C6C    A0_TO_F0_DELAY   0.477        24.004  1       
Hola/n87                                                  NET DELAY        0.305        24.309  1       
Hola/i2_4_lut/C->Hola/i2_4_lut/Z          SLICE_R17C6C    C1_TO_F1_DELAY   0.450        24.759  1       
Hola/n6                                                   NET DELAY        3.086        27.845  1       
Hola/i1_4_lut_adj_31/B->Hola/i1_4_lut_adj_31/Z
                                          SLICE_R17C8B    B1_TO_F1_DELAY   0.450        28.295  1       
Hola/n93                                                  NET DELAY        2.556        30.851  1       
Hola/i10_4_lut/A->Hola/i10_4_lut/Z        SLICE_R17C8C    A1_TO_F1_DELAY   0.450        31.301  1       
Hola/n23                                                  NET DELAY        2.556        33.857  1       
Hola/i1_4_lut/A->Hola/i1_4_lut/Z          SLICE_R16C8A    A1_TO_F1_DELAY   0.450        34.307  7       
Hola/n230                                                 NET DELAY        3.152        37.459  1       
Hola/pos_x_232_mux_6_i9_3_lut_4_lut/A->Hola/pos_x_232_mux_6_i9_3_lut_4_lut/Z
                                          SLICE_R14C8D    A0_TO_F0_DELAY   0.477        37.936  1       
Hola/n57[8]                                               NET DELAY        0.000        37.936  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  62      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  62      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : Hola/pos_x_232__i5/Q
Path End         : Hola/pos_x_232__i3/D
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 9
Delay Ratio      : 81.5% (route), 18.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 12.292 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                    0.000
- Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
- Setup Time                                                                     0.199
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 50.228

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                         27.309
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            37.936

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  62      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  62      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{Hola/pos_x_232__i5/CK   Hola/pos_x_232__i6/CK}->Hola/pos_x_232__i5/Q
                                          SLICE_R13C8D    CLK_TO_Q0_DELAY  1.391        12.018  4       
Hola/pos_x[5]                                             NET DELAY        3.854        15.872  1       
Hola/i2_3_lut_adj_38/A->Hola/i2_3_lut_adj_38/Z
                                          SLICE_R17C8A    A0_TO_F0_DELAY   0.450        16.322  2       
Hola/n3                                                   NET DELAY        3.086        19.408  1       
Hola/i1_4_lut_adj_34/B->Hola/i1_4_lut_adj_34/Z
                                          SLICE_R15C8A    B1_TO_F1_DELAY   0.450        19.858  5       
Hola/n65                                                  NET DELAY        3.669        23.527  1       
Hola/i111_3_lut/A->Hola/i111_3_lut/Z      SLICE_R17C6C    A0_TO_F0_DELAY   0.477        24.004  1       
Hola/n87                                                  NET DELAY        0.305        24.309  1       
Hola/i2_4_lut/C->Hola/i2_4_lut/Z          SLICE_R17C6C    C1_TO_F1_DELAY   0.450        24.759  1       
Hola/n6                                                   NET DELAY        3.086        27.845  1       
Hola/i1_4_lut_adj_31/B->Hola/i1_4_lut_adj_31/Z
                                          SLICE_R17C8B    B1_TO_F1_DELAY   0.450        28.295  1       
Hola/n93                                                  NET DELAY        2.556        30.851  1       
Hola/i10_4_lut/A->Hola/i10_4_lut/Z        SLICE_R17C8C    A1_TO_F1_DELAY   0.450        31.301  1       
Hola/n23                                                  NET DELAY        2.556        33.857  1       
Hola/i1_4_lut/A->Hola/i1_4_lut/Z          SLICE_R16C8A    A1_TO_F1_DELAY   0.450        34.307  7       
Hola/n230                                                 NET DELAY        3.152        37.459  1       
Hola/pos_x_232_mux_6_i4_3_lut_4_lut/A->Hola/pos_x_232_mux_6_i4_3_lut_4_lut/Z
                                          SLICE_R14C8B    A0_TO_F0_DELAY   0.477        37.936  1       
Hola/n57[3]                                               NET DELAY        0.000        37.936  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  62      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  62      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : Hola/pos_x_232__i5/Q
Path End         : Hola/pos_x_232__i9/D
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 9
Delay Ratio      : 81.5% (route), 18.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 12.292 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                    0.000
- Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
- Setup Time                                                                     0.199
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 50.228

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                         27.309
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            37.936

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  62      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  62      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{Hola/pos_x_232__i5/CK   Hola/pos_x_232__i6/CK}->Hola/pos_x_232__i5/Q
                                          SLICE_R13C8D    CLK_TO_Q0_DELAY  1.391        12.018  4       
Hola/pos_x[5]                                             NET DELAY        3.854        15.872  1       
Hola/i2_3_lut_adj_38/A->Hola/i2_3_lut_adj_38/Z
                                          SLICE_R17C8A    A0_TO_F0_DELAY   0.450        16.322  2       
Hola/n3                                                   NET DELAY        3.086        19.408  1       
Hola/i1_4_lut_adj_34/B->Hola/i1_4_lut_adj_34/Z
                                          SLICE_R15C8A    B1_TO_F1_DELAY   0.450        19.858  5       
Hola/n65                                                  NET DELAY        3.669        23.527  1       
Hola/i111_3_lut/A->Hola/i111_3_lut/Z      SLICE_R17C6C    A0_TO_F0_DELAY   0.477        24.004  1       
Hola/n87                                                  NET DELAY        0.305        24.309  1       
Hola/i2_4_lut/C->Hola/i2_4_lut/Z          SLICE_R17C6C    C1_TO_F1_DELAY   0.450        24.759  1       
Hola/n6                                                   NET DELAY        3.086        27.845  1       
Hola/i1_4_lut_adj_31/B->Hola/i1_4_lut_adj_31/Z
                                          SLICE_R17C8B    B1_TO_F1_DELAY   0.450        28.295  1       
Hola/n93                                                  NET DELAY        2.556        30.851  1       
Hola/i10_4_lut/A->Hola/i10_4_lut/Z        SLICE_R17C8C    A1_TO_F1_DELAY   0.450        31.301  1       
Hola/n23                                                  NET DELAY        2.556        33.857  1       
Hola/i1_4_lut/A->Hola/i1_4_lut/Z          SLICE_R16C8A    A1_TO_F1_DELAY   0.450        34.307  7       
Hola/n230                                                 NET DELAY        3.152        37.459  1       
Hola/i17_3_lut_4_lut/A->Hola/i17_3_lut_4_lut/Z
                                          SLICE_R15C8B    A1_TO_F1_DELAY   0.477        37.936  1       
Hola/n5141                                                NET DELAY        0.000        37.936  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  62      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  62      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : Hola/pos_x_232__i5/Q
Path End         : Hola/pos_x_232__i4/D
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 9
Delay Ratio      : 81.5% (route), 18.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 12.358 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                    0.000
- Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
- Setup Time                                                                     0.199
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 50.228

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                         27.243
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            37.870

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  62      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  62      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{Hola/pos_x_232__i5/CK   Hola/pos_x_232__i6/CK}->Hola/pos_x_232__i5/Q
                                          SLICE_R13C8D    CLK_TO_Q0_DELAY  1.391        12.018  4       
Hola/pos_x[5]                                             NET DELAY        3.854        15.872  1       
Hola/i2_3_lut_adj_38/A->Hola/i2_3_lut_adj_38/Z
                                          SLICE_R17C8A    A0_TO_F0_DELAY   0.450        16.322  2       
Hola/n3                                                   NET DELAY        3.086        19.408  1       
Hola/i1_4_lut_adj_34/B->Hola/i1_4_lut_adj_34/Z
                                          SLICE_R15C8A    B1_TO_F1_DELAY   0.450        19.858  5       
Hola/n65                                                  NET DELAY        3.669        23.527  1       
Hola/i111_3_lut/A->Hola/i111_3_lut/Z      SLICE_R17C6C    A0_TO_F0_DELAY   0.477        24.004  1       
Hola/n87                                                  NET DELAY        0.305        24.309  1       
Hola/i2_4_lut/C->Hola/i2_4_lut/Z          SLICE_R17C6C    C1_TO_F1_DELAY   0.450        24.759  1       
Hola/n6                                                   NET DELAY        3.086        27.845  1       
Hola/i1_4_lut_adj_31/B->Hola/i1_4_lut_adj_31/Z
                                          SLICE_R17C8B    B1_TO_F1_DELAY   0.450        28.295  1       
Hola/n93                                                  NET DELAY        2.556        30.851  1       
Hola/i10_4_lut/A->Hola/i10_4_lut/Z        SLICE_R17C8C    A1_TO_F1_DELAY   0.450        31.301  1       
Hola/n23                                                  NET DELAY        2.556        33.857  1       
Hola/i1_4_lut/A->Hola/i1_4_lut/Z          SLICE_R16C8A    A1_TO_F1_DELAY   0.450        34.307  7       
Hola/n230                                                 NET DELAY        3.086        37.393  1       
Hola/i21_3_lut_4_lut/B->Hola/i21_3_lut_4_lut/Z
                                          SLICE_R14C8D    B1_TO_F1_DELAY   0.477        37.870  1       
Hola/n5145                                                NET DELAY        0.000        37.870  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  62      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  62      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : Hola/pos_x_232__i5/Q
Path End         : Hola/pos_x_232__i1/D
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 9
Delay Ratio      : 81.4% (route), 18.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 12.411 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                    0.000
- Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
- Setup Time                                                                     0.199
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 50.228

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                         27.190
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            37.817

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  62      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  62      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{Hola/pos_x_232__i5/CK   Hola/pos_x_232__i6/CK}->Hola/pos_x_232__i5/Q
                                          SLICE_R13C8D    CLK_TO_Q0_DELAY  1.391        12.018  4       
Hola/pos_x[5]                                             NET DELAY        3.854        15.872  1       
Hola/i2_3_lut_adj_38/A->Hola/i2_3_lut_adj_38/Z
                                          SLICE_R17C8A    A0_TO_F0_DELAY   0.450        16.322  2       
Hola/n3                                                   NET DELAY        3.086        19.408  1       
Hola/i1_4_lut_adj_34/B->Hola/i1_4_lut_adj_34/Z
                                          SLICE_R15C8A    B1_TO_F1_DELAY   0.450        19.858  5       
Hola/n65                                                  NET DELAY        3.669        23.527  1       
Hola/i111_3_lut/A->Hola/i111_3_lut/Z      SLICE_R17C6C    A0_TO_F0_DELAY   0.477        24.004  1       
Hola/n87                                                  NET DELAY        0.305        24.309  1       
Hola/i2_4_lut/C->Hola/i2_4_lut/Z          SLICE_R17C6C    C1_TO_F1_DELAY   0.450        24.759  1       
Hola/n6                                                   NET DELAY        3.086        27.845  1       
Hola/i1_4_lut_adj_31/B->Hola/i1_4_lut_adj_31/Z
                                          SLICE_R17C8B    B1_TO_F1_DELAY   0.450        28.295  1       
Hola/n93                                                  NET DELAY        2.556        30.851  1       
Hola/i10_4_lut/A->Hola/i10_4_lut/Z        SLICE_R17C8C    A1_TO_F1_DELAY   0.450        31.301  1       
Hola/n23                                                  NET DELAY        2.556        33.857  1       
Hola/i1_4_lut/A->Hola/i1_4_lut/Z          SLICE_R16C8A    A1_TO_F1_DELAY   0.450        34.307  7       
Hola/n230                                                 NET DELAY        3.033        37.340  1       
Hola/pos_x_232_mux_6_i2_3_lut_4_lut/C->Hola/pos_x_232_mux_6_i2_3_lut_4_lut/Z
                                          SLICE_R15C8C    C1_TO_F1_DELAY   0.477        37.817  1       
Hola/n57[1]                                               NET DELAY        0.000        37.817  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  62      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  62      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : Hola/pos_x_232__i5/Q
Path End         : Hola/pos_x_232__i2/D
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 9
Delay Ratio      : 81.3% (route), 18.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 12.676 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                    0.000
- Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
- Setup Time                                                                     0.199
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 50.228

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                         26.925
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            37.552

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  62      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  62      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{Hola/pos_x_232__i5/CK   Hola/pos_x_232__i6/CK}->Hola/pos_x_232__i5/Q
                                          SLICE_R13C8D    CLK_TO_Q0_DELAY  1.391        12.018  4       
Hola/pos_x[5]                                             NET DELAY        3.854        15.872  1       
Hola/i2_3_lut_adj_38/A->Hola/i2_3_lut_adj_38/Z
                                          SLICE_R17C8A    A0_TO_F0_DELAY   0.450        16.322  2       
Hola/n3                                                   NET DELAY        3.086        19.408  1       
Hola/i1_4_lut_adj_34/B->Hola/i1_4_lut_adj_34/Z
                                          SLICE_R15C8A    B1_TO_F1_DELAY   0.450        19.858  5       
Hola/n65                                                  NET DELAY        3.669        23.527  1       
Hola/i111_3_lut/A->Hola/i111_3_lut/Z      SLICE_R17C6C    A0_TO_F0_DELAY   0.477        24.004  1       
Hola/n87                                                  NET DELAY        0.305        24.309  1       
Hola/i2_4_lut/C->Hola/i2_4_lut/Z          SLICE_R17C6C    C1_TO_F1_DELAY   0.450        24.759  1       
Hola/n6                                                   NET DELAY        3.086        27.845  1       
Hola/i1_4_lut_adj_31/B->Hola/i1_4_lut_adj_31/Z
                                          SLICE_R17C8B    B1_TO_F1_DELAY   0.450        28.295  1       
Hola/n93                                                  NET DELAY        2.556        30.851  1       
Hola/i10_4_lut/A->Hola/i10_4_lut/Z        SLICE_R17C8C    A1_TO_F1_DELAY   0.450        31.301  1       
Hola/n23                                                  NET DELAY        2.556        33.857  1       
Hola/i1_4_lut/A->Hola/i1_4_lut/Z          SLICE_R16C8A    A1_TO_F1_DELAY   0.450        34.307  7       
Hola/n230                                                 NET DELAY        2.768        37.075  1       
Hola/pos_x_232_mux_6_i3_3_lut/D->Hola/pos_x_232_mux_6_i3_3_lut/Z
                                          SLICE_R14C8B    D1_TO_F1_DELAY   0.477        37.552  1       
Hola/n57[2]                                               NET DELAY        0.000        37.552  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  62      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  62      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : Howdy/countc_233__i13/Q
Path End         : Howdy/countr__i32/SR
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 6
Delay Ratio      : 82.0% (route), 18.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 18.846 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                    0.000
- Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
- Setup Time                                                                     0.530
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 49.897

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                         20.424
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            31.051

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  62      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  62      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{Howdy/countc_233__i12/CK   Howdy/countc_233__i13/CK}->Howdy/countc_233__i13/Q
                                          SLICE_R12C9C    CLK_TO_Q1_DELAY  1.391        12.018  2       
Howdy/countc[12]                                          NET DELAY        2.742        14.760  1       
Howdy/i1_2_lut/A->Howdy/i1_2_lut/Z        SLICE_R13C11A   A0_TO_F0_DELAY   0.477        15.237  1       
Howdy/n22                                                 NET DELAY        0.305        15.542  1       
Howdy/i16_4_lut/C->Howdy/i16_4_lut/Z      SLICE_R13C11A   C1_TO_F1_DELAY   0.450        15.992  1       
Howdy/n37                                                 NET DELAY        2.556        18.548  1       
Howdy/i20_4_lut_adj_72/A->Howdy/i20_4_lut_adj_72/Z
                                          SLICE_R13C10B   A0_TO_F0_DELAY   0.450        18.998  3       
Howdy/n1145                                               NET DELAY        3.669        22.667  1       
Howdy/i1_4_lut/A->Howdy/i1_4_lut/Z        SLICE_R15C7B    A0_TO_F0_DELAY   0.450        23.117  3       
Howdy/n62_adj_342                                         NET DELAY        3.550        26.667  1       
Howdy/i2_3_lut_4_lut_adj_45/C->Howdy/i2_3_lut_4_lut_adj_45/Z
                                          SLICE_R17C6B    C0_TO_F0_DELAY   0.450        27.117  17      
Howdy/row_9__N_187                                        NET DELAY        3.934        31.051  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  62      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  62      
pll_clock                                                    NET DELAY      5.510        10.627  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {Hello/lscc_pll_inst/clk} -period 20.8333333333333 [get_nets clk]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_generated_clock -name {Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
183 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : NES/count_231__i13/Q
Path End         : NES/NEScount_i3/D
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                    0.000
+ Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
+ Hold Time                                                                     -0.000
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 10.627

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                          3.112
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            13.739

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  62      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  62      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{NES/count_231__i13/CK   NES/count_231__i14/CK}->NES/count_231__i13/Q
                                          SLICE_R13C4D    CLK_TO_Q0_DELAY  1.391        12.018  3       
NES/count[13]                                             NET DELAY        1.271        13.289  1       
SLICE_66/D1->SLICE_66/F1                  SLICE_R12C3C    D1_TO_F1_DELAY   0.450        13.739  1       
NES/count[13]/sig_006/FeedThruLUT                         NET DELAY        0.000        13.739  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  62      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  62      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : NES/count_231__i19/Q
Path End         : NES/NEScount_i9/D
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                    0.000
+ Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
+ Hold Time                                                                     -0.000
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 10.627

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                          3.112
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            13.739

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  62      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  62      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
NES/count_231__i19/CK->NES/count_231__i19/Q
                                          SLICE_R13C5C    CLK_TO_Q0_DELAY  1.391        12.018  3       
NES/count[19]                                             NET DELAY        1.271        13.289  1       
SLICE_61/D0->SLICE_61/F0                  SLICE_R12C4C    D0_TO_F0_DELAY   0.450        13.739  1       
NES/count[19]/sig_000/FeedThruLUT                         NET DELAY        0.000        13.739  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  62      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  62      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : NES/count_231__i12/Q
Path End         : NES/NEScount_i2/D
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                    0.000
+ Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
+ Hold Time                                                                     -0.000
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 10.627

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                          3.112
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            13.739

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  62      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  62      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{NES/count_231__i11/CK   NES/count_231__i12/CK}->NES/count_231__i12/Q
                                          SLICE_R13C4C    CLK_TO_Q1_DELAY  1.391        12.018  3       
NES/count[12]                                             NET DELAY        1.271        13.289  1       
SLICE_68/D0->SLICE_68/F0                  SLICE_R12C5B    D0_TO_F0_DELAY   0.450        13.739  1       
NES/count[12]/sig_007/FeedThruLUT                         NET DELAY        0.000        13.739  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  62      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  62      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : Hola/pos_x_232__i9/Q
Path End         : Hola/pos_x_232__i9/D
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                    0.000
+ Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
+ Hold Time                                                                     -0.000
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 10.627

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                          3.112
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            13.739

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  62      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  62      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
Hola/pos_x_232__i9/CK->Hola/pos_x_232__i9/Q
                                          SLICE_R15C8B    CLK_TO_Q1_DELAY  1.391        12.018  9       
Hola/pos_x[9]                                             NET DELAY        1.271        13.289  1       
Hola/i17_3_lut_4_lut/D->Hola/i17_3_lut_4_lut/Z
                                          SLICE_R15C8B    D1_TO_F1_DELAY   0.450        13.739  1       
Hola/n5141                                                NET DELAY        0.000        13.739  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  62      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  62      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : NES/count_231__i13/Q
Path End         : NES/count_231__i13/D
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                    0.000
+ Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
+ Hold Time                                                                     -0.000
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 10.627

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                          3.417
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  62      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  62      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{NES/count_231__i13/CK   NES/count_231__i14/CK}->NES/count_231__i13/Q
                                          SLICE_R13C4D    CLK_TO_Q0_DELAY  1.391        12.018  3       
NES/count[13]                                             NET DELAY        1.576        13.594  1       
NES/count_231_add_4_15/C0->NES/count_231_add_4_15/S0
                                          SLICE_R13C4D    C0_TO_F0_DELAY   0.450        14.044  1       
NES/n85[13]                                               NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  62      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  62      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : NES/count_231__i19/Q
Path End         : NES/count_231__i19/D
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                    0.000
+ Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
+ Hold Time                                                                     -0.000
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 10.627

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                          3.417
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  62      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  62      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
NES/count_231__i19/CK->NES/count_231__i19/Q
                                          SLICE_R13C5C    CLK_TO_Q0_DELAY  1.391        12.018  3       
NES/count[19]                                             NET DELAY        1.576        13.594  1       
NES/count_231_add_4_21/C0->NES/count_231_add_4_21/S0
                                          SLICE_R13C5C    C0_TO_F0_DELAY   0.450        14.044  1       
NES/n85[19]                                               NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  62      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  62      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : NES/count_231__i12/Q
Path End         : NES/count_231__i12/D
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                    0.000
+ Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
+ Hold Time                                                                     -0.000
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 10.627

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                          3.417
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  62      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  62      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{NES/count_231__i11/CK   NES/count_231__i12/CK}->NES/count_231__i12/Q
                                          SLICE_R13C4C    CLK_TO_Q1_DELAY  1.391        12.018  3       
NES/count[12]                                             NET DELAY        1.576        13.594  1       
NES/count_231_add_4_13/C1->NES/count_231_add_4_13/S1
                                          SLICE_R13C4C    C1_TO_F1_DELAY   0.450        14.044  1       
NES/n85[12]                                               NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  62      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  62      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : NES/count_231__i0/Q
Path End         : NES/count_231__i0/D
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                    0.000
+ Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
+ Hold Time                                                                     -0.000
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 10.627

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                          3.417
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  62      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  62      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
NES/count_231__i0/CK->NES/count_231__i0/Q
                                          SLICE_R13C3A    CLK_TO_Q1_DELAY  1.391        12.018  2       
NES/count[0]                                              NET DELAY        1.576        13.594  1       
NES/count_231_add_4_1/C1->NES/count_231_add_4_1/S1
                                          SLICE_R13C3A    C1_TO_F1_DELAY   0.450        14.044  1       
NES/n85[0]                                                NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  62      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  62      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : NES/count_231__i1/Q
Path End         : NES/count_231__i1/D
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                    0.000
+ Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
+ Hold Time                                                                     -0.000
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 10.627

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                          3.417
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  62      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  62      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{NES/count_231__i1/CK   NES/count_231__i2/CK}->NES/count_231__i1/Q
                                          SLICE_R13C3B    CLK_TO_Q0_DELAY  1.391        12.018  2       
NES/count[1]                                              NET DELAY        1.576        13.594  1       
NES/count_231_add_4_3/C0->NES/count_231_add_4_3/S0
                                          SLICE_R13C3B    C0_TO_F0_DELAY   0.450        14.044  1       
NES/n85[1]                                                NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  62      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  62      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : NES/count_231__i15/Q
Path End         : NES/count_231__i15/D
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                    0.000
+ Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
+ Hold Time                                                                     -0.000
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 10.627

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                          3.417
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  62      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  62      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{NES/count_231__i15/CK   NES/count_231__i16/CK}->NES/count_231__i15/Q
                                          SLICE_R13C5A    CLK_TO_Q0_DELAY  1.391        12.018  3       
NES/count[15]                                             NET DELAY        1.576        13.594  1       
NES/count_231_add_4_17/C0->NES/count_231_add_4_17/S0
                                          SLICE_R13C5A    C0_TO_F0_DELAY   0.450        14.044  1       
NES/n85[15]                                               NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  62      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  62      
pll_clock                                                    NET DELAY      5.510        10.627  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

