// Seed: 2667079615
module module_0 #(
    parameter id_1 = 32'd42
);
  if (-1) parameter id_1 = (1);
  else begin : LABEL_0
    wire [id_1 : id_1] id_2;
    assign id_2 = (id_2);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  module_0 modCall_1 ();
  output wire id_2;
  input wire id_1;
  logic id_7 = id_6;
  logic id_8[-1 : -1  - "" <  1];
  ;
endmodule
