

================================================================
== Vitis HLS Report for 'runge_kutta_45'
================================================================
* Date:           Sun May 14 17:33:57 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                     |                                          |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                       Instance                      |                  Module                  |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_division_fu_678                                  |division                                  |      203|      203|  10.150 us|  10.150 us|    203|    203|       no|
        |grp_ode_fpga_fu_692                                  |ode_fpga                                  |     1317|     1317|  65.850 us|  65.850 us|   1317|   1317|       no|
        |grp_macply_fu_719                                    |macply                                    |        0|        0|       0 ns|       0 ns|      1|      1|      yes|
        |grp_multiply_fu_753                                  |multiply                                  |        0|        0|       0 ns|       0 ns|      0|      0|       no|
        |grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778  |runge_kutta_45_Pipeline_VITIS_LOOP_155_1  |       16|       16|   0.800 us|   0.800 us|     16|     16|       no|
        |grp_runge_kutta_45_Pipeline_VITIS_LOOP_172_2_fu_789  |runge_kutta_45_Pipeline_VITIS_LOOP_172_2  |    12291|    12291|   0.615 ms|   0.615 ms|  12291|  12291|       no|
        |grp_runge_kutta_45_Pipeline_VITIS_LOOP_175_3_fu_797  |runge_kutta_45_Pipeline_VITIS_LOOP_175_3  |     2051|     2051|   0.103 ms|   0.103 ms|   2051|   2051|       no|
        |grp_runge_kutta_45_Pipeline_inner_fu_805             |runge_kutta_45_Pipeline_inner             |        3|        7|   0.150 us|   0.350 us|      3|      7|       no|
        |grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_818       |runge_kutta_45_Pipeline_sq_sum_loop       |        8|        8|   0.400 us|   0.400 us|      8|      8|       no|
        |grp_runge_kutta_45_Pipeline_sqrt_loop_fu_824         |runge_kutta_45_Pipeline_sqrt_loop         |       83|       83|   4.150 us|   4.150 us|     83|     83|       no|
        |grp_runge_kutta_45_Pipeline_last_copy_y_fu_830       |runge_kutta_45_Pipeline_last_copy_y       |        ?|        ?|          ?|          ?|      ?|      ?|       no|
        |grp_runge_kutta_45_Pipeline_last_copy_t_fu_841       |runge_kutta_45_Pipeline_last_copy_t       |        ?|        ?|          ?|          ?|      ?|      ?|       no|
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +-------------------+---------+-------------+--------------+-----------+-----------+-------------+----------+
        |                   |    Latency (cycles)   |   Iteration  |  Initiation Interval  |     Trip    |          |
        |     Loop Name     |   min   |     max     |    Latency   |  achieved |   target  |    Count    | Pipelined|
        +-------------------+---------+-------------+--------------+-----------+-----------+-------------+----------+
        |- main_loop        |        1|  20998000001|  8489 ~ 20998|          -|          -|  0 ~ 1000000|        no|
        | + k_outer         |     6780|         6900|   1356 ~ 1380|          -|          -|            5|        no|
        |  ++ k_middle      |       36|           60|        6 ~ 10|          -|          -|            6|        no|
        | + err_outer       |       90|           90|            15|          -|          -|            6|        no|
        |  ++ err_inner     |       12|           12|             2|          -|          -|            6|        no|
        | + update_outer    |       90|           90|            15|          -|          -|            6|        no|
        |  ++ update_inner  |       12|           12|             2|          -|          -|            6|        no|
        +-------------------+---------+-------------+--------------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   6620|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|  107|   13153|  32144|    -|
|Memory           |       92|    -|     438|     28|    0|
|Multiplexer      |        -|    -|       -|   1101|    -|
|Register         |        -|    -|    2754|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       94|  107|   16345|  39893|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       33|   48|      15|     74|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+------------------------------------------+---------+----+------+------+-----+
    |                       Instance                      |                  Module                  | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------------+------------------------------------------+---------+----+------+------+-----+
    |T_BUS_m_axi_U                                        |T_BUS_m_axi                               |        0|   0|  1621|  2323|    0|
    |X_BUS_m_axi_U                                        |X_BUS_m_axi                               |        0|   0|  1621|  2323|    0|
    |control_s_axi_U                                      |control_s_axi                             |        0|   0|   494|   872|    0|
    |grp_division_fu_678                                  |division                                  |        0|   0|  1187|  1570|    0|
    |grp_macply_fu_719                                    |macply                                    |        0|  15|     0|   238|    0|
    |mul_61ns_80s_140_1_1_U99                             |mul_61ns_80s_140_1_1                      |        0|  11|     0|    91|    0|
    |mul_80s_80s_140_1_1_U98                              |mul_80s_80s_140_1_1                       |        0|  15|     0|    91|    0|
    |grp_multiply_fu_753                                  |multiply                                  |        0|  15|     0|    91|    0|
    |grp_ode_fpga_fu_692                                  |ode_fpga                                  |        0|  36|  4078|  7282|    0|
    |grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778  |runge_kutta_45_Pipeline_VITIS_LOOP_155_1  |        0|   0|   923|  3528|    0|
    |grp_runge_kutta_45_Pipeline_VITIS_LOOP_172_2_fu_789  |runge_kutta_45_Pipeline_VITIS_LOOP_172_2  |        0|   0|   534|  2142|    0|
    |grp_runge_kutta_45_Pipeline_VITIS_LOOP_175_3_fu_797  |runge_kutta_45_Pipeline_VITIS_LOOP_175_3  |        0|   0|   532|  2137|    0|
    |grp_runge_kutta_45_Pipeline_inner_fu_805             |runge_kutta_45_Pipeline_inner             |        2|   0|    86|    93|    0|
    |grp_runge_kutta_45_Pipeline_last_copy_t_fu_841       |runge_kutta_45_Pipeline_last_copy_t       |        0|   0|   684|  4218|    0|
    |grp_runge_kutta_45_Pipeline_last_copy_y_fu_830       |runge_kutta_45_Pipeline_last_copy_y       |        0|   0|   812|  4329|    0|
    |grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_818       |runge_kutta_45_Pipeline_sq_sum_loop       |        0|  15|   168|   326|    0|
    |grp_runge_kutta_45_Pipeline_sqrt_loop_fu_824         |runge_kutta_45_Pipeline_sqrt_loop         |        0|   0|   413|   490|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+------+------+-----+
    |Total                                                |                                          |        2| 107| 13153| 32144|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+------------------------+---------+-----+----+-----+-------+-----+------+-------------+
    |   Memory   |         Module         | BRAM_18K|  FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +------------+------------------------+---------+-----+----+-----+-------+-----+------+-------------+
    |B_U         |B_ROM_AUTO_1R           |        0|   61|   6|    0|      6|   61|     1|          366|
    |E_U         |E_ROM_AUTO_1R           |        0|   57|   6|    0|      6|   57|     1|          342|
    |c_V_U       |c_V_RAM_AUTO_1R1W       |        0|  160|   8|    0|      6|   80|     1|          480|
    |e_V_U       |c_V_RAM_AUTO_1R1W       |        0|  160|   8|    0|      6|   80|     1|          480|
    |k_V_U       |k_V_RAM_AUTO_1R1W       |        3|    0|   0|    0|     36|   80|     1|         2880|
    |tt_loc_V_U  |tt_loc_V_RAM_AUTO_1R1W  |        9|    0|   0|    0|   2048|   80|     1|       163840|
    |yy_loc_V_U  |yy_loc_V_RAM_AUTO_1R1W  |       80|    0|   0|    0|  12288|   80|     1|       983040|
    +------------+------------------------+---------+-----+----+-----+-------+-----+------+-------------+
    |Total       |                        |       92|  438|  28|    0|  14396|  518|     7|      1151428|
    +------------+------------------------+---------+-----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add351_fu_2838_p2                 |         +|   0|  0|   39|          32|           1|
    |add_ln172_fu_2301_p2              |         +|   0|  0|   71|          64|          64|
    |add_ln175_fu_2328_p2              |         +|   0|  0|   71|          64|          64|
    |add_ln184_fu_2249_p2              |         +|   0|  0|   39|          32|           1|
    |add_ln195_fu_2460_p2              |         +|   0|  0|   11|           3|           1|
    |add_ln197_fu_2454_p2              |         +|   0|  0|   11|           3|           1|
    |add_ln204_fu_2442_p2              |         +|   0|  0|   13|           5|           5|
    |add_ln214_fu_2490_p2              |         +|   0|  0|   11|           3|           1|
    |add_ln215_fu_2562_p2              |         +|   0|  0|   11|           3|           1|
    |add_ln219_fu_2546_p2              |         +|   0|  0|    7|           6|           6|
    |add_ln236_fu_2650_p2              |         +|   0|  0|   11|           3|           1|
    |add_ln239_fu_2712_p2              |         +|   0|  0|   11|           3|           1|
    |add_ln243_fu_2696_p2              |         +|   0|  0|    7|           6|           6|
    |add_ln246_fu_2634_p2              |         +|   0|  0|   17|          14|          14|
    |add_ln616_1_fu_948_p2             |         +|   0|  0|   12|          12|           7|
    |add_ln616_2_fu_1517_p2            |         +|   0|  0|   12|          12|           7|
    |add_ln616_3_fu_1766_p2            |         +|   0|  0|   12|          12|           7|
    |add_ln616_4_fu_1982_p2            |         +|   0|  0|   12|          12|           7|
    |add_ln616_fu_1268_p2              |         +|   0|  0|   12|          12|           7|
    |add_ln859_fu_2656_p2              |         +|   0|  0|   87|          80|          80|
    |add_ln883_fu_2624_p2              |         +|   0|  0|   17|          14|          14|
    |cycles_1_fu_2343_p2               |         +|   0|  0|   39|          32|           1|
    |mul335_fu_2822_p2                 |         +|   0|  0|   32|          32|           3|
    |ret_V_2_fu_2735_p2                |         +|   0|  0|  147|         140|         140|
    |ret_V_fu_2389_p2                  |         +|   0|  0|   88|          81|          81|
    |size                              |         +|   0|  0|   39|          32|          32|
    |F2_1_fu_936_p2                    |         -|   0|  0|   12|          11|          12|
    |F2_2_fu_1505_p2                   |         -|   0|  0|   12|          11|          12|
    |F2_3_fu_1754_p2                   |         -|   0|  0|   12|          11|          12|
    |F2_4_fu_1970_p2                   |         -|   0|  0|   12|          11|          12|
    |F2_fu_1256_p2                     |         -|   0|  0|   12|          11|          12|
    |empty_69_fu_2816_p2               |         -|   0|  0|   32|          32|          32|
    |man_V_11_fu_916_p2                |         -|   0|  0|   61|           1|          54|
    |man_V_12_fu_1485_p2               |         -|   0|  0|   61|           1|          54|
    |man_V_17_fu_1734_p2               |         -|   0|  0|   61|           1|          54|
    |man_V_20_fu_1952_p2               |         -|   0|  0|   61|           1|          54|
    |man_V_6_fu_1236_p2                |         -|   0|  0|   61|           1|          54|
    |ret_V_1_fu_2166_p2                |         -|   0|  0|   88|          81|          81|
    |sub_ln219_fu_2540_p2              |         -|   0|  0|    7|           6|           6|
    |sub_ln243_fu_2690_p2              |         -|   0|  0|    7|           6|           6|
    |sub_ln246_fu_2610_p2              |         -|   0|  0|   17|          14|          14|
    |sub_ln616_1_fu_954_p2             |         -|   0|  0|   12|           6|          12|
    |sub_ln616_2_fu_1523_p2            |         -|   0|  0|   12|           6|          12|
    |sub_ln616_3_fu_1772_p2            |         -|   0|  0|   12|           6|          12|
    |sub_ln616_4_fu_1988_p2            |         -|   0|  0|   12|           6|          12|
    |sub_ln616_fu_1274_p2              |         -|   0|  0|   12|           6|          12|
    |sub_ln859_fu_2400_p2              |         -|   0|  0|   87|          80|          80|
    |sub_ln883_fu_2216_p2              |         -|   0|  0|   17|          14|          14|
    |y_gap_1_fu_2283_p2                |         -|   0|  0|   39|          32|          32|
    |y_gap_fu_2798_p2                  |         -|   0|  0|   39|          32|          32|
    |and_ln167_fu_2238_p2              |       and|   0|  0|    2|           1|           1|
    |and_ln617_1_fu_1048_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln617_2_fu_1617_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln617_3_fu_1866_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln617_4_fu_2081_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln617_fu_1368_p2              |       and|   0|  0|    2|           1|           1|
    |and_ln620_1_fu_1418_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln620_2_fu_1092_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln620_3_fu_1098_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln620_4_fu_1661_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln620_5_fu_1667_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln620_6_fu_1910_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln620_7_fu_1916_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln620_8_fu_2125_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln620_9_fu_2131_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln620_fu_1412_p2              |       and|   0|  0|    2|           1|           1|
    |ashr_ln621_fu_2050_p2             |      ashr|   0|  0|  161|          54|          54|
    |h_loc_V_11_fu_1016_p2             |      ashr|   0|  0|  161|          54|          54|
    |mu_loc_V_3_fu_1336_p2             |      ashr|   0|  0|  161|          54|          54|
    |tf_loc_V_4_fu_1834_p2             |      ashr|   0|  0|  161|          54|          54|
    |tol_loc_V_4_fu_1585_p2            |      ashr|   0|  0|  161|          54|          54|
    |icmp_ln167_1_fu_2232_p2           |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln167_fu_2227_p2             |      icmp|   0|  0|   18|          32|          11|
    |icmp_ln1695_fu_2395_p2            |      icmp|   0|  0|   34|          81|          81|
    |icmp_ln1696_fu_2222_p2            |      icmp|   0|  0|   34|          80|          80|
    |icmp_ln1698_fu_2587_p2            |      icmp|   0|  0|   34|          81|          81|
    |icmp_ln183_fu_2244_p2             |      icmp|   0|  0|   18|          32|          11|
    |icmp_ln195_fu_2420_p2             |      icmp|   0|  0|    8|           3|           3|
    |icmp_ln197_fu_2448_p2             |      icmp|   0|  0|    8|           3|           3|
    |icmp_ln214_fu_2484_p2             |      icmp|   0|  0|    8|           3|           3|
    |icmp_ln215_fu_2556_p2             |      icmp|   0|  0|    8|           3|           3|
    |icmp_ln236_fu_2644_p2             |      icmp|   0|  0|    8|           3|           3|
    |icmp_ln239_fu_2706_p2             |      icmp|   0|  0|    8|           3|           3|
    |icmp_ln606_1_fu_930_p2            |      icmp|   0|  0|   28|          63|           1|
    |icmp_ln606_2_fu_1499_p2           |      icmp|   0|  0|   28|          63|           1|
    |icmp_ln606_3_fu_1748_p2           |      icmp|   0|  0|   28|          63|           1|
    |icmp_ln606_4_fu_1965_p2           |      icmp|   0|  0|   28|          63|           1|
    |icmp_ln606_fu_1250_p2             |      icmp|   0|  0|   28|          63|           1|
    |icmp_ln616_1_fu_942_p2            |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln616_2_fu_1511_p2           |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln616_3_fu_1760_p2           |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln616_4_fu_1976_p2           |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln616_fu_1262_p2             |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln617_1_fu_968_p2            |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln617_2_fu_1537_p2           |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln617_3_fu_1786_p2           |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln617_4_fu_2002_p2           |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln617_fu_1288_p2             |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln620_1_fu_978_p2            |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln620_2_fu_1547_p2           |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln620_3_fu_1796_p2           |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln620_4_fu_2012_p2           |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln620_fu_1298_p2             |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln638_1_fu_984_p2            |      icmp|   0|  0|   12|          12|           7|
    |icmp_ln638_2_fu_1553_p2           |      icmp|   0|  0|   12|          12|           7|
    |icmp_ln638_3_fu_1802_p2           |      icmp|   0|  0|   12|          12|           7|
    |icmp_ln638_4_fu_2018_p2           |      icmp|   0|  0|   12|          12|           7|
    |icmp_ln638_fu_1304_p2             |      icmp|   0|  0|   12|          12|           7|
    |ap_block_state13_io               |        or|   0|  0|    2|           1|           1|
    |ap_block_state15_on_subcall_done  |        or|   0|  0|    2|           1|           1|
    |ap_block_state20                  |        or|   0|  0|    2|           1|           1|
    |ap_block_state36_on_subcall_done  |        or|   0|  0|    2|           1|           1|
    |ap_block_state46_on_subcall_done  |        or|   0|  0|    2|           1|           1|
    |or_ln616_1_fu_1072_p2             |        or|   0|  0|    2|           1|           1|
    |or_ln616_2_fu_1641_p2             |        or|   0|  0|    2|           1|           1|
    |or_ln616_3_fu_1890_p2             |        or|   0|  0|    2|           1|           1|
    |or_ln616_4_fu_2105_p2             |        or|   0|  0|    2|           1|           1|
    |or_ln616_fu_1392_p2               |        or|   0|  0|    2|           1|           1|
    |or_ln617_1_fu_1066_p2             |        or|   0|  0|    2|           1|           1|
    |or_ln617_2_fu_1635_p2             |        or|   0|  0|    2|           1|           1|
    |or_ln617_3_fu_1884_p2             |        or|   0|  0|    2|           1|           1|
    |or_ln617_4_fu_2099_p2             |        or|   0|  0|    2|           1|           1|
    |or_ln617_fu_1386_p2               |        or|   0|  0|    2|           1|           1|
    |h_loc_V_10_fu_1004_p3             |    select|   0|  0|   80|           1|          80|
    |h_loc_V_13_fu_1054_p3             |    select|   0|  0|   54|           1|          54|
    |h_loc_V_14_fu_1078_p3             |    select|   0|  0|   80|           1|          80|
    |h_loc_V_15_fu_1104_p3             |    select|   0|  0|   80|           1|          80|
    |h_loc_V_16_fu_1112_p3             |    select|   0|  0|   80|           1|           1|
    |man_V_21_fu_1958_p3               |    select|   0|  0|   54|           1|          54|
    |man_V_22_fu_1242_p3               |    select|   0|  0|   54|           1|          54|
    |man_V_23_fu_922_p3                |    select|   0|  0|   54|           1|          54|
    |man_V_24_fu_1740_p3               |    select|   0|  0|   54|           1|          54|
    |man_V_fu_1491_p3                  |    select|   0|  0|   54|           1|          54|
    |mu_loc_V_2_fu_1324_p3             |    select|   0|  0|   80|           1|          80|
    |mu_loc_V_5_fu_1374_p3             |    select|   0|  0|   54|           1|          54|
    |mu_loc_V_6_fu_1398_p3             |    select|   0|  0|   80|           1|          80|
    |mu_loc_V_7_fu_1424_p3             |    select|   0|  0|   80|           1|          80|
    |mu_loc_V_8_fu_1432_p3             |    select|   0|  0|   80|           1|           1|
    |r_V_6_fu_2404_p3                  |    select|   0|  0|   80|           1|          80|
    |select_ln152_1_fu_1034_p3         |    select|   0|  0|    2|           1|           2|
    |select_ln152_2_fu_1603_p3         |    select|   0|  0|    2|           1|           2|
    |select_ln152_fu_1354_p3           |    select|   0|  0|    2|           1|           2|
    |select_ln153_fu_1852_p3           |    select|   0|  0|    2|           1|           2|
    |select_ln606_fu_2067_p3           |    select|   0|  0|    2|           1|           2|
    |select_ln616_fu_2111_p3           |    select|   0|  0|   80|           1|          80|
    |select_ln617_fu_2087_p3           |    select|   0|  0|   54|           1|          54|
    |select_ln620_fu_2137_p3           |    select|   0|  0|   80|           1|          80|
    |select_ln638_fu_2038_p3           |    select|   0|  0|   80|           1|          80|
    |sh_amt_1_fu_960_p3                |    select|   0|  0|   12|           1|          12|
    |sh_amt_2_fu_1529_p3               |    select|   0|  0|   12|           1|          12|
    |sh_amt_3_fu_1778_p3               |    select|   0|  0|   12|           1|          12|
    |sh_amt_4_fu_1994_p3               |    select|   0|  0|   12|           1|          12|
    |sh_amt_fu_1280_p3                 |    select|   0|  0|   12|           1|          12|
    |t0_loc_V_fu_2145_p3               |    select|   0|  0|   80|           1|           1|
    |tf_loc_V_3_fu_1822_p3             |    select|   0|  0|   80|           1|          80|
    |tf_loc_V_6_fu_1872_p3             |    select|   0|  0|   54|           1|          54|
    |tf_loc_V_7_fu_1896_p3             |    select|   0|  0|   80|           1|          80|
    |tf_loc_V_8_fu_1922_p3             |    select|   0|  0|   80|           1|          80|
    |tf_loc_V_fu_1930_p3               |    select|   0|  0|   80|           1|           1|
    |tk_next_1_fu_2254_p3              |    select|   0|  0|   32|           1|          32|
    |tol_loc_V_3_fu_1573_p3            |    select|   0|  0|   80|           1|          80|
    |tol_loc_V_6_fu_1623_p3            |    select|   0|  0|   54|           1|          54|
    |tol_loc_V_7_fu_1647_p3            |    select|   0|  0|   80|           1|          80|
    |tol_loc_V_8_fu_1673_p3            |    select|   0|  0|   80|           1|          80|
    |tol_loc_V_fu_1681_p3              |    select|   0|  0|   80|           1|           1|
    |h_loc_V_9_fu_998_p2               |       shl|   0|  0|  246|          80|          80|
    |mu_loc_V_1_fu_1318_p2             |       shl|   0|  0|  246|          80|          80|
    |shl_ln639_fu_2032_p2              |       shl|   0|  0|  246|          80|          80|
    |tf_loc_V_2_fu_1816_p2             |       shl|   0|  0|  246|          80|          80|
    |tol_loc_V_2_fu_1567_p2            |       shl|   0|  0|  246|          80|          80|
    |xor_ln606_1_fu_1042_p2            |       xor|   0|  0|    2|           1|           2|
    |xor_ln606_2_fu_1611_p2            |       xor|   0|  0|    2|           1|           2|
    |xor_ln606_3_fu_1860_p2            |       xor|   0|  0|    2|           1|           2|
    |xor_ln606_4_fu_2075_p2            |       xor|   0|  0|    2|           1|           2|
    |xor_ln606_fu_1362_p2              |       xor|   0|  0|    2|           1|           2|
    |xor_ln617_1_fu_1086_p2            |       xor|   0|  0|    2|           1|           2|
    |xor_ln617_2_fu_1655_p2            |       xor|   0|  0|    2|           1|           2|
    |xor_ln617_3_fu_1904_p2            |       xor|   0|  0|    2|           1|           2|
    |xor_ln617_4_fu_2119_p2            |       xor|   0|  0|    2|           1|           2|
    |xor_ln617_fu_1406_p2              |       xor|   0|  0|    2|           1|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0| 6620|        2763|        4301|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |T_BUS_AWADDR                     |   20|          4|   64|        256|
    |T_BUS_AWLEN                      |   20|          4|   32|        128|
    |T_BUS_AWVALID                    |   20|          4|    1|          4|
    |T_BUS_BREADY                     |   20|          4|    1|          4|
    |T_BUS_WDATA                      |   14|          3|  512|       1536|
    |T_BUS_WSTRB                      |   14|          3|   64|        192|
    |T_BUS_WVALID                     |   14|          3|    1|          3|
    |T_BUS_blk_n_AR                   |    9|          2|    1|          2|
    |T_BUS_blk_n_AW                   |    9|          2|    1|          2|
    |T_BUS_blk_n_B                    |    9|          2|    1|          2|
    |T_BUS_blk_n_R                    |    9|          2|    1|          2|
    |X_BUS_ARVALID                    |    9|          2|    1|          2|
    |X_BUS_AWADDR                     |   20|          4|   64|        256|
    |X_BUS_AWLEN                      |   20|          4|   32|        128|
    |X_BUS_AWVALID                    |   20|          4|    1|          4|
    |X_BUS_BREADY                     |   20|          4|    1|          4|
    |X_BUS_RREADY                     |    9|          2|    1|          2|
    |X_BUS_WDATA                      |   14|          3|  512|       1536|
    |X_BUS_WSTRB                      |   14|          3|   64|        192|
    |X_BUS_WVALID                     |   14|          3|    1|          3|
    |X_BUS_blk_n_AW                   |    9|          2|    1|          2|
    |X_BUS_blk_n_B                    |    9|          2|    1|          2|
    |ap_NS_fsm                        |  205|         47|    1|         47|
    |c_V_address0                     |   31|          6|    3|         18|
    |c_V_address1                     |   20|          4|    3|         12|
    |c_V_ce0                          |   14|          3|    1|          3|
    |c_V_d0                           |   14|          3|   80|        240|
    |cycles_fu_270                    |    9|          2|   32|         64|
    |e_V_address0                     |   31|          6|    3|         18|
    |e_V_address1                     |   25|          5|    3|         15|
    |e_V_ce0                          |   14|          3|    1|          3|
    |e_V_d1                           |   20|          4|   80|        320|
    |grp_macply_fu_719_result_V_read  |   20|          4|   80|        320|
    |grp_macply_fu_719_x              |   20|          4|   80|        320|
    |grp_macply_fu_719_y              |   14|          3|   80|        240|
    |grp_multiply_fu_753_y            |   20|          4|   80|        320|
    |grp_ode_fpga_fu_692_out_offset   |   14|          3|   64|        192|
    |h_loc_V_fu_266                   |    9|          2|   80|        160|
    |i_reg_585                        |    9|          2|    3|          6|
    |j_2_reg_654                      |    9|          2|    3|          6|
    |j_reg_620                        |    9|          2|    3|          6|
    |k_V_address0                     |   25|          5|    6|         30|
    |k_V_ce0                          |   20|          4|    1|          4|
    |k_V_we0                          |    9|          2|    1|          2|
    |n_1_reg_597                      |    9|          2|    3|          6|
    |n_2_reg_631                      |    9|          2|    3|          6|
    |n_reg_609                        |    9|          2|    3|          6|
    |scale_V_reg_665                  |    9|          2|   22|         44|
    |sum_V_1_0_reg_642                |    9|          2|   80|        160|
    |tk_next_fu_262                   |    9|          2|   32|         64|
    |tk_prev_fu_258                   |    9|          2|   32|         64|
    |tt_loc_V_address0                |   31|          6|   11|         66|
    |tt_loc_V_ce0                     |   20|          4|    1|          4|
    |tt_loc_V_d0                      |   14|          3|   80|        240|
    |yy_loc_V_address0                |   37|          7|   14|         98|
    |yy_loc_V_ce0                     |   31|          6|    1|          6|
    |yy_loc_V_d0                      |   14|          3|   80|        240|
    |yy_loc_V_we0                     |   14|          3|    1|          3|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            | 1101|        232| 2409|       7615|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+-----+----+-----+-----------+
    |                               Name                               |  FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+-----+----+-----+-----------+
    |T_BUS_addr_read_reg_2958                                          |  512|   0|  512|          0|
    |add351_reg_3291                                                   |   32|   0|   32|          0|
    |add_ln195_reg_3167                                                |    3|   0|    3|          0|
    |add_ln197_reg_3162                                                |    3|   0|    3|          0|
    |add_ln204_reg_3154                                                |    5|   0|    5|          0|
    |add_ln214_reg_3180                                                |    3|   0|    3|          0|
    |add_ln215_reg_3209                                                |    3|   0|    3|          0|
    |add_ln236_reg_3258                                                |    3|   0|    3|          0|
    |add_ln239_reg_3271                                                |    3|   0|    3|          0|
    |and_ln167_reg_3097                                                |    1|   0|    1|          0|
    |ap_CS_fsm                                                         |   46|   0|   46|          0|
    |cycles_fu_270                                                     |   32|   0|   32|          0|
    |e_V_addr_reg_3185                                                 |    3|   0|    3|          0|
    |exp_tmp_4_reg_2973                                                |   11|   0|   11|          0|
    |grp_division_fu_678_ap_start_reg                                  |    1|   0|    1|          0|
    |grp_ode_fpga_fu_692_ap_start_reg                                  |    1|   0|    1|          0|
    |grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778_ap_start_reg  |    1|   0|    1|          0|
    |grp_runge_kutta_45_Pipeline_VITIS_LOOP_172_2_fu_789_ap_start_reg  |    1|   0|    1|          0|
    |grp_runge_kutta_45_Pipeline_VITIS_LOOP_175_3_fu_797_ap_start_reg  |    1|   0|    1|          0|
    |grp_runge_kutta_45_Pipeline_inner_fu_805_ap_start_reg             |    1|   0|    1|          0|
    |grp_runge_kutta_45_Pipeline_last_copy_t_fu_841_ap_start_reg       |    1|   0|    1|          0|
    |grp_runge_kutta_45_Pipeline_last_copy_y_fu_830_ap_start_reg       |    1|   0|    1|          0|
    |grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_818_ap_start_reg       |    1|   0|    1|          0|
    |grp_runge_kutta_45_Pipeline_sqrt_loop_fu_824_ap_start_reg         |    1|   0|    1|          0|
    |h_loc_V_fu_266                                                    |   80|   0|   80|          0|
    |i_reg_585                                                         |    3|   0|    3|          0|
    |idxprom308_reg_3230                                               |   32|   0|   64|         32|
    |j_2_reg_654                                                       |    3|   0|    3|          0|
    |j_reg_620                                                         |    3|   0|    3|          0|
    |lhs_V_1_reg_2994                                                  |   81|   0|   81|          0|
    |lhs_V_reg_3087                                                    |   80|   0|   80|          0|
    |mu_loc_V_8_reg_2983                                               |   80|   0|   80|          0|
    |mu_read_reg_2894                                                  |   64|   0|   64|          0|
    |mul335_reg_3281                                                   |   31|   0|   32|          1|
    |n_1_reg_597                                                       |    3|   0|    3|          0|
    |n_2_reg_631                                                       |    3|   0|    3|          0|
    |n_reg_609                                                         |    3|   0|    3|          0|
    |p_Result_39_reg_2968                                              |    1|   0|    1|          0|
    |r_V_6_reg_3123                                                    |   80|   0|   80|          0|
    |scale_V_reg_665                                                   |   22|   0|   61|         39|
    |sext_ln1319_reg_3191                                              |  140|   0|  140|          0|
    |sext_ln164_reg_3064                                               |  102|   0|  162|         60|
    |shl_ln1_reg_3286                                                  |   20|   0|   35|         15|
    |shl_ln4_reg_3296                                                  |   21|   0|   35|         14|
    |sub_ln246_reg_3235                                                |   13|   0|   14|          1|
    |sub_ln883_reg_3077                                                |   13|   0|   14|          1|
    |sum_V_1_0_reg_642                                                 |   80|   0|   80|          0|
    |tf_loc_V_reg_2988                                                 |   80|   0|   80|          0|
    |tf_read_reg_2904                                                  |   64|   0|   64|          0|
    |tk_next_3_reg_3130                                                |   32|   0|   32|          0|
    |tk_next_fu_262                                                    |   32|   0|   32|          0|
    |tk_prev_fu_258                                                    |   32|   0|   32|          0|
    |tol_loc_V_6_cast_reg_3059                                         |  140|   0|  140|          0|
    |tol_read_reg_2899                                                 |   64|   0|   64|          0|
    |tol_step_V_reg_3219                                               |   80|   0|   80|          0|
    |trunc_ln156_reg_2941                                              |    6|   0|    6|          0|
    |trunc_ln161_1_reg_3141                                            |   11|   0|   11|          0|
    |trunc_ln161_reg_3136                                              |   13|   0|   13|          0|
    |trunc_ln191_reg_2963                                              |   63|   0|   63|          0|
    |trunc_ln269_reg_3301                                              |    6|   0|    6|          0|
    |trunc_ln3_reg_2947                                                |   58|   0|   58|          0|
    |trunc_ln600_4_reg_2978                                            |   52|   0|   52|          0|
    |trunc_ln6_reg_3101                                                |   58|   0|   58|          0|
    |trunc_ln864_2_reg_3196                                            |   80|   0|   80|          0|
    |trunc_ln_reg_3107                                                 |   58|   0|   58|          0|
    |tt_read_reg_2909                                                  |   64|   0|   64|          0|
    |yy_loc_V_addr_1_reg_3250                                          |   14|   0|   14|          0|
    |yy_loc_V_addr_reg_3245                                            |   14|   0|   14|          0|
    |yy_read_reg_2916                                                  |   64|   0|   64|          0|
    |zext_ln164_reg_3072                                               |   32|   0|   64|         32|
    |zext_ln195_reg_3149                                               |    3|   0|   64|         61|
    |zext_ln214_1_reg_3172                                             |    3|   0|    6|          3|
    |zext_ln883_reg_3240                                               |    3|   0|    6|          3|
    +------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                             | 2754|   0| 3016|        262|
    +------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_AWREADY  |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_AWADDR   |   in|    7|       s_axi|         control|       pointer|
|s_axi_control_WVALID   |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_WREADY   |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_WDATA    |   in|   32|       s_axi|         control|       pointer|
|s_axi_control_WSTRB    |   in|    4|       s_axi|         control|       pointer|
|s_axi_control_ARVALID  |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_ARREADY  |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_ARADDR   |   in|    7|       s_axi|         control|       pointer|
|s_axi_control_RVALID   |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_RREADY   |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_RDATA    |  out|   32|       s_axi|         control|       pointer|
|s_axi_control_RRESP    |  out|    2|       s_axi|         control|       pointer|
|s_axi_control_BVALID   |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_BREADY   |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_BRESP    |  out|    2|       s_axi|         control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  runge_kutta_45|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  runge_kutta_45|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  runge_kutta_45|  return value|
|m_axi_X_BUS_AWVALID    |  out|    1|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_AWREADY    |   in|    1|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_AWADDR     |  out|   64|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_AWID       |  out|    1|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_AWLEN      |  out|    8|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_AWSIZE     |  out|    3|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_AWBURST    |  out|    2|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_AWLOCK     |  out|    2|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_AWCACHE    |  out|    4|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_AWPROT     |  out|    3|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_AWQOS      |  out|    4|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_AWREGION   |  out|    4|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_AWUSER     |  out|    1|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_WVALID     |  out|    1|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_WREADY     |   in|    1|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_WDATA      |  out|  512|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_WSTRB      |  out|   64|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_WLAST      |  out|    1|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_WID        |  out|    1|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_WUSER      |  out|    1|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_ARVALID    |  out|    1|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_ARREADY    |   in|    1|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_ARADDR     |  out|   64|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_ARID       |  out|    1|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_ARLEN      |  out|    8|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_ARSIZE     |  out|    3|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_ARBURST    |  out|    2|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_ARLOCK     |  out|    2|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_ARCACHE    |  out|    4|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_ARPROT     |  out|    3|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_ARQOS      |  out|    4|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_ARREGION   |  out|    4|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_ARUSER     |  out|    1|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_RVALID     |   in|    1|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_RREADY     |  out|    1|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_RDATA      |   in|  512|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_RLAST      |   in|    1|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_RID        |   in|    1|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_RUSER      |   in|    1|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_RRESP      |   in|    2|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_BVALID     |   in|    1|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_BREADY     |  out|    1|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_BRESP      |   in|    2|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_BID        |   in|    1|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_BUSER      |   in|    1|       m_axi|           X_BUS|       pointer|
|m_axi_T_BUS_AWVALID    |  out|    1|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_AWREADY    |   in|    1|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_AWADDR     |  out|   64|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_AWID       |  out|    1|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_AWLEN      |  out|    8|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_AWSIZE     |  out|    3|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_AWBURST    |  out|    2|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_AWLOCK     |  out|    2|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_AWCACHE    |  out|    4|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_AWPROT     |  out|    3|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_AWQOS      |  out|    4|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_AWREGION   |  out|    4|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_AWUSER     |  out|    1|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_WVALID     |  out|    1|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_WREADY     |   in|    1|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_WDATA      |  out|  512|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_WSTRB      |  out|   64|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_WLAST      |  out|    1|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_WID        |  out|    1|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_WUSER      |  out|    1|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_ARVALID    |  out|    1|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_ARREADY    |   in|    1|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_ARADDR     |  out|   64|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_ARID       |  out|    1|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_ARLEN      |  out|    8|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_ARSIZE     |  out|    3|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_ARBURST    |  out|    2|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_ARLOCK     |  out|    2|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_ARCACHE    |  out|    4|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_ARPROT     |  out|    3|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_ARQOS      |  out|    4|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_ARREGION   |  out|    4|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_ARUSER     |  out|    1|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_RVALID     |   in|    1|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_RREADY     |  out|    1|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_RDATA      |   in|  512|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_RLAST      |   in|    1|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_RID        |   in|    1|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_RUSER      |   in|    1|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_RRESP      |   in|    2|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_BVALID     |   in|    1|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_BREADY     |  out|    1|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_BRESP      |   in|    2|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_BID        |   in|    1|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_BUSER      |   in|    1|       m_axi|           T_BUS|       pointer|
+-----------------------+-----+-----+------------+----------------+--------------+

