ngdbuild -p xc4010xl-09-pq208 -uc proj_3x3.ucf -dd .. c:\fndtn\active\projects\proj_3x3\proj_3x3.xnf proj_3x3.ngd
ngdbuild:  version C.16
Copyright (c) 1995-1999 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc4010xl-09-pq208 -uc proj_3x3.ucf -dd ..
c:\fndtn\active\projects\proj_3x3\proj_3x3.xnf proj_3x3.ngd 

Launcher: Executing xnf2ngd -p xc4000xl -u
"c:\fndtn\active\projects\proj_3x3\proj_3x3.xnf"
"C:\Fndtn\Active\Projects\PROJ_3x3\xproj\ver1\proj_3x3.ngo"
xnf2ngd:  version C.16
Copyright (c) 1995-1999 Xilinx, Inc.  All rights reserved.
   using XNF gate model
   reading XNF file "c:/fndtn/active/projects/proj_3x3/proj_3x3.xnf" ...
   Writing NGO file "C:/Fndtn/Active/Projects/PROJ_3x3/xproj/ver1/proj_3x3.ngo"
...
Reading NGO file "C:/Fndtn/Active/Projects/PROJ_3x3/xproj/ver1/proj_3x3.ngo"
...
Reading component libraries for design expansion...

Annotating constraints to design from file "proj_3x3.ucf" ...

Checking timing specifications ...

Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "proj_3x3.ngd" ...

Writing NGDBUILD log file "proj_3x3.bld"...

NGDBUILD done.

==================================================

map -p xc4010xl-09-pq208 -o map.ncd proj_3x3.ngd proj_3x3.pcf
map:  version C.16
Copyright (c) 1995-1999 Xilinx, Inc.  All rights reserved.
Reading NGD file "proj_3x3.ngd"...
Using target part "4010xlpq208-09".
MAP xc4000xl directives:
   Partname = "xc4010xl-09-pq208".
   Covermode = "area".
   Pack Unrelated Logic into CLBs targeting 100% of CLB resources.
Processing logical timing constraints...
Verifying F/HMAP validity based on pre-trimmed logic...
Removing unused logic...
Packing logic in CLBs...
   Running cover...
   Undirected packing...
Running physical design DRC...

Design Summary:
   Number of errors:        0
   Number of warnings:      1
   Number of CLBs:             23 out of   400    5%
      CLB Flip Flops:       0
      CLB Latches:          0
      4 input LUTs:        45
      3 input LUTs:         0
   Number of bonded IOBs:      93 out of   160   58%
      IOB Flops:           45
      IOB Latches:          0
   Number of clock IOB pads:    1 out of    12    8%
   Number of BUFGLSs:           1 out of     8   12%
   Number of startup:           1 out of     1  100%
Total equivalent gate count for design: 540
Additional JTAG gate count for IOBs:    4464
Writing design file "map.ncd"...

Mapping completed.
See MAP report file "map.mrp" for details.

==================================================

par  -w -ol 2 -d 0 map.ncd proj_3x3.ncd proj_3x3.pcf
PAR: Xilinx Place And Route C.16.
Copyright (c) 1995-1999 Xilinx, Inc.  All rights reserved.



Constraints file: proj_3x3.pcf

Loading device database for application par from file "map.ncd".
   "proj_3x3" is an NCD, version 2.28, device xc4010xl, package pq208, speed
-09
Loading device for application par from file '4010xl.nph' in environment
C:/Fndtn.
Device speed data version:  C 1.1.2.2 PRELIMINARY.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            92 out of 160    57%
      Flops:                          45
      Latches:                         0
   Number of Global Buffer IOBs        1 out of 8      12%
      Flops:                           0
      Latches:                         0

   Number of CLBs                     23 out of 400     5%
      Total Latches:                   0 out of 800     0%
      Total CLB Flops:                 0 out of 800     0%
      4 input LUTs:                   45 out of 800     5%
      3 input LUTs:                    0 out of 400     0%

   Number of BUFGLSs                   1 out of 8      12%
   Number of STARTUPs                  1 out of 1     100%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)

Starting initial Placement phase.  REAL time: 2 secs 
Finished initial Placement phase.  REAL time: 2 secs 

Starting Constructive Placer.  REAL time: 2 secs 
Placer score = 35580
Placer score = 22260
Placer score = 14520
Placer score = 12510
Placer score = 12090
Placer score = 9480
Placer score = 8550
Placer score = 7680
Placer score = 5970
Placer score = 4440
Placer score = 3930
Placer score = 3900
Placer score = 3780
Placer score = 3600
Finished Constructive Placer.  REAL time: 3 secs 

Writing design to file "proj_3x3.ncd".

Starting Optimizing Placer.  REAL time: 3 secs 
Optimizing  
Swapped 62 comps.
Xilinx Placer [1]   2550   REAL time: 4 secs 

Finished Optimizing Placer.  REAL time: 4 secs 

Writing design to file "proj_3x3.ncd".

Total REAL time to Placer completion: 4 secs 
Total CPU time to Placer completion: 3 secs 

0 connection(s) routed; 182 unrouted.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 4 secs 
Starting iterative routing. 
Routing active signals.
End of iteration 1 
182 successful; 0 unrouted; (0) REAL time: 5 secs 
Constraints are met. 
Routing PWR/GND nets.
Power and ground nets completely routed. 
Writing design to file "proj_3x3.ncd".
Starting cleanup 
Improving routing.
End of cleanup iteration 1 
182 successful; 0 unrouted; (0) REAL time: 5 secs 
Writing design to file "proj_3x3.ncd".
Total REAL time: 5 secs 
Total CPU  time: 4 secs 
End of route.  182 routed (100.00%); 0 unrouted.
No errors found. 
Completely routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 5 secs 
Total CPU time to Router completion: 4 secs 

Generating PAR statistics.
Writing design to file "proj_3x3.ncd".


All signals are completely routed.

Total REAL time to PAR completion: 6 secs 
Total CPU time to PAR completion: 5 secs 

PAR done.

==================================================

trce proj_3x3.ncd proj_3x3.pcf -e 3 -o proj_3x3.twr
Xilinx TRACE, Version C.16
Copyright (c) 1995-1999 Xilinx, Inc.  All rights reserved.


Loading device database for application trce from file "proj_3x3.ncd".
   "proj_3x3" is an NCD, version 2.28, device xc4010xl, package pq208, speed
-09
Loading device for application trce from file '4010xl.nph' in environment
C:/Fndtn.
--------------------------------------------------------------------------------
Xilinx TRACE, Version C.16
Copyright (c) 1995-1999 Xilinx, Inc.  All rights reserved.

Design file:              proj_3x3.ncd
Physical constraint file: proj_3x3.pcf
Device,speed:             xc4010xl,-09 (C 1.1.2.2 PRELIMINARY)
Report level:             error report
--------------------------------------------------------------------------------

WARNING:Timing - No timing constraints found, doing default enumeration.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 180 paths, 94 nets, and 182 connections (100.0% coverage)

Design statistics:
   Minimum period:  22.257ns (Maximum frequency:  44.930MHz)
   Maximum net delay:  18.267ns


Analysis completed Sat Feb 10 22:17:47 2001
--------------------------------------------------------------------------------

Total time: 0 secs 

==================================================

ngdanno proj_3x3.ncd map.ngm 
ngdanno:  version C.16
Copyright (c) 1995-1999 Xilinx, Inc.  All rights reserved.

Loading device database for application ngdanno from file "proj_3x3.ncd".
   "proj_3x3" is an NCD, version 2.28, device xc4010xl, package pq208, speed
-09
Loading device for application ngdanno from file '4010xl.nph' in environment
C:/Fndtn.
Reading .ngm file "map.ngm"...
Building NGA image...
Annotating NGA image...
Distributing delays...
Writing .nga file "proj_3x3.nga"...
   117 logical models annotated

==================================================

ngd2edif -w -v fndtn proj_3x3.nga time_sim.edn
ngd2edif:  version C.16
Copyright (c) 1995-1999 Xilinx, Inc.  All rights reserved.
   writing only delay properties to EDIF file
   dedicated signals will be given global scope
   running NGD DRC ...
   writing  EDIF file to 'time_sim.edn' ...

==================================================

xcpy time_sim.edn c:\fndtn\active\projects\proj_3x3\time_sim.edn

==================================================

bitgen proj_3x3.ncd  -l -w -f bitgen.ut
BITGEN: Xilinx Bitstream Generator C.16
Copyright (c) 1995-1999 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "proj_3x3.ncd".
   "proj_3x3" is an NCD, version 2.28, device xc4010xl, package pq208, speed
-09
Loading device for application Bitgen from file '4010xl.nph' in environment
C:/Fndtn.
Opened constraints file proj_3x3.pcf.

Sat Feb 10 22:17:56 2001

Running DRC.
DRC detected 0 errors and 0 warnings.
Saving ll file in "proj_3x3.ll".
Creating bit map...
Saving bit stream in "proj_3x3.bit".

==================================================

xcpy proj_3x3.bit c:\fndtn\active\projects\proj_3x3\proj_3x3.bit

==================================================

xcpy proj_3x3.ll c:\fndtn\active\projects\proj_3x3\proj_3x3.ll
