$date
	Fri Nov  1 20:16:07 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module thirtyTwoBitAdder_tb $end
$var wire 32 ! f [31:0] $end
$var wire 1 " co $end
$var reg 1 # ci $end
$var reg 32 $ x [31:0] $end
$var reg 32 % y [31:0] $end
$scope module ut $end
$var wire 1 # ci $end
$var wire 32 & x [31:0] $end
$var wire 32 ' y [31:0] $end
$var wire 32 ( s [31:0] $end
$var wire 1 " co $end
$scope module f0 $end
$var wire 1 # ci $end
$var wire 8 ) x [7:0] $end
$var wire 8 * y [7:0] $end
$var wire 8 + s [7:0] $end
$var wire 1 , co $end
$scope module f0 $end
$var wire 1 - a1 $end
$var wire 1 . a2 $end
$var wire 1 / b1 $end
$var wire 1 # ci $end
$var wire 1 0 co $end
$var wire 1 1 so $end
$var wire 1 2 xi $end
$var wire 1 3 yi $end
$upscope $end
$scope module f1 $end
$var wire 1 4 a1 $end
$var wire 1 5 a2 $end
$var wire 1 6 b1 $end
$var wire 1 0 ci $end
$var wire 1 7 co $end
$var wire 1 8 so $end
$var wire 1 9 xi $end
$var wire 1 : yi $end
$upscope $end
$scope module f2 $end
$var wire 1 ; a1 $end
$var wire 1 < a2 $end
$var wire 1 = b1 $end
$var wire 1 7 ci $end
$var wire 1 > co $end
$var wire 1 ? so $end
$var wire 1 @ xi $end
$var wire 1 A yi $end
$upscope $end
$scope module f3 $end
$var wire 1 B a1 $end
$var wire 1 C a2 $end
$var wire 1 D b1 $end
$var wire 1 > ci $end
$var wire 1 E co $end
$var wire 1 F so $end
$var wire 1 G xi $end
$var wire 1 H yi $end
$upscope $end
$scope module f4 $end
$var wire 1 I a1 $end
$var wire 1 J a2 $end
$var wire 1 K b1 $end
$var wire 1 E ci $end
$var wire 1 L co $end
$var wire 1 M so $end
$var wire 1 N xi $end
$var wire 1 O yi $end
$upscope $end
$scope module f5 $end
$var wire 1 P a1 $end
$var wire 1 Q a2 $end
$var wire 1 R b1 $end
$var wire 1 L ci $end
$var wire 1 S co $end
$var wire 1 T so $end
$var wire 1 U xi $end
$var wire 1 V yi $end
$upscope $end
$scope module f6 $end
$var wire 1 W a1 $end
$var wire 1 X a2 $end
$var wire 1 Y b1 $end
$var wire 1 S ci $end
$var wire 1 Z co $end
$var wire 1 [ so $end
$var wire 1 \ xi $end
$var wire 1 ] yi $end
$upscope $end
$scope module f7 $end
$var wire 1 ^ a1 $end
$var wire 1 _ a2 $end
$var wire 1 ` b1 $end
$var wire 1 Z ci $end
$var wire 1 , co $end
$var wire 1 a so $end
$var wire 1 b xi $end
$var wire 1 c yi $end
$upscope $end
$upscope $end
$scope module f1 $end
$var wire 1 , ci $end
$var wire 8 d x [7:0] $end
$var wire 8 e y [7:0] $end
$var wire 8 f s [7:0] $end
$var wire 1 g co $end
$scope module f0 $end
$var wire 1 h a1 $end
$var wire 1 i a2 $end
$var wire 1 j b1 $end
$var wire 1 , ci $end
$var wire 1 k co $end
$var wire 1 l so $end
$var wire 1 m xi $end
$var wire 1 n yi $end
$upscope $end
$scope module f1 $end
$var wire 1 o a1 $end
$var wire 1 p a2 $end
$var wire 1 q b1 $end
$var wire 1 k ci $end
$var wire 1 r co $end
$var wire 1 s so $end
$var wire 1 t xi $end
$var wire 1 u yi $end
$upscope $end
$scope module f2 $end
$var wire 1 v a1 $end
$var wire 1 w a2 $end
$var wire 1 x b1 $end
$var wire 1 r ci $end
$var wire 1 y co $end
$var wire 1 z so $end
$var wire 1 { xi $end
$var wire 1 | yi $end
$upscope $end
$scope module f3 $end
$var wire 1 } a1 $end
$var wire 1 ~ a2 $end
$var wire 1 !" b1 $end
$var wire 1 y ci $end
$var wire 1 "" co $end
$var wire 1 #" so $end
$var wire 1 $" xi $end
$var wire 1 %" yi $end
$upscope $end
$scope module f4 $end
$var wire 1 &" a1 $end
$var wire 1 '" a2 $end
$var wire 1 (" b1 $end
$var wire 1 "" ci $end
$var wire 1 )" co $end
$var wire 1 *" so $end
$var wire 1 +" xi $end
$var wire 1 ," yi $end
$upscope $end
$scope module f5 $end
$var wire 1 -" a1 $end
$var wire 1 ." a2 $end
$var wire 1 /" b1 $end
$var wire 1 )" ci $end
$var wire 1 0" co $end
$var wire 1 1" so $end
$var wire 1 2" xi $end
$var wire 1 3" yi $end
$upscope $end
$scope module f6 $end
$var wire 1 4" a1 $end
$var wire 1 5" a2 $end
$var wire 1 6" b1 $end
$var wire 1 0" ci $end
$var wire 1 7" co $end
$var wire 1 8" so $end
$var wire 1 9" xi $end
$var wire 1 :" yi $end
$upscope $end
$scope module f7 $end
$var wire 1 ;" a1 $end
$var wire 1 <" a2 $end
$var wire 1 =" b1 $end
$var wire 1 7" ci $end
$var wire 1 g co $end
$var wire 1 >" so $end
$var wire 1 ?" xi $end
$var wire 1 @" yi $end
$upscope $end
$upscope $end
$scope module f2 $end
$var wire 1 g ci $end
$var wire 8 A" x [7:0] $end
$var wire 8 B" y [7:0] $end
$var wire 8 C" s [7:0] $end
$var wire 1 D" co $end
$scope module f0 $end
$var wire 1 E" a1 $end
$var wire 1 F" a2 $end
$var wire 1 G" b1 $end
$var wire 1 g ci $end
$var wire 1 H" co $end
$var wire 1 I" so $end
$var wire 1 J" xi $end
$var wire 1 K" yi $end
$upscope $end
$scope module f1 $end
$var wire 1 L" a1 $end
$var wire 1 M" a2 $end
$var wire 1 N" b1 $end
$var wire 1 H" ci $end
$var wire 1 O" co $end
$var wire 1 P" so $end
$var wire 1 Q" xi $end
$var wire 1 R" yi $end
$upscope $end
$scope module f2 $end
$var wire 1 S" a1 $end
$var wire 1 T" a2 $end
$var wire 1 U" b1 $end
$var wire 1 O" ci $end
$var wire 1 V" co $end
$var wire 1 W" so $end
$var wire 1 X" xi $end
$var wire 1 Y" yi $end
$upscope $end
$scope module f3 $end
$var wire 1 Z" a1 $end
$var wire 1 [" a2 $end
$var wire 1 \" b1 $end
$var wire 1 V" ci $end
$var wire 1 ]" co $end
$var wire 1 ^" so $end
$var wire 1 _" xi $end
$var wire 1 `" yi $end
$upscope $end
$scope module f4 $end
$var wire 1 a" a1 $end
$var wire 1 b" a2 $end
$var wire 1 c" b1 $end
$var wire 1 ]" ci $end
$var wire 1 d" co $end
$var wire 1 e" so $end
$var wire 1 f" xi $end
$var wire 1 g" yi $end
$upscope $end
$scope module f5 $end
$var wire 1 h" a1 $end
$var wire 1 i" a2 $end
$var wire 1 j" b1 $end
$var wire 1 d" ci $end
$var wire 1 k" co $end
$var wire 1 l" so $end
$var wire 1 m" xi $end
$var wire 1 n" yi $end
$upscope $end
$scope module f6 $end
$var wire 1 o" a1 $end
$var wire 1 p" a2 $end
$var wire 1 q" b1 $end
$var wire 1 k" ci $end
$var wire 1 r" co $end
$var wire 1 s" so $end
$var wire 1 t" xi $end
$var wire 1 u" yi $end
$upscope $end
$scope module f7 $end
$var wire 1 v" a1 $end
$var wire 1 w" a2 $end
$var wire 1 x" b1 $end
$var wire 1 r" ci $end
$var wire 1 D" co $end
$var wire 1 y" so $end
$var wire 1 z" xi $end
$var wire 1 {" yi $end
$upscope $end
$upscope $end
$scope module f3 $end
$var wire 1 D" ci $end
$var wire 8 |" x [7:0] $end
$var wire 8 }" y [7:0] $end
$var wire 8 ~" s [7:0] $end
$var wire 1 " co $end
$scope module f0 $end
$var wire 1 !# a1 $end
$var wire 1 "# a2 $end
$var wire 1 ## b1 $end
$var wire 1 D" ci $end
$var wire 1 $# co $end
$var wire 1 %# so $end
$var wire 1 &# xi $end
$var wire 1 '# yi $end
$upscope $end
$scope module f1 $end
$var wire 1 (# a1 $end
$var wire 1 )# a2 $end
$var wire 1 *# b1 $end
$var wire 1 $# ci $end
$var wire 1 +# co $end
$var wire 1 ,# so $end
$var wire 1 -# xi $end
$var wire 1 .# yi $end
$upscope $end
$scope module f2 $end
$var wire 1 /# a1 $end
$var wire 1 0# a2 $end
$var wire 1 1# b1 $end
$var wire 1 +# ci $end
$var wire 1 2# co $end
$var wire 1 3# so $end
$var wire 1 4# xi $end
$var wire 1 5# yi $end
$upscope $end
$scope module f3 $end
$var wire 1 6# a1 $end
$var wire 1 7# a2 $end
$var wire 1 8# b1 $end
$var wire 1 2# ci $end
$var wire 1 9# co $end
$var wire 1 :# so $end
$var wire 1 ;# xi $end
$var wire 1 <# yi $end
$upscope $end
$scope module f4 $end
$var wire 1 =# a1 $end
$var wire 1 ># a2 $end
$var wire 1 ?# b1 $end
$var wire 1 9# ci $end
$var wire 1 @# co $end
$var wire 1 A# so $end
$var wire 1 B# xi $end
$var wire 1 C# yi $end
$upscope $end
$scope module f5 $end
$var wire 1 D# a1 $end
$var wire 1 E# a2 $end
$var wire 1 F# b1 $end
$var wire 1 @# ci $end
$var wire 1 G# co $end
$var wire 1 H# so $end
$var wire 1 I# xi $end
$var wire 1 J# yi $end
$upscope $end
$scope module f6 $end
$var wire 1 K# a1 $end
$var wire 1 L# a2 $end
$var wire 1 M# b1 $end
$var wire 1 G# ci $end
$var wire 1 N# co $end
$var wire 1 O# so $end
$var wire 1 P# xi $end
$var wire 1 Q# yi $end
$upscope $end
$scope module f7 $end
$var wire 1 R# a1 $end
$var wire 1 S# a2 $end
$var wire 1 T# b1 $end
$var wire 1 N# ci $end
$var wire 1 " co $end
$var wire 1 U# so $end
$var wire 1 V# xi $end
$var wire 1 W# yi $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0W#
0V#
0U#
0T#
0S#
0R#
0Q#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
06#
05#
04#
03#
02#
01#
00#
0/#
0.#
0-#
0,#
0+#
0*#
0)#
0(#
0'#
0&#
0%#
0$#
0##
0"#
0!#
b0 ~"
b0 }"
b0 |"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
0l"
0k"
0j"
0i"
0h"
0g"
0f"
0e"
0d"
0c"
0b"
0a"
0`"
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
b0 C"
b0 B"
b0 A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
05"
04"
03"
02"
01"
00"
0/"
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
b0 f
b0 e
b0 d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
0#
0"
b0 !
$end
#20
1s
1k
1j
1,
1`
1Z
1Y
11
0a
0l
b110 f
1z
1?
1F
1M
1S
b11000011101 !
b11000011101 (
b11101 +
0[
1.
1_
1i
1w
1<
1C
1J
1P
1X
13
1V
1c
1n
1|
1@
1G
1N
1U
1\
b10100001 *
b101 e
b1111100 )
b10110100001 %
b10110100001 '
b1111100 $
b1111100 &
#40
0s
1T
0k
1>"
1E
0F
1L
1M
0j
1l
11"
1I"
0`
b10110101 +
1a
1r
b10101101 f
1#"
17"
1P"
b1111010110110110101 !
b1111010110110110101 (
b111 C"
1W"
1B
0C
1I
0J
0i
0w
1."
1F"
1^
0_
1o
1~
14"
1M"
1T"
1H
1O
0n
1u
0|
13"
1:"
1K"
1b
1t
1$"
19"
1Q"
1X"
b10111001 *
b1100010 e
b1 B"
b11111100 )
b1001010 d
b110 A"
b10110001010111001 %
b10110001010111001 '
b1100100101011111100 $
b1100100101011111100 &
#60
0"
0T#
0N#
0M#
0G#
0F#
0@#
0?#
09#
08#
02#
01#
0+#
0*#
0$#
0##
0D"
0x"
0r"
0q"
0k"
0j"
0d"
0c"
0]"
0,
06"
0\"
00"
0V"
0Z
0/"
11"
0U"
1W"
0Y
1[
0)"
0O"
0S
0("
0N"
1P"
0""
0H"
0L
0q
0!"
1#"
0G"
1I"
0k
0y
0g
0E
1F
0K
1M
0R
1T
0`
1a
0r
1s
07"
18"
b11111111 +
18
0j
1l
0x
1z
1*"
0="
b11111111 f
1>"
1^"
1e"
1l"
1s"
b11111111 C"
1y"
1%#
1,#
13#
1:#
1A#
1H#
1O#
b11111111111111111111111111111111 !
b11111111111111111111111111111111 (
b11111111 ~"
1U#
0B
1C
0I
1J
0P
1Q
0^
1_
0o
1p
04"
15"
15
1i
1w
1'"
1<"
1["
1b"
1i"
1p"
1w"
1"#
1)#
10#
17#
1>#
1E#
1L#
1S#
03
0H
0O
0V
0c
0u
03"
0:"
0K"
12
19
1m
1{
1+"
12"
1?"
1J"
1_"
1f"
1m"
1t"
1z"
1&#
1-#
14#
1;#
1B#
1I#
1P#
1V#
b0 *
b0 e
b0 B"
b11111111 )
b11111111 d
b11111111 A"
b11111111 |"
b0 %
b0 '
b11111111111111111111111111111111 $
b11111111111111111111111111111111 &
#80
1"
1T#
0U#
1N#
1M#
0O#
1G#
1F#
0H#
1@#
1?#
0A#
19#
18#
0:#
12#
11#
03#
1+#
1*#
0,#
1$#
1##
b0 ~"
0%#
1D"
1x"
0y"
1r"
1q"
0s"
1k"
1j"
0l"
1d"
1c"
0e"
1]"
1\"
0^"
1V"
1U"
0W"
1O"
1N"
0P"
1H"
1G"
b0 C"
0I"
1g
1="
0>"
17"
16"
08"
10"
1/"
01"
1)"
1("
0*"
1""
1!"
0#"
1y
1x
0z
1r
1q
0s
1k
1j
b0 f
0l
1,
1`
0a
1Z
1Y
0[
1S
1R
0T
1L
1K
0M
1E
1D
0F
1>
1=
0?
17
16
08
10
b0 !
b0 (
b0 +
01
1-
0.
13
b1 *
b1 %
b1 '
#100
