<header>
<unimplemented>
<implemented> main,1
</header>
ADD2I I2 I2 4 # a @ 0
ADD2I I2 I2 1 # b @ 4

# read(a)
ADD2I I3 I1 0 # I3 <- adress(a)
READI I4 	  # I4 <- input
STI32 I4 I3 0 # adress(a) <- i4

# read(b)
ADD2I I5 I1 4
READI I6
STI8 I6 I5 0

LDI32 I7 I1 0 # i7 <- a
LDI8 I8 I1 4  # i8 <- b
SLAI I9 I8 24 # start casting to 32
SRAI I9 I9 24 # finish casting to 32
SLETI  I10 I7 I9
BREQZ I10 19
UJUMP 16
LDI32 I11 I1 0
PRNTI I11
UJUMP 23
LDI8 I12 I1 4
SLAI I13 I12 24
SRAI I13 I13 24
PRNTI I13
ADD2I I2 I2 3
ADD2I I14 I1 6
LDI8 I15 I1 4
SLAI I16 I15 24
SRAI I16 I16 24
ANDI I16 I16 65535
COPYI I17 256
ANDI I18 I17 65535
ADD2I  I19 I16 I18
STI16 I19 I14 0
PRNTC 10
PRNTC 97
PRNTC 39
PRNTC 61
LDI16 I20 I1 6
SLAI I21 I20 16
SRAI I21 I21 16
PRNTI I21

# write("\nat main BLK a=");
PRNTC 10
PRNTC 97
PRNTC 116
PRNTC 32
PRNTC 109
PRNTC 97
PRNTC 105
PRNTC 110
PRNTC 32
PRNTC 66
PRNTC 76
PRNTC 75
PRNTC 32
PRNTC 97
PRNTC 61

# write(a)
LDI32 I22 I1 0
PRNTI I22

# write("\n");
PRNTC 10
RETRN
