* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Nov 26 2023 20:45:14

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : un1_DUTY_CYCLE1_2_cry_15
T_4_4_wire_logic_cluster/lc_3/cout
T_4_4_wire_logic_cluster/lc_4/in_3

End 

Net : un1_DUTY_CYCLE1_2_cry_4_c_RNOZ0
T_4_4_wire_logic_cluster/lc_5/out
T_4_3_lc_trk_g0_5
T_4_3_wire_logic_cluster/lc_0/in_1

End 

Net : un8lto15_2_2
T_5_3_wire_logic_cluster/lc_3/out
T_5_0_span4_vert_46
T_2_4_sp4_h_l_4
T_2_4_lc_trk_g0_1
T_2_4_wire_logic_cluster/lc_3/in_0

T_5_3_wire_logic_cluster/lc_3/out
T_3_3_sp4_h_l_3
T_2_3_lc_trk_g0_3
T_2_3_wire_logic_cluster/lc_0/in_3

T_5_3_wire_logic_cluster/lc_3/out
T_3_3_sp4_h_l_3
T_2_3_lc_trk_g0_3
T_2_3_wire_logic_cluster/lc_1/in_0

T_5_3_wire_logic_cluster/lc_3/out
T_3_3_sp4_h_l_3
T_2_3_lc_trk_g0_3
T_2_3_wire_logic_cluster/lc_6/in_1

T_5_3_wire_logic_cluster/lc_3/out
T_3_3_sp4_h_l_3
T_2_3_lc_trk_g0_3
T_2_3_wire_logic_cluster/lc_4/in_3

T_5_3_wire_logic_cluster/lc_3/out
T_3_3_sp4_h_l_3
T_2_3_lc_trk_g0_3
T_2_3_input_2_3
T_2_3_wire_logic_cluster/lc_3/in_2

T_5_3_wire_logic_cluster/lc_3/out
T_5_0_span4_vert_46
T_2_4_sp4_h_l_4
T_2_4_lc_trk_g0_1
T_2_4_wire_logic_cluster/lc_7/in_0

End 

Net : PWM_DFF6.tmp6
T_5_2_wire_logic_cluster/lc_1/out
T_5_0_span12_vert_5
T_5_3_lc_trk_g3_1
T_5_3_wire_logic_cluster/lc_3/in_3

End 

Net : DUTY_CYCLE112_i
T_2_4_wire_logic_cluster/lc_3/out
T_2_4_sp4_h_l_11
T_4_4_lc_trk_g2_6
T_4_4_wire_logic_cluster/lc_5/in_1

T_2_4_wire_logic_cluster/lc_3/out
T_2_4_sp4_h_l_11
T_6_4_sp4_h_l_2
T_5_4_lc_trk_g1_2
T_5_4_wire_logic_cluster/lc_0/in_1

T_2_4_wire_logic_cluster/lc_3/out
T_2_3_lc_trk_g1_3
T_2_3_wire_logic_cluster/lc_5/in_1

T_2_4_wire_logic_cluster/lc_3/out
T_2_4_sp4_h_l_11
T_6_4_sp4_h_l_2
T_5_4_lc_trk_g1_2
T_5_4_wire_logic_cluster/lc_2/in_1

T_2_4_wire_logic_cluster/lc_3/out
T_2_4_sp4_h_l_11
T_6_4_sp4_h_l_2
T_5_4_lc_trk_g1_2
T_5_4_wire_logic_cluster/lc_7/in_0

T_2_4_wire_logic_cluster/lc_3/out
T_2_4_sp4_h_l_11
T_6_4_sp4_h_l_2
T_5_4_lc_trk_g1_2
T_5_4_wire_logic_cluster/lc_5/in_0

T_2_4_wire_logic_cluster/lc_3/out
T_2_4_sp4_h_l_11
T_5_0_span4_vert_40
T_5_3_lc_trk_g1_0
T_5_3_wire_logic_cluster/lc_6/in_3

T_2_4_wire_logic_cluster/lc_3/out
T_2_4_sp4_h_l_11
T_4_4_lc_trk_g2_6
T_4_4_wire_logic_cluster/lc_4/in_0

End 

Net : un1_DUTY_CYCLE1_2_cry_14
T_4_4_wire_logic_cluster/lc_2/cout
T_4_4_wire_logic_cluster/lc_3/in_3

Net : un1_DUTY_CYCLE1_2_cry_13
T_4_4_wire_logic_cluster/lc_1/cout
T_4_4_wire_logic_cluster/lc_2/in_3

Net : Q_RNIKO92F_0
T_5_4_wire_logic_cluster/lc_0/out
T_4_3_lc_trk_g3_0
T_4_3_input_2_3
T_4_3_wire_logic_cluster/lc_3/in_2

End 

Net : counter_debounceZ0Z_0
T_5_4_wire_logic_cluster/lc_3/out
T_5_3_lc_trk_g0_3
T_5_3_wire_logic_cluster/lc_3/in_0

T_5_4_wire_logic_cluster/lc_3/out
T_5_3_lc_trk_g0_3
T_5_3_wire_logic_cluster/lc_7/in_0

T_5_4_wire_logic_cluster/lc_3/out
T_5_5_lc_trk_g0_3
T_5_5_wire_logic_cluster/lc_2/in_1

T_5_4_wire_logic_cluster/lc_3/out
T_6_5_lc_trk_g2_3
T_6_5_wire_logic_cluster/lc_4/in_3

T_5_4_wire_logic_cluster/lc_3/out
T_5_5_lc_trk_g0_3
T_5_5_wire_logic_cluster/lc_1/in_0

T_5_4_wire_logic_cluster/lc_3/out
T_5_0_span12_vert_13
T_5_2_lc_trk_g2_2
T_5_2_wire_logic_cluster/lc_1/cen

T_5_4_wire_logic_cluster/lc_3/out
T_5_0_span12_vert_13
T_5_2_lc_trk_g2_2
T_5_2_wire_logic_cluster/lc_1/cen

T_5_4_wire_logic_cluster/lc_3/out
T_0_4_span12_horz_5
T_7_4_lc_trk_g0_2
T_7_4_wire_logic_cluster/lc_0/cen

T_5_4_wire_logic_cluster/lc_3/out
T_0_4_span12_horz_5
T_7_4_lc_trk_g0_2
T_7_4_wire_logic_cluster/lc_0/cen

T_5_4_wire_logic_cluster/lc_3/out
T_6_3_lc_trk_g3_3
T_6_3_wire_logic_cluster/lc_0/cen

T_5_4_wire_logic_cluster/lc_3/out
T_6_3_lc_trk_g3_3
T_6_3_wire_logic_cluster/lc_0/cen

T_5_4_wire_logic_cluster/lc_3/out
T_6_3_lc_trk_g3_3
T_6_3_wire_logic_cluster/lc_0/cen

T_5_4_wire_logic_cluster/lc_3/out
T_6_3_lc_trk_g3_3
T_6_3_wire_logic_cluster/lc_0/cen

T_5_4_wire_logic_cluster/lc_3/out
T_5_4_lc_trk_g1_3
T_5_4_wire_logic_cluster/lc_3/in_3

End 

Net : un1_DUTY_CYCLE1_2_cry_12
T_4_4_wire_logic_cluster/lc_0/cout
T_4_4_wire_logic_cluster/lc_1/in_3

Net : un8lto16
T_4_4_wire_logic_cluster/lc_4/out
T_5_3_lc_trk_g2_4
T_5_3_wire_logic_cluster/lc_3/in_1

T_4_4_wire_logic_cluster/lc_4/out
T_5_4_lc_trk_g1_4
T_5_4_input_2_1
T_5_4_wire_logic_cluster/lc_1/in_2

T_4_4_wire_logic_cluster/lc_4/out
T_4_4_lc_trk_g3_4
T_4_4_wire_logic_cluster/lc_4/in_1

T_4_4_wire_logic_cluster/lc_4/out
T_3_4_sp4_h_l_0
T_2_0_span4_vert_40
T_2_2_lc_trk_g3_5
T_2_2_input_2_4
T_2_2_wire_logic_cluster/lc_4/in_2

End 

Net : tmp5
T_5_2_wire_logic_cluster/lc_2/out
T_5_3_lc_trk_g1_2
T_5_3_input_2_3
T_5_3_wire_logic_cluster/lc_3/in_2

T_5_2_wire_logic_cluster/lc_2/out
T_5_2_lc_trk_g0_2
T_5_2_wire_logic_cluster/lc_1/in_3

End 

Net : un8lto11_0
T_2_3_wire_logic_cluster/lc_2/out
T_2_0_span4_vert_44
T_2_4_lc_trk_g1_1
T_2_4_wire_logic_cluster/lc_2/in_0

End 

Net : un8lto15_d_cascade_
T_2_4_wire_logic_cluster/lc_2/ltout
T_2_4_wire_logic_cluster/lc_3/in_2

End 

Net : un8lto9
T_4_3_wire_logic_cluster/lc_5/out
T_3_3_sp4_h_l_2
T_2_3_lc_trk_g1_2
T_2_3_wire_logic_cluster/lc_2/in_1

T_4_3_wire_logic_cluster/lc_5/out
T_5_3_lc_trk_g1_5
T_5_3_wire_logic_cluster/lc_1/in_1

T_4_3_wire_logic_cluster/lc_5/out
T_4_3_lc_trk_g3_5
T_4_3_wire_logic_cluster/lc_5/in_1

T_4_3_wire_logic_cluster/lc_5/out
T_3_3_sp4_h_l_2
T_2_3_lc_trk_g1_2
T_2_3_wire_logic_cluster/lc_6/in_3

T_4_3_wire_logic_cluster/lc_5/out
T_3_3_sp4_h_l_2
T_2_3_sp4_v_t_39
T_2_0_span4_vert_29
T_2_1_lc_trk_g2_5
T_2_1_input_2_5
T_2_1_wire_logic_cluster/lc_5/in_2

End 

Net : bfn_4_4_0_
T_4_4_wire_logic_cluster/carry_in_mux/cout
T_4_4_wire_logic_cluster/lc_0/in_3

Net : un8lto10
T_4_3_wire_logic_cluster/lc_6/out
T_3_3_sp12_h_l_0
T_2_3_lc_trk_g0_0
T_2_3_wire_logic_cluster/lc_2/in_0

T_4_3_wire_logic_cluster/lc_6/out
T_4_4_lc_trk_g0_6
T_4_4_wire_logic_cluster/lc_7/in_1

T_4_3_wire_logic_cluster/lc_6/out
T_3_3_sp12_h_l_0
T_2_3_sp12_v_t_23
T_2_4_lc_trk_g2_7
T_2_4_wire_logic_cluster/lc_6/in_1

T_4_3_wire_logic_cluster/lc_6/out
T_5_3_lc_trk_g1_6
T_5_3_wire_logic_cluster/lc_4/in_3

T_4_3_wire_logic_cluster/lc_6/out
T_4_3_lc_trk_g1_6
T_4_3_wire_logic_cluster/lc_6/in_1

T_4_3_wire_logic_cluster/lc_6/out
T_3_3_sp4_h_l_4
T_2_3_lc_trk_g1_4
T_2_3_wire_logic_cluster/lc_3/in_0

T_4_3_wire_logic_cluster/lc_6/out
T_3_3_sp4_h_l_4
T_2_0_span4_vert_28
T_2_1_lc_trk_g2_4
T_2_1_input_2_6
T_2_1_wire_logic_cluster/lc_6/in_2

End 

Net : un8lto15_d_1
T_4_4_wire_logic_cluster/lc_6/out
T_3_4_sp4_h_l_4
T_2_4_lc_trk_g1_4
T_2_4_wire_logic_cluster/lc_2/in_3

End 

Net : PWM_OUT1_5
T_4_3_wire_logic_cluster/lc_1/out
T_4_4_lc_trk_g0_1
T_4_4_wire_logic_cluster/lc_6/in_1

T_4_3_wire_logic_cluster/lc_1/out
T_5_3_lc_trk_g0_1
T_5_3_wire_logic_cluster/lc_4/in_1

T_4_3_wire_logic_cluster/lc_1/out
T_4_3_lc_trk_g3_1
T_4_3_wire_logic_cluster/lc_1/in_1

T_4_3_wire_logic_cluster/lc_1/out
T_4_3_sp4_h_l_7
T_0_3_span4_horz_14
T_2_3_lc_trk_g3_6
T_2_3_wire_logic_cluster/lc_0/in_1

T_4_3_wire_logic_cluster/lc_1/out
T_4_3_sp4_h_l_7
T_3_0_span4_vert_31
T_2_1_lc_trk_g0_7
T_2_1_input_2_1
T_2_1_wire_logic_cluster/lc_1/in_2

End 

Net : un8lto11
T_4_3_wire_logic_cluster/lc_7/out
T_3_3_sp4_h_l_6
T_2_3_lc_trk_g1_6
T_2_3_wire_logic_cluster/lc_2/in_3

T_4_3_wire_logic_cluster/lc_7/out
T_4_4_lc_trk_g1_7
T_4_4_wire_logic_cluster/lc_7/in_3

T_4_3_wire_logic_cluster/lc_7/out
T_5_3_lc_trk_g0_7
T_5_3_wire_logic_cluster/lc_1/in_0

T_4_3_wire_logic_cluster/lc_7/out
T_3_3_sp4_h_l_6
T_2_3_sp4_v_t_37
T_2_4_lc_trk_g2_5
T_2_4_wire_logic_cluster/lc_6/in_3

T_4_3_wire_logic_cluster/lc_7/out
T_4_3_lc_trk_g1_7
T_4_3_wire_logic_cluster/lc_7/in_1

T_4_3_wire_logic_cluster/lc_7/out
T_3_3_sp4_h_l_6
T_2_0_span4_vert_30
T_2_1_lc_trk_g2_6
T_2_1_wire_logic_cluster/lc_7/in_1

End 

Net : PWM_OUT1_4
T_5_3_wire_logic_cluster/lc_6/out
T_5_0_span4_vert_36
T_4_4_lc_trk_g1_1
T_4_4_wire_logic_cluster/lc_6/in_0

T_5_3_wire_logic_cluster/lc_6/out
T_5_3_lc_trk_g3_6
T_5_3_wire_logic_cluster/lc_2/in_3

T_5_3_wire_logic_cluster/lc_6/out
T_5_0_span4_vert_36
T_4_3_lc_trk_g2_4
T_4_3_input_2_0
T_4_3_wire_logic_cluster/lc_0/in_2

T_5_3_wire_logic_cluster/lc_6/out
T_5_3_lc_trk_g3_6
T_5_3_wire_logic_cluster/lc_6/in_1

T_5_3_wire_logic_cluster/lc_6/out
T_4_4_lc_trk_g1_6
T_4_4_wire_logic_cluster/lc_5/in_0

T_5_3_wire_logic_cluster/lc_6/out
T_3_3_sp4_h_l_9
T_2_0_span4_vert_26
T_2_1_lc_trk_g2_2
T_2_1_input_2_0
T_2_1_wire_logic_cluster/lc_0/in_2

End 

Net : PWM_OUT1_7
T_4_3_wire_logic_cluster/lc_3/out
T_4_2_sp4_v_t_38
T_4_4_lc_trk_g3_3
T_4_4_input_2_6
T_4_4_wire_logic_cluster/lc_6/in_2

T_4_3_wire_logic_cluster/lc_3/out
T_4_3_sp4_h_l_11
T_5_3_lc_trk_g2_3
T_5_3_input_2_1
T_5_3_wire_logic_cluster/lc_1/in_2

T_4_3_wire_logic_cluster/lc_3/out
T_4_3_lc_trk_g1_3
T_4_3_wire_logic_cluster/lc_3/in_1

T_4_3_wire_logic_cluster/lc_3/out
T_4_3_sp4_h_l_11
T_3_0_span4_vert_28
T_2_1_lc_trk_g1_4
T_2_1_input_2_3
T_2_1_wire_logic_cluster/lc_3/in_2

End 

Net : PWM_OUT1_6
T_4_3_wire_logic_cluster/lc_2/out
T_4_2_sp4_v_t_36
T_4_4_lc_trk_g2_1
T_4_4_wire_logic_cluster/lc_6/in_3

T_4_3_wire_logic_cluster/lc_2/out
T_5_3_lc_trk_g0_2
T_5_3_wire_logic_cluster/lc_4/in_0

T_4_3_wire_logic_cluster/lc_2/out
T_4_3_lc_trk_g1_2
T_4_3_wire_logic_cluster/lc_2/in_1

T_4_3_wire_logic_cluster/lc_2/out
T_4_3_sp4_h_l_9
T_0_3_span4_horz_16
T_2_3_lc_trk_g3_0
T_2_3_input_2_1
T_2_3_wire_logic_cluster/lc_1/in_2

T_4_3_wire_logic_cluster/lc_2/out
T_4_3_sp4_h_l_9
T_3_0_span4_vert_26
T_2_1_lc_trk_g1_2
T_2_1_wire_logic_cluster/lc_2/in_1

End 

Net : un8lto12
T_4_4_wire_logic_cluster/lc_0/out
T_4_4_lc_trk_g1_0
T_4_4_wire_logic_cluster/lc_7/in_0

T_4_4_wire_logic_cluster/lc_0/out
T_5_3_lc_trk_g2_0
T_5_3_wire_logic_cluster/lc_1/in_3

T_4_4_wire_logic_cluster/lc_0/out
T_3_4_sp4_h_l_8
T_2_4_lc_trk_g0_0
T_2_4_wire_logic_cluster/lc_6/in_0

T_4_4_wire_logic_cluster/lc_0/out
T_4_4_lc_trk_g1_0
T_4_4_wire_logic_cluster/lc_0/in_1

T_4_4_wire_logic_cluster/lc_0/out
T_3_4_sp4_h_l_8
T_2_4_lc_trk_g0_0
T_2_4_wire_logic_cluster/lc_7/in_1

T_4_4_wire_logic_cluster/lc_0/out
T_4_4_sp4_h_l_5
T_3_0_span4_vert_40
T_2_2_lc_trk_g1_5
T_2_2_input_2_0
T_2_2_wire_logic_cluster/lc_0/in_2

End 

Net : DUTY_CYCLE1_RNI0I6D1Z0Z_11
T_4_4_wire_logic_cluster/lc_7/out
T_4_4_sp4_h_l_3
T_0_4_span4_horz_22
T_2_4_lc_trk_g2_6
T_2_4_wire_logic_cluster/lc_3/in_3

End 

Net : PWM_OUT1_13
T_4_4_wire_logic_cluster/lc_1/out
T_3_4_sp4_h_l_10
T_2_4_lc_trk_g0_2
T_2_4_wire_logic_cluster/lc_1/in_1

T_4_4_wire_logic_cluster/lc_1/out
T_3_4_sp4_h_l_10
T_2_4_lc_trk_g0_2
T_2_4_wire_logic_cluster/lc_5/in_3

T_4_4_wire_logic_cluster/lc_1/out
T_5_4_lc_trk_g1_1
T_5_4_wire_logic_cluster/lc_1/in_3

T_4_4_wire_logic_cluster/lc_1/out
T_4_4_lc_trk_g3_1
T_4_4_wire_logic_cluster/lc_1/in_1

T_4_4_wire_logic_cluster/lc_1/out
T_3_4_sp4_h_l_10
T_2_0_span4_vert_47
T_2_2_lc_trk_g3_2
T_2_2_input_2_1
T_2_2_wire_logic_cluster/lc_1/in_2

End 

Net : un8lto15_1
T_2_4_wire_logic_cluster/lc_1/out
T_2_4_lc_trk_g3_1
T_2_4_wire_logic_cluster/lc_3/in_1

End 

Net : PWM_OUT1_14
T_4_4_wire_logic_cluster/lc_2/out
T_0_4_span12_horz_4
T_2_4_lc_trk_g1_0
T_2_4_wire_logic_cluster/lc_1/in_0

T_4_4_wire_logic_cluster/lc_2/out
T_0_4_span12_horz_4
T_2_4_lc_trk_g1_0
T_2_4_input_2_5
T_2_4_wire_logic_cluster/lc_5/in_2

T_4_4_wire_logic_cluster/lc_2/out
T_5_4_lc_trk_g0_2
T_5_4_wire_logic_cluster/lc_1/in_1

T_4_4_wire_logic_cluster/lc_2/out
T_0_4_span12_horz_4
T_4_4_lc_trk_g1_4
T_4_4_wire_logic_cluster/lc_2/in_1

T_4_4_wire_logic_cluster/lc_2/out
T_4_4_sp4_h_l_9
T_3_0_span4_vert_39
T_2_2_lc_trk_g0_2
T_2_2_input_2_2
T_2_2_wire_logic_cluster/lc_2/in_2

End 

Net : PWM_OUT1_15
T_4_4_wire_logic_cluster/lc_3/out
T_2_4_sp4_h_l_3
T_2_4_lc_trk_g1_6
T_2_4_input_2_1
T_2_4_wire_logic_cluster/lc_1/in_2

T_4_4_wire_logic_cluster/lc_3/out
T_2_4_sp4_h_l_3
T_2_4_lc_trk_g1_6
T_2_4_wire_logic_cluster/lc_5/in_0

T_4_4_wire_logic_cluster/lc_3/out
T_5_4_lc_trk_g0_3
T_5_4_wire_logic_cluster/lc_1/in_0

T_4_4_wire_logic_cluster/lc_3/out
T_4_4_lc_trk_g1_3
T_4_4_wire_logic_cluster/lc_3/in_1

T_4_4_wire_logic_cluster/lc_3/out
T_4_4_sp4_h_l_11
T_3_0_span4_vert_46
T_2_2_lc_trk_g2_3
T_2_2_input_2_3
T_2_2_wire_logic_cluster/lc_3/in_2

End 

Net : DUTY_CYCLE1_RNIVGQ39Z0Z_5
T_2_3_wire_logic_cluster/lc_0/out
T_0_3_span12_horz_4
T_4_3_lc_trk_g1_4
T_4_3_input_2_1
T_4_3_wire_logic_cluster/lc_1/in_2

End 

Net : un8lto15_d
T_2_4_wire_logic_cluster/lc_2/out
T_2_3_lc_trk_g0_2
T_2_3_input_2_0
T_2_3_wire_logic_cluster/lc_0/in_2

T_2_4_wire_logic_cluster/lc_2/out
T_2_3_lc_trk_g0_2
T_2_3_wire_logic_cluster/lc_1/in_1

T_2_4_wire_logic_cluster/lc_2/out
T_2_3_lc_trk_g0_2
T_2_3_wire_logic_cluster/lc_6/in_0

T_2_4_wire_logic_cluster/lc_2/out
T_2_3_lc_trk_g0_2
T_2_3_wire_logic_cluster/lc_4/in_0

T_2_4_wire_logic_cluster/lc_2/out
T_2_3_lc_trk_g0_2
T_2_3_wire_logic_cluster/lc_3/in_3

T_2_4_wire_logic_cluster/lc_2/out
T_2_4_lc_trk_g2_2
T_2_4_wire_logic_cluster/lc_7/in_3

End 

Net : un1_DUTY_CYCLE1_2_cry_10
T_4_3_wire_logic_cluster/lc_6/cout
T_4_3_wire_logic_cluster/lc_7/in_3

Net : Q_RNIKO92F_2
T_2_3_wire_logic_cluster/lc_5/out
T_3_3_sp4_h_l_10
T_4_3_lc_trk_g3_2
T_4_3_input_2_7
T_4_3_wire_logic_cluster/lc_7/in_2

End 

Net : un2_duty_dec0
T_6_5_wire_logic_cluster/lc_4/out
T_5_5_lc_trk_g3_4
T_5_5_wire_logic_cluster/lc_6/in_3

T_6_5_wire_logic_cluster/lc_4/out
T_5_5_lc_trk_g3_4
T_5_5_wire_logic_cluster/lc_7/in_0

T_6_5_wire_logic_cluster/lc_4/out
T_6_4_sp4_v_t_40
T_5_7_lc_trk_g3_0
T_5_7_wire_logic_cluster/lc_7/in_0

T_6_5_wire_logic_cluster/lc_4/out
T_6_4_sp4_v_t_40
T_6_7_lc_trk_g1_0
T_6_7_wire_logic_cluster/lc_6/in_1

T_6_5_wire_logic_cluster/lc_4/out
T_6_6_lc_trk_g0_4
T_6_6_wire_logic_cluster/lc_7/in_1

T_6_5_wire_logic_cluster/lc_4/out
T_5_4_lc_trk_g3_4
T_5_4_wire_logic_cluster/lc_4/in_1

T_6_5_wire_logic_cluster/lc_4/out
T_5_4_lc_trk_g3_4
T_5_4_wire_logic_cluster/lc_6/in_1

T_6_5_wire_logic_cluster/lc_4/out
T_6_4_sp4_v_t_40
T_5_7_lc_trk_g3_0
T_5_7_wire_logic_cluster/lc_6/in_1

T_6_5_wire_logic_cluster/lc_4/out
T_6_6_lc_trk_g0_4
T_6_6_wire_logic_cluster/lc_2/in_0

End 

Net : un1_DUTY_CYCLE0_2_cry_4_c_RNOZ0
T_5_5_wire_logic_cluster/lc_6/out
T_5_6_lc_trk_g0_6
T_5_6_input_2_0
T_5_6_wire_logic_cluster/lc_0/in_2

End 

Net : PWM_OUT0_16
T_5_7_wire_logic_cluster/lc_4/out
T_6_6_lc_trk_g3_4
T_6_6_wire_logic_cluster/lc_4/in_1

T_5_7_wire_logic_cluster/lc_4/out
T_6_3_sp4_v_t_44
T_6_4_lc_trk_g3_4
T_6_4_wire_logic_cluster/lc_0/in_3

T_5_7_wire_logic_cluster/lc_4/out
T_5_7_lc_trk_g1_4
T_5_7_wire_logic_cluster/lc_4/in_1

T_5_7_wire_logic_cluster/lc_4/out
T_3_7_sp4_h_l_5
T_2_7_sp4_v_t_46
T_2_10_lc_trk_g0_6
T_2_10_input_2_4
T_2_10_wire_logic_cluster/lc_4/in_2

End 

Net : un1_DUTY_CYCLE0_2_cry_17
T_5_7_wire_logic_cluster/lc_5/cout
T_5_7_wire_logic_cluster/lc_6/in_3

End 

Net : DUTY_CYCLE014_5
T_6_6_wire_logic_cluster/lc_4/out
T_6_5_lc_trk_g0_4
T_6_5_wire_logic_cluster/lc_3/in_1

T_6_6_wire_logic_cluster/lc_4/out
T_5_5_lc_trk_g2_4
T_5_5_wire_logic_cluster/lc_1/in_3

End 

Net : un1_DUTY_CYCLE0_cascade_
T_6_5_wire_logic_cluster/lc_3/ltout
T_6_5_wire_logic_cluster/lc_4/in_2

End 

Net : un1_DUTY_CYCLE1_2_cry_9
T_4_3_wire_logic_cluster/lc_5/cout
T_4_3_wire_logic_cluster/lc_6/in_3

Net : PWM_OUT0_17
T_5_7_wire_logic_cluster/lc_5/out
T_6_5_sp4_v_t_38
T_6_6_lc_trk_g2_6
T_6_6_wire_logic_cluster/lc_4/in_0

T_5_7_wire_logic_cluster/lc_5/out
T_6_3_sp4_v_t_46
T_6_4_lc_trk_g3_6
T_6_4_wire_logic_cluster/lc_0/in_1

T_5_7_wire_logic_cluster/lc_5/out
T_5_7_lc_trk_g3_5
T_5_7_wire_logic_cluster/lc_5/in_1

T_5_7_wire_logic_cluster/lc_5/out
T_6_6_sp4_v_t_43
T_3_10_sp4_h_l_6
T_2_10_lc_trk_g1_6
T_2_10_input_2_5
T_2_10_wire_logic_cluster/lc_5/in_2

End 

Net : un1_DUTY_CYCLE0lto18_8
T_6_6_wire_logic_cluster/lc_0/out
T_6_5_lc_trk_g1_0
T_6_5_wire_logic_cluster/lc_3/in_0

End 

Net : PWM_OUT0_13
T_5_7_wire_logic_cluster/lc_1/out
T_6_6_lc_trk_g2_1
T_6_6_wire_logic_cluster/lc_0/in_1

T_5_7_wire_logic_cluster/lc_1/out
T_6_6_lc_trk_g2_1
T_6_6_wire_logic_cluster/lc_3/in_0

T_5_7_wire_logic_cluster/lc_1/out
T_5_3_sp4_v_t_39
T_4_6_lc_trk_g2_7
T_4_6_wire_logic_cluster/lc_5/in_0

T_5_7_wire_logic_cluster/lc_1/out
T_5_7_lc_trk_g3_1
T_5_7_wire_logic_cluster/lc_1/in_1

T_5_7_wire_logic_cluster/lc_1/out
T_4_7_sp4_h_l_10
T_0_7_span4_horz_19
T_3_7_sp4_v_t_46
T_2_10_lc_trk_g3_6
T_2_10_input_2_1
T_2_10_wire_logic_cluster/lc_1/in_2

End 

Net : PWM_OUT0_4
T_6_6_wire_logic_cluster/lc_2/out
T_6_6_lc_trk_g0_2
T_6_6_wire_logic_cluster/lc_0/in_0

T_6_6_wire_logic_cluster/lc_2/out
T_5_5_lc_trk_g3_2
T_5_5_wire_logic_cluster/lc_0/in_1

T_6_6_wire_logic_cluster/lc_2/out
T_5_6_lc_trk_g3_2
T_5_6_wire_logic_cluster/lc_0/in_1

T_6_6_wire_logic_cluster/lc_2/out
T_6_6_lc_trk_g3_2
T_6_6_wire_logic_cluster/lc_2/in_3

T_6_6_wire_logic_cluster/lc_2/out
T_5_5_lc_trk_g3_2
T_5_5_wire_logic_cluster/lc_6/in_1

T_6_6_wire_logic_cluster/lc_2/out
T_4_6_sp4_h_l_1
T_3_6_sp4_v_t_36
T_2_9_lc_trk_g2_4
T_2_9_input_2_0
T_2_9_wire_logic_cluster/lc_0/in_2

End 

Net : un7lto11
T_5_6_wire_logic_cluster/lc_7/out
T_6_6_lc_trk_g1_7
T_6_6_input_2_0
T_6_6_wire_logic_cluster/lc_0/in_2

T_5_6_wire_logic_cluster/lc_7/out
T_5_5_lc_trk_g0_7
T_5_5_wire_logic_cluster/lc_4/in_1

T_5_6_wire_logic_cluster/lc_7/out
T_4_5_lc_trk_g3_7
T_4_5_wire_logic_cluster/lc_6/in_0

T_5_6_wire_logic_cluster/lc_7/out
T_5_6_lc_trk_g1_7
T_5_6_wire_logic_cluster/lc_7/in_1

T_5_6_wire_logic_cluster/lc_7/out
T_4_6_sp4_h_l_6
T_3_6_sp4_v_t_43
T_2_9_lc_trk_g3_3
T_2_9_wire_logic_cluster/lc_7/in_1

End 

Net : PWM_OUT0_7
T_5_6_wire_logic_cluster/lc_3/out
T_6_6_lc_trk_g0_3
T_6_6_wire_logic_cluster/lc_0/in_3

T_5_6_wire_logic_cluster/lc_3/out
T_5_5_lc_trk_g1_3
T_5_5_wire_logic_cluster/lc_3/in_1

T_5_6_wire_logic_cluster/lc_3/out
T_5_6_lc_trk_g1_3
T_5_6_wire_logic_cluster/lc_3/in_1

T_5_6_wire_logic_cluster/lc_3/out
T_5_5_sp4_v_t_38
T_2_9_sp4_h_l_3
T_2_9_lc_trk_g0_6
T_2_9_wire_logic_cluster/lc_3/in_1

End 

Net : PWM_OUT0_18
T_5_7_wire_logic_cluster/lc_6/out
T_6_6_lc_trk_g3_6
T_6_6_wire_logic_cluster/lc_4/in_3

T_5_7_wire_logic_cluster/lc_6/out
T_6_4_sp4_v_t_37
T_5_5_lc_trk_g2_5
T_5_5_wire_logic_cluster/lc_2/in_3

T_5_7_wire_logic_cluster/lc_6/out
T_5_7_lc_trk_g2_6
T_5_7_wire_logic_cluster/lc_6/in_0

T_5_7_wire_logic_cluster/lc_6/out
T_5_6_sp4_v_t_44
T_2_10_sp4_h_l_2
T_2_10_lc_trk_g0_7
T_2_10_wire_logic_cluster/lc_6/in_1

End 

Net : un8lto15_1_cascade_
T_2_4_wire_logic_cluster/lc_1/ltout
T_2_4_wire_logic_cluster/lc_2/in_2

End 

Net : PWM_OUT1_8
T_4_3_wire_logic_cluster/lc_4/out
T_3_3_sp4_h_l_0
T_2_3_sp4_v_t_43
T_2_4_lc_trk_g2_3
T_2_4_wire_logic_cluster/lc_2/in_1

T_4_3_wire_logic_cluster/lc_4/out
T_5_3_lc_trk_g0_4
T_5_3_input_2_4
T_5_3_wire_logic_cluster/lc_4/in_2

T_4_3_wire_logic_cluster/lc_4/out
T_4_3_lc_trk_g3_4
T_4_3_wire_logic_cluster/lc_4/in_1

T_4_3_wire_logic_cluster/lc_4/out
T_3_3_sp4_h_l_0
T_2_3_lc_trk_g1_0
T_2_3_wire_logic_cluster/lc_4/in_1

T_4_3_wire_logic_cluster/lc_4/out
T_3_3_sp4_h_l_0
T_0_3_span4_horz_27
T_2_0_span4_vert_27
T_2_1_lc_trk_g3_3
T_2_1_input_2_4
T_2_1_wire_logic_cluster/lc_4/in_2

End 

Net : DUTY_CYCLE1_RNI0IQ39Z0Z_6
T_2_3_wire_logic_cluster/lc_1/out
T_2_3_sp4_h_l_7
T_4_3_lc_trk_g2_2
T_4_3_input_2_2
T_4_3_wire_logic_cluster/lc_2/in_2

End 

Net : un1_DUTY_CYCLE0_2_cry_16
T_5_7_wire_logic_cluster/lc_4/cout
T_5_7_wire_logic_cluster/lc_5/in_3

Net : PWM_OUT0_5
T_5_6_wire_logic_cluster/lc_1/out
T_6_6_lc_trk_g1_1
T_6_6_wire_logic_cluster/lc_1/in_1

T_5_6_wire_logic_cluster/lc_1/out
T_5_5_lc_trk_g1_1
T_5_5_wire_logic_cluster/lc_0/in_0

T_5_6_wire_logic_cluster/lc_1/out
T_5_6_lc_trk_g3_1
T_5_6_wire_logic_cluster/lc_1/in_1

T_5_6_wire_logic_cluster/lc_1/out
T_4_6_lc_trk_g2_1
T_4_6_input_2_1
T_4_6_wire_logic_cluster/lc_1/in_2

T_5_6_wire_logic_cluster/lc_1/out
T_4_6_sp4_h_l_10
T_0_6_span4_horz_19
T_3_6_sp4_v_t_46
T_2_9_lc_trk_g3_6
T_2_9_input_2_1
T_2_9_wire_logic_cluster/lc_1/in_2

End 

Net : PWM_OUT0_14
T_5_7_wire_logic_cluster/lc_2/out
T_6_4_sp4_v_t_45
T_6_6_lc_trk_g3_0
T_6_6_wire_logic_cluster/lc_1/in_0

T_5_7_wire_logic_cluster/lc_2/out
T_6_6_lc_trk_g2_2
T_6_6_wire_logic_cluster/lc_3/in_3

T_5_7_wire_logic_cluster/lc_2/out
T_4_6_lc_trk_g2_2
T_4_6_wire_logic_cluster/lc_5/in_3

T_5_7_wire_logic_cluster/lc_2/out
T_5_7_lc_trk_g3_2
T_5_7_wire_logic_cluster/lc_2/in_1

T_5_7_wire_logic_cluster/lc_2/out
T_5_6_sp4_v_t_36
T_2_10_sp4_h_l_1
T_2_10_lc_trk_g0_4
T_2_10_input_2_2
T_2_10_wire_logic_cluster/lc_2/in_2

End 

Net : un1_DUTY_CYCLE0lto18_7
T_6_6_wire_logic_cluster/lc_1/out
T_6_5_lc_trk_g1_1
T_6_5_wire_logic_cluster/lc_3/in_3

End 

Net : un7lto9
T_5_6_wire_logic_cluster/lc_5/out
T_6_6_lc_trk_g0_5
T_6_6_input_2_1
T_6_6_wire_logic_cluster/lc_1/in_2

T_5_6_wire_logic_cluster/lc_5/out
T_5_5_lc_trk_g1_5
T_5_5_input_2_0
T_5_5_wire_logic_cluster/lc_0/in_2

T_5_6_wire_logic_cluster/lc_5/out
T_5_5_lc_trk_g0_5
T_5_5_wire_logic_cluster/lc_3/in_0

T_5_6_wire_logic_cluster/lc_5/out
T_5_6_lc_trk_g1_5
T_5_6_wire_logic_cluster/lc_5/in_1

T_5_6_wire_logic_cluster/lc_5/out
T_4_6_lc_trk_g2_5
T_4_6_wire_logic_cluster/lc_4/in_3

T_5_6_wire_logic_cluster/lc_5/out
T_5_5_sp4_v_t_42
T_5_9_sp4_v_t_47
T_2_9_sp4_h_l_4
T_2_9_lc_trk_g0_1
T_2_9_input_2_5
T_2_9_wire_logic_cluster/lc_5/in_2

End 

Net : PWM_OUT0_15
T_5_7_wire_logic_cluster/lc_3/out
T_6_6_lc_trk_g3_3
T_6_6_wire_logic_cluster/lc_1/in_3

T_5_7_wire_logic_cluster/lc_3/out
T_6_6_lc_trk_g3_3
T_6_6_wire_logic_cluster/lc_3/in_1

T_5_7_wire_logic_cluster/lc_3/out
T_4_6_lc_trk_g3_3
T_4_6_wire_logic_cluster/lc_5/in_1

T_5_7_wire_logic_cluster/lc_3/out
T_5_7_lc_trk_g1_3
T_5_7_wire_logic_cluster/lc_3/in_1

T_5_7_wire_logic_cluster/lc_3/out
T_3_7_sp4_h_l_3
T_2_7_sp4_v_t_44
T_2_10_lc_trk_g1_4
T_2_10_input_2_3
T_2_10_wire_logic_cluster/lc_3/in_2

End 

Net : un1_DUTY_CYCLE1_2_cry_8
T_4_3_wire_logic_cluster/lc_4/cout
T_4_3_wire_logic_cluster/lc_5/in_3

Net : un1_DUTY_CYCLE0_2_cry_15
T_5_7_wire_logic_cluster/lc_3/cout
T_5_7_wire_logic_cluster/lc_4/in_3

Net : PWM_DFF2.g0_3
T_6_4_wire_logic_cluster/lc_0/out
T_5_5_lc_trk_g0_0
T_5_5_wire_logic_cluster/lc_5/in_1

End 

Net : Q_RNIEU26C
T_6_5_wire_logic_cluster/lc_5/out
T_5_6_lc_trk_g0_5
T_5_6_input_2_3
T_5_6_wire_logic_cluster/lc_3/in_2

End 

Net : DUTY_CYCLE014_i
T_5_5_wire_logic_cluster/lc_5/out
T_6_5_lc_trk_g1_5
T_6_5_wire_logic_cluster/lc_5/in_3

T_5_5_wire_logic_cluster/lc_5/out
T_5_5_lc_trk_g3_5
T_5_5_wire_logic_cluster/lc_7/in_3

T_5_5_wire_logic_cluster/lc_5/out
T_5_4_sp4_v_t_42
T_5_7_lc_trk_g0_2
T_5_7_wire_logic_cluster/lc_7/in_3

T_5_5_wire_logic_cluster/lc_5/out
T_6_4_sp4_v_t_43
T_6_7_lc_trk_g1_3
T_6_7_wire_logic_cluster/lc_6/in_0

T_5_5_wire_logic_cluster/lc_5/out
T_6_6_lc_trk_g2_5
T_6_6_wire_logic_cluster/lc_7/in_0

T_5_5_wire_logic_cluster/lc_5/out
T_5_4_lc_trk_g1_5
T_5_4_wire_logic_cluster/lc_4/in_0

T_5_5_wire_logic_cluster/lc_5/out
T_5_4_lc_trk_g1_5
T_5_4_wire_logic_cluster/lc_6/in_0

T_5_5_wire_logic_cluster/lc_5/out
T_5_4_sp4_v_t_42
T_5_7_lc_trk_g0_2
T_5_7_input_2_6
T_5_7_wire_logic_cluster/lc_6/in_2

T_5_5_wire_logic_cluster/lc_5/out
T_6_6_lc_trk_g2_5
T_6_6_wire_logic_cluster/lc_2/in_1

End 

Net : un1_DUTY_CYCLE1_2_cry_7
T_4_3_wire_logic_cluster/lc_3/cout
T_4_3_wire_logic_cluster/lc_4/in_3

Net : g0_2
T_5_5_wire_logic_cluster/lc_2/out
T_5_5_lc_trk_g2_2
T_5_5_wire_logic_cluster/lc_5/in_3

End 

Net : un1_DUTY_CYCLE0lto18_6_cascade_
T_6_5_wire_logic_cluster/lc_2/ltout
T_6_5_wire_logic_cluster/lc_3/in_2

End 

Net : un7lto12
T_5_7_wire_logic_cluster/lc_0/out
T_6_4_sp4_v_t_41
T_6_5_lc_trk_g2_1
T_6_5_wire_logic_cluster/lc_2/in_1

T_5_7_wire_logic_cluster/lc_0/out
T_6_4_sp4_v_t_41
T_5_5_lc_trk_g3_1
T_5_5_wire_logic_cluster/lc_4/in_0

T_5_7_wire_logic_cluster/lc_0/out
T_5_3_sp4_v_t_37
T_4_5_lc_trk_g1_0
T_4_5_wire_logic_cluster/lc_6/in_1

T_5_7_wire_logic_cluster/lc_0/out
T_5_7_lc_trk_g1_0
T_5_7_wire_logic_cluster/lc_0/in_1

T_5_7_wire_logic_cluster/lc_0/out
T_4_6_lc_trk_g3_0
T_4_6_input_2_7
T_4_6_wire_logic_cluster/lc_7/in_2

T_5_7_wire_logic_cluster/lc_0/out
T_4_7_sp4_h_l_8
T_3_7_sp4_v_t_45
T_2_10_lc_trk_g3_5
T_2_10_input_2_0
T_2_10_wire_logic_cluster/lc_0/in_2

End 

Net : Q_RNIKO92F_1
T_5_4_wire_logic_cluster/lc_2/out
T_4_4_lc_trk_g3_2
T_4_4_input_2_1
T_4_4_wire_logic_cluster/lc_1/in_2

End 

Net : un1_DUTY_CYCLE0_2_cry_14
T_5_7_wire_logic_cluster/lc_2/cout
T_5_7_wire_logic_cluster/lc_3/in_3

Net : un7lt15_0_0_cascade_
T_5_5_wire_logic_cluster/lc_4/ltout
T_5_5_wire_logic_cluster/lc_5/in_2

End 

Net : DUTY_CYCLE0_RNICESF1Z0Z_4
T_5_5_wire_logic_cluster/lc_0/out
T_5_5_lc_trk_g1_0
T_5_5_wire_logic_cluster/lc_4/in_3

T_5_5_wire_logic_cluster/lc_0/out
T_4_5_lc_trk_g3_0
T_4_5_wire_logic_cluster/lc_6/in_3

End 

Net : un2_duty_dec1
T_5_3_wire_logic_cluster/lc_5/out
T_4_4_lc_trk_g1_5
T_4_4_wire_logic_cluster/lc_5/in_3

T_5_3_wire_logic_cluster/lc_5/out
T_3_3_sp4_h_l_7
T_2_3_lc_trk_g1_7
T_2_3_wire_logic_cluster/lc_5/in_3

T_5_3_wire_logic_cluster/lc_5/out
T_5_4_lc_trk_g0_5
T_5_4_wire_logic_cluster/lc_0/in_3

T_5_3_wire_logic_cluster/lc_5/out
T_5_4_lc_trk_g0_5
T_5_4_wire_logic_cluster/lc_2/in_3

T_5_3_wire_logic_cluster/lc_5/out
T_5_4_lc_trk_g0_5
T_5_4_input_2_7
T_5_4_wire_logic_cluster/lc_7/in_2

T_5_3_wire_logic_cluster/lc_5/out
T_5_4_lc_trk_g0_5
T_5_4_input_2_5
T_5_4_wire_logic_cluster/lc_5/in_2

T_5_3_wire_logic_cluster/lc_5/out
T_4_4_lc_trk_g1_5
T_4_4_input_2_4
T_4_4_wire_logic_cluster/lc_4/in_2

End 

Net : un1_DUTY_CYCLE1lto16_9
T_5_3_wire_logic_cluster/lc_2/out
T_5_3_lc_trk_g2_2
T_5_3_wire_logic_cluster/lc_5/in_3

End 

Net : DUTY_CYCLE1_RNIDU8O1Z0Z_7_cascade_
T_5_3_wire_logic_cluster/lc_1/ltout
T_5_3_wire_logic_cluster/lc_2/in_2

End 

Net : un1_DUTY_CYCLE1_2_cry_6
T_4_3_wire_logic_cluster/lc_2/cout
T_4_3_wire_logic_cluster/lc_3/in_3

Net : DUTY_CYCLE1_RNI3LQ39Z0Z_9
T_2_3_wire_logic_cluster/lc_6/out
T_0_3_span12_horz_0
T_4_3_lc_trk_g1_0
T_4_3_input_2_5
T_4_3_wire_logic_cluster/lc_5/in_2

End 

Net : PWM_OUT0_6
T_5_6_wire_logic_cluster/lc_2/out
T_5_5_lc_trk_g1_2
T_5_5_wire_logic_cluster/lc_0/in_3

T_5_6_wire_logic_cluster/lc_2/out
T_6_5_lc_trk_g2_2
T_6_5_wire_logic_cluster/lc_2/in_0

T_5_6_wire_logic_cluster/lc_2/out
T_5_6_lc_trk_g0_2
T_5_6_input_2_2
T_5_6_wire_logic_cluster/lc_2/in_2

T_5_6_wire_logic_cluster/lc_2/out
T_4_5_lc_trk_g2_2
T_4_5_wire_logic_cluster/lc_7/in_3

T_5_6_wire_logic_cluster/lc_2/out
T_5_5_sp4_v_t_36
T_2_9_sp4_h_l_1
T_2_9_lc_trk_g0_4
T_2_9_input_2_2
T_2_9_wire_logic_cluster/lc_2/in_2

End 

Net : DUTY_CYCLE1_RNI2KQ39Z0Z_8
T_2_3_wire_logic_cluster/lc_4/out
T_3_3_sp4_h_l_8
T_4_3_lc_trk_g2_0
T_4_3_input_2_4
T_4_3_wire_logic_cluster/lc_4/in_2

End 

Net : PWM_DFF8.un2_duty_dec1_1
T_5_3_wire_logic_cluster/lc_7/out
T_5_3_lc_trk_g2_7
T_5_3_wire_logic_cluster/lc_5/in_0

End 

Net : un8lto15_c_sx_cascade_
T_2_4_wire_logic_cluster/lc_5/ltout
T_2_4_wire_logic_cluster/lc_6/in_2

End 

Net : un8lto15_c
T_2_4_wire_logic_cluster/lc_6/out
T_2_3_lc_trk_g0_6
T_2_3_wire_logic_cluster/lc_0/in_0

T_2_4_wire_logic_cluster/lc_6/out
T_2_3_lc_trk_g0_6
T_2_3_wire_logic_cluster/lc_1/in_3

T_2_4_wire_logic_cluster/lc_6/out
T_2_3_lc_trk_g0_6
T_2_3_input_2_6
T_2_3_wire_logic_cluster/lc_6/in_2

T_2_4_wire_logic_cluster/lc_6/out
T_2_3_lc_trk_g0_6
T_2_3_input_2_4
T_2_3_wire_logic_cluster/lc_4/in_2

T_2_4_wire_logic_cluster/lc_6/out
T_2_3_lc_trk_g0_6
T_2_3_wire_logic_cluster/lc_3/in_1

End 

Net : DUTY_CYCLE0_RNI54UK6Z0Z_8
T_4_6_wire_logic_cluster/lc_6/out
T_5_5_sp4_v_t_45
T_5_6_lc_trk_g3_5
T_5_6_input_2_4
T_5_6_wire_logic_cluster/lc_4/in_2

End 

Net : DUTY_CYCLE014_2
T_5_5_wire_logic_cluster/lc_1/out
T_4_6_lc_trk_g1_1
T_4_6_wire_logic_cluster/lc_6/in_0

T_5_5_wire_logic_cluster/lc_1/out
T_4_6_lc_trk_g1_1
T_4_6_wire_logic_cluster/lc_1/in_3

T_5_5_wire_logic_cluster/lc_1/out
T_4_5_lc_trk_g3_1
T_4_5_wire_logic_cluster/lc_7/in_1

T_5_5_wire_logic_cluster/lc_1/out
T_4_6_lc_trk_g1_1
T_4_6_wire_logic_cluster/lc_4/in_0

T_5_5_wire_logic_cluster/lc_1/out
T_4_5_lc_trk_g3_1
T_4_5_wire_logic_cluster/lc_1/in_1

T_5_5_wire_logic_cluster/lc_1/out
T_4_6_lc_trk_g1_1
T_4_6_wire_logic_cluster/lc_7/in_3

End 

Net : Q_RNIKO92F
T_5_4_wire_logic_cluster/lc_7/out
T_4_4_lc_trk_g3_7
T_4_4_input_2_2
T_4_4_wire_logic_cluster/lc_2/in_2

End 

Net : un1_DUTY_CYCLE0_2_cry_13
T_5_7_wire_logic_cluster/lc_1/cout
T_5_7_wire_logic_cluster/lc_2/in_3

Net : un1_DUTY_CYCLE1lto16_8
T_5_4_wire_logic_cluster/lc_1/out
T_5_3_lc_trk_g1_1
T_5_3_wire_logic_cluster/lc_5/in_1

End 

Net : un7lt15_0
T_4_5_wire_logic_cluster/lc_6/out
T_4_6_lc_trk_g0_6
T_4_6_wire_logic_cluster/lc_1/in_1

T_4_5_wire_logic_cluster/lc_6/out
T_4_6_lc_trk_g1_6
T_4_6_wire_logic_cluster/lc_6/in_1

T_4_5_wire_logic_cluster/lc_6/out
T_4_6_lc_trk_g0_6
T_4_6_input_2_4
T_4_6_wire_logic_cluster/lc_4/in_2

T_4_5_wire_logic_cluster/lc_6/out
T_4_5_lc_trk_g1_6
T_4_5_wire_logic_cluster/lc_1/in_0

T_4_5_wire_logic_cluster/lc_6/out
T_4_6_lc_trk_g0_6
T_4_6_wire_logic_cluster/lc_7/in_1

End 

Net : PWM_OUT0_8
T_5_6_wire_logic_cluster/lc_4/out
T_5_5_lc_trk_g1_4
T_5_5_input_2_3
T_5_5_wire_logic_cluster/lc_3/in_2

T_5_6_wire_logic_cluster/lc_4/out
T_6_5_lc_trk_g2_4
T_6_5_input_2_2
T_6_5_wire_logic_cluster/lc_2/in_2

T_5_6_wire_logic_cluster/lc_4/out
T_5_6_lc_trk_g3_4
T_5_6_wire_logic_cluster/lc_4/in_1

T_5_6_wire_logic_cluster/lc_4/out
T_4_6_lc_trk_g3_4
T_4_6_wire_logic_cluster/lc_6/in_3

T_5_6_wire_logic_cluster/lc_4/out
T_5_5_sp4_v_t_40
T_2_9_sp4_h_l_5
T_2_9_lc_trk_g0_0
T_2_9_input_2_4
T_2_9_wire_logic_cluster/lc_4/in_2

End 

Net : un7lto10
T_5_6_wire_logic_cluster/lc_6/out
T_5_5_lc_trk_g0_6
T_5_5_wire_logic_cluster/lc_3/in_3

T_5_6_wire_logic_cluster/lc_6/out
T_6_5_lc_trk_g3_6
T_6_5_wire_logic_cluster/lc_2/in_3

T_5_6_wire_logic_cluster/lc_6/out
T_5_6_lc_trk_g2_6
T_5_6_input_2_6
T_5_6_wire_logic_cluster/lc_6/in_2

T_5_6_wire_logic_cluster/lc_6/out
T_4_5_lc_trk_g2_6
T_4_5_wire_logic_cluster/lc_1/in_3

T_5_6_wire_logic_cluster/lc_6/out
T_4_6_sp4_h_l_4
T_3_6_sp4_v_t_47
T_2_9_lc_trk_g3_7
T_2_9_input_2_6
T_2_9_wire_logic_cluster/lc_6/in_2

End 

Net : DUTY_CYCLE0_RNI21UK6Z0Z_5
T_4_6_wire_logic_cluster/lc_1/out
T_5_6_lc_trk_g0_1
T_5_6_input_2_1
T_5_6_wire_logic_cluster/lc_1/in_2

End 

Net : un7lto10_0
T_5_5_wire_logic_cluster/lc_3/out
T_4_5_lc_trk_g3_3
T_4_5_input_2_6
T_4_5_wire_logic_cluster/lc_6/in_2

End 

Net : g2_1
T_6_6_wire_logic_cluster/lc_3/out
T_5_5_lc_trk_g2_3
T_5_5_wire_logic_cluster/lc_5/in_0

End 

Net : tmp7
T_6_3_wire_logic_cluster/lc_1/out
T_5_3_lc_trk_g2_1
T_5_3_input_2_7
T_5_3_wire_logic_cluster/lc_7/in_2

T_6_3_wire_logic_cluster/lc_1/out
T_6_3_lc_trk_g3_1
T_6_3_wire_logic_cluster/lc_3/in_3

End 

Net : PWM_DFF8.tmp8
T_6_3_wire_logic_cluster/lc_3/out
T_5_3_lc_trk_g3_3
T_5_3_wire_logic_cluster/lc_7/in_3

End 

Net : un1_DUTY_CYCLE1_2_cry_5
T_4_3_wire_logic_cluster/lc_1/cout
T_4_3_wire_logic_cluster/lc_2/in_3

Net : DUTY_CYCLE0_RNI32UK6Z0Z_6
T_4_5_wire_logic_cluster/lc_7/out
T_5_6_lc_trk_g2_7
T_5_6_wire_logic_cluster/lc_2/in_1

End 

Net : DUTY_CYCLE014_i_cascade_
T_5_5_wire_logic_cluster/lc_5/ltout
T_5_5_wire_logic_cluster/lc_6/in_2

End 

Net : tmp1
T_6_3_wire_logic_cluster/lc_2/out
T_6_4_lc_trk_g0_2
T_6_4_wire_logic_cluster/lc_0/in_0

T_6_3_wire_logic_cluster/lc_2/out
T_6_3_sp4_h_l_9
T_5_3_sp4_v_t_38
T_5_5_lc_trk_g3_3
T_5_5_wire_logic_cluster/lc_1/in_1

T_6_3_wire_logic_cluster/lc_2/out
T_6_3_sp4_h_l_9
T_6_3_lc_trk_g1_4
T_6_3_wire_logic_cluster/lc_0/in_3

End 

Net : Q_RNIKO92F_3
T_5_4_wire_logic_cluster/lc_5/out
T_4_4_lc_trk_g2_5
T_4_4_input_2_3
T_4_4_wire_logic_cluster/lc_3/in_2

End 

Net : PWM_DFF2.tmp2
T_6_3_wire_logic_cluster/lc_0/out
T_6_4_lc_trk_g0_0
T_6_4_input_2_0
T_6_4_wire_logic_cluster/lc_0/in_2

T_6_3_wire_logic_cluster/lc_0/out
T_7_1_sp4_v_t_44
T_4_5_sp4_h_l_9
T_5_5_lc_trk_g2_1
T_5_5_input_2_1
T_5_5_wire_logic_cluster/lc_1/in_2

End 

Net : un1_DUTY_CYCLE0_2_cry_12
T_5_7_wire_logic_cluster/lc_0/cout
T_5_7_wire_logic_cluster/lc_1/in_3

Net : un1_DUTY_CYCLE1_2_cry_4
T_4_3_wire_logic_cluster/lc_0/cout
T_4_3_wire_logic_cluster/lc_1/in_3

Net : DUTY_CYCLE1_RNIBGQ59Z0Z_10
T_2_3_wire_logic_cluster/lc_3/out
T_2_3_sp4_h_l_11
T_4_3_lc_trk_g2_6
T_4_3_input_2_6
T_4_3_wire_logic_cluster/lc_6/in_2

End 

Net : bfn_5_7_0_
T_5_7_wire_logic_cluster/carry_in_mux/cout
T_5_7_wire_logic_cluster/lc_0/in_3

Net : Q_RNIEU26C_3
T_5_5_wire_logic_cluster/lc_7/out
T_5_6_lc_trk_g0_7
T_5_6_input_2_7
T_5_6_wire_logic_cluster/lc_7/in_2

End 

Net : DUTY_CYCLE0_RNI65UK6Z0Z_9
T_4_6_wire_logic_cluster/lc_4/out
T_5_6_lc_trk_g1_4
T_5_6_input_2_5
T_5_6_wire_logic_cluster/lc_5/in_2

End 

Net : un2_duty_dec0_cascade_
T_6_5_wire_logic_cluster/lc_4/ltout
T_6_5_wire_logic_cluster/lc_5/in_2

End 

Net : Q_RNIEU26C_1
T_5_7_wire_logic_cluster/lc_7/out
T_5_7_lc_trk_g1_7
T_5_7_input_2_2
T_5_7_wire_logic_cluster/lc_2/in_2

End 

Net : un7lto10_0_cascade_
T_5_5_wire_logic_cluster/lc_3/ltout
T_5_5_wire_logic_cluster/lc_4/in_2

End 

Net : DUTY_CYCLE1_RNIDIQ59Z0Z_12
T_2_4_wire_logic_cluster/lc_7/out
T_0_4_span12_horz_2
T_4_4_lc_trk_g0_2
T_4_4_input_2_0
T_4_4_wire_logic_cluster/lc_0/in_2

End 

Net : DUTY_CYCLE0_RNIEVQJ6Z0Z_10
T_4_5_wire_logic_cluster/lc_1/out
T_5_6_lc_trk_g2_1
T_5_6_wire_logic_cluster/lc_6/in_1

End 

Net : un1_DUTY_CYCLE0_2_cry_10
T_5_6_wire_logic_cluster/lc_6/cout
T_5_6_wire_logic_cluster/lc_7/in_3

Net : Q_RNIEU26C_2
T_6_7_wire_logic_cluster/lc_6/out
T_5_7_lc_trk_g3_6
T_5_7_input_2_3
T_5_7_wire_logic_cluster/lc_3/in_2

End 

Net : un1_DUTY_CYCLE1lto16_7_cascade_
T_5_3_wire_logic_cluster/lc_4/ltout
T_5_3_wire_logic_cluster/lc_5/in_2

End 

Net : un1_DUTY_CYCLE0_2_cry_9
T_5_6_wire_logic_cluster/lc_5/cout
T_5_6_wire_logic_cluster/lc_6/in_3

Net : Q_RNIEU26C_0
T_6_6_wire_logic_cluster/lc_7/out
T_5_7_lc_trk_g0_7
T_5_7_input_2_1
T_5_7_wire_logic_cluster/lc_1/in_2

End 

Net : Q_RNIEU26C_4
T_5_4_wire_logic_cluster/lc_4/out
T_5_3_sp4_v_t_40
T_5_7_lc_trk_g1_5
T_5_7_input_2_4
T_5_7_wire_logic_cluster/lc_4/in_2

End 

Net : PWM_DFF4.tmp4
T_7_4_wire_logic_cluster/lc_2/out
T_6_5_lc_trk_g0_2
T_6_5_wire_logic_cluster/lc_4/in_0

End 

Net : un7lt15_0_cascade_
T_4_5_wire_logic_cluster/lc_6/ltout
T_4_5_wire_logic_cluster/lc_7/in_2

End 

Net : tmp3
T_7_4_wire_logic_cluster/lc_7/out
T_6_5_lc_trk_g0_7
T_6_5_wire_logic_cluster/lc_4/in_1

T_7_4_wire_logic_cluster/lc_7/out
T_7_4_lc_trk_g2_7
T_7_4_wire_logic_cluster/lc_2/in_3

End 

Net : un1_DUTY_CYCLE0_2_cry_8
T_5_6_wire_logic_cluster/lc_4/cout
T_5_6_wire_logic_cluster/lc_5/in_3

Net : Q_RNIEU26C_5
T_5_4_wire_logic_cluster/lc_6/out
T_5_3_sp4_v_t_44
T_5_7_lc_trk_g0_1
T_5_7_input_2_5
T_5_7_wire_logic_cluster/lc_5/in_2

End 

Net : un7lto15_1
T_4_6_wire_logic_cluster/lc_5/out
T_4_6_lc_trk_g0_5
T_4_6_wire_logic_cluster/lc_1/in_0

T_4_6_wire_logic_cluster/lc_5/out
T_4_5_lc_trk_g0_5
T_4_5_wire_logic_cluster/lc_7/in_0

T_4_6_wire_logic_cluster/lc_5/out
T_4_6_lc_trk_g0_5
T_4_6_wire_logic_cluster/lc_4/in_1

T_4_6_wire_logic_cluster/lc_5/out
T_4_5_lc_trk_g0_5
T_4_5_input_2_1
T_4_5_wire_logic_cluster/lc_1/in_2

T_4_6_wire_logic_cluster/lc_5/out
T_4_6_lc_trk_g0_5
T_4_6_wire_logic_cluster/lc_7/in_0

End 

Net : un1_DUTY_CYCLE0_2_cry_7
T_5_6_wire_logic_cluster/lc_3/cout
T_5_6_wire_logic_cluster/lc_4/in_3

Net : un1_DUTY_CYCLE0_2_cry_6
T_5_6_wire_logic_cluster/lc_2/cout
T_5_6_wire_logic_cluster/lc_3/in_3

Net : DUTY_CYCLE0_RNIG1RJ6Z0Z_12
T_4_6_wire_logic_cluster/lc_7/out
T_5_7_lc_trk_g3_7
T_5_7_input_2_0
T_5_7_wire_logic_cluster/lc_0/in_2

End 

Net : un1_DUTY_CYCLE0_2_cry_5
T_5_6_wire_logic_cluster/lc_1/cout
T_5_6_wire_logic_cluster/lc_2/in_3

Net : un1_DUTY_CYCLE0_2_cry_4
T_5_6_wire_logic_cluster/lc_0/cout
T_5_6_wire_logic_cluster/lc_1/in_3

Net : un7lto15_1_cascade_
T_4_6_wire_logic_cluster/lc_5/ltout
T_4_6_wire_logic_cluster/lc_6/in_2

End 

Net : counter_PWM0Z0Z_15
T_1_8_wire_logic_cluster/lc_6/out
T_2_8_lc_trk_g0_6
T_2_8_wire_logic_cluster/lc_1/in_3

T_1_8_wire_logic_cluster/lc_6/out
T_1_8_lc_trk_g1_6
T_1_8_wire_logic_cluster/lc_6/in_1

T_1_8_wire_logic_cluster/lc_6/out
T_2_7_sp4_v_t_45
T_2_10_lc_trk_g0_5
T_2_10_wire_logic_cluster/lc_3/in_0

End 

Net : un1_counter_PWM0_0_g
T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_6_wire_logic_cluster/lc_5/s_r

End 

Net : un1_counter_PWM0_0
T_2_8_wire_logic_cluster/lc_7/out
T_0_8_span4_horz_6
T_0_8_lc_trk_g1_6
T_0_8_wire_gbuf/in

End 

Net : un1_counter_PWM0lto17_0
T_2_8_wire_logic_cluster/lc_1/out
T_2_8_lc_trk_g3_1
T_2_8_wire_logic_cluster/lc_7/in_3

End 

Net : un8lto15_c_cascade_
T_2_4_wire_logic_cluster/lc_6/ltout
T_2_4_wire_logic_cluster/lc_7/in_2

End 

Net : counter_PWM0Z0Z_16
T_1_8_wire_logic_cluster/lc_7/out
T_2_8_lc_trk_g1_7
T_2_8_wire_logic_cluster/lc_1/in_1

T_1_8_wire_logic_cluster/lc_7/out
T_1_8_lc_trk_g3_7
T_1_8_wire_logic_cluster/lc_7/in_1

T_1_8_wire_logic_cluster/lc_7/out
T_0_8_span4_horz_19
T_3_8_sp4_v_t_46
T_2_10_lc_trk_g2_3
T_2_10_wire_logic_cluster/lc_4/in_3

End 

Net : un1_counter_PWM0lt14_0_cascade_
T_2_8_wire_logic_cluster/lc_6/ltout
T_2_8_wire_logic_cluster/lc_7/in_2

End 

Net : counter_PWM0Z0Z_9
T_1_8_wire_logic_cluster/lc_0/out
T_2_8_lc_trk_g1_0
T_2_8_wire_logic_cluster/lc_5/in_0

T_1_8_wire_logic_cluster/lc_0/out
T_1_8_lc_trk_g3_0
T_1_8_wire_logic_cluster/lc_0/in_1

T_1_8_wire_logic_cluster/lc_0/out
T_2_9_lc_trk_g3_0
T_2_9_wire_logic_cluster/lc_5/in_0

End 

Net : un1_counter_PWM0lt11_cascade_
T_2_8_wire_logic_cluster/lc_5/ltout
T_2_8_wire_logic_cluster/lc_6/in_2

End 

Net : counter_PWM0Z0Z_8
T_1_7_wire_logic_cluster/lc_7/out
T_2_8_lc_trk_g3_7
T_2_8_wire_logic_cluster/lc_5/in_1

T_1_7_wire_logic_cluster/lc_7/out
T_1_7_lc_trk_g3_7
T_1_7_wire_logic_cluster/lc_7/in_1

T_1_7_wire_logic_cluster/lc_7/out
T_2_6_sp4_v_t_47
T_2_9_lc_trk_g0_7
T_2_9_wire_logic_cluster/lc_4/in_3

End 

Net : counter_PWM0Z0Z_10
T_1_8_wire_logic_cluster/lc_1/out
T_2_8_lc_trk_g0_1
T_2_8_input_2_5
T_2_8_wire_logic_cluster/lc_5/in_2

T_1_8_wire_logic_cluster/lc_1/out
T_1_8_lc_trk_g3_1
T_1_8_wire_logic_cluster/lc_1/in_1

T_1_8_wire_logic_cluster/lc_1/out
T_2_9_lc_trk_g2_1
T_2_9_wire_logic_cluster/lc_6/in_3

End 

Net : counter_PWM0Z0Z_7
T_1_7_wire_logic_cluster/lc_6/out
T_2_8_lc_trk_g2_6
T_2_8_wire_logic_cluster/lc_5/in_3

T_1_7_wire_logic_cluster/lc_6/out
T_1_7_lc_trk_g1_6
T_1_7_wire_logic_cluster/lc_6/in_1

T_1_7_wire_logic_cluster/lc_6/out
T_2_6_sp4_v_t_45
T_2_9_lc_trk_g0_5
T_2_9_wire_logic_cluster/lc_3/in_0

End 

Net : counter_PWM0Z0Z_13
T_1_8_wire_logic_cluster/lc_4/out
T_2_8_lc_trk_g0_4
T_2_8_wire_logic_cluster/lc_6/in_0

T_1_8_wire_logic_cluster/lc_4/out
T_1_8_lc_trk_g3_4
T_1_8_wire_logic_cluster/lc_4/in_1

T_1_8_wire_logic_cluster/lc_4/out
T_2_7_sp4_v_t_41
T_2_10_lc_trk_g1_1
T_2_10_wire_logic_cluster/lc_1/in_3

End 

Net : counter_PWM0Z0Z_12
T_1_8_wire_logic_cluster/lc_3/out
T_2_8_lc_trk_g0_3
T_2_8_wire_logic_cluster/lc_6/in_1

T_1_8_wire_logic_cluster/lc_3/out
T_1_8_lc_trk_g1_3
T_1_8_wire_logic_cluster/lc_3/in_1

T_1_8_wire_logic_cluster/lc_3/out
T_2_7_sp4_v_t_39
T_2_10_lc_trk_g1_7
T_2_10_wire_logic_cluster/lc_0/in_0

End 

Net : bfn_1_3_0_
T_1_3_wire_logic_cluster/carry_in_mux/cout
T_1_3_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_1_9_0_
T_1_9_wire_logic_cluster/carry_in_mux/cout
T_1_9_wire_logic_cluster/lc_0/in_3

End 

Net : counter_PWM0Z0Z_1
T_1_6_wire_logic_cluster/lc_4/out
T_1_7_lc_trk_g1_4
T_1_7_wire_logic_cluster/lc_0/in_1

T_1_6_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g1_4
T_1_6_wire_logic_cluster/lc_4/in_3

End 

Net : counter_PWM1Z0Z_0
T_1_1_wire_logic_cluster/lc_0/out
T_1_1_lc_trk_g3_0
T_1_1_wire_logic_cluster/lc_0/in_1

End 

Net : counter_PWM0Z0Z_0
T_1_6_wire_logic_cluster/lc_6/out
T_1_7_lc_trk_g0_6
T_1_7_input_2_0
T_1_7_wire_logic_cluster/lc_0/in_2

T_1_6_wire_logic_cluster/lc_6/out
T_1_6_lc_trk_g3_6
T_1_6_wire_logic_cluster/lc_4/in_1

T_1_6_wire_logic_cluster/lc_6/out
T_1_6_lc_trk_g3_6
T_1_6_wire_logic_cluster/lc_6/in_3

End 

Net : counter_PWM0Z0Z_11
T_1_8_wire_logic_cluster/lc_2/out
T_2_8_lc_trk_g1_2
T_2_8_wire_logic_cluster/lc_6/in_3

T_1_8_wire_logic_cluster/lc_2/out
T_1_8_lc_trk_g1_2
T_1_8_wire_logic_cluster/lc_2/in_1

T_1_8_wire_logic_cluster/lc_2/out
T_2_9_lc_trk_g3_2
T_2_9_wire_logic_cluster/lc_7/in_0

End 

Net : counter_PWM1Z0Z_1
T_1_1_wire_logic_cluster/lc_1/out
T_1_1_lc_trk_g3_1
T_1_1_wire_logic_cluster/lc_1/in_1

End 

Net : counter_PWM0Z0Z_2
T_1_7_wire_logic_cluster/lc_1/out
T_1_7_lc_trk_g3_1
T_1_7_wire_logic_cluster/lc_1/in_1

End 

Net : counter_PWM1Z0Z_2
T_1_1_wire_logic_cluster/lc_2/out
T_1_1_lc_trk_g1_2
T_1_1_wire_logic_cluster/lc_2/in_1

End 

Net : counter_PWM0Z0Z_3
T_1_7_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g1_2
T_1_7_wire_logic_cluster/lc_2/in_1

End 

Net : counter_PWM0Z0Z_17
T_1_9_wire_logic_cluster/lc_0/out
T_2_8_lc_trk_g3_0
T_2_8_wire_logic_cluster/lc_7/in_0

T_1_9_wire_logic_cluster/lc_0/out
T_1_9_lc_trk_g1_0
T_1_9_wire_logic_cluster/lc_0/in_1

T_1_9_wire_logic_cluster/lc_0/out
T_2_10_lc_trk_g3_0
T_2_10_wire_logic_cluster/lc_5/in_0

End 

Net : counter_PWM0Z0Z_14
T_1_8_wire_logic_cluster/lc_5/out
T_2_8_lc_trk_g1_5
T_2_8_wire_logic_cluster/lc_7/in_1

T_1_8_wire_logic_cluster/lc_5/out
T_1_8_lc_trk_g1_5
T_1_8_wire_logic_cluster/lc_5/in_1

T_1_8_wire_logic_cluster/lc_5/out
T_2_7_sp4_v_t_43
T_2_10_lc_trk_g1_3
T_2_10_wire_logic_cluster/lc_2/in_0

End 

Net : counter_PWM0_1_cry_15
T_1_8_wire_logic_cluster/lc_6/cout
T_1_8_wire_logic_cluster/lc_7/in_3

Net : counter_PWM1_cry_14
T_1_2_wire_logic_cluster/lc_6/cout
T_1_2_wire_logic_cluster/lc_7/in_3

Net : counter_PWM1Z0Z_3
T_1_1_wire_logic_cluster/lc_3/out
T_1_1_lc_trk_g1_3
T_1_1_wire_logic_cluster/lc_3/in_1

End 

Net : counter_PWM0Z0Z_4
T_1_7_wire_logic_cluster/lc_3/out
T_1_7_lc_trk_g1_3
T_1_7_wire_logic_cluster/lc_3/in_1

T_1_7_wire_logic_cluster/lc_3/out
T_2_6_sp4_v_t_39
T_2_9_lc_trk_g1_7
T_2_9_wire_logic_cluster/lc_0/in_0

End 

Net : counter_PWM0_1_cry_14
T_1_8_wire_logic_cluster/lc_5/cout
T_1_8_wire_logic_cluster/lc_6/in_3

Net : counter_PWM1_cry_13
T_1_2_wire_logic_cluster/lc_5/cout
T_1_2_wire_logic_cluster/lc_6/in_3

Net : counter_PWM0Z0Z_5
T_1_7_wire_logic_cluster/lc_4/out
T_1_7_lc_trk_g3_4
T_1_7_wire_logic_cluster/lc_4/in_1

T_1_7_wire_logic_cluster/lc_4/out
T_2_6_sp4_v_t_41
T_2_9_lc_trk_g1_1
T_2_9_wire_logic_cluster/lc_1/in_3

End 

Net : counter_PWM1Z0Z_4
T_1_1_wire_logic_cluster/lc_4/out
T_1_1_lc_trk_g3_4
T_1_1_wire_logic_cluster/lc_4/in_1

T_1_1_wire_logic_cluster/lc_4/out
T_2_1_lc_trk_g0_4
T_2_1_wire_logic_cluster/lc_0/in_0

End 

Net : counter_PWM1_cry_12
T_1_2_wire_logic_cluster/lc_4/cout
T_1_2_wire_logic_cluster/lc_5/in_3

Net : counter_PWM0_1_cry_13
T_1_8_wire_logic_cluster/lc_4/cout
T_1_8_wire_logic_cluster/lc_5/in_3

Net : counter_PWM1Z0Z_5
T_1_1_wire_logic_cluster/lc_5/out
T_1_1_lc_trk_g1_5
T_1_1_wire_logic_cluster/lc_5/in_1

T_1_1_wire_logic_cluster/lc_5/out
T_2_1_lc_trk_g0_5
T_2_1_wire_logic_cluster/lc_1/in_0

End 

Net : counter_PWM0Z0Z_6
T_1_7_wire_logic_cluster/lc_5/out
T_1_7_lc_trk_g1_5
T_1_7_wire_logic_cluster/lc_5/in_1

T_1_7_wire_logic_cluster/lc_5/out
T_2_6_sp4_v_t_43
T_2_9_lc_trk_g1_3
T_2_9_wire_logic_cluster/lc_2/in_0

End 

Net : counter_PWM1_cry_11
T_1_2_wire_logic_cluster/lc_3/cout
T_1_2_wire_logic_cluster/lc_4/in_3

Net : counter_PWM0_1_cry_12
T_1_8_wire_logic_cluster/lc_3/cout
T_1_8_wire_logic_cluster/lc_4/in_3

Net : counter_PWM1Z0Z_6
T_1_1_wire_logic_cluster/lc_6/out
T_1_1_lc_trk_g1_6
T_1_1_wire_logic_cluster/lc_6/in_1

T_1_1_wire_logic_cluster/lc_6/out
T_2_1_lc_trk_g0_6
T_2_1_wire_logic_cluster/lc_2/in_0

End 

Net : counter_PWM1_cry_10
T_1_2_wire_logic_cluster/lc_2/cout
T_1_2_wire_logic_cluster/lc_3/in_3

Net : counter_PWM0_1_cry_11
T_1_8_wire_logic_cluster/lc_2/cout
T_1_8_wire_logic_cluster/lc_3/in_3

Net : counter_PWM1Z0Z_7
T_1_1_wire_logic_cluster/lc_7/out
T_1_1_lc_trk_g3_7
T_1_1_wire_logic_cluster/lc_7/in_1

T_1_1_wire_logic_cluster/lc_7/out
T_2_1_lc_trk_g1_7
T_2_1_wire_logic_cluster/lc_3/in_3

End 

Net : counter_PWM0_1_cry_10
T_1_8_wire_logic_cluster/lc_1/cout
T_1_8_wire_logic_cluster/lc_2/in_3

Net : counter_PWM1_cry_9
T_1_2_wire_logic_cluster/lc_1/cout
T_1_2_wire_logic_cluster/lc_2/in_3

Net : counter_PWM1_cry_8
T_1_2_wire_logic_cluster/lc_0/cout
T_1_2_wire_logic_cluster/lc_1/in_3

Net : counter_PWM0_1_cry_9
T_1_8_wire_logic_cluster/lc_0/cout
T_1_8_wire_logic_cluster/lc_1/in_3

Net : un2_duty_dec1_cascade_
T_5_3_wire_logic_cluster/lc_5/ltout
T_5_3_wire_logic_cluster/lc_6/in_2

End 

Net : counter_PWM1Z0Z_8
T_1_2_wire_logic_cluster/lc_0/out
T_1_2_lc_trk_g3_0
T_1_2_wire_logic_cluster/lc_0/in_1

T_1_2_wire_logic_cluster/lc_0/out
T_2_1_lc_trk_g2_0
T_2_1_wire_logic_cluster/lc_4/in_0

End 

Net : bfn_1_2_0_
T_1_2_wire_logic_cluster/carry_in_mux/cout
T_1_2_wire_logic_cluster/lc_0/in_3

Net : bfn_1_8_0_
T_1_8_wire_logic_cluster/carry_in_mux/cout
T_1_8_wire_logic_cluster/lc_0/in_3

Net : counter_PWM1Z0Z_9
T_1_2_wire_logic_cluster/lc_1/out
T_1_2_lc_trk_g3_1
T_1_2_wire_logic_cluster/lc_1/in_1

T_1_2_wire_logic_cluster/lc_1/out
T_2_1_lc_trk_g3_1
T_2_1_wire_logic_cluster/lc_5/in_3

End 

Net : counter_PWM1Z0Z_10
T_1_2_wire_logic_cluster/lc_2/out
T_1_2_lc_trk_g1_2
T_1_2_wire_logic_cluster/lc_2/in_1

T_1_2_wire_logic_cluster/lc_2/out
T_2_1_lc_trk_g3_2
T_2_1_wire_logic_cluster/lc_6/in_3

End 

Net : counter_PWM0_1_cry_7
T_1_7_wire_logic_cluster/lc_6/cout
T_1_7_wire_logic_cluster/lc_7/in_3

Net : counter_PWM1_cry_6
T_1_1_wire_logic_cluster/lc_6/cout
T_1_1_wire_logic_cluster/lc_7/in_3

Net : counter_PWM1Z0Z_11
T_1_2_wire_logic_cluster/lc_3/out
T_1_2_lc_trk_g1_3
T_1_2_wire_logic_cluster/lc_3/in_1

T_1_2_wire_logic_cluster/lc_3/out
T_2_1_lc_trk_g2_3
T_2_1_wire_logic_cluster/lc_7/in_0

End 

Net : counter_PWM1_cry_5
T_1_1_wire_logic_cluster/lc_5/cout
T_1_1_wire_logic_cluster/lc_6/in_3

Net : counter_PWM0_1_cry_6
T_1_7_wire_logic_cluster/lc_5/cout
T_1_7_wire_logic_cluster/lc_6/in_3

Net : counter_PWM1Z0Z_12
T_1_2_wire_logic_cluster/lc_4/out
T_1_2_lc_trk_g3_4
T_1_2_wire_logic_cluster/lc_4/in_1

T_1_2_wire_logic_cluster/lc_4/out
T_2_2_lc_trk_g1_4
T_2_2_wire_logic_cluster/lc_0/in_3

End 

Net : counter_PWM0_1_cry_5
T_1_7_wire_logic_cluster/lc_4/cout
T_1_7_wire_logic_cluster/lc_5/in_3

Net : counter_PWM1_cry_4
T_1_1_wire_logic_cluster/lc_4/cout
T_1_1_wire_logic_cluster/lc_5/in_3

Net : counter_PWM1Z0Z_13
T_1_2_wire_logic_cluster/lc_5/out
T_1_2_lc_trk_g1_5
T_1_2_wire_logic_cluster/lc_5/in_1

T_1_2_wire_logic_cluster/lc_5/out
T_2_2_lc_trk_g0_5
T_2_2_wire_logic_cluster/lc_1/in_0

End 

Net : counter_PWM1_cry_3
T_1_1_wire_logic_cluster/lc_3/cout
T_1_1_wire_logic_cluster/lc_4/in_3

Net : counter_PWM0_1_cry_4
T_1_7_wire_logic_cluster/lc_3/cout
T_1_7_wire_logic_cluster/lc_4/in_3

Net : counter_PWM1Z0Z_14
T_1_2_wire_logic_cluster/lc_6/out
T_1_2_lc_trk_g1_6
T_1_2_wire_logic_cluster/lc_6/in_1

T_1_2_wire_logic_cluster/lc_6/out
T_2_2_lc_trk_g0_6
T_2_2_wire_logic_cluster/lc_2/in_0

End 

Net : counter_PWM0_1_cry_3
T_1_7_wire_logic_cluster/lc_2/cout
T_1_7_wire_logic_cluster/lc_3/in_3

Net : counter_PWM1_cry_2
T_1_1_wire_logic_cluster/lc_2/cout
T_1_1_wire_logic_cluster/lc_3/in_3

Net : counter_PWM1Z0Z_15
T_1_2_wire_logic_cluster/lc_7/out
T_1_2_lc_trk_g3_7
T_1_2_wire_logic_cluster/lc_7/in_1

T_1_2_wire_logic_cluster/lc_7/out
T_2_2_lc_trk_g1_7
T_2_2_wire_logic_cluster/lc_3/in_3

End 

Net : counter_PWM0_1_cry_2
T_1_7_wire_logic_cluster/lc_1/cout
T_1_7_wire_logic_cluster/lc_2/in_3

Net : counter_PWM1_cry_1
T_1_1_wire_logic_cluster/lc_1/cout
T_1_1_wire_logic_cluster/lc_2/in_3

Net : counter_PWM0_1_cry_1
T_1_7_wire_logic_cluster/lc_0/cout
T_1_7_wire_logic_cluster/lc_1/in_3

Net : counter_PWM1_cry_0
T_1_1_wire_logic_cluster/lc_0/cout
T_1_1_wire_logic_cluster/lc_1/in_3

Net : counter_PWM1Z0Z_16
T_1_3_wire_logic_cluster/lc_0/out
T_1_3_lc_trk_g1_0
T_1_3_wire_logic_cluster/lc_0/in_1

T_1_3_wire_logic_cluster/lc_0/out
T_2_2_lc_trk_g2_0
T_2_2_wire_logic_cluster/lc_4/in_0

End 

Net : counter_PWM1_i_9
T_2_1_wire_logic_cluster/lc_5/out
T_2_1_lc_trk_g1_5
T_2_1_wire_logic_cluster/lc_5/in_1

End 

Net : decrease_duty0_c
T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_40
T_6_4_sp4_h_l_5
T_7_4_lc_trk_g3_5
T_7_4_wire_logic_cluster/lc_7/in_3

End 

Net : decrease_duty1_c
T_4_0_wire_io_cluster/io_1/D_IN_0
T_4_0_span4_vert_28
T_5_3_sp4_h_l_10
T_6_3_lc_trk_g2_2
T_6_3_wire_logic_cluster/lc_1/in_3

End 

Net : increase_duty0_c
T_8_0_wire_io_cluster/io_1/D_IN_0
T_8_0_span4_vert_28
T_5_3_sp4_h_l_4
T_6_3_lc_trk_g3_4
T_6_3_wire_logic_cluster/lc_2/in_3

End 

Net : increase_duty1_c
T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span4_vert_16
T_5_2_sp4_h_l_11
T_5_2_lc_trk_g0_6
T_5_2_wire_logic_cluster/lc_2/in_0

End 

Net : PWM_OUT1_c_THRU_CO
T_2_2_wire_logic_cluster/lc_5/out
T_0_2_span12_horz_14
T_5_0_span12_vert_2
T_5_0_lc_trk_g0_2
T_5_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : PWM_OUT1_c
T_2_2_wire_logic_cluster/lc_4/cout
T_2_2_wire_logic_cluster/lc_5/in_3

End 

Net : PWM_OUT0_c_THRU_CO
T_2_10_wire_logic_cluster/lc_7/out
T_2_10_sp4_h_l_3
T_6_10_sp4_h_l_3
T_9_6_sp4_v_t_38
T_9_2_sp4_v_t_43
T_9_0_span4_vert_15
T_9_0_lc_trk_g0_7
T_9_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : PWM_OUT0_c
T_2_10_wire_logic_cluster/lc_6/cout
T_2_10_wire_logic_cluster/lc_7/in_3

End 

Net : counter_PWM0_i_14
T_2_10_wire_logic_cluster/lc_2/out
T_2_10_lc_trk_g1_2
T_2_10_wire_logic_cluster/lc_2/in_1

End 

Net : counter_PWM0_i_15
T_2_10_wire_logic_cluster/lc_3/out
T_2_10_lc_trk_g3_3
T_2_10_wire_logic_cluster/lc_3/in_1

End 

Net : counter_PWM0_i_16
T_2_10_wire_logic_cluster/lc_4/out
T_2_10_lc_trk_g3_4
T_2_10_wire_logic_cluster/lc_4/in_1

End 

Net : counter_PWM0_i_17
T_2_10_wire_logic_cluster/lc_5/out
T_2_10_lc_trk_g1_5
T_2_10_wire_logic_cluster/lc_5/in_1

End 

Net : counter_PWM0_i_5
T_2_9_wire_logic_cluster/lc_1/out
T_2_9_lc_trk_g3_1
T_2_9_wire_logic_cluster/lc_1/in_1

End 

Net : counter_PWM0_i_6
T_2_9_wire_logic_cluster/lc_2/out
T_2_9_lc_trk_g1_2
T_2_9_wire_logic_cluster/lc_2/in_1

End 

Net : counter_PWM0_i_7
T_2_9_wire_logic_cluster/lc_3/out
T_2_9_lc_trk_g0_3
T_2_9_input_2_3
T_2_9_wire_logic_cluster/lc_3/in_2

End 

Net : counter_PWM0_i_8
T_2_9_wire_logic_cluster/lc_4/out
T_2_9_lc_trk_g3_4
T_2_9_wire_logic_cluster/lc_4/in_1

End 

Net : counter_PWM0_i_9
T_2_9_wire_logic_cluster/lc_5/out
T_2_9_lc_trk_g1_5
T_2_9_wire_logic_cluster/lc_5/in_1

End 

Net : counter_PWM0_i_12
T_2_10_wire_logic_cluster/lc_0/out
T_2_10_lc_trk_g1_0
T_2_10_wire_logic_cluster/lc_0/in_1

End 

Net : counter_PWM0_i_11
T_2_9_wire_logic_cluster/lc_7/out
T_2_9_lc_trk_g2_7
T_2_9_input_2_7
T_2_9_wire_logic_cluster/lc_7/in_2

End 

Net : counter_PWM0_i_10
T_2_9_wire_logic_cluster/lc_6/out
T_2_9_lc_trk_g1_6
T_2_9_wire_logic_cluster/lc_6/in_1

End 

Net : CONSTANT_ONE_NET
T_1_10_wire_logic_cluster/lc_0/out
T_2_10_lc_trk_g0_0
T_2_10_input_2_6
T_2_10_wire_logic_cluster/lc_6/in_2

End 

Net : counter_PWM0_i_4
T_2_9_wire_logic_cluster/lc_0/out
T_2_9_lc_trk_g1_0
T_2_9_wire_logic_cluster/lc_0/in_1

End 

Net : counter_PWM1_i_4
T_2_1_wire_logic_cluster/lc_0/out
T_2_1_lc_trk_g1_0
T_2_1_wire_logic_cluster/lc_0/in_1

End 

Net : counter_PWM1_i_5
T_2_1_wire_logic_cluster/lc_1/out
T_2_1_lc_trk_g1_1
T_2_1_wire_logic_cluster/lc_1/in_1

End 

Net : counter_PWM1_i_6
T_2_1_wire_logic_cluster/lc_2/out
T_2_1_lc_trk_g0_2
T_2_1_input_2_2
T_2_1_wire_logic_cluster/lc_2/in_2

End 

Net : clk_c_g
T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_4_wire_logic_cluster/lc_3/clk

End 

Net : counter_PWM1_i_7
T_2_1_wire_logic_cluster/lc_3/out
T_2_1_lc_trk_g1_3
T_2_1_wire_logic_cluster/lc_3/in_1

End 

Net : counter_PWM1_i_8
T_2_1_wire_logic_cluster/lc_4/out
T_2_1_lc_trk_g3_4
T_2_1_wire_logic_cluster/lc_4/in_1

End 

Net : bfn_1_1_0_
Net : counter_PWM0_i_13
T_2_10_wire_logic_cluster/lc_1/out
T_2_10_lc_trk_g3_1
T_2_10_wire_logic_cluster/lc_1/in_1

End 

Net : counter_PWM1_i_10
T_2_1_wire_logic_cluster/lc_6/out
T_2_1_lc_trk_g1_6
T_2_1_wire_logic_cluster/lc_6/in_1

End 

Net : counter_PWM1_i_11
T_2_1_wire_logic_cluster/lc_7/out
T_2_1_lc_trk_g2_7
T_2_1_input_2_7
T_2_1_wire_logic_cluster/lc_7/in_2

End 

Net : counter_PWM1_i_12
T_2_2_wire_logic_cluster/lc_0/out
T_2_2_lc_trk_g1_0
T_2_2_wire_logic_cluster/lc_0/in_1

End 

Net : counter_PWM1_i_13
T_2_2_wire_logic_cluster/lc_1/out
T_2_2_lc_trk_g3_1
T_2_2_wire_logic_cluster/lc_1/in_1

End 

Net : counter_PWM1_i_14
T_2_2_wire_logic_cluster/lc_2/out
T_2_2_lc_trk_g1_2
T_2_2_wire_logic_cluster/lc_2/in_1

End 

Net : counter_PWM1_i_15
T_2_2_wire_logic_cluster/lc_3/out
T_2_2_lc_trk_g1_3
T_2_2_wire_logic_cluster/lc_3/in_1

End 

Net : counter_PWM1_i_16
T_2_2_wire_logic_cluster/lc_4/out
T_2_2_lc_trk_g3_4
T_2_2_wire_logic_cluster/lc_4/in_1

End 

