$date
	Fri Dec 13 19:03:43 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 2 ! Qb [1:0] $end
$var wire 2 " Q [1:0] $end
$var reg 1 # CLK $end
$var reg 2 $ D [1:0] $end
$var reg 1 % RSTn $end
$scope module uut $end
$var wire 1 # CLK $end
$var wire 2 & D [1:0] $end
$var wire 2 ' Qb [1:0] $end
$var wire 1 % RSTn $end
$var reg 2 ( Q [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b11 '
b0 &
0%
b0 $
0#
b0 "
b11 !
$end
#5
1#
#10
0#
1%
b1 $
b1 &
#15
b10 !
b10 '
b1 "
b1 (
1#
#20
0#
b10 $
b10 &
#25
b1 !
b1 '
b10 "
b10 (
1#
#30
0#
b11 $
b11 &
#35
b0 !
b0 '
b11 "
b11 (
1#
#40
0#
b0 $
b0 &
#45
b11 !
b11 '
b0 "
b0 (
1#
#50
0#
b1 $
b1 &
#55
b10 !
b10 '
b1 "
b1 (
1#
#60
0#
b10 $
b10 &
#65
b1 !
b1 '
b10 "
b10 (
1#
#70
0#
b11 $
b11 &
#75
b0 !
b0 '
b11 "
b11 (
1#
#80
0#
b0 $
b0 &
#85
b11 !
b11 '
b0 "
b0 (
1#
#90
0#
b1 $
b1 &
#95
b10 !
b10 '
b1 "
b1 (
1#
#100
0#
b10 $
b10 &
#105
b1 !
b1 '
b10 "
b10 (
1#
#110
0#
b11 $
b11 &
