<!DOCTYPE html><html class="client-nojs" lang="en" dir="ltr"><head><meta charset="UTF-8"/>
<script>
// templated by golang 
function __setCMPv2RequestData() {
    window._CMPv2RequestData = {
	    "language": "en",
	    "stylingLogo": "//g.ezodn.com/utilcave_com/middleton/img.webp?dirname=wikichip_org&amp;img=/logo/wikichip_org"
    };
}
__setCMPv2RequestData();

var gtagLoadBackoff = 100;
function gtagLoadedCheck() {
    if(typeof gtag == 'undefined') {
        gtagLoadBackoff += 100;

        return setTimeout(function(){
            gtagLoadedCheck();
        }, gtagLoadBackoff);
    } else {
        gtag('consent', 'default', {
            'ad_storage': 'denied',
            'ad_user_data': 'denied',
            'ad_personalization': 'denied',
            'analytics_storage': 'denied'
        });
    }
}

gtagLoadedCheck();</script>

<script src="https://privacy.gatekeeperconsent.com/tcf2_stub.js" data-cfasync="false"></script>
<script>var __ezHttpConsent={setByCat:function(src,tagType,attributes,category,force){var setScript=function(){if(force||window.ezTcfConsent[category]){var scriptElement=document.createElement(tagType);scriptElement.src=src;attributes.forEach(function(attr){for(var key in attr){if(attr.hasOwnProperty(key)){scriptElement.setAttribute(key,attr[key]);}}});var firstScript=document.getElementsByTagName(tagType)[0];firstScript.parentNode.insertBefore(scriptElement,firstScript);}};if(force||(window.ezTcfConsent&&window.ezTcfConsent.loaded)){setScript();}else if(typeof getEzConsentData==="function"){getEzConsentData().then(function(ezTcfConsent){if(ezTcfConsent&&ezTcfConsent.loaded){setScript();}else{console.error("cannot get ez consent data");force=true;setScript();}});}else{force=true;setScript();console.error("getEzConsentData is not a function");}},};</script>
<script>var ezTcfConsent=window.ezTcfConsent?window.ezTcfConsent:{loaded:false,store_info:false,develop_and_improve_services:false,measure_ad_performance:false,measure_content_performance:false,select_basic_ads:false,create_ad_profile:false,select_personalized_ads:false,create_content_profile:false,select_personalized_content:false,understand_audiences:false,use_limited_data_to_select_content:false,};function getEzConsentData(){return new Promise(function(resolve){document.addEventListener("ezConsentEvent",function(event){var ezTcfConsent=event.detail.ezTcfConsent;resolve(ezTcfConsent);});});}</script>
<script>function _setEzCookies(ezConsentData){var cookies=[{name:"ezosuibasgeneris-1",value:"ce8cb4a7-65bc-4878-6250-d52cef6c0ee5; Path=/; Domain=wikichip.org; Expires=Tue, 30 Sep 2025 08:12:24 UTC; Secure; SameSite=None",tcfCategory:"understand_audiences",isEzoic:"true",},{name:"ezoab_86609",value:"mod275; Path=/; Domain=wikichip.org; Expires=Mon, 30 Sep 2024 10:12:24 UTC",tcfCategory:"store_info",isEzoic:"true",},{name:"ezopvc_86609",value:"1; Path=/; Domain=wikichip.org; Expires=Mon, 30 Sep 2024 08:42:25 UTC",tcfCategory:"understand_audiences",isEzoic:"true",}];for(var i=0;i<cookies.length;i++){var cookie=cookies[i];if(ezConsentData&&ezConsentData.loaded&&ezConsentData[cookie.tcfCategory]){document.cookie=cookie.name+"="+cookie.value;}}}
if(window.ezTcfConsent&&window.ezTcfConsent.loaded){_setEzCookies(window.ezTcfConsent);}else if(typeof getEzConsentData==="function"){getEzConsentData().then(function(ezTcfConsent){if(ezTcfConsent&&ezTcfConsent.loaded){_setEzCookies(window.ezTcfConsent);}else{console.error("cannot get ez consent data");_setEzCookies(window.ezTcfConsent);}});}else{console.error("getEzConsentData is not a function");_setEzCookies(window.ezTcfConsent);}</script><script type="text/javascript" data-ezscrex='false' data-cfasync='false'>window._ezaq = Object.assign({"edge_cache_status":12,"edge_response_time":696}, typeof window._ezaq !== "undefined" ? window._ezaq : {});</script><script type="text/javascript" data-ezscrex='false' data-cfasync='false'>window._ezaq = Object.assign({"ab_test_id":""}, typeof window._ezaq !== "undefined" ? window._ezaq : {});window.__ez=window.__ez||{};window.__ez.tf={};</script><script type="text/javascript" data-ezscrex='false' data-cfasync='false'>window.ezDisableAds = true;</script>
<script data-ezscrex='false' data-cfasync='false' data-pagespeed-no-defer>var __ez=__ez||{};__ez.stms=Date.now();__ez.evt={};__ez.script={};__ez.ck=__ez.ck||{};__ez.template={};__ez.template.isOrig=false;window.__ezScriptHost="//www.ezojs.com";__ez.queue=function(){var e=0,i=0,t=[],n=!1,o=[],r=[],s=!0,a=function(e,i,n,o,r,s,a){var l=arguments.length>7&&void 0!==arguments[7]?arguments[7]:window,d=this;this.name=e,this.funcName=i,this.parameters=null===n?null:w(n)?n:[n],this.isBlock=o,this.blockedBy=r,this.deleteWhenComplete=s,this.isError=!1,this.isComplete=!1,this.isInitialized=!1,this.proceedIfError=a,this.fWindow=l,this.isTimeDelay=!1,this.process=function(){u("... func = "+e),d.isInitialized=!0,d.isComplete=!0,u("... func.apply: "+e);var i=d.funcName.split("."),n=null,o=this.fWindow||window;i.length>3||(n=3===i.length?o[i[0]][i[1]][i[2]]:2===i.length?o[i[0]][i[1]]:o[d.funcName]),null!=n&&n.apply(null,this.parameters),!0===d.deleteWhenComplete&&delete t[e],!0===d.isBlock&&(u("----- F'D: "+d.name),m())}},l=function(e,i,t,n,o,r,s){var a=arguments.length>7&&void 0!==arguments[7]?arguments[7]:window,l=this;this.name=e,this.path=i,this.async=o,this.defer=r,this.isBlock=t,this.blockedBy=n,this.isInitialized=!1,this.isError=!1,this.isComplete=!1,this.proceedIfError=s,this.fWindow=a,this.isTimeDelay=!1,this.isPath=function(e){return"/"===e[0]&&"/"!==e[1]},this.getSrc=function(e){return void 0!==window.__ezScriptHost&&this.isPath(e)&&"banger.js"!==this.name?window.__ezScriptHost+e:e},this.process=function(){l.isInitialized=!0,u("... file = "+e);var i=this.fWindow?this.fWindow.document:document,t=i.createElement("script");t.src=this.getSrc(this.path),!0===o?t.async=!0:!0===r&&(t.defer=!0),t.onerror=function(){var e={url:window.location.href,name:l.name,path:l.path,user_agent:window.navigator.userAgent};"undefined"!=typeof _ezaq&&(e.pageview_id=_ezaq.page_view_id);var i=encodeURIComponent(JSON.stringify(e)),t=new XMLHttpRequest;t.open("GET","//g.ezoic.net/ezqlog?d="+i,!0),t.send(),u("----- ERR'D: "+l.name),l.isError=!0,!0===l.isBlock&&m()},t.onreadystatechange=t.onload=function(){var e=t.readyState;u("----- F'D: "+l.name),e&&!/loaded|complete/.test(e)||(l.isComplete=!0,!0===l.isBlock&&m())},i.getElementsByTagName("head")[0].appendChild(t)}},d=function(e,i){this.name=e,this.path="",this.async=!1,this.defer=!1,this.isBlock=!1,this.blockedBy=[],this.isInitialized=!0,this.isError=!1,this.isComplete=i,this.proceedIfError=!1,this.isTimeDelay=!1,this.process=function(){}};function c(e,i,n,s,a,d,c,f,u){var m=new l(e,i,n,s,a,d,c,u);!0===f?o[e]=m:r[e]=m,t[e]=m,h(m)}function h(e){!0!==f(e)&&0!=s&&e.process()}function f(e){if(!0===e.isTimeDelay&&!1===n)return u(e.name+" blocked = TIME DELAY!"),!0;if(w(e.blockedBy))for(var i=0;i<e.blockedBy.length;i++){var o=e.blockedBy[i];if(!1===t.hasOwnProperty(o))return u(e.name+" blocked = "+o),!0;if(!0===e.proceedIfError&&!0===t[o].isError)return!1;if(!1===t[o].isComplete)return u(e.name+" blocked = "+o),!0}return!1}function u(e){var i=window.location.href,t=new RegExp("[?&]ezq=([^&#]*)","i").exec(i);"1"===(t?t[1]:null)&&console.debug(e)}function m(){++e>200||(u("let's go"),p(o),p(r))}function p(e){for(var i in e)if(!1!==e.hasOwnProperty(i)){var t=e[i];!0===t.isComplete||f(t)||!0===t.isInitialized||!0===t.isError?!0===t.isError?u(t.name+": error"):!0===t.isComplete?u(t.name+": complete already"):!0===t.isInitialized&&u(t.name+": initialized already"):t.process()}}function w(e){return"[object Array]"==Object.prototype.toString.call(e)}return window.addEventListener("load",(function(){setTimeout((function(){n=!0,u("TDELAY -----"),m()}),5e3)}),!1),{addFile:c,addFileOnce:function(e,i,n,o,r,s,a,l,d){t[e]||c(e,i,n,o,r,s,a,l,d)},addDelayFile:function(e,i){var n=new l(e,i,!1,[],!1,!1,!0);n.isTimeDelay=!0,u(e+" ...  FILE! TDELAY"),r[e]=n,t[e]=n,h(n)},addFunc:function(e,n,s,l,d,c,f,u,m,p){!0===c&&(e=e+"_"+i++);var w=new a(e,n,s,l,d,f,u,p);!0===m?o[e]=w:r[e]=w,t[e]=w,h(w)},addDelayFunc:function(e,i,n){var o=new a(e,i,n,!1,[],!0,!0);o.isTimeDelay=!0,u(e+" ...  FUNCTION! TDELAY"),r[e]=o,t[e]=o,h(o)},items:t,processAll:m,setallowLoad:function(e){s=e},markLoaded:function(e){if(e&&0!==e.length){if(e in t){var i=t[e];!0===i.isComplete?u(i.name+" "+e+": error loaded duplicate"):(i.isComplete=!0,i.isInitialized=!0)}else t[e]=new d(e,!0);u("markLoaded dummyfile: "+t[e].name)}},logWhatsBlocked:function(){for(var e in t)!1!==t.hasOwnProperty(e)&&f(t[e])}}}();__ez.evt.add=function(e,t,n){e.addEventListener?e.addEventListener(t,n,!1):e.attachEvent?e.attachEvent("on"+t,n):e["on"+t]=n()},__ez.evt.remove=function(e,t,n){e.removeEventListener?e.removeEventListener(t,n,!1):e.detachEvent?e.detachEvent("on"+t,n):delete e["on"+t]};__ez.script.add=function(e){var t=document.createElement("script");t.src=e,t.async=!0,t.type="text/javascript",document.getElementsByTagName("head")[0].appendChild(t)};__ez.dot={};__ez.queue.addFile('/detroitchicago/boise.js', '/detroitchicago/boise.js?gcb=195-3&cb=5', true, [], true, false, true, false);__ez.queue.addFile('/parsonsmaize/abilene.js', '/parsonsmaize/abilene.js?gcb=195-3&cb=35', true, [], true, false, true, false);</script>
<script data-ezscrex="false" type="text/javascript" data-cfasync="false">window._ezaq = Object.assign({"ad_cache_level":1,"adpicker_placement_cnt":3,"ai_placeholder_cache_level":1,"ai_placeholder_placement_cnt":-1,"domain_id":86609,"ezcache_level":0,"ezcache_skip_code":14,"has_bad_image":0,"has_bad_words":0,"is_sitespeed":0,"lt_cache_level":0,"response_size":132300,"response_size_orig":126882,"response_time_orig":619,"template_id":134,"url":"https://en.wikichip.org/wiki/amd/microarchitectures/zen_4","word_count":3240,"worst_bad_word_level":0}, typeof window._ezaq !== "undefined" ? window._ezaq : {});__ez.queue.markLoaded('ezaqBaseReady');</script>
<script type="text/javascript">(function(){function storageAvailable(type){var storage;try{storage=window[type];var x='__storage_test__';storage.setItem(x,x);storage.removeItem(x);return true;}
catch(e){return e instanceof DOMException&&(e.code===22||e.code===1014||e.name==='QuotaExceededError'||e.name==='NS_ERROR_DOM_QUOTA_REACHED')&&(storage&&storage.length!==0);}}
function remove_ama_config(){if(storageAvailable('localStorage')){localStorage.removeItem("google_ama_config");}}
remove_ama_config()})()</script>
<script type="text/javascript">var ezoicTestActive = true</script>
<script type='text/javascript' data-ezscrex='false' data-cfasync='false'>
window.ezAnalyticsStatic = true;

function analyticsAddScript(script) {
	var ezDynamic = document.createElement('script');
	ezDynamic.type = 'text/javascript';
	ezDynamic.innerHTML = script;
	document.head.appendChild(ezDynamic);
}
function getCookiesWithPrefix() {
    var allCookies = document.cookie.split(';');
    var cookiesWithPrefix = {};

    for (var i = 0; i < allCookies.length; i++) {
        var cookie = allCookies[i].trim();

        for (var j = 0; j < arguments.length; j++) {
            var prefix = arguments[j];
            if (cookie.indexOf(prefix) === 0) {
                var cookieParts = cookie.split('=');
                var cookieName = cookieParts[0];
                var cookieValue = cookieParts.slice(1).join('=');
                cookiesWithPrefix[cookieName] = decodeURIComponent(cookieValue);
                break; // Once matched, no need to check other prefixes
            }
        }
    }

    return cookiesWithPrefix;
}
function productAnalytics() {
	var d = {"pr":[1],"aop":{"13":0,"4":134,"7":0,"8":0}};
	d.u = _ezaq.url;
	d.p = _ezaq.page_view_id;
	d.v = _ezaq.visit_uuid;
	d.ab = _ezaq.ab_test_id;
	d.e = JSON.stringify(_ezaq);
	d.ref = document.referrer;
	d.c = getCookiesWithPrefix('active_template', 'ez', 'lp_');
	if(typeof ez_utmParams !== 'undefined') {
		d.utm = ez_utmParams;
	}

	var dataText = JSON.stringify(d);
	var xhr = new XMLHttpRequest();
	xhr.open('POST','/ezais/analytics?cb=1', true);
	xhr.onload = function () {
		if (xhr.status!=200) {
            return;
		}

        if(document.readyState !== 'loading') {
            analyticsAddScript(xhr.response);
            return;
        }

        var eventFunc = function() {
            if(document.readyState === 'loading') {
                return;
            }
            document.removeEventListener('readystatechange', eventFunc, false);
            analyticsAddScript(xhr.response);
        };

        document.addEventListener('readystatechange', eventFunc, false);
	};
	xhr.setRequestHeader('Content-Type','text/plain');
	xhr.send(dataText);
}
__ez.queue.addFunc("productAnalytics", "productAnalytics", null, true, ['ezaqBaseReady'], false, false, false, true);
</script><base href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_4"/>

<title>Zen 4 - Microarchitectures - AMD - WikiChip</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"amd/microarchitectures/zen_4","wgTitle":"amd/microarchitectures/zen 4","wgCurRevisionId":101968,"wgRevisionId":101968,"wgArticleId":30336,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["cpu microarchitectures by amd","microarchitectures by amd","all microarchitectures"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"amd/microarchitectures/zen_4","wgRelevantArticleId":30336,"wgRequestId":"fa32d1a55f62801e918c79b7","wgIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgWikiEditorEnabledModules":{"toolbar":true,"dialogs":true,"preview":true,"publish":true},"wgPageFormsAutocompleteValues":[],"wgPageFormsAutocompleteOnAllChars":false,"wgPageFormsFieldProperties":[],"wgPageFormsCargoFields":[],"wgPageFormsDependentFields":[],"wgPageFormsGridValues":[],"wgPageFormsGridParams":[],"wgPageFormsShowOnSelect":[],"wgPageFormsScriptPath":"/w/extensions/PageForms","edgValues":null,"wgPageFormsEDSettings":null,"wgHeaderTabsTabIndexes":[],"wgCategoryTreePageCategoryOptions":"{\"mode\":0,\"hideprefix\":20,\"showcount\":true,\"namespaces\":false}"});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user.cssprefs":"ready","user":"ready","user.options":"loading","user.tokens":"loading","ext.cite.styles":"ready","ext.smw.style":"ready","ext.smw.tooltip.styles":"ready","mediawiki.skinning.interface":"ready","mediawiki.skinning.content.externallinks":"ready","skins.WikiChip2":"ready","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready"});mw.loader.implement("user.options@0j3lz3q",function($,jQuery,require,module){mw.user.options.set({"variant":"en"});});mw.loader.implement("user.tokens@1glvl31",function ( $, jQuery, require, module ) {
mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});/*@nomin*/;

});mw.loader.load(["ext.smw.style","mediawiki.page.startup"]);});</script>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=ext.cite.styles%7Cmediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.content.externallinks%7Cmediawiki.skinning.interface%7Cskins.WikiChip2&amp;only=styles&amp;skin=WikiChip2"/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=ext.smw.style%7Cext.smw.tooltip.styles&amp;only=styles&amp;skin=WikiChip2"/>
<script async="" src="/w/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=WikiChip2"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=WikiChip2"/>
<meta name="generator" content="MediaWiki 1.28.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1.0"/>
<link rel="ExportRDF" type="application/rdf+xml" title="amd/microarchitectures/zen 4" href="/w/index.php?title=Special:ExportRDF/amd/microarchitectures/zen_4&amp;xmlmime=rdf"/>
<link rel="alternate" type="application/x-wiki" title="Edit" href="/w/index.php?title=amd/microarchitectures/zen_4&amp;action=edit"/>
<link rel="edit" title="Edit" href="/w/index.php?title=amd/microarchitectures/zen_4&amp;action=edit"/>
<link rel="shortcut icon" href="/w/resources/assets/wikichip.png"/>
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="WikiChip (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="https://en.wikichip.org/w/api.php?action=rsd"/>
<meta name="twitter:site" content="@WikiChip"/>
<meta name="twitter:image" content="https://en.wikichip.org/w/resources/assets/og_wikichip_logo.png"/>
<meta property="og:image" content="https://en.wikichip.org/w/resources/assets/og_wikichip_logo.png"/>
<meta property="og:title" content="Zen 4 - Microarchitectures - AMD - WikiChip"/>
<meta name="twitter:card" content="summary"/>
<meta property="og:type" content="article"/>
<meta property="twitter:description" content="Zen 4 is a microarchitecture developed by AMD as a successor to Zen 3. See press release for details: AMD Launches Ryzen 7000 Series Desktop Processors"/>
<link href="https://fonts.googleapis.com/css?family=Roboto+Condensed" rel="stylesheet"/>
<link href="https://fonts.googleapis.com/css?family=Josefin+Sans:400,700&amp;display=swap" rel="stylesheet"/>
<script type='text/javascript'>
var ezoTemplate = 'pub_site';
var ezouid = '1';
var ezoFormfactor = '1';
</script><script data-ezscrex="false" type='text/javascript'>
var soc_app_id = '0';
var did = 86609;
var ezdomain = 'wikichip.org';
var ezoicSearchable = 1;
</script><script>
			var loadCmpVign = function() {
				var ezAcceptBtn = document.getElementById('ez-accept-all');
				if(typeof ezAcceptBtn != 'undefined' && ezAcceptBtn != null) {
					ezAcceptBtn.addEventListener('click', () => {
						var executeVignette = function () {
							var vignetteConfig = {
								enabled: true,
								useVignetteLoader: false,
								eventHandlerTest: false,
							};
							if(typeof window.newEzVignette == "function"){
								this.vignette = window.newEzVignette(vignetteConfig);
								this.vignette.handleClick();
							} else {
								setTimeout(executeVignette, 70);
							}
						}
						executeVignette();
					});
				} else {
					setTimeout(loadCmpVign, 70);
				}
			};

			loadCmpVign();
		  </script>
<script type="text/javascript">var cmpIsOn = true;</script></head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-amd_microarchitectures_zen_4 rootpage-amd skin-WikiChip2 action-view"><script>var ezCmpChangeLogId=0;var ezCmpCacheBusterId=260</script><script src="https://the.gatekeeperconsent.com/v2/cmp.js?v=260" id="cmpjs" async="true"></script>
<div id="mw-wrapper">
<div class="mw-body" role="main">
<!-- wikichip-header START -->
<div id="wikichip-header">
            <div id="wikichip-header-logo">
                <a href="/wiki/WikiChip"><img src="//en.wikichip.org/w/resources/assets/wikichip_logo4.svg" width="200px"/></a><br/>
                <span id="tagline">Semiconductor &amp; Computer Engineering</span>
            </div>
	    <div id="wikichip-aheader">
		<!-- Ezoic - wikichip/global/header - top_of_page -->
		<span id="ezoic-pub-ad-placeholder-138"></span>
		<!-- End Ezoic - wikichip/global/header - top_of_page -->
            </div>
</div>
<!-- wikichip-header END -->
<!-- wikichip-main-menu START -->
<ul id="wikichip-main-menu">
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-home" aria-hidden="true"></i><span class="mob-collapse"> WikiChip <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">WikiChip</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5><a href="https://en.wikichip.org/wiki/WikiChip">WikiChip</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/WikiChip">Home</a></li>
                                    <li><a href="/wiki/Special:Random?nocache=1" title="Load a random page [alt-shift-x]" accesskey="x">Random Article</a></li>
                                    <li><a href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [alt-shift-r]" accesskey="r">Recent Changes</a></li>
                                    <li><a href="/wiki/WikiChip:chip_feed">Chip Feed</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="https://fuse.wikichip.org/">The Fuse Coverage</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://fuse.wikichip.org/">Recent News</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/isscc/">ISSCC</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/iedm/">IEDM</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/vlsi/">VLSI</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/hot-chips/">Hot Chips</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/supercomputing/">SuperComputing</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Social Media</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://twitter.com/WikiChip" rel="nofollow">Twitter</a></li>
                                    <li><a href="https://flipboard.com/@WikiChip" rel="nofollow">Flipboard</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Companies</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/intel">Intel</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd">AMD</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/arm_holdings">ARM</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/qualcomm">Qualcomm</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Microarchitectures</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(client)">Skylake (Client)</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(server)">Skylake (Server)</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="https://en.wikichip.org/wiki/technology_node">Technology Nodes</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/14_nm_lithography_process">14 nm</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/10_nm_lithography_process">10 nm</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/7_nm_lithography_process">7 nm</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>
	<li class="btn">
        <a class="btnllnk">
            <i class="fa fa-architecture" aria-hidden="true"></i><span class="mob-collapse"> Architectures <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular x86</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Client
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(client)">Skylake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/kaby_lake">Kaby Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/ice_lake_(client)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(server)">Skylake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/cascade_lake">Cascade Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/cooper_lake">Cooper Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/ice_lake_(server)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big Cores
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/sunny_cove">Sunny Cove</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/willow_cove">Willow Cove</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Small Cores
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/goldmont">Goldmont</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/goldmont_plus">Goldmont Plus</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/tremont">Tremont</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/gracemont">Gracemont</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_+">Zen+</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_3">Zen 3</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular ARM</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>ARM</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/neoverse n1">Neoverse N1</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/zeus">Zeus</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big
                                        <ul><!--
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a72">Cortex-A72</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a73">Cortex-A73</a></li>-->
					    <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a75">Cortex-A75</a></li>

                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a76">Cortex-A76</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a77">Cortex-A77</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Little
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a53">Cortex-A53</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a55">Cortex-A55</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/cavium/microarchitectures/vulcan">Vulcan</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m1">Exynos M1</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m2">Exynos M2</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m3">Exynos M3</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m4">Exynos M4</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
    </li>
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-microchip" aria-hidden="true"></i><span class="mob-collapse"> Chips <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>

        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular Families</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i3">Core i3</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i5">Core i5</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i7">Core i7</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i9">Core i9</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_d">Xeon D</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_e">Xeon E</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_w">Xeon W</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_bronze">Xeon Bronze</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_silver">Xeon Silver</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_gold">Xeon Gold</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_platinum">Xeon Platinum</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_3">Ryzen 3</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_5">Ryzen 5</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_7">Ryzen 7</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_threadripper">Ryzen Threadripper</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/epyc">EPYC</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/epyc_embedded">EPYC Embedded</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Ampere</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/ampere_computing/emag">eMAG</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Apple</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/apple/ax">Ax</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/cavium/thunderx">ThunderX</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/cavium/thunderx2">ThunderX2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>HiSilicon</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/hisilicon/kirin">Kirin</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>MediaTek</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/mediatek/helio">Helio</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>NXP</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">i.MX</a></li>
                                    <li><a href="">QorIQ Layerscape</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Qualcomm</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">Snapdragon 400</a></li>
                                    <li><a href="">Snapdragon 600</a></li>
                                    <li><a href="">Snapdragon 700</a></li>
                                    <li><a href="">Snapdragon 800</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Renesas</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/renesas/r-car">R-Car</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/samsung/exynos">Exynos</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>

	<li class="input-search">
                <form class="mw-portlet" role="search" action="/w/index.php" id="p-search">
                        <input type="hidden" value="Special:Search" name="title"/>
                        <input type="search" name="search" class="form-control" placeholder="chip, part #, µarch, family, etc" title="Search WikiChip [alt-shift-f]" accesskey="f" id="searchInput" autocomplete="off"/>
                        <button type="submit" name="go" title="Go to the page by that name or part # if it exists"><i class="fa fa-search" aria-hidden="true"></i></button>
</form>
	</li>
</ul>
<!-- wikichip-main-menu END -->
<!-- wikichip-body-container START -->
<div class="wikichip-body-container">
<!-- mw-body-content enclosure START -->
<div id="wikichip-body-content">
<!-- mw-body-content START -->
<div class="mw-body-content">
                                <div id="siteSub">From WikiChip</div>					
<div id="article-title">
<nav id="primary_nav_wrap">
<ul>
<li><a><span class="mob-collapse"><i class="fa fa-file-o" aria-hidden="true"></i></span></a><ul><li class="selected"><a href="/wiki/amd/microarchitectures/zen_4">Page</a></li></ul></li><li class=""><a href="/wiki/Talk:amd/microarchitectures/zen_4"><i class="fa fa-comments" aria-hidden="true"></i></a></li>

  <li class=""><a href="/w/index.php?title=amd/microarchitectures/zen_4&amp;action=edit" title="Edit this page [alt-shift-e]" accesskey="e"><i class="fa fa-edit" aria-hidden="true"></i></a></li><li class=""><a href="/w/index.php?title=amd/microarchitectures/zen_4&amp;action=history"><i class="fa fa-history" aria-hidden="true"></i></a></li>

            <li><a><i class="fa fa-user-circle-o" aria-hidden="true"></i></a><ul><li class="pt-anontalk pt-anontalk"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [alt-shift-n]" accesskey="n"><i class="fa fa-users" aria-hidden="true"></i> Talk</a></li><li class="pt-anoncontribs pt-anoncontribs"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [alt-shift-y]" accesskey="y"><i class="fa fa-list" aria-hidden="true"></i> Contributions</a></li><li class="pt-login pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=amd%2Fmicroarchitectures%2Fzen+4"><i class="fa fa-sign-in" aria-hidden="true"></i> Log in</a></li>		</ul>
	</li>



<li><a><i class="fa fa-cogs" aria-hidden="true"></i></a>
<ul>
<li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/amd/microarchitectures/zen_4"><i class="fa fa-map" aria-hidden="true"></i> What links here</a></li><li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/amd/microarchitectures/zen_4"><i class="fa fa-list" aria-hidden="true"></i> Related changes</a></li><li id="t-print"><a href="/w/index.php?title=amd/microarchitectures/zen_4&amp;printable=yes"><i class="fa fa-file-text-o" aria-hidden="true"></i> Printable version</a></li><li id="t-permalink"><a href="/w/index.php?title=amd/microarchitectures/zen_4&amp;oldid=101968"><i class="fa fa-link" aria-hidden="true"></i> Permanent link</a></li><li id="t-info"><a href="/w/index.php?title=amd/microarchitectures/zen_4&amp;action=info"><i class="fa fa-info-circle" aria-hidden="true"></i> Page information</a></li><li id="t-smwbrowselink"><a href="/wiki/Special:Browse/:amd-2Fmicroarchitectures-2Fzen-5F4"><i class="fa fa-tasks" aria-hidden="true"></i> Browse properties</a></li><li id="t-specialpages"><a href="/wiki/Special:SpecialPages"><i class="fa fa-certificate" aria-hidden="true"></i> Special Pages</a></li></ul>
</li>
<li><a><i class="fa fa-wheelchair" aria-hidden="true"></i></a>
  <ul>
    <li><a id="wikichip-dec-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a minus.svg" alt="Decrease Font Size" width="14"/> Decrease Size</a></li>
    <li><a id="wikichip-inc-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a plus.svg" alt="Increase Font Size" width="14"/> Increase Size</a></li>
    <li><a id="wikichip-std-font"><i class="fa fa-font" aria-hidden="true"></i> Normal Size</a></li>
  </ul>
</li>

</ul></nav>

    Zen 4 - Microarchitectures - AMD    <span id="article-indicator"><div class="mw-indicators">
</div>
</span>
</div>


                <div id="article-breadcrumbs">
                    <span class="pull-left"><span class="subpages">&lt; <a href="/wiki/amd" title="amd">amd</a>‎ | <a href="/wiki/amd/microarchitectures" title="amd/microarchitectures">microarchitectures</a></span></span>
                </div>	
														<p></p><div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><table class="infobox"><tbody><tr><td colspan="2"><small style="float: right; font-weight: bold;"><a href="/wiki/Special:FormEdit/microarchitecture/amd/microarchitectures/zen_4" title="Special:FormEdit/microarchitecture/amd/microarchitectures/zen 4"><i class="fa fa-edit"></i>Edit Values</a></small></td></tr><tr><td class="header-main" colspan="2">Zen 4 µarch</td></tr><tr><td class="header" colspan="2">General Info</td></tr><tr><td class="label">Arch Type</td><td class="value">CPU</td></tr><tr><td class="label">Designer</td><td class="value">AMD</td></tr><tr><td class="label">Manufacturer</td><td class="value">TSMC</td></tr><tr><td class="label">Process</td><td class="value"><a href="/wiki/5_nm_process" class="mw-redirect" title="5 nm process">5 nm</a>, <a href="/w/index.php?title=6_nm_process&amp;action=edit&amp;redlink=1" class="new" title="6 nm process (page does not exist)">6 nm</a></td></tr><tr><td class="header" colspan="2">Succession</td></tr><tr><td colspan="2"><div style="display: inline-flex;"><div style="float: left; padding-right: 10px; margin: auto 5px;"><i class="fa fa-chevron-left"></i></div><div style="float: left;"><a href="/wiki/amd/microarchitectures/zen_3" title="amd/microarchitectures/zen 3">Zen 3</a></div></div><div style="display: inline-flex; float: right;"><div style="float: left;"><a href="/wiki/amd/microarchitectures/zen_5" title="amd/microarchitectures/zen 5">Zen 5</a></div><div style="float: right; padding-left: 10px; margin: auto 5px;"><i class="fa fa-chevron-right"></i></div></div></td></tr></tbody></table>
<p><b>Zen 4</b> is a <a href="/wiki/microarchitecture" title="microarchitecture">microarchitecture</a> developed by <a href="/wiki/AMD" class="mw-redirect" title="AMD">AMD</a> as a successor to <a href="/wiki/amd/microarchitectures/zen_3" title="amd/microarchitectures/zen 3">Zen 3</a>. See press release for details: <a rel="nofollow" class="external text" href="https://www.amd.com/en/press-releases/2022-08-29-amd-launches-ryzen-7000-series-desktop-processors-zen-4-architecture-the">AMD Launches Ryzen 7000 Series Desktop Processors</a>
</p>
<div id="toc" class="toc"><div id="toctitle"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#History"><span class="tocnumber">1</span> <span class="toctext">History</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#Products"><span class="tocnumber">2</span> <span class="toctext">Products</span></a></li>
<li class="toclevel-1 tocsection-3"><a href="#Process_Technology"><span class="tocnumber">3</span> <span class="toctext">Process Technology</span></a></li>
<li class="toclevel-1 tocsection-4"><a href="#Architecture"><span class="tocnumber">4</span> <span class="toctext">Architecture</span></a>
<ul>
<li class="toclevel-2 tocsection-5"><a href="#Key_changes_from_Zen_3"><span class="tocnumber">4.1</span> <span class="toctext">Key changes from Zen 3</span></a></li>
<li class="toclevel-2 tocsection-6"><a href="#New_Instructions"><span class="tocnumber">4.2</span> <span class="toctext">New Instructions</span></a></li>
<li class="toclevel-2 tocsection-7"><a href="#Memory_Hierarchy"><span class="tocnumber">4.3</span> <span class="toctext">Memory Hierarchy</span></a>
<ul>
<li class="toclevel-3 tocsection-8"><a href="#Data_and_Instruction_Caches"><span class="tocnumber">4.3.1</span> <span class="toctext">Data and Instruction Caches</span></a></li>
<li class="toclevel-3 tocsection-9"><a href="#Translation_Lookaside_Buffers"><span class="tocnumber">4.3.2</span> <span class="toctext">Translation Lookaside Buffers</span></a></li>
<li class="toclevel-3 tocsection-10"><a href="#System_DRAM"><span class="tocnumber">4.3.3</span> <span class="toctext">System DRAM</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1 tocsection-11"><a href="#All_Zen_4_Processors"><span class="tocnumber">5</span> <span class="toctext">All Zen 4 Processors</span></a></li>
<li class="toclevel-1 tocsection-12"><a href="#Designers"><span class="tocnumber">6</span> <span class="toctext">Designers</span></a></li>
<li class="toclevel-1 tocsection-13"><a href="#Bibliography"><span class="tocnumber">7</span> <span class="toctext">Bibliography</span></a></li>
<li class="toclevel-1 tocsection-14"><a href="#References"><span class="tocnumber">8</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1 tocsection-15"><a href="#See_Also"><span class="tocnumber">9</span> <span class="toctext">See Also</span></a></li>
</ul>
</div>

<h2><span class="mw-headline" id="History">History</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen_4&amp;action=edit&amp;section=1" title="Edit section: History">edit</a><span class="mw-editsection-bracket">]</span></span></h2><span id="ezoic-pub-ad-placeholder-170" class="ezoic-adpicker-ad"></span>
<div class="thumb tright"><div class="thumbinner" style="width:402px;"><a href="/wiki/File:next-horizon-zen3-4-roadmap.png" class="image"><img alt="" src="/w/images/thumb/2/2f/next-horizon-zen3-4-roadmap.png/400px-next-horizon-zen3-4-roadmap.png" width="400" height="94" class="thumbimage" srcset="/w/images/thumb/2/2f/next-horizon-zen3-4-roadmap.png/600px-next-horizon-zen3-4-roadmap.png 1.5x, /w/images/thumb/2/2f/next-horizon-zen3-4-roadmap.png/800px-next-horizon-zen3-4-roadmap.png 2x"/></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:next-horizon-zen3-4-roadmap.png" class="internal" title="Enlarge"></a></div>Zen 4 on the roadmap.</div></div></div>
<p>Zen 4 was first mentioned by Forrest Norrod during AMD&#39;s EPYC One Year Anniversary webinar. During the next horizon event which was held on November 6, 2018, AMD stated that Zen 4 was at the design completion phase.
</p>
<h2><span class="mw-headline" id="Products">Products</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen_4&amp;action=edit&amp;section=2" title="Edit section: Products">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div style="display:table; max-width: 80%;">
<div style="border:1px solid #666666; background: #ff8080; padding: 3px;"></div>
<table style="border-left:1px solid #666666;border-bottom:1px solid #666666;border-right:1px solid #666666; background: #FAFAFA; padding: 3px; font-size: 11px; width: 100%;">
<tbody><tr>
<td style="width: 32px;"> <a href="/wiki/File:Symbol_version_future.svg" class="image"><img alt="Symbol version future.svg" src="https://upload.wikimedia.org/wikipedia/commons/thumb/1/18/Symbol_version_future.svg/32px-Symbol_version_future.svg.png" width="32" height="33" srcset="https://upload.wikimedia.org/wikipedia/commons/thumb/1/18/Symbol_version_future.svg/48px-Symbol_version_future.svg.png 1.5x, https://upload.wikimedia.org/wikipedia/commons/thumb/1/18/Symbol_version_future.svg/64px-Symbol_version_future.svg.png 2x"/></a> </td>
<td> <span style="font-size: 16px;"><b>Preliminary Data!</b></span> Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release.
</td></tr></tbody></table>
</div>
<table class="wikitable">

<tbody><tr>
<th> Processor Series </th>
<th> Cores/Threads </th>
<th> Market
</th></tr>
<tr>
<td> EPYC 9004 &#34;<a href="/wiki/amd/cores/genoa" title="amd/cores/genoa">Genoa</a>&#34; </td>
<td> Up to 96/192 </td>
<td> High-end server <a href="/wiki/multiprocessors" class="mw-redirect" title="multiprocessors">multiprocessors</a>
</td></tr>
<tr>
<td> Ryzen Threadripper 7000 &#34;<a href="/w/index.php?title=amd/cores/storm_peak&amp;action=edit&amp;redlink=1" class="new" title="amd/cores/storm peak (page does not exist)">Storm Peak</a>&#34; </td>
<td> Up to 96/192 </td>
<td> Workstation &amp; enthusiasts
</td></tr>
<tr>
<td> Ryzen 7000 &#34;<a href="/w/index.php?title=amd/cores/raphael&amp;action=edit&amp;redlink=1" class="new" title="amd/cores/raphael (page does not exist)">Raphael</a>&#34; </td>
<td> Up to 16/32 </td>
<td> Mainstream to high-end desktops &amp; enthusiasts
</td></tr>
<tr>
<td> Ryzen 7000 APU &#34;<a href="/w/index.php?title=amd/cores/dragon_range&amp;action=edit&amp;redlink=1" class="new" title="amd/cores/dragon range (page does not exist)">Dragon Range</a>&#34; </td>
<td> Up to 16/32 </td>
<td> High-end mobile processors with GPU
</td></tr>
<tr>
<td> Ryzen 7000 APU &#34;<a href="/w/index.php?title=amd/cores/phoenix_point&amp;action=edit&amp;redlink=1" class="new" title="amd/cores/phoenix point (page does not exist)">Phoenix Point</a>&#34; </td>
<td> Up to 8/16 </td>
<td> Mainstream desktop &amp; mobile processors with GPU
</td></tr></tbody></table>
<p>Cores using variant Zen 4 uarch:
</p><span id="ezoic-pub-ad-placeholder-160" class="ezoic-adpicker-ad"></span>
<table class="wikitable">

<tbody><tr>
<th> Processor Series </th>
<th> Cores/Threads </th>
<th> Market
</th></tr>
<tr>
<td> EPYC 9004 &#34;<a href="/w/index.php?title=amd/cores/bergamo&amp;action=edit&amp;redlink=1" class="new" title="amd/cores/bergamo (page does not exist)">Bergamo</a>&#34; </td>
<td> Up to 128/256  </td>
<td> Cloud <a href="/wiki/multiprocessors" class="mw-redirect" title="multiprocessors">multiprocessors</a> (smaller, almost half-size Zen 4c [referred to as “Zen 4D” in leaks] core sacrificing half of the L3 cache.)
</td></tr>
<tr>
<td> EPYC 8004 &#34;<a href="/w/index.php?title=amd/cores/siena&amp;action=edit&amp;redlink=1" class="new" title="amd/cores/siena (page does not exist)">Siena</a>&#34; </td>
<td> Up to 64/128 </td>
<td> Edge-optimized server chips
</td></tr></tbody></table>
<p><b>Architectural Codenames:</b>
</p>
<table class="wikitable">

<tbody><tr>
<th> Arch </th>
<th> Codename
</th></tr>
<tr>
<td> Core </td>
<td> Persephone
</td></tr>
<tr>
<td> CCD </td>
<td> Durango
</td></tr></tbody></table>
<h2><span class="mw-headline" id="Process_Technology">Process Technology</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen_4&amp;action=edit&amp;section=3" title="Edit section: Process Technology">edit</a><span class="mw-editsection-bracket">]</span></span></h2><span id="ezoic-pub-ad-placeholder-192" class="ezoic-adpicker-ad"></span>
<p>Processors implementing Zen 4 are <abbr title="System on a Chip">SoC</abbr>s configured as a Multi-Chip Module or monolithic chip. MCMs consist of a single I/O die and up to 12 Core Complex Dies attached with full-duplex serial point-to-point links. The IOD contains memory controllers, I/O controllers, microcontrollers for security purposes and power management, and other peripherals. The CCDs communicate with peripherals and each other through the Data and Control Fabrics on the I/O die, and each contain a single Core Complex (CCX). The monolithic chips integrate a subset of the IOD facilities and additional peripherals tailored for their target market, a CCX, and a GPU. A CCX contains 8 CPU cores (fewer may be usable on some models) communicating through a shared L3 cache.
</p><p>(&#34;Bergamo&#34; processors configuration TBD.)
</p><p>The chips are fabricated by <a href="/wiki/TSMC" class="mw-redirect" title="TSMC">TSMC</a>, CCDs and monolithic chips on a <a href="/wiki/5_nm" class="mw-redirect" title="5 nm">5 nm</a> node, IODs on a <a href="/w/index.php?title=6_nm&amp;action=edit&amp;redlink=1" class="new" title="6 nm (page does not exist)">6 nm</a> node.
</p>
<h2><span class="mw-headline" id="Architecture">Architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen_4&amp;action=edit&amp;section=4" title="Edit section: Architecture">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Zen 4 is a 64-bit superscalar, out-of-order, 2-way <a href="/wiki/SMT" class="mw-redirect mw-disambig" title="SMT">SMT</a> microarchitecture with advanced dynamic branch prediction, 4-way decoding of <a href="/wiki/x86" title="x86">x86</a> instructions with a stack optimizer, multiple caches including an Op cache for decoded instructions and prefetchers for code and data, four integer/address and two floating point instruction schedulers, 3-way address generation, 5-way integer execution. 4-way 256-bit wide floating point execution, a speculative, out-of-order load/store unit capable of up to three loads or two stores per cycle with a 48/88-entry load and 64-entry store queue, write-combining, and 5-level paging with four TLBs and six hardware page table walkers.
</p>
<h3><span class="mw-headline" id="Key_changes_from_Zen_3">Key changes from <a href="/wiki/amd/microarchitectures/zen_3" title="amd/microarchitectures/zen 3">Zen 3</a></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen_4&amp;action=edit&amp;section=5" title="Edit section: Key changes from Zen 3">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li> <a href="/wiki/x86/avx-512" title="x86/avx-512">AVX-512</a> instructions support, 256-bit data path<sup id="cite_ref-ryzen-7000-preview_1-0" class="reference"><a href="#cite_note-ryzen-7000-preview-1">[1</a>]</sup></li>
<li> L1 and L2 DTLB size increased from 64 to 72 and 2,048 to 3,072 entries</li>
<li> Op cache size increased from 4,096 to 6,912 Ops per core</li>
<li> L2 cache doubled from 512 KiB to 1 MiB per core (not all processor models), latency increased from 12 to 14 cycles minimum</li>
<li> L3 cache average load-to-use latency increased from 46 to 50 cycles</li>
<li> Five-level paging; Max. physical and linear address size raised from 48 to 52 and 57 bits respectively</li>
<li> Improved cache load, write and prefetch from/to register (less latency)</li>
<li> Higher Transistor Density, due to 5nm process</li>
<li> Capable of higher all-core clockspeeds (shown by AMD to reach 5GHz+ on all cores)</li>
<li> Larger integer register file (from 192 to 224), floating-point register file (from 160 to 192) and reorder buffer (from 256 to 320 entries)</li>
<li> REPE CMPSB (sometimes used to implement string comparison) is significantly sped up, processes more than 32 bytes/cycle when operating on L1 data.</li>
<li> BSF, BSR, and BMI1 instructions BLSI, BLSMSK, BLSR, TZCNT have smaller latency of 1 and x2 throughput (4 insn/cycle).</li>
<li> Latency and/or throughput of VPERMx, V[P]BROADCASTx, VPMOV{S,Z}Xx instructions improved.</li>
<li> Some ALU operations on vector registers increased throughput from 2 to 3 ops/cycle.</li>
<li> Some ALU operations on vector registers (VPABSx,VPHADDx,VPHSUBx,VPSLLx,VPSRLx,VPSRAx,VPACKx,VPSIGNx,VMAXx,VMINx) increased latency by 1 cycle.</li></ul>
<p><br/>
Package level changes:
</p>
<ul><li> EPYC 9004 &#34;<a href="/wiki/amd/cores/genoa" title="amd/cores/genoa">Genoa</a>&#34;: Max. core/thread count 96/192, up from 64/128 on EPYC 7003 &#34;<a href="/wiki/amd/cores/milan" title="amd/cores/milan">Milan</a>&#34;</li>
<li> EPYC &#34;<a href="/w/index.php?title=amd/cores/bergamo&amp;action=edit&amp;redlink=1" class="new" title="amd/cores/bergamo (page does not exist)">Bergamo</a>&#34;: Max. 128 cores but preliminary data shows a slightly altered architecture featuring cores that take up less space</li>
<li> Support for DDR5 memory and PCIe Gen 5</li>
<li> New sockets <a href="/wiki/amd/packages/am5" class="mw-redirect" title="amd/packages/am5">AM5</a> (client), <a href="/wiki/amd/packages/sp5" class="mw-redirect" title="amd/packages/sp5">SP5</a> and <a href="/w/index.php?title=amd/packages/sp6&amp;action=edit&amp;redlink=1" class="new" title="amd/packages/sp6 (page does not exist)">SP6</a> (server), <a href="/w/index.php?title=amd/packages/fp7&amp;action=edit&amp;redlink=1" class="new" title="amd/packages/fp7 (page does not exist)">FP7/FP7r2</a> (mobile)</li>
<li> <abbr title="Accelerated Processing Unit (processor with integrated graphics)">APU</abbr>s: RDNA2-based iGPU with 2 compute units (128 stream processors)</li></ul>
<h3><span class="mw-headline" id="New_Instructions">New Instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen_4&amp;action=edit&amp;section=6" title="Edit section: New Instructions">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Zen 4 introduced the following ISA enhancements:
</p>
<ul><li> <a href="/wiki/x86/avx-512" title="x86/avx-512">AVX-512</a> - 512-bit Vector Instructions
<ul><li> <a href="/w/index.php?title=x86/avx512f&amp;action=edit&amp;redlink=1" class="new" title="x86/avx512f (page does not exist)">AVX512F</a> - Foundation (first introduced with <a href="/wiki/Intel" class="mw-redirect" title="Intel">Intel</a> <a href="/wiki/intel/microarchitectures/skylake_(server)" title="intel/microarchitectures/skylake (server)">Skylake</a>)</li>
<li> <a href="/w/index.php?title=x86/avx512cd&amp;action=edit&amp;redlink=1" class="new" title="x86/avx512cd (page does not exist)">AVX512CD</a> - Conflict Detection Instructions (<a href="/wiki/intel/cores/skylake_x" title="intel/cores/skylake x">Skylake X</a>)</li>
<li> <a href="/w/index.php?title=x86/avx512vl&amp;action=edit&amp;redlink=1" class="new" title="x86/avx512vl (page does not exist)">AVX512VL</a> - Vector Length Extensions (Skylake X)</li>
<li> <a href="/wiki/x86/avx512dq" title="x86/avx512dq">AVX512DQ</a> - Doubleword and Quadword Instructions (Skylake X)</li>
<li> <a href="/w/index.php?title=x86/avx512bw&amp;action=edit&amp;redlink=1" class="new" title="x86/avx512bw (page does not exist)">AVX512BW</a> - Byte and Word Instructions (Skylake X)</li>
<li> <a href="/wiki/x86/avx512_ifma" title="x86/avx512 ifma">AVX512_IFMA</a> - Integer Fused Multiply-Add (<a href="/wiki/intel/microarchitectures/cannon_lake" title="intel/microarchitectures/cannon lake">Cannon Lake</a>)</li>
<li> <a href="/wiki/x86/avx512_vbmi" title="x86/avx512 vbmi">AVX512_VBMI</a> - Vector Bit Manipulation Instructions (Cannon Lake)</li>
<li> <a href="/wiki/x86/avx512_vpopcntdq" class="mw-redirect" title="x86/avx512 vpopcntdq">AVX512_VPOPCNTDQ</a> - Vector Population Count Instructions (<a href="/wiki/intel/microarchitectures/ice_lake_(server)" title="intel/microarchitectures/ice lake (server)">Ice Lake</a>)</li>
<li> <a href="/wiki/x86/avx512_bitalg" title="x86/avx512 bitalg">AVX512_BITALG</a> - Bit Algorithms (Ice Lake)</li>
<li> <a href="/wiki/x86/avx512_vbmi2" title="x86/avx512 vbmi2">AVX512_VBMI2</a> - Vector Bit Manipulation Instructions 2 (Ice Lake) </li>
<li> <a href="/wiki/x86/avx512_vnni" title="x86/avx512 vnni">AVX512_VNNI</a> - Vector Neural Network Instructions (Ice Lake)</li>
<li> <a href="/wiki/x86/avx512_bf16" title="x86/avx512 bf16">AVX512_BF16</a> - <a href="/wiki/bfloat16" class="mw-redirect" title="bfloat16">BFloat16</a> Instructions (<a href="/wiki/intel/microarchitectures/cooper_lake" title="intel/microarchitectures/cooper lake">Cooper Lake</a>)</li>
<li> <i>Not supported</i>: AVX512ER, AVX512PF (<a href="/wiki/intel/microarchitectures/knights_landing" title="intel/microarchitectures/knights landing">Knights Landing</a>); AVX512 4VNNIW, 4FMAPS (<a href="/wiki/intel/microarchitectures/knights_mill" title="intel/microarchitectures/knights mill">Knights Mill</a>); VP2INTERSECT (<a href="/wiki/intel/microarchitectures/tiger_lake" title="intel/microarchitectures/tiger lake">Tiger Lake</a>); FP16 (<a href="/wiki/intel/microarchitectures/sapphire_rapids" title="intel/microarchitectures/sapphire rapids">Sapphire Rapids</a>)</li></ul></li>
<li> <a href="/wiki/x86/gfni" title="x86/gfni">GFNI</a> - Galois Field New Instructions (first introduced with <a href="/wiki/Intel" class="mw-redirect" title="Intel">Intel</a> <a href="/wiki/intel/microarchitectures/ice_lake_(server)" title="intel/microarchitectures/ice lake (server)">Ice Lake</a>)
<ul><li> <code>VGF2P8AFFINEQB</code> - Galois field affine transformation</li>
<li> <code>VGF2P8AFFINEINVQB</code> - Galois field affine transformation inverse</li>
<li> <code>VGF2P8MULB</code> - Galois field multiply bytes</li></ul></li></ul>
<h3><span class="mw-headline" id="Memory_Hierarchy">Memory Hierarchy</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen_4&amp;action=edit&amp;section=7" title="Edit section: Memory Hierarchy">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<h4><span class="mw-headline" id="Data_and_Instruction_Caches">Data and Instruction Caches</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen_4&amp;action=edit&amp;section=8" title="Edit section: Data and Instruction Caches">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<ul><li> L0 Op Cache:
<ul><li> Up to 6,912 Ops per core, 12-way set associative</li>
<li> 9 Op line size (restrictions apply depending on instruction type)</li>
<li> Parity protected</li></ul></li>
<li> L1I Cache:
<ul><li> 32 KiB per core, 8-way set associative</li>
<li> 64 B line size</li>
<li> Parity protected</li></ul></li>
<li> L1D Cache:
<ul><li> 32 KiB per core, 8-way set associative</li>
<li> 64 B line size</li>
<li> Write-back policy</li>
<li> 4-5 cycles latency for Int</li>
<li> 7-8 cycles latency for FP</li>
<li> ECC</li></ul></li>
<li> L2 Cache:
<ul><li> 512 KiB or 1 MiB per core (varies by processor model), 8-way set associative</li>
<li> 64 B line size</li>
<li> Write-back policy</li>
<li> Inclusive of L1</li>
<li> ≥ 14 cycles latency</li>
<li> <abbr title="Double Error Correction, Triple Error Detection">DEC-TED</abbr> ECC, tag &amp; state arrays <abbr title="Single Error Correction, Double Error Detection">SEC-DED</abbr></li></ul></li>
<li> L3 Cache:
<ul><li> &#34;<a href="/wiki/amd/cores/genoa" title="amd/cores/genoa">Genoa</a>&#34;: up to 32 MiB/<abbr title="Core Complex">CCX</abbr> (8 cores), up to 384 MiB total</li>
<li> Shared by all cores in the CCX, configurable</li>
<li> 16-way set associative</li>
<li> 64 B line size</li>
<li> L2 <a href="/w/index.php?title=victim_cache&amp;action=edit&amp;redlink=1" class="new" title="victim cache (page does not exist)">victim cache</a></li>
<li> Write-back policy</li>
<li> 50 cycles average load-to-use latency</li>
<li> DEC-TED ECC, tag array &amp; shadow tags SEC-DED</li>
<li> QoS Monitoring and Enforcement with <abbr title="Bandwidth Monitoring Event Configuration">BMEC</abbr>, <abbr title="L3 Range Reservation">L3RR</abbr>, <abbr title="L3 External Slow Memory Bandwidth Enforcement">L3SBE</abbr></li></ul></li></ul>
<h4><span class="mw-headline" id="Translation_Lookaside_Buffers">Translation Lookaside Buffers</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen_4&amp;action=edit&amp;section=9" title="Edit section: Translation Lookaside Buffers">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<ul><li> ITLB
<ul><li> 64 entry L1 TLB, fully associative
<ul><li> 4-Kbyte, 2-Mbyte, 1-Gbyte page sizes</li></ul></li>
<li> 512 entry L2 TLB, 8-way set associative 
<ul><li> 4-Kbyte, 2-Mbyte, and 4-Mbyte pages</li></ul></li>
<li> Parity protected</li></ul></li>
<li> DTLB
<ul><li> 72 entry L1 TLB, fully associative
<ul><li> 4-Kbyte, 16-Kbyte, 2-Mbyte, 1-Gbyte page sizes</li></ul></li>
<li> 3,072 entry L2 TLB, 24-way set associative
<ul><li> 4-Kbyte, 16-Kbyte, 2-Mbyte, and 4-Mbyte pages, <abbr title="Page Directory Entry">PDE</abbr>s to speed up table walks</li></ul></li>
<li> Parity protected</li></ul></li></ul>
<p>4-Mbyte pages require two 2-Mbyte entries in all TLBs. 16-Kbyte page size refers to <abbr title="Page Table Entry">PTE</abbr> coalescing of four physically consecutive and 16-Kbyte aligned 4-Kbyte pages. All caches and TLBs are competitively shared in multi-threaded mode.
</p>
<h4><span class="mw-headline" id="System_DRAM">System DRAM</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen_4&amp;action=edit&amp;section=10" title="Edit section: System DRAM">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<ul><li> Ryzen 7000 &#34;<a href="/w/index.php?title=amd/cores/raphael&amp;action=edit&amp;redlink=1" class="new" title="amd/cores/raphael (page does not exist)">Raphael</a>&#34;:
<ul><li> Up to PC5-41600 (DDR5-5200) without overclocking</li></ul></li></ul>
<ul><li> EPYC 9004 &#34;<a href="/wiki/amd/cores/genoa" title="amd/cores/genoa">Genoa</a>&#34;:
<ul><li> 12 channels per socket, two 40-bit (32 data, 8 ECC) DDR5 subchannels per channel</li>
<li> Up to 24 DIMMs, max. 6 TiB</li>
<li> Up to PC5-38400 (DDR5-4800)</li>
<li> <abbr title="Single Rank">SR</abbr>/<abbr title="Dual Rank">DR</abbr> <a href="http://en.wikipedia.org/wiki/Registered_memory" class="extiw" title="wikipedia:Registered memory"><abbr title="Registered Dual In-line Memory Module">RDIMM</abbr></a>, <abbr title="Quad Rank">4R</abbr>/<abbr title="Eight Rank">8R</abbr> <a href="http://en.wikipedia.org/wiki/Registered_memory" class="extiw" title="wikipedia:Registered memory"><abbr title="Load-Reduced Dual In-line Memory Module">LRDIMM</abbr></a>, <a href="/wiki/3ds_dimm" title="3ds dimm"><abbr title="3D-Stacked Dual In-line Memory Module">3DS DIMM</abbr></a></li>
<li> ECC supported (x4, x8, x16, chipkill)</li>
<li> DRAM bus parity and write data CRC options</li></ul></li></ul>
<p>Sources: <sup id="cite_ref-amd-55901-ppr-1911_2-0" class="reference"><a href="#cite_note-amd-55901-ppr-1911-2">[2</a>]</sup><sup id="cite_ref-amd-57647-zen4-optim_3-0" class="reference"><a href="#cite_note-amd-57647-zen4-optim-3">[3</a>]</sup><sup id="cite_ref-amd-58015-9004-overv_4-0" class="reference"><a href="#cite_note-amd-58015-9004-overv-4">[4</a>]</sup>
</p>
<h2><span class="mw-headline" id="All_Zen_4_Processors">All Zen 4 Processors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen_4&amp;action=edit&amp;section=11" title="Edit section: All Zen 4 Processors">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table class="comptable3">
<tbody><tr>
<th> List of all Zen 4-based Processors
</th></tr></tbody></table>
<div class="comptable-scroller sticky">
<table class="comptable3 stickycol1 sortable">

<tbody><tr class="header continued">
<th> Model
</th>
<th> Codename
</th>
<th> <abbr title="Cores">C</abbr>
</th>
<th> <abbr title="Threads">T</abbr>
</th>
<th data-sort-type="number"> L2$
</th>
<th data-sort-type="number"> L3$
</th>
<th data-sort-type="number"> Frequ.
</th>
<th data-sort-type="number"> Turbo
</th>
<th data-sort-type="number"> Turbo 1C
</th>
<th> Memory
</th>
<th data-sort-type="number"> <a href="/wiki/tdp" title="tdp"><abbr title="Thermal Design Power">TDP</abbr></a>
</th>
<th data-sort-type="date"> Launched
</th>
<th> Release<br/>Price
</th>
<th> <abbr title="Ordering/Orderable Part Number">OPN</abbr>
</th></tr>
<tr class="separator sortbottom">
<td colspan="4"> <a href="/wiki/Uniprocessors" class="mw-redirect" title="Uniprocessors">Uniprocessors</a>
</td>
<td colspan="10">  
</td></tr>
<tr>
<td data-sort-value="EPYC 9354P"> <a href="/wiki/amd/epyc" title="amd/epyc">EPYC</a> <a href="/wiki/amd/epyc/9354p" title="amd/epyc/9354p">9354P</a>
</td>
<td> <a href="/wiki/amd/cores/genoa" title="amd/cores/genoa">Genoa</a>
</td>
<td> 32
</td>
<td> 64
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;KiB 33,554,432&amp;#160;B 0.0313&amp;#160;GiB"><span class="smwtext">32 MiB</span><div class="smwttcontent">32,768 KiB <br/>33,554,432 B <br/>0.0313 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="262,144&amp;#160;KiB 268,435,456&amp;#160;B 0.25&amp;#160;GiB"><span class="smwtext">256 MiB</span><div class="smwttcontent">262,144 KiB <br/>268,435,456 B <br/>0.25 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,250&amp;#160;MHz 3,250,000&amp;#160;kHz"><span class="smwtext">3.25 GHz</span><div class="smwttcontent">3,250 MHz <br/>3,250,000 kHz <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,750&amp;#160;MHz 3,750,000&amp;#160;kHz"><span class="smwtext">3.75 GHz</span><div class="smwttcontent">3,750 MHz <br/>3,750,000 kHz <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,800&amp;#160;MHz 3,800,000&amp;#160;kHz"><span class="smwtext">3.8 GHz</span><div class="smwttcontent">3,800 MHz <br/>3,800,000 kHz <br/></div></span>
</td>
<td> DDR5-4800
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="280,000&amp;#160;mW 0.375&amp;#160;hp 0.28&amp;#160;kW"><span class="smwtext">280 W</span><div class="smwttcontent">280,000 mW <br/>0.375 hp <br/>0.28 kW <br/></div></span>
</td>
<td> 10 November 2022
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;2,457.00 £&amp;#160;2,211.30 ¥&amp;#160;282,090.90"><span class="smwtext">$ 2,730.00</span><div class="smwttcontent">€ 2,457.00 <br/>£ 2,211.30 <br/>¥ 282,090.90 <br/></div></span> (1k)
</td>
<td> 100-100000805,<br/>100-100000805WOF
</td></tr>
<tr>
<td data-sort-value="EPYC 9454P"> <a href="/wiki/amd/epyc" title="amd/epyc">EPYC</a> <a href="/wiki/amd/epyc/9454p" title="amd/epyc/9454p">9454P</a>
</td>
<td> <a href="/wiki/amd/cores/genoa" title="amd/cores/genoa">Genoa</a>
</td>
<td> 48
</td>
<td> 96
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="49,152&amp;#160;KiB 50,331,648&amp;#160;B 0.0469&amp;#160;GiB"><span class="smwtext">48 MiB</span><div class="smwttcontent">49,152 KiB <br/>50,331,648 B <br/>0.0469 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="262,144&amp;#160;KiB 268,435,456&amp;#160;B 0.25&amp;#160;GiB"><span class="smwtext">256 MiB</span><div class="smwttcontent">262,144 KiB <br/>268,435,456 B <br/>0.25 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,750&amp;#160;MHz 2,750,000&amp;#160;kHz"><span class="smwtext">2.75 GHz</span><div class="smwttcontent">2,750 MHz <br/>2,750,000 kHz <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,650&amp;#160;MHz 3,650,000&amp;#160;kHz"><span class="smwtext">3.65 GHz</span><div class="smwttcontent">3,650 MHz <br/>3,650,000 kHz <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,800&amp;#160;MHz 3,800,000&amp;#160;kHz"><span class="smwtext">3.8 GHz</span><div class="smwttcontent">3,800 MHz <br/>3,800,000 kHz <br/></div></span>
</td>
<td> DDR5-4800
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="290,000&amp;#160;mW 0.389&amp;#160;hp 0.29&amp;#160;kW"><span class="smwtext">290 W</span><div class="smwttcontent">290,000 mW <br/>0.389 hp <br/>0.29 kW <br/></div></span>
</td>
<td> 10 November 2022
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;4,138.20 £&amp;#160;3,724.38 ¥&amp;#160;475,111.34"><span class="smwtext">$ 4,598.00</span><div class="smwttcontent">€ 4,138.20 <br/>£ 3,724.38 <br/>¥ 475,111.34 <br/></div></span> (1k)
</td>
<td> 100-100000873,<br/>100-100000873WOF
</td></tr>
<tr>
<td data-sort-value="EPYC 9554P"> <a href="/wiki/amd/epyc" title="amd/epyc">EPYC</a> <a href="/wiki/amd/epyc/9554p" title="amd/epyc/9554p">9554P</a>
</td>
<td> <a href="/wiki/amd/cores/genoa" title="amd/cores/genoa">Genoa</a>
</td>
<td> 64
</td>
<td> 128
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;KiB 67,108,864&amp;#160;B 0.0625&amp;#160;GiB"><span class="smwtext">64 MiB</span><div class="smwttcontent">65,536 KiB <br/>67,108,864 B <br/>0.0625 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="262,144&amp;#160;KiB 268,435,456&amp;#160;B 0.25&amp;#160;GiB"><span class="smwtext">256 MiB</span><div class="smwttcontent">262,144 KiB <br/>268,435,456 B <br/>0.25 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,100&amp;#160;MHz 3,100,000&amp;#160;kHz"><span class="smwtext">3.1 GHz</span><div class="smwttcontent">3,100 MHz <br/>3,100,000 kHz <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,750&amp;#160;MHz 3,750,000&amp;#160;kHz"><span class="smwtext">3.75 GHz</span><div class="smwttcontent">3,750 MHz <br/>3,750,000 kHz <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,750&amp;#160;MHz 3,750,000&amp;#160;kHz"><span class="smwtext">3.75 GHz</span><div class="smwttcontent">3,750 MHz <br/>3,750,000 kHz <br/></div></span>
</td>
<td> DDR5-4800
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="360,000&amp;#160;mW 0.483&amp;#160;hp 0.36&amp;#160;kW"><span class="smwtext">360 W</span><div class="smwttcontent">360,000 mW <br/>0.483 hp <br/>0.36 kW <br/></div></span>
</td>
<td> 10 November 2022
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;6,393.60 £&amp;#160;5,754.24 ¥&amp;#160;734,056.32"><span class="smwtext">$ 7,104.00</span><div class="smwttcontent">€ 6,393.60 <br/>£ 5,754.24 <br/>¥ 734,056.32 <br/></div></span> (1k)
</td>
<td> 100-100000804,<br/>100-100000804WOF
</td></tr>
<tr>
<td data-sort-value="EPYC 9654P"> <a href="/wiki/amd/epyc" title="amd/epyc">EPYC</a> <a href="/wiki/amd/epyc/9654p" title="amd/epyc/9654p">9654P</a>
</td>
<td> <a href="/wiki/amd/cores/genoa" title="amd/cores/genoa">Genoa</a>
</td>
<td> 96
</td>
<td> 192
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="98,304&amp;#160;KiB 100,663,296&amp;#160;B 0.0938&amp;#160;GiB"><span class="smwtext">96 MiB</span><div class="smwttcontent">98,304 KiB <br/>100,663,296 B <br/>0.0938 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="393,216&amp;#160;KiB 402,653,184&amp;#160;B 0.375&amp;#160;GiB"><span class="smwtext">384 MiB</span><div class="smwttcontent">393,216 KiB <br/>402,653,184 B <br/>0.375 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,400&amp;#160;MHz 2,400,000&amp;#160;kHz"><span class="smwtext">2.4 GHz</span><div class="smwttcontent">2,400 MHz <br/>2,400,000 kHz <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,550&amp;#160;MHz 3,550,000&amp;#160;kHz"><span class="smwtext">3.55 GHz</span><div class="smwttcontent">3,550 MHz <br/>3,550,000 kHz <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,700&amp;#160;MHz 3,700,000&amp;#160;kHz"><span class="smwtext">3.7 GHz</span><div class="smwttcontent">3,700 MHz <br/>3,700,000 kHz <br/></div></span>
</td>
<td> DDR5-4800
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="360,000&amp;#160;mW 0.483&amp;#160;hp 0.36&amp;#160;kW"><span class="smwtext">360 W</span><div class="smwttcontent">360,000 mW <br/>0.483 hp <br/>0.36 kW <br/></div></span>
</td>
<td> 10 November 2022
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;9,562.50 £&amp;#160;8,606.25 ¥&amp;#160;1,097,881.25"><span class="smwtext">$ 10,625.00</span><div class="smwttcontent">€ 9,562.50 <br/>£ 8,606.25 <br/>¥ 1,097,881.25 <br/></div></span> (1k)
</td>
<td> 100-100000803,<br/>100-100000803WOF
</td></tr>
<tr>
<td data-sort-value="Ryzen 5 7600X"> <a href="/wiki/amd/ryzen_5" title="amd/ryzen 5">Ryzen 5</a> <a href="/wiki/amd/ryzen_5/7600x" title="amd/ryzen 5/7600x">7600X</a>
</td>
<td> <a href="/w/index.php?title=amd/cores/raphael&amp;action=edit&amp;redlink=1" class="new" title="amd/cores/raphael (page does not exist)">Raphael</a>
</td>
<td> 6
</td>
<td> 12
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="6,144&amp;#160;KiB 6,291,456&amp;#160;B 0.00586&amp;#160;GiB"><span class="smwtext">6 MiB</span><div class="smwttcontent">6,144 KiB <br/>6,291,456 B <br/>0.00586 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;KiB 33,554,432&amp;#160;B 0.0313&amp;#160;GiB"><span class="smwtext">32 MiB</span><div class="smwttcontent">32,768 KiB <br/>33,554,432 B <br/>0.0313 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,700&amp;#160;MHz 4,700,000&amp;#160;kHz"><span class="smwtext">4.7 GHz</span><div class="smwttcontent">4,700 MHz <br/>4,700,000 kHz <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="5,300&amp;#160;MHz 5,300,000&amp;#160;kHz"><span class="smwtext">5.3 GHz</span><div class="smwttcontent">5,300 MHz <br/>5,300,000 kHz <br/></div></span>
</td>
<td>
</td>
<td>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="105,000&amp;#160;mW 0.141&amp;#160;hp 0.105&amp;#160;kW"><span class="smwtext">105 W</span><div class="smwttcontent">105,000 mW <br/>0.141 hp <br/>0.105 kW <br/></div></span>
</td>
<td>
</td>
<td>
</td>
<td>
</td></tr>
<tr>
<td data-sort-value="Ryzen 7 7700"> <a href="/wiki/amd/ryzen_7" title="amd/ryzen 7">Ryzen 7</a> <a href="/wiki/amd/ryzen_7/7700" title="amd/ryzen 7/7700">7700</a>
</td>
<td> <a href="/w/index.php?title=amd/cores/raphael&amp;action=edit&amp;redlink=1" class="new" title="amd/cores/raphael (page does not exist)">Raphael</a>
</td>
<td> 8
</td>
<td> 16
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="8,192&amp;#160;KiB 8,388,608&amp;#160;B 0.00781&amp;#160;GiB"><span class="smwtext">8 MiB</span><div class="smwttcontent">8,192 KiB <br/>8,388,608 B <br/>0.00781 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;KiB 33,554,432&amp;#160;B 0.0313&amp;#160;GiB"><span class="smwtext">32 MiB</span><div class="smwttcontent">32,768 KiB <br/>33,554,432 B <br/>0.0313 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,800&amp;#160;MHz 3,800,000&amp;#160;kHz"><span class="smwtext">3.8 GHz</span><div class="smwttcontent">3,800 MHz <br/>3,800,000 kHz <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="5,300&amp;#160;MHz 5,300,000&amp;#160;kHz"><span class="smwtext">5.3 GHz</span><div class="smwttcontent">5,300 MHz <br/>5,300,000 kHz <br/></div></span>
</td>
<td>
</td>
<td>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,000&amp;#160;mW 0.0872&amp;#160;hp 0.065&amp;#160;kW"><span class="smwtext">65 W</span><div class="smwttcontent">65,000 mW <br/>0.0872 hp <br/>0.065 kW <br/></div></span>
</td>
<td> 10 January 2023
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;305.10 £&amp;#160;274.59 ¥&amp;#160;35,028.87"><span class="smwtext">$ 339.00</span><div class="smwttcontent">€ 305.10 <br/>£ 274.59 <br/>¥ 35,028.87 <br/></div></span>
</td>
<td> 100-000000592,<br/>100-100000592BOX
</td></tr>
<tr>
<td data-sort-value="Ryzen 7 7700X"> <a href="/wiki/amd/ryzen_7" title="amd/ryzen 7">Ryzen 7</a> <a href="/wiki/amd/ryzen_7/7700x" title="amd/ryzen 7/7700x">7700X</a>
</td>
<td> <a href="/w/index.php?title=amd/cores/raphael&amp;action=edit&amp;redlink=1" class="new" title="amd/cores/raphael (page does not exist)">Raphael</a>
</td>
<td> 8
</td>
<td> 16
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="8,192&amp;#160;KiB 8,388,608&amp;#160;B 0.00781&amp;#160;GiB"><span class="smwtext">8 MiB</span><div class="smwttcontent">8,192 KiB <br/>8,388,608 B <br/>0.00781 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;KiB 33,554,432&amp;#160;B 0.0313&amp;#160;GiB"><span class="smwtext">32 MiB</span><div class="smwttcontent">32,768 KiB <br/>33,554,432 B <br/>0.0313 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,500&amp;#160;MHz 4,500,000&amp;#160;kHz"><span class="smwtext">4.5 GHz</span><div class="smwttcontent">4,500 MHz <br/>4,500,000 kHz <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="5,400&amp;#160;MHz 5,400,000&amp;#160;kHz"><span class="smwtext">5.4 GHz</span><div class="smwttcontent">5,400 MHz <br/>5,400,000 kHz <br/></div></span>
</td>
<td>
</td>
<td>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="105,000&amp;#160;mW 0.141&amp;#160;hp 0.105&amp;#160;kW"><span class="smwtext">105 W</span><div class="smwttcontent">105,000 mW <br/>0.141 hp <br/>0.105 kW <br/></div></span>
</td>
<td> 27 September 2022
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;359.10 £&amp;#160;323.19 ¥&amp;#160;41,228.67"><span class="smwtext">$ 399.00</span><div class="smwttcontent">€ 359.10 <br/>£ 323.19 <br/>¥ 41,228.67 <br/></div></span>
</td>
<td> 100-000000591,<br/>100-100000591WOF
</td></tr>
<tr>
<td data-sort-value="Ryzen 7 7800X"> <a href="/wiki/amd/ryzen_7" title="amd/ryzen 7">Ryzen 7</a> <a href="/wiki/amd/ryzen_7/7800x3d" title="amd/ryzen 7/7800x3d">7800X3D</a>
</td>
<td> <a href="/w/index.php?title=amd/cores/raphael&amp;action=edit&amp;redlink=1" class="new" title="amd/cores/raphael (page does not exist)">Raphael</a>
</td>
<td> 8
</td>
<td> 16
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="8,192&amp;#160;KiB 8,388,608&amp;#160;B 0.00781&amp;#160;GiB"><span class="smwtext">8 MiB</span><div class="smwttcontent">8,192 KiB <br/>8,388,608 B <br/>0.00781 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="98,304&amp;#160;KiB 100,663,296&amp;#160;B 0.0938&amp;#160;GiB"><span class="smwtext">96 MiB</span><div class="smwttcontent">98,304 KiB <br/>100,663,296 B <br/>0.0938 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,200&amp;#160;MHz 4,200,000&amp;#160;kHz"><span class="smwtext">4.2 GHz</span><div class="smwttcontent">4,200 MHz <br/>4,200,000 kHz <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="5,000&amp;#160;MHz 5,000,000&amp;#160;kHz"><span class="smwtext">5 GHz</span><div class="smwttcontent">5,000 MHz <br/>5,000,000 kHz <br/></div></span>
</td>
<td>
</td>
<td>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="120,000&amp;#160;mW 0.161&amp;#160;hp 0.12&amp;#160;kW"><span class="smwtext">120 W</span><div class="smwttcontent">120,000 mW <br/>0.161 hp <br/>0.12 kW <br/></div></span>
</td>
<td>
</td>
<td>
</td>
<td>
</td></tr>
<tr>
<td data-sort-value="Ryzen 9 7900X3D"> <a href="/wiki/amd/ryzen_9" title="amd/ryzen 9">Ryzen 9</a> <a href="/wiki/amd/ryzen_9/7900x3d" title="amd/ryzen 9/7900x3d">7900X3D</a>
</td>
<td> <a href="/w/index.php?title=amd/cores/raphael&amp;action=edit&amp;redlink=1" class="new" title="amd/cores/raphael (page does not exist)">Raphael</a>
</td>
<td> 12
</td>
<td> 24
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="12,288&amp;#160;KiB 12,582,912&amp;#160;B 0.0117&amp;#160;GiB"><span class="smwtext">12 MiB</span><div class="smwttcontent">12,288 KiB <br/>12,582,912 B <br/>0.0117 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="131,072&amp;#160;KiB 134,217,728&amp;#160;B 0.125&amp;#160;GiB"><span class="smwtext">128 MiB</span><div class="smwttcontent">131,072 KiB <br/>134,217,728 B <br/>0.125 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,400&amp;#160;MHz 4,400,000&amp;#160;kHz"><span class="smwtext">4.4 GHz</span><div class="smwttcontent">4,400 MHz <br/>4,400,000 kHz <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="5,600&amp;#160;MHz 5,600,000&amp;#160;kHz"><span class="smwtext">5.6 GHz</span><div class="smwttcontent">5,600 MHz <br/>5,600,000 kHz <br/></div></span>
</td>
<td>
</td>
<td>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="120,000&amp;#160;mW 0.161&amp;#160;hp 0.12&amp;#160;kW"><span class="smwtext">120 W</span><div class="smwttcontent">120,000 mW <br/>0.161 hp <br/>0.12 kW <br/></div></span>
</td>
<td>
</td>
<td>
</td>
<td>
</td></tr>
<tr>
<td data-sort-value="Ryzen 9 7950X3D"> <a href="/wiki/amd/ryzen_9" title="amd/ryzen 9">Ryzen 9</a> <a href="/wiki/amd/ryzen_9/7950x3d" title="amd/ryzen 9/7950x3d">7950X3D</a>
</td>
<td> <a href="/w/index.php?title=amd/cores/raphael&amp;action=edit&amp;redlink=1" class="new" title="amd/cores/raphael (page does not exist)">Raphael</a>
</td>
<td> 16
</td>
<td> 32
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;KiB 16,777,216&amp;#160;B 0.0156&amp;#160;GiB"><span class="smwtext">16 MiB</span><div class="smwttcontent">16,384 KiB <br/>16,777,216 B <br/>0.0156 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="131,072&amp;#160;KiB 134,217,728&amp;#160;B 0.125&amp;#160;GiB"><span class="smwtext">128 MiB</span><div class="smwttcontent">131,072 KiB <br/>134,217,728 B <br/>0.125 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,200&amp;#160;MHz 4,200,000&amp;#160;kHz"><span class="smwtext">4.2 GHz</span><div class="smwttcontent">4,200 MHz <br/>4,200,000 kHz <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="5,700&amp;#160;MHz 5,700,000&amp;#160;kHz"><span class="smwtext">5.7 GHz</span><div class="smwttcontent">5,700 MHz <br/>5,700,000 kHz <br/></div></span>
</td>
<td>
</td>
<td>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="120,000&amp;#160;mW 0.161&amp;#160;hp 0.12&amp;#160;kW"><span class="smwtext">120 W</span><div class="smwttcontent">120,000 mW <br/>0.161 hp <br/>0.12 kW <br/></div></span>
</td>
<td> 28 February 2023
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;629.10 £&amp;#160;566.19 ¥&amp;#160;72,227.67"><span class="smwtext">$ 699.00</span><div class="smwttcontent">€ 629.10 <br/>£ 566.19 <br/>¥ 72,227.67 <br/></div></span>
</td>
<td> 100-000000908,<br/>100-000000908WOF
</td></tr>
<tr class="separator sortbottom">
<td colspan="4"> <a href="/wiki/Multiprocessors" class="mw-redirect" title="Multiprocessors">Multiprocessors</a> (dual-socket)
</td>
<td colspan="10">  
</td></tr>
<tr>
<td data-sort-value="EPYC 9124"> <a href="/wiki/amd/epyc" title="amd/epyc">EPYC</a> <a href="/wiki/amd/epyc/9124" title="amd/epyc/9124">9124</a>
</td>
<td> <a href="/wiki/amd/cores/genoa" title="amd/cores/genoa">Genoa</a>
</td>
<td> 16
</td>
<td> 32
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;KiB 16,777,216&amp;#160;B 0.0156&amp;#160;GiB"><span class="smwtext">16 MiB</span><div class="smwttcontent">16,384 KiB <br/>16,777,216 B <br/>0.0156 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;KiB 67,108,864&amp;#160;B 0.0625&amp;#160;GiB"><span class="smwtext">64 MiB</span><div class="smwttcontent">65,536 KiB <br/>67,108,864 B <br/>0.0625 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,000&amp;#160;MHz 3,000,000&amp;#160;kHz"><span class="smwtext">3 GHz</span><div class="smwttcontent">3,000 MHz <br/>3,000,000 kHz <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,600&amp;#160;MHz 3,600,000&amp;#160;kHz"><span class="smwtext">3.6 GHz</span><div class="smwttcontent">3,600 MHz <br/>3,600,000 kHz <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,700&amp;#160;MHz 3,700,000&amp;#160;kHz"><span class="smwtext">3.7 GHz</span><div class="smwttcontent">3,700 MHz <br/>3,700,000 kHz <br/></div></span>
</td>
<td> DDR5-4800
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="200,000&amp;#160;mW 0.268&amp;#160;hp 0.2&amp;#160;kW"><span class="smwtext">200 W</span><div class="smwttcontent">200,000 mW <br/>0.268 hp <br/>0.2 kW <br/></div></span>
</td>
<td> 10 November 2022
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;974.70 £&amp;#160;877.23 ¥&amp;#160;111,906.39"><span class="smwtext">$ 1,083.00</span><div class="smwttcontent">€ 974.70 <br/>£ 877.23 <br/>¥ 111,906.39 <br/></div></span> (1k)
</td>
<td> 100-100000802,<br/>100-100000802WOF
</td></tr>
<tr>
<td data-sort-value="EPYC 9174F"> <a href="/wiki/amd/epyc" title="amd/epyc">EPYC</a> <a href="/wiki/amd/epyc/9174f" title="amd/epyc/9174f">9174F</a>
</td>
<td> <a href="/wiki/amd/cores/genoa" title="amd/cores/genoa">Genoa</a>
</td>
<td> 16
</td>
<td> 32
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;KiB 16,777,216&amp;#160;B 0.0156&amp;#160;GiB"><span class="smwtext">16 MiB</span><div class="smwttcontent">16,384 KiB <br/>16,777,216 B <br/>0.0156 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="262,144&amp;#160;KiB 268,435,456&amp;#160;B 0.25&amp;#160;GiB"><span class="smwtext">256 MiB</span><div class="smwttcontent">262,144 KiB <br/>268,435,456 B <br/>0.25 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,100&amp;#160;MHz 4,100,000&amp;#160;kHz"><span class="smwtext">4.1 GHz</span><div class="smwttcontent">4,100 MHz <br/>4,100,000 kHz <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,150&amp;#160;MHz 4,150,000&amp;#160;kHz"><span class="smwtext">4.15 GHz</span><div class="smwttcontent">4,150 MHz <br/>4,150,000 kHz <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,400&amp;#160;MHz 4,400,000&amp;#160;kHz"><span class="smwtext">4.4 GHz</span><div class="smwttcontent">4,400 MHz <br/>4,400,000 kHz <br/></div></span>
</td>
<td> DDR5-4800
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="320,000&amp;#160;mW 0.429&amp;#160;hp 0.32&amp;#160;kW"><span class="smwtext">320 W</span><div class="smwttcontent">320,000 mW <br/>0.429 hp <br/>0.32 kW <br/></div></span>
</td>
<td> 10 November 2022
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;3,465.00 £&amp;#160;3,118.50 ¥&amp;#160;397,820.50"><span class="smwtext">$ 3,850.00</span><div class="smwttcontent">€ 3,465.00 <br/>£ 3,118.50 <br/>¥ 397,820.50 <br/></div></span> (1k)
</td>
<td> 100-100000796,<br/>100-100000796WOF
</td></tr>
<tr>
<td data-sort-value="EPYC 9224"> <a href="/wiki/amd/epyc" title="amd/epyc">EPYC</a> <a href="/wiki/amd/epyc/9224" title="amd/epyc/9224">9224</a>
</td>
<td> <a href="/wiki/amd/cores/genoa" title="amd/cores/genoa">Genoa</a>
</td>
<td> 24
</td>
<td> 48
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="24,576&amp;#160;KiB 25,165,824&amp;#160;B 0.0234&amp;#160;GiB"><span class="smwtext">24 MiB</span><div class="smwttcontent">24,576 KiB <br/>25,165,824 B <br/>0.0234 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;KiB 67,108,864&amp;#160;B 0.0625&amp;#160;GiB"><span class="smwtext">64 MiB</span><div class="smwttcontent">65,536 KiB <br/>67,108,864 B <br/>0.0625 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,500&amp;#160;MHz 2,500,000&amp;#160;kHz"><span class="smwtext">2.5 GHz</span><div class="smwttcontent">2,500 MHz <br/>2,500,000 kHz <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,650&amp;#160;MHz 3,650,000&amp;#160;kHz"><span class="smwtext">3.65 GHz</span><div class="smwttcontent">3,650 MHz <br/>3,650,000 kHz <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,700&amp;#160;MHz 3,700,000&amp;#160;kHz"><span class="smwtext">3.7 GHz</span><div class="smwttcontent">3,700 MHz <br/>3,700,000 kHz <br/></div></span>
</td>
<td> DDR5-4800
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="200,000&amp;#160;mW 0.268&amp;#160;hp 0.2&amp;#160;kW"><span class="smwtext">200 W</span><div class="smwttcontent">200,000 mW <br/>0.268 hp <br/>0.2 kW <br/></div></span>
</td>
<td> 10 November 2022
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;1,642.50 £&amp;#160;1,478.25 ¥&amp;#160;188,577.25"><span class="smwtext">$ 1,825.00</span><div class="smwttcontent">€ 1,642.50 <br/>£ 1,478.25 <br/>¥ 188,577.25 <br/></div></span> (1k)
</td>
<td> 100-100000939,<br/>100-100000939WOF
</td></tr>
<tr>
<td data-sort-value="EPYC 9254"> <a href="/wiki/amd/epyc" title="amd/epyc">EPYC</a> <a href="/wiki/amd/epyc/9254" title="amd/epyc/9254">9254</a>
</td>
<td> <a href="/wiki/amd/cores/genoa" title="amd/cores/genoa">Genoa</a>
</td>
<td> 24
</td>
<td> 48
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="24,576&amp;#160;KiB 25,165,824&amp;#160;B 0.0234&amp;#160;GiB"><span class="smwtext">24 MiB</span><div class="smwttcontent">24,576 KiB <br/>25,165,824 B <br/>0.0234 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="131,072&amp;#160;KiB 134,217,728&amp;#160;B 0.125&amp;#160;GiB"><span class="smwtext">128 MiB</span><div class="smwttcontent">131,072 KiB <br/>134,217,728 B <br/>0.125 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,900&amp;#160;MHz 2,900,000&amp;#160;kHz"><span class="smwtext">2.9 GHz</span><div class="smwttcontent">2,900 MHz <br/>2,900,000 kHz <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,900&amp;#160;MHz 3,900,000&amp;#160;kHz"><span class="smwtext">3.9 GHz</span><div class="smwttcontent">3,900 MHz <br/>3,900,000 kHz <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,150&amp;#160;MHz 4,150,000&amp;#160;kHz"><span class="smwtext">4.15 GHz</span><div class="smwttcontent">4,150 MHz <br/>4,150,000 kHz <br/></div></span>
</td>
<td> DDR5-4800
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="200,000&amp;#160;mW 0.268&amp;#160;hp 0.2&amp;#160;kW"><span class="smwtext">200 W</span><div class="smwttcontent">200,000 mW <br/>0.268 hp <br/>0.2 kW <br/></div></span>
</td>
<td> 10 November 2022
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;2,069.10 £&amp;#160;1,862.19 ¥&amp;#160;237,555.67"><span class="smwtext">$ 2,299.00</span><div class="smwttcontent">€ 2,069.10 <br/>£ 1,862.19 <br/>¥ 237,555.67 <br/></div></span> (1k)
</td>
<td> 100-100000480,<br/>100-100000480WOF
</td></tr>
<tr>
<td data-sort-value="EPYC 9274F"> <a href="/wiki/amd/epyc" title="amd/epyc">EPYC</a> <a href="/wiki/amd/epyc/9274f" title="amd/epyc/9274f">9274F</a>
</td>
<td> <a href="/wiki/amd/cores/genoa" title="amd/cores/genoa">Genoa</a>
</td>
<td> 24
</td>
<td> 48
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="24,576&amp;#160;KiB 25,165,824&amp;#160;B 0.0234&amp;#160;GiB"><span class="smwtext">24 MiB</span><div class="smwttcontent">24,576 KiB <br/>25,165,824 B <br/>0.0234 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="262,144&amp;#160;KiB 268,435,456&amp;#160;B 0.25&amp;#160;GiB"><span class="smwtext">256 MiB</span><div class="smwttcontent">262,144 KiB <br/>268,435,456 B <br/>0.25 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,050&amp;#160;MHz 4,050,000&amp;#160;kHz"><span class="smwtext">4.05 GHz</span><div class="smwttcontent">4,050 MHz <br/>4,050,000 kHz <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,100&amp;#160;MHz 4,100,000&amp;#160;kHz"><span class="smwtext">4.1 GHz</span><div class="smwttcontent">4,100 MHz <br/>4,100,000 kHz <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,300&amp;#160;MHz 4,300,000&amp;#160;kHz"><span class="smwtext">4.3 GHz</span><div class="smwttcontent">4,300 MHz <br/>4,300,000 kHz <br/></div></span>
</td>
<td> DDR5-4800
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="320,000&amp;#160;mW 0.429&amp;#160;hp 0.32&amp;#160;kW"><span class="smwtext">320 W</span><div class="smwttcontent">320,000 mW <br/>0.429 hp <br/>0.32 kW <br/></div></span>
</td>
<td> 10 November 2022
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;2,754.00 £&amp;#160;2,478.60 ¥&amp;#160;316,189.80"><span class="smwtext">$ 3,060.00</span><div class="smwttcontent">€ 2,754.00 <br/>£ 2,478.60 <br/>¥ 316,189.80 <br/></div></span> (1k)
</td>
<td> 100-100000794,<br/>100-100000794WOF
</td></tr>
<tr>
<td data-sort-value="EPYC 9334"> <a href="/wiki/amd/epyc" title="amd/epyc">EPYC</a> <a href="/wiki/amd/epyc/9334" title="amd/epyc/9334">9334</a>
</td>
<td> <a href="/wiki/amd/cores/genoa" title="amd/cores/genoa">Genoa</a>
</td>
<td> 32
</td>
<td> 64
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;KiB 33,554,432&amp;#160;B 0.0313&amp;#160;GiB"><span class="smwtext">32 MiB</span><div class="smwttcontent">32,768 KiB <br/>33,554,432 B <br/>0.0313 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="131,072&amp;#160;KiB 134,217,728&amp;#160;B 0.125&amp;#160;GiB"><span class="smwtext">128 MiB</span><div class="smwttcontent">131,072 KiB <br/>134,217,728 B <br/>0.125 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,700&amp;#160;MHz 2,700,000&amp;#160;kHz"><span class="smwtext">2.7 GHz</span><div class="smwttcontent">2,700 MHz <br/>2,700,000 kHz <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,850&amp;#160;MHz 3,850,000&amp;#160;kHz"><span class="smwtext">3.85 GHz</span><div class="smwttcontent">3,850 MHz <br/>3,850,000 kHz <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,900&amp;#160;MHz 3,900,000&amp;#160;kHz"><span class="smwtext">3.9 GHz</span><div class="smwttcontent">3,900 MHz <br/>3,900,000 kHz <br/></div></span>
</td>
<td> DDR5-4800
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="210,000&amp;#160;mW 0.282&amp;#160;hp 0.21&amp;#160;kW"><span class="smwtext">210 W</span><div class="smwttcontent">210,000 mW <br/>0.282 hp <br/>0.21 kW <br/></div></span>
</td>
<td> 10 November 2022
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;2,691.00 £&amp;#160;2,421.90 ¥&amp;#160;308,956.70"><span class="smwtext">$ 2,990.00</span><div class="smwttcontent">€ 2,691.00 <br/>£ 2,421.90 <br/>¥ 308,956.70 <br/></div></span> (1k)
</td>
<td> 100-100000800,<br/>100-100000800WOF
</td></tr>
<tr>
<td data-sort-value="EPYC 9354"> <a href="/wiki/amd/epyc" title="amd/epyc">EPYC</a> <a href="/wiki/amd/epyc/9354" title="amd/epyc/9354">9354</a>
</td>
<td> <a href="/wiki/amd/cores/genoa" title="amd/cores/genoa">Genoa</a>
</td>
<td> 32
</td>
<td> 64
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;KiB 33,554,432&amp;#160;B 0.0313&amp;#160;GiB"><span class="smwtext">32 MiB</span><div class="smwttcontent">32,768 KiB <br/>33,554,432 B <br/>0.0313 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="262,144&amp;#160;KiB 268,435,456&amp;#160;B 0.25&amp;#160;GiB"><span class="smwtext">256 MiB</span><div class="smwttcontent">262,144 KiB <br/>268,435,456 B <br/>0.25 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,250&amp;#160;MHz 3,250,000&amp;#160;kHz"><span class="smwtext">3.25 GHz</span><div class="smwttcontent">3,250 MHz <br/>3,250,000 kHz <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,750&amp;#160;MHz 3,750,000&amp;#160;kHz"><span class="smwtext">3.75 GHz</span><div class="smwttcontent">3,750 MHz <br/>3,750,000 kHz <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,800&amp;#160;MHz 3,800,000&amp;#160;kHz"><span class="smwtext">3.8 GHz</span><div class="smwttcontent">3,800 MHz <br/>3,800,000 kHz <br/></div></span>
</td>
<td> DDR5-4800
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="280,000&amp;#160;mW 0.375&amp;#160;hp 0.28&amp;#160;kW"><span class="smwtext">280 W</span><div class="smwttcontent">280,000 mW <br/>0.375 hp <br/>0.28 kW <br/></div></span>
</td>
<td> 10 November 2022
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;3,078.00 £&amp;#160;2,770.20 ¥&amp;#160;353,388.60"><span class="smwtext">$ 3,420.00</span><div class="smwttcontent">€ 3,078.00 <br/>£ 2,770.20 <br/>¥ 353,388.60 <br/></div></span> (1k)
</td>
<td> 100-100000798,<br/>100-100000798WOF
</td></tr>
<tr>
<td data-sort-value="EPYC 9374F"> <a href="/wiki/amd/epyc" title="amd/epyc">EPYC</a> <a href="/wiki/amd/epyc/9374f" title="amd/epyc/9374f">9374F</a>
</td>
<td> <a href="/wiki/amd/cores/genoa" title="amd/cores/genoa">Genoa</a>
</td>
<td> 32
</td>
<td> 64
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;KiB 33,554,432&amp;#160;B 0.0313&amp;#160;GiB"><span class="smwtext">32 MiB</span><div class="smwttcontent">32,768 KiB <br/>33,554,432 B <br/>0.0313 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="262,144&amp;#160;KiB 268,435,456&amp;#160;B 0.25&amp;#160;GiB"><span class="smwtext">256 MiB</span><div class="smwttcontent">262,144 KiB <br/>268,435,456 B <br/>0.25 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,850&amp;#160;MHz 3,850,000&amp;#160;kHz"><span class="smwtext">3.85 GHz</span><div class="smwttcontent">3,850 MHz <br/>3,850,000 kHz <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,100&amp;#160;MHz 4,100,000&amp;#160;kHz"><span class="smwtext">4.1 GHz</span><div class="smwttcontent">4,100 MHz <br/>4,100,000 kHz <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,300&amp;#160;MHz 4,300,000&amp;#160;kHz"><span class="smwtext">4.3 GHz</span><div class="smwttcontent">4,300 MHz <br/>4,300,000 kHz <br/></div></span>
</td>
<td> DDR5-4800
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="320,000&amp;#160;mW 0.429&amp;#160;hp 0.32&amp;#160;kW"><span class="smwtext">320 W</span><div class="smwttcontent">320,000 mW <br/>0.429 hp <br/>0.32 kW <br/></div></span>
</td>
<td> 10 November 2022
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;4,365.00 £&amp;#160;3,928.50 ¥&amp;#160;501,150.50"><span class="smwtext">$ 4,850.00</span><div class="smwttcontent">€ 4,365.00 <br/>£ 3,928.50 <br/>¥ 501,150.50 <br/></div></span> (1k)
</td>
<td> 100-100000792,<br/>100-100000792WOF
</td></tr>
<tr>
<td data-sort-value="EPYC 9454"> <a href="/wiki/amd/epyc" title="amd/epyc">EPYC</a> <a href="/wiki/amd/epyc/9454" title="amd/epyc/9454">9454</a>
</td>
<td> <a href="/wiki/amd/cores/genoa" title="amd/cores/genoa">Genoa</a>
</td>
<td> 48
</td>
<td> 96
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="49,152&amp;#160;KiB 50,331,648&amp;#160;B 0.0469&amp;#160;GiB"><span class="smwtext">48 MiB</span><div class="smwttcontent">49,152 KiB <br/>50,331,648 B <br/>0.0469 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="262,144&amp;#160;KiB 268,435,456&amp;#160;B 0.25&amp;#160;GiB"><span class="smwtext">256 MiB</span><div class="smwttcontent">262,144 KiB <br/>268,435,456 B <br/>0.25 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,750&amp;#160;MHz 2,750,000&amp;#160;kHz"><span class="smwtext">2.75 GHz</span><div class="smwttcontent">2,750 MHz <br/>2,750,000 kHz <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,650&amp;#160;MHz 3,650,000&amp;#160;kHz"><span class="smwtext">3.65 GHz</span><div class="smwttcontent">3,650 MHz <br/>3,650,000 kHz <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,800&amp;#160;MHz 3,800,000&amp;#160;kHz"><span class="smwtext">3.8 GHz</span><div class="smwttcontent">3,800 MHz <br/>3,800,000 kHz <br/></div></span>
</td>
<td> DDR5-4800
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="290,000&amp;#160;mW 0.389&amp;#160;hp 0.29&amp;#160;kW"><span class="smwtext">290 W</span><div class="smwttcontent">290,000 mW <br/>0.389 hp <br/>0.29 kW <br/></div></span>
</td>
<td> 10 November 2022
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;4,702.50 £&amp;#160;4,232.25 ¥&amp;#160;539,899.25"><span class="smwtext">$ 5,225.00</span><div class="smwttcontent">€ 4,702.50 <br/>£ 4,232.25 <br/>¥ 539,899.25 <br/></div></span> (1k)
</td>
<td> 100-100000478,<br/>100-100000478WOF
</td></tr>
<tr>
<td data-sort-value="EPYC 9474F"> <a href="/wiki/amd/epyc" title="amd/epyc">EPYC</a> <a href="/wiki/amd/epyc/9474f" title="amd/epyc/9474f">9474F</a>
</td>
<td> <a href="/wiki/amd/cores/genoa" title="amd/cores/genoa">Genoa</a>
</td>
<td> 48
</td>
<td> 96
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="49,152&amp;#160;KiB 50,331,648&amp;#160;B 0.0469&amp;#160;GiB"><span class="smwtext">48 MiB</span><div class="smwttcontent">49,152 KiB <br/>50,331,648 B <br/>0.0469 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="262,144&amp;#160;KiB 268,435,456&amp;#160;B 0.25&amp;#160;GiB"><span class="smwtext">256 MiB</span><div class="smwttcontent">262,144 KiB <br/>268,435,456 B <br/>0.25 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,600&amp;#160;MHz 3,600,000&amp;#160;kHz"><span class="smwtext">3.6 GHz</span><div class="smwttcontent">3,600 MHz <br/>3,600,000 kHz <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,950&amp;#160;MHz 3,950,000&amp;#160;kHz"><span class="smwtext">3.95 GHz</span><div class="smwttcontent">3,950 MHz <br/>3,950,000 kHz <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,100&amp;#160;MHz 4,100,000&amp;#160;kHz"><span class="smwtext">4.1 GHz</span><div class="smwttcontent">4,100 MHz <br/>4,100,000 kHz <br/></div></span>
</td>
<td> DDR5-4800
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="360,000&amp;#160;mW 0.483&amp;#160;hp 0.36&amp;#160;kW"><span class="smwtext">360 W</span><div class="smwttcontent">360,000 mW <br/>0.483 hp <br/>0.36 kW <br/></div></span>
</td>
<td> 10 November 2022
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;6,102.00 £&amp;#160;5,491.80 ¥&amp;#160;700,577.40"><span class="smwtext">$ 6,780.00</span><div class="smwttcontent">€ 6,102.00 <br/>£ 5,491.80 <br/>¥ 700,577.40 <br/></div></span> (1k)
</td>
<td> 100-100000788,<br/>100-100000788WOF
</td></tr>
<tr>
<td data-sort-value="EPYC 9534"> <a href="/wiki/amd/epyc" title="amd/epyc">EPYC</a> <a href="/wiki/amd/epyc/9534" title="amd/epyc/9534">9534</a>
</td>
<td> <a href="/wiki/amd/cores/genoa" title="amd/cores/genoa">Genoa</a>
</td>
<td> 64
</td>
<td> 128
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;KiB 67,108,864&amp;#160;B 0.0625&amp;#160;GiB"><span class="smwtext">64 MiB</span><div class="smwttcontent">65,536 KiB <br/>67,108,864 B <br/>0.0625 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="262,144&amp;#160;KiB 268,435,456&amp;#160;B 0.25&amp;#160;GiB"><span class="smwtext">256 MiB</span><div class="smwttcontent">262,144 KiB <br/>268,435,456 B <br/>0.25 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,450&amp;#160;MHz 2,450,000&amp;#160;kHz"><span class="smwtext">2.45 GHz</span><div class="smwttcontent">2,450 MHz <br/>2,450,000 kHz <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,550&amp;#160;MHz 3,550,000&amp;#160;kHz"><span class="smwtext">3.55 GHz</span><div class="smwttcontent">3,550 MHz <br/>3,550,000 kHz <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,700&amp;#160;MHz 3,700,000&amp;#160;kHz"><span class="smwtext">3.7 GHz</span><div class="smwttcontent">3,700 MHz <br/>3,700,000 kHz <br/></div></span>
</td>
<td> DDR5-4800
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="280,000&amp;#160;mW 0.375&amp;#160;hp 0.28&amp;#160;kW"><span class="smwtext">280 W</span><div class="smwttcontent">280,000 mW <br/>0.375 hp <br/>0.28 kW <br/></div></span>
</td>
<td> 10 November 2022
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;7,922.70 £&amp;#160;7,130.43 ¥&amp;#160;909,613.99"><span class="smwtext">$ 8,803.00</span><div class="smwttcontent">€ 7,922.70 <br/>£ 7,130.43 <br/>¥ 909,613.99 <br/></div></span> (1k)
</td>
<td> 100-100000799,<br/>100-100000799WOF
</td></tr>
<tr>
<td data-sort-value="EPYC 9554"> <a href="/wiki/amd/epyc" title="amd/epyc">EPYC</a> <a href="/wiki/amd/epyc/9554" title="amd/epyc/9554">9554</a>
</td>
<td> <a href="/wiki/amd/cores/genoa" title="amd/cores/genoa">Genoa</a>
</td>
<td> 64
</td>
<td> 128
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;KiB 67,108,864&amp;#160;B 0.0625&amp;#160;GiB"><span class="smwtext">64 MiB</span><div class="smwttcontent">65,536 KiB <br/>67,108,864 B <br/>0.0625 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="262,144&amp;#160;KiB 268,435,456&amp;#160;B 0.25&amp;#160;GiB"><span class="smwtext">256 MiB</span><div class="smwttcontent">262,144 KiB <br/>268,435,456 B <br/>0.25 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,100&amp;#160;MHz 3,100,000&amp;#160;kHz"><span class="smwtext">3.1 GHz</span><div class="smwttcontent">3,100 MHz <br/>3,100,000 kHz <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,750&amp;#160;MHz 3,750,000&amp;#160;kHz"><span class="smwtext">3.75 GHz</span><div class="smwttcontent">3,750 MHz <br/>3,750,000 kHz <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,750&amp;#160;MHz 3,750,000&amp;#160;kHz"><span class="smwtext">3.75 GHz</span><div class="smwttcontent">3,750 MHz <br/>3,750,000 kHz <br/></div></span>
</td>
<td> DDR5-4800
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="360,000&amp;#160;mW 0.483&amp;#160;hp 0.36&amp;#160;kW"><span class="smwtext">360 W</span><div class="smwttcontent">360,000 mW <br/>0.483 hp <br/>0.36 kW <br/></div></span>
</td>
<td> 10 November 2022
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;8,178.30 £&amp;#160;7,360.47 ¥&amp;#160;938,959.71"><span class="smwtext">$ 9,087.00</span><div class="smwttcontent">€ 8,178.30 <br/>£ 7,360.47 <br/>¥ 938,959.71 <br/></div></span> (1k)
</td>
<td> 100-100000790,<br/>100-100000790WOF
</td></tr>
<tr>
<td data-sort-value="EPYC 9634"> <a href="/wiki/amd/epyc" title="amd/epyc">EPYC</a> <a href="/wiki/amd/epyc/9634" title="amd/epyc/9634">9634</a>
</td>
<td> <a href="/wiki/amd/cores/genoa" title="amd/cores/genoa">Genoa</a>
</td>
<td> 84
</td>
<td> 168
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="86,016&amp;#160;KiB 88,080,384&amp;#160;B 0.082&amp;#160;GiB"><span class="smwtext">84 MiB</span><div class="smwttcontent">86,016 KiB <br/>88,080,384 B <br/>0.082 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="393,216&amp;#160;KiB 402,653,184&amp;#160;B 0.375&amp;#160;GiB"><span class="smwtext">384 MiB</span><div class="smwttcontent">393,216 KiB <br/>402,653,184 B <br/>0.375 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,250&amp;#160;MHz 2,250,000&amp;#160;kHz"><span class="smwtext">2.25 GHz</span><div class="smwttcontent">2,250 MHz <br/>2,250,000 kHz <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,100&amp;#160;MHz 3,100,000&amp;#160;kHz"><span class="smwtext">3.1 GHz</span><div class="smwttcontent">3,100 MHz <br/>3,100,000 kHz <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,700&amp;#160;MHz 3,700,000&amp;#160;kHz"><span class="smwtext">3.7 GHz</span><div class="smwttcontent">3,700 MHz <br/>3,700,000 kHz <br/></div></span>
</td>
<td> DDR5-4800
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="290,000&amp;#160;mW 0.389&amp;#160;hp 0.29&amp;#160;kW"><span class="smwtext">290 W</span><div class="smwttcontent">290,000 mW <br/>0.389 hp <br/>0.29 kW <br/></div></span>
</td>
<td> 10 November 2022
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;9,273.60 £&amp;#160;8,346.24 ¥&amp;#160;1,064,712.32"><span class="smwtext">$ 10,304.00</span><div class="smwttcontent">€ 9,273.60 <br/>£ 8,346.24 <br/>¥ 1,064,712.32 <br/></div></span> (1k)
</td>
<td> 100-100000797,<br/>100-100000797WOF
</td></tr>
<tr>
<td data-sort-value="EPYC 9654"> <a href="/wiki/amd/epyc" title="amd/epyc">EPYC</a> <a href="/wiki/amd/epyc/9654" title="amd/epyc/9654">9654</a>
</td>
<td> <a href="/wiki/amd/cores/genoa" title="amd/cores/genoa">Genoa</a>
</td>
<td> 96
</td>
<td> 192
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="98,304&amp;#160;KiB 100,663,296&amp;#160;B 0.0938&amp;#160;GiB"><span class="smwtext">96 MiB</span><div class="smwttcontent">98,304 KiB <br/>100,663,296 B <br/>0.0938 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="393,216&amp;#160;KiB 402,653,184&amp;#160;B 0.375&amp;#160;GiB"><span class="smwtext">384 MiB</span><div class="smwttcontent">393,216 KiB <br/>402,653,184 B <br/>0.375 GiB <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,400&amp;#160;MHz 2,400,000&amp;#160;kHz"><span class="smwtext">2.4 GHz</span><div class="smwttcontent">2,400 MHz <br/>2,400,000 kHz <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,550&amp;#160;MHz 3,550,000&amp;#160;kHz"><span class="smwtext">3.55 GHz</span><div class="smwttcontent">3,550 MHz <br/>3,550,000 kHz <br/></div></span>
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,700&amp;#160;MHz 3,700,000&amp;#160;kHz"><span class="smwtext">3.7 GHz</span><div class="smwttcontent">3,700 MHz <br/>3,700,000 kHz <br/></div></span>
</td>
<td> DDR5-4800
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="360,000&amp;#160;mW 0.483&amp;#160;hp 0.36&amp;#160;kW"><span class="smwtext">360 W</span><div class="smwttcontent">360,000 mW <br/>0.483 hp <br/>0.36 kW <br/></div></span>
</td>
<td> 10 November 2022
</td>
<td> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;10,624.50 £&amp;#160;9,562.05 ¥&amp;#160;1,219,810.65"><span class="smwtext">$ 11,805.00</span><div class="smwttcontent">€ 10,624.50 <br/>£ 9,562.05 <br/>¥ 1,219,810.65 <br/></div></span> (1k)
</td>
<td> 100-100000789,<br/>100-100000789WOF
</td></tr>
<tr>
<th> Count: 24
</th></tr></tbody></table>
</div>
<h2><span class="mw-headline" id="Designers">Designers</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen_4&amp;action=edit&amp;section=12" title="Edit section: Designers">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li> Mike Clark(?), chief architect</li></ul>
<h2><span class="mw-headline" id="Bibliography">Bibliography</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen_4&amp;action=edit&amp;section=13" title="Edit section: Bibliography">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen_4&amp;action=edit&amp;section=14" title="Edit section: References">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ol class="references">
<li id="cite_note-ryzen-7000-preview-1"><span class="mw-cite-backlink"><a href="#cite_ref-ryzen-7000-preview_1-0">↑</a></span> <span class="reference-text"><a rel="nofollow" class="external text" href="https://www.angstronomics.com/p/ryzen-7000-desktop-preview">&#34;Ryzen 7000 Desktop Preview&#34;</a>, Angstronomics, August 29, 2022</span>
</li>
<li id="cite_note-amd-55901-ppr-1911-2"><span class="mw-cite-backlink"><a href="#cite_ref-amd-55901-ppr-1911_2-0">↑</a></span> <span class="reference-text"><a rel="nofollow" class="external text" href="https://www.amd.com/system/files/TechDocs/55901_0.25.zip">&#34;Processor Programming Reference (PPR) for AMD Family 19h Models 11h, Revision B1 Processors&#34;</a>, AMD Publ. #55901, Rev. 0.25, November 10, 2022</span>
</li>
<li id="cite_note-amd-57647-zen4-optim-3"><span class="mw-cite-backlink"><a href="#cite_ref-amd-57647-zen4-optim_3-0">↑</a></span> <span class="reference-text"><a rel="nofollow" class="external text" href="https://www.amd.com/system/files/TechDocs/57647.zip">&#34;Software Optimization Guide for the AMD Zen4 Microarchitecture&#34;</a>, AMD Publ. #57647, Rev. 1.00, January 6, 2023</span>
</li>
<li id="cite_note-amd-58015-9004-overv-4"><span class="mw-cite-backlink"><a href="#cite_ref-amd-58015-9004-overv_4-0">↑</a></span> <span class="reference-text"><a rel="nofollow" class="external text" href="https://www.amd.com/system/files/documents/58015-epyc-9004-tg-architecture-overview.pdf">&#34;AMD EPYC™ 9004 Series Architecture Overview&#34;</a>, AMD Publ. #58015, Rev. 1.1, December 2022</span>
</li>
</ol>
<h2><span class="mw-headline" id="See_Also">See Also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen_4&amp;action=edit&amp;section=15" title="Edit section: See Also">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li> AMD <a href="/wiki/amd/microarchitectures/zen" title="amd/microarchitectures/zen">Zen</a>, <a href="/wiki/amd/microarchitectures/zen_2" title="amd/microarchitectures/zen 2">Zen 2</a>, <a href="/wiki/amd/microarchitectures/zen_3" title="amd/microarchitectures/zen 3">Zen 3</a></li>
<li> Intel <a href="/wiki/intel/microarchitectures/meteor_lake" title="intel/microarchitectures/meteor lake">Meteor Lake</a></li></ul>

<!-- Saved in parser cache with key wikichip:pcache:idhash:30336-0!*!0!default!!en!5!* and timestamp 20240930062122 and revision id 101968
 -->
</div><div class="visualClear"></div><div class="printfooter">Retrieved from &#34;<a dir="ltr" href="https://en.wikichip.org/w/index.php?title=amd/microarchitectures/zen_4&amp;oldid=101968">https://en.wikichip.org/w/index.php?title=amd/microarchitectures/zen_4&amp;oldid=101968</a>&#34;</div><div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Special:Categories" title="Special:Categories">Categories</a>: <ul><li><a href="/wiki/Category:cpu_microarchitectures_by_amd" title="Category:cpu microarchitectures by amd">cpu microarchitectures by amd</a></li><li><a href="/wiki/Category:microarchitectures_by_amd" title="Category:microarchitectures by amd">microarchitectures by amd</a></li><li><a href="/wiki/Category:all_microarchitectures" title="Category:all microarchitectures">all microarchitectures</a></li></ul></div></div><div id="mw-data-after-content">
	<div class="smwfact"><div class="smwfactboxhead">Facts about &#34;<span class="swmfactboxheadbrowse"><a href="/wiki/Special:Browse/:amd-2Fmicroarchitectures-2Fzen-204" title="Special:Browse/:amd-2Fmicroarchitectures-2Fzen-204">Zen 4 - Microarchitectures - AMD</a></span>&#34;</div><div class="smwrdflink"><span class="rdflink"><a href="/wiki/Special:ExportRDF/amd/microarchitectures/zen_4" title="Special:ExportRDF/amd/microarchitectures/zen 4">RDF feed</a></span></div><table class="smwfacttable" cellspacing="0" cellpadding="2"><tbody><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:codename" title="Property:codename">codename</a></td><td class="smwprops">Zen 4  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:codename/Zen-204" title="Special:SearchByProperty/:codename/Zen-204">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:designer" title="Property:designer">designer</a></td><td class="smwprops">AMD  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:designer/AMD" title="Special:SearchByProperty/:designer/AMD">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:full_page_name" title="Property:full page name">full page name</a></td><td class="smwprops">amd/microarchitectures/zen 4  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:full-20page-20name/amd-2Fmicroarchitectures-2Fzen-204" title="Special:SearchByProperty/:full-20page-20name/amd-2Fmicroarchitectures-2Fzen-204">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:instance_of" title="Property:instance of">instance of</a></td><td class="smwprops">microarchitecture  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:instance-20of/microarchitecture" title="Special:SearchByProperty/:instance-20of/microarchitecture">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:manufacturer" title="Property:manufacturer">manufacturer</a></td><td class="smwprops">TSMC  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:manufacturer/TSMC" title="Special:SearchByProperty/:manufacturer/TSMC">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:microarchitecture_type" title="Property:microarchitecture type">microarchitecture type</a></td><td class="smwprops">CPU  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:microarchitecture-20type/CPU" title="Special:SearchByProperty/:microarchitecture-20type/CPU">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:name" title="Property:name">name</a></td><td class="smwprops">Zen 4  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:name/Zen-204" title="Special:SearchByProperty/:name/Zen-204">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:process" title="Property:process">process</a></td><td class="smwprops">5 nm (0.005 μm, 5.0e-6 mm)  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:process/5-20nm" title="Special:SearchByProperty/:process/5-20nm">+</a></span> and 6 nm (0.006 μm, 6.0e-6 mm)  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:process/6-20nm" title="Special:SearchByProperty/:process/6-20nm">+</a></span></td></tr></tbody></table></div>

</div>
				</div>
				
</div> <!-- mw-body-content END -->
</div> <!-- mw-body-content enclosure END -->
</div> <!-- wikichip-body-container END -->
<!-- wikichip-bottom START -->
<div id="wikichip-bottom">
    <!-- wikichip-footer-cont START -->
    <div id="wikichip-footer-cont">
    <!-- wikichip-afooter START -->
        <div id="wikichip-afooter">
                    	
			<!-- Ezoic - wikichip/global/footer - bottom_of_page -->
			<span id="ezoic-pub-ad-placeholder-127"></span>
			<!-- End Ezoic - wikichip/global/footer - bottom_of_page -->

			                            </div>
    <!-- wikichip-afooter END -->
    <!-- wikichip-footer START -->
        <div id="wikichip-footer">

                                <div id="footer-last-mod">
                         This page was last modified on 13 November 2023, at 19:28.                        </div>
                                <div id="footer-places"><ul>
                        <li><a href="/wiki/WikiChip:Privacy_policy" title="WikiChip:Privacy policy">Privacy policy</a></li><li><a href="/wiki/WikiChip:About" title="WikiChip:About">About WikiChip</a></li><li><a href="/wiki/WikiChip:General_disclaimer" title="WikiChip:General disclaimer">Disclaimers</a></li>                        </ul></div>
                        
        </div>
    <!-- wikichip-footer END -->
    </div>
    <!-- wikichip-footer-cont END -->
</div>
<!-- wikichip-bottom START -->
 
    
    
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.loader.load(["ext.smw.tooltips","ext.cite.a11y","mediawiki.toc","mediawiki.action.view.postEdit","site","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.searchSuggest","ext.headertabs","ext.headertabs.large","skins.WikiChip2.js"]);});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":160});});</script></div>
<!-- A:IL01 START -->
<script type="text/javascript"> var infolinks_pid = 3234819; var infolinks_wsid = 0;</script>
<script type="text/javascript" src="//resources.infolinks.com/js/infolinks%5Fmain.js"></script>
<!-- A:IL01 END -->




<!--[selectrongo:done]--><span id="ezoic-pub-ad-placeholder-0"></span><script type='text/javascript'>var __ez_rp_opts={activeLayoutTester:!1,isOn:"",showImages:"",theme:"",locations:"",title:"Related Articles on this Site",showSocial:"false",fbURL:"http://www.facebook.com/sharer.php?u=https%3A%2F%2Fen.wikichip.org%2Fwiki%2Famd%2Fmicroarchitectures%2Fzen_4",twitterURL:"https://twitter.com/share?url=https%3A%2F%2Fen.wikichip.org%2Fwiki%2Famd%2Fmicroarchitectures%2Fzen_4",gplusURL:"https://plus.google.com/share?url=https%3A%2F%2Fen.wikichip.org%2Fwiki%2Famd%2Fmicroarchitectures%2Fzen_4",contentURL:"https://en.wikichip.org/wiki/amd/microarchitectures/zen_4",swipe:"false"},__ez_rp_script=document.createElement("script");__ez_rp_script.setAttribute("async",""),__ez_rp_script.setAttribute("src","/utilcave_com/apps/js/recommended_pages.js?cb=7"),document.getElementsByTagName("head")[0].appendChild(__ez_rp_script),function(b){var b=b,c=b.document,d=b.screen;b.touchSwipeListener=function(f){var g={startX:0,endX:0},h={moveHandler:function(){},redirectHandler:function(){},endHandler:function(){},startHandler:function(){},scrollEndHandler:function(){},minLengthRatio:0.2},i=function(){return g.endX>g.startX?"prev":"next"},j=function(){var m=Math.ceil(d.width*f.minLengthRatio);return Math.abs(g.endX-g.startX)>m},l={scrollEnd:function(){var n="innerHeight"in b?b.innerHeight:c.documentElement.offsetHeight,o=c.body,p=c.documentElement,q=Math.max(o.scrollHeight,o.offsetHeight,p.clientHeight,p.scrollHeight,p.offsetHeight);windowBottom=n+b.pageYOffset,windowBottom>=q&&q>n+400&&f.scrollEndHandler()},touchStart:function(m){0<m.touches.length&&(g.startX=m.touches[0].pageX,f.startHandler(i()))},touchMove:function(m){0<m.touches.length&&(g.endX=m.touches[0].pageX,f.moveHandler(i(),j()))},touchEnd:function(m){var n=m.changedTouches||m.touches;0<n.length&&(g.endX=n[0].pageX,j()&&f.redirectHandler(i())),f.endHandler(i())}};return function(){for(var m in h)h.hasOwnProperty(m)&&(f[m]||(f[m]=h[m]))}(),c.addEventListener?{on:function(){c.addEventListener("touchstart",l.touchStart,!1),c.addEventListener("touchmove",l.touchMove,!1),c.addEventListener("touchend",l.touchEnd,!1),b.addEventListener("scroll",l.scrollEnd,!1)},off:function(){c.removeEventListener("touchstart",l.touchStart),c.removeEventListener("touchmove",l.touchMove),c.removeEventListener("touchend",l.touchEnd),b.removeEventListener("scroll",l.scrollEnd)}}:{on:function(){},off:function(){}}}}(window),function(b){var c=b.document,d=function(){var h,i,e={},f={prev:null,next:null},g={prev:null,next:null};return{init:function(){this.retrievePageSiblings();f.next&&(this.renderArrows(),this.syncUI())},syncUI:function(){var j=this;h=new b.touchSwipeListener({moveHandler:function(k,l){l?g[k]&&f[k]&&g[k].classList.add("visible"):g[k].classList.remove("visible")},scrollEndHandler:function(){},startHandler:function(){i&&clearTimeout(i),e.classList.add("visible")},endHandler:function(){g.next.classList.remove("visible"),g.prev.classList.remove("visible"),i=setTimeout(function(){e.classList.remove("visible")},1500)},redirectHandler:function(k){j[k]&&j[k]()}}),h.on()},retrievePageSiblings:function(){f.prev=c.querySelector("head > link[rel=prev]"),f.next=c.querySelector("head > link[rel=next]")},renderArrows:function(){var k=function(l){var m=c.createElement("span");m.className="icon-wrap "+l;var n=c.createElement("div"),o=c.createElement("a");return o.href="prev"===l?"javascript:window.history.go(-1);":f[l].href,o.className=l,o.appendChild(m),o.appendChild(n),o};g.next=k("next"),g.prev=k("prev"),e=function(l,m){var n=c.createElement("nav");return n.className="nav-multithumb",n.appendChild(m),n.appendChild(l),c.getElementsByTagName("body")[0].appendChild(n),n}(g.next,g.prev)},showLoadingScreen:function(){b.scrollTo(0,0);var j=c.createElement("div");j.className="spn-freezing-overlay",c.getElementsByTagName("body")[0].appendChild(j)},prev:function(){this.showLoadingScreen(),setTimeout(function(){b.location.href=b.history.go(-1)},1e3)},next:function(){f.next&&(this.showLoadingScreen(),setTimeout(function(){b.location.href=f.next.href},1e3))}}}();b.swipePageNav=d}(window);</script><script data-cfasync="false">function _emitEzConsentEvent(){var customEvent=new CustomEvent("ezConsentEvent",{detail:{ezTcfConsent:window.ezTcfConsent},bubbles:true,cancelable:true,});document.dispatchEvent(customEvent);}
(function(window,document){function _setAllEzConsentTrue(){window.ezTcfConsent.loaded=true;window.ezTcfConsent.store_info=true;window.ezTcfConsent.develop_and_improve_services=true;window.ezTcfConsent.measure_ad_performance=true;window.ezTcfConsent.measure_content_performance=true;window.ezTcfConsent.select_basic_ads=true;window.ezTcfConsent.create_ad_profile=true;window.ezTcfConsent.select_personalized_ads=true;window.ezTcfConsent.create_content_profile=true;window.ezTcfConsent.select_personalized_content=true;window.ezTcfConsent.understand_audiences=true;window.ezTcfConsent.use_limited_data_to_select_content=true;window.ezTcfConsent.select_personalized_content=true;}
function _clearEzConsentCookie(){document.cookie="ezCMPCookieConsent=tcf2;Domain=.wikichip.org;Path=/;expires=Thu, 01 Jan 1970 00:00:00 GMT";}
_clearEzConsentCookie();if(typeof window.__tcfapi!=="undefined"){window.ezgconsent=false;var amazonHasRun=false;function _ezAllowed(tcdata,purpose){return(tcdata.purpose.consents[purpose]||tcdata.purpose.legitimateInterests[purpose]);}
function _reloadAds(){if(typeof window.ezorefgsl==="function"&&typeof window.ezslots==="object"){if(typeof __ezapsFetchBids=="function"&&amazonHasRun===false){ezapsFetchBids(__ezaps);if(typeof __ezapsVideo!="undefined"){ezapsFetchBids(__ezapsVideo,"video");}
amazonHasRun=true;}
var slots=[];for(var i=0;i<window.ezslots.length;i++){if(window[window.ezslots[i]]&&typeof window[window.ezslots[i]]==="object"){slots.push(window[window.ezslots[i]]);}else{setTimeout(_reloadAds,100);return false;}}
for(var i=0;i<slots.length;i++){window.ezorefgsl(slots[i]);}}else if(!window.ezadtimeoutset){window.ezadtimeoutset=true;setTimeout(_reloadAds,100);}}
function _handleConsentDecision(tcdata){window.ezTcfConsent.loaded=true;if(!tcdata.vendor.consents["347"]&&!tcdata.vendor.legitimateInterests["347"]){window._emitEzConsentEvent();return;}
window.ezTcfConsent.store_info=_ezAllowed(tcdata,"1");window.ezTcfConsent.develop_and_improve_services=_ezAllowed(tcdata,"10");window.ezTcfConsent.measure_content_performance=_ezAllowed(tcdata,"8");window.ezTcfConsent.select_basic_ads=_ezAllowed(tcdata,"2");window.ezTcfConsent.create_ad_profile=_ezAllowed(tcdata,"3");window.ezTcfConsent.select_personalized_ads=_ezAllowed(tcdata,"4");window.ezTcfConsent.create_content_profile=_ezAllowed(tcdata,"5");window.ezTcfConsent.measure_ad_performance=_ezAllowed(tcdata,"7");window.ezTcfConsent.use_limited_data_to_select_content=_ezAllowed(tcdata,"11");window.ezTcfConsent.select_personalized_content=_ezAllowed(tcdata,"6");window.ezTcfConsent.understand_audiences=_ezAllowed(tcdata,"9");window._emitEzConsentEvent();}
function _handleGoogleConsentV2(tcdata){if(!tcdata||!tcdata.purpose||!tcdata.purpose.consents){return;}
var googConsentV2={};if(tcdata.purpose.consents[1]){googConsentV2.ad_storage='granted';googConsentV2.analytics_storage='granted';}
if(tcdata.purpose.consents[3]&&tcdata.purpose.consents[4]){googConsentV2.ad_personalization='granted';}
if(tcdata.purpose.consents[1]&&tcdata.purpose.consents[7]){googConsentV2.ad_user_data='granted';}
if(googConsentV2.analytics_storage=='denied'){gtag('set','url_passthrough',true);}
gtag('consent','update',googConsentV2);}
__tcfapi("addEventListener",2,function(tcdata,success){if(!success||!tcdata){window._emitEzConsentEvent();return;}
if(!tcdata.gdprApplies){_setAllEzConsentTrue();window._emitEzConsentEvent();return;}
if(tcdata.eventStatus==="useractioncomplete"||tcdata.eventStatus==="tcloaded"){if(typeof gtag!='undefined'){_handleGoogleConsentV2(tcdata);}
_handleConsentDecision(tcdata);if(tcdata.purpose.consents["1"]===true&&tcdata.vendor.consents["755"]!==false){window.ezgconsent=true;(adsbygoogle=window.adsbygoogle||[]).pauseAdRequests=0;_reloadAds();}else{_reloadAds();}
if(window.__ezconsent){__ezconsent.setEzoicConsentSettings(ezConsentCategories);}
__tcfapi("removeEventListener",2,function(success){return null;},tcdata.listenerId);if(!(tcdata.purpose.consents["1"]===true&&_ezAllowed(tcdata,"2")&&_ezAllowed(tcdata,"3")&&_ezAllowed(tcdata,"4"))){if(typeof __ez=="object"&&typeof __ez.bit=="object"&&typeof window["_ezaq"]=="object"&&typeof window["_ezaq"]["page_view_id"]=="string"){__ez.bit.AddAndFire(window["_ezaq"]["page_view_id"],[new __ezDotData("non_personalized_ads",true),]);}}}});}else{_setAllEzConsentTrue();window._emitEzConsentEvent();}})(window,document);</script></body></html>