// Seed: 1427127912
`default_nettype wire `default_nettype id_1 `timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input logic id_1,
    output id_2,
    output logic id_3
    , id_7,
    output id_4,
    output id_5,
    input id_6
);
  logic id_8 = id_1;
  assign id_8 = 1'b0;
  assign id_5 = 1 == id_6;
endmodule
