var group___f_t_m___peripheral__access__layer___g_r_o_u_p =
[
    [ "FTM struct", "group___f_t_m__structs___g_r_o_u_p.html", "group___f_t_m__structs___g_r_o_u_p" ],
    [ "FTM Register Masks", "group___f_t_m___register___masks___g_r_o_u_p.html", "group___f_t_m___register___masks___g_r_o_u_p" ],
    [ "FTM0", "group___f_t_m___peripheral__access__layer___g_r_o_u_p.html#gac20d96b96f80ded87aa187f7519699ee", null ],
    [ "FTM0_BASE_PTR", "group___f_t_m___peripheral__access__layer___g_r_o_u_p.html#gae712c29b7abcf338d8f8f6418683fa66", null ],
    [ "FTM0_BasePtr", "group___f_t_m___peripheral__access__layer___g_r_o_u_p.html#gab3681888f65da1375f0d93d0e79ec8bf", null ],
    [ "FTM0_IRQS", "group___f_t_m___peripheral__access__layer___g_r_o_u_p.html#gaa41b85e65b5d855b2f6480fea08dc300", null ],
    [ "FTM1", "group___f_t_m___peripheral__access__layer___g_r_o_u_p.html#ga48157ff57e27603582bc154901d44301", null ],
    [ "FTM1_BASE_PTR", "group___f_t_m___peripheral__access__layer___g_r_o_u_p.html#ga38115fba8eadfc94b2fc411f45906002", null ],
    [ "FTM1_BasePtr", "group___f_t_m___peripheral__access__layer___g_r_o_u_p.html#gae7e2ca43711c2cae22ddddb5c54b6c1e", null ],
    [ "FTM1_CONTROLS_COUNT", "group___f_t_m___peripheral__access__layer___g_r_o_u_p.html#ga73bda782b3a7d6b9227b53d126a72a54", null ],
    [ "FTM1_IRQS", "group___f_t_m___peripheral__access__layer___g_r_o_u_p.html#ga12ca8cef872f7885d6223ab6a1357776", null ],
    [ "FTM_CONTROLS_COUNT", "group___f_t_m___peripheral__access__layer___g_r_o_u_p.html#gab050b2cb66ee1d6cf811af5983b2319c", null ]
];