

================================================================
== Vitis HLS Report for 'dut'
================================================================
* Date:           Mon Apr  3 22:29:09 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_21
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.129 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.140 us|  0.140 us|   15|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                         |                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                |            Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dut_Pipeline_VITIS_LOOP_28_2_fu_168  |dut_Pipeline_VITIS_LOOP_28_2  |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      15|    127|    -|
|Memory           |        8|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     31|    -|
|Register         |        -|    -|      49|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    0|      64|    160|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------+---------+----+----+-----+-----+
    |                 Instance                |            Module            | BRAM_18K| DSP| FF | LUT | URAM|
    +-----------------------------------------+------------------------------+---------+----+----+-----+-----+
    |grp_dut_Pipeline_VITIS_LOOP_28_2_fu_168  |dut_Pipeline_VITIS_LOOP_28_2  |        0|   0|  15|  127|    0|
    +-----------------------------------------+------------------------------+---------+----+----+-----+-----+
    |Total                                    |                              |        0|   0|  15|  127|    0|
    +-----------------------------------------+------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |bram1_0_U  |bram1_0_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|     8|    3|     1|           24|
    |bram1_1_U  |bram1_1_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|     8|    4|     1|           32|
    |bram1_3_U  |bram1_1_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|     8|    4|     1|           32|
    |bram1_7_U  |bram1_1_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|     8|    4|     1|           32|
    |bram1_2_U  |bram1_2_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|     8|    5|     1|           40|
    |bram1_6_U  |bram1_2_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|     8|    5|     1|           40|
    |bram1_4_U  |bram1_4_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|     8|    6|     1|           48|
    |bram1_5_U  |bram1_5_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|     8|    6|     1|           48|
    +-----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                          |        8|  0|   0|    0|    64|   37|     8|          296|
    +-----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |                      Variable Name                      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_dut_Pipeline_VITIS_LOOP_28_2_fu_168_output_r_TREADY  |       and|   0|  0|   2|           1|           1|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                    |          |   0|  0|   2|           1|           1|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  31|          6|    1|          6|
    +-----------+----+-----------+-----+-----------+
    |Total      |  31|          6|    1|          6|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+---+----+-----+-----------+
    |                         Name                         | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                             |  5|   0|    5|          0|
    |bram1_0_load_reg_248                                  |  3|   0|    3|          0|
    |bram1_1_load_reg_253                                  |  4|   0|    4|          0|
    |bram1_2_load_reg_258                                  |  5|   0|    5|          0|
    |bram1_3_load_reg_263                                  |  4|   0|    4|          0|
    |bram1_4_load_reg_268                                  |  6|   0|    6|          0|
    |bram1_5_load_reg_273                                  |  6|   0|    6|          0|
    |bram1_6_load_reg_278                                  |  5|   0|    5|          0|
    |bram1_7_load_reg_283                                  |  4|   0|    4|          0|
    |grp_dut_Pipeline_VITIS_LOOP_28_2_fu_168_ap_start_reg  |  1|   0|    1|          0|
    |trunc_ln28_reg_203                                    |  6|   0|    6|          0|
    +------------------------------------------------------+---+----+-----+-----------+
    |Total                                                 | 49|   0|   49|          0|
    +------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|           dut|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_hs|           dut|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|           dut|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|           dut|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|           dut|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|           dut|  return value|
|start_index      |   in|    8|     ap_none|   start_index|        scalar|
|output_r_TDATA   |  out|    8|        axis|      output_r|       pointer|
|output_r_TVALID  |  out|    1|        axis|      output_r|       pointer|
|output_r_TREADY  |   in|    1|        axis|      output_r|       pointer|
+-----------------+-----+-----+------------+--------------+--------------+

