DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
]
libraryRefs [
"ieee"
]
)
version "29.1"
appVersion "2008.1 (Build 17)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/hdl"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/hds/hsio_top/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/hds/hsio_top/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/hds/hsio_top"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/hds/hsio_top"
)
(vvPair
variable "date"
value "06/03/09"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "03"
)
(vvPair
variable "entity_name"
value "hsio_top"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "hsio"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../hsio/hsio/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../hsio/hdldesigner/sim"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../hsio/hdldesigner/ps"
)
(vvPair
variable "mm"
value "06"
)
(vvPair
variable "module_name"
value "hsio_top"
)
(vvPair
variable "month"
value "Jun"
)
(vvPair
variable "month_long"
value "June"
)
(vvPair
variable "p"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/hds/hsio_top/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/hds/hsio_top/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "ATLAS_Tracker_Upgrade"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "10:05:42"
)
(vvPair
variable "unit"
value "hsio_top"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2008.1 (Build 17)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2009"
)
(vvPair
variable "yy"
value "09"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 2404,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "-2000,7625,-500,8375"
)
(Line
uid 12,0
sl 0
ro 270
xt "-500,8000,0,8000"
pts [
"-500,8000"
"0,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14,0
va (VaSet
isHidden 1
)
xt "-11000,7500,-3000,8500"
st "cjt_fpga_jtag_ena_i"
ju 2
blo "-3000,8300"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "cjt_fpga_jtag_ena_i"
t "std_logic"
prec "-- CONF/JTAG"
eolc "--FPGA_JTAG_ENA"
preAdd 0
posAdd 0
o 11
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
font "charter,10,0"
)
xt "22000,2000,46000,4400"
st "-- CONF/JTAG
cjt_fpga_jtag_ena_i    : std_logic --FPGA_JTAG_ENA"
)
)
*3 (PortIoIn
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "-2000,11625,-500,12375"
)
(Line
uid 26,0
sl 0
ro 270
xt "-500,12000,0,12000"
pts [
"-500,12000"
"0,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28,0
va (VaSet
isHidden 1
)
xt "-10800,11500,-3000,12500"
st "cjt_fpga_jtag_tck_i"
ju 2
blo "-3000,12300"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 35,0
decl (Decl
n "cjt_fpga_jtag_tck_i"
t "std_logic"
eolc "--FPGA_JTAG_TCK"
preAdd 0
posAdd 0
o 12
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
font "charter,10,0"
)
xt "22000,4400,45700,5600"
st "cjt_fpga_jtag_tck_i    : std_logic --FPGA_JTAG_TCK"
)
)
*5 (PortIoIn
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 270
xt "-2000,15625,-500,16375"
)
(Line
uid 40,0
sl 0
ro 270
xt "-500,16000,0,16000"
pts [
"-500,16000"
"0,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42,0
va (VaSet
isHidden 1
)
xt "-10700,15500,-3000,16500"
st "cjt_fpga_jtag_tdi_i"
ju 2
blo "-3000,16300"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 49,0
decl (Decl
n "cjt_fpga_jtag_tdi_i"
t "std_logic"
eolc "--FPGA_JTAG_TDI"
preAdd 0
posAdd 0
o 13
suid 3,0
)
declText (MLText
uid 50,0
va (VaSet
font "charter,10,0"
)
xt "22000,5600,45400,6800"
st "cjt_fpga_jtag_tdi_i    : std_logic --FPGA_JTAG_TDI"
)
)
*7 (PortIoIn
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 270
xt "-2000,19625,-500,20375"
)
(Line
uid 54,0
sl 0
ro 270
xt "-500,20000,0,20000"
pts [
"-500,20000"
"0,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 56,0
va (VaSet
isHidden 1
)
xt "-11000,19500,-3000,20500"
st "cjt_fpga_jtag_tdo_i"
ju 2
blo "-3000,20300"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 63,0
decl (Decl
n "cjt_fpga_jtag_tdo_i"
t "std_logic"
eolc "--FPGA_JTAG_TDO"
preAdd 0
posAdd 0
o 14
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
font "charter,10,0"
)
xt "22000,6800,46100,8000"
st "cjt_fpga_jtag_tdo_i    : std_logic --FPGA_JTAG_TDO"
)
)
*9 (PortIoIn
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 270
xt "-2000,23625,-500,24375"
)
(Line
uid 68,0
sl 0
ro 270
xt "-500,24000,0,24000"
pts [
"-500,24000"
"0,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 70,0
va (VaSet
isHidden 1
)
xt "-11000,23500,-3000,24500"
st "cjt_fpga_jtag_tms_i"
ju 2
blo "-3000,24300"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 77,0
decl (Decl
n "cjt_fpga_jtag_tms_i"
t "std_logic"
eolc "--FPGA_JTAG_TMS"
preAdd 0
posAdd 0
o 15
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
font "charter,10,0"
)
xt "22000,8000,46100,9200"
st "cjt_fpga_jtag_tms_i    : std_logic --FPGA_JTAG_TMS"
)
)
*11 (PortIoIn
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 270
xt "-2000,27625,-500,28375"
)
(Line
uid 82,0
sl 0
ro 270
xt "-500,28000,0,28000"
pts [
"-500,28000"
"0,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84,0
va (VaSet
isHidden 1
)
xt "-12500,27500,-3000,28500"
st "cjt_reload_fpga_fw_n_i"
ju 2
blo "-3000,28300"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 91,0
decl (Decl
n "cjt_reload_fpga_fw_n_i"
t "std_logic"
eolc "--RELOAD_FPGA_FW_N"
preAdd 0
posAdd 0
o 16
suid 6,0
)
declText (MLText
uid 92,0
va (VaSet
font "charter,10,0"
)
xt "22000,9200,49400,10400"
st "cjt_reload_fpga_fw_n_i : std_logic --RELOAD_FPGA_FW_N"
)
)
*13 (PortIoIn
uid 93,0
shape (CompositeShape
uid 94,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 95,0
sl 0
ro 270
xt "-2000,31625,-500,32375"
)
(Line
uid 96,0
sl 0
ro 270
xt "-500,32000,0,32000"
pts [
"-500,32000"
"0,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 97,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 98,0
va (VaSet
isHidden 1
)
xt "-8300,31500,-3000,32500"
st "cjt_rev_b0_i"
ju 2
blo "-3000,32300"
tm "WireNameMgr"
)
)
)
*14 (Net
uid 105,0
decl (Decl
n "cjt_rev_b0_i"
t "std_logic"
eolc "--REV_B0"
preAdd 0
posAdd 0
o 17
suid 7,0
)
declText (MLText
uid 106,0
va (VaSet
font "charter,10,0"
)
xt "22000,10400,40700,11600"
st "cjt_rev_b0_i           : std_logic --REV_B0"
)
)
*15 (PortIoIn
uid 107,0
shape (CompositeShape
uid 108,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 109,0
sl 0
ro 270
xt "-2000,35625,-500,36375"
)
(Line
uid 110,0
sl 0
ro 270
xt "-500,36000,0,36000"
pts [
"-500,36000"
"0,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 111,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 112,0
va (VaSet
isHidden 1
)
xt "-8300,35500,-3000,36500"
st "cjt_rev_b1_i"
ju 2
blo "-3000,36300"
tm "WireNameMgr"
)
)
)
*16 (Net
uid 119,0
decl (Decl
n "cjt_rev_b1_i"
t "std_logic"
eolc "--REV_B1"
preAdd 0
posAdd 0
o 18
suid 8,0
)
declText (MLText
uid 120,0
va (VaSet
font "charter,10,0"
)
xt "22000,11600,40700,12800"
st "cjt_rev_b1_i           : std_logic --REV_B1"
)
)
*17 (PortIoIn
uid 121,0
shape (CompositeShape
uid 122,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123,0
sl 0
ro 270
xt "-2000,39625,-500,40375"
)
(Line
uid 124,0
sl 0
ro 270
xt "-500,40000,0,40000"
pts [
"-500,40000"
"0,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 125,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 126,0
va (VaSet
isHidden 1
)
xt "-8300,39500,-3000,40500"
st "cjt_rev_clk_i"
ju 2
blo "-3000,40300"
tm "WireNameMgr"
)
)
)
*18 (Net
uid 133,0
decl (Decl
n "cjt_rev_clk_i"
t "std_logic"
eolc "--REV_CLK"
preAdd 0
posAdd 0
o 19
suid 9,0
)
declText (MLText
uid 134,0
va (VaSet
font "charter,10,0"
)
xt "22000,12800,41200,14000"
st "cjt_rev_clk_i          : std_logic --REV_CLK"
)
)
*19 (PortIoIn
uid 135,0
shape (CompositeShape
uid 136,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 137,0
sl 0
ro 270
xt "-2000,43625,-500,44375"
)
(Line
uid 138,0
sl 0
ro 270
xt "-500,44000,0,44000"
pts [
"-500,44000"
"0,44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 139,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 140,0
va (VaSet
isHidden 1
)
xt "-9600,43500,-3000,44500"
st "clk_mgtclk0a_mi"
ju 2
blo "-3000,44300"
tm "WireNameMgr"
)
)
)
*20 (Net
uid 147,0
decl (Decl
n "clk_mgtclk0a_mi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 3
suid 10,0
)
declText (MLText
uid 148,0
va (VaSet
font "charter,10,0"
)
xt "22000,14000,45000,15200"
st "clk_mgtclk0a_mi        : std_logic --MGTCLK0A_M"
)
)
*21 (PortIoIn
uid 149,0
shape (CompositeShape
uid 150,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 151,0
sl 0
ro 270
xt "-2000,47625,-500,48375"
)
(Line
uid 152,0
sl 0
ro 270
xt "-500,48000,0,48000"
pts [
"-500,48000"
"0,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 153,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 154,0
va (VaSet
isHidden 1
)
xt "-9500,47500,-3000,48500"
st "clk_mgtclk0a_pi"
ju 2
blo "-3000,48300"
tm "WireNameMgr"
)
)
)
*22 (Net
uid 161,0
decl (Decl
n "clk_mgtclk0a_pi"
t "std_logic"
eolc "--MGTCLK0A_P"
preAdd 0
posAdd 0
o 4
suid 11,0
)
declText (MLText
uid 162,0
va (VaSet
font "charter,10,0"
)
xt "22000,15200,44400,16400"
st "clk_mgtclk0a_pi        : std_logic --MGTCLK0A_P"
)
)
*23 (PortIoIn
uid 163,0
shape (CompositeShape
uid 164,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 165,0
sl 0
ro 270
xt "-2000,51625,-500,52375"
)
(Line
uid 166,0
sl 0
ro 270
xt "-500,52000,0,52000"
pts [
"-500,52000"
"0,52000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 167,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 168,0
va (VaSet
isHidden 1
)
xt "-9700,51500,-3000,52500"
st "clk_mgtclk0b_mi"
ju 2
blo "-3000,52300"
tm "WireNameMgr"
)
)
)
*24 (Net
uid 175,0
decl (Decl
n "clk_mgtclk0b_mi"
t "std_logic"
eolc "--MGTCLK0B_M"
preAdd 0
posAdd 0
o 5
suid 12,0
)
declText (MLText
uid 176,0
va (VaSet
font "charter,10,0"
)
xt "22000,16400,45000,17600"
st "clk_mgtclk0b_mi        : std_logic --MGTCLK0B_M"
)
)
*25 (PortIoIn
uid 177,0
shape (CompositeShape
uid 178,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 179,0
sl 0
ro 270
xt "-2000,55625,-500,56375"
)
(Line
uid 180,0
sl 0
ro 270
xt "-500,56000,0,56000"
pts [
"-500,56000"
"0,56000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 181,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 182,0
va (VaSet
isHidden 1
)
xt "-9600,55500,-3000,56500"
st "clk_mgtclk0b_pi"
ju 2
blo "-3000,56300"
tm "WireNameMgr"
)
)
)
*26 (Net
uid 189,0
decl (Decl
n "clk_mgtclk0b_pi"
t "std_logic"
eolc "--MGTCLK0B_P"
preAdd 0
posAdd 0
o 6
suid 13,0
)
declText (MLText
uid 190,0
va (VaSet
font "charter,10,0"
)
xt "22000,17600,44400,18800"
st "clk_mgtclk0b_pi        : std_logic --MGTCLK0B_P"
)
)
*27 (PortIoIn
uid 191,0
shape (CompositeShape
uid 192,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 193,0
sl 0
ro 270
xt "-2000,59625,-500,60375"
)
(Line
uid 194,0
sl 0
ro 270
xt "-500,60000,0,60000"
pts [
"-500,60000"
"0,60000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 195,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 196,0
va (VaSet
isHidden 1
)
xt "-9600,59500,-3000,60500"
st "clk_mgtclk1a_mi"
ju 2
blo "-3000,60300"
tm "WireNameMgr"
)
)
)
*28 (Net
uid 203,0
decl (Decl
n "clk_mgtclk1a_mi"
t "std_logic"
eolc "--MGTCLK1A_M"
preAdd 0
posAdd 0
o 7
suid 14,0
)
declText (MLText
uid 204,0
va (VaSet
font "charter,10,0"
)
xt "22000,18800,45000,20000"
st "clk_mgtclk1a_mi        : std_logic --MGTCLK1A_M"
)
)
*29 (PortIoIn
uid 205,0
shape (CompositeShape
uid 206,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 207,0
sl 0
ro 270
xt "-2000,63625,-500,64375"
)
(Line
uid 208,0
sl 0
ro 270
xt "-500,64000,0,64000"
pts [
"-500,64000"
"0,64000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 209,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 210,0
va (VaSet
isHidden 1
)
xt "-9500,63500,-3000,64500"
st "clk_mgtclk1a_pi"
ju 2
blo "-3000,64300"
tm "WireNameMgr"
)
)
)
*30 (Net
uid 217,0
decl (Decl
n "clk_mgtclk1a_pi"
t "std_logic"
eolc "--MGTCLK1A_P"
preAdd 0
posAdd 0
o 8
suid 15,0
)
declText (MLText
uid 218,0
va (VaSet
font "charter,10,0"
)
xt "22000,20000,44400,21200"
st "clk_mgtclk1a_pi        : std_logic --MGTCLK1A_P"
)
)
*31 (PortIoIn
uid 219,0
shape (CompositeShape
uid 220,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 221,0
sl 0
ro 270
xt "-2000,67625,-500,68375"
)
(Line
uid 222,0
sl 0
ro 270
xt "-500,68000,0,68000"
pts [
"-500,68000"
"0,68000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 223,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 224,0
va (VaSet
isHidden 1
)
xt "-9700,67500,-3000,68500"
st "clk_mgtclk1b_mi"
ju 2
blo "-3000,68300"
tm "WireNameMgr"
)
)
)
*32 (Net
uid 231,0
decl (Decl
n "clk_mgtclk1b_mi"
t "std_logic"
eolc "--MGTCLK1B_M"
preAdd 0
posAdd 0
o 9
suid 16,0
)
declText (MLText
uid 232,0
va (VaSet
font "charter,10,0"
)
xt "22000,21200,45000,22400"
st "clk_mgtclk1b_mi        : std_logic --MGTCLK1B_M"
)
)
*33 (PortIoIn
uid 233,0
shape (CompositeShape
uid 234,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 235,0
sl 0
ro 270
xt "-2000,71625,-500,72375"
)
(Line
uid 236,0
sl 0
ro 270
xt "-500,72000,0,72000"
pts [
"-500,72000"
"0,72000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 237,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 238,0
va (VaSet
isHidden 1
)
xt "-9600,71500,-3000,72500"
st "clk_mgtclk1b_pi"
ju 2
blo "-3000,72300"
tm "WireNameMgr"
)
)
)
*34 (Net
uid 245,0
decl (Decl
n "clk_mgtclk1b_pi"
t "std_logic"
eolc "--MGTCLK1B_P"
preAdd 0
posAdd 0
o 10
suid 17,0
)
declText (MLText
uid 246,0
va (VaSet
font "charter,10,0"
)
xt "22000,22400,44400,23600"
st "clk_mgtclk1b_pi        : std_logic --MGTCLK1B_P"
)
)
*35 (PortIoIn
uid 247,0
shape (CompositeShape
uid 248,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 249,0
sl 0
ro 270
xt "-2000,75625,-500,76375"
)
(Line
uid 250,0
sl 0
ro 270
xt "-500,76000,0,76000"
pts [
"-500,76000"
"0,76000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 251,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 252,0
va (VaSet
isHidden 1
)
xt "-9700,75500,-3000,76500"
st "clk_xtal_125_mi"
ju 2
blo "-3000,76300"
tm "WireNameMgr"
)
)
)
*36 (Net
uid 259,0
decl (Decl
n "clk_xtal_125_mi"
t "std_logic"
prec "-- CLOCKS"
eolc "--CRYSTAL_CLK_M"
preAdd 0
posAdd 0
o 1
suid 18,0
)
declText (MLText
uid 260,0
va (VaSet
font "charter,10,0"
)
xt "22000,23600,46300,26000"
st "-- CLOCKS
clk_xtal_125_mi        : std_logic --CRYSTAL_CLK_M"
)
)
*37 (PortIoIn
uid 261,0
shape (CompositeShape
uid 262,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 263,0
sl 0
ro 270
xt "-2000,79625,-500,80375"
)
(Line
uid 264,0
sl 0
ro 270
xt "-500,80000,0,80000"
pts [
"-500,80000"
"0,80000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 265,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 266,0
va (VaSet
isHidden 1
)
xt "-9600,79500,-3000,80500"
st "clk_xtal_125_pi"
ju 2
blo "-3000,80300"
tm "WireNameMgr"
)
)
)
*38 (Net
uid 273,0
decl (Decl
n "clk_xtal_125_pi"
t "std_logic"
eolc "--CRYSTAL_CLK_P"
preAdd 0
posAdd 0
o 2
suid 19,0
)
declText (MLText
uid 274,0
va (VaSet
font "charter,10,0"
)
xt "22000,26000,45700,27200"
st "clk_xtal_125_pi        : std_logic --CRYSTAL_CLK_P"
)
)
*39 (PortIoIn
uid 275,0
shape (CompositeShape
uid 276,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 277,0
sl 0
ro 270
xt "-2000,83625,-500,84375"
)
(Line
uid 278,0
sl 0
ro 270
xt "-500,84000,0,84000"
pts [
"-500,84000"
"0,84000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 279,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 280,0
va (VaSet
isHidden 1
)
xt "-8700,83500,-3000,84500"
st "cx4_lane0_mi"
ju 2
blo "-3000,84300"
tm "WireNameMgr"
)
)
)
*40 (Net
uid 287,0
decl (Decl
n "cx4_lane0_mi"
t "std_logic"
prec "-- CX4"
eolc "--LANE_0_RX_M"
preAdd 0
posAdd 0
o 20
suid 20,0
)
declText (MLText
uid 288,0
va (VaSet
font "charter,10,0"
)
xt "22000,27200,44600,29600"
st "-- CX4
cx4_lane0_mi           : std_logic --LANE_0_RX_M"
)
)
*41 (PortIoOut
uid 289,0
shape (CompositeShape
uid 290,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 291,0
sl 0
ro 270
xt "60500,7625,62000,8375"
)
(Line
uid 292,0
sl 0
ro 270
xt "60000,8000,60500,8000"
pts [
"60000,8000"
"60500,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 293,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 294,0
va (VaSet
isHidden 1
)
xt "63000,7500,69000,8500"
st "cx4_lane0_mo"
blo "63000,8300"
tm "WireNameMgr"
)
)
)
*42 (Net
uid 301,0
decl (Decl
n "cx4_lane0_mo"
t "std_logic"
eolc "--LANE_0_TX_M"
preAdd 0
posAdd 0
o 22
suid 21,0
)
declText (MLText
uid 302,0
va (VaSet
font "charter,10,0"
)
xt "22000,88400,44800,89600"
st "cx4_lane0_mo           : std_logic --LANE_0_TX_M"
)
)
*43 (PortIoIn
uid 303,0
shape (CompositeShape
uid 304,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 305,0
sl 0
ro 270
xt "-2000,87625,-500,88375"
)
(Line
uid 306,0
sl 0
ro 270
xt "-500,88000,0,88000"
pts [
"-500,88000"
"0,88000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 307,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 308,0
va (VaSet
isHidden 1
)
xt "-8600,87500,-3000,88500"
st "cx4_lane0_pi"
ju 2
blo "-3000,88300"
tm "WireNameMgr"
)
)
)
*44 (Net
uid 315,0
decl (Decl
n "cx4_lane0_pi"
t "std_logic"
eolc "--LANE_0_RX_P"
preAdd 0
posAdd 0
o 21
suid 22,0
)
declText (MLText
uid 316,0
va (VaSet
font "charter,10,0"
)
xt "22000,29600,44000,30800"
st "cx4_lane0_pi           : std_logic --LANE_0_RX_P"
)
)
*45 (PortIoOut
uid 317,0
shape (CompositeShape
uid 318,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 319,0
sl 0
ro 270
xt "60500,11625,62000,12375"
)
(Line
uid 320,0
sl 0
ro 270
xt "60000,12000,60500,12000"
pts [
"60000,12000"
"60500,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 321,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 322,0
va (VaSet
isHidden 1
)
xt "63000,11500,68900,12500"
st "cx4_lane0_po"
blo "63000,12300"
tm "WireNameMgr"
)
)
)
*46 (Net
uid 329,0
decl (Decl
n "cx4_lane0_po"
t "std_logic"
eolc "--LANE_0_TX_P"
preAdd 0
posAdd 0
o 23
suid 23,0
)
declText (MLText
uid 330,0
va (VaSet
font "charter,10,0"
)
xt "22000,89600,44200,90800"
st "cx4_lane0_po           : std_logic --LANE_0_TX_P"
)
)
*47 (PortIoIn
uid 331,0
shape (CompositeShape
uid 332,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 333,0
sl 0
ro 270
xt "-2000,91625,-500,92375"
)
(Line
uid 334,0
sl 0
ro 270
xt "-500,92000,0,92000"
pts [
"-500,92000"
"0,92000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 335,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 336,0
va (VaSet
isHidden 1
)
xt "-9200,91500,-3000,92500"
st "cx4_lane10_mi"
ju 2
blo "-3000,92300"
tm "WireNameMgr"
)
)
)
*48 (Net
uid 343,0
decl (Decl
n "cx4_lane10_mi"
t "std_logic"
eolc "--LANE_10_RX_M"
preAdd 0
posAdd 0
o 36
suid 24,0
)
declText (MLText
uid 344,0
va (VaSet
font "charter,10,0"
)
xt "22000,30800,45500,32000"
st "cx4_lane10_mi          : std_logic --LANE_10_RX_M"
)
)
*49 (PortIoOut
uid 345,0
shape (CompositeShape
uid 346,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 347,0
sl 0
ro 270
xt "60500,15625,62000,16375"
)
(Line
uid 348,0
sl 0
ro 270
xt "60000,16000,60500,16000"
pts [
"60000,16000"
"60500,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 349,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 350,0
va (VaSet
isHidden 1
)
xt "63000,15500,69500,16500"
st "cx4_lane10_mo"
blo "63000,16300"
tm "WireNameMgr"
)
)
)
*50 (Net
uid 357,0
decl (Decl
n "cx4_lane10_mo"
t "std_logic"
eolc "--LANE_10_TX_M"
preAdd 0
posAdd 0
o 39
suid 25,0
)
declText (MLText
uid 358,0
va (VaSet
font "charter,10,0"
)
xt "22000,90800,45700,92000"
st "cx4_lane10_mo          : std_logic --LANE_10_TX_M"
)
)
*51 (PortIoIn
uid 359,0
shape (CompositeShape
uid 360,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 361,0
sl 0
ro 270
xt "-2000,95625,-500,96375"
)
(Line
uid 362,0
sl 0
ro 270
xt "-500,96000,0,96000"
pts [
"-500,96000"
"0,96000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 363,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 364,0
va (VaSet
isHidden 1
)
xt "-9100,95500,-3000,96500"
st "cx4_lane10_pi"
ju 2
blo "-3000,96300"
tm "WireNameMgr"
)
)
)
*52 (Net
uid 371,0
decl (Decl
n "cx4_lane10_pi"
t "std_logic"
eolc "--LANE_10_RX_P"
preAdd 0
posAdd 0
o 38
suid 26,0
)
declText (MLText
uid 372,0
va (VaSet
font "charter,10,0"
)
xt "22000,32000,44900,33200"
st "cx4_lane10_pi          : std_logic --LANE_10_RX_P"
)
)
*53 (PortIoOut
uid 373,0
shape (CompositeShape
uid 374,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 375,0
sl 0
ro 270
xt "60500,19625,62000,20375"
)
(Line
uid 376,0
sl 0
ro 270
xt "60000,20000,60500,20000"
pts [
"60000,20000"
"60500,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 377,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 378,0
va (VaSet
isHidden 1
)
xt "63000,19500,69400,20500"
st "cx4_lane10_po"
blo "63000,20300"
tm "WireNameMgr"
)
)
)
*54 (Net
uid 385,0
decl (Decl
n "cx4_lane10_po"
t "std_logic"
eolc "--LANE_10_TX_P"
preAdd 0
posAdd 0
o 37
suid 27,0
)
declText (MLText
uid 386,0
va (VaSet
font "charter,10,0"
)
xt "22000,92000,45100,93200"
st "cx4_lane10_po          : std_logic --LANE_10_TX_P"
)
)
*55 (PortIoIn
uid 387,0
shape (CompositeShape
uid 388,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 389,0
sl 0
ro 270
xt "-2000,99625,-500,100375"
)
(Line
uid 390,0
sl 0
ro 270
xt "-500,100000,0,100000"
pts [
"-500,100000"
"0,100000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 391,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 392,0
va (VaSet
isHidden 1
)
xt "-9200,99500,-3000,100500"
st "cx4_lane11_mi"
ju 2
blo "-3000,100300"
tm "WireNameMgr"
)
)
)
*56 (Net
uid 399,0
decl (Decl
n "cx4_lane11_mi"
t "std_logic"
eolc "--LANE_11_RX_M"
preAdd 0
posAdd 0
o 41
suid 28,0
)
declText (MLText
uid 400,0
va (VaSet
font "charter,10,0"
)
xt "22000,33200,45500,34400"
st "cx4_lane11_mi          : std_logic --LANE_11_RX_M"
)
)
*57 (PortIoOut
uid 401,0
shape (CompositeShape
uid 402,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 403,0
sl 0
ro 270
xt "60500,23625,62000,24375"
)
(Line
uid 404,0
sl 0
ro 270
xt "60000,24000,60500,24000"
pts [
"60000,24000"
"60500,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 405,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 406,0
va (VaSet
isHidden 1
)
xt "63000,23500,69500,24500"
st "cx4_lane11_mo"
blo "63000,24300"
tm "WireNameMgr"
)
)
)
*58 (Net
uid 413,0
decl (Decl
n "cx4_lane11_mo"
t "std_logic"
eolc "--LANE_11_TX_M"
preAdd 0
posAdd 0
o 42
suid 29,0
)
declText (MLText
uid 414,0
va (VaSet
font "charter,10,0"
)
xt "22000,93200,45700,94400"
st "cx4_lane11_mo          : std_logic --LANE_11_TX_M"
)
)
*59 (PortIoIn
uid 415,0
shape (CompositeShape
uid 416,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 417,0
sl 0
ro 270
xt "-2000,103625,-500,104375"
)
(Line
uid 418,0
sl 0
ro 270
xt "-500,104000,0,104000"
pts [
"-500,104000"
"0,104000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 419,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 420,0
va (VaSet
isHidden 1
)
xt "-9100,103500,-3000,104500"
st "cx4_lane11_pi"
ju 2
blo "-3000,104300"
tm "WireNameMgr"
)
)
)
*60 (Net
uid 427,0
decl (Decl
n "cx4_lane11_pi"
t "std_logic"
eolc "--LANE_11_RX_P"
preAdd 0
posAdd 0
o 40
suid 30,0
)
declText (MLText
uid 428,0
va (VaSet
font "charter,10,0"
)
xt "22000,34400,44900,35600"
st "cx4_lane11_pi          : std_logic --LANE_11_RX_P"
)
)
*61 (PortIoOut
uid 429,0
shape (CompositeShape
uid 430,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 431,0
sl 0
ro 270
xt "60500,27625,62000,28375"
)
(Line
uid 432,0
sl 0
ro 270
xt "60000,28000,60500,28000"
pts [
"60000,28000"
"60500,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 433,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 434,0
va (VaSet
isHidden 1
)
xt "63000,27500,69400,28500"
st "cx4_lane11_po"
blo "63000,28300"
tm "WireNameMgr"
)
)
)
*62 (Net
uid 441,0
decl (Decl
n "cx4_lane11_po"
t "std_logic"
eolc "--LANE_11_TX_P"
preAdd 0
posAdd 0
o 43
suid 31,0
)
declText (MLText
uid 442,0
va (VaSet
font "charter,10,0"
)
xt "22000,94400,45100,95600"
st "cx4_lane11_po          : std_logic --LANE_11_TX_P"
)
)
*63 (PortIoIn
uid 443,0
shape (CompositeShape
uid 444,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 445,0
sl 0
ro 270
xt "-2000,107625,-500,108375"
)
(Line
uid 446,0
sl 0
ro 270
xt "-500,108000,0,108000"
pts [
"-500,108000"
"0,108000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 447,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 448,0
va (VaSet
isHidden 1
)
xt "-9200,107500,-3000,108500"
st "cx4_lane12_mi"
ju 2
blo "-3000,108300"
tm "WireNameMgr"
)
)
)
*64 (Net
uid 455,0
decl (Decl
n "cx4_lane12_mi"
t "std_logic"
eolc "--LANE_12_RX_M"
preAdd 0
posAdd 0
o 46
suid 32,0
)
declText (MLText
uid 456,0
va (VaSet
font "charter,10,0"
)
xt "22000,35600,45500,36800"
st "cx4_lane12_mi          : std_logic --LANE_12_RX_M"
)
)
*65 (PortIoOut
uid 457,0
shape (CompositeShape
uid 458,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 459,0
sl 0
ro 270
xt "60500,31625,62000,32375"
)
(Line
uid 460,0
sl 0
ro 270
xt "60000,32000,60500,32000"
pts [
"60000,32000"
"60500,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 461,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 462,0
va (VaSet
isHidden 1
)
xt "63000,31500,69500,32500"
st "cx4_lane12_mo"
blo "63000,32300"
tm "WireNameMgr"
)
)
)
*66 (Net
uid 469,0
decl (Decl
n "cx4_lane12_mo"
t "std_logic"
eolc "--LANE_12_TX_M"
preAdd 0
posAdd 0
o 45
suid 33,0
)
declText (MLText
uid 470,0
va (VaSet
font "charter,10,0"
)
xt "22000,95600,45700,96800"
st "cx4_lane12_mo          : std_logic --LANE_12_TX_M"
)
)
*67 (PortIoIn
uid 471,0
shape (CompositeShape
uid 472,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 473,0
sl 0
ro 270
xt "-2000,111625,-500,112375"
)
(Line
uid 474,0
sl 0
ro 270
xt "-500,112000,0,112000"
pts [
"-500,112000"
"0,112000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 475,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 476,0
va (VaSet
isHidden 1
)
xt "-9100,111500,-3000,112500"
st "cx4_lane12_pi"
ju 2
blo "-3000,112300"
tm "WireNameMgr"
)
)
)
*68 (Net
uid 483,0
decl (Decl
n "cx4_lane12_pi"
t "std_logic"
eolc "--LANE_12_RX_P"
preAdd 0
posAdd 0
o 47
suid 34,0
)
declText (MLText
uid 484,0
va (VaSet
font "charter,10,0"
)
xt "22000,36800,44900,38000"
st "cx4_lane12_pi          : std_logic --LANE_12_RX_P"
)
)
*69 (PortIoOut
uid 485,0
shape (CompositeShape
uid 486,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 487,0
sl 0
ro 270
xt "60500,35625,62000,36375"
)
(Line
uid 488,0
sl 0
ro 270
xt "60000,36000,60500,36000"
pts [
"60000,36000"
"60500,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 489,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 490,0
va (VaSet
isHidden 1
)
xt "63000,35500,69400,36500"
st "cx4_lane12_po"
blo "63000,36300"
tm "WireNameMgr"
)
)
)
*70 (Net
uid 497,0
decl (Decl
n "cx4_lane12_po"
t "std_logic"
eolc "--LANE_12_TX_P"
preAdd 0
posAdd 0
o 44
suid 35,0
)
declText (MLText
uid 498,0
va (VaSet
font "charter,10,0"
)
xt "22000,96800,45100,98000"
st "cx4_lane12_po          : std_logic --LANE_12_TX_P"
)
)
*71 (PortIoIn
uid 499,0
shape (CompositeShape
uid 500,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 501,0
sl 0
ro 270
xt "-2000,115625,-500,116375"
)
(Line
uid 502,0
sl 0
ro 270
xt "-500,116000,0,116000"
pts [
"-500,116000"
"0,116000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 503,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 504,0
va (VaSet
isHidden 1
)
xt "-9200,115500,-3000,116500"
st "cx4_lane13_mi"
ju 2
blo "-3000,116300"
tm "WireNameMgr"
)
)
)
*72 (Net
uid 511,0
decl (Decl
n "cx4_lane13_mi"
t "std_logic"
eolc "--LANE_13_RX_M"
preAdd 0
posAdd 0
o 50
suid 36,0
)
declText (MLText
uid 512,0
va (VaSet
font "charter,10,0"
)
xt "22000,38000,45500,39200"
st "cx4_lane13_mi          : std_logic --LANE_13_RX_M"
)
)
*73 (PortIoOut
uid 513,0
shape (CompositeShape
uid 514,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 515,0
sl 0
ro 270
xt "60500,39625,62000,40375"
)
(Line
uid 516,0
sl 0
ro 270
xt "60000,40000,60500,40000"
pts [
"60000,40000"
"60500,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 517,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 518,0
va (VaSet
isHidden 1
)
xt "63000,39500,69500,40500"
st "cx4_lane13_mo"
blo "63000,40300"
tm "WireNameMgr"
)
)
)
*74 (Net
uid 525,0
decl (Decl
n "cx4_lane13_mo"
t "std_logic"
eolc "--LANE_13_TX_M"
preAdd 0
posAdd 0
o 49
suid 37,0
)
declText (MLText
uid 526,0
va (VaSet
font "charter,10,0"
)
xt "22000,98000,45700,99200"
st "cx4_lane13_mo          : std_logic --LANE_13_TX_M"
)
)
*75 (PortIoIn
uid 527,0
shape (CompositeShape
uid 528,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 529,0
sl 0
ro 270
xt "-2000,119625,-500,120375"
)
(Line
uid 530,0
sl 0
ro 270
xt "-500,120000,0,120000"
pts [
"-500,120000"
"0,120000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 531,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 532,0
va (VaSet
isHidden 1
)
xt "-9100,119500,-3000,120500"
st "cx4_lane13_pi"
ju 2
blo "-3000,120300"
tm "WireNameMgr"
)
)
)
*76 (Net
uid 539,0
decl (Decl
n "cx4_lane13_pi"
t "std_logic"
eolc "--LANE_13_RX_P"
preAdd 0
posAdd 0
o 51
suid 38,0
)
declText (MLText
uid 540,0
va (VaSet
font "charter,10,0"
)
xt "22000,39200,44900,40400"
st "cx4_lane13_pi          : std_logic --LANE_13_RX_P"
)
)
*77 (PortIoOut
uid 541,0
shape (CompositeShape
uid 542,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 543,0
sl 0
ro 270
xt "60500,43625,62000,44375"
)
(Line
uid 544,0
sl 0
ro 270
xt "60000,44000,60500,44000"
pts [
"60000,44000"
"60500,44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 545,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 546,0
va (VaSet
isHidden 1
)
xt "63000,43500,69400,44500"
st "cx4_lane13_po"
blo "63000,44300"
tm "WireNameMgr"
)
)
)
*78 (Net
uid 553,0
decl (Decl
n "cx4_lane13_po"
t "std_logic"
eolc "--LANE_13_TX_P"
preAdd 0
posAdd 0
o 48
suid 39,0
)
declText (MLText
uid 554,0
va (VaSet
font "charter,10,0"
)
xt "22000,99200,45100,100400"
st "cx4_lane13_po          : std_logic --LANE_13_TX_P"
)
)
*79 (PortIoIn
uid 555,0
shape (CompositeShape
uid 556,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 557,0
sl 0
ro 270
xt "-2000,123625,-500,124375"
)
(Line
uid 558,0
sl 0
ro 270
xt "-500,124000,0,124000"
pts [
"-500,124000"
"0,124000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 559,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 560,0
va (VaSet
isHidden 1
)
xt "-8700,123500,-3000,124500"
st "cx4_lane1_mi"
ju 2
blo "-3000,124300"
tm "WireNameMgr"
)
)
)
*80 (Net
uid 567,0
decl (Decl
n "cx4_lane1_mi"
t "std_logic"
eolc "--LANE_1_RX_M"
preAdd 0
posAdd 0
o 27
suid 40,0
)
declText (MLText
uid 568,0
va (VaSet
font "charter,10,0"
)
xt "22000,40400,44600,41600"
st "cx4_lane1_mi           : std_logic --LANE_1_RX_M"
)
)
*81 (PortIoOut
uid 569,0
shape (CompositeShape
uid 570,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 571,0
sl 0
ro 270
xt "60500,47625,62000,48375"
)
(Line
uid 572,0
sl 0
ro 270
xt "60000,48000,60500,48000"
pts [
"60000,48000"
"60500,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 573,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 574,0
va (VaSet
isHidden 1
)
xt "63000,47500,69000,48500"
st "cx4_lane1_mo"
blo "63000,48300"
tm "WireNameMgr"
)
)
)
*82 (Net
uid 581,0
decl (Decl
n "cx4_lane1_mo"
t "std_logic"
eolc "--LANE_1_TX_M"
preAdd 0
posAdd 0
o 26
suid 41,0
)
declText (MLText
uid 582,0
va (VaSet
font "charter,10,0"
)
xt "22000,100400,44800,101600"
st "cx4_lane1_mo           : std_logic --LANE_1_TX_M"
)
)
*83 (PortIoIn
uid 583,0
shape (CompositeShape
uid 584,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 585,0
sl 0
ro 270
xt "-2000,127625,-500,128375"
)
(Line
uid 586,0
sl 0
ro 270
xt "-500,128000,0,128000"
pts [
"-500,128000"
"0,128000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 587,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 588,0
va (VaSet
isHidden 1
)
xt "-8600,127500,-3000,128500"
st "cx4_lane1_pi"
ju 2
blo "-3000,128300"
tm "WireNameMgr"
)
)
)
*84 (Net
uid 595,0
decl (Decl
n "cx4_lane1_pi"
t "std_logic"
eolc "--LANE_1_RX_P"
preAdd 0
posAdd 0
o 24
suid 42,0
)
declText (MLText
uid 596,0
va (VaSet
font "charter,10,0"
)
xt "22000,41600,44000,42800"
st "cx4_lane1_pi           : std_logic --LANE_1_RX_P"
)
)
*85 (PortIoOut
uid 597,0
shape (CompositeShape
uid 598,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 599,0
sl 0
ro 270
xt "60500,51625,62000,52375"
)
(Line
uid 600,0
sl 0
ro 270
xt "60000,52000,60500,52000"
pts [
"60000,52000"
"60500,52000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 601,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 602,0
va (VaSet
isHidden 1
)
xt "63000,51500,68900,52500"
st "cx4_lane1_po"
blo "63000,52300"
tm "WireNameMgr"
)
)
)
*86 (Net
uid 609,0
decl (Decl
n "cx4_lane1_po"
t "std_logic"
eolc "--LANE_1_TX_P"
preAdd 0
posAdd 0
o 25
suid 43,0
)
declText (MLText
uid 610,0
va (VaSet
font "charter,10,0"
)
xt "22000,101600,44200,102800"
st "cx4_lane1_po           : std_logic --LANE_1_TX_P"
)
)
*87 (PortIoIn
uid 611,0
shape (CompositeShape
uid 612,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 613,0
sl 0
ro 270
xt "-2000,131625,-500,132375"
)
(Line
uid 614,0
sl 0
ro 270
xt "-500,132000,0,132000"
pts [
"-500,132000"
"0,132000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 615,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 616,0
va (VaSet
isHidden 1
)
xt "-8700,131500,-3000,132500"
st "cx4_lane2_mi"
ju 2
blo "-3000,132300"
tm "WireNameMgr"
)
)
)
*88 (Net
uid 623,0
decl (Decl
n "cx4_lane2_mi"
t "std_logic"
eolc "--LANE_2_RX_M"
preAdd 0
posAdd 0
o 29
suid 44,0
)
declText (MLText
uid 624,0
va (VaSet
font "charter,10,0"
)
xt "22000,42800,44600,44000"
st "cx4_lane2_mi           : std_logic --LANE_2_RX_M"
)
)
*89 (PortIoOut
uid 625,0
shape (CompositeShape
uid 626,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 627,0
sl 0
ro 270
xt "60500,55625,62000,56375"
)
(Line
uid 628,0
sl 0
ro 270
xt "60000,56000,60500,56000"
pts [
"60000,56000"
"60500,56000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 629,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 630,0
va (VaSet
isHidden 1
)
xt "63000,55500,69000,56500"
st "cx4_lane2_mo"
blo "63000,56300"
tm "WireNameMgr"
)
)
)
*90 (Net
uid 637,0
decl (Decl
n "cx4_lane2_mo"
t "std_logic"
eolc "--LANE_2_TX_M"
preAdd 0
posAdd 0
o 28
suid 45,0
)
declText (MLText
uid 638,0
va (VaSet
font "charter,10,0"
)
xt "22000,102800,44800,104000"
st "cx4_lane2_mo           : std_logic --LANE_2_TX_M"
)
)
*91 (PortIoIn
uid 639,0
shape (CompositeShape
uid 640,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 641,0
sl 0
ro 270
xt "-2000,135625,-500,136375"
)
(Line
uid 642,0
sl 0
ro 270
xt "-500,136000,0,136000"
pts [
"-500,136000"
"0,136000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 643,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 644,0
va (VaSet
isHidden 1
)
xt "-8600,135500,-3000,136500"
st "cx4_lane2_pi"
ju 2
blo "-3000,136300"
tm "WireNameMgr"
)
)
)
*92 (Net
uid 651,0
decl (Decl
n "cx4_lane2_pi"
t "std_logic"
eolc "--LANE_2_RX_P"
preAdd 0
posAdd 0
o 30
suid 46,0
)
declText (MLText
uid 652,0
va (VaSet
font "charter,10,0"
)
xt "22000,44000,44000,45200"
st "cx4_lane2_pi           : std_logic --LANE_2_RX_P"
)
)
*93 (PortIoOut
uid 653,0
shape (CompositeShape
uid 654,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 655,0
sl 0
ro 270
xt "60500,59625,62000,60375"
)
(Line
uid 656,0
sl 0
ro 270
xt "60000,60000,60500,60000"
pts [
"60000,60000"
"60500,60000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 657,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 658,0
va (VaSet
isHidden 1
)
xt "63000,59500,68900,60500"
st "cx4_lane2_po"
blo "63000,60300"
tm "WireNameMgr"
)
)
)
*94 (Net
uid 665,0
decl (Decl
n "cx4_lane2_po"
t "std_logic"
eolc "--LANE_2_TX_P"
preAdd 0
posAdd 0
o 31
suid 47,0
)
declText (MLText
uid 666,0
va (VaSet
font "charter,10,0"
)
xt "22000,104000,44200,105200"
st "cx4_lane2_po           : std_logic --LANE_2_TX_P"
)
)
*95 (PortIoIn
uid 667,0
shape (CompositeShape
uid 668,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 669,0
sl 0
ro 270
xt "-2000,139625,-500,140375"
)
(Line
uid 670,0
sl 0
ro 270
xt "-500,140000,0,140000"
pts [
"-500,140000"
"0,140000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 671,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 672,0
va (VaSet
isHidden 1
)
xt "-8700,139500,-3000,140500"
st "cx4_lane3_mi"
ju 2
blo "-3000,140300"
tm "WireNameMgr"
)
)
)
*96 (Net
uid 679,0
decl (Decl
n "cx4_lane3_mi"
t "std_logic"
eolc "--LANE_3_RX_M"
preAdd 0
posAdd 0
o 33
suid 48,0
)
declText (MLText
uid 680,0
va (VaSet
font "charter,10,0"
)
xt "22000,45200,44600,46400"
st "cx4_lane3_mi           : std_logic --LANE_3_RX_M"
)
)
*97 (PortIoOut
uid 681,0
shape (CompositeShape
uid 682,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 683,0
sl 0
ro 270
xt "60500,63625,62000,64375"
)
(Line
uid 684,0
sl 0
ro 270
xt "60000,64000,60500,64000"
pts [
"60000,64000"
"60500,64000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 685,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 686,0
va (VaSet
isHidden 1
)
xt "63000,63500,69000,64500"
st "cx4_lane3_mo"
blo "63000,64300"
tm "WireNameMgr"
)
)
)
*98 (Net
uid 693,0
decl (Decl
n "cx4_lane3_mo"
t "std_logic"
eolc "--LANE_3_TX_M"
preAdd 0
posAdd 0
o 34
suid 49,0
)
declText (MLText
uid 694,0
va (VaSet
font "charter,10,0"
)
xt "22000,105200,44800,106400"
st "cx4_lane3_mo           : std_logic --LANE_3_TX_M"
)
)
*99 (PortIoIn
uid 695,0
shape (CompositeShape
uid 696,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 697,0
sl 0
ro 270
xt "-2000,143625,-500,144375"
)
(Line
uid 698,0
sl 0
ro 270
xt "-500,144000,0,144000"
pts [
"-500,144000"
"0,144000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 699,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 700,0
va (VaSet
isHidden 1
)
xt "-8600,143500,-3000,144500"
st "cx4_lane3_pi"
ju 2
blo "-3000,144300"
tm "WireNameMgr"
)
)
)
*100 (Net
uid 707,0
decl (Decl
n "cx4_lane3_pi"
t "std_logic"
eolc "--LANE_3_RX_P"
preAdd 0
posAdd 0
o 35
suid 50,0
)
declText (MLText
uid 708,0
va (VaSet
font "charter,10,0"
)
xt "22000,46400,44000,47600"
st "cx4_lane3_pi           : std_logic --LANE_3_RX_P"
)
)
*101 (PortIoOut
uid 709,0
shape (CompositeShape
uid 710,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 711,0
sl 0
ro 270
xt "60500,67625,62000,68375"
)
(Line
uid 712,0
sl 0
ro 270
xt "60000,68000,60500,68000"
pts [
"60000,68000"
"60500,68000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 713,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 714,0
va (VaSet
isHidden 1
)
xt "63000,67500,68900,68500"
st "cx4_lane3_po"
blo "63000,68300"
tm "WireNameMgr"
)
)
)
*102 (Net
uid 721,0
decl (Decl
n "cx4_lane3_po"
t "std_logic"
eolc "--LANE_3_TX_P"
preAdd 0
posAdd 0
o 32
suid 51,0
)
declText (MLText
uid 722,0
va (VaSet
font "charter,10,0"
)
xt "22000,106400,44200,107600"
st "cx4_lane3_po           : std_logic --LANE_3_TX_P"
)
)
*103 (PortIoOut
uid 723,0
shape (CompositeShape
uid 724,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 725,0
sl 0
ro 270
xt "60500,71625,62000,72375"
)
(Line
uid 726,0
sl 0
ro 270
xt "60000,72000,60500,72000"
pts [
"60000,72000"
"60500,72000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 727,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 728,0
va (VaSet
isHidden 1
)
xt "63000,71500,68000,72500"
st "ddr_addr_o"
blo "63000,72300"
tm "WireNameMgr"
)
)
)
*104 (Net
uid 735,0
decl (Decl
n "ddr_addr_o"
t "std_logic_vector"
b "(12 downto 0)"
prec "-- DDR RAM"
eolc "--DDR_ADDR12"
preAdd 0
posAdd 0
o 52
suid 52,0
)
declText (MLText
uid 736,0
va (VaSet
font "charter,10,0"
)
xt "22000,107600,54500,110000"
st "-- DDR RAM
ddr_addr_o             : std_logic_vector(12 downto 0) --DDR_ADDR12"
)
)
*105 (PortIoOut
uid 737,0
shape (CompositeShape
uid 738,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 739,0
sl 0
ro 270
xt "60500,75625,62000,76375"
)
(Line
uid 740,0
sl 0
ro 270
xt "60000,76000,60500,76000"
pts [
"60000,76000"
"60500,76000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 741,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 742,0
va (VaSet
isHidden 1
)
xt "63000,75500,66700,76500"
st "ddr_ba_o"
blo "63000,76300"
tm "WireNameMgr"
)
)
)
*106 (Net
uid 749,0
decl (Decl
n "ddr_ba_o"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--DDR_BA1"
preAdd 0
posAdd 0
o 53
suid 53,0
)
declText (MLText
uid 750,0
va (VaSet
font "charter,10,0"
)
xt "22000,110000,51200,111200"
st "ddr_ba_o               : std_logic_vector(1 downto 0) --DDR_BA1"
)
)
*107 (PortIoOut
uid 751,0
shape (CompositeShape
uid 752,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 753,0
sl 0
ro 270
xt "60500,79625,62000,80375"
)
(Line
uid 754,0
sl 0
ro 270
xt "60000,80000,60500,80000"
pts [
"60000,80000"
"60500,80000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 755,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 756,0
va (VaSet
isHidden 1
)
xt "63000,79500,68000,80500"
st "ddr_cas_no"
blo "63000,80300"
tm "WireNameMgr"
)
)
)
*108 (Net
uid 763,0
decl (Decl
n "ddr_cas_no"
t "std_logic"
eolc "--DDR_CAS_N"
preAdd 0
posAdd 0
o 54
suid 54,0
)
declText (MLText
uid 764,0
va (VaSet
font "charter,10,0"
)
xt "22000,111200,43300,112400"
st "ddr_cas_no             : std_logic --DDR_CAS_N"
)
)
*109 (PortIoOut
uid 765,0
shape (CompositeShape
uid 766,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 767,0
sl 0
ro 270
xt "60500,83625,62000,84375"
)
(Line
uid 768,0
sl 0
ro 270
xt "60000,84000,60500,84000"
pts [
"60000,84000"
"60500,84000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 769,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 770,0
va (VaSet
isHidden 1
)
xt "63000,83500,67200,84500"
st "ddr_ck_mo"
blo "63000,84300"
tm "WireNameMgr"
)
)
)
*110 (Net
uid 777,0
decl (Decl
n "ddr_ck_mo"
t "std_logic"
eolc "--DDR_CK_N"
preAdd 0
posAdd 0
o 56
suid 55,0
)
declText (MLText
uid 778,0
va (VaSet
font "charter,10,0"
)
xt "22000,112400,42900,113600"
st "ddr_ck_mo              : std_logic --DDR_CK_N"
)
)
*111 (PortIoOut
uid 779,0
shape (CompositeShape
uid 780,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 781,0
sl 0
ro 270
xt "60500,87625,62000,88375"
)
(Line
uid 782,0
sl 0
ro 270
xt "60000,88000,60500,88000"
pts [
"60000,88000"
"60500,88000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 783,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 784,0
va (VaSet
isHidden 1
)
xt "63000,87500,67100,88500"
st "ddr_ck_po"
blo "63000,88300"
tm "WireNameMgr"
)
)
)
*112 (Net
uid 791,0
decl (Decl
n "ddr_ck_po"
t "std_logic"
eolc "--DDR_CK"
preAdd 0
posAdd 0
o 55
suid 56,0
)
declText (MLText
uid 792,0
va (VaSet
font "charter,10,0"
)
xt "22000,113600,41400,114800"
st "ddr_ck_po              : std_logic --DDR_CK"
)
)
*113 (PortIoOut
uid 793,0
shape (CompositeShape
uid 794,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 795,0
sl 0
ro 270
xt "60500,91625,62000,92375"
)
(Line
uid 796,0
sl 0
ro 270
xt "60000,92000,60500,92000"
pts [
"60000,92000"
"60500,92000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 797,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 798,0
va (VaSet
isHidden 1
)
xt "63000,91500,67000,92500"
st "ddr_cke_o"
blo "63000,92300"
tm "WireNameMgr"
)
)
)
*114 (Net
uid 805,0
decl (Decl
n "ddr_cke_o"
t "std_logic"
eolc "--DDR_CKE"
preAdd 0
posAdd 0
o 57
suid 57,0
)
declText (MLText
uid 806,0
va (VaSet
font "charter,10,0"
)
xt "22000,114800,41900,116000"
st "ddr_cke_o              : std_logic --DDR_CKE"
)
)
*115 (PortIoOut
uid 807,0
shape (CompositeShape
uid 808,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 809,0
sl 0
ro 270
xt "60500,95625,62000,96375"
)
(Line
uid 810,0
sl 0
ro 270
xt "60000,96000,60500,96000"
pts [
"60000,96000"
"60500,96000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 811,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 812,0
va (VaSet
isHidden 1
)
xt "63000,95500,67100,96500"
st "ddr_cs_no"
blo "63000,96300"
tm "WireNameMgr"
)
)
)
*116 (Net
uid 819,0
decl (Decl
n "ddr_cs_no"
t "std_logic"
eolc "--DDR_CS_N"
preAdd 0
posAdd 0
o 58
suid 58,0
)
declText (MLText
uid 820,0
va (VaSet
font "charter,10,0"
)
xt "22000,116000,42400,117200"
st "ddr_cs_no              : std_logic --DDR_CS_N"
)
)
*117 (PortIoIn
uid 821,0
shape (CompositeShape
uid 822,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 823,0
sl 0
ro 270
xt "-2000,147625,-500,148375"
)
(Line
uid 824,0
sl 0
ro 270
xt "-500,148000,0,148000"
pts [
"-500,148000"
"0,148000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 825,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 826,0
va (VaSet
isHidden 1
)
xt "-6500,147500,-3000,148500"
st "ddr_dq_i"
ju 2
blo "-3000,148300"
tm "WireNameMgr"
)
)
)
*118 (Net
uid 833,0
decl (Decl
n "ddr_dq_i"
t "std_logic_vector"
b "(15 downto 0)"
eolc "--DDR_DQ15"
preAdd 0
posAdd 0
o 59
suid 59,0
)
declText (MLText
uid 834,0
va (VaSet
font "charter,10,0"
)
xt "22000,47600,52500,48800"
st "ddr_dq_i               : std_logic_vector(15 downto 0) --DDR_DQ15"
)
)
*119 (PortIoOut
uid 835,0
shape (CompositeShape
uid 836,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 837,0
sl 0
ro 270
xt "60500,99625,62000,100375"
)
(Line
uid 838,0
sl 0
ro 270
xt "60000,100000,60500,100000"
pts [
"60000,100000"
"60500,100000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 839,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 840,0
va (VaSet
isHidden 1
)
xt "63000,99500,67100,100500"
st "ddr_ldm_o"
blo "63000,100300"
tm "WireNameMgr"
)
)
)
*120 (Net
uid 847,0
decl (Decl
n "ddr_ldm_o"
t "std_logic"
eolc "--DDR_LDM"
preAdd 0
posAdd 0
o 60
suid 60,0
)
declText (MLText
uid 848,0
va (VaSet
font "charter,10,0"
)
xt "22000,117200,42400,118400"
st "ddr_ldm_o              : std_logic --DDR_LDM"
)
)
*121 (PortIoOut
uid 849,0
shape (CompositeShape
uid 850,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 851,0
sl 0
ro 270
xt "60500,103625,62000,104375"
)
(Line
uid 852,0
sl 0
ro 270
xt "60000,104000,60500,104000"
pts [
"60000,104000"
"60500,104000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 853,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 854,0
va (VaSet
isHidden 1
)
xt "63000,103500,67900,104500"
st "ddr_ldqs_o"
blo "63000,104300"
tm "WireNameMgr"
)
)
)
*122 (Net
uid 861,0
decl (Decl
n "ddr_ldqs_o"
t "std_logic"
eolc "--DDR_LDQS"
preAdd 0
posAdd 0
o 61
suid 61,0
)
declText (MLText
uid 862,0
va (VaSet
font "charter,10,0"
)
xt "22000,118400,42700,119600"
st "ddr_ldqs_o             : std_logic --DDR_LDQS"
)
)
*123 (PortIoOut
uid 863,0
shape (CompositeShape
uid 864,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 865,0
sl 0
ro 270
xt "60500,107625,62000,108375"
)
(Line
uid 866,0
sl 0
ro 270
xt "60000,108000,60500,108000"
pts [
"60000,108000"
"60500,108000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 867,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 868,0
va (VaSet
isHidden 1
)
xt "63000,107500,67900,108500"
st "ddr_ras_no"
blo "63000,108300"
tm "WireNameMgr"
)
)
)
*124 (Net
uid 875,0
decl (Decl
n "ddr_ras_no"
t "std_logic"
eolc "--DDR_RAS_N"
preAdd 0
posAdd 0
o 62
suid 62,0
)
declText (MLText
uid 876,0
va (VaSet
font "charter,10,0"
)
xt "22000,119600,43200,120800"
st "ddr_ras_no             : std_logic --DDR_RAS_N"
)
)
*125 (PortIoOut
uid 877,0
shape (CompositeShape
uid 878,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 879,0
sl 0
ro 270
xt "60500,111625,62000,112375"
)
(Line
uid 880,0
sl 0
ro 270
xt "60000,112000,60500,112000"
pts [
"60000,112000"
"60500,112000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 881,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 882,0
va (VaSet
isHidden 1
)
xt "63000,111500,67300,112500"
st "ddr_udm_o"
blo "63000,112300"
tm "WireNameMgr"
)
)
)
*126 (Net
uid 889,0
decl (Decl
n "ddr_udm_o"
t "std_logic"
eolc "--DDR_UDM"
preAdd 0
posAdd 0
o 63
suid 63,0
)
declText (MLText
uid 890,0
va (VaSet
font "charter,10,0"
)
xt "22000,120800,43100,122000"
st "ddr_udm_o              : std_logic --DDR_UDM"
)
)
*127 (PortIoOut
uid 891,0
shape (CompositeShape
uid 892,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 893,0
sl 0
ro 270
xt "60500,115625,62000,116375"
)
(Line
uid 894,0
sl 0
ro 270
xt "60000,116000,60500,116000"
pts [
"60000,116000"
"60500,116000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 895,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 896,0
va (VaSet
isHidden 1
)
xt "63000,115500,68100,116500"
st "ddr_udqs_o"
blo "63000,116300"
tm "WireNameMgr"
)
)
)
*128 (Net
uid 903,0
decl (Decl
n "ddr_udqs_o"
t "std_logic"
eolc "--DDR_UDQS"
preAdd 0
posAdd 0
o 64
suid 64,0
)
declText (MLText
uid 904,0
va (VaSet
font "charter,10,0"
)
xt "22000,122000,43400,123200"
st "ddr_udqs_o             : std_logic --DDR_UDQS"
)
)
*129 (PortIoOut
uid 905,0
shape (CompositeShape
uid 906,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 907,0
sl 0
ro 270
xt "60500,119625,62000,120375"
)
(Line
uid 908,0
sl 0
ro 270
xt "60000,120000,60500,120000"
pts [
"60000,120000"
"60500,120000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 909,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 910,0
va (VaSet
isHidden 1
)
xt "63000,119500,67300,120500"
st "ddr_we_no"
blo "63000,120300"
tm "WireNameMgr"
)
)
)
*130 (Net
uid 917,0
decl (Decl
n "ddr_we_no"
t "std_logic"
eolc "--DDR_WE_N"
preAdd 0
posAdd 0
o 65
suid 65,0
)
declText (MLText
uid 918,0
va (VaSet
font "charter,10,0"
)
xt "22000,123200,43100,124400"
st "ddr_we_no              : std_logic --DDR_WE_N"
)
)
*131 (PortIoOut
uid 919,0
shape (CompositeShape
uid 920,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 921,0
sl 0
ro 270
xt "60500,123625,62000,124375"
)
(Line
uid 922,0
sl 0
ro 270
xt "60000,124000,60500,124000"
pts [
"60000,124000"
"60500,124000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 923,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 924,0
va (VaSet
isHidden 1
)
xt "63000,123500,67600,124500"
st "disp_clk_o"
blo "63000,124300"
tm "WireNameMgr"
)
)
)
*132 (Net
uid 931,0
decl (Decl
n "disp_clk_o"
t "std_logic"
prec "-- DISPLAY"
eolc "--DISP_CLK"
preAdd 0
posAdd 0
o 66
suid 66,0
)
declText (MLText
uid 932,0
va (VaSet
font "charter,10,0"
)
xt "22000,124400,41700,126800"
st "-- DISPLAY
disp_clk_o             : std_logic --DISP_CLK"
)
)
*133 (PortIoOut
uid 933,0
shape (CompositeShape
uid 934,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 935,0
sl 0
ro 270
xt "60500,127625,62000,128375"
)
(Line
uid 936,0
sl 0
ro 270
xt "60000,128000,60500,128000"
pts [
"60000,128000"
"60500,128000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 937,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 938,0
va (VaSet
isHidden 1
)
xt "63000,127500,67800,128500"
st "disp_dat_o"
blo "63000,128300"
tm "WireNameMgr"
)
)
)
*134 (Net
uid 945,0
decl (Decl
n "disp_dat_o"
t "std_logic"
eolc "--DISP_DAT"
preAdd 0
posAdd 0
o 67
suid 67,0
)
declText (MLText
uid 946,0
va (VaSet
font "charter,10,0"
)
xt "22000,126800,42000,128000"
st "disp_dat_o             : std_logic --DISP_DAT"
)
)
*135 (PortIoOut
uid 947,0
shape (CompositeShape
uid 948,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 949,0
sl 0
ro 270
xt "60500,131625,62000,132375"
)
(Line
uid 950,0
sl 0
ro 270
xt "60000,132000,60500,132000"
pts [
"60000,132000"
"60500,132000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 951,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 952,0
va (VaSet
isHidden 1
)
xt "63000,131500,68200,132500"
st "disp_load_o"
blo "63000,132300"
tm "WireNameMgr"
)
)
)
*136 (Net
uid 959,0
decl (Decl
n "disp_load_o"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--DISP_LOAD1_N"
preAdd 0
posAdd 0
o 68
suid 68,0
)
declText (MLText
uid 960,0
va (VaSet
font "charter,10,0"
)
xt "22000,128000,54300,129200"
st "disp_load_o            : std_logic_vector(1 downto 0) --DISP_LOAD1_N"
)
)
*137 (PortIoOut
uid 961,0
shape (CompositeShape
uid 962,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 963,0
sl 0
ro 270
xt "60500,135625,62000,136375"
)
(Line
uid 964,0
sl 0
ro 270
xt "60000,136000,60500,136000"
pts [
"60000,136000"
"60500,136000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 965,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 966,0
va (VaSet
isHidden 1
)
xt "63000,135500,68100,136500"
st "disp_rst_no"
blo "63000,136300"
tm "WireNameMgr"
)
)
)
*138 (Net
uid 973,0
decl (Decl
n "disp_rst_no"
t "std_logic"
eolc "--DISP_RST_N"
preAdd 0
posAdd 0
o 69
suid 69,0
)
declText (MLText
uid 974,0
va (VaSet
font "charter,10,0"
)
xt "22000,129200,43000,130400"
st "disp_rst_no            : std_logic --DISP_RST_N"
)
)
*139 (PortIoInOut
uid 975,0
shape (CompositeShape
uid 976,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 977,0
sl 0
ro 180
xt "-2000,151625,-500,152375"
)
(Line
uid 978,0
sl 0
ro 180
xt "-500,152000,0,152000"
pts [
"0,152000"
"-500,152000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 979,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 980,0
va (VaSet
isHidden 1
)
xt "-9100,151500,-3000,152500"
st "dunno_gc_mio"
ju 2
blo "-3000,152300"
tm "WireNameMgr"
)
)
)
*140 (Net
uid 987,0
decl (Decl
n "dunno_gc_mio"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- GC_IO"
eolc "--GC_IO_3_M"
preAdd 0
posAdd 0
o 108
suid 70,0
)
declText (MLText
uid 988,0
va (VaSet
font "charter,10,0"
)
xt "22000,170000,53600,172400"
st "-- GC_IO
dunno_gc_mio           : std_logic_vector(3 downto 0) --GC_IO_3_M"
)
)
*141 (PortIoInOut
uid 989,0
shape (CompositeShape
uid 990,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 991,0
sl 0
ro 180
xt "-2000,155625,-500,156375"
)
(Line
uid 992,0
sl 0
ro 180
xt "-500,156000,0,156000"
pts [
"0,156000"
"-500,156000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 993,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 994,0
va (VaSet
isHidden 1
)
xt "-9000,155500,-3000,156500"
st "dunno_gc_pio"
ju 2
blo "-3000,156300"
tm "WireNameMgr"
)
)
)
*142 (Net
uid 1001,0
decl (Decl
n "dunno_gc_pio"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--GC_IO_3_P"
preAdd 0
posAdd 0
o 109
suid 71,0
)
declText (MLText
uid 1002,0
va (VaSet
font "charter,10,0"
)
xt "22000,172400,53000,173600"
st "dunno_gc_pio           : std_logic_vector(3 downto 0) --GC_IO_3_P"
)
)
*143 (PortIoOut
uid 1003,0
shape (CompositeShape
uid 1004,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1005,0
sl 0
ro 270
xt "60500,139625,62000,140375"
)
(Line
uid 1006,0
sl 0
ro 270
xt "60000,140000,60500,140000"
pts [
"60000,140000"
"60500,140000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1007,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1008,0
va (VaSet
isHidden 1
)
xt "63000,139500,68500,140500"
st "eeprom_cs_o"
blo "63000,140300"
tm "WireNameMgr"
)
)
)
*144 (Net
uid 1015,0
decl (Decl
n "eeprom_cs_o"
t "std_logic"
prec "-- MISC CONNS %G%@ EEPROM ID1WIRE LED RESET"
eolc "--EEPROM_CS"
preAdd 0
posAdd 0
o 115
suid 72,0
)
declText (MLText
uid 1016,0
va (VaSet
font "charter,10,0"
)
xt "22000,130400,43800,132800"
st "-- MISC CONNS %G%@ EEPROM ID1WIRE LED RESET
eeprom_cs_o            : std_logic --EEPROM_CS"
)
)
*145 (PortIoIn
uid 1017,0
shape (CompositeShape
uid 1018,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1019,0
sl 0
ro 270
xt "-2000,159625,-500,160375"
)
(Line
uid 1020,0
sl 0
ro 270
xt "-500,160000,0,160000"
pts [
"-500,160000"
"0,160000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1021,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1022,0
va (VaSet
isHidden 1
)
xt "-7900,159500,-3000,160500"
st "eeprom_d_i"
ju 2
blo "-3000,160300"
tm "WireNameMgr"
)
)
)
*146 (Net
uid 1029,0
decl (Decl
n "eeprom_d_i"
t "std_logic"
eolc "--EEPROM_DI"
preAdd 0
posAdd 0
o 116
suid 73,0
)
declText (MLText
uid 1030,0
va (VaSet
font "charter,10,0"
)
xt "22000,48800,43400,50000"
st "eeprom_d_i             : std_logic --EEPROM_DI"
)
)
*147 (PortIoOut
uid 1031,0
shape (CompositeShape
uid 1032,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1033,0
sl 0
ro 270
xt "60500,143625,62000,144375"
)
(Line
uid 1034,0
sl 0
ro 270
xt "60000,144000,60500,144000"
pts [
"60000,144000"
"60500,144000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1035,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1036,0
va (VaSet
isHidden 1
)
xt "63000,143500,68200,144500"
st "eeprom_d_o"
blo "63000,144300"
tm "WireNameMgr"
)
)
)
*148 (Net
uid 1043,0
decl (Decl
n "eeprom_d_o"
t "std_logic"
eolc "--EEPROM_DO"
preAdd 0
posAdd 0
o 117
suid 74,0
)
declText (MLText
uid 1044,0
va (VaSet
font "charter,10,0"
)
xt "22000,132800,44100,134000"
st "eeprom_d_o             : std_logic --EEPROM_DO"
)
)
*149 (PortIoOut
uid 1045,0
shape (CompositeShape
uid 1046,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1047,0
sl 0
ro 270
xt "60500,147625,62000,148375"
)
(Line
uid 1048,0
sl 0
ro 270
xt "60000,148000,60500,148000"
pts [
"60000,148000"
"60500,148000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1049,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1050,0
va (VaSet
isHidden 1
)
xt "63000,147500,68500,148500"
st "eeprom_sk_o"
blo "63000,148300"
tm "WireNameMgr"
)
)
)
*150 (Net
uid 1057,0
decl (Decl
n "eeprom_sk_o"
t "std_logic"
eolc "--EEPROM_SK"
preAdd 0
posAdd 0
o 118
suid 75,0
)
declText (MLText
uid 1058,0
va (VaSet
font "charter,10,0"
)
xt "22000,134000,43800,135200"
st "eeprom_sk_o            : std_logic --EEPROM_SK"
)
)
*151 (PortIoIn
uid 1059,0
shape (CompositeShape
uid 1060,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1061,0
sl 0
ro 270
xt "-2000,163625,-500,164375"
)
(Line
uid 1062,0
sl 0
ro 270
xt "-500,164000,0,164000"
pts [
"-500,164000"
"0,164000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1063,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1064,0
va (VaSet
isHidden 1
)
xt "-6800,163500,-3000,164500"
st "eth_col_o"
ju 2
blo "-3000,164300"
tm "WireNameMgr"
)
)
)
*152 (Net
uid 1071,0
decl (Decl
n "eth_col_o"
t "std_logic"
prec "-- ETHERNET INTERFACE"
eolc "--ETH_COL"
preAdd 0
posAdd 0
o 70
suid 76,0
)
declText (MLText
uid 1072,0
va (VaSet
font "charter,10,0"
)
xt "22000,50000,41400,52400"
st "-- ETHERNET INTERFACE
eth_col_o              : std_logic --ETH_COL"
)
)
*153 (PortIoOut
uid 1073,0
shape (CompositeShape
uid 1074,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1075,0
sl 0
ro 270
xt "60500,151625,62000,152375"
)
(Line
uid 1076,0
sl 0
ro 270
xt "60000,152000,60500,152000"
pts [
"60000,152000"
"60500,152000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1077,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1078,0
va (VaSet
isHidden 1
)
xt "63000,151500,68100,152500"
st "eth_coma_o"
blo "63000,152300"
tm "WireNameMgr"
)
)
)
*154 (Net
uid 1085,0
decl (Decl
n "eth_coma_o"
t "std_logic"
eolc "--ETH_COMA"
preAdd 0
posAdd 0
o 71
suid 77,0
)
declText (MLText
uid 1086,0
va (VaSet
font "charter,10,0"
)
xt "22000,135200,43300,136400"
st "eth_coma_o             : std_logic --ETH_COMA"
)
)
*155 (PortIoIn
uid 1087,0
shape (CompositeShape
uid 1088,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1089,0
sl 0
ro 270
xt "-2000,167625,-500,168375"
)
(Line
uid 1090,0
sl 0
ro 270
xt "-500,168000,0,168000"
pts [
"-500,168000"
"0,168000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1091,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1092,0
va (VaSet
isHidden 1
)
xt "-6500,167500,-3000,168500"
st "eth_crs_i"
ju 2
blo "-3000,168300"
tm "WireNameMgr"
)
)
)
*156 (Net
uid 1099,0
decl (Decl
n "eth_crs_i"
t "std_logic"
eolc "--ETH_CRS"
preAdd 0
posAdd 0
o 72
suid 78,0
)
declText (MLText
uid 1100,0
va (VaSet
font "charter,10,0"
)
xt "22000,52400,41000,53600"
st "eth_crs_i              : std_logic --ETH_CRS"
)
)
*157 (PortIoOut
uid 1101,0
shape (CompositeShape
uid 1102,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1103,0
sl 0
ro 270
xt "60500,155625,62000,156375"
)
(Line
uid 1104,0
sl 0
ro 270
xt "60000,156000,60500,156000"
pts [
"60000,156000"
"60500,156000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1105,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1106,0
va (VaSet
isHidden 1
)
xt "63000,155500,68500,156500"
st "eth_gtxclk_o"
blo "63000,156300"
tm "WireNameMgr"
)
)
)
*158 (Net
uid 1113,0
decl (Decl
n "eth_gtxclk_o"
t "std_logic"
eolc "--ETH_GTX_CLK"
preAdd 0
posAdd 0
o 73
suid 79,0
)
declText (MLText
uid 1114,0
va (VaSet
font "charter,10,0"
)
xt "22000,136400,44000,137600"
st "eth_gtxclk_o           : std_logic --ETH_GTX_CLK"
)
)
*159 (PortIoIn
uid 1115,0
shape (CompositeShape
uid 1116,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1117,0
sl 0
ro 270
xt "-2000,171625,-500,172375"
)
(Line
uid 1118,0
sl 0
ro 270
xt "-500,172000,0,172000"
pts [
"-500,172000"
"0,172000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1119,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1120,0
va (VaSet
isHidden 1
)
xt "-7400,171500,-3000,172500"
st "eth_int_ni"
ju 2
blo "-3000,172300"
tm "WireNameMgr"
)
)
)
*160 (Net
uid 1127,0
decl (Decl
n "eth_int_ni"
t "std_logic"
eolc "--ETH_INT_N"
preAdd 0
posAdd 0
o 74
suid 80,0
)
declText (MLText
uid 1128,0
va (VaSet
font "charter,10,0"
)
xt "22000,53600,42100,54800"
st "eth_int_ni             : std_logic --ETH_INT_N"
)
)
*161 (PortIoInOut
uid 1129,0
shape (CompositeShape
uid 1130,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1131,0
sl 0
ro 180
xt "-2000,175625,-500,176375"
)
(Line
uid 1132,0
sl 0
ro 180
xt "-500,176000,0,176000"
pts [
"0,176000"
"-500,176000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1133,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1134,0
va (VaSet
isHidden 1
)
xt "-7000,175500,-3000,176500"
st "eth_md_io"
ju 2
blo "-3000,176300"
tm "WireNameMgr"
)
)
)
*162 (Net
uid 1141,0
decl (Decl
n "eth_md_io"
t "std_logic"
eolc "--ETH_MDIO"
preAdd 0
posAdd 0
o 76
suid 81,0
)
declText (MLText
uid 1142,0
va (VaSet
font "charter,10,0"
)
xt "22000,173600,42700,174800"
st "eth_md_io              : std_logic --ETH_MDIO"
)
)
*163 (PortIoOut
uid 1143,0
shape (CompositeShape
uid 1144,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1145,0
sl 0
ro 270
xt "60500,159625,62000,160375"
)
(Line
uid 1146,0
sl 0
ro 270
xt "60000,160000,60500,160000"
pts [
"60000,160000"
"60500,160000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1147,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1148,0
va (VaSet
isHidden 1
)
xt "63000,159500,67200,160500"
st "eth_mdc_o"
blo "63000,160300"
tm "WireNameMgr"
)
)
)
*164 (Net
uid 1155,0
decl (Decl
n "eth_mdc_o"
t "std_logic"
eolc "--ETH_MDC"
preAdd 0
posAdd 0
o 75
suid 82,0
)
declText (MLText
uid 1156,0
va (VaSet
font "charter,10,0"
)
xt "22000,137600,42400,138800"
st "eth_mdc_o              : std_logic --ETH_MDC"
)
)
*165 (PortIoOut
uid 1157,0
shape (CompositeShape
uid 1158,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1159,0
sl 0
ro 270
xt "60500,163625,62000,164375"
)
(Line
uid 1160,0
sl 0
ro 270
xt "60000,164000,60500,164000"
pts [
"60000,164000"
"60500,164000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1161,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1162,0
va (VaSet
isHidden 1
)
xt "63000,163500,68500,164500"
st "eth_reset_no"
blo "63000,164300"
tm "WireNameMgr"
)
)
)
*166 (Net
uid 1169,0
decl (Decl
n "eth_reset_no"
t "std_logic"
eolc "--ETH_RESET_N"
preAdd 0
posAdd 0
o 77
suid 83,0
)
declText (MLText
uid 1170,0
va (VaSet
font "charter,10,0"
)
xt "22000,138800,44100,140000"
st "eth_reset_no           : std_logic --ETH_RESET_N"
)
)
*167 (PortIoIn
uid 1171,0
shape (CompositeShape
uid 1172,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1173,0
sl 0
ro 270
xt "-2000,179625,-500,180375"
)
(Line
uid 1174,0
sl 0
ro 270
xt "-500,180000,0,180000"
pts [
"-500,180000"
"0,180000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1175,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1176,0
va (VaSet
isHidden 1
)
xt "-8200,179500,-3000,180500"
st "eth_rx_clk_i"
ju 2
blo "-3000,180300"
tm "WireNameMgr"
)
)
)
*168 (Net
uid 1183,0
decl (Decl
n "eth_rx_clk_i"
t "std_logic"
eolc "--ETH_RX_CLK"
preAdd 0
posAdd 0
o 78
suid 84,0
)
declText (MLText
uid 1184,0
va (VaSet
font "charter,10,0"
)
xt "22000,54800,43200,56000"
st "eth_rx_clk_i           : std_logic --ETH_RX_CLK"
)
)
*169 (PortIoIn
uid 1185,0
shape (CompositeShape
uid 1186,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1187,0
sl 0
ro 270
xt "-2000,183625,-500,184375"
)
(Line
uid 1188,0
sl 0
ro 270
xt "-500,184000,0,184000"
pts [
"-500,184000"
"0,184000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1189,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1190,0
va (VaSet
isHidden 1
)
xt "-8200,183500,-3000,184500"
st "eth_rx_dv_i"
ju 2
blo "-3000,184300"
tm "WireNameMgr"
)
)
)
*170 (Net
uid 1197,0
decl (Decl
n "eth_rx_dv_i"
t "std_logic"
eolc "--ETH_RX_DV"
preAdd 0
posAdd 0
o 79
suid 85,0
)
declText (MLText
uid 1198,0
va (VaSet
font "charter,10,0"
)
xt "22000,56000,42900,57200"
st "eth_rx_dv_i            : std_logic --ETH_RX_DV"
)
)
*171 (PortIoIn
uid 1199,0
shape (CompositeShape
uid 1200,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1201,0
sl 0
ro 270
xt "-2000,187625,-500,188375"
)
(Line
uid 1202,0
sl 0
ro 270
xt "-500,188000,0,188000"
pts [
"-500,188000"
"0,188000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1203,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1204,0
va (VaSet
isHidden 1
)
xt "-7900,187500,-3000,188500"
st "eth_rx_er_i"
ju 2
blo "-3000,188300"
tm "WireNameMgr"
)
)
)
*172 (Net
uid 1211,0
decl (Decl
n "eth_rx_er_i"
t "std_logic"
eolc "--ETH_RX_ER"
preAdd 0
posAdd 0
o 80
suid 86,0
)
declText (MLText
uid 1212,0
va (VaSet
font "charter,10,0"
)
xt "22000,57200,42500,58400"
st "eth_rx_er_i            : std_logic --ETH_RX_ER"
)
)
*173 (PortIoIn
uid 1213,0
shape (CompositeShape
uid 1214,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1215,0
sl 0
ro 270
xt "-2000,191625,-500,192375"
)
(Line
uid 1216,0
sl 0
ro 270
xt "-500,192000,0,192000"
pts [
"-500,192000"
"0,192000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1217,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1218,0
va (VaSet
isHidden 1
)
xt "-6700,191500,-3000,192500"
st "eth_rxd_i"
ju 2
blo "-3000,192300"
tm "WireNameMgr"
)
)
)
*174 (Net
uid 1225,0
decl (Decl
n "eth_rxd_i"
t "std_logic_vector"
b "(7 downto 0)"
eolc "--ETH_RXD_7"
preAdd 0
posAdd 0
o 81
suid 87,0
)
declText (MLText
uid 1226,0
va (VaSet
font "charter,10,0"
)
xt "22000,58400,51900,59600"
st "eth_rxd_i              : std_logic_vector(7 downto 0) --ETH_RXD_7"
)
)
*175 (PortIoOut
uid 1227,0
shape (CompositeShape
uid 1228,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1229,0
sl 0
ro 270
xt "60500,167625,62000,168375"
)
(Line
uid 1230,0
sl 0
ro 270
xt "60000,168000,60500,168000"
pts [
"60000,168000"
"60500,168000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1231,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1232,0
va (VaSet
isHidden 1
)
xt "63000,167500,68500,168500"
st "eth_tx_clk_o"
blo "63000,168300"
tm "WireNameMgr"
)
)
)
*176 (Net
uid 1239,0
decl (Decl
n "eth_tx_clk_o"
t "std_logic"
eolc "--ETH_TX_CLK"
preAdd 0
posAdd 0
o 82
suid 88,0
)
declText (MLText
uid 1240,0
va (VaSet
font "charter,10,0"
)
xt "22000,140000,43300,141200"
st "eth_tx_clk_o           : std_logic --ETH_TX_CLK"
)
)
*177 (PortIoOut
uid 1241,0
shape (CompositeShape
uid 1242,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1243,0
sl 0
ro 270
xt "60500,171625,62000,172375"
)
(Line
uid 1244,0
sl 0
ro 270
xt "60000,172000,60500,172000"
pts [
"60000,172000"
"60500,172000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1245,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1246,0
va (VaSet
isHidden 1
)
xt "63000,171500,68400,172500"
st "eth_tx_en_o"
blo "63000,172300"
tm "WireNameMgr"
)
)
)
*178 (Net
uid 1253,0
decl (Decl
n "eth_tx_en_o"
t "std_logic"
eolc "--ETH_TX_EN"
preAdd 0
posAdd 0
o 83
suid 89,0
)
declText (MLText
uid 1254,0
va (VaSet
font "charter,10,0"
)
xt "22000,141200,42800,142400"
st "eth_tx_en_o            : std_logic --ETH_TX_EN"
)
)
*179 (PortIoOut
uid 1255,0
shape (CompositeShape
uid 1256,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1257,0
sl 0
ro 270
xt "60500,175625,62000,176375"
)
(Line
uid 1258,0
sl 0
ro 270
xt "60000,176000,60500,176000"
pts [
"60000,176000"
"60500,176000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1259,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1260,0
va (VaSet
isHidden 1
)
xt "63000,175500,68200,176500"
st "eth_tx_er_o"
blo "63000,176300"
tm "WireNameMgr"
)
)
)
*180 (Net
uid 1267,0
decl (Decl
n "eth_tx_er_o"
t "std_logic"
eolc "--ETH_TX_ER"
preAdd 0
posAdd 0
o 84
suid 90,0
)
declText (MLText
uid 1268,0
va (VaSet
font "charter,10,0"
)
xt "22000,142400,42600,143600"
st "eth_tx_er_o            : std_logic --ETH_TX_ER"
)
)
*181 (PortIoOut
uid 1269,0
shape (CompositeShape
uid 1270,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1271,0
sl 0
ro 270
xt "60500,179625,62000,180375"
)
(Line
uid 1272,0
sl 0
ro 270
xt "60000,180000,60500,180000"
pts [
"60000,180000"
"60500,180000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1273,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1274,0
va (VaSet
isHidden 1
)
xt "63000,179500,67000,180500"
st "eth_txd_o"
blo "63000,180300"
tm "WireNameMgr"
)
)
)
*182 (Net
uid 1281,0
decl (Decl
n "eth_txd_o"
t "std_logic_vector"
b "(7 downto 0)"
eolc "--ETH_TXD_7"
preAdd 0
posAdd 0
o 85
suid 91,0
)
declText (MLText
uid 1282,0
va (VaSet
font "charter,10,0"
)
xt "22000,143600,52000,144800"
st "eth_txd_o              : std_logic_vector(7 downto 0) --ETH_TXD_7"
)
)
*183 (PortIoOut
uid 1283,0
shape (CompositeShape
uid 1284,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1285,0
sl 0
ro 270
xt "60500,183625,62000,184375"
)
(Line
uid 1286,0
sl 0
ro 270
xt "60000,184000,60500,184000"
pts [
"60000,184000"
"60500,184000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1287,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1288,0
va (VaSet
isHidden 1
)
xt "63000,183500,67800,184500"
st "flash_ale_o"
blo "63000,184300"
tm "WireNameMgr"
)
)
)
*184 (Net
uid 1295,0
decl (Decl
n "flash_ale_o"
t "std_logic"
prec "-- FLASH MEM INTERFACE"
eolc "--FLASH_ALE"
preAdd 0
posAdd 0
o 86
suid 92,0
)
declText (MLText
uid 1296,0
va (VaSet
font "charter,10,0"
)
xt "22000,144800,42400,147200"
st "-- FLASH MEM INTERFACE
flash_ale_o            : std_logic --FLASH_ALE"
)
)
*185 (PortIoIn
uid 1297,0
shape (CompositeShape
uid 1298,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1299,0
sl 0
ro 270
xt "-2000,195625,-500,196375"
)
(Line
uid 1300,0
sl 0
ro 270
xt "-500,196000,0,196000"
pts [
"-500,196000"
"0,196000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1301,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1302,0
va (VaSet
isHidden 1
)
xt "-8700,195500,-3000,196500"
st "flash_busy_ni"
ju 2
blo "-3000,196300"
tm "WireNameMgr"
)
)
)
*186 (Net
uid 1309,0
decl (Decl
n "flash_busy_ni"
t "std_logic"
eolc "--FLASH_BUSY_N"
preAdd 0
posAdd 0
o 87
suid 93,0
)
declText (MLText
uid 1310,0
va (VaSet
font "charter,10,0"
)
xt "22000,59600,45100,60800"
st "flash_busy_ni          : std_logic --FLASH_BUSY_N"
)
)
*187 (PortIoOut
uid 1311,0
shape (CompositeShape
uid 1312,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1313,0
sl 0
ro 270
xt "60500,187625,62000,188375"
)
(Line
uid 1314,0
sl 0
ro 270
xt "60000,188000,60500,188000"
pts [
"60000,188000"
"60500,188000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1315,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1316,0
va (VaSet
isHidden 1
)
xt "63000,187500,67800,188500"
st "flash_cle_o"
blo "63000,188300"
tm "WireNameMgr"
)
)
)
*188 (Net
uid 1323,0
decl (Decl
n "flash_cle_o"
t "std_logic"
eolc "--FLASH_CLE"
preAdd 0
posAdd 0
o 88
suid 94,0
)
declText (MLText
uid 1324,0
va (VaSet
font "charter,10,0"
)
xt "22000,147200,42400,148400"
st "flash_cle_o            : std_logic --FLASH_CLE"
)
)
*189 (PortIoOut
uid 1325,0
shape (CompositeShape
uid 1326,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1327,0
sl 0
ro 270
xt "60500,191625,62000,192375"
)
(Line
uid 1328,0
sl 0
ro 270
xt "60000,192000,60500,192000"
pts [
"60000,192000"
"60500,192000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1329,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1330,0
va (VaSet
isHidden 1
)
xt "63000,191500,68100,192500"
st "flash_cs_no"
blo "63000,192300"
tm "WireNameMgr"
)
)
)
*190 (Net
uid 1337,0
decl (Decl
n "flash_cs_no"
t "std_logic"
eolc "--FLASH_CS_N"
preAdd 0
posAdd 0
o 89
suid 95,0
)
declText (MLText
uid 1338,0
va (VaSet
font "charter,10,0"
)
xt "22000,148400,43300,149600"
st "flash_cs_no            : std_logic --FLASH_CS_N"
)
)
*191 (PortIoInOut
uid 1339,0
shape (CompositeShape
uid 1340,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1341,0
sl 0
ro 180
xt "-2000,199625,-500,200375"
)
(Line
uid 1342,0
sl 0
ro 180
xt "-500,200000,0,200000"
pts [
"0,200000"
"-500,200000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1343,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1344,0
va (VaSet
isHidden 1
)
xt "-8600,199500,-3000,200500"
st "flash_data_io"
ju 2
blo "-3000,200300"
tm "WireNameMgr"
)
)
)
*192 (Net
uid 1351,0
decl (Decl
n "flash_data_io"
t "std_logic_vector"
b "(7 downto 0)"
eolc "--FLASH_DATA7"
preAdd 0
posAdd 0
o 90
suid 96,0
)
declText (MLText
uid 1352,0
va (VaSet
font "charter,10,0"
)
xt "22000,174800,53800,176000"
st "flash_data_io          : std_logic_vector(7 downto 0) --FLASH_DATA7"
)
)
*193 (PortIoOut
uid 1353,0
shape (CompositeShape
uid 1354,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1355,0
sl 0
ro 270
xt "60500,195625,62000,196375"
)
(Line
uid 1356,0
sl 0
ro 270
xt "60000,196000,60500,196000"
pts [
"60000,196000"
"60500,196000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1357,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1358,0
va (VaSet
isHidden 1
)
xt "63000,195500,69900,196500"
st "flash_rd_ena_no"
blo "63000,196300"
tm "WireNameMgr"
)
)
)
*194 (Net
uid 1365,0
decl (Decl
n "flash_rd_ena_no"
t "std_logic"
eolc "--FLASH_RD_ENA_N"
preAdd 0
posAdd 0
o 91
suid 97,0
)
declText (MLText
uid 1366,0
va (VaSet
font "charter,10,0"
)
xt "22000,149600,47000,150800"
st "flash_rd_ena_no        : std_logic --FLASH_RD_ENA_N"
)
)
*195 (PortIoOut
uid 1367,0
shape (CompositeShape
uid 1368,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1369,0
sl 0
ro 270
xt "60500,199625,62000,200375"
)
(Line
uid 1370,0
sl 0
ro 270
xt "60000,200000,60500,200000"
pts [
"60000,200000"
"60500,200000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1371,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1372,0
va (VaSet
isHidden 1
)
xt "63000,199500,70000,200500"
st "flash_wr_ena_no"
blo "63000,200300"
tm "WireNameMgr"
)
)
)
*196 (Net
uid 1379,0
decl (Decl
n "flash_wr_ena_no"
t "std_logic"
eolc "--FLASH_WR_ENA_N"
preAdd 0
posAdd 0
o 92
suid 98,0
)
declText (MLText
uid 1380,0
va (VaSet
font "charter,10,0"
)
xt "22000,150800,47400,152000"
st "flash_wr_ena_no        : std_logic --FLASH_WR_ENA_N"
)
)
*197 (PortIoIn
uid 1381,0
shape (CompositeShape
uid 1382,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1383,0
sl 0
ro 270
xt "-2000,203625,-500,204375"
)
(Line
uid 1384,0
sl 0
ro 270
xt "-500,204000,0,204000"
pts [
"-500,204000"
"0,204000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1385,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1386,0
va (VaSet
isHidden 1
)
xt "-7400,203500,-3000,204500"
st "fo_desel_i"
ju 2
blo "-3000,204300"
tm "WireNameMgr"
)
)
)
*198 (Net
uid 1393,0
decl (Decl
n "fo_desel_i"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- XFP INTERFACES"
eolc "--FO_3_DESEL"
preAdd 0
posAdd 0
o 93
suid 99,0
)
declText (MLText
uid 1394,0
va (VaSet
font "charter,10,0"
)
xt "22000,60800,52200,63200"
st "-- XFP INTERFACES
fo_desel_i             : std_logic_vector(3 downto 0) --FO_3_DESEL"
)
)
*199 (PortIoIn
uid 1395,0
shape (CompositeShape
uid 1396,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1397,0
sl 0
ro 270
xt "-2000,207625,-500,208375"
)
(Line
uid 1398,0
sl 0
ro 270
xt "-500,208000,0,208000"
pts [
"-500,208000"
"0,208000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1399,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1400,0
va (VaSet
isHidden 1
)
xt "-6000,207500,-3000,208500"
st "fo_int_i"
ju 2
blo "-3000,208300"
tm "WireNameMgr"
)
)
)
*200 (Net
uid 1407,0
decl (Decl
n "fo_int_i"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_INT"
preAdd 0
posAdd 0
o 94
suid 100,0
)
declText (MLText
uid 1408,0
va (VaSet
font "charter,10,0"
)
xt "22000,63200,50300,64400"
st "fo_int_i               : std_logic_vector(3 downto 0) --FO_3_INT"
)
)
*201 (PortIoIn
uid 1409,0
shape (CompositeShape
uid 1410,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1411,0
sl 0
ro 270
xt "-2000,211625,-500,212375"
)
(Line
uid 1412,0
sl 0
ro 270
xt "-500,212000,0,212000"
pts [
"-500,212000"
"0,212000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1413,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1414,0
va (VaSet
isHidden 1
)
xt "-8900,211500,-3000,212500"
st "fo_mod_abs_i"
ju 2
blo "-3000,212300"
tm "WireNameMgr"
)
)
)
*202 (Net
uid 1421,0
decl (Decl
n "fo_mod_abs_i"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_MOD_ABS"
preAdd 0
posAdd 0
o 95
suid 101,0
)
declText (MLText
uid 1422,0
va (VaSet
font "charter,10,0"
)
xt "22000,64400,55200,65600"
st "fo_mod_abs_i           : std_logic_vector(3 downto 0) --FO_3_MOD_ABS"
)
)
*203 (PortIoIn
uid 1423,0
shape (CompositeShape
uid 1424,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1425,0
sl 0
ro 270
xt "-2000,215625,-500,216375"
)
(Line
uid 1426,0
sl 0
ro 270
xt "-500,216000,0,216000"
pts [
"-500,216000"
"0,216000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1427,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1428,0
va (VaSet
isHidden 1
)
xt "-8400,215500,-3000,216500"
st "fo_mod_nr_i"
ju 2
blo "-3000,216300"
tm "WireNameMgr"
)
)
)
*204 (Net
uid 1435,0
decl (Decl
n "fo_mod_nr_i"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_MOD_NR"
preAdd 0
posAdd 0
o 96
suid 102,0
)
declText (MLText
uid 1436,0
va (VaSet
font "charter,10,0"
)
xt "22000,65600,54500,66800"
st "fo_mod_nr_i            : std_logic_vector(3 downto 0) --FO_3_MOD_NR"
)
)
*205 (PortIoIn
uid 1437,0
shape (CompositeShape
uid 1438,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1439,0
sl 0
ro 270
xt "-2000,219625,-500,220375"
)
(Line
uid 1440,0
sl 0
ro 270
xt "-500,220000,0,220000"
pts [
"-500,220000"
"0,220000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1441,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1442,0
va (VaSet
isHidden 1
)
xt "-8100,219500,-3000,220500"
st "fo_pdown_i"
ju 2
blo "-3000,220300"
tm "WireNameMgr"
)
)
)
*206 (Net
uid 1449,0
decl (Decl
n "fo_pdown_i"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_PDOWN"
preAdd 0
posAdd 0
o 97
suid 103,0
)
declText (MLText
uid 1450,0
va (VaSet
font "charter,10,0"
)
xt "22000,66800,53900,68000"
st "fo_pdown_i             : std_logic_vector(3 downto 0) --FO_3_PDOWN"
)
)
*207 (PortIoOut
uid 1451,0
shape (CompositeShape
uid 1452,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1453,0
sl 0
ro 270
xt "60500,203625,62000,204375"
)
(Line
uid 1454,0
sl 0
ro 270
xt "60000,204000,60500,204000"
pts [
"60000,204000"
"60500,204000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1455,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1456,0
va (VaSet
isHidden 1
)
xt "63000,203500,66700,204500"
st "fo_rd_mo"
blo "63000,204300"
tm "WireNameMgr"
)
)
)
*208 (Net
uid 1463,0
decl (Decl
n "fo_rd_mo"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_RD_M"
preAdd 0
posAdd 0
o 98
suid 104,0
)
declText (MLText
uid 1464,0
va (VaSet
font "charter,10,0"
)
xt "22000,152000,52500,153200"
st "fo_rd_mo               : std_logic_vector(3 downto 0) --FO_3_RD_M"
)
)
*209 (PortIoOut
uid 1465,0
shape (CompositeShape
uid 1466,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1467,0
sl 0
ro 270
xt "60500,207625,62000,208375"
)
(Line
uid 1468,0
sl 0
ro 270
xt "60000,208000,60500,208000"
pts [
"60000,208000"
"60500,208000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1469,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1470,0
va (VaSet
isHidden 1
)
xt "63000,207500,66600,208500"
st "fo_rd_po"
blo "63000,208300"
tm "WireNameMgr"
)
)
)
*210 (Net
uid 1477,0
decl (Decl
n "fo_rd_po"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_RD_P"
preAdd 0
posAdd 0
o 99
suid 105,0
)
declText (MLText
uid 1478,0
va (VaSet
font "charter,10,0"
)
xt "22000,153200,51900,154400"
st "fo_rd_po               : std_logic_vector(3 downto 0) --FO_3_RD_P"
)
)
*211 (PortIoIn
uid 1479,0
shape (CompositeShape
uid 1480,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1481,0
sl 0
ro 270
xt "-2000,223625,-500,224375"
)
(Line
uid 1482,0
sl 0
ro 270
xt "-500,224000,0,224000"
pts [
"-500,224000"
"0,224000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1483,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1484,0
va (VaSet
isHidden 1
)
xt "-8100,223500,-3000,224500"
st "fo_refclk_mi"
ju 2
blo "-3000,224300"
tm "WireNameMgr"
)
)
)
*212 (Net
uid 1491,0
decl (Decl
n "fo_refclk_mi"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_REFCLK_M"
preAdd 0
posAdd 0
o 100
suid 106,0
)
declText (MLText
uid 1492,0
va (VaSet
font "charter,10,0"
)
xt "22000,68000,54800,69200"
st "fo_refclk_mi           : std_logic_vector(3 downto 0) --FO_3_REFCLK_M"
)
)
*213 (PortIoIn
uid 1493,0
shape (CompositeShape
uid 1494,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1495,0
sl 0
ro 270
xt "-2000,227625,-500,228375"
)
(Line
uid 1496,0
sl 0
ro 270
xt "-500,228000,0,228000"
pts [
"-500,228000"
"0,228000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1497,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1498,0
va (VaSet
isHidden 1
)
xt "-8000,227500,-3000,228500"
st "fo_refclk_pi"
ju 2
blo "-3000,228300"
tm "WireNameMgr"
)
)
)
*214 (Net
uid 1505,0
decl (Decl
n "fo_refclk_pi"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_REFCLK_P"
preAdd 0
posAdd 0
o 101
suid 107,0
)
declText (MLText
uid 1506,0
va (VaSet
font "charter,10,0"
)
xt "22000,69200,54200,70400"
st "fo_refclk_pi           : std_logic_vector(3 downto 0) --FO_3_REFCLK_P"
)
)
*215 (PortIoIn
uid 1507,0
shape (CompositeShape
uid 1508,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1509,0
sl 0
ro 270
xt "-2000,231625,-500,232375"
)
(Line
uid 1510,0
sl 0
ro 270
xt "-500,232000,0,232000"
pts [
"-500,232000"
"0,232000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1511,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1512,0
va (VaSet
isHidden 1
)
xt "-7900,231500,-3000,232500"
st "fo_rx_los_i"
ju 2
blo "-3000,232300"
tm "WireNameMgr"
)
)
)
*216 (Net
uid 1519,0
decl (Decl
n "fo_rx_los_i"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_RX_LOS"
preAdd 0
posAdd 0
o 102
suid 108,0
)
declText (MLText
uid 1520,0
va (VaSet
font "charter,10,0"
)
xt "22000,70400,52900,71600"
st "fo_rx_los_i            : std_logic_vector(3 downto 0) --FO_3_RX_LOS"
)
)
*217 (PortIoInOut
uid 1521,0
shape (CompositeShape
uid 1522,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1523,0
sl 0
ro 180
xt "-2000,235625,-500,236375"
)
(Line
uid 1524,0
sl 0
ro 180
xt "-500,236000,0,236000"
pts [
"0,236000"
"-500,236000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1525,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1526,0
va (VaSet
isHidden 1
)
xt "-6500,235500,-3000,236500"
st "fo_scl_io"
ju 2
blo "-3000,236300"
tm "WireNameMgr"
)
)
)
*218 (Net
uid 1533,0
decl (Decl
n "fo_scl_io"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_SCL"
preAdd 0
posAdd 0
o 103
suid 109,0
)
declText (MLText
uid 1534,0
va (VaSet
font "charter,10,0"
)
xt "22000,176000,50700,177200"
st "fo_scl_io              : std_logic_vector(3 downto 0) --FO_3_SCL"
)
)
*219 (PortIoInOut
uid 1535,0
shape (CompositeShape
uid 1536,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1537,0
sl 0
ro 180
xt "-2000,239625,-500,240375"
)
(Line
uid 1538,0
sl 0
ro 180
xt "-500,240000,0,240000"
pts [
"0,240000"
"-500,240000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1539,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1540,0
va (VaSet
isHidden 1
)
xt "-6800,239500,-3000,240500"
st "fo_sda_io"
ju 2
blo "-3000,240300"
tm "WireNameMgr"
)
)
)
*220 (Net
uid 1547,0
decl (Decl
n "fo_sda_io"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_SDA"
preAdd 0
posAdd 0
o 104
suid 110,0
)
declText (MLText
uid 1548,0
va (VaSet
font "charter,10,0"
)
xt "22000,177200,51300,178400"
st "fo_sda_io              : std_logic_vector(3 downto 0) --FO_3_SDA"
)
)
*221 (PortIoOut
uid 1549,0
shape (CompositeShape
uid 1550,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1551,0
sl 0
ro 270
xt "60500,211625,62000,212375"
)
(Line
uid 1552,0
sl 0
ro 270
xt "60000,212000,60500,212000"
pts [
"60000,212000"
"60500,212000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1553,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1554,0
va (VaSet
isHidden 1
)
xt "63000,211500,66700,212500"
st "fo_td_mo"
blo "63000,212300"
tm "WireNameMgr"
)
)
)
*222 (Net
uid 1561,0
decl (Decl
n "fo_td_mo"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_TD_M"
preAdd 0
posAdd 0
o 105
suid 111,0
)
declText (MLText
uid 1562,0
va (VaSet
font "charter,10,0"
)
xt "22000,154400,52300,155600"
st "fo_td_mo               : std_logic_vector(3 downto 0) --FO_3_TD_M"
)
)
*223 (PortIoOut
uid 1563,0
shape (CompositeShape
uid 1564,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1565,0
sl 0
ro 270
xt "60500,215625,62000,216375"
)
(Line
uid 1566,0
sl 0
ro 270
xt "60000,216000,60500,216000"
pts [
"60000,216000"
"60500,216000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1567,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1568,0
va (VaSet
isHidden 1
)
xt "63000,215500,66600,216500"
st "fo_td_po"
blo "63000,216300"
tm "WireNameMgr"
)
)
)
*224 (Net
uid 1575,0
decl (Decl
n "fo_td_po"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_TD_P"
preAdd 0
posAdd 0
o 106
suid 112,0
)
declText (MLText
uid 1576,0
va (VaSet
font "charter,10,0"
)
xt "22000,155600,51700,156800"
st "fo_td_po               : std_logic_vector(3 downto 0) --FO_3_TD_P"
)
)
*225 (PortIoIn
uid 1577,0
shape (CompositeShape
uid 1578,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1579,0
sl 0
ro 270
xt "-2000,243625,-500,244375"
)
(Line
uid 1580,0
sl 0
ro 270
xt "-500,244000,0,244000"
pts [
"-500,244000"
"0,244000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1581,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1582,0
va (VaSet
isHidden 1
)
xt "-7900,243500,-3000,244500"
st "fo_tx_dis_i"
ju 2
blo "-3000,244300"
tm "WireNameMgr"
)
)
)
*226 (Net
uid 1589,0
decl (Decl
n "fo_tx_dis_i"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_TX_DIS"
preAdd 0
posAdd 0
o 107
suid 113,0
)
declText (MLText
uid 1590,0
va (VaSet
font "charter,10,0"
)
xt "22000,71600,52600,72800"
st "fo_tx_dis_i            : std_logic_vector(3 downto 0) --FO_3_TX_DIS"
)
)
*227 (PortIoInOut
uid 1591,0
shape (CompositeShape
uid 1592,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1593,0
sl 0
ro 180
xt "-2000,247625,-500,248375"
)
(Line
uid 1594,0
sl 0
ro 180
xt "-500,248000,0,248000"
pts [
"0,248000"
"-500,248000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1595,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1596,0
va (VaSet
isHidden 1
)
xt "-7900,247500,-3000,248500"
st "id_1wire_io"
ju 2
blo "-3000,248300"
tm "WireNameMgr"
)
)
)
*228 (Net
uid 1603,0
decl (Decl
n "id_1wire_io"
t "std_logic"
eolc "--ID1WIRE"
preAdd 0
posAdd 0
o 119
suid 114,0
)
declText (MLText
uid 1604,0
va (VaSet
font "charter,10,0"
)
xt "22000,178400,41700,179600"
st "id_1wire_io            : std_logic --ID1WIRE"
)
)
*229 (PortIoInOut
uid 1605,0
shape (CompositeShape
uid 1606,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1607,0
sl 0
ro 180
xt "-2000,251625,-500,252375"
)
(Line
uid 1608,0
sl 0
ro 180
xt "-500,252000,0,252000"
pts [
"0,252000"
"-500,252000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1609,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1610,0
va (VaSet
isHidden 1
)
xt "-6800,251500,-3000,252500"
st "idc_p2_io"
ju 2
blo "-3000,252300"
tm "WireNameMgr"
)
)
)
*230 (Net
uid 1617,0
decl (Decl
n "idc_p2_io"
t "std_logic_vector"
b "(31 downto 0)"
prec "-- IDC CONNECTORS (P2-5)"
eolc "--IDC_P2"
preAdd 0
posAdd 0
o 111
suid 115,0
)
declText (MLText
uid 1618,0
va (VaSet
font "charter,10,0"
)
xt "22000,179600,50600,182000"
st "-- IDC CONNECTORS (P2-5)
idc_p2_io              : std_logic_vector(31 downto 0) --IDC_P2"
)
)
*231 (PortIoInOut
uid 1619,0
shape (CompositeShape
uid 1620,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1621,0
sl 0
ro 180
xt "-2000,255625,-500,256375"
)
(Line
uid 1622,0
sl 0
ro 180
xt "-500,256000,0,256000"
pts [
"0,256000"
"-500,256000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1623,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1624,0
va (VaSet
isHidden 1
)
xt "-6800,255500,-3000,256500"
st "idc_p3_io"
ju 2
blo "-3000,256300"
tm "WireNameMgr"
)
)
)
*232 (Net
uid 1631,0
decl (Decl
n "idc_p3_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P3"
preAdd 0
posAdd 0
o 112
suid 116,0
)
declText (MLText
uid 1632,0
va (VaSet
font "charter,10,0"
)
xt "22000,182000,50600,183200"
st "idc_p3_io              : std_logic_vector(31 downto 0) --IDC_P3"
)
)
*233 (PortIoInOut
uid 1633,0
shape (CompositeShape
uid 1634,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1635,0
sl 0
ro 180
xt "-2000,259625,-500,260375"
)
(Line
uid 1636,0
sl 0
ro 180
xt "-500,260000,0,260000"
pts [
"0,260000"
"-500,260000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1637,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1638,0
va (VaSet
isHidden 1
)
xt "-6800,259500,-3000,260500"
st "idc_p4_io"
ju 2
blo "-3000,260300"
tm "WireNameMgr"
)
)
)
*234 (Net
uid 1645,0
decl (Decl
n "idc_p4_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P4"
preAdd 0
posAdd 0
o 113
suid 117,0
)
declText (MLText
uid 1646,0
va (VaSet
font "charter,10,0"
)
xt "22000,183200,50600,184400"
st "idc_p4_io              : std_logic_vector(31 downto 0) --IDC_P4"
)
)
*235 (PortIoInOut
uid 1647,0
shape (CompositeShape
uid 1648,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1649,0
sl 0
ro 180
xt "-2000,263625,-500,264375"
)
(Line
uid 1650,0
sl 0
ro 180
xt "-500,264000,0,264000"
pts [
"0,264000"
"-500,264000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1651,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1652,0
va (VaSet
isHidden 1
)
xt "-6800,263500,-3000,264500"
st "idc_p5_io"
ju 2
blo "-3000,264300"
tm "WireNameMgr"
)
)
)
*236 (Net
uid 1659,0
decl (Decl
n "idc_p5_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P5"
preAdd 0
posAdd 0
o 114
suid 118,0
)
declText (MLText
uid 1660,0
va (VaSet
font "charter,10,0"
)
xt "22000,184400,50600,185600"
st "idc_p5_io              : std_logic_vector(31 downto 0) --IDC_P5"
)
)
*237 (PortIoOut
uid 1661,0
shape (CompositeShape
uid 1662,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1663,0
sl 0
ro 270
xt "60500,219625,62000,220375"
)
(Line
uid 1664,0
sl 0
ro 270
xt "60000,220000,60500,220000"
pts [
"60000,220000"
"60500,220000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1665,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1666,0
va (VaSet
isHidden 1
)
xt "63000,219500,68300,220500"
st "led_status_o"
blo "63000,220300"
tm "WireNameMgr"
)
)
)
*238 (Net
uid 1673,0
decl (Decl
n "led_status_o"
t "std_logic"
eolc "--LED_FPGA_STATUS"
preAdd 0
posAdd 0
o 120
suid 119,0
)
declText (MLText
uid 1674,0
va (VaSet
font "charter,10,0"
)
xt "22000,156800,46500,158000"
st "led_status_o           : std_logic --LED_FPGA_STATUS"
)
)
*239 (PortIoIn
uid 1675,0
shape (CompositeShape
uid 1676,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1677,0
sl 0
ro 270
xt "-2000,267625,-500,268375"
)
(Line
uid 1678,0
sl 0
ro 270
xt "-500,268000,0,268000"
pts [
"-500,268000"
"0,268000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1679,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1680,0
va (VaSet
isHidden 1
)
xt "-9500,267500,-3000,268500"
st "rst_poweron_ni"
ju 2
blo "-3000,268300"
tm "WireNameMgr"
)
)
)
*240 (Net
uid 1687,0
decl (Decl
n "rst_poweron_ni"
t "std_logic"
eolc "--PORESET_N"
preAdd 0
posAdd 0
o 121
suid 120,0
)
declText (MLText
uid 1688,0
va (VaSet
font "charter,10,0"
)
xt "22000,72800,43700,74000"
st "rst_poweron_ni         : std_logic --PORESET_N"
)
)
*241 (PortIoIn
uid 1689,0
shape (CompositeShape
uid 1690,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1691,0
sl 0
ro 270
xt "-2000,271625,-500,272375"
)
(Line
uid 1692,0
sl 0
ro 270
xt "-500,272000,0,272000"
pts [
"-500,272000"
"0,272000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1693,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1694,0
va (VaSet
isHidden 1
)
xt "-6600,271500,-3000,272500"
st "sw_hex_i"
ju 2
blo "-3000,272300"
tm "WireNameMgr"
)
)
)
*242 (Net
uid 1701,0
decl (Decl
n "sw_hex_i"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- HEX SWITCH"
eolc "--HEXSW_BIT3"
preAdd 0
posAdd 0
o 110
suid 121,0
)
declText (MLText
uid 1702,0
va (VaSet
font "charter,10,0"
)
xt "22000,74000,52700,76400"
st "-- HEX SWITCH
sw_hex_i               : std_logic_vector(3 downto 0) --HEXSW_BIT3"
)
)
*243 (PortIoInOut
uid 1703,0
shape (CompositeShape
uid 1704,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1705,0
sl 0
ro 180
xt "-2000,275625,-500,276375"
)
(Line
uid 1706,0
sl 0
ro 180
xt "-500,276000,0,276000"
pts [
"0,276000"
"-500,276000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1707,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1708,0
va (VaSet
isHidden 1
)
xt "-6500,275500,-3000,276500"
st "usb_d_io"
ju 2
blo "-3000,276300"
tm "WireNameMgr"
)
)
)
*244 (Net
uid 1715,0
decl (Decl
n "usb_d_io"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- USB INTERFACE"
eolc "--USB_D7"
preAdd 0
posAdd 0
o 122
suid 122,0
)
declText (MLText
uid 1716,0
va (VaSet
font "charter,10,0"
)
xt "22000,185600,50300,188000"
st "-- USB INTERFACE
usb_d_io               : std_logic_vector(7 downto 0) --USB_D7"
)
)
*245 (PortIoOut
uid 1717,0
shape (CompositeShape
uid 1718,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1719,0
sl 0
ro 270
xt "60500,223625,62000,224375"
)
(Line
uid 1720,0
sl 0
ro 270
xt "60000,224000,60500,224000"
pts [
"60000,224000"
"60500,224000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1721,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1722,0
va (VaSet
isHidden 1
)
xt "63000,223500,66600,224500"
st "usb_rd_o"
blo "63000,224300"
tm "WireNameMgr"
)
)
)
*246 (Net
uid 1729,0
decl (Decl
n "usb_rd_o"
t "std_logic"
eolc "--USB_RD_N"
preAdd 0
posAdd 0
o 123
suid 123,0
)
declText (MLText
uid 1730,0
va (VaSet
font "charter,10,0"
)
xt "22000,158000,42200,159200"
st "usb_rd_o               : std_logic --USB_RD_N"
)
)
*247 (PortIoIn
uid 1731,0
shape (CompositeShape
uid 1732,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1733,0
sl 0
ro 270
xt "-2000,279625,-500,280375"
)
(Line
uid 1734,0
sl 0
ro 270
xt "-500,280000,0,280000"
pts [
"-500,280000"
"0,280000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1735,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1736,0
va (VaSet
isHidden 1
)
xt "-6600,279500,-3000,280500"
st "usb_rxf_i"
ju 2
blo "-3000,280300"
tm "WireNameMgr"
)
)
)
*248 (Net
uid 1743,0
decl (Decl
n "usb_rxf_i"
t "std_logic"
eolc "--USB_RXF_N"
preAdd 0
posAdd 0
o 124
suid 124,0
)
declText (MLText
uid 1744,0
va (VaSet
font "charter,10,0"
)
xt "22000,76400,42200,77600"
st "usb_rxf_i              : std_logic --USB_RXF_N"
)
)
*249 (PortIoIn
uid 1745,0
shape (CompositeShape
uid 1746,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1747,0
sl 0
ro 270
xt "-2000,283625,-500,284375"
)
(Line
uid 1748,0
sl 0
ro 270
xt "-500,284000,0,284000"
pts [
"-500,284000"
"0,284000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1749,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1750,0
va (VaSet
isHidden 1
)
xt "-6700,283500,-3000,284500"
st "usb_txe_i"
ju 2
blo "-3000,284300"
tm "WireNameMgr"
)
)
)
*250 (Net
uid 1757,0
decl (Decl
n "usb_txe_i"
t "std_logic"
eolc "--USB_TXE_N"
preAdd 0
posAdd 0
o 125
suid 125,0
)
declText (MLText
uid 1758,0
va (VaSet
font "charter,10,0"
)
xt "22000,77600,42200,78800"
st "usb_txe_i              : std_logic --USB_TXE_N"
)
)
*251 (PortIoOut
uid 1759,0
shape (CompositeShape
uid 1760,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1761,0
sl 0
ro 270
xt "60500,227625,62000,228375"
)
(Line
uid 1762,0
sl 0
ro 270
xt "60000,228000,60500,228000"
pts [
"60000,228000"
"60500,228000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1763,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1764,0
va (VaSet
isHidden 1
)
xt "63000,227500,66700,228500"
st "usb_wr_o"
blo "63000,228300"
tm "WireNameMgr"
)
)
)
*252 (Net
uid 1771,0
decl (Decl
n "usb_wr_o"
t "std_logic"
eolc "--USB_WR"
preAdd 0
posAdd 0
o 126
suid 126,0
)
declText (MLText
uid 1772,0
va (VaSet
font "charter,10,0"
)
xt "22000,159200,41400,160400"
st "usb_wr_o               : std_logic --USB_WR"
)
)
*253 (PortIoInOut
uid 1773,0
shape (CompositeShape
uid 1774,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1775,0
sl 0
ro 180
xt "-2000,287625,-500,288375"
)
(Line
uid 1776,0
sl 0
ro 180
xt "-500,288000,0,288000"
pts [
"0,288000"
"-500,288000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1777,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1778,0
va (VaSet
isHidden 1
)
xt "-7800,287500,-3000,288500"
st "z3_gpio_io"
ju 2
blo "-3000,288300"
tm "WireNameMgr"
)
)
)
*254 (Net
uid 1785,0
decl (Decl
n "z3_gpio_io"
t "std_logic_vector"
b "(49 downto 0)"
prec "-- ZONE3 (ATCA) CONNECTOR"
eolc "--GPIO_49"
preAdd 0
posAdd 0
o 127
suid 127,0
)
declText (MLText
uid 1786,0
va (VaSet
font "charter,10,0"
)
xt "22000,188000,51400,190400"
st "-- ZONE3 (ATCA) CONNECTOR
z3_gpio_io             : std_logic_vector(49 downto 0) --GPIO_49"
)
)
*255 (PortIoInOut
uid 1787,0
shape (CompositeShape
uid 1788,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1789,0
sl 0
ro 180
xt "-2000,291625,-500,292375"
)
(Line
uid 1790,0
sl 0
ro 180
xt "-500,292000,0,292000"
pts [
"0,292000"
"-500,292000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1791,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1792,0
va (VaSet
isHidden 1
)
xt "-10000,291500,-3000,292500"
st "z3_j26_lvds_mio"
ju 2
blo "-3000,292300"
tm "WireNameMgr"
)
)
)
*256 (Net
uid 1799,0
decl (Decl
n "z3_j26_lvds_mio"
t "std_logic_vector"
b "(39 downto 0)"
eolc "--J26_LVDS_39_M"
preAdd 0
posAdd 0
o 128
suid 128,0
)
declText (MLText
uid 1800,0
va (VaSet
font "charter,10,0"
)
xt "22000,190400,56300,191600"
st "z3_j26_lvds_mio        : std_logic_vector(39 downto 0) --J26_LVDS_39_M"
)
)
*257 (PortIoInOut
uid 1801,0
shape (CompositeShape
uid 1802,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1803,0
sl 0
ro 180
xt "-2000,295625,-500,296375"
)
(Line
uid 1804,0
sl 0
ro 180
xt "-500,296000,0,296000"
pts [
"0,296000"
"-500,296000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1805,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1806,0
va (VaSet
isHidden 1
)
xt "-9900,295500,-3000,296500"
st "z3_j26_lvds_pio"
ju 2
blo "-3000,296300"
tm "WireNameMgr"
)
)
)
*258 (Net
uid 1813,0
decl (Decl
n "z3_j26_lvds_pio"
t "std_logic_vector"
b "(39 downto 0)"
eolc "--J26_LVDS_39_P"
preAdd 0
posAdd 0
o 129
suid 129,0
)
declText (MLText
uid 1814,0
va (VaSet
font "charter,10,0"
)
xt "22000,191600,55700,192800"
st "z3_j26_lvds_pio        : std_logic_vector(39 downto 0) --J26_LVDS_39_P"
)
)
*259 (PortIoInOut
uid 1815,0
shape (CompositeShape
uid 1816,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1817,0
sl 0
ro 180
xt "-2000,299625,-500,300375"
)
(Line
uid 1818,0
sl 0
ro 180
xt "-500,300000,0,300000"
pts [
"0,300000"
"-500,300000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1819,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1820,0
va (VaSet
isHidden 1
)
xt "-10000,299500,-3000,300500"
st "z3_j27_lvds_mio"
ju 2
blo "-3000,300300"
tm "WireNameMgr"
)
)
)
*260 (Net
uid 1827,0
decl (Decl
n "z3_j27_lvds_mio"
t "std_logic_vector"
b "(39 downto 0)"
eolc "--J27_LVDS_39_M"
preAdd 0
posAdd 0
o 131
suid 130,0
)
declText (MLText
uid 1828,0
va (VaSet
font "charter,10,0"
)
xt "22000,192800,56300,194000"
st "z3_j27_lvds_mio        : std_logic_vector(39 downto 0) --J27_LVDS_39_M"
)
)
*261 (PortIoInOut
uid 1829,0
shape (CompositeShape
uid 1830,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1831,0
sl 0
ro 180
xt "-2000,303625,-500,304375"
)
(Line
uid 1832,0
sl 0
ro 180
xt "-500,304000,0,304000"
pts [
"0,304000"
"-500,304000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1833,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1834,0
va (VaSet
isHidden 1
)
xt "-9900,303500,-3000,304500"
st "z3_j27_lvds_pio"
ju 2
blo "-3000,304300"
tm "WireNameMgr"
)
)
)
*262 (Net
uid 1841,0
decl (Decl
n "z3_j27_lvds_pio"
t "std_logic_vector"
b "(39 downto 0)"
eolc "--J27_LVDS_39_P"
preAdd 0
posAdd 0
o 130
suid 131,0
)
declText (MLText
uid 1842,0
va (VaSet
font "charter,10,0"
)
xt "22000,194000,55700,195200"
st "z3_j27_lvds_pio        : std_logic_vector(39 downto 0) --J27_LVDS_39_P"
)
)
*263 (PortIoIn
uid 1843,0
shape (CompositeShape
uid 1844,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1845,0
sl 0
ro 270
xt "-2000,307625,-500,308375"
)
(Line
uid 1846,0
sl 0
ro 270
xt "-500,308000,0,308000"
pts [
"-500,308000"
"0,308000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1847,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1848,0
va (VaSet
isHidden 1
)
xt "-9500,307500,-3000,308500"
st "z3_mgt106a_mi"
ju 2
blo "-3000,308300"
tm "WireNameMgr"
)
)
)
*264 (Net
uid 1855,0
decl (Decl
n "z3_mgt106a_mi"
t "std_logic"
eolc "--LANE_6_RX_M"
preAdd 0
posAdd 0
o 135
suid 132,0
)
declText (MLText
uid 1856,0
va (VaSet
font "charter,10,0"
)
xt "22000,78800,45300,80000"
st "z3_mgt106a_mi          : std_logic --LANE_6_RX_M"
)
)
*265 (PortIoOut
uid 1857,0
shape (CompositeShape
uid 1858,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1859,0
sl 0
ro 270
xt "60500,231625,62000,232375"
)
(Line
uid 1860,0
sl 0
ro 270
xt "60000,232000,60500,232000"
pts [
"60000,232000"
"60500,232000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1861,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1862,0
va (VaSet
isHidden 1
)
xt "63000,231500,69800,232500"
st "z3_mgt106a_mo"
blo "63000,232300"
tm "WireNameMgr"
)
)
)
*266 (Net
uid 1869,0
decl (Decl
n "z3_mgt106a_mo"
t "std_logic"
eolc "--LANE_6_TX_M"
preAdd 0
posAdd 0
o 132
suid 133,0
)
declText (MLText
uid 1870,0
va (VaSet
font "charter,10,0"
)
xt "22000,160400,45500,161600"
st "z3_mgt106a_mo          : std_logic --LANE_6_TX_M"
)
)
*267 (PortIoIn
uid 1871,0
shape (CompositeShape
uid 1872,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1873,0
sl 0
ro 270
xt "-2000,311625,-500,312375"
)
(Line
uid 1874,0
sl 0
ro 270
xt "-500,312000,0,312000"
pts [
"-500,312000"
"0,312000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1875,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1876,0
va (VaSet
isHidden 1
)
xt "-9400,311500,-3000,312500"
st "z3_mgt106a_pi"
ju 2
blo "-3000,312300"
tm "WireNameMgr"
)
)
)
*268 (Net
uid 1883,0
decl (Decl
n "z3_mgt106a_pi"
t "std_logic"
eolc "--LANE_6_RX_P"
preAdd 0
posAdd 0
o 133
suid 134,0
)
declText (MLText
uid 1884,0
va (VaSet
font "charter,10,0"
)
xt "22000,80000,44700,81200"
st "z3_mgt106a_pi          : std_logic --LANE_6_RX_P"
)
)
*269 (PortIoOut
uid 1885,0
shape (CompositeShape
uid 1886,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1887,0
sl 0
ro 270
xt "60500,235625,62000,236375"
)
(Line
uid 1888,0
sl 0
ro 270
xt "60000,236000,60500,236000"
pts [
"60000,236000"
"60500,236000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1889,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1890,0
va (VaSet
isHidden 1
)
xt "63000,235500,69700,236500"
st "z3_mgt106a_po"
blo "63000,236300"
tm "WireNameMgr"
)
)
)
*270 (Net
uid 1897,0
decl (Decl
n "z3_mgt106a_po"
t "std_logic"
eolc "--LANE_6_TX_P"
preAdd 0
posAdd 0
o 134
suid 135,0
)
declText (MLText
uid 1898,0
va (VaSet
font "charter,10,0"
)
xt "22000,161600,44900,162800"
st "z3_mgt106a_po          : std_logic --LANE_6_TX_P"
)
)
*271 (PortIoIn
uid 1899,0
shape (CompositeShape
uid 1900,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1901,0
sl 0
ro 270
xt "-2000,315625,-500,316375"
)
(Line
uid 1902,0
sl 0
ro 270
xt "-500,316000,0,316000"
pts [
"-500,316000"
"0,316000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1903,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1904,0
va (VaSet
isHidden 1
)
xt "-9600,315500,-3000,316500"
st "z3_mgt106b_mi"
ju 2
blo "-3000,316300"
tm "WireNameMgr"
)
)
)
*272 (Net
uid 1911,0
decl (Decl
n "z3_mgt106b_mi"
t "std_logic"
eolc "--LANE_7_RX_M"
preAdd 0
posAdd 0
o 138
suid 136,0
)
declText (MLText
uid 1912,0
va (VaSet
font "charter,10,0"
)
xt "22000,81200,45400,82400"
st "z3_mgt106b_mi          : std_logic --LANE_7_RX_M"
)
)
*273 (PortIoOut
uid 1913,0
shape (CompositeShape
uid 1914,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1915,0
sl 0
ro 270
xt "60500,239625,62000,240375"
)
(Line
uid 1916,0
sl 0
ro 270
xt "60000,240000,60500,240000"
pts [
"60000,240000"
"60500,240000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1917,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1918,0
va (VaSet
isHidden 1
)
xt "63000,239500,69900,240500"
st "z3_mgt106b_mo"
blo "63000,240300"
tm "WireNameMgr"
)
)
)
*274 (Net
uid 1925,0
decl (Decl
n "z3_mgt106b_mo"
t "std_logic"
eolc "--LANE_7_TX_M"
preAdd 0
posAdd 0
o 137
suid 137,0
)
declText (MLText
uid 1926,0
va (VaSet
font "charter,10,0"
)
xt "22000,162800,45600,164000"
st "z3_mgt106b_mo          : std_logic --LANE_7_TX_M"
)
)
*275 (PortIoIn
uid 1927,0
shape (CompositeShape
uid 1928,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1929,0
sl 0
ro 270
xt "-2000,319625,-500,320375"
)
(Line
uid 1930,0
sl 0
ro 270
xt "-500,320000,0,320000"
pts [
"-500,320000"
"0,320000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1931,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1932,0
va (VaSet
isHidden 1
)
xt "-9500,319500,-3000,320500"
st "z3_mgt106b_pi"
ju 2
blo "-3000,320300"
tm "WireNameMgr"
)
)
)
*276 (Net
uid 1939,0
decl (Decl
n "z3_mgt106b_pi"
t "std_logic"
eolc "--LANE_7_RX_P"
preAdd 0
posAdd 0
o 136
suid 138,0
)
declText (MLText
uid 1940,0
va (VaSet
font "charter,10,0"
)
xt "22000,82400,44800,83600"
st "z3_mgt106b_pi          : std_logic --LANE_7_RX_P"
)
)
*277 (PortIoOut
uid 1941,0
shape (CompositeShape
uid 1942,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1943,0
sl 0
ro 270
xt "60500,243625,62000,244375"
)
(Line
uid 1944,0
sl 0
ro 270
xt "60000,244000,60500,244000"
pts [
"60000,244000"
"60500,244000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1945,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1946,0
va (VaSet
isHidden 1
)
xt "63000,243500,69800,244500"
st "z3_mgt106b_po"
blo "63000,244300"
tm "WireNameMgr"
)
)
)
*278 (Net
uid 1953,0
decl (Decl
n "z3_mgt106b_po"
t "std_logic"
eolc "--LANE_7_TX_P"
preAdd 0
posAdd 0
o 139
suid 139,0
)
declText (MLText
uid 1954,0
va (VaSet
font "charter,10,0"
)
xt "22000,164000,45000,165200"
st "z3_mgt106b_po          : std_logic --LANE_7_TX_P"
)
)
*279 (PortIoIn
uid 1955,0
shape (CompositeShape
uid 1956,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1957,0
sl 0
ro 270
xt "-2000,323625,-500,324375"
)
(Line
uid 1958,0
sl 0
ro 270
xt "-500,324000,0,324000"
pts [
"-500,324000"
"0,324000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1959,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1960,0
va (VaSet
isHidden 1
)
xt "-9500,323500,-3000,324500"
st "z3_mgt109a_mi"
ju 2
blo "-3000,324300"
tm "WireNameMgr"
)
)
)
*280 (Net
uid 1967,0
decl (Decl
n "z3_mgt109a_mi"
t "std_logic"
eolc "--LANE_16_RX_M"
preAdd 0
posAdd 0
o 141
suid 140,0
)
declText (MLText
uid 1968,0
va (VaSet
font "charter,10,0"
)
xt "22000,83600,45900,84800"
st "z3_mgt109a_mi          : std_logic --LANE_16_RX_M"
)
)
*281 (PortIoOut
uid 1969,0
shape (CompositeShape
uid 1970,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1971,0
sl 0
ro 270
xt "60500,247625,62000,248375"
)
(Line
uid 1972,0
sl 0
ro 270
xt "60000,248000,60500,248000"
pts [
"60000,248000"
"60500,248000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1973,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1974,0
va (VaSet
isHidden 1
)
xt "63000,247500,69800,248500"
st "z3_mgt109a_mo"
blo "63000,248300"
tm "WireNameMgr"
)
)
)
*282 (Net
uid 1981,0
decl (Decl
n "z3_mgt109a_mo"
t "std_logic"
eolc "--LANE_16_TX_M"
preAdd 0
posAdd 0
o 142
suid 141,0
)
declText (MLText
uid 1982,0
va (VaSet
font "charter,10,0"
)
xt "22000,165200,46100,166400"
st "z3_mgt109a_mo          : std_logic --LANE_16_TX_M"
)
)
*283 (PortIoIn
uid 1983,0
shape (CompositeShape
uid 1984,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1985,0
sl 0
ro 270
xt "-2000,327625,-500,328375"
)
(Line
uid 1986,0
sl 0
ro 270
xt "-500,328000,0,328000"
pts [
"-500,328000"
"0,328000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1987,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1988,0
va (VaSet
isHidden 1
)
xt "-9400,327500,-3000,328500"
st "z3_mgt109a_pi"
ju 2
blo "-3000,328300"
tm "WireNameMgr"
)
)
)
*284 (Net
uid 1995,0
decl (Decl
n "z3_mgt109a_pi"
t "std_logic"
eolc "--LANE_16_RX_P"
preAdd 0
posAdd 0
o 140
suid 142,0
)
declText (MLText
uid 1996,0
va (VaSet
font "charter,10,0"
)
xt "22000,84800,45300,86000"
st "z3_mgt109a_pi          : std_logic --LANE_16_RX_P"
)
)
*285 (PortIoOut
uid 1997,0
shape (CompositeShape
uid 1998,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1999,0
sl 0
ro 270
xt "60500,251625,62000,252375"
)
(Line
uid 2000,0
sl 0
ro 270
xt "60000,252000,60500,252000"
pts [
"60000,252000"
"60500,252000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2001,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2002,0
va (VaSet
isHidden 1
)
xt "63000,251500,69700,252500"
st "z3_mgt109a_po"
blo "63000,252300"
tm "WireNameMgr"
)
)
)
*286 (Net
uid 2009,0
decl (Decl
n "z3_mgt109a_po"
t "std_logic"
eolc "--LANE_16_TX_P"
preAdd 0
posAdd 0
o 143
suid 143,0
)
declText (MLText
uid 2010,0
va (VaSet
font "charter,10,0"
)
xt "22000,166400,45500,167600"
st "z3_mgt109a_po          : std_logic --LANE_16_TX_P"
)
)
*287 (PortIoIn
uid 2011,0
shape (CompositeShape
uid 2012,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2013,0
sl 0
ro 270
xt "-2000,331625,-500,332375"
)
(Line
uid 2014,0
sl 0
ro 270
xt "-500,332000,0,332000"
pts [
"-500,332000"
"0,332000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2015,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2016,0
va (VaSet
isHidden 1
)
xt "-9600,331500,-3000,332500"
st "z3_mgt109b_mi"
ju 2
blo "-3000,332300"
tm "WireNameMgr"
)
)
)
*288 (Net
uid 2023,0
decl (Decl
n "z3_mgt109b_mi"
t "std_logic"
eolc "--LANE_17_RX_M"
preAdd 0
posAdd 0
o 145
suid 144,0
)
declText (MLText
uid 2024,0
va (VaSet
font "charter,10,0"
)
xt "22000,86000,46000,87200"
st "z3_mgt109b_mi          : std_logic --LANE_17_RX_M"
)
)
*289 (PortIoOut
uid 2025,0
shape (CompositeShape
uid 2026,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2027,0
sl 0
ro 270
xt "60500,255625,62000,256375"
)
(Line
uid 2028,0
sl 0
ro 270
xt "60000,256000,60500,256000"
pts [
"60000,256000"
"60500,256000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2029,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2030,0
va (VaSet
isHidden 1
)
xt "63000,255500,69900,256500"
st "z3_mgt109b_mo"
blo "63000,256300"
tm "WireNameMgr"
)
)
)
*290 (Net
uid 2037,0
decl (Decl
n "z3_mgt109b_mo"
t "std_logic"
eolc "--LANE_17_TX_M"
preAdd 0
posAdd 0
o 146
suid 145,0
)
declText (MLText
uid 2038,0
va (VaSet
font "charter,10,0"
)
xt "22000,167600,46200,168800"
st "z3_mgt109b_mo          : std_logic --LANE_17_TX_M"
)
)
*291 (PortIoIn
uid 2039,0
shape (CompositeShape
uid 2040,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2041,0
sl 0
ro 270
xt "-2000,335625,-500,336375"
)
(Line
uid 2042,0
sl 0
ro 270
xt "-500,336000,0,336000"
pts [
"-500,336000"
"0,336000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2043,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2044,0
va (VaSet
isHidden 1
)
xt "-9500,335500,-3000,336500"
st "z3_mgt109b_pi"
ju 2
blo "-3000,336300"
tm "WireNameMgr"
)
)
)
*292 (Net
uid 2051,0
decl (Decl
n "z3_mgt109b_pi"
t "std_logic"
eolc "--LANE_17_RX_P"
preAdd 0
posAdd 0
o 144
suid 146,0
)
declText (MLText
uid 2052,0
va (VaSet
font "charter,10,0"
)
xt "22000,87200,45400,88400"
st "z3_mgt109b_pi          : std_logic --LANE_17_RX_P"
)
)
*293 (PortIoOut
uid 2053,0
shape (CompositeShape
uid 2054,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2055,0
sl 0
ro 270
xt "60500,259625,62000,260375"
)
(Line
uid 2056,0
sl 0
ro 270
xt "60000,260000,60500,260000"
pts [
"60000,260000"
"60500,260000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2057,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2058,0
va (VaSet
isHidden 1
)
xt "63000,259500,69800,260500"
st "z3_mgt109b_po"
blo "63000,260300"
tm "WireNameMgr"
)
)
)
*294 (Net
uid 2065,0
decl (Decl
n "z3_mgt109b_po"
t "std_logic"
eolc "--LANE_17_TX_P"
preAdd 0
posAdd 0
o 147
suid 147,0
)
declText (MLText
uid 2066,0
va (VaSet
font "charter,10,0"
)
xt "22000,168800,45600,170000"
st "z3_mgt109b_po          : std_logic --LANE_17_TX_P"
)
)
*295 (Grouping
uid 2361,0
optionalChildren [
*296 (CommentText
uid 2363,0
shape (Rectangle
uid 2364,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "19000,50000,36000,51000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 2365,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "19200,50000,29400,51000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*297 (CommentText
uid 2366,0
shape (Rectangle
uid 2367,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,46000,40000,47000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 2368,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,46000,39100,47000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*298 (CommentText
uid 2369,0
shape (Rectangle
uid 2370,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "19000,48000,36000,49000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 2371,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "19200,48000,29100,49000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*299 (CommentText
uid 2372,0
shape (Rectangle
uid 2373,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "15000,48000,19000,49000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 2374,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "15200,48000,16900,49000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*300 (CommentText
uid 2375,0
shape (Rectangle
uid 2376,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,47000,56000,51000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 2377,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,47200,45300,48200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*301 (CommentText
uid 2378,0
shape (Rectangle
uid 2379,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "40000,46000,56000,47000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 2380,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "40200,46000,50200,47000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*302 (CommentText
uid 2381,0
shape (Rectangle
uid 2382,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "15000,46000,36000,48000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 2383,0
va (VaSet
fg "32768,0,0"
)
xt "22050,46500,28950,47500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*303 (CommentText
uid 2384,0
shape (Rectangle
uid 2385,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "15000,49000,19000,50000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 2386,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "15200,49000,17200,50000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*304 (CommentText
uid 2387,0
shape (Rectangle
uid 2388,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "15000,50000,19000,51000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 2389,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "15200,50000,17900,51000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*305 (CommentText
uid 2390,0
shape (Rectangle
uid 2391,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "19000,49000,36000,50000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 2392,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "19200,49000,27200,50000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 2362,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "15000,46000,56000,51000"
)
oxt "14000,66000,55000,71000"
)
*306 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
)
xt "0,8000,10000,8000"
pts [
"0,8000"
"10000,8000"
]
)
start &1
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
isHidden 1
)
xt "2000,7000,10000,8000"
st "cjt_fpga_jtag_ena_i"
blo "2000,7800"
tm "WireNameMgr"
)
)
on &2
)
*307 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
)
xt "0,12000,10000,12000"
pts [
"0,12000"
"10000,12000"
]
)
start &3
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
)
xt "2000,11000,9800,12000"
st "cjt_fpga_jtag_tck_i"
blo "2000,11800"
tm "WireNameMgr"
)
)
on &4
)
*308 (Wire
uid 43,0
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
)
xt "0,16000,10000,16000"
pts [
"0,16000"
"10000,16000"
]
)
start &5
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
isHidden 1
)
xt "2000,15000,9700,16000"
st "cjt_fpga_jtag_tdi_i"
blo "2000,15800"
tm "WireNameMgr"
)
)
on &6
)
*309 (Wire
uid 57,0
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
)
xt "0,20000,10000,20000"
pts [
"0,20000"
"10000,20000"
]
)
start &7
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
isHidden 1
)
xt "2000,19000,10000,20000"
st "cjt_fpga_jtag_tdo_i"
blo "2000,19800"
tm "WireNameMgr"
)
)
on &8
)
*310 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
)
xt "0,24000,10000,24000"
pts [
"0,24000"
"10000,24000"
]
)
start &9
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
isHidden 1
)
xt "2000,23000,10000,24000"
st "cjt_fpga_jtag_tms_i"
blo "2000,23800"
tm "WireNameMgr"
)
)
on &10
)
*311 (Wire
uid 85,0
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
)
xt "0,28000,10000,28000"
pts [
"0,28000"
"10000,28000"
]
)
start &11
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
isHidden 1
)
xt "2000,27000,11500,28000"
st "cjt_reload_fpga_fw_n_i"
blo "2000,27800"
tm "WireNameMgr"
)
)
on &12
)
*312 (Wire
uid 99,0
shape (OrthoPolyLine
uid 100,0
va (VaSet
vasetType 3
)
xt "0,32000,10000,32000"
pts [
"0,32000"
"10000,32000"
]
)
start &13
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 104,0
va (VaSet
isHidden 1
)
xt "2000,31000,7300,32000"
st "cjt_rev_b0_i"
blo "2000,31800"
tm "WireNameMgr"
)
)
on &14
)
*313 (Wire
uid 113,0
shape (OrthoPolyLine
uid 114,0
va (VaSet
vasetType 3
)
xt "0,36000,10000,36000"
pts [
"0,36000"
"10000,36000"
]
)
start &15
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 118,0
va (VaSet
isHidden 1
)
xt "2000,35000,7300,36000"
st "cjt_rev_b1_i"
blo "2000,35800"
tm "WireNameMgr"
)
)
on &16
)
*314 (Wire
uid 127,0
shape (OrthoPolyLine
uid 128,0
va (VaSet
vasetType 3
)
xt "0,40000,10000,40000"
pts [
"0,40000"
"10000,40000"
]
)
start &17
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 132,0
va (VaSet
isHidden 1
)
xt "2000,39000,7300,40000"
st "cjt_rev_clk_i"
blo "2000,39800"
tm "WireNameMgr"
)
)
on &18
)
*315 (Wire
uid 141,0
shape (OrthoPolyLine
uid 142,0
va (VaSet
vasetType 3
)
xt "0,44000,10000,44000"
pts [
"0,44000"
"10000,44000"
]
)
start &19
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 146,0
va (VaSet
isHidden 1
)
xt "2000,43000,8600,44000"
st "clk_mgtclk0a_mi"
blo "2000,43800"
tm "WireNameMgr"
)
)
on &20
)
*316 (Wire
uid 155,0
shape (OrthoPolyLine
uid 156,0
va (VaSet
vasetType 3
)
xt "0,48000,10000,48000"
pts [
"0,48000"
"10000,48000"
]
)
start &21
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 159,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 160,0
va (VaSet
isHidden 1
)
xt "2000,47000,8500,48000"
st "clk_mgtclk0a_pi"
blo "2000,47800"
tm "WireNameMgr"
)
)
on &22
)
*317 (Wire
uid 169,0
shape (OrthoPolyLine
uid 170,0
va (VaSet
vasetType 3
)
xt "0,52000,10000,52000"
pts [
"0,52000"
"10000,52000"
]
)
start &23
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 173,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 174,0
va (VaSet
isHidden 1
)
xt "2000,51000,8700,52000"
st "clk_mgtclk0b_mi"
blo "2000,51800"
tm "WireNameMgr"
)
)
on &24
)
*318 (Wire
uid 183,0
shape (OrthoPolyLine
uid 184,0
va (VaSet
vasetType 3
)
xt "0,56000,10000,56000"
pts [
"0,56000"
"10000,56000"
]
)
start &25
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 188,0
va (VaSet
isHidden 1
)
xt "2000,55000,8600,56000"
st "clk_mgtclk0b_pi"
blo "2000,55800"
tm "WireNameMgr"
)
)
on &26
)
*319 (Wire
uid 197,0
shape (OrthoPolyLine
uid 198,0
va (VaSet
vasetType 3
)
xt "0,60000,10000,60000"
pts [
"0,60000"
"10000,60000"
]
)
start &27
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 201,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 202,0
va (VaSet
isHidden 1
)
xt "2000,59000,8600,60000"
st "clk_mgtclk1a_mi"
blo "2000,59800"
tm "WireNameMgr"
)
)
on &28
)
*320 (Wire
uid 211,0
shape (OrthoPolyLine
uid 212,0
va (VaSet
vasetType 3
)
xt "0,64000,10000,64000"
pts [
"0,64000"
"10000,64000"
]
)
start &29
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 215,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 216,0
va (VaSet
isHidden 1
)
xt "2000,63000,8500,64000"
st "clk_mgtclk1a_pi"
blo "2000,63800"
tm "WireNameMgr"
)
)
on &30
)
*321 (Wire
uid 225,0
shape (OrthoPolyLine
uid 226,0
va (VaSet
vasetType 3
)
xt "0,68000,10000,68000"
pts [
"0,68000"
"10000,68000"
]
)
start &31
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 229,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 230,0
va (VaSet
isHidden 1
)
xt "2000,67000,8700,68000"
st "clk_mgtclk1b_mi"
blo "2000,67800"
tm "WireNameMgr"
)
)
on &32
)
*322 (Wire
uid 239,0
shape (OrthoPolyLine
uid 240,0
va (VaSet
vasetType 3
)
xt "0,72000,10000,72000"
pts [
"0,72000"
"10000,72000"
]
)
start &33
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 243,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 244,0
va (VaSet
isHidden 1
)
xt "2000,71000,8600,72000"
st "clk_mgtclk1b_pi"
blo "2000,71800"
tm "WireNameMgr"
)
)
on &34
)
*323 (Wire
uid 253,0
shape (OrthoPolyLine
uid 254,0
va (VaSet
vasetType 3
)
xt "0,76000,10000,76000"
pts [
"0,76000"
"10000,76000"
]
)
start &35
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 257,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 258,0
va (VaSet
isHidden 1
)
xt "2000,75000,8700,76000"
st "clk_xtal_125_mi"
blo "2000,75800"
tm "WireNameMgr"
)
)
on &36
)
*324 (Wire
uid 267,0
shape (OrthoPolyLine
uid 268,0
va (VaSet
vasetType 3
)
xt "0,80000,10000,80000"
pts [
"0,80000"
"10000,80000"
]
)
start &37
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 271,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 272,0
va (VaSet
isHidden 1
)
xt "2000,79000,8600,80000"
st "clk_xtal_125_pi"
blo "2000,79800"
tm "WireNameMgr"
)
)
on &38
)
*325 (Wire
uid 281,0
shape (OrthoPolyLine
uid 282,0
va (VaSet
vasetType 3
)
xt "0,84000,10000,84000"
pts [
"0,84000"
"10000,84000"
]
)
start &39
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 285,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 286,0
va (VaSet
isHidden 1
)
xt "2000,83000,7700,84000"
st "cx4_lane0_mi"
blo "2000,83800"
tm "WireNameMgr"
)
)
on &40
)
*326 (Wire
uid 295,0
shape (OrthoPolyLine
uid 296,0
va (VaSet
vasetType 3
)
xt "50000,8000,60000,8000"
pts [
"60000,8000"
"50000,8000"
]
)
start &41
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 299,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 300,0
va (VaSet
isHidden 1
)
xt "59000,7000,65000,8000"
st "cx4_lane0_mo"
blo "59000,7800"
tm "WireNameMgr"
)
)
on &42
)
*327 (Wire
uid 309,0
shape (OrthoPolyLine
uid 310,0
va (VaSet
vasetType 3
)
xt "0,88000,10000,88000"
pts [
"0,88000"
"10000,88000"
]
)
start &43
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 313,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 314,0
va (VaSet
isHidden 1
)
xt "2000,87000,7600,88000"
st "cx4_lane0_pi"
blo "2000,87800"
tm "WireNameMgr"
)
)
on &44
)
*328 (Wire
uid 323,0
shape (OrthoPolyLine
uid 324,0
va (VaSet
vasetType 3
)
xt "50000,12000,60000,12000"
pts [
"60000,12000"
"50000,12000"
]
)
start &45
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 327,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 328,0
va (VaSet
isHidden 1
)
xt "59000,11000,64900,12000"
st "cx4_lane0_po"
blo "59000,11800"
tm "WireNameMgr"
)
)
on &46
)
*329 (Wire
uid 337,0
shape (OrthoPolyLine
uid 338,0
va (VaSet
vasetType 3
)
xt "0,92000,10000,92000"
pts [
"0,92000"
"10000,92000"
]
)
start &47
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 341,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 342,0
va (VaSet
isHidden 1
)
xt "2000,91000,8200,92000"
st "cx4_lane10_mi"
blo "2000,91800"
tm "WireNameMgr"
)
)
on &48
)
*330 (Wire
uid 351,0
shape (OrthoPolyLine
uid 352,0
va (VaSet
vasetType 3
)
xt "50000,16000,60000,16000"
pts [
"60000,16000"
"50000,16000"
]
)
start &49
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 355,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 356,0
va (VaSet
isHidden 1
)
xt "59000,15000,65500,16000"
st "cx4_lane10_mo"
blo "59000,15800"
tm "WireNameMgr"
)
)
on &50
)
*331 (Wire
uid 365,0
shape (OrthoPolyLine
uid 366,0
va (VaSet
vasetType 3
)
xt "0,96000,10000,96000"
pts [
"0,96000"
"10000,96000"
]
)
start &51
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 369,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 370,0
va (VaSet
isHidden 1
)
xt "2000,95000,8100,96000"
st "cx4_lane10_pi"
blo "2000,95800"
tm "WireNameMgr"
)
)
on &52
)
*332 (Wire
uid 379,0
shape (OrthoPolyLine
uid 380,0
va (VaSet
vasetType 3
)
xt "50000,20000,60000,20000"
pts [
"60000,20000"
"50000,20000"
]
)
start &53
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 383,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 384,0
va (VaSet
isHidden 1
)
xt "59000,19000,65400,20000"
st "cx4_lane10_po"
blo "59000,19800"
tm "WireNameMgr"
)
)
on &54
)
*333 (Wire
uid 393,0
shape (OrthoPolyLine
uid 394,0
va (VaSet
vasetType 3
)
xt "0,100000,10000,100000"
pts [
"0,100000"
"10000,100000"
]
)
start &55
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 397,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 398,0
va (VaSet
isHidden 1
)
xt "2000,99000,8200,100000"
st "cx4_lane11_mi"
blo "2000,99800"
tm "WireNameMgr"
)
)
on &56
)
*334 (Wire
uid 407,0
shape (OrthoPolyLine
uid 408,0
va (VaSet
vasetType 3
)
xt "50000,24000,60000,24000"
pts [
"60000,24000"
"50000,24000"
]
)
start &57
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 411,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 412,0
va (VaSet
isHidden 1
)
xt "59000,23000,65500,24000"
st "cx4_lane11_mo"
blo "59000,23800"
tm "WireNameMgr"
)
)
on &58
)
*335 (Wire
uid 421,0
shape (OrthoPolyLine
uid 422,0
va (VaSet
vasetType 3
)
xt "0,104000,10000,104000"
pts [
"0,104000"
"10000,104000"
]
)
start &59
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 425,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 426,0
va (VaSet
isHidden 1
)
xt "2000,103000,8100,104000"
st "cx4_lane11_pi"
blo "2000,103800"
tm "WireNameMgr"
)
)
on &60
)
*336 (Wire
uid 435,0
shape (OrthoPolyLine
uid 436,0
va (VaSet
vasetType 3
)
xt "50000,28000,60000,28000"
pts [
"60000,28000"
"50000,28000"
]
)
start &61
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 439,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 440,0
va (VaSet
isHidden 1
)
xt "59000,27000,65400,28000"
st "cx4_lane11_po"
blo "59000,27800"
tm "WireNameMgr"
)
)
on &62
)
*337 (Wire
uid 449,0
shape (OrthoPolyLine
uid 450,0
va (VaSet
vasetType 3
)
xt "0,108000,10000,108000"
pts [
"0,108000"
"10000,108000"
]
)
start &63
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 453,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 454,0
va (VaSet
isHidden 1
)
xt "2000,107000,8200,108000"
st "cx4_lane12_mi"
blo "2000,107800"
tm "WireNameMgr"
)
)
on &64
)
*338 (Wire
uid 463,0
shape (OrthoPolyLine
uid 464,0
va (VaSet
vasetType 3
)
xt "50000,32000,60000,32000"
pts [
"60000,32000"
"50000,32000"
]
)
start &65
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 467,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 468,0
va (VaSet
isHidden 1
)
xt "59000,31000,65500,32000"
st "cx4_lane12_mo"
blo "59000,31800"
tm "WireNameMgr"
)
)
on &66
)
*339 (Wire
uid 477,0
shape (OrthoPolyLine
uid 478,0
va (VaSet
vasetType 3
)
xt "0,112000,10000,112000"
pts [
"0,112000"
"10000,112000"
]
)
start &67
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 481,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 482,0
va (VaSet
isHidden 1
)
xt "2000,111000,8100,112000"
st "cx4_lane12_pi"
blo "2000,111800"
tm "WireNameMgr"
)
)
on &68
)
*340 (Wire
uid 491,0
shape (OrthoPolyLine
uid 492,0
va (VaSet
vasetType 3
)
xt "50000,36000,60000,36000"
pts [
"60000,36000"
"50000,36000"
]
)
start &69
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 495,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 496,0
va (VaSet
isHidden 1
)
xt "59000,35000,65400,36000"
st "cx4_lane12_po"
blo "59000,35800"
tm "WireNameMgr"
)
)
on &70
)
*341 (Wire
uid 505,0
shape (OrthoPolyLine
uid 506,0
va (VaSet
vasetType 3
)
xt "0,116000,10000,116000"
pts [
"0,116000"
"10000,116000"
]
)
start &71
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 509,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 510,0
va (VaSet
isHidden 1
)
xt "2000,115000,8200,116000"
st "cx4_lane13_mi"
blo "2000,115800"
tm "WireNameMgr"
)
)
on &72
)
*342 (Wire
uid 519,0
shape (OrthoPolyLine
uid 520,0
va (VaSet
vasetType 3
)
xt "50000,40000,60000,40000"
pts [
"60000,40000"
"50000,40000"
]
)
start &73
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 523,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 524,0
va (VaSet
isHidden 1
)
xt "59000,39000,65500,40000"
st "cx4_lane13_mo"
blo "59000,39800"
tm "WireNameMgr"
)
)
on &74
)
*343 (Wire
uid 533,0
shape (OrthoPolyLine
uid 534,0
va (VaSet
vasetType 3
)
xt "0,120000,10000,120000"
pts [
"0,120000"
"10000,120000"
]
)
start &75
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 537,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 538,0
va (VaSet
isHidden 1
)
xt "2000,119000,8100,120000"
st "cx4_lane13_pi"
blo "2000,119800"
tm "WireNameMgr"
)
)
on &76
)
*344 (Wire
uid 547,0
shape (OrthoPolyLine
uid 548,0
va (VaSet
vasetType 3
)
xt "50000,44000,60000,44000"
pts [
"60000,44000"
"50000,44000"
]
)
start &77
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 551,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 552,0
va (VaSet
isHidden 1
)
xt "59000,43000,65400,44000"
st "cx4_lane13_po"
blo "59000,43800"
tm "WireNameMgr"
)
)
on &78
)
*345 (Wire
uid 561,0
shape (OrthoPolyLine
uid 562,0
va (VaSet
vasetType 3
)
xt "0,124000,10000,124000"
pts [
"0,124000"
"10000,124000"
]
)
start &79
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 565,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 566,0
va (VaSet
isHidden 1
)
xt "2000,123000,7700,124000"
st "cx4_lane1_mi"
blo "2000,123800"
tm "WireNameMgr"
)
)
on &80
)
*346 (Wire
uid 575,0
shape (OrthoPolyLine
uid 576,0
va (VaSet
vasetType 3
)
xt "50000,48000,60000,48000"
pts [
"60000,48000"
"50000,48000"
]
)
start &81
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 579,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 580,0
va (VaSet
isHidden 1
)
xt "59000,47000,65000,48000"
st "cx4_lane1_mo"
blo "59000,47800"
tm "WireNameMgr"
)
)
on &82
)
*347 (Wire
uid 589,0
shape (OrthoPolyLine
uid 590,0
va (VaSet
vasetType 3
)
xt "0,128000,10000,128000"
pts [
"0,128000"
"10000,128000"
]
)
start &83
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 593,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 594,0
va (VaSet
isHidden 1
)
xt "2000,127000,7600,128000"
st "cx4_lane1_pi"
blo "2000,127800"
tm "WireNameMgr"
)
)
on &84
)
*348 (Wire
uid 603,0
shape (OrthoPolyLine
uid 604,0
va (VaSet
vasetType 3
)
xt "50000,52000,60000,52000"
pts [
"60000,52000"
"50000,52000"
]
)
start &85
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 607,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 608,0
va (VaSet
isHidden 1
)
xt "59000,51000,64900,52000"
st "cx4_lane1_po"
blo "59000,51800"
tm "WireNameMgr"
)
)
on &86
)
*349 (Wire
uid 617,0
shape (OrthoPolyLine
uid 618,0
va (VaSet
vasetType 3
)
xt "0,132000,10000,132000"
pts [
"0,132000"
"10000,132000"
]
)
start &87
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 621,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 622,0
va (VaSet
isHidden 1
)
xt "2000,131000,7700,132000"
st "cx4_lane2_mi"
blo "2000,131800"
tm "WireNameMgr"
)
)
on &88
)
*350 (Wire
uid 631,0
shape (OrthoPolyLine
uid 632,0
va (VaSet
vasetType 3
)
xt "50000,56000,60000,56000"
pts [
"60000,56000"
"50000,56000"
]
)
start &89
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 635,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 636,0
va (VaSet
isHidden 1
)
xt "59000,55000,65000,56000"
st "cx4_lane2_mo"
blo "59000,55800"
tm "WireNameMgr"
)
)
on &90
)
*351 (Wire
uid 645,0
shape (OrthoPolyLine
uid 646,0
va (VaSet
vasetType 3
)
xt "0,136000,10000,136000"
pts [
"0,136000"
"10000,136000"
]
)
start &91
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 649,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 650,0
va (VaSet
isHidden 1
)
xt "2000,135000,7600,136000"
st "cx4_lane2_pi"
blo "2000,135800"
tm "WireNameMgr"
)
)
on &92
)
*352 (Wire
uid 659,0
shape (OrthoPolyLine
uid 660,0
va (VaSet
vasetType 3
)
xt "50000,60000,60000,60000"
pts [
"60000,60000"
"50000,60000"
]
)
start &93
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 663,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 664,0
va (VaSet
isHidden 1
)
xt "59000,59000,64900,60000"
st "cx4_lane2_po"
blo "59000,59800"
tm "WireNameMgr"
)
)
on &94
)
*353 (Wire
uid 673,0
shape (OrthoPolyLine
uid 674,0
va (VaSet
vasetType 3
)
xt "0,140000,10000,140000"
pts [
"0,140000"
"10000,140000"
]
)
start &95
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 677,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 678,0
va (VaSet
isHidden 1
)
xt "2000,139000,7700,140000"
st "cx4_lane3_mi"
blo "2000,139800"
tm "WireNameMgr"
)
)
on &96
)
*354 (Wire
uid 687,0
shape (OrthoPolyLine
uid 688,0
va (VaSet
vasetType 3
)
xt "50000,64000,60000,64000"
pts [
"60000,64000"
"50000,64000"
]
)
start &97
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 691,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 692,0
va (VaSet
isHidden 1
)
xt "59000,63000,65000,64000"
st "cx4_lane3_mo"
blo "59000,63800"
tm "WireNameMgr"
)
)
on &98
)
*355 (Wire
uid 701,0
shape (OrthoPolyLine
uid 702,0
va (VaSet
vasetType 3
)
xt "0,144000,10000,144000"
pts [
"0,144000"
"10000,144000"
]
)
start &99
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 705,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 706,0
va (VaSet
isHidden 1
)
xt "2000,143000,7600,144000"
st "cx4_lane3_pi"
blo "2000,143800"
tm "WireNameMgr"
)
)
on &100
)
*356 (Wire
uid 715,0
shape (OrthoPolyLine
uid 716,0
va (VaSet
vasetType 3
)
xt "50000,68000,60000,68000"
pts [
"60000,68000"
"50000,68000"
]
)
start &101
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 719,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 720,0
va (VaSet
isHidden 1
)
xt "59000,67000,64900,68000"
st "cx4_lane3_po"
blo "59000,67800"
tm "WireNameMgr"
)
)
on &102
)
*357 (Wire
uid 729,0
shape (OrthoPolyLine
uid 730,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50000,72000,60000,72000"
pts [
"60000,72000"
"50000,72000"
]
)
start &103
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 733,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 734,0
va (VaSet
isHidden 1
)
xt "59000,71000,64000,72000"
st "ddr_addr_o"
blo "59000,71800"
tm "WireNameMgr"
)
)
on &104
)
*358 (Wire
uid 743,0
shape (OrthoPolyLine
uid 744,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50000,76000,60000,76000"
pts [
"60000,76000"
"50000,76000"
]
)
start &105
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 747,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 748,0
va (VaSet
isHidden 1
)
xt "59000,75000,62700,76000"
st "ddr_ba_o"
blo "59000,75800"
tm "WireNameMgr"
)
)
on &106
)
*359 (Wire
uid 757,0
shape (OrthoPolyLine
uid 758,0
va (VaSet
vasetType 3
)
xt "50000,80000,60000,80000"
pts [
"60000,80000"
"50000,80000"
]
)
start &107
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 761,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 762,0
va (VaSet
isHidden 1
)
xt "59000,79000,64000,80000"
st "ddr_cas_no"
blo "59000,79800"
tm "WireNameMgr"
)
)
on &108
)
*360 (Wire
uid 771,0
shape (OrthoPolyLine
uid 772,0
va (VaSet
vasetType 3
)
xt "50000,84000,60000,84000"
pts [
"60000,84000"
"50000,84000"
]
)
start &109
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 775,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 776,0
va (VaSet
isHidden 1
)
xt "59000,83000,63200,84000"
st "ddr_ck_mo"
blo "59000,83800"
tm "WireNameMgr"
)
)
on &110
)
*361 (Wire
uid 785,0
shape (OrthoPolyLine
uid 786,0
va (VaSet
vasetType 3
)
xt "50000,88000,60000,88000"
pts [
"60000,88000"
"50000,88000"
]
)
start &111
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 789,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 790,0
va (VaSet
isHidden 1
)
xt "59000,87000,63100,88000"
st "ddr_ck_po"
blo "59000,87800"
tm "WireNameMgr"
)
)
on &112
)
*362 (Wire
uid 799,0
shape (OrthoPolyLine
uid 800,0
va (VaSet
vasetType 3
)
xt "50000,92000,60000,92000"
pts [
"60000,92000"
"50000,92000"
]
)
start &113
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 803,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 804,0
va (VaSet
isHidden 1
)
xt "59000,91000,63000,92000"
st "ddr_cke_o"
blo "59000,91800"
tm "WireNameMgr"
)
)
on &114
)
*363 (Wire
uid 813,0
shape (OrthoPolyLine
uid 814,0
va (VaSet
vasetType 3
)
xt "50000,96000,60000,96000"
pts [
"60000,96000"
"50000,96000"
]
)
start &115
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 817,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 818,0
va (VaSet
isHidden 1
)
xt "59000,95000,63100,96000"
st "ddr_cs_no"
blo "59000,95800"
tm "WireNameMgr"
)
)
on &116
)
*364 (Wire
uid 827,0
shape (OrthoPolyLine
uid 828,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,148000,10000,148000"
pts [
"0,148000"
"10000,148000"
]
)
start &117
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 831,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 832,0
va (VaSet
isHidden 1
)
xt "2000,147000,5500,148000"
st "ddr_dq_i"
blo "2000,147800"
tm "WireNameMgr"
)
)
on &118
)
*365 (Wire
uid 841,0
shape (OrthoPolyLine
uid 842,0
va (VaSet
vasetType 3
)
xt "50000,100000,60000,100000"
pts [
"60000,100000"
"50000,100000"
]
)
start &119
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 845,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 846,0
va (VaSet
isHidden 1
)
xt "59000,99000,63100,100000"
st "ddr_ldm_o"
blo "59000,99800"
tm "WireNameMgr"
)
)
on &120
)
*366 (Wire
uid 855,0
shape (OrthoPolyLine
uid 856,0
va (VaSet
vasetType 3
)
xt "50000,104000,60000,104000"
pts [
"60000,104000"
"50000,104000"
]
)
start &121
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 859,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 860,0
va (VaSet
isHidden 1
)
xt "59000,103000,63900,104000"
st "ddr_ldqs_o"
blo "59000,103800"
tm "WireNameMgr"
)
)
on &122
)
*367 (Wire
uid 869,0
shape (OrthoPolyLine
uid 870,0
va (VaSet
vasetType 3
)
xt "50000,108000,60000,108000"
pts [
"60000,108000"
"50000,108000"
]
)
start &123
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 873,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 874,0
va (VaSet
isHidden 1
)
xt "59000,107000,63900,108000"
st "ddr_ras_no"
blo "59000,107800"
tm "WireNameMgr"
)
)
on &124
)
*368 (Wire
uid 883,0
shape (OrthoPolyLine
uid 884,0
va (VaSet
vasetType 3
)
xt "50000,112000,60000,112000"
pts [
"60000,112000"
"50000,112000"
]
)
start &125
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 887,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 888,0
va (VaSet
isHidden 1
)
xt "59000,111000,63300,112000"
st "ddr_udm_o"
blo "59000,111800"
tm "WireNameMgr"
)
)
on &126
)
*369 (Wire
uid 897,0
shape (OrthoPolyLine
uid 898,0
va (VaSet
vasetType 3
)
xt "50000,116000,60000,116000"
pts [
"60000,116000"
"50000,116000"
]
)
start &127
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 901,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 902,0
va (VaSet
isHidden 1
)
xt "59000,115000,64100,116000"
st "ddr_udqs_o"
blo "59000,115800"
tm "WireNameMgr"
)
)
on &128
)
*370 (Wire
uid 911,0
shape (OrthoPolyLine
uid 912,0
va (VaSet
vasetType 3
)
xt "50000,120000,60000,120000"
pts [
"60000,120000"
"50000,120000"
]
)
start &129
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 915,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 916,0
va (VaSet
isHidden 1
)
xt "59000,119000,63300,120000"
st "ddr_we_no"
blo "59000,119800"
tm "WireNameMgr"
)
)
on &130
)
*371 (Wire
uid 925,0
shape (OrthoPolyLine
uid 926,0
va (VaSet
vasetType 3
)
xt "50000,124000,60000,124000"
pts [
"60000,124000"
"50000,124000"
]
)
start &131
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 929,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 930,0
va (VaSet
isHidden 1
)
xt "59000,123000,63600,124000"
st "disp_clk_o"
blo "59000,123800"
tm "WireNameMgr"
)
)
on &132
)
*372 (Wire
uid 939,0
shape (OrthoPolyLine
uid 940,0
va (VaSet
vasetType 3
)
xt "50000,128000,60000,128000"
pts [
"60000,128000"
"50000,128000"
]
)
start &133
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 943,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 944,0
va (VaSet
isHidden 1
)
xt "59000,127000,63800,128000"
st "disp_dat_o"
blo "59000,127800"
tm "WireNameMgr"
)
)
on &134
)
*373 (Wire
uid 953,0
shape (OrthoPolyLine
uid 954,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50000,132000,60000,132000"
pts [
"60000,132000"
"50000,132000"
]
)
start &135
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 957,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 958,0
va (VaSet
isHidden 1
)
xt "59000,131000,64200,132000"
st "disp_load_o"
blo "59000,131800"
tm "WireNameMgr"
)
)
on &136
)
*374 (Wire
uid 967,0
shape (OrthoPolyLine
uid 968,0
va (VaSet
vasetType 3
)
xt "50000,136000,60000,136000"
pts [
"60000,136000"
"50000,136000"
]
)
start &137
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 971,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 972,0
va (VaSet
isHidden 1
)
xt "59000,135000,64100,136000"
st "disp_rst_no"
blo "59000,135800"
tm "WireNameMgr"
)
)
on &138
)
*375 (Wire
uid 981,0
shape (OrthoPolyLine
uid 982,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,152000,10000,152000"
pts [
"0,152000"
"10000,152000"
]
)
start &139
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 985,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 986,0
va (VaSet
isHidden 1
)
xt "2000,151000,8100,152000"
st "dunno_gc_mio"
blo "2000,151800"
tm "WireNameMgr"
)
)
on &140
)
*376 (Wire
uid 995,0
shape (OrthoPolyLine
uid 996,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,156000,10000,156000"
pts [
"0,156000"
"10000,156000"
]
)
start &141
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 999,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1000,0
va (VaSet
isHidden 1
)
xt "2000,155000,8000,156000"
st "dunno_gc_pio"
blo "2000,155800"
tm "WireNameMgr"
)
)
on &142
)
*377 (Wire
uid 1009,0
shape (OrthoPolyLine
uid 1010,0
va (VaSet
vasetType 3
)
xt "50000,140000,60000,140000"
pts [
"60000,140000"
"50000,140000"
]
)
start &143
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1013,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1014,0
va (VaSet
isHidden 1
)
xt "59000,139000,64500,140000"
st "eeprom_cs_o"
blo "59000,139800"
tm "WireNameMgr"
)
)
on &144
)
*378 (Wire
uid 1023,0
shape (OrthoPolyLine
uid 1024,0
va (VaSet
vasetType 3
)
xt "0,160000,10000,160000"
pts [
"0,160000"
"10000,160000"
]
)
start &145
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1027,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1028,0
va (VaSet
isHidden 1
)
xt "2000,159000,6900,160000"
st "eeprom_d_i"
blo "2000,159800"
tm "WireNameMgr"
)
)
on &146
)
*379 (Wire
uid 1037,0
shape (OrthoPolyLine
uid 1038,0
va (VaSet
vasetType 3
)
xt "50000,144000,60000,144000"
pts [
"60000,144000"
"50000,144000"
]
)
start &147
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1041,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1042,0
va (VaSet
isHidden 1
)
xt "59000,143000,64200,144000"
st "eeprom_d_o"
blo "59000,143800"
tm "WireNameMgr"
)
)
on &148
)
*380 (Wire
uid 1051,0
shape (OrthoPolyLine
uid 1052,0
va (VaSet
vasetType 3
)
xt "50000,148000,60000,148000"
pts [
"60000,148000"
"50000,148000"
]
)
start &149
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1055,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1056,0
va (VaSet
isHidden 1
)
xt "59000,147000,64500,148000"
st "eeprom_sk_o"
blo "59000,147800"
tm "WireNameMgr"
)
)
on &150
)
*381 (Wire
uid 1065,0
shape (OrthoPolyLine
uid 1066,0
va (VaSet
vasetType 3
)
xt "0,164000,10000,164000"
pts [
"0,164000"
"10000,164000"
]
)
start &151
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1069,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1070,0
va (VaSet
isHidden 1
)
xt "2000,163000,5800,164000"
st "eth_col_o"
blo "2000,163800"
tm "WireNameMgr"
)
)
on &152
)
*382 (Wire
uid 1079,0
shape (OrthoPolyLine
uid 1080,0
va (VaSet
vasetType 3
)
xt "50000,152000,60000,152000"
pts [
"60000,152000"
"50000,152000"
]
)
start &153
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1083,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1084,0
va (VaSet
isHidden 1
)
xt "59000,151000,64100,152000"
st "eth_coma_o"
blo "59000,151800"
tm "WireNameMgr"
)
)
on &154
)
*383 (Wire
uid 1093,0
shape (OrthoPolyLine
uid 1094,0
va (VaSet
vasetType 3
)
xt "0,168000,10000,168000"
pts [
"0,168000"
"10000,168000"
]
)
start &155
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1097,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1098,0
va (VaSet
isHidden 1
)
xt "2000,167000,5500,168000"
st "eth_crs_i"
blo "2000,167800"
tm "WireNameMgr"
)
)
on &156
)
*384 (Wire
uid 1107,0
shape (OrthoPolyLine
uid 1108,0
va (VaSet
vasetType 3
)
xt "50000,156000,60000,156000"
pts [
"60000,156000"
"50000,156000"
]
)
start &157
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1111,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1112,0
va (VaSet
isHidden 1
)
xt "59000,155000,64500,156000"
st "eth_gtxclk_o"
blo "59000,155800"
tm "WireNameMgr"
)
)
on &158
)
*385 (Wire
uid 1121,0
shape (OrthoPolyLine
uid 1122,0
va (VaSet
vasetType 3
)
xt "0,172000,10000,172000"
pts [
"0,172000"
"10000,172000"
]
)
start &159
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1125,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1126,0
va (VaSet
isHidden 1
)
xt "2000,171000,6400,172000"
st "eth_int_ni"
blo "2000,171800"
tm "WireNameMgr"
)
)
on &160
)
*386 (Wire
uid 1135,0
shape (OrthoPolyLine
uid 1136,0
va (VaSet
vasetType 3
)
xt "0,176000,10000,176000"
pts [
"0,176000"
"10000,176000"
]
)
start &161
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1139,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1140,0
va (VaSet
isHidden 1
)
xt "2000,175000,6000,176000"
st "eth_md_io"
blo "2000,175800"
tm "WireNameMgr"
)
)
on &162
)
*387 (Wire
uid 1149,0
shape (OrthoPolyLine
uid 1150,0
va (VaSet
vasetType 3
)
xt "50000,160000,60000,160000"
pts [
"60000,160000"
"50000,160000"
]
)
start &163
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1153,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1154,0
va (VaSet
isHidden 1
)
xt "59000,159000,63200,160000"
st "eth_mdc_o"
blo "59000,159800"
tm "WireNameMgr"
)
)
on &164
)
*388 (Wire
uid 1163,0
shape (OrthoPolyLine
uid 1164,0
va (VaSet
vasetType 3
)
xt "50000,164000,60000,164000"
pts [
"60000,164000"
"50000,164000"
]
)
start &165
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1167,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1168,0
va (VaSet
isHidden 1
)
xt "59000,163000,64500,164000"
st "eth_reset_no"
blo "59000,163800"
tm "WireNameMgr"
)
)
on &166
)
*389 (Wire
uid 1177,0
shape (OrthoPolyLine
uid 1178,0
va (VaSet
vasetType 3
)
xt "0,180000,10000,180000"
pts [
"0,180000"
"10000,180000"
]
)
start &167
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1181,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1182,0
va (VaSet
isHidden 1
)
xt "2000,179000,7200,180000"
st "eth_rx_clk_i"
blo "2000,179800"
tm "WireNameMgr"
)
)
on &168
)
*390 (Wire
uid 1191,0
shape (OrthoPolyLine
uid 1192,0
va (VaSet
vasetType 3
)
xt "0,184000,10000,184000"
pts [
"0,184000"
"10000,184000"
]
)
start &169
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1195,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1196,0
va (VaSet
isHidden 1
)
xt "2000,183000,7200,184000"
st "eth_rx_dv_i"
blo "2000,183800"
tm "WireNameMgr"
)
)
on &170
)
*391 (Wire
uid 1205,0
shape (OrthoPolyLine
uid 1206,0
va (VaSet
vasetType 3
)
xt "0,188000,10000,188000"
pts [
"0,188000"
"10000,188000"
]
)
start &171
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1209,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1210,0
va (VaSet
isHidden 1
)
xt "2000,187000,6900,188000"
st "eth_rx_er_i"
blo "2000,187800"
tm "WireNameMgr"
)
)
on &172
)
*392 (Wire
uid 1219,0
shape (OrthoPolyLine
uid 1220,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,192000,10000,192000"
pts [
"0,192000"
"10000,192000"
]
)
start &173
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1223,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1224,0
va (VaSet
isHidden 1
)
xt "2000,191000,5700,192000"
st "eth_rxd_i"
blo "2000,191800"
tm "WireNameMgr"
)
)
on &174
)
*393 (Wire
uid 1233,0
shape (OrthoPolyLine
uid 1234,0
va (VaSet
vasetType 3
)
xt "50000,168000,60000,168000"
pts [
"60000,168000"
"50000,168000"
]
)
start &175
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1237,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1238,0
va (VaSet
isHidden 1
)
xt "59000,167000,64500,168000"
st "eth_tx_clk_o"
blo "59000,167800"
tm "WireNameMgr"
)
)
on &176
)
*394 (Wire
uid 1247,0
shape (OrthoPolyLine
uid 1248,0
va (VaSet
vasetType 3
)
xt "50000,172000,60000,172000"
pts [
"60000,172000"
"50000,172000"
]
)
start &177
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1251,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1252,0
va (VaSet
isHidden 1
)
xt "59000,171000,64400,172000"
st "eth_tx_en_o"
blo "59000,171800"
tm "WireNameMgr"
)
)
on &178
)
*395 (Wire
uid 1261,0
shape (OrthoPolyLine
uid 1262,0
va (VaSet
vasetType 3
)
xt "50000,176000,60000,176000"
pts [
"60000,176000"
"50000,176000"
]
)
start &179
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1265,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1266,0
va (VaSet
isHidden 1
)
xt "59000,175000,64200,176000"
st "eth_tx_er_o"
blo "59000,175800"
tm "WireNameMgr"
)
)
on &180
)
*396 (Wire
uid 1275,0
shape (OrthoPolyLine
uid 1276,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50000,180000,60000,180000"
pts [
"60000,180000"
"50000,180000"
]
)
start &181
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1279,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1280,0
va (VaSet
isHidden 1
)
xt "59000,179000,63000,180000"
st "eth_txd_o"
blo "59000,179800"
tm "WireNameMgr"
)
)
on &182
)
*397 (Wire
uid 1289,0
shape (OrthoPolyLine
uid 1290,0
va (VaSet
vasetType 3
)
xt "50000,184000,60000,184000"
pts [
"60000,184000"
"50000,184000"
]
)
start &183
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1293,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1294,0
va (VaSet
isHidden 1
)
xt "59000,183000,63800,184000"
st "flash_ale_o"
blo "59000,183800"
tm "WireNameMgr"
)
)
on &184
)
*398 (Wire
uid 1303,0
shape (OrthoPolyLine
uid 1304,0
va (VaSet
vasetType 3
)
xt "0,196000,10000,196000"
pts [
"0,196000"
"10000,196000"
]
)
start &185
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1307,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1308,0
va (VaSet
isHidden 1
)
xt "2000,195000,7700,196000"
st "flash_busy_ni"
blo "2000,195800"
tm "WireNameMgr"
)
)
on &186
)
*399 (Wire
uid 1317,0
shape (OrthoPolyLine
uid 1318,0
va (VaSet
vasetType 3
)
xt "50000,188000,60000,188000"
pts [
"60000,188000"
"50000,188000"
]
)
start &187
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1321,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1322,0
va (VaSet
isHidden 1
)
xt "59000,187000,63800,188000"
st "flash_cle_o"
blo "59000,187800"
tm "WireNameMgr"
)
)
on &188
)
*400 (Wire
uid 1331,0
shape (OrthoPolyLine
uid 1332,0
va (VaSet
vasetType 3
)
xt "50000,192000,60000,192000"
pts [
"60000,192000"
"50000,192000"
]
)
start &189
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1335,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1336,0
va (VaSet
isHidden 1
)
xt "59000,191000,64100,192000"
st "flash_cs_no"
blo "59000,191800"
tm "WireNameMgr"
)
)
on &190
)
*401 (Wire
uid 1345,0
shape (OrthoPolyLine
uid 1346,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,200000,10000,200000"
pts [
"0,200000"
"10000,200000"
]
)
start &191
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1349,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1350,0
va (VaSet
isHidden 1
)
xt "2000,199000,7600,200000"
st "flash_data_io"
blo "2000,199800"
tm "WireNameMgr"
)
)
on &192
)
*402 (Wire
uid 1359,0
shape (OrthoPolyLine
uid 1360,0
va (VaSet
vasetType 3
)
xt "50000,196000,60000,196000"
pts [
"60000,196000"
"50000,196000"
]
)
start &193
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1363,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1364,0
va (VaSet
isHidden 1
)
xt "59000,195000,65900,196000"
st "flash_rd_ena_no"
blo "59000,195800"
tm "WireNameMgr"
)
)
on &194
)
*403 (Wire
uid 1373,0
shape (OrthoPolyLine
uid 1374,0
va (VaSet
vasetType 3
)
xt "50000,200000,60000,200000"
pts [
"60000,200000"
"50000,200000"
]
)
start &195
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1377,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1378,0
va (VaSet
isHidden 1
)
xt "59000,199000,66000,200000"
st "flash_wr_ena_no"
blo "59000,199800"
tm "WireNameMgr"
)
)
on &196
)
*404 (Wire
uid 1387,0
shape (OrthoPolyLine
uid 1388,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,204000,10000,204000"
pts [
"0,204000"
"10000,204000"
]
)
start &197
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1391,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1392,0
va (VaSet
isHidden 1
)
xt "2000,203000,6400,204000"
st "fo_desel_i"
blo "2000,203800"
tm "WireNameMgr"
)
)
on &198
)
*405 (Wire
uid 1401,0
shape (OrthoPolyLine
uid 1402,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,208000,10000,208000"
pts [
"0,208000"
"10000,208000"
]
)
start &199
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1405,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1406,0
va (VaSet
isHidden 1
)
xt "2000,207000,5000,208000"
st "fo_int_i"
blo "2000,207800"
tm "WireNameMgr"
)
)
on &200
)
*406 (Wire
uid 1415,0
shape (OrthoPolyLine
uid 1416,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,212000,10000,212000"
pts [
"0,212000"
"10000,212000"
]
)
start &201
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1419,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1420,0
va (VaSet
isHidden 1
)
xt "2000,211000,7900,212000"
st "fo_mod_abs_i"
blo "2000,211800"
tm "WireNameMgr"
)
)
on &202
)
*407 (Wire
uid 1429,0
shape (OrthoPolyLine
uid 1430,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,216000,10000,216000"
pts [
"0,216000"
"10000,216000"
]
)
start &203
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1433,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1434,0
va (VaSet
isHidden 1
)
xt "2000,215000,7400,216000"
st "fo_mod_nr_i"
blo "2000,215800"
tm "WireNameMgr"
)
)
on &204
)
*408 (Wire
uid 1443,0
shape (OrthoPolyLine
uid 1444,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,220000,10000,220000"
pts [
"0,220000"
"10000,220000"
]
)
start &205
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1447,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1448,0
va (VaSet
isHidden 1
)
xt "2000,219000,7100,220000"
st "fo_pdown_i"
blo "2000,219800"
tm "WireNameMgr"
)
)
on &206
)
*409 (Wire
uid 1457,0
shape (OrthoPolyLine
uid 1458,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50000,204000,60000,204000"
pts [
"60000,204000"
"50000,204000"
]
)
start &207
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1461,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1462,0
va (VaSet
isHidden 1
)
xt "59000,203000,62700,204000"
st "fo_rd_mo"
blo "59000,203800"
tm "WireNameMgr"
)
)
on &208
)
*410 (Wire
uid 1471,0
shape (OrthoPolyLine
uid 1472,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50000,208000,60000,208000"
pts [
"60000,208000"
"50000,208000"
]
)
start &209
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1475,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1476,0
va (VaSet
isHidden 1
)
xt "59000,207000,62600,208000"
st "fo_rd_po"
blo "59000,207800"
tm "WireNameMgr"
)
)
on &210
)
*411 (Wire
uid 1485,0
shape (OrthoPolyLine
uid 1486,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,224000,10000,224000"
pts [
"0,224000"
"10000,224000"
]
)
start &211
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1489,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1490,0
va (VaSet
isHidden 1
)
xt "2000,223000,7100,224000"
st "fo_refclk_mi"
blo "2000,223800"
tm "WireNameMgr"
)
)
on &212
)
*412 (Wire
uid 1499,0
shape (OrthoPolyLine
uid 1500,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,228000,10000,228000"
pts [
"0,228000"
"10000,228000"
]
)
start &213
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1503,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1504,0
va (VaSet
isHidden 1
)
xt "2000,227000,7000,228000"
st "fo_refclk_pi"
blo "2000,227800"
tm "WireNameMgr"
)
)
on &214
)
*413 (Wire
uid 1513,0
shape (OrthoPolyLine
uid 1514,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,232000,10000,232000"
pts [
"0,232000"
"10000,232000"
]
)
start &215
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1517,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1518,0
va (VaSet
isHidden 1
)
xt "2000,231000,6900,232000"
st "fo_rx_los_i"
blo "2000,231800"
tm "WireNameMgr"
)
)
on &216
)
*414 (Wire
uid 1527,0
shape (OrthoPolyLine
uid 1528,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,236000,10000,236000"
pts [
"0,236000"
"10000,236000"
]
)
start &217
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1531,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1532,0
va (VaSet
isHidden 1
)
xt "2000,235000,5500,236000"
st "fo_scl_io"
blo "2000,235800"
tm "WireNameMgr"
)
)
on &218
)
*415 (Wire
uid 1541,0
shape (OrthoPolyLine
uid 1542,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,240000,10000,240000"
pts [
"0,240000"
"10000,240000"
]
)
start &219
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1545,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1546,0
va (VaSet
isHidden 1
)
xt "2000,239000,5800,240000"
st "fo_sda_io"
blo "2000,239800"
tm "WireNameMgr"
)
)
on &220
)
*416 (Wire
uid 1555,0
shape (OrthoPolyLine
uid 1556,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50000,212000,60000,212000"
pts [
"60000,212000"
"50000,212000"
]
)
start &221
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1559,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1560,0
va (VaSet
isHidden 1
)
xt "59000,211000,62700,212000"
st "fo_td_mo"
blo "59000,211800"
tm "WireNameMgr"
)
)
on &222
)
*417 (Wire
uid 1569,0
shape (OrthoPolyLine
uid 1570,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50000,216000,60000,216000"
pts [
"60000,216000"
"50000,216000"
]
)
start &223
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1573,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1574,0
va (VaSet
isHidden 1
)
xt "59000,215000,62600,216000"
st "fo_td_po"
blo "59000,215800"
tm "WireNameMgr"
)
)
on &224
)
*418 (Wire
uid 1583,0
shape (OrthoPolyLine
uid 1584,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,244000,10000,244000"
pts [
"0,244000"
"10000,244000"
]
)
start &225
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1587,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1588,0
va (VaSet
isHidden 1
)
xt "2000,243000,6900,244000"
st "fo_tx_dis_i"
blo "2000,243800"
tm "WireNameMgr"
)
)
on &226
)
*419 (Wire
uid 1597,0
shape (OrthoPolyLine
uid 1598,0
va (VaSet
vasetType 3
)
xt "0,248000,10000,248000"
pts [
"0,248000"
"10000,248000"
]
)
start &227
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1601,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1602,0
va (VaSet
isHidden 1
)
xt "2000,247000,6900,248000"
st "id_1wire_io"
blo "2000,247800"
tm "WireNameMgr"
)
)
on &228
)
*420 (Wire
uid 1611,0
shape (OrthoPolyLine
uid 1612,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,252000,10000,252000"
pts [
"0,252000"
"10000,252000"
]
)
start &229
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1615,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1616,0
va (VaSet
isHidden 1
)
xt "2000,251000,5800,252000"
st "idc_p2_io"
blo "2000,251800"
tm "WireNameMgr"
)
)
on &230
)
*421 (Wire
uid 1625,0
shape (OrthoPolyLine
uid 1626,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,256000,10000,256000"
pts [
"0,256000"
"10000,256000"
]
)
start &231
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1629,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1630,0
va (VaSet
isHidden 1
)
xt "2000,255000,5800,256000"
st "idc_p3_io"
blo "2000,255800"
tm "WireNameMgr"
)
)
on &232
)
*422 (Wire
uid 1639,0
shape (OrthoPolyLine
uid 1640,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,260000,10000,260000"
pts [
"0,260000"
"10000,260000"
]
)
start &233
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1643,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1644,0
va (VaSet
isHidden 1
)
xt "2000,259000,5800,260000"
st "idc_p4_io"
blo "2000,259800"
tm "WireNameMgr"
)
)
on &234
)
*423 (Wire
uid 1653,0
shape (OrthoPolyLine
uid 1654,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,264000,10000,264000"
pts [
"0,264000"
"10000,264000"
]
)
start &235
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1657,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1658,0
va (VaSet
isHidden 1
)
xt "2000,263000,5800,264000"
st "idc_p5_io"
blo "2000,263800"
tm "WireNameMgr"
)
)
on &236
)
*424 (Wire
uid 1667,0
shape (OrthoPolyLine
uid 1668,0
va (VaSet
vasetType 3
)
xt "50000,220000,60000,220000"
pts [
"60000,220000"
"50000,220000"
]
)
start &237
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1671,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1672,0
va (VaSet
isHidden 1
)
xt "59000,219000,64300,220000"
st "led_status_o"
blo "59000,219800"
tm "WireNameMgr"
)
)
on &238
)
*425 (Wire
uid 1681,0
shape (OrthoPolyLine
uid 1682,0
va (VaSet
vasetType 3
)
xt "0,268000,10000,268000"
pts [
"0,268000"
"10000,268000"
]
)
start &239
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1685,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1686,0
va (VaSet
isHidden 1
)
xt "2000,267000,8500,268000"
st "rst_poweron_ni"
blo "2000,267800"
tm "WireNameMgr"
)
)
on &240
)
*426 (Wire
uid 1695,0
shape (OrthoPolyLine
uid 1696,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,272000,10000,272000"
pts [
"0,272000"
"10000,272000"
]
)
start &241
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1699,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1700,0
va (VaSet
isHidden 1
)
xt "2000,271000,5600,272000"
st "sw_hex_i"
blo "2000,271800"
tm "WireNameMgr"
)
)
on &242
)
*427 (Wire
uid 1709,0
shape (OrthoPolyLine
uid 1710,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,276000,10000,276000"
pts [
"0,276000"
"10000,276000"
]
)
start &243
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1713,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1714,0
va (VaSet
isHidden 1
)
xt "2000,275000,5500,276000"
st "usb_d_io"
blo "2000,275800"
tm "WireNameMgr"
)
)
on &244
)
*428 (Wire
uid 1723,0
shape (OrthoPolyLine
uid 1724,0
va (VaSet
vasetType 3
)
xt "50000,224000,60000,224000"
pts [
"60000,224000"
"50000,224000"
]
)
start &245
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1727,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1728,0
va (VaSet
isHidden 1
)
xt "59000,223000,62600,224000"
st "usb_rd_o"
blo "59000,223800"
tm "WireNameMgr"
)
)
on &246
)
*429 (Wire
uid 1737,0
shape (OrthoPolyLine
uid 1738,0
va (VaSet
vasetType 3
)
xt "0,280000,10000,280000"
pts [
"0,280000"
"10000,280000"
]
)
start &247
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1741,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1742,0
va (VaSet
isHidden 1
)
xt "2000,279000,5600,280000"
st "usb_rxf_i"
blo "2000,279800"
tm "WireNameMgr"
)
)
on &248
)
*430 (Wire
uid 1751,0
shape (OrthoPolyLine
uid 1752,0
va (VaSet
vasetType 3
)
xt "0,284000,10000,284000"
pts [
"0,284000"
"10000,284000"
]
)
start &249
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1755,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1756,0
va (VaSet
isHidden 1
)
xt "2000,283000,5700,284000"
st "usb_txe_i"
blo "2000,283800"
tm "WireNameMgr"
)
)
on &250
)
*431 (Wire
uid 1765,0
shape (OrthoPolyLine
uid 1766,0
va (VaSet
vasetType 3
)
xt "50000,228000,60000,228000"
pts [
"60000,228000"
"50000,228000"
]
)
start &251
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1769,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1770,0
va (VaSet
isHidden 1
)
xt "59000,227000,62700,228000"
st "usb_wr_o"
blo "59000,227800"
tm "WireNameMgr"
)
)
on &252
)
*432 (Wire
uid 1779,0
shape (OrthoPolyLine
uid 1780,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,288000,10000,288000"
pts [
"0,288000"
"10000,288000"
]
)
start &253
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1783,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1784,0
va (VaSet
isHidden 1
)
xt "2000,287000,6800,288000"
st "z3_gpio_io"
blo "2000,287800"
tm "WireNameMgr"
)
)
on &254
)
*433 (Wire
uid 1793,0
shape (OrthoPolyLine
uid 1794,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,292000,10000,292000"
pts [
"0,292000"
"10000,292000"
]
)
start &255
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1797,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1798,0
va (VaSet
isHidden 1
)
xt "2000,291000,9000,292000"
st "z3_j26_lvds_mio"
blo "2000,291800"
tm "WireNameMgr"
)
)
on &256
)
*434 (Wire
uid 1807,0
shape (OrthoPolyLine
uid 1808,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,296000,10000,296000"
pts [
"0,296000"
"10000,296000"
]
)
start &257
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1811,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1812,0
va (VaSet
isHidden 1
)
xt "2000,295000,8900,296000"
st "z3_j26_lvds_pio"
blo "2000,295800"
tm "WireNameMgr"
)
)
on &258
)
*435 (Wire
uid 1821,0
shape (OrthoPolyLine
uid 1822,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,300000,10000,300000"
pts [
"0,300000"
"10000,300000"
]
)
start &259
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1825,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1826,0
va (VaSet
isHidden 1
)
xt "2000,299000,9000,300000"
st "z3_j27_lvds_mio"
blo "2000,299800"
tm "WireNameMgr"
)
)
on &260
)
*436 (Wire
uid 1835,0
shape (OrthoPolyLine
uid 1836,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,304000,10000,304000"
pts [
"0,304000"
"10000,304000"
]
)
start &261
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1839,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1840,0
va (VaSet
isHidden 1
)
xt "2000,303000,8900,304000"
st "z3_j27_lvds_pio"
blo "2000,303800"
tm "WireNameMgr"
)
)
on &262
)
*437 (Wire
uid 1849,0
shape (OrthoPolyLine
uid 1850,0
va (VaSet
vasetType 3
)
xt "0,308000,10000,308000"
pts [
"0,308000"
"10000,308000"
]
)
start &263
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1853,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1854,0
va (VaSet
isHidden 1
)
xt "2000,307000,8500,308000"
st "z3_mgt106a_mi"
blo "2000,307800"
tm "WireNameMgr"
)
)
on &264
)
*438 (Wire
uid 1863,0
shape (OrthoPolyLine
uid 1864,0
va (VaSet
vasetType 3
)
xt "50000,232000,60000,232000"
pts [
"60000,232000"
"50000,232000"
]
)
start &265
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1867,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1868,0
va (VaSet
isHidden 1
)
xt "59000,231000,65800,232000"
st "z3_mgt106a_mo"
blo "59000,231800"
tm "WireNameMgr"
)
)
on &266
)
*439 (Wire
uid 1877,0
shape (OrthoPolyLine
uid 1878,0
va (VaSet
vasetType 3
)
xt "0,312000,10000,312000"
pts [
"0,312000"
"10000,312000"
]
)
start &267
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1881,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1882,0
va (VaSet
isHidden 1
)
xt "2000,311000,8400,312000"
st "z3_mgt106a_pi"
blo "2000,311800"
tm "WireNameMgr"
)
)
on &268
)
*440 (Wire
uid 1891,0
shape (OrthoPolyLine
uid 1892,0
va (VaSet
vasetType 3
)
xt "50000,236000,60000,236000"
pts [
"60000,236000"
"50000,236000"
]
)
start &269
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1895,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1896,0
va (VaSet
isHidden 1
)
xt "59000,235000,65700,236000"
st "z3_mgt106a_po"
blo "59000,235800"
tm "WireNameMgr"
)
)
on &270
)
*441 (Wire
uid 1905,0
shape (OrthoPolyLine
uid 1906,0
va (VaSet
vasetType 3
)
xt "0,316000,10000,316000"
pts [
"0,316000"
"10000,316000"
]
)
start &271
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1909,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1910,0
va (VaSet
isHidden 1
)
xt "2000,315000,8600,316000"
st "z3_mgt106b_mi"
blo "2000,315800"
tm "WireNameMgr"
)
)
on &272
)
*442 (Wire
uid 1919,0
shape (OrthoPolyLine
uid 1920,0
va (VaSet
vasetType 3
)
xt "50000,240000,60000,240000"
pts [
"60000,240000"
"50000,240000"
]
)
start &273
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1923,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1924,0
va (VaSet
isHidden 1
)
xt "59000,239000,65900,240000"
st "z3_mgt106b_mo"
blo "59000,239800"
tm "WireNameMgr"
)
)
on &274
)
*443 (Wire
uid 1933,0
shape (OrthoPolyLine
uid 1934,0
va (VaSet
vasetType 3
)
xt "0,320000,10000,320000"
pts [
"0,320000"
"10000,320000"
]
)
start &275
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1937,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1938,0
va (VaSet
isHidden 1
)
xt "2000,319000,8500,320000"
st "z3_mgt106b_pi"
blo "2000,319800"
tm "WireNameMgr"
)
)
on &276
)
*444 (Wire
uid 1947,0
shape (OrthoPolyLine
uid 1948,0
va (VaSet
vasetType 3
)
xt "50000,244000,60000,244000"
pts [
"60000,244000"
"50000,244000"
]
)
start &277
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1951,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1952,0
va (VaSet
isHidden 1
)
xt "59000,243000,65800,244000"
st "z3_mgt106b_po"
blo "59000,243800"
tm "WireNameMgr"
)
)
on &278
)
*445 (Wire
uid 1961,0
shape (OrthoPolyLine
uid 1962,0
va (VaSet
vasetType 3
)
xt "0,324000,10000,324000"
pts [
"0,324000"
"10000,324000"
]
)
start &279
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1965,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1966,0
va (VaSet
isHidden 1
)
xt "2000,323000,8500,324000"
st "z3_mgt109a_mi"
blo "2000,323800"
tm "WireNameMgr"
)
)
on &280
)
*446 (Wire
uid 1975,0
shape (OrthoPolyLine
uid 1976,0
va (VaSet
vasetType 3
)
xt "50000,248000,60000,248000"
pts [
"60000,248000"
"50000,248000"
]
)
start &281
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1979,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1980,0
va (VaSet
isHidden 1
)
xt "59000,247000,65800,248000"
st "z3_mgt109a_mo"
blo "59000,247800"
tm "WireNameMgr"
)
)
on &282
)
*447 (Wire
uid 1989,0
shape (OrthoPolyLine
uid 1990,0
va (VaSet
vasetType 3
)
xt "0,328000,10000,328000"
pts [
"0,328000"
"10000,328000"
]
)
start &283
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1993,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1994,0
va (VaSet
isHidden 1
)
xt "2000,327000,8400,328000"
st "z3_mgt109a_pi"
blo "2000,327800"
tm "WireNameMgr"
)
)
on &284
)
*448 (Wire
uid 2003,0
shape (OrthoPolyLine
uid 2004,0
va (VaSet
vasetType 3
)
xt "50000,252000,60000,252000"
pts [
"60000,252000"
"50000,252000"
]
)
start &285
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2007,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2008,0
va (VaSet
isHidden 1
)
xt "59000,251000,65700,252000"
st "z3_mgt109a_po"
blo "59000,251800"
tm "WireNameMgr"
)
)
on &286
)
*449 (Wire
uid 2017,0
shape (OrthoPolyLine
uid 2018,0
va (VaSet
vasetType 3
)
xt "0,332000,10000,332000"
pts [
"0,332000"
"10000,332000"
]
)
start &287
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2021,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2022,0
va (VaSet
isHidden 1
)
xt "2000,331000,8600,332000"
st "z3_mgt109b_mi"
blo "2000,331800"
tm "WireNameMgr"
)
)
on &288
)
*450 (Wire
uid 2031,0
shape (OrthoPolyLine
uid 2032,0
va (VaSet
vasetType 3
)
xt "50000,256000,60000,256000"
pts [
"60000,256000"
"50000,256000"
]
)
start &289
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2035,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2036,0
va (VaSet
isHidden 1
)
xt "59000,255000,65900,256000"
st "z3_mgt109b_mo"
blo "59000,255800"
tm "WireNameMgr"
)
)
on &290
)
*451 (Wire
uid 2045,0
shape (OrthoPolyLine
uid 2046,0
va (VaSet
vasetType 3
)
xt "0,336000,10000,336000"
pts [
"0,336000"
"10000,336000"
]
)
start &291
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2049,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2050,0
va (VaSet
isHidden 1
)
xt "2000,335000,8500,336000"
st "z3_mgt109b_pi"
blo "2000,335800"
tm "WireNameMgr"
)
)
on &292
)
*452 (Wire
uid 2059,0
shape (OrthoPolyLine
uid 2060,0
va (VaSet
vasetType 3
)
xt "50000,260000,60000,260000"
pts [
"60000,260000"
"50000,260000"
]
)
start &293
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2063,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2064,0
va (VaSet
isHidden 1
)
xt "59000,259000,65800,260000"
st "z3_mgt109b_po"
blo "59000,259800"
tm "WireNameMgr"
)
)
on &294
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *453 (PackageList
uid 2393,0
stg "VerticalLayoutStrategy"
textVec [
*454 (Text
uid 2394,0
va (VaSet
font "courier,8,1"
)
xt "0,0,6500,900"
st "Package List"
blo "0,700"
)
*455 (MLText
uid 2395,0
va (VaSet
)
xt "0,900,12100,4900"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 2396,0
stg "VerticalLayoutStrategy"
textVec [
*456 (Text
uid 2397,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,28200,1000"
st "Compiler Directives"
blo "20000,800"
)
*457 (Text
uid 2398,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,29500,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*458 (MLText
uid 2399,0
va (VaSet
isHidden 1
)
xt "20000,2000,27800,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*459 (Text
uid 2400,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,4000,30000,5000"
st "Post-module directives:"
blo "20000,4800"
)
*460 (MLText
uid 2401,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*461 (Text
uid 2402,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,5000,29600,6000"
st "End-module directives:"
blo "20000,5800"
)
*462 (MLText
uid 2403,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-5,5,1010,695"
viewArea "-12500,0,427500,273889"
cachedDiagramExtent "-12500,0,70000,336500"
hasePageBreakOrigin 1
pageBreakOrigin "-3000,0"
lastUid 2460,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "200,200,2100,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "1000,1000,4000,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*463 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,3200,6400,4400"
st "<library>"
blo "1600,4200"
tm "BdLibraryNameMgr"
)
*464 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,4400,5900,5600"
st "<block>"
blo "1600,5400"
tm "BlkNameMgr"
)
*465 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,5600,3500,6800"
st "U_0"
blo "1600,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "1600,13200,1600,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*466 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*467 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*468 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*469 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*470 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*471 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*472 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*473 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*474 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*475 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*476 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*477 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*478 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,4000,4700,5000"
st "eb1"
blo "3300,4800"
tm "HdlTextNameMgr"
)
*479 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,5000,3800,6000"
st "1"
blo "3300,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "charter,8,0"
)
xt "0,0,3100,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "charter,8,0"
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "charter,10,0"
)
)
second (MLText
va (VaSet
font "charter,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,15400,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*480 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*481 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,9600,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*482 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*483 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "charter,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "helvetica,8,1"
)
xt "20000,0,25500,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "helvetica,8,1"
)
xt "20000,1000,22400,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,23700,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "helvetica,8,1"
)
xt "20000,195200,27200,196200"
st "Diagram Signals:"
blo "20000,196000"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 147,0
usingSuid 1
emptyRow *484 (LEmptyRow
)
uid 2406,0
optionalChildren [
*485 (RefLabelRowHdr
)
*486 (TitleRowHdr
)
*487 (FilterRowHdr
)
*488 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*489 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*490 (GroupColHdr
tm "GroupColHdrMgr"
)
*491 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*492 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*493 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*494 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*495 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*496 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*497 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_xtal_125_mi"
t "std_logic"
prec "-- CLOCKS"
eolc "--CRYSTAL_CLK_M"
preAdd 0
posAdd 0
o 1
suid 18,0
)
)
uid 2067,0
)
*498 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_xtal_125_pi"
t "std_logic"
eolc "--CRYSTAL_CLK_P"
preAdd 0
posAdd 0
o 2
suid 19,0
)
)
uid 2069,0
)
*499 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_mgtclk0a_mi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 3
suid 10,0
)
)
uid 2071,0
)
*500 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_mgtclk0a_pi"
t "std_logic"
eolc "--MGTCLK0A_P"
preAdd 0
posAdd 0
o 4
suid 11,0
)
)
uid 2073,0
)
*501 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_mgtclk0b_mi"
t "std_logic"
eolc "--MGTCLK0B_M"
preAdd 0
posAdd 0
o 5
suid 12,0
)
)
uid 2075,0
)
*502 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_mgtclk0b_pi"
t "std_logic"
eolc "--MGTCLK0B_P"
preAdd 0
posAdd 0
o 6
suid 13,0
)
)
uid 2077,0
)
*503 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_mgtclk1a_mi"
t "std_logic"
eolc "--MGTCLK1A_M"
preAdd 0
posAdd 0
o 7
suid 14,0
)
)
uid 2079,0
)
*504 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_mgtclk1a_pi"
t "std_logic"
eolc "--MGTCLK1A_P"
preAdd 0
posAdd 0
o 8
suid 15,0
)
)
uid 2081,0
)
*505 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_mgtclk1b_mi"
t "std_logic"
eolc "--MGTCLK1B_M"
preAdd 0
posAdd 0
o 9
suid 16,0
)
)
uid 2083,0
)
*506 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_mgtclk1b_pi"
t "std_logic"
eolc "--MGTCLK1B_P"
preAdd 0
posAdd 0
o 10
suid 17,0
)
)
uid 2085,0
)
*507 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cjt_fpga_jtag_ena_i"
t "std_logic"
prec "-- CONF/JTAG"
eolc "--FPGA_JTAG_ENA"
preAdd 0
posAdd 0
o 11
suid 1,0
)
)
uid 2087,0
)
*508 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cjt_fpga_jtag_tck_i"
t "std_logic"
eolc "--FPGA_JTAG_TCK"
preAdd 0
posAdd 0
o 12
suid 2,0
)
)
uid 2089,0
)
*509 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cjt_fpga_jtag_tdi_i"
t "std_logic"
eolc "--FPGA_JTAG_TDI"
preAdd 0
posAdd 0
o 13
suid 3,0
)
)
uid 2091,0
)
*510 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cjt_fpga_jtag_tdo_i"
t "std_logic"
eolc "--FPGA_JTAG_TDO"
preAdd 0
posAdd 0
o 14
suid 4,0
)
)
uid 2093,0
)
*511 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cjt_fpga_jtag_tms_i"
t "std_logic"
eolc "--FPGA_JTAG_TMS"
preAdd 0
posAdd 0
o 15
suid 5,0
)
)
uid 2095,0
)
*512 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cjt_reload_fpga_fw_n_i"
t "std_logic"
eolc "--RELOAD_FPGA_FW_N"
preAdd 0
posAdd 0
o 16
suid 6,0
)
)
uid 2097,0
)
*513 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cjt_rev_b0_i"
t "std_logic"
eolc "--REV_B0"
preAdd 0
posAdd 0
o 17
suid 7,0
)
)
uid 2099,0
)
*514 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cjt_rev_b1_i"
t "std_logic"
eolc "--REV_B1"
preAdd 0
posAdd 0
o 18
suid 8,0
)
)
uid 2101,0
)
*515 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cjt_rev_clk_i"
t "std_logic"
eolc "--REV_CLK"
preAdd 0
posAdd 0
o 19
suid 9,0
)
)
uid 2103,0
)
*516 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cx4_lane0_mi"
t "std_logic"
prec "-- CX4"
eolc "--LANE_0_RX_M"
preAdd 0
posAdd 0
o 20
suid 20,0
)
)
uid 2105,0
)
*517 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cx4_lane0_pi"
t "std_logic"
eolc "--LANE_0_RX_P"
preAdd 0
posAdd 0
o 21
suid 22,0
)
)
uid 2107,0
)
*518 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "cx4_lane0_mo"
t "std_logic"
eolc "--LANE_0_TX_M"
preAdd 0
posAdd 0
o 22
suid 21,0
)
)
uid 2109,0
)
*519 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "cx4_lane0_po"
t "std_logic"
eolc "--LANE_0_TX_P"
preAdd 0
posAdd 0
o 23
suid 23,0
)
)
uid 2111,0
)
*520 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cx4_lane1_pi"
t "std_logic"
eolc "--LANE_1_RX_P"
preAdd 0
posAdd 0
o 24
suid 42,0
)
)
uid 2113,0
)
*521 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "cx4_lane1_po"
t "std_logic"
eolc "--LANE_1_TX_P"
preAdd 0
posAdd 0
o 25
suid 43,0
)
)
uid 2115,0
)
*522 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "cx4_lane1_mo"
t "std_logic"
eolc "--LANE_1_TX_M"
preAdd 0
posAdd 0
o 26
suid 41,0
)
)
uid 2117,0
)
*523 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cx4_lane1_mi"
t "std_logic"
eolc "--LANE_1_RX_M"
preAdd 0
posAdd 0
o 27
suid 40,0
)
)
uid 2119,0
)
*524 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "cx4_lane2_mo"
t "std_logic"
eolc "--LANE_2_TX_M"
preAdd 0
posAdd 0
o 28
suid 45,0
)
)
uid 2121,0
)
*525 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cx4_lane2_mi"
t "std_logic"
eolc "--LANE_2_RX_M"
preAdd 0
posAdd 0
o 29
suid 44,0
)
)
uid 2123,0
)
*526 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cx4_lane2_pi"
t "std_logic"
eolc "--LANE_2_RX_P"
preAdd 0
posAdd 0
o 30
suid 46,0
)
)
uid 2125,0
)
*527 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "cx4_lane2_po"
t "std_logic"
eolc "--LANE_2_TX_P"
preAdd 0
posAdd 0
o 31
suid 47,0
)
)
uid 2127,0
)
*528 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "cx4_lane3_po"
t "std_logic"
eolc "--LANE_3_TX_P"
preAdd 0
posAdd 0
o 32
suid 51,0
)
)
uid 2129,0
)
*529 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cx4_lane3_mi"
t "std_logic"
eolc "--LANE_3_RX_M"
preAdd 0
posAdd 0
o 33
suid 48,0
)
)
uid 2131,0
)
*530 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "cx4_lane3_mo"
t "std_logic"
eolc "--LANE_3_TX_M"
preAdd 0
posAdd 0
o 34
suid 49,0
)
)
uid 2133,0
)
*531 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cx4_lane3_pi"
t "std_logic"
eolc "--LANE_3_RX_P"
preAdd 0
posAdd 0
o 35
suid 50,0
)
)
uid 2135,0
)
*532 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cx4_lane10_mi"
t "std_logic"
eolc "--LANE_10_RX_M"
preAdd 0
posAdd 0
o 36
suid 24,0
)
)
uid 2137,0
)
*533 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "cx4_lane10_po"
t "std_logic"
eolc "--LANE_10_TX_P"
preAdd 0
posAdd 0
o 37
suid 27,0
)
)
uid 2139,0
)
*534 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cx4_lane10_pi"
t "std_logic"
eolc "--LANE_10_RX_P"
preAdd 0
posAdd 0
o 38
suid 26,0
)
)
uid 2141,0
)
*535 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "cx4_lane10_mo"
t "std_logic"
eolc "--LANE_10_TX_M"
preAdd 0
posAdd 0
o 39
suid 25,0
)
)
uid 2143,0
)
*536 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cx4_lane11_pi"
t "std_logic"
eolc "--LANE_11_RX_P"
preAdd 0
posAdd 0
o 40
suid 30,0
)
)
uid 2145,0
)
*537 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cx4_lane11_mi"
t "std_logic"
eolc "--LANE_11_RX_M"
preAdd 0
posAdd 0
o 41
suid 28,0
)
)
uid 2147,0
)
*538 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "cx4_lane11_mo"
t "std_logic"
eolc "--LANE_11_TX_M"
preAdd 0
posAdd 0
o 42
suid 29,0
)
)
uid 2149,0
)
*539 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "cx4_lane11_po"
t "std_logic"
eolc "--LANE_11_TX_P"
preAdd 0
posAdd 0
o 43
suid 31,0
)
)
uid 2151,0
)
*540 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "cx4_lane12_po"
t "std_logic"
eolc "--LANE_12_TX_P"
preAdd 0
posAdd 0
o 44
suid 35,0
)
)
uid 2153,0
)
*541 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "cx4_lane12_mo"
t "std_logic"
eolc "--LANE_12_TX_M"
preAdd 0
posAdd 0
o 45
suid 33,0
)
)
uid 2155,0
)
*542 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cx4_lane12_mi"
t "std_logic"
eolc "--LANE_12_RX_M"
preAdd 0
posAdd 0
o 46
suid 32,0
)
)
uid 2157,0
)
*543 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cx4_lane12_pi"
t "std_logic"
eolc "--LANE_12_RX_P"
preAdd 0
posAdd 0
o 47
suid 34,0
)
)
uid 2159,0
)
*544 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "cx4_lane13_po"
t "std_logic"
eolc "--LANE_13_TX_P"
preAdd 0
posAdd 0
o 48
suid 39,0
)
)
uid 2161,0
)
*545 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "cx4_lane13_mo"
t "std_logic"
eolc "--LANE_13_TX_M"
preAdd 0
posAdd 0
o 49
suid 37,0
)
)
uid 2163,0
)
*546 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cx4_lane13_mi"
t "std_logic"
eolc "--LANE_13_RX_M"
preAdd 0
posAdd 0
o 50
suid 36,0
)
)
uid 2165,0
)
*547 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cx4_lane13_pi"
t "std_logic"
eolc "--LANE_13_RX_P"
preAdd 0
posAdd 0
o 51
suid 38,0
)
)
uid 2167,0
)
*548 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_addr_o"
t "std_logic_vector"
b "(12 downto 0)"
prec "-- DDR RAM"
eolc "--DDR_ADDR12"
preAdd 0
posAdd 0
o 52
suid 52,0
)
)
uid 2169,0
)
*549 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_ba_o"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--DDR_BA1"
preAdd 0
posAdd 0
o 53
suid 53,0
)
)
uid 2171,0
)
*550 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_cas_no"
t "std_logic"
eolc "--DDR_CAS_N"
preAdd 0
posAdd 0
o 54
suid 54,0
)
)
uid 2173,0
)
*551 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_ck_po"
t "std_logic"
eolc "--DDR_CK"
preAdd 0
posAdd 0
o 55
suid 56,0
)
)
uid 2175,0
)
*552 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_ck_mo"
t "std_logic"
eolc "--DDR_CK_N"
preAdd 0
posAdd 0
o 56
suid 55,0
)
)
uid 2177,0
)
*553 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_cke_o"
t "std_logic"
eolc "--DDR_CKE"
preAdd 0
posAdd 0
o 57
suid 57,0
)
)
uid 2179,0
)
*554 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_cs_no"
t "std_logic"
eolc "--DDR_CS_N"
preAdd 0
posAdd 0
o 58
suid 58,0
)
)
uid 2181,0
)
*555 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ddr_dq_i"
t "std_logic_vector"
b "(15 downto 0)"
eolc "--DDR_DQ15"
preAdd 0
posAdd 0
o 59
suid 59,0
)
)
uid 2183,0
)
*556 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_ldm_o"
t "std_logic"
eolc "--DDR_LDM"
preAdd 0
posAdd 0
o 60
suid 60,0
)
)
uid 2185,0
)
*557 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_ldqs_o"
t "std_logic"
eolc "--DDR_LDQS"
preAdd 0
posAdd 0
o 61
suid 61,0
)
)
uid 2187,0
)
*558 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_ras_no"
t "std_logic"
eolc "--DDR_RAS_N"
preAdd 0
posAdd 0
o 62
suid 62,0
)
)
uid 2189,0
)
*559 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_udm_o"
t "std_logic"
eolc "--DDR_UDM"
preAdd 0
posAdd 0
o 63
suid 63,0
)
)
uid 2191,0
)
*560 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_udqs_o"
t "std_logic"
eolc "--DDR_UDQS"
preAdd 0
posAdd 0
o 64
suid 64,0
)
)
uid 2193,0
)
*561 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_we_no"
t "std_logic"
eolc "--DDR_WE_N"
preAdd 0
posAdd 0
o 65
suid 65,0
)
)
uid 2195,0
)
*562 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "disp_clk_o"
t "std_logic"
prec "-- DISPLAY"
eolc "--DISP_CLK"
preAdd 0
posAdd 0
o 66
suid 66,0
)
)
uid 2197,0
)
*563 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "disp_dat_o"
t "std_logic"
eolc "--DISP_DAT"
preAdd 0
posAdd 0
o 67
suid 67,0
)
)
uid 2199,0
)
*564 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "disp_load_o"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--DISP_LOAD1_N"
preAdd 0
posAdd 0
o 68
suid 68,0
)
)
uid 2201,0
)
*565 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "disp_rst_no"
t "std_logic"
eolc "--DISP_RST_N"
preAdd 0
posAdd 0
o 69
suid 69,0
)
)
uid 2203,0
)
*566 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "eth_col_o"
t "std_logic"
prec "-- ETHERNET INTERFACE"
eolc "--ETH_COL"
preAdd 0
posAdd 0
o 70
suid 76,0
)
)
uid 2205,0
)
*567 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eth_coma_o"
t "std_logic"
eolc "--ETH_COMA"
preAdd 0
posAdd 0
o 71
suid 77,0
)
)
uid 2207,0
)
*568 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "eth_crs_i"
t "std_logic"
eolc "--ETH_CRS"
preAdd 0
posAdd 0
o 72
suid 78,0
)
)
uid 2209,0
)
*569 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eth_gtxclk_o"
t "std_logic"
eolc "--ETH_GTX_CLK"
preAdd 0
posAdd 0
o 73
suid 79,0
)
)
uid 2211,0
)
*570 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "eth_int_ni"
t "std_logic"
eolc "--ETH_INT_N"
preAdd 0
posAdd 0
o 74
suid 80,0
)
)
uid 2213,0
)
*571 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eth_mdc_o"
t "std_logic"
eolc "--ETH_MDC"
preAdd 0
posAdd 0
o 75
suid 82,0
)
)
uid 2215,0
)
*572 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "eth_md_io"
t "std_logic"
eolc "--ETH_MDIO"
preAdd 0
posAdd 0
o 76
suid 81,0
)
)
uid 2217,0
)
*573 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eth_reset_no"
t "std_logic"
eolc "--ETH_RESET_N"
preAdd 0
posAdd 0
o 77
suid 83,0
)
)
uid 2219,0
)
*574 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "eth_rx_clk_i"
t "std_logic"
eolc "--ETH_RX_CLK"
preAdd 0
posAdd 0
o 78
suid 84,0
)
)
uid 2221,0
)
*575 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "eth_rx_dv_i"
t "std_logic"
eolc "--ETH_RX_DV"
preAdd 0
posAdd 0
o 79
suid 85,0
)
)
uid 2223,0
)
*576 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "eth_rx_er_i"
t "std_logic"
eolc "--ETH_RX_ER"
preAdd 0
posAdd 0
o 80
suid 86,0
)
)
uid 2225,0
)
*577 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "eth_rxd_i"
t "std_logic_vector"
b "(7 downto 0)"
eolc "--ETH_RXD_7"
preAdd 0
posAdd 0
o 81
suid 87,0
)
)
uid 2227,0
)
*578 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eth_tx_clk_o"
t "std_logic"
eolc "--ETH_TX_CLK"
preAdd 0
posAdd 0
o 82
suid 88,0
)
)
uid 2229,0
)
*579 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eth_tx_en_o"
t "std_logic"
eolc "--ETH_TX_EN"
preAdd 0
posAdd 0
o 83
suid 89,0
)
)
uid 2231,0
)
*580 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eth_tx_er_o"
t "std_logic"
eolc "--ETH_TX_ER"
preAdd 0
posAdd 0
o 84
suid 90,0
)
)
uid 2233,0
)
*581 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eth_txd_o"
t "std_logic_vector"
b "(7 downto 0)"
eolc "--ETH_TXD_7"
preAdd 0
posAdd 0
o 85
suid 91,0
)
)
uid 2235,0
)
*582 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "flash_ale_o"
t "std_logic"
prec "-- FLASH MEM INTERFACE"
eolc "--FLASH_ALE"
preAdd 0
posAdd 0
o 86
suid 92,0
)
)
uid 2237,0
)
*583 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "flash_busy_ni"
t "std_logic"
eolc "--FLASH_BUSY_N"
preAdd 0
posAdd 0
o 87
suid 93,0
)
)
uid 2239,0
)
*584 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "flash_cle_o"
t "std_logic"
eolc "--FLASH_CLE"
preAdd 0
posAdd 0
o 88
suid 94,0
)
)
uid 2241,0
)
*585 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "flash_cs_no"
t "std_logic"
eolc "--FLASH_CS_N"
preAdd 0
posAdd 0
o 89
suid 95,0
)
)
uid 2243,0
)
*586 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "flash_data_io"
t "std_logic_vector"
b "(7 downto 0)"
eolc "--FLASH_DATA7"
preAdd 0
posAdd 0
o 90
suid 96,0
)
)
uid 2245,0
)
*587 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "flash_rd_ena_no"
t "std_logic"
eolc "--FLASH_RD_ENA_N"
preAdd 0
posAdd 0
o 91
suid 97,0
)
)
uid 2247,0
)
*588 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "flash_wr_ena_no"
t "std_logic"
eolc "--FLASH_WR_ENA_N"
preAdd 0
posAdd 0
o 92
suid 98,0
)
)
uid 2249,0
)
*589 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "fo_desel_i"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- XFP INTERFACES"
eolc "--FO_3_DESEL"
preAdd 0
posAdd 0
o 93
suid 99,0
)
)
uid 2251,0
)
*590 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "fo_int_i"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_INT"
preAdd 0
posAdd 0
o 94
suid 100,0
)
)
uid 2253,0
)
*591 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "fo_mod_abs_i"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_MOD_ABS"
preAdd 0
posAdd 0
o 95
suid 101,0
)
)
uid 2255,0
)
*592 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "fo_mod_nr_i"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_MOD_NR"
preAdd 0
posAdd 0
o 96
suid 102,0
)
)
uid 2257,0
)
*593 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "fo_pdown_i"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_PDOWN"
preAdd 0
posAdd 0
o 97
suid 103,0
)
)
uid 2259,0
)
*594 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "fo_rd_mo"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_RD_M"
preAdd 0
posAdd 0
o 98
suid 104,0
)
)
uid 2261,0
)
*595 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "fo_rd_po"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_RD_P"
preAdd 0
posAdd 0
o 99
suid 105,0
)
)
uid 2263,0
)
*596 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "fo_refclk_mi"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_REFCLK_M"
preAdd 0
posAdd 0
o 100
suid 106,0
)
)
uid 2265,0
)
*597 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "fo_refclk_pi"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_REFCLK_P"
preAdd 0
posAdd 0
o 101
suid 107,0
)
)
uid 2267,0
)
*598 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "fo_rx_los_i"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_RX_LOS"
preAdd 0
posAdd 0
o 102
suid 108,0
)
)
uid 2269,0
)
*599 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "fo_scl_io"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_SCL"
preAdd 0
posAdd 0
o 103
suid 109,0
)
)
uid 2271,0
)
*600 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "fo_sda_io"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_SDA"
preAdd 0
posAdd 0
o 104
suid 110,0
)
)
uid 2273,0
)
*601 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "fo_td_mo"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_TD_M"
preAdd 0
posAdd 0
o 105
suid 111,0
)
)
uid 2275,0
)
*602 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "fo_td_po"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_TD_P"
preAdd 0
posAdd 0
o 106
suid 112,0
)
)
uid 2277,0
)
*603 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "fo_tx_dis_i"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_TX_DIS"
preAdd 0
posAdd 0
o 107
suid 113,0
)
)
uid 2279,0
)
*604 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "dunno_gc_mio"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- GC_IO"
eolc "--GC_IO_3_M"
preAdd 0
posAdd 0
o 108
suid 70,0
)
)
uid 2281,0
)
*605 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "dunno_gc_pio"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--GC_IO_3_P"
preAdd 0
posAdd 0
o 109
suid 71,0
)
)
uid 2283,0
)
*606 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "sw_hex_i"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- HEX SWITCH"
eolc "--HEXSW_BIT3"
preAdd 0
posAdd 0
o 110
suid 121,0
)
)
uid 2285,0
)
*607 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "idc_p2_io"
t "std_logic_vector"
b "(31 downto 0)"
prec "-- IDC CONNECTORS (P2-5)"
eolc "--IDC_P2"
preAdd 0
posAdd 0
o 111
suid 115,0
)
)
uid 2287,0
)
*608 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "idc_p3_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P3"
preAdd 0
posAdd 0
o 112
suid 116,0
)
)
uid 2289,0
)
*609 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "idc_p4_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P4"
preAdd 0
posAdd 0
o 113
suid 117,0
)
)
uid 2291,0
)
*610 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "idc_p5_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P5"
preAdd 0
posAdd 0
o 114
suid 118,0
)
)
uid 2293,0
)
*611 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eeprom_cs_o"
t "std_logic"
prec "-- MISC CONNS %G%@ EEPROM ID1WIRE LED RESET"
eolc "--EEPROM_CS"
preAdd 0
posAdd 0
o 115
suid 72,0
)
)
uid 2295,0
)
*612 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "eeprom_d_i"
t "std_logic"
eolc "--EEPROM_DI"
preAdd 0
posAdd 0
o 116
suid 73,0
)
)
uid 2297,0
)
*613 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eeprom_d_o"
t "std_logic"
eolc "--EEPROM_DO"
preAdd 0
posAdd 0
o 117
suid 74,0
)
)
uid 2299,0
)
*614 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eeprom_sk_o"
t "std_logic"
eolc "--EEPROM_SK"
preAdd 0
posAdd 0
o 118
suid 75,0
)
)
uid 2301,0
)
*615 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "id_1wire_io"
t "std_logic"
eolc "--ID1WIRE"
preAdd 0
posAdd 0
o 119
suid 114,0
)
)
uid 2303,0
)
*616 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "led_status_o"
t "std_logic"
eolc "--LED_FPGA_STATUS"
preAdd 0
posAdd 0
o 120
suid 119,0
)
)
uid 2305,0
)
*617 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "rst_poweron_ni"
t "std_logic"
eolc "--PORESET_N"
preAdd 0
posAdd 0
o 121
suid 120,0
)
)
uid 2307,0
)
*618 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "usb_d_io"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- USB INTERFACE"
eolc "--USB_D7"
preAdd 0
posAdd 0
o 122
suid 122,0
)
)
uid 2309,0
)
*619 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "usb_rd_o"
t "std_logic"
eolc "--USB_RD_N"
preAdd 0
posAdd 0
o 123
suid 123,0
)
)
uid 2311,0
)
*620 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "usb_rxf_i"
t "std_logic"
eolc "--USB_RXF_N"
preAdd 0
posAdd 0
o 124
suid 124,0
)
)
uid 2313,0
)
*621 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "usb_txe_i"
t "std_logic"
eolc "--USB_TXE_N"
preAdd 0
posAdd 0
o 125
suid 125,0
)
)
uid 2315,0
)
*622 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "usb_wr_o"
t "std_logic"
eolc "--USB_WR"
preAdd 0
posAdd 0
o 126
suid 126,0
)
)
uid 2317,0
)
*623 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "z3_gpio_io"
t "std_logic_vector"
b "(49 downto 0)"
prec "-- ZONE3 (ATCA) CONNECTOR"
eolc "--GPIO_49"
preAdd 0
posAdd 0
o 127
suid 127,0
)
)
uid 2319,0
)
*624 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "z3_j26_lvds_mio"
t "std_logic_vector"
b "(39 downto 0)"
eolc "--J26_LVDS_39_M"
preAdd 0
posAdd 0
o 128
suid 128,0
)
)
uid 2321,0
)
*625 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "z3_j26_lvds_pio"
t "std_logic_vector"
b "(39 downto 0)"
eolc "--J26_LVDS_39_P"
preAdd 0
posAdd 0
o 129
suid 129,0
)
)
uid 2323,0
)
*626 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "z3_j27_lvds_pio"
t "std_logic_vector"
b "(39 downto 0)"
eolc "--J27_LVDS_39_P"
preAdd 0
posAdd 0
o 130
suid 131,0
)
)
uid 2325,0
)
*627 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "z3_j27_lvds_mio"
t "std_logic_vector"
b "(39 downto 0)"
eolc "--J27_LVDS_39_M"
preAdd 0
posAdd 0
o 131
suid 130,0
)
)
uid 2327,0
)
*628 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "z3_mgt106a_mo"
t "std_logic"
eolc "--LANE_6_TX_M"
preAdd 0
posAdd 0
o 132
suid 133,0
)
)
uid 2329,0
)
*629 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "z3_mgt106a_pi"
t "std_logic"
eolc "--LANE_6_RX_P"
preAdd 0
posAdd 0
o 133
suid 134,0
)
)
uid 2331,0
)
*630 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "z3_mgt106a_po"
t "std_logic"
eolc "--LANE_6_TX_P"
preAdd 0
posAdd 0
o 134
suid 135,0
)
)
uid 2333,0
)
*631 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "z3_mgt106a_mi"
t "std_logic"
eolc "--LANE_6_RX_M"
preAdd 0
posAdd 0
o 135
suid 132,0
)
)
uid 2335,0
)
*632 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "z3_mgt106b_pi"
t "std_logic"
eolc "--LANE_7_RX_P"
preAdd 0
posAdd 0
o 136
suid 138,0
)
)
uid 2337,0
)
*633 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "z3_mgt106b_mo"
t "std_logic"
eolc "--LANE_7_TX_M"
preAdd 0
posAdd 0
o 137
suid 137,0
)
)
uid 2339,0
)
*634 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "z3_mgt106b_mi"
t "std_logic"
eolc "--LANE_7_RX_M"
preAdd 0
posAdd 0
o 138
suid 136,0
)
)
uid 2341,0
)
*635 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "z3_mgt106b_po"
t "std_logic"
eolc "--LANE_7_TX_P"
preAdd 0
posAdd 0
o 139
suid 139,0
)
)
uid 2343,0
)
*636 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "z3_mgt109a_pi"
t "std_logic"
eolc "--LANE_16_RX_P"
preAdd 0
posAdd 0
o 140
suid 142,0
)
)
uid 2345,0
)
*637 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "z3_mgt109a_mi"
t "std_logic"
eolc "--LANE_16_RX_M"
preAdd 0
posAdd 0
o 141
suid 140,0
)
)
uid 2347,0
)
*638 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "z3_mgt109a_mo"
t "std_logic"
eolc "--LANE_16_TX_M"
preAdd 0
posAdd 0
o 142
suid 141,0
)
)
uid 2349,0
)
*639 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "z3_mgt109a_po"
t "std_logic"
eolc "--LANE_16_TX_P"
preAdd 0
posAdd 0
o 143
suid 143,0
)
)
uid 2351,0
)
*640 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "z3_mgt109b_pi"
t "std_logic"
eolc "--LANE_17_RX_P"
preAdd 0
posAdd 0
o 144
suid 146,0
)
)
uid 2353,0
)
*641 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "z3_mgt109b_mi"
t "std_logic"
eolc "--LANE_17_RX_M"
preAdd 0
posAdd 0
o 145
suid 144,0
)
)
uid 2355,0
)
*642 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "z3_mgt109b_mo"
t "std_logic"
eolc "--LANE_17_TX_M"
preAdd 0
posAdd 0
o 146
suid 145,0
)
)
uid 2357,0
)
*643 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "z3_mgt109b_po"
t "std_logic"
eolc "--LANE_17_TX_P"
preAdd 0
posAdd 0
o 147
suid 147,0
)
)
uid 2359,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 2419,0
optionalChildren [
*644 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *645 (MRCItem
litem &484
pos 147
dimension 20
)
uid 2421,0
optionalChildren [
*646 (MRCItem
litem &485
pos 0
dimension 20
uid 2422,0
)
*647 (MRCItem
litem &486
pos 1
dimension 23
uid 2423,0
)
*648 (MRCItem
litem &487
pos 2
hidden 1
dimension 20
uid 2424,0
)
*649 (MRCItem
litem &497
pos 0
dimension 20
uid 2068,0
)
*650 (MRCItem
litem &498
pos 1
dimension 20
uid 2070,0
)
*651 (MRCItem
litem &499
pos 2
dimension 20
uid 2072,0
)
*652 (MRCItem
litem &500
pos 3
dimension 20
uid 2074,0
)
*653 (MRCItem
litem &501
pos 4
dimension 20
uid 2076,0
)
*654 (MRCItem
litem &502
pos 5
dimension 20
uid 2078,0
)
*655 (MRCItem
litem &503
pos 6
dimension 20
uid 2080,0
)
*656 (MRCItem
litem &504
pos 7
dimension 20
uid 2082,0
)
*657 (MRCItem
litem &505
pos 8
dimension 20
uid 2084,0
)
*658 (MRCItem
litem &506
pos 9
dimension 20
uid 2086,0
)
*659 (MRCItem
litem &507
pos 10
dimension 20
uid 2088,0
)
*660 (MRCItem
litem &508
pos 11
dimension 20
uid 2090,0
)
*661 (MRCItem
litem &509
pos 12
dimension 20
uid 2092,0
)
*662 (MRCItem
litem &510
pos 13
dimension 20
uid 2094,0
)
*663 (MRCItem
litem &511
pos 14
dimension 20
uid 2096,0
)
*664 (MRCItem
litem &512
pos 15
dimension 20
uid 2098,0
)
*665 (MRCItem
litem &513
pos 16
dimension 20
uid 2100,0
)
*666 (MRCItem
litem &514
pos 17
dimension 20
uid 2102,0
)
*667 (MRCItem
litem &515
pos 18
dimension 20
uid 2104,0
)
*668 (MRCItem
litem &516
pos 19
dimension 20
uid 2106,0
)
*669 (MRCItem
litem &517
pos 20
dimension 20
uid 2108,0
)
*670 (MRCItem
litem &518
pos 21
dimension 20
uid 2110,0
)
*671 (MRCItem
litem &519
pos 22
dimension 20
uid 2112,0
)
*672 (MRCItem
litem &520
pos 23
dimension 20
uid 2114,0
)
*673 (MRCItem
litem &521
pos 24
dimension 20
uid 2116,0
)
*674 (MRCItem
litem &522
pos 25
dimension 20
uid 2118,0
)
*675 (MRCItem
litem &523
pos 26
dimension 20
uid 2120,0
)
*676 (MRCItem
litem &524
pos 27
dimension 20
uid 2122,0
)
*677 (MRCItem
litem &525
pos 28
dimension 20
uid 2124,0
)
*678 (MRCItem
litem &526
pos 29
dimension 20
uid 2126,0
)
*679 (MRCItem
litem &527
pos 30
dimension 20
uid 2128,0
)
*680 (MRCItem
litem &528
pos 31
dimension 20
uid 2130,0
)
*681 (MRCItem
litem &529
pos 32
dimension 20
uid 2132,0
)
*682 (MRCItem
litem &530
pos 33
dimension 20
uid 2134,0
)
*683 (MRCItem
litem &531
pos 34
dimension 20
uid 2136,0
)
*684 (MRCItem
litem &532
pos 35
dimension 20
uid 2138,0
)
*685 (MRCItem
litem &533
pos 36
dimension 20
uid 2140,0
)
*686 (MRCItem
litem &534
pos 37
dimension 20
uid 2142,0
)
*687 (MRCItem
litem &535
pos 38
dimension 20
uid 2144,0
)
*688 (MRCItem
litem &536
pos 39
dimension 20
uid 2146,0
)
*689 (MRCItem
litem &537
pos 40
dimension 20
uid 2148,0
)
*690 (MRCItem
litem &538
pos 41
dimension 20
uid 2150,0
)
*691 (MRCItem
litem &539
pos 42
dimension 20
uid 2152,0
)
*692 (MRCItem
litem &540
pos 43
dimension 20
uid 2154,0
)
*693 (MRCItem
litem &541
pos 44
dimension 20
uid 2156,0
)
*694 (MRCItem
litem &542
pos 45
dimension 20
uid 2158,0
)
*695 (MRCItem
litem &543
pos 46
dimension 20
uid 2160,0
)
*696 (MRCItem
litem &544
pos 47
dimension 20
uid 2162,0
)
*697 (MRCItem
litem &545
pos 48
dimension 20
uid 2164,0
)
*698 (MRCItem
litem &546
pos 49
dimension 20
uid 2166,0
)
*699 (MRCItem
litem &547
pos 50
dimension 20
uid 2168,0
)
*700 (MRCItem
litem &548
pos 51
dimension 20
uid 2170,0
)
*701 (MRCItem
litem &549
pos 52
dimension 20
uid 2172,0
)
*702 (MRCItem
litem &550
pos 53
dimension 20
uid 2174,0
)
*703 (MRCItem
litem &551
pos 54
dimension 20
uid 2176,0
)
*704 (MRCItem
litem &552
pos 55
dimension 20
uid 2178,0
)
*705 (MRCItem
litem &553
pos 56
dimension 20
uid 2180,0
)
*706 (MRCItem
litem &554
pos 57
dimension 20
uid 2182,0
)
*707 (MRCItem
litem &555
pos 58
dimension 20
uid 2184,0
)
*708 (MRCItem
litem &556
pos 59
dimension 20
uid 2186,0
)
*709 (MRCItem
litem &557
pos 60
dimension 20
uid 2188,0
)
*710 (MRCItem
litem &558
pos 61
dimension 20
uid 2190,0
)
*711 (MRCItem
litem &559
pos 62
dimension 20
uid 2192,0
)
*712 (MRCItem
litem &560
pos 63
dimension 20
uid 2194,0
)
*713 (MRCItem
litem &561
pos 64
dimension 20
uid 2196,0
)
*714 (MRCItem
litem &562
pos 65
dimension 20
uid 2198,0
)
*715 (MRCItem
litem &563
pos 66
dimension 20
uid 2200,0
)
*716 (MRCItem
litem &564
pos 67
dimension 20
uid 2202,0
)
*717 (MRCItem
litem &565
pos 68
dimension 20
uid 2204,0
)
*718 (MRCItem
litem &566
pos 69
dimension 20
uid 2206,0
)
*719 (MRCItem
litem &567
pos 70
dimension 20
uid 2208,0
)
*720 (MRCItem
litem &568
pos 71
dimension 20
uid 2210,0
)
*721 (MRCItem
litem &569
pos 72
dimension 20
uid 2212,0
)
*722 (MRCItem
litem &570
pos 73
dimension 20
uid 2214,0
)
*723 (MRCItem
litem &571
pos 74
dimension 20
uid 2216,0
)
*724 (MRCItem
litem &572
pos 75
dimension 20
uid 2218,0
)
*725 (MRCItem
litem &573
pos 76
dimension 20
uid 2220,0
)
*726 (MRCItem
litem &574
pos 77
dimension 20
uid 2222,0
)
*727 (MRCItem
litem &575
pos 78
dimension 20
uid 2224,0
)
*728 (MRCItem
litem &576
pos 79
dimension 20
uid 2226,0
)
*729 (MRCItem
litem &577
pos 80
dimension 20
uid 2228,0
)
*730 (MRCItem
litem &578
pos 81
dimension 20
uid 2230,0
)
*731 (MRCItem
litem &579
pos 82
dimension 20
uid 2232,0
)
*732 (MRCItem
litem &580
pos 83
dimension 20
uid 2234,0
)
*733 (MRCItem
litem &581
pos 84
dimension 20
uid 2236,0
)
*734 (MRCItem
litem &582
pos 85
dimension 20
uid 2238,0
)
*735 (MRCItem
litem &583
pos 86
dimension 20
uid 2240,0
)
*736 (MRCItem
litem &584
pos 87
dimension 20
uid 2242,0
)
*737 (MRCItem
litem &585
pos 88
dimension 20
uid 2244,0
)
*738 (MRCItem
litem &586
pos 89
dimension 20
uid 2246,0
)
*739 (MRCItem
litem &587
pos 90
dimension 20
uid 2248,0
)
*740 (MRCItem
litem &588
pos 91
dimension 20
uid 2250,0
)
*741 (MRCItem
litem &589
pos 92
dimension 20
uid 2252,0
)
*742 (MRCItem
litem &590
pos 93
dimension 20
uid 2254,0
)
*743 (MRCItem
litem &591
pos 94
dimension 20
uid 2256,0
)
*744 (MRCItem
litem &592
pos 95
dimension 20
uid 2258,0
)
*745 (MRCItem
litem &593
pos 96
dimension 20
uid 2260,0
)
*746 (MRCItem
litem &594
pos 97
dimension 20
uid 2262,0
)
*747 (MRCItem
litem &595
pos 98
dimension 20
uid 2264,0
)
*748 (MRCItem
litem &596
pos 99
dimension 20
uid 2266,0
)
*749 (MRCItem
litem &597
pos 100
dimension 20
uid 2268,0
)
*750 (MRCItem
litem &598
pos 101
dimension 20
uid 2270,0
)
*751 (MRCItem
litem &599
pos 102
dimension 20
uid 2272,0
)
*752 (MRCItem
litem &600
pos 103
dimension 20
uid 2274,0
)
*753 (MRCItem
litem &601
pos 104
dimension 20
uid 2276,0
)
*754 (MRCItem
litem &602
pos 105
dimension 20
uid 2278,0
)
*755 (MRCItem
litem &603
pos 106
dimension 20
uid 2280,0
)
*756 (MRCItem
litem &604
pos 107
dimension 20
uid 2282,0
)
*757 (MRCItem
litem &605
pos 108
dimension 20
uid 2284,0
)
*758 (MRCItem
litem &606
pos 109
dimension 20
uid 2286,0
)
*759 (MRCItem
litem &607
pos 110
dimension 20
uid 2288,0
)
*760 (MRCItem
litem &608
pos 111
dimension 20
uid 2290,0
)
*761 (MRCItem
litem &609
pos 112
dimension 20
uid 2292,0
)
*762 (MRCItem
litem &610
pos 113
dimension 20
uid 2294,0
)
*763 (MRCItem
litem &611
pos 114
dimension 20
uid 2296,0
)
*764 (MRCItem
litem &612
pos 115
dimension 20
uid 2298,0
)
*765 (MRCItem
litem &613
pos 116
dimension 20
uid 2300,0
)
*766 (MRCItem
litem &614
pos 117
dimension 20
uid 2302,0
)
*767 (MRCItem
litem &615
pos 118
dimension 20
uid 2304,0
)
*768 (MRCItem
litem &616
pos 119
dimension 20
uid 2306,0
)
*769 (MRCItem
litem &617
pos 120
dimension 20
uid 2308,0
)
*770 (MRCItem
litem &618
pos 121
dimension 20
uid 2310,0
)
*771 (MRCItem
litem &619
pos 122
dimension 20
uid 2312,0
)
*772 (MRCItem
litem &620
pos 123
dimension 20
uid 2314,0
)
*773 (MRCItem
litem &621
pos 124
dimension 20
uid 2316,0
)
*774 (MRCItem
litem &622
pos 125
dimension 20
uid 2318,0
)
*775 (MRCItem
litem &623
pos 126
dimension 20
uid 2320,0
)
*776 (MRCItem
litem &624
pos 127
dimension 20
uid 2322,0
)
*777 (MRCItem
litem &625
pos 128
dimension 20
uid 2324,0
)
*778 (MRCItem
litem &626
pos 129
dimension 20
uid 2326,0
)
*779 (MRCItem
litem &627
pos 130
dimension 20
uid 2328,0
)
*780 (MRCItem
litem &628
pos 131
dimension 20
uid 2330,0
)
*781 (MRCItem
litem &629
pos 132
dimension 20
uid 2332,0
)
*782 (MRCItem
litem &630
pos 133
dimension 20
uid 2334,0
)
*783 (MRCItem
litem &631
pos 134
dimension 20
uid 2336,0
)
*784 (MRCItem
litem &632
pos 135
dimension 20
uid 2338,0
)
*785 (MRCItem
litem &633
pos 136
dimension 20
uid 2340,0
)
*786 (MRCItem
litem &634
pos 137
dimension 20
uid 2342,0
)
*787 (MRCItem
litem &635
pos 138
dimension 20
uid 2344,0
)
*788 (MRCItem
litem &636
pos 139
dimension 20
uid 2346,0
)
*789 (MRCItem
litem &637
pos 140
dimension 20
uid 2348,0
)
*790 (MRCItem
litem &638
pos 141
dimension 20
uid 2350,0
)
*791 (MRCItem
litem &639
pos 142
dimension 20
uid 2352,0
)
*792 (MRCItem
litem &640
pos 143
dimension 20
uid 2354,0
)
*793 (MRCItem
litem &641
pos 144
dimension 20
uid 2356,0
)
*794 (MRCItem
litem &642
pos 145
dimension 20
uid 2358,0
)
*795 (MRCItem
litem &643
pos 146
dimension 20
uid 2360,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 2425,0
optionalChildren [
*796 (MRCItem
litem &488
pos 0
dimension 20
uid 2426,0
)
*797 (MRCItem
litem &490
pos 1
dimension 50
uid 2427,0
)
*798 (MRCItem
litem &491
pos 2
dimension 100
uid 2428,0
)
*799 (MRCItem
litem &492
pos 3
dimension 50
uid 2429,0
)
*800 (MRCItem
litem &493
pos 4
dimension 100
uid 2430,0
)
*801 (MRCItem
litem &494
pos 5
dimension 100
uid 2431,0
)
*802 (MRCItem
litem &495
pos 6
dimension 50
uid 2432,0
)
*803 (MRCItem
litem &496
pos 7
dimension 80
uid 2433,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 2420,0
vaOverrides [
]
)
]
)
uid 2405,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *804 (LEmptyRow
)
uid 2435,0
optionalChildren [
*805 (RefLabelRowHdr
)
*806 (TitleRowHdr
)
*807 (FilterRowHdr
)
*808 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*809 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*810 (GroupColHdr
tm "GroupColHdrMgr"
)
*811 (NameColHdr
tm "GenericNameColHdrMgr"
)
*812 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*813 (InitColHdr
tm "GenericValueColHdrMgr"
)
*814 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*815 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 2447,0
optionalChildren [
*816 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *817 (MRCItem
litem &804
pos 0
dimension 20
)
uid 2449,0
optionalChildren [
*818 (MRCItem
litem &805
pos 0
dimension 20
uid 2450,0
)
*819 (MRCItem
litem &806
pos 1
dimension 23
uid 2451,0
)
*820 (MRCItem
litem &807
pos 2
hidden 1
dimension 20
uid 2452,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 2453,0
optionalChildren [
*821 (MRCItem
litem &808
pos 0
dimension 20
uid 2454,0
)
*822 (MRCItem
litem &810
pos 1
dimension 50
uid 2455,0
)
*823 (MRCItem
litem &811
pos 2
dimension 100
uid 2456,0
)
*824 (MRCItem
litem &812
pos 3
dimension 100
uid 2457,0
)
*825 (MRCItem
litem &813
pos 4
dimension 50
uid 2458,0
)
*826 (MRCItem
litem &814
pos 5
dimension 50
uid 2459,0
)
*827 (MRCItem
litem &815
pos 6
dimension 80
uid 2460,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 2448,0
vaOverrides [
]
)
]
)
uid 2434,0
type 1
)
activeModelName "BlockDiag"
)
