// Seed: 567297415
module module_0 (
    input tri0 id_0,
    input supply1 id_1
);
  assign id_3 = 1'b0 - 1'b0;
  wire id_4;
  integer id_5 (
      .id_0(1),
      .id_1(1)
  );
  wire id_6;
  assign id_6 = id_4;
  wire id_7;
endmodule
module module_1 (
    input  wire id_0,
    input  tri  id_1,
    input  tri1 id_2,
    input  wire id_3,
    input  tri1 id_4,
    input  tri  id_5,
    output tri0 id_6
);
  module_0(
      id_3, id_5
  );
endmodule
