{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 08 17:45:46 2020 " "Info: Processing started: Thu Oct 08 17:45:46 2020" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off shift_reg -c shift_reg --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off shift_reg -c shift_reg --timing_analysis_only" {  } {  } 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "shift_reg.vhd" "" { Text "Z:/shift_reg/shift_reg.vhd" 5 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0}  } {  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register rs\[1\] rs\[0\] 422.12 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 422.12 MHz between source register \"rs\[1\]\" and destination register \"rs\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.369 ns " "Info: fmax restricted to clock pin edge rate 2.369 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.605 ns + Longest register register " "Info: + Longest register to register delay is 0.605 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rs\[1\] 1 REG LC_X1_Y30_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y30_N2; Fanout = 1; REG Node = 'rs\[1\]'" {  } { { "Z:/shift_reg/db/shift_reg_cmp.qrpt" "" { Report "Z:/shift_reg/db/shift_reg_cmp.qrpt" Compiler "shift_reg" "UNKNOWN" "V1" "Z:/shift_reg/db/shift_reg.quartus_db" { Floorplan "Z:/shift_reg/" "" "" { rs[1] } "NODE_NAME" } "" } } { "shift_reg.vhd" "" { Text "Z:/shift_reg/shift_reg.vhd" 13 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.223 ns) 0.605 ns rs\[0\] 2 REG LC_X1_Y30_N4 1 " "Info: 2: + IC(0.382 ns) + CELL(0.223 ns) = 0.605 ns; Loc. = LC_X1_Y30_N4; Fanout = 1; REG Node = 'rs\[0\]'" {  } { { "Z:/shift_reg/db/shift_reg_cmp.qrpt" "" { Report "Z:/shift_reg/db/shift_reg_cmp.qrpt" Compiler "shift_reg" "UNKNOWN" "V1" "Z:/shift_reg/db/shift_reg.quartus_db" { Floorplan "Z:/shift_reg/" "" "0.605 ns" { rs[1] rs[0] } "NODE_NAME" } "" } } { "shift_reg.vhd" "" { Text "Z:/shift_reg/shift_reg.vhd" 13 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.223 ns 36.86 % " "Info: Total cell delay = 0.223 ns ( 36.86 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.382 ns 63.14 % " "Info: Total interconnect delay = 0.382 ns ( 63.14 % )" {  } {  } 0}  } { { "Z:/shift_reg/db/shift_reg_cmp.qrpt" "" { Report "Z:/shift_reg/db/shift_reg_cmp.qrpt" Compiler "shift_reg" "UNKNOWN" "V1" "Z:/shift_reg/db/shift_reg.quartus_db" { Floorplan "Z:/shift_reg/" "" "0.605 ns" { rs[1] rs[0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "0.605 ns" { rs[1] rs[0] } { 0.000ns 0.382ns } { 0.000ns 0.223ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.853 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_L2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 4; CLK Node = 'clk'" {  } { { "Z:/shift_reg/db/shift_reg_cmp.qrpt" "" { Report "Z:/shift_reg/db/shift_reg_cmp.qrpt" Compiler "shift_reg" "UNKNOWN" "V1" "Z:/shift_reg/db/shift_reg.quartus_db" { Floorplan "Z:/shift_reg/" "" "" { clk } "NODE_NAME" } "" } } { "shift_reg.vhd" "" { Text "Z:/shift_reg/shift_reg.vhd" 5 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.586 ns) + CELL(0.542 ns) 2.853 ns rs\[0\] 2 REG LC_X1_Y30_N4 1 " "Info: 2: + IC(1.586 ns) + CELL(0.542 ns) = 2.853 ns; Loc. = LC_X1_Y30_N4; Fanout = 1; REG Node = 'rs\[0\]'" {  } { { "Z:/shift_reg/db/shift_reg_cmp.qrpt" "" { Report "Z:/shift_reg/db/shift_reg_cmp.qrpt" Compiler "shift_reg" "UNKNOWN" "V1" "Z:/shift_reg/db/shift_reg.quartus_db" { Floorplan "Z:/shift_reg/" "" "2.128 ns" { clk rs[0] } "NODE_NAME" } "" } } { "shift_reg.vhd" "" { Text "Z:/shift_reg/shift_reg.vhd" 13 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 44.41 % " "Info: Total cell delay = 1.267 ns ( 44.41 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.586 ns 55.59 % " "Info: Total interconnect delay = 1.586 ns ( 55.59 % )" {  } {  } 0}  } { { "Z:/shift_reg/db/shift_reg_cmp.qrpt" "" { Report "Z:/shift_reg/db/shift_reg_cmp.qrpt" Compiler "shift_reg" "UNKNOWN" "V1" "Z:/shift_reg/db/shift_reg.quartus_db" { Floorplan "Z:/shift_reg/" "" "2.853 ns" { clk rs[0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.853 ns" { clk clk~out0 rs[0] } { 0.000ns 0.000ns 1.586ns } { 0.000ns 0.725ns 0.542ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.853 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_L2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 4; CLK Node = 'clk'" {  } { { "Z:/shift_reg/db/shift_reg_cmp.qrpt" "" { Report "Z:/shift_reg/db/shift_reg_cmp.qrpt" Compiler "shift_reg" "UNKNOWN" "V1" "Z:/shift_reg/db/shift_reg.quartus_db" { Floorplan "Z:/shift_reg/" "" "" { clk } "NODE_NAME" } "" } } { "shift_reg.vhd" "" { Text "Z:/shift_reg/shift_reg.vhd" 5 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.586 ns) + CELL(0.542 ns) 2.853 ns rs\[1\] 2 REG LC_X1_Y30_N2 1 " "Info: 2: + IC(1.586 ns) + CELL(0.542 ns) = 2.853 ns; Loc. = LC_X1_Y30_N2; Fanout = 1; REG Node = 'rs\[1\]'" {  } { { "Z:/shift_reg/db/shift_reg_cmp.qrpt" "" { Report "Z:/shift_reg/db/shift_reg_cmp.qrpt" Compiler "shift_reg" "UNKNOWN" "V1" "Z:/shift_reg/db/shift_reg.quartus_db" { Floorplan "Z:/shift_reg/" "" "2.128 ns" { clk rs[1] } "NODE_NAME" } "" } } { "shift_reg.vhd" "" { Text "Z:/shift_reg/shift_reg.vhd" 13 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 44.41 % " "Info: Total cell delay = 1.267 ns ( 44.41 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.586 ns 55.59 % " "Info: Total interconnect delay = 1.586 ns ( 55.59 % )" {  } {  } 0}  } { { "Z:/shift_reg/db/shift_reg_cmp.qrpt" "" { Report "Z:/shift_reg/db/shift_reg_cmp.qrpt" Compiler "shift_reg" "UNKNOWN" "V1" "Z:/shift_reg/db/shift_reg.quartus_db" { Floorplan "Z:/shift_reg/" "" "2.853 ns" { clk rs[1] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.853 ns" { clk clk~out0 rs[1] } { 0.000ns 0.000ns 1.586ns } { 0.000ns 0.725ns 0.542ns } } }  } 0}  } { { "Z:/shift_reg/db/shift_reg_cmp.qrpt" "" { Report "Z:/shift_reg/db/shift_reg_cmp.qrpt" Compiler "shift_reg" "UNKNOWN" "V1" "Z:/shift_reg/db/shift_reg.quartus_db" { Floorplan "Z:/shift_reg/" "" "2.853 ns" { clk rs[0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.853 ns" { clk clk~out0 rs[0] } { 0.000ns 0.000ns 1.586ns } { 0.000ns 0.725ns 0.542ns } } } { "Z:/shift_reg/db/shift_reg_cmp.qrpt" "" { Report "Z:/shift_reg/db/shift_reg_cmp.qrpt" Compiler "shift_reg" "UNKNOWN" "V1" "Z:/shift_reg/db/shift_reg.quartus_db" { Floorplan "Z:/shift_reg/" "" "2.853 ns" { clk rs[1] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.853 ns" { clk clk~out0 rs[1] } { 0.000ns 0.000ns 1.586ns } { 0.000ns 0.725ns 0.542ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "shift_reg.vhd" "" { Text "Z:/shift_reg/shift_reg.vhd" 13 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "shift_reg.vhd" "" { Text "Z:/shift_reg/shift_reg.vhd" 13 -1 0 } }  } 0}  } { { "Z:/shift_reg/db/shift_reg_cmp.qrpt" "" { Report "Z:/shift_reg/db/shift_reg_cmp.qrpt" Compiler "shift_reg" "UNKNOWN" "V1" "Z:/shift_reg/db/shift_reg.quartus_db" { Floorplan "Z:/shift_reg/" "" "0.605 ns" { rs[1] rs[0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "0.605 ns" { rs[1] rs[0] } { 0.000ns 0.382ns } { 0.000ns 0.223ns } } } { "Z:/shift_reg/db/shift_reg_cmp.qrpt" "" { Report "Z:/shift_reg/db/shift_reg_cmp.qrpt" Compiler "shift_reg" "UNKNOWN" "V1" "Z:/shift_reg/db/shift_reg.quartus_db" { Floorplan "Z:/shift_reg/" "" "2.853 ns" { clk rs[0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.853 ns" { clk clk~out0 rs[0] } { 0.000ns 0.000ns 1.586ns } { 0.000ns 0.725ns 0.542ns } } } { "Z:/shift_reg/db/shift_reg_cmp.qrpt" "" { Report "Z:/shift_reg/db/shift_reg_cmp.qrpt" Compiler "shift_reg" "UNKNOWN" "V1" "Z:/shift_reg/db/shift_reg.quartus_db" { Floorplan "Z:/shift_reg/" "" "2.853 ns" { clk rs[1] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.853 ns" { clk clk~out0 rs[1] } { 0.000ns 0.000ns 1.586ns } { 0.000ns 0.725ns 0.542ns } } }  } 0}  } { { "Z:/shift_reg/db/shift_reg_cmp.qrpt" "" { Report "Z:/shift_reg/db/shift_reg_cmp.qrpt" Compiler "shift_reg" "UNKNOWN" "V1" "Z:/shift_reg/db/shift_reg.quartus_db" { Floorplan "Z:/shift_reg/" "" "" { rs[0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { rs[0] } {  } {  } } } { "shift_reg.vhd" "" { Text "Z:/shift_reg/shift_reg.vhd" 13 -1 0 } }  } 0}
{ "Info" "ITDB_TSU_RESULT" "rs\[3\] data clk 2.147 ns register " "Info: tsu for register \"rs\[3\]\" (data pin = \"data\", clock pin = \"clk\") is 2.147 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.990 ns + Longest pin register " "Info: + Longest pin to register delay is 4.990 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns data 1 PIN PIN_B21 1 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_B21; Fanout = 1; PIN Node = 'data'" {  } { { "Z:/shift_reg/db/shift_reg_cmp.qrpt" "" { Report "Z:/shift_reg/db/shift_reg_cmp.qrpt" Compiler "shift_reg" "UNKNOWN" "V1" "Z:/shift_reg/db/shift_reg.quartus_db" { Floorplan "Z:/shift_reg/" "" "" { data } "NODE_NAME" } "" } } { "shift_reg.vhd" "" { Text "Z:/shift_reg/shift_reg.vhd" 6 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.680 ns) + CELL(0.223 ns) 4.990 ns rs\[3\] 2 REG LC_X1_Y30_N6 1 " "Info: 2: + IC(3.680 ns) + CELL(0.223 ns) = 4.990 ns; Loc. = LC_X1_Y30_N6; Fanout = 1; REG Node = 'rs\[3\]'" {  } { { "Z:/shift_reg/db/shift_reg_cmp.qrpt" "" { Report "Z:/shift_reg/db/shift_reg_cmp.qrpt" Compiler "shift_reg" "UNKNOWN" "V1" "Z:/shift_reg/db/shift_reg.quartus_db" { Floorplan "Z:/shift_reg/" "" "3.903 ns" { data rs[3] } "NODE_NAME" } "" } } { "shift_reg.vhd" "" { Text "Z:/shift_reg/shift_reg.vhd" 13 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.310 ns 26.25 % " "Info: Total cell delay = 1.310 ns ( 26.25 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.680 ns 73.75 % " "Info: Total interconnect delay = 3.680 ns ( 73.75 % )" {  } {  } 0}  } { { "Z:/shift_reg/db/shift_reg_cmp.qrpt" "" { Report "Z:/shift_reg/db/shift_reg_cmp.qrpt" Compiler "shift_reg" "UNKNOWN" "V1" "Z:/shift_reg/db/shift_reg.quartus_db" { Floorplan "Z:/shift_reg/" "" "4.990 ns" { data rs[3] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "4.990 ns" { data data~out0 rs[3] } { 0.000ns 0.000ns 3.680ns } { 0.000ns 1.087ns 0.223ns } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "shift_reg.vhd" "" { Text "Z:/shift_reg/shift_reg.vhd" 13 -1 0 } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.853 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_L2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 4; CLK Node = 'clk'" {  } { { "Z:/shift_reg/db/shift_reg_cmp.qrpt" "" { Report "Z:/shift_reg/db/shift_reg_cmp.qrpt" Compiler "shift_reg" "UNKNOWN" "V1" "Z:/shift_reg/db/shift_reg.quartus_db" { Floorplan "Z:/shift_reg/" "" "" { clk } "NODE_NAME" } "" } } { "shift_reg.vhd" "" { Text "Z:/shift_reg/shift_reg.vhd" 5 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.586 ns) + CELL(0.542 ns) 2.853 ns rs\[3\] 2 REG LC_X1_Y30_N6 1 " "Info: 2: + IC(1.586 ns) + CELL(0.542 ns) = 2.853 ns; Loc. = LC_X1_Y30_N6; Fanout = 1; REG Node = 'rs\[3\]'" {  } { { "Z:/shift_reg/db/shift_reg_cmp.qrpt" "" { Report "Z:/shift_reg/db/shift_reg_cmp.qrpt" Compiler "shift_reg" "UNKNOWN" "V1" "Z:/shift_reg/db/shift_reg.quartus_db" { Floorplan "Z:/shift_reg/" "" "2.128 ns" { clk rs[3] } "NODE_NAME" } "" } } { "shift_reg.vhd" "" { Text "Z:/shift_reg/shift_reg.vhd" 13 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 44.41 % " "Info: Total cell delay = 1.267 ns ( 44.41 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.586 ns 55.59 % " "Info: Total interconnect delay = 1.586 ns ( 55.59 % )" {  } {  } 0}  } { { "Z:/shift_reg/db/shift_reg_cmp.qrpt" "" { Report "Z:/shift_reg/db/shift_reg_cmp.qrpt" Compiler "shift_reg" "UNKNOWN" "V1" "Z:/shift_reg/db/shift_reg.quartus_db" { Floorplan "Z:/shift_reg/" "" "2.853 ns" { clk rs[3] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.853 ns" { clk clk~out0 rs[3] } { 0.000ns 0.000ns 1.586ns } { 0.000ns 0.725ns 0.542ns } } }  } 0}  } { { "Z:/shift_reg/db/shift_reg_cmp.qrpt" "" { Report "Z:/shift_reg/db/shift_reg_cmp.qrpt" Compiler "shift_reg" "UNKNOWN" "V1" "Z:/shift_reg/db/shift_reg.quartus_db" { Floorplan "Z:/shift_reg/" "" "4.990 ns" { data rs[3] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "4.990 ns" { data data~out0 rs[3] } { 0.000ns 0.000ns 3.680ns } { 0.000ns 1.087ns 0.223ns } } } { "Z:/shift_reg/db/shift_reg_cmp.qrpt" "" { Report "Z:/shift_reg/db/shift_reg_cmp.qrpt" Compiler "shift_reg" "UNKNOWN" "V1" "Z:/shift_reg/db/shift_reg.quartus_db" { Floorplan "Z:/shift_reg/" "" "2.853 ns" { clk rs[3] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.853 ns" { clk clk~out0 rs[3] } { 0.000ns 0.000ns 1.586ns } { 0.000ns 0.725ns 0.542ns } } }  } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk q rs\[0\] 6.180 ns register " "Info: tco from clock \"clk\" to destination pin \"q\" through register \"rs\[0\]\" is 6.180 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.853 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_L2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 4; CLK Node = 'clk'" {  } { { "Z:/shift_reg/db/shift_reg_cmp.qrpt" "" { Report "Z:/shift_reg/db/shift_reg_cmp.qrpt" Compiler "shift_reg" "UNKNOWN" "V1" "Z:/shift_reg/db/shift_reg.quartus_db" { Floorplan "Z:/shift_reg/" "" "" { clk } "NODE_NAME" } "" } } { "shift_reg.vhd" "" { Text "Z:/shift_reg/shift_reg.vhd" 5 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.586 ns) + CELL(0.542 ns) 2.853 ns rs\[0\] 2 REG LC_X1_Y30_N4 1 " "Info: 2: + IC(1.586 ns) + CELL(0.542 ns) = 2.853 ns; Loc. = LC_X1_Y30_N4; Fanout = 1; REG Node = 'rs\[0\]'" {  } { { "Z:/shift_reg/db/shift_reg_cmp.qrpt" "" { Report "Z:/shift_reg/db/shift_reg_cmp.qrpt" Compiler "shift_reg" "UNKNOWN" "V1" "Z:/shift_reg/db/shift_reg.quartus_db" { Floorplan "Z:/shift_reg/" "" "2.128 ns" { clk rs[0] } "NODE_NAME" } "" } } { "shift_reg.vhd" "" { Text "Z:/shift_reg/shift_reg.vhd" 13 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 44.41 % " "Info: Total cell delay = 1.267 ns ( 44.41 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.586 ns 55.59 % " "Info: Total interconnect delay = 1.586 ns ( 55.59 % )" {  } {  } 0}  } { { "Z:/shift_reg/db/shift_reg_cmp.qrpt" "" { Report "Z:/shift_reg/db/shift_reg_cmp.qrpt" Compiler "shift_reg" "UNKNOWN" "V1" "Z:/shift_reg/db/shift_reg.quartus_db" { Floorplan "Z:/shift_reg/" "" "2.853 ns" { clk rs[0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.853 ns" { clk clk~out0 rs[0] } { 0.000ns 0.000ns 1.586ns } { 0.000ns 0.725ns 0.542ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "shift_reg.vhd" "" { Text "Z:/shift_reg/shift_reg.vhd" 13 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.171 ns + Longest register pin " "Info: + Longest register to pin delay is 3.171 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rs\[0\] 1 REG LC_X1_Y30_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y30_N4; Fanout = 1; REG Node = 'rs\[0\]'" {  } { { "Z:/shift_reg/db/shift_reg_cmp.qrpt" "" { Report "Z:/shift_reg/db/shift_reg_cmp.qrpt" Compiler "shift_reg" "UNKNOWN" "V1" "Z:/shift_reg/db/shift_reg.quartus_db" { Floorplan "Z:/shift_reg/" "" "" { rs[0] } "NODE_NAME" } "" } } { "shift_reg.vhd" "" { Text "Z:/shift_reg/shift_reg.vhd" 13 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.795 ns) + CELL(2.376 ns) 3.171 ns q 2 PIN PIN_D21 0 " "Info: 2: + IC(0.795 ns) + CELL(2.376 ns) = 3.171 ns; Loc. = PIN_D21; Fanout = 0; PIN Node = 'q'" {  } { { "Z:/shift_reg/db/shift_reg_cmp.qrpt" "" { Report "Z:/shift_reg/db/shift_reg_cmp.qrpt" Compiler "shift_reg" "UNKNOWN" "V1" "Z:/shift_reg/db/shift_reg.quartus_db" { Floorplan "Z:/shift_reg/" "" "3.171 ns" { rs[0] q } "NODE_NAME" } "" } } { "shift_reg.vhd" "" { Text "Z:/shift_reg/shift_reg.vhd" 8 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.376 ns 74.93 % " "Info: Total cell delay = 2.376 ns ( 74.93 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.795 ns 25.07 % " "Info: Total interconnect delay = 0.795 ns ( 25.07 % )" {  } {  } 0}  } { { "Z:/shift_reg/db/shift_reg_cmp.qrpt" "" { Report "Z:/shift_reg/db/shift_reg_cmp.qrpt" Compiler "shift_reg" "UNKNOWN" "V1" "Z:/shift_reg/db/shift_reg.quartus_db" { Floorplan "Z:/shift_reg/" "" "3.171 ns" { rs[0] q } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.171 ns" { rs[0] q } { 0.000ns 0.795ns } { 0.000ns 2.376ns } } }  } 0}  } { { "Z:/shift_reg/db/shift_reg_cmp.qrpt" "" { Report "Z:/shift_reg/db/shift_reg_cmp.qrpt" Compiler "shift_reg" "UNKNOWN" "V1" "Z:/shift_reg/db/shift_reg.quartus_db" { Floorplan "Z:/shift_reg/" "" "2.853 ns" { clk rs[0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.853 ns" { clk clk~out0 rs[0] } { 0.000ns 0.000ns 1.586ns } { 0.000ns 0.725ns 0.542ns } } } { "Z:/shift_reg/db/shift_reg_cmp.qrpt" "" { Report "Z:/shift_reg/db/shift_reg_cmp.qrpt" Compiler "shift_reg" "UNKNOWN" "V1" "Z:/shift_reg/db/shift_reg.quartus_db" { Floorplan "Z:/shift_reg/" "" "3.171 ns" { rs[0] q } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.171 ns" { rs[0] q } { 0.000ns 0.795ns } { 0.000ns 2.376ns } } }  } 0}
{ "Info" "ITDB_TH_RESULT" "rs\[3\] data clk -2.037 ns register " "Info: th for register \"rs\[3\]\" (data pin = \"data\", clock pin = \"clk\") is -2.037 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.853 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_L2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 4; CLK Node = 'clk'" {  } { { "Z:/shift_reg/db/shift_reg_cmp.qrpt" "" { Report "Z:/shift_reg/db/shift_reg_cmp.qrpt" Compiler "shift_reg" "UNKNOWN" "V1" "Z:/shift_reg/db/shift_reg.quartus_db" { Floorplan "Z:/shift_reg/" "" "" { clk } "NODE_NAME" } "" } } { "shift_reg.vhd" "" { Text "Z:/shift_reg/shift_reg.vhd" 5 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.586 ns) + CELL(0.542 ns) 2.853 ns rs\[3\] 2 REG LC_X1_Y30_N6 1 " "Info: 2: + IC(1.586 ns) + CELL(0.542 ns) = 2.853 ns; Loc. = LC_X1_Y30_N6; Fanout = 1; REG Node = 'rs\[3\]'" {  } { { "Z:/shift_reg/db/shift_reg_cmp.qrpt" "" { Report "Z:/shift_reg/db/shift_reg_cmp.qrpt" Compiler "shift_reg" "UNKNOWN" "V1" "Z:/shift_reg/db/shift_reg.quartus_db" { Floorplan "Z:/shift_reg/" "" "2.128 ns" { clk rs[3] } "NODE_NAME" } "" } } { "shift_reg.vhd" "" { Text "Z:/shift_reg/shift_reg.vhd" 13 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 44.41 % " "Info: Total cell delay = 1.267 ns ( 44.41 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.586 ns 55.59 % " "Info: Total interconnect delay = 1.586 ns ( 55.59 % )" {  } {  } 0}  } { { "Z:/shift_reg/db/shift_reg_cmp.qrpt" "" { Report "Z:/shift_reg/db/shift_reg_cmp.qrpt" Compiler "shift_reg" "UNKNOWN" "V1" "Z:/shift_reg/db/shift_reg.quartus_db" { Floorplan "Z:/shift_reg/" "" "2.853 ns" { clk rs[3] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.853 ns" { clk clk~out0 rs[3] } { 0.000ns 0.000ns 1.586ns } { 0.000ns 0.725ns 0.542ns } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "shift_reg.vhd" "" { Text "Z:/shift_reg/shift_reg.vhd" 13 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.990 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.990 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns data 1 PIN PIN_B21 1 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_B21; Fanout = 1; PIN Node = 'data'" {  } { { "Z:/shift_reg/db/shift_reg_cmp.qrpt" "" { Report "Z:/shift_reg/db/shift_reg_cmp.qrpt" Compiler "shift_reg" "UNKNOWN" "V1" "Z:/shift_reg/db/shift_reg.quartus_db" { Floorplan "Z:/shift_reg/" "" "" { data } "NODE_NAME" } "" } } { "shift_reg.vhd" "" { Text "Z:/shift_reg/shift_reg.vhd" 6 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.680 ns) + CELL(0.223 ns) 4.990 ns rs\[3\] 2 REG LC_X1_Y30_N6 1 " "Info: 2: + IC(3.680 ns) + CELL(0.223 ns) = 4.990 ns; Loc. = LC_X1_Y30_N6; Fanout = 1; REG Node = 'rs\[3\]'" {  } { { "Z:/shift_reg/db/shift_reg_cmp.qrpt" "" { Report "Z:/shift_reg/db/shift_reg_cmp.qrpt" Compiler "shift_reg" "UNKNOWN" "V1" "Z:/shift_reg/db/shift_reg.quartus_db" { Floorplan "Z:/shift_reg/" "" "3.903 ns" { data rs[3] } "NODE_NAME" } "" } } { "shift_reg.vhd" "" { Text "Z:/shift_reg/shift_reg.vhd" 13 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.310 ns 26.25 % " "Info: Total cell delay = 1.310 ns ( 26.25 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.680 ns 73.75 % " "Info: Total interconnect delay = 3.680 ns ( 73.75 % )" {  } {  } 0}  } { { "Z:/shift_reg/db/shift_reg_cmp.qrpt" "" { Report "Z:/shift_reg/db/shift_reg_cmp.qrpt" Compiler "shift_reg" "UNKNOWN" "V1" "Z:/shift_reg/db/shift_reg.quartus_db" { Floorplan "Z:/shift_reg/" "" "4.990 ns" { data rs[3] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "4.990 ns" { data data~out0 rs[3] } { 0.000ns 0.000ns 3.680ns } { 0.000ns 1.087ns 0.223ns } } }  } 0}  } { { "Z:/shift_reg/db/shift_reg_cmp.qrpt" "" { Report "Z:/shift_reg/db/shift_reg_cmp.qrpt" Compiler "shift_reg" "UNKNOWN" "V1" "Z:/shift_reg/db/shift_reg.quartus_db" { Floorplan "Z:/shift_reg/" "" "2.853 ns" { clk rs[3] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.853 ns" { clk clk~out0 rs[3] } { 0.000ns 0.000ns 1.586ns } { 0.000ns 0.725ns 0.542ns } } } { "Z:/shift_reg/db/shift_reg_cmp.qrpt" "" { Report "Z:/shift_reg/db/shift_reg_cmp.qrpt" Compiler "shift_reg" "UNKNOWN" "V1" "Z:/shift_reg/db/shift_reg.quartus_db" { Floorplan "Z:/shift_reg/" "" "4.990 ns" { data rs[3] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "4.990 ns" { data data~out0 rs[3] } { 0.000ns 0.000ns 3.680ns } { 0.000ns 1.087ns 0.223ns } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 08 17:45:47 2020 " "Info: Processing ended: Thu Oct 08 17:45:47 2020" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0}
