/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [22:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [7:0] celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [12:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [17:0] celloutsig_0_6z;
  wire [11:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [17:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[7] & in_data[59]);
  assign celloutsig_0_36z = ~(celloutsig_0_8z & celloutsig_0_17z);
  assign celloutsig_1_0z = ~(in_data[167] & in_data[130]);
  assign celloutsig_1_1z = ~(in_data[174] & in_data[157]);
  assign celloutsig_1_3z = ~(celloutsig_1_0z & celloutsig_1_2z);
  assign celloutsig_0_27z = ~(celloutsig_0_25z & celloutsig_0_1z);
  assign celloutsig_0_3z = ~(celloutsig_0_0z & celloutsig_0_0z);
  assign celloutsig_0_31z = ~(_00_ & in_data[58]);
  assign celloutsig_1_17z = ~celloutsig_1_2z;
  assign celloutsig_0_10z = ~celloutsig_0_9z;
  assign celloutsig_0_16z = ~celloutsig_0_13z;
  assign celloutsig_0_2z = ~in_data[51];
  assign celloutsig_1_9z = ~((celloutsig_1_1z | celloutsig_1_0z) & celloutsig_1_2z);
  assign celloutsig_0_20z = ~((celloutsig_0_6z[6] | celloutsig_0_15z) & celloutsig_0_12z);
  assign celloutsig_0_13z = celloutsig_0_8z | ~(celloutsig_0_11z[13]);
  assign celloutsig_0_19z = celloutsig_0_4z[5] | ~(celloutsig_0_11z[6]);
  assign celloutsig_0_26z = celloutsig_0_9z | ~(celloutsig_0_2z);
  assign celloutsig_0_5z = celloutsig_0_0z | celloutsig_0_1z;
  assign celloutsig_1_18z = celloutsig_1_15z ^ celloutsig_1_3z;
  assign celloutsig_0_8z = celloutsig_0_4z[2] ^ celloutsig_0_6z[6];
  reg [3:0] _22_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _22_ <= 4'h0;
    else _22_ <= { celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_17z };
  assign { _01_[3:2], _00_, _01_[0] } = _22_;
  assign celloutsig_0_15z = in_data[7:5] == celloutsig_0_4z[12:10];
  assign celloutsig_0_25z = { celloutsig_0_6z[11:5], celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_5z } === { celloutsig_0_7z[8:0], celloutsig_0_22z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_16z };
  assign celloutsig_0_17z = { in_data[56:39], celloutsig_0_6z, celloutsig_0_12z } >= { in_data[78:68], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_22z = { celloutsig_0_18z[1:0], celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_1z } >= { celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_18z };
  assign celloutsig_1_4z = celloutsig_1_0z & ~(celloutsig_1_2z);
  assign celloutsig_0_1z = celloutsig_0_0z & ~(celloutsig_0_0z);
  assign celloutsig_1_5z = { in_data[127:115], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z } % { 1'h1, in_data[142:130], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_5z[5:4], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z } % { 1'h1, celloutsig_1_5z[14:13], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_11z = { celloutsig_0_7z[7:0], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_9z } % { 1'h1, in_data[54:51], celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_18z = { celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_0z } % { 1'h1, celloutsig_0_11z[4:3] };
  assign celloutsig_1_13z = { in_data[186:182], celloutsig_1_9z } | in_data[174:169];
  assign celloutsig_1_2z = | in_data[127:101];
  assign celloutsig_1_15z = | celloutsig_1_6z[3:0];
  assign celloutsig_0_12z = | { celloutsig_0_11z[4], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_19z = ~^ { celloutsig_1_13z[3:2], celloutsig_1_0z, celloutsig_1_17z };
  assign celloutsig_0_9z = ~^ { celloutsig_0_6z[14:8], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_0_6z = { celloutsig_0_4z[10:6], celloutsig_0_4z } >> { in_data[61], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_7z = { celloutsig_0_4z[12:2], celloutsig_0_0z } >> { celloutsig_0_4z[12:6], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_33z = { celloutsig_0_11z[14:13], celloutsig_0_17z, celloutsig_0_31z, celloutsig_0_26z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_15z } <<< { in_data[11:10], celloutsig_0_1z, _01_[3:2], _00_, _01_[0], celloutsig_0_27z };
  assign celloutsig_0_4z = { in_data[80:69], celloutsig_0_3z } ~^ in_data[33:21];
  assign celloutsig_0_37z = ~((celloutsig_0_22z & celloutsig_0_33z[1]) | celloutsig_0_33z[1]);
  assign _01_[1] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
