cscope 15 H:\WORKSPACE\NRF51\SmartWatch"               0000653884
	@H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\app_error.h

22 #iâdeà
APP_ERROR_H__


23 
	#APP_ERROR_H__


	)

25 
	~<¡dšt.h
>

26 
	~<¡dboÞ.h
>

27 
	~"Äf_”rÜ.h
"

35 
­p_”rÜ_hªdËr
(
ušt32_t
 
”rÜ_code
, ušt32_ˆ
lše_num
, cÚ¡ 
ušt8_t
 * 
p_fže_Çme
);

41 
	#APP_ERROR_HANDLER
(
ERR_CODE
) \

44 
	`­p_”rÜ_hªdËr
((
ERR_CODE
), 
__LINE__
, (
ušt8_t
*è
__FILE__
); \

45 } 0)

	)

51 
	#APP_ERROR_CHECK
(
ERR_CODE
) \

54 cÚ¡ 
ušt32_t
 
LOCAL_ERR_CODE
 = (
ERR_CODE
); \

55 ià(
LOCAL_ERR_CODE
 !ð
NRF_SUCCESS
) \

57 
	`APP_ERROR_HANDLER
(
LOCAL_ERR_CODE
); \

59 } 0)

	)

65 
	#APP_ERROR_CHECK_BOOL
(
BOOLEAN_VALUE
) \

68 cÚ¡ 
boÞ
 
LOCAL_BOOLEAN_VALUE
 = (
BOOLEAN_VALUE
); \

69 ià(!
LOCAL_BOOLEAN_VALUE
) \

71 
	`APP_ERROR_HANDLER
(0); \

73 } 0)

	)

	@H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\app_util_platform.h

22 #iâdeà
APP_UTIL_PLATFORM_H__


23 
	#APP_UTIL_PLATFORM_H__


	)

25 
	~<¡dšt.h
>

26 
	~"compž”_ab¡¿ùiÚ.h
"

27 
	~"Äf51.h
"

28 
	~"­p_”rÜ.h
"

33 
	mAPP_IRQ_PRIORITY_HIGH
 = 1,

34 
	mAPP_IRQ_PRIORITY_LOW
 = 3

35 } 
	t­p_œq_´iÜ™y_t
;

37 
	#NRF_APP_PRIORITY_THREAD
 4

	)

40 
	#EXTERNAL_INT_VECTOR_OFFSET
 16

	)

43 
	#PACKED
(
TYPE
è
__·cked
 
	)
TYPE

51 
	#CRITICAL_REGION_ENTER
() \

53 
ušt8_t
 
IS_NESTED_CRITICAL_REGION
 = 0; \

54 
ušt32_t
 
CURRENT_INT_PRI
 = 
	`cu¼’t_št_´iÜ™y_g‘
(); \

55 ià(
CURRENT_INT_PRI
 !ð
APP_IRQ_PRIORITY_HIGH
) \

57 
ušt32_t
 
ERR_CODE
 = 
	`sd_nvic_ü™iÿl_»giÚ_’‹r
(&
IS_NESTED_CRITICAL_REGION
); \

58 ià(
ERR_CODE
 =ð
NRF_ERROR_SOFTDEVICE_NOT_ENABLED
) \

60 
	`__di§bË_œq
(); \

64 
	`APP_ERROR_CHECK
(
ERR_CODE
); \

66 }

	)

74 
	#CRITICAL_REGION_EXIT
() \

75 ià(
CURRENT_INT_PRI
 !ð
APP_IRQ_PRIORITY_HIGH
) \

77 
ušt32_t
 
ERR_CODE
; \

78 
	`__’abË_œq
(); \

79 
ERR_CODE
 = 
	`sd_nvic_ü™iÿl_»giÚ_ex™
(
IS_NESTED_CRITICAL_REGION
); \

80 ià(
ERR_CODE
 !ð
NRF_ERROR_SOFTDEVICE_NOT_ENABLED
) \

82 
	`APP_ERROR_CHECK
(
ERR_CODE
); \

85 }

	)

94 
__INLINE
 
ušt8_t
 
	$cu¼’t_št_´iÜ™y_g‘
()

96 
ušt32_t
 
i¤_veùÜ_num
 = (
SCB
->
ICSR
 & 
SCB_ICSR_VECTACTIVE_Msk
);

97 ià(
i¤_veùÜ_num
 > 0)

99 
št32_t
 
œq_ty³
 = ((št32_t)
i¤_veùÜ_num
 - 
EXTERNAL_INT_VECTOR_OFFSET
);

100  (
	`NVIC_G‘PriÜ™y
((
IRQn_Ty³
)
œq_ty³
) & 0xFF);

104  
NRF_APP_PRIORITY_THREAD
;

106 
	}
}

	@H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\compiler_abstraction.h

30 #iâdeà
_COMPILER_ABSTRACTION_H


31 
	#_COMPILER_ABSTRACTION_H


	)

35 #ià
defšed
 ( 
__CC_ARM
 )

37 #iâdeà
__ASM


38 
	#__ASM
 
__asm


	)

41 #iâdeà
__INLINE


42 
	#__INLINE
 
__šlše


	)

45 #iâdeà
__WEAK


46 
	#__WEAK
 
__w—k


	)

49 
	#GET_SP
(è
	`__cu¼’t_¥
(è

	)

51 #–ià
defšed
 ( 
__ICCARM__
 )

53 #iâdeà
__ASM


54 
	#__ASM
 
__asm


	)

57 #iâdeà
__INLINE


58 
	#__INLINE
 
šlše


	)

61 #iâdeà
__WEAK


62 
	#__WEAK
 
__w—k


	)

65 
	#GET_SP
(è
	`__g‘_SP
(è

	)

67 #–ià
defšed
 ( 
__GNUC__
 )

69 #iâdeà
__ASM


70 
	#__ASM
 
__asm


	)

73 #iâdeà
__INLINE


74 
	#__INLINE
 
šlše


	)

77 #iâdeà
__WEAK


78 
	#__WEAK
 
	`__©Œibu‹__
((
w—k
)è

	)

81 
	#GET_SP
(è
	`gcc_cu¼’t_¥
(è

	)

83 
šlše
 
	$gcc_cu¼’t_¥
()

85 
¥
 
	`asm
("sp");

86  
¥
;

87 
	}
}

89 #–ià
defšed
 ( 
__TASKING__
 )

91 #iâdeà
__ASM


92 
	#__ASM
 
__asm


	)

95 #iâdeà
__INLINE


96 
	#__INLINE
 
šlše


	)

99 #iâdeà
__WEAK


100 
	#__WEAK
 
	`__©Œibu‹__
((
w—k
)è

	)

103 
	#GET_SP
(è
	`__g‘_MSP
(è

	)

	@H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\debug.h

2 #iâdeà
DEBUG_H


3 
	#DEBUG_H


	)

7 
	~"sim¶e_u¬t.h
"

15 
DebugIn™
();

16 
DebugS’dSŒšg
(*);

17 
DebugS’dCh¬
();

18 
DebugS’dNum
(
ušt16_t
 
Num
);

19 
DebugS’dNumWDesc
(*
¡ršg
, 
ušt32_t
 
Num
);

	@H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\nordic_common.h

16 #iâdeà
NORDIC_COMMON_H__


17 
	#NORDIC_COMMON_H__


	)

21 
	#SWAP
(
x
è((((x)&0xFF)<<8)|(((x)>>8)&0xFF))

	)

25 
	#MSB
(
a
è((×è& 0xFF00è>> 8)

	)

27 
	#LSB
(
a
è(×è& 0xFF)

	)

31 
	#MIN
(
a
, 
b
è(×è< (bè? (aè: (b))

	)

34 
	#MAX
(
a
, 
b
è(×è< (bè? (bè: (a))

	)

36 
	#BIT_0
 0x01

	)

37 
	#BIT_1
 0x02

	)

38 
	#BIT_2
 0x04

	)

39 
	#BIT_3
 0x08

	)

40 
	#BIT_4
 0x10

	)

41 
	#BIT_5
 0x20

	)

42 
	#BIT_6
 0x40

	)

43 
	#BIT_7
 0x80

	)

44 
	#BIT_8
 0x0100

	)

45 
	#BIT_9
 0x0200

	)

46 
	#BIT_10
 0x0400

	)

47 
	#BIT_11
 0x0800

	)

48 
	#BIT_12
 0x1000

	)

49 
	#BIT_13
 0x2000

	)

50 
	#BIT_14
 0x4000

	)

51 
	#BIT_15
 0x8000

	)

52 
	#BIT_16
 0x00010000

	)

53 
	#BIT_17
 0x00020000

	)

54 
	#BIT_18
 0x00040000

	)

55 
	#BIT_19
 0x00080000

	)

56 
	#BIT_20
 0x00100000

	)

57 
	#BIT_21
 0x00200000

	)

58 
	#BIT_22
 0x00400000

	)

59 
	#BIT_23
 0x00800000

	)

60 
	#BIT_24
 0x01000000

	)

61 
	#BIT_25
 0x02000000

	)

62 
	#BIT_26
 0x04000000

	)

63 
	#BIT_27
 0x08000000

	)

64 
	#BIT_28
 0x10000000

	)

65 
	#BIT_29
 0x20000000

	)

66 
	#BIT_30
 0x40000000

	)

67 
	#BIT_31
 0x80000000

	)

69 
	#UNUSED_VARIABLE
(
X
è(()(X))

	)

70 
	#UNUSED_PARAMETER
(
X
è
	`UNUSED_VARIABLE
(X)

	)

	@H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\nrf.h

30 #iâdeà
NRF_H


31 
	#NRF_H


	)

33 #iâdeà
_WIN32


36 #ifdeà
NRF51


38 
	e¡©e
 {
	mDISABLE
 = 0, 
	mENABLE
 = !
DISABLE
};

39 
	~"Äf51.h
"

40 
	~"Äf51_b™f›lds.h
"

41 
	~"Äf51_d•»ÿ‹d.h
"

46 
	~"compž”_ab¡¿ùiÚ.h
"

	@H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\nrf51.h

55 #iâdeà
NRF51_H


56 
	#NRF51_H


	)

58 #ifdeà
__ýlu¥lus


62 
	#B™S‘
(
p
,
m
è(Õè|ð(1<<(m)))

	)

63 
	#B™Re£t
(
p
,
m
è(Õè&ð~(1<<(m)))

	)

64 
	#B™Fl
(
p
,
m
è(Õè^ð(1<<(m)))

	)

65 
	#B™Wr™e
(
c
,
p
,
m
è((cè? 
	`B™S‘
Õ,mè: 
	`B™Re£t
Õ,m))

	)

66 
	#B™IsS‘
(
»g
, 
b™
è((Ôegè& (1<<(b™))è!ð0)

	)

67 
	#B™IsRe£t
(
»g
, 
b™
è((Ôegè& (1<<(b™))è=ð0)

	)

73 
Re£t_IRQn
 = -15,

74 
NÚMaskabËIÁ_IRQn
 = -14,

75 
H¬dFauÉ_IRQn
 = -13,

76 
SVC®l_IRQn
 = -5,

77 
DebugMÚ™Ü_IRQn
 = -4,

78 
P’dSV_IRQn
 = -2,

79 
SysTick_IRQn
 = -1,

81 
POWER_CLOCK_IRQn
 = 0,

82 
RADIO_IRQn
 = 1,

83 
UART0_IRQn
 = 2,

84 
SPI0_TWI0_IRQn
 = 3,

85 
SPI1_TWI1_IRQn
 = 4,

86 
GPIOTE_IRQn
 = 6,

87 
ADC_IRQn
 = 7,

88 
TIMER0_IRQn
 = 8,

89 
TIMER1_IRQn
 = 9,

90 
TIMER2_IRQn
 = 10,

91 
RTC0_IRQn
 = 11,

92 
TEMP_IRQn
 = 12,

93 
RNG_IRQn
 = 13,

94 
ECB_IRQn
 = 14,

95 
CCM_AAR_IRQn
 = 15,

96 
WDT_IRQn
 = 16,

97 
RTC1_IRQn
 = 17,

98 
QDEC_IRQn
 = 18,

99 
LPCOMP_IRQn
 = 19,

100 
SWI0_IRQn
 = 20,

101 
SWI1_IRQn
 = 21,

102 
SWI2_IRQn
 = 22,

103 
SWI3_IRQn
 = 23,

104 
SWI4_IRQn
 = 24,

105 
SWI5_IRQn
 = 25

106 } 
	tIRQn_Ty³
;

119 
	#__CM0_REV
 0x0301

	)

120 
	#__MPU_PRESENT
 0

	)

121 
	#__NVIC_PRIO_BITS
 2

	)

122 
	#__V’dÜ_SysTickCÚfig
 0

	)

125 
	~"cÜe_cm0.h
"

126 
	~"sy¡em_Äf51.h
"

140 #ià
defšed
(
__CC_ARM
)

141 #´agm¨
push


142 #´agm¨
ªÚ_uniÚs


143 #–ià
defšed
(
__ICCARM__
)

144 #´agm¨
Ïnguage
=
ex‹nded


145 #–ià
defšed
(
__GNUC__
)

147 #–ià
defšed
(
__TMS470__
)

149 #–ià
defšed
(
__TASKING__
)

150 #´agm¨
w¬nšg
 586

152 #w¬nšg 
NÙ
 
suµÜ‹d
 
compž”
 
ty³


157 
__IO
 
ušt32_t
 
CPU0
;

158 
__IO
 
ušt32_t
 
SPIS1
;

159 
__IO
 
ušt32_t
 
RADIO
;

160 
__IO
 
ušt32_t
 
ECB
;

161 
__IO
 
ušt32_t
 
CCM
;

162 
__IO
 
ušt32_t
 
AAR
;

163 } 
	tAMLI_RAMPRI_Ty³
;

166 
__IO
 
ušt32_t
 
SCK
;

167 
__IO
 
ušt32_t
 
MOSI
;

168 
__IO
 
ušt32_t
 
MISO
;

169 } 
	tSPIM_PSEL_Ty³
;

172 
__IO
 
ušt32_t
 
PTR
;

173 
__IO
 
ušt32_t
 
MAXCNT
;

174 
__I
 
ušt32_t
 
AMOUNT
;

175 } 
	tSPIM_RXD_Ty³
;

178 
__IO
 
ušt32_t
 
PTR
;

179 
__IO
 
ušt32_t
 
MAXCNT
;

180 
__I
 
ušt32_t
 
AMOUNT
;

181 } 
	tSPIM_TXD_Ty³
;

184 
__O
 
ušt32_t
 
EN
;

185 
__O
 
ušt32_t
 
DIS
;

186 } 
	tPPI_TASKS_CHG_Ty³
;

189 
__IO
 
ušt32_t
 
EEP
;

190 
__IO
 
ušt32_t
 
TEP
;

191 } 
	tPPI_CH_Ty³
;

194 
__I
 
ušt32_t
 
PART
;

195 
__I
 
ušt32_t
 
VARIANT
;

196 
__I
 
ušt32_t
 
PACKAGE
;

197 
__I
 
ušt32_t
 
RAM
;

198 
__I
 
ušt32_t
 
FLASH
;

199 
__I
 
ušt32_t
 
RESERVED
[3];

200 } 
	tFICR_INFO_Ty³
;

213 
__I
 
ušt32_t
 
RESERVED0
[30];

214 
__O
 
ušt32_t
 
TASKS_CONSTLAT
;

215 
__O
 
ušt32_t
 
TASKS_LOWPWR
;

216 
__I
 
ušt32_t
 
RESERVED1
[34];

217 
__IO
 
ušt32_t
 
EVENTS_POFWARN
;

218 
__I
 
ušt32_t
 
RESERVED2
[126];

219 
__IO
 
ušt32_t
 
INTENSET
;

220 
__IO
 
ušt32_t
 
INTENCLR
;

221 
__I
 
ušt32_t
 
RESERVED3
[61];

222 
__IO
 
ušt32_t
 
RESETREAS
;

223 
__I
 
ušt32_t
 
RESERVED4
[9];

224 
__I
 
ušt32_t
 
RAMSTATUS
;

225 
__I
 
ušt32_t
 
RESERVED5
[53];

226 
__O
 
ušt32_t
 
SYSTEMOFF
;

227 
__I
 
ušt32_t
 
RESERVED6
[3];

228 
__IO
 
ušt32_t
 
POFCON
;

229 
__I
 
ušt32_t
 
RESERVED7
[2];

230 
__IO
 
ušt32_t
 
GPREGRET
;

232 
__I
 
ušt32_t
 
RESERVED8
;

233 
__IO
 
ušt32_t
 
RAMON
;

234 
__I
 
ušt32_t
 
RESERVED9
[7];

235 
__IO
 
ušt32_t
 
RESET
;

237 
__I
 
ušt32_t
 
RESERVED10
[3];

238 
__IO
 
ušt32_t
 
RAMONB
;

239 
__I
 
ušt32_t
 
RESERVED11
[8];

240 
__IO
 
ušt32_t
 
DCDCEN
;

241 
__I
 
ušt32_t
 
RESERVED12
[291];

242 
__IO
 
ušt32_t
 
DCDCFORCE
;

243 } 
	tNRF_POWER_Ty³
;

256 
__O
 
ušt32_t
 
TASKS_HFCLKSTART
;

257 
__O
 
ušt32_t
 
TASKS_HFCLKSTOP
;

258 
__O
 
ušt32_t
 
TASKS_LFCLKSTART
;

259 
__O
 
ušt32_t
 
TASKS_LFCLKSTOP
;

260 
__O
 
ušt32_t
 
TASKS_CAL
;

261 
__O
 
ušt32_t
 
TASKS_CTSTART
;

262 
__O
 
ušt32_t
 
TASKS_CTSTOP
;

263 
__I
 
ušt32_t
 
RESERVED0
[57];

264 
__IO
 
ušt32_t
 
EVENTS_HFCLKSTARTED
;

265 
__IO
 
ušt32_t
 
EVENTS_LFCLKSTARTED
;

266 
__I
 
ušt32_t
 
RESERVED1
;

267 
__IO
 
ušt32_t
 
EVENTS_DONE
;

268 
__IO
 
ušt32_t
 
EVENTS_CTTO
;

269 
__I
 
ušt32_t
 
RESERVED2
[124];

270 
__IO
 
ušt32_t
 
INTENSET
;

271 
__IO
 
ušt32_t
 
INTENCLR
;

272 
__I
 
ušt32_t
 
RESERVED3
[63];

273 
__I
 
ušt32_t
 
HFCLKRUN
;

274 
__I
 
ušt32_t
 
HFCLKSTAT
;

275 
__I
 
ušt32_t
 
RESERVED4
;

276 
__I
 
ušt32_t
 
LFCLKRUN
;

277 
__I
 
ušt32_t
 
LFCLKSTAT
;

278 
__I
 
ušt32_t
 
LFCLKSRCCOPY
;

280 
__I
 
ušt32_t
 
RESERVED5
[62];

281 
__IO
 
ušt32_t
 
LFCLKSRC
;

282 
__I
 
ušt32_t
 
RESERVED6
[7];

283 
__IO
 
ušt32_t
 
CTIV
;

284 
__I
 
ušt32_t
 
RESERVED7
[5];

285 
__IO
 
ušt32_t
 
XTALFREQ
;

286 } 
	tNRF_CLOCK_Ty³
;

299 
__I
 
ušt32_t
 
RESERVED0
[330];

300 
__IO
 
ušt32_t
 
PERR0
;

301 
__IO
 
ušt32_t
 
RLENR0
;

302 
__I
 
ušt32_t
 
RESERVED1
[52];

303 
__IO
 
ušt32_t
 
PROTENSET0
;

304 
__IO
 
ušt32_t
 
PROTENSET1
;

305 
__IO
 
ušt32_t
 
DISABLEINDEBUG
;

306 
__IO
 
ušt32_t
 
PROTBLOCKSIZE
;

307 } 
	tNRF_MPU_Ty³
;

320 
__I
 
ušt32_t
 
RESERVED0
[448];

321 
__IO
 
ušt32_t
 
REPLACEADDR
[8];

322 
__I
 
ušt32_t
 
RESERVED1
[24];

323 
__IO
 
ušt32_t
 
PATCHADDR
[8];

324 
__I
 
ušt32_t
 
RESERVED2
[24];

325 
__IO
 
ušt32_t
 
PATCHEN
;

326 
__IO
 
ušt32_t
 
PATCHENSET
;

327 
__IO
 
ušt32_t
 
PATCHENCLR
;

328 } 
	tNRF_PU_Ty³
;

341 
__I
 
ušt32_t
 
RESERVED0
[896];

342 
AMLI_RAMPRI_Ty³
 
RAMPRI
;

343 } 
	tNRF_AMLI_Ty³
;

356 
__O
 
ušt32_t
 
TASKS_TXEN
;

357 
__O
 
ušt32_t
 
TASKS_RXEN
;

358 
__O
 
ušt32_t
 
TASKS_START
;

359 
__O
 
ušt32_t
 
TASKS_STOP
;

360 
__O
 
ušt32_t
 
TASKS_DISABLE
;

361 
__O
 
ušt32_t
 
TASKS_RSSISTART
;

362 
__O
 
ušt32_t
 
TASKS_RSSISTOP
;

363 
__O
 
ušt32_t
 
TASKS_BCSTART
;

364 
__O
 
ušt32_t
 
TASKS_BCSTOP
;

365 
__I
 
ušt32_t
 
RESERVED0
[55];

366 
__IO
 
ušt32_t
 
EVENTS_READY
;

367 
__IO
 
ušt32_t
 
EVENTS_ADDRESS
;

368 
__IO
 
ušt32_t
 
EVENTS_PAYLOAD
;

369 
__IO
 
ušt32_t
 
EVENTS_END
;

370 
__IO
 
ušt32_t
 
EVENTS_DISABLED
;

371 
__IO
 
ušt32_t
 
EVENTS_DEVMATCH
;

372 
__IO
 
ušt32_t
 
EVENTS_DEVMISS
;

373 
__IO
 
ušt32_t
 
EVENTS_RSSIEND
;

375 
__I
 
ušt32_t
 
RESERVED1
[2];

376 
__IO
 
ušt32_t
 
EVENTS_BCMATCH
;

377 
__I
 
ušt32_t
 
RESERVED2
[53];

378 
__IO
 
ušt32_t
 
SHORTS
;

379 
__I
 
ušt32_t
 
RESERVED3
[64];

380 
__IO
 
ušt32_t
 
INTENSET
;

381 
__IO
 
ušt32_t
 
INTENCLR
;

382 
__I
 
ušt32_t
 
RESERVED4
[61];

383 
__I
 
ušt32_t
 
CRCSTATUS
;

384 
__I
 
ušt32_t
 
CD
;

385 
__I
 
ušt32_t
 
RXMATCH
;

386 
__I
 
ušt32_t
 
RXCRC
;

387 
__I
 
ušt32_t
 
DAI
;

388 
__I
 
ušt32_t
 
RESERVED5
[60];

389 
__IO
 
ušt32_t
 
PACKETPTR
;

390 
__IO
 
ušt32_t
 
FREQUENCY
;

391 
__IO
 
ušt32_t
 
TXPOWER
;

392 
__IO
 
ušt32_t
 
MODE
;

393 
__IO
 
ušt32_t
 
PCNF0
;

394 
__IO
 
ušt32_t
 
PCNF1
;

395 
__IO
 
ušt32_t
 
BASE0
;

396 
__IO
 
ušt32_t
 
BASE1
;

397 
__IO
 
ušt32_t
 
PREFIX0
;

398 
__IO
 
ušt32_t
 
PREFIX1
;

399 
__IO
 
ušt32_t
 
TXADDRESS
;

400 
__IO
 
ušt32_t
 
RXADDRESSES
;

401 
__IO
 
ušt32_t
 
CRCCNF
;

402 
__IO
 
ušt32_t
 
CRCPOLY
;

403 
__IO
 
ušt32_t
 
CRCINIT
;

404 
__IO
 
ušt32_t
 
TEST
;

405 
__IO
 
ušt32_t
 
TIFS
;

406 
__I
 
ušt32_t
 
RSSISAMPLE
;

407 
__I
 
ušt32_t
 
RESERVED6
;

408 
__I
 
ušt32_t
 
STATE
;

409 
__IO
 
ušt32_t
 
DATAWHITEIV
;

410 
__I
 
ušt32_t
 
RESERVED7
[2];

411 
__IO
 
ušt32_t
 
BCC
;

412 
__I
 
ušt32_t
 
RESERVED8
[39];

413 
__IO
 
ušt32_t
 
DAB
[8];

414 
__IO
 
ušt32_t
 
DAP
[8];

415 
__IO
 
ušt32_t
 
DACNF
;

416 
__I
 
ušt32_t
 
RESERVED9
[56];

417 
__IO
 
ušt32_t
 
OVERRIDE0
;

418 
__IO
 
ušt32_t
 
OVERRIDE1
;

419 
__IO
 
ušt32_t
 
OVERRIDE2
;

420 
__IO
 
ušt32_t
 
OVERRIDE3
;

421 
__IO
 
ušt32_t
 
OVERRIDE4
;

422 
__I
 
ušt32_t
 
RESERVED10
[561];

423 
__IO
 
ušt32_t
 
POWER
;

424 } 
	tNRF_RADIO_Ty³
;

437 
__O
 
ušt32_t
 
TASKS_STARTRX
;

438 
__O
 
ušt32_t
 
TASKS_STOPRX
;

439 
__O
 
ušt32_t
 
TASKS_STARTTX
;

440 
__O
 
ušt32_t
 
TASKS_STOPTX
;

441 
__I
 
ušt32_t
 
RESERVED0
[3];

442 
__O
 
ušt32_t
 
TASKS_SUSPEND
;

443 
__I
 
ušt32_t
 
RESERVED1
[56];

444 
__IO
 
ušt32_t
 
EVENTS_CTS
;

445 
__IO
 
ušt32_t
 
EVENTS_NCTS
;

446 
__IO
 
ušt32_t
 
EVENTS_RXDRDY
;

447 
__I
 
ušt32_t
 
RESERVED2
[4];

448 
__IO
 
ušt32_t
 
EVENTS_TXDRDY
;

449 
__I
 
ušt32_t
 
RESERVED3
;

450 
__IO
 
ušt32_t
 
EVENTS_ERROR
;

451 
__I
 
ušt32_t
 
RESERVED4
[7];

452 
__IO
 
ušt32_t
 
EVENTS_RXTO
;

453 
__I
 
ušt32_t
 
RESERVED5
[46];

454 
__IO
 
ušt32_t
 
SHORTS
;

455 
__I
 
ušt32_t
 
RESERVED6
[64];

456 
__IO
 
ušt32_t
 
INTENSET
;

457 
__IO
 
ušt32_t
 
INTENCLR
;

458 
__I
 
ušt32_t
 
RESERVED7
[93];

459 
__IO
 
ušt32_t
 
ERRORSRC
;

460 
__I
 
ušt32_t
 
RESERVED8
[31];

461 
__IO
 
ušt32_t
 
ENABLE
;

462 
__I
 
ušt32_t
 
RESERVED9
;

463 
__IO
 
ušt32_t
 
PSELRTS
;

464 
__IO
 
ušt32_t
 
PSELTXD
;

465 
__IO
 
ušt32_t
 
PSELCTS
;

466 
__IO
 
ušt32_t
 
PSELRXD
;

467 
__I
 
ušt32_t
 
RXD
;

470 
__O
 
ušt32_t
 
TXD
;

471 
__I
 
ušt32_t
 
RESERVED10
;

472 
__IO
 
ušt32_t
 
BAUDRATE
;

473 
__I
 
ušt32_t
 
RESERVED11
[17];

474 
__IO
 
ušt32_t
 
CONFIG
;

475 
__I
 
ušt32_t
 
RESERVED12
[675];

476 
__IO
 
ušt32_t
 
POWER
;

477 } 
	tNRF_UART_Ty³
;

490 
__I
 
ušt32_t
 
RESERVED0
[66];

491 
__IO
 
ušt32_t
 
EVENTS_READY
;

492 
__I
 
ušt32_t
 
RESERVED1
[126];

493 
__IO
 
ušt32_t
 
INTENSET
;

494 
__IO
 
ušt32_t
 
INTENCLR
;

495 
__I
 
ušt32_t
 
RESERVED2
[125];

496 
__IO
 
ušt32_t
 
ENABLE
;

497 
__I
 
ušt32_t
 
RESERVED3
;

498 
__IO
 
ušt32_t
 
PSELSCK
;

499 
__IO
 
ušt32_t
 
PSELMOSI
;

500 
__IO
 
ušt32_t
 
PSELMISO
;

501 
__I
 
ušt32_t
 
RESERVED4
;

502 
__I
 
ušt32_t
 
RXD
;

503 
__IO
 
ušt32_t
 
TXD
;

504 
__I
 
ušt32_t
 
RESERVED5
;

505 
__IO
 
ušt32_t
 
FREQUENCY
;

506 
__I
 
ušt32_t
 
RESERVED6
[11];

507 
__IO
 
ušt32_t
 
CONFIG
;

508 
__I
 
ušt32_t
 
RESERVED7
[681];

509 
__IO
 
ušt32_t
 
POWER
;

510 } 
	tNRF_SPI_Ty³
;

523 
__O
 
ušt32_t
 
TASKS_STARTRX
;

524 
__I
 
ušt32_t
 
RESERVED0
;

525 
__O
 
ušt32_t
 
TASKS_STARTTX
;

526 
__I
 
ušt32_t
 
RESERVED1
[2];

527 
__O
 
ušt32_t
 
TASKS_STOP
;

528 
__I
 
ušt32_t
 
RESERVED2
;

529 
__O
 
ušt32_t
 
TASKS_SUSPEND
;

530 
__O
 
ušt32_t
 
TASKS_RESUME
;

531 
__I
 
ušt32_t
 
RESERVED3
[56];

532 
__IO
 
ušt32_t
 
EVENTS_STOPPED
;

533 
__IO
 
ušt32_t
 
EVENTS_RXDREADY
;

534 
__I
 
ušt32_t
 
RESERVED4
[4];

535 
__IO
 
ušt32_t
 
EVENTS_TXDSENT
;

536 
__I
 
ušt32_t
 
RESERVED5
;

537 
__IO
 
ušt32_t
 
EVENTS_ERROR
;

538 
__I
 
ušt32_t
 
RESERVED6
[4];

539 
__IO
 
ušt32_t
 
EVENTS_BB
;

540 
__I
 
ušt32_t
 
RESERVED7
[3];

541 
__IO
 
ušt32_t
 
EVENTS_SUSPENDED
;

542 
__I
 
ušt32_t
 
RESERVED8
[45];

543 
__IO
 
ušt32_t
 
SHORTS
;

544 
__I
 
ušt32_t
 
RESERVED9
[64];

545 
__IO
 
ušt32_t
 
INTENSET
;

546 
__IO
 
ušt32_t
 
INTENCLR
;

547 
__I
 
ušt32_t
 
RESERVED10
[110];

548 
__IO
 
ušt32_t
 
ERRORSRC
;

549 
__I
 
ušt32_t
 
RESERVED11
[14];

550 
__IO
 
ušt32_t
 
ENABLE
;

551 
__I
 
ušt32_t
 
RESERVED12
;

552 
__IO
 
ušt32_t
 
PSELSCL
;

553 
__IO
 
ušt32_t
 
PSELSDA
;

554 
__I
 
ušt32_t
 
RESERVED13
[2];

555 
__I
 
ušt32_t
 
RXD
;

556 
__IO
 
ušt32_t
 
TXD
;

557 
__I
 
ušt32_t
 
RESERVED14
;

558 
__IO
 
ušt32_t
 
FREQUENCY
;

559 
__I
 
ušt32_t
 
RESERVED15
[24];

560 
__IO
 
ušt32_t
 
ADDRESS
;

561 
__I
 
ušt32_t
 
RESERVED16
[668];

562 
__IO
 
ušt32_t
 
POWER
;

563 } 
	tNRF_TWI_Ty³
;

576 
__I
 
ušt32_t
 
RESERVED0
[9];

577 
__O
 
ušt32_t
 
TASKS_ACQUIRE
;

578 
__O
 
ušt32_t
 
TASKS_RELEASE
;

579 
__I
 
ušt32_t
 
RESERVED1
[54];

580 
__IO
 
ušt32_t
 
EVENTS_END
;

581 
__I
 
ušt32_t
 
RESERVED2
[8];

582 
__IO
 
ušt32_t
 
EVENTS_ACQUIRED
;

583 
__I
 
ušt32_t
 
RESERVED3
[53];

584 
__IO
 
ušt32_t
 
SHORTS
;

585 
__I
 
ušt32_t
 
RESERVED4
[64];

586 
__IO
 
ušt32_t
 
INTENSET
;

587 
__IO
 
ušt32_t
 
INTENCLR
;

588 
__I
 
ušt32_t
 
RESERVED5
[61];

589 
__I
 
ušt32_t
 
SEMSTAT
;

590 
__I
 
ušt32_t
 
RESERVED6
[15];

591 
__IO
 
ušt32_t
 
STATUS
;

592 
__I
 
ušt32_t
 
RESERVED7
[47];

593 
__IO
 
ušt32_t
 
ENABLE
;

594 
__I
 
ušt32_t
 
RESERVED8
;

595 
__IO
 
ušt32_t
 
PSELSCK
;

596 
__IO
 
ušt32_t
 
PSELMISO
;

597 
__IO
 
ušt32_t
 
PSELMOSI
;

598 
__IO
 
ušt32_t
 
PSELCSN
;

599 
__I
 
ušt32_t
 
RESERVED9
[7];

600 
__IO
 
ušt32_t
 
RXDPTR
;

601 
__IO
 
ušt32_t
 
MAXRX
;

602 
__I
 
ušt32_t
 
AMOUNTRX
;

603 
__I
 
ušt32_t
 
RESERVED10
;

604 
__IO
 
ušt32_t
 
TXDPTR
;

605 
__IO
 
ušt32_t
 
MAXTX
;

606 
__I
 
ušt32_t
 
AMOUNTTX
;

607 
__I
 
ušt32_t
 
RESERVED11
;

608 
__IO
 
ušt32_t
 
CONFIG
;

609 
__I
 
ušt32_t
 
RESERVED12
;

610 
__IO
 
ušt32_t
 
DEF
;

611 
__I
 
ušt32_t
 
RESERVED13
[24];

612 
__IO
 
ušt32_t
 
ORC
;

613 
__I
 
ušt32_t
 
RESERVED14
[654];

614 
__IO
 
ušt32_t
 
POWER
;

615 } 
	tNRF_SPIS_Ty³
;

628 
__I
 
ušt32_t
 
RESERVED0
[4];

629 
__O
 
ušt32_t
 
TASKS_START
;

630 
__O
 
ušt32_t
 
TASKS_STOP
;

631 
__I
 
ušt32_t
 
RESERVED1
;

632 
__O
 
ušt32_t
 
TASKS_SUSPEND
;

633 
__O
 
ušt32_t
 
TASKS_RESUME
;

634 
__I
 
ušt32_t
 
RESERVED2
[56];

635 
__IO
 
ušt32_t
 
EVENTS_STOPPED
;

636 
__I
 
ušt32_t
 
RESERVED3
[2];

637 
__IO
 
ušt32_t
 
EVENTS_ENDRX
;

638 
__I
 
ušt32_t
 
RESERVED4
;

639 
__IO
 
ušt32_t
 
EVENTS_END
;

640 
__I
 
ušt32_t
 
RESERVED5
;

641 
__IO
 
ušt32_t
 
EVENTS_ENDTX
;

642 
__I
 
ušt32_t
 
RESERVED6
[10];

643 
__IO
 
ušt32_t
 
EVENTS_STARTED
;

644 
__I
 
ušt32_t
 
RESERVED7
[44];

645 
__IO
 
ušt32_t
 
SHORTS
;

646 
__I
 
ušt32_t
 
RESERVED8
[64];

647 
__IO
 
ušt32_t
 
INTENSET
;

648 
__IO
 
ušt32_t
 
INTENCLR
;

649 
__I
 
ušt32_t
 
RESERVED9
[125];

650 
__IO
 
ušt32_t
 
ENABLE
;

651 
__I
 
ušt32_t
 
RESERVED10
;

652 
SPIM_PSEL_Ty³
 
PSEL
;

653 
__I
 
ušt32_t
 
RESERVED11
;

654 
__I
 
ušt32_t
 
RXDDATA
;

655 
__IO
 
ušt32_t
 
TXDDATA
;

656 
__I
 
ušt32_t
 
RESERVED12
;

657 
__IO
 
ušt32_t
 
FREQUENCY
;

658 
__I
 
ušt32_t
 
RESERVED13
[3];

659 
SPIM_RXD_Ty³
 
RXD
;

660 
__I
 
ušt32_t
 
RESERVED14
;

661 
SPIM_TXD_Ty³
 
TXD
;

662 
__I
 
ušt32_t
 
RESERVED15
;

663 
__IO
 
ušt32_t
 
CONFIG
;

664 
__I
 
ušt32_t
 
RESERVED16
[26];

665 
__IO
 
ušt32_t
 
ORC
;

666 
__I
 
ušt32_t
 
RESERVED17
[654];

667 
__IO
 
ušt32_t
 
POWER
;

668 } 
	tNRF_SPIM_Ty³
;

681 
__O
 
ušt32_t
 
TASKS_OUT
[4];

682 
__I
 
ušt32_t
 
RESERVED0
[60];

683 
__IO
 
ušt32_t
 
EVENTS_IN
[4];

684 
__I
 
ušt32_t
 
RESERVED1
[27];

685 
__IO
 
ušt32_t
 
EVENTS_PORT
;

686 
__I
 
ušt32_t
 
RESERVED2
[97];

687 
__IO
 
ušt32_t
 
INTENSET
;

688 
__IO
 
ušt32_t
 
INTENCLR
;

689 
__I
 
ušt32_t
 
RESERVED3
[129];

690 
__IO
 
ušt32_t
 
CONFIG
[4];

691 
__I
 
ušt32_t
 
RESERVED4
[695];

692 
__IO
 
ušt32_t
 
POWER
;

693 } 
	tNRF_GPIOTE_Ty³
;

706 
__O
 
ušt32_t
 
TASKS_START
;

707 
__O
 
ušt32_t
 
TASKS_STOP
;

708 
__I
 
ušt32_t
 
RESERVED0
[62];

709 
__IO
 
ušt32_t
 
EVENTS_END
;

710 
__I
 
ušt32_t
 
RESERVED1
[128];

711 
__IO
 
ušt32_t
 
INTENSET
;

712 
__IO
 
ušt32_t
 
INTENCLR
;

713 
__I
 
ušt32_t
 
RESERVED2
[61];

714 
__I
 
ušt32_t
 
BUSY
;

715 
__I
 
ušt32_t
 
RESERVED3
[63];

716 
__IO
 
ušt32_t
 
ENABLE
;

717 
__IO
 
ušt32_t
 
CONFIG
;

718 
__I
 
ušt32_t
 
RESULT
;

719 
__I
 
ušt32_t
 
RESERVED4
[700];

720 
__IO
 
ušt32_t
 
POWER
;

721 } 
	tNRF_ADC_Ty³
;

734 
__O
 
ušt32_t
 
TASKS_START
;

735 
__O
 
ušt32_t
 
TASKS_STOP
;

736 
__O
 
ušt32_t
 
TASKS_COUNT
;

737 
__O
 
ušt32_t
 
TASKS_CLEAR
;

738 
__O
 
ušt32_t
 
TASKS_SHUTDOWN
;

739 
__I
 
ušt32_t
 
RESERVED0
[11];

740 
__O
 
ušt32_t
 
TASKS_CAPTURE
[4];

741 
__I
 
ušt32_t
 
RESERVED1
[60];

742 
__IO
 
ušt32_t
 
EVENTS_COMPARE
[4];

743 
__I
 
ušt32_t
 
RESERVED2
[44];

744 
__IO
 
ušt32_t
 
SHORTS
;

745 
__I
 
ušt32_t
 
RESERVED3
[64];

746 
__IO
 
ušt32_t
 
INTENSET
;

747 
__IO
 
ušt32_t
 
INTENCLR
;

748 
__I
 
ušt32_t
 
RESERVED4
[126];

749 
__IO
 
ušt32_t
 
MODE
;

750 
__IO
 
ušt32_t
 
BITMODE
;

751 
__I
 
ušt32_t
 
RESERVED5
;

752 
__IO
 
ušt32_t
 
PRESCALER
;

754 
__I
 
ušt32_t
 
RESERVED6
[11];

755 
__IO
 
ušt32_t
 
CC
[4];

756 
__I
 
ušt32_t
 
RESERVED7
[683];

757 
__IO
 
ušt32_t
 
POWER
;

758 } 
	tNRF_TIMER_Ty³
;

771 
__O
 
ušt32_t
 
TASKS_START
;

772 
__O
 
ušt32_t
 
TASKS_STOP
;

773 
__O
 
ušt32_t
 
TASKS_CLEAR
;

774 
__O
 
ušt32_t
 
TASKS_TRIGOVRFLW
;

775 
__I
 
ušt32_t
 
RESERVED0
[60];

776 
__IO
 
ušt32_t
 
EVENTS_TICK
;

777 
__IO
 
ušt32_t
 
EVENTS_OVRFLW
;

778 
__I
 
ušt32_t
 
RESERVED1
[14];

779 
__IO
 
ušt32_t
 
EVENTS_COMPARE
[4];

780 
__I
 
ušt32_t
 
RESERVED2
[109];

781 
__IO
 
ušt32_t
 
INTENSET
;

782 
__IO
 
ušt32_t
 
INTENCLR
;

783 
__I
 
ušt32_t
 
RESERVED3
[13];

784 
__IO
 
ušt32_t
 
EVTEN
;

785 
__IO
 
ušt32_t
 
EVTENSET
;

787 
__IO
 
ušt32_t
 
EVTENCLR
;

789 
__I
 
ušt32_t
 
RESERVED4
[110];

790 
__I
 
ušt32_t
 
COUNTER
;

791 
__IO
 
ušt32_t
 
PRESCALER
;

793 
__I
 
ušt32_t
 
RESERVED5
[13];

794 
__IO
 
ušt32_t
 
CC
[4];

795 
__I
 
ušt32_t
 
RESERVED6
[683];

796 
__IO
 
ušt32_t
 
POWER
;

797 } 
	tNRF_RTC_Ty³
;

810 
__O
 
ušt32_t
 
TASKS_START
;

811 
__O
 
ušt32_t
 
TASKS_STOP
;

812 
__I
 
ušt32_t
 
RESERVED0
[62];

813 
__IO
 
ušt32_t
 
EVENTS_DATARDY
;

814 
__I
 
ušt32_t
 
RESERVED1
[128];

815 
__IO
 
ušt32_t
 
INTENSET
;

816 
__IO
 
ušt32_t
 
INTENCLR
;

817 
__I
 
ušt32_t
 
RESERVED2
[127];

818 
__I
 
št32_t
 
TEMP
;

819 
__I
 
ušt32_t
 
RESERVED3
[700];

820 
__IO
 
ušt32_t
 
POWER
;

821 } 
	tNRF_TEMP_Ty³
;

834 
__O
 
ušt32_t
 
TASKS_START
;

835 
__O
 
ušt32_t
 
TASKS_STOP
;

836 
__I
 
ušt32_t
 
RESERVED0
[62];

837 
__IO
 
ušt32_t
 
EVENTS_VALRDY
;

838 
__I
 
ušt32_t
 
RESERVED1
[63];

839 
__IO
 
ušt32_t
 
SHORTS
;

840 
__I
 
ušt32_t
 
RESERVED2
[64];

841 
__IO
 
ušt32_t
 
INTENSET
;

842 
__IO
 
ušt32_t
 
INTENCLR
;

843 
__I
 
ušt32_t
 
RESERVED3
[126];

844 
__IO
 
ušt32_t
 
CONFIG
;

845 
__I
 
ušt32_t
 
VALUE
;

846 
__I
 
ušt32_t
 
RESERVED4
[700];

847 
__IO
 
ušt32_t
 
POWER
;

848 } 
	tNRF_RNG_Ty³
;

861 
__O
 
ušt32_t
 
TASKS_STARTECB
;

864 
__O
 
ušt32_t
 
TASKS_STOPECB
;

866 
__I
 
ušt32_t
 
RESERVED0
[62];

867 
__IO
 
ušt32_t
 
EVENTS_ENDECB
;

868 
__IO
 
ušt32_t
 
EVENTS_ERRORECB
;

870 
__I
 
ušt32_t
 
RESERVED1
[127];

871 
__IO
 
ušt32_t
 
INTENSET
;

872 
__IO
 
ušt32_t
 
INTENCLR
;

873 
__I
 
ušt32_t
 
RESERVED2
[126];

874 
__IO
 
ušt32_t
 
ECBDATAPTR
;

875 
__I
 
ušt32_t
 
RESERVED3
[701];

876 
__IO
 
ušt32_t
 
POWER
;

877 } 
	tNRF_ECB_Ty³
;

890 
__O
 
ušt32_t
 
TASKS_START
;

892 
__I
 
ušt32_t
 
RESERVED0
;

893 
__O
 
ušt32_t
 
TASKS_STOP
;

894 
__I
 
ušt32_t
 
RESERVED1
[61];

895 
__IO
 
ušt32_t
 
EVENTS_END
;

896 
__IO
 
ušt32_t
 
EVENTS_RESOLVED
;

897 
__IO
 
ušt32_t
 
EVENTS_NOTRESOLVED
;

898 
__I
 
ušt32_t
 
RESERVED2
[126];

899 
__IO
 
ušt32_t
 
INTENSET
;

900 
__IO
 
ušt32_t
 
INTENCLR
;

901 
__I
 
ušt32_t
 
RESERVED3
[61];

902 
__I
 
ušt32_t
 
STATUS
;

903 
__I
 
ušt32_t
 
RESERVED4
[63];

904 
__IO
 
ušt32_t
 
ENABLE
;

905 
__IO
 
ušt32_t
 
NIRK
;

906 
__IO
 
ušt32_t
 
IRKPTR
;

907 
__I
 
ušt32_t
 
RESERVED5
;

908 
__IO
 
ušt32_t
 
ADDRPTR
;

909 
__IO
 
ušt32_t
 
SCRATCHPTR
;

911 
__I
 
ušt32_t
 
RESERVED6
[697];

912 
__IO
 
ušt32_t
 
POWER
;

913 } 
	tNRF_AAR_Ty³
;

926 
__O
 
ušt32_t
 
TASKS_KSGEN
;

928 
__O
 
ušt32_t
 
TASKS_CRYPT
;

930 
__O
 
ušt32_t
 
TASKS_STOP
;

931 
__I
 
ušt32_t
 
RESERVED0
[61];

932 
__IO
 
ušt32_t
 
EVENTS_ENDKSGEN
;

933 
__IO
 
ušt32_t
 
EVENTS_ENDCRYPT
;

934 
__IO
 
ušt32_t
 
EVENTS_ERROR
;

935 
__I
 
ušt32_t
 
RESERVED1
[61];

936 
__IO
 
ušt32_t
 
SHORTS
;

937 
__I
 
ušt32_t
 
RESERVED2
[64];

938 
__IO
 
ušt32_t
 
INTENSET
;

939 
__IO
 
ušt32_t
 
INTENCLR
;

940 
__I
 
ušt32_t
 
RESERVED3
[61];

941 
__I
 
ušt32_t
 
MICSTATUS
;

942 
__I
 
ušt32_t
 
RESERVED4
[63];

943 
__IO
 
ušt32_t
 
ENABLE
;

944 
__IO
 
ušt32_t
 
MODE
;

945 
__IO
 
ušt32_t
 
CNFPTR
;

946 
__IO
 
ušt32_t
 
INPTR
;

947 
__IO
 
ušt32_t
 
OUTPTR
;

948 
__IO
 
ušt32_t
 
SCRATCHPTR
;

950 
__I
 
ušt32_t
 
RESERVED5
[697];

951 
__IO
 
ušt32_t
 
POWER
;

952 } 
	tNRF_CCM_Ty³
;

965 
__O
 
ušt32_t
 
TASKS_START
;

966 
__I
 
ušt32_t
 
RESERVED0
[63];

967 
__IO
 
ušt32_t
 
EVENTS_TIMEOUT
;

968 
__I
 
ušt32_t
 
RESERVED1
[128];

969 
__IO
 
ušt32_t
 
INTENSET
;

970 
__IO
 
ušt32_t
 
INTENCLR
;

971 
__I
 
ušt32_t
 
RESERVED2
[61];

972 
__I
 
ušt32_t
 
RUNSTATUS
;

973 
__I
 
ušt32_t
 
REQSTATUS
;

974 
__I
 
ušt32_t
 
RESERVED3
[63];

975 
__IO
 
ušt32_t
 
CRV
;

976 
__IO
 
ušt32_t
 
RREN
;

977 
__IO
 
ušt32_t
 
CONFIG
;

978 
__I
 
ušt32_t
 
RESERVED4
[60];

979 
__O
 
ušt32_t
 
RR
[8];

980 
__I
 
ušt32_t
 
RESERVED5
[631];

981 
__IO
 
ušt32_t
 
POWER
;

982 } 
	tNRF_WDT_Ty³
;

995 
__O
 
ušt32_t
 
TASKS_START
;

996 
__O
 
ušt32_t
 
TASKS_STOP
;

997 
__O
 
ušt32_t
 
TASKS_READCLRACC
;

999 
__I
 
ušt32_t
 
RESERVED0
[61];

1000 
__IO
 
ušt32_t
 
EVENTS_SAMPLERDY
;

1001 
__IO
 
ušt32_t
 
EVENTS_REPORTRDY
;

1003 
__IO
 
ušt32_t
 
EVENTS_ACCOF
;

1004 
__I
 
ušt32_t
 
RESERVED1
[61];

1005 
__IO
 
ušt32_t
 
SHORTS
;

1006 
__I
 
ušt32_t
 
RESERVED2
[64];

1007 
__IO
 
ušt32_t
 
INTENSET
;

1008 
__IO
 
ušt32_t
 
INTENCLR
;

1009 
__I
 
ušt32_t
 
RESERVED3
[125];

1010 
__IO
 
ušt32_t
 
ENABLE
;

1011 
__IO
 
ušt32_t
 
LEDPOL
;

1012 
__IO
 
ušt32_t
 
SAMPLEPER
;

1013 
__I
 
št32_t
 
SAMPLE
;

1014 
__IO
 
ušt32_t
 
REPORTPER
;

1015 
__I
 
št32_t
 
ACC
;

1016 
__I
 
št32_t
 
ACCREAD
;

1018 
__IO
 
ušt32_t
 
PSELLED
;

1019 
__IO
 
ušt32_t
 
PSELA
;

1020 
__IO
 
ušt32_t
 
PSELB
;

1021 
__IO
 
ušt32_t
 
DBFEN
;

1022 
__I
 
ušt32_t
 
RESERVED4
[5];

1023 
__IO
 
ušt32_t
 
LEDPRE
;

1024 
__I
 
ušt32_t
 
ACCDBL
;

1025 
__I
 
ušt32_t
 
ACCDBLREAD
;

1027 
__I
 
ušt32_t
 
RESERVED5
[684];

1028 
__IO
 
ušt32_t
 
POWER
;

1029 } 
	tNRF_QDEC_Ty³
;

1042 
__O
 
ušt32_t
 
TASKS_START
;

1043 
__O
 
ušt32_t
 
TASKS_STOP
;

1044 
__O
 
ušt32_t
 
TASKS_SAMPLE
;

1045 
__I
 
ušt32_t
 
RESERVED0
[61];

1046 
__IO
 
ušt32_t
 
EVENTS_READY
;

1047 
__IO
 
ušt32_t
 
EVENTS_DOWN
;

1048 
__IO
 
ušt32_t
 
EVENTS_UP
;

1049 
__IO
 
ušt32_t
 
EVENTS_CROSS
;

1050 
__I
 
ušt32_t
 
RESERVED1
[60];

1051 
__IO
 
ušt32_t
 
SHORTS
;

1052 
__I
 
ušt32_t
 
RESERVED2
[64];

1053 
__IO
 
ušt32_t
 
INTENSET
;

1054 
__IO
 
ušt32_t
 
INTENCLR
;

1055 
__I
 
ušt32_t
 
RESERVED3
[61];

1056 
__I
 
ušt32_t
 
RESULT
;

1057 
__I
 
ušt32_t
 
RESERVED4
[63];

1058 
__IO
 
ušt32_t
 
ENABLE
;

1059 
__IO
 
ušt32_t
 
PSEL
;

1060 
__IO
 
ušt32_t
 
REFSEL
;

1061 
__IO
 
ušt32_t
 
EXTREFSEL
;

1062 
__I
 
ušt32_t
 
RESERVED5
[4];

1063 
__IO
 
ušt32_t
 
ANADETECT
;

1064 
__I
 
ušt32_t
 
RESERVED6
[694];

1065 
__IO
 
ušt32_t
 
POWER
;

1066 } 
	tNRF_LPCOMP_Ty³
;

1079 
__I
 
ušt32_t
 
UNUSED
;

1080 } 
	tNRF_SWI_Ty³
;

1093 
__I
 
ušt32_t
 
RESERVED0
[256];

1094 
__I
 
ušt32_t
 
READY
;

1095 
__I
 
ušt32_t
 
RESERVED1
[64];

1096 
__IO
 
ušt32_t
 
CONFIG
;

1097 
__IO
 
ušt32_t
 
ERASEPAGE
;

1098 
__IO
 
ušt32_t
 
ERASEALL
;

1099 
__IO
 
ušt32_t
 
ERASEPROTECTEDPAGE
;

1100 
__IO
 
ušt32_t
 
ERASEUICR
;

1101 } 
	tNRF_NVMC_Ty³
;

1114 
PPI_TASKS_CHG_Ty³
 
TASKS_CHG
[4];

1115 
__I
 
ušt32_t
 
RESERVED0
[312];

1116 
__IO
 
ušt32_t
 
CHEN
;

1117 
__IO
 
ušt32_t
 
CHENSET
;

1118 
__IO
 
ušt32_t
 
CHENCLR
;

1119 
__I
 
ušt32_t
 
RESERVED1
;

1120 
PPI_CH_Ty³
 
CH
[16];

1121 
__I
 
ušt32_t
 
RESERVED2
[156];

1122 
__IO
 
ušt32_t
 
CHG
[4];

1123 } 
	tNRF_PPI_Ty³
;

1136 
__I
 
ušt32_t
 
RESERVED0
[4];

1137 
__I
 
ušt32_t
 
CODEPAGESIZE
;

1138 
__I
 
ušt32_t
 
CODESIZE
;

1139 
__I
 
ušt32_t
 
RESERVED1
[4];

1140 
__I
 
ušt32_t
 
CLENR0
;

1141 
__I
 
ušt32_t
 
PPFC
;

1142 
__I
 
ušt32_t
 
RESERVED2
;

1143 
__I
 
ušt32_t
 
NUMRAMBLOCK
;

1146 
__I
 
ušt32_t
 
SIZERAMBLOCK
[4];

1149 
__I
 
ušt32_t
 
SIZERAMBLOCKS
;

1151 
__I
 
ušt32_t
 
RESERVED3
[5];

1152 
__I
 
ušt32_t
 
CONFIGID
;

1153 
__I
 
ušt32_t
 
DEVICEID
[2];

1154 
__I
 
ušt32_t
 
RESERVED4
[6];

1155 
__I
 
ušt32_t
 
ER
[4];

1156 
__I
 
ušt32_t
 
IR
[4];

1157 
__I
 
ušt32_t
 
DEVICEADDRTYPE
;

1158 
__I
 
ušt32_t
 
DEVICEADDR
[2];

1159 
__I
 
ušt32_t
 
OVERRIDEEN
;

1160 
__I
 
ušt32_t
 
NRF_1MBIT
[5];

1162 
__I
 
ušt32_t
 
RESERVED5
[10];

1163 
__I
 
ušt32_t
 
BLE_1MBIT
[5];

1165 
FICR_INFO_Ty³
 
INFO
;

1166 } 
	tNRF_FICR_Ty³
;

1179 
__IO
 
ušt32_t
 
CLENR0
;

1180 
__IO
 
ušt32_t
 
RBPCONF
;

1181 
__IO
 
ušt32_t
 
XTALFREQ
;

1182 
__I
 
ušt32_t
 
RESERVED0
;

1183 
__I
 
ušt32_t
 
FWID
;

1184 
__IO
 
ušt32_t
 
BOOTLOADERADDR
;

1185 } 
	tNRF_UICR_Ty³
;

1198 
__I
 
ušt32_t
 
RESERVED0
[321];

1199 
__IO
 
ušt32_t
 
OUT
;

1200 
__IO
 
ušt32_t
 
OUTSET
;

1201 
__IO
 
ušt32_t
 
OUTCLR
;

1202 
__I
 
ušt32_t
 
IN
;

1203 
__IO
 
ušt32_t
 
DIR
;

1204 
__IO
 
ušt32_t
 
DIRSET
;

1205 
__IO
 
ušt32_t
 
DIRCLR
;

1206 
__I
 
ušt32_t
 
RESERVED1
[120];

1207 
__IO
 
ušt32_t
 
PIN_CNF
[32];

1208 } 
	tNRF_GPIO_Ty³
;

1212 #ià
defšed
(
__CC_ARM
)

1213 #´agm¨
pÝ


1214 #–ià
defšed
(
__ICCARM__
)

1216 #–ià
defšed
(
__GNUC__
)

1218 #–ià
defšed
(
__TMS470__
)

1220 #–ià
defšed
(
__TASKING__
)

1221 #´agm¨
w¬nšg
 
»¡Üe


1223 #w¬nšg 
NÙ
 
suµÜ‹d
 
compž”
 
ty³


1233 
	#NRF_POWER_BASE
 0x40000000UL

	)

1234 
	#NRF_CLOCK_BASE
 0x40000000UL

	)

1235 
	#NRF_MPU_BASE
 0x40000000UL

	)

1236 
	#NRF_PU_BASE
 0x40000000UL

	)

1237 
	#NRF_AMLI_BASE
 0x40000000UL

	)

1238 
	#NRF_RADIO_BASE
 0x40001000UL

	)

1239 
	#NRF_UART0_BASE
 0x40002000UL

	)

1240 
	#NRF_SPI0_BASE
 0x40003000UL

	)

1241 
	#NRF_TWI0_BASE
 0x40003000UL

	)

1242 
	#NRF_SPI1_BASE
 0x40004000UL

	)

1243 
	#NRF_TWI1_BASE
 0x40004000UL

	)

1244 
	#NRF_SPIS1_BASE
 0x40004000UL

	)

1245 
	#NRF_SPIM1_BASE
 0x40004000UL

	)

1246 
	#NRF_GPIOTE_BASE
 0x40006000UL

	)

1247 
	#NRF_ADC_BASE
 0x40007000UL

	)

1248 
	#NRF_TIMER0_BASE
 0x40008000UL

	)

1249 
	#NRF_TIMER1_BASE
 0x40009000UL

	)

1250 
	#NRF_TIMER2_BASE
 0x4000A000UL

	)

1251 
	#NRF_RTC0_BASE
 0x4000B000UL

	)

1252 
	#NRF_TEMP_BASE
 0x4000C000UL

	)

1253 
	#NRF_RNG_BASE
 0x4000D000UL

	)

1254 
	#NRF_ECB_BASE
 0x4000E000UL

	)

1255 
	#NRF_AAR_BASE
 0x4000F000UL

	)

1256 
	#NRF_CCM_BASE
 0x4000F000UL

	)

1257 
	#NRF_WDT_BASE
 0x40010000UL

	)

1258 
	#NRF_RTC1_BASE
 0x40011000UL

	)

1259 
	#NRF_QDEC_BASE
 0x40012000UL

	)

1260 
	#NRF_LPCOMP_BASE
 0x40013000UL

	)

1261 
	#NRF_SWI_BASE
 0x40014000UL

	)

1262 
	#NRF_NVMC_BASE
 0x4001E000UL

	)

1263 
	#NRF_PPI_BASE
 0x4001F000UL

	)

1264 
	#NRF_FICR_BASE
 0x10000000UL

	)

1265 
	#NRF_UICR_BASE
 0x10001000UL

	)

1266 
	#NRF_GPIO_BASE
 0x50000000UL

	)

1273 
	#NRF_POWER
 ((
NRF_POWER_Ty³
 *è
NRF_POWER_BASE
)

	)

1274 
	#NRF_CLOCK
 ((
NRF_CLOCK_Ty³
 *è
NRF_CLOCK_BASE
)

	)

1275 
	#NRF_MPU
 ((
NRF_MPU_Ty³
 *è
NRF_MPU_BASE
)

	)

1276 
	#NRF_PU
 ((
NRF_PU_Ty³
 *è
NRF_PU_BASE
)

	)

1277 
	#NRF_AMLI
 ((
NRF_AMLI_Ty³
 *è
NRF_AMLI_BASE
)

	)

1278 
	#NRF_RADIO
 ((
NRF_RADIO_Ty³
 *è
NRF_RADIO_BASE
)

	)

1279 
	#NRF_UART0
 ((
NRF_UART_Ty³
 *è
NRF_UART0_BASE
)

	)

1280 
	#NRF_SPI0
 ((
NRF_SPI_Ty³
 *è
NRF_SPI0_BASE
)

	)

1281 
	#NRF_TWI0
 ((
NRF_TWI_Ty³
 *è
NRF_TWI0_BASE
)

	)

1282 
	#NRF_SPI1
 ((
NRF_SPI_Ty³
 *è
NRF_SPI1_BASE
)

	)

1283 
	#NRF_TWI1
 ((
NRF_TWI_Ty³
 *è
NRF_TWI1_BASE
)

	)

1284 
	#NRF_SPIS1
 ((
NRF_SPIS_Ty³
 *è
NRF_SPIS1_BASE
)

	)

1285 
	#NRF_SPIM1
 ((
NRF_SPIM_Ty³
 *è
NRF_SPIM1_BASE
)

	)

1286 
	#NRF_GPIOTE
 ((
NRF_GPIOTE_Ty³
 *è
NRF_GPIOTE_BASE
)

	)

1287 
	#NRF_ADC
 ((
NRF_ADC_Ty³
 *è
NRF_ADC_BASE
)

	)

1288 
	#NRF_TIMER0
 ((
NRF_TIMER_Ty³
 *è
NRF_TIMER0_BASE
)

	)

1289 
	#NRF_TIMER1
 ((
NRF_TIMER_Ty³
 *è
NRF_TIMER1_BASE
)

	)

1290 
	#NRF_TIMER2
 ((
NRF_TIMER_Ty³
 *è
NRF_TIMER2_BASE
)

	)

1291 
	#NRF_RTC0
 ((
NRF_RTC_Ty³
 *è
NRF_RTC0_BASE
)

	)

1292 
	#NRF_TEMP
 ((
NRF_TEMP_Ty³
 *è
NRF_TEMP_BASE
)

	)

1293 
	#NRF_RNG
 ((
NRF_RNG_Ty³
 *è
NRF_RNG_BASE
)

	)

1294 
	#NRF_ECB
 ((
NRF_ECB_Ty³
 *è
NRF_ECB_BASE
)

	)

1295 
	#NRF_AAR
 ((
NRF_AAR_Ty³
 *è
NRF_AAR_BASE
)

	)

1296 
	#NRF_CCM
 ((
NRF_CCM_Ty³
 *è
NRF_CCM_BASE
)

	)

1297 
	#NRF_WDT
 ((
NRF_WDT_Ty³
 *è
NRF_WDT_BASE
)

	)

1298 
	#NRF_RTC1
 ((
NRF_RTC_Ty³
 *è
NRF_RTC1_BASE
)

	)

1299 
	#NRF_QDEC
 ((
NRF_QDEC_Ty³
 *è
NRF_QDEC_BASE
)

	)

1300 
	#NRF_LPCOMP
 ((
NRF_LPCOMP_Ty³
 *è
NRF_LPCOMP_BASE
)

	)

1301 
	#NRF_SWI
 ((
NRF_SWI_Ty³
 *è
NRF_SWI_BASE
)

	)

1302 
	#NRF_NVMC
 ((
NRF_NVMC_Ty³
 *è
NRF_NVMC_BASE
)

	)

1303 
	#NRF_PPI
 ((
NRF_PPI_Ty³
 *è
NRF_PPI_BASE
)

	)

1304 
	#NRF_FICR
 ((
NRF_FICR_Ty³
 *è
NRF_FICR_BASE
)

	)

1305 
	#NRF_UICR
 ((
NRF_UICR_Ty³
 *è
NRF_UICR_BASE
)

	)

1306 
	#NRF_GPIO
 ((
NRF_GPIO_Ty³
 *è
NRF_GPIO_BASE
)

	)

1313 #ifdeà
__ýlu¥lus


	@H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\nrf51_bitfields.h

30 #iâdeà
__NRF51_BITS_H


31 
	#__NRF51_BITS_H


	)

35 
	~<cÜe_cm0.h
>

44 
	#AAR_INTENSET_NOTRESOLVED_Pos
 (2ULè

	)

45 
	#AAR_INTENSET_NOTRESOLVED_Msk
 (0x1UL << 
AAR_INTENSET_NOTRESOLVED_Pos
è

	)

46 
	#AAR_INTENSET_NOTRESOLVED_Di§bËd
 (0ULè

	)

47 
	#AAR_INTENSET_NOTRESOLVED_EÇbËd
 (1ULè

	)

48 
	#AAR_INTENSET_NOTRESOLVED_S‘
 (1ULè

	)

51 
	#AAR_INTENSET_RESOLVED_Pos
 (1ULè

	)

52 
	#AAR_INTENSET_RESOLVED_Msk
 (0x1UL << 
AAR_INTENSET_RESOLVED_Pos
è

	)

53 
	#AAR_INTENSET_RESOLVED_Di§bËd
 (0ULè

	)

54 
	#AAR_INTENSET_RESOLVED_EÇbËd
 (1ULè

	)

55 
	#AAR_INTENSET_RESOLVED_S‘
 (1ULè

	)

58 
	#AAR_INTENSET_END_Pos
 (0ULè

	)

59 
	#AAR_INTENSET_END_Msk
 (0x1UL << 
AAR_INTENSET_END_Pos
è

	)

60 
	#AAR_INTENSET_END_Di§bËd
 (0ULè

	)

61 
	#AAR_INTENSET_END_EÇbËd
 (1ULè

	)

62 
	#AAR_INTENSET_END_S‘
 (1ULè

	)

68 
	#AAR_INTENCLR_NOTRESOLVED_Pos
 (2ULè

	)

69 
	#AAR_INTENCLR_NOTRESOLVED_Msk
 (0x1UL << 
AAR_INTENCLR_NOTRESOLVED_Pos
è

	)

70 
	#AAR_INTENCLR_NOTRESOLVED_Di§bËd
 (0ULè

	)

71 
	#AAR_INTENCLR_NOTRESOLVED_EÇbËd
 (1ULè

	)

72 
	#AAR_INTENCLR_NOTRESOLVED_CË¬
 (1ULè

	)

75 
	#AAR_INTENCLR_RESOLVED_Pos
 (1ULè

	)

76 
	#AAR_INTENCLR_RESOLVED_Msk
 (0x1UL << 
AAR_INTENCLR_RESOLVED_Pos
è

	)

77 
	#AAR_INTENCLR_RESOLVED_Di§bËd
 (0ULè

	)

78 
	#AAR_INTENCLR_RESOLVED_EÇbËd
 (1ULè

	)

79 
	#AAR_INTENCLR_RESOLVED_CË¬
 (1ULè

	)

82 
	#AAR_INTENCLR_END_Pos
 (0ULè

	)

83 
	#AAR_INTENCLR_END_Msk
 (0x1UL << 
AAR_INTENCLR_END_Pos
è

	)

84 
	#AAR_INTENCLR_END_Di§bËd
 (0ULè

	)

85 
	#AAR_INTENCLR_END_EÇbËd
 (1ULè

	)

86 
	#AAR_INTENCLR_END_CË¬
 (1ULè

	)

92 
	#AAR_STATUS_STATUS_Pos
 (0ULè

	)

93 
	#AAR_STATUS_STATUS_Msk
 (0xFUL << 
AAR_STATUS_STATUS_Pos
è

	)

99 
	#AAR_ENABLE_ENABLE_Pos
 (0ULè

	)

100 
	#AAR_ENABLE_ENABLE_Msk
 (0x3UL << 
AAR_ENABLE_ENABLE_Pos
è

	)

101 
	#AAR_ENABLE_ENABLE_Di§bËd
 (0x00ULè

	)

102 
	#AAR_ENABLE_ENABLE_EÇbËd
 (0x03ULè

	)

108 
	#AAR_NIRK_NIRK_Pos
 (0ULè

	)

109 
	#AAR_NIRK_NIRK_Msk
 (0x1FUL << 
AAR_NIRK_NIRK_Pos
è

	)

115 
	#AAR_POWER_POWER_Pos
 (0ULè

	)

116 
	#AAR_POWER_POWER_Msk
 (0x1UL << 
AAR_POWER_POWER_Pos
è

	)

117 
	#AAR_POWER_POWER_Di§bËd
 (0ULè

	)

118 
	#AAR_POWER_POWER_EÇbËd
 (1ULè

	)

128 
	#ADC_INTENSET_END_Pos
 (0ULè

	)

129 
	#ADC_INTENSET_END_Msk
 (0x1UL << 
ADC_INTENSET_END_Pos
è

	)

130 
	#ADC_INTENSET_END_Di§bËd
 (0ULè

	)

131 
	#ADC_INTENSET_END_EÇbËd
 (1ULè

	)

132 
	#ADC_INTENSET_END_S‘
 (1ULè

	)

138 
	#ADC_INTENCLR_END_Pos
 (0ULè

	)

139 
	#ADC_INTENCLR_END_Msk
 (0x1UL << 
ADC_INTENCLR_END_Pos
è

	)

140 
	#ADC_INTENCLR_END_Di§bËd
 (0ULè

	)

141 
	#ADC_INTENCLR_END_EÇbËd
 (1ULè

	)

142 
	#ADC_INTENCLR_END_CË¬
 (1ULè

	)

148 
	#ADC_BUSY_BUSY_Pos
 (0ULè

	)

149 
	#ADC_BUSY_BUSY_Msk
 (0x1UL << 
ADC_BUSY_BUSY_Pos
è

	)

150 
	#ADC_BUSY_BUSY_R—dy
 (0ULè

	)

151 
	#ADC_BUSY_BUSY_Busy
 (1ULè

	)

157 
	#ADC_ENABLE_ENABLE_Pos
 (0ULè

	)

158 
	#ADC_ENABLE_ENABLE_Msk
 (0x3UL << 
ADC_ENABLE_ENABLE_Pos
è

	)

159 
	#ADC_ENABLE_ENABLE_Di§bËd
 (0x00ULè

	)

160 
	#ADC_ENABLE_ENABLE_EÇbËd
 (0x01ULè

	)

166 
	#ADC_CONFIG_EXTREFSEL_Pos
 (16ULè

	)

167 
	#ADC_CONFIG_EXTREFSEL_Msk
 (0x3UL << 
ADC_CONFIG_EXTREFSEL_Pos
è

	)

168 
	#ADC_CONFIG_EXTREFSEL_NÚe
 (0ULè

	)

169 
	#ADC_CONFIG_EXTREFSEL_AÇlogReã»nû0
 (1ULè

	)

170 
	#ADC_CONFIG_EXTREFSEL_AÇlogReã»nû1
 (2ULè

	)

173 
	#ADC_CONFIG_PSEL_Pos
 (8ULè

	)

174 
	#ADC_CONFIG_PSEL_Msk
 (0xFFUL << 
ADC_CONFIG_PSEL_Pos
è

	)

175 
	#ADC_CONFIG_PSEL_Di§bËd
 (0ULè

	)

176 
	#ADC_CONFIG_PSEL_AÇlogIÅut0
 (1ULè

	)

177 
	#ADC_CONFIG_PSEL_AÇlogIÅut1
 (2ULè

	)

178 
	#ADC_CONFIG_PSEL_AÇlogIÅut2
 (4ULè

	)

179 
	#ADC_CONFIG_PSEL_AÇlogIÅut3
 (8ULè

	)

180 
	#ADC_CONFIG_PSEL_AÇlogIÅut4
 (16ULè

	)

181 
	#ADC_CONFIG_PSEL_AÇlogIÅut5
 (32ULè

	)

182 
	#ADC_CONFIG_PSEL_AÇlogIÅut6
 (64ULè

	)

183 
	#ADC_CONFIG_PSEL_AÇlogIÅut7
 (128ULè

	)

186 
	#ADC_CONFIG_REFSEL_Pos
 (5ULè

	)

187 
	#ADC_CONFIG_REFSEL_Msk
 (0x3UL << 
ADC_CONFIG_REFSEL_Pos
è

	)

188 
	#ADC_CONFIG_REFSEL_VBG
 (0x00ULè

	)

189 
	#ADC_CONFIG_REFSEL_Ex‹º®
 (0x01ULè

	)

190 
	#ADC_CONFIG_REFSEL_SuµlyOÃH®fP»sÿlšg
 (0x02ULè

	)

191 
	#ADC_CONFIG_REFSEL_SuµlyOÃThœdP»sÿlšg
 (0x03ULè

	)

194 
	#ADC_CONFIG_INPSEL_Pos
 (2ULè

	)

195 
	#ADC_CONFIG_INPSEL_Msk
 (0x7UL << 
ADC_CONFIG_INPSEL_Pos
è

	)

196 
	#ADC_CONFIG_INPSEL_AÇlogIÅutNoP»sÿlšg
 (0x00ULè

	)

197 
	#ADC_CONFIG_INPSEL_AÇlogIÅutTwoThœdsP»sÿlšg
 (0x01ULè

	)

198 
	#ADC_CONFIG_INPSEL_AÇlogIÅutOÃThœdP»sÿlšg
 (0x02ULè

	)

199 
	#ADC_CONFIG_INPSEL_SuµlyTwoThœdsP»sÿlšg
 (0x05ULè

	)

200 
	#ADC_CONFIG_INPSEL_SuµlyOÃThœdP»sÿlšg
 (0x06ULè

	)

203 
	#ADC_CONFIG_RES_Pos
 (0ULè

	)

204 
	#ADC_CONFIG_RES_Msk
 (0x3UL << 
ADC_CONFIG_RES_Pos
è

	)

205 
	#ADC_CONFIG_RES_8b™
 (0x00ULè

	)

206 
	#ADC_CONFIG_RES_9b™
 (0x01ULè

	)

207 
	#ADC_CONFIG_RES_10b™
 (0x02ULè

	)

213 
	#ADC_RESULT_RESULT_Pos
 (0ULè

	)

214 
	#ADC_RESULT_RESULT_Msk
 (0x3FFUL << 
ADC_RESULT_RESULT_Pos
è

	)

220 
	#ADC_POWER_POWER_Pos
 (0ULè

	)

221 
	#ADC_POWER_POWER_Msk
 (0x1UL << 
ADC_POWER_POWER_Pos
è

	)

222 
	#ADC_POWER_POWER_Di§bËd
 (0ULè

	)

223 
	#ADC_POWER_POWER_EÇbËd
 (1ULè

	)

233 
	#AMLI_RAMPRI_CPU0_RAM7_Pos
 (28ULè

	)

234 
	#AMLI_RAMPRI_CPU0_RAM7_Msk
 (0xFUL << 
AMLI_RAMPRI_CPU0_RAM7_Pos
è

	)

235 
	#AMLI_RAMPRI_CPU0_RAM7_Pri0
 (0x0ULè

	)

236 
	#AMLI_RAMPRI_CPU0_RAM7_Pri2
 (0x2ULè

	)

237 
	#AMLI_RAMPRI_CPU0_RAM7_Pri4
 (0x4ULè

	)

238 
	#AMLI_RAMPRI_CPU0_RAM7_Pri6
 (0x6ULè

	)

239 
	#AMLI_RAMPRI_CPU0_RAM7_Pri8
 (0x8ULè

	)

240 
	#AMLI_RAMPRI_CPU0_RAM7_Pri10
 (0xAULè

	)

241 
	#AMLI_RAMPRI_CPU0_RAM7_Pri12
 (0xCULè

	)

242 
	#AMLI_RAMPRI_CPU0_RAM7_Pri14
 (0xEULè

	)

245 
	#AMLI_RAMPRI_CPU0_RAM6_Pos
 (24ULè

	)

246 
	#AMLI_RAMPRI_CPU0_RAM6_Msk
 (0xFUL << 
AMLI_RAMPRI_CPU0_RAM6_Pos
è

	)

247 
	#AMLI_RAMPRI_CPU0_RAM6_Pri0
 (0x0ULè

	)

248 
	#AMLI_RAMPRI_CPU0_RAM6_Pri2
 (0x2ULè

	)

249 
	#AMLI_RAMPRI_CPU0_RAM6_Pri4
 (0x4ULè

	)

250 
	#AMLI_RAMPRI_CPU0_RAM6_Pri6
 (0x6ULè

	)

251 
	#AMLI_RAMPRI_CPU0_RAM6_Pri8
 (0x8ULè

	)

252 
	#AMLI_RAMPRI_CPU0_RAM6_Pri10
 (0xAULè

	)

253 
	#AMLI_RAMPRI_CPU0_RAM6_Pri12
 (0xCULè

	)

254 
	#AMLI_RAMPRI_CPU0_RAM6_Pri14
 (0xEULè

	)

257 
	#AMLI_RAMPRI_CPU0_RAM5_Pos
 (20ULè

	)

258 
	#AMLI_RAMPRI_CPU0_RAM5_Msk
 (0xFUL << 
AMLI_RAMPRI_CPU0_RAM5_Pos
è

	)

259 
	#AMLI_RAMPRI_CPU0_RAM5_Pri0
 (0x0ULè

	)

260 
	#AMLI_RAMPRI_CPU0_RAM5_Pri2
 (0x2ULè

	)

261 
	#AMLI_RAMPRI_CPU0_RAM5_Pri4
 (0x4ULè

	)

262 
	#AMLI_RAMPRI_CPU0_RAM5_Pri6
 (0x6ULè

	)

263 
	#AMLI_RAMPRI_CPU0_RAM5_Pri8
 (0x8ULè

	)

264 
	#AMLI_RAMPRI_CPU0_RAM5_Pri10
 (0xAULè

	)

265 
	#AMLI_RAMPRI_CPU0_RAM5_Pri12
 (0xCULè

	)

266 
	#AMLI_RAMPRI_CPU0_RAM5_Pri14
 (0xEULè

	)

269 
	#AMLI_RAMPRI_CPU0_RAM4_Pos
 (16ULè

	)

270 
	#AMLI_RAMPRI_CPU0_RAM4_Msk
 (0xFUL << 
AMLI_RAMPRI_CPU0_RAM4_Pos
è

	)

271 
	#AMLI_RAMPRI_CPU0_RAM4_Pri0
 (0x0ULè

	)

272 
	#AMLI_RAMPRI_CPU0_RAM4_Pri2
 (0x2ULè

	)

273 
	#AMLI_RAMPRI_CPU0_RAM4_Pri4
 (0x4ULè

	)

274 
	#AMLI_RAMPRI_CPU0_RAM4_Pri6
 (0x6ULè

	)

275 
	#AMLI_RAMPRI_CPU0_RAM4_Pri8
 (0x8ULè

	)

276 
	#AMLI_RAMPRI_CPU0_RAM4_Pri10
 (0xAULè

	)

277 
	#AMLI_RAMPRI_CPU0_RAM4_Pri12
 (0xCULè

	)

278 
	#AMLI_RAMPRI_CPU0_RAM4_Pri14
 (0xEULè

	)

281 
	#AMLI_RAMPRI_CPU0_RAM3_Pos
 (12ULè

	)

282 
	#AMLI_RAMPRI_CPU0_RAM3_Msk
 (0xFUL << 
AMLI_RAMPRI_CPU0_RAM3_Pos
è

	)

283 
	#AMLI_RAMPRI_CPU0_RAM3_Pri0
 (0x0ULè

	)

284 
	#AMLI_RAMPRI_CPU0_RAM3_Pri2
 (0x2ULè

	)

285 
	#AMLI_RAMPRI_CPU0_RAM3_Pri4
 (0x4ULè

	)

286 
	#AMLI_RAMPRI_CPU0_RAM3_Pri6
 (0x6ULè

	)

287 
	#AMLI_RAMPRI_CPU0_RAM3_Pri8
 (0x8ULè

	)

288 
	#AMLI_RAMPRI_CPU0_RAM3_Pri10
 (0xAULè

	)

289 
	#AMLI_RAMPRI_CPU0_RAM3_Pri12
 (0xCULè

	)

290 
	#AMLI_RAMPRI_CPU0_RAM3_Pri14
 (0xEULè

	)

293 
	#AMLI_RAMPRI_CPU0_RAM2_Pos
 (8ULè

	)

294 
	#AMLI_RAMPRI_CPU0_RAM2_Msk
 (0xFUL << 
AMLI_RAMPRI_CPU0_RAM2_Pos
è

	)

295 
	#AMLI_RAMPRI_CPU0_RAM2_Pri0
 (0x0ULè

	)

296 
	#AMLI_RAMPRI_CPU0_RAM2_Pri2
 (0x2ULè

	)

297 
	#AMLI_RAMPRI_CPU0_RAM2_Pri4
 (0x4ULè

	)

298 
	#AMLI_RAMPRI_CPU0_RAM2_Pri6
 (0x6ULè

	)

299 
	#AMLI_RAMPRI_CPU0_RAM2_Pri8
 (0x8ULè

	)

300 
	#AMLI_RAMPRI_CPU0_RAM2_Pri10
 (0xAULè

	)

301 
	#AMLI_RAMPRI_CPU0_RAM2_Pri12
 (0xCULè

	)

302 
	#AMLI_RAMPRI_CPU0_RAM2_Pri14
 (0xEULè

	)

305 
	#AMLI_RAMPRI_CPU0_RAM1_Pos
 (4ULè

	)

306 
	#AMLI_RAMPRI_CPU0_RAM1_Msk
 (0xFUL << 
AMLI_RAMPRI_CPU0_RAM1_Pos
è

	)

307 
	#AMLI_RAMPRI_CPU0_RAM1_Pri0
 (0x0ULè

	)

308 
	#AMLI_RAMPRI_CPU0_RAM1_Pri2
 (0x2ULè

	)

309 
	#AMLI_RAMPRI_CPU0_RAM1_Pri4
 (0x4ULè

	)

310 
	#AMLI_RAMPRI_CPU0_RAM1_Pri6
 (0x6ULè

	)

311 
	#AMLI_RAMPRI_CPU0_RAM1_Pri8
 (0x8ULè

	)

312 
	#AMLI_RAMPRI_CPU0_RAM1_Pri10
 (0xAULè

	)

313 
	#AMLI_RAMPRI_CPU0_RAM1_Pri12
 (0xCULè

	)

314 
	#AMLI_RAMPRI_CPU0_RAM1_Pri14
 (0xEULè

	)

317 
	#AMLI_RAMPRI_CPU0_RAM0_Pos
 (0ULè

	)

318 
	#AMLI_RAMPRI_CPU0_RAM0_Msk
 (0xFUL << 
AMLI_RAMPRI_CPU0_RAM0_Pos
è

	)

319 
	#AMLI_RAMPRI_CPU0_RAM0_Pri0
 (0x0ULè

	)

320 
	#AMLI_RAMPRI_CPU0_RAM0_Pri2
 (0x2ULè

	)

321 
	#AMLI_RAMPRI_CPU0_RAM0_Pri4
 (0x4ULè

	)

322 
	#AMLI_RAMPRI_CPU0_RAM0_Pri6
 (0x6ULè

	)

323 
	#AMLI_RAMPRI_CPU0_RAM0_Pri8
 (0x8ULè

	)

324 
	#AMLI_RAMPRI_CPU0_RAM0_Pri10
 (0xAULè

	)

325 
	#AMLI_RAMPRI_CPU0_RAM0_Pri12
 (0xCULè

	)

326 
	#AMLI_RAMPRI_CPU0_RAM0_Pri14
 (0xEULè

	)

332 
	#AMLI_RAMPRI_SPIS1_RAM7_Pos
 (28ULè

	)

333 
	#AMLI_RAMPRI_SPIS1_RAM7_Msk
 (0xFUL << 
AMLI_RAMPRI_SPIS1_RAM7_Pos
è

	)

334 
	#AMLI_RAMPRI_SPIS1_RAM7_Pri0
 (0x0ULè

	)

335 
	#AMLI_RAMPRI_SPIS1_RAM7_Pri2
 (0x2ULè

	)

336 
	#AMLI_RAMPRI_SPIS1_RAM7_Pri4
 (0x4ULè

	)

337 
	#AMLI_RAMPRI_SPIS1_RAM7_Pri6
 (0x6ULè

	)

338 
	#AMLI_RAMPRI_SPIS1_RAM7_Pri8
 (0x8ULè

	)

339 
	#AMLI_RAMPRI_SPIS1_RAM7_Pri10
 (0xAULè

	)

340 
	#AMLI_RAMPRI_SPIS1_RAM7_Pri12
 (0xCULè

	)

341 
	#AMLI_RAMPRI_SPIS1_RAM7_Pri14
 (0xEULè

	)

344 
	#AMLI_RAMPRI_SPIS1_RAM6_Pos
 (24ULè

	)

345 
	#AMLI_RAMPRI_SPIS1_RAM6_Msk
 (0xFUL << 
AMLI_RAMPRI_SPIS1_RAM6_Pos
è

	)

346 
	#AMLI_RAMPRI_SPIS1_RAM6_Pri0
 (0x0ULè

	)

347 
	#AMLI_RAMPRI_SPIS1_RAM6_Pri2
 (0x2ULè

	)

348 
	#AMLI_RAMPRI_SPIS1_RAM6_Pri4
 (0x4ULè

	)

349 
	#AMLI_RAMPRI_SPIS1_RAM6_Pri6
 (0x6ULè

	)

350 
	#AMLI_RAMPRI_SPIS1_RAM6_Pri8
 (0x8ULè

	)

351 
	#AMLI_RAMPRI_SPIS1_RAM6_Pri10
 (0xAULè

	)

352 
	#AMLI_RAMPRI_SPIS1_RAM6_Pri12
 (0xCULè

	)

353 
	#AMLI_RAMPRI_SPIS1_RAM6_Pri14
 (0xEULè

	)

356 
	#AMLI_RAMPRI_SPIS1_RAM5_Pos
 (20ULè

	)

357 
	#AMLI_RAMPRI_SPIS1_RAM5_Msk
 (0xFUL << 
AMLI_RAMPRI_SPIS1_RAM5_Pos
è

	)

358 
	#AMLI_RAMPRI_SPIS1_RAM5_Pri0
 (0x0ULè

	)

359 
	#AMLI_RAMPRI_SPIS1_RAM5_Pri2
 (0x2ULè

	)

360 
	#AMLI_RAMPRI_SPIS1_RAM5_Pri4
 (0x4ULè

	)

361 
	#AMLI_RAMPRI_SPIS1_RAM5_Pri6
 (0x6ULè

	)

362 
	#AMLI_RAMPRI_SPIS1_RAM5_Pri8
 (0x8ULè

	)

363 
	#AMLI_RAMPRI_SPIS1_RAM5_Pri10
 (0xAULè

	)

364 
	#AMLI_RAMPRI_SPIS1_RAM5_Pri12
 (0xCULè

	)

365 
	#AMLI_RAMPRI_SPIS1_RAM5_Pri14
 (0xEULè

	)

368 
	#AMLI_RAMPRI_SPIS1_RAM4_Pos
 (16ULè

	)

369 
	#AMLI_RAMPRI_SPIS1_RAM4_Msk
 (0xFUL << 
AMLI_RAMPRI_SPIS1_RAM4_Pos
è

	)

370 
	#AMLI_RAMPRI_SPIS1_RAM4_Pri0
 (0x0ULè

	)

371 
	#AMLI_RAMPRI_SPIS1_RAM4_Pri2
 (0x2ULè

	)

372 
	#AMLI_RAMPRI_SPIS1_RAM4_Pri4
 (0x4ULè

	)

373 
	#AMLI_RAMPRI_SPIS1_RAM4_Pri6
 (0x6ULè

	)

374 
	#AMLI_RAMPRI_SPIS1_RAM4_Pri8
 (0x8ULè

	)

375 
	#AMLI_RAMPRI_SPIS1_RAM4_Pri10
 (0xAULè

	)

376 
	#AMLI_RAMPRI_SPIS1_RAM4_Pri12
 (0xCULè

	)

377 
	#AMLI_RAMPRI_SPIS1_RAM4_Pri14
 (0xEULè

	)

380 
	#AMLI_RAMPRI_SPIS1_RAM3_Pos
 (12ULè

	)

381 
	#AMLI_RAMPRI_SPIS1_RAM3_Msk
 (0xFUL << 
AMLI_RAMPRI_SPIS1_RAM3_Pos
è

	)

382 
	#AMLI_RAMPRI_SPIS1_RAM3_Pri0
 (0x0ULè

	)

383 
	#AMLI_RAMPRI_SPIS1_RAM3_Pri2
 (0x2ULè

	)

384 
	#AMLI_RAMPRI_SPIS1_RAM3_Pri4
 (0x4ULè

	)

385 
	#AMLI_RAMPRI_SPIS1_RAM3_Pri6
 (0x6ULè

	)

386 
	#AMLI_RAMPRI_SPIS1_RAM3_Pri8
 (0x8ULè

	)

387 
	#AMLI_RAMPRI_SPIS1_RAM3_Pri10
 (0xAULè

	)

388 
	#AMLI_RAMPRI_SPIS1_RAM3_Pri12
 (0xCULè

	)

389 
	#AMLI_RAMPRI_SPIS1_RAM3_Pri14
 (0xEULè

	)

392 
	#AMLI_RAMPRI_SPIS1_RAM2_Pos
 (8ULè

	)

393 
	#AMLI_RAMPRI_SPIS1_RAM2_Msk
 (0xFUL << 
AMLI_RAMPRI_SPIS1_RAM2_Pos
è

	)

394 
	#AMLI_RAMPRI_SPIS1_RAM2_Pri0
 (0x0ULè

	)

395 
	#AMLI_RAMPRI_SPIS1_RAM2_Pri2
 (0x2ULè

	)

396 
	#AMLI_RAMPRI_SPIS1_RAM2_Pri4
 (0x4ULè

	)

397 
	#AMLI_RAMPRI_SPIS1_RAM2_Pri6
 (0x6ULè

	)

398 
	#AMLI_RAMPRI_SPIS1_RAM2_Pri8
 (0x8ULè

	)

399 
	#AMLI_RAMPRI_SPIS1_RAM2_Pri10
 (0xAULè

	)

400 
	#AMLI_RAMPRI_SPIS1_RAM2_Pri12
 (0xCULè

	)

401 
	#AMLI_RAMPRI_SPIS1_RAM2_Pri14
 (0xEULè

	)

404 
	#AMLI_RAMPRI_SPIS1_RAM1_Pos
 (4ULè

	)

405 
	#AMLI_RAMPRI_SPIS1_RAM1_Msk
 (0xFUL << 
AMLI_RAMPRI_SPIS1_RAM1_Pos
è

	)

406 
	#AMLI_RAMPRI_SPIS1_RAM1_Pri0
 (0x0ULè

	)

407 
	#AMLI_RAMPRI_SPIS1_RAM1_Pri2
 (0x2ULè

	)

408 
	#AMLI_RAMPRI_SPIS1_RAM1_Pri4
 (0x4ULè

	)

409 
	#AMLI_RAMPRI_SPIS1_RAM1_Pri6
 (0x6ULè

	)

410 
	#AMLI_RAMPRI_SPIS1_RAM1_Pri8
 (0x8ULè

	)

411 
	#AMLI_RAMPRI_SPIS1_RAM1_Pri10
 (0xAULè

	)

412 
	#AMLI_RAMPRI_SPIS1_RAM1_Pri12
 (0xCULè

	)

413 
	#AMLI_RAMPRI_SPIS1_RAM1_Pri14
 (0xEULè

	)

416 
	#AMLI_RAMPRI_SPIS1_RAM0_Pos
 (0ULè

	)

417 
	#AMLI_RAMPRI_SPIS1_RAM0_Msk
 (0xFUL << 
AMLI_RAMPRI_SPIS1_RAM0_Pos
è

	)

418 
	#AMLI_RAMPRI_SPIS1_RAM0_Pri0
 (0x0ULè

	)

419 
	#AMLI_RAMPRI_SPIS1_RAM0_Pri2
 (0x2ULè

	)

420 
	#AMLI_RAMPRI_SPIS1_RAM0_Pri4
 (0x4ULè

	)

421 
	#AMLI_RAMPRI_SPIS1_RAM0_Pri6
 (0x6ULè

	)

422 
	#AMLI_RAMPRI_SPIS1_RAM0_Pri8
 (0x8ULè

	)

423 
	#AMLI_RAMPRI_SPIS1_RAM0_Pri10
 (0xAULè

	)

424 
	#AMLI_RAMPRI_SPIS1_RAM0_Pri12
 (0xCULè

	)

425 
	#AMLI_RAMPRI_SPIS1_RAM0_Pri14
 (0xEULè

	)

431 
	#AMLI_RAMPRI_RADIO_RAM7_Pos
 (28ULè

	)

432 
	#AMLI_RAMPRI_RADIO_RAM7_Msk
 (0xFUL << 
AMLI_RAMPRI_RADIO_RAM7_Pos
è

	)

433 
	#AMLI_RAMPRI_RADIO_RAM7_Pri0
 (0x0ULè

	)

434 
	#AMLI_RAMPRI_RADIO_RAM7_Pri2
 (0x2ULè

	)

435 
	#AMLI_RAMPRI_RADIO_RAM7_Pri4
 (0x4ULè

	)

436 
	#AMLI_RAMPRI_RADIO_RAM7_Pri6
 (0x6ULè

	)

437 
	#AMLI_RAMPRI_RADIO_RAM7_Pri8
 (0x8ULè

	)

438 
	#AMLI_RAMPRI_RADIO_RAM7_Pri10
 (0xAULè

	)

439 
	#AMLI_RAMPRI_RADIO_RAM7_Pri12
 (0xCULè

	)

440 
	#AMLI_RAMPRI_RADIO_RAM7_Pri14
 (0xEULè

	)

443 
	#AMLI_RAMPRI_RADIO_RAM6_Pos
 (24ULè

	)

444 
	#AMLI_RAMPRI_RADIO_RAM6_Msk
 (0xFUL << 
AMLI_RAMPRI_RADIO_RAM6_Pos
è

	)

445 
	#AMLI_RAMPRI_RADIO_RAM6_Pri0
 (0x0ULè

	)

446 
	#AMLI_RAMPRI_RADIO_RAM6_Pri2
 (0x2ULè

	)

447 
	#AMLI_RAMPRI_RADIO_RAM6_Pri4
 (0x4ULè

	)

448 
	#AMLI_RAMPRI_RADIO_RAM6_Pri6
 (0x6ULè

	)

449 
	#AMLI_RAMPRI_RADIO_RAM6_Pri8
 (0x8ULè

	)

450 
	#AMLI_RAMPRI_RADIO_RAM6_Pri10
 (0xAULè

	)

451 
	#AMLI_RAMPRI_RADIO_RAM6_Pri12
 (0xCULè

	)

452 
	#AMLI_RAMPRI_RADIO_RAM6_Pri14
 (0xEULè

	)

455 
	#AMLI_RAMPRI_RADIO_RAM5_Pos
 (20ULè

	)

456 
	#AMLI_RAMPRI_RADIO_RAM5_Msk
 (0xFUL << 
AMLI_RAMPRI_RADIO_RAM5_Pos
è

	)

457 
	#AMLI_RAMPRI_RADIO_RAM5_Pri0
 (0x0ULè

	)

458 
	#AMLI_RAMPRI_RADIO_RAM5_Pri2
 (0x2ULè

	)

459 
	#AMLI_RAMPRI_RADIO_RAM5_Pri4
 (0x4ULè

	)

460 
	#AMLI_RAMPRI_RADIO_RAM5_Pri6
 (0x6ULè

	)

461 
	#AMLI_RAMPRI_RADIO_RAM5_Pri8
 (0x8ULè

	)

462 
	#AMLI_RAMPRI_RADIO_RAM5_Pri10
 (0xAULè

	)

463 
	#AMLI_RAMPRI_RADIO_RAM5_Pri12
 (0xCULè

	)

464 
	#AMLI_RAMPRI_RADIO_RAM5_Pri14
 (0xEULè

	)

467 
	#AMLI_RAMPRI_RADIO_RAM4_Pos
 (16ULè

	)

468 
	#AMLI_RAMPRI_RADIO_RAM4_Msk
 (0xFUL << 
AMLI_RAMPRI_RADIO_RAM4_Pos
è

	)

469 
	#AMLI_RAMPRI_RADIO_RAM4_Pri0
 (0x0ULè

	)

470 
	#AMLI_RAMPRI_RADIO_RAM4_Pri2
 (0x2ULè

	)

471 
	#AMLI_RAMPRI_RADIO_RAM4_Pri4
 (0x4ULè

	)

472 
	#AMLI_RAMPRI_RADIO_RAM4_Pri6
 (0x6ULè

	)

473 
	#AMLI_RAMPRI_RADIO_RAM4_Pri8
 (0x8ULè

	)

474 
	#AMLI_RAMPRI_RADIO_RAM4_Pri10
 (0xAULè

	)

475 
	#AMLI_RAMPRI_RADIO_RAM4_Pri12
 (0xCULè

	)

476 
	#AMLI_RAMPRI_RADIO_RAM4_Pri14
 (0xEULè

	)

479 
	#AMLI_RAMPRI_RADIO_RAM3_Pos
 (12ULè

	)

480 
	#AMLI_RAMPRI_RADIO_RAM3_Msk
 (0xFUL << 
AMLI_RAMPRI_RADIO_RAM3_Pos
è

	)

481 
	#AMLI_RAMPRI_RADIO_RAM3_Pri0
 (0x0ULè

	)

482 
	#AMLI_RAMPRI_RADIO_RAM3_Pri2
 (0x2ULè

	)

483 
	#AMLI_RAMPRI_RADIO_RAM3_Pri4
 (0x4ULè

	)

484 
	#AMLI_RAMPRI_RADIO_RAM3_Pri6
 (0x6ULè

	)

485 
	#AMLI_RAMPRI_RADIO_RAM3_Pri8
 (0x8ULè

	)

486 
	#AMLI_RAMPRI_RADIO_RAM3_Pri10
 (0xAULè

	)

487 
	#AMLI_RAMPRI_RADIO_RAM3_Pri12
 (0xCULè

	)

488 
	#AMLI_RAMPRI_RADIO_RAM3_Pri14
 (0xEULè

	)

491 
	#AMLI_RAMPRI_RADIO_RAM2_Pos
 (8ULè

	)

492 
	#AMLI_RAMPRI_RADIO_RAM2_Msk
 (0xFUL << 
AMLI_RAMPRI_RADIO_RAM2_Pos
è

	)

493 
	#AMLI_RAMPRI_RADIO_RAM2_Pri0
 (0x0ULè

	)

494 
	#AMLI_RAMPRI_RADIO_RAM2_Pri2
 (0x2ULè

	)

495 
	#AMLI_RAMPRI_RADIO_RAM2_Pri4
 (0x4ULè

	)

496 
	#AMLI_RAMPRI_RADIO_RAM2_Pri6
 (0x6ULè

	)

497 
	#AMLI_RAMPRI_RADIO_RAM2_Pri8
 (0x8ULè

	)

498 
	#AMLI_RAMPRI_RADIO_RAM2_Pri10
 (0xAULè

	)

499 
	#AMLI_RAMPRI_RADIO_RAM2_Pri12
 (0xCULè

	)

500 
	#AMLI_RAMPRI_RADIO_RAM2_Pri14
 (0xEULè

	)

503 
	#AMLI_RAMPRI_RADIO_RAM1_Pos
 (4ULè

	)

504 
	#AMLI_RAMPRI_RADIO_RAM1_Msk
 (0xFUL << 
AMLI_RAMPRI_RADIO_RAM1_Pos
è

	)

505 
	#AMLI_RAMPRI_RADIO_RAM1_Pri0
 (0x0ULè

	)

506 
	#AMLI_RAMPRI_RADIO_RAM1_Pri2
 (0x2ULè

	)

507 
	#AMLI_RAMPRI_RADIO_RAM1_Pri4
 (0x4ULè

	)

508 
	#AMLI_RAMPRI_RADIO_RAM1_Pri6
 (0x6ULè

	)

509 
	#AMLI_RAMPRI_RADIO_RAM1_Pri8
 (0x8ULè

	)

510 
	#AMLI_RAMPRI_RADIO_RAM1_Pri10
 (0xAULè

	)

511 
	#AMLI_RAMPRI_RADIO_RAM1_Pri12
 (0xCULè

	)

512 
	#AMLI_RAMPRI_RADIO_RAM1_Pri14
 (0xEULè

	)

515 
	#AMLI_RAMPRI_RADIO_RAM0_Pos
 (0ULè

	)

516 
	#AMLI_RAMPRI_RADIO_RAM0_Msk
 (0xFUL << 
AMLI_RAMPRI_RADIO_RAM0_Pos
è

	)

517 
	#AMLI_RAMPRI_RADIO_RAM0_Pri0
 (0x0ULè

	)

518 
	#AMLI_RAMPRI_RADIO_RAM0_Pri2
 (0x2ULè

	)

519 
	#AMLI_RAMPRI_RADIO_RAM0_Pri4
 (0x4ULè

	)

520 
	#AMLI_RAMPRI_RADIO_RAM0_Pri6
 (0x6ULè

	)

521 
	#AMLI_RAMPRI_RADIO_RAM0_Pri8
 (0x8ULè

	)

522 
	#AMLI_RAMPRI_RADIO_RAM0_Pri10
 (0xAULè

	)

523 
	#AMLI_RAMPRI_RADIO_RAM0_Pri12
 (0xCULè

	)

524 
	#AMLI_RAMPRI_RADIO_RAM0_Pri14
 (0xEULè

	)

530 
	#AMLI_RAMPRI_ECB_RAM7_Pos
 (28ULè

	)

531 
	#AMLI_RAMPRI_ECB_RAM7_Msk
 (0xFUL << 
AMLI_RAMPRI_ECB_RAM7_Pos
è

	)

532 
	#AMLI_RAMPRI_ECB_RAM7_Pri0
 (0x0ULè

	)

533 
	#AMLI_RAMPRI_ECB_RAM7_Pri2
 (0x2ULè

	)

534 
	#AMLI_RAMPRI_ECB_RAM7_Pri4
 (0x4ULè

	)

535 
	#AMLI_RAMPRI_ECB_RAM7_Pri6
 (0x6ULè

	)

536 
	#AMLI_RAMPRI_ECB_RAM7_Pri8
 (0x8ULè

	)

537 
	#AMLI_RAMPRI_ECB_RAM7_Pri10
 (0xAULè

	)

538 
	#AMLI_RAMPRI_ECB_RAM7_Pri12
 (0xCULè

	)

539 
	#AMLI_RAMPRI_ECB_RAM7_Pri14
 (0xEULè

	)

542 
	#AMLI_RAMPRI_ECB_RAM6_Pos
 (24ULè

	)

543 
	#AMLI_RAMPRI_ECB_RAM6_Msk
 (0xFUL << 
AMLI_RAMPRI_ECB_RAM6_Pos
è

	)

544 
	#AMLI_RAMPRI_ECB_RAM6_Pri0
 (0x0ULè

	)

545 
	#AMLI_RAMPRI_ECB_RAM6_Pri2
 (0x2ULè

	)

546 
	#AMLI_RAMPRI_ECB_RAM6_Pri4
 (0x4ULè

	)

547 
	#AMLI_RAMPRI_ECB_RAM6_Pri6
 (0x6ULè

	)

548 
	#AMLI_RAMPRI_ECB_RAM6_Pri8
 (0x8ULè

	)

549 
	#AMLI_RAMPRI_ECB_RAM6_Pri10
 (0xAULè

	)

550 
	#AMLI_RAMPRI_ECB_RAM6_Pri12
 (0xCULè

	)

551 
	#AMLI_RAMPRI_ECB_RAM6_Pri14
 (0xEULè

	)

554 
	#AMLI_RAMPRI_ECB_RAM5_Pos
 (20ULè

	)

555 
	#AMLI_RAMPRI_ECB_RAM5_Msk
 (0xFUL << 
AMLI_RAMPRI_ECB_RAM5_Pos
è

	)

556 
	#AMLI_RAMPRI_ECB_RAM5_Pri0
 (0x0ULè

	)

557 
	#AMLI_RAMPRI_ECB_RAM5_Pri2
 (0x2ULè

	)

558 
	#AMLI_RAMPRI_ECB_RAM5_Pri4
 (0x4ULè

	)

559 
	#AMLI_RAMPRI_ECB_RAM5_Pri6
 (0x6ULè

	)

560 
	#AMLI_RAMPRI_ECB_RAM5_Pri8
 (0x8ULè

	)

561 
	#AMLI_RAMPRI_ECB_RAM5_Pri10
 (0xAULè

	)

562 
	#AMLI_RAMPRI_ECB_RAM5_Pri12
 (0xCULè

	)

563 
	#AMLI_RAMPRI_ECB_RAM5_Pri14
 (0xEULè

	)

566 
	#AMLI_RAMPRI_ECB_RAM4_Pos
 (16ULè

	)

567 
	#AMLI_RAMPRI_ECB_RAM4_Msk
 (0xFUL << 
AMLI_RAMPRI_ECB_RAM4_Pos
è

	)

568 
	#AMLI_RAMPRI_ECB_RAM4_Pri0
 (0x0ULè

	)

569 
	#AMLI_RAMPRI_ECB_RAM4_Pri2
 (0x2ULè

	)

570 
	#AMLI_RAMPRI_ECB_RAM4_Pri4
 (0x4ULè

	)

571 
	#AMLI_RAMPRI_ECB_RAM4_Pri6
 (0x6ULè

	)

572 
	#AMLI_RAMPRI_ECB_RAM4_Pri8
 (0x8ULè

	)

573 
	#AMLI_RAMPRI_ECB_RAM4_Pri10
 (0xAULè

	)

574 
	#AMLI_RAMPRI_ECB_RAM4_Pri12
 (0xCULè

	)

575 
	#AMLI_RAMPRI_ECB_RAM4_Pri14
 (0xEULè

	)

578 
	#AMLI_RAMPRI_ECB_RAM3_Pos
 (12ULè

	)

579 
	#AMLI_RAMPRI_ECB_RAM3_Msk
 (0xFUL << 
AMLI_RAMPRI_ECB_RAM3_Pos
è

	)

580 
	#AMLI_RAMPRI_ECB_RAM3_Pri0
 (0x0ULè

	)

581 
	#AMLI_RAMPRI_ECB_RAM3_Pri2
 (0x2ULè

	)

582 
	#AMLI_RAMPRI_ECB_RAM3_Pri4
 (0x4ULè

	)

583 
	#AMLI_RAMPRI_ECB_RAM3_Pri6
 (0x6ULè

	)

584 
	#AMLI_RAMPRI_ECB_RAM3_Pri8
 (0x8ULè

	)

585 
	#AMLI_RAMPRI_ECB_RAM3_Pri10
 (0xAULè

	)

586 
	#AMLI_RAMPRI_ECB_RAM3_Pri12
 (0xCULè

	)

587 
	#AMLI_RAMPRI_ECB_RAM3_Pri14
 (0xEULè

	)

590 
	#AMLI_RAMPRI_ECB_RAM2_Pos
 (8ULè

	)

591 
	#AMLI_RAMPRI_ECB_RAM2_Msk
 (0xFUL << 
AMLI_RAMPRI_ECB_RAM2_Pos
è

	)

592 
	#AMLI_RAMPRI_ECB_RAM2_Pri0
 (0x0ULè

	)

593 
	#AMLI_RAMPRI_ECB_RAM2_Pri2
 (0x2ULè

	)

594 
	#AMLI_RAMPRI_ECB_RAM2_Pri4
 (0x4ULè

	)

595 
	#AMLI_RAMPRI_ECB_RAM2_Pri6
 (0x6ULè

	)

596 
	#AMLI_RAMPRI_ECB_RAM2_Pri8
 (0x8ULè

	)

597 
	#AMLI_RAMPRI_ECB_RAM2_Pri10
 (0xAULè

	)

598 
	#AMLI_RAMPRI_ECB_RAM2_Pri12
 (0xCULè

	)

599 
	#AMLI_RAMPRI_ECB_RAM2_Pri14
 (0xEULè

	)

602 
	#AMLI_RAMPRI_ECB_RAM1_Pos
 (4ULè

	)

603 
	#AMLI_RAMPRI_ECB_RAM1_Msk
 (0xFUL << 
AMLI_RAMPRI_ECB_RAM1_Pos
è

	)

604 
	#AMLI_RAMPRI_ECB_RAM1_Pri0
 (0x0ULè

	)

605 
	#AMLI_RAMPRI_ECB_RAM1_Pri2
 (0x2ULè

	)

606 
	#AMLI_RAMPRI_ECB_RAM1_Pri4
 (0x4ULè

	)

607 
	#AMLI_RAMPRI_ECB_RAM1_Pri6
 (0x6ULè

	)

608 
	#AMLI_RAMPRI_ECB_RAM1_Pri8
 (0x8ULè

	)

609 
	#AMLI_RAMPRI_ECB_RAM1_Pri10
 (0xAULè

	)

610 
	#AMLI_RAMPRI_ECB_RAM1_Pri12
 (0xCULè

	)

611 
	#AMLI_RAMPRI_ECB_RAM1_Pri14
 (0xEULè

	)

614 
	#AMLI_RAMPRI_ECB_RAM0_Pos
 (0ULè

	)

615 
	#AMLI_RAMPRI_ECB_RAM0_Msk
 (0xFUL << 
AMLI_RAMPRI_ECB_RAM0_Pos
è

	)

616 
	#AMLI_RAMPRI_ECB_RAM0_Pri0
 (0x0ULè

	)

617 
	#AMLI_RAMPRI_ECB_RAM0_Pri2
 (0x2ULè

	)

618 
	#AMLI_RAMPRI_ECB_RAM0_Pri4
 (0x4ULè

	)

619 
	#AMLI_RAMPRI_ECB_RAM0_Pri6
 (0x6ULè

	)

620 
	#AMLI_RAMPRI_ECB_RAM0_Pri8
 (0x8ULè

	)

621 
	#AMLI_RAMPRI_ECB_RAM0_Pri10
 (0xAULè

	)

622 
	#AMLI_RAMPRI_ECB_RAM0_Pri12
 (0xCULè

	)

623 
	#AMLI_RAMPRI_ECB_RAM0_Pri14
 (0xEULè

	)

629 
	#AMLI_RAMPRI_CCM_RAM7_Pos
 (28ULè

	)

630 
	#AMLI_RAMPRI_CCM_RAM7_Msk
 (0xFUL << 
AMLI_RAMPRI_CCM_RAM7_Pos
è

	)

631 
	#AMLI_RAMPRI_CCM_RAM7_Pri0
 (0x0ULè

	)

632 
	#AMLI_RAMPRI_CCM_RAM7_Pri2
 (0x2ULè

	)

633 
	#AMLI_RAMPRI_CCM_RAM7_Pri4
 (0x4ULè

	)

634 
	#AMLI_RAMPRI_CCM_RAM7_Pri6
 (0x6ULè

	)

635 
	#AMLI_RAMPRI_CCM_RAM7_Pri8
 (0x8ULè

	)

636 
	#AMLI_RAMPRI_CCM_RAM7_Pri10
 (0xAULè

	)

637 
	#AMLI_RAMPRI_CCM_RAM7_Pri12
 (0xCULè

	)

638 
	#AMLI_RAMPRI_CCM_RAM7_Pri14
 (0xEULè

	)

641 
	#AMLI_RAMPRI_CCM_RAM6_Pos
 (24ULè

	)

642 
	#AMLI_RAMPRI_CCM_RAM6_Msk
 (0xFUL << 
AMLI_RAMPRI_CCM_RAM6_Pos
è

	)

643 
	#AMLI_RAMPRI_CCM_RAM6_Pri0
 (0x0ULè

	)

644 
	#AMLI_RAMPRI_CCM_RAM6_Pri2
 (0x2ULè

	)

645 
	#AMLI_RAMPRI_CCM_RAM6_Pri4
 (0x4ULè

	)

646 
	#AMLI_RAMPRI_CCM_RAM6_Pri6
 (0x6ULè

	)

647 
	#AMLI_RAMPRI_CCM_RAM6_Pri8
 (0x8ULè

	)

648 
	#AMLI_RAMPRI_CCM_RAM6_Pri10
 (0xAULè

	)

649 
	#AMLI_RAMPRI_CCM_RAM6_Pri12
 (0xCULè

	)

650 
	#AMLI_RAMPRI_CCM_RAM6_Pri14
 (0xEULè

	)

653 
	#AMLI_RAMPRI_CCM_RAM5_Pos
 (20ULè

	)

654 
	#AMLI_RAMPRI_CCM_RAM5_Msk
 (0xFUL << 
AMLI_RAMPRI_CCM_RAM5_Pos
è

	)

655 
	#AMLI_RAMPRI_CCM_RAM5_Pri0
 (0x0ULè

	)

656 
	#AMLI_RAMPRI_CCM_RAM5_Pri2
 (0x2ULè

	)

657 
	#AMLI_RAMPRI_CCM_RAM5_Pri4
 (0x4ULè

	)

658 
	#AMLI_RAMPRI_CCM_RAM5_Pri6
 (0x6ULè

	)

659 
	#AMLI_RAMPRI_CCM_RAM5_Pri8
 (0x8ULè

	)

660 
	#AMLI_RAMPRI_CCM_RAM5_Pri10
 (0xAULè

	)

661 
	#AMLI_RAMPRI_CCM_RAM5_Pri12
 (0xCULè

	)

662 
	#AMLI_RAMPRI_CCM_RAM5_Pri14
 (0xEULè

	)

665 
	#AMLI_RAMPRI_CCM_RAM4_Pos
 (16ULè

	)

666 
	#AMLI_RAMPRI_CCM_RAM4_Msk
 (0xFUL << 
AMLI_RAMPRI_CCM_RAM4_Pos
è

	)

667 
	#AMLI_RAMPRI_CCM_RAM4_Pri0
 (0x0ULè

	)

668 
	#AMLI_RAMPRI_CCM_RAM4_Pri2
 (0x2ULè

	)

669 
	#AMLI_RAMPRI_CCM_RAM4_Pri4
 (0x4ULè

	)

670 
	#AMLI_RAMPRI_CCM_RAM4_Pri6
 (0x6ULè

	)

671 
	#AMLI_RAMPRI_CCM_RAM4_Pri8
 (0x8ULè

	)

672 
	#AMLI_RAMPRI_CCM_RAM4_Pri10
 (0xAULè

	)

673 
	#AMLI_RAMPRI_CCM_RAM4_Pri12
 (0xCULè

	)

674 
	#AMLI_RAMPRI_CCM_RAM4_Pri14
 (0xEULè

	)

677 
	#AMLI_RAMPRI_CCM_RAM3_Pos
 (12ULè

	)

678 
	#AMLI_RAMPRI_CCM_RAM3_Msk
 (0xFUL << 
AMLI_RAMPRI_CCM_RAM3_Pos
è

	)

679 
	#AMLI_RAMPRI_CCM_RAM3_Pri0
 (0x0ULè

	)

680 
	#AMLI_RAMPRI_CCM_RAM3_Pri2
 (0x2ULè

	)

681 
	#AMLI_RAMPRI_CCM_RAM3_Pri4
 (0x4ULè

	)

682 
	#AMLI_RAMPRI_CCM_RAM3_Pri6
 (0x6ULè

	)

683 
	#AMLI_RAMPRI_CCM_RAM3_Pri8
 (0x8ULè

	)

684 
	#AMLI_RAMPRI_CCM_RAM3_Pri10
 (0xAULè

	)

685 
	#AMLI_RAMPRI_CCM_RAM3_Pri12
 (0xCULè

	)

686 
	#AMLI_RAMPRI_CCM_RAM3_Pri14
 (0xEULè

	)

689 
	#AMLI_RAMPRI_CCM_RAM2_Pos
 (8ULè

	)

690 
	#AMLI_RAMPRI_CCM_RAM2_Msk
 (0xFUL << 
AMLI_RAMPRI_CCM_RAM2_Pos
è

	)

691 
	#AMLI_RAMPRI_CCM_RAM2_Pri0
 (0x0ULè

	)

692 
	#AMLI_RAMPRI_CCM_RAM2_Pri2
 (0x2ULè

	)

693 
	#AMLI_RAMPRI_CCM_RAM2_Pri4
 (0x4ULè

	)

694 
	#AMLI_RAMPRI_CCM_RAM2_Pri6
 (0x6ULè

	)

695 
	#AMLI_RAMPRI_CCM_RAM2_Pri8
 (0x8ULè

	)

696 
	#AMLI_RAMPRI_CCM_RAM2_Pri10
 (0xAULè

	)

697 
	#AMLI_RAMPRI_CCM_RAM2_Pri12
 (0xCULè

	)

698 
	#AMLI_RAMPRI_CCM_RAM2_Pri14
 (0xEULè

	)

701 
	#AMLI_RAMPRI_CCM_RAM1_Pos
 (4ULè

	)

702 
	#AMLI_RAMPRI_CCM_RAM1_Msk
 (0xFUL << 
AMLI_RAMPRI_CCM_RAM1_Pos
è

	)

703 
	#AMLI_RAMPRI_CCM_RAM1_Pri0
 (0x0ULè

	)

704 
	#AMLI_RAMPRI_CCM_RAM1_Pri2
 (0x2ULè

	)

705 
	#AMLI_RAMPRI_CCM_RAM1_Pri4
 (0x4ULè

	)

706 
	#AMLI_RAMPRI_CCM_RAM1_Pri6
 (0x6ULè

	)

707 
	#AMLI_RAMPRI_CCM_RAM1_Pri8
 (0x8ULè

	)

708 
	#AMLI_RAMPRI_CCM_RAM1_Pri10
 (0xAULè

	)

709 
	#AMLI_RAMPRI_CCM_RAM1_Pri12
 (0xCULè

	)

710 
	#AMLI_RAMPRI_CCM_RAM1_Pri14
 (0xEULè

	)

713 
	#AMLI_RAMPRI_CCM_RAM0_Pos
 (0ULè

	)

714 
	#AMLI_RAMPRI_CCM_RAM0_Msk
 (0xFUL << 
AMLI_RAMPRI_CCM_RAM0_Pos
è

	)

715 
	#AMLI_RAMPRI_CCM_RAM0_Pri0
 (0x0ULè

	)

716 
	#AMLI_RAMPRI_CCM_RAM0_Pri2
 (0x2ULè

	)

717 
	#AMLI_RAMPRI_CCM_RAM0_Pri4
 (0x4ULè

	)

718 
	#AMLI_RAMPRI_CCM_RAM0_Pri6
 (0x6ULè

	)

719 
	#AMLI_RAMPRI_CCM_RAM0_Pri8
 (0x8ULè

	)

720 
	#AMLI_RAMPRI_CCM_RAM0_Pri10
 (0xAULè

	)

721 
	#AMLI_RAMPRI_CCM_RAM0_Pri12
 (0xCULè

	)

722 
	#AMLI_RAMPRI_CCM_RAM0_Pri14
 (0xEULè

	)

728 
	#AMLI_RAMPRI_AAR_RAM7_Pos
 (28ULè

	)

729 
	#AMLI_RAMPRI_AAR_RAM7_Msk
 (0xFUL << 
AMLI_RAMPRI_AAR_RAM7_Pos
è

	)

730 
	#AMLI_RAMPRI_AAR_RAM7_Pri0
 (0x0ULè

	)

731 
	#AMLI_RAMPRI_AAR_RAM7_Pri2
 (0x2ULè

	)

732 
	#AMLI_RAMPRI_AAR_RAM7_Pri4
 (0x4ULè

	)

733 
	#AMLI_RAMPRI_AAR_RAM7_Pri6
 (0x6ULè

	)

734 
	#AMLI_RAMPRI_AAR_RAM7_Pri8
 (0x8ULè

	)

735 
	#AMLI_RAMPRI_AAR_RAM7_Pri10
 (0xAULè

	)

736 
	#AMLI_RAMPRI_AAR_RAM7_Pri12
 (0xCULè

	)

737 
	#AMLI_RAMPRI_AAR_RAM7_Pri14
 (0xEULè

	)

740 
	#AMLI_RAMPRI_AAR_RAM6_Pos
 (24ULè

	)

741 
	#AMLI_RAMPRI_AAR_RAM6_Msk
 (0xFUL << 
AMLI_RAMPRI_AAR_RAM6_Pos
è

	)

742 
	#AMLI_RAMPRI_AAR_RAM6_Pri0
 (0x0ULè

	)

743 
	#AMLI_RAMPRI_AAR_RAM6_Pri2
 (0x2ULè

	)

744 
	#AMLI_RAMPRI_AAR_RAM6_Pri4
 (0x4ULè

	)

745 
	#AMLI_RAMPRI_AAR_RAM6_Pri6
 (0x6ULè

	)

746 
	#AMLI_RAMPRI_AAR_RAM6_Pri8
 (0x8ULè

	)

747 
	#AMLI_RAMPRI_AAR_RAM6_Pri10
 (0xAULè

	)

748 
	#AMLI_RAMPRI_AAR_RAM6_Pri12
 (0xCULè

	)

749 
	#AMLI_RAMPRI_AAR_RAM6_Pri14
 (0xEULè

	)

752 
	#AMLI_RAMPRI_AAR_RAM5_Pos
 (20ULè

	)

753 
	#AMLI_RAMPRI_AAR_RAM5_Msk
 (0xFUL << 
AMLI_RAMPRI_AAR_RAM5_Pos
è

	)

754 
	#AMLI_RAMPRI_AAR_RAM5_Pri0
 (0x0ULè

	)

755 
	#AMLI_RAMPRI_AAR_RAM5_Pri2
 (0x2ULè

	)

756 
	#AMLI_RAMPRI_AAR_RAM5_Pri4
 (0x4ULè

	)

757 
	#AMLI_RAMPRI_AAR_RAM5_Pri6
 (0x6ULè

	)

758 
	#AMLI_RAMPRI_AAR_RAM5_Pri8
 (0x8ULè

	)

759 
	#AMLI_RAMPRI_AAR_RAM5_Pri10
 (0xAULè

	)

760 
	#AMLI_RAMPRI_AAR_RAM5_Pri12
 (0xCULè

	)

761 
	#AMLI_RAMPRI_AAR_RAM5_Pri14
 (0xEULè

	)

764 
	#AMLI_RAMPRI_AAR_RAM4_Pos
 (16ULè

	)

765 
	#AMLI_RAMPRI_AAR_RAM4_Msk
 (0xFUL << 
AMLI_RAMPRI_AAR_RAM4_Pos
è

	)

766 
	#AMLI_RAMPRI_AAR_RAM4_Pri0
 (0x0ULè

	)

767 
	#AMLI_RAMPRI_AAR_RAM4_Pri2
 (0x2ULè

	)

768 
	#AMLI_RAMPRI_AAR_RAM4_Pri4
 (0x4ULè

	)

769 
	#AMLI_RAMPRI_AAR_RAM4_Pri6
 (0x6ULè

	)

770 
	#AMLI_RAMPRI_AAR_RAM4_Pri8
 (0x8ULè

	)

771 
	#AMLI_RAMPRI_AAR_RAM4_Pri10
 (0xAULè

	)

772 
	#AMLI_RAMPRI_AAR_RAM4_Pri12
 (0xCULè

	)

773 
	#AMLI_RAMPRI_AAR_RAM4_Pri14
 (0xEULè

	)

776 
	#AMLI_RAMPRI_AAR_RAM3_Pos
 (12ULè

	)

777 
	#AMLI_RAMPRI_AAR_RAM3_Msk
 (0xFUL << 
AMLI_RAMPRI_AAR_RAM3_Pos
è

	)

778 
	#AMLI_RAMPRI_AAR_RAM3_Pri0
 (0x0ULè

	)

779 
	#AMLI_RAMPRI_AAR_RAM3_Pri2
 (0x2ULè

	)

780 
	#AMLI_RAMPRI_AAR_RAM3_Pri4
 (0x4ULè

	)

781 
	#AMLI_RAMPRI_AAR_RAM3_Pri6
 (0x6ULè

	)

782 
	#AMLI_RAMPRI_AAR_RAM3_Pri8
 (0x8ULè

	)

783 
	#AMLI_RAMPRI_AAR_RAM3_Pri10
 (0xAULè

	)

784 
	#AMLI_RAMPRI_AAR_RAM3_Pri12
 (0xCULè

	)

785 
	#AMLI_RAMPRI_AAR_RAM3_Pri14
 (0xEULè

	)

788 
	#AMLI_RAMPRI_AAR_RAM2_Pos
 (8ULè

	)

789 
	#AMLI_RAMPRI_AAR_RAM2_Msk
 (0xFUL << 
AMLI_RAMPRI_AAR_RAM2_Pos
è

	)

790 
	#AMLI_RAMPRI_AAR_RAM2_Pri0
 (0x0ULè

	)

791 
	#AMLI_RAMPRI_AAR_RAM2_Pri2
 (0x2ULè

	)

792 
	#AMLI_RAMPRI_AAR_RAM2_Pri4
 (0x4ULè

	)

793 
	#AMLI_RAMPRI_AAR_RAM2_Pri6
 (0x6ULè

	)

794 
	#AMLI_RAMPRI_AAR_RAM2_Pri8
 (0x8ULè

	)

795 
	#AMLI_RAMPRI_AAR_RAM2_Pri10
 (0xAULè

	)

796 
	#AMLI_RAMPRI_AAR_RAM2_Pri12
 (0xCULè

	)

797 
	#AMLI_RAMPRI_AAR_RAM2_Pri14
 (0xEULè

	)

800 
	#AMLI_RAMPRI_AAR_RAM1_Pos
 (4ULè

	)

801 
	#AMLI_RAMPRI_AAR_RAM1_Msk
 (0xFUL << 
AMLI_RAMPRI_AAR_RAM1_Pos
è

	)

802 
	#AMLI_RAMPRI_AAR_RAM1_Pri0
 (0x0ULè

	)

803 
	#AMLI_RAMPRI_AAR_RAM1_Pri2
 (0x2ULè

	)

804 
	#AMLI_RAMPRI_AAR_RAM1_Pri4
 (0x4ULè

	)

805 
	#AMLI_RAMPRI_AAR_RAM1_Pri6
 (0x6ULè

	)

806 
	#AMLI_RAMPRI_AAR_RAM1_Pri8
 (0x8ULè

	)

807 
	#AMLI_RAMPRI_AAR_RAM1_Pri10
 (0xAULè

	)

808 
	#AMLI_RAMPRI_AAR_RAM1_Pri12
 (0xCULè

	)

809 
	#AMLI_RAMPRI_AAR_RAM1_Pri14
 (0xEULè

	)

812 
	#AMLI_RAMPRI_AAR_RAM0_Pos
 (0ULè

	)

813 
	#AMLI_RAMPRI_AAR_RAM0_Msk
 (0xFUL << 
AMLI_RAMPRI_AAR_RAM0_Pos
è

	)

814 
	#AMLI_RAMPRI_AAR_RAM0_Pri0
 (0x0ULè

	)

815 
	#AMLI_RAMPRI_AAR_RAM0_Pri2
 (0x2ULè

	)

816 
	#AMLI_RAMPRI_AAR_RAM0_Pri4
 (0x4ULè

	)

817 
	#AMLI_RAMPRI_AAR_RAM0_Pri6
 (0x6ULè

	)

818 
	#AMLI_RAMPRI_AAR_RAM0_Pri8
 (0x8ULè

	)

819 
	#AMLI_RAMPRI_AAR_RAM0_Pri10
 (0xAULè

	)

820 
	#AMLI_RAMPRI_AAR_RAM0_Pri12
 (0xCULè

	)

821 
	#AMLI_RAMPRI_AAR_RAM0_Pri14
 (0xEULè

	)

830 
	#CCM_SHORTS_ENDKSGEN_CRYPT_Pos
 (0ULè

	)

831 
	#CCM_SHORTS_ENDKSGEN_CRYPT_Msk
 (0x1UL << 
CCM_SHORTS_ENDKSGEN_CRYPT_Pos
è

	)

832 
	#CCM_SHORTS_ENDKSGEN_CRYPT_Di§bËd
 (0ULè

	)

833 
	#CCM_SHORTS_ENDKSGEN_CRYPT_EÇbËd
 (1ULè

	)

839 
	#CCM_INTENSET_ERROR_Pos
 (2ULè

	)

840 
	#CCM_INTENSET_ERROR_Msk
 (0x1UL << 
CCM_INTENSET_ERROR_Pos
è

	)

841 
	#CCM_INTENSET_ERROR_Di§bËd
 (0ULè

	)

842 
	#CCM_INTENSET_ERROR_EÇbËd
 (1ULè

	)

843 
	#CCM_INTENSET_ERROR_S‘
 (1ULè

	)

846 
	#CCM_INTENSET_ENDCRYPT_Pos
 (1ULè

	)

847 
	#CCM_INTENSET_ENDCRYPT_Msk
 (0x1UL << 
CCM_INTENSET_ENDCRYPT_Pos
è

	)

848 
	#CCM_INTENSET_ENDCRYPT_Di§bËd
 (0ULè

	)

849 
	#CCM_INTENSET_ENDCRYPT_EÇbËd
 (1ULè

	)

850 
	#CCM_INTENSET_ENDCRYPT_S‘
 (1ULè

	)

853 
	#CCM_INTENSET_ENDKSGEN_Pos
 (0ULè

	)

854 
	#CCM_INTENSET_ENDKSGEN_Msk
 (0x1UL << 
CCM_INTENSET_ENDKSGEN_Pos
è

	)

855 
	#CCM_INTENSET_ENDKSGEN_Di§bËd
 (0ULè

	)

856 
	#CCM_INTENSET_ENDKSGEN_EÇbËd
 (1ULè

	)

857 
	#CCM_INTENSET_ENDKSGEN_S‘
 (1ULè

	)

863 
	#CCM_INTENCLR_ERROR_Pos
 (2ULè

	)

864 
	#CCM_INTENCLR_ERROR_Msk
 (0x1UL << 
CCM_INTENCLR_ERROR_Pos
è

	)

865 
	#CCM_INTENCLR_ERROR_Di§bËd
 (0ULè

	)

866 
	#CCM_INTENCLR_ERROR_EÇbËd
 (1ULè

	)

867 
	#CCM_INTENCLR_ERROR_CË¬
 (1ULè

	)

870 
	#CCM_INTENCLR_ENDCRYPT_Pos
 (1ULè

	)

871 
	#CCM_INTENCLR_ENDCRYPT_Msk
 (0x1UL << 
CCM_INTENCLR_ENDCRYPT_Pos
è

	)

872 
	#CCM_INTENCLR_ENDCRYPT_Di§bËd
 (0ULè

	)

873 
	#CCM_INTENCLR_ENDCRYPT_EÇbËd
 (1ULè

	)

874 
	#CCM_INTENCLR_ENDCRYPT_CË¬
 (1ULè

	)

877 
	#CCM_INTENCLR_ENDKSGEN_Pos
 (0ULè

	)

878 
	#CCM_INTENCLR_ENDKSGEN_Msk
 (0x1UL << 
CCM_INTENCLR_ENDKSGEN_Pos
è

	)

879 
	#CCM_INTENCLR_ENDKSGEN_Di§bËd
 (0ULè

	)

880 
	#CCM_INTENCLR_ENDKSGEN_EÇbËd
 (1ULè

	)

881 
	#CCM_INTENCLR_ENDKSGEN_CË¬
 (1ULè

	)

887 
	#CCM_MICSTATUS_MICSTATUS_Pos
 (0ULè

	)

888 
	#CCM_MICSTATUS_MICSTATUS_Msk
 (0x1UL << 
CCM_MICSTATUS_MICSTATUS_Pos
è

	)

889 
	#CCM_MICSTATUS_MICSTATUS_CheckFažed
 (0ULè

	)

890 
	#CCM_MICSTATUS_MICSTATUS_CheckPas£d
 (1ULè

	)

896 
	#CCM_ENABLE_ENABLE_Pos
 (0ULè

	)

897 
	#CCM_ENABLE_ENABLE_Msk
 (0x3UL << 
CCM_ENABLE_ENABLE_Pos
è

	)

898 
	#CCM_ENABLE_ENABLE_Di§bËd
 (0x00ULè

	)

899 
	#CCM_ENABLE_ENABLE_EÇbËd
 (0x02ULè

	)

905 
	#CCM_MODE_MODE_Pos
 (0ULè

	)

906 
	#CCM_MODE_MODE_Msk
 (0x1UL << 
CCM_MODE_MODE_Pos
è

	)

907 
	#CCM_MODE_MODE_Enüy±iÚ
 (0ULè

	)

908 
	#CCM_MODE_MODE_Deüy±iÚ
 (1ULè

	)

914 
	#CCM_POWER_POWER_Pos
 (0ULè

	)

915 
	#CCM_POWER_POWER_Msk
 (0x1UL << 
CCM_POWER_POWER_Pos
è

	)

916 
	#CCM_POWER_POWER_Di§bËd
 (0ULè

	)

917 
	#CCM_POWER_POWER_EÇbËd
 (1ULè

	)

927 
	#CLOCK_INTENSET_CTTO_Pos
 (4ULè

	)

928 
	#CLOCK_INTENSET_CTTO_Msk
 (0x1UL << 
CLOCK_INTENSET_CTTO_Pos
è

	)

929 
	#CLOCK_INTENSET_CTTO_Di§bËd
 (0ULè

	)

930 
	#CLOCK_INTENSET_CTTO_EÇbËd
 (1ULè

	)

931 
	#CLOCK_INTENSET_CTTO_S‘
 (1ULè

	)

934 
	#CLOCK_INTENSET_DONE_Pos
 (3ULè

	)

935 
	#CLOCK_INTENSET_DONE_Msk
 (0x1UL << 
CLOCK_INTENSET_DONE_Pos
è

	)

936 
	#CLOCK_INTENSET_DONE_Di§bËd
 (0ULè

	)

937 
	#CLOCK_INTENSET_DONE_EÇbËd
 (1ULè

	)

938 
	#CLOCK_INTENSET_DONE_S‘
 (1ULè

	)

941 
	#CLOCK_INTENSET_LFCLKSTARTED_Pos
 (1ULè

	)

942 
	#CLOCK_INTENSET_LFCLKSTARTED_Msk
 (0x1UL << 
CLOCK_INTENSET_LFCLKSTARTED_Pos
è

	)

943 
	#CLOCK_INTENSET_LFCLKSTARTED_Di§bËd
 (0ULè

	)

944 
	#CLOCK_INTENSET_LFCLKSTARTED_EÇbËd
 (1ULè

	)

945 
	#CLOCK_INTENSET_LFCLKSTARTED_S‘
 (1ULè

	)

948 
	#CLOCK_INTENSET_HFCLKSTARTED_Pos
 (0ULè

	)

949 
	#CLOCK_INTENSET_HFCLKSTARTED_Msk
 (0x1UL << 
CLOCK_INTENSET_HFCLKSTARTED_Pos
è

	)

950 
	#CLOCK_INTENSET_HFCLKSTARTED_Di§bËd
 (0ULè

	)

951 
	#CLOCK_INTENSET_HFCLKSTARTED_EÇbËd
 (1ULè

	)

952 
	#CLOCK_INTENSET_HFCLKSTARTED_S‘
 (1ULè

	)

958 
	#CLOCK_INTENCLR_CTTO_Pos
 (4ULè

	)

959 
	#CLOCK_INTENCLR_CTTO_Msk
 (0x1UL << 
CLOCK_INTENCLR_CTTO_Pos
è

	)

960 
	#CLOCK_INTENCLR_CTTO_Di§bËd
 (0ULè

	)

961 
	#CLOCK_INTENCLR_CTTO_EÇbËd
 (1ULè

	)

962 
	#CLOCK_INTENCLR_CTTO_CË¬
 (1ULè

	)

965 
	#CLOCK_INTENCLR_DONE_Pos
 (3ULè

	)

966 
	#CLOCK_INTENCLR_DONE_Msk
 (0x1UL << 
CLOCK_INTENCLR_DONE_Pos
è

	)

967 
	#CLOCK_INTENCLR_DONE_Di§bËd
 (0ULè

	)

968 
	#CLOCK_INTENCLR_DONE_EÇbËd
 (1ULè

	)

969 
	#CLOCK_INTENCLR_DONE_CË¬
 (1ULè

	)

972 
	#CLOCK_INTENCLR_LFCLKSTARTED_Pos
 (1ULè

	)

973 
	#CLOCK_INTENCLR_LFCLKSTARTED_Msk
 (0x1UL << 
CLOCK_INTENCLR_LFCLKSTARTED_Pos
è

	)

974 
	#CLOCK_INTENCLR_LFCLKSTARTED_Di§bËd
 (0ULè

	)

975 
	#CLOCK_INTENCLR_LFCLKSTARTED_EÇbËd
 (1ULè

	)

976 
	#CLOCK_INTENCLR_LFCLKSTARTED_CË¬
 (1ULè

	)

979 
	#CLOCK_INTENCLR_HFCLKSTARTED_Pos
 (0ULè

	)

980 
	#CLOCK_INTENCLR_HFCLKSTARTED_Msk
 (0x1UL << 
CLOCK_INTENCLR_HFCLKSTARTED_Pos
è

	)

981 
	#CLOCK_INTENCLR_HFCLKSTARTED_Di§bËd
 (0ULè

	)

982 
	#CLOCK_INTENCLR_HFCLKSTARTED_EÇbËd
 (1ULè

	)

983 
	#CLOCK_INTENCLR_HFCLKSTARTED_CË¬
 (1ULè

	)

989 
	#CLOCK_HFCLKRUN_STATUS_Pos
 (0ULè

	)

990 
	#CLOCK_HFCLKRUN_STATUS_Msk
 (0x1UL << 
CLOCK_HFCLKRUN_STATUS_Pos
è

	)

991 
	#CLOCK_HFCLKRUN_STATUS_NÙTrigg”ed
 (0ULè

	)

992 
	#CLOCK_HFCLKRUN_STATUS_Trigg”ed
 (1ULè

	)

998 
	#CLOCK_HFCLKSTAT_STATE_Pos
 (16ULè

	)

999 
	#CLOCK_HFCLKSTAT_STATE_Msk
 (0x1UL << 
CLOCK_HFCLKSTAT_STATE_Pos
è

	)

1000 
	#CLOCK_HFCLKSTAT_STATE_NÙRuÂšg
 (0ULè

	)

1001 
	#CLOCK_HFCLKSTAT_STATE_RuÂšg
 (1ULè

	)

1004 
	#CLOCK_HFCLKSTAT_SRC_Pos
 (0ULè

	)

1005 
	#CLOCK_HFCLKSTAT_SRC_Msk
 (0x1UL << 
CLOCK_HFCLKSTAT_SRC_Pos
è

	)

1006 
	#CLOCK_HFCLKSTAT_SRC_RC
 (0ULè

	)

1007 
	#CLOCK_HFCLKSTAT_SRC_Xl
 (1ULè

	)

1013 
	#CLOCK_LFCLKRUN_STATUS_Pos
 (0ULè

	)

1014 
	#CLOCK_LFCLKRUN_STATUS_Msk
 (0x1UL << 
CLOCK_LFCLKRUN_STATUS_Pos
è

	)

1015 
	#CLOCK_LFCLKRUN_STATUS_NÙTrigg”ed
 (0ULè

	)

1016 
	#CLOCK_LFCLKRUN_STATUS_Trigg”ed
 (1ULè

	)

1022 
	#CLOCK_LFCLKSTAT_STATE_Pos
 (16ULè

	)

1023 
	#CLOCK_LFCLKSTAT_STATE_Msk
 (0x1UL << 
CLOCK_LFCLKSTAT_STATE_Pos
è

	)

1024 
	#CLOCK_LFCLKSTAT_STATE_NÙRuÂšg
 (0ULè

	)

1025 
	#CLOCK_LFCLKSTAT_STATE_RuÂšg
 (1ULè

	)

1028 
	#CLOCK_LFCLKSTAT_SRC_Pos
 (0ULè

	)

1029 
	#CLOCK_LFCLKSTAT_SRC_Msk
 (0x3UL << 
CLOCK_LFCLKSTAT_SRC_Pos
è

	)

1030 
	#CLOCK_LFCLKSTAT_SRC_RC
 (0ULè

	)

1031 
	#CLOCK_LFCLKSTAT_SRC_Xl
 (1ULè

	)

1032 
	#CLOCK_LFCLKSTAT_SRC_SyÁh
 (2ULè

	)

1038 
	#CLOCK_LFCLKSRCCOPY_SRC_Pos
 (0ULè

	)

1039 
	#CLOCK_LFCLKSRCCOPY_SRC_Msk
 (0x3UL << 
CLOCK_LFCLKSRCCOPY_SRC_Pos
è

	)

1040 
	#CLOCK_LFCLKSRCCOPY_SRC_RC
 (0ULè

	)

1041 
	#CLOCK_LFCLKSRCCOPY_SRC_Xl
 (1ULè

	)

1042 
	#CLOCK_LFCLKSRCCOPY_SRC_SyÁh
 (2ULè

	)

1048 
	#CLOCK_LFCLKSRC_SRC_Pos
 (0ULè

	)

1049 
	#CLOCK_LFCLKSRC_SRC_Msk
 (0x3UL << 
CLOCK_LFCLKSRC_SRC_Pos
è

	)

1050 
	#CLOCK_LFCLKSRC_SRC_RC
 (0ULè

	)

1051 
	#CLOCK_LFCLKSRC_SRC_Xl
 (1ULè

	)

1052 
	#CLOCK_LFCLKSRC_SRC_SyÁh
 (2ULè

	)

1058 
	#CLOCK_CTIV_CTIV_Pos
 (0ULè

	)

1059 
	#CLOCK_CTIV_CTIV_Msk
 (0x7FUL << 
CLOCK_CTIV_CTIV_Pos
è

	)

1065 
	#CLOCK_XTALFREQ_XTALFREQ_Pos
 (0ULè

	)

1066 
	#CLOCK_XTALFREQ_XTALFREQ_Msk
 (0xFFUL << 
CLOCK_XTALFREQ_XTALFREQ_Pos
è

	)

1067 
	#CLOCK_XTALFREQ_XTALFREQ_16MHz
 (0xFFULè

	)

1068 
	#CLOCK_XTALFREQ_XTALFREQ_32MHz
 (0x00ULè

	)

1078 
	#ECB_INTENSET_ERRORECB_Pos
 (1ULè

	)

1079 
	#ECB_INTENSET_ERRORECB_Msk
 (0x1UL << 
ECB_INTENSET_ERRORECB_Pos
è

	)

1080 
	#ECB_INTENSET_ERRORECB_Di§bËd
 (0ULè

	)

1081 
	#ECB_INTENSET_ERRORECB_EÇbËd
 (1ULè

	)

1082 
	#ECB_INTENSET_ERRORECB_S‘
 (1ULè

	)

1085 
	#ECB_INTENSET_ENDECB_Pos
 (0ULè

	)

1086 
	#ECB_INTENSET_ENDECB_Msk
 (0x1UL << 
ECB_INTENSET_ENDECB_Pos
è

	)

1087 
	#ECB_INTENSET_ENDECB_Di§bËd
 (0ULè

	)

1088 
	#ECB_INTENSET_ENDECB_EÇbËd
 (1ULè

	)

1089 
	#ECB_INTENSET_ENDECB_S‘
 (1ULè

	)

1095 
	#ECB_INTENCLR_ERRORECB_Pos
 (1ULè

	)

1096 
	#ECB_INTENCLR_ERRORECB_Msk
 (0x1UL << 
ECB_INTENCLR_ERRORECB_Pos
è

	)

1097 
	#ECB_INTENCLR_ERRORECB_Di§bËd
 (0ULè

	)

1098 
	#ECB_INTENCLR_ERRORECB_EÇbËd
 (1ULè

	)

1099 
	#ECB_INTENCLR_ERRORECB_CË¬
 (1ULè

	)

1102 
	#ECB_INTENCLR_ENDECB_Pos
 (0ULè

	)

1103 
	#ECB_INTENCLR_ENDECB_Msk
 (0x1UL << 
ECB_INTENCLR_ENDECB_Pos
è

	)

1104 
	#ECB_INTENCLR_ENDECB_Di§bËd
 (0ULè

	)

1105 
	#ECB_INTENCLR_ENDECB_EÇbËd
 (1ULè

	)

1106 
	#ECB_INTENCLR_ENDECB_CË¬
 (1ULè

	)

1112 
	#ECB_POWER_POWER_Pos
 (0ULè

	)

1113 
	#ECB_POWER_POWER_Msk
 (0x1UL << 
ECB_POWER_POWER_Pos
è

	)

1114 
	#ECB_POWER_POWER_Di§bËd
 (0ULè

	)

1115 
	#ECB_POWER_POWER_EÇbËd
 (1ULè

	)

1125 
	#FICR_PPFC_PPFC_Pos
 (0ULè

	)

1126 
	#FICR_PPFC_PPFC_Msk
 (0xFFUL << 
FICR_PPFC_PPFC_Pos
è

	)

1127 
	#FICR_PPFC_PPFC_NÙP»£Á
 (0xFFULè

	)

1128 
	#FICR_PPFC_PPFC_P»£Á
 (0x00ULè

	)

1134 
	#FICR_CONFIGID_FWID_Pos
 (16ULè

	)

1135 
	#FICR_CONFIGID_FWID_Msk
 (0xFFFFUL << 
FICR_CONFIGID_FWID_Pos
è

	)

1138 
	#FICR_CONFIGID_HWID_Pos
 (0ULè

	)

1139 
	#FICR_CONFIGID_HWID_Msk
 (0xFFFFUL << 
FICR_CONFIGID_HWID_Pos
è

	)

1145 
	#FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Pos
 (0ULè

	)

1146 
	#FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Msk
 (0x1UL << 
FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Pos
è

	)

1147 
	#FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Public
 (0ULè

	)

1148 
	#FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Rªdom
 (1ULè

	)

1154 
	#FICR_OVERRIDEEN_BLE_1MBIT_Pos
 (3ULè

	)

1155 
	#FICR_OVERRIDEEN_BLE_1MBIT_Msk
 (0x1UL << 
FICR_OVERRIDEEN_BLE_1MBIT_Pos
è

	)

1156 
	#FICR_OVERRIDEEN_BLE_1MBIT_Ov”ride
 (0ULè

	)

1157 
	#FICR_OVERRIDEEN_BLE_1MBIT_NÙOv”ride
 (1ULè

	)

1160 
	#FICR_OVERRIDEEN_NRF_1MBIT_Pos
 (0ULè

	)

1161 
	#FICR_OVERRIDEEN_NRF_1MBIT_Msk
 (0x1UL << 
FICR_OVERRIDEEN_NRF_1MBIT_Pos
è

	)

1162 
	#FICR_OVERRIDEEN_NRF_1MBIT_Ov”ride
 (0ULè

	)

1163 
	#FICR_OVERRIDEEN_NRF_1MBIT_NÙOv”ride
 (1ULè

	)

1169 
	#FICR_INFO_PART_PART_Pos
 (0ULè

	)

1170 
	#FICR_INFO_PART_PART_Msk
 (0xFFFFFFFFUL << 
FICR_INFO_PART_PART_Pos
è

	)

1171 
	#FICR_INFO_PART_PART_N51822
 (0x51822ULè

	)

1172 
	#FICR_INFO_PART_PART_N51422
 (0x51422ULè

	)

1173 
	#FICR_INFO_PART_PART_Un¥ecif›d
 (0xFFFFFFFFULè

	)

1179 
	#FICR_INFO_VARIANT_VARIANT_Pos
 (0ULè

	)

1180 
	#FICR_INFO_VARIANT_VARIANT_Msk
 (0xFFFFFFFFUL << 
FICR_INFO_VARIANT_VARIANT_Pos
è

	)

1181 
	#FICR_INFO_VARIANT_VARIANT_nRF51C
 (0x1002ULè

	)

1182 
	#FICR_INFO_VARIANT_VARIANT_nRF51D
 (0x1003ULè

	)

1183 
	#FICR_INFO_VARIANT_VARIANT_nRF51E
 (0x1004ULè

	)

1184 
	#FICR_INFO_VARIANT_VARIANT_Un¥ecif›d
 (0xFFFFFFFFULè

	)

1190 
	#FICR_INFO_PACKAGE_PACKAGE_Pos
 (0ULè

	)

1191 
	#FICR_INFO_PACKAGE_PACKAGE_Msk
 (0xFFFFFFFFUL << 
FICR_INFO_PACKAGE_PACKAGE_Pos
è

	)

1192 
	#FICR_INFO_PACKAGE_PACKAGE_QFN48
 (0x0000ULè

	)

1193 
	#FICR_INFO_PACKAGE_PACKAGE_nRF51CSP56A
 (0x1000ULè

	)

1194 
	#FICR_INFO_PACKAGE_PACKAGE_nRF51CSP62A
 (0x1001ULè

	)

1195 
	#FICR_INFO_PACKAGE_PACKAGE_nRF51CSP62B
 (0x1002ULè

	)

1196 
	#FICR_INFO_PACKAGE_PACKAGE_nRF51CSP62C
 (0x1003ULè

	)

1197 
	#FICR_INFO_PACKAGE_PACKAGE_Un¥ecif›d
 (0xFFFFFFFFULè

	)

1203 
	#FICR_INFO_RAM_RAM_Pos
 (0ULè

	)

1204 
	#FICR_INFO_RAM_RAM_Msk
 (0xFFFFFFFFUL << 
FICR_INFO_RAM_RAM_Pos
è

	)

1205 
	#FICR_INFO_RAM_RAM_Un¥ecif›d
 (0xFFFFFFFFULè

	)

1206 
	#FICR_INFO_RAM_RAM_K16
 (16ULè

	)

1207 
	#FICR_INFO_RAM_RAM_K32
 (32ULè

	)

1213 
	#FICR_INFO_FLASH_FLASH_Pos
 (0ULè

	)

1214 
	#FICR_INFO_FLASH_FLASH_Msk
 (0xFFFFFFFFUL << 
FICR_INFO_FLASH_FLASH_Pos
è

	)

1215 
	#FICR_INFO_FLASH_FLASH_Un¥ecif›d
 (0xFFFFFFFFULè

	)

1216 
	#FICR_INFO_FLASH_FLASH_K128
 (128ULè

	)

1217 
	#FICR_INFO_FLASH_FLASH_K256
 (256ULè

	)

1227 
	#GPIO_OUT_PIN31_Pos
 (31ULè

	)

1228 
	#GPIO_OUT_PIN31_Msk
 (0x1UL << 
GPIO_OUT_PIN31_Pos
è

	)

1229 
	#GPIO_OUT_PIN31_Low
 (0ULè

	)

1230 
	#GPIO_OUT_PIN31_High
 (1ULè

	)

1233 
	#GPIO_OUT_PIN30_Pos
 (30ULè

	)

1234 
	#GPIO_OUT_PIN30_Msk
 (0x1UL << 
GPIO_OUT_PIN30_Pos
è

	)

1235 
	#GPIO_OUT_PIN30_Low
 (0ULè

	)

1236 
	#GPIO_OUT_PIN30_High
 (1ULè

	)

1239 
	#GPIO_OUT_PIN29_Pos
 (29ULè

	)

1240 
	#GPIO_OUT_PIN29_Msk
 (0x1UL << 
GPIO_OUT_PIN29_Pos
è

	)

1241 
	#GPIO_OUT_PIN29_Low
 (0ULè

	)

1242 
	#GPIO_OUT_PIN29_High
 (1ULè

	)

1245 
	#GPIO_OUT_PIN28_Pos
 (28ULè

	)

1246 
	#GPIO_OUT_PIN28_Msk
 (0x1UL << 
GPIO_OUT_PIN28_Pos
è

	)

1247 
	#GPIO_OUT_PIN28_Low
 (0ULè

	)

1248 
	#GPIO_OUT_PIN28_High
 (1ULè

	)

1251 
	#GPIO_OUT_PIN27_Pos
 (27ULè

	)

1252 
	#GPIO_OUT_PIN27_Msk
 (0x1UL << 
GPIO_OUT_PIN27_Pos
è

	)

1253 
	#GPIO_OUT_PIN27_Low
 (0ULè

	)

1254 
	#GPIO_OUT_PIN27_High
 (1ULè

	)

1257 
	#GPIO_OUT_PIN26_Pos
 (26ULè

	)

1258 
	#GPIO_OUT_PIN26_Msk
 (0x1UL << 
GPIO_OUT_PIN26_Pos
è

	)

1259 
	#GPIO_OUT_PIN26_Low
 (0ULè

	)

1260 
	#GPIO_OUT_PIN26_High
 (1ULè

	)

1263 
	#GPIO_OUT_PIN25_Pos
 (25ULè

	)

1264 
	#GPIO_OUT_PIN25_Msk
 (0x1UL << 
GPIO_OUT_PIN25_Pos
è

	)

1265 
	#GPIO_OUT_PIN25_Low
 (0ULè

	)

1266 
	#GPIO_OUT_PIN25_High
 (1ULè

	)

1269 
	#GPIO_OUT_PIN24_Pos
 (24ULè

	)

1270 
	#GPIO_OUT_PIN24_Msk
 (0x1UL << 
GPIO_OUT_PIN24_Pos
è

	)

1271 
	#GPIO_OUT_PIN24_Low
 (0ULè

	)

1272 
	#GPIO_OUT_PIN24_High
 (1ULè

	)

1275 
	#GPIO_OUT_PIN23_Pos
 (23ULè

	)

1276 
	#GPIO_OUT_PIN23_Msk
 (0x1UL << 
GPIO_OUT_PIN23_Pos
è

	)

1277 
	#GPIO_OUT_PIN23_Low
 (0ULè

	)

1278 
	#GPIO_OUT_PIN23_High
 (1ULè

	)

1281 
	#GPIO_OUT_PIN22_Pos
 (22ULè

	)

1282 
	#GPIO_OUT_PIN22_Msk
 (0x1UL << 
GPIO_OUT_PIN22_Pos
è

	)

1283 
	#GPIO_OUT_PIN22_Low
 (0ULè

	)

1284 
	#GPIO_OUT_PIN22_High
 (1ULè

	)

1287 
	#GPIO_OUT_PIN21_Pos
 (21ULè

	)

1288 
	#GPIO_OUT_PIN21_Msk
 (0x1UL << 
GPIO_OUT_PIN21_Pos
è

	)

1289 
	#GPIO_OUT_PIN21_Low
 (0ULè

	)

1290 
	#GPIO_OUT_PIN21_High
 (1ULè

	)

1293 
	#GPIO_OUT_PIN20_Pos
 (20ULè

	)

1294 
	#GPIO_OUT_PIN20_Msk
 (0x1UL << 
GPIO_OUT_PIN20_Pos
è

	)

1295 
	#GPIO_OUT_PIN20_Low
 (0ULè

	)

1296 
	#GPIO_OUT_PIN20_High
 (1ULè

	)

1299 
	#GPIO_OUT_PIN19_Pos
 (19ULè

	)

1300 
	#GPIO_OUT_PIN19_Msk
 (0x1UL << 
GPIO_OUT_PIN19_Pos
è

	)

1301 
	#GPIO_OUT_PIN19_Low
 (0ULè

	)

1302 
	#GPIO_OUT_PIN19_High
 (1ULè

	)

1305 
	#GPIO_OUT_PIN18_Pos
 (18ULè

	)

1306 
	#GPIO_OUT_PIN18_Msk
 (0x1UL << 
GPIO_OUT_PIN18_Pos
è

	)

1307 
	#GPIO_OUT_PIN18_Low
 (0ULè

	)

1308 
	#GPIO_OUT_PIN18_High
 (1ULè

	)

1311 
	#GPIO_OUT_PIN17_Pos
 (17ULè

	)

1312 
	#GPIO_OUT_PIN17_Msk
 (0x1UL << 
GPIO_OUT_PIN17_Pos
è

	)

1313 
	#GPIO_OUT_PIN17_Low
 (0ULè

	)

1314 
	#GPIO_OUT_PIN17_High
 (1ULè

	)

1317 
	#GPIO_OUT_PIN16_Pos
 (16ULè

	)

1318 
	#GPIO_OUT_PIN16_Msk
 (0x1UL << 
GPIO_OUT_PIN16_Pos
è

	)

1319 
	#GPIO_OUT_PIN16_Low
 (0ULè

	)

1320 
	#GPIO_OUT_PIN16_High
 (1ULè

	)

1323 
	#GPIO_OUT_PIN15_Pos
 (15ULè

	)

1324 
	#GPIO_OUT_PIN15_Msk
 (0x1UL << 
GPIO_OUT_PIN15_Pos
è

	)

1325 
	#GPIO_OUT_PIN15_Low
 (0ULè

	)

1326 
	#GPIO_OUT_PIN15_High
 (1ULè

	)

1329 
	#GPIO_OUT_PIN14_Pos
 (14ULè

	)

1330 
	#GPIO_OUT_PIN14_Msk
 (0x1UL << 
GPIO_OUT_PIN14_Pos
è

	)

1331 
	#GPIO_OUT_PIN14_Low
 (0ULè

	)

1332 
	#GPIO_OUT_PIN14_High
 (1ULè

	)

1335 
	#GPIO_OUT_PIN13_Pos
 (13ULè

	)

1336 
	#GPIO_OUT_PIN13_Msk
 (0x1UL << 
GPIO_OUT_PIN13_Pos
è

	)

1337 
	#GPIO_OUT_PIN13_Low
 (0ULè

	)

1338 
	#GPIO_OUT_PIN13_High
 (1ULè

	)

1341 
	#GPIO_OUT_PIN12_Pos
 (12ULè

	)

1342 
	#GPIO_OUT_PIN12_Msk
 (0x1UL << 
GPIO_OUT_PIN12_Pos
è

	)

1343 
	#GPIO_OUT_PIN12_Low
 (0ULè

	)

1344 
	#GPIO_OUT_PIN12_High
 (1ULè

	)

1347 
	#GPIO_OUT_PIN11_Pos
 (11ULè

	)

1348 
	#GPIO_OUT_PIN11_Msk
 (0x1UL << 
GPIO_OUT_PIN11_Pos
è

	)

1349 
	#GPIO_OUT_PIN11_Low
 (0ULè

	)

1350 
	#GPIO_OUT_PIN11_High
 (1ULè

	)

1353 
	#GPIO_OUT_PIN10_Pos
 (10ULè

	)

1354 
	#GPIO_OUT_PIN10_Msk
 (0x1UL << 
GPIO_OUT_PIN10_Pos
è

	)

1355 
	#GPIO_OUT_PIN10_Low
 (0ULè

	)

1356 
	#GPIO_OUT_PIN10_High
 (1ULè

	)

1359 
	#GPIO_OUT_PIN9_Pos
 (9ULè

	)

1360 
	#GPIO_OUT_PIN9_Msk
 (0x1UL << 
GPIO_OUT_PIN9_Pos
è

	)

1361 
	#GPIO_OUT_PIN9_Low
 (0ULè

	)

1362 
	#GPIO_OUT_PIN9_High
 (1ULè

	)

1365 
	#GPIO_OUT_PIN8_Pos
 (8ULè

	)

1366 
	#GPIO_OUT_PIN8_Msk
 (0x1UL << 
GPIO_OUT_PIN8_Pos
è

	)

1367 
	#GPIO_OUT_PIN8_Low
 (0ULè

	)

1368 
	#GPIO_OUT_PIN8_High
 (1ULè

	)

1371 
	#GPIO_OUT_PIN7_Pos
 (7ULè

	)

1372 
	#GPIO_OUT_PIN7_Msk
 (0x1UL << 
GPIO_OUT_PIN7_Pos
è

	)

1373 
	#GPIO_OUT_PIN7_Low
 (0ULè

	)

1374 
	#GPIO_OUT_PIN7_High
 (1ULè

	)

1377 
	#GPIO_OUT_PIN6_Pos
 (6ULè

	)

1378 
	#GPIO_OUT_PIN6_Msk
 (0x1UL << 
GPIO_OUT_PIN6_Pos
è

	)

1379 
	#GPIO_OUT_PIN6_Low
 (0ULè

	)

1380 
	#GPIO_OUT_PIN6_High
 (1ULè

	)

1383 
	#GPIO_OUT_PIN5_Pos
 (5ULè

	)

1384 
	#GPIO_OUT_PIN5_Msk
 (0x1UL << 
GPIO_OUT_PIN5_Pos
è

	)

1385 
	#GPIO_OUT_PIN5_Low
 (0ULè

	)

1386 
	#GPIO_OUT_PIN5_High
 (1ULè

	)

1389 
	#GPIO_OUT_PIN4_Pos
 (4ULè

	)

1390 
	#GPIO_OUT_PIN4_Msk
 (0x1UL << 
GPIO_OUT_PIN4_Pos
è

	)

1391 
	#GPIO_OUT_PIN4_Low
 (0ULè

	)

1392 
	#GPIO_OUT_PIN4_High
 (1ULè

	)

1395 
	#GPIO_OUT_PIN3_Pos
 (3ULè

	)

1396 
	#GPIO_OUT_PIN3_Msk
 (0x1UL << 
GPIO_OUT_PIN3_Pos
è

	)

1397 
	#GPIO_OUT_PIN3_Low
 (0ULè

	)

1398 
	#GPIO_OUT_PIN3_High
 (1ULè

	)

1401 
	#GPIO_OUT_PIN2_Pos
 (2ULè

	)

1402 
	#GPIO_OUT_PIN2_Msk
 (0x1UL << 
GPIO_OUT_PIN2_Pos
è

	)

1403 
	#GPIO_OUT_PIN2_Low
 (0ULè

	)

1404 
	#GPIO_OUT_PIN2_High
 (1ULè

	)

1407 
	#GPIO_OUT_PIN1_Pos
 (1ULè

	)

1408 
	#GPIO_OUT_PIN1_Msk
 (0x1UL << 
GPIO_OUT_PIN1_Pos
è

	)

1409 
	#GPIO_OUT_PIN1_Low
 (0ULè

	)

1410 
	#GPIO_OUT_PIN1_High
 (1ULè

	)

1413 
	#GPIO_OUT_PIN0_Pos
 (0ULè

	)

1414 
	#GPIO_OUT_PIN0_Msk
 (0x1UL << 
GPIO_OUT_PIN0_Pos
è

	)

1415 
	#GPIO_OUT_PIN0_Low
 (0ULè

	)

1416 
	#GPIO_OUT_PIN0_High
 (1ULè

	)

1422 
	#GPIO_OUTSET_PIN31_Pos
 (31ULè

	)

1423 
	#GPIO_OUTSET_PIN31_Msk
 (0x1UL << 
GPIO_OUTSET_PIN31_Pos
è

	)

1424 
	#GPIO_OUTSET_PIN31_Low
 (0ULè

	)

1425 
	#GPIO_OUTSET_PIN31_High
 (1ULè

	)

1426 
	#GPIO_OUTSET_PIN31_S‘
 (1ULè

	)

1429 
	#GPIO_OUTSET_PIN30_Pos
 (30ULè

	)

1430 
	#GPIO_OUTSET_PIN30_Msk
 (0x1UL << 
GPIO_OUTSET_PIN30_Pos
è

	)

1431 
	#GPIO_OUTSET_PIN30_Low
 (0ULè

	)

1432 
	#GPIO_OUTSET_PIN30_High
 (1ULè

	)

1433 
	#GPIO_OUTSET_PIN30_S‘
 (1ULè

	)

1436 
	#GPIO_OUTSET_PIN29_Pos
 (29ULè

	)

1437 
	#GPIO_OUTSET_PIN29_Msk
 (0x1UL << 
GPIO_OUTSET_PIN29_Pos
è

	)

1438 
	#GPIO_OUTSET_PIN29_Low
 (0ULè

	)

1439 
	#GPIO_OUTSET_PIN29_High
 (1ULè

	)

1440 
	#GPIO_OUTSET_PIN29_S‘
 (1ULè

	)

1443 
	#GPIO_OUTSET_PIN28_Pos
 (28ULè

	)

1444 
	#GPIO_OUTSET_PIN28_Msk
 (0x1UL << 
GPIO_OUTSET_PIN28_Pos
è

	)

1445 
	#GPIO_OUTSET_PIN28_Low
 (0ULè

	)

1446 
	#GPIO_OUTSET_PIN28_High
 (1ULè

	)

1447 
	#GPIO_OUTSET_PIN28_S‘
 (1ULè

	)

1450 
	#GPIO_OUTSET_PIN27_Pos
 (27ULè

	)

1451 
	#GPIO_OUTSET_PIN27_Msk
 (0x1UL << 
GPIO_OUTSET_PIN27_Pos
è

	)

1452 
	#GPIO_OUTSET_PIN27_Low
 (0ULè

	)

1453 
	#GPIO_OUTSET_PIN27_High
 (1ULè

	)

1454 
	#GPIO_OUTSET_PIN27_S‘
 (1ULè

	)

1457 
	#GPIO_OUTSET_PIN26_Pos
 (26ULè

	)

1458 
	#GPIO_OUTSET_PIN26_Msk
 (0x1UL << 
GPIO_OUTSET_PIN26_Pos
è

	)

1459 
	#GPIO_OUTSET_PIN26_Low
 (0ULè

	)

1460 
	#GPIO_OUTSET_PIN26_High
 (1ULè

	)

1461 
	#GPIO_OUTSET_PIN26_S‘
 (1ULè

	)

1464 
	#GPIO_OUTSET_PIN25_Pos
 (25ULè

	)

1465 
	#GPIO_OUTSET_PIN25_Msk
 (0x1UL << 
GPIO_OUTSET_PIN25_Pos
è

	)

1466 
	#GPIO_OUTSET_PIN25_Low
 (0ULè

	)

1467 
	#GPIO_OUTSET_PIN25_High
 (1ULè

	)

1468 
	#GPIO_OUTSET_PIN25_S‘
 (1ULè

	)

1471 
	#GPIO_OUTSET_PIN24_Pos
 (24ULè

	)

1472 
	#GPIO_OUTSET_PIN24_Msk
 (0x1UL << 
GPIO_OUTSET_PIN24_Pos
è

	)

1473 
	#GPIO_OUTSET_PIN24_Low
 (0ULè

	)

1474 
	#GPIO_OUTSET_PIN24_High
 (1ULè

	)

1475 
	#GPIO_OUTSET_PIN24_S‘
 (1ULè

	)

1478 
	#GPIO_OUTSET_PIN23_Pos
 (23ULè

	)

1479 
	#GPIO_OUTSET_PIN23_Msk
 (0x1UL << 
GPIO_OUTSET_PIN23_Pos
è

	)

1480 
	#GPIO_OUTSET_PIN23_Low
 (0ULè

	)

1481 
	#GPIO_OUTSET_PIN23_High
 (1ULè

	)

1482 
	#GPIO_OUTSET_PIN23_S‘
 (1ULè

	)

1485 
	#GPIO_OUTSET_PIN22_Pos
 (22ULè

	)

1486 
	#GPIO_OUTSET_PIN22_Msk
 (0x1UL << 
GPIO_OUTSET_PIN22_Pos
è

	)

1487 
	#GPIO_OUTSET_PIN22_Low
 (0ULè

	)

1488 
	#GPIO_OUTSET_PIN22_High
 (1ULè

	)

1489 
	#GPIO_OUTSET_PIN22_S‘
 (1ULè

	)

1492 
	#GPIO_OUTSET_PIN21_Pos
 (21ULè

	)

1493 
	#GPIO_OUTSET_PIN21_Msk
 (0x1UL << 
GPIO_OUTSET_PIN21_Pos
è

	)

1494 
	#GPIO_OUTSET_PIN21_Low
 (0ULè

	)

1495 
	#GPIO_OUTSET_PIN21_High
 (1ULè

	)

1496 
	#GPIO_OUTSET_PIN21_S‘
 (1ULè

	)

1499 
	#GPIO_OUTSET_PIN20_Pos
 (20ULè

	)

1500 
	#GPIO_OUTSET_PIN20_Msk
 (0x1UL << 
GPIO_OUTSET_PIN20_Pos
è

	)

1501 
	#GPIO_OUTSET_PIN20_Low
 (0ULè

	)

1502 
	#GPIO_OUTSET_PIN20_High
 (1ULè

	)

1503 
	#GPIO_OUTSET_PIN20_S‘
 (1ULè

	)

1506 
	#GPIO_OUTSET_PIN19_Pos
 (19ULè

	)

1507 
	#GPIO_OUTSET_PIN19_Msk
 (0x1UL << 
GPIO_OUTSET_PIN19_Pos
è

	)

1508 
	#GPIO_OUTSET_PIN19_Low
 (0ULè

	)

1509 
	#GPIO_OUTSET_PIN19_High
 (1ULè

	)

1510 
	#GPIO_OUTSET_PIN19_S‘
 (1ULè

	)

1513 
	#GPIO_OUTSET_PIN18_Pos
 (18ULè

	)

1514 
	#GPIO_OUTSET_PIN18_Msk
 (0x1UL << 
GPIO_OUTSET_PIN18_Pos
è

	)

1515 
	#GPIO_OUTSET_PIN18_Low
 (0ULè

	)

1516 
	#GPIO_OUTSET_PIN18_High
 (1ULè

	)

1517 
	#GPIO_OUTSET_PIN18_S‘
 (1ULè

	)

1520 
	#GPIO_OUTSET_PIN17_Pos
 (17ULè

	)

1521 
	#GPIO_OUTSET_PIN17_Msk
 (0x1UL << 
GPIO_OUTSET_PIN17_Pos
è

	)

1522 
	#GPIO_OUTSET_PIN17_Low
 (0ULè

	)

1523 
	#GPIO_OUTSET_PIN17_High
 (1ULè

	)

1524 
	#GPIO_OUTSET_PIN17_S‘
 (1ULè

	)

1527 
	#GPIO_OUTSET_PIN16_Pos
 (16ULè

	)

1528 
	#GPIO_OUTSET_PIN16_Msk
 (0x1UL << 
GPIO_OUTSET_PIN16_Pos
è

	)

1529 
	#GPIO_OUTSET_PIN16_Low
 (0ULè

	)

1530 
	#GPIO_OUTSET_PIN16_High
 (1ULè

	)

1531 
	#GPIO_OUTSET_PIN16_S‘
 (1ULè

	)

1534 
	#GPIO_OUTSET_PIN15_Pos
 (15ULè

	)

1535 
	#GPIO_OUTSET_PIN15_Msk
 (0x1UL << 
GPIO_OUTSET_PIN15_Pos
è

	)

1536 
	#GPIO_OUTSET_PIN15_Low
 (0ULè

	)

1537 
	#GPIO_OUTSET_PIN15_High
 (1ULè

	)

1538 
	#GPIO_OUTSET_PIN15_S‘
 (1ULè

	)

1541 
	#GPIO_OUTSET_PIN14_Pos
 (14ULè

	)

1542 
	#GPIO_OUTSET_PIN14_Msk
 (0x1UL << 
GPIO_OUTSET_PIN14_Pos
è

	)

1543 
	#GPIO_OUTSET_PIN14_Low
 (0ULè

	)

1544 
	#GPIO_OUTSET_PIN14_High
 (1ULè

	)

1545 
	#GPIO_OUTSET_PIN14_S‘
 (1ULè

	)

1548 
	#GPIO_OUTSET_PIN13_Pos
 (13ULè

	)

1549 
	#GPIO_OUTSET_PIN13_Msk
 (0x1UL << 
GPIO_OUTSET_PIN13_Pos
è

	)

1550 
	#GPIO_OUTSET_PIN13_Low
 (0ULè

	)

1551 
	#GPIO_OUTSET_PIN13_High
 (1ULè

	)

1552 
	#GPIO_OUTSET_PIN13_S‘
 (1ULè

	)

1555 
	#GPIO_OUTSET_PIN12_Pos
 (12ULè

	)

1556 
	#GPIO_OUTSET_PIN12_Msk
 (0x1UL << 
GPIO_OUTSET_PIN12_Pos
è

	)

1557 
	#GPIO_OUTSET_PIN12_Low
 (0ULè

	)

1558 
	#GPIO_OUTSET_PIN12_High
 (1ULè

	)

1559 
	#GPIO_OUTSET_PIN12_S‘
 (1ULè

	)

1562 
	#GPIO_OUTSET_PIN11_Pos
 (11ULè

	)

1563 
	#GPIO_OUTSET_PIN11_Msk
 (0x1UL << 
GPIO_OUTSET_PIN11_Pos
è

	)

1564 
	#GPIO_OUTSET_PIN11_Low
 (0ULè

	)

1565 
	#GPIO_OUTSET_PIN11_High
 (1ULè

	)

1566 
	#GPIO_OUTSET_PIN11_S‘
 (1ULè

	)

1569 
	#GPIO_OUTSET_PIN10_Pos
 (10ULè

	)

1570 
	#GPIO_OUTSET_PIN10_Msk
 (0x1UL << 
GPIO_OUTSET_PIN10_Pos
è

	)

1571 
	#GPIO_OUTSET_PIN10_Low
 (0ULè

	)

1572 
	#GPIO_OUTSET_PIN10_High
 (1ULè

	)

1573 
	#GPIO_OUTSET_PIN10_S‘
 (1ULè

	)

1576 
	#GPIO_OUTSET_PIN9_Pos
 (9ULè

	)

1577 
	#GPIO_OUTSET_PIN9_Msk
 (0x1UL << 
GPIO_OUTSET_PIN9_Pos
è

	)

1578 
	#GPIO_OUTSET_PIN9_Low
 (0ULè

	)

1579 
	#GPIO_OUTSET_PIN9_High
 (1ULè

	)

1580 
	#GPIO_OUTSET_PIN9_S‘
 (1ULè

	)

1583 
	#GPIO_OUTSET_PIN8_Pos
 (8ULè

	)

1584 
	#GPIO_OUTSET_PIN8_Msk
 (0x1UL << 
GPIO_OUTSET_PIN8_Pos
è

	)

1585 
	#GPIO_OUTSET_PIN8_Low
 (0ULè

	)

1586 
	#GPIO_OUTSET_PIN8_High
 (1ULè

	)

1587 
	#GPIO_OUTSET_PIN8_S‘
 (1ULè

	)

1590 
	#GPIO_OUTSET_PIN7_Pos
 (7ULè

	)

1591 
	#GPIO_OUTSET_PIN7_Msk
 (0x1UL << 
GPIO_OUTSET_PIN7_Pos
è

	)

1592 
	#GPIO_OUTSET_PIN7_Low
 (0ULè

	)

1593 
	#GPIO_OUTSET_PIN7_High
 (1ULè

	)

1594 
	#GPIO_OUTSET_PIN7_S‘
 (1ULè

	)

1597 
	#GPIO_OUTSET_PIN6_Pos
 (6ULè

	)

1598 
	#GPIO_OUTSET_PIN6_Msk
 (0x1UL << 
GPIO_OUTSET_PIN6_Pos
è

	)

1599 
	#GPIO_OUTSET_PIN6_Low
 (0ULè

	)

1600 
	#GPIO_OUTSET_PIN6_High
 (1ULè

	)

1601 
	#GPIO_OUTSET_PIN6_S‘
 (1ULè

	)

1604 
	#GPIO_OUTSET_PIN5_Pos
 (5ULè

	)

1605 
	#GPIO_OUTSET_PIN5_Msk
 (0x1UL << 
GPIO_OUTSET_PIN5_Pos
è

	)

1606 
	#GPIO_OUTSET_PIN5_Low
 (0ULè

	)

1607 
	#GPIO_OUTSET_PIN5_High
 (1ULè

	)

1608 
	#GPIO_OUTSET_PIN5_S‘
 (1ULè

	)

1611 
	#GPIO_OUTSET_PIN4_Pos
 (4ULè

	)

1612 
	#GPIO_OUTSET_PIN4_Msk
 (0x1UL << 
GPIO_OUTSET_PIN4_Pos
è

	)

1613 
	#GPIO_OUTSET_PIN4_Low
 (0ULè

	)

1614 
	#GPIO_OUTSET_PIN4_High
 (1ULè

	)

1615 
	#GPIO_OUTSET_PIN4_S‘
 (1ULè

	)

1618 
	#GPIO_OUTSET_PIN3_Pos
 (3ULè

	)

1619 
	#GPIO_OUTSET_PIN3_Msk
 (0x1UL << 
GPIO_OUTSET_PIN3_Pos
è

	)

1620 
	#GPIO_OUTSET_PIN3_Low
 (0ULè

	)

1621 
	#GPIO_OUTSET_PIN3_High
 (1ULè

	)

1622 
	#GPIO_OUTSET_PIN3_S‘
 (1ULè

	)

1625 
	#GPIO_OUTSET_PIN2_Pos
 (2ULè

	)

1626 
	#GPIO_OUTSET_PIN2_Msk
 (0x1UL << 
GPIO_OUTSET_PIN2_Pos
è

	)

1627 
	#GPIO_OUTSET_PIN2_Low
 (0ULè

	)

1628 
	#GPIO_OUTSET_PIN2_High
 (1ULè

	)

1629 
	#GPIO_OUTSET_PIN2_S‘
 (1ULè

	)

1632 
	#GPIO_OUTSET_PIN1_Pos
 (1ULè

	)

1633 
	#GPIO_OUTSET_PIN1_Msk
 (0x1UL << 
GPIO_OUTSET_PIN1_Pos
è

	)

1634 
	#GPIO_OUTSET_PIN1_Low
 (0ULè

	)

1635 
	#GPIO_OUTSET_PIN1_High
 (1ULè

	)

1636 
	#GPIO_OUTSET_PIN1_S‘
 (1ULè

	)

1639 
	#GPIO_OUTSET_PIN0_Pos
 (0ULè

	)

1640 
	#GPIO_OUTSET_PIN0_Msk
 (0x1UL << 
GPIO_OUTSET_PIN0_Pos
è

	)

1641 
	#GPIO_OUTSET_PIN0_Low
 (0ULè

	)

1642 
	#GPIO_OUTSET_PIN0_High
 (1ULè

	)

1643 
	#GPIO_OUTSET_PIN0_S‘
 (1ULè

	)

1649 
	#GPIO_OUTCLR_PIN31_Pos
 (31ULè

	)

1650 
	#GPIO_OUTCLR_PIN31_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN31_Pos
è

	)

1651 
	#GPIO_OUTCLR_PIN31_Low
 (0ULè

	)

1652 
	#GPIO_OUTCLR_PIN31_High
 (1ULè

	)

1653 
	#GPIO_OUTCLR_PIN31_CË¬
 (1ULè

	)

1656 
	#GPIO_OUTCLR_PIN30_Pos
 (30ULè

	)

1657 
	#GPIO_OUTCLR_PIN30_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN30_Pos
è

	)

1658 
	#GPIO_OUTCLR_PIN30_Low
 (0ULè

	)

1659 
	#GPIO_OUTCLR_PIN30_High
 (1ULè

	)

1660 
	#GPIO_OUTCLR_PIN30_CË¬
 (1ULè

	)

1663 
	#GPIO_OUTCLR_PIN29_Pos
 (29ULè

	)

1664 
	#GPIO_OUTCLR_PIN29_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN29_Pos
è

	)

1665 
	#GPIO_OUTCLR_PIN29_Low
 (0ULè

	)

1666 
	#GPIO_OUTCLR_PIN29_High
 (1ULè

	)

1667 
	#GPIO_OUTCLR_PIN29_CË¬
 (1ULè

	)

1670 
	#GPIO_OUTCLR_PIN28_Pos
 (28ULè

	)

1671 
	#GPIO_OUTCLR_PIN28_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN28_Pos
è

	)

1672 
	#GPIO_OUTCLR_PIN28_Low
 (0ULè

	)

1673 
	#GPIO_OUTCLR_PIN28_High
 (1ULè

	)

1674 
	#GPIO_OUTCLR_PIN28_CË¬
 (1ULè

	)

1677 
	#GPIO_OUTCLR_PIN27_Pos
 (27ULè

	)

1678 
	#GPIO_OUTCLR_PIN27_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN27_Pos
è

	)

1679 
	#GPIO_OUTCLR_PIN27_Low
 (0ULè

	)

1680 
	#GPIO_OUTCLR_PIN27_High
 (1ULè

	)

1681 
	#GPIO_OUTCLR_PIN27_CË¬
 (1ULè

	)

1684 
	#GPIO_OUTCLR_PIN26_Pos
 (26ULè

	)

1685 
	#GPIO_OUTCLR_PIN26_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN26_Pos
è

	)

1686 
	#GPIO_OUTCLR_PIN26_Low
 (0ULè

	)

1687 
	#GPIO_OUTCLR_PIN26_High
 (1ULè

	)

1688 
	#GPIO_OUTCLR_PIN26_CË¬
 (1ULè

	)

1691 
	#GPIO_OUTCLR_PIN25_Pos
 (25ULè

	)

1692 
	#GPIO_OUTCLR_PIN25_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN25_Pos
è

	)

1693 
	#GPIO_OUTCLR_PIN25_Low
 (0ULè

	)

1694 
	#GPIO_OUTCLR_PIN25_High
 (1ULè

	)

1695 
	#GPIO_OUTCLR_PIN25_CË¬
 (1ULè

	)

1698 
	#GPIO_OUTCLR_PIN24_Pos
 (24ULè

	)

1699 
	#GPIO_OUTCLR_PIN24_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN24_Pos
è

	)

1700 
	#GPIO_OUTCLR_PIN24_Low
 (0ULè

	)

1701 
	#GPIO_OUTCLR_PIN24_High
 (1ULè

	)

1702 
	#GPIO_OUTCLR_PIN24_CË¬
 (1ULè

	)

1705 
	#GPIO_OUTCLR_PIN23_Pos
 (23ULè

	)

1706 
	#GPIO_OUTCLR_PIN23_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN23_Pos
è

	)

1707 
	#GPIO_OUTCLR_PIN23_Low
 (0ULè

	)

1708 
	#GPIO_OUTCLR_PIN23_High
 (1ULè

	)

1709 
	#GPIO_OUTCLR_PIN23_CË¬
 (1ULè

	)

1712 
	#GPIO_OUTCLR_PIN22_Pos
 (22ULè

	)

1713 
	#GPIO_OUTCLR_PIN22_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN22_Pos
è

	)

1714 
	#GPIO_OUTCLR_PIN22_Low
 (0ULè

	)

1715 
	#GPIO_OUTCLR_PIN22_High
 (1ULè

	)

1716 
	#GPIO_OUTCLR_PIN22_CË¬
 (1ULè

	)

1719 
	#GPIO_OUTCLR_PIN21_Pos
 (21ULè

	)

1720 
	#GPIO_OUTCLR_PIN21_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN21_Pos
è

	)

1721 
	#GPIO_OUTCLR_PIN21_Low
 (0ULè

	)

1722 
	#GPIO_OUTCLR_PIN21_High
 (1ULè

	)

1723 
	#GPIO_OUTCLR_PIN21_CË¬
 (1ULè

	)

1726 
	#GPIO_OUTCLR_PIN20_Pos
 (20ULè

	)

1727 
	#GPIO_OUTCLR_PIN20_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN20_Pos
è

	)

1728 
	#GPIO_OUTCLR_PIN20_Low
 (0ULè

	)

1729 
	#GPIO_OUTCLR_PIN20_High
 (1ULè

	)

1730 
	#GPIO_OUTCLR_PIN20_CË¬
 (1ULè

	)

1733 
	#GPIO_OUTCLR_PIN19_Pos
 (19ULè

	)

1734 
	#GPIO_OUTCLR_PIN19_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN19_Pos
è

	)

1735 
	#GPIO_OUTCLR_PIN19_Low
 (0ULè

	)

1736 
	#GPIO_OUTCLR_PIN19_High
 (1ULè

	)

1737 
	#GPIO_OUTCLR_PIN19_CË¬
 (1ULè

	)

1740 
	#GPIO_OUTCLR_PIN18_Pos
 (18ULè

	)

1741 
	#GPIO_OUTCLR_PIN18_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN18_Pos
è

	)

1742 
	#GPIO_OUTCLR_PIN18_Low
 (0ULè

	)

1743 
	#GPIO_OUTCLR_PIN18_High
 (1ULè

	)

1744 
	#GPIO_OUTCLR_PIN18_CË¬
 (1ULè

	)

1747 
	#GPIO_OUTCLR_PIN17_Pos
 (17ULè

	)

1748 
	#GPIO_OUTCLR_PIN17_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN17_Pos
è

	)

1749 
	#GPIO_OUTCLR_PIN17_Low
 (0ULè

	)

1750 
	#GPIO_OUTCLR_PIN17_High
 (1ULè

	)

1751 
	#GPIO_OUTCLR_PIN17_CË¬
 (1ULè

	)

1754 
	#GPIO_OUTCLR_PIN16_Pos
 (16ULè

	)

1755 
	#GPIO_OUTCLR_PIN16_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN16_Pos
è

	)

1756 
	#GPIO_OUTCLR_PIN16_Low
 (0ULè

	)

1757 
	#GPIO_OUTCLR_PIN16_High
 (1ULè

	)

1758 
	#GPIO_OUTCLR_PIN16_CË¬
 (1ULè

	)

1761 
	#GPIO_OUTCLR_PIN15_Pos
 (15ULè

	)

1762 
	#GPIO_OUTCLR_PIN15_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN15_Pos
è

	)

1763 
	#GPIO_OUTCLR_PIN15_Low
 (0ULè

	)

1764 
	#GPIO_OUTCLR_PIN15_High
 (1ULè

	)

1765 
	#GPIO_OUTCLR_PIN15_CË¬
 (1ULè

	)

1768 
	#GPIO_OUTCLR_PIN14_Pos
 (14ULè

	)

1769 
	#GPIO_OUTCLR_PIN14_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN14_Pos
è

	)

1770 
	#GPIO_OUTCLR_PIN14_Low
 (0ULè

	)

1771 
	#GPIO_OUTCLR_PIN14_High
 (1ULè

	)

1772 
	#GPIO_OUTCLR_PIN14_CË¬
 (1ULè

	)

1775 
	#GPIO_OUTCLR_PIN13_Pos
 (13ULè

	)

1776 
	#GPIO_OUTCLR_PIN13_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN13_Pos
è

	)

1777 
	#GPIO_OUTCLR_PIN13_Low
 (0ULè

	)

1778 
	#GPIO_OUTCLR_PIN13_High
 (1ULè

	)

1779 
	#GPIO_OUTCLR_PIN13_CË¬
 (1ULè

	)

1782 
	#GPIO_OUTCLR_PIN12_Pos
 (12ULè

	)

1783 
	#GPIO_OUTCLR_PIN12_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN12_Pos
è

	)

1784 
	#GPIO_OUTCLR_PIN12_Low
 (0ULè

	)

1785 
	#GPIO_OUTCLR_PIN12_High
 (1ULè

	)

1786 
	#GPIO_OUTCLR_PIN12_CË¬
 (1ULè

	)

1789 
	#GPIO_OUTCLR_PIN11_Pos
 (11ULè

	)

1790 
	#GPIO_OUTCLR_PIN11_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN11_Pos
è

	)

1791 
	#GPIO_OUTCLR_PIN11_Low
 (0ULè

	)

1792 
	#GPIO_OUTCLR_PIN11_High
 (1ULè

	)

1793 
	#GPIO_OUTCLR_PIN11_CË¬
 (1ULè

	)

1796 
	#GPIO_OUTCLR_PIN10_Pos
 (10ULè

	)

1797 
	#GPIO_OUTCLR_PIN10_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN10_Pos
è

	)

1798 
	#GPIO_OUTCLR_PIN10_Low
 (0ULè

	)

1799 
	#GPIO_OUTCLR_PIN10_High
 (1ULè

	)

1800 
	#GPIO_OUTCLR_PIN10_CË¬
 (1ULè

	)

1803 
	#GPIO_OUTCLR_PIN9_Pos
 (9ULè

	)

1804 
	#GPIO_OUTCLR_PIN9_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN9_Pos
è

	)

1805 
	#GPIO_OUTCLR_PIN9_Low
 (0ULè

	)

1806 
	#GPIO_OUTCLR_PIN9_High
 (1ULè

	)

1807 
	#GPIO_OUTCLR_PIN9_CË¬
 (1ULè

	)

1810 
	#GPIO_OUTCLR_PIN8_Pos
 (8ULè

	)

1811 
	#GPIO_OUTCLR_PIN8_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN8_Pos
è

	)

1812 
	#GPIO_OUTCLR_PIN8_Low
 (0ULè

	)

1813 
	#GPIO_OUTCLR_PIN8_High
 (1ULè

	)

1814 
	#GPIO_OUTCLR_PIN8_CË¬
 (1ULè

	)

1817 
	#GPIO_OUTCLR_PIN7_Pos
 (7ULè

	)

1818 
	#GPIO_OUTCLR_PIN7_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN7_Pos
è

	)

1819 
	#GPIO_OUTCLR_PIN7_Low
 (0ULè

	)

1820 
	#GPIO_OUTCLR_PIN7_High
 (1ULè

	)

1821 
	#GPIO_OUTCLR_PIN7_CË¬
 (1ULè

	)

1824 
	#GPIO_OUTCLR_PIN6_Pos
 (6ULè

	)

1825 
	#GPIO_OUTCLR_PIN6_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN6_Pos
è

	)

1826 
	#GPIO_OUTCLR_PIN6_Low
 (0ULè

	)

1827 
	#GPIO_OUTCLR_PIN6_High
 (1ULè

	)

1828 
	#GPIO_OUTCLR_PIN6_CË¬
 (1ULè

	)

1831 
	#GPIO_OUTCLR_PIN5_Pos
 (5ULè

	)

1832 
	#GPIO_OUTCLR_PIN5_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN5_Pos
è

	)

1833 
	#GPIO_OUTCLR_PIN5_Low
 (0ULè

	)

1834 
	#GPIO_OUTCLR_PIN5_High
 (1ULè

	)

1835 
	#GPIO_OUTCLR_PIN5_CË¬
 (1ULè

	)

1838 
	#GPIO_OUTCLR_PIN4_Pos
 (4ULè

	)

1839 
	#GPIO_OUTCLR_PIN4_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN4_Pos
è

	)

1840 
	#GPIO_OUTCLR_PIN4_Low
 (0ULè

	)

1841 
	#GPIO_OUTCLR_PIN4_High
 (1ULè

	)

1842 
	#GPIO_OUTCLR_PIN4_CË¬
 (1ULè

	)

1845 
	#GPIO_OUTCLR_PIN3_Pos
 (3ULè

	)

1846 
	#GPIO_OUTCLR_PIN3_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN3_Pos
è

	)

1847 
	#GPIO_OUTCLR_PIN3_Low
 (0ULè

	)

1848 
	#GPIO_OUTCLR_PIN3_High
 (1ULè

	)

1849 
	#GPIO_OUTCLR_PIN3_CË¬
 (1ULè

	)

1852 
	#GPIO_OUTCLR_PIN2_Pos
 (2ULè

	)

1853 
	#GPIO_OUTCLR_PIN2_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN2_Pos
è

	)

1854 
	#GPIO_OUTCLR_PIN2_Low
 (0ULè

	)

1855 
	#GPIO_OUTCLR_PIN2_High
 (1ULè

	)

1856 
	#GPIO_OUTCLR_PIN2_CË¬
 (1ULè

	)

1859 
	#GPIO_OUTCLR_PIN1_Pos
 (1ULè

	)

1860 
	#GPIO_OUTCLR_PIN1_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN1_Pos
è

	)

1861 
	#GPIO_OUTCLR_PIN1_Low
 (0ULè

	)

1862 
	#GPIO_OUTCLR_PIN1_High
 (1ULè

	)

1863 
	#GPIO_OUTCLR_PIN1_CË¬
 (1ULè

	)

1866 
	#GPIO_OUTCLR_PIN0_Pos
 (0ULè

	)

1867 
	#GPIO_OUTCLR_PIN0_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN0_Pos
è

	)

1868 
	#GPIO_OUTCLR_PIN0_Low
 (0ULè

	)

1869 
	#GPIO_OUTCLR_PIN0_High
 (1ULè

	)

1870 
	#GPIO_OUTCLR_PIN0_CË¬
 (1ULè

	)

1876 
	#GPIO_IN_PIN31_Pos
 (31ULè

	)

1877 
	#GPIO_IN_PIN31_Msk
 (0x1UL << 
GPIO_IN_PIN31_Pos
è

	)

1878 
	#GPIO_IN_PIN31_Low
 (0ULè

	)

1879 
	#GPIO_IN_PIN31_High
 (1ULè

	)

1882 
	#GPIO_IN_PIN30_Pos
 (30ULè

	)

1883 
	#GPIO_IN_PIN30_Msk
 (0x1UL << 
GPIO_IN_PIN30_Pos
è

	)

1884 
	#GPIO_IN_PIN30_Low
 (0ULè

	)

1885 
	#GPIO_IN_PIN30_High
 (1ULè

	)

1888 
	#GPIO_IN_PIN29_Pos
 (29ULè

	)

1889 
	#GPIO_IN_PIN29_Msk
 (0x1UL << 
GPIO_IN_PIN29_Pos
è

	)

1890 
	#GPIO_IN_PIN29_Low
 (0ULè

	)

1891 
	#GPIO_IN_PIN29_High
 (1ULè

	)

1894 
	#GPIO_IN_PIN28_Pos
 (28ULè

	)

1895 
	#GPIO_IN_PIN28_Msk
 (0x1UL << 
GPIO_IN_PIN28_Pos
è

	)

1896 
	#GPIO_IN_PIN28_Low
 (0ULè

	)

1897 
	#GPIO_IN_PIN28_High
 (1ULè

	)

1900 
	#GPIO_IN_PIN27_Pos
 (27ULè

	)

1901 
	#GPIO_IN_PIN27_Msk
 (0x1UL << 
GPIO_IN_PIN27_Pos
è

	)

1902 
	#GPIO_IN_PIN27_Low
 (0ULè

	)

1903 
	#GPIO_IN_PIN27_High
 (1ULè

	)

1906 
	#GPIO_IN_PIN26_Pos
 (26ULè

	)

1907 
	#GPIO_IN_PIN26_Msk
 (0x1UL << 
GPIO_IN_PIN26_Pos
è

	)

1908 
	#GPIO_IN_PIN26_Low
 (0ULè

	)

1909 
	#GPIO_IN_PIN26_High
 (1ULè

	)

1912 
	#GPIO_IN_PIN25_Pos
 (25ULè

	)

1913 
	#GPIO_IN_PIN25_Msk
 (0x1UL << 
GPIO_IN_PIN25_Pos
è

	)

1914 
	#GPIO_IN_PIN25_Low
 (0ULè

	)

1915 
	#GPIO_IN_PIN25_High
 (1ULè

	)

1918 
	#GPIO_IN_PIN24_Pos
 (24ULè

	)

1919 
	#GPIO_IN_PIN24_Msk
 (0x1UL << 
GPIO_IN_PIN24_Pos
è

	)

1920 
	#GPIO_IN_PIN24_Low
 (0ULè

	)

1921 
	#GPIO_IN_PIN24_High
 (1ULè

	)

1924 
	#GPIO_IN_PIN23_Pos
 (23ULè

	)

1925 
	#GPIO_IN_PIN23_Msk
 (0x1UL << 
GPIO_IN_PIN23_Pos
è

	)

1926 
	#GPIO_IN_PIN23_Low
 (0ULè

	)

1927 
	#GPIO_IN_PIN23_High
 (1ULè

	)

1930 
	#GPIO_IN_PIN22_Pos
 (22ULè

	)

1931 
	#GPIO_IN_PIN22_Msk
 (0x1UL << 
GPIO_IN_PIN22_Pos
è

	)

1932 
	#GPIO_IN_PIN22_Low
 (0ULè

	)

1933 
	#GPIO_IN_PIN22_High
 (1ULè

	)

1936 
	#GPIO_IN_PIN21_Pos
 (21ULè

	)

1937 
	#GPIO_IN_PIN21_Msk
 (0x1UL << 
GPIO_IN_PIN21_Pos
è

	)

1938 
	#GPIO_IN_PIN21_Low
 (0ULè

	)

1939 
	#GPIO_IN_PIN21_High
 (1ULè

	)

1942 
	#GPIO_IN_PIN20_Pos
 (20ULè

	)

1943 
	#GPIO_IN_PIN20_Msk
 (0x1UL << 
GPIO_IN_PIN20_Pos
è

	)

1944 
	#GPIO_IN_PIN20_Low
 (0ULè

	)

1945 
	#GPIO_IN_PIN20_High
 (1ULè

	)

1948 
	#GPIO_IN_PIN19_Pos
 (19ULè

	)

1949 
	#GPIO_IN_PIN19_Msk
 (0x1UL << 
GPIO_IN_PIN19_Pos
è

	)

1950 
	#GPIO_IN_PIN19_Low
 (0ULè

	)

1951 
	#GPIO_IN_PIN19_High
 (1ULè

	)

1954 
	#GPIO_IN_PIN18_Pos
 (18ULè

	)

1955 
	#GPIO_IN_PIN18_Msk
 (0x1UL << 
GPIO_IN_PIN18_Pos
è

	)

1956 
	#GPIO_IN_PIN18_Low
 (0ULè

	)

1957 
	#GPIO_IN_PIN18_High
 (1ULè

	)

1960 
	#GPIO_IN_PIN17_Pos
 (17ULè

	)

1961 
	#GPIO_IN_PIN17_Msk
 (0x1UL << 
GPIO_IN_PIN17_Pos
è

	)

1962 
	#GPIO_IN_PIN17_Low
 (0ULè

	)

1963 
	#GPIO_IN_PIN17_High
 (1ULè

	)

1966 
	#GPIO_IN_PIN16_Pos
 (16ULè

	)

1967 
	#GPIO_IN_PIN16_Msk
 (0x1UL << 
GPIO_IN_PIN16_Pos
è

	)

1968 
	#GPIO_IN_PIN16_Low
 (0ULè

	)

1969 
	#GPIO_IN_PIN16_High
 (1ULè

	)

1972 
	#GPIO_IN_PIN15_Pos
 (15ULè

	)

1973 
	#GPIO_IN_PIN15_Msk
 (0x1UL << 
GPIO_IN_PIN15_Pos
è

	)

1974 
	#GPIO_IN_PIN15_Low
 (0ULè

	)

1975 
	#GPIO_IN_PIN15_High
 (1ULè

	)

1978 
	#GPIO_IN_PIN14_Pos
 (14ULè

	)

1979 
	#GPIO_IN_PIN14_Msk
 (0x1UL << 
GPIO_IN_PIN14_Pos
è

	)

1980 
	#GPIO_IN_PIN14_Low
 (0ULè

	)

1981 
	#GPIO_IN_PIN14_High
 (1ULè

	)

1984 
	#GPIO_IN_PIN13_Pos
 (13ULè

	)

1985 
	#GPIO_IN_PIN13_Msk
 (0x1UL << 
GPIO_IN_PIN13_Pos
è

	)

1986 
	#GPIO_IN_PIN13_Low
 (0ULè

	)

1987 
	#GPIO_IN_PIN13_High
 (1ULè

	)

1990 
	#GPIO_IN_PIN12_Pos
 (12ULè

	)

1991 
	#GPIO_IN_PIN12_Msk
 (0x1UL << 
GPIO_IN_PIN12_Pos
è

	)

1992 
	#GPIO_IN_PIN12_Low
 (0ULè

	)

1993 
	#GPIO_IN_PIN12_High
 (1ULè

	)

1996 
	#GPIO_IN_PIN11_Pos
 (11ULè

	)

1997 
	#GPIO_IN_PIN11_Msk
 (0x1UL << 
GPIO_IN_PIN11_Pos
è

	)

1998 
	#GPIO_IN_PIN11_Low
 (0ULè

	)

1999 
	#GPIO_IN_PIN11_High
 (1ULè

	)

2002 
	#GPIO_IN_PIN10_Pos
 (10ULè

	)

2003 
	#GPIO_IN_PIN10_Msk
 (0x1UL << 
GPIO_IN_PIN10_Pos
è

	)

2004 
	#GPIO_IN_PIN10_Low
 (0ULè

	)

2005 
	#GPIO_IN_PIN10_High
 (1ULè

	)

2008 
	#GPIO_IN_PIN9_Pos
 (9ULè

	)

2009 
	#GPIO_IN_PIN9_Msk
 (0x1UL << 
GPIO_IN_PIN9_Pos
è

	)

2010 
	#GPIO_IN_PIN9_Low
 (0ULè

	)

2011 
	#GPIO_IN_PIN9_High
 (1ULè

	)

2014 
	#GPIO_IN_PIN8_Pos
 (8ULè

	)

2015 
	#GPIO_IN_PIN8_Msk
 (0x1UL << 
GPIO_IN_PIN8_Pos
è

	)

2016 
	#GPIO_IN_PIN8_Low
 (0ULè

	)

2017 
	#GPIO_IN_PIN8_High
 (1ULè

	)

2020 
	#GPIO_IN_PIN7_Pos
 (7ULè

	)

2021 
	#GPIO_IN_PIN7_Msk
 (0x1UL << 
GPIO_IN_PIN7_Pos
è

	)

2022 
	#GPIO_IN_PIN7_Low
 (0ULè

	)

2023 
	#GPIO_IN_PIN7_High
 (1ULè

	)

2026 
	#GPIO_IN_PIN6_Pos
 (6ULè

	)

2027 
	#GPIO_IN_PIN6_Msk
 (0x1UL << 
GPIO_IN_PIN6_Pos
è

	)

2028 
	#GPIO_IN_PIN6_Low
 (0ULè

	)

2029 
	#GPIO_IN_PIN6_High
 (1ULè

	)

2032 
	#GPIO_IN_PIN5_Pos
 (5ULè

	)

2033 
	#GPIO_IN_PIN5_Msk
 (0x1UL << 
GPIO_IN_PIN5_Pos
è

	)

2034 
	#GPIO_IN_PIN5_Low
 (0ULè

	)

2035 
	#GPIO_IN_PIN5_High
 (1ULè

	)

2038 
	#GPIO_IN_PIN4_Pos
 (4ULè

	)

2039 
	#GPIO_IN_PIN4_Msk
 (0x1UL << 
GPIO_IN_PIN4_Pos
è

	)

2040 
	#GPIO_IN_PIN4_Low
 (0ULè

	)

2041 
	#GPIO_IN_PIN4_High
 (1ULè

	)

2044 
	#GPIO_IN_PIN3_Pos
 (3ULè

	)

2045 
	#GPIO_IN_PIN3_Msk
 (0x1UL << 
GPIO_IN_PIN3_Pos
è

	)

2046 
	#GPIO_IN_PIN3_Low
 (0ULè

	)

2047 
	#GPIO_IN_PIN3_High
 (1ULè

	)

2050 
	#GPIO_IN_PIN2_Pos
 (2ULè

	)

2051 
	#GPIO_IN_PIN2_Msk
 (0x1UL << 
GPIO_IN_PIN2_Pos
è

	)

2052 
	#GPIO_IN_PIN2_Low
 (0ULè

	)

2053 
	#GPIO_IN_PIN2_High
 (1ULè

	)

2056 
	#GPIO_IN_PIN1_Pos
 (1ULè

	)

2057 
	#GPIO_IN_PIN1_Msk
 (0x1UL << 
GPIO_IN_PIN1_Pos
è

	)

2058 
	#GPIO_IN_PIN1_Low
 (0ULè

	)

2059 
	#GPIO_IN_PIN1_High
 (1ULè

	)

2062 
	#GPIO_IN_PIN0_Pos
 (0ULè

	)

2063 
	#GPIO_IN_PIN0_Msk
 (0x1UL << 
GPIO_IN_PIN0_Pos
è

	)

2064 
	#GPIO_IN_PIN0_Low
 (0ULè

	)

2065 
	#GPIO_IN_PIN0_High
 (1ULè

	)

2071 
	#GPIO_DIR_PIN31_Pos
 (31ULè

	)

2072 
	#GPIO_DIR_PIN31_Msk
 (0x1UL << 
GPIO_DIR_PIN31_Pos
è

	)

2073 
	#GPIO_DIR_PIN31_IÅut
 (0ULè

	)

2074 
	#GPIO_DIR_PIN31_Ouut
 (1ULè

	)

2077 
	#GPIO_DIR_PIN30_Pos
 (30ULè

	)

2078 
	#GPIO_DIR_PIN30_Msk
 (0x1UL << 
GPIO_DIR_PIN30_Pos
è

	)

2079 
	#GPIO_DIR_PIN30_IÅut
 (0ULè

	)

2080 
	#GPIO_DIR_PIN30_Ouut
 (1ULè

	)

2083 
	#GPIO_DIR_PIN29_Pos
 (29ULè

	)

2084 
	#GPIO_DIR_PIN29_Msk
 (0x1UL << 
GPIO_DIR_PIN29_Pos
è

	)

2085 
	#GPIO_DIR_PIN29_IÅut
 (0ULè

	)

2086 
	#GPIO_DIR_PIN29_Ouut
 (1ULè

	)

2089 
	#GPIO_DIR_PIN28_Pos
 (28ULè

	)

2090 
	#GPIO_DIR_PIN28_Msk
 (0x1UL << 
GPIO_DIR_PIN28_Pos
è

	)

2091 
	#GPIO_DIR_PIN28_IÅut
 (0ULè

	)

2092 
	#GPIO_DIR_PIN28_Ouut
 (1ULè

	)

2095 
	#GPIO_DIR_PIN27_Pos
 (27ULè

	)

2096 
	#GPIO_DIR_PIN27_Msk
 (0x1UL << 
GPIO_DIR_PIN27_Pos
è

	)

2097 
	#GPIO_DIR_PIN27_IÅut
 (0ULè

	)

2098 
	#GPIO_DIR_PIN27_Ouut
 (1ULè

	)

2101 
	#GPIO_DIR_PIN26_Pos
 (26ULè

	)

2102 
	#GPIO_DIR_PIN26_Msk
 (0x1UL << 
GPIO_DIR_PIN26_Pos
è

	)

2103 
	#GPIO_DIR_PIN26_IÅut
 (0ULè

	)

2104 
	#GPIO_DIR_PIN26_Ouut
 (1ULè

	)

2107 
	#GPIO_DIR_PIN25_Pos
 (25ULè

	)

2108 
	#GPIO_DIR_PIN25_Msk
 (0x1UL << 
GPIO_DIR_PIN25_Pos
è

	)

2109 
	#GPIO_DIR_PIN25_IÅut
 (0ULè

	)

2110 
	#GPIO_DIR_PIN25_Ouut
 (1ULè

	)

2113 
	#GPIO_DIR_PIN24_Pos
 (24ULè

	)

2114 
	#GPIO_DIR_PIN24_Msk
 (0x1UL << 
GPIO_DIR_PIN24_Pos
è

	)

2115 
	#GPIO_DIR_PIN24_IÅut
 (0ULè

	)

2116 
	#GPIO_DIR_PIN24_Ouut
 (1ULè

	)

2119 
	#GPIO_DIR_PIN23_Pos
 (23ULè

	)

2120 
	#GPIO_DIR_PIN23_Msk
 (0x1UL << 
GPIO_DIR_PIN23_Pos
è

	)

2121 
	#GPIO_DIR_PIN23_IÅut
 (0ULè

	)

2122 
	#GPIO_DIR_PIN23_Ouut
 (1ULè

	)

2125 
	#GPIO_DIR_PIN22_Pos
 (22ULè

	)

2126 
	#GPIO_DIR_PIN22_Msk
 (0x1UL << 
GPIO_DIR_PIN22_Pos
è

	)

2127 
	#GPIO_DIR_PIN22_IÅut
 (0ULè

	)

2128 
	#GPIO_DIR_PIN22_Ouut
 (1ULè

	)

2131 
	#GPIO_DIR_PIN21_Pos
 (21ULè

	)

2132 
	#GPIO_DIR_PIN21_Msk
 (0x1UL << 
GPIO_DIR_PIN21_Pos
è

	)

2133 
	#GPIO_DIR_PIN21_IÅut
 (0ULè

	)

2134 
	#GPIO_DIR_PIN21_Ouut
 (1ULè

	)

2137 
	#GPIO_DIR_PIN20_Pos
 (20ULè

	)

2138 
	#GPIO_DIR_PIN20_Msk
 (0x1UL << 
GPIO_DIR_PIN20_Pos
è

	)

2139 
	#GPIO_DIR_PIN20_IÅut
 (0ULè

	)

2140 
	#GPIO_DIR_PIN20_Ouut
 (1ULè

	)

2143 
	#GPIO_DIR_PIN19_Pos
 (19ULè

	)

2144 
	#GPIO_DIR_PIN19_Msk
 (0x1UL << 
GPIO_DIR_PIN19_Pos
è

	)

2145 
	#GPIO_DIR_PIN19_IÅut
 (0ULè

	)

2146 
	#GPIO_DIR_PIN19_Ouut
 (1ULè

	)

2149 
	#GPIO_DIR_PIN18_Pos
 (18ULè

	)

2150 
	#GPIO_DIR_PIN18_Msk
 (0x1UL << 
GPIO_DIR_PIN18_Pos
è

	)

2151 
	#GPIO_DIR_PIN18_IÅut
 (0ULè

	)

2152 
	#GPIO_DIR_PIN18_Ouut
 (1ULè

	)

2155 
	#GPIO_DIR_PIN17_Pos
 (17ULè

	)

2156 
	#GPIO_DIR_PIN17_Msk
 (0x1UL << 
GPIO_DIR_PIN17_Pos
è

	)

2157 
	#GPIO_DIR_PIN17_IÅut
 (0ULè

	)

2158 
	#GPIO_DIR_PIN17_Ouut
 (1ULè

	)

2161 
	#GPIO_DIR_PIN16_Pos
 (16ULè

	)

2162 
	#GPIO_DIR_PIN16_Msk
 (0x1UL << 
GPIO_DIR_PIN16_Pos
è

	)

2163 
	#GPIO_DIR_PIN16_IÅut
 (0ULè

	)

2164 
	#GPIO_DIR_PIN16_Ouut
 (1ULè

	)

2167 
	#GPIO_DIR_PIN15_Pos
 (15ULè

	)

2168 
	#GPIO_DIR_PIN15_Msk
 (0x1UL << 
GPIO_DIR_PIN15_Pos
è

	)

2169 
	#GPIO_DIR_PIN15_IÅut
 (0ULè

	)

2170 
	#GPIO_DIR_PIN15_Ouut
 (1ULè

	)

2173 
	#GPIO_DIR_PIN14_Pos
 (14ULè

	)

2174 
	#GPIO_DIR_PIN14_Msk
 (0x1UL << 
GPIO_DIR_PIN14_Pos
è

	)

2175 
	#GPIO_DIR_PIN14_IÅut
 (0ULè

	)

2176 
	#GPIO_DIR_PIN14_Ouut
 (1ULè

	)

2179 
	#GPIO_DIR_PIN13_Pos
 (13ULè

	)

2180 
	#GPIO_DIR_PIN13_Msk
 (0x1UL << 
GPIO_DIR_PIN13_Pos
è

	)

2181 
	#GPIO_DIR_PIN13_IÅut
 (0ULè

	)

2182 
	#GPIO_DIR_PIN13_Ouut
 (1ULè

	)

2185 
	#GPIO_DIR_PIN12_Pos
 (12ULè

	)

2186 
	#GPIO_DIR_PIN12_Msk
 (0x1UL << 
GPIO_DIR_PIN12_Pos
è

	)

2187 
	#GPIO_DIR_PIN12_IÅut
 (0ULè

	)

2188 
	#GPIO_DIR_PIN12_Ouut
 (1ULè

	)

2191 
	#GPIO_DIR_PIN11_Pos
 (11ULè

	)

2192 
	#GPIO_DIR_PIN11_Msk
 (0x1UL << 
GPIO_DIR_PIN11_Pos
è

	)

2193 
	#GPIO_DIR_PIN11_IÅut
 (0ULè

	)

2194 
	#GPIO_DIR_PIN11_Ouut
 (1ULè

	)

2197 
	#GPIO_DIR_PIN10_Pos
 (10ULè

	)

2198 
	#GPIO_DIR_PIN10_Msk
 (0x1UL << 
GPIO_DIR_PIN10_Pos
è

	)

2199 
	#GPIO_DIR_PIN10_IÅut
 (0ULè

	)

2200 
	#GPIO_DIR_PIN10_Ouut
 (1ULè

	)

2203 
	#GPIO_DIR_PIN9_Pos
 (9ULè

	)

2204 
	#GPIO_DIR_PIN9_Msk
 (0x1UL << 
GPIO_DIR_PIN9_Pos
è

	)

2205 
	#GPIO_DIR_PIN9_IÅut
 (0ULè

	)

2206 
	#GPIO_DIR_PIN9_Ouut
 (1ULè

	)

2209 
	#GPIO_DIR_PIN8_Pos
 (8ULè

	)

2210 
	#GPIO_DIR_PIN8_Msk
 (0x1UL << 
GPIO_DIR_PIN8_Pos
è

	)

2211 
	#GPIO_DIR_PIN8_IÅut
 (0ULè

	)

2212 
	#GPIO_DIR_PIN8_Ouut
 (1ULè

	)

2215 
	#GPIO_DIR_PIN7_Pos
 (7ULè

	)

2216 
	#GPIO_DIR_PIN7_Msk
 (0x1UL << 
GPIO_DIR_PIN7_Pos
è

	)

2217 
	#GPIO_DIR_PIN7_IÅut
 (0ULè

	)

2218 
	#GPIO_DIR_PIN7_Ouut
 (1ULè

	)

2221 
	#GPIO_DIR_PIN6_Pos
 (6ULè

	)

2222 
	#GPIO_DIR_PIN6_Msk
 (0x1UL << 
GPIO_DIR_PIN6_Pos
è

	)

2223 
	#GPIO_DIR_PIN6_IÅut
 (0ULè

	)

2224 
	#GPIO_DIR_PIN6_Ouut
 (1ULè

	)

2227 
	#GPIO_DIR_PIN5_Pos
 (5ULè

	)

2228 
	#GPIO_DIR_PIN5_Msk
 (0x1UL << 
GPIO_DIR_PIN5_Pos
è

	)

2229 
	#GPIO_DIR_PIN5_IÅut
 (0ULè

	)

2230 
	#GPIO_DIR_PIN5_Ouut
 (1ULè

	)

2233 
	#GPIO_DIR_PIN4_Pos
 (4ULè

	)

2234 
	#GPIO_DIR_PIN4_Msk
 (0x1UL << 
GPIO_DIR_PIN4_Pos
è

	)

2235 
	#GPIO_DIR_PIN4_IÅut
 (0ULè

	)

2236 
	#GPIO_DIR_PIN4_Ouut
 (1ULè

	)

2239 
	#GPIO_DIR_PIN3_Pos
 (3ULè

	)

2240 
	#GPIO_DIR_PIN3_Msk
 (0x1UL << 
GPIO_DIR_PIN3_Pos
è

	)

2241 
	#GPIO_DIR_PIN3_IÅut
 (0ULè

	)

2242 
	#GPIO_DIR_PIN3_Ouut
 (1ULè

	)

2245 
	#GPIO_DIR_PIN2_Pos
 (2ULè

	)

2246 
	#GPIO_DIR_PIN2_Msk
 (0x1UL << 
GPIO_DIR_PIN2_Pos
è

	)

2247 
	#GPIO_DIR_PIN2_IÅut
 (0ULè

	)

2248 
	#GPIO_DIR_PIN2_Ouut
 (1ULè

	)

2251 
	#GPIO_DIR_PIN1_Pos
 (1ULè

	)

2252 
	#GPIO_DIR_PIN1_Msk
 (0x1UL << 
GPIO_DIR_PIN1_Pos
è

	)

2253 
	#GPIO_DIR_PIN1_IÅut
 (0ULè

	)

2254 
	#GPIO_DIR_PIN1_Ouut
 (1ULè

	)

2257 
	#GPIO_DIR_PIN0_Pos
 (0ULè

	)

2258 
	#GPIO_DIR_PIN0_Msk
 (0x1UL << 
GPIO_DIR_PIN0_Pos
è

	)

2259 
	#GPIO_DIR_PIN0_IÅut
 (0ULè

	)

2260 
	#GPIO_DIR_PIN0_Ouut
 (1ULè

	)

2266 
	#GPIO_DIRSET_PIN31_Pos
 (31ULè

	)

2267 
	#GPIO_DIRSET_PIN31_Msk
 (0x1UL << 
GPIO_DIRSET_PIN31_Pos
è

	)

2268 
	#GPIO_DIRSET_PIN31_IÅut
 (0ULè

	)

2269 
	#GPIO_DIRSET_PIN31_Ouut
 (1ULè

	)

2270 
	#GPIO_DIRSET_PIN31_S‘
 (1ULè

	)

2273 
	#GPIO_DIRSET_PIN30_Pos
 (30ULè

	)

2274 
	#GPIO_DIRSET_PIN30_Msk
 (0x1UL << 
GPIO_DIRSET_PIN30_Pos
è

	)

2275 
	#GPIO_DIRSET_PIN30_IÅut
 (0ULè

	)

2276 
	#GPIO_DIRSET_PIN30_Ouut
 (1ULè

	)

2277 
	#GPIO_DIRSET_PIN30_S‘
 (1ULè

	)

2280 
	#GPIO_DIRSET_PIN29_Pos
 (29ULè

	)

2281 
	#GPIO_DIRSET_PIN29_Msk
 (0x1UL << 
GPIO_DIRSET_PIN29_Pos
è

	)

2282 
	#GPIO_DIRSET_PIN29_IÅut
 (0ULè

	)

2283 
	#GPIO_DIRSET_PIN29_Ouut
 (1ULè

	)

2284 
	#GPIO_DIRSET_PIN29_S‘
 (1ULè

	)

2287 
	#GPIO_DIRSET_PIN28_Pos
 (28ULè

	)

2288 
	#GPIO_DIRSET_PIN28_Msk
 (0x1UL << 
GPIO_DIRSET_PIN28_Pos
è

	)

2289 
	#GPIO_DIRSET_PIN28_IÅut
 (0ULè

	)

2290 
	#GPIO_DIRSET_PIN28_Ouut
 (1ULè

	)

2291 
	#GPIO_DIRSET_PIN28_S‘
 (1ULè

	)

2294 
	#GPIO_DIRSET_PIN27_Pos
 (27ULè

	)

2295 
	#GPIO_DIRSET_PIN27_Msk
 (0x1UL << 
GPIO_DIRSET_PIN27_Pos
è

	)

2296 
	#GPIO_DIRSET_PIN27_IÅut
 (0ULè

	)

2297 
	#GPIO_DIRSET_PIN27_Ouut
 (1ULè

	)

2298 
	#GPIO_DIRSET_PIN27_S‘
 (1ULè

	)

2301 
	#GPIO_DIRSET_PIN26_Pos
 (26ULè

	)

2302 
	#GPIO_DIRSET_PIN26_Msk
 (0x1UL << 
GPIO_DIRSET_PIN26_Pos
è

	)

2303 
	#GPIO_DIRSET_PIN26_IÅut
 (0ULè

	)

2304 
	#GPIO_DIRSET_PIN26_Ouut
 (1ULè

	)

2305 
	#GPIO_DIRSET_PIN26_S‘
 (1ULè

	)

2308 
	#GPIO_DIRSET_PIN25_Pos
 (25ULè

	)

2309 
	#GPIO_DIRSET_PIN25_Msk
 (0x1UL << 
GPIO_DIRSET_PIN25_Pos
è

	)

2310 
	#GPIO_DIRSET_PIN25_IÅut
 (0ULè

	)

2311 
	#GPIO_DIRSET_PIN25_Ouut
 (1ULè

	)

2312 
	#GPIO_DIRSET_PIN25_S‘
 (1ULè

	)

2315 
	#GPIO_DIRSET_PIN24_Pos
 (24ULè

	)

2316 
	#GPIO_DIRSET_PIN24_Msk
 (0x1UL << 
GPIO_DIRSET_PIN24_Pos
è

	)

2317 
	#GPIO_DIRSET_PIN24_IÅut
 (0ULè

	)

2318 
	#GPIO_DIRSET_PIN24_Ouut
 (1ULè

	)

2319 
	#GPIO_DIRSET_PIN24_S‘
 (1ULè

	)

2322 
	#GPIO_DIRSET_PIN23_Pos
 (23ULè

	)

2323 
	#GPIO_DIRSET_PIN23_Msk
 (0x1UL << 
GPIO_DIRSET_PIN23_Pos
è

	)

2324 
	#GPIO_DIRSET_PIN23_IÅut
 (0ULè

	)

2325 
	#GPIO_DIRSET_PIN23_Ouut
 (1ULè

	)

2326 
	#GPIO_DIRSET_PIN23_S‘
 (1ULè

	)

2329 
	#GPIO_DIRSET_PIN22_Pos
 (22ULè

	)

2330 
	#GPIO_DIRSET_PIN22_Msk
 (0x1UL << 
GPIO_DIRSET_PIN22_Pos
è

	)

2331 
	#GPIO_DIRSET_PIN22_IÅut
 (0ULè

	)

2332 
	#GPIO_DIRSET_PIN22_Ouut
 (1ULè

	)

2333 
	#GPIO_DIRSET_PIN22_S‘
 (1ULè

	)

2336 
	#GPIO_DIRSET_PIN21_Pos
 (21ULè

	)

2337 
	#GPIO_DIRSET_PIN21_Msk
 (0x1UL << 
GPIO_DIRSET_PIN21_Pos
è

	)

2338 
	#GPIO_DIRSET_PIN21_IÅut
 (0ULè

	)

2339 
	#GPIO_DIRSET_PIN21_Ouut
 (1ULè

	)

2340 
	#GPIO_DIRSET_PIN21_S‘
 (1ULè

	)

2343 
	#GPIO_DIRSET_PIN20_Pos
 (20ULè

	)

2344 
	#GPIO_DIRSET_PIN20_Msk
 (0x1UL << 
GPIO_DIRSET_PIN20_Pos
è

	)

2345 
	#GPIO_DIRSET_PIN20_IÅut
 (0ULè

	)

2346 
	#GPIO_DIRSET_PIN20_Ouut
 (1ULè

	)

2347 
	#GPIO_DIRSET_PIN20_S‘
 (1ULè

	)

2350 
	#GPIO_DIRSET_PIN19_Pos
 (19ULè

	)

2351 
	#GPIO_DIRSET_PIN19_Msk
 (0x1UL << 
GPIO_DIRSET_PIN19_Pos
è

	)

2352 
	#GPIO_DIRSET_PIN19_IÅut
 (0ULè

	)

2353 
	#GPIO_DIRSET_PIN19_Ouut
 (1ULè

	)

2354 
	#GPIO_DIRSET_PIN19_S‘
 (1ULè

	)

2357 
	#GPIO_DIRSET_PIN18_Pos
 (18ULè

	)

2358 
	#GPIO_DIRSET_PIN18_Msk
 (0x1UL << 
GPIO_DIRSET_PIN18_Pos
è

	)

2359 
	#GPIO_DIRSET_PIN18_IÅut
 (0ULè

	)

2360 
	#GPIO_DIRSET_PIN18_Ouut
 (1ULè

	)

2361 
	#GPIO_DIRSET_PIN18_S‘
 (1ULè

	)

2364 
	#GPIO_DIRSET_PIN17_Pos
 (17ULè

	)

2365 
	#GPIO_DIRSET_PIN17_Msk
 (0x1UL << 
GPIO_DIRSET_PIN17_Pos
è

	)

2366 
	#GPIO_DIRSET_PIN17_IÅut
 (0ULè

	)

2367 
	#GPIO_DIRSET_PIN17_Ouut
 (1ULè

	)

2368 
	#GPIO_DIRSET_PIN17_S‘
 (1ULè

	)

2371 
	#GPIO_DIRSET_PIN16_Pos
 (16ULè

	)

2372 
	#GPIO_DIRSET_PIN16_Msk
 (0x1UL << 
GPIO_DIRSET_PIN16_Pos
è

	)

2373 
	#GPIO_DIRSET_PIN16_IÅut
 (0ULè

	)

2374 
	#GPIO_DIRSET_PIN16_Ouut
 (1ULè

	)

2375 
	#GPIO_DIRSET_PIN16_S‘
 (1ULè

	)

2378 
	#GPIO_DIRSET_PIN15_Pos
 (15ULè

	)

2379 
	#GPIO_DIRSET_PIN15_Msk
 (0x1UL << 
GPIO_DIRSET_PIN15_Pos
è

	)

2380 
	#GPIO_DIRSET_PIN15_IÅut
 (0ULè

	)

2381 
	#GPIO_DIRSET_PIN15_Ouut
 (1ULè

	)

2382 
	#GPIO_DIRSET_PIN15_S‘
 (1ULè

	)

2385 
	#GPIO_DIRSET_PIN14_Pos
 (14ULè

	)

2386 
	#GPIO_DIRSET_PIN14_Msk
 (0x1UL << 
GPIO_DIRSET_PIN14_Pos
è

	)

2387 
	#GPIO_DIRSET_PIN14_IÅut
 (0ULè

	)

2388 
	#GPIO_DIRSET_PIN14_Ouut
 (1ULè

	)

2389 
	#GPIO_DIRSET_PIN14_S‘
 (1ULè

	)

2392 
	#GPIO_DIRSET_PIN13_Pos
 (13ULè

	)

2393 
	#GPIO_DIRSET_PIN13_Msk
 (0x1UL << 
GPIO_DIRSET_PIN13_Pos
è

	)

2394 
	#GPIO_DIRSET_PIN13_IÅut
 (0ULè

	)

2395 
	#GPIO_DIRSET_PIN13_Ouut
 (1ULè

	)

2396 
	#GPIO_DIRSET_PIN13_S‘
 (1ULè

	)

2399 
	#GPIO_DIRSET_PIN12_Pos
 (12ULè

	)

2400 
	#GPIO_DIRSET_PIN12_Msk
 (0x1UL << 
GPIO_DIRSET_PIN12_Pos
è

	)

2401 
	#GPIO_DIRSET_PIN12_IÅut
 (0ULè

	)

2402 
	#GPIO_DIRSET_PIN12_Ouut
 (1ULè

	)

2403 
	#GPIO_DIRSET_PIN12_S‘
 (1ULè

	)

2406 
	#GPIO_DIRSET_PIN11_Pos
 (11ULè

	)

2407 
	#GPIO_DIRSET_PIN11_Msk
 (0x1UL << 
GPIO_DIRSET_PIN11_Pos
è

	)

2408 
	#GPIO_DIRSET_PIN11_IÅut
 (0ULè

	)

2409 
	#GPIO_DIRSET_PIN11_Ouut
 (1ULè

	)

2410 
	#GPIO_DIRSET_PIN11_S‘
 (1ULè

	)

2413 
	#GPIO_DIRSET_PIN10_Pos
 (10ULè

	)

2414 
	#GPIO_DIRSET_PIN10_Msk
 (0x1UL << 
GPIO_DIRSET_PIN10_Pos
è

	)

2415 
	#GPIO_DIRSET_PIN10_IÅut
 (0ULè

	)

2416 
	#GPIO_DIRSET_PIN10_Ouut
 (1ULè

	)

2417 
	#GPIO_DIRSET_PIN10_S‘
 (1ULè

	)

2420 
	#GPIO_DIRSET_PIN9_Pos
 (9ULè

	)

2421 
	#GPIO_DIRSET_PIN9_Msk
 (0x1UL << 
GPIO_DIRSET_PIN9_Pos
è

	)

2422 
	#GPIO_DIRSET_PIN9_IÅut
 (0ULè

	)

2423 
	#GPIO_DIRSET_PIN9_Ouut
 (1ULè

	)

2424 
	#GPIO_DIRSET_PIN9_S‘
 (1ULè

	)

2427 
	#GPIO_DIRSET_PIN8_Pos
 (8ULè

	)

2428 
	#GPIO_DIRSET_PIN8_Msk
 (0x1UL << 
GPIO_DIRSET_PIN8_Pos
è

	)

2429 
	#GPIO_DIRSET_PIN8_IÅut
 (0ULè

	)

2430 
	#GPIO_DIRSET_PIN8_Ouut
 (1ULè

	)

2431 
	#GPIO_DIRSET_PIN8_S‘
 (1ULè

	)

2434 
	#GPIO_DIRSET_PIN7_Pos
 (7ULè

	)

2435 
	#GPIO_DIRSET_PIN7_Msk
 (0x1UL << 
GPIO_DIRSET_PIN7_Pos
è

	)

2436 
	#GPIO_DIRSET_PIN7_IÅut
 (0ULè

	)

2437 
	#GPIO_DIRSET_PIN7_Ouut
 (1ULè

	)

2438 
	#GPIO_DIRSET_PIN7_S‘
 (1ULè

	)

2441 
	#GPIO_DIRSET_PIN6_Pos
 (6ULè

	)

2442 
	#GPIO_DIRSET_PIN6_Msk
 (0x1UL << 
GPIO_DIRSET_PIN6_Pos
è

	)

2443 
	#GPIO_DIRSET_PIN6_IÅut
 (0ULè

	)

2444 
	#GPIO_DIRSET_PIN6_Ouut
 (1ULè

	)

2445 
	#GPIO_DIRSET_PIN6_S‘
 (1ULè

	)

2448 
	#GPIO_DIRSET_PIN5_Pos
 (5ULè

	)

2449 
	#GPIO_DIRSET_PIN5_Msk
 (0x1UL << 
GPIO_DIRSET_PIN5_Pos
è

	)

2450 
	#GPIO_DIRSET_PIN5_IÅut
 (0ULè

	)

2451 
	#GPIO_DIRSET_PIN5_Ouut
 (1ULè

	)

2452 
	#GPIO_DIRSET_PIN5_S‘
 (1ULè

	)

2455 
	#GPIO_DIRSET_PIN4_Pos
 (4ULè

	)

2456 
	#GPIO_DIRSET_PIN4_Msk
 (0x1UL << 
GPIO_DIRSET_PIN4_Pos
è

	)

2457 
	#GPIO_DIRSET_PIN4_IÅut
 (0ULè

	)

2458 
	#GPIO_DIRSET_PIN4_Ouut
 (1ULè

	)

2459 
	#GPIO_DIRSET_PIN4_S‘
 (1ULè

	)

2462 
	#GPIO_DIRSET_PIN3_Pos
 (3ULè

	)

2463 
	#GPIO_DIRSET_PIN3_Msk
 (0x1UL << 
GPIO_DIRSET_PIN3_Pos
è

	)

2464 
	#GPIO_DIRSET_PIN3_IÅut
 (0ULè

	)

2465 
	#GPIO_DIRSET_PIN3_Ouut
 (1ULè

	)

2466 
	#GPIO_DIRSET_PIN3_S‘
 (1ULè

	)

2469 
	#GPIO_DIRSET_PIN2_Pos
 (2ULè

	)

2470 
	#GPIO_DIRSET_PIN2_Msk
 (0x1UL << 
GPIO_DIRSET_PIN2_Pos
è

	)

2471 
	#GPIO_DIRSET_PIN2_IÅut
 (0ULè

	)

2472 
	#GPIO_DIRSET_PIN2_Ouut
 (1ULè

	)

2473 
	#GPIO_DIRSET_PIN2_S‘
 (1ULè

	)

2476 
	#GPIO_DIRSET_PIN1_Pos
 (1ULè

	)

2477 
	#GPIO_DIRSET_PIN1_Msk
 (0x1UL << 
GPIO_DIRSET_PIN1_Pos
è

	)

2478 
	#GPIO_DIRSET_PIN1_IÅut
 (0ULè

	)

2479 
	#GPIO_DIRSET_PIN1_Ouut
 (1ULè

	)

2480 
	#GPIO_DIRSET_PIN1_S‘
 (1ULè

	)

2483 
	#GPIO_DIRSET_PIN0_Pos
 (0ULè

	)

2484 
	#GPIO_DIRSET_PIN0_Msk
 (0x1UL << 
GPIO_DIRSET_PIN0_Pos
è

	)

2485 
	#GPIO_DIRSET_PIN0_IÅut
 (0ULè

	)

2486 
	#GPIO_DIRSET_PIN0_Ouut
 (1ULè

	)

2487 
	#GPIO_DIRSET_PIN0_S‘
 (1ULè

	)

2493 
	#GPIO_DIRCLR_PIN31_Pos
 (31ULè

	)

2494 
	#GPIO_DIRCLR_PIN31_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN31_Pos
è

	)

2495 
	#GPIO_DIRCLR_PIN31_IÅut
 (0ULè

	)

2496 
	#GPIO_DIRCLR_PIN31_Ouut
 (1ULè

	)

2497 
	#GPIO_DIRCLR_PIN31_CË¬
 (1ULè

	)

2500 
	#GPIO_DIRCLR_PIN30_Pos
 (30ULè

	)

2501 
	#GPIO_DIRCLR_PIN30_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN30_Pos
è

	)

2502 
	#GPIO_DIRCLR_PIN30_IÅut
 (0ULè

	)

2503 
	#GPIO_DIRCLR_PIN30_Ouut
 (1ULè

	)

2504 
	#GPIO_DIRCLR_PIN30_CË¬
 (1ULè

	)

2507 
	#GPIO_DIRCLR_PIN29_Pos
 (29ULè

	)

2508 
	#GPIO_DIRCLR_PIN29_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN29_Pos
è

	)

2509 
	#GPIO_DIRCLR_PIN29_IÅut
 (0ULè

	)

2510 
	#GPIO_DIRCLR_PIN29_Ouut
 (1ULè

	)

2511 
	#GPIO_DIRCLR_PIN29_CË¬
 (1ULè

	)

2514 
	#GPIO_DIRCLR_PIN28_Pos
 (28ULè

	)

2515 
	#GPIO_DIRCLR_PIN28_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN28_Pos
è

	)

2516 
	#GPIO_DIRCLR_PIN28_IÅut
 (0ULè

	)

2517 
	#GPIO_DIRCLR_PIN28_Ouut
 (1ULè

	)

2518 
	#GPIO_DIRCLR_PIN28_CË¬
 (1ULè

	)

2521 
	#GPIO_DIRCLR_PIN27_Pos
 (27ULè

	)

2522 
	#GPIO_DIRCLR_PIN27_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN27_Pos
è

	)

2523 
	#GPIO_DIRCLR_PIN27_IÅut
 (0ULè

	)

2524 
	#GPIO_DIRCLR_PIN27_Ouut
 (1ULè

	)

2525 
	#GPIO_DIRCLR_PIN27_CË¬
 (1ULè

	)

2528 
	#GPIO_DIRCLR_PIN26_Pos
 (26ULè

	)

2529 
	#GPIO_DIRCLR_PIN26_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN26_Pos
è

	)

2530 
	#GPIO_DIRCLR_PIN26_IÅut
 (0ULè

	)

2531 
	#GPIO_DIRCLR_PIN26_Ouut
 (1ULè

	)

2532 
	#GPIO_DIRCLR_PIN26_CË¬
 (1ULè

	)

2535 
	#GPIO_DIRCLR_PIN25_Pos
 (25ULè

	)

2536 
	#GPIO_DIRCLR_PIN25_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN25_Pos
è

	)

2537 
	#GPIO_DIRCLR_PIN25_IÅut
 (0ULè

	)

2538 
	#GPIO_DIRCLR_PIN25_Ouut
 (1ULè

	)

2539 
	#GPIO_DIRCLR_PIN25_CË¬
 (1ULè

	)

2542 
	#GPIO_DIRCLR_PIN24_Pos
 (24ULè

	)

2543 
	#GPIO_DIRCLR_PIN24_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN24_Pos
è

	)

2544 
	#GPIO_DIRCLR_PIN24_IÅut
 (0ULè

	)

2545 
	#GPIO_DIRCLR_PIN24_Ouut
 (1ULè

	)

2546 
	#GPIO_DIRCLR_PIN24_CË¬
 (1ULè

	)

2549 
	#GPIO_DIRCLR_PIN23_Pos
 (23ULè

	)

2550 
	#GPIO_DIRCLR_PIN23_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN23_Pos
è

	)

2551 
	#GPIO_DIRCLR_PIN23_IÅut
 (0ULè

	)

2552 
	#GPIO_DIRCLR_PIN23_Ouut
 (1ULè

	)

2553 
	#GPIO_DIRCLR_PIN23_CË¬
 (1ULè

	)

2556 
	#GPIO_DIRCLR_PIN22_Pos
 (22ULè

	)

2557 
	#GPIO_DIRCLR_PIN22_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN22_Pos
è

	)

2558 
	#GPIO_DIRCLR_PIN22_IÅut
 (0ULè

	)

2559 
	#GPIO_DIRCLR_PIN22_Ouut
 (1ULè

	)

2560 
	#GPIO_DIRCLR_PIN22_CË¬
 (1ULè

	)

2563 
	#GPIO_DIRCLR_PIN21_Pos
 (21ULè

	)

2564 
	#GPIO_DIRCLR_PIN21_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN21_Pos
è

	)

2565 
	#GPIO_DIRCLR_PIN21_IÅut
 (0ULè

	)

2566 
	#GPIO_DIRCLR_PIN21_Ouut
 (1ULè

	)

2567 
	#GPIO_DIRCLR_PIN21_CË¬
 (1ULè

	)

2570 
	#GPIO_DIRCLR_PIN20_Pos
 (20ULè

	)

2571 
	#GPIO_DIRCLR_PIN20_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN20_Pos
è

	)

2572 
	#GPIO_DIRCLR_PIN20_IÅut
 (0ULè

	)

2573 
	#GPIO_DIRCLR_PIN20_Ouut
 (1ULè

	)

2574 
	#GPIO_DIRCLR_PIN20_CË¬
 (1ULè

	)

2577 
	#GPIO_DIRCLR_PIN19_Pos
 (19ULè

	)

2578 
	#GPIO_DIRCLR_PIN19_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN19_Pos
è

	)

2579 
	#GPIO_DIRCLR_PIN19_IÅut
 (0ULè

	)

2580 
	#GPIO_DIRCLR_PIN19_Ouut
 (1ULè

	)

2581 
	#GPIO_DIRCLR_PIN19_CË¬
 (1ULè

	)

2584 
	#GPIO_DIRCLR_PIN18_Pos
 (18ULè

	)

2585 
	#GPIO_DIRCLR_PIN18_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN18_Pos
è

	)

2586 
	#GPIO_DIRCLR_PIN18_IÅut
 (0ULè

	)

2587 
	#GPIO_DIRCLR_PIN18_Ouut
 (1ULè

	)

2588 
	#GPIO_DIRCLR_PIN18_CË¬
 (1ULè

	)

2591 
	#GPIO_DIRCLR_PIN17_Pos
 (17ULè

	)

2592 
	#GPIO_DIRCLR_PIN17_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN17_Pos
è

	)

2593 
	#GPIO_DIRCLR_PIN17_IÅut
 (0ULè

	)

2594 
	#GPIO_DIRCLR_PIN17_Ouut
 (1ULè

	)

2595 
	#GPIO_DIRCLR_PIN17_CË¬
 (1ULè

	)

2598 
	#GPIO_DIRCLR_PIN16_Pos
 (16ULè

	)

2599 
	#GPIO_DIRCLR_PIN16_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN16_Pos
è

	)

2600 
	#GPIO_DIRCLR_PIN16_IÅut
 (0ULè

	)

2601 
	#GPIO_DIRCLR_PIN16_Ouut
 (1ULè

	)

2602 
	#GPIO_DIRCLR_PIN16_CË¬
 (1ULè

	)

2605 
	#GPIO_DIRCLR_PIN15_Pos
 (15ULè

	)

2606 
	#GPIO_DIRCLR_PIN15_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN15_Pos
è

	)

2607 
	#GPIO_DIRCLR_PIN15_IÅut
 (0ULè

	)

2608 
	#GPIO_DIRCLR_PIN15_Ouut
 (1ULè

	)

2609 
	#GPIO_DIRCLR_PIN15_CË¬
 (1ULè

	)

2612 
	#GPIO_DIRCLR_PIN14_Pos
 (14ULè

	)

2613 
	#GPIO_DIRCLR_PIN14_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN14_Pos
è

	)

2614 
	#GPIO_DIRCLR_PIN14_IÅut
 (0ULè

	)

2615 
	#GPIO_DIRCLR_PIN14_Ouut
 (1ULè

	)

2616 
	#GPIO_DIRCLR_PIN14_CË¬
 (1ULè

	)

2619 
	#GPIO_DIRCLR_PIN13_Pos
 (13ULè

	)

2620 
	#GPIO_DIRCLR_PIN13_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN13_Pos
è

	)

2621 
	#GPIO_DIRCLR_PIN13_IÅut
 (0ULè

	)

2622 
	#GPIO_DIRCLR_PIN13_Ouut
 (1ULè

	)

2623 
	#GPIO_DIRCLR_PIN13_CË¬
 (1ULè

	)

2626 
	#GPIO_DIRCLR_PIN12_Pos
 (12ULè

	)

2627 
	#GPIO_DIRCLR_PIN12_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN12_Pos
è

	)

2628 
	#GPIO_DIRCLR_PIN12_IÅut
 (0ULè

	)

2629 
	#GPIO_DIRCLR_PIN12_Ouut
 (1ULè

	)

2630 
	#GPIO_DIRCLR_PIN12_CË¬
 (1ULè

	)

2633 
	#GPIO_DIRCLR_PIN11_Pos
 (11ULè

	)

2634 
	#GPIO_DIRCLR_PIN11_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN11_Pos
è

	)

2635 
	#GPIO_DIRCLR_PIN11_IÅut
 (0ULè

	)

2636 
	#GPIO_DIRCLR_PIN11_Ouut
 (1ULè

	)

2637 
	#GPIO_DIRCLR_PIN11_CË¬
 (1ULè

	)

2640 
	#GPIO_DIRCLR_PIN10_Pos
 (10ULè

	)

2641 
	#GPIO_DIRCLR_PIN10_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN10_Pos
è

	)

2642 
	#GPIO_DIRCLR_PIN10_IÅut
 (0ULè

	)

2643 
	#GPIO_DIRCLR_PIN10_Ouut
 (1ULè

	)

2644 
	#GPIO_DIRCLR_PIN10_CË¬
 (1ULè

	)

2647 
	#GPIO_DIRCLR_PIN9_Pos
 (9ULè

	)

2648 
	#GPIO_DIRCLR_PIN9_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN9_Pos
è

	)

2649 
	#GPIO_DIRCLR_PIN9_IÅut
 (0ULè

	)

2650 
	#GPIO_DIRCLR_PIN9_Ouut
 (1ULè

	)

2651 
	#GPIO_DIRCLR_PIN9_CË¬
 (1ULè

	)

2654 
	#GPIO_DIRCLR_PIN8_Pos
 (8ULè

	)

2655 
	#GPIO_DIRCLR_PIN8_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN8_Pos
è

	)

2656 
	#GPIO_DIRCLR_PIN8_IÅut
 (0ULè

	)

2657 
	#GPIO_DIRCLR_PIN8_Ouut
 (1ULè

	)

2658 
	#GPIO_DIRCLR_PIN8_CË¬
 (1ULè

	)

2661 
	#GPIO_DIRCLR_PIN7_Pos
 (7ULè

	)

2662 
	#GPIO_DIRCLR_PIN7_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN7_Pos
è

	)

2663 
	#GPIO_DIRCLR_PIN7_IÅut
 (0ULè

	)

2664 
	#GPIO_DIRCLR_PIN7_Ouut
 (1ULè

	)

2665 
	#GPIO_DIRCLR_PIN7_CË¬
 (1ULè

	)

2668 
	#GPIO_DIRCLR_PIN6_Pos
 (6ULè

	)

2669 
	#GPIO_DIRCLR_PIN6_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN6_Pos
è

	)

2670 
	#GPIO_DIRCLR_PIN6_IÅut
 (0ULè

	)

2671 
	#GPIO_DIRCLR_PIN6_Ouut
 (1ULè

	)

2672 
	#GPIO_DIRCLR_PIN6_CË¬
 (1ULè

	)

2675 
	#GPIO_DIRCLR_PIN5_Pos
 (5ULè

	)

2676 
	#GPIO_DIRCLR_PIN5_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN5_Pos
è

	)

2677 
	#GPIO_DIRCLR_PIN5_IÅut
 (0ULè

	)

2678 
	#GPIO_DIRCLR_PIN5_Ouut
 (1ULè

	)

2679 
	#GPIO_DIRCLR_PIN5_CË¬
 (1ULè

	)

2682 
	#GPIO_DIRCLR_PIN4_Pos
 (4ULè

	)

2683 
	#GPIO_DIRCLR_PIN4_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN4_Pos
è

	)

2684 
	#GPIO_DIRCLR_PIN4_IÅut
 (0ULè

	)

2685 
	#GPIO_DIRCLR_PIN4_Ouut
 (1ULè

	)

2686 
	#GPIO_DIRCLR_PIN4_CË¬
 (1ULè

	)

2689 
	#GPIO_DIRCLR_PIN3_Pos
 (3ULè

	)

2690 
	#GPIO_DIRCLR_PIN3_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN3_Pos
è

	)

2691 
	#GPIO_DIRCLR_PIN3_IÅut
 (0ULè

	)

2692 
	#GPIO_DIRCLR_PIN3_Ouut
 (1ULè

	)

2693 
	#GPIO_DIRCLR_PIN3_CË¬
 (1ULè

	)

2696 
	#GPIO_DIRCLR_PIN2_Pos
 (2ULè

	)

2697 
	#GPIO_DIRCLR_PIN2_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN2_Pos
è

	)

2698 
	#GPIO_DIRCLR_PIN2_IÅut
 (0ULè

	)

2699 
	#GPIO_DIRCLR_PIN2_Ouut
 (1ULè

	)

2700 
	#GPIO_DIRCLR_PIN2_CË¬
 (1ULè

	)

2703 
	#GPIO_DIRCLR_PIN1_Pos
 (1ULè

	)

2704 
	#GPIO_DIRCLR_PIN1_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN1_Pos
è

	)

2705 
	#GPIO_DIRCLR_PIN1_IÅut
 (0ULè

	)

2706 
	#GPIO_DIRCLR_PIN1_Ouut
 (1ULè

	)

2707 
	#GPIO_DIRCLR_PIN1_CË¬
 (1ULè

	)

2710 
	#GPIO_DIRCLR_PIN0_Pos
 (0ULè

	)

2711 
	#GPIO_DIRCLR_PIN0_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN0_Pos
è

	)

2712 
	#GPIO_DIRCLR_PIN0_IÅut
 (0ULè

	)

2713 
	#GPIO_DIRCLR_PIN0_Ouut
 (1ULè

	)

2714 
	#GPIO_DIRCLR_PIN0_CË¬
 (1ULè

	)

2720 
	#GPIO_PIN_CNF_SENSE_Pos
 (16ULè

	)

2721 
	#GPIO_PIN_CNF_SENSE_Msk
 (0x3UL << 
GPIO_PIN_CNF_SENSE_Pos
è

	)

2722 
	#GPIO_PIN_CNF_SENSE_Di§bËd
 (0x00ULè

	)

2723 
	#GPIO_PIN_CNF_SENSE_High
 (0x02ULè

	)

2724 
	#GPIO_PIN_CNF_SENSE_Low
 (0x03ULè

	)

2727 
	#GPIO_PIN_CNF_DRIVE_Pos
 (8ULè

	)

2728 
	#GPIO_PIN_CNF_DRIVE_Msk
 (0x7UL << 
GPIO_PIN_CNF_DRIVE_Pos
è

	)

2729 
	#GPIO_PIN_CNF_DRIVE_S0S1
 (0x00ULè

	)

2730 
	#GPIO_PIN_CNF_DRIVE_H0S1
 (0x01ULè

	)

2731 
	#GPIO_PIN_CNF_DRIVE_S0H1
 (0x02ULè

	)

2732 
	#GPIO_PIN_CNF_DRIVE_H0H1
 (0x03ULè

	)

2733 
	#GPIO_PIN_CNF_DRIVE_D0S1
 (0x04ULè

	)

2734 
	#GPIO_PIN_CNF_DRIVE_D0H1
 (0x05ULè

	)

2735 
	#GPIO_PIN_CNF_DRIVE_S0D1
 (0x06ULè

	)

2736 
	#GPIO_PIN_CNF_DRIVE_H0D1
 (0x07ULè

	)

2739 
	#GPIO_PIN_CNF_PULL_Pos
 (2ULè

	)

2740 
	#GPIO_PIN_CNF_PULL_Msk
 (0x3UL << 
GPIO_PIN_CNF_PULL_Pos
è

	)

2741 
	#GPIO_PIN_CNF_PULL_Di§bËd
 (0x00ULè

	)

2742 
	#GPIO_PIN_CNF_PULL_PuÎdown
 (0x01ULè

	)

2743 
	#GPIO_PIN_CNF_PULL_PuÎup
 (0x03ULè

	)

2746 
	#GPIO_PIN_CNF_INPUT_Pos
 (1ULè

	)

2747 
	#GPIO_PIN_CNF_INPUT_Msk
 (0x1UL << 
GPIO_PIN_CNF_INPUT_Pos
è

	)

2748 
	#GPIO_PIN_CNF_INPUT_CÚÃù
 (0ULè

	)

2749 
	#GPIO_PIN_CNF_INPUT_DiscÚÃù
 (1ULè

	)

2752 
	#GPIO_PIN_CNF_DIR_Pos
 (0ULè

	)

2753 
	#GPIO_PIN_CNF_DIR_Msk
 (0x1UL << 
GPIO_PIN_CNF_DIR_Pos
è

	)

2754 
	#GPIO_PIN_CNF_DIR_IÅut
 (0ULè

	)

2755 
	#GPIO_PIN_CNF_DIR_Ouut
 (1ULè

	)

2765 
	#GPIOTE_INTENSET_PORT_Pos
 (31ULè

	)

2766 
	#GPIOTE_INTENSET_PORT_Msk
 (0x1UL << 
GPIOTE_INTENSET_PORT_Pos
è

	)

2767 
	#GPIOTE_INTENSET_PORT_Di§bËd
 (0ULè

	)

2768 
	#GPIOTE_INTENSET_PORT_EÇbËd
 (1ULè

	)

2769 
	#GPIOTE_INTENSET_PORT_S‘
 (1ULè

	)

2772 
	#GPIOTE_INTENSET_IN3_Pos
 (3ULè

	)

2773 
	#GPIOTE_INTENSET_IN3_Msk
 (0x1UL << 
GPIOTE_INTENSET_IN3_Pos
è

	)

2774 
	#GPIOTE_INTENSET_IN3_Di§bËd
 (0ULè

	)

2775 
	#GPIOTE_INTENSET_IN3_EÇbËd
 (1ULè

	)

2776 
	#GPIOTE_INTENSET_IN3_S‘
 (1ULè

	)

2779 
	#GPIOTE_INTENSET_IN2_Pos
 (2ULè

	)

2780 
	#GPIOTE_INTENSET_IN2_Msk
 (0x1UL << 
GPIOTE_INTENSET_IN2_Pos
è

	)

2781 
	#GPIOTE_INTENSET_IN2_Di§bËd
 (0ULè

	)

2782 
	#GPIOTE_INTENSET_IN2_EÇbËd
 (1ULè

	)

2783 
	#GPIOTE_INTENSET_IN2_S‘
 (1ULè

	)

2786 
	#GPIOTE_INTENSET_IN1_Pos
 (1ULè

	)

2787 
	#GPIOTE_INTENSET_IN1_Msk
 (0x1UL << 
GPIOTE_INTENSET_IN1_Pos
è

	)

2788 
	#GPIOTE_INTENSET_IN1_Di§bËd
 (0ULè

	)

2789 
	#GPIOTE_INTENSET_IN1_EÇbËd
 (1ULè

	)

2790 
	#GPIOTE_INTENSET_IN1_S‘
 (1ULè

	)

2793 
	#GPIOTE_INTENSET_IN0_Pos
 (0ULè

	)

2794 
	#GPIOTE_INTENSET_IN0_Msk
 (0x1UL << 
GPIOTE_INTENSET_IN0_Pos
è

	)

2795 
	#GPIOTE_INTENSET_IN0_Di§bËd
 (0ULè

	)

2796 
	#GPIOTE_INTENSET_IN0_EÇbËd
 (1ULè

	)

2797 
	#GPIOTE_INTENSET_IN0_S‘
 (1ULè

	)

2803 
	#GPIOTE_INTENCLR_PORT_Pos
 (31ULè

	)

2804 
	#GPIOTE_INTENCLR_PORT_Msk
 (0x1UL << 
GPIOTE_INTENCLR_PORT_Pos
è

	)

2805 
	#GPIOTE_INTENCLR_PORT_Di§bËd
 (0ULè

	)

2806 
	#GPIOTE_INTENCLR_PORT_EÇbËd
 (1ULè

	)

2807 
	#GPIOTE_INTENCLR_PORT_CË¬
 (1ULè

	)

2810 
	#GPIOTE_INTENCLR_IN3_Pos
 (3ULè

	)

2811 
	#GPIOTE_INTENCLR_IN3_Msk
 (0x1UL << 
GPIOTE_INTENCLR_IN3_Pos
è

	)

2812 
	#GPIOTE_INTENCLR_IN3_Di§bËd
 (0ULè

	)

2813 
	#GPIOTE_INTENCLR_IN3_EÇbËd
 (1ULè

	)

2814 
	#GPIOTE_INTENCLR_IN3_CË¬
 (1ULè

	)

2817 
	#GPIOTE_INTENCLR_IN2_Pos
 (2ULè

	)

2818 
	#GPIOTE_INTENCLR_IN2_Msk
 (0x1UL << 
GPIOTE_INTENCLR_IN2_Pos
è

	)

2819 
	#GPIOTE_INTENCLR_IN2_Di§bËd
 (0ULè

	)

2820 
	#GPIOTE_INTENCLR_IN2_EÇbËd
 (1ULè

	)

2821 
	#GPIOTE_INTENCLR_IN2_CË¬
 (1ULè

	)

2824 
	#GPIOTE_INTENCLR_IN1_Pos
 (1ULè

	)

2825 
	#GPIOTE_INTENCLR_IN1_Msk
 (0x1UL << 
GPIOTE_INTENCLR_IN1_Pos
è

	)

2826 
	#GPIOTE_INTENCLR_IN1_Di§bËd
 (0ULè

	)

2827 
	#GPIOTE_INTENCLR_IN1_EÇbËd
 (1ULè

	)

2828 
	#GPIOTE_INTENCLR_IN1_CË¬
 (1ULè

	)

2831 
	#GPIOTE_INTENCLR_IN0_Pos
 (0ULè

	)

2832 
	#GPIOTE_INTENCLR_IN0_Msk
 (0x1UL << 
GPIOTE_INTENCLR_IN0_Pos
è

	)

2833 
	#GPIOTE_INTENCLR_IN0_Di§bËd
 (0ULè

	)

2834 
	#GPIOTE_INTENCLR_IN0_EÇbËd
 (1ULè

	)

2835 
	#GPIOTE_INTENCLR_IN0_CË¬
 (1ULè

	)

2841 
	#GPIOTE_CONFIG_OUTINIT_Pos
 (20ULè

	)

2842 
	#GPIOTE_CONFIG_OUTINIT_Msk
 (0x1UL << 
GPIOTE_CONFIG_OUTINIT_Pos
è

	)

2843 
	#GPIOTE_CONFIG_OUTINIT_Low
 (0ULè

	)

2844 
	#GPIOTE_CONFIG_OUTINIT_High
 (1ULè

	)

2847 
	#GPIOTE_CONFIG_POLARITY_Pos
 (16ULè

	)

2848 
	#GPIOTE_CONFIG_POLARITY_Msk
 (0x3UL << 
GPIOTE_CONFIG_POLARITY_Pos
è

	)

2849 
	#GPIOTE_CONFIG_POLARITY_LoToHi
 (0x01ULè

	)

2850 
	#GPIOTE_CONFIG_POLARITY_HiToLo
 (0x02ULè

	)

2851 
	#GPIOTE_CONFIG_POLARITY_ToggË
 (0x03ULè

	)

2854 
	#GPIOTE_CONFIG_PSEL_Pos
 (8ULè

	)

2855 
	#GPIOTE_CONFIG_PSEL_Msk
 (0x1FUL << 
GPIOTE_CONFIG_PSEL_Pos
è

	)

2858 
	#GPIOTE_CONFIG_MODE_Pos
 (0ULè

	)

2859 
	#GPIOTE_CONFIG_MODE_Msk
 (0x3UL << 
GPIOTE_CONFIG_MODE_Pos
è

	)

2860 
	#GPIOTE_CONFIG_MODE_Di§bËd
 (0x00ULè

	)

2861 
	#GPIOTE_CONFIG_MODE_Ev’t
 (0x01ULè

	)

2862 
	#GPIOTE_CONFIG_MODE_Task
 (0x03ULè

	)

2868 
	#GPIOTE_POWER_POWER_Pos
 (0ULè

	)

2869 
	#GPIOTE_POWER_POWER_Msk
 (0x1UL << 
GPIOTE_POWER_POWER_Pos
è

	)

2870 
	#GPIOTE_POWER_POWER_Di§bËd
 (0ULè

	)

2871 
	#GPIOTE_POWER_POWER_EÇbËd
 (1ULè

	)

2881 
	#LPCOMP_SHORTS_CROSS_STOP_Pos
 (4ULè

	)

2882 
	#LPCOMP_SHORTS_CROSS_STOP_Msk
 (0x1UL << 
LPCOMP_SHORTS_CROSS_STOP_Pos
è

	)

2883 
	#LPCOMP_SHORTS_CROSS_STOP_Di§bËd
 (0ULè

	)

2884 
	#LPCOMP_SHORTS_CROSS_STOP_EÇbËd
 (1ULè

	)

2887 
	#LPCOMP_SHORTS_UP_STOP_Pos
 (3ULè

	)

2888 
	#LPCOMP_SHORTS_UP_STOP_Msk
 (0x1UL << 
LPCOMP_SHORTS_UP_STOP_Pos
è

	)

2889 
	#LPCOMP_SHORTS_UP_STOP_Di§bËd
 (0ULè

	)

2890 
	#LPCOMP_SHORTS_UP_STOP_EÇbËd
 (1ULè

	)

2893 
	#LPCOMP_SHORTS_DOWN_STOP_Pos
 (2ULè

	)

2894 
	#LPCOMP_SHORTS_DOWN_STOP_Msk
 (0x1UL << 
LPCOMP_SHORTS_DOWN_STOP_Pos
è

	)

2895 
	#LPCOMP_SHORTS_DOWN_STOP_Di§bËd
 (0ULè

	)

2896 
	#LPCOMP_SHORTS_DOWN_STOP_EÇbËd
 (1ULè

	)

2899 
	#LPCOMP_SHORTS_READY_STOP_Pos
 (1ULè

	)

2900 
	#LPCOMP_SHORTS_READY_STOP_Msk
 (0x1UL << 
LPCOMP_SHORTS_READY_STOP_Pos
è

	)

2901 
	#LPCOMP_SHORTS_READY_STOP_Di§bËd
 (0ULè

	)

2902 
	#LPCOMP_SHORTS_READY_STOP_EÇbËd
 (1ULè

	)

2905 
	#LPCOMP_SHORTS_READY_SAMPLE_Pos
 (0ULè

	)

2906 
	#LPCOMP_SHORTS_READY_SAMPLE_Msk
 (0x1UL << 
LPCOMP_SHORTS_READY_SAMPLE_Pos
è

	)

2907 
	#LPCOMP_SHORTS_READY_SAMPLE_Di§bËd
 (0ULè

	)

2908 
	#LPCOMP_SHORTS_READY_SAMPLE_EÇbËd
 (1ULè

	)

2914 
	#LPCOMP_INTENSET_CROSS_Pos
 (3ULè

	)

2915 
	#LPCOMP_INTENSET_CROSS_Msk
 (0x1UL << 
LPCOMP_INTENSET_CROSS_Pos
è

	)

2916 
	#LPCOMP_INTENSET_CROSS_Di§bËd
 (0ULè

	)

2917 
	#LPCOMP_INTENSET_CROSS_EÇbËd
 (1ULè

	)

2918 
	#LPCOMP_INTENSET_CROSS_S‘
 (1ULè

	)

2921 
	#LPCOMP_INTENSET_UP_Pos
 (2ULè

	)

2922 
	#LPCOMP_INTENSET_UP_Msk
 (0x1UL << 
LPCOMP_INTENSET_UP_Pos
è

	)

2923 
	#LPCOMP_INTENSET_UP_Di§bËd
 (0ULè

	)

2924 
	#LPCOMP_INTENSET_UP_EÇbËd
 (1ULè

	)

2925 
	#LPCOMP_INTENSET_UP_S‘
 (1ULè

	)

2928 
	#LPCOMP_INTENSET_DOWN_Pos
 (1ULè

	)

2929 
	#LPCOMP_INTENSET_DOWN_Msk
 (0x1UL << 
LPCOMP_INTENSET_DOWN_Pos
è

	)

2930 
	#LPCOMP_INTENSET_DOWN_Di§bËd
 (0ULè

	)

2931 
	#LPCOMP_INTENSET_DOWN_EÇbËd
 (1ULè

	)

2932 
	#LPCOMP_INTENSET_DOWN_S‘
 (1ULè

	)

2935 
	#LPCOMP_INTENSET_READY_Pos
 (0ULè

	)

2936 
	#LPCOMP_INTENSET_READY_Msk
 (0x1UL << 
LPCOMP_INTENSET_READY_Pos
è

	)

2937 
	#LPCOMP_INTENSET_READY_Di§bËd
 (0ULè

	)

2938 
	#LPCOMP_INTENSET_READY_EÇbËd
 (1ULè

	)

2939 
	#LPCOMP_INTENSET_READY_S‘
 (1ULè

	)

2945 
	#LPCOMP_INTENCLR_CROSS_Pos
 (3ULè

	)

2946 
	#LPCOMP_INTENCLR_CROSS_Msk
 (0x1UL << 
LPCOMP_INTENCLR_CROSS_Pos
è

	)

2947 
	#LPCOMP_INTENCLR_CROSS_Di§bËd
 (0ULè

	)

2948 
	#LPCOMP_INTENCLR_CROSS_EÇbËd
 (1ULè

	)

2949 
	#LPCOMP_INTENCLR_CROSS_CË¬
 (1ULè

	)

2952 
	#LPCOMP_INTENCLR_UP_Pos
 (2ULè

	)

2953 
	#LPCOMP_INTENCLR_UP_Msk
 (0x1UL << 
LPCOMP_INTENCLR_UP_Pos
è

	)

2954 
	#LPCOMP_INTENCLR_UP_Di§bËd
 (0ULè

	)

2955 
	#LPCOMP_INTENCLR_UP_EÇbËd
 (1ULè

	)

2956 
	#LPCOMP_INTENCLR_UP_CË¬
 (1ULè

	)

2959 
	#LPCOMP_INTENCLR_DOWN_Pos
 (1ULè

	)

2960 
	#LPCOMP_INTENCLR_DOWN_Msk
 (0x1UL << 
LPCOMP_INTENCLR_DOWN_Pos
è

	)

2961 
	#LPCOMP_INTENCLR_DOWN_Di§bËd
 (0ULè

	)

2962 
	#LPCOMP_INTENCLR_DOWN_EÇbËd
 (1ULè

	)

2963 
	#LPCOMP_INTENCLR_DOWN_CË¬
 (1ULè

	)

2966 
	#LPCOMP_INTENCLR_READY_Pos
 (0ULè

	)

2967 
	#LPCOMP_INTENCLR_READY_Msk
 (0x1UL << 
LPCOMP_INTENCLR_READY_Pos
è

	)

2968 
	#LPCOMP_INTENCLR_READY_Di§bËd
 (0ULè

	)

2969 
	#LPCOMP_INTENCLR_READY_EÇbËd
 (1ULè

	)

2970 
	#LPCOMP_INTENCLR_READY_CË¬
 (1ULè

	)

2976 
	#LPCOMP_RESULT_RESULT_Pos
 (0ULè

	)

2977 
	#LPCOMP_RESULT_RESULT_Msk
 (0x1UL << 
LPCOMP_RESULT_RESULT_Pos
è

	)

2978 
	#LPCOMP_RESULT_RESULT_B–low
 (0ULè

	)

2979 
	#LPCOMP_RESULT_RESULT_Above
 (1ULè

	)

2985 
	#LPCOMP_ENABLE_ENABLE_Pos
 (0ULè

	)

2986 
	#LPCOMP_ENABLE_ENABLE_Msk
 (0x3UL << 
LPCOMP_ENABLE_ENABLE_Pos
è

	)

2987 
	#LPCOMP_ENABLE_ENABLE_Di§bËd
 (0x00ULè

	)

2988 
	#LPCOMP_ENABLE_ENABLE_EÇbËd
 (0x01ULè

	)

2994 
	#LPCOMP_PSEL_PSEL_Pos
 (0ULè

	)

2995 
	#LPCOMP_PSEL_PSEL_Msk
 (0x7UL << 
LPCOMP_PSEL_PSEL_Pos
è

	)

2996 
	#LPCOMP_PSEL_PSEL_AÇlogIÅut0
 (0ULè

	)

2997 
	#LPCOMP_PSEL_PSEL_AÇlogIÅut1
 (1ULè

	)

2998 
	#LPCOMP_PSEL_PSEL_AÇlogIÅut2
 (2ULè

	)

2999 
	#LPCOMP_PSEL_PSEL_AÇlogIÅut3
 (3ULè

	)

3000 
	#LPCOMP_PSEL_PSEL_AÇlogIÅut4
 (4ULè

	)

3001 
	#LPCOMP_PSEL_PSEL_AÇlogIÅut5
 (5ULè

	)

3002 
	#LPCOMP_PSEL_PSEL_AÇlogIÅut6
 (6ULè

	)

3003 
	#LPCOMP_PSEL_PSEL_AÇlogIÅut7
 (7ULè

	)

3009 
	#LPCOMP_REFSEL_REFSEL_Pos
 (0ULè

	)

3010 
	#LPCOMP_REFSEL_REFSEL_Msk
 (0x7UL << 
LPCOMP_REFSEL_REFSEL_Pos
è

	)

3011 
	#LPCOMP_REFSEL_REFSEL_SuµlyOÃEighthP»sÿlšg
 (0ULè

	)

3012 
	#LPCOMP_REFSEL_REFSEL_SuµlyTwoEighthsP»sÿlšg
 (1ULè

	)

3013 
	#LPCOMP_REFSEL_REFSEL_SuµlyTh»eEighthsP»sÿlšg
 (2ULè

	)

3014 
	#LPCOMP_REFSEL_REFSEL_SuµlyFourEighthsP»sÿlšg
 (3ULè

	)

3015 
	#LPCOMP_REFSEL_REFSEL_SuµlyFiveEighthsP»sÿlšg
 (4ULè

	)

3016 
	#LPCOMP_REFSEL_REFSEL_SuµlySixEighthsP»sÿlšg
 (5ULè

	)

3017 
	#LPCOMP_REFSEL_REFSEL_SuµlySev’EighthsP»sÿlšg
 (6ULè

	)

3018 
	#LPCOMP_REFSEL_REFSEL_ARef
 (7ULè

	)

3024 
	#LPCOMP_EXTREFSEL_EXTREFSEL_Pos
 (0ULè

	)

3025 
	#LPCOMP_EXTREFSEL_EXTREFSEL_Msk
 (0x1UL << 
LPCOMP_EXTREFSEL_EXTREFSEL_Pos
è

	)

3026 
	#LPCOMP_EXTREFSEL_EXTREFSEL_AÇlogReã»nû0
 (0ULè

	)

3027 
	#LPCOMP_EXTREFSEL_EXTREFSEL_AÇlogReã»nû1
 (1ULè

	)

3033 
	#LPCOMP_ANADETECT_ANADETECT_Pos
 (0ULè

	)

3034 
	#LPCOMP_ANADETECT_ANADETECT_Msk
 (0x3UL << 
LPCOMP_ANADETECT_ANADETECT_Pos
è

	)

3035 
	#LPCOMP_ANADETECT_ANADETECT_Cross
 (0ULè

	)

3036 
	#LPCOMP_ANADETECT_ANADETECT_Up
 (1ULè

	)

3037 
	#LPCOMP_ANADETECT_ANADETECT_Down
 (2ULè

	)

3043 
	#LPCOMP_POWER_POWER_Pos
 (0ULè

	)

3044 
	#LPCOMP_POWER_POWER_Msk
 (0x1UL << 
LPCOMP_POWER_POWER_Pos
è

	)

3045 
	#LPCOMP_POWER_POWER_Di§bËd
 (0ULè

	)

3046 
	#LPCOMP_POWER_POWER_EÇbËd
 (1ULè

	)

3056 
	#MPU_PERR0_PPI_Pos
 (31ULè

	)

3057 
	#MPU_PERR0_PPI_Msk
 (0x1UL << 
MPU_PERR0_PPI_Pos
è

	)

3058 
	#MPU_PERR0_PPI_InRegiÚ1
 (0ULè

	)

3059 
	#MPU_PERR0_PPI_InRegiÚ0
 (1ULè

	)

3062 
	#MPU_PERR0_NVMC_Pos
 (30ULè

	)

3063 
	#MPU_PERR0_NVMC_Msk
 (0x1UL << 
MPU_PERR0_NVMC_Pos
è

	)

3064 
	#MPU_PERR0_NVMC_InRegiÚ1
 (0ULè

	)

3065 
	#MPU_PERR0_NVMC_InRegiÚ0
 (1ULè

	)

3068 
	#MPU_PERR0_LPCOMP_Pos
 (19ULè

	)

3069 
	#MPU_PERR0_LPCOMP_Msk
 (0x1UL << 
MPU_PERR0_LPCOMP_Pos
è

	)

3070 
	#MPU_PERR0_LPCOMP_InRegiÚ1
 (0ULè

	)

3071 
	#MPU_PERR0_LPCOMP_InRegiÚ0
 (1ULè

	)

3074 
	#MPU_PERR0_QDEC_Pos
 (18ULè

	)

3075 
	#MPU_PERR0_QDEC_Msk
 (0x1UL << 
MPU_PERR0_QDEC_Pos
è

	)

3076 
	#MPU_PERR0_QDEC_InRegiÚ1
 (0ULè

	)

3077 
	#MPU_PERR0_QDEC_InRegiÚ0
 (1ULè

	)

3080 
	#MPU_PERR0_RTC1_Pos
 (17ULè

	)

3081 
	#MPU_PERR0_RTC1_Msk
 (0x1UL << 
MPU_PERR0_RTC1_Pos
è

	)

3082 
	#MPU_PERR0_RTC1_InRegiÚ1
 (0ULè

	)

3083 
	#MPU_PERR0_RTC1_InRegiÚ0
 (1ULè

	)

3086 
	#MPU_PERR0_WDT_Pos
 (16ULè

	)

3087 
	#MPU_PERR0_WDT_Msk
 (0x1UL << 
MPU_PERR0_WDT_Pos
è

	)

3088 
	#MPU_PERR0_WDT_InRegiÚ1
 (0ULè

	)

3089 
	#MPU_PERR0_WDT_InRegiÚ0
 (1ULè

	)

3092 
	#MPU_PERR0_CCM_AAR_Pos
 (15ULè

	)

3093 
	#MPU_PERR0_CCM_AAR_Msk
 (0x1UL << 
MPU_PERR0_CCM_AAR_Pos
è

	)

3094 
	#MPU_PERR0_CCM_AAR_InRegiÚ1
 (0ULè

	)

3095 
	#MPU_PERR0_CCM_AAR_InRegiÚ0
 (1ULè

	)

3098 
	#MPU_PERR0_ECB_Pos
 (14ULè

	)

3099 
	#MPU_PERR0_ECB_Msk
 (0x1UL << 
MPU_PERR0_ECB_Pos
è

	)

3100 
	#MPU_PERR0_ECB_InRegiÚ1
 (0ULè

	)

3101 
	#MPU_PERR0_ECB_InRegiÚ0
 (1ULè

	)

3104 
	#MPU_PERR0_RNG_Pos
 (13ULè

	)

3105 
	#MPU_PERR0_RNG_Msk
 (0x1UL << 
MPU_PERR0_RNG_Pos
è

	)

3106 
	#MPU_PERR0_RNG_InRegiÚ1
 (0ULè

	)

3107 
	#MPU_PERR0_RNG_InRegiÚ0
 (1ULè

	)

3110 
	#MPU_PERR0_TEMP_Pos
 (12ULè

	)

3111 
	#MPU_PERR0_TEMP_Msk
 (0x1UL << 
MPU_PERR0_TEMP_Pos
è

	)

3112 
	#MPU_PERR0_TEMP_InRegiÚ1
 (0ULè

	)

3113 
	#MPU_PERR0_TEMP_InRegiÚ0
 (1ULè

	)

3116 
	#MPU_PERR0_RTC0_Pos
 (11ULè

	)

3117 
	#MPU_PERR0_RTC0_Msk
 (0x1UL << 
MPU_PERR0_RTC0_Pos
è

	)

3118 
	#MPU_PERR0_RTC0_InRegiÚ1
 (0ULè

	)

3119 
	#MPU_PERR0_RTC0_InRegiÚ0
 (1ULè

	)

3122 
	#MPU_PERR0_TIMER2_Pos
 (10ULè

	)

3123 
	#MPU_PERR0_TIMER2_Msk
 (0x1UL << 
MPU_PERR0_TIMER2_Pos
è

	)

3124 
	#MPU_PERR0_TIMER2_InRegiÚ1
 (0ULè

	)

3125 
	#MPU_PERR0_TIMER2_InRegiÚ0
 (1ULè

	)

3128 
	#MPU_PERR0_TIMER1_Pos
 (9ULè

	)

3129 
	#MPU_PERR0_TIMER1_Msk
 (0x1UL << 
MPU_PERR0_TIMER1_Pos
è

	)

3130 
	#MPU_PERR0_TIMER1_InRegiÚ1
 (0ULè

	)

3131 
	#MPU_PERR0_TIMER1_InRegiÚ0
 (1ULè

	)

3134 
	#MPU_PERR0_TIMER0_Pos
 (8ULè

	)

3135 
	#MPU_PERR0_TIMER0_Msk
 (0x1UL << 
MPU_PERR0_TIMER0_Pos
è

	)

3136 
	#MPU_PERR0_TIMER0_InRegiÚ1
 (0ULè

	)

3137 
	#MPU_PERR0_TIMER0_InRegiÚ0
 (1ULè

	)

3140 
	#MPU_PERR0_ADC_Pos
 (7ULè

	)

3141 
	#MPU_PERR0_ADC_Msk
 (0x1UL << 
MPU_PERR0_ADC_Pos
è

	)

3142 
	#MPU_PERR0_ADC_InRegiÚ1
 (0ULè

	)

3143 
	#MPU_PERR0_ADC_InRegiÚ0
 (1ULè

	)

3146 
	#MPU_PERR0_GPIOTE_Pos
 (6ULè

	)

3147 
	#MPU_PERR0_GPIOTE_Msk
 (0x1UL << 
MPU_PERR0_GPIOTE_Pos
è

	)

3148 
	#MPU_PERR0_GPIOTE_InRegiÚ1
 (0ULè

	)

3149 
	#MPU_PERR0_GPIOTE_InRegiÚ0
 (1ULè

	)

3152 
	#MPU_PERR0_SPI1_TWI1_Pos
 (4ULè

	)

3153 
	#MPU_PERR0_SPI1_TWI1_Msk
 (0x1UL << 
MPU_PERR0_SPI1_TWI1_Pos
è

	)

3154 
	#MPU_PERR0_SPI1_TWI1_InRegiÚ1
 (0ULè

	)

3155 
	#MPU_PERR0_SPI1_TWI1_InRegiÚ0
 (1ULè

	)

3158 
	#MPU_PERR0_SPI0_TWI0_Pos
 (3ULè

	)

3159 
	#MPU_PERR0_SPI0_TWI0_Msk
 (0x1UL << 
MPU_PERR0_SPI0_TWI0_Pos
è

	)

3160 
	#MPU_PERR0_SPI0_TWI0_InRegiÚ1
 (0ULè

	)

3161 
	#MPU_PERR0_SPI0_TWI0_InRegiÚ0
 (1ULè

	)

3164 
	#MPU_PERR0_UART0_Pos
 (2ULè

	)

3165 
	#MPU_PERR0_UART0_Msk
 (0x1UL << 
MPU_PERR0_UART0_Pos
è

	)

3166 
	#MPU_PERR0_UART0_InRegiÚ1
 (0ULè

	)

3167 
	#MPU_PERR0_UART0_InRegiÚ0
 (1ULè

	)

3170 
	#MPU_PERR0_RADIO_Pos
 (1ULè

	)

3171 
	#MPU_PERR0_RADIO_Msk
 (0x1UL << 
MPU_PERR0_RADIO_Pos
è

	)

3172 
	#MPU_PERR0_RADIO_InRegiÚ1
 (0ULè

	)

3173 
	#MPU_PERR0_RADIO_InRegiÚ0
 (1ULè

	)

3176 
	#MPU_PERR0_POWER_CLOCK_Pos
 (0ULè

	)

3177 
	#MPU_PERR0_POWER_CLOCK_Msk
 (0x1UL << 
MPU_PERR0_POWER_CLOCK_Pos
è

	)

3178 
	#MPU_PERR0_POWER_CLOCK_InRegiÚ1
 (0ULè

	)

3179 
	#MPU_PERR0_POWER_CLOCK_InRegiÚ0
 (1ULè

	)

3185 
	#MPU_PROTENSET0_PROTREG31_Pos
 (31ULè

	)

3186 
	#MPU_PROTENSET0_PROTREG31_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG31_Pos
è

	)

3187 
	#MPU_PROTENSET0_PROTREG31_Di§bËd
 (0ULè

	)

3188 
	#MPU_PROTENSET0_PROTREG31_EÇbËd
 (1ULè

	)

3189 
	#MPU_PROTENSET0_PROTREG31_S‘
 (1ULè

	)

3192 
	#MPU_PROTENSET0_PROTREG30_Pos
 (30ULè

	)

3193 
	#MPU_PROTENSET0_PROTREG30_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG30_Pos
è

	)

3194 
	#MPU_PROTENSET0_PROTREG30_Di§bËd
 (0ULè

	)

3195 
	#MPU_PROTENSET0_PROTREG30_EÇbËd
 (1ULè

	)

3196 
	#MPU_PROTENSET0_PROTREG30_S‘
 (1ULè

	)

3199 
	#MPU_PROTENSET0_PROTREG29_Pos
 (29ULè

	)

3200 
	#MPU_PROTENSET0_PROTREG29_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG29_Pos
è

	)

3201 
	#MPU_PROTENSET0_PROTREG29_Di§bËd
 (0ULè

	)

3202 
	#MPU_PROTENSET0_PROTREG29_EÇbËd
 (1ULè

	)

3203 
	#MPU_PROTENSET0_PROTREG29_S‘
 (1ULè

	)

3206 
	#MPU_PROTENSET0_PROTREG28_Pos
 (28ULè

	)

3207 
	#MPU_PROTENSET0_PROTREG28_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG28_Pos
è

	)

3208 
	#MPU_PROTENSET0_PROTREG28_Di§bËd
 (0ULè

	)

3209 
	#MPU_PROTENSET0_PROTREG28_EÇbËd
 (1ULè

	)

3210 
	#MPU_PROTENSET0_PROTREG28_S‘
 (1ULè

	)

3213 
	#MPU_PROTENSET0_PROTREG27_Pos
 (27ULè

	)

3214 
	#MPU_PROTENSET0_PROTREG27_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG27_Pos
è

	)

3215 
	#MPU_PROTENSET0_PROTREG27_Di§bËd
 (0ULè

	)

3216 
	#MPU_PROTENSET0_PROTREG27_EÇbËd
 (1ULè

	)

3217 
	#MPU_PROTENSET0_PROTREG27_S‘
 (1ULè

	)

3220 
	#MPU_PROTENSET0_PROTREG26_Pos
 (26ULè

	)

3221 
	#MPU_PROTENSET0_PROTREG26_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG26_Pos
è

	)

3222 
	#MPU_PROTENSET0_PROTREG26_Di§bËd
 (0ULè

	)

3223 
	#MPU_PROTENSET0_PROTREG26_EÇbËd
 (1ULè

	)

3224 
	#MPU_PROTENSET0_PROTREG26_S‘
 (1ULè

	)

3227 
	#MPU_PROTENSET0_PROTREG25_Pos
 (25ULè

	)

3228 
	#MPU_PROTENSET0_PROTREG25_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG25_Pos
è

	)

3229 
	#MPU_PROTENSET0_PROTREG25_Di§bËd
 (0ULè

	)

3230 
	#MPU_PROTENSET0_PROTREG25_EÇbËd
 (1ULè

	)

3231 
	#MPU_PROTENSET0_PROTREG25_S‘
 (1ULè

	)

3234 
	#MPU_PROTENSET0_PROTREG24_Pos
 (24ULè

	)

3235 
	#MPU_PROTENSET0_PROTREG24_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG24_Pos
è

	)

3236 
	#MPU_PROTENSET0_PROTREG24_Di§bËd
 (0ULè

	)

3237 
	#MPU_PROTENSET0_PROTREG24_EÇbËd
 (1ULè

	)

3238 
	#MPU_PROTENSET0_PROTREG24_S‘
 (1ULè

	)

3241 
	#MPU_PROTENSET0_PROTREG23_Pos
 (23ULè

	)

3242 
	#MPU_PROTENSET0_PROTREG23_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG23_Pos
è

	)

3243 
	#MPU_PROTENSET0_PROTREG23_Di§bËd
 (0ULè

	)

3244 
	#MPU_PROTENSET0_PROTREG23_EÇbËd
 (1ULè

	)

3245 
	#MPU_PROTENSET0_PROTREG23_S‘
 (1ULè

	)

3248 
	#MPU_PROTENSET0_PROTREG22_Pos
 (22ULè

	)

3249 
	#MPU_PROTENSET0_PROTREG22_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG22_Pos
è

	)

3250 
	#MPU_PROTENSET0_PROTREG22_Di§bËd
 (0ULè

	)

3251 
	#MPU_PROTENSET0_PROTREG22_EÇbËd
 (1ULè

	)

3252 
	#MPU_PROTENSET0_PROTREG22_S‘
 (1ULè

	)

3255 
	#MPU_PROTENSET0_PROTREG21_Pos
 (21ULè

	)

3256 
	#MPU_PROTENSET0_PROTREG21_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG21_Pos
è

	)

3257 
	#MPU_PROTENSET0_PROTREG21_Di§bËd
 (0ULè

	)

3258 
	#MPU_PROTENSET0_PROTREG21_EÇbËd
 (1ULè

	)

3259 
	#MPU_PROTENSET0_PROTREG21_S‘
 (1ULè

	)

3262 
	#MPU_PROTENSET0_PROTREG20_Pos
 (20ULè

	)

3263 
	#MPU_PROTENSET0_PROTREG20_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG20_Pos
è

	)

3264 
	#MPU_PROTENSET0_PROTREG20_Di§bËd
 (0ULè

	)

3265 
	#MPU_PROTENSET0_PROTREG20_EÇbËd
 (1ULè

	)

3266 
	#MPU_PROTENSET0_PROTREG20_S‘
 (1ULè

	)

3269 
	#MPU_PROTENSET0_PROTREG19_Pos
 (19ULè

	)

3270 
	#MPU_PROTENSET0_PROTREG19_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG19_Pos
è

	)

3271 
	#MPU_PROTENSET0_PROTREG19_Di§bËd
 (0ULè

	)

3272 
	#MPU_PROTENSET0_PROTREG19_EÇbËd
 (1ULè

	)

3273 
	#MPU_PROTENSET0_PROTREG19_S‘
 (1ULè

	)

3276 
	#MPU_PROTENSET0_PROTREG18_Pos
 (18ULè

	)

3277 
	#MPU_PROTENSET0_PROTREG18_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG18_Pos
è

	)

3278 
	#MPU_PROTENSET0_PROTREG18_Di§bËd
 (0ULè

	)

3279 
	#MPU_PROTENSET0_PROTREG18_EÇbËd
 (1ULè

	)

3280 
	#MPU_PROTENSET0_PROTREG18_S‘
 (1ULè

	)

3283 
	#MPU_PROTENSET0_PROTREG17_Pos
 (17ULè

	)

3284 
	#MPU_PROTENSET0_PROTREG17_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG17_Pos
è

	)

3285 
	#MPU_PROTENSET0_PROTREG17_Di§bËd
 (0ULè

	)

3286 
	#MPU_PROTENSET0_PROTREG17_EÇbËd
 (1ULè

	)

3287 
	#MPU_PROTENSET0_PROTREG17_S‘
 (1ULè

	)

3290 
	#MPU_PROTENSET0_PROTREG16_Pos
 (16ULè

	)

3291 
	#MPU_PROTENSET0_PROTREG16_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG16_Pos
è

	)

3292 
	#MPU_PROTENSET0_PROTREG16_Di§bËd
 (0ULè

	)

3293 
	#MPU_PROTENSET0_PROTREG16_EÇbËd
 (1ULè

	)

3294 
	#MPU_PROTENSET0_PROTREG16_S‘
 (1ULè

	)

3297 
	#MPU_PROTENSET0_PROTREG15_Pos
 (15ULè

	)

3298 
	#MPU_PROTENSET0_PROTREG15_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG15_Pos
è

	)

3299 
	#MPU_PROTENSET0_PROTREG15_Di§bËd
 (0ULè

	)

3300 
	#MPU_PROTENSET0_PROTREG15_EÇbËd
 (1ULè

	)

3301 
	#MPU_PROTENSET0_PROTREG15_S‘
 (1ULè

	)

3304 
	#MPU_PROTENSET0_PROTREG14_Pos
 (14ULè

	)

3305 
	#MPU_PROTENSET0_PROTREG14_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG14_Pos
è

	)

3306 
	#MPU_PROTENSET0_PROTREG14_Di§bËd
 (0ULè

	)

3307 
	#MPU_PROTENSET0_PROTREG14_EÇbËd
 (1ULè

	)

3308 
	#MPU_PROTENSET0_PROTREG14_S‘
 (1ULè

	)

3311 
	#MPU_PROTENSET0_PROTREG13_Pos
 (13ULè

	)

3312 
	#MPU_PROTENSET0_PROTREG13_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG13_Pos
è

	)

3313 
	#MPU_PROTENSET0_PROTREG13_Di§bËd
 (0ULè

	)

3314 
	#MPU_PROTENSET0_PROTREG13_EÇbËd
 (1ULè

	)

3315 
	#MPU_PROTENSET0_PROTREG13_S‘
 (1ULè

	)

3318 
	#MPU_PROTENSET0_PROTREG12_Pos
 (12ULè

	)

3319 
	#MPU_PROTENSET0_PROTREG12_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG12_Pos
è

	)

3320 
	#MPU_PROTENSET0_PROTREG12_Di§bËd
 (0ULè

	)

3321 
	#MPU_PROTENSET0_PROTREG12_EÇbËd
 (1ULè

	)

3322 
	#MPU_PROTENSET0_PROTREG12_S‘
 (1ULè

	)

3325 
	#MPU_PROTENSET0_PROTREG11_Pos
 (11ULè

	)

3326 
	#MPU_PROTENSET0_PROTREG11_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG11_Pos
è

	)

3327 
	#MPU_PROTENSET0_PROTREG11_Di§bËd
 (0ULè

	)

3328 
	#MPU_PROTENSET0_PROTREG11_EÇbËd
 (1ULè

	)

3329 
	#MPU_PROTENSET0_PROTREG11_S‘
 (1ULè

	)

3332 
	#MPU_PROTENSET0_PROTREG10_Pos
 (10ULè

	)

3333 
	#MPU_PROTENSET0_PROTREG10_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG10_Pos
è

	)

3334 
	#MPU_PROTENSET0_PROTREG10_Di§bËd
 (0ULè

	)

3335 
	#MPU_PROTENSET0_PROTREG10_EÇbËd
 (1ULè

	)

3336 
	#MPU_PROTENSET0_PROTREG10_S‘
 (1ULè

	)

3339 
	#MPU_PROTENSET0_PROTREG9_Pos
 (9ULè

	)

3340 
	#MPU_PROTENSET0_PROTREG9_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG9_Pos
è

	)

3341 
	#MPU_PROTENSET0_PROTREG9_Di§bËd
 (0ULè

	)

3342 
	#MPU_PROTENSET0_PROTREG9_EÇbËd
 (1ULè

	)

3343 
	#MPU_PROTENSET0_PROTREG9_S‘
 (1ULè

	)

3346 
	#MPU_PROTENSET0_PROTREG8_Pos
 (8ULè

	)

3347 
	#MPU_PROTENSET0_PROTREG8_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG8_Pos
è

	)

3348 
	#MPU_PROTENSET0_PROTREG8_Di§bËd
 (0ULè

	)

3349 
	#MPU_PROTENSET0_PROTREG8_EÇbËd
 (1ULè

	)

3350 
	#MPU_PROTENSET0_PROTREG8_S‘
 (1ULè

	)

3353 
	#MPU_PROTENSET0_PROTREG7_Pos
 (7ULè

	)

3354 
	#MPU_PROTENSET0_PROTREG7_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG7_Pos
è

	)

3355 
	#MPU_PROTENSET0_PROTREG7_Di§bËd
 (0ULè

	)

3356 
	#MPU_PROTENSET0_PROTREG7_EÇbËd
 (1ULè

	)

3357 
	#MPU_PROTENSET0_PROTREG7_S‘
 (1ULè

	)

3360 
	#MPU_PROTENSET0_PROTREG6_Pos
 (6ULè

	)

3361 
	#MPU_PROTENSET0_PROTREG6_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG6_Pos
è

	)

3362 
	#MPU_PROTENSET0_PROTREG6_Di§bËd
 (0ULè

	)

3363 
	#MPU_PROTENSET0_PROTREG6_EÇbËd
 (1ULè

	)

3364 
	#MPU_PROTENSET0_PROTREG6_S‘
 (1ULè

	)

3367 
	#MPU_PROTENSET0_PROTREG5_Pos
 (5ULè

	)

3368 
	#MPU_PROTENSET0_PROTREG5_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG5_Pos
è

	)

3369 
	#MPU_PROTENSET0_PROTREG5_Di§bËd
 (0ULè

	)

3370 
	#MPU_PROTENSET0_PROTREG5_EÇbËd
 (1ULè

	)

3371 
	#MPU_PROTENSET0_PROTREG5_S‘
 (1ULè

	)

3374 
	#MPU_PROTENSET0_PROTREG4_Pos
 (4ULè

	)

3375 
	#MPU_PROTENSET0_PROTREG4_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG4_Pos
è

	)

3376 
	#MPU_PROTENSET0_PROTREG4_Di§bËd
 (0ULè

	)

3377 
	#MPU_PROTENSET0_PROTREG4_EÇbËd
 (1ULè

	)

3378 
	#MPU_PROTENSET0_PROTREG4_S‘
 (1ULè

	)

3381 
	#MPU_PROTENSET0_PROTREG3_Pos
 (3ULè

	)

3382 
	#MPU_PROTENSET0_PROTREG3_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG3_Pos
è

	)

3383 
	#MPU_PROTENSET0_PROTREG3_Di§bËd
 (0ULè

	)

3384 
	#MPU_PROTENSET0_PROTREG3_EÇbËd
 (1ULè

	)

3385 
	#MPU_PROTENSET0_PROTREG3_S‘
 (1ULè

	)

3388 
	#MPU_PROTENSET0_PROTREG2_Pos
 (2ULè

	)

3389 
	#MPU_PROTENSET0_PROTREG2_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG2_Pos
è

	)

3390 
	#MPU_PROTENSET0_PROTREG2_Di§bËd
 (0ULè

	)

3391 
	#MPU_PROTENSET0_PROTREG2_EÇbËd
 (1ULè

	)

3392 
	#MPU_PROTENSET0_PROTREG2_S‘
 (1ULè

	)

3395 
	#MPU_PROTENSET0_PROTREG1_Pos
 (1ULè

	)

3396 
	#MPU_PROTENSET0_PROTREG1_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG1_Pos
è

	)

3397 
	#MPU_PROTENSET0_PROTREG1_Di§bËd
 (0ULè

	)

3398 
	#MPU_PROTENSET0_PROTREG1_EÇbËd
 (1ULè

	)

3399 
	#MPU_PROTENSET0_PROTREG1_S‘
 (1ULè

	)

3402 
	#MPU_PROTENSET0_PROTREG0_Pos
 (0ULè

	)

3403 
	#MPU_PROTENSET0_PROTREG0_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG0_Pos
è

	)

3404 
	#MPU_PROTENSET0_PROTREG0_Di§bËd
 (0ULè

	)

3405 
	#MPU_PROTENSET0_PROTREG0_EÇbËd
 (1ULè

	)

3406 
	#MPU_PROTENSET0_PROTREG0_S‘
 (1ULè

	)

3412 
	#MPU_PROTENSET1_PROTREG63_Pos
 (31ULè

	)

3413 
	#MPU_PROTENSET1_PROTREG63_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG63_Pos
è

	)

3414 
	#MPU_PROTENSET1_PROTREG63_Di§bËd
 (0ULè

	)

3415 
	#MPU_PROTENSET1_PROTREG63_EÇbËd
 (1ULè

	)

3416 
	#MPU_PROTENSET1_PROTREG63_S‘
 (1ULè

	)

3419 
	#MPU_PROTENSET1_PROTREG62_Pos
 (30ULè

	)

3420 
	#MPU_PROTENSET1_PROTREG62_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG62_Pos
è

	)

3421 
	#MPU_PROTENSET1_PROTREG62_Di§bËd
 (0ULè

	)

3422 
	#MPU_PROTENSET1_PROTREG62_EÇbËd
 (1ULè

	)

3423 
	#MPU_PROTENSET1_PROTREG62_S‘
 (1ULè

	)

3426 
	#MPU_PROTENSET1_PROTREG61_Pos
 (29ULè

	)

3427 
	#MPU_PROTENSET1_PROTREG61_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG61_Pos
è

	)

3428 
	#MPU_PROTENSET1_PROTREG61_Di§bËd
 (0ULè

	)

3429 
	#MPU_PROTENSET1_PROTREG61_EÇbËd
 (1ULè

	)

3430 
	#MPU_PROTENSET1_PROTREG61_S‘
 (1ULè

	)

3433 
	#MPU_PROTENSET1_PROTREG60_Pos
 (28ULè

	)

3434 
	#MPU_PROTENSET1_PROTREG60_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG60_Pos
è

	)

3435 
	#MPU_PROTENSET1_PROTREG60_Di§bËd
 (0ULè

	)

3436 
	#MPU_PROTENSET1_PROTREG60_EÇbËd
 (1ULè

	)

3437 
	#MPU_PROTENSET1_PROTREG60_S‘
 (1ULè

	)

3440 
	#MPU_PROTENSET1_PROTREG59_Pos
 (27ULè

	)

3441 
	#MPU_PROTENSET1_PROTREG59_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG59_Pos
è

	)

3442 
	#MPU_PROTENSET1_PROTREG59_Di§bËd
 (0ULè

	)

3443 
	#MPU_PROTENSET1_PROTREG59_EÇbËd
 (1ULè

	)

3444 
	#MPU_PROTENSET1_PROTREG59_S‘
 (1ULè

	)

3447 
	#MPU_PROTENSET1_PROTREG58_Pos
 (26ULè

	)

3448 
	#MPU_PROTENSET1_PROTREG58_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG58_Pos
è

	)

3449 
	#MPU_PROTENSET1_PROTREG58_Di§bËd
 (0ULè

	)

3450 
	#MPU_PROTENSET1_PROTREG58_EÇbËd
 (1ULè

	)

3451 
	#MPU_PROTENSET1_PROTREG58_S‘
 (1ULè

	)

3454 
	#MPU_PROTENSET1_PROTREG57_Pos
 (25ULè

	)

3455 
	#MPU_PROTENSET1_PROTREG57_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG57_Pos
è

	)

3456 
	#MPU_PROTENSET1_PROTREG57_Di§bËd
 (0ULè

	)

3457 
	#MPU_PROTENSET1_PROTREG57_EÇbËd
 (1ULè

	)

3458 
	#MPU_PROTENSET1_PROTREG57_S‘
 (1ULè

	)

3461 
	#MPU_PROTENSET1_PROTREG56_Pos
 (24ULè

	)

3462 
	#MPU_PROTENSET1_PROTREG56_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG56_Pos
è

	)

3463 
	#MPU_PROTENSET1_PROTREG56_Di§bËd
 (0ULè

	)

3464 
	#MPU_PROTENSET1_PROTREG56_EÇbËd
 (1ULè

	)

3465 
	#MPU_PROTENSET1_PROTREG56_S‘
 (1ULè

	)

3468 
	#MPU_PROTENSET1_PROTREG55_Pos
 (23ULè

	)

3469 
	#MPU_PROTENSET1_PROTREG55_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG55_Pos
è

	)

3470 
	#MPU_PROTENSET1_PROTREG55_Di§bËd
 (0ULè

	)

3471 
	#MPU_PROTENSET1_PROTREG55_EÇbËd
 (1ULè

	)

3472 
	#MPU_PROTENSET1_PROTREG55_S‘
 (1ULè

	)

3475 
	#MPU_PROTENSET1_PROTREG54_Pos
 (22ULè

	)

3476 
	#MPU_PROTENSET1_PROTREG54_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG54_Pos
è

	)

3477 
	#MPU_PROTENSET1_PROTREG54_Di§bËd
 (0ULè

	)

3478 
	#MPU_PROTENSET1_PROTREG54_EÇbËd
 (1ULè

	)

3479 
	#MPU_PROTENSET1_PROTREG54_S‘
 (1ULè

	)

3482 
	#MPU_PROTENSET1_PROTREG53_Pos
 (21ULè

	)

3483 
	#MPU_PROTENSET1_PROTREG53_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG53_Pos
è

	)

3484 
	#MPU_PROTENSET1_PROTREG53_Di§bËd
 (0ULè

	)

3485 
	#MPU_PROTENSET1_PROTREG53_EÇbËd
 (1ULè

	)

3486 
	#MPU_PROTENSET1_PROTREG53_S‘
 (1ULè

	)

3489 
	#MPU_PROTENSET1_PROTREG52_Pos
 (20ULè

	)

3490 
	#MPU_PROTENSET1_PROTREG52_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG52_Pos
è

	)

3491 
	#MPU_PROTENSET1_PROTREG52_Di§bËd
 (0ULè

	)

3492 
	#MPU_PROTENSET1_PROTREG52_EÇbËd
 (1ULè

	)

3493 
	#MPU_PROTENSET1_PROTREG52_S‘
 (1ULè

	)

3496 
	#MPU_PROTENSET1_PROTREG51_Pos
 (19ULè

	)

3497 
	#MPU_PROTENSET1_PROTREG51_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG51_Pos
è

	)

3498 
	#MPU_PROTENSET1_PROTREG51_Di§bËd
 (0ULè

	)

3499 
	#MPU_PROTENSET1_PROTREG51_EÇbËd
 (1ULè

	)

3500 
	#MPU_PROTENSET1_PROTREG51_S‘
 (1ULè

	)

3503 
	#MPU_PROTENSET1_PROTREG50_Pos
 (18ULè

	)

3504 
	#MPU_PROTENSET1_PROTREG50_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG50_Pos
è

	)

3505 
	#MPU_PROTENSET1_PROTREG50_Di§bËd
 (0ULè

	)

3506 
	#MPU_PROTENSET1_PROTREG50_EÇbËd
 (1ULè

	)

3507 
	#MPU_PROTENSET1_PROTREG50_S‘
 (1ULè

	)

3510 
	#MPU_PROTENSET1_PROTREG49_Pos
 (17ULè

	)

3511 
	#MPU_PROTENSET1_PROTREG49_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG49_Pos
è

	)

3512 
	#MPU_PROTENSET1_PROTREG49_Di§bËd
 (0ULè

	)

3513 
	#MPU_PROTENSET1_PROTREG49_EÇbËd
 (1ULè

	)

3514 
	#MPU_PROTENSET1_PROTREG49_S‘
 (1ULè

	)

3517 
	#MPU_PROTENSET1_PROTREG48_Pos
 (16ULè

	)

3518 
	#MPU_PROTENSET1_PROTREG48_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG48_Pos
è

	)

3519 
	#MPU_PROTENSET1_PROTREG48_Di§bËd
 (0ULè

	)

3520 
	#MPU_PROTENSET1_PROTREG48_EÇbËd
 (1ULè

	)

3521 
	#MPU_PROTENSET1_PROTREG48_S‘
 (1ULè

	)

3524 
	#MPU_PROTENSET1_PROTREG47_Pos
 (15ULè

	)

3525 
	#MPU_PROTENSET1_PROTREG47_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG47_Pos
è

	)

3526 
	#MPU_PROTENSET1_PROTREG47_Di§bËd
 (0ULè

	)

3527 
	#MPU_PROTENSET1_PROTREG47_EÇbËd
 (1ULè

	)

3528 
	#MPU_PROTENSET1_PROTREG47_S‘
 (1ULè

	)

3531 
	#MPU_PROTENSET1_PROTREG46_Pos
 (14ULè

	)

3532 
	#MPU_PROTENSET1_PROTREG46_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG46_Pos
è

	)

3533 
	#MPU_PROTENSET1_PROTREG46_Di§bËd
 (0ULè

	)

3534 
	#MPU_PROTENSET1_PROTREG46_EÇbËd
 (1ULè

	)

3535 
	#MPU_PROTENSET1_PROTREG46_S‘
 (1ULè

	)

3538 
	#MPU_PROTENSET1_PROTREG45_Pos
 (13ULè

	)

3539 
	#MPU_PROTENSET1_PROTREG45_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG45_Pos
è

	)

3540 
	#MPU_PROTENSET1_PROTREG45_Di§bËd
 (0ULè

	)

3541 
	#MPU_PROTENSET1_PROTREG45_EÇbËd
 (1ULè

	)

3542 
	#MPU_PROTENSET1_PROTREG45_S‘
 (1ULè

	)

3545 
	#MPU_PROTENSET1_PROTREG44_Pos
 (12ULè

	)

3546 
	#MPU_PROTENSET1_PROTREG44_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG44_Pos
è

	)

3547 
	#MPU_PROTENSET1_PROTREG44_Di§bËd
 (0ULè

	)

3548 
	#MPU_PROTENSET1_PROTREG44_EÇbËd
 (1ULè

	)

3549 
	#MPU_PROTENSET1_PROTREG44_S‘
 (1ULè

	)

3552 
	#MPU_PROTENSET1_PROTREG43_Pos
 (11ULè

	)

3553 
	#MPU_PROTENSET1_PROTREG43_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG43_Pos
è

	)

3554 
	#MPU_PROTENSET1_PROTREG43_Di§bËd
 (0ULè

	)

3555 
	#MPU_PROTENSET1_PROTREG43_EÇbËd
 (1ULè

	)

3556 
	#MPU_PROTENSET1_PROTREG43_S‘
 (1ULè

	)

3559 
	#MPU_PROTENSET1_PROTREG42_Pos
 (10ULè

	)

3560 
	#MPU_PROTENSET1_PROTREG42_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG42_Pos
è

	)

3561 
	#MPU_PROTENSET1_PROTREG42_Di§bËd
 (0ULè

	)

3562 
	#MPU_PROTENSET1_PROTREG42_EÇbËd
 (1ULè

	)

3563 
	#MPU_PROTENSET1_PROTREG42_S‘
 (1ULè

	)

3566 
	#MPU_PROTENSET1_PROTREG41_Pos
 (9ULè

	)

3567 
	#MPU_PROTENSET1_PROTREG41_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG41_Pos
è

	)

3568 
	#MPU_PROTENSET1_PROTREG41_Di§bËd
 (0ULè

	)

3569 
	#MPU_PROTENSET1_PROTREG41_EÇbËd
 (1ULè

	)

3570 
	#MPU_PROTENSET1_PROTREG41_S‘
 (1ULè

	)

3573 
	#MPU_PROTENSET1_PROTREG40_Pos
 (8ULè

	)

3574 
	#MPU_PROTENSET1_PROTREG40_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG40_Pos
è

	)

3575 
	#MPU_PROTENSET1_PROTREG40_Di§bËd
 (0ULè

	)

3576 
	#MPU_PROTENSET1_PROTREG40_EÇbËd
 (1ULè

	)

3577 
	#MPU_PROTENSET1_PROTREG40_S‘
 (1ULè

	)

3580 
	#MPU_PROTENSET1_PROTREG39_Pos
 (7ULè

	)

3581 
	#MPU_PROTENSET1_PROTREG39_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG39_Pos
è

	)

3582 
	#MPU_PROTENSET1_PROTREG39_Di§bËd
 (0ULè

	)

3583 
	#MPU_PROTENSET1_PROTREG39_EÇbËd
 (1ULè

	)

3584 
	#MPU_PROTENSET1_PROTREG39_S‘
 (1ULè

	)

3587 
	#MPU_PROTENSET1_PROTREG38_Pos
 (6ULè

	)

3588 
	#MPU_PROTENSET1_PROTREG38_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG38_Pos
è

	)

3589 
	#MPU_PROTENSET1_PROTREG38_Di§bËd
 (0ULè

	)

3590 
	#MPU_PROTENSET1_PROTREG38_EÇbËd
 (1ULè

	)

3591 
	#MPU_PROTENSET1_PROTREG38_S‘
 (1ULè

	)

3594 
	#MPU_PROTENSET1_PROTREG37_Pos
 (5ULè

	)

3595 
	#MPU_PROTENSET1_PROTREG37_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG37_Pos
è

	)

3596 
	#MPU_PROTENSET1_PROTREG37_Di§bËd
 (0ULè

	)

3597 
	#MPU_PROTENSET1_PROTREG37_EÇbËd
 (1ULè

	)

3598 
	#MPU_PROTENSET1_PROTREG37_S‘
 (1ULè

	)

3601 
	#MPU_PROTENSET1_PROTREG36_Pos
 (4ULè

	)

3602 
	#MPU_PROTENSET1_PROTREG36_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG36_Pos
è

	)

3603 
	#MPU_PROTENSET1_PROTREG36_Di§bËd
 (0ULè

	)

3604 
	#MPU_PROTENSET1_PROTREG36_EÇbËd
 (1ULè

	)

3605 
	#MPU_PROTENSET1_PROTREG36_S‘
 (1ULè

	)

3608 
	#MPU_PROTENSET1_PROTREG35_Pos
 (3ULè

	)

3609 
	#MPU_PROTENSET1_PROTREG35_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG35_Pos
è

	)

3610 
	#MPU_PROTENSET1_PROTREG35_Di§bËd
 (0ULè

	)

3611 
	#MPU_PROTENSET1_PROTREG35_EÇbËd
 (1ULè

	)

3612 
	#MPU_PROTENSET1_PROTREG35_S‘
 (1ULè

	)

3615 
	#MPU_PROTENSET1_PROTREG34_Pos
 (2ULè

	)

3616 
	#MPU_PROTENSET1_PROTREG34_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG34_Pos
è

	)

3617 
	#MPU_PROTENSET1_PROTREG34_Di§bËd
 (0ULè

	)

3618 
	#MPU_PROTENSET1_PROTREG34_EÇbËd
 (1ULè

	)

3619 
	#MPU_PROTENSET1_PROTREG34_S‘
 (1ULè

	)

3622 
	#MPU_PROTENSET1_PROTREG33_Pos
 (1ULè

	)

3623 
	#MPU_PROTENSET1_PROTREG33_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG33_Pos
è

	)

3624 
	#MPU_PROTENSET1_PROTREG33_Di§bËd
 (0ULè

	)

3625 
	#MPU_PROTENSET1_PROTREG33_EÇbËd
 (1ULè

	)

3626 
	#MPU_PROTENSET1_PROTREG33_S‘
 (1ULè

	)

3629 
	#MPU_PROTENSET1_PROTREG32_Pos
 (0ULè

	)

3630 
	#MPU_PROTENSET1_PROTREG32_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG32_Pos
è

	)

3631 
	#MPU_PROTENSET1_PROTREG32_Di§bËd
 (0ULè

	)

3632 
	#MPU_PROTENSET1_PROTREG32_EÇbËd
 (1ULè

	)

3633 
	#MPU_PROTENSET1_PROTREG32_S‘
 (1ULè

	)

3639 
	#MPU_DISABLEINDEBUG_DISABLEINDEBUG_Pos
 (0ULè

	)

3640 
	#MPU_DISABLEINDEBUG_DISABLEINDEBUG_Msk
 (0x1UL << 
MPU_DISABLEINDEBUG_DISABLEINDEBUG_Pos
è

	)

3641 
	#MPU_DISABLEINDEBUG_DISABLEINDEBUG_EÇbËd
 (0ULè

	)

3642 
	#MPU_DISABLEINDEBUG_DISABLEINDEBUG_Di§bËd
 (1ULè

	)

3648 
	#MPU_PROTBLOCKSIZE_PROTBLOCKSIZE_Pos
 (0ULè

	)

3649 
	#MPU_PROTBLOCKSIZE_PROTBLOCKSIZE_Msk
 (0x3UL << 
MPU_PROTBLOCKSIZE_PROTBLOCKSIZE_Pos
è

	)

3650 
	#MPU_PROTBLOCKSIZE_PROTBLOCKSIZE_4k
 (0ULè

	)

3660 
	#NVMC_READY_READY_Pos
 (0ULè

	)

3661 
	#NVMC_READY_READY_Msk
 (0x1UL << 
NVMC_READY_READY_Pos
è

	)

3662 
	#NVMC_READY_READY_Busy
 (0ULè

	)

3663 
	#NVMC_READY_READY_R—dy
 (1ULè

	)

3669 
	#NVMC_CONFIG_WEN_Pos
 (0ULè

	)

3670 
	#NVMC_CONFIG_WEN_Msk
 (0x3UL << 
NVMC_CONFIG_WEN_Pos
è

	)

3671 
	#NVMC_CONFIG_WEN_R’
 (0x00ULè

	)

3672 
	#NVMC_CONFIG_WEN_W’
 (0x01ULè

	)

3673 
	#NVMC_CONFIG_WEN_E’
 (0x02ULè

	)

3679 
	#NVMC_ERASEALL_ERASEALL_Pos
 (0ULè

	)

3680 
	#NVMC_ERASEALL_ERASEALL_Msk
 (0x1UL << 
NVMC_ERASEALL_ERASEALL_Pos
è

	)

3681 
	#NVMC_ERASEALL_ERASEALL_NoO³¿tiÚ
 (0ULè

	)

3682 
	#NVMC_ERASEALL_ERASEALL_E¿£
 (1ULè

	)

3688 
	#NVMC_ERASEUICR_ERASEUICR_Pos
 (0ULè

	)

3689 
	#NVMC_ERASEUICR_ERASEUICR_Msk
 (0x1UL << 
NVMC_ERASEUICR_ERASEUICR_Pos
è

	)

3690 
	#NVMC_ERASEUICR_ERASEUICR_NoO³¿tiÚ
 (0ULè

	)

3691 
	#NVMC_ERASEUICR_ERASEUICR_E¿£
 (1ULè

	)

3701 
	#POWER_INTENSET_POFWARN_Pos
 (2ULè

	)

3702 
	#POWER_INTENSET_POFWARN_Msk
 (0x1UL << 
POWER_INTENSET_POFWARN_Pos
è

	)

3703 
	#POWER_INTENSET_POFWARN_Di§bËd
 (0ULè

	)

3704 
	#POWER_INTENSET_POFWARN_EÇbËd
 (1ULè

	)

3705 
	#POWER_INTENSET_POFWARN_S‘
 (1ULè

	)

3711 
	#POWER_INTENCLR_POFWARN_Pos
 (2ULè

	)

3712 
	#POWER_INTENCLR_POFWARN_Msk
 (0x1UL << 
POWER_INTENCLR_POFWARN_Pos
è

	)

3713 
	#POWER_INTENCLR_POFWARN_Di§bËd
 (0ULè

	)

3714 
	#POWER_INTENCLR_POFWARN_EÇbËd
 (1ULè

	)

3715 
	#POWER_INTENCLR_POFWARN_CË¬
 (1ULè

	)

3721 
	#POWER_RESETREAS_DIF_Pos
 (18ULè

	)

3722 
	#POWER_RESETREAS_DIF_Msk
 (0x1UL << 
POWER_RESETREAS_DIF_Pos
è

	)

3725 
	#POWER_RESETREAS_LPCOMP_Pos
 (17ULè

	)

3726 
	#POWER_RESETREAS_LPCOMP_Msk
 (0x1UL << 
POWER_RESETREAS_LPCOMP_Pos
è

	)

3729 
	#POWER_RESETREAS_OFF_Pos
 (16ULè

	)

3730 
	#POWER_RESETREAS_OFF_Msk
 (0x1UL << 
POWER_RESETREAS_OFF_Pos
è

	)

3733 
	#POWER_RESETREAS_LOCKUP_Pos
 (3ULè

	)

3734 
	#POWER_RESETREAS_LOCKUP_Msk
 (0x1UL << 
POWER_RESETREAS_LOCKUP_Pos
è

	)

3737 
	#POWER_RESETREAS_SREQ_Pos
 (2ULè

	)

3738 
	#POWER_RESETREAS_SREQ_Msk
 (0x1UL << 
POWER_RESETREAS_SREQ_Pos
è

	)

3741 
	#POWER_RESETREAS_DOG_Pos
 (1ULè

	)

3742 
	#POWER_RESETREAS_DOG_Msk
 (0x1UL << 
POWER_RESETREAS_DOG_Pos
è

	)

3745 
	#POWER_RESETREAS_RESETPIN_Pos
 (0ULè

	)

3746 
	#POWER_RESETREAS_RESETPIN_Msk
 (0x1UL << 
POWER_RESETREAS_RESETPIN_Pos
è

	)

3752 
	#POWER_RAMSTATUS_RAMBLOCK3_Pos
 (3ULè

	)

3753 
	#POWER_RAMSTATUS_RAMBLOCK3_Msk
 (0x1UL << 
POWER_RAMSTATUS_RAMBLOCK3_Pos
è

	)

3754 
	#POWER_RAMSTATUS_RAMBLOCK3_Off
 (0ULè

	)

3755 
	#POWER_RAMSTATUS_RAMBLOCK3_On
 (1ULè

	)

3758 
	#POWER_RAMSTATUS_RAMBLOCK2_Pos
 (2ULè

	)

3759 
	#POWER_RAMSTATUS_RAMBLOCK2_Msk
 (0x1UL << 
POWER_RAMSTATUS_RAMBLOCK2_Pos
è

	)

3760 
	#POWER_RAMSTATUS_RAMBLOCK2_Off
 (0ULè

	)

3761 
	#POWER_RAMSTATUS_RAMBLOCK2_On
 (1ULè

	)

3764 
	#POWER_RAMSTATUS_RAMBLOCK1_Pos
 (1ULè

	)

3765 
	#POWER_RAMSTATUS_RAMBLOCK1_Msk
 (0x1UL << 
POWER_RAMSTATUS_RAMBLOCK1_Pos
è

	)

3766 
	#POWER_RAMSTATUS_RAMBLOCK1_Off
 (0ULè

	)

3767 
	#POWER_RAMSTATUS_RAMBLOCK1_On
 (1ULè

	)

3770 
	#POWER_RAMSTATUS_RAMBLOCK0_Pos
 (0ULè

	)

3771 
	#POWER_RAMSTATUS_RAMBLOCK0_Msk
 (0x1UL << 
POWER_RAMSTATUS_RAMBLOCK0_Pos
è

	)

3772 
	#POWER_RAMSTATUS_RAMBLOCK0_Off
 (0ULè

	)

3773 
	#POWER_RAMSTATUS_RAMBLOCK0_On
 (1ULè

	)

3779 
	#POWER_SYSTEMOFF_SYSTEMOFF_Pos
 (0ULè

	)

3780 
	#POWER_SYSTEMOFF_SYSTEMOFF_Msk
 (0x1UL << 
POWER_SYSTEMOFF_SYSTEMOFF_Pos
è

	)

3781 
	#POWER_SYSTEMOFF_SYSTEMOFF_EÁ”
 (1ULè

	)

3787 
	#POWER_POFCON_THRESHOLD_Pos
 (1ULè

	)

3788 
	#POWER_POFCON_THRESHOLD_Msk
 (0x3UL << 
POWER_POFCON_THRESHOLD_Pos
è

	)

3789 
	#POWER_POFCON_THRESHOLD_V21
 (0x00ULè

	)

3790 
	#POWER_POFCON_THRESHOLD_V23
 (0x01ULè

	)

3791 
	#POWER_POFCON_THRESHOLD_V25
 (0x02ULè

	)

3792 
	#POWER_POFCON_THRESHOLD_V27
 (0x03ULè

	)

3795 
	#POWER_POFCON_POF_Pos
 (0ULè

	)

3796 
	#POWER_POFCON_POF_Msk
 (0x1UL << 
POWER_POFCON_POF_Pos
è

	)

3797 
	#POWER_POFCON_POF_Di§bËd
 (0ULè

	)

3798 
	#POWER_POFCON_POF_EÇbËd
 (1ULè

	)

3804 
	#POWER_GPREGRET_GPREGRET_Pos
 (0ULè

	)

3805 
	#POWER_GPREGRET_GPREGRET_Msk
 (0xFFUL << 
POWER_GPREGRET_GPREGRET_Pos
è

	)

3811 
	#POWER_RAMON_OFFRAM1_Pos
 (17ULè

	)

3812 
	#POWER_RAMON_OFFRAM1_Msk
 (0x1UL << 
POWER_RAMON_OFFRAM1_Pos
è

	)

3813 
	#POWER_RAMON_OFFRAM1_RAM1Off
 (0ULè

	)

3814 
	#POWER_RAMON_OFFRAM1_RAM1On
 (1ULè

	)

3817 
	#POWER_RAMON_OFFRAM0_Pos
 (16ULè

	)

3818 
	#POWER_RAMON_OFFRAM0_Msk
 (0x1UL << 
POWER_RAMON_OFFRAM0_Pos
è

	)

3819 
	#POWER_RAMON_OFFRAM0_RAM0Off
 (0ULè

	)

3820 
	#POWER_RAMON_OFFRAM0_RAM0On
 (1ULè

	)

3823 
	#POWER_RAMON_ONRAM1_Pos
 (1ULè

	)

3824 
	#POWER_RAMON_ONRAM1_Msk
 (0x1UL << 
POWER_RAMON_ONRAM1_Pos
è

	)

3825 
	#POWER_RAMON_ONRAM1_RAM1Off
 (0ULè

	)

3826 
	#POWER_RAMON_ONRAM1_RAM1On
 (1ULè

	)

3829 
	#POWER_RAMON_ONRAM0_Pos
 (0ULè

	)

3830 
	#POWER_RAMON_ONRAM0_Msk
 (0x1UL << 
POWER_RAMON_ONRAM0_Pos
è

	)

3831 
	#POWER_RAMON_ONRAM0_RAM0Off
 (0ULè

	)

3832 
	#POWER_RAMON_ONRAM0_RAM0On
 (1ULè

	)

3838 
	#POWER_RESET_RESET_Pos
 (0ULè

	)

3839 
	#POWER_RESET_RESET_Msk
 (0x1UL << 
POWER_RESET_RESET_Pos
è

	)

3840 
	#POWER_RESET_RESET_Di§bËd
 (0ULè

	)

3841 
	#POWER_RESET_RESET_EÇbËd
 (1ULè

	)

3847 
	#POWER_RAMONB_OFFRAM3_Pos
 (17ULè

	)

3848 
	#POWER_RAMONB_OFFRAM3_Msk
 (0x1UL << 
POWER_RAMONB_OFFRAM3_Pos
è

	)

3849 
	#POWER_RAMONB_OFFRAM3_RAM3Off
 (0ULè

	)

3850 
	#POWER_RAMONB_OFFRAM3_RAM3On
 (1ULè

	)

3853 
	#POWER_RAMONB_OFFRAM2_Pos
 (16ULè

	)

3854 
	#POWER_RAMONB_OFFRAM2_Msk
 (0x1UL << 
POWER_RAMONB_OFFRAM2_Pos
è

	)

3855 
	#POWER_RAMONB_OFFRAM2_RAM2Off
 (0ULè

	)

3856 
	#POWER_RAMONB_OFFRAM2_RAM2On
 (1ULè

	)

3859 
	#POWER_RAMONB_ONRAM3_Pos
 (1ULè

	)

3860 
	#POWER_RAMONB_ONRAM3_Msk
 (0x1UL << 
POWER_RAMONB_ONRAM3_Pos
è

	)

3861 
	#POWER_RAMONB_ONRAM3_RAM3Off
 (0ULè

	)

3862 
	#POWER_RAMONB_ONRAM3_RAM3On
 (1ULè

	)

3865 
	#POWER_RAMONB_ONRAM2_Pos
 (0ULè

	)

3866 
	#POWER_RAMONB_ONRAM2_Msk
 (0x1UL << 
POWER_RAMONB_ONRAM2_Pos
è

	)

3867 
	#POWER_RAMONB_ONRAM2_RAM2Off
 (0ULè

	)

3868 
	#POWER_RAMONB_ONRAM2_RAM2On
 (1ULè

	)

3874 
	#POWER_DCDCEN_DCDCEN_Pos
 (0ULè

	)

3875 
	#POWER_DCDCEN_DCDCEN_Msk
 (0x1UL << 
POWER_DCDCEN_DCDCEN_Pos
è

	)

3876 
	#POWER_DCDCEN_DCDCEN_Di§bËd
 (0ULè

	)

3877 
	#POWER_DCDCEN_DCDCEN_EÇbËd
 (1ULè

	)

3883 
	#POWER_DCDCFORCE_FORCEON_Pos
 (1ULè

	)

3884 
	#POWER_DCDCFORCE_FORCEON_Msk
 (0x1UL << 
POWER_DCDCFORCE_FORCEON_Pos
è

	)

3885 
	#POWER_DCDCFORCE_FORCEON_NoFÜû
 (0ULè

	)

3886 
	#POWER_DCDCFORCE_FORCEON_FÜû
 (1ULè

	)

3889 
	#POWER_DCDCFORCE_FORCEOFF_Pos
 (0ULè

	)

3890 
	#POWER_DCDCFORCE_FORCEOFF_Msk
 (0x1UL << 
POWER_DCDCFORCE_FORCEOFF_Pos
è

	)

3891 
	#POWER_DCDCFORCE_FORCEOFF_NoFÜû
 (0ULè

	)

3892 
	#POWER_DCDCFORCE_FORCEOFF_FÜû
 (1ULè

	)

3902 
	#PPI_CHEN_CH31_Pos
 (31ULè

	)

3903 
	#PPI_CHEN_CH31_Msk
 (0x1UL << 
PPI_CHEN_CH31_Pos
è

	)

3904 
	#PPI_CHEN_CH31_Di§bËd
 (0ULè

	)

3905 
	#PPI_CHEN_CH31_EÇbËd
 (1ULè

	)

3908 
	#PPI_CHEN_CH30_Pos
 (30ULè

	)

3909 
	#PPI_CHEN_CH30_Msk
 (0x1UL << 
PPI_CHEN_CH30_Pos
è

	)

3910 
	#PPI_CHEN_CH30_Di§bËd
 (0ULè

	)

3911 
	#PPI_CHEN_CH30_EÇbËd
 (1ULè

	)

3914 
	#PPI_CHEN_CH29_Pos
 (29ULè

	)

3915 
	#PPI_CHEN_CH29_Msk
 (0x1UL << 
PPI_CHEN_CH29_Pos
è

	)

3916 
	#PPI_CHEN_CH29_Di§bËd
 (0ULè

	)

3917 
	#PPI_CHEN_CH29_EÇbËd
 (1ULè

	)

3920 
	#PPI_CHEN_CH28_Pos
 (28ULè

	)

3921 
	#PPI_CHEN_CH28_Msk
 (0x1UL << 
PPI_CHEN_CH28_Pos
è

	)

3922 
	#PPI_CHEN_CH28_Di§bËd
 (0ULè

	)

3923 
	#PPI_CHEN_CH28_EÇbËd
 (1ULè

	)

3926 
	#PPI_CHEN_CH27_Pos
 (27ULè

	)

3927 
	#PPI_CHEN_CH27_Msk
 (0x1UL << 
PPI_CHEN_CH27_Pos
è

	)

3928 
	#PPI_CHEN_CH27_Di§bËd
 (0ULè

	)

3929 
	#PPI_CHEN_CH27_EÇbËd
 (1ULè

	)

3932 
	#PPI_CHEN_CH26_Pos
 (26ULè

	)

3933 
	#PPI_CHEN_CH26_Msk
 (0x1UL << 
PPI_CHEN_CH26_Pos
è

	)

3934 
	#PPI_CHEN_CH26_Di§bËd
 (0ULè

	)

3935 
	#PPI_CHEN_CH26_EÇbËd
 (1ULè

	)

3938 
	#PPI_CHEN_CH25_Pos
 (25ULè

	)

3939 
	#PPI_CHEN_CH25_Msk
 (0x1UL << 
PPI_CHEN_CH25_Pos
è

	)

3940 
	#PPI_CHEN_CH25_Di§bËd
 (0ULè

	)

3941 
	#PPI_CHEN_CH25_EÇbËd
 (1ULè

	)

3944 
	#PPI_CHEN_CH24_Pos
 (24ULè

	)

3945 
	#PPI_CHEN_CH24_Msk
 (0x1UL << 
PPI_CHEN_CH24_Pos
è

	)

3946 
	#PPI_CHEN_CH24_Di§bËd
 (0ULè

	)

3947 
	#PPI_CHEN_CH24_EÇbËd
 (1ULè

	)

3950 
	#PPI_CHEN_CH23_Pos
 (23ULè

	)

3951 
	#PPI_CHEN_CH23_Msk
 (0x1UL << 
PPI_CHEN_CH23_Pos
è

	)

3952 
	#PPI_CHEN_CH23_Di§bËd
 (0ULè

	)

3953 
	#PPI_CHEN_CH23_EÇbËd
 (1ULè

	)

3956 
	#PPI_CHEN_CH22_Pos
 (22ULè

	)

3957 
	#PPI_CHEN_CH22_Msk
 (0x1UL << 
PPI_CHEN_CH22_Pos
è

	)

3958 
	#PPI_CHEN_CH22_Di§bËd
 (0ULè

	)

3959 
	#PPI_CHEN_CH22_EÇbËd
 (1ULè

	)

3962 
	#PPI_CHEN_CH21_Pos
 (21ULè

	)

3963 
	#PPI_CHEN_CH21_Msk
 (0x1UL << 
PPI_CHEN_CH21_Pos
è

	)

3964 
	#PPI_CHEN_CH21_Di§bËd
 (0ULè

	)

3965 
	#PPI_CHEN_CH21_EÇbËd
 (1ULè

	)

3968 
	#PPI_CHEN_CH20_Pos
 (20ULè

	)

3969 
	#PPI_CHEN_CH20_Msk
 (0x1UL << 
PPI_CHEN_CH20_Pos
è

	)

3970 
	#PPI_CHEN_CH20_Di§bËd
 (0ULè

	)

3971 
	#PPI_CHEN_CH20_EÇbËd
 (1ULè

	)

3974 
	#PPI_CHEN_CH15_Pos
 (15ULè

	)

3975 
	#PPI_CHEN_CH15_Msk
 (0x1UL << 
PPI_CHEN_CH15_Pos
è

	)

3976 
	#PPI_CHEN_CH15_Di§bËd
 (0ULè

	)

3977 
	#PPI_CHEN_CH15_EÇbËd
 (1ULè

	)

3980 
	#PPI_CHEN_CH14_Pos
 (14ULè

	)

3981 
	#PPI_CHEN_CH14_Msk
 (0x1UL << 
PPI_CHEN_CH14_Pos
è

	)

3982 
	#PPI_CHEN_CH14_Di§bËd
 (0ULè

	)

3983 
	#PPI_CHEN_CH14_EÇbËd
 (1ULè

	)

3986 
	#PPI_CHEN_CH13_Pos
 (13ULè

	)

3987 
	#PPI_CHEN_CH13_Msk
 (0x1UL << 
PPI_CHEN_CH13_Pos
è

	)

3988 
	#PPI_CHEN_CH13_Di§bËd
 (0ULè

	)

3989 
	#PPI_CHEN_CH13_EÇbËd
 (1ULè

	)

3992 
	#PPI_CHEN_CH12_Pos
 (12ULè

	)

3993 
	#PPI_CHEN_CH12_Msk
 (0x1UL << 
PPI_CHEN_CH12_Pos
è

	)

3994 
	#PPI_CHEN_CH12_Di§bËd
 (0ULè

	)

3995 
	#PPI_CHEN_CH12_EÇbËd
 (1ULè

	)

3998 
	#PPI_CHEN_CH11_Pos
 (11ULè

	)

3999 
	#PPI_CHEN_CH11_Msk
 (0x1UL << 
PPI_CHEN_CH11_Pos
è

	)

4000 
	#PPI_CHEN_CH11_Di§bËd
 (0ULè

	)

4001 
	#PPI_CHEN_CH11_EÇbËd
 (1ULè

	)

4004 
	#PPI_CHEN_CH10_Pos
 (10ULè

	)

4005 
	#PPI_CHEN_CH10_Msk
 (0x1UL << 
PPI_CHEN_CH10_Pos
è

	)

4006 
	#PPI_CHEN_CH10_Di§bËd
 (0ULè

	)

4007 
	#PPI_CHEN_CH10_EÇbËd
 (1ULè

	)

4010 
	#PPI_CHEN_CH9_Pos
 (9ULè

	)

4011 
	#PPI_CHEN_CH9_Msk
 (0x1UL << 
PPI_CHEN_CH9_Pos
è

	)

4012 
	#PPI_CHEN_CH9_Di§bËd
 (0ULè

	)

4013 
	#PPI_CHEN_CH9_EÇbËd
 (1ULè

	)

4016 
	#PPI_CHEN_CH8_Pos
 (8ULè

	)

4017 
	#PPI_CHEN_CH8_Msk
 (0x1UL << 
PPI_CHEN_CH8_Pos
è

	)

4018 
	#PPI_CHEN_CH8_Di§bËd
 (0ULè

	)

4019 
	#PPI_CHEN_CH8_EÇbËd
 (1ULè

	)

4022 
	#PPI_CHEN_CH7_Pos
 (7ULè

	)

4023 
	#PPI_CHEN_CH7_Msk
 (0x1UL << 
PPI_CHEN_CH7_Pos
è

	)

4024 
	#PPI_CHEN_CH7_Di§bËd
 (0ULè

	)

4025 
	#PPI_CHEN_CH7_EÇbËd
 (1ULè

	)

4028 
	#PPI_CHEN_CH6_Pos
 (6ULè

	)

4029 
	#PPI_CHEN_CH6_Msk
 (0x1UL << 
PPI_CHEN_CH6_Pos
è

	)

4030 
	#PPI_CHEN_CH6_Di§bËd
 (0ULè

	)

4031 
	#PPI_CHEN_CH6_EÇbËd
 (1ULè

	)

4034 
	#PPI_CHEN_CH5_Pos
 (5ULè

	)

4035 
	#PPI_CHEN_CH5_Msk
 (0x1UL << 
PPI_CHEN_CH5_Pos
è

	)

4036 
	#PPI_CHEN_CH5_Di§bËd
 (0ULè

	)

4037 
	#PPI_CHEN_CH5_EÇbËd
 (1ULè

	)

4040 
	#PPI_CHEN_CH4_Pos
 (4ULè

	)

4041 
	#PPI_CHEN_CH4_Msk
 (0x1UL << 
PPI_CHEN_CH4_Pos
è

	)

4042 
	#PPI_CHEN_CH4_Di§bËd
 (0ULè

	)

4043 
	#PPI_CHEN_CH4_EÇbËd
 (1ULè

	)

4046 
	#PPI_CHEN_CH3_Pos
 (3ULè

	)

4047 
	#PPI_CHEN_CH3_Msk
 (0x1UL << 
PPI_CHEN_CH3_Pos
è

	)

4048 
	#PPI_CHEN_CH3_Di§bËd
 (0ULè

	)

4049 
	#PPI_CHEN_CH3_EÇbËd
 (1ULè

	)

4052 
	#PPI_CHEN_CH2_Pos
 (2ULè

	)

4053 
	#PPI_CHEN_CH2_Msk
 (0x1UL << 
PPI_CHEN_CH2_Pos
è

	)

4054 
	#PPI_CHEN_CH2_Di§bËd
 (0ULè

	)

4055 
	#PPI_CHEN_CH2_EÇbËd
 (1ULè

	)

4058 
	#PPI_CHEN_CH1_Pos
 (1ULè

	)

4059 
	#PPI_CHEN_CH1_Msk
 (0x1UL << 
PPI_CHEN_CH1_Pos
è

	)

4060 
	#PPI_CHEN_CH1_Di§bËd
 (0ULè

	)

4061 
	#PPI_CHEN_CH1_EÇbËd
 (1ULè

	)

4064 
	#PPI_CHEN_CH0_Pos
 (0ULè

	)

4065 
	#PPI_CHEN_CH0_Msk
 (0x1UL << 
PPI_CHEN_CH0_Pos
è

	)

4066 
	#PPI_CHEN_CH0_Di§bËd
 (0ULè

	)

4067 
	#PPI_CHEN_CH0_EÇbËd
 (1ULè

	)

4073 
	#PPI_CHENSET_CH31_Pos
 (31ULè

	)

4074 
	#PPI_CHENSET_CH31_Msk
 (0x1UL << 
PPI_CHENSET_CH31_Pos
è

	)

4075 
	#PPI_CHENSET_CH31_Di§bËd
 (0ULè

	)

4076 
	#PPI_CHENSET_CH31_EÇbËd
 (1ULè

	)

4077 
	#PPI_CHENSET_CH31_S‘
 (1ULè

	)

4080 
	#PPI_CHENSET_CH30_Pos
 (30ULè

	)

4081 
	#PPI_CHENSET_CH30_Msk
 (0x1UL << 
PPI_CHENSET_CH30_Pos
è

	)

4082 
	#PPI_CHENSET_CH30_Di§bËd
 (0ULè

	)

4083 
	#PPI_CHENSET_CH30_EÇbËd
 (1ULè

	)

4084 
	#PPI_CHENSET_CH30_S‘
 (1ULè

	)

4087 
	#PPI_CHENSET_CH29_Pos
 (29ULè

	)

4088 
	#PPI_CHENSET_CH29_Msk
 (0x1UL << 
PPI_CHENSET_CH29_Pos
è

	)

4089 
	#PPI_CHENSET_CH29_Di§bËd
 (0ULè

	)

4090 
	#PPI_CHENSET_CH29_EÇbËd
 (1ULè

	)

4091 
	#PPI_CHENSET_CH29_S‘
 (1ULè

	)

4094 
	#PPI_CHENSET_CH28_Pos
 (28ULè

	)

4095 
	#PPI_CHENSET_CH28_Msk
 (0x1UL << 
PPI_CHENSET_CH28_Pos
è

	)

4096 
	#PPI_CHENSET_CH28_Di§bËd
 (0ULè

	)

4097 
	#PPI_CHENSET_CH28_EÇbËd
 (1ULè

	)

4098 
	#PPI_CHENSET_CH28_S‘
 (1ULè

	)

4101 
	#PPI_CHENSET_CH27_Pos
 (27ULè

	)

4102 
	#PPI_CHENSET_CH27_Msk
 (0x1UL << 
PPI_CHENSET_CH27_Pos
è

	)

4103 
	#PPI_CHENSET_CH27_Di§bËd
 (0ULè

	)

4104 
	#PPI_CHENSET_CH27_EÇbËd
 (1ULè

	)

4105 
	#PPI_CHENSET_CH27_S‘
 (1ULè

	)

4108 
	#PPI_CHENSET_CH26_Pos
 (26ULè

	)

4109 
	#PPI_CHENSET_CH26_Msk
 (0x1UL << 
PPI_CHENSET_CH26_Pos
è

	)

4110 
	#PPI_CHENSET_CH26_Di§bËd
 (0ULè

	)

4111 
	#PPI_CHENSET_CH26_EÇbËd
 (1ULè

	)

4112 
	#PPI_CHENSET_CH26_S‘
 (1ULè

	)

4115 
	#PPI_CHENSET_CH25_Pos
 (25ULè

	)

4116 
	#PPI_CHENSET_CH25_Msk
 (0x1UL << 
PPI_CHENSET_CH25_Pos
è

	)

4117 
	#PPI_CHENSET_CH25_Di§bËd
 (0ULè

	)

4118 
	#PPI_CHENSET_CH25_EÇbËd
 (1ULè

	)

4119 
	#PPI_CHENSET_CH25_S‘
 (1ULè

	)

4122 
	#PPI_CHENSET_CH24_Pos
 (24ULè

	)

4123 
	#PPI_CHENSET_CH24_Msk
 (0x1UL << 
PPI_CHENSET_CH24_Pos
è

	)

4124 
	#PPI_CHENSET_CH24_Di§bËd
 (0ULè

	)

4125 
	#PPI_CHENSET_CH24_EÇbËd
 (1ULè

	)

4126 
	#PPI_CHENSET_CH24_S‘
 (1ULè

	)

4129 
	#PPI_CHENSET_CH23_Pos
 (23ULè

	)

4130 
	#PPI_CHENSET_CH23_Msk
 (0x1UL << 
PPI_CHENSET_CH23_Pos
è

	)

4131 
	#PPI_CHENSET_CH23_Di§bËd
 (0ULè

	)

4132 
	#PPI_CHENSET_CH23_EÇbËd
 (1ULè

	)

4133 
	#PPI_CHENSET_CH23_S‘
 (1ULè

	)

4136 
	#PPI_CHENSET_CH22_Pos
 (22ULè

	)

4137 
	#PPI_CHENSET_CH22_Msk
 (0x1UL << 
PPI_CHENSET_CH22_Pos
è

	)

4138 
	#PPI_CHENSET_CH22_Di§bËd
 (0ULè

	)

4139 
	#PPI_CHENSET_CH22_EÇbËd
 (1ULè

	)

4140 
	#PPI_CHENSET_CH22_S‘
 (1ULè

	)

4143 
	#PPI_CHENSET_CH21_Pos
 (21ULè

	)

4144 
	#PPI_CHENSET_CH21_Msk
 (0x1UL << 
PPI_CHENSET_CH21_Pos
è

	)

4145 
	#PPI_CHENSET_CH21_Di§bËd
 (0ULè

	)

4146 
	#PPI_CHENSET_CH21_EÇbËd
 (1ULè

	)

4147 
	#PPI_CHENSET_CH21_S‘
 (1ULè

	)

4150 
	#PPI_CHENSET_CH20_Pos
 (20ULè

	)

4151 
	#PPI_CHENSET_CH20_Msk
 (0x1UL << 
PPI_CHENSET_CH20_Pos
è

	)

4152 
	#PPI_CHENSET_CH20_Di§bËd
 (0ULè

	)

4153 
	#PPI_CHENSET_CH20_EÇbËd
 (1ULè

	)

4154 
	#PPI_CHENSET_CH20_S‘
 (1ULè

	)

4157 
	#PPI_CHENSET_CH15_Pos
 (15ULè

	)

4158 
	#PPI_CHENSET_CH15_Msk
 (0x1UL << 
PPI_CHENSET_CH15_Pos
è

	)

4159 
	#PPI_CHENSET_CH15_Di§bËd
 (0ULè

	)

4160 
	#PPI_CHENSET_CH15_EÇbËd
 (1ULè

	)

4161 
	#PPI_CHENSET_CH15_S‘
 (1ULè

	)

4164 
	#PPI_CHENSET_CH14_Pos
 (14ULè

	)

4165 
	#PPI_CHENSET_CH14_Msk
 (0x1UL << 
PPI_CHENSET_CH14_Pos
è

	)

4166 
	#PPI_CHENSET_CH14_Di§bËd
 (0ULè

	)

4167 
	#PPI_CHENSET_CH14_EÇbËd
 (1ULè

	)

4168 
	#PPI_CHENSET_CH14_S‘
 (1ULè

	)

4171 
	#PPI_CHENSET_CH13_Pos
 (13ULè

	)

4172 
	#PPI_CHENSET_CH13_Msk
 (0x1UL << 
PPI_CHENSET_CH13_Pos
è

	)

4173 
	#PPI_CHENSET_CH13_Di§bËd
 (0ULè

	)

4174 
	#PPI_CHENSET_CH13_EÇbËd
 (1ULè

	)

4175 
	#PPI_CHENSET_CH13_S‘
 (1ULè

	)

4178 
	#PPI_CHENSET_CH12_Pos
 (12ULè

	)

4179 
	#PPI_CHENSET_CH12_Msk
 (0x1UL << 
PPI_CHENSET_CH12_Pos
è

	)

4180 
	#PPI_CHENSET_CH12_Di§bËd
 (0ULè

	)

4181 
	#PPI_CHENSET_CH12_EÇbËd
 (1ULè

	)

4182 
	#PPI_CHENSET_CH12_S‘
 (1ULè

	)

4185 
	#PPI_CHENSET_CH11_Pos
 (11ULè

	)

4186 
	#PPI_CHENSET_CH11_Msk
 (0x1UL << 
PPI_CHENSET_CH11_Pos
è

	)

4187 
	#PPI_CHENSET_CH11_Di§bËd
 (0ULè

	)

4188 
	#PPI_CHENSET_CH11_EÇbËd
 (1ULè

	)

4189 
	#PPI_CHENSET_CH11_S‘
 (1ULè

	)

4192 
	#PPI_CHENSET_CH10_Pos
 (10ULè

	)

4193 
	#PPI_CHENSET_CH10_Msk
 (0x1UL << 
PPI_CHENSET_CH10_Pos
è

	)

4194 
	#PPI_CHENSET_CH10_Di§bËd
 (0ULè

	)

4195 
	#PPI_CHENSET_CH10_EÇbËd
 (1ULè

	)

4196 
	#PPI_CHENSET_CH10_S‘
 (1ULè

	)

4199 
	#PPI_CHENSET_CH9_Pos
 (9ULè

	)

4200 
	#PPI_CHENSET_CH9_Msk
 (0x1UL << 
PPI_CHENSET_CH9_Pos
è

	)

4201 
	#PPI_CHENSET_CH9_Di§bËd
 (0ULè

	)

4202 
	#PPI_CHENSET_CH9_EÇbËd
 (1ULè

	)

4203 
	#PPI_CHENSET_CH9_S‘
 (1ULè

	)

4206 
	#PPI_CHENSET_CH8_Pos
 (8ULè

	)

4207 
	#PPI_CHENSET_CH8_Msk
 (0x1UL << 
PPI_CHENSET_CH8_Pos
è

	)

4208 
	#PPI_CHENSET_CH8_Di§bËd
 (0ULè

	)

4209 
	#PPI_CHENSET_CH8_EÇbËd
 (1ULè

	)

4210 
	#PPI_CHENSET_CH8_S‘
 (1ULè

	)

4213 
	#PPI_CHENSET_CH7_Pos
 (7ULè

	)

4214 
	#PPI_CHENSET_CH7_Msk
 (0x1UL << 
PPI_CHENSET_CH7_Pos
è

	)

4215 
	#PPI_CHENSET_CH7_Di§bËd
 (0ULè

	)

4216 
	#PPI_CHENSET_CH7_EÇbËd
 (1ULè

	)

4217 
	#PPI_CHENSET_CH7_S‘
 (1ULè

	)

4220 
	#PPI_CHENSET_CH6_Pos
 (6ULè

	)

4221 
	#PPI_CHENSET_CH6_Msk
 (0x1UL << 
PPI_CHENSET_CH6_Pos
è

	)

4222 
	#PPI_CHENSET_CH6_Di§bËd
 (0ULè

	)

4223 
	#PPI_CHENSET_CH6_EÇbËd
 (1ULè

	)

4224 
	#PPI_CHENSET_CH6_S‘
 (1ULè

	)

4227 
	#PPI_CHENSET_CH5_Pos
 (5ULè

	)

4228 
	#PPI_CHENSET_CH5_Msk
 (0x1UL << 
PPI_CHENSET_CH5_Pos
è

	)

4229 
	#PPI_CHENSET_CH5_Di§bËd
 (0ULè

	)

4230 
	#PPI_CHENSET_CH5_EÇbËd
 (1ULè

	)

4231 
	#PPI_CHENSET_CH5_S‘
 (1ULè

	)

4234 
	#PPI_CHENSET_CH4_Pos
 (4ULè

	)

4235 
	#PPI_CHENSET_CH4_Msk
 (0x1UL << 
PPI_CHENSET_CH4_Pos
è

	)

4236 
	#PPI_CHENSET_CH4_Di§bËd
 (0ULè

	)

4237 
	#PPI_CHENSET_CH4_EÇbËd
 (1ULè

	)

4238 
	#PPI_CHENSET_CH4_S‘
 (1ULè

	)

4241 
	#PPI_CHENSET_CH3_Pos
 (3ULè

	)

4242 
	#PPI_CHENSET_CH3_Msk
 (0x1UL << 
PPI_CHENSET_CH3_Pos
è

	)

4243 
	#PPI_CHENSET_CH3_Di§bËd
 (0ULè

	)

4244 
	#PPI_CHENSET_CH3_EÇbËd
 (1ULè

	)

4245 
	#PPI_CHENSET_CH3_S‘
 (1ULè

	)

4248 
	#PPI_CHENSET_CH2_Pos
 (2ULè

	)

4249 
	#PPI_CHENSET_CH2_Msk
 (0x1UL << 
PPI_CHENSET_CH2_Pos
è

	)

4250 
	#PPI_CHENSET_CH2_Di§bËd
 (0ULè

	)

4251 
	#PPI_CHENSET_CH2_EÇbËd
 (1ULè

	)

4252 
	#PPI_CHENSET_CH2_S‘
 (1ULè

	)

4255 
	#PPI_CHENSET_CH1_Pos
 (1ULè

	)

4256 
	#PPI_CHENSET_CH1_Msk
 (0x1UL << 
PPI_CHENSET_CH1_Pos
è

	)

4257 
	#PPI_CHENSET_CH1_Di§bËd
 (0ULè

	)

4258 
	#PPI_CHENSET_CH1_EÇbËd
 (1ULè

	)

4259 
	#PPI_CHENSET_CH1_S‘
 (1ULè

	)

4262 
	#PPI_CHENSET_CH0_Pos
 (0ULè

	)

4263 
	#PPI_CHENSET_CH0_Msk
 (0x1UL << 
PPI_CHENSET_CH0_Pos
è

	)

4264 
	#PPI_CHENSET_CH0_Di§bËd
 (0ULè

	)

4265 
	#PPI_CHENSET_CH0_EÇbËd
 (1ULè

	)

4266 
	#PPI_CHENSET_CH0_S‘
 (1ULè

	)

4272 
	#PPI_CHENCLR_CH31_Pos
 (31ULè

	)

4273 
	#PPI_CHENCLR_CH31_Msk
 (0x1UL << 
PPI_CHENCLR_CH31_Pos
è

	)

4274 
	#PPI_CHENCLR_CH31_Di§bËd
 (0ULè

	)

4275 
	#PPI_CHENCLR_CH31_EÇbËd
 (1ULè

	)

4276 
	#PPI_CHENCLR_CH31_CË¬
 (1ULè

	)

4279 
	#PPI_CHENCLR_CH30_Pos
 (30ULè

	)

4280 
	#PPI_CHENCLR_CH30_Msk
 (0x1UL << 
PPI_CHENCLR_CH30_Pos
è

	)

4281 
	#PPI_CHENCLR_CH30_Di§bËd
 (0ULè

	)

4282 
	#PPI_CHENCLR_CH30_EÇbËd
 (1ULè

	)

4283 
	#PPI_CHENCLR_CH30_CË¬
 (1ULè

	)

4286 
	#PPI_CHENCLR_CH29_Pos
 (29ULè

	)

4287 
	#PPI_CHENCLR_CH29_Msk
 (0x1UL << 
PPI_CHENCLR_CH29_Pos
è

	)

4288 
	#PPI_CHENCLR_CH29_Di§bËd
 (0ULè

	)

4289 
	#PPI_CHENCLR_CH29_EÇbËd
 (1ULè

	)

4290 
	#PPI_CHENCLR_CH29_CË¬
 (1ULè

	)

4293 
	#PPI_CHENCLR_CH28_Pos
 (28ULè

	)

4294 
	#PPI_CHENCLR_CH28_Msk
 (0x1UL << 
PPI_CHENCLR_CH28_Pos
è

	)

4295 
	#PPI_CHENCLR_CH28_Di§bËd
 (0ULè

	)

4296 
	#PPI_CHENCLR_CH28_EÇbËd
 (1ULè

	)

4297 
	#PPI_CHENCLR_CH28_CË¬
 (1ULè

	)

4300 
	#PPI_CHENCLR_CH27_Pos
 (27ULè

	)

4301 
	#PPI_CHENCLR_CH27_Msk
 (0x1UL << 
PPI_CHENCLR_CH27_Pos
è

	)

4302 
	#PPI_CHENCLR_CH27_Di§bËd
 (0ULè

	)

4303 
	#PPI_CHENCLR_CH27_EÇbËd
 (1ULè

	)

4304 
	#PPI_CHENCLR_CH27_CË¬
 (1ULè

	)

4307 
	#PPI_CHENCLR_CH26_Pos
 (26ULè

	)

4308 
	#PPI_CHENCLR_CH26_Msk
 (0x1UL << 
PPI_CHENCLR_CH26_Pos
è

	)

4309 
	#PPI_CHENCLR_CH26_Di§bËd
 (0ULè

	)

4310 
	#PPI_CHENCLR_CH26_EÇbËd
 (1ULè

	)

4311 
	#PPI_CHENCLR_CH26_CË¬
 (1ULè

	)

4314 
	#PPI_CHENCLR_CH25_Pos
 (25ULè

	)

4315 
	#PPI_CHENCLR_CH25_Msk
 (0x1UL << 
PPI_CHENCLR_CH25_Pos
è

	)

4316 
	#PPI_CHENCLR_CH25_Di§bËd
 (0ULè

	)

4317 
	#PPI_CHENCLR_CH25_EÇbËd
 (1ULè

	)

4318 
	#PPI_CHENCLR_CH25_CË¬
 (1ULè

	)

4321 
	#PPI_CHENCLR_CH24_Pos
 (24ULè

	)

4322 
	#PPI_CHENCLR_CH24_Msk
 (0x1UL << 
PPI_CHENCLR_CH24_Pos
è

	)

4323 
	#PPI_CHENCLR_CH24_Di§bËd
 (0ULè

	)

4324 
	#PPI_CHENCLR_CH24_EÇbËd
 (1ULè

	)

4325 
	#PPI_CHENCLR_CH24_CË¬
 (1ULè

	)

4328 
	#PPI_CHENCLR_CH23_Pos
 (23ULè

	)

4329 
	#PPI_CHENCLR_CH23_Msk
 (0x1UL << 
PPI_CHENCLR_CH23_Pos
è

	)

4330 
	#PPI_CHENCLR_CH23_Di§bËd
 (0ULè

	)

4331 
	#PPI_CHENCLR_CH23_EÇbËd
 (1ULè

	)

4332 
	#PPI_CHENCLR_CH23_CË¬
 (1ULè

	)

4335 
	#PPI_CHENCLR_CH22_Pos
 (22ULè

	)

4336 
	#PPI_CHENCLR_CH22_Msk
 (0x1UL << 
PPI_CHENCLR_CH22_Pos
è

	)

4337 
	#PPI_CHENCLR_CH22_Di§bËd
 (0ULè

	)

4338 
	#PPI_CHENCLR_CH22_EÇbËd
 (1ULè

	)

4339 
	#PPI_CHENCLR_CH22_CË¬
 (1ULè

	)

4342 
	#PPI_CHENCLR_CH21_Pos
 (21ULè

	)

4343 
	#PPI_CHENCLR_CH21_Msk
 (0x1UL << 
PPI_CHENCLR_CH21_Pos
è

	)

4344 
	#PPI_CHENCLR_CH21_Di§bËd
 (0ULè

	)

4345 
	#PPI_CHENCLR_CH21_EÇbËd
 (1ULè

	)

4346 
	#PPI_CHENCLR_CH21_CË¬
 (1ULè

	)

4349 
	#PPI_CHENCLR_CH20_Pos
 (20ULè

	)

4350 
	#PPI_CHENCLR_CH20_Msk
 (0x1UL << 
PPI_CHENCLR_CH20_Pos
è

	)

4351 
	#PPI_CHENCLR_CH20_Di§bËd
 (0ULè

	)

4352 
	#PPI_CHENCLR_CH20_EÇbËd
 (1ULè

	)

4353 
	#PPI_CHENCLR_CH20_CË¬
 (1ULè

	)

4356 
	#PPI_CHENCLR_CH15_Pos
 (15ULè

	)

4357 
	#PPI_CHENCLR_CH15_Msk
 (0x1UL << 
PPI_CHENCLR_CH15_Pos
è

	)

4358 
	#PPI_CHENCLR_CH15_Di§bËd
 (0ULè

	)

4359 
	#PPI_CHENCLR_CH15_EÇbËd
 (1ULè

	)

4360 
	#PPI_CHENCLR_CH15_CË¬
 (1ULè

	)

4363 
	#PPI_CHENCLR_CH14_Pos
 (14ULè

	)

4364 
	#PPI_CHENCLR_CH14_Msk
 (0x1UL << 
PPI_CHENCLR_CH14_Pos
è

	)

4365 
	#PPI_CHENCLR_CH14_Di§bËd
 (0ULè

	)

4366 
	#PPI_CHENCLR_CH14_EÇbËd
 (1ULè

	)

4367 
	#PPI_CHENCLR_CH14_CË¬
 (1ULè

	)

4370 
	#PPI_CHENCLR_CH13_Pos
 (13ULè

	)

4371 
	#PPI_CHENCLR_CH13_Msk
 (0x1UL << 
PPI_CHENCLR_CH13_Pos
è

	)

4372 
	#PPI_CHENCLR_CH13_Di§bËd
 (0ULè

	)

4373 
	#PPI_CHENCLR_CH13_EÇbËd
 (1ULè

	)

4374 
	#PPI_CHENCLR_CH13_CË¬
 (1ULè

	)

4377 
	#PPI_CHENCLR_CH12_Pos
 (12ULè

	)

4378 
	#PPI_CHENCLR_CH12_Msk
 (0x1UL << 
PPI_CHENCLR_CH12_Pos
è

	)

4379 
	#PPI_CHENCLR_CH12_Di§bËd
 (0ULè

	)

4380 
	#PPI_CHENCLR_CH12_EÇbËd
 (1ULè

	)

4381 
	#PPI_CHENCLR_CH12_CË¬
 (1ULè

	)

4384 
	#PPI_CHENCLR_CH11_Pos
 (11ULè

	)

4385 
	#PPI_CHENCLR_CH11_Msk
 (0x1UL << 
PPI_CHENCLR_CH11_Pos
è

	)

4386 
	#PPI_CHENCLR_CH11_Di§bËd
 (0ULè

	)

4387 
	#PPI_CHENCLR_CH11_EÇbËd
 (1ULè

	)

4388 
	#PPI_CHENCLR_CH11_CË¬
 (1ULè

	)

4391 
	#PPI_CHENCLR_CH10_Pos
 (10ULè

	)

4392 
	#PPI_CHENCLR_CH10_Msk
 (0x1UL << 
PPI_CHENCLR_CH10_Pos
è

	)

4393 
	#PPI_CHENCLR_CH10_Di§bËd
 (0ULè

	)

4394 
	#PPI_CHENCLR_CH10_EÇbËd
 (1ULè

	)

4395 
	#PPI_CHENCLR_CH10_CË¬
 (1ULè

	)

4398 
	#PPI_CHENCLR_CH9_Pos
 (9ULè

	)

4399 
	#PPI_CHENCLR_CH9_Msk
 (0x1UL << 
PPI_CHENCLR_CH9_Pos
è

	)

4400 
	#PPI_CHENCLR_CH9_Di§bËd
 (0ULè

	)

4401 
	#PPI_CHENCLR_CH9_EÇbËd
 (1ULè

	)

4402 
	#PPI_CHENCLR_CH9_CË¬
 (1ULè

	)

4405 
	#PPI_CHENCLR_CH8_Pos
 (8ULè

	)

4406 
	#PPI_CHENCLR_CH8_Msk
 (0x1UL << 
PPI_CHENCLR_CH8_Pos
è

	)

4407 
	#PPI_CHENCLR_CH8_Di§bËd
 (0ULè

	)

4408 
	#PPI_CHENCLR_CH8_EÇbËd
 (1ULè

	)

4409 
	#PPI_CHENCLR_CH8_CË¬
 (1ULè

	)

4412 
	#PPI_CHENCLR_CH7_Pos
 (7ULè

	)

4413 
	#PPI_CHENCLR_CH7_Msk
 (0x1UL << 
PPI_CHENCLR_CH7_Pos
è

	)

4414 
	#PPI_CHENCLR_CH7_Di§bËd
 (0ULè

	)

4415 
	#PPI_CHENCLR_CH7_EÇbËd
 (1ULè

	)

4416 
	#PPI_CHENCLR_CH7_CË¬
 (1ULè

	)

4419 
	#PPI_CHENCLR_CH6_Pos
 (6ULè

	)

4420 
	#PPI_CHENCLR_CH6_Msk
 (0x1UL << 
PPI_CHENCLR_CH6_Pos
è

	)

4421 
	#PPI_CHENCLR_CH6_Di§bËd
 (0ULè

	)

4422 
	#PPI_CHENCLR_CH6_EÇbËd
 (1ULè

	)

4423 
	#PPI_CHENCLR_CH6_CË¬
 (1ULè

	)

4426 
	#PPI_CHENCLR_CH5_Pos
 (5ULè

	)

4427 
	#PPI_CHENCLR_CH5_Msk
 (0x1UL << 
PPI_CHENCLR_CH5_Pos
è

	)

4428 
	#PPI_CHENCLR_CH5_Di§bËd
 (0ULè

	)

4429 
	#PPI_CHENCLR_CH5_EÇbËd
 (1ULè

	)

4430 
	#PPI_CHENCLR_CH5_CË¬
 (1ULè

	)

4433 
	#PPI_CHENCLR_CH4_Pos
 (4ULè

	)

4434 
	#PPI_CHENCLR_CH4_Msk
 (0x1UL << 
PPI_CHENCLR_CH4_Pos
è

	)

4435 
	#PPI_CHENCLR_CH4_Di§bËd
 (0ULè

	)

4436 
	#PPI_CHENCLR_CH4_EÇbËd
 (1ULè

	)

4437 
	#PPI_CHENCLR_CH4_CË¬
 (1ULè

	)

4440 
	#PPI_CHENCLR_CH3_Pos
 (3ULè

	)

4441 
	#PPI_CHENCLR_CH3_Msk
 (0x1UL << 
PPI_CHENCLR_CH3_Pos
è

	)

4442 
	#PPI_CHENCLR_CH3_Di§bËd
 (0ULè

	)

4443 
	#PPI_CHENCLR_CH3_EÇbËd
 (1ULè

	)

4444 
	#PPI_CHENCLR_CH3_CË¬
 (1ULè

	)

4447 
	#PPI_CHENCLR_CH2_Pos
 (2ULè

	)

4448 
	#PPI_CHENCLR_CH2_Msk
 (0x1UL << 
PPI_CHENCLR_CH2_Pos
è

	)

4449 
	#PPI_CHENCLR_CH2_Di§bËd
 (0ULè

	)

4450 
	#PPI_CHENCLR_CH2_EÇbËd
 (1ULè

	)

4451 
	#PPI_CHENCLR_CH2_CË¬
 (1ULè

	)

4454 
	#PPI_CHENCLR_CH1_Pos
 (1ULè

	)

4455 
	#PPI_CHENCLR_CH1_Msk
 (0x1UL << 
PPI_CHENCLR_CH1_Pos
è

	)

4456 
	#PPI_CHENCLR_CH1_Di§bËd
 (0ULè

	)

4457 
	#PPI_CHENCLR_CH1_EÇbËd
 (1ULè

	)

4458 
	#PPI_CHENCLR_CH1_CË¬
 (1ULè

	)

4461 
	#PPI_CHENCLR_CH0_Pos
 (0ULè

	)

4462 
	#PPI_CHENCLR_CH0_Msk
 (0x1UL << 
PPI_CHENCLR_CH0_Pos
è

	)

4463 
	#PPI_CHENCLR_CH0_Di§bËd
 (0ULè

	)

4464 
	#PPI_CHENCLR_CH0_EÇbËd
 (1ULè

	)

4465 
	#PPI_CHENCLR_CH0_CË¬
 (1ULè

	)

4471 
	#PPI_CHG_CH31_Pos
 (31ULè

	)

4472 
	#PPI_CHG_CH31_Msk
 (0x1UL << 
PPI_CHG_CH31_Pos
è

	)

4473 
	#PPI_CHG_CH31_Exþuded
 (0ULè

	)

4474 
	#PPI_CHG_CH31_Inþuded
 (1ULè

	)

4477 
	#PPI_CHG_CH30_Pos
 (30ULè

	)

4478 
	#PPI_CHG_CH30_Msk
 (0x1UL << 
PPI_CHG_CH30_Pos
è

	)

4479 
	#PPI_CHG_CH30_Exþuded
 (0ULè

	)

4480 
	#PPI_CHG_CH30_Inþuded
 (1ULè

	)

4483 
	#PPI_CHG_CH29_Pos
 (29ULè

	)

4484 
	#PPI_CHG_CH29_Msk
 (0x1UL << 
PPI_CHG_CH29_Pos
è

	)

4485 
	#PPI_CHG_CH29_Exþuded
 (0ULè

	)

4486 
	#PPI_CHG_CH29_Inþuded
 (1ULè

	)

4489 
	#PPI_CHG_CH28_Pos
 (28ULè

	)

4490 
	#PPI_CHG_CH28_Msk
 (0x1UL << 
PPI_CHG_CH28_Pos
è

	)

4491 
	#PPI_CHG_CH28_Exþuded
 (0ULè

	)

4492 
	#PPI_CHG_CH28_Inþuded
 (1ULè

	)

4495 
	#PPI_CHG_CH27_Pos
 (27ULè

	)

4496 
	#PPI_CHG_CH27_Msk
 (0x1UL << 
PPI_CHG_CH27_Pos
è

	)

4497 
	#PPI_CHG_CH27_Exþuded
 (0ULè

	)

4498 
	#PPI_CHG_CH27_Inþuded
 (1ULè

	)

4501 
	#PPI_CHG_CH26_Pos
 (26ULè

	)

4502 
	#PPI_CHG_CH26_Msk
 (0x1UL << 
PPI_CHG_CH26_Pos
è

	)

4503 
	#PPI_CHG_CH26_Exþuded
 (0ULè

	)

4504 
	#PPI_CHG_CH26_Inþuded
 (1ULè

	)

4507 
	#PPI_CHG_CH25_Pos
 (25ULè

	)

4508 
	#PPI_CHG_CH25_Msk
 (0x1UL << 
PPI_CHG_CH25_Pos
è

	)

4509 
	#PPI_CHG_CH25_Exþuded
 (0ULè

	)

4510 
	#PPI_CHG_CH25_Inþuded
 (1ULè

	)

4513 
	#PPI_CHG_CH24_Pos
 (24ULè

	)

4514 
	#PPI_CHG_CH24_Msk
 (0x1UL << 
PPI_CHG_CH24_Pos
è

	)

4515 
	#PPI_CHG_CH24_Exþuded
 (0ULè

	)

4516 
	#PPI_CHG_CH24_Inþuded
 (1ULè

	)

4519 
	#PPI_CHG_CH23_Pos
 (23ULè

	)

4520 
	#PPI_CHG_CH23_Msk
 (0x1UL << 
PPI_CHG_CH23_Pos
è

	)

4521 
	#PPI_CHG_CH23_Exþuded
 (0ULè

	)

4522 
	#PPI_CHG_CH23_Inþuded
 (1ULè

	)

4525 
	#PPI_CHG_CH22_Pos
 (22ULè

	)

4526 
	#PPI_CHG_CH22_Msk
 (0x1UL << 
PPI_CHG_CH22_Pos
è

	)

4527 
	#PPI_CHG_CH22_Exþuded
 (0ULè

	)

4528 
	#PPI_CHG_CH22_Inþuded
 (1ULè

	)

4531 
	#PPI_CHG_CH21_Pos
 (21ULè

	)

4532 
	#PPI_CHG_CH21_Msk
 (0x1UL << 
PPI_CHG_CH21_Pos
è

	)

4533 
	#PPI_CHG_CH21_Exþuded
 (0ULè

	)

4534 
	#PPI_CHG_CH21_Inþuded
 (1ULè

	)

4537 
	#PPI_CHG_CH20_Pos
 (20ULè

	)

4538 
	#PPI_CHG_CH20_Msk
 (0x1UL << 
PPI_CHG_CH20_Pos
è

	)

4539 
	#PPI_CHG_CH20_Exþuded
 (0ULè

	)

4540 
	#PPI_CHG_CH20_Inþuded
 (1ULè

	)

4543 
	#PPI_CHG_CH15_Pos
 (15ULè

	)

4544 
	#PPI_CHG_CH15_Msk
 (0x1UL << 
PPI_CHG_CH15_Pos
è

	)

4545 
	#PPI_CHG_CH15_Exþuded
 (0ULè

	)

4546 
	#PPI_CHG_CH15_Inþuded
 (1ULè

	)

4549 
	#PPI_CHG_CH14_Pos
 (14ULè

	)

4550 
	#PPI_CHG_CH14_Msk
 (0x1UL << 
PPI_CHG_CH14_Pos
è

	)

4551 
	#PPI_CHG_CH14_Exþuded
 (0ULè

	)

4552 
	#PPI_CHG_CH14_Inþuded
 (1ULè

	)

4555 
	#PPI_CHG_CH13_Pos
 (13ULè

	)

4556 
	#PPI_CHG_CH13_Msk
 (0x1UL << 
PPI_CHG_CH13_Pos
è

	)

4557 
	#PPI_CHG_CH13_Exþuded
 (0ULè

	)

4558 
	#PPI_CHG_CH13_Inþuded
 (1ULè

	)

4561 
	#PPI_CHG_CH12_Pos
 (12ULè

	)

4562 
	#PPI_CHG_CH12_Msk
 (0x1UL << 
PPI_CHG_CH12_Pos
è

	)

4563 
	#PPI_CHG_CH12_Exþuded
 (0ULè

	)

4564 
	#PPI_CHG_CH12_Inþuded
 (1ULè

	)

4567 
	#PPI_CHG_CH11_Pos
 (11ULè

	)

4568 
	#PPI_CHG_CH11_Msk
 (0x1UL << 
PPI_CHG_CH11_Pos
è

	)

4569 
	#PPI_CHG_CH11_Exþuded
 (0ULè

	)

4570 
	#PPI_CHG_CH11_Inþuded
 (1ULè

	)

4573 
	#PPI_CHG_CH10_Pos
 (10ULè

	)

4574 
	#PPI_CHG_CH10_Msk
 (0x1UL << 
PPI_CHG_CH10_Pos
è

	)

4575 
	#PPI_CHG_CH10_Exþuded
 (0ULè

	)

4576 
	#PPI_CHG_CH10_Inþuded
 (1ULè

	)

4579 
	#PPI_CHG_CH9_Pos
 (9ULè

	)

4580 
	#PPI_CHG_CH9_Msk
 (0x1UL << 
PPI_CHG_CH9_Pos
è

	)

4581 
	#PPI_CHG_CH9_Exþuded
 (0ULè

	)

4582 
	#PPI_CHG_CH9_Inþuded
 (1ULè

	)

4585 
	#PPI_CHG_CH8_Pos
 (8ULè

	)

4586 
	#PPI_CHG_CH8_Msk
 (0x1UL << 
PPI_CHG_CH8_Pos
è

	)

4587 
	#PPI_CHG_CH8_Exþuded
 (0ULè

	)

4588 
	#PPI_CHG_CH8_Inþuded
 (1ULè

	)

4591 
	#PPI_CHG_CH7_Pos
 (7ULè

	)

4592 
	#PPI_CHG_CH7_Msk
 (0x1UL << 
PPI_CHG_CH7_Pos
è

	)

4593 
	#PPI_CHG_CH7_Exþuded
 (0ULè

	)

4594 
	#PPI_CHG_CH7_Inþuded
 (1ULè

	)

4597 
	#PPI_CHG_CH6_Pos
 (6ULè

	)

4598 
	#PPI_CHG_CH6_Msk
 (0x1UL << 
PPI_CHG_CH6_Pos
è

	)

4599 
	#PPI_CHG_CH6_Exþuded
 (0ULè

	)

4600 
	#PPI_CHG_CH6_Inþuded
 (1ULè

	)

4603 
	#PPI_CHG_CH5_Pos
 (5ULè

	)

4604 
	#PPI_CHG_CH5_Msk
 (0x1UL << 
PPI_CHG_CH5_Pos
è

	)

4605 
	#PPI_CHG_CH5_Exþuded
 (0ULè

	)

4606 
	#PPI_CHG_CH5_Inþuded
 (1ULè

	)

4609 
	#PPI_CHG_CH4_Pos
 (4ULè

	)

4610 
	#PPI_CHG_CH4_Msk
 (0x1UL << 
PPI_CHG_CH4_Pos
è

	)

4611 
	#PPI_CHG_CH4_Exþuded
 (0ULè

	)

4612 
	#PPI_CHG_CH4_Inþuded
 (1ULè

	)

4615 
	#PPI_CHG_CH3_Pos
 (3ULè

	)

4616 
	#PPI_CHG_CH3_Msk
 (0x1UL << 
PPI_CHG_CH3_Pos
è

	)

4617 
	#PPI_CHG_CH3_Exþuded
 (0ULè

	)

4618 
	#PPI_CHG_CH3_Inþuded
 (1ULè

	)

4621 
	#PPI_CHG_CH2_Pos
 (2ULè

	)

4622 
	#PPI_CHG_CH2_Msk
 (0x1UL << 
PPI_CHG_CH2_Pos
è

	)

4623 
	#PPI_CHG_CH2_Exþuded
 (0ULè

	)

4624 
	#PPI_CHG_CH2_Inþuded
 (1ULè

	)

4627 
	#PPI_CHG_CH1_Pos
 (1ULè

	)

4628 
	#PPI_CHG_CH1_Msk
 (0x1UL << 
PPI_CHG_CH1_Pos
è

	)

4629 
	#PPI_CHG_CH1_Exþuded
 (0ULè

	)

4630 
	#PPI_CHG_CH1_Inþuded
 (1ULè

	)

4633 
	#PPI_CHG_CH0_Pos
 (0ULè

	)

4634 
	#PPI_CHG_CH0_Msk
 (0x1UL << 
PPI_CHG_CH0_Pos
è

	)

4635 
	#PPI_CHG_CH0_Exþuded
 (0ULè

	)

4636 
	#PPI_CHG_CH0_Inþuded
 (1ULè

	)

4646 
	#PU_PATCHADDR_PATCHADDR_Pos
 (0ULè

	)

4647 
	#PU_PATCHADDR_PATCHADDR_Msk
 (0x1FFFFFFUL << 
PU_PATCHADDR_PATCHADDR_Pos
è

	)

4653 
	#PU_PATCHEN_PATCH7_Pos
 (7ULè

	)

4654 
	#PU_PATCHEN_PATCH7_Msk
 (0x1UL << 
PU_PATCHEN_PATCH7_Pos
è

	)

4655 
	#PU_PATCHEN_PATCH7_Di§bËd
 (0ULè

	)

4656 
	#PU_PATCHEN_PATCH7_EÇbËd
 (1ULè

	)

4659 
	#PU_PATCHEN_PATCH6_Pos
 (6ULè

	)

4660 
	#PU_PATCHEN_PATCH6_Msk
 (0x1UL << 
PU_PATCHEN_PATCH6_Pos
è

	)

4661 
	#PU_PATCHEN_PATCH6_Di§bËd
 (0ULè

	)

4662 
	#PU_PATCHEN_PATCH6_EÇbËd
 (1ULè

	)

4665 
	#PU_PATCHEN_PATCH5_Pos
 (5ULè

	)

4666 
	#PU_PATCHEN_PATCH5_Msk
 (0x1UL << 
PU_PATCHEN_PATCH5_Pos
è

	)

4667 
	#PU_PATCHEN_PATCH5_Di§bËd
 (0ULè

	)

4668 
	#PU_PATCHEN_PATCH5_EÇbËd
 (1ULè

	)

4671 
	#PU_PATCHEN_PATCH4_Pos
 (4ULè

	)

4672 
	#PU_PATCHEN_PATCH4_Msk
 (0x1UL << 
PU_PATCHEN_PATCH4_Pos
è

	)

4673 
	#PU_PATCHEN_PATCH4_Di§bËd
 (0ULè

	)

4674 
	#PU_PATCHEN_PATCH4_EÇbËd
 (1ULè

	)

4677 
	#PU_PATCHEN_PATCH3_Pos
 (3ULè

	)

4678 
	#PU_PATCHEN_PATCH3_Msk
 (0x1UL << 
PU_PATCHEN_PATCH3_Pos
è

	)

4679 
	#PU_PATCHEN_PATCH3_Di§bËd
 (0ULè

	)

4680 
	#PU_PATCHEN_PATCH3_EÇbËd
 (1ULè

	)

4683 
	#PU_PATCHEN_PATCH2_Pos
 (2ULè

	)

4684 
	#PU_PATCHEN_PATCH2_Msk
 (0x1UL << 
PU_PATCHEN_PATCH2_Pos
è

	)

4685 
	#PU_PATCHEN_PATCH2_Di§bËd
 (0ULè

	)

4686 
	#PU_PATCHEN_PATCH2_EÇbËd
 (1ULè

	)

4689 
	#PU_PATCHEN_PATCH1_Pos
 (1ULè

	)

4690 
	#PU_PATCHEN_PATCH1_Msk
 (0x1UL << 
PU_PATCHEN_PATCH1_Pos
è

	)

4691 
	#PU_PATCHEN_PATCH1_Di§bËd
 (0ULè

	)

4692 
	#PU_PATCHEN_PATCH1_EÇbËd
 (1ULè

	)

4695 
	#PU_PATCHEN_PATCH0_Pos
 (0ULè

	)

4696 
	#PU_PATCHEN_PATCH0_Msk
 (0x1UL << 
PU_PATCHEN_PATCH0_Pos
è

	)

4697 
	#PU_PATCHEN_PATCH0_Di§bËd
 (0ULè

	)

4698 
	#PU_PATCHEN_PATCH0_EÇbËd
 (1ULè

	)

4704 
	#PU_PATCHENSET_PATCH7_Pos
 (7ULè

	)

4705 
	#PU_PATCHENSET_PATCH7_Msk
 (0x1UL << 
PU_PATCHENSET_PATCH7_Pos
è

	)

4706 
	#PU_PATCHENSET_PATCH7_Di§bËd
 (0ULè

	)

4707 
	#PU_PATCHENSET_PATCH7_EÇbËd
 (1ULè

	)

4708 
	#PU_PATCHENSET_PATCH7_S‘
 (1ULè

	)

4711 
	#PU_PATCHENSET_PATCH6_Pos
 (6ULè

	)

4712 
	#PU_PATCHENSET_PATCH6_Msk
 (0x1UL << 
PU_PATCHENSET_PATCH6_Pos
è

	)

4713 
	#PU_PATCHENSET_PATCH6_Di§bËd
 (0ULè

	)

4714 
	#PU_PATCHENSET_PATCH6_EÇbËd
 (1ULè

	)

4715 
	#PU_PATCHENSET_PATCH6_S‘
 (1ULè

	)

4718 
	#PU_PATCHENSET_PATCH5_Pos
 (5ULè

	)

4719 
	#PU_PATCHENSET_PATCH5_Msk
 (0x1UL << 
PU_PATCHENSET_PATCH5_Pos
è

	)

4720 
	#PU_PATCHENSET_PATCH5_Di§bËd
 (0ULè

	)

4721 
	#PU_PATCHENSET_PATCH5_EÇbËd
 (1ULè

	)

4722 
	#PU_PATCHENSET_PATCH5_S‘
 (1ULè

	)

4725 
	#PU_PATCHENSET_PATCH4_Pos
 (4ULè

	)

4726 
	#PU_PATCHENSET_PATCH4_Msk
 (0x1UL << 
PU_PATCHENSET_PATCH4_Pos
è

	)

4727 
	#PU_PATCHENSET_PATCH4_Di§bËd
 (0ULè

	)

4728 
	#PU_PATCHENSET_PATCH4_EÇbËd
 (1ULè

	)

4729 
	#PU_PATCHENSET_PATCH4_S‘
 (1ULè

	)

4732 
	#PU_PATCHENSET_PATCH3_Pos
 (3ULè

	)

4733 
	#PU_PATCHENSET_PATCH3_Msk
 (0x1UL << 
PU_PATCHENSET_PATCH3_Pos
è

	)

4734 
	#PU_PATCHENSET_PATCH3_Di§bËd
 (0ULè

	)

4735 
	#PU_PATCHENSET_PATCH3_EÇbËd
 (1ULè

	)

4736 
	#PU_PATCHENSET_PATCH3_S‘
 (1ULè

	)

4739 
	#PU_PATCHENSET_PATCH2_Pos
 (2ULè

	)

4740 
	#PU_PATCHENSET_PATCH2_Msk
 (0x1UL << 
PU_PATCHENSET_PATCH2_Pos
è

	)

4741 
	#PU_PATCHENSET_PATCH2_Di§bËd
 (0ULè

	)

4742 
	#PU_PATCHENSET_PATCH2_EÇbËd
 (1ULè

	)

4743 
	#PU_PATCHENSET_PATCH2_S‘
 (1ULè

	)

4746 
	#PU_PATCHENSET_PATCH1_Pos
 (1ULè

	)

4747 
	#PU_PATCHENSET_PATCH1_Msk
 (0x1UL << 
PU_PATCHENSET_PATCH1_Pos
è

	)

4748 
	#PU_PATCHENSET_PATCH1_Di§bËd
 (0ULè

	)

4749 
	#PU_PATCHENSET_PATCH1_EÇbËd
 (1ULè

	)

4750 
	#PU_PATCHENSET_PATCH1_S‘
 (1ULè

	)

4753 
	#PU_PATCHENSET_PATCH0_Pos
 (0ULè

	)

4754 
	#PU_PATCHENSET_PATCH0_Msk
 (0x1UL << 
PU_PATCHENSET_PATCH0_Pos
è

	)

4755 
	#PU_PATCHENSET_PATCH0_Di§bËd
 (0ULè

	)

4756 
	#PU_PATCHENSET_PATCH0_EÇbËd
 (1ULè

	)

4757 
	#PU_PATCHENSET_PATCH0_S‘
 (1ULè

	)

4763 
	#PU_PATCHENCLR_PATCH7_Pos
 (7ULè

	)

4764 
	#PU_PATCHENCLR_PATCH7_Msk
 (0x1UL << 
PU_PATCHENCLR_PATCH7_Pos
è

	)

4765 
	#PU_PATCHENCLR_PATCH7_Di§bËd
 (0ULè

	)

4766 
	#PU_PATCHENCLR_PATCH7_EÇbËd
 (1ULè

	)

4767 
	#PU_PATCHENCLR_PATCH7_CË¬
 (1ULè

	)

4770 
	#PU_PATCHENCLR_PATCH6_Pos
 (6ULè

	)

4771 
	#PU_PATCHENCLR_PATCH6_Msk
 (0x1UL << 
PU_PATCHENCLR_PATCH6_Pos
è

	)

4772 
	#PU_PATCHENCLR_PATCH6_Di§bËd
 (0ULè

	)

4773 
	#PU_PATCHENCLR_PATCH6_EÇbËd
 (1ULè

	)

4774 
	#PU_PATCHENCLR_PATCH6_CË¬
 (1ULè

	)

4777 
	#PU_PATCHENCLR_PATCH5_Pos
 (5ULè

	)

4778 
	#PU_PATCHENCLR_PATCH5_Msk
 (0x1UL << 
PU_PATCHENCLR_PATCH5_Pos
è

	)

4779 
	#PU_PATCHENCLR_PATCH5_Di§bËd
 (0ULè

	)

4780 
	#PU_PATCHENCLR_PATCH5_EÇbËd
 (1ULè

	)

4781 
	#PU_PATCHENCLR_PATCH5_CË¬
 (1ULè

	)

4784 
	#PU_PATCHENCLR_PATCH4_Pos
 (4ULè

	)

4785 
	#PU_PATCHENCLR_PATCH4_Msk
 (0x1UL << 
PU_PATCHENCLR_PATCH4_Pos
è

	)

4786 
	#PU_PATCHENCLR_PATCH4_Di§bËd
 (0ULè

	)

4787 
	#PU_PATCHENCLR_PATCH4_EÇbËd
 (1ULè

	)

4788 
	#PU_PATCHENCLR_PATCH4_CË¬
 (1ULè

	)

4791 
	#PU_PATCHENCLR_PATCH3_Pos
 (3ULè

	)

4792 
	#PU_PATCHENCLR_PATCH3_Msk
 (0x1UL << 
PU_PATCHENCLR_PATCH3_Pos
è

	)

4793 
	#PU_PATCHENCLR_PATCH3_Di§bËd
 (0ULè

	)

4794 
	#PU_PATCHENCLR_PATCH3_EÇbËd
 (1ULè

	)

4795 
	#PU_PATCHENCLR_PATCH3_CË¬
 (1ULè

	)

4798 
	#PU_PATCHENCLR_PATCH2_Pos
 (2ULè

	)

4799 
	#PU_PATCHENCLR_PATCH2_Msk
 (0x1UL << 
PU_PATCHENCLR_PATCH2_Pos
è

	)

4800 
	#PU_PATCHENCLR_PATCH2_Di§bËd
 (0ULè

	)

4801 
	#PU_PATCHENCLR_PATCH2_EÇbËd
 (1ULè

	)

4802 
	#PU_PATCHENCLR_PATCH2_CË¬
 (1ULè

	)

4805 
	#PU_PATCHENCLR_PATCH1_Pos
 (1ULè

	)

4806 
	#PU_PATCHENCLR_PATCH1_Msk
 (0x1UL << 
PU_PATCHENCLR_PATCH1_Pos
è

	)

4807 
	#PU_PATCHENCLR_PATCH1_Di§bËd
 (0ULè

	)

4808 
	#PU_PATCHENCLR_PATCH1_EÇbËd
 (1ULè

	)

4809 
	#PU_PATCHENCLR_PATCH1_CË¬
 (1ULè

	)

4812 
	#PU_PATCHENCLR_PATCH0_Pos
 (0ULè

	)

4813 
	#PU_PATCHENCLR_PATCH0_Msk
 (0x1UL << 
PU_PATCHENCLR_PATCH0_Pos
è

	)

4814 
	#PU_PATCHENCLR_PATCH0_Di§bËd
 (0ULè

	)

4815 
	#PU_PATCHENCLR_PATCH0_EÇbËd
 (1ULè

	)

4816 
	#PU_PATCHENCLR_PATCH0_CË¬
 (1ULè

	)

4826 
	#QDEC_SHORTS_SAMPLERDY_STOP_Pos
 (1ULè

	)

4827 
	#QDEC_SHORTS_SAMPLERDY_STOP_Msk
 (0x1UL << 
QDEC_SHORTS_SAMPLERDY_STOP_Pos
è

	)

4828 
	#QDEC_SHORTS_SAMPLERDY_STOP_Di§bËd
 (0ULè

	)

4829 
	#QDEC_SHORTS_SAMPLERDY_STOP_EÇbËd
 (1ULè

	)

4832 
	#QDEC_SHORTS_REPORTRDY_READCLRACC_Pos
 (0ULè

	)

4833 
	#QDEC_SHORTS_REPORTRDY_READCLRACC_Msk
 (0x1UL << 
QDEC_SHORTS_REPORTRDY_READCLRACC_Pos
è

	)

4834 
	#QDEC_SHORTS_REPORTRDY_READCLRACC_Di§bËd
 (0ULè

	)

4835 
	#QDEC_SHORTS_REPORTRDY_READCLRACC_EÇbËd
 (1ULè

	)

4841 
	#QDEC_INTENSET_ACCOF_Pos
 (2ULè

	)

4842 
	#QDEC_INTENSET_ACCOF_Msk
 (0x1UL << 
QDEC_INTENSET_ACCOF_Pos
è

	)

4843 
	#QDEC_INTENSET_ACCOF_Di§bËd
 (0ULè

	)

4844 
	#QDEC_INTENSET_ACCOF_EÇbËd
 (1ULè

	)

4845 
	#QDEC_INTENSET_ACCOF_S‘
 (1ULè

	)

4848 
	#QDEC_INTENSET_REPORTRDY_Pos
 (1ULè

	)

4849 
	#QDEC_INTENSET_REPORTRDY_Msk
 (0x1UL << 
QDEC_INTENSET_REPORTRDY_Pos
è

	)

4850 
	#QDEC_INTENSET_REPORTRDY_Di§bËd
 (0ULè

	)

4851 
	#QDEC_INTENSET_REPORTRDY_EÇbËd
 (1ULè

	)

4852 
	#QDEC_INTENSET_REPORTRDY_S‘
 (1ULè

	)

4855 
	#QDEC_INTENSET_SAMPLERDY_Pos
 (0ULè

	)

4856 
	#QDEC_INTENSET_SAMPLERDY_Msk
 (0x1UL << 
QDEC_INTENSET_SAMPLERDY_Pos
è

	)

4857 
	#QDEC_INTENSET_SAMPLERDY_Di§bËd
 (0ULè

	)

4858 
	#QDEC_INTENSET_SAMPLERDY_EÇbËd
 (1ULè

	)

4859 
	#QDEC_INTENSET_SAMPLERDY_S‘
 (1ULè

	)

4865 
	#QDEC_INTENCLR_ACCOF_Pos
 (2ULè

	)

4866 
	#QDEC_INTENCLR_ACCOF_Msk
 (0x1UL << 
QDEC_INTENCLR_ACCOF_Pos
è

	)

4867 
	#QDEC_INTENCLR_ACCOF_Di§bËd
 (0ULè

	)

4868 
	#QDEC_INTENCLR_ACCOF_EÇbËd
 (1ULè

	)

4869 
	#QDEC_INTENCLR_ACCOF_CË¬
 (1ULè

	)

4872 
	#QDEC_INTENCLR_REPORTRDY_Pos
 (1ULè

	)

4873 
	#QDEC_INTENCLR_REPORTRDY_Msk
 (0x1UL << 
QDEC_INTENCLR_REPORTRDY_Pos
è

	)

4874 
	#QDEC_INTENCLR_REPORTRDY_Di§bËd
 (0ULè

	)

4875 
	#QDEC_INTENCLR_REPORTRDY_EÇbËd
 (1ULè

	)

4876 
	#QDEC_INTENCLR_REPORTRDY_CË¬
 (1ULè

	)

4879 
	#QDEC_INTENCLR_SAMPLERDY_Pos
 (0ULè

	)

4880 
	#QDEC_INTENCLR_SAMPLERDY_Msk
 (0x1UL << 
QDEC_INTENCLR_SAMPLERDY_Pos
è

	)

4881 
	#QDEC_INTENCLR_SAMPLERDY_Di§bËd
 (0ULè

	)

4882 
	#QDEC_INTENCLR_SAMPLERDY_EÇbËd
 (1ULè

	)

4883 
	#QDEC_INTENCLR_SAMPLERDY_CË¬
 (1ULè

	)

4889 
	#QDEC_ENABLE_ENABLE_Pos
 (0ULè

	)

4890 
	#QDEC_ENABLE_ENABLE_Msk
 (0x1UL << 
QDEC_ENABLE_ENABLE_Pos
è

	)

4891 
	#QDEC_ENABLE_ENABLE_Di§bËd
 (0ULè

	)

4892 
	#QDEC_ENABLE_ENABLE_EÇbËd
 (1ULè

	)

4898 
	#QDEC_LEDPOL_LEDPOL_Pos
 (0ULè

	)

4899 
	#QDEC_LEDPOL_LEDPOL_Msk
 (0x1UL << 
QDEC_LEDPOL_LEDPOL_Pos
è

	)

4900 
	#QDEC_LEDPOL_LEDPOL_AùiveLow
 (0ULè

	)

4901 
	#QDEC_LEDPOL_LEDPOL_AùiveHigh
 (1ULè

	)

4907 
	#QDEC_SAMPLEPER_SAMPLEPER_Pos
 (0ULè

	)

4908 
	#QDEC_SAMPLEPER_SAMPLEPER_Msk
 (0x7UL << 
QDEC_SAMPLEPER_SAMPLEPER_Pos
è

	)

4909 
	#QDEC_SAMPLEPER_SAMPLEPER_128us
 (0x00ULè

	)

4910 
	#QDEC_SAMPLEPER_SAMPLEPER_256us
 (0x01ULè

	)

4911 
	#QDEC_SAMPLEPER_SAMPLEPER_512us
 (0x02ULè

	)

4912 
	#QDEC_SAMPLEPER_SAMPLEPER_1024us
 (0x03ULè

	)

4913 
	#QDEC_SAMPLEPER_SAMPLEPER_2048us
 (0x04ULè

	)

4914 
	#QDEC_SAMPLEPER_SAMPLEPER_4096us
 (0x05ULè

	)

4915 
	#QDEC_SAMPLEPER_SAMPLEPER_8192us
 (0x06ULè

	)

4916 
	#QDEC_SAMPLEPER_SAMPLEPER_16384us
 (0x07ULè

	)

4922 
	#QDEC_SAMPLE_SAMPLE_Pos
 (0ULè

	)

4923 
	#QDEC_SAMPLE_SAMPLE_Msk
 (0xFFFFFFFFUL << 
QDEC_SAMPLE_SAMPLE_Pos
è

	)

4929 
	#QDEC_REPORTPER_REPORTPER_Pos
 (0ULè

	)

4930 
	#QDEC_REPORTPER_REPORTPER_Msk
 (0x7UL << 
QDEC_REPORTPER_REPORTPER_Pos
è

	)

4931 
	#QDEC_REPORTPER_REPORTPER_10Sm¶
 (0x00ULè

	)

4932 
	#QDEC_REPORTPER_REPORTPER_40Sm¶
 (0x01ULè

	)

4933 
	#QDEC_REPORTPER_REPORTPER_80Sm¶
 (0x02ULè

	)

4934 
	#QDEC_REPORTPER_REPORTPER_120Sm¶
 (0x03ULè

	)

4935 
	#QDEC_REPORTPER_REPORTPER_160Sm¶
 (0x04ULè

	)

4936 
	#QDEC_REPORTPER_REPORTPER_200Sm¶
 (0x05ULè

	)

4937 
	#QDEC_REPORTPER_REPORTPER_240Sm¶
 (0x06ULè

	)

4938 
	#QDEC_REPORTPER_REPORTPER_280Sm¶
 (0x07ULè

	)

4944 
	#QDEC_DBFEN_DBFEN_Pos
 (0ULè

	)

4945 
	#QDEC_DBFEN_DBFEN_Msk
 (0x1UL << 
QDEC_DBFEN_DBFEN_Pos
è

	)

4946 
	#QDEC_DBFEN_DBFEN_Di§bËd
 (0ULè

	)

4947 
	#QDEC_DBFEN_DBFEN_EÇbËd
 (1ULè

	)

4953 
	#QDEC_LEDPRE_LEDPRE_Pos
 (0ULè

	)

4954 
	#QDEC_LEDPRE_LEDPRE_Msk
 (0x1FFUL << 
QDEC_LEDPRE_LEDPRE_Pos
è

	)

4960 
	#QDEC_ACCDBL_ACCDBL_Pos
 (0ULè

	)

4961 
	#QDEC_ACCDBL_ACCDBL_Msk
 (0xFUL << 
QDEC_ACCDBL_ACCDBL_Pos
è

	)

4967 
	#QDEC_ACCDBLREAD_ACCDBLREAD_Pos
 (0ULè

	)

4968 
	#QDEC_ACCDBLREAD_ACCDBLREAD_Msk
 (0xFUL << 
QDEC_ACCDBLREAD_ACCDBLREAD_Pos
è

	)

4974 
	#QDEC_POWER_POWER_Pos
 (0ULè

	)

4975 
	#QDEC_POWER_POWER_Msk
 (0x1UL << 
QDEC_POWER_POWER_Pos
è

	)

4976 
	#QDEC_POWER_POWER_Di§bËd
 (0ULè

	)

4977 
	#QDEC_POWER_POWER_EÇbËd
 (1ULè

	)

4987 
	#RADIO_SHORTS_DISABLED_RSSISTOP_Pos
 (8ULè

	)

4988 
	#RADIO_SHORTS_DISABLED_RSSISTOP_Msk
 (0x1UL << 
RADIO_SHORTS_DISABLED_RSSISTOP_Pos
è

	)

4989 
	#RADIO_SHORTS_DISABLED_RSSISTOP_Di§bËd
 (0ULè

	)

4990 
	#RADIO_SHORTS_DISABLED_RSSISTOP_EÇbËd
 (1ULè

	)

4993 
	#RADIO_SHORTS_ADDRESS_BCSTART_Pos
 (6ULè

	)

4994 
	#RADIO_SHORTS_ADDRESS_BCSTART_Msk
 (0x1UL << 
RADIO_SHORTS_ADDRESS_BCSTART_Pos
è

	)

4995 
	#RADIO_SHORTS_ADDRESS_BCSTART_Di§bËd
 (0ULè

	)

4996 
	#RADIO_SHORTS_ADDRESS_BCSTART_EÇbËd
 (1ULè

	)

4999 
	#RADIO_SHORTS_END_START_Pos
 (5ULè

	)

5000 
	#RADIO_SHORTS_END_START_Msk
 (0x1UL << 
RADIO_SHORTS_END_START_Pos
è

	)

5001 
	#RADIO_SHORTS_END_START_Di§bËd
 (0ULè

	)

5002 
	#RADIO_SHORTS_END_START_EÇbËd
 (1ULè

	)

5005 
	#RADIO_SHORTS_ADDRESS_RSSISTART_Pos
 (4ULè

	)

5006 
	#RADIO_SHORTS_ADDRESS_RSSISTART_Msk
 (0x1UL << 
RADIO_SHORTS_ADDRESS_RSSISTART_Pos
è

	)

5007 
	#RADIO_SHORTS_ADDRESS_RSSISTART_Di§bËd
 (0ULè

	)

5008 
	#RADIO_SHORTS_ADDRESS_RSSISTART_EÇbËd
 (1ULè

	)

5011 
	#RADIO_SHORTS_DISABLED_RXEN_Pos
 (3ULè

	)

5012 
	#RADIO_SHORTS_DISABLED_RXEN_Msk
 (0x1UL << 
RADIO_SHORTS_DISABLED_RXEN_Pos
è

	)

5013 
	#RADIO_SHORTS_DISABLED_RXEN_Di§bËd
 (0ULè

	)

5014 
	#RADIO_SHORTS_DISABLED_RXEN_EÇbËd
 (1ULè

	)

5017 
	#RADIO_SHORTS_DISABLED_TXEN_Pos
 (2ULè

	)

5018 
	#RADIO_SHORTS_DISABLED_TXEN_Msk
 (0x1UL << 
RADIO_SHORTS_DISABLED_TXEN_Pos
è

	)

5019 
	#RADIO_SHORTS_DISABLED_TXEN_Di§bËd
 (0ULè

	)

5020 
	#RADIO_SHORTS_DISABLED_TXEN_EÇbËd
 (1ULè

	)

5023 
	#RADIO_SHORTS_END_DISABLE_Pos
 (1ULè

	)

5024 
	#RADIO_SHORTS_END_DISABLE_Msk
 (0x1UL << 
RADIO_SHORTS_END_DISABLE_Pos
è

	)

5025 
	#RADIO_SHORTS_END_DISABLE_Di§bËd
 (0ULè

	)

5026 
	#RADIO_SHORTS_END_DISABLE_EÇbËd
 (1ULè

	)

5029 
	#RADIO_SHORTS_READY_START_Pos
 (0ULè

	)

5030 
	#RADIO_SHORTS_READY_START_Msk
 (0x1UL << 
RADIO_SHORTS_READY_START_Pos
è

	)

5031 
	#RADIO_SHORTS_READY_START_Di§bËd
 (0ULè

	)

5032 
	#RADIO_SHORTS_READY_START_EÇbËd
 (1ULè

	)

5038 
	#RADIO_INTENSET_BCMATCH_Pos
 (10ULè

	)

5039 
	#RADIO_INTENSET_BCMATCH_Msk
 (0x1UL << 
RADIO_INTENSET_BCMATCH_Pos
è

	)

5040 
	#RADIO_INTENSET_BCMATCH_Di§bËd
 (0ULè

	)

5041 
	#RADIO_INTENSET_BCMATCH_EÇbËd
 (1ULè

	)

5042 
	#RADIO_INTENSET_BCMATCH_S‘
 (1ULè

	)

5045 
	#RADIO_INTENSET_RSSIEND_Pos
 (7ULè

	)

5046 
	#RADIO_INTENSET_RSSIEND_Msk
 (0x1UL << 
RADIO_INTENSET_RSSIEND_Pos
è

	)

5047 
	#RADIO_INTENSET_RSSIEND_Di§bËd
 (0ULè

	)

5048 
	#RADIO_INTENSET_RSSIEND_EÇbËd
 (1ULè

	)

5049 
	#RADIO_INTENSET_RSSIEND_S‘
 (1ULè

	)

5052 
	#RADIO_INTENSET_DEVMISS_Pos
 (6ULè

	)

5053 
	#RADIO_INTENSET_DEVMISS_Msk
 (0x1UL << 
RADIO_INTENSET_DEVMISS_Pos
è

	)

5054 
	#RADIO_INTENSET_DEVMISS_Di§bËd
 (0ULè

	)

5055 
	#RADIO_INTENSET_DEVMISS_EÇbËd
 (1ULè

	)

5056 
	#RADIO_INTENSET_DEVMISS_S‘
 (1ULè

	)

5059 
	#RADIO_INTENSET_DEVMATCH_Pos
 (5ULè

	)

5060 
	#RADIO_INTENSET_DEVMATCH_Msk
 (0x1UL << 
RADIO_INTENSET_DEVMATCH_Pos
è

	)

5061 
	#RADIO_INTENSET_DEVMATCH_Di§bËd
 (0ULè

	)

5062 
	#RADIO_INTENSET_DEVMATCH_EÇbËd
 (1ULè

	)

5063 
	#RADIO_INTENSET_DEVMATCH_S‘
 (1ULè

	)

5066 
	#RADIO_INTENSET_DISABLED_Pos
 (4ULè

	)

5067 
	#RADIO_INTENSET_DISABLED_Msk
 (0x1UL << 
RADIO_INTENSET_DISABLED_Pos
è

	)

5068 
	#RADIO_INTENSET_DISABLED_Di§bËd
 (0ULè

	)

5069 
	#RADIO_INTENSET_DISABLED_EÇbËd
 (1ULè

	)

5070 
	#RADIO_INTENSET_DISABLED_S‘
 (1ULè

	)

5073 
	#RADIO_INTENSET_END_Pos
 (3ULè

	)

5074 
	#RADIO_INTENSET_END_Msk
 (0x1UL << 
RADIO_INTENSET_END_Pos
è

	)

5075 
	#RADIO_INTENSET_END_Di§bËd
 (0ULè

	)

5076 
	#RADIO_INTENSET_END_EÇbËd
 (1ULè

	)

5077 
	#RADIO_INTENSET_END_S‘
 (1ULè

	)

5080 
	#RADIO_INTENSET_PAYLOAD_Pos
 (2ULè

	)

5081 
	#RADIO_INTENSET_PAYLOAD_Msk
 (0x1UL << 
RADIO_INTENSET_PAYLOAD_Pos
è

	)

5082 
	#RADIO_INTENSET_PAYLOAD_Di§bËd
 (0ULè

	)

5083 
	#RADIO_INTENSET_PAYLOAD_EÇbËd
 (1ULè

	)

5084 
	#RADIO_INTENSET_PAYLOAD_S‘
 (1ULè

	)

5087 
	#RADIO_INTENSET_ADDRESS_Pos
 (1ULè

	)

5088 
	#RADIO_INTENSET_ADDRESS_Msk
 (0x1UL << 
RADIO_INTENSET_ADDRESS_Pos
è

	)

5089 
	#RADIO_INTENSET_ADDRESS_Di§bËd
 (0ULè

	)

5090 
	#RADIO_INTENSET_ADDRESS_EÇbËd
 (1ULè

	)

5091 
	#RADIO_INTENSET_ADDRESS_S‘
 (1ULè

	)

5094 
	#RADIO_INTENSET_READY_Pos
 (0ULè

	)

5095 
	#RADIO_INTENSET_READY_Msk
 (0x1UL << 
RADIO_INTENSET_READY_Pos
è

	)

5096 
	#RADIO_INTENSET_READY_Di§bËd
 (0ULè

	)

5097 
	#RADIO_INTENSET_READY_EÇbËd
 (1ULè

	)

5098 
	#RADIO_INTENSET_READY_S‘
 (1ULè

	)

5104 
	#RADIO_INTENCLR_BCMATCH_Pos
 (10ULè

	)

5105 
	#RADIO_INTENCLR_BCMATCH_Msk
 (0x1UL << 
RADIO_INTENCLR_BCMATCH_Pos
è

	)

5106 
	#RADIO_INTENCLR_BCMATCH_Di§bËd
 (0ULè

	)

5107 
	#RADIO_INTENCLR_BCMATCH_EÇbËd
 (1ULè

	)

5108 
	#RADIO_INTENCLR_BCMATCH_CË¬
 (1ULè

	)

5111 
	#RADIO_INTENCLR_RSSIEND_Pos
 (7ULè

	)

5112 
	#RADIO_INTENCLR_RSSIEND_Msk
 (0x1UL << 
RADIO_INTENCLR_RSSIEND_Pos
è

	)

5113 
	#RADIO_INTENCLR_RSSIEND_Di§bËd
 (0ULè

	)

5114 
	#RADIO_INTENCLR_RSSIEND_EÇbËd
 (1ULè

	)

5115 
	#RADIO_INTENCLR_RSSIEND_CË¬
 (1ULè

	)

5118 
	#RADIO_INTENCLR_DEVMISS_Pos
 (6ULè

	)

5119 
	#RADIO_INTENCLR_DEVMISS_Msk
 (0x1UL << 
RADIO_INTENCLR_DEVMISS_Pos
è

	)

5120 
	#RADIO_INTENCLR_DEVMISS_Di§bËd
 (0ULè

	)

5121 
	#RADIO_INTENCLR_DEVMISS_EÇbËd
 (1ULè

	)

5122 
	#RADIO_INTENCLR_DEVMISS_CË¬
 (1ULè

	)

5125 
	#RADIO_INTENCLR_DEVMATCH_Pos
 (5ULè

	)

5126 
	#RADIO_INTENCLR_DEVMATCH_Msk
 (0x1UL << 
RADIO_INTENCLR_DEVMATCH_Pos
è

	)

5127 
	#RADIO_INTENCLR_DEVMATCH_Di§bËd
 (0ULè

	)

5128 
	#RADIO_INTENCLR_DEVMATCH_EÇbËd
 (1ULè

	)

5129 
	#RADIO_INTENCLR_DEVMATCH_CË¬
 (1ULè

	)

5132 
	#RADIO_INTENCLR_DISABLED_Pos
 (4ULè

	)

5133 
	#RADIO_INTENCLR_DISABLED_Msk
 (0x1UL << 
RADIO_INTENCLR_DISABLED_Pos
è

	)

5134 
	#RADIO_INTENCLR_DISABLED_Di§bËd
 (0ULè

	)

5135 
	#RADIO_INTENCLR_DISABLED_EÇbËd
 (1ULè

	)

5136 
	#RADIO_INTENCLR_DISABLED_CË¬
 (1ULè

	)

5139 
	#RADIO_INTENCLR_END_Pos
 (3ULè

	)

5140 
	#RADIO_INTENCLR_END_Msk
 (0x1UL << 
RADIO_INTENCLR_END_Pos
è

	)

5141 
	#RADIO_INTENCLR_END_Di§bËd
 (0ULè

	)

5142 
	#RADIO_INTENCLR_END_EÇbËd
 (1ULè

	)

5143 
	#RADIO_INTENCLR_END_CË¬
 (1ULè

	)

5146 
	#RADIO_INTENCLR_PAYLOAD_Pos
 (2ULè

	)

5147 
	#RADIO_INTENCLR_PAYLOAD_Msk
 (0x1UL << 
RADIO_INTENCLR_PAYLOAD_Pos
è

	)

5148 
	#RADIO_INTENCLR_PAYLOAD_Di§bËd
 (0ULè

	)

5149 
	#RADIO_INTENCLR_PAYLOAD_EÇbËd
 (1ULè

	)

5150 
	#RADIO_INTENCLR_PAYLOAD_CË¬
 (1ULè

	)

5153 
	#RADIO_INTENCLR_ADDRESS_Pos
 (1ULè

	)

5154 
	#RADIO_INTENCLR_ADDRESS_Msk
 (0x1UL << 
RADIO_INTENCLR_ADDRESS_Pos
è

	)

5155 
	#RADIO_INTENCLR_ADDRESS_Di§bËd
 (0ULè

	)

5156 
	#RADIO_INTENCLR_ADDRESS_EÇbËd
 (1ULè

	)

5157 
	#RADIO_INTENCLR_ADDRESS_CË¬
 (1ULè

	)

5160 
	#RADIO_INTENCLR_READY_Pos
 (0ULè

	)

5161 
	#RADIO_INTENCLR_READY_Msk
 (0x1UL << 
RADIO_INTENCLR_READY_Pos
è

	)

5162 
	#RADIO_INTENCLR_READY_Di§bËd
 (0ULè

	)

5163 
	#RADIO_INTENCLR_READY_EÇbËd
 (1ULè

	)

5164 
	#RADIO_INTENCLR_READY_CË¬
 (1ULè

	)

5170 
	#RADIO_CRCSTATUS_CRCSTATUS_Pos
 (0ULè

	)

5171 
	#RADIO_CRCSTATUS_CRCSTATUS_Msk
 (0x1UL << 
RADIO_CRCSTATUS_CRCSTATUS_Pos
è

	)

5172 
	#RADIO_CRCSTATUS_CRCSTATUS_CRCE¼Ü
 (0ULè

	)

5173 
	#RADIO_CRCSTATUS_CRCSTATUS_CRCOk
 (1ULè

	)

5179 
	#RADIO_CD_CD_Pos
 (0ULè

	)

5180 
	#RADIO_CD_CD_Msk
 (0x1UL << 
RADIO_CD_CD_Pos
è

	)

5186 
	#RADIO_RXMATCH_RXMATCH_Pos
 (0ULè

	)

5187 
	#RADIO_RXMATCH_RXMATCH_Msk
 (0x7UL << 
RADIO_RXMATCH_RXMATCH_Pos
è

	)

5193 
	#RADIO_RXCRC_RXCRC_Pos
 (0ULè

	)

5194 
	#RADIO_RXCRC_RXCRC_Msk
 (0xFFFFFFUL << 
RADIO_RXCRC_RXCRC_Pos
è

	)

5200 
	#RADIO_DAI_DAI_Pos
 (0ULè

	)

5201 
	#RADIO_DAI_DAI_Msk
 (0x7UL << 
RADIO_DAI_DAI_Pos
è

	)

5207 
	#RADIO_FREQUENCY_FREQUENCY_Pos
 (0ULè

	)

5208 
	#RADIO_FREQUENCY_FREQUENCY_Msk
 (0x7FUL << 
RADIO_FREQUENCY_FREQUENCY_Pos
è

	)

5214 
	#RADIO_TXPOWER_TXPOWER_Pos
 (0ULè

	)

5215 
	#RADIO_TXPOWER_TXPOWER_Msk
 (0xFFUL << 
RADIO_TXPOWER_TXPOWER_Pos
è

	)

5216 
	#RADIO_TXPOWER_TXPOWER_Pos4dBm
 (0x04ULè

	)

5217 
	#RADIO_TXPOWER_TXPOWER_0dBm
 (0x00ULè

	)

5218 
	#RADIO_TXPOWER_TXPOWER_Neg4dBm
 (0xFCULè

	)

5219 
	#RADIO_TXPOWER_TXPOWER_Neg8dBm
 (0xF8ULè

	)

5220 
	#RADIO_TXPOWER_TXPOWER_Neg12dBm
 (0xF4ULè

	)

5221 
	#RADIO_TXPOWER_TXPOWER_Neg16dBm
 (0xF0ULè

	)

5222 
	#RADIO_TXPOWER_TXPOWER_Neg20dBm
 (0xECULè

	)

5223 
	#RADIO_TXPOWER_TXPOWER_Neg30dBm
 (0xD8ULè

	)

5229 
	#RADIO_MODE_MODE_Pos
 (0ULè

	)

5230 
	#RADIO_MODE_MODE_Msk
 (0x3UL << 
RADIO_MODE_MODE_Pos
è

	)

5231 
	#RADIO_MODE_MODE_Nrf_1Mb™
 (0x00ULè

	)

5232 
	#RADIO_MODE_MODE_Nrf_2Mb™
 (0x01ULè

	)

5233 
	#RADIO_MODE_MODE_Nrf_250Kb™
 (0x02ULè

	)

5234 
	#RADIO_MODE_MODE_BË_1Mb™
 (0x03ULè

	)

5240 
	#RADIO_PCNF0_S1LEN_Pos
 (16ULè

	)

5241 
	#RADIO_PCNF0_S1LEN_Msk
 (0xFUL << 
RADIO_PCNF0_S1LEN_Pos
è

	)

5244 
	#RADIO_PCNF0_S0LEN_Pos
 (8ULè

	)

5245 
	#RADIO_PCNF0_S0LEN_Msk
 (0x1UL << 
RADIO_PCNF0_S0LEN_Pos
è

	)

5248 
	#RADIO_PCNF0_LFLEN_Pos
 (0ULè

	)

5249 
	#RADIO_PCNF0_LFLEN_Msk
 (0xFUL << 
RADIO_PCNF0_LFLEN_Pos
è

	)

5255 
	#RADIO_PCNF1_WHITEEN_Pos
 (25ULè

	)

5256 
	#RADIO_PCNF1_WHITEEN_Msk
 (0x1UL << 
RADIO_PCNF1_WHITEEN_Pos
è

	)

5257 
	#RADIO_PCNF1_WHITEEN_Di§bËd
 (0ULè

	)

5258 
	#RADIO_PCNF1_WHITEEN_EÇbËd
 (1ULè

	)

5261 
	#RADIO_PCNF1_ENDIAN_Pos
 (24ULè

	)

5262 
	#RADIO_PCNF1_ENDIAN_Msk
 (0x1UL << 
RADIO_PCNF1_ENDIAN_Pos
è

	)

5263 
	#RADIO_PCNF1_ENDIAN_L™Že
 (0ULè

	)

5264 
	#RADIO_PCNF1_ENDIAN_Big
 (1ULè

	)

5267 
	#RADIO_PCNF1_BALEN_Pos
 (16ULè

	)

5268 
	#RADIO_PCNF1_BALEN_Msk
 (0x7UL << 
RADIO_PCNF1_BALEN_Pos
è

	)

5271 
	#RADIO_PCNF1_STATLEN_Pos
 (8ULè

	)

5272 
	#RADIO_PCNF1_STATLEN_Msk
 (0xFFUL << 
RADIO_PCNF1_STATLEN_Pos
è

	)

5275 
	#RADIO_PCNF1_MAXLEN_Pos
 (0ULè

	)

5276 
	#RADIO_PCNF1_MAXLEN_Msk
 (0xFFUL << 
RADIO_PCNF1_MAXLEN_Pos
è

	)

5282 
	#RADIO_PREFIX0_AP3_Pos
 (24ULè

	)

5283 
	#RADIO_PREFIX0_AP3_Msk
 (0xFFUL << 
RADIO_PREFIX0_AP3_Pos
è

	)

5286 
	#RADIO_PREFIX0_AP2_Pos
 (16ULè

	)

5287 
	#RADIO_PREFIX0_AP2_Msk
 (0xFFUL << 
RADIO_PREFIX0_AP2_Pos
è

	)

5290 
	#RADIO_PREFIX0_AP1_Pos
 (8ULè

	)

5291 
	#RADIO_PREFIX0_AP1_Msk
 (0xFFUL << 
RADIO_PREFIX0_AP1_Pos
è

	)

5294 
	#RADIO_PREFIX0_AP0_Pos
 (0ULè

	)

5295 
	#RADIO_PREFIX0_AP0_Msk
 (0xFFUL << 
RADIO_PREFIX0_AP0_Pos
è

	)

5301 
	#RADIO_PREFIX1_AP7_Pos
 (24ULè

	)

5302 
	#RADIO_PREFIX1_AP7_Msk
 (0xFFUL << 
RADIO_PREFIX1_AP7_Pos
è

	)

5305 
	#RADIO_PREFIX1_AP6_Pos
 (16ULè

	)

5306 
	#RADIO_PREFIX1_AP6_Msk
 (0xFFUL << 
RADIO_PREFIX1_AP6_Pos
è

	)

5309 
	#RADIO_PREFIX1_AP5_Pos
 (8ULè

	)

5310 
	#RADIO_PREFIX1_AP5_Msk
 (0xFFUL << 
RADIO_PREFIX1_AP5_Pos
è

	)

5313 
	#RADIO_PREFIX1_AP4_Pos
 (0ULè

	)

5314 
	#RADIO_PREFIX1_AP4_Msk
 (0xFFUL << 
RADIO_PREFIX1_AP4_Pos
è

	)

5320 
	#RADIO_TXADDRESS_TXADDRESS_Pos
 (0ULè

	)

5321 
	#RADIO_TXADDRESS_TXADDRESS_Msk
 (0x7UL << 
RADIO_TXADDRESS_TXADDRESS_Pos
è

	)

5327 
	#RADIO_RXADDRESSES_ADDR7_Pos
 (7ULè

	)

5328 
	#RADIO_RXADDRESSES_ADDR7_Msk
 (0x1UL << 
RADIO_RXADDRESSES_ADDR7_Pos
è

	)

5329 
	#RADIO_RXADDRESSES_ADDR7_Di§bËd
 (0ULè

	)

5330 
	#RADIO_RXADDRESSES_ADDR7_EÇbËd
 (1ULè

	)

5333 
	#RADIO_RXADDRESSES_ADDR6_Pos
 (6ULè

	)

5334 
	#RADIO_RXADDRESSES_ADDR6_Msk
 (0x1UL << 
RADIO_RXADDRESSES_ADDR6_Pos
è

	)

5335 
	#RADIO_RXADDRESSES_ADDR6_Di§bËd
 (0ULè

	)

5336 
	#RADIO_RXADDRESSES_ADDR6_EÇbËd
 (1ULè

	)

5339 
	#RADIO_RXADDRESSES_ADDR5_Pos
 (5ULè

	)

5340 
	#RADIO_RXADDRESSES_ADDR5_Msk
 (0x1UL << 
RADIO_RXADDRESSES_ADDR5_Pos
è

	)

5341 
	#RADIO_RXADDRESSES_ADDR5_Di§bËd
 (0ULè

	)

5342 
	#RADIO_RXADDRESSES_ADDR5_EÇbËd
 (1ULè

	)

5345 
	#RADIO_RXADDRESSES_ADDR4_Pos
 (4ULè

	)

5346 
	#RADIO_RXADDRESSES_ADDR4_Msk
 (0x1UL << 
RADIO_RXADDRESSES_ADDR4_Pos
è

	)

5347 
	#RADIO_RXADDRESSES_ADDR4_Di§bËd
 (0ULè

	)

5348 
	#RADIO_RXADDRESSES_ADDR4_EÇbËd
 (1ULè

	)

5351 
	#RADIO_RXADDRESSES_ADDR3_Pos
 (3ULè

	)

5352 
	#RADIO_RXADDRESSES_ADDR3_Msk
 (0x1UL << 
RADIO_RXADDRESSES_ADDR3_Pos
è

	)

5353 
	#RADIO_RXADDRESSES_ADDR3_Di§bËd
 (0ULè

	)

5354 
	#RADIO_RXADDRESSES_ADDR3_EÇbËd
 (1ULè

	)

5357 
	#RADIO_RXADDRESSES_ADDR2_Pos
 (2ULè

	)

5358 
	#RADIO_RXADDRESSES_ADDR2_Msk
 (0x1UL << 
RADIO_RXADDRESSES_ADDR2_Pos
è

	)

5359 
	#RADIO_RXADDRESSES_ADDR2_Di§bËd
 (0ULè

	)

5360 
	#RADIO_RXADDRESSES_ADDR2_EÇbËd
 (1ULè

	)

5363 
	#RADIO_RXADDRESSES_ADDR1_Pos
 (1ULè

	)

5364 
	#RADIO_RXADDRESSES_ADDR1_Msk
 (0x1UL << 
RADIO_RXADDRESSES_ADDR1_Pos
è

	)

5365 
	#RADIO_RXADDRESSES_ADDR1_Di§bËd
 (0ULè

	)

5366 
	#RADIO_RXADDRESSES_ADDR1_EÇbËd
 (1ULè

	)

5369 
	#RADIO_RXADDRESSES_ADDR0_Pos
 (0ULè

	)

5370 
	#RADIO_RXADDRESSES_ADDR0_Msk
 (0x1UL << 
RADIO_RXADDRESSES_ADDR0_Pos
è

	)

5371 
	#RADIO_RXADDRESSES_ADDR0_Di§bËd
 (0ULè

	)

5372 
	#RADIO_RXADDRESSES_ADDR0_EÇbËd
 (1ULè

	)

5378 
	#RADIO_CRCCNF_SKIPADDR_Pos
 (8ULè

	)

5379 
	#RADIO_CRCCNF_SKIPADDR_Msk
 (0x1UL << 
RADIO_CRCCNF_SKIPADDR_Pos
è

	)

5380 
	#RADIO_CRCCNF_SKIPADDR_Inþude
 (0ULè

	)

5381 
	#RADIO_CRCCNF_SKIPADDR_Sk
 (1ULè

	)

5384 
	#RADIO_CRCCNF_LEN_Pos
 (0ULè

	)

5385 
	#RADIO_CRCCNF_LEN_Msk
 (0x3UL << 
RADIO_CRCCNF_LEN_Pos
è

	)

5386 
	#RADIO_CRCCNF_LEN_Di§bËd
 (0ULè

	)

5387 
	#RADIO_CRCCNF_LEN_OÃ
 (1ULè

	)

5388 
	#RADIO_CRCCNF_LEN_Two
 (2ULè

	)

5389 
	#RADIO_CRCCNF_LEN_Th»e
 (3ULè

	)

5395 
	#RADIO_CRCPOLY_CRCPOLY_Pos
 (0ULè

	)

5396 
	#RADIO_CRCPOLY_CRCPOLY_Msk
 (0xFFFFFFUL << 
RADIO_CRCPOLY_CRCPOLY_Pos
è

	)

5402 
	#RADIO_CRCINIT_CRCINIT_Pos
 (0ULè

	)

5403 
	#RADIO_CRCINIT_CRCINIT_Msk
 (0xFFFFFFUL << 
RADIO_CRCINIT_CRCINIT_Pos
è

	)

5409 
	#RADIO_TEST_PLLLOCK_Pos
 (1ULè

	)

5410 
	#RADIO_TEST_PLLLOCK_Msk
 (0x1UL << 
RADIO_TEST_PLLLOCK_Pos
è

	)

5411 
	#RADIO_TEST_PLLLOCK_Di§bËd
 (0ULè

	)

5412 
	#RADIO_TEST_PLLLOCK_EÇbËd
 (1ULè

	)

5415 
	#RADIO_TEST_CONSTCARRIER_Pos
 (0ULè

	)

5416 
	#RADIO_TEST_CONSTCARRIER_Msk
 (0x1UL << 
RADIO_TEST_CONSTCARRIER_Pos
è

	)

5417 
	#RADIO_TEST_CONSTCARRIER_Di§bËd
 (0ULè

	)

5418 
	#RADIO_TEST_CONSTCARRIER_EÇbËd
 (1ULè

	)

5424 
	#RADIO_TIFS_TIFS_Pos
 (0ULè

	)

5425 
	#RADIO_TIFS_TIFS_Msk
 (0xFFUL << 
RADIO_TIFS_TIFS_Pos
è

	)

5431 
	#RADIO_RSSISAMPLE_RSSISAMPLE_Pos
 (0ULè

	)

5432 
	#RADIO_RSSISAMPLE_RSSISAMPLE_Msk
 (0x7FUL << 
RADIO_RSSISAMPLE_RSSISAMPLE_Pos
è

	)

5438 
	#RADIO_STATE_STATE_Pos
 (0ULè

	)

5439 
	#RADIO_STATE_STATE_Msk
 (0xFUL << 
RADIO_STATE_STATE_Pos
è

	)

5440 
	#RADIO_STATE_STATE_Di§bËd
 (0x00ULè

	)

5441 
	#RADIO_STATE_STATE_RxRu
 (0x01ULè

	)

5442 
	#RADIO_STATE_STATE_RxIdË
 (0x02ULè

	)

5443 
	#RADIO_STATE_STATE_Rx
 (0x03ULè

	)

5444 
	#RADIO_STATE_STATE_RxDi§bË
 (0x04ULè

	)

5445 
	#RADIO_STATE_STATE_TxRu
 (0x09ULè

	)

5446 
	#RADIO_STATE_STATE_TxIdË
 (0x0AULè

	)

5447 
	#RADIO_STATE_STATE_Tx
 (0x0BULè

	)

5448 
	#RADIO_STATE_STATE_TxDi§bË
 (0x0CULè

	)

5454 
	#RADIO_DATAWHITEIV_DATAWHITEIV_Pos
 (0ULè

	)

5455 
	#RADIO_DATAWHITEIV_DATAWHITEIV_Msk
 (0x7FUL << 
RADIO_DATAWHITEIV_DATAWHITEIV_Pos
è

	)

5461 
	#RADIO_DAP_DAP_Pos
 (0ULè

	)

5462 
	#RADIO_DAP_DAP_Msk
 (0xFFFFUL << 
RADIO_DAP_DAP_Pos
è

	)

5468 
	#RADIO_DACNF_TXADD7_Pos
 (15ULè

	)

5469 
	#RADIO_DACNF_TXADD7_Msk
 (0x1UL << 
RADIO_DACNF_TXADD7_Pos
è

	)

5472 
	#RADIO_DACNF_TXADD6_Pos
 (14ULè

	)

5473 
	#RADIO_DACNF_TXADD6_Msk
 (0x1UL << 
RADIO_DACNF_TXADD6_Pos
è

	)

5476 
	#RADIO_DACNF_TXADD5_Pos
 (13ULè

	)

5477 
	#RADIO_DACNF_TXADD5_Msk
 (0x1UL << 
RADIO_DACNF_TXADD5_Pos
è

	)

5480 
	#RADIO_DACNF_TXADD4_Pos
 (12ULè

	)

5481 
	#RADIO_DACNF_TXADD4_Msk
 (0x1UL << 
RADIO_DACNF_TXADD4_Pos
è

	)

5484 
	#RADIO_DACNF_TXADD3_Pos
 (11ULè

	)

5485 
	#RADIO_DACNF_TXADD3_Msk
 (0x1UL << 
RADIO_DACNF_TXADD3_Pos
è

	)

5488 
	#RADIO_DACNF_TXADD2_Pos
 (10ULè

	)

5489 
	#RADIO_DACNF_TXADD2_Msk
 (0x1UL << 
RADIO_DACNF_TXADD2_Pos
è

	)

5492 
	#RADIO_DACNF_TXADD1_Pos
 (9ULè

	)

5493 
	#RADIO_DACNF_TXADD1_Msk
 (0x1UL << 
RADIO_DACNF_TXADD1_Pos
è

	)

5496 
	#RADIO_DACNF_TXADD0_Pos
 (8ULè

	)

5497 
	#RADIO_DACNF_TXADD0_Msk
 (0x1UL << 
RADIO_DACNF_TXADD0_Pos
è

	)

5500 
	#RADIO_DACNF_ENA7_Pos
 (7ULè

	)

5501 
	#RADIO_DACNF_ENA7_Msk
 (0x1UL << 
RADIO_DACNF_ENA7_Pos
è

	)

5502 
	#RADIO_DACNF_ENA7_Di§bËd
 (0ULè

	)

5503 
	#RADIO_DACNF_ENA7_EÇbËd
 (1ULè

	)

5506 
	#RADIO_DACNF_ENA6_Pos
 (6ULè

	)

5507 
	#RADIO_DACNF_ENA6_Msk
 (0x1UL << 
RADIO_DACNF_ENA6_Pos
è

	)

5508 
	#RADIO_DACNF_ENA6_Di§bËd
 (0ULè

	)

5509 
	#RADIO_DACNF_ENA6_EÇbËd
 (1ULè

	)

5512 
	#RADIO_DACNF_ENA5_Pos
 (5ULè

	)

5513 
	#RADIO_DACNF_ENA5_Msk
 (0x1UL << 
RADIO_DACNF_ENA5_Pos
è

	)

5514 
	#RADIO_DACNF_ENA5_Di§bËd
 (0ULè

	)

5515 
	#RADIO_DACNF_ENA5_EÇbËd
 (1ULè

	)

5518 
	#RADIO_DACNF_ENA4_Pos
 (4ULè

	)

5519 
	#RADIO_DACNF_ENA4_Msk
 (0x1UL << 
RADIO_DACNF_ENA4_Pos
è

	)

5520 
	#RADIO_DACNF_ENA4_Di§bËd
 (0ULè

	)

5521 
	#RADIO_DACNF_ENA4_EÇbËd
 (1ULè

	)

5524 
	#RADIO_DACNF_ENA3_Pos
 (3ULè

	)

5525 
	#RADIO_DACNF_ENA3_Msk
 (0x1UL << 
RADIO_DACNF_ENA3_Pos
è

	)

5526 
	#RADIO_DACNF_ENA3_Di§bËd
 (0ULè

	)

5527 
	#RADIO_DACNF_ENA3_EÇbËd
 (1ULè

	)

5530 
	#RADIO_DACNF_ENA2_Pos
 (2ULè

	)

5531 
	#RADIO_DACNF_ENA2_Msk
 (0x1UL << 
RADIO_DACNF_ENA2_Pos
è

	)

5532 
	#RADIO_DACNF_ENA2_Di§bËd
 (0ULè

	)

5533 
	#RADIO_DACNF_ENA2_EÇbËd
 (1ULè

	)

5536 
	#RADIO_DACNF_ENA1_Pos
 (1ULè

	)

5537 
	#RADIO_DACNF_ENA1_Msk
 (0x1UL << 
RADIO_DACNF_ENA1_Pos
è

	)

5538 
	#RADIO_DACNF_ENA1_Di§bËd
 (0ULè

	)

5539 
	#RADIO_DACNF_ENA1_EÇbËd
 (1ULè

	)

5542 
	#RADIO_DACNF_ENA0_Pos
 (0ULè

	)

5543 
	#RADIO_DACNF_ENA0_Msk
 (0x1UL << 
RADIO_DACNF_ENA0_Pos
è

	)

5544 
	#RADIO_DACNF_ENA0_Di§bËd
 (0ULè

	)

5545 
	#RADIO_DACNF_ENA0_EÇbËd
 (1ULè

	)

5551 
	#RADIO_OVERRIDE0_OVERRIDE0_Pos
 (0ULè

	)

5552 
	#RADIO_OVERRIDE0_OVERRIDE0_Msk
 (0xFFFFFFFFUL << 
RADIO_OVERRIDE0_OVERRIDE0_Pos
è

	)

5558 
	#RADIO_OVERRIDE1_OVERRIDE1_Pos
 (0ULè

	)

5559 
	#RADIO_OVERRIDE1_OVERRIDE1_Msk
 (0xFFFFFFFFUL << 
RADIO_OVERRIDE1_OVERRIDE1_Pos
è

	)

5565 
	#RADIO_OVERRIDE2_OVERRIDE2_Pos
 (0ULè

	)

5566 
	#RADIO_OVERRIDE2_OVERRIDE2_Msk
 (0xFFFFFFFFUL << 
RADIO_OVERRIDE2_OVERRIDE2_Pos
è

	)

5572 
	#RADIO_OVERRIDE3_OVERRIDE3_Pos
 (0ULè

	)

5573 
	#RADIO_OVERRIDE3_OVERRIDE3_Msk
 (0xFFFFFFFFUL << 
RADIO_OVERRIDE3_OVERRIDE3_Pos
è

	)

5579 
	#RADIO_OVERRIDE4_ENABLE_Pos
 (31ULè

	)

5580 
	#RADIO_OVERRIDE4_ENABLE_Msk
 (0x1UL << 
RADIO_OVERRIDE4_ENABLE_Pos
è

	)

5581 
	#RADIO_OVERRIDE4_ENABLE_Di§bËd
 (0ULè

	)

5582 
	#RADIO_OVERRIDE4_ENABLE_EÇbËd
 (1ULè

	)

5585 
	#RADIO_OVERRIDE4_OVERRIDE4_Pos
 (0ULè

	)

5586 
	#RADIO_OVERRIDE4_OVERRIDE4_Msk
 (0xFFFFFFFUL << 
RADIO_OVERRIDE4_OVERRIDE4_Pos
è

	)

5592 
	#RADIO_POWER_POWER_Pos
 (0ULè

	)

5593 
	#RADIO_POWER_POWER_Msk
 (0x1UL << 
RADIO_POWER_POWER_Pos
è

	)

5594 
	#RADIO_POWER_POWER_Di§bËd
 (0ULè

	)

5595 
	#RADIO_POWER_POWER_EÇbËd
 (1ULè

	)

5605 
	#RNG_SHORTS_VALRDY_STOP_Pos
 (0ULè

	)

5606 
	#RNG_SHORTS_VALRDY_STOP_Msk
 (0x1UL << 
RNG_SHORTS_VALRDY_STOP_Pos
è

	)

5607 
	#RNG_SHORTS_VALRDY_STOP_Di§bËd
 (0ULè

	)

5608 
	#RNG_SHORTS_VALRDY_STOP_EÇbËd
 (1ULè

	)

5614 
	#RNG_INTENSET_VALRDY_Pos
 (0ULè

	)

5615 
	#RNG_INTENSET_VALRDY_Msk
 (0x1UL << 
RNG_INTENSET_VALRDY_Pos
è

	)

5616 
	#RNG_INTENSET_VALRDY_Di§bËd
 (0ULè

	)

5617 
	#RNG_INTENSET_VALRDY_EÇbËd
 (1ULè

	)

5618 
	#RNG_INTENSET_VALRDY_S‘
 (1ULè

	)

5624 
	#RNG_INTENCLR_VALRDY_Pos
 (0ULè

	)

5625 
	#RNG_INTENCLR_VALRDY_Msk
 (0x1UL << 
RNG_INTENCLR_VALRDY_Pos
è

	)

5626 
	#RNG_INTENCLR_VALRDY_Di§bËd
 (0ULè

	)

5627 
	#RNG_INTENCLR_VALRDY_EÇbËd
 (1ULè

	)

5628 
	#RNG_INTENCLR_VALRDY_CË¬
 (1ULè

	)

5634 
	#RNG_CONFIG_DERCEN_Pos
 (0ULè

	)

5635 
	#RNG_CONFIG_DERCEN_Msk
 (0x1UL << 
RNG_CONFIG_DERCEN_Pos
è

	)

5636 
	#RNG_CONFIG_DERCEN_Di§bËd
 (0ULè

	)

5637 
	#RNG_CONFIG_DERCEN_EÇbËd
 (1ULè

	)

5643 
	#RNG_VALUE_VALUE_Pos
 (0ULè

	)

5644 
	#RNG_VALUE_VALUE_Msk
 (0xFFUL << 
RNG_VALUE_VALUE_Pos
è

	)

5650 
	#RNG_POWER_POWER_Pos
 (0ULè

	)

5651 
	#RNG_POWER_POWER_Msk
 (0x1UL << 
RNG_POWER_POWER_Pos
è

	)

5652 
	#RNG_POWER_POWER_Di§bËd
 (0ULè

	)

5653 
	#RNG_POWER_POWER_EÇbËd
 (1ULè

	)

5663 
	#RTC_INTENSET_COMPARE3_Pos
 (19ULè

	)

5664 
	#RTC_INTENSET_COMPARE3_Msk
 (0x1UL << 
RTC_INTENSET_COMPARE3_Pos
è

	)

5665 
	#RTC_INTENSET_COMPARE3_Di§bËd
 (0ULè

	)

5666 
	#RTC_INTENSET_COMPARE3_EÇbËd
 (1ULè

	)

5667 
	#RTC_INTENSET_COMPARE3_S‘
 (1ULè

	)

5670 
	#RTC_INTENSET_COMPARE2_Pos
 (18ULè

	)

5671 
	#RTC_INTENSET_COMPARE2_Msk
 (0x1UL << 
RTC_INTENSET_COMPARE2_Pos
è

	)

5672 
	#RTC_INTENSET_COMPARE2_Di§bËd
 (0ULè

	)

5673 
	#RTC_INTENSET_COMPARE2_EÇbËd
 (1ULè

	)

5674 
	#RTC_INTENSET_COMPARE2_S‘
 (1ULè

	)

5677 
	#RTC_INTENSET_COMPARE1_Pos
 (17ULè

	)

5678 
	#RTC_INTENSET_COMPARE1_Msk
 (0x1UL << 
RTC_INTENSET_COMPARE1_Pos
è

	)

5679 
	#RTC_INTENSET_COMPARE1_Di§bËd
 (0ULè

	)

5680 
	#RTC_INTENSET_COMPARE1_EÇbËd
 (1ULè

	)

5681 
	#RTC_INTENSET_COMPARE1_S‘
 (1ULè

	)

5684 
	#RTC_INTENSET_COMPARE0_Pos
 (16ULè

	)

5685 
	#RTC_INTENSET_COMPARE0_Msk
 (0x1UL << 
RTC_INTENSET_COMPARE0_Pos
è

	)

5686 
	#RTC_INTENSET_COMPARE0_Di§bËd
 (0ULè

	)

5687 
	#RTC_INTENSET_COMPARE0_EÇbËd
 (1ULè

	)

5688 
	#RTC_INTENSET_COMPARE0_S‘
 (1ULè

	)

5691 
	#RTC_INTENSET_OVRFLW_Pos
 (1ULè

	)

5692 
	#RTC_INTENSET_OVRFLW_Msk
 (0x1UL << 
RTC_INTENSET_OVRFLW_Pos
è

	)

5693 
	#RTC_INTENSET_OVRFLW_Di§bËd
 (0ULè

	)

5694 
	#RTC_INTENSET_OVRFLW_EÇbËd
 (1ULè

	)

5695 
	#RTC_INTENSET_OVRFLW_S‘
 (1ULè

	)

5698 
	#RTC_INTENSET_TICK_Pos
 (0ULè

	)

5699 
	#RTC_INTENSET_TICK_Msk
 (0x1UL << 
RTC_INTENSET_TICK_Pos
è

	)

5700 
	#RTC_INTENSET_TICK_Di§bËd
 (0ULè

	)

5701 
	#RTC_INTENSET_TICK_EÇbËd
 (1ULè

	)

5702 
	#RTC_INTENSET_TICK_S‘
 (1ULè

	)

5708 
	#RTC_INTENCLR_COMPARE3_Pos
 (19ULè

	)

5709 
	#RTC_INTENCLR_COMPARE3_Msk
 (0x1UL << 
RTC_INTENCLR_COMPARE3_Pos
è

	)

5710 
	#RTC_INTENCLR_COMPARE3_Di§bËd
 (0ULè

	)

5711 
	#RTC_INTENCLR_COMPARE3_EÇbËd
 (1ULè

	)

5712 
	#RTC_INTENCLR_COMPARE3_CË¬
 (1ULè

	)

5715 
	#RTC_INTENCLR_COMPARE2_Pos
 (18ULè

	)

5716 
	#RTC_INTENCLR_COMPARE2_Msk
 (0x1UL << 
RTC_INTENCLR_COMPARE2_Pos
è

	)

5717 
	#RTC_INTENCLR_COMPARE2_Di§bËd
 (0ULè

	)

5718 
	#RTC_INTENCLR_COMPARE2_EÇbËd
 (1ULè

	)

5719 
	#RTC_INTENCLR_COMPARE2_CË¬
 (1ULè

	)

5722 
	#RTC_INTENCLR_COMPARE1_Pos
 (17ULè

	)

5723 
	#RTC_INTENCLR_COMPARE1_Msk
 (0x1UL << 
RTC_INTENCLR_COMPARE1_Pos
è

	)

5724 
	#RTC_INTENCLR_COMPARE1_Di§bËd
 (0ULè

	)

5725 
	#RTC_INTENCLR_COMPARE1_EÇbËd
 (1ULè

	)

5726 
	#RTC_INTENCLR_COMPARE1_CË¬
 (1ULè

	)

5729 
	#RTC_INTENCLR_COMPARE0_Pos
 (16ULè

	)

5730 
	#RTC_INTENCLR_COMPARE0_Msk
 (0x1UL << 
RTC_INTENCLR_COMPARE0_Pos
è

	)

5731 
	#RTC_INTENCLR_COMPARE0_Di§bËd
 (0ULè

	)

5732 
	#RTC_INTENCLR_COMPARE0_EÇbËd
 (1ULè

	)

5733 
	#RTC_INTENCLR_COMPARE0_CË¬
 (1ULè

	)

5736 
	#RTC_INTENCLR_OVRFLW_Pos
 (1ULè

	)

5737 
	#RTC_INTENCLR_OVRFLW_Msk
 (0x1UL << 
RTC_INTENCLR_OVRFLW_Pos
è

	)

5738 
	#RTC_INTENCLR_OVRFLW_Di§bËd
 (0ULè

	)

5739 
	#RTC_INTENCLR_OVRFLW_EÇbËd
 (1ULè

	)

5740 
	#RTC_INTENCLR_OVRFLW_CË¬
 (1ULè

	)

5743 
	#RTC_INTENCLR_TICK_Pos
 (0ULè

	)

5744 
	#RTC_INTENCLR_TICK_Msk
 (0x1UL << 
RTC_INTENCLR_TICK_Pos
è

	)

5745 
	#RTC_INTENCLR_TICK_Di§bËd
 (0ULè

	)

5746 
	#RTC_INTENCLR_TICK_EÇbËd
 (1ULè

	)

5747 
	#RTC_INTENCLR_TICK_CË¬
 (1ULè

	)

5753 
	#RTC_EVTEN_COMPARE3_Pos
 (19ULè

	)

5754 
	#RTC_EVTEN_COMPARE3_Msk
 (0x1UL << 
RTC_EVTEN_COMPARE3_Pos
è

	)

5755 
	#RTC_EVTEN_COMPARE3_Di§bËd
 (0ULè

	)

5756 
	#RTC_EVTEN_COMPARE3_EÇbËd
 (1ULè

	)

5759 
	#RTC_EVTEN_COMPARE2_Pos
 (18ULè

	)

5760 
	#RTC_EVTEN_COMPARE2_Msk
 (0x1UL << 
RTC_EVTEN_COMPARE2_Pos
è

	)

5761 
	#RTC_EVTEN_COMPARE2_Di§bËd
 (0ULè

	)

5762 
	#RTC_EVTEN_COMPARE2_EÇbËd
 (1ULè

	)

5765 
	#RTC_EVTEN_COMPARE1_Pos
 (17ULè

	)

5766 
	#RTC_EVTEN_COMPARE1_Msk
 (0x1UL << 
RTC_EVTEN_COMPARE1_Pos
è

	)

5767 
	#RTC_EVTEN_COMPARE1_Di§bËd
 (0ULè

	)

5768 
	#RTC_EVTEN_COMPARE1_EÇbËd
 (1ULè

	)

5771 
	#RTC_EVTEN_COMPARE0_Pos
 (16ULè

	)

5772 
	#RTC_EVTEN_COMPARE0_Msk
 (0x1UL << 
RTC_EVTEN_COMPARE0_Pos
è

	)

5773 
	#RTC_EVTEN_COMPARE0_Di§bËd
 (0ULè

	)

5774 
	#RTC_EVTEN_COMPARE0_EÇbËd
 (1ULè

	)

5777 
	#RTC_EVTEN_OVRFLW_Pos
 (1ULè

	)

5778 
	#RTC_EVTEN_OVRFLW_Msk
 (0x1UL << 
RTC_EVTEN_OVRFLW_Pos
è

	)

5779 
	#RTC_EVTEN_OVRFLW_Di§bËd
 (0ULè

	)

5780 
	#RTC_EVTEN_OVRFLW_EÇbËd
 (1ULè

	)

5783 
	#RTC_EVTEN_TICK_Pos
 (0ULè

	)

5784 
	#RTC_EVTEN_TICK_Msk
 (0x1UL << 
RTC_EVTEN_TICK_Pos
è

	)

5785 
	#RTC_EVTEN_TICK_Di§bËd
 (0ULè

	)

5786 
	#RTC_EVTEN_TICK_EÇbËd
 (1ULè

	)

5792 
	#RTC_EVTENSET_COMPARE3_Pos
 (19ULè

	)

5793 
	#RTC_EVTENSET_COMPARE3_Msk
 (0x1UL << 
RTC_EVTENSET_COMPARE3_Pos
è

	)

5794 
	#RTC_EVTENSET_COMPARE3_Di§bËd
 (0ULè

	)

5795 
	#RTC_EVTENSET_COMPARE3_EÇbËd
 (1ULè

	)

5796 
	#RTC_EVTENSET_COMPARE3_S‘
 (1ULè

	)

5799 
	#RTC_EVTENSET_COMPARE2_Pos
 (18ULè

	)

5800 
	#RTC_EVTENSET_COMPARE2_Msk
 (0x1UL << 
RTC_EVTENSET_COMPARE2_Pos
è

	)

5801 
	#RTC_EVTENSET_COMPARE2_Di§bËd
 (0ULè

	)

5802 
	#RTC_EVTENSET_COMPARE2_EÇbËd
 (1ULè

	)

5803 
	#RTC_EVTENSET_COMPARE2_S‘
 (1ULè

	)

5806 
	#RTC_EVTENSET_COMPARE1_Pos
 (17ULè

	)

5807 
	#RTC_EVTENSET_COMPARE1_Msk
 (0x1UL << 
RTC_EVTENSET_COMPARE1_Pos
è

	)

5808 
	#RTC_EVTENSET_COMPARE1_Di§bËd
 (0ULè

	)

5809 
	#RTC_EVTENSET_COMPARE1_EÇbËd
 (1ULè

	)

5810 
	#RTC_EVTENSET_COMPARE1_S‘
 (1ULè

	)

5813 
	#RTC_EVTENSET_COMPARE0_Pos
 (16ULè

	)

5814 
	#RTC_EVTENSET_COMPARE0_Msk
 (0x1UL << 
RTC_EVTENSET_COMPARE0_Pos
è

	)

5815 
	#RTC_EVTENSET_COMPARE0_Di§bËd
 (0ULè

	)

5816 
	#RTC_EVTENSET_COMPARE0_EÇbËd
 (1ULè

	)

5817 
	#RTC_EVTENSET_COMPARE0_S‘
 (1ULè

	)

5820 
	#RTC_EVTENSET_OVRFLW_Pos
 (1ULè

	)

5821 
	#RTC_EVTENSET_OVRFLW_Msk
 (0x1UL << 
RTC_EVTENSET_OVRFLW_Pos
è

	)

5822 
	#RTC_EVTENSET_OVRFLW_Di§bËd
 (0ULè

	)

5823 
	#RTC_EVTENSET_OVRFLW_EÇbËd
 (1ULè

	)

5824 
	#RTC_EVTENSET_OVRFLW_S‘
 (1ULè

	)

5827 
	#RTC_EVTENSET_TICK_Pos
 (0ULè

	)

5828 
	#RTC_EVTENSET_TICK_Msk
 (0x1UL << 
RTC_EVTENSET_TICK_Pos
è

	)

5829 
	#RTC_EVTENSET_TICK_Di§bËd
 (0ULè

	)

5830 
	#RTC_EVTENSET_TICK_EÇbËd
 (1ULè

	)

5831 
	#RTC_EVTENSET_TICK_S‘
 (1ULè

	)

5837 
	#RTC_EVTENCLR_COMPARE3_Pos
 (19ULè

	)

5838 
	#RTC_EVTENCLR_COMPARE3_Msk
 (0x1UL << 
RTC_EVTENCLR_COMPARE3_Pos
è

	)

5839 
	#RTC_EVTENCLR_COMPARE3_Di§bËd
 (0ULè

	)

5840 
	#RTC_EVTENCLR_COMPARE3_EÇbËd
 (1ULè

	)

5841 
	#RTC_EVTENCLR_COMPARE3_CË¬
 (1ULè

	)

5844 
	#RTC_EVTENCLR_COMPARE2_Pos
 (18ULè

	)

5845 
	#RTC_EVTENCLR_COMPARE2_Msk
 (0x1UL << 
RTC_EVTENCLR_COMPARE2_Pos
è

	)

5846 
	#RTC_EVTENCLR_COMPARE2_Di§bËd
 (0ULè

	)

5847 
	#RTC_EVTENCLR_COMPARE2_EÇbËd
 (1ULè

	)

5848 
	#RTC_EVTENCLR_COMPARE2_CË¬
 (1ULè

	)

5851 
	#RTC_EVTENCLR_COMPARE1_Pos
 (17ULè

	)

5852 
	#RTC_EVTENCLR_COMPARE1_Msk
 (0x1UL << 
RTC_EVTENCLR_COMPARE1_Pos
è

	)

5853 
	#RTC_EVTENCLR_COMPARE1_Di§bËd
 (0ULè

	)

5854 
	#RTC_EVTENCLR_COMPARE1_EÇbËd
 (1ULè

	)

5855 
	#RTC_EVTENCLR_COMPARE1_CË¬
 (1ULè

	)

5858 
	#RTC_EVTENCLR_COMPARE0_Pos
 (16ULè

	)

5859 
	#RTC_EVTENCLR_COMPARE0_Msk
 (0x1UL << 
RTC_EVTENCLR_COMPARE0_Pos
è

	)

5860 
	#RTC_EVTENCLR_COMPARE0_Di§bËd
 (0ULè

	)

5861 
	#RTC_EVTENCLR_COMPARE0_EÇbËd
 (1ULè

	)

5862 
	#RTC_EVTENCLR_COMPARE0_CË¬
 (1ULè

	)

5865 
	#RTC_EVTENCLR_OVRFLW_Pos
 (1ULè

	)

5866 
	#RTC_EVTENCLR_OVRFLW_Msk
 (0x1UL << 
RTC_EVTENCLR_OVRFLW_Pos
è

	)

5867 
	#RTC_EVTENCLR_OVRFLW_Di§bËd
 (0ULè

	)

5868 
	#RTC_EVTENCLR_OVRFLW_EÇbËd
 (1ULè

	)

5869 
	#RTC_EVTENCLR_OVRFLW_CË¬
 (1ULè

	)

5872 
	#RTC_EVTENCLR_TICK_Pos
 (0ULè

	)

5873 
	#RTC_EVTENCLR_TICK_Msk
 (0x1UL << 
RTC_EVTENCLR_TICK_Pos
è

	)

5874 
	#RTC_EVTENCLR_TICK_Di§bËd
 (0ULè

	)

5875 
	#RTC_EVTENCLR_TICK_EÇbËd
 (1ULè

	)

5876 
	#RTC_EVTENCLR_TICK_CË¬
 (1ULè

	)

5882 
	#RTC_COUNTER_COUNTER_Pos
 (0ULè

	)

5883 
	#RTC_COUNTER_COUNTER_Msk
 (0xFFFFFFUL << 
RTC_COUNTER_COUNTER_Pos
è

	)

5889 
	#RTC_PRESCALER_PRESCALER_Pos
 (0ULè

	)

5890 
	#RTC_PRESCALER_PRESCALER_Msk
 (0xFFFUL << 
RTC_PRESCALER_PRESCALER_Pos
è

	)

5896 
	#RTC_CC_COMPARE_Pos
 (0ULè

	)

5897 
	#RTC_CC_COMPARE_Msk
 (0xFFFFFFUL << 
RTC_CC_COMPARE_Pos
è

	)

5903 
	#RTC_POWER_POWER_Pos
 (0ULè

	)

5904 
	#RTC_POWER_POWER_Msk
 (0x1UL << 
RTC_POWER_POWER_Pos
è

	)

5905 
	#RTC_POWER_POWER_Di§bËd
 (0ULè

	)

5906 
	#RTC_POWER_POWER_EÇbËd
 (1ULè

	)

5916 
	#SPI_INTENSET_READY_Pos
 (2ULè

	)

5917 
	#SPI_INTENSET_READY_Msk
 (0x1UL << 
SPI_INTENSET_READY_Pos
è

	)

5918 
	#SPI_INTENSET_READY_Di§bËd
 (0ULè

	)

5919 
	#SPI_INTENSET_READY_EÇbËd
 (1ULè

	)

5920 
	#SPI_INTENSET_READY_S‘
 (1ULè

	)

5926 
	#SPI_INTENCLR_READY_Pos
 (2ULè

	)

5927 
	#SPI_INTENCLR_READY_Msk
 (0x1UL << 
SPI_INTENCLR_READY_Pos
è

	)

5928 
	#SPI_INTENCLR_READY_Di§bËd
 (0ULè

	)

5929 
	#SPI_INTENCLR_READY_EÇbËd
 (1ULè

	)

5930 
	#SPI_INTENCLR_READY_CË¬
 (1ULè

	)

5936 
	#SPI_ENABLE_ENABLE_Pos
 (0ULè

	)

5937 
	#SPI_ENABLE_ENABLE_Msk
 (0x7UL << 
SPI_ENABLE_ENABLE_Pos
è

	)

5938 
	#SPI_ENABLE_ENABLE_Di§bËd
 (0x00ULè

	)

5939 
	#SPI_ENABLE_ENABLE_EÇbËd
 (0x01ULè

	)

5945 
	#SPI_RXD_RXD_Pos
 (0ULè

	)

5946 
	#SPI_RXD_RXD_Msk
 (0xFFUL << 
SPI_RXD_RXD_Pos
è

	)

5952 
	#SPI_TXD_TXD_Pos
 (0ULè

	)

5953 
	#SPI_TXD_TXD_Msk
 (0xFFUL << 
SPI_TXD_TXD_Pos
è

	)

5959 
	#SPI_FREQUENCY_FREQUENCY_Pos
 (0ULè

	)

5960 
	#SPI_FREQUENCY_FREQUENCY_Msk
 (0xFFFFFFFFUL << 
SPI_FREQUENCY_FREQUENCY_Pos
è

	)

5961 
	#SPI_FREQUENCY_FREQUENCY_K125
 (0x02000000ULè

	)

5962 
	#SPI_FREQUENCY_FREQUENCY_K250
 (0x04000000ULè

	)

5963 
	#SPI_FREQUENCY_FREQUENCY_K500
 (0x08000000ULè

	)

5964 
	#SPI_FREQUENCY_FREQUENCY_M1
 (0x10000000ULè

	)

5965 
	#SPI_FREQUENCY_FREQUENCY_M2
 (0x20000000ULè

	)

5966 
	#SPI_FREQUENCY_FREQUENCY_M4
 (0x40000000ULè

	)

5967 
	#SPI_FREQUENCY_FREQUENCY_M8
 (0x80000000ULè

	)

5973 
	#SPI_CONFIG_CPOL_Pos
 (2ULè

	)

5974 
	#SPI_CONFIG_CPOL_Msk
 (0x1UL << 
SPI_CONFIG_CPOL_Pos
è

	)

5975 
	#SPI_CONFIG_CPOL_AùiveHigh
 (0ULè

	)

5976 
	#SPI_CONFIG_CPOL_AùiveLow
 (1ULè

	)

5979 
	#SPI_CONFIG_CPHA_Pos
 (1ULè

	)

5980 
	#SPI_CONFIG_CPHA_Msk
 (0x1UL << 
SPI_CONFIG_CPHA_Pos
è

	)

5981 
	#SPI_CONFIG_CPHA_L—dšg
 (0ULè

	)

5982 
	#SPI_CONFIG_CPHA_T¿žšg
 (1ULè

	)

5985 
	#SPI_CONFIG_ORDER_Pos
 (0ULè

	)

5986 
	#SPI_CONFIG_ORDER_Msk
 (0x1UL << 
SPI_CONFIG_ORDER_Pos
è

	)

5987 
	#SPI_CONFIG_ORDER_MsbFœ¡
 (0ULè

	)

5988 
	#SPI_CONFIG_ORDER_LsbFœ¡
 (1ULè

	)

5994 
	#SPI_POWER_POWER_Pos
 (0ULè

	)

5995 
	#SPI_POWER_POWER_Msk
 (0x1UL << 
SPI_POWER_POWER_Pos
è

	)

5996 
	#SPI_POWER_POWER_Di§bËd
 (0ULè

	)

5997 
	#SPI_POWER_POWER_EÇbËd
 (1ULè

	)

6007 
	#SPIM_SHORTS_END_START_Pos
 (17ULè

	)

6008 
	#SPIM_SHORTS_END_START_Msk
 (0x1UL << 
SPIM_SHORTS_END_START_Pos
è

	)

6009 
	#SPIM_SHORTS_END_START_Di§bËd
 (0ULè

	)

6010 
	#SPIM_SHORTS_END_START_EÇbËd
 (1ULè

	)

6016 
	#SPIM_INTENSET_STARTED_Pos
 (19ULè

	)

6017 
	#SPIM_INTENSET_STARTED_Msk
 (0x1UL << 
SPIM_INTENSET_STARTED_Pos
è

	)

6018 
	#SPIM_INTENSET_STARTED_Di§bËd
 (0ULè

	)

6019 
	#SPIM_INTENSET_STARTED_EÇbËd
 (1ULè

	)

6020 
	#SPIM_INTENSET_STARTED_S‘
 (1ULè

	)

6023 
	#SPIM_INTENSET_ENDTX_Pos
 (8ULè

	)

6024 
	#SPIM_INTENSET_ENDTX_Msk
 (0x1UL << 
SPIM_INTENSET_ENDTX_Pos
è

	)

6025 
	#SPIM_INTENSET_ENDTX_Di§bËd
 (0ULè

	)

6026 
	#SPIM_INTENSET_ENDTX_EÇbËd
 (1ULè

	)

6027 
	#SPIM_INTENSET_ENDTX_S‘
 (1ULè

	)

6030 
	#SPIM_INTENSET_END_Pos
 (6ULè

	)

6031 
	#SPIM_INTENSET_END_Msk
 (0x1UL << 
SPIM_INTENSET_END_Pos
è

	)

6032 
	#SPIM_INTENSET_END_Di§bËd
 (0ULè

	)

6033 
	#SPIM_INTENSET_END_EÇbËd
 (1ULè

	)

6034 
	#SPIM_INTENSET_END_S‘
 (1ULè

	)

6037 
	#SPIM_INTENSET_ENDRX_Pos
 (4ULè

	)

6038 
	#SPIM_INTENSET_ENDRX_Msk
 (0x1UL << 
SPIM_INTENSET_ENDRX_Pos
è

	)

6039 
	#SPIM_INTENSET_ENDRX_Di§bËd
 (0ULè

	)

6040 
	#SPIM_INTENSET_ENDRX_EÇbËd
 (1ULè

	)

6041 
	#SPIM_INTENSET_ENDRX_S‘
 (1ULè

	)

6044 
	#SPIM_INTENSET_STOPPED_Pos
 (1ULè

	)

6045 
	#SPIM_INTENSET_STOPPED_Msk
 (0x1UL << 
SPIM_INTENSET_STOPPED_Pos
è

	)

6046 
	#SPIM_INTENSET_STOPPED_Di§bËd
 (0ULè

	)

6047 
	#SPIM_INTENSET_STOPPED_EÇbËd
 (1ULè

	)

6048 
	#SPIM_INTENSET_STOPPED_S‘
 (1ULè

	)

6054 
	#SPIM_INTENCLR_STARTED_Pos
 (19ULè

	)

6055 
	#SPIM_INTENCLR_STARTED_Msk
 (0x1UL << 
SPIM_INTENCLR_STARTED_Pos
è

	)

6056 
	#SPIM_INTENCLR_STARTED_Di§bËd
 (0ULè

	)

6057 
	#SPIM_INTENCLR_STARTED_EÇbËd
 (1ULè

	)

6058 
	#SPIM_INTENCLR_STARTED_CË¬
 (1ULè

	)

6061 
	#SPIM_INTENCLR_ENDTX_Pos
 (8ULè

	)

6062 
	#SPIM_INTENCLR_ENDTX_Msk
 (0x1UL << 
SPIM_INTENCLR_ENDTX_Pos
è

	)

6063 
	#SPIM_INTENCLR_ENDTX_Di§bËd
 (0ULè

	)

6064 
	#SPIM_INTENCLR_ENDTX_EÇbËd
 (1ULè

	)

6065 
	#SPIM_INTENCLR_ENDTX_CË¬
 (1ULè

	)

6068 
	#SPIM_INTENCLR_END_Pos
 (6ULè

	)

6069 
	#SPIM_INTENCLR_END_Msk
 (0x1UL << 
SPIM_INTENCLR_END_Pos
è

	)

6070 
	#SPIM_INTENCLR_END_Di§bËd
 (0ULè

	)

6071 
	#SPIM_INTENCLR_END_EÇbËd
 (1ULè

	)

6072 
	#SPIM_INTENCLR_END_CË¬
 (1ULè

	)

6075 
	#SPIM_INTENCLR_ENDRX_Pos
 (4ULè

	)

6076 
	#SPIM_INTENCLR_ENDRX_Msk
 (0x1UL << 
SPIM_INTENCLR_ENDRX_Pos
è

	)

6077 
	#SPIM_INTENCLR_ENDRX_Di§bËd
 (0ULè

	)

6078 
	#SPIM_INTENCLR_ENDRX_EÇbËd
 (1ULè

	)

6079 
	#SPIM_INTENCLR_ENDRX_CË¬
 (1ULè

	)

6082 
	#SPIM_INTENCLR_STOPPED_Pos
 (1ULè

	)

6083 
	#SPIM_INTENCLR_STOPPED_Msk
 (0x1UL << 
SPIM_INTENCLR_STOPPED_Pos
è

	)

6084 
	#SPIM_INTENCLR_STOPPED_Di§bËd
 (0ULè

	)

6085 
	#SPIM_INTENCLR_STOPPED_EÇbËd
 (1ULè

	)

6086 
	#SPIM_INTENCLR_STOPPED_CË¬
 (1ULè

	)

6092 
	#SPIM_ENABLE_ENABLE_Pos
 (0ULè

	)

6093 
	#SPIM_ENABLE_ENABLE_Msk
 (0xFUL << 
SPIM_ENABLE_ENABLE_Pos
è

	)

6094 
	#SPIM_ENABLE_ENABLE_Di§bËd
 (0x00ULè

	)

6095 
	#SPIM_ENABLE_ENABLE_EÇbËd
 (0x07ULè

	)

6101 
	#SPIM_RXDDATA_RXD_Pos
 (0ULè

	)

6102 
	#SPIM_RXDDATA_RXD_Msk
 (0xFFUL << 
SPIM_RXDDATA_RXD_Pos
è

	)

6108 
	#SPIM_TXDDATA_TXD_Pos
 (0ULè

	)

6109 
	#SPIM_TXDDATA_TXD_Msk
 (0xFFUL << 
SPIM_TXDDATA_TXD_Pos
è

	)

6115 
	#SPIM_FREQUENCY_FREQUENCY_Pos
 (0ULè

	)

6116 
	#SPIM_FREQUENCY_FREQUENCY_Msk
 (0xFFFFFFFFUL << 
SPIM_FREQUENCY_FREQUENCY_Pos
è

	)

6117 
	#SPIM_FREQUENCY_FREQUENCY_K125
 (0x02000000ULè

	)

6118 
	#SPIM_FREQUENCY_FREQUENCY_K250
 (0x04000000ULè

	)

6119 
	#SPIM_FREQUENCY_FREQUENCY_K500
 (0x08000000ULè

	)

6120 
	#SPIM_FREQUENCY_FREQUENCY_M1
 (0x10000000ULè

	)

6121 
	#SPIM_FREQUENCY_FREQUENCY_M2
 (0x20000000ULè

	)

6122 
	#SPIM_FREQUENCY_FREQUENCY_M4
 (0x40000000ULè

	)

6123 
	#SPIM_FREQUENCY_FREQUENCY_M8
 (0x80000000ULè

	)

6129 
	#SPIM_CONFIG_CPOL_Pos
 (2ULè

	)

6130 
	#SPIM_CONFIG_CPOL_Msk
 (0x1UL << 
SPIM_CONFIG_CPOL_Pos
è

	)

6131 
	#SPIM_CONFIG_CPOL_AùiveHigh
 (0ULè

	)

6132 
	#SPIM_CONFIG_CPOL_AùiveLow
 (1ULè

	)

6135 
	#SPIM_CONFIG_CPHA_Pos
 (1ULè

	)

6136 
	#SPIM_CONFIG_CPHA_Msk
 (0x1UL << 
SPIM_CONFIG_CPHA_Pos
è

	)

6137 
	#SPIM_CONFIG_CPHA_L—dšg
 (0ULè

	)

6138 
	#SPIM_CONFIG_CPHA_T¿žšg
 (1ULè

	)

6141 
	#SPIM_CONFIG_ORDER_Pos
 (0ULè

	)

6142 
	#SPIM_CONFIG_ORDER_Msk
 (0x1UL << 
SPIM_CONFIG_ORDER_Pos
è

	)

6143 
	#SPIM_CONFIG_ORDER_MsbFœ¡
 (0ULè

	)

6144 
	#SPIM_CONFIG_ORDER_LsbFœ¡
 (1ULè

	)

6150 
	#SPIM_ORC_ORC_Pos
 (0ULè

	)

6151 
	#SPIM_ORC_ORC_Msk
 (0xFFUL << 
SPIM_ORC_ORC_Pos
è

	)

6157 
	#SPIM_POWER_POWER_Pos
 (0ULè

	)

6158 
	#SPIM_POWER_POWER_Msk
 (0x1UL << 
SPIM_POWER_POWER_Pos
è

	)

6159 
	#SPIM_POWER_POWER_Di§bËd
 (0ULè

	)

6160 
	#SPIM_POWER_POWER_EÇbËd
 (1ULè

	)

6166 
	#SPIM_RXD_PTR_PTR_Pos
 (0ULè

	)

6167 
	#SPIM_RXD_PTR_PTR_Msk
 (0xFFFFFFFFUL << 
SPIM_RXD_PTR_PTR_Pos
è

	)

6173 
	#SPIM_RXD_MAXCNT_MAXCNT_Pos
 (0ULè

	)

6174 
	#SPIM_RXD_MAXCNT_MAXCNT_Msk
 (0xFFUL << 
SPIM_RXD_MAXCNT_MAXCNT_Pos
è

	)

6180 
	#SPIM_RXD_AMOUNT_AMOUNT_Pos
 (0ULè

	)

6181 
	#SPIM_RXD_AMOUNT_AMOUNT_Msk
 (0xFFUL << 
SPIM_RXD_AMOUNT_AMOUNT_Pos
è

	)

6187 
	#SPIM_TXD_PTR_PTR_Pos
 (0ULè

	)

6188 
	#SPIM_TXD_PTR_PTR_Msk
 (0xFFFFFFFFUL << 
SPIM_TXD_PTR_PTR_Pos
è

	)

6194 
	#SPIM_TXD_MAXCNT_MAXCNT_Pos
 (0ULè

	)

6195 
	#SPIM_TXD_MAXCNT_MAXCNT_Msk
 (0xFFUL << 
SPIM_TXD_MAXCNT_MAXCNT_Pos
è

	)

6201 
	#SPIM_TXD_AMOUNT_AMOUNT_Pos
 (0ULè

	)

6202 
	#SPIM_TXD_AMOUNT_AMOUNT_Msk
 (0xFFUL << 
SPIM_TXD_AMOUNT_AMOUNT_Pos
è

	)

6212 
	#SPIS_SHORTS_END_ACQUIRE_Pos
 (2ULè

	)

6213 
	#SPIS_SHORTS_END_ACQUIRE_Msk
 (0x1UL << 
SPIS_SHORTS_END_ACQUIRE_Pos
è

	)

6214 
	#SPIS_SHORTS_END_ACQUIRE_Di§bËd
 (0ULè

	)

6215 
	#SPIS_SHORTS_END_ACQUIRE_EÇbËd
 (1ULè

	)

6221 
	#SPIS_INTENSET_ACQUIRED_Pos
 (10ULè

	)

6222 
	#SPIS_INTENSET_ACQUIRED_Msk
 (0x1UL << 
SPIS_INTENSET_ACQUIRED_Pos
è

	)

6223 
	#SPIS_INTENSET_ACQUIRED_Di§bËd
 (0ULè

	)

6224 
	#SPIS_INTENSET_ACQUIRED_EÇbËd
 (1ULè

	)

6225 
	#SPIS_INTENSET_ACQUIRED_S‘
 (1ULè

	)

6228 
	#SPIS_INTENSET_END_Pos
 (1ULè

	)

6229 
	#SPIS_INTENSET_END_Msk
 (0x1UL << 
SPIS_INTENSET_END_Pos
è

	)

6230 
	#SPIS_INTENSET_END_Di§bËd
 (0ULè

	)

6231 
	#SPIS_INTENSET_END_EÇbËd
 (1ULè

	)

6232 
	#SPIS_INTENSET_END_S‘
 (1ULè

	)

6238 
	#SPIS_INTENCLR_ACQUIRED_Pos
 (10ULè

	)

6239 
	#SPIS_INTENCLR_ACQUIRED_Msk
 (0x1UL << 
SPIS_INTENCLR_ACQUIRED_Pos
è

	)

6240 
	#SPIS_INTENCLR_ACQUIRED_Di§bËd
 (0ULè

	)

6241 
	#SPIS_INTENCLR_ACQUIRED_EÇbËd
 (1ULè

	)

6242 
	#SPIS_INTENCLR_ACQUIRED_CË¬
 (1ULè

	)

6245 
	#SPIS_INTENCLR_END_Pos
 (1ULè

	)

6246 
	#SPIS_INTENCLR_END_Msk
 (0x1UL << 
SPIS_INTENCLR_END_Pos
è

	)

6247 
	#SPIS_INTENCLR_END_Di§bËd
 (0ULè

	)

6248 
	#SPIS_INTENCLR_END_EÇbËd
 (1ULè

	)

6249 
	#SPIS_INTENCLR_END_CË¬
 (1ULè

	)

6255 
	#SPIS_SEMSTAT_SEMSTAT_Pos
 (0ULè

	)

6256 
	#SPIS_SEMSTAT_SEMSTAT_Msk
 (0x3UL << 
SPIS_SEMSTAT_SEMSTAT_Pos
è

	)

6257 
	#SPIS_SEMSTAT_SEMSTAT_F»e
 (0x00ULè

	)

6258 
	#SPIS_SEMSTAT_SEMSTAT_CPU
 (0x01ULè

	)

6259 
	#SPIS_SEMSTAT_SEMSTAT_SPIS
 (0x02ULè

	)

6260 
	#SPIS_SEMSTAT_SEMSTAT_CPUP’dšg
 (0x03ULè

	)

6266 
	#SPIS_STATUS_OVERFLOW_Pos
 (1ULè

	)

6267 
	#SPIS_STATUS_OVERFLOW_Msk
 (0x1UL << 
SPIS_STATUS_OVERFLOW_Pos
è

	)

6268 
	#SPIS_STATUS_OVERFLOW_NÙP»£Á
 (0ULè

	)

6269 
	#SPIS_STATUS_OVERFLOW_P»£Á
 (1ULè

	)

6270 
	#SPIS_STATUS_OVERFLOW_CË¬
 (1ULè

	)

6273 
	#SPIS_STATUS_OVERREAD_Pos
 (0ULè

	)

6274 
	#SPIS_STATUS_OVERREAD_Msk
 (0x1UL << 
SPIS_STATUS_OVERREAD_Pos
è

	)

6275 
	#SPIS_STATUS_OVERREAD_NÙP»£Á
 (0ULè

	)

6276 
	#SPIS_STATUS_OVERREAD_P»£Á
 (1ULè

	)

6277 
	#SPIS_STATUS_OVERREAD_CË¬
 (1ULè

	)

6283 
	#SPIS_ENABLE_ENABLE_Pos
 (0ULè

	)

6284 
	#SPIS_ENABLE_ENABLE_Msk
 (0x7UL << 
SPIS_ENABLE_ENABLE_Pos
è

	)

6285 
	#SPIS_ENABLE_ENABLE_Di§bËd
 (0x00ULè

	)

6286 
	#SPIS_ENABLE_ENABLE_EÇbËd
 (0x02ULè

	)

6292 
	#SPIS_MAXRX_MAXRX_Pos
 (0ULè

	)

6293 
	#SPIS_MAXRX_MAXRX_Msk
 (0xFFUL << 
SPIS_MAXRX_MAXRX_Pos
è

	)

6299 
	#SPIS_AMOUNTRX_AMOUNTRX_Pos
 (0ULè

	)

6300 
	#SPIS_AMOUNTRX_AMOUNTRX_Msk
 (0xFFUL << 
SPIS_AMOUNTRX_AMOUNTRX_Pos
è

	)

6306 
	#SPIS_MAXTX_MAXTX_Pos
 (0ULè

	)

6307 
	#SPIS_MAXTX_MAXTX_Msk
 (0xFFUL << 
SPIS_MAXTX_MAXTX_Pos
è

	)

6313 
	#SPIS_AMOUNTTX_AMOUNTTX_Pos
 (0ULè

	)

6314 
	#SPIS_AMOUNTTX_AMOUNTTX_Msk
 (0xFFUL << 
SPIS_AMOUNTTX_AMOUNTTX_Pos
è

	)

6320 
	#SPIS_CONFIG_CPOL_Pos
 (2ULè

	)

6321 
	#SPIS_CONFIG_CPOL_Msk
 (0x1UL << 
SPIS_CONFIG_CPOL_Pos
è

	)

6322 
	#SPIS_CONFIG_CPOL_AùiveHigh
 (0ULè

	)

6323 
	#SPIS_CONFIG_CPOL_AùiveLow
 (1ULè

	)

6326 
	#SPIS_CONFIG_CPHA_Pos
 (1ULè

	)

6327 
	#SPIS_CONFIG_CPHA_Msk
 (0x1UL << 
SPIS_CONFIG_CPHA_Pos
è

	)

6328 
	#SPIS_CONFIG_CPHA_L—dšg
 (0ULè

	)

6329 
	#SPIS_CONFIG_CPHA_T¿žšg
 (1ULè

	)

6332 
	#SPIS_CONFIG_ORDER_Pos
 (0ULè

	)

6333 
	#SPIS_CONFIG_ORDER_Msk
 (0x1UL << 
SPIS_CONFIG_ORDER_Pos
è

	)

6334 
	#SPIS_CONFIG_ORDER_MsbFœ¡
 (0ULè

	)

6335 
	#SPIS_CONFIG_ORDER_LsbFœ¡
 (1ULè

	)

6341 
	#SPIS_DEF_DEF_Pos
 (0ULè

	)

6342 
	#SPIS_DEF_DEF_Msk
 (0xFFUL << 
SPIS_DEF_DEF_Pos
è

	)

6348 
	#SPIS_ORC_ORC_Pos
 (0ULè

	)

6349 
	#SPIS_ORC_ORC_Msk
 (0xFFUL << 
SPIS_ORC_ORC_Pos
è

	)

6355 
	#SPIS_POWER_POWER_Pos
 (0ULè

	)

6356 
	#SPIS_POWER_POWER_Msk
 (0x1UL << 
SPIS_POWER_POWER_Pos
è

	)

6357 
	#SPIS_POWER_POWER_Di§bËd
 (0ULè

	)

6358 
	#SPIS_POWER_POWER_EÇbËd
 (1ULè

	)

6368 
	#TEMP_INTENSET_DATARDY_Pos
 (0ULè

	)

6369 
	#TEMP_INTENSET_DATARDY_Msk
 (0x1UL << 
TEMP_INTENSET_DATARDY_Pos
è

	)

6370 
	#TEMP_INTENSET_DATARDY_Di§bËd
 (0ULè

	)

6371 
	#TEMP_INTENSET_DATARDY_EÇbËd
 (1ULè

	)

6372 
	#TEMP_INTENSET_DATARDY_S‘
 (1ULè

	)

6378 
	#TEMP_INTENCLR_DATARDY_Pos
 (0ULè

	)

6379 
	#TEMP_INTENCLR_DATARDY_Msk
 (0x1UL << 
TEMP_INTENCLR_DATARDY_Pos
è

	)

6380 
	#TEMP_INTENCLR_DATARDY_Di§bËd
 (0ULè

	)

6381 
	#TEMP_INTENCLR_DATARDY_EÇbËd
 (1ULè

	)

6382 
	#TEMP_INTENCLR_DATARDY_CË¬
 (1ULè

	)

6388 
	#TEMP_POWER_POWER_Pos
 (0ULè

	)

6389 
	#TEMP_POWER_POWER_Msk
 (0x1UL << 
TEMP_POWER_POWER_Pos
è

	)

6390 
	#TEMP_POWER_POWER_Di§bËd
 (0ULè

	)

6391 
	#TEMP_POWER_POWER_EÇbËd
 (1ULè

	)

6401 
	#TIMER_SHORTS_COMPARE3_STOP_Pos
 (11ULè

	)

6402 
	#TIMER_SHORTS_COMPARE3_STOP_Msk
 (0x1UL << 
TIMER_SHORTS_COMPARE3_STOP_Pos
è

	)

6403 
	#TIMER_SHORTS_COMPARE3_STOP_Di§bËd
 (0ULè

	)

6404 
	#TIMER_SHORTS_COMPARE3_STOP_EÇbËd
 (1ULè

	)

6407 
	#TIMER_SHORTS_COMPARE2_STOP_Pos
 (10ULè

	)

6408 
	#TIMER_SHORTS_COMPARE2_STOP_Msk
 (0x1UL << 
TIMER_SHORTS_COMPARE2_STOP_Pos
è

	)

6409 
	#TIMER_SHORTS_COMPARE2_STOP_Di§bËd
 (0ULè

	)

6410 
	#TIMER_SHORTS_COMPARE2_STOP_EÇbËd
 (1ULè

	)

6413 
	#TIMER_SHORTS_COMPARE1_STOP_Pos
 (9ULè

	)

6414 
	#TIMER_SHORTS_COMPARE1_STOP_Msk
 (0x1UL << 
TIMER_SHORTS_COMPARE1_STOP_Pos
è

	)

6415 
	#TIMER_SHORTS_COMPARE1_STOP_Di§bËd
 (0ULè

	)

6416 
	#TIMER_SHORTS_COMPARE1_STOP_EÇbËd
 (1ULè

	)

6419 
	#TIMER_SHORTS_COMPARE0_STOP_Pos
 (8ULè

	)

6420 
	#TIMER_SHORTS_COMPARE0_STOP_Msk
 (0x1UL << 
TIMER_SHORTS_COMPARE0_STOP_Pos
è

	)

6421 
	#TIMER_SHORTS_COMPARE0_STOP_Di§bËd
 (0ULè

	)

6422 
	#TIMER_SHORTS_COMPARE0_STOP_EÇbËd
 (1ULè

	)

6425 
	#TIMER_SHORTS_COMPARE3_CLEAR_Pos
 (3ULè

	)

6426 
	#TIMER_SHORTS_COMPARE3_CLEAR_Msk
 (0x1UL << 
TIMER_SHORTS_COMPARE3_CLEAR_Pos
è

	)

6427 
	#TIMER_SHORTS_COMPARE3_CLEAR_Di§bËd
 (0ULè

	)

6428 
	#TIMER_SHORTS_COMPARE3_CLEAR_EÇbËd
 (1ULè

	)

6431 
	#TIMER_SHORTS_COMPARE2_CLEAR_Pos
 (2ULè

	)

6432 
	#TIMER_SHORTS_COMPARE2_CLEAR_Msk
 (0x1UL << 
TIMER_SHORTS_COMPARE2_CLEAR_Pos
è

	)

6433 
	#TIMER_SHORTS_COMPARE2_CLEAR_Di§bËd
 (0ULè

	)

6434 
	#TIMER_SHORTS_COMPARE2_CLEAR_EÇbËd
 (1ULè

	)

6437 
	#TIMER_SHORTS_COMPARE1_CLEAR_Pos
 (1ULè

	)

6438 
	#TIMER_SHORTS_COMPARE1_CLEAR_Msk
 (0x1UL << 
TIMER_SHORTS_COMPARE1_CLEAR_Pos
è

	)

6439 
	#TIMER_SHORTS_COMPARE1_CLEAR_Di§bËd
 (0ULè

	)

6440 
	#TIMER_SHORTS_COMPARE1_CLEAR_EÇbËd
 (1ULè

	)

6443 
	#TIMER_SHORTS_COMPARE0_CLEAR_Pos
 (0ULè

	)

6444 
	#TIMER_SHORTS_COMPARE0_CLEAR_Msk
 (0x1UL << 
TIMER_SHORTS_COMPARE0_CLEAR_Pos
è

	)

6445 
	#TIMER_SHORTS_COMPARE0_CLEAR_Di§bËd
 (0ULè

	)

6446 
	#TIMER_SHORTS_COMPARE0_CLEAR_EÇbËd
 (1ULè

	)

6452 
	#TIMER_INTENSET_COMPARE3_Pos
 (19ULè

	)

6453 
	#TIMER_INTENSET_COMPARE3_Msk
 (0x1UL << 
TIMER_INTENSET_COMPARE3_Pos
è

	)

6454 
	#TIMER_INTENSET_COMPARE3_Di§bËd
 (0ULè

	)

6455 
	#TIMER_INTENSET_COMPARE3_EÇbËd
 (1ULè

	)

6456 
	#TIMER_INTENSET_COMPARE3_S‘
 (1ULè

	)

6459 
	#TIMER_INTENSET_COMPARE2_Pos
 (18ULè

	)

6460 
	#TIMER_INTENSET_COMPARE2_Msk
 (0x1UL << 
TIMER_INTENSET_COMPARE2_Pos
è

	)

6461 
	#TIMER_INTENSET_COMPARE2_Di§bËd
 (0ULè

	)

6462 
	#TIMER_INTENSET_COMPARE2_EÇbËd
 (1ULè

	)

6463 
	#TIMER_INTENSET_COMPARE2_S‘
 (1ULè

	)

6466 
	#TIMER_INTENSET_COMPARE1_Pos
 (17ULè

	)

6467 
	#TIMER_INTENSET_COMPARE1_Msk
 (0x1UL << 
TIMER_INTENSET_COMPARE1_Pos
è

	)

6468 
	#TIMER_INTENSET_COMPARE1_Di§bËd
 (0ULè

	)

6469 
	#TIMER_INTENSET_COMPARE1_EÇbËd
 (1ULè

	)

6470 
	#TIMER_INTENSET_COMPARE1_S‘
 (1ULè

	)

6473 
	#TIMER_INTENSET_COMPARE0_Pos
 (16ULè

	)

6474 
	#TIMER_INTENSET_COMPARE0_Msk
 (0x1UL << 
TIMER_INTENSET_COMPARE0_Pos
è

	)

6475 
	#TIMER_INTENSET_COMPARE0_Di§bËd
 (0ULè

	)

6476 
	#TIMER_INTENSET_COMPARE0_EÇbËd
 (1ULè

	)

6477 
	#TIMER_INTENSET_COMPARE0_S‘
 (1ULè

	)

6483 
	#TIMER_INTENCLR_COMPARE3_Pos
 (19ULè

	)

6484 
	#TIMER_INTENCLR_COMPARE3_Msk
 (0x1UL << 
TIMER_INTENCLR_COMPARE3_Pos
è

	)

6485 
	#TIMER_INTENCLR_COMPARE3_Di§bËd
 (0ULè

	)

6486 
	#TIMER_INTENCLR_COMPARE3_EÇbËd
 (1ULè

	)

6487 
	#TIMER_INTENCLR_COMPARE3_CË¬
 (1ULè

	)

6490 
	#TIMER_INTENCLR_COMPARE2_Pos
 (18ULè

	)

6491 
	#TIMER_INTENCLR_COMPARE2_Msk
 (0x1UL << 
TIMER_INTENCLR_COMPARE2_Pos
è

	)

6492 
	#TIMER_INTENCLR_COMPARE2_Di§bËd
 (0ULè

	)

6493 
	#TIMER_INTENCLR_COMPARE2_EÇbËd
 (1ULè

	)

6494 
	#TIMER_INTENCLR_COMPARE2_CË¬
 (1ULè

	)

6497 
	#TIMER_INTENCLR_COMPARE1_Pos
 (17ULè

	)

6498 
	#TIMER_INTENCLR_COMPARE1_Msk
 (0x1UL << 
TIMER_INTENCLR_COMPARE1_Pos
è

	)

6499 
	#TIMER_INTENCLR_COMPARE1_Di§bËd
 (0ULè

	)

6500 
	#TIMER_INTENCLR_COMPARE1_EÇbËd
 (1ULè

	)

6501 
	#TIMER_INTENCLR_COMPARE1_CË¬
 (1ULè

	)

6504 
	#TIMER_INTENCLR_COMPARE0_Pos
 (16ULè

	)

6505 
	#TIMER_INTENCLR_COMPARE0_Msk
 (0x1UL << 
TIMER_INTENCLR_COMPARE0_Pos
è

	)

6506 
	#TIMER_INTENCLR_COMPARE0_Di§bËd
 (0ULè

	)

6507 
	#TIMER_INTENCLR_COMPARE0_EÇbËd
 (1ULè

	)

6508 
	#TIMER_INTENCLR_COMPARE0_CË¬
 (1ULè

	)

6514 
	#TIMER_MODE_MODE_Pos
 (0ULè

	)

6515 
	#TIMER_MODE_MODE_Msk
 (0x1UL << 
TIMER_MODE_MODE_Pos
è

	)

6516 
	#TIMER_MODE_MODE_Tim”
 (0ULè

	)

6517 
	#TIMER_MODE_MODE_CouÁ”
 (1ULè

	)

6523 
	#TIMER_BITMODE_BITMODE_Pos
 (0ULè

	)

6524 
	#TIMER_BITMODE_BITMODE_Msk
 (0x3UL << 
TIMER_BITMODE_BITMODE_Pos
è

	)

6525 
	#TIMER_BITMODE_BITMODE_16B™
 (0x00ULè

	)

6526 
	#TIMER_BITMODE_BITMODE_08B™
 (0x01ULè

	)

6527 
	#TIMER_BITMODE_BITMODE_24B™
 (0x02ULè

	)

6528 
	#TIMER_BITMODE_BITMODE_32B™
 (0x03ULè

	)

6534 
	#TIMER_PRESCALER_PRESCALER_Pos
 (0ULè

	)

6535 
	#TIMER_PRESCALER_PRESCALER_Msk
 (0xFUL << 
TIMER_PRESCALER_PRESCALER_Pos
è

	)

6541 
	#TIMER_POWER_POWER_Pos
 (0ULè

	)

6542 
	#TIMER_POWER_POWER_Msk
 (0x1UL << 
TIMER_POWER_POWER_Pos
è

	)

6543 
	#TIMER_POWER_POWER_Di§bËd
 (0ULè

	)

6544 
	#TIMER_POWER_POWER_EÇbËd
 (1ULè

	)

6554 
	#TWI_SHORTS_BB_STOP_Pos
 (1ULè

	)

6555 
	#TWI_SHORTS_BB_STOP_Msk
 (0x1UL << 
TWI_SHORTS_BB_STOP_Pos
è

	)

6556 
	#TWI_SHORTS_BB_STOP_Di§bËd
 (0ULè

	)

6557 
	#TWI_SHORTS_BB_STOP_EÇbËd
 (1ULè

	)

6560 
	#TWI_SHORTS_BB_SUSPEND_Pos
 (0ULè

	)

6561 
	#TWI_SHORTS_BB_SUSPEND_Msk
 (0x1UL << 
TWI_SHORTS_BB_SUSPEND_Pos
è

	)

6562 
	#TWI_SHORTS_BB_SUSPEND_Di§bËd
 (0ULè

	)

6563 
	#TWI_SHORTS_BB_SUSPEND_EÇbËd
 (1ULè

	)

6569 
	#TWI_INTENSET_SUSPENDED_Pos
 (18ULè

	)

6570 
	#TWI_INTENSET_SUSPENDED_Msk
 (0x1UL << 
TWI_INTENSET_SUSPENDED_Pos
è

	)

6571 
	#TWI_INTENSET_SUSPENDED_Di§bËd
 (0ULè

	)

6572 
	#TWI_INTENSET_SUSPENDED_EÇbËd
 (1ULè

	)

6573 
	#TWI_INTENSET_SUSPENDED_S‘
 (1ULè

	)

6576 
	#TWI_INTENSET_BB_Pos
 (14ULè

	)

6577 
	#TWI_INTENSET_BB_Msk
 (0x1UL << 
TWI_INTENSET_BB_Pos
è

	)

6578 
	#TWI_INTENSET_BB_Di§bËd
 (0ULè

	)

6579 
	#TWI_INTENSET_BB_EÇbËd
 (1ULè

	)

6580 
	#TWI_INTENSET_BB_S‘
 (1ULè

	)

6583 
	#TWI_INTENSET_ERROR_Pos
 (9ULè

	)

6584 
	#TWI_INTENSET_ERROR_Msk
 (0x1UL << 
TWI_INTENSET_ERROR_Pos
è

	)

6585 
	#TWI_INTENSET_ERROR_Di§bËd
 (0ULè

	)

6586 
	#TWI_INTENSET_ERROR_EÇbËd
 (1ULè

	)

6587 
	#TWI_INTENSET_ERROR_S‘
 (1ULè

	)

6590 
	#TWI_INTENSET_TXDSENT_Pos
 (7ULè

	)

6591 
	#TWI_INTENSET_TXDSENT_Msk
 (0x1UL << 
TWI_INTENSET_TXDSENT_Pos
è

	)

6592 
	#TWI_INTENSET_TXDSENT_Di§bËd
 (0ULè

	)

6593 
	#TWI_INTENSET_TXDSENT_EÇbËd
 (1ULè

	)

6594 
	#TWI_INTENSET_TXDSENT_S‘
 (1ULè

	)

6597 
	#TWI_INTENSET_RXDREADY_Pos
 (2ULè

	)

6598 
	#TWI_INTENSET_RXDREADY_Msk
 (0x1UL << 
TWI_INTENSET_RXDREADY_Pos
è

	)

6599 
	#TWI_INTENSET_RXDREADY_Di§bËd
 (0ULè

	)

6600 
	#TWI_INTENSET_RXDREADY_EÇbËd
 (1ULè

	)

6601 
	#TWI_INTENSET_RXDREADY_S‘
 (1ULè

	)

6604 
	#TWI_INTENSET_STOPPED_Pos
 (1ULè

	)

6605 
	#TWI_INTENSET_STOPPED_Msk
 (0x1UL << 
TWI_INTENSET_STOPPED_Pos
è

	)

6606 
	#TWI_INTENSET_STOPPED_Di§bËd
 (0ULè

	)

6607 
	#TWI_INTENSET_STOPPED_EÇbËd
 (1ULè

	)

6608 
	#TWI_INTENSET_STOPPED_S‘
 (1ULè

	)

6614 
	#TWI_INTENCLR_SUSPENDED_Pos
 (18ULè

	)

6615 
	#TWI_INTENCLR_SUSPENDED_Msk
 (0x1UL << 
TWI_INTENCLR_SUSPENDED_Pos
è

	)

6616 
	#TWI_INTENCLR_SUSPENDED_Di§bËd
 (0ULè

	)

6617 
	#TWI_INTENCLR_SUSPENDED_EÇbËd
 (1ULè

	)

6618 
	#TWI_INTENCLR_SUSPENDED_CË¬
 (1ULè

	)

6621 
	#TWI_INTENCLR_BB_Pos
 (14ULè

	)

6622 
	#TWI_INTENCLR_BB_Msk
 (0x1UL << 
TWI_INTENCLR_BB_Pos
è

	)

6623 
	#TWI_INTENCLR_BB_Di§bËd
 (0ULè

	)

6624 
	#TWI_INTENCLR_BB_EÇbËd
 (1ULè

	)

6625 
	#TWI_INTENCLR_BB_CË¬
 (1ULè

	)

6628 
	#TWI_INTENCLR_ERROR_Pos
 (9ULè

	)

6629 
	#TWI_INTENCLR_ERROR_Msk
 (0x1UL << 
TWI_INTENCLR_ERROR_Pos
è

	)

6630 
	#TWI_INTENCLR_ERROR_Di§bËd
 (0ULè

	)

6631 
	#TWI_INTENCLR_ERROR_EÇbËd
 (1ULè

	)

6632 
	#TWI_INTENCLR_ERROR_CË¬
 (1ULè

	)

6635 
	#TWI_INTENCLR_TXDSENT_Pos
 (7ULè

	)

6636 
	#TWI_INTENCLR_TXDSENT_Msk
 (0x1UL << 
TWI_INTENCLR_TXDSENT_Pos
è

	)

6637 
	#TWI_INTENCLR_TXDSENT_Di§bËd
 (0ULè

	)

6638 
	#TWI_INTENCLR_TXDSENT_EÇbËd
 (1ULè

	)

6639 
	#TWI_INTENCLR_TXDSENT_CË¬
 (1ULè

	)

6642 
	#TWI_INTENCLR_RXDREADY_Pos
 (2ULè

	)

6643 
	#TWI_INTENCLR_RXDREADY_Msk
 (0x1UL << 
TWI_INTENCLR_RXDREADY_Pos
è

	)

6644 
	#TWI_INTENCLR_RXDREADY_Di§bËd
 (0ULè

	)

6645 
	#TWI_INTENCLR_RXDREADY_EÇbËd
 (1ULè

	)

6646 
	#TWI_INTENCLR_RXDREADY_CË¬
 (1ULè

	)

6649 
	#TWI_INTENCLR_STOPPED_Pos
 (1ULè

	)

6650 
	#TWI_INTENCLR_STOPPED_Msk
 (0x1UL << 
TWI_INTENCLR_STOPPED_Pos
è

	)

6651 
	#TWI_INTENCLR_STOPPED_Di§bËd
 (0ULè

	)

6652 
	#TWI_INTENCLR_STOPPED_EÇbËd
 (1ULè

	)

6653 
	#TWI_INTENCLR_STOPPED_CË¬
 (1ULè

	)

6659 
	#TWI_ERRORSRC_DNACK_Pos
 (2ULè

	)

6660 
	#TWI_ERRORSRC_DNACK_Msk
 (0x1UL << 
TWI_ERRORSRC_DNACK_Pos
è

	)

6661 
	#TWI_ERRORSRC_DNACK_NÙP»£Á
 (0ULè

	)

6662 
	#TWI_ERRORSRC_DNACK_P»£Á
 (1ULè

	)

6663 
	#TWI_ERRORSRC_DNACK_CË¬
 (1ULè

	)

6666 
	#TWI_ERRORSRC_ANACK_Pos
 (1ULè

	)

6667 
	#TWI_ERRORSRC_ANACK_Msk
 (0x1UL << 
TWI_ERRORSRC_ANACK_Pos
è

	)

6668 
	#TWI_ERRORSRC_ANACK_NÙP»£Á
 (0ULè

	)

6669 
	#TWI_ERRORSRC_ANACK_P»£Á
 (1ULè

	)

6670 
	#TWI_ERRORSRC_ANACK_CË¬
 (1ULè

	)

6676 
	#TWI_ENABLE_ENABLE_Pos
 (0ULè

	)

6677 
	#TWI_ENABLE_ENABLE_Msk
 (0x7UL << 
TWI_ENABLE_ENABLE_Pos
è

	)

6678 
	#TWI_ENABLE_ENABLE_Di§bËd
 (0x00ULè

	)

6679 
	#TWI_ENABLE_ENABLE_EÇbËd
 (0x05ULè

	)

6685 
	#TWI_RXD_RXD_Pos
 (0ULè

	)

6686 
	#TWI_RXD_RXD_Msk
 (0xFFUL << 
TWI_RXD_RXD_Pos
è

	)

6692 
	#TWI_TXD_TXD_Pos
 (0ULè

	)

6693 
	#TWI_TXD_TXD_Msk
 (0xFFUL << 
TWI_TXD_TXD_Pos
è

	)

6699 
	#TWI_FREQUENCY_FREQUENCY_Pos
 (0ULè

	)

6700 
	#TWI_FREQUENCY_FREQUENCY_Msk
 (0xFFFFFFFFUL << 
TWI_FREQUENCY_FREQUENCY_Pos
è

	)

6701 
	#TWI_FREQUENCY_FREQUENCY_K100
 (0x01980000ULè

	)

6702 
	#TWI_FREQUENCY_FREQUENCY_K250
 (0x04000000ULè

	)

6703 
	#TWI_FREQUENCY_FREQUENCY_K400
 (0x06680000ULè

	)

6709 
	#TWI_ADDRESS_ADDRESS_Pos
 (0ULè

	)

6710 
	#TWI_ADDRESS_ADDRESS_Msk
 (0x7FUL << 
TWI_ADDRESS_ADDRESS_Pos
è

	)

6716 
	#TWI_POWER_POWER_Pos
 (0ULè

	)

6717 
	#TWI_POWER_POWER_Msk
 (0x1UL << 
TWI_POWER_POWER_Pos
è

	)

6718 
	#TWI_POWER_POWER_Di§bËd
 (0ULè

	)

6719 
	#TWI_POWER_POWER_EÇbËd
 (1ULè

	)

6729 
	#UART_SHORTS_NCTS_STOPRX_Pos
 (4ULè

	)

6730 
	#UART_SHORTS_NCTS_STOPRX_Msk
 (0x1UL << 
UART_SHORTS_NCTS_STOPRX_Pos
è

	)

6731 
	#UART_SHORTS_NCTS_STOPRX_Di§bËd
 (0ULè

	)

6732 
	#UART_SHORTS_NCTS_STOPRX_EÇbËd
 (1ULè

	)

6735 
	#UART_SHORTS_CTS_STARTRX_Pos
 (3ULè

	)

6736 
	#UART_SHORTS_CTS_STARTRX_Msk
 (0x1UL << 
UART_SHORTS_CTS_STARTRX_Pos
è

	)

6737 
	#UART_SHORTS_CTS_STARTRX_Di§bËd
 (0ULè

	)

6738 
	#UART_SHORTS_CTS_STARTRX_EÇbËd
 (1ULè

	)

6744 
	#UART_INTENSET_RXTO_Pos
 (17ULè

	)

6745 
	#UART_INTENSET_RXTO_Msk
 (0x1UL << 
UART_INTENSET_RXTO_Pos
è

	)

6746 
	#UART_INTENSET_RXTO_Di§bËd
 (0ULè

	)

6747 
	#UART_INTENSET_RXTO_EÇbËd
 (1ULè

	)

6748 
	#UART_INTENSET_RXTO_S‘
 (1ULè

	)

6751 
	#UART_INTENSET_ERROR_Pos
 (9ULè

	)

6752 
	#UART_INTENSET_ERROR_Msk
 (0x1UL << 
UART_INTENSET_ERROR_Pos
è

	)

6753 
	#UART_INTENSET_ERROR_Di§bËd
 (0ULè

	)

6754 
	#UART_INTENSET_ERROR_EÇbËd
 (1ULè

	)

6755 
	#UART_INTENSET_ERROR_S‘
 (1ULè

	)

6758 
	#UART_INTENSET_TXDRDY_Pos
 (7ULè

	)

6759 
	#UART_INTENSET_TXDRDY_Msk
 (0x1UL << 
UART_INTENSET_TXDRDY_Pos
è

	)

6760 
	#UART_INTENSET_TXDRDY_Di§bËd
 (0ULè

	)

6761 
	#UART_INTENSET_TXDRDY_EÇbËd
 (1ULè

	)

6762 
	#UART_INTENSET_TXDRDY_S‘
 (1ULè

	)

6765 
	#UART_INTENSET_RXDRDY_Pos
 (2ULè

	)

6766 
	#UART_INTENSET_RXDRDY_Msk
 (0x1UL << 
UART_INTENSET_RXDRDY_Pos
è

	)

6767 
	#UART_INTENSET_RXDRDY_Di§bËd
 (0ULè

	)

6768 
	#UART_INTENSET_RXDRDY_EÇbËd
 (1ULè

	)

6769 
	#UART_INTENSET_RXDRDY_S‘
 (1ULè

	)

6772 
	#UART_INTENSET_NCTS_Pos
 (1ULè

	)

6773 
	#UART_INTENSET_NCTS_Msk
 (0x1UL << 
UART_INTENSET_NCTS_Pos
è

	)

6774 
	#UART_INTENSET_NCTS_Di§bËd
 (0ULè

	)

6775 
	#UART_INTENSET_NCTS_EÇbËd
 (1ULè

	)

6776 
	#UART_INTENSET_NCTS_S‘
 (1ULè

	)

6779 
	#UART_INTENSET_CTS_Pos
 (0ULè

	)

6780 
	#UART_INTENSET_CTS_Msk
 (0x1UL << 
UART_INTENSET_CTS_Pos
è

	)

6781 
	#UART_INTENSET_CTS_Di§bËd
 (0ULè

	)

6782 
	#UART_INTENSET_CTS_EÇbËd
 (1ULè

	)

6783 
	#UART_INTENSET_CTS_S‘
 (1ULè

	)

6789 
	#UART_INTENCLR_RXTO_Pos
 (17ULè

	)

6790 
	#UART_INTENCLR_RXTO_Msk
 (0x1UL << 
UART_INTENCLR_RXTO_Pos
è

	)

6791 
	#UART_INTENCLR_RXTO_Di§bËd
 (0ULè

	)

6792 
	#UART_INTENCLR_RXTO_EÇbËd
 (1ULè

	)

6793 
	#UART_INTENCLR_RXTO_CË¬
 (1ULè

	)

6796 
	#UART_INTENCLR_ERROR_Pos
 (9ULè

	)

6797 
	#UART_INTENCLR_ERROR_Msk
 (0x1UL << 
UART_INTENCLR_ERROR_Pos
è

	)

6798 
	#UART_INTENCLR_ERROR_Di§bËd
 (0ULè

	)

6799 
	#UART_INTENCLR_ERROR_EÇbËd
 (1ULè

	)

6800 
	#UART_INTENCLR_ERROR_CË¬
 (1ULè

	)

6803 
	#UART_INTENCLR_TXDRDY_Pos
 (7ULè

	)

6804 
	#UART_INTENCLR_TXDRDY_Msk
 (0x1UL << 
UART_INTENCLR_TXDRDY_Pos
è

	)

6805 
	#UART_INTENCLR_TXDRDY_Di§bËd
 (0ULè

	)

6806 
	#UART_INTENCLR_TXDRDY_EÇbËd
 (1ULè

	)

6807 
	#UART_INTENCLR_TXDRDY_CË¬
 (1ULè

	)

6810 
	#UART_INTENCLR_RXDRDY_Pos
 (2ULè

	)

6811 
	#UART_INTENCLR_RXDRDY_Msk
 (0x1UL << 
UART_INTENCLR_RXDRDY_Pos
è

	)

6812 
	#UART_INTENCLR_RXDRDY_Di§bËd
 (0ULè

	)

6813 
	#UART_INTENCLR_RXDRDY_EÇbËd
 (1ULè

	)

6814 
	#UART_INTENCLR_RXDRDY_CË¬
 (1ULè

	)

6817 
	#UART_INTENCLR_NCTS_Pos
 (1ULè

	)

6818 
	#UART_INTENCLR_NCTS_Msk
 (0x1UL << 
UART_INTENCLR_NCTS_Pos
è

	)

6819 
	#UART_INTENCLR_NCTS_Di§bËd
 (0ULè

	)

6820 
	#UART_INTENCLR_NCTS_EÇbËd
 (1ULè

	)

6821 
	#UART_INTENCLR_NCTS_CË¬
 (1ULè

	)

6824 
	#UART_INTENCLR_CTS_Pos
 (0ULè

	)

6825 
	#UART_INTENCLR_CTS_Msk
 (0x1UL << 
UART_INTENCLR_CTS_Pos
è

	)

6826 
	#UART_INTENCLR_CTS_Di§bËd
 (0ULè

	)

6827 
	#UART_INTENCLR_CTS_EÇbËd
 (1ULè

	)

6828 
	#UART_INTENCLR_CTS_CË¬
 (1ULè

	)

6834 
	#UART_ERRORSRC_BREAK_Pos
 (3ULè

	)

6835 
	#UART_ERRORSRC_BREAK_Msk
 (0x1UL << 
UART_ERRORSRC_BREAK_Pos
è

	)

6836 
	#UART_ERRORSRC_BREAK_NÙP»£Á
 (0ULè

	)

6837 
	#UART_ERRORSRC_BREAK_P»£Á
 (1ULè

	)

6838 
	#UART_ERRORSRC_BREAK_CË¬
 (1ULè

	)

6841 
	#UART_ERRORSRC_FRAMING_Pos
 (2ULè

	)

6842 
	#UART_ERRORSRC_FRAMING_Msk
 (0x1UL << 
UART_ERRORSRC_FRAMING_Pos
è

	)

6843 
	#UART_ERRORSRC_FRAMING_NÙP»£Á
 (0ULè

	)

6844 
	#UART_ERRORSRC_FRAMING_P»£Á
 (1ULè

	)

6845 
	#UART_ERRORSRC_FRAMING_CË¬
 (1ULè

	)

6848 
	#UART_ERRORSRC_PARITY_Pos
 (1ULè

	)

6849 
	#UART_ERRORSRC_PARITY_Msk
 (0x1UL << 
UART_ERRORSRC_PARITY_Pos
è

	)

6850 
	#UART_ERRORSRC_PARITY_NÙP»£Á
 (0ULè

	)

6851 
	#UART_ERRORSRC_PARITY_P»£Á
 (1ULè

	)

6852 
	#UART_ERRORSRC_PARITY_CË¬
 (1ULè

	)

6855 
	#UART_ERRORSRC_OVERRUN_Pos
 (0ULè

	)

6856 
	#UART_ERRORSRC_OVERRUN_Msk
 (0x1UL << 
UART_ERRORSRC_OVERRUN_Pos
è

	)

6857 
	#UART_ERRORSRC_OVERRUN_NÙP»£Á
 (0ULè

	)

6858 
	#UART_ERRORSRC_OVERRUN_P»£Á
 (1ULè

	)

6859 
	#UART_ERRORSRC_OVERRUN_CË¬
 (1ULè

	)

6865 
	#UART_ENABLE_ENABLE_Pos
 (0ULè

	)

6866 
	#UART_ENABLE_ENABLE_Msk
 (0x7UL << 
UART_ENABLE_ENABLE_Pos
è

	)

6867 
	#UART_ENABLE_ENABLE_Di§bËd
 (0x00ULè

	)

6868 
	#UART_ENABLE_ENABLE_EÇbËd
 (0x04ULè

	)

6874 
	#UART_RXD_RXD_Pos
 (0ULè

	)

6875 
	#UART_RXD_RXD_Msk
 (0xFFUL << 
UART_RXD_RXD_Pos
è

	)

6881 
	#UART_TXD_TXD_Pos
 (0ULè

	)

6882 
	#UART_TXD_TXD_Msk
 (0xFFUL << 
UART_TXD_TXD_Pos
è

	)

6888 
	#UART_BAUDRATE_BAUDRATE_Pos
 (0ULè

	)

6889 
	#UART_BAUDRATE_BAUDRATE_Msk
 (0xFFFFFFFFUL << 
UART_BAUDRATE_BAUDRATE_Pos
è

	)

6890 
	#UART_BAUDRATE_BAUDRATE_Baud1200
 (0x0004F000ULè

	)

6891 
	#UART_BAUDRATE_BAUDRATE_Baud2400
 (0x0009D000ULè

	)

6892 
	#UART_BAUDRATE_BAUDRATE_Baud4800
 (0x0013B000ULè

	)

6893 
	#UART_BAUDRATE_BAUDRATE_Baud9600
 (0x00275000ULè

	)

6894 
	#UART_BAUDRATE_BAUDRATE_Baud14400
 (0x003B0000ULè

	)

6895 
	#UART_BAUDRATE_BAUDRATE_Baud19200
 (0x004EA000ULè

	)

6896 
	#UART_BAUDRATE_BAUDRATE_Baud28800
 (0x0075F000ULè

	)

6897 
	#UART_BAUDRATE_BAUDRATE_Baud38400
 (0x009D5000ULè

	)

6898 
	#UART_BAUDRATE_BAUDRATE_Baud57600
 (0x00EBF000ULè

	)

6899 
	#UART_BAUDRATE_BAUDRATE_Baud76800
 (0x013A9000ULè

	)

6900 
	#UART_BAUDRATE_BAUDRATE_Baud115200
 (0x01D7E000ULè

	)

6901 
	#UART_BAUDRATE_BAUDRATE_Baud230400
 (0x03AFB000ULè

	)

6902 
	#UART_BAUDRATE_BAUDRATE_Baud250000
 (0x04000000ULè

	)

6903 
	#UART_BAUDRATE_BAUDRATE_Baud460800
 (0x075F7000ULè

	)

6904 
	#UART_BAUDRATE_BAUDRATE_Baud921600
 (0x0EBEDFA4ULè

	)

6905 
	#UART_BAUDRATE_BAUDRATE_Baud1M
 (0x10000000ULè

	)

6911 
	#UART_CONFIG_PARITY_Pos
 (1ULè

	)

6912 
	#UART_CONFIG_PARITY_Msk
 (0x7UL << 
UART_CONFIG_PARITY_Pos
è

	)

6913 
	#UART_CONFIG_PARITY_Exþuded
 (0ULè

	)

6914 
	#UART_CONFIG_PARITY_Inþuded
 (7ULè

	)

6917 
	#UART_CONFIG_HWFC_Pos
 (0ULè

	)

6918 
	#UART_CONFIG_HWFC_Msk
 (0x1UL << 
UART_CONFIG_HWFC_Pos
è

	)

6919 
	#UART_CONFIG_HWFC_Di§bËd
 (0ULè

	)

6920 
	#UART_CONFIG_HWFC_EÇbËd
 (1ULè

	)

6926 
	#UART_POWER_POWER_Pos
 (0ULè

	)

6927 
	#UART_POWER_POWER_Msk
 (0x1UL << 
UART_POWER_POWER_Pos
è

	)

6928 
	#UART_POWER_POWER_Di§bËd
 (0ULè

	)

6929 
	#UART_POWER_POWER_EÇbËd
 (1ULè

	)

6939 
	#UICR_RBPCONF_PALL_Pos
 (8ULè

	)

6940 
	#UICR_RBPCONF_PALL_Msk
 (0xFFUL << 
UICR_RBPCONF_PALL_Pos
è

	)

6941 
	#UICR_RBPCONF_PALL_Di§bËd
 (0xFFULè

	)

6942 
	#UICR_RBPCONF_PALL_EÇbËd
 (0x00ULè

	)

6945 
	#UICR_RBPCONF_PR0_Pos
 (0ULè

	)

6946 
	#UICR_RBPCONF_PR0_Msk
 (0xFFUL << 
UICR_RBPCONF_PR0_Pos
è

	)

6947 
	#UICR_RBPCONF_PR0_Di§bËd
 (0xFFULè

	)

6948 
	#UICR_RBPCONF_PR0_EÇbËd
 (0x00ULè

	)

6954 
	#UICR_XTALFREQ_XTALFREQ_Pos
 (0ULè

	)

6955 
	#UICR_XTALFREQ_XTALFREQ_Msk
 (0xFFUL << 
UICR_XTALFREQ_XTALFREQ_Pos
è

	)

6956 
	#UICR_XTALFREQ_XTALFREQ_16MHz
 (0xFFULè

	)

6957 
	#UICR_XTALFREQ_XTALFREQ_32MHz
 (0x00ULè

	)

6963 
	#UICR_FWID_FWID_Pos
 (0ULè

	)

6964 
	#UICR_FWID_FWID_Msk
 (0xFFFFUL << 
UICR_FWID_FWID_Pos
è

	)

6974 
	#WDT_INTENSET_TIMEOUT_Pos
 (0ULè

	)

6975 
	#WDT_INTENSET_TIMEOUT_Msk
 (0x1UL << 
WDT_INTENSET_TIMEOUT_Pos
è

	)

6976 
	#WDT_INTENSET_TIMEOUT_Di§bËd
 (0ULè

	)

6977 
	#WDT_INTENSET_TIMEOUT_EÇbËd
 (1ULè

	)

6978 
	#WDT_INTENSET_TIMEOUT_S‘
 (1ULè

	)

6984 
	#WDT_INTENCLR_TIMEOUT_Pos
 (0ULè

	)

6985 
	#WDT_INTENCLR_TIMEOUT_Msk
 (0x1UL << 
WDT_INTENCLR_TIMEOUT_Pos
è

	)

6986 
	#WDT_INTENCLR_TIMEOUT_Di§bËd
 (0ULè

	)

6987 
	#WDT_INTENCLR_TIMEOUT_EÇbËd
 (1ULè

	)

6988 
	#WDT_INTENCLR_TIMEOUT_CË¬
 (1ULè

	)

6994 
	#WDT_RUNSTATUS_RUNSTATUS_Pos
 (0ULè

	)

6995 
	#WDT_RUNSTATUS_RUNSTATUS_Msk
 (0x1UL << 
WDT_RUNSTATUS_RUNSTATUS_Pos
è

	)

6996 
	#WDT_RUNSTATUS_RUNSTATUS_NÙRuÂšg
 (0ULè

	)

6997 
	#WDT_RUNSTATUS_RUNSTATUS_RuÂšg
 (1ULè

	)

7003 
	#WDT_REQSTATUS_RR7_Pos
 (7ULè

	)

7004 
	#WDT_REQSTATUS_RR7_Msk
 (0x1UL << 
WDT_REQSTATUS_RR7_Pos
è

	)

7005 
	#WDT_REQSTATUS_RR7_Di§bËdOrReque¡ed
 (0ULè

	)

7006 
	#WDT_REQSTATUS_RR7_EÇbËdAndUÄeque¡ed
 (1ULè

	)

7009 
	#WDT_REQSTATUS_RR6_Pos
 (6ULè

	)

7010 
	#WDT_REQSTATUS_RR6_Msk
 (0x1UL << 
WDT_REQSTATUS_RR6_Pos
è

	)

7011 
	#WDT_REQSTATUS_RR6_Di§bËdOrReque¡ed
 (0ULè

	)

7012 
	#WDT_REQSTATUS_RR6_EÇbËdAndUÄeque¡ed
 (1ULè

	)

7015 
	#WDT_REQSTATUS_RR5_Pos
 (5ULè

	)

7016 
	#WDT_REQSTATUS_RR5_Msk
 (0x1UL << 
WDT_REQSTATUS_RR5_Pos
è

	)

7017 
	#WDT_REQSTATUS_RR5_Di§bËdOrReque¡ed
 (0ULè

	)

7018 
	#WDT_REQSTATUS_RR5_EÇbËdAndUÄeque¡ed
 (1ULè

	)

7021 
	#WDT_REQSTATUS_RR4_Pos
 (4ULè

	)

7022 
	#WDT_REQSTATUS_RR4_Msk
 (0x1UL << 
WDT_REQSTATUS_RR4_Pos
è

	)

7023 
	#WDT_REQSTATUS_RR4_Di§bËdOrReque¡ed
 (0ULè

	)

7024 
	#WDT_REQSTATUS_RR4_EÇbËdAndUÄeque¡ed
 (1ULè

	)

7027 
	#WDT_REQSTATUS_RR3_Pos
 (3ULè

	)

7028 
	#WDT_REQSTATUS_RR3_Msk
 (0x1UL << 
WDT_REQSTATUS_RR3_Pos
è

	)

7029 
	#WDT_REQSTATUS_RR3_Di§bËdOrReque¡ed
 (0ULè

	)

7030 
	#WDT_REQSTATUS_RR3_EÇbËdAndUÄeque¡ed
 (1ULè

	)

7033 
	#WDT_REQSTATUS_RR2_Pos
 (2ULè

	)

7034 
	#WDT_REQSTATUS_RR2_Msk
 (0x1UL << 
WDT_REQSTATUS_RR2_Pos
è

	)

7035 
	#WDT_REQSTATUS_RR2_Di§bËdOrReque¡ed
 (0ULè

	)

7036 
	#WDT_REQSTATUS_RR2_EÇbËdAndUÄeque¡ed
 (1ULè

	)

7039 
	#WDT_REQSTATUS_RR1_Pos
 (1ULè

	)

7040 
	#WDT_REQSTATUS_RR1_Msk
 (0x1UL << 
WDT_REQSTATUS_RR1_Pos
è

	)

7041 
	#WDT_REQSTATUS_RR1_Di§bËdOrReque¡ed
 (0ULè

	)

7042 
	#WDT_REQSTATUS_RR1_EÇbËdAndUÄeque¡ed
 (1ULè

	)

7045 
	#WDT_REQSTATUS_RR0_Pos
 (0ULè

	)

7046 
	#WDT_REQSTATUS_RR0_Msk
 (0x1UL << 
WDT_REQSTATUS_RR0_Pos
è

	)

7047 
	#WDT_REQSTATUS_RR0_Di§bËdOrReque¡ed
 (0ULè

	)

7048 
	#WDT_REQSTATUS_RR0_EÇbËdAndUÄeque¡ed
 (1ULè

	)

7054 
	#WDT_RREN_RR7_Pos
 (7ULè

	)

7055 
	#WDT_RREN_RR7_Msk
 (0x1UL << 
WDT_RREN_RR7_Pos
è

	)

7056 
	#WDT_RREN_RR7_Di§bËd
 (0ULè

	)

7057 
	#WDT_RREN_RR7_EÇbËd
 (1ULè

	)

7060 
	#WDT_RREN_RR6_Pos
 (6ULè

	)

7061 
	#WDT_RREN_RR6_Msk
 (0x1UL << 
WDT_RREN_RR6_Pos
è

	)

7062 
	#WDT_RREN_RR6_Di§bËd
 (0ULè

	)

7063 
	#WDT_RREN_RR6_EÇbËd
 (1ULè

	)

7066 
	#WDT_RREN_RR5_Pos
 (5ULè

	)

7067 
	#WDT_RREN_RR5_Msk
 (0x1UL << 
WDT_RREN_RR5_Pos
è

	)

7068 
	#WDT_RREN_RR5_Di§bËd
 (0ULè

	)

7069 
	#WDT_RREN_RR5_EÇbËd
 (1ULè

	)

7072 
	#WDT_RREN_RR4_Pos
 (4ULè

	)

7073 
	#WDT_RREN_RR4_Msk
 (0x1UL << 
WDT_RREN_RR4_Pos
è

	)

7074 
	#WDT_RREN_RR4_Di§bËd
 (0ULè

	)

7075 
	#WDT_RREN_RR4_EÇbËd
 (1ULè

	)

7078 
	#WDT_RREN_RR3_Pos
 (3ULè

	)

7079 
	#WDT_RREN_RR3_Msk
 (0x1UL << 
WDT_RREN_RR3_Pos
è

	)

7080 
	#WDT_RREN_RR3_Di§bËd
 (0ULè

	)

7081 
	#WDT_RREN_RR3_EÇbËd
 (1ULè

	)

7084 
	#WDT_RREN_RR2_Pos
 (2ULè

	)

7085 
	#WDT_RREN_RR2_Msk
 (0x1UL << 
WDT_RREN_RR2_Pos
è

	)

7086 
	#WDT_RREN_RR2_Di§bËd
 (0ULè

	)

7087 
	#WDT_RREN_RR2_EÇbËd
 (1ULè

	)

7090 
	#WDT_RREN_RR1_Pos
 (1ULè

	)

7091 
	#WDT_RREN_RR1_Msk
 (0x1UL << 
WDT_RREN_RR1_Pos
è

	)

7092 
	#WDT_RREN_RR1_Di§bËd
 (0ULè

	)

7093 
	#WDT_RREN_RR1_EÇbËd
 (1ULè

	)

7096 
	#WDT_RREN_RR0_Pos
 (0ULè

	)

7097 
	#WDT_RREN_RR0_Msk
 (0x1UL << 
WDT_RREN_RR0_Pos
è

	)

7098 
	#WDT_RREN_RR0_Di§bËd
 (0ULè

	)

7099 
	#WDT_RREN_RR0_EÇbËd
 (1ULè

	)

7105 
	#WDT_CONFIG_HALT_Pos
 (3ULè

	)

7106 
	#WDT_CONFIG_HALT_Msk
 (0x1UL << 
WDT_CONFIG_HALT_Pos
è

	)

7107 
	#WDT_CONFIG_HALT_Pau£
 (0ULè

	)

7108 
	#WDT_CONFIG_HALT_Run
 (1ULè

	)

7111 
	#WDT_CONFIG_SLEEP_Pos
 (0ULè

	)

7112 
	#WDT_CONFIG_SLEEP_Msk
 (0x1UL << 
WDT_CONFIG_SLEEP_Pos
è

	)

7113 
	#WDT_CONFIG_SLEEP_Pau£
 (0ULè

	)

7114 
	#WDT_CONFIG_SLEEP_Run
 (1ULè

	)

7120 
	#WDT_RR_RR_Pos
 (0ULè

	)

7121 
	#WDT_RR_RR_Msk
 (0xFFFFFFFFUL << 
WDT_RR_RR_Pos
è

	)

7122 
	#WDT_RR_RR_R–ßd
 (0x6E524635ULè

	)

7128 
	#WDT_POWER_POWER_Pos
 (0ULè

	)

7129 
	#WDT_POWER_POWER_Msk
 (0x1UL << 
WDT_POWER_POWER_Pos
è

	)

7130 
	#WDT_POWER_POWER_Di§bËd
 (0ULè

	)

7131 
	#WDT_POWER_POWER_EÇbËd
 (1ULè

	)

	@H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\nrf51_deprecated.h

30 #iâdeà
NRF51_DEPRECATED_H


31 
	#NRF51_DEPRECATED_H


	)

42 
	#ERASEPCR0
 
ERASEPROTECTEDPAGE


	)

44 
	#ERASEPCR1
 
ERASEPAGE


	)

48 
	#LPCOMP_COMP_IRQHªdËr
 
LPCOMP_IRQHªdËr


	)

53 
	#MPU_PERR0_LPCOMP_COMP_Pos
 
MPU_PERR0_LPCOMP_Pos


	)

54 
	#MPU_PERR0_LPCOMP_COMP_Msk
 
MPU_PERR0_LPCOMP_Msk


	)

55 
	#MPU_PERR0_LPCOMP_COMP_InRegiÚ1
 
MPU_PERR0_LPCOMP_InRegiÚ1


	)

56 
	#MPU_PERR0_LPCOMP_COMP_InRegiÚ0
 
MPU_PERR0_LPCOMP_InRegiÚ0


	)

61 
	#POWER_RAMON_OFFRAM3_Pos
 (19UL)

	)

62 
	#POWER_RAMON_OFFRAM3_Msk
 (0x1UL << 
POWER_RAMON_OFFRAM3_Pos
)

	)

63 
	#POWER_RAMON_OFFRAM3_RAM3Off
 (0UL)

	)

64 
	#POWER_RAMON_OFFRAM3_RAM3On
 (1UL)

	)

66 
	#POWER_RAMON_OFFRAM2_Pos
 (18UL)

	)

67 
	#POWER_RAMON_OFFRAM2_Msk
 (0x1UL << 
POWER_RAMON_OFFRAM2_Pos
)

	)

68 
	#POWER_RAMON_OFFRAM2_RAM2Off
 (0UL)

	)

69 
	#POWER_RAMON_OFFRAM2_RAM2On
 (1UL)

	)

71 
	#POWER_RAMON_ONRAM3_Pos
 (3UL)

	)

72 
	#POWER_RAMON_ONRAM3_Msk
 (0x1UL << 
POWER_RAMON_ONRAM3_Pos
)

	)

73 
	#POWER_RAMON_ONRAM3_RAM3Off
 (0UL)

	)

74 
	#POWER_RAMON_ONRAM3_RAM3On
 (1UL)

	)

76 
	#POWER_RAMON_ONRAM2_Pos
 (2UL)

	)

77 
	#POWER_RAMON_ONRAM2_Msk
 (0x1UL << 
POWER_RAMON_ONRAM2_Pos
)

	)

78 
	#POWER_RAMON_ONRAM2_RAM2Off
 (0UL)

	)

79 
	#POWER_RAMON_ONRAM2_RAM2On
 (1UL)

	)

84 
	#RADIO_TXPOWER_TXPOWER_Neg40dBm
 
RADIO_TXPOWER_TXPOWER_Neg30dBm


	)

86 
	#RADIO_CRCCNF_SKIP_ADDR_Pos
 
RADIO_CRCCNF_SKIPADDR_Pos


	)

87 
	#RADIO_CRCCNF_SKIP_ADDR_Msk
 
RADIO_CRCCNF_SKIPADDR_Msk


	)

88 
	#RADIO_CRCCNF_SKIP_ADDR_Inþude
 
RADIO_CRCCNF_SKIPADDR_Inþude


	)

89 
	#RADIO_CRCCNF_SKIP_ADDR_Sk
 
RADIO_CRCCNF_SKIPADDR_Sk


	)

91 
	#RADIO_TEST_PLL_LOCK_Pos
 
RADIO_TEST_PLLLOCK_Pos


	)

92 
	#RADIO_TEST_PLL_LOCK_Msk
 
RADIO_TEST_PLLLOCK_Msk


	)

93 
	#RADIO_TEST_PLL_LOCK_Di§bËd
 
RADIO_TEST_PLLLOCK_Di§bËd


	)

94 
	#RADIO_TEST_PLL_LOCK_EÇbËd
 
RADIO_TEST_PLLLOCK_EÇbËd


	)

96 
	#RADIO_TEST_CONST_CARRIER_Pos
 
RADIO_TEST_CONSTCARRIER_Pos


	)

97 
	#RADIO_TEST_CONST_CARRIER_Msk
 
RADIO_TEST_CONSTCARRIER_Msk


	)

98 
	#RADIO_TEST_CONST_CARRIER_Di§bËd
 
RADIO_TEST_CONSTCARRIER_Di§bËd


	)

99 
	#RADIO_TEST_CONST_CARRIER_EÇbËd
 
RADIO_TEST_CONSTCARRIER_EÇbËd


	)

104 
	#SIZERAMBLOCK0
 
SIZERAMBLOCKS


	)

105 
	#SIZERAMBLOCK1
 
SIZERAMBLOCKS


	)

106 
	#SIZERAMBLOCK2
 
SIZERAMBLOCK
[2]

	)

107 
	#SIZERAMBLOCK3
 
SIZERAMBLOCK
[3]

	)

109 
	#DEVICEID0
 
DEVICEID
[0]

	)

110 
	#DEVICEID1
 
DEVICEID
[1]

	)

112 
	#ER0
 
ER
[0]

	)

113 
	#ER1
 
ER
[1]

	)

114 
	#ER2
 
ER
[2]

	)

115 
	#ER3
 
ER
[3]

	)

117 
	#IR0
 
IR
[0]

	)

118 
	#IR1
 
IR
[1]

	)

119 
	#IR2
 
IR
[2]

	)

120 
	#IR3
 
IR
[3]

	)

122 
	#DEVICEADDR0
 
DEVICEADDR
[0]

	)

123 
	#DEVICEADDR1
 
DEVICEADDR
[1]

	)

128 
	#TASKS_CHG0EN
 
TASKS_CHG
[0].
EN


	)

129 
	#TASKS_CHG0DIS
 
TASKS_CHG
[0].
DIS


	)

130 
	#TASKS_CHG1EN
 
TASKS_CHG
[1].
EN


	)

131 
	#TASKS_CHG1DIS
 
TASKS_CHG
[1].
DIS


	)

132 
	#TASKS_CHG2EN
 
TASKS_CHG
[2].
EN


	)

133 
	#TASKS_CHG2DIS
 
TASKS_CHG
[2].
DIS


	)

134 
	#TASKS_CHG3EN
 
TASKS_CHG
[3].
EN


	)

135 
	#TASKS_CHG3DIS
 
TASKS_CHG
[3].
DIS


	)

137 
	#CH0_EEP
 
CH
[0].
EEP


	)

138 
	#CH0_TEP
 
CH
[0].
TEP


	)

139 
	#CH1_EEP
 
CH
[1].
EEP


	)

140 
	#CH1_TEP
 
CH
[1].
TEP


	)

141 
	#CH2_EEP
 
CH
[2].
EEP


	)

142 
	#CH2_TEP
 
CH
[2].
TEP


	)

143 
	#CH3_EEP
 
CH
[3].
EEP


	)

144 
	#CH3_TEP
 
CH
[3].
TEP


	)

145 
	#CH4_EEP
 
CH
[4].
EEP


	)

146 
	#CH4_TEP
 
CH
[4].
TEP


	)

147 
	#CH5_EEP
 
CH
[5].
EEP


	)

148 
	#CH5_TEP
 
CH
[5].
TEP


	)

149 
	#CH6_EEP
 
CH
[6].
EEP


	)

150 
	#CH6_TEP
 
CH
[6].
TEP


	)

151 
	#CH7_EEP
 
CH
[7].
EEP


	)

152 
	#CH7_TEP
 
CH
[7].
TEP


	)

153 
	#CH8_EEP
 
CH
[8].
EEP


	)

154 
	#CH8_TEP
 
CH
[8].
TEP


	)

155 
	#CH9_EEP
 
CH
[9].
EEP


	)

156 
	#CH9_TEP
 
CH
[9].
TEP


	)

157 
	#CH10_EEP
 
CH
[10].
EEP


	)

158 
	#CH10_TEP
 
CH
[10].
TEP


	)

159 
	#CH11_EEP
 
CH
[11].
EEP


	)

160 
	#CH11_TEP
 
CH
[11].
TEP


	)

161 
	#CH12_EEP
 
CH
[12].
EEP


	)

162 
	#CH12_TEP
 
CH
[12].
TEP


	)

163 
	#CH13_EEP
 
CH
[13].
EEP


	)

164 
	#CH13_TEP
 
CH
[13].
TEP


	)

165 
	#CH14_EEP
 
CH
[14].
EEP


	)

166 
	#CH14_TEP
 
CH
[14].
TEP


	)

167 
	#CH15_EEP
 
CH
[15].
EEP


	)

168 
	#CH15_TEP
 
CH
[15].
TEP


	)

170 
	#CHG0
 
CHG
[0]

	)

171 
	#CHG1
 
CHG
[1]

	)

172 
	#CHG2
 
CHG
[2]

	)

173 
	#CHG3
 
CHG
[3]

	)

175 
	#PPI_CHG0_CH15_Pos
 
PPI_CHG_CH15_Pos


	)

176 
	#PPI_CHG0_CH15_Msk
 
PPI_CHG_CH15_Msk


	)

177 
	#PPI_CHG0_CH15_Exþuded
 
PPI_CHG_CH15_Exþuded


	)

178 
	#PPI_CHG0_CH15_Inþuded
 
PPI_CHG_CH15_Inþuded


	)

179 
	#PPI_CHG0_CH14_Pos
 
PPI_CHG_CH14_Pos


	)

180 
	#PPI_CHG0_CH14_Msk
 
PPI_CHG_CH14_Msk


	)

181 
	#PPI_CHG0_CH14_Exþuded
 
PPI_CHG_CH14_Exþuded


	)

182 
	#PPI_CHG0_CH14_Inþuded
 
PPI_CHG_CH14_Inþuded


	)

183 
	#PPI_CHG0_CH13_Pos
 
PPI_CHG_CH13_Pos


	)

184 
	#PPI_CHG0_CH13_Msk
 
PPI_CHG_CH13_Msk


	)

185 
	#PPI_CHG0_CH13_Exþuded
 
PPI_CHG_CH13_Exþuded


	)

186 
	#PPI_CHG0_CH13_Inþuded
 
PPI_CHG_CH13_Inþuded


	)

187 
	#PPI_CHG0_CH12_Pos
 
PPI_CHG_CH12_Pos


	)

188 
	#PPI_CHG0_CH12_Msk
 
PPI_CHG_CH12_Msk


	)

189 
	#PPI_CHG0_CH12_Exþuded
 
PPI_CHG_CH12_Exþuded


	)

190 
	#PPI_CHG0_CH12_Inþuded
 
PPI_CHG_CH12_Inþuded


	)

191 
	#PPI_CHG0_CH11_Pos
 
PPI_CHG_CH11_Pos


	)

192 
	#PPI_CHG0_CH11_Msk
 
PPI_CHG_CH11_Msk


	)

193 
	#PPI_CHG0_CH11_Exþuded
 
PPI_CHG_CH11_Exþuded


	)

194 
	#PPI_CHG0_CH11_Inþuded
 
PPI_CHG_CH11_Inþuded


	)

195 
	#PPI_CHG0_CH10_Pos
 
PPI_CHG_CH10_Pos


	)

196 
	#PPI_CHG0_CH10_Msk
 
PPI_CHG_CH10_Msk


	)

197 
	#PPI_CHG0_CH10_Exþuded
 
PPI_CHG_CH10_Exþuded


	)

198 
	#PPI_CHG0_CH10_Inþuded
 
PPI_CHG_CH10_Inþuded


	)

199 
	#PPI_CHG0_CH9_Pos
 
PPI_CHG_CH9_Pos


	)

200 
	#PPI_CHG0_CH9_Msk
 
PPI_CHG_CH9_Msk


	)

201 
	#PPI_CHG0_CH9_Exþuded
 
PPI_CHG_CH9_Exþuded


	)

202 
	#PPI_CHG0_CH9_Inþuded
 
PPI_CHG_CH9_Inþuded


	)

203 
	#PPI_CHG0_CH8_Pos
 
PPI_CHG_CH8_Pos


	)

204 
	#PPI_CHG0_CH8_Msk
 
PPI_CHG_CH8_Msk


	)

205 
	#PPI_CHG0_CH8_Exþuded
 
PPI_CHG_CH8_Exþuded


	)

206 
	#PPI_CHG0_CH8_Inþuded
 
PPI_CHG_CH8_Inþuded


	)

207 
	#PPI_CHG0_CH7_Pos
 
PPI_CHG_CH7_Pos


	)

208 
	#PPI_CHG0_CH7_Msk
 
PPI_CHG_CH7_Msk


	)

209 
	#PPI_CHG0_CH7_Exþuded
 
PPI_CHG_CH7_Exþuded


	)

210 
	#PPI_CHG0_CH7_Inþuded
 
PPI_CHG_CH7_Inþuded


	)

211 
	#PPI_CHG0_CH6_Pos
 
PPI_CHG_CH6_Pos


	)

212 
	#PPI_CHG0_CH6_Msk
 
PPI_CHG_CH6_Msk


	)

213 
	#PPI_CHG0_CH6_Exþuded
 
PPI_CHG_CH6_Exþuded


	)

214 
	#PPI_CHG0_CH6_Inþuded
 
PPI_CHG_CH6_Inþuded


	)

215 
	#PPI_CHG0_CH5_Pos
 
PPI_CHG_CH5_Pos


	)

216 
	#PPI_CHG0_CH5_Msk
 
PPI_CHG_CH5_Msk


	)

217 
	#PPI_CHG0_CH5_Exþuded
 
PPI_CHG_CH5_Exþuded


	)

218 
	#PPI_CHG0_CH5_Inþuded
 
PPI_CHG_CH5_Inþuded


	)

219 
	#PPI_CHG0_CH4_Pos
 
PPI_CHG_CH4_Pos


	)

220 
	#PPI_CHG0_CH4_Msk
 
PPI_CHG_CH4_Msk


	)

221 
	#PPI_CHG0_CH4_Exþuded
 
PPI_CHG_CH4_Exþuded


	)

222 
	#PPI_CHG0_CH4_Inþuded
 
PPI_CHG_CH4_Inþuded


	)

223 
	#PPI_CHG0_CH3_Pos
 
PPI_CHG_CH3_Pos


	)

224 
	#PPI_CHG0_CH3_Msk
 
PPI_CHG_CH3_Msk


	)

225 
	#PPI_CHG0_CH3_Exþuded
 
PPI_CHG_CH3_Exþuded


	)

226 
	#PPI_CHG0_CH3_Inþuded
 
PPI_CHG_CH3_Inþuded


	)

227 
	#PPI_CHG0_CH2_Pos
 
PPI_CHG_CH2_Pos


	)

228 
	#PPI_CHG0_CH2_Msk
 
PPI_CHG_CH2_Msk


	)

229 
	#PPI_CHG0_CH2_Exþuded
 
PPI_CHG_CH2_Exþuded


	)

230 
	#PPI_CHG0_CH2_Inþuded
 
PPI_CHG_CH2_Inþuded


	)

231 
	#PPI_CHG0_CH1_Pos
 
PPI_CHG_CH1_Pos


	)

232 
	#PPI_CHG0_CH1_Msk
 
PPI_CHG_CH1_Msk


	)

233 
	#PPI_CHG0_CH1_Exþuded
 
PPI_CHG_CH1_Exþuded


	)

234 
	#PPI_CHG0_CH1_Inþuded
 
PPI_CHG_CH1_Inþuded


	)

235 
	#PPI_CHG0_CH0_Pos
 
PPI_CHG_CH0_Pos


	)

236 
	#PPI_CHG0_CH0_Msk
 
PPI_CHG_CH0_Msk


	)

237 
	#PPI_CHG0_CH0_Exþuded
 
PPI_CHG_CH0_Exþuded


	)

238 
	#PPI_CHG0_CH0_Inþuded
 
PPI_CHG_CH0_Inþuded


	)

239 
	#PPI_CHG1_CH15_Pos
 
PPI_CHG_CH15_Pos


	)

240 
	#PPI_CHG1_CH15_Msk
 
PPI_CHG_CH15_Msk


	)

241 
	#PPI_CHG1_CH15_Exþuded
 
PPI_CHG_CH15_Exþuded


	)

242 
	#PPI_CHG1_CH15_Inþuded
 
PPI_CHG_CH15_Inþuded


	)

243 
	#PPI_CHG1_CH14_Pos
 
PPI_CHG_CH14_Pos


	)

244 
	#PPI_CHG1_CH14_Msk
 
PPI_CHG_CH14_Msk


	)

245 
	#PPI_CHG1_CH14_Exþuded
 
PPI_CHG_CH14_Exþuded


	)

246 
	#PPI_CHG1_CH14_Inþuded
 
PPI_CHG_CH14_Inþuded


	)

247 
	#PPI_CHG1_CH13_Pos
 
PPI_CHG_CH13_Pos


	)

248 
	#PPI_CHG1_CH13_Msk
 
PPI_CHG_CH13_Msk


	)

249 
	#PPI_CHG1_CH13_Exþuded
 
PPI_CHG_CH13_Exþuded


	)

250 
	#PPI_CHG1_CH13_Inþuded
 
PPI_CHG_CH13_Inþuded


	)

251 
	#PPI_CHG1_CH12_Pos
 
PPI_CHG_CH12_Pos


	)

252 
	#PPI_CHG1_CH12_Msk
 
PPI_CHG_CH12_Msk


	)

253 
	#PPI_CHG1_CH12_Exþuded
 
PPI_CHG_CH12_Exþuded


	)

254 
	#PPI_CHG1_CH12_Inþuded
 
PPI_CHG_CH12_Inþuded


	)

255 
	#PPI_CHG1_CH11_Pos
 
PPI_CHG_CH11_Pos


	)

256 
	#PPI_CHG1_CH11_Msk
 
PPI_CHG_CH11_Msk


	)

257 
	#PPI_CHG1_CH11_Exþuded
 
PPI_CHG_CH11_Exþuded


	)

258 
	#PPI_CHG1_CH11_Inþuded
 
PPI_CHG_CH11_Inþuded


	)

259 
	#PPI_CHG1_CH10_Pos
 
PPI_CHG_CH10_Pos


	)

260 
	#PPI_CHG1_CH10_Msk
 
PPI_CHG_CH10_Msk


	)

261 
	#PPI_CHG1_CH10_Exþuded
 
PPI_CHG_CH10_Exþuded


	)

262 
	#PPI_CHG1_CH10_Inþuded
 
PPI_CHG_CH10_Inþuded


	)

263 
	#PPI_CHG1_CH9_Pos
 
PPI_CHG_CH9_Pos


	)

264 
	#PPI_CHG1_CH9_Msk
 
PPI_CHG_CH9_Msk


	)

265 
	#PPI_CHG1_CH9_Exþuded
 
PPI_CHG_CH9_Exþuded


	)

266 
	#PPI_CHG1_CH9_Inþuded
 
PPI_CHG_CH9_Inþuded


	)

267 
	#PPI_CHG1_CH8_Pos
 
PPI_CHG_CH8_Pos


	)

268 
	#PPI_CHG1_CH8_Msk
 
PPI_CHG_CH8_Msk


	)

269 
	#PPI_CHG1_CH8_Exþuded
 
PPI_CHG_CH8_Exþuded


	)

270 
	#PPI_CHG1_CH8_Inþuded
 
PPI_CHG_CH8_Inþuded


	)

271 
	#PPI_CHG1_CH7_Pos
 
PPI_CHG_CH7_Pos


	)

272 
	#PPI_CHG1_CH7_Msk
 
PPI_CHG_CH7_Msk


	)

273 
	#PPI_CHG1_CH7_Exþuded
 
PPI_CHG_CH7_Exþuded


	)

274 
	#PPI_CHG1_CH7_Inþuded
 
PPI_CHG_CH7_Inþuded


	)

275 
	#PPI_CHG1_CH6_Pos
 
PPI_CHG_CH6_Pos


	)

276 
	#PPI_CHG1_CH6_Msk
 
PPI_CHG_CH6_Msk


	)

277 
	#PPI_CHG1_CH6_Exþuded
 
PPI_CHG_CH6_Exþuded


	)

278 
	#PPI_CHG1_CH6_Inþuded
 
PPI_CHG_CH6_Inþuded


	)

279 
	#PPI_CHG1_CH5_Pos
 
PPI_CHG_CH5_Pos


	)

280 
	#PPI_CHG1_CH5_Msk
 
PPI_CHG_CH5_Msk


	)

281 
	#PPI_CHG1_CH5_Exþuded
 
PPI_CHG_CH5_Exþuded


	)

282 
	#PPI_CHG1_CH5_Inþuded
 
PPI_CHG_CH5_Inþuded


	)

283 
	#PPI_CHG1_CH4_Pos
 
PPI_CHG_CH4_Pos


	)

284 
	#PPI_CHG1_CH4_Msk
 
PPI_CHG_CH4_Msk


	)

285 
	#PPI_CHG1_CH4_Exþuded
 
PPI_CHG_CH4_Exþuded


	)

286 
	#PPI_CHG1_CH4_Inþuded
 
PPI_CHG_CH4_Inþuded


	)

287 
	#PPI_CHG1_CH3_Pos
 
PPI_CHG_CH3_Pos


	)

288 
	#PPI_CHG1_CH3_Msk
 
PPI_CHG_CH3_Msk


	)

289 
	#PPI_CHG1_CH3_Exþuded
 
PPI_CHG_CH3_Exþuded


	)

290 
	#PPI_CHG1_CH3_Inþuded
 
PPI_CHG_CH3_Inþuded


	)

291 
	#PPI_CHG1_CH2_Pos
 
PPI_CHG_CH2_Pos


	)

292 
	#PPI_CHG1_CH2_Msk
 
PPI_CHG_CH2_Msk


	)

293 
	#PPI_CHG1_CH2_Exþuded
 
PPI_CHG_CH2_Exþuded


	)

294 
	#PPI_CHG1_CH2_Inþuded
 
PPI_CHG_CH2_Inþuded


	)

295 
	#PPI_CHG1_CH1_Pos
 
PPI_CHG_CH1_Pos


	)

296 
	#PPI_CHG1_CH1_Msk
 
PPI_CHG_CH1_Msk


	)

297 
	#PPI_CHG1_CH1_Exþuded
 
PPI_CHG_CH1_Exþuded


	)

298 
	#PPI_CHG1_CH1_Inþuded
 
PPI_CHG_CH1_Inþuded


	)

299 
	#PPI_CHG1_CH0_Pos
 
PPI_CHG_CH0_Pos


	)

300 
	#PPI_CHG1_CH0_Msk
 
PPI_CHG_CH0_Msk


	)

301 
	#PPI_CHG1_CH0_Exþuded
 
PPI_CHG_CH0_Exþuded


	)

302 
	#PPI_CHG1_CH0_Inþuded
 
PPI_CHG_CH0_Inþuded


	)

303 
	#PPI_CHG2_CH15_Pos
 
PPI_CHG_CH15_Pos


	)

304 
	#PPI_CHG2_CH15_Msk
 
PPI_CHG_CH15_Msk


	)

305 
	#PPI_CHG2_CH15_Exþuded
 
PPI_CHG_CH15_Exþuded


	)

306 
	#PPI_CHG2_CH15_Inþuded
 
PPI_CHG_CH15_Inþuded


	)

307 
	#PPI_CHG2_CH14_Pos
 
PPI_CHG_CH14_Pos


	)

308 
	#PPI_CHG2_CH14_Msk
 
PPI_CHG_CH14_Msk


	)

309 
	#PPI_CHG2_CH14_Exþuded
 
PPI_CHG_CH14_Exþuded


	)

310 
	#PPI_CHG2_CH14_Inþuded
 
PPI_CHG_CH14_Inþuded


	)

311 
	#PPI_CHG2_CH13_Pos
 
PPI_CHG_CH13_Pos


	)

312 
	#PPI_CHG2_CH13_Msk
 
PPI_CHG_CH13_Msk


	)

313 
	#PPI_CHG2_CH13_Exþuded
 
PPI_CHG_CH13_Exþuded


	)

314 
	#PPI_CHG2_CH13_Inþuded
 
PPI_CHG_CH13_Inþuded


	)

315 
	#PPI_CHG2_CH12_Pos
 
PPI_CHG_CH12_Pos


	)

316 
	#PPI_CHG2_CH12_Msk
 
PPI_CHG_CH12_Msk


	)

317 
	#PPI_CHG2_CH12_Exþuded
 
PPI_CHG_CH12_Exþuded


	)

318 
	#PPI_CHG2_CH12_Inþuded
 
PPI_CHG_CH12_Inþuded


	)

319 
	#PPI_CHG2_CH11_Pos
 
PPI_CHG_CH11_Pos


	)

320 
	#PPI_CHG2_CH11_Msk
 
PPI_CHG_CH11_Msk


	)

321 
	#PPI_CHG2_CH11_Exþuded
 
PPI_CHG_CH11_Exþuded


	)

322 
	#PPI_CHG2_CH11_Inþuded
 
PPI_CHG_CH11_Inþuded


	)

323 
	#PPI_CHG2_CH10_Pos
 
PPI_CHG_CH10_Pos


	)

324 
	#PPI_CHG2_CH10_Msk
 
PPI_CHG_CH10_Msk


	)

325 
	#PPI_CHG2_CH10_Exþuded
 
PPI_CHG_CH10_Exþuded


	)

326 
	#PPI_CHG2_CH10_Inþuded
 
PPI_CHG_CH10_Inþuded


	)

327 
	#PPI_CHG2_CH9_Pos
 
PPI_CHG_CH9_Pos


	)

328 
	#PPI_CHG2_CH9_Msk
 
PPI_CHG_CH9_Msk


	)

329 
	#PPI_CHG2_CH9_Exþuded
 
PPI_CHG_CH9_Exþuded


	)

330 
	#PPI_CHG2_CH9_Inþuded
 
PPI_CHG_CH9_Inþuded


	)

331 
	#PPI_CHG2_CH8_Pos
 
PPI_CHG_CH8_Pos


	)

332 
	#PPI_CHG2_CH8_Msk
 
PPI_CHG_CH8_Msk


	)

333 
	#PPI_CHG2_CH8_Exþuded
 
PPI_CHG_CH8_Exþuded


	)

334 
	#PPI_CHG2_CH8_Inþuded
 
PPI_CHG_CH8_Inþuded


	)

335 
	#PPI_CHG2_CH7_Pos
 
PPI_CHG_CH7_Pos


	)

336 
	#PPI_CHG2_CH7_Msk
 
PPI_CHG_CH7_Msk


	)

337 
	#PPI_CHG2_CH7_Exþuded
 
PPI_CHG_CH7_Exþuded


	)

338 
	#PPI_CHG2_CH7_Inþuded
 
PPI_CHG_CH7_Inþuded


	)

339 
	#PPI_CHG2_CH6_Pos
 
PPI_CHG_CH6_Pos


	)

340 
	#PPI_CHG2_CH6_Msk
 
PPI_CHG_CH6_Msk


	)

341 
	#PPI_CHG2_CH6_Exþuded
 
PPI_CHG_CH6_Exþuded


	)

342 
	#PPI_CHG2_CH6_Inþuded
 
PPI_CHG_CH6_Inþuded


	)

343 
	#PPI_CHG2_CH5_Pos
 
PPI_CHG_CH5_Pos


	)

344 
	#PPI_CHG2_CH5_Msk
 
PPI_CHG_CH5_Msk


	)

345 
	#PPI_CHG2_CH5_Exþuded
 
PPI_CHG_CH5_Exþuded


	)

346 
	#PPI_CHG2_CH5_Inþuded
 
PPI_CHG_CH5_Inþuded


	)

347 
	#PPI_CHG2_CH4_Pos
 
PPI_CHG_CH4_Pos


	)

348 
	#PPI_CHG2_CH4_Msk
 
PPI_CHG_CH4_Msk


	)

349 
	#PPI_CHG2_CH4_Exþuded
 
PPI_CHG_CH4_Exþuded


	)

350 
	#PPI_CHG2_CH4_Inþuded
 
PPI_CHG_CH4_Inþuded


	)

351 
	#PPI_CHG2_CH3_Pos
 
PPI_CHG_CH3_Pos


	)

352 
	#PPI_CHG2_CH3_Msk
 
PPI_CHG_CH3_Msk


	)

353 
	#PPI_CHG2_CH3_Exþuded
 
PPI_CHG_CH3_Exþuded


	)

354 
	#PPI_CHG2_CH3_Inþuded
 
PPI_CHG_CH3_Inþuded


	)

355 
	#PPI_CHG2_CH2_Pos
 
PPI_CHG_CH2_Pos


	)

356 
	#PPI_CHG2_CH2_Msk
 
PPI_CHG_CH2_Msk


	)

357 
	#PPI_CHG2_CH2_Exþuded
 
PPI_CHG_CH2_Exþuded


	)

358 
	#PPI_CHG2_CH2_Inþuded
 
PPI_CHG_CH2_Inþuded


	)

359 
	#PPI_CHG2_CH1_Pos
 
PPI_CHG_CH1_Pos


	)

360 
	#PPI_CHG2_CH1_Msk
 
PPI_CHG_CH1_Msk


	)

361 
	#PPI_CHG2_CH1_Exþuded
 
PPI_CHG_CH1_Exþuded


	)

362 
	#PPI_CHG2_CH1_Inþuded
 
PPI_CHG_CH1_Inþuded


	)

363 
	#PPI_CHG2_CH0_Pos
 
PPI_CHG_CH0_Pos


	)

364 
	#PPI_CHG2_CH0_Msk
 
PPI_CHG_CH0_Msk


	)

365 
	#PPI_CHG2_CH0_Exþuded
 
PPI_CHG_CH0_Exþuded


	)

366 
	#PPI_CHG2_CH0_Inþuded
 
PPI_CHG_CH0_Inþuded


	)

367 
	#PPI_CHG3_CH15_Pos
 
PPI_CHG_CH15_Pos


	)

368 
	#PPI_CHG3_CH15_Msk
 
PPI_CHG_CH15_Msk


	)

369 
	#PPI_CHG3_CH15_Exþuded
 
PPI_CHG_CH15_Exþuded


	)

370 
	#PPI_CHG3_CH15_Inþuded
 
PPI_CHG_CH15_Inþuded


	)

371 
	#PPI_CHG3_CH14_Pos
 
PPI_CHG_CH14_Pos


	)

372 
	#PPI_CHG3_CH14_Msk
 
PPI_CHG_CH14_Msk


	)

373 
	#PPI_CHG3_CH14_Exþuded
 
PPI_CHG_CH14_Exþuded


	)

374 
	#PPI_CHG3_CH14_Inþuded
 
PPI_CHG_CH14_Inþuded


	)

375 
	#PPI_CHG3_CH13_Pos
 
PPI_CHG_CH13_Pos


	)

376 
	#PPI_CHG3_CH13_Msk
 
PPI_CHG_CH13_Msk


	)

377 
	#PPI_CHG3_CH13_Exþuded
 
PPI_CHG_CH13_Exþuded


	)

378 
	#PPI_CHG3_CH13_Inþuded
 
PPI_CHG_CH13_Inþuded


	)

379 
	#PPI_CHG3_CH12_Pos
 
PPI_CHG_CH12_Pos


	)

380 
	#PPI_CHG3_CH12_Msk
 
PPI_CHG_CH12_Msk


	)

381 
	#PPI_CHG3_CH12_Exþuded
 
PPI_CHG_CH12_Exþuded


	)

382 
	#PPI_CHG3_CH12_Inþuded
 
PPI_CHG_CH12_Inþuded


	)

383 
	#PPI_CHG3_CH11_Pos
 
PPI_CHG_CH11_Pos


	)

384 
	#PPI_CHG3_CH11_Msk
 
PPI_CHG_CH11_Msk


	)

385 
	#PPI_CHG3_CH11_Exþuded
 
PPI_CHG_CH11_Exþuded


	)

386 
	#PPI_CHG3_CH11_Inþuded
 
PPI_CHG_CH11_Inþuded


	)

387 
	#PPI_CHG3_CH10_Pos
 
PPI_CHG_CH10_Pos


	)

388 
	#PPI_CHG3_CH10_Msk
 
PPI_CHG_CH10_Msk


	)

389 
	#PPI_CHG3_CH10_Exþuded
 
PPI_CHG_CH10_Exþuded


	)

390 
	#PPI_CHG3_CH10_Inþuded
 
PPI_CHG_CH10_Inþuded


	)

391 
	#PPI_CHG3_CH9_Pos
 
PPI_CHG_CH9_Pos


	)

392 
	#PPI_CHG3_CH9_Msk
 
PPI_CHG_CH9_Msk


	)

393 
	#PPI_CHG3_CH9_Exþuded
 
PPI_CHG_CH9_Exþuded


	)

394 
	#PPI_CHG3_CH9_Inþuded
 
PPI_CHG_CH9_Inþuded


	)

395 
	#PPI_CHG3_CH8_Pos
 
PPI_CHG_CH8_Pos


	)

396 
	#PPI_CHG3_CH8_Msk
 
PPI_CHG_CH8_Msk


	)

397 
	#PPI_CHG3_CH8_Exþuded
 
PPI_CHG_CH8_Exþuded


	)

398 
	#PPI_CHG3_CH8_Inþuded
 
PPI_CHG_CH8_Inþuded


	)

399 
	#PPI_CHG3_CH7_Pos
 
PPI_CHG_CH7_Pos


	)

400 
	#PPI_CHG3_CH7_Msk
 
PPI_CHG_CH7_Msk


	)

401 
	#PPI_CHG3_CH7_Exþuded
 
PPI_CHG_CH7_Exþuded


	)

402 
	#PPI_CHG3_CH7_Inþuded
 
PPI_CHG_CH7_Inþuded


	)

403 
	#PPI_CHG3_CH6_Pos
 
PPI_CHG_CH6_Pos


	)

404 
	#PPI_CHG3_CH6_Msk
 
PPI_CHG_CH6_Msk


	)

405 
	#PPI_CHG3_CH6_Exþuded
 
PPI_CHG_CH6_Exþuded


	)

406 
	#PPI_CHG3_CH6_Inþuded
 
PPI_CHG_CH6_Inþuded


	)

407 
	#PPI_CHG3_CH5_Pos
 
PPI_CHG_CH5_Pos


	)

408 
	#PPI_CHG3_CH5_Msk
 
PPI_CHG_CH5_Msk


	)

409 
	#PPI_CHG3_CH5_Exþuded
 
PPI_CHG_CH5_Exþuded


	)

410 
	#PPI_CHG3_CH5_Inþuded
 
PPI_CHG_CH5_Inþuded


	)

411 
	#PPI_CHG3_CH4_Pos
 
PPI_CHG_CH4_Pos


	)

412 
	#PPI_CHG3_CH4_Msk
 
PPI_CHG_CH4_Msk


	)

413 
	#PPI_CHG3_CH4_Exþuded
 
PPI_CHG_CH4_Exþuded


	)

414 
	#PPI_CHG3_CH4_Inþuded
 
PPI_CHG_CH4_Inþuded


	)

415 
	#PPI_CHG3_CH3_Pos
 
PPI_CHG_CH3_Pos


	)

416 
	#PPI_CHG3_CH3_Msk
 
PPI_CHG_CH3_Msk


	)

417 
	#PPI_CHG3_CH3_Exþuded
 
PPI_CHG_CH3_Exþuded


	)

418 
	#PPI_CHG3_CH3_Inþuded
 
PPI_CHG_CH3_Inþuded


	)

419 
	#PPI_CHG3_CH2_Pos
 
PPI_CHG_CH2_Pos


	)

420 
	#PPI_CHG3_CH2_Msk
 
PPI_CHG_CH2_Msk


	)

421 
	#PPI_CHG3_CH2_Exþuded
 
PPI_CHG_CH2_Exþuded


	)

422 
	#PPI_CHG3_CH2_Inþuded
 
PPI_CHG_CH2_Inþuded


	)

423 
	#PPI_CHG3_CH1_Pos
 
PPI_CHG_CH1_Pos


	)

424 
	#PPI_CHG3_CH1_Msk
 
PPI_CHG_CH1_Msk


	)

425 
	#PPI_CHG3_CH1_Exþuded
 
PPI_CHG_CH1_Exþuded


	)

426 
	#PPI_CHG3_CH1_Inþuded
 
PPI_CHG_CH1_Inþuded


	)

427 
	#PPI_CHG3_CH0_Pos
 
PPI_CHG_CH0_Pos


	)

428 
	#PPI_CHG3_CH0_Msk
 
PPI_CHG_CH0_Msk


	)

429 
	#PPI_CHG3_CH0_Exþuded
 
PPI_CHG_CH0_Exþuded


	)

430 
	#PPI_CHG3_CH0_Inþuded
 
PPI_CHG_CH0_Inþuded


	)

	@H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\nrf_delay.c

13 
	~<¡dio.h
>

14 
	~"compž”_ab¡¿ùiÚ.h
"

15 
	~"Äf.h
"

16 
	~"Äf_d–ay.h
"

19 
	$Äf_d–ay_ms
(
ušt32_t
 vÞ©ž
numb”_of_ms
)

21 
numb”_of_ms
 != 0)

23 
numb”_of_ms
--;

24 
	`Äf_d–ay_us
(999);

26 
	}
}

	@H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\nrf_delay.h

1 #iâdeà
_NRF_DELAY_H


2 
	#_NRF_DELAY_H


	)

4 
	~"Äf.h
"

7 #ià
defšed
 ( 
__CC_ARM
 )

8 
__ASM
 
__INLINE
 
	$Äf_d–ay_us
(
ušt32_t
 vÞ©ž
numb”_of_us
)

10 
loÝ


11 
SUBS
 
R0
, R0, #1

12 
NOP


13 
NOP


14 
NOP


15 
NOP


16 
NOP


17 
NOP


18 
NOP


19 
NOP


20 
NOP


21 
NOP


22 
NOP


23 
NOP


24 
BNE
 
loÝ


25 
BX
 
LR


26 
	}
}

27 #–ià
defšed
 ( 
__ICCARM__
 )

28 
__INLINE
 
	$Äf_d–ay_us
(
ušt32_t
 vÞ©ž
numb”_of_us
)

30 
	`__ASM
 (

46 
	}
}

47 #–ià
defšed
 ( 
__GNUC__
 )

48 
__INLINE
 
	$Äf_d–ay_us
(
ušt32_t
 vÞ©ž
numb”_of_us
)

52 
__ASM
 volatile (

68 } --
numb”_of_us
);

69 
	}
}

72 
Äf_d–ay_ms
(
ušt32_t
 vÞ©ž
numb”_of_ms
);

	@H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\nrf_ecb.c

22 
	~<¡dlib.h
>

23 
	~<¡dboÞ.h
>

24 
	~<¡ršg.h
>

25 
	~"Äf.h
"

26 
	~"Äf_ecb.h
"

	@H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\nrf_ecb.h

19 #iâdeà
NRF_ECB_H__


20 
	#NRF_ECB_H__


	)

32 
	~<¡dšt.h
>

41 
boÞ
 
Äf_ecb_š™
();

55 
boÞ
 
Äf_ecb_üy±
(
ušt8_t
 * 
d¡
, cÚ¡ ušt8_ˆ* 
¤c
);

62 
Äf_ecb_£t_key
(cÚ¡ 
ušt8_t
 * 
key
);

	@H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\nrf_error.h

11 #iâdeà
NRF_ERROR_H__


12 
	#NRF_ERROR_H__


	)

18 
	#NRF_ERROR_BASE_NUM
 (0x0)

19 
	#NRF_ERROR_SDM_BASE_NUM
 (0x1000)

20 
	#NRF_ERROR_SOC_BASE_NUM
 (0x2000)

21 
	#NRF_ERROR_STK_BASE_NUM
 (0x3000)

22 

	)

24 
	#NRF_SUCCESS
 (
NRF_ERROR_BASE_NUM
 + 0)

25 
	#NRF_ERROR_SVC_HANDLER_MISSING
 (
NRF_ERROR_BASE_NUM
 + 1)

26 
	#NRF_ERROR_SOFTDEVICE_NOT_ENABLED
 (
NRF_ERROR_BASE_NUM
 + 2)

27 
	#NRF_ERROR_INTERNAL
 (
NRF_ERROR_BASE_NUM
 + 3)

28 
	#NRF_ERROR_NO_MEM
 (
NRF_ERROR_BASE_NUM
 + 4)

29 
	#NRF_ERROR_NOT_FOUND
 (
NRF_ERROR_BASE_NUM
 + 5)

30 
	#NRF_ERROR_NOT_SUPPORTED
 (
NRF_ERROR_BASE_NUM
 + 6)

31 
	#NRF_ERROR_INVALID_PARAM
 (
NRF_ERROR_BASE_NUM
 + 7)

32 
	#NRF_ERROR_INVALID_STATE
 (
NRF_ERROR_BASE_NUM
 + 8)

33 
	#NRF_ERROR_INVALID_LENGTH
 (
NRF_ERROR_BASE_NUM
 + 9)

34 
	#NRF_ERROR_INVALID_FLAGS
 (
NRF_ERROR_BASE_NUM
 + 10)

35 
	#NRF_ERROR_INVALID_DATA
 (
NRF_ERROR_BASE_NUM
 + 11)

36 
	#NRF_ERROR_DATA_SIZE
 (
NRF_ERROR_BASE_NUM
 + 12)

37 
	#NRF_ERROR_TIMEOUT
 (
NRF_ERROR_BASE_NUM
 + 13)

38 
	#NRF_ERROR_NULL
 (
NRF_ERROR_BASE_NUM
 + 14)

39 
	#NRF_ERROR_FORBIDDEN
 (
NRF_ERROR_BASE_NUM
 + 15)

40 
	#NRF_ERROR_INVALID_ADDR
 (
NRF_ERROR_BASE_NUM
 + 16)

41 
	#NRF_ERROR_BUSY
 (
NRF_ERROR_BASE_NUM
 + 17)

42 

	)

	@H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\nrf_gpio.h

1 #iâdeà
NRF_GPIO_H__


2 
	#NRF_GPIO_H__


	)

4 
	~"Äf51.h
"

5 
	~"Äf51_b™f›lds.h
"

26 
	mNRF_GPIO_PORT_DIR_OUTPUT
,

27 
	mNRF_GPIO_PORT_DIR_INPUT


28 } 
	tÄf_gpio_pÜt_dœ_t
;

36 
	mNRF_GPIO_PIN_DIR_INPUT
,

37 
	mNRF_GPIO_PIN_DIR_OUTPUT


38 } 
	tÄf_gpio_pš_dœ_t
;

46 
	mNRF_GPIO_PORT_SELECT_PORT0
 = 0,

47 
	mNRF_GPIO_PORT_SELECT_PORT1
,

48 
	mNRF_GPIO_PORT_SELECT_PORT2
,

49 
	mNRF_GPIO_PORT_SELECT_PORT3
,

50 } 
	tÄf_gpio_pÜt_£Ëù_t
;

58 
	mNRF_GPIO_PIN_NOPULL
 = 
GPIO_PIN_CNF_PULL_Di§bËd
,

59 
	mNRF_GPIO_PIN_PULLDOWN
 = 
GPIO_PIN_CNF_PULL_PuÎdown
,

60 
	mNRF_GPIO_PIN_PULLUP
 = 
GPIO_PIN_CNF_PULL_PuÎup
,

61 } 
	tÄf_gpio_pš_puÎ_t
;

69 
	mNRF_GPIO_PIN_NOSENSE
 = 
GPIO_PIN_CNF_SENSE_Di§bËd
,

70 
	mNRF_GPIO_PIN_SENSE_LOW
 = 
GPIO_PIN_CNF_SENSE_Low
,

71 
	mNRF_GPIO_PIN_SENSE_HIGH
 = 
GPIO_PIN_CNF_SENSE_High
,

72 } 
	tÄf_gpio_pš_£n£_t
;

85 
__INLINE
 
	$Äf_gpio_¿nge_cfg_ouut
(
ušt32_t
 
pš_¿nge_¡¬t
, ušt32_ˆ
pš_¿nge_’d
)

88 ; 
pš_¿nge_¡¬t
 <ð
pš_¿nge_’d
;…in_range_start++)

90 
NRF_GPIO
->
PIN_CNF
[
pš_¿nge_¡¬t
] = (
GPIO_PIN_CNF_SENSE_Di§bËd
 << 
GPIO_PIN_CNF_SENSE_Pos
)

91 | (
GPIO_PIN_CNF_DRIVE_S0S1
 << 
GPIO_PIN_CNF_DRIVE_Pos
)

92 | (
GPIO_PIN_CNF_PULL_Di§bËd
 << 
GPIO_PIN_CNF_PULL_Pos
)

93 | (
GPIO_PIN_CNF_INPUT_DiscÚÃù
 << 
GPIO_PIN_CNF_INPUT_Pos
)

94 | (
GPIO_PIN_CNF_DIR_Ouut
 << 
GPIO_PIN_CNF_DIR_Pos
);

96 
	}
}

111 
__INLINE
 
	$Äf_gpio_¿nge_cfg_šput
(
ušt32_t
 
pš_¿nge_¡¬t
, ušt32_ˆ
pš_¿nge_’d
, 
Äf_gpio_pš_puÎ_t
 
puÎ_cÚfig
)

114 ; 
pš_¿nge_¡¬t
 <ð
pš_¿nge_’d
;…in_range_start++)

116 
NRF_GPIO
->
PIN_CNF
[
pš_¿nge_¡¬t
] = (
GPIO_PIN_CNF_SENSE_Di§bËd
 << 
GPIO_PIN_CNF_SENSE_Pos
)

117 | (
GPIO_PIN_CNF_DRIVE_S0S1
 << 
GPIO_PIN_CNF_DRIVE_Pos
)

118 | (
puÎ_cÚfig
 << 
GPIO_PIN_CNF_PULL_Pos
)

119 | (
GPIO_PIN_CNF_INPUT_CÚÃù
 << 
GPIO_PIN_CNF_INPUT_Pos
)

120 | (
GPIO_PIN_CNF_DIR_IÅut
 << 
GPIO_PIN_CNF_DIR_Pos
);

122 
	}
}

132 
__INLINE
 
	$Äf_gpio_cfg_ouut
(
ušt32_t
 
pš_numb”
)

135 
NRF_GPIO
->
PIN_CNF
[
pš_numb”
] = (
GPIO_PIN_CNF_SENSE_Di§bËd
 << 
GPIO_PIN_CNF_SENSE_Pos
)

136 | (
GPIO_PIN_CNF_DRIVE_S0S1
 << 
GPIO_PIN_CNF_DRIVE_Pos
)

137 | (
GPIO_PIN_CNF_PULL_Di§bËd
 << 
GPIO_PIN_CNF_PULL_Pos
)

138 | (
GPIO_PIN_CNF_INPUT_DiscÚÃù
 << 
GPIO_PIN_CNF_INPUT_Pos
)

139 | (
GPIO_PIN_CNF_DIR_Ouut
 << 
GPIO_PIN_CNF_DIR_Pos
);

140 
	}
}

152 
__INLINE
 
	$Äf_gpio_cfg_šput
(
ušt32_t
 
pš_numb”
, 
Äf_gpio_pš_puÎ_t
 
puÎ_cÚfig
)

155 
NRF_GPIO
->
PIN_CNF
[
pš_numb”
] = (
GPIO_PIN_CNF_SENSE_Di§bËd
 << 
GPIO_PIN_CNF_SENSE_Pos
)

156 | (
GPIO_PIN_CNF_DRIVE_S0S1
 << 
GPIO_PIN_CNF_DRIVE_Pos
)

157 | (
puÎ_cÚfig
 << 
GPIO_PIN_CNF_PULL_Pos
)

158 | (
GPIO_PIN_CNF_INPUT_CÚÃù
 << 
GPIO_PIN_CNF_INPUT_Pos
)

159 | (
GPIO_PIN_CNF_DIR_IÅut
 << 
GPIO_PIN_CNF_DIR_Pos
);

160 
	}
}

173 
__INLINE
 
	$Äf_gpio_cfg_£n£_šput
(
ušt32_t
 
pš_numb”
, 
Äf_gpio_pš_puÎ_t
 
puÎ_cÚfig
, 
Äf_gpio_pš_£n£_t
 
£n£_cÚfig
)

176 
NRF_GPIO
->
PIN_CNF
[
pš_numb”
] = (
£n£_cÚfig
 << 
GPIO_PIN_CNF_SENSE_Pos
)

177 | (
GPIO_PIN_CNF_DRIVE_S0S1
 << 
GPIO_PIN_CNF_DRIVE_Pos
)

178 | (
puÎ_cÚfig
 << 
GPIO_PIN_CNF_PULL_Pos
)

179 | (
GPIO_PIN_CNF_INPUT_CÚÃù
 << 
GPIO_PIN_CNF_INPUT_Pos
)

180 | (
GPIO_PIN_CNF_DIR_IÅut
 << 
GPIO_PIN_CNF_DIR_Pos
);

181 
	}
}

191 
__INLINE
 
	$Äf_gpio_pš_dœ_£t
(
ušt32_t
 
pš_numb”
, 
Äf_gpio_pš_dœ_t
 
dœeùiÚ
)

193 if(
dœeùiÚ
 =ð
NRF_GPIO_PIN_DIR_INPUT
)

195 
NRF_GPIO
->
PIN_CNF
[
pš_numb”
] =

196 (
GPIO_PIN_CNF_SENSE_Di§bËd
 << 
GPIO_PIN_CNF_SENSE_Pos
)

197 | (
GPIO_PIN_CNF_DRIVE_S0S1
 << 
GPIO_PIN_CNF_DRIVE_Pos
)

198 | (
GPIO_PIN_CNF_PULL_Di§bËd
 << 
GPIO_PIN_CNF_PULL_Pos
)

199 | (
GPIO_PIN_CNF_INPUT_CÚÃù
 << 
GPIO_PIN_CNF_INPUT_Pos
)

200 | (
GPIO_PIN_CNF_DIR_IÅut
 << 
GPIO_PIN_CNF_DIR_Pos
);

204 
NRF_GPIO
->
DIRSET
 = (1UL << 
pš_numb”
);

206 
	}
}

217 
__INLINE
 
	$Äf_gpio_pš_£t
(
ušt32_t
 
pš_numb”
)

219 
NRF_GPIO
->
OUTSET
 = (1UL << 
pš_numb”
);

220 
	}
}

231 
__INLINE
 
	$Äf_gpio_pš_þ—r
(
ušt32_t
 
pš_numb”
)

233 
NRF_GPIO
->
OUTCLR
 = (1UL << 
pš_numb”
);

234 
	}
}

245 
__INLINE
 
	$Äf_gpio_pš_toggË
(
ušt32_t
 
pš_numb”
)

247 cÚ¡ 
ušt32_t
 
pš_b™
 = 1UL << 
pš_numb”
;

248 cÚ¡ 
ušt32_t
 
pš_¡©e
 = ((
NRF_GPIO
->
OUT
 >> 
pš_numb”
) & 1UL);

250 ià(
pš_¡©e
 == 0)

253 
NRF_GPIO
->
OUTSET
 = 
pš_b™
;

258 
NRF_GPIO
->
OUTCLR
 = 
pš_b™
;

260 
	}
}

275 
__INLINE
 
	$Äf_gpio_pš_wr™e
(
ušt32_t
 
pš_numb”
, ušt32_ˆ
v®ue
)

277 ià(
v®ue
 == 0)

279 
	`Äf_gpio_pš_þ—r
(
pš_numb”
);

283 
	`Äf_gpio_pš_£t
(
pš_numb”
);

285 
	}
}

301 
__INLINE
 
ušt32_t
 
	$Äf_gpio_pš_»ad
(
ušt32_t
 
pš_numb”
)

303  ((
NRF_GPIO
->
IN
 >> 
pš_numb”
) & 1UL);

304 
	}
}

320 
__INLINE
 
	$Äf_gpio_wÜd_by‹_wr™e
(vÞ©ž
ušt32_t
 * 
wÜd_add»ss
, 
ušt8_t
 
by‹_no
, ušt8_ˆ
v®ue
)

322 *((vÞ©ž
ušt8_t
*)(
wÜd_add»ss
è+ 
by‹_no
èð
v®ue
;

323 
	}
}

338 
__INLINE
 
ušt8_t
 
	$Äf_gpio_wÜd_by‹_»ad
(cÚ¡ vÞ©ž
ušt32_t
* 
wÜd_add»ss
, 
ušt8_t
 
by‹_no
)

340  (*((cÚ¡ vÞ©ž
ušt8_t
*)(
wÜd_add»ss
è+ 
by‹_no
));

341 
	}
}

350 
__INLINE
 
	$Äf_gpio_pÜt_dœ_£t
(
Äf_gpio_pÜt_£Ëù_t
 
pÜt
, 
Äf_gpio_pÜt_dœ_t
 
dœ
)

352 ià(
dœ
 =ð
NRF_GPIO_PORT_DIR_OUTPUT
)

354 
	`Äf_gpio_wÜd_by‹_wr™e
(&
NRF_GPIO
->
DIRSET
, 
pÜt
, 0xFF);

358 
	`Äf_gpio_¿nge_cfg_šput
(
pÜt
*8, (pÜt+1)*8-1, 
NRF_GPIO_PIN_NOPULL
);

360 
	}
}

369 
__INLINE
 
ušt8_t
 
	$Äf_gpio_pÜt_»ad
(
Äf_gpio_pÜt_£Ëù_t
 
pÜt
)

371  
	`Äf_gpio_wÜd_by‹_»ad
(&
NRF_GPIO
->
IN
, 
pÜt
);

372 
	}
}

383 
__INLINE
 
	$Äf_gpio_pÜt_wr™e
(
Äf_gpio_pÜt_£Ëù_t
 
pÜt
, 
ušt8_t
 
v®ue
)

385 
	`Äf_gpio_wÜd_by‹_wr™e
(&
NRF_GPIO
->
OUT
, 
pÜt
, 
v®ue
);

386 
	}
}

399 
__INLINE
 
	$Äf_gpio_pÜt_£t
(
Äf_gpio_pÜt_£Ëù_t
 
pÜt
, 
ušt8_t
 
£t_mask
)

401 
	`Äf_gpio_wÜd_by‹_wr™e
(&
NRF_GPIO
->
OUTSET
, 
pÜt
, 
£t_mask
);

402 
	}
}

415 
__INLINE
 
	$Äf_gpio_pÜt_þ—r
(
Äf_gpio_pÜt_£Ëù_t
 
pÜt
, 
ušt8_t
 
þr_mask
)

417 
	`Äf_gpio_wÜd_by‹_wr™e
(&
NRF_GPIO
->
OUTCLR
, 
pÜt
, 
þr_mask
);

418 
	}
}

	@H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\nrf_gpiote.h

12 #iâdeà
NRF_GPIOTE_H__


13 
	#NRF_GPIOTE_H__


	)

15 
	~"Äf.h
"

31 
	mNRF_GPIOTE_POLARITY_LOTOHI
 = 
GPIOTE_CONFIG_POLARITY_LoToHi
,

32 
	mNRF_GPIOTE_POLARITY_HITOLO
 = 
GPIOTE_CONFIG_POLARITY_HiToLo
,

33 
	mNRF_GPIOTE_POLARITY_TOGGLE
 = 
GPIOTE_CONFIG_POLARITY_ToggË


34 } 
	tÄf_gpiÙe_pÞ¬™y_t
;

43 
	mNRF_GPIOTE_INITIAL_VALUE_LOW
 = 
GPIOTE_CONFIG_OUTINIT_Low
,

44 
	mNRF_GPIOTE_INITIAL_VALUE_HIGH
 = 
GPIOTE_CONFIG_OUTINIT_High


45 } 
	tÄf_gpiÙe_outš™_t
;

57 
__INLINE
 
	$Äf_gpiÙe_sk_cÚfig
(
ušt32_t
 
chªÃl_numb”
, ušt32_ˆ
pš_numb”
, 
Äf_gpiÙe_pÞ¬™y_t
 
pÞ¬™y
, 
Äf_gpiÙe_outš™_t
 
š™Ÿl_v®ue
)

60 ià(
š™Ÿl_v®ue
 =ð
NRF_GPIOTE_INITIAL_VALUE_LOW
)

65 
NRF_GPIO
->
OUTCLR
 = (1 << 
pš_numb”
);

68 
NRF_GPIOTE
->
CONFIG
[
chªÃl_numb”
] = (
GPIOTE_CONFIG_MODE_Task
 << 
GPIOTE_CONFIG_MODE_Pos
) |

69 (31UL << 
GPIOTE_CONFIG_PSEL_Pos
) |

70 (
GPIOTE_CONFIG_POLARITY_HiToLo
 << 
GPIOTE_CONFIG_POLARITY_Pos
);

77 
NRF_GPIO
->
OUTSET
 = (1 << 
pš_numb”
);

80 
NRF_GPIOTE
->
CONFIG
[
chªÃl_numb”
] = (
GPIOTE_CONFIG_MODE_Task
 << 
GPIOTE_CONFIG_MODE_Pos
) |

81 (31UL << 
GPIOTE_CONFIG_PSEL_Pos
) |

82 (
GPIOTE_CONFIG_POLARITY_LoToHi
 << 
GPIOTE_CONFIG_POLARITY_Pos
);

86 
	`__NOP
();

87 
	`__NOP
();

88 
	`__NOP
();

91 
NRF_GPIOTE
->
TASKS_OUT
[
chªÃl_numb”
] = 1;

96 
NRF_GPIOTE
->
CONFIG
[
chªÃl_numb”
] = (
GPIOTE_CONFIG_MODE_Task
 << 
GPIOTE_CONFIG_MODE_Pos
) |

97 ((
ušt32_t
)
pš_numb”
 << 
GPIOTE_CONFIG_PSEL_Pos
) |

98 ((
ušt32_t
)
pÞ¬™y
 << 
GPIOTE_CONFIG_POLARITY_Pos
) |

99 ((
ušt32_t
)
š™Ÿl_v®ue
 << 
GPIOTE_CONFIG_OUTINIT_Pos
);

102 
	`__NOP
();

103 
	`__NOP
();

104 
	`__NOP
();

105 
	}
}

117 
__INLINE
 
	$Äf_gpiÙe_ev’t_cÚfig
(
ušt32_t
 
chªÃl_numb”
, ušt32_ˆ
pš_numb”
, 
Äf_gpiÙe_pÞ¬™y_t
 
pÞ¬™y
)

120 
NRF_GPIOTE
->
CONFIG
[
chªÃl_numb”
] = (
GPIOTE_CONFIG_MODE_Ev’t
 << 
GPIOTE_CONFIG_MODE_Pos
) |

121 ((
ušt32_t
)
pš_numb”
 << 
GPIOTE_CONFIG_PSEL_Pos
) |

122 ((
ušt32_t
)
pÞ¬™y
 << 
GPIOTE_CONFIG_POLARITY_Pos
);

125 
	`__NOP
();

126 
	`__NOP
();

127 
	`__NOP
();

130 
NRF_GPIOTE
->
EVENTS_IN
[
chªÃl_numb”
] = 0;

131 
	}
}

142 
__INLINE
 
	$Äf_gpiÙe_uncÚfig
(
ušt32_t
 
chªÃl_numb”
)

145 
NRF_GPIOTE
->
CONFIG
[
chªÃl_numb”
] = (
GPIOTE_CONFIG_MODE_Di§bËd
 << 
GPIOTE_CONFIG_MODE_Pos
) |

146 (31UL << 
GPIOTE_CONFIG_PSEL_Pos
) |

147 (
GPIOTE_CONFIG_POLARITY_ToggË
 << 
GPIOTE_CONFIG_POLARITY_Pos
);

148 
	}
}

	@H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\nrf_nvmc.c

19 
	~"¡dboÞ.h
"

20 
	~"Äf.h
"

21 
	~"Äf_nvmc.h
"

24 
	$Äf_nvmc_·ge_”a£
(
ušt32_t
 
add»ss
)

27 
NRF_NVMC
->
CONFIG
 = 
NVMC_CONFIG_WEN_E’
;

28 
NRF_NVMC
->
READY
 =ð
NVMC_READY_READY_Busy
)

33 
NRF_NVMC
->
ERASEPAGE
 = 
add»ss
;

34 
NRF_NVMC
->
READY
 =ð
NVMC_READY_READY_Busy
)

38 
NRF_NVMC
->
CONFIG
 = 
NVMC_CONFIG_WEN_R’
;

39 
NRF_NVMC
->
READY
 =ð
NVMC_READY_READY_Busy
)

42 
	}
}

45 
	$Äf_nvmc_wr™e_by‹
(
ušt32_t
 
add»ss
, 
ušt8_t
 
v®ue
)

47 
ušt32_t
 
by‹_shiá
 = 
add»ss
 & (uint32_t)0x03;

48 
ušt32_t
 
add»ss32
 = 
add»ss
 & ~
by‹_shiá
;

49 
ušt32_t
 
v®ue32
 = (*(ušt32_t*)
add»ss32
 & ~((ušt32_t)0xFF << (
by‹_shiá
 << (uint32_t)3)));

50 
v®ue32
 = v®ue32 + ((
ušt32_t
)
v®ue
 << (
by‹_shiá
 << 3));

53 
NRF_NVMC
->
CONFIG
 = (
NVMC_CONFIG_WEN_W’
 << 
NVMC_CONFIG_WEN_Pos
);

54 
NRF_NVMC
->
READY
 =ð
NVMC_READY_READY_Busy
)

58 *(
ušt32_t
*)
add»ss32
 = 
v®ue32
;

59 
NRF_NVMC
->
READY
 =ð
NVMC_READY_READY_Busy
)

63 
NRF_NVMC
->
CONFIG
 = (
NVMC_CONFIG_WEN_R’
 << 
NVMC_CONFIG_WEN_Pos
);

66 
	}
}

68 
	$Äf_nvmc_wr™e_wÜd
(
ušt32_t
 
add»ss
, ušt32_ˆ
v®ue
)

71 
NRF_NVMC
->
CONFIG
 = 
NVMC_CONFIG_WEN_W’
;

72 
NRF_NVMC
->
READY
 =ð
NVMC_READY_READY_Busy
){

75 *(
ušt32_t
*)
add»ss
 = 
v®ue
;

76 
NRF_NVMC
->
READY
 =ð
NVMC_READY_READY_Busy
){

79 
NRF_NVMC
->
CONFIG
 = 
NVMC_CONFIG_WEN_R’
;

80 
NRF_NVMC
->
READY
 =ð
NVMC_READY_READY_Busy
)

83 
	}
}

85 
	$Äf_nvmc_wr™e_by‹s
(
ušt32_t
 
add»ss
, cÚ¡ 
ušt8_t
 * 
¤c
, ušt32_ˆ
num_by‹s
)

87 
ušt32_t
 
i
;

88 
i
=0;i<
num_by‹s
;i++)

90 
	`Äf_nvmc_wr™e_by‹
(
add»ss
+
i
,
¤c
[i]);

92 
	}
}

94 
	$Äf_nvmc_wr™e_wÜds
(
ušt32_t
 
add»ss
, cÚ¡ ušt32_ˆ* 
¤c
, ušt32_ˆ
num_wÜds
)

96 
ušt32_t
 
i
;

99 
NRF_NVMC
->
CONFIG
 = 
NVMC_CONFIG_WEN_W’
;

100 
NRF_NVMC
->
READY
 =ð
NVMC_READY_READY_Busy
)

104 
i
=0;i<
num_wÜds
;i++)

106 ((
ušt32_t
*)
add»ss
)[
i
] = 
¤c
[i];

107 
NRF_NVMC
->
READY
 =ð
NVMC_READY_READY_Busy
)

112 
NRF_NVMC
->
CONFIG
 = 
NVMC_CONFIG_WEN_R’
;

113 
NRF_NVMC
->
READY
 =ð
NVMC_READY_READY_Busy
)

116 
	}
}

	@H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\nrf_nvmc.h

19 #iâdeà
NRF_NVMC_H__


20 
	#NRF_NVMC_H__


	)

22 
	~<¡dšt.h
>

44 
Äf_nvmc_·ge_”a£
(
ušt32_t
 
add»ss
);

56 
Äf_nvmc_wr™e_by‹
(
ušt32_t
 
add»ss
 , 
ušt8_t
 
v®ue
);

64 
Äf_nvmc_wr™e_wÜd
(
ušt32_t
 
add»ss
, ušt32_ˆ
v®ue
);

74 
Äf_nvmc_wr™e_by‹s
(
ušt32_t
 
add»ss
, cÚ¡ 
ušt8_t
 * 
¤c
, ušt32_ˆ
num_by‹s
);

84 
Äf_nvmc_wr™e_wÜds
(
ušt32_t
 
add»ss
, cÚ¡ ušt32_ˆ* 
¤c
, ušt32_ˆ
num_wÜds
);

	@H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\nrf_soc.c

13 
	~<¡dlib.h
>

14 
	~"Äf_soc.h
"

15 
	~"Äf_”rÜ.h
"

17 
ušt8_t
 
	gm_š_ü™iÿl_»giÚ
 = 0;

19 
ušt32_t
 
	$sd_nvic_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

21 
	`NVIC_EÇbËIRQ
(
IRQn
);

22  
NRF_SUCCESS
;

23 
	}
}

25 
ušt32_t
 
	$sd_nvic_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

27 
	`NVIC_Di§bËIRQ
(
IRQn
);

28  
NRF_SUCCESS
;

29 
	}
}

31 
ušt32_t
 
	$sd_nvic_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 * 
p_³ndšg_œq
)

33 ià(
p_³ndšg_œq
 !ð
NULL
)

35 *
p_³ndšg_œq
 = 
	`NVIC_G‘P’dšgIRQ
(
IRQn
);

36  
NRF_SUCCESS
;

38  
NRF_ERROR_NULL
;

39 
	}
}

41 
ušt32_t
 
	$sd_nvic_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

43 
	`NVIC_S‘P’dšgIRQ
(
IRQn
);

44  
NRF_SUCCESS
;

45 
	}
}

47 
ušt32_t
 
	$sd_nvic_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

49 
	`NVIC_CË¬P’dšgIRQ
(
IRQn
);

50  
NRF_SUCCESS
;

51 
	}
}

53 
ušt32_t
 
	$sd_nvic_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
Äf_­p_œq_´iÜ™y_t
 
´iÜ™y
)

55 
	`NVIC_S‘PriÜ™y
(
IRQn
, 
´iÜ™y
);

56  
NRF_SUCCESS
;

57 
	}
}

59 
ušt32_t
 
	$sd_nvic_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
Äf_­p_œq_´iÜ™y_t
 * 
p_´iÜ™y
)

61 ià(
p_´iÜ™y
 !ð
NULL
)

63 *
p_´iÜ™y
 = 
	`NVIC_G‘PriÜ™y
(
IRQn
);

64  
NRF_SUCCESS
;

67  
NRF_ERROR_NULL
;

68 
	}
}

70 
ušt32_t
 
	$sd_nvic_Sy¡emRe£t
()

72 
	`NVIC_Sy¡emRe£t
();

73  
NRF_SUCCESS
;

74 
	}
}

76 
ušt32_t
 
	$sd_nvic_ü™iÿl_»giÚ_’‹r
(
ušt8_t
 * 
p_is_Ã¡ed_ü™iÿl_»giÚ
)

78 
	`__di§bË_œq
();

80 *
p_is_Ã¡ed_ü™iÿl_»giÚ
 = (
m_š_ü™iÿl_»giÚ
 != 0);

81 
m_š_ü™iÿl_»giÚ
++;

83  
NRF_SUCCESS
;

84 
	}
}

86 
ušt32_t
 
	$sd_nvic_ü™iÿl_»giÚ_ex™
(
ušt8_t
 
is_Ã¡ed_ü™iÿl_»giÚ
)

88 
m_š_ü™iÿl_»giÚ
--;

90 ià(
is_Ã¡ed_ü™iÿl_»giÚ
 == 0)

92 
m_š_ü™iÿl_»giÚ
 = 0;

93 
	`__’abË_œq
();

95  
NRF_SUCCESS
;

96 
	}
}

98 
ušt32_t
 
	$sd_­p_evt_wa™
()

100 
	`__WFE
();

101  
NRF_SUCCESS
;

102 
	}
}

	@H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\nrf_soc.h

13 #iâdeà
NRF_SOC_H__


14 
	#NRF_SOC_H__


	)

16 
	~<¡dšt.h
>

17 
	~"Äf51.h
"

20 
ušt8_t
 
	tÄf_­p_œq_´iÜ™y_t
;

31 
ušt32_t
 
sd_nvic_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
);

42 
ušt32_t
 
sd_nvic_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
);

54 
ušt32_t
 
sd_nvic_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
, ušt32_ˆ* 
p_³ndšg_œq
);

65 
ušt32_t
 
sd_nvic_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
);

76 
ušt32_t
 
sd_nvic_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
);

89 
ušt32_t
 
sd_nvic_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
Äf_­p_œq_´iÜ™y_t
 
´iÜ™y
);

101 
ušt32_t
 
sd_nvic_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
Äf_­p_œq_´iÜ™y_t
 * 
p_´iÜ™y
);

108 
ušt32_t
 
sd_nvic_Sy¡emRe£t
();

120 
ušt32_t
 
sd_nvic_ü™iÿl_»giÚ_’‹r
(
ušt8_t
 * 
p_is_Ã¡ed_ü™iÿl_»giÚ
);

131 
ušt32_t
 
sd_nvic_ü™iÿl_»giÚ_ex™
(
ušt8_t
 
is_Ã¡ed_ü™iÿl_»giÚ
);

156 
ušt32_t
 
sd_­p_evt_wa™
();

	@H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\nrf_temp.h

13 #iâdeà
NRF_TEMP_H__


14 
	#NRF_TEMP_H__


	)

16 
	~"Äf51.h
"

35 
__INLINE
 
	$Äf_‹mp_š™
()

38 *(
ušt32_t
 *) 0x4000C504 = 0;

39 
	}
}

43 
	#MASK_SIGN
 (0x00000200UL)

	)

44 
	#MASK_SIGN_EXTENSION
 (0xFFFFFC00UL)

	)

53 
__INLINE
 
št32_t
 
	$Äf_‹mp_»ad
()

56  ((
NRF_TEMP
->
TEMP
 & 
MASK_SIGN
è!ð0è? (NRF_TEMP->TEMP | 
MASK_SIGN_EXTENSION
) : (NRF_TEMP->TEMP);

57 
	}
}

	@H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\string.h

2 #iâdeà
STRING_H


3 
	#STRING_H


	)

6 
	~"Äf.h
"

14 
¡¾’
(*);

15 
™ß_
(
n
, 
s
[]);

16 
áß_
(
num
, 
¡r
[], 
´ecisiÚ
);

17 
»v”£
(
s
[]);

18 
¡rÿt_
(
fœ¡
[], 
£cÚd
[]);

19 
¡rÿtWRev
(
fœ¡
[], 
£cÚd
[]);

20 
log10_
(
v
);

21 
pow_
(
x
, 
y
);

	@H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\system_nrf51.h

30 #iâdeà
SYSTEM_NRF51_H


31 
	#SYSTEM_NRF51_H


	)

33 #ifdeà
__ýlu¥lus


37 
	~<¡dšt.h
>

40 
ušt32_t
 
Sy¡emCÜeClock
;

51 
Sy¡emIn™
 ();

62 
Sy¡emCÜeClockUpd©e
 ();

64 #ifdeà
__ýlu¥lus


	@H:\WORKSPACE\NRF51\SmartWatch\CMSIS\nrf_pwm.c

1 
	~"Äf_pwm.h
"

2 
	~"Äf.h
"

3 
	~"Äf_d–ay.h
"

4 
	~"Äf_gpiÙe.h
"

5 
	~"Äf_gpio.h
"

7 #undeà
USE_WITH_SOFTDEVICE


9 #if(
USE_WITH_SOFTDEVICE
 == 1)

13 
ušt32_t
 
	gpwm_max_v®ue
, 
	gpwm_io_ch
[
PWM_MAX_CHANNELS
], 
	gpwm_³riod_us
;

14 
ušt8_t
 
	gpwm_gpiÙe_chªÃl
[3], 
	gpwm_µi_chg
;

15 
ušt32_t
 
	gpwm_num_chªÃls
;

17 
	$µi_’abË_chªÃls
(
ušt32_t
 
ch_msk
)

19 #if(
USE_WITH_SOFTDEVICE
 == 1)

20 
	`sd_µi_chªÃl_’abË_£t
(
ch_msk
);

22 
NRF_PPI
->
CHENSET
 = (
ch_msk
);

24 
	}
}

26 
	$µi_di§bË_chªÃls
(
ušt32_t
 
ch_msk
)

28 #if(
USE_WITH_SOFTDEVICE
 == 1)

29 
	`sd_µi_chªÃl_’abË_þr
(
ch_msk
);

31 
NRF_PPI
->
CHENCLR
 = (
ch_msk
);

33 
	}
}

35 
	$µi_cÚfigu»_chªÃl
(
ušt32_t
 
ch_num
, vÞ©žušt32_ˆ*
ev’t_±r
, vÞ©žušt32_ˆ*
sk_±r
)

37 if(
ch_num
 >= 16)

43 #if(
USE_WITH_SOFTDEVICE
 == 1)

44 
	`sd_µi_chªÃl_assign
(
ch_num
, 
ev’t_±r
, 
sk_±r
);

46 
NRF_PPI
->
CH
[
ch_num
].
EEP
 = (
ušt32_t
)
ev’t_±r
;

47 
NRF_PPI
->
CH
[
ch_num
].
TEP
 = (
ušt32_t
)
sk_±r
;

50 
	}
}

52 
	$µi_cÚfigu»_chªÃl_group
(
ušt32_t
 
ch_g½
, ušt32_ˆ
chg_ch_mask
)

54 #if(
USE_WITH_SOFTDEVICE
 == 1)

55 
	`sd_µi_group_assign
(
ch_g½
, 
chg_ch_mask
);

57 
NRF_PPI
->
CHG
[
ch_g½
] = 
chg_ch_mask
;

59 
	}
}

61 
	$µi_’abË_chªÃl_group
(
ušt32_t
 
ch_g½
)

63 #if(
USE_WITH_SOFTDEVICE
 == 1)

64 
	`sd_µi_group_sk_’abË
(
ch_g½
);

66 
NRF_PPI
->
TASKS_CHG
[
ch_g½
].
EN
 = 1;

68 
	}
}

70 
	$µi_di§bË_chªÃl_group
(
ušt32_t
 
ch_g½
)

72 #if(
USE_WITH_SOFTDEVICE
 == 1)

73 
	`sd_µi_group_sk_di§bË
(
ch_g½
);

75 
NRF_PPI
->
TASKS_CHG
[
ch_g½
].
DIS
 = 1;

77 
	}
}

79 
	$pwm_äeq_št_£t
()

81 
PWM_TIMER
->
EVENTS_COMPARE
[3] = 0;

82 
PWM_TIMER
->
INTENSET
 = 
TIMER_INTENSET_COMPARE3_Msk
;

83 
	}
}

85 
	$PWM_IRQHªdËr
()

87 
PWM_TIMER
->
EVENTS_COMPARE
[3] = 0;

88 
PWM_TIMER
->
INTENCLR
 = 
TIMER_INTENCLR_COMPARE3_Msk
;

90 
	`µi_di§bË_chªÃls
((1 << (
PWM_MAX_CHANNELS
 * 2)) | (1 << (PWM_MAX_CHANNELS * 2 + 1)) | (1 << (PWM_MAX_CHANNELS * 2 + 2)));

91 
	`µi_cÚfigu»_chªÃl_group
(
pwm_µi_chg
, 0);

92 
	`µi_di§bË_chªÃl_group
(
pwm_µi_chg
);

93 
	}
}

95 
ušt32_t
 
	$Äf_pwm_š™
(
Äf_pwm_cÚfig_t
 *
cÚfig
)

97 vÞ©ž
ušt32_t
 
”r_code
;

99 if(
cÚfig
->
num_chªÃls
 < 1 || config->num_channels > 2)  0xFFFFFFFF;

101 
cÚfig
->
mode
)

103 
PWM_MODE_LED_100
:

104 
PWM_TIMER
->
PRESCALER
 = 9;

105 
pwm_max_v®ue
 = 100;

106 
pwm_³riod_us
 = (
pwm_max_v®ue
 * 2 * 1000000) / (16000000 / 512);

108 
PWM_MODE_LED_255
:

109 
PWM_TIMER
->
PRESCALER
 = 8;

110 
pwm_max_v®ue
 = 255;

111 
pwm_³riod_us
 = (
pwm_max_v®ue
 * 2 * 1000000) / (16000000 / 256);

113 
PWM_MODE_LED_1000
:

114 
PWM_TIMER
->
PRESCALER
 = 5;

115 
pwm_max_v®ue
 = 1000;

116 
pwm_³riod_us
 = (
pwm_max_v®ue
 * 2 * 1000000) / (16000000 / 32);

118 
PWM_MODE_MTR_100
:

119 
PWM_TIMER
->
PRESCALER
 = 2;

120 
pwm_max_v®ue
 = 100;

121 
pwm_³riod_us
 = (
pwm_max_v®ue
 * 2 * 1000000) / (16000000 / 4);

123 
PWM_MODE_MTR_255
:

124 
PWM_TIMER
->
PRESCALER
 = 0;

125 
pwm_max_v®ue
 = 255;

126 
pwm_³riod_us
 = (
pwm_max_v®ue
 * 2 * 1000000) / (16000000 / 1);

128 
PWM_MODE_BUZZER_64
:

129 
PWM_TIMER
->
PRESCALER
 = 0;

130 
pwm_max_v®ue
 = 64;

131 
pwm_³riod_us
 = (
pwm_max_v®ue
 * 2 * 1000000) / (16000000 / 1);

136 
pwm_µi_chg
 = 
cÚfig
->
µi_group
[0];

137 
pwm_num_chªÃls
 = 
cÚfig
->
num_chªÃls
;

138 
i
 = 0; i < 
pwm_num_chªÃls
; i++)

140 
pwm_io_ch
[
i
] = (
ušt32_t
)
cÚfig
->
gpio_num
[i];

141 
	`Äf_gpio_cfg_ouut
(
pwm_io_ch
[
i
]);

142 
pwm_gpiÙe_chªÃl
[
i
] = 
cÚfig
->
gpiÙe_chªÃl
[i];

144 
PWM_TIMER
->
TASKS_CLEAR
 = 1;

145 
PWM_TIMER
->
BITMODE
 = 
TIMER_BITMODE_BITMODE_16B™
;

146 
PWM_TIMER
->
CC
[3] = 
pwm_max_v®ue
*2;

147 
PWM_TIMER
->
MODE
 = 
TIMER_MODE_MODE_Tim”
;

148 
PWM_TIMER
->
SHORTS
 = 
TIMER_SHORTS_COMPARE3_CLEAR_Msk
;

149 
PWM_TIMER
->
EVENTS_COMPARE
[0] = PWM_TIMER->EVENTS_COMPARE[1] = PWM_TIMER->EVENTS_COMPARE[2] = PWM_TIMER->EVENTS_COMPARE[3] = 0;

151 
i
 = 0; i < 
pwm_num_chªÃls
; i++)

153 
	`µi_cÚfigu»_chªÃl
(
cÚfig
->
µi_chªÃl
[
i
*2], &
PWM_TIMER
->
EVENTS_COMPARE
[i], &
NRF_GPIOTE
->
TASKS_OUT
[
pwm_gpiÙe_chªÃl
[i]]);

154 
	`µi_cÚfigu»_chªÃl
(
cÚfig
->
µi_chªÃl
[
i
*2+1], &
PWM_TIMER
->
EVENTS_COMPARE
[3], &
NRF_GPIOTE
->
TASKS_OUT
[
pwm_gpiÙe_chªÃl
[i]]);

157 #if(
USE_WITH_SOFTDEVICE
 == 1)

158 
	`sd_nvic_S‘PriÜ™y
(
PWM_IRQn
, 3);

159 
	`sd_nvic_CË¬P’dšgIRQ
(
PWM_IRQn
);

160 
	`sd_nvic_EÇbËIRQ
(
PWM_IRQn
);

162 
	`NVIC_S‘PriÜ™y
(
PWM_IRQn
, 3);

163 
	`NVIC_CË¬P’dšgIRQ
(
PWM_IRQn
);

164 
	`NVIC_EÇbËIRQ
(
PWM_IRQn
);

167 
PWM_TIMER
->
TASKS_START
 = 1;

170 
	}
}

172 
ušt32_t
 
	$Äf_pwm_g‘_max_v®ue
()

174  
pwm_max_v®ue
;

175 
	}
}

179 
	$Äf_pwm_£t_v®ue
(
ušt32_t
 
pwm_chªÃl
, ušt32_ˆ
pwm_v®ue
)

181 ià(
pwm_v®ue
 * 2 =ð
PWM_TIMER
->
CC
[
pwm_chªÃl
])

187 ià(
PWM_TIMER
->
CC
[
pwm_chªÃl
] == 0)

190 ià(
pwm_v®ue
 == 0)

193 
NRF_GPIO
->
OUTCLR
 = (1 << 
pwm_io_ch
[
pwm_chªÃl
]);

194 
PWM_TIMER
->
CC
[
pwm_chªÃl
] = 
pwm_v®ue
;

197 ià(
pwm_v®ue
 >ð
pwm_max_v®ue
)

200 
NRF_GPIO
->
OUTSET
 = (1 << 
pwm_io_ch
[
pwm_chªÃl
]);

201 
PWM_TIMER
->
CC
[
pwm_chªÃl
] = 
pwm_v®ue
;

205 
	`µi_di§bË_chªÃls
((1 << (
pwm_chªÃl
 * 2)) | (1 << (pwm_channel * 2 + 1)));

206 
PWM_TIMER
->
CC
[
pwm_chªÃl
] = 
pwm_v®ue
 * 2;

208 ià(
NRF_GPIO
->
OUT
 & (1 << 
pwm_io_ch
[
pwm_chªÃl
]))

211 
	`Äf_gpiÙe_sk_cÚfig
(
pwm_gpiÙe_chªÃl
[
pwm_chªÃl
], 
pwm_io_ch
[pwm_chªÃl], 
NRF_GPIOTE_POLARITY_TOGGLE
, 
NRF_GPIOTE_INITIAL_VALUE_HIGH
);

213 
	`µi_cÚfigu»_chªÃl_group
(
pwm_µi_chg
, 0);

214 
	`µi_di§bË_chªÃl_group
(
pwm_µi_chg
);

215 
	`µi_cÚfigu»_chªÃl_group
(
pwm_µi_chg
, (1 << (
pwm_chªÃl
 * 2)) | (1 << (pwm_channel * 2 + 1)));

217 
	`µi_di§bË_chªÃls
(1 << (
PWM_MAX_CHANNELS
 * 2));

218 
	`µi_cÚfigu»_chªÃl
(
PWM_MAX_CHANNELS
 * 2, &
PWM_TIMER
->
EVENTS_COMPARE
[3], &
NRF_PPI
->
TASKS_CHG
[
pwm_µi_chg
].
EN
);

219 
	`µi_’abË_chªÃls
(1 << (
PWM_MAX_CHANNELS
 * 2));

224 
	`Äf_gpiÙe_sk_cÚfig
(
pwm_gpiÙe_chªÃl
[
pwm_chªÃl
], 
pwm_io_ch
[pwm_chªÃl], 
NRF_GPIOTE_POLARITY_TOGGLE
, 
NRF_GPIOTE_INITIAL_VALUE_LOW
);

226 
	`µi_cÚfigu»_chªÃl_group
(
pwm_µi_chg
, 0);

227 
	`µi_di§bË_chªÃl_group
(
pwm_µi_chg
);

228 
	`µi_cÚfigu»_chªÃl_group
(
pwm_µi_chg
, (1 << (
pwm_chªÃl
 * 2)) | (1 << (pwm_channel * 2 + 1)));

230 
	`µi_di§bË_chªÃls
(1 << (
PWM_MAX_CHANNELS
 * 2));

231 
	`µi_cÚfigu»_chªÃl
(
PWM_MAX_CHANNELS
 * 2, &
PWM_TIMER
->
EVENTS_COMPARE
[
pwm_chªÃl
], &
NRF_PPI
->
TASKS_CHG
[
pwm_µi_chg
].
EN
);

232 
	`µi_’abË_chªÃls
(1 << (
PWM_MAX_CHANNELS
 * 2));

236 
	`Äf_d–ay_us
(
pwm_³riod_us
);

239 
	`pwm_äeq_št_£t
();

244 ià(
pwm_v®ue
 == 0)

247 
NRF_GPIO
->
OUTCLR
 = (1 << 
pwm_io_ch
[
pwm_chªÃl
]);

249 
	`µi_cÚfigu»_chªÃl_group
(
pwm_µi_chg
, 0);

250 
	`µi_’abË_chªÃl_group
(
pwm_µi_chg
);

251 
	`µi_cÚfigu»_chªÃl_group
(
pwm_µi_chg
, (1 << (
pwm_chªÃl
 * 2)) | (1 << (pwm_channel * 2 + 1)));

252 
	`µi_cÚfigu»_chªÃl
(
PWM_MAX_CHANNELS
 * 2, &
PWM_TIMER
->
EVENTS_COMPARE
[
pwm_chªÃl
], &
NRF_PPI
->
TASKS_CHG
[
pwm_µi_chg
].
DIS
);

253 
	`µi_’abË_chªÃls
(1 << (
PWM_MAX_CHANNELS
 * 2));

256 
	`Äf_d–ay_us
(
pwm_³riod_us
);

258 
PWM_TIMER
->
CC
[
pwm_chªÃl
] = 0;

260 
	`µi_di§bË_chªÃls
(1 << (
PWM_MAX_CHANNELS
 * 2));

261 
	`µi_cÚfigu»_chªÃl_group
(
pwm_µi_chg
, 0);

263 
	`Äf_gpiÙe_uncÚfig
(
pwm_gpiÙe_chªÃl
[
pwm_chªÃl
]);

265 ià(
pwm_v®ue
 >ð
pwm_max_v®ue
)

268 
NRF_GPIO
->
OUTSET
 = (1 << 
pwm_io_ch
[
pwm_chªÃl
]);

270 
	`µi_di§bË_chªÃls
(1 << (
PWM_MAX_CHANNELS
 * 2));

271 
	`µi_cÚfigu»_chªÃl_group
(
pwm_µi_chg
, 0);

272 
	`µi_’abË_chªÃl_group
(
pwm_µi_chg
);

273 
	`µi_cÚfigu»_chªÃl_group
(
pwm_µi_chg
, (1 << (
pwm_chªÃl
 * 2)) | (1 << (pwm_channel * 2 + 1)));

274 
	`µi_cÚfigu»_chªÃl
(
PWM_MAX_CHANNELS
 * 2, &
PWM_TIMER
->
EVENTS_COMPARE
[3], &
NRF_PPI
->
TASKS_CHG
[
pwm_µi_chg
].
DIS
);

275 
	`µi_’abË_chªÃls
(1 << (
PWM_MAX_CHANNELS
 * 2));

278 
	`Äf_d–ay_us
(
pwm_³riod_us
);

280 
	`µi_di§bË_chªÃls
(1 << (
PWM_MAX_CHANNELS
 * 2));

281 
	`µi_cÚfigu»_chªÃl_group
(
pwm_µi_chg
, 0);

283 
PWM_TIMER
->
CC
[
pwm_chªÃl
] = 0;

286 
	`Äf_gpiÙe_uncÚfig
(
pwm_gpiÙe_chªÃl
[
pwm_chªÃl
]);

289 ià((
pwm_v®ue
 * 2è> 
PWM_TIMER
->
CC
[
pwm_chªÃl
])

292 
	`µi_di§bË_chªÃls
(1 << (
PWM_MAX_CHANNELS
 * 2));

293 
PWM_TIMER
->
CC
[2] = 
pwm_v®ue
 * 2;

295 
	`µi_cÚfigu»_chªÃl
(
PWM_MAX_CHANNELS
 * 2, &
PWM_TIMER
->
EVENTS_COMPARE
[2], &PWM_TIMER->
TASKS_CAPTURE
[
pwm_chªÃl
]);

296 
	`µi_’abË_chªÃls
(1 << (
PWM_MAX_CHANNELS
 * 2));

299 
	`Äf_d–ay_us
(
pwm_³riod_us
);

302 
	`pwm_äeq_št_£t
();

307 
	`µi_di§bË_chªÃls
((1 << (
PWM_MAX_CHANNELS
 * 2)) | (1 << (PWM_MAX_CHANNELS * 2 + 1)) | (1 << (PWM_MAX_CHANNELS * 2 + 2)));

308 
	`µi_cÚfigu»_chªÃl_group
(
pwm_µi_chg
, 0);

310 
	`µi_di§bË_chªÃl_group
(
pwm_µi_chg
);

311 
	`µi_cÚfigu»_chªÃl_group
(
pwm_µi_chg
, (1 << (
PWM_MAX_CHANNELS
 * 2)) | (1 << (PWM_MAX_CHANNELS * 2 + 1)));

313 
	`µi_cÚfigu»_chªÃl
(
PWM_MAX_CHANNELS
 * 2, &
PWM_TIMER
->
EVENTS_COMPARE
[2], &
NRF_GPIOTE
->
TASKS_OUT
[
pwm_gpiÙe_chªÃl
[
pwm_chªÃl
]]);

314 
	`µi_cÚfigu»_chªÃl
(
PWM_MAX_CHANNELS
 * 2 + 1, &
PWM_TIMER
->
EVENTS_COMPARE
[2], &PWM_TIMER->
TASKS_CAPTURE
[
pwm_chªÃl
]);

315 
	`µi_cÚfigu»_chªÃl
(
PWM_MAX_CHANNELS
 * 2 + 2, &
PWM_TIMER
->
EVENTS_COMPARE
[3], &
NRF_PPI
->
TASKS_CHG
[
pwm_µi_chg
].
EN
);

317 
PWM_TIMER
->
CC
[2] = 
pwm_v®ue
 * 2;

318 
	`µi_’abË_chªÃls
(1 << (
PWM_MAX_CHANNELS
 * 2 + 2));

321 
	`Äf_d–ay_us
(
pwm_³riod_us
);

324 
	`pwm_äeq_št_£t
();

326 
	}
}

	@H:\WORKSPACE\NRF51\SmartWatch\CMSIS\nrf_pwm.h

1 #iâdeà
__NRF_PWM_NOGLITCH_H__


2 
	#__NRF_PWM_NOGLITCH_H__


	)

4 
	~<¡dšt.h
>

7 
	#PWM_MAX_CHANNELS
 2

	)

10 
	#USE_WITH_SOFTDEVICE
 1

	)

13 
	#PWM_TIMER
 
NRF_TIMER2


	)

14 
	#PWM_IRQHªdËr
 
TIMER2_IRQHªdËr


	)

15 
	#PWM_IRQn
 
TIMER2_IRQn


	)

16 
	#PWM_IRQ_PRIORITY
 3

	)

18 
	#PWM_DEFAULT_CONFIG
 {.
num_chªÃls
 = 2, \

19 .
gpio_num
 = {8,9}, \

20 .
µi_chªÃl
 = {0,1,2,3,4,5,6}, \

21 .
µi_group
 = {0}, \

22 .
gpiÙe_chªÃl
 = {0,1}, \

23 .
mode
 = 
PWM_MODE_LED_100
};

	)

28 
	mPWM_MODE_LED_100
,

29 
	mPWM_MODE_LED_255
,

30 
	mPWM_MODE_LED_1000
,

32 
	mPWM_MODE_MTR_100
,

33 
	mPWM_MODE_MTR_255
,

35 
	mPWM_MODE_BUZZER_64


36 } 
	tÄf_pwm_mode_t
;

41 
ušt8_t
 
	mnum_chªÃls
;

42 
ušt8_t
 
	mgpio_num
[2];

43 
ušt8_t
 
	mµi_chªÃl
[7];

44 
ušt8_t
 
	mµi_group
[1];

45 
ušt8_t
 
	mgpiÙe_chªÃl
[2];

46 
ušt8_t
 
	mmode
;

47 } 
	tÄf_pwm_cÚfig_t
;

56 
ušt32_t
 
Äf_pwm_š™
(
Äf_pwm_cÚfig_t
 *
cÚfig
);

64 
Äf_pwm_£t_v®ue
(
ušt32_t
 
pwm_chªÃl
, ušt32_ˆ
pwm_v®ue
);

65 
£t_äequ’cy_ªd_duty_cyþe
(
ušt32_t
 
äequ’cy
, ušt32_ˆ
duty_cyþe_³rûÁ
);

67 
ušt32_t
 
Äf_pwm_g‘_max_v®ue
();

	@H:\WORKSPACE\NRF51\SmartWatch\CMSIS\simple_uart.c

13 
	~<¡dšt.h
>

14 
	~<¡ršg.h
>

16 
	~"Äf.h
"

17 
	~"sim¶e_u¬t.h
"

18 
	~"Äf_d–ay.h
"

19 
	~"Äf_gpio.h
"

21 
ušt8_t
 
	$sim¶e_u¬t_g‘
()

23 
NRF_UART0
->
EVENTS_RXDRDY
 != 1)

28 
NRF_UART0
->
EVENTS_RXDRDY
 = 0;

29  (
ušt8_t
)
NRF_UART0
->
RXD
;

30 
	}
}

33 
boÞ
 
	$sim¶e_u¬t_g‘_w™h_timeout
(
št32_t
 
timeout_ms
, 
ušt8_t
 * 
rx_d©a
)

35 
boÞ
 
»t
 = 
Œue
;

37 
NRF_UART0
->
EVENTS_RXDRDY
 != 1)

39 ià(
timeout_ms
-- >= 0)

42 
	`Äf_d–ay_us
(1000);

46 
»t
 = 
çl£
;

51 ià(
timeout_ms
 >= 0)

54 
NRF_UART0
->
EVENTS_RXDRDY
 = 0;

55 *
rx_d©a
 = (
ušt8_t
)
NRF_UART0
->
RXD
;

58  
»t
;

59 
	}
}

61 
	$sim¶e_u¬t_put
(
ušt8_t
 
ü
)

63 
NRF_UART0
->
TXD
 = (
ušt8_t
)
ü
;

65 
NRF_UART0
->
EVENTS_TXDRDY
 != 1)

70 
NRF_UART0
->
EVENTS_TXDRDY
 = 0;

71 
	}
}

74 
	$sim¶e_u¬t_put¡ršg
(* 
¡r
)

76 
ušt_ç¡8_t
 
i
 = 0;

77 
ušt8_t
 
ch
 = 
¡r
[
i
++];

79 
ch
 != '\0')

81 
	`sim¶e_u¬t_put
(
ch
);

82 
ch
 = 
¡r
[
i
++];

84 
	}
}

86 
	$sim¶e_u¬t_cÚfig
(
ušt8_t
 
¹s_pš_numb”
,

87 
ušt8_t
 
txd_pš_numb”
,

88 
ušt8_t
 
ùs_pš_numb”
,

89 
ušt8_t
 
rxd_pš_numb”
,

90 
boÞ
 
hwfc
)

93 
	`Äf_gpio_cfg_ouut
(
txd_pš_numb”
);

94 
	`Äf_gpio_cfg_šput
(
rxd_pš_numb”
, 
NRF_GPIO_PIN_NOPULL
);

96 
NRF_UART0
->
PSELTXD
 = 
txd_pš_numb”
;

97 
NRF_UART0
->
PSELRXD
 = 
rxd_pš_numb”
;

99 ià(
hwfc
)

101 
	`Äf_gpio_cfg_ouut
(
¹s_pš_numb”
);

102 
	`Äf_gpio_cfg_šput
(
ùs_pš_numb”
, 
NRF_GPIO_PIN_NOPULL
);

103 
NRF_UART0
->
PSELCTS
 = 
ùs_pš_numb”
;

104 
NRF_UART0
->
PSELRTS
 = 
¹s_pš_numb”
;

105 
NRF_UART0
->
CONFIG
 = (
UART_CONFIG_HWFC_EÇbËd
 << 
UART_CONFIG_HWFC_Pos
);

108 
NRF_UART0
->
BAUDRATE
 = (
UART_BAUDRATE_BAUDRATE_Baud115200
 << 
UART_BAUDRATE_BAUDRATE_Pos
);

109 
NRF_UART0
->
ENABLE
 = (
UART_ENABLE_ENABLE_EÇbËd
 << 
UART_ENABLE_ENABLE_Pos
);

110 
NRF_UART0
->
TASKS_STARTTX
 = 1;

111 
NRF_UART0
->
TASKS_STARTRX
 = 0;

112 
NRF_UART0
->
EVENTS_RXDRDY
 = 0;

113 
	}
}

	@H:\WORKSPACE\NRF51\SmartWatch\CMSIS\simple_uart.h

13 #iâdeà
SIMPLE_UART_H


14 
	#SIMPLE_UART_H


	)

18 
	~<¡dboÞ.h
>

19 
	~<¡dšt.h
>

35 
ušt8_t
 
sim¶e_u¬t_g‘
();

43 
boÞ
 
sim¶e_u¬t_g‘_w™h_timeout
(
št32_t
 
timeout_ms
, 
ušt8_t
 *
rx_d©a
);

49 
sim¶e_u¬t_put
(
ušt8_t
 
ü
);

56 
sim¶e_u¬t_put¡ršg
(*
¡r
);

65 
sim¶e_u¬t_cÚfig
(
ušt8_t
 
¹s_pš_numb”
, ušt8_ˆ
txd_pš_numb”
, ušt8_ˆ
ùs_pš_numb”
, ušt8_ˆ
rxd_pš_numb”
, 
boÞ
 
hwfc
);

	@H:\WORKSPACE\NRF51\SmartWatch\CMSIS\spi_master.c

13 
	~"­p_”rÜ.h
"

14 
	~"Äf_gpio.h
"

15 
	~"Äf_soc.h
"

16 
	~"Äf51_b™f›lds.h
"

17 
	~"¥i_ma¡”.h
"

18 
	#SPI_MASTER_0_ENABLE


	)

20 #ià
defšed
(
SPI_MASTER_0_ENABLE
è|| defšed(
SPI_MASTER_1_ENABLE
)

24 
NRF_SPI_Ty³
 * 
	mp_Äf_¥i
;

25 
IRQn_Ty³
 
	mœq_ty³
;

27 
ušt8_t
 * 
	mp_tx_bufãr
;

28 
ušt16_t
 
	mtx_Ëngth
;

29 
ušt16_t
 
	mtx_šdex
;

31 
ušt8_t
 * 
	mp_rx_bufãr
;

32 
ušt16_t
 
	mrx_Ëngth
;

33 
ušt16_t
 
	mrx_šdex
;

35 
ušt16_t
 
	mmax_Ëngth
;

36 
ušt16_t
 
	mby‹s_couÁ
;

37 
ušt8_t
 
	mpš_¦ave_£Ëù
;

39 
¥i_ma¡”_ev’t_hªdËr_t
 
	mÿÎback_ev’t_hªdËr
;

41 
¥i_ma¡”_¡©e_t
 
	m¡©e
;

42 
boÞ
 
	m¡¬‹d_æag
;

43 
boÞ
 
	mdi§bË_®l_œq
;

45 } 
	t¥i_ma¡”_š¡ªû_t
;

47 
	#_¡©ic
 

	)

49 
_¡©ic
 vÞ©ž
¥i_ma¡”_š¡ªû_t
 
	gm_¥i_ma¡”_š¡ªûs
[
SPI_MASTER_HW_ENABLED_COUNT
];

52 
__INLINE
 vÞ©ž
¥i_ma¡”_š¡ªû_t
 * 
¥i_ma¡”_g‘_š¡ªû
(

53 cÚ¡ 
¥i_ma¡”_hw_š¡ªû_t
 
¥i_ma¡”_hw_š¡ªû
);

54 
__INLINE
 
¥i_ma¡”_£nd_»cv_œq
(vÞ©ž
¥i_ma¡”_š¡ªû_t
 * cÚ¡ 
p_¥i_š¡ªû
);

58 #ifdeà
SPI_MASTER_0_ENABLE


62 
	$SPI0_TWI0_IRQHªdËr
()

64 ià((
NRF_SPI0
->
EVENTS_READY
 =ð1è&& (NRF_SPI0->
INTENSET
 & 
SPI_INTENSET_READY_Msk
))

66 
NRF_SPI0
->
EVENTS_READY
 = 0;

72 
	}
}

75 #ifdeà
SPI_MASTER_1_ENABLE


79 
	$SPI1_TWI1_IRQHªdËr
()

81 ià((
NRF_SPI1
->
EVENTS_READY
 =ð1è&& (NRF_SPI1->
INTENSET
 & 
SPI_INTENSET_READY_Msk
))

83 
NRF_SPI1
->
EVENTS_READY
 = 0;

85 vÞ©ž
¥i_ma¡”_š¡ªû_t
 * 
p_¥i_š¡ªû
 = 
	`¥i_ma¡”_g‘_š¡ªû
(
SPI_MASTER_1
);

87 
	`¥i_ma¡”_£nd_»cv_œq
(
p_¥i_š¡ªû
);

89 
	}
}

92 #ià
defšed
(
SPI_MASTER_0_ENABLE
è|| defšed(
SPI_MASTER_1_ENABLE
)

96 
__INLINE
 vÞ©ž
¥i_ma¡”_š¡ªû_t
 * 
	$¥i_ma¡”_g‘_š¡ªû
(

97 cÚ¡ 
¥i_ma¡”_hw_š¡ªû_t
 
¥i_ma¡”_hw_š¡ªû
)

99 ià(
¥i_ma¡”_hw_š¡ªû
 < 
SPI_MASTER_HW_ENABLED_COUNT
)

101  &(
m_¥i_ma¡”_š¡ªûs
[(
ušt8_t
)
¥i_ma¡”_hw_š¡ªû
]);

103  
NULL
;

104 
	}
}

109 
__INLINE
 
	$¥i_ma¡”_š™_hw_š¡ªû
(
NRF_SPI_Ty³
 * 
p_Äf_¥i
,

110 
IRQn_Ty³
 
œq_ty³
,

111 vÞ©ž
¥i_ma¡”_š¡ªû_t
 * 
p_¥i_š¡ªû
,

112 vÞ©ž
boÞ
 
di§bË_®l_œq
)

114 
	`APP_ERROR_CHECK_BOOL
(
p_¥i_š¡ªû
 !ð
NULL
);

116 
p_¥i_š¡ªû
->
p_Äf_¥i
 =…_nrf_spi;

117 
p_¥i_š¡ªû
->
œq_ty³
 = irq_type;

119 
p_¥i_š¡ªû
->
p_tx_bufãr
 = 
NULL
;

120 
p_¥i_š¡ªû
->
tx_Ëngth
 = 0;

121 
p_¥i_š¡ªû
->
tx_šdex
 = 0;

123 
p_¥i_š¡ªû
->
p_rx_bufãr
 = 
NULL
;

124 
p_¥i_š¡ªû
->
rx_Ëngth
 = 0;

125 
p_¥i_š¡ªû
->
rx_šdex
 = 0;

127 
p_¥i_š¡ªû
->
by‹s_couÁ
 = 0;

128 
p_¥i_š¡ªû
->
max_Ëngth
 = 0;

129 
p_¥i_š¡ªû
->
pš_¦ave_£Ëù
 = 0;

131 
p_¥i_š¡ªû
->
ÿÎback_ev’t_hªdËr
 = 
NULL
;

133 
p_¥i_š¡ªû
->
¡©e
 = 
SPI_MASTER_STATE_DISABLED
;

134 
p_¥i_š¡ªû
->
¡¬‹d_æag
 = 
çl£
;

135 
p_¥i_š¡ªû
->
di§bË_®l_œq
 = disable_all_irq;

136 
	}
}

141 
__INLINE
 
	$¥i_ma¡”_bufãr_š™
(
ušt8_t
 * cÚ¡ 
p_buf
,

142 cÚ¡ 
ušt16_t
 
buf_Ën
,

143 
ušt8_t
 * vÞ©ž* 
µ_buf
,

144 vÞ©ž
ušt16_t
 * cÚ¡ 
p_buf_Ën
,

145 vÞ©ž
ušt16_t
 * cÚ¡ 
p_šdex
)

147 
	`APP_ERROR_CHECK_BOOL
(
µ_buf
 !ð
NULL
);

148 
	`APP_ERROR_CHECK_BOOL
(
p_buf_Ën
 !ð
NULL
);

149 
	`APP_ERROR_CHECK_BOOL
(
p_šdex
 !ð
NULL
);

151 *
µ_buf
 = 
p_buf
;

152 *
p_buf_Ën
 = (
p_buf
 !ð
NULL
è? 
buf_Ën
 : 0;

153 *
p_šdex
 = 0;

154 
	}
}

159 
__INLINE
 
	$¥i_ma¡”_bufãr_»Ëa£
(
ušt8_t
 * vÞ©ž* cÚ¡ 
µ_buf
,

160 vÞ©ž
ušt16_t
 * cÚ¡ 
p_buf_Ën
)

162 
	`APP_ERROR_CHECK_BOOL
(
µ_buf
 !ð
NULL
);

163 
	`APP_ERROR_CHECK_BOOL
(
p_buf_Ën
 !ð
NULL
);

165 *
µ_buf
 = 
NULL
;

166 *
p_buf_Ën
 = 0;

167 
	}
}

172 
__INLINE
 
	$¥i_ma¡”_sigÇl_evt
(vÞ©ž
¥i_ma¡”_š¡ªû_t
 * cÚ¡ 
p_¥i_š¡ªû
,

173 
¥i_ma¡”_evt_ty³_t
 
ev’t_ty³
,

174 cÚ¡ 
ušt16_t
 
d©a_couÁ
)

176 
	`APP_ERROR_CHECK_BOOL
(
p_¥i_š¡ªû
 !ð
NULL
);

178 ià(
p_¥i_š¡ªû
->
ÿÎback_ev’t_hªdËr
 !ð
NULL
)

180 
¥i_ma¡”_evt_t
 
ev’t
 = {
SPI_MASTER_EVT_TYPE_MAX
, 0};

181 
ev’t
.
evt_ty³
 = 
ev’t_ty³
;

182 
ev’t
.
d©a_couÁ
 = data_count;

183 
p_¥i_š¡ªû
->
	`ÿÎback_ev’t_hªdËr
(
ev’t
);

185 
	}
}

190 
__INLINE
 
	$¥i_ma¡”_£nd_š™Ÿl_by‹s
(

191 vÞ©ž
¥i_ma¡”_š¡ªû_t
 * cÚ¡ 
p_¥i_š¡ªû
)

193 
	`APP_ERROR_CHECK_BOOL
(
p_¥i_š¡ªû
 !ð
NULL
);

195 
p_¥i_š¡ªû
->
p_Äf_¥i
->
TXD
 = (Õ_¥i_š¡ªû->
p_tx_bufãr
 !ð
NULL
) &&

196 (
p_¥i_š¡ªû
->
tx_šdex
 <…_¥i_š¡ªû->
tx_Ëngth
)) ?

197 
p_¥i_š¡ªû
->
p_tx_bufãr
[p_¥i_š¡ªû->
tx_šdex
] :

198 
SPI_DEFAULT_TX_BYTE
;

199 (
p_¥i_š¡ªû
->
tx_šdex
)++;

202 ià(
p_¥i_š¡ªû
->
tx_šdex
 <…_¥i_š¡ªû->
max_Ëngth
)

204 
p_¥i_š¡ªû
->
p_Äf_¥i
->
TXD
 = (Õ_¥i_š¡ªû->
p_tx_bufãr
 !ð
NULL
) &&

205 (
p_¥i_š¡ªû
->
tx_šdex
 <…_¥i_š¡ªû->
tx_Ëngth
)) ?

206 
p_¥i_š¡ªû
->
p_tx_bufãr
[p_¥i_š¡ªû->
tx_šdex
] :

207 
SPI_DEFAULT_TX_BYTE
;

208 (
p_¥i_š¡ªû
->
tx_šdex
)++;

210 
	}
}

215 
__INLINE
 
	$¥i_ma¡”_£nd_»cv_œq
(vÞ©ž
¥i_ma¡”_š¡ªû_t
 * cÚ¡ 
p_¥i_š¡ªû
)

217 
	`APP_ERROR_CHECK_BOOL
(
p_¥i_š¡ªû
 !ð
NULL
);

219 
p_¥i_š¡ªû
->
by‹s_couÁ
++;

221 ià(!
p_¥i_š¡ªû
->
¡¬‹d_æag
)

223 
p_¥i_š¡ªû
->
¡¬‹d_æag
 = 
Œue
;

224 
	`¥i_ma¡”_sigÇl_evt
(
p_¥i_š¡ªû
,

225 
SPI_MASTER_EVT_TRANSFER_STARTED
,

226 
p_¥i_š¡ªû
->
by‹s_couÁ
);

229 
ušt8_t
 
rx_by‹
 = 
p_¥i_š¡ªû
->
p_Äf_¥i
->
RXD
;

231 ià((
p_¥i_š¡ªû
->
p_rx_bufãr
 !ð
NULL
) &&

232 (
p_¥i_š¡ªû
->
rx_šdex
 <…_¥i_š¡ªû->
rx_Ëngth
))

234 
p_¥i_š¡ªû
->
p_rx_bufãr
[p_¥i_š¡ªû->
rx_šdex
++] = 
rx_by‹
;

237 ià(
p_¥i_š¡ªû
->
tx_šdex
 <…_¥i_š¡ªû->
max_Ëngth
)

239 
p_¥i_š¡ªû
->
p_Äf_¥i
->
TXD
 = (Õ_¥i_š¡ªû->
p_tx_bufãr
 !ð
NULL
) &&

240 (
p_¥i_š¡ªû
->
tx_šdex
 <…_¥i_š¡ªû->
tx_Ëngth
)) ?

241 
p_¥i_š¡ªû
->
p_tx_bufãr
[p_¥i_š¡ªû->
tx_šdex
] :

242 
SPI_DEFAULT_TX_BYTE
;

243 (
p_¥i_š¡ªû
->
tx_šdex
)++;

246 ià(
p_¥i_š¡ªû
->
by‹s_couÁ
 >ðp_¥i_š¡ªû->
max_Ëngth
)

248 
	`Äf_gpio_pš_£t
(
p_¥i_š¡ªû
->
pš_¦ave_£Ëù
);

250 
ušt16_t
 
Œªsm™ed_by‹s
 = 
p_¥i_š¡ªû
->
tx_šdex
;

252 
	`¥i_ma¡”_bufãr_»Ëa£
(&(
p_¥i_š¡ªû
->
p_tx_bufãr
), &Õ_¥i_š¡ªû->
tx_Ëngth
));

253 
	`¥i_ma¡”_bufãr_»Ëa£
(&(
p_¥i_š¡ªû
->
p_rx_bufãr
), &Õ_¥i_š¡ªû->
rx_Ëngth
));

255 
p_¥i_š¡ªû
->
¡©e
 = 
SPI_MASTER_STATE_IDLE
;

257 
	`¥i_ma¡”_sigÇl_evt
(
p_¥i_š¡ªû
, 
SPI_MASTER_EVT_TRANSFER_COMPLETED
, 
Œªsm™ed_by‹s
);

260 
	}
}

265 
ušt32_t
 
	$¥i_ma¡”_Ý’
(cÚ¡ 
¥i_ma¡”_hw_š¡ªû_t
 
¥i_ma¡”_hw_š¡ªû
,

266 
¥i_ma¡”_cÚfig_t
 cÚ¡ * cÚ¡ 
p_¥i_ma¡”_cÚfig
)

268 #ià
	`defšed
(
SPI_MASTER_0_ENABLE
è|| defšed(
SPI_MASTER_1_ENABLE
)

271 ià(
p_¥i_ma¡”_cÚfig
 =ð
NULL
)

273  
NRF_ERROR_NULL
;

276 vÞ©ž
¥i_ma¡”_š¡ªû_t
 * 
p_¥i_š¡ªû
 = 
	`¥i_ma¡”_g‘_š¡ªû
(

277 
¥i_ma¡”_hw_š¡ªû
);

278 
	`APP_ERROR_CHECK_BOOL
(
p_¥i_š¡ªû
 !ð
NULL
);

280 
¥i_ma¡”_hw_š¡ªû
)

282 #ifdeà
SPI_MASTER_0_ENABLE


283 
SPI_MASTER_0
:

284 
	`¥i_ma¡”_š™_hw_š¡ªû
(
NRF_SPI0
, 
SPI0_TWI0_IRQn
, 
p_¥i_š¡ªû
, 
p_¥i_ma¡”_cÚfig
->
SPI_Di§bËAÎIRQ
);

288 #ifdeà
SPI_MASTER_1_ENABLE


289 
SPI_MASTER_1
:

290 
	`¥i_ma¡”_š™_hw_š¡ªû
(
NRF_SPI1
, 
SPI1_TWI1_IRQn
, 
p_¥i_š¡ªû
, 
p_¥i_ma¡”_cÚfig
->
SPI_Di§bËAÎIRQ
);

300 
	`Äf_gpio_pš_£t
(
p_¥i_ma¡”_cÚfig
->
SPI_Pš_SS
);

301 
	`Äf_gpio_cfg_ouut
(
p_¥i_ma¡”_cÚfig
->
SPI_Pš_SS
);

302 
	`Äf_gpio_pš_£t
(
p_¥i_ma¡”_cÚfig
->
SPI_Pš_SS
);

305 
	`Äf_gpio_cfg_ouut
(
p_¥i_ma¡”_cÚfig
->
SPI_Pš_SCK
);

306 
	`Äf_gpio_cfg_ouut
(
p_¥i_ma¡”_cÚfig
->
SPI_Pš_MOSI
);

307 
	`Äf_gpio_cfg_šput
(
p_¥i_ma¡”_cÚfig
->
SPI_Pš_MISO
, 
NRF_GPIO_PIN_NOPULL
);

308 
p_¥i_š¡ªû
->
pš_¦ave_£Ëù
 = 
p_¥i_ma¡”_cÚfig
->
SPI_Pš_SS
;

311 
p_¥i_š¡ªû
->
p_Äf_¥i
->
PSELSCK
 = 
p_¥i_ma¡”_cÚfig
->
SPI_Pš_SCK
;

312 
p_¥i_š¡ªû
->
p_Äf_¥i
->
PSELMOSI
 = 
p_¥i_ma¡”_cÚfig
->
SPI_Pš_MOSI
;

313 
p_¥i_š¡ªû
->
p_Äf_¥i
->
PSELMISO
 = 
p_¥i_ma¡”_cÚfig
->
SPI_Pš_MISO
;

315 
p_¥i_š¡ªû
->
p_Äf_¥i
->
FREQUENCY
 = 
p_¥i_ma¡”_cÚfig
->
SPI_F»q
;

317 
p_¥i_š¡ªû
->
p_Äf_¥i
->
CONFIG
 =

318 (
ušt32_t
)(
p_¥i_ma¡”_cÚfig
->
SPI_CONFIG_CPHA
 << 
SPI_CONFIG_CPHA_Pos
) |

319 (
p_¥i_ma¡”_cÚfig
->
SPI_CONFIG_CPOL
 << 
SPI_CONFIG_CPOL_Pos
) |

320 (
p_¥i_ma¡”_cÚfig
->
SPI_CONFIG_ORDER
 << 
SPI_CONFIG_ORDER_Pos
);

323 
p_¥i_š¡ªû
->
p_Äf_¥i
->
EVENTS_READY
 = 0;

329 
p_¥i_š¡ªû
->
ÿÎback_ev’t_hªdËr
 = 
NULL
;

336 
p_¥i_š¡ªû
->
p_Äf_¥i
->
ENABLE
 = (
SPI_ENABLE_ENABLE_EÇbËd
 << 
SPI_ENABLE_ENABLE_Pos
);

339 
p_¥i_š¡ªû
->
¡©e
 = 
SPI_MASTER_STATE_IDLE
;

341  
NRF_SUCCESS
;

343  
NRF_ERROR_NOT_SUPPORTED
;

345 
	}
}

349 
	$¥i_ma¡”_þo£
(cÚ¡ 
¥i_ma¡”_hw_š¡ªû_t
 
¥i_ma¡”_hw_š¡ªû
)

351 #ià
	`defšed
(
SPI_MASTER_0_ENABLE
è|| defšed(
SPI_MASTER_1_ENABLE
)

353 vÞ©ž
¥i_ma¡”_š¡ªû_t
 * 
p_¥i_š¡ªû
 = 
	`¥i_ma¡”_g‘_š¡ªû
(

354 
¥i_ma¡”_hw_š¡ªû
);

355 
	`APP_ERROR_CHECK_BOOL
(
p_¥i_š¡ªû
 !ð
NULL
);

358 
	`APP_ERROR_CHECK
(
	`sd_nvic_CË¬P’dšgIRQ
(
p_¥i_š¡ªû
->
œq_ty³
));

359 
	`APP_ERROR_CHECK
(
	`sd_nvic_Di§bËIRQ
(
p_¥i_š¡ªû
->
œq_ty³
));

361 
p_¥i_š¡ªû
->
p_Äf_¥i
->
ENABLE
 = (
SPI_ENABLE_ENABLE_Di§bËd
 << 
SPI_ENABLE_ENABLE_Pos
);

364 
	`Äf_gpio_pš_£t
(
p_¥i_š¡ªû
->
pš_¦ave_£Ëù
);

365 
	`Äf_gpio_cfg_šput
(
p_¥i_š¡ªû
->
pš_¦ave_£Ëù
, 
NRF_GPIO_PIN_PULLUP
);

366 
p_¥i_š¡ªû
->
pš_¦ave_£Ëù
 = (
ušt8_t
)0xFF;

369 
p_¥i_š¡ªû
->
p_Äf_¥i
->
PSELSCK
 = (
ušt32_t
)
SPI_PIN_DISCONNECTED
;

370 
p_¥i_š¡ªû
->
p_Äf_¥i
->
PSELMOSI
 = (
ušt32_t
)
SPI_PIN_DISCONNECTED
;

371 
p_¥i_š¡ªû
->
p_Äf_¥i
->
PSELMISO
 = (
ušt32_t
)
SPI_PIN_DISCONNECTED
;

374 
	`¥i_ma¡”_š™_hw_š¡ªû
(
NULL
, (
IRQn_Ty³
)0, 
p_¥i_š¡ªû
, 
çl£
);

378 
	}
}

382 
__INLINE
 
¥i_ma¡”_¡©e_t
 
	$¥i_ma¡”_g‘_¡©e
(

383 cÚ¡ 
¥i_ma¡”_hw_š¡ªû_t
 
¥i_ma¡”_hw_š¡ªû
)

385 #ià
	`defšed
(
SPI_MASTER_0_ENABLE
è|| defšed(
SPI_MASTER_1_ENABLE
)

386 vÞ©ž
¥i_ma¡”_š¡ªû_t
 * 
p_¥i_š¡ªû
 = 
	`¥i_ma¡”_g‘_š¡ªû
(

387 
¥i_ma¡”_hw_š¡ªû
);

388 
	`APP_ERROR_CHECK_BOOL
(
p_¥i_š¡ªû
 !ð
NULL
);

390  
p_¥i_š¡ªû
->
¡©e
;

392  
SPI_MASTER_STATE_DISABLED
;

394 
	}
}

398 
__INLINE
 
	$¥i_ma¡”_evt_hªdËr_»g
(cÚ¡ 
¥i_ma¡”_hw_š¡ªû_t
 
¥i_ma¡”_hw_š¡ªû
,

399 
¥i_ma¡”_ev’t_hªdËr_t
 
ev’t_hªdËr
)

401 #ià
	`defšed
(
SPI_MASTER_0_ENABLE
è|| defšed(
SPI_MASTER_1_ENABLE
)

402 vÞ©ž
¥i_ma¡”_š¡ªû_t
 * 
p_¥i_š¡ªû
 = 
	`¥i_ma¡”_g‘_š¡ªû
(

403 
¥i_ma¡”_hw_š¡ªû
);

404 
	`APP_ERROR_CHECK_BOOL
(
p_¥i_š¡ªû
 !ð
NULL
);

406 
p_¥i_š¡ªû
->
ÿÎback_ev’t_hªdËr
 = 
ev’t_hªdËr
;

410 
	}
}

414 
ušt32_t
 
	$¥i_ma¡”_£nd_»cv
(cÚ¡ 
¥i_ma¡”_hw_š¡ªû_t
 
¥i_ma¡”_hw_š¡ªû
,

415 
ušt8_t
 * cÚ¡ 
p_tx_buf
, cÚ¡ 
ušt16_t
 
tx_buf_Ën
,

416 
ušt8_t
 * cÚ¡ 
p_rx_buf
, cÚ¡ 
ušt16_t
 
rx_buf_Ën
)

418 #ià
	`defšed
(
SPI_MASTER_0_ENABLE
è|| defšed(
SPI_MASTER_1_ENABLE
)

420 vÞ©ž
¥i_ma¡”_š¡ªû_t
 * 
p_¥i_š¡ªû
 = 
	`¥i_ma¡”_g‘_š¡ªû
(

421 
¥i_ma¡”_hw_š¡ªû
);

422 
	`APP_ERROR_CHECK_BOOL
(
p_¥i_š¡ªû
 !ð
NULL
);

424 
ušt32_t
 
”r_code
 = 
NRF_SUCCESS
;

425 
ušt16_t
 
max_Ëngth
 = 0;

427 
ušt8_t
 
Ã¡ed_ü™iÿl_»giÚ
 = 0;

430 ià(
p_¥i_š¡ªû
->
di§bË_®l_œq
)

433 
	`APP_ERROR_CHECK
(
	`sd_nvic_ü™iÿl_»giÚ_’‹r
(&
Ã¡ed_ü™iÿl_»giÚ
));

438 
	`APP_ERROR_CHECK
(
	`sd_nvic_Di§bËIRQ
(
p_¥i_š¡ªû
->
œq_ty³
));

442 ià(
p_¥i_š¡ªû
->
¡©e
 =ð
SPI_MASTER_STATE_IDLE
)

444 
max_Ëngth
 = (
rx_buf_Ën
 > 
tx_buf_Ën
) ?„x_buf_len :x_buf_len;

446 ià(
max_Ëngth
 > 0)

448 
p_¥i_š¡ªû
->
¡©e
 = 
SPI_MASTER_STATE_BUSY
;

449 
p_¥i_š¡ªû
->
by‹s_couÁ
 = 0;

450 
p_¥i_š¡ªû
->
¡¬‹d_æag
 = 
çl£
;

451 
p_¥i_š¡ªû
->
max_Ëngth
 = max_length;

454 
	`¥i_ma¡”_bufãr_š™
(
p_tx_buf
,

455 
tx_buf_Ën
,

456 &(
p_¥i_š¡ªû
->
p_tx_bufãr
),

457 &(
p_¥i_š¡ªû
->
tx_Ëngth
),

458 &(
p_¥i_š¡ªû
->
tx_šdex
));

459 
	`¥i_ma¡”_bufãr_š™
(
p_rx_buf
,

460 
rx_buf_Ën
,

461 &(
p_¥i_š¡ªû
->
p_rx_bufãr
),

462 &(
p_¥i_š¡ªû
->
rx_Ëngth
),

463 &(
p_¥i_š¡ªû
->
rx_šdex
));

465 
	`Äf_gpio_pš_þ—r
(
p_¥i_š¡ªû
->
pš_¦ave_£Ëù
);

466 
	`¥i_ma¡”_£nd_š™Ÿl_by‹s
(
p_¥i_š¡ªû
);

470 
”r_code
 = 
NRF_ERROR_INVALID_PARAM
;

475 
”r_code
 = 
NRF_ERROR_BUSY
;

479 ià(
p_¥i_š¡ªû
->
di§bË_®l_œq
)

482 
	`APP_ERROR_CHECK
(
	`sd_nvic_ü™iÿl_»giÚ_ex™
(
Ã¡ed_ü™iÿl_»giÚ
));

487 
	`APP_ERROR_CHECK
(
	`sd_nvic_EÇbËIRQ
(
p_¥i_š¡ªû
->
œq_ty³
));

490  
”r_code
;

492  
NRF_ERROR_NOT_SUPPORTED
;

494 
	}
}

	@H:\WORKSPACE\NRF51\SmartWatch\CMSIS\spi_master.h

25 #iâdeà
APP_SPI_MASTER_H


26 
	#APP_SPI_MASTER_H


	)

28 
	#SPI_MASTER_0_ENABLE


	)

30 
	~<¡dšt.h
>

31 
	~<¡dlib.h
>

33 
	#SPI_PIN_DISCONNECTED
 0xFFFFFFFF

	)

34 
	#SPI_DEFAULT_TX_BYTE
 0x00

	)

38 
	#SPI_MASTER_INIT_DEFAULT
 \

40 
SPI_FREQUENCY_FREQUENCY_M1
, \

41 
SPI_PIN_DISCONNECTED
, \

42 
SPI_PIN_DISCONNECTED
, \

43 
SPI_PIN_DISCONNECTED
, \

44 
SPI_PIN_DISCONNECTED
, \

45 
APP_IRQ_PRIORITY_LOW
, \

46 
SPI_CONFIG_ORDER_LsbFœ¡
, \

47 
SPI_CONFIG_CPOL_AùiveHigh
, \

48 
SPI_CONFIG_CPHA_L—dšg
, \

50 };

	)

55 
ušt32_t
 
	mSPI_F»q
;

56 
ušt32_t
 
	mSPI_Pš_SCK
;

57 
ušt32_t
 
	mSPI_Pš_MISO
;

58 
ušt32_t
 
	mSPI_Pš_MOSI
;

59 
ušt32_t
 
	mSPI_Pš_SS
;

60 
ušt32_t
 
	mSPI_PriÜ™yIRQ
;

61 
ušt8_t
 
	mSPI_CONFIG_ORDER
;

62 
ušt8_t
 
	mSPI_CONFIG_CPOL
;

63 
ušt8_t
 
	mSPI_CONFIG_CPHA
;

64 
ušt8_t
 
	mSPI_Di§bËAÎIRQ
;

65 } 
	t¥i_ma¡”_cÚfig_t
;

68 
	e¥i_ma¡”_evt_ty³_t


70 
	mSPI_MASTER_EVT_TRANSFER_STARTED
 = 0,

71 
	mSPI_MASTER_EVT_TRANSFER_COMPLETED
,

72 
	mSPI_MASTER_EVT_TYPE_MAX


73 } 
	t¥i_ma¡”_evt_ty³_t
;

78 
¥i_ma¡”_evt_ty³_t
 
	mevt_ty³
;

79 
ušt16_t
 
	md©a_couÁ
;

80 } 
	t¥i_ma¡”_evt_t
;

85 
	mSPI_MASTER_STATE_DISABLED
,

86 
	mSPI_MASTER_STATE_BUSY
,

87 
	mSPI_MASTER_STATE_IDLE


88 } 
	t¥i_ma¡”_¡©e_t
;

93 #ifdeà
SPI_MASTER_0_ENABLE


94 
	mSPI_MASTER_0
,

97 #ifdeà
SPI_MASTER_1_ENABLE


98 
	mSPI_MASTER_1
,

101 
	mSPI_MASTER_HW_ENABLED_COUNT


102 } 
	t¥i_ma¡”_hw_š¡ªû_t
;

108 (*
	t¥i_ma¡”_ev’t_hªdËr_t
)(
	t¥i_ma¡”_evt_t
 
	t¥i_ma¡”_evt
);

127 
ušt32_t
 
	`¥i_ma¡”_Ý’
(cÚ¡ 
¥i_ma¡”_hw_š¡ªû_t
 
¥i_ma¡”_hw_š¡ªû
,

128 
¥i_ma¡”_cÚfig_t
 cÚ¡ * cÚ¡ 
p_¥i_ma¡”_cÚfig
);

138 
	`¥i_ma¡”_þo£
(cÚ¡ 
¥i_ma¡”_hw_š¡ªû_t
 
¥i_ma¡”_hw_š¡ªû
);

158 
ušt32_t
 
	`¥i_ma¡”_£nd_»cv
(cÚ¡ 
¥i_ma¡”_hw_š¡ªû_t
 
¥i_ma¡”_hw_š¡ªû
,

159 
ušt8_t
 * cÚ¡ 
p_tx_buf
, cÚ¡ 
ušt16_t
 
tx_buf_Ën
,

160 
ušt8_t
 * cÚ¡ 
p_rx_buf
, cÚ¡ 
ušt16_t
 
rx_buf_Ën
);

172 
	`¥i_ma¡”_evt_hªdËr_»g
(cÚ¡ 
¥i_ma¡”_hw_š¡ªû_t
 
¥i_ma¡”_hw_š¡ªû
,

173 
¥i_ma¡”_ev’t_hªdËr_t
 
ev’t_hªdËr
);

186 
¥i_ma¡”_¡©e_t
 
	`¥i_ma¡”_g‘_¡©e
(cÚ¡ 
¥i_ma¡”_hw_š¡ªû_t
 
¥i_ma¡”_hw_š¡ªû
);

	@H:\WORKSPACE\NRF51\SmartWatch\CMSIS\twi_hw_master.c

13 
	~"twi_ma¡”.h
"

15 
	~<¡dboÞ.h
>

16 
	~<¡dšt.h
>

17 
	~"Äf.h
"

18 
	~"Äf_d–ay.h
"

19 
	~"Äf_gpio.h
"

23 
	#MAX_TIMEOUT_LOOPS
 (20000ULè

	)

25 
boÞ
 
	$twi_ma¡”_wr™e
(
ušt8_t
 * 
d©a
, ušt8_ˆ
d©a_Ëngth
, 
boÞ
 
issue_¡Ý_cÚd™iÚ
)

27 
ušt32_t
 
timeout
 = 
MAX_TIMEOUT_LOOPS
;

29 ià(
d©a_Ëngth
 == 0)

32  
çl£
;

35 
NRF_TWI1
->
TXD
 = *
d©a
++;

36 
NRF_TWI1
->
TASKS_STARTTX
 = 1;

39 
Œue
)

41 
NRF_TWI1
->
EVENTS_TXDSENT
 =ð0 && NRF_TWI1->
EVENTS_ERROR
 =ð0 && (--
timeout
))

46 ià(
timeout
 =ð0 || 
NRF_TWI1
->
EVENTS_ERROR
 != 0)

51 
NRF_TWI1
->
EVENTS_ERROR
 = 0;

52 
NRF_TWI1
->
ENABLE
 = 
TWI_ENABLE_ENABLE_Di§bËd
 << 
TWI_ENABLE_ENABLE_Pos
;

53 
NRF_TWI1
->
POWER
 = 0;

54 
	`Äf_d–ay_us
(5);

55 
NRF_TWI1
->
POWER
 = 1;

56 
NRF_TWI1
->
ENABLE
 = 
TWI_ENABLE_ENABLE_EÇbËd
 << 
TWI_ENABLE_ENABLE_Pos
;

58 ()
	`twi_ma¡”_š™
();

60  
çl£
;

62 
NRF_TWI1
->
EVENTS_TXDSENT
 = 0;

63 ià(--
d©a_Ëngth
 == 0)

68 
NRF_TWI1
->
TXD
 = *
d©a
++;

72 ià(
issue_¡Ý_cÚd™iÚ
)

74 
NRF_TWI1
->
EVENTS_STOPPED
 = 0;

75 
NRF_TWI1
->
TASKS_STOP
 = 1;

77 
NRF_TWI1
->
EVENTS_STOPPED
 == 0)

82  
Œue
;

83 
	}
}

88 
boÞ
 
	$twi_ma¡”_»ad
(
ušt8_t
 * 
d©a
, ušt8_ˆ
d©a_Ëngth
, 
boÞ
 
issue_¡Ý_cÚd™iÚ
)

90 
ušt32_t
 
timeout
 = 
MAX_TIMEOUT_LOOPS
;

92 ià(
d©a_Ëngth
 == 0)

95  
çl£
;

97 ià(
d©a_Ëngth
 == 1)

99 
NRF_PPI
->
CH
[0].
TEP
 = (
ušt32_t
)&
NRF_TWI1
->
TASKS_STOP
;

103 
NRF_PPI
->
CH
[0].
TEP
 = (
ušt32_t
)&
NRF_TWI1
->
TASKS_SUSPEND
;

106 
NRF_PPI
->
CHENSET
 = 
PPI_CHENSET_CH0_Msk
;

107 
NRF_TWI1
->
EVENTS_RXDREADY
 = 0;

108 
NRF_TWI1
->
TASKS_STARTRX
 = 1;

111 
Œue
)

113 
NRF_TWI1
->
EVENTS_RXDREADY
 =ð0 && NRF_TWI1->
EVENTS_ERROR
 =ð0 && (--
timeout
))

117 
NRF_TWI1
->
EVENTS_RXDREADY
 = 0;

119 ià(
timeout
 =ð0 || 
NRF_TWI1
->
EVENTS_ERROR
 != 0)

124 
NRF_TWI1
->
EVENTS_ERROR
 = 0;

125 
NRF_TWI1
->
ENABLE
 = 
TWI_ENABLE_ENABLE_Di§bËd
 << 
TWI_ENABLE_ENABLE_Pos
;

126 
NRF_TWI1
->
POWER
 = 0;

127 
	`Äf_d–ay_us
(5);

128 
NRF_TWI1
->
POWER
 = 1;

129 
NRF_TWI1
->
ENABLE
 = 
TWI_ENABLE_ENABLE_EÇbËd
 << 
TWI_ENABLE_ENABLE_Pos
;

131 ()
	`twi_ma¡”_š™
();

133  
çl£
;

136 *
d©a
++ = 
NRF_TWI1
->
RXD
;

139 ià(--
d©a_Ëngth
 == 1)

141 
NRF_PPI
->
CH
[0].
TEP
 = (
ušt32_t
)&
NRF_TWI1
->
TASKS_STOP
;

144 ià(
d©a_Ëngth
 == 0)

152 
	`Äf_d–ay_us
(20);

153 
NRF_TWI1
->
TASKS_RESUME
 = 1;

158 
NRF_TWI1
->
EVENTS_STOPPED
 == 0)

162 
NRF_TWI1
->
EVENTS_STOPPED
 = 0;

164 
NRF_PPI
->
CHENCLR
 = 
PPI_CHENCLR_CH0_Msk
;

165  
Œue
;

166 
	}
}

176 
boÞ
 
	$twi_ma¡”_þ—r_bus
()

178 
ušt32_t
 
twi_¡©e
;

179 
boÞ
 
bus_þ—r
;

180 
ušt32_t
 
þk_pš_cÚfig
;

181 
ušt32_t
 
d©a_pš_cÚfig
;

184 
twi_¡©e
 = 
NRF_TWI1
->
ENABLE
;

185 
NRF_TWI1
->
ENABLE
 = 
TWI_ENABLE_ENABLE_Di§bËd
 << 
TWI_ENABLE_ENABLE_Pos
;

187 
þk_pš_cÚfig
 = \

188 
NRF_GPIO
->
PIN_CNF
[
TWI_MASTER_CONFIG_CLOCK_PIN_NUMBER
];

189 
NRF_GPIO
->
PIN_CNF
[
TWI_MASTER_CONFIG_CLOCK_PIN_NUMBER
] = \

190 (
GPIO_PIN_CNF_SENSE_Di§bËd
 << 
GPIO_PIN_CNF_SENSE_Pos
) \

191 | (
GPIO_PIN_CNF_DRIVE_S0D1
 << 
GPIO_PIN_CNF_DRIVE_Pos
) \

192 | (
GPIO_PIN_CNF_PULL_PuÎup
 << 
GPIO_PIN_CNF_PULL_Pos
) \

193 | (
GPIO_PIN_CNF_INPUT_CÚÃù
 << 
GPIO_PIN_CNF_INPUT_Pos
) \

194 | (
GPIO_PIN_CNF_DIR_Ouut
 << 
GPIO_PIN_CNF_DIR_Pos
);

196 
d©a_pš_cÚfig
 = \

197 
NRF_GPIO
->
PIN_CNF
[
TWI_MASTER_CONFIG_DATA_PIN_NUMBER
];

198 
NRF_GPIO
->
PIN_CNF
[
TWI_MASTER_CONFIG_DATA_PIN_NUMBER
] = \

199 (
GPIO_PIN_CNF_SENSE_Di§bËd
 << 
GPIO_PIN_CNF_SENSE_Pos
) \

200 | (
GPIO_PIN_CNF_DRIVE_S0D1
 << 
GPIO_PIN_CNF_DRIVE_Pos
) \

201 | (
GPIO_PIN_CNF_PULL_PuÎup
 << 
GPIO_PIN_CNF_PULL_Pos
) \

202 | (
GPIO_PIN_CNF_INPUT_CÚÃù
 << 
GPIO_PIN_CNF_INPUT_Pos
) \

203 | (
GPIO_PIN_CNF_DIR_Ouut
 << 
GPIO_PIN_CNF_DIR_Pos
);

205 
	`TWI_SDA_HIGH
();

206 
	`TWI_SCL_HIGH
();

207 
	`TWI_DELAY
();

209 ià((
	`TWI_SDA_READ
(è=ð1è&& (
	`TWI_SCL_READ
() == 1))

211 
bus_þ—r
 = 
Œue
;

215 
ušt_ç¡8_t
 
i
;

216 
bus_þ—r
 = 
çl£
;

220 
i
=18; i--;)

222 
	`TWI_SCL_LOW
();

223 
	`TWI_DELAY
();

224 
	`TWI_SCL_HIGH
();

225 
	`TWI_DELAY
();

227 ià(
	`TWI_SDA_READ
() == 1)

229 
bus_þ—r
 = 
Œue
;

235 
NRF_GPIO
->
PIN_CNF
[
TWI_MASTER_CONFIG_CLOCK_PIN_NUMBER
] = 
þk_pš_cÚfig
;

236 
NRF_GPIO
->
PIN_CNF
[
TWI_MASTER_CONFIG_DATA_PIN_NUMBER
] = 
d©a_pš_cÚfig
;

238 
NRF_TWI1
->
ENABLE
 = 
twi_¡©e
;

240  
bus_þ—r
;

241 
	}
}

246 
boÞ
 
	$twi_ma¡”_š™
()

252 
NRF_GPIO
->
PIN_CNF
[
TWI_MASTER_CONFIG_CLOCK_PIN_NUMBER
] = \

253 (
GPIO_PIN_CNF_SENSE_Di§bËd
 << 
GPIO_PIN_CNF_SENSE_Pos
) \

254 | (
GPIO_PIN_CNF_DRIVE_S0D1
 << 
GPIO_PIN_CNF_DRIVE_Pos
) \

255 | (
GPIO_PIN_CNF_PULL_PuÎup
 << 
GPIO_PIN_CNF_PULL_Pos
) \

256 | (
GPIO_PIN_CNF_INPUT_CÚÃù
 << 
GPIO_PIN_CNF_INPUT_Pos
) \

257 | (
GPIO_PIN_CNF_DIR_IÅut
 << 
GPIO_PIN_CNF_DIR_Pos
);

259 
NRF_GPIO
->
PIN_CNF
[
TWI_MASTER_CONFIG_DATA_PIN_NUMBER
] = \

260 (
GPIO_PIN_CNF_SENSE_Di§bËd
 << 
GPIO_PIN_CNF_SENSE_Pos
) \

261 | (
GPIO_PIN_CNF_DRIVE_S0D1
 << 
GPIO_PIN_CNF_DRIVE_Pos
) \

262 | (
GPIO_PIN_CNF_PULL_PuÎup
 << 
GPIO_PIN_CNF_PULL_Pos
) \

263 | (
GPIO_PIN_CNF_INPUT_CÚÃù
 << 
GPIO_PIN_CNF_INPUT_Pos
) \

264 | (
GPIO_PIN_CNF_DIR_IÅut
 << 
GPIO_PIN_CNF_DIR_Pos
);

266 
NRF_TWI1
->
EVENTS_RXDREADY
 = 0;

267 
NRF_TWI1
->
EVENTS_TXDSENT
 = 0;

268 
NRF_TWI1
->
PSELSCL
 = 
TWI_MASTER_CONFIG_CLOCK_PIN_NUMBER
;

269 
NRF_TWI1
->
PSELSDA
 = 
TWI_MASTER_CONFIG_DATA_PIN_NUMBER
;

270 
NRF_TWI1
->
FREQUENCY
 = 
TWI_FREQUENCY_FREQUENCY_K100
 << 
TWI_FREQUENCY_FREQUENCY_Pos
;

271 
NRF_PPI
->
CH
[0].
EEP
 = (
ušt32_t
)&
NRF_TWI1
->
EVENTS_BB
;

272 
NRF_PPI
->
CH
[0].
TEP
 = (
ušt32_t
)&
NRF_TWI1
->
TASKS_SUSPEND
;

273 
NRF_PPI
->
CHENCLR
 = 
PPI_CHENCLR_CH0_Msk
;

274 
NRF_TWI1
->
ENABLE
 = 
TWI_ENABLE_ENABLE_EÇbËd
 << 
TWI_ENABLE_ENABLE_Pos
;

276  
	`twi_ma¡”_þ—r_bus
();

277 
	}
}

282 
boÞ
 
	$twi_ma¡”_Œªsãr
(
ušt8_t
 
add»ss
,

283 
ušt8_t
 * 
d©a
,

284 
ušt8_t
 
d©a_Ëngth
,

285 
boÞ
 
issue_¡Ý_cÚd™iÚ
)

287 
boÞ
 
Œªsãr_sucûeded
 = 
çl£
;

288 ià(
d©a_Ëngth
 > 0 && 
	`twi_ma¡”_þ—r_bus
())

290 
NRF_TWI1
->
ADDRESS
 = (
add»ss
 >> 1);

292 ià((
add»ss
 & 
TWI_READ_BIT
))

294 
Œªsãr_sucûeded
 = 
	`twi_ma¡”_»ad
(
d©a
, 
d©a_Ëngth
, 
issue_¡Ý_cÚd™iÚ
);

298 
Œªsãr_sucûeded
 = 
	`twi_ma¡”_wr™e
(
d©a
, 
d©a_Ëngth
, 
issue_¡Ý_cÚd™iÚ
);

301  
Œªsãr_sucûeded
;

302 
	}
}

	@H:\WORKSPACE\NRF51\SmartWatch\CMSIS\twi_master.h

13 #iâdeà
TWI_MASTER_H


14 
	#TWI_MASTER_H


	)

18 
	~<¡dboÞ.h
>

19 
	~<¡dšt.h
>

21 
	#TWI_MASTER_CONFIG_CLOCK_PIN_NUMBER
 (10UL)

	)

22 
	#TWI_MASTER_CONFIG_DATA_PIN_NUMBER
 (9UL)

	)

41 
	#TWI_READ_BIT
 (0x01)

42 

	)

43 
	#TWI_ISSUE_STOP
 ((
boÞ
)
Œue
)

44 
	#TWI_DONT_ISSUE_STOP
 ((
boÞ
)
çl£
)

45 

	)

49 
	#TWI_SCL_HIGH
(èdØ{ 
NRF_GPIO
->
OUTSET
 = (1UL << 
TWI_MASTER_CONFIG_CLOCK_PIN_NUMBER
); } 0è

	)

50 
	#TWI_SCL_LOW
(èdØ{ 
NRF_GPIO
->
OUTCLR
 = (1UL << 
TWI_MASTER_CONFIG_CLOCK_PIN_NUMBER
); } 0è

	)

51 
	#TWI_SDA_HIGH
(èdØ{ 
NRF_GPIO
->
OUTSET
 = (1UL << 
TWI_MASTER_CONFIG_DATA_PIN_NUMBER
); } 0è

	)

52 
	#TWI_SDA_LOW
(èdØ{ 
NRF_GPIO
->
OUTCLR
 = (1UL << 
TWI_MASTER_CONFIG_DATA_PIN_NUMBER
); } 0è

	)

53 
	#TWI_SDA_INPUT
(èdØ{ 
NRF_GPIO
->
DIRCLR
 = (1UL << 
TWI_MASTER_CONFIG_DATA_PIN_NUMBER
); } 0è

	)

54 
	#TWI_SDA_OUTPUT
(èdØ{ 
NRF_GPIO
->
DIRSET
 = (1UL << 
TWI_MASTER_CONFIG_DATA_PIN_NUMBER
); } 0è

	)

55 
	#TWI_SCL_OUTPUT
(èdØ{ 
NRF_GPIO
->
DIRSET
 = (1UL << 
TWI_MASTER_CONFIG_CLOCK_PIN_NUMBER
); } 0è

	)

58 
	#TWI_SDA_READ
(è((
NRF_GPIO
->
IN
 >> 
TWI_MASTER_CONFIG_DATA_PIN_NUMBER
è& 0x1ULè

	)

59 
	#TWI_SCL_READ
(è((
NRF_GPIO
->
IN
 >> 
TWI_MASTER_CONFIG_CLOCK_PIN_NUMBER
è& 0x1ULè

	)

61 
	#TWI_DELAY
(è
	`Äf_d–ay_us
(4è

	)

73 
boÞ
 
twi_ma¡”_š™
();

95 
boÞ
 
twi_ma¡”_Œªsãr
(
ušt8_t
 
add»ss
, ušt8_ˆ*
d©a
, ušt8_ˆ
d©a_Ëngth
, boÞ 
issue_¡Ý_cÚd™iÚ
);

	@H:\WORKSPACE\NRF51\SmartWatch\Inc\compiler_abstraction.h

30 #iâdeà
_COMPILER_ABSTRACTION_H


31 
	#_COMPILER_ABSTRACTION_H


	)

35 #ià
defšed
 ( 
__CC_ARM
 )

37 #iâdeà
__ASM


38 
	#__ASM
 
__asm


	)

41 #iâdeà
__INLINE


42 
	#__INLINE
 
__šlše


	)

45 
	#GET_SP
(è
	`__cu¼’t_¥
(è

	)

47 #–ià
defšed
 ( 
__ICCARM__
 )

49 #iâdeà
__ASM


50 
	#__ASM
 
__asm


	)

53 #iâdeà
__INLINE


54 
	#__INLINE
 
šlše


	)

57 
	#GET_SP
(è
	`__g‘_SP
(è

	)

59 #–ià
defšed
 ( 
__GNUC__
 )

61 #iâdeà
__ASM


62 
	#__ASM
 
__asm


	)

65 #iâdeà
__INLINE


66 
	#__INLINE
 
šlše


	)

69 
	#GET_SP
(è
	`gcc_cu¼’t_¥
(è

	)

71 
šlše
 
	$gcc_cu¼’t_¥
()

73 
¥
 
	`asm
("sp");

74  
¥
;

75 
	}
}

77 #–ià
defšed
 ( 
__TASKING__
 )

79 #iâdeà
__ASM


80 
	#__ASM
 
__asm


	)

83 #iâdeà
__INLINE


84 
	#__INLINE
 
šlše


	)

87 
	#GET_SP
(è
	`__g‘_MSP
(è

	)

	@H:\WORKSPACE\NRF51\SmartWatch\Inc\nrf.h

30 #iâdeà
NRF_H


31 
	#NRF_H


	)

33 #iâdeà
_WIN32


36 #ifdeà
NRF51


37 
	~"Äf51.h
"

38 
	~"Äf51_b™f›lds.h
"

39 
	~"Äf51_d•»ÿ‹d.h
"

44 
	~"compž”_ab¡¿ùiÚ.h
"

	@H:\WORKSPACE\NRF51\SmartWatch\Inc\nrf51.h

55 #iâdeà
NRF51_H


56 
	#NRF51_H


	)

58 #ifdeà
__ýlu¥lus


67 
Re£t_IRQn
 = -15,

68 
NÚMaskabËIÁ_IRQn
 = -14,

69 
H¬dFauÉ_IRQn
 = -13,

70 
SVC®l_IRQn
 = -5,

71 
DebugMÚ™Ü_IRQn
 = -4,

72 
P’dSV_IRQn
 = -2,

73 
SysTick_IRQn
 = -1,

75 
POWER_CLOCK_IRQn
 = 0,

76 
RADIO_IRQn
 = 1,

77 
UART0_IRQn
 = 2,

78 
SPI0_TWI0_IRQn
 = 3,

79 
SPI1_TWI1_IRQn
 = 4,

80 
GPIOTE_IRQn
 = 6,

81 
ADC_IRQn
 = 7,

82 
TIMER0_IRQn
 = 8,

83 
TIMER1_IRQn
 = 9,

84 
TIMER2_IRQn
 = 10,

85 
RTC0_IRQn
 = 11,

86 
TEMP_IRQn
 = 12,

87 
RNG_IRQn
 = 13,

88 
ECB_IRQn
 = 14,

89 
CCM_AAR_IRQn
 = 15,

90 
WDT_IRQn
 = 16,

91 
RTC1_IRQn
 = 17,

92 
QDEC_IRQn
 = 18,

93 
LPCOMP_IRQn
 = 19,

94 
SWI0_IRQn
 = 20,

95 
SWI1_IRQn
 = 21,

96 
SWI2_IRQn
 = 22,

97 
SWI3_IRQn
 = 23,

98 
SWI4_IRQn
 = 24,

99 
SWI5_IRQn
 = 25

100 } 
	tIRQn_Ty³
;

113 
	#__CM0_REV
 0x0301

	)

114 
	#__MPU_PRESENT
 0

	)

115 
	#__NVIC_PRIO_BITS
 2

	)

116 
	#__V’dÜ_SysTickCÚfig
 0

	)

119 
	~<cÜe_cm0.h
>

120 
	~"sy¡em_Äf51.h
"

134 #ià
defšed
(
__CC_ARM
)

135 #´agm¨
push


136 #´agm¨
ªÚ_uniÚs


137 #–ià
defšed
(
__ICCARM__
)

138 #´agm¨
Ïnguage
=
ex‹nded


139 #–ià
defšed
(
__GNUC__
)

141 #–ià
defšed
(
__TMS470__
)

143 #–ià
defšed
(
__TASKING__
)

144 #´agm¨
w¬nšg
 586

146 #w¬nšg 
NÙ
 
suµÜ‹d
 
compž”
 
ty³


151 
__IO
 
ušt32_t
 
CPU0
;

152 
__IO
 
ušt32_t
 
SPIS1
;

153 
__IO
 
ušt32_t
 
RADIO
;

154 
__IO
 
ušt32_t
 
ECB
;

155 
__IO
 
ušt32_t
 
CCM
;

156 
__IO
 
ušt32_t
 
AAR
;

157 } 
	tAMLI_RAMPRI_Ty³
;

160 
__O
 
ušt32_t
 
EN
;

161 
__O
 
ušt32_t
 
DIS
;

162 } 
	tPPI_TASKS_CHG_Ty³
;

165 
__IO
 
ušt32_t
 
EEP
;

166 
__IO
 
ušt32_t
 
TEP
;

167 } 
	tPPI_CH_Ty³
;

180 
__I
 
ušt32_t
 
RESERVED0
[30];

181 
__O
 
ušt32_t
 
TASKS_CONSTLAT
;

182 
__O
 
ušt32_t
 
TASKS_LOWPWR
;

183 
__I
 
ušt32_t
 
RESERVED1
[34];

184 
__IO
 
ušt32_t
 
EVENTS_POFWARN
;

185 
__I
 
ušt32_t
 
RESERVED2
[126];

186 
__IO
 
ušt32_t
 
INTENSET
;

187 
__IO
 
ušt32_t
 
INTENCLR
;

188 
__I
 
ušt32_t
 
RESERVED3
[61];

189 
__IO
 
ušt32_t
 
RESETREAS
;

190 
__I
 
ušt32_t
 
RESERVED4
[9];

191 
__I
 
ušt32_t
 
RAMSTATUS
;

192 
__I
 
ušt32_t
 
RESERVED5
[53];

193 
__O
 
ušt32_t
 
SYSTEMOFF
;

194 
__I
 
ušt32_t
 
RESERVED6
[3];

195 
__IO
 
ušt32_t
 
POFCON
;

196 
__I
 
ušt32_t
 
RESERVED7
[2];

197 
__IO
 
ušt32_t
 
GPREGRET
;

199 
__I
 
ušt32_t
 
RESERVED8
;

200 
__IO
 
ušt32_t
 
RAMON
;

201 
__I
 
ušt32_t
 
RESERVED9
[7];

202 
__IO
 
ušt32_t
 
RESET
;

204 
__I
 
ušt32_t
 
RESERVED10
[3];

205 
__IO
 
ušt32_t
 
RAMONB
;

206 
__I
 
ušt32_t
 
RESERVED11
[8];

207 
__IO
 
ušt32_t
 
DCDCEN
;

208 
__I
 
ušt32_t
 
RESERVED12
[291];

209 
__IO
 
ušt32_t
 
DCDCFORCE
;

210 } 
	tNRF_POWER_Ty³
;

223 
__O
 
ušt32_t
 
TASKS_HFCLKSTART
;

224 
__O
 
ušt32_t
 
TASKS_HFCLKSTOP
;

225 
__O
 
ušt32_t
 
TASKS_LFCLKSTART
;

226 
__O
 
ušt32_t
 
TASKS_LFCLKSTOP
;

227 
__O
 
ušt32_t
 
TASKS_CAL
;

228 
__O
 
ušt32_t
 
TASKS_CTSTART
;

229 
__O
 
ušt32_t
 
TASKS_CTSTOP
;

230 
__I
 
ušt32_t
 
RESERVED0
[57];

231 
__IO
 
ušt32_t
 
EVENTS_HFCLKSTARTED
;

232 
__IO
 
ušt32_t
 
EVENTS_LFCLKSTARTED
;

233 
__I
 
ušt32_t
 
RESERVED1
;

234 
__IO
 
ušt32_t
 
EVENTS_DONE
;

235 
__IO
 
ušt32_t
 
EVENTS_CTTO
;

236 
__I
 
ušt32_t
 
RESERVED2
[124];

237 
__IO
 
ušt32_t
 
INTENSET
;

238 
__IO
 
ušt32_t
 
INTENCLR
;

239 
__I
 
ušt32_t
 
RESERVED3
[63];

240 
__I
 
ušt32_t
 
HFCLKRUN
;

241 
__I
 
ušt32_t
 
HFCLKSTAT
;

242 
__I
 
ušt32_t
 
RESERVED4
;

243 
__I
 
ušt32_t
 
LFCLKRUN
;

244 
__I
 
ušt32_t
 
LFCLKSTAT
;

245 
__I
 
ušt32_t
 
LFCLKSRCCOPY
;

247 
__I
 
ušt32_t
 
RESERVED5
[62];

248 
__IO
 
ušt32_t
 
LFCLKSRC
;

249 
__I
 
ušt32_t
 
RESERVED6
[7];

250 
__IO
 
ušt32_t
 
CTIV
;

251 
__I
 
ušt32_t
 
RESERVED7
[5];

252 
__IO
 
ušt32_t
 
XTALFREQ
;

253 } 
	tNRF_CLOCK_Ty³
;

266 
__I
 
ušt32_t
 
RESERVED0
[330];

267 
__IO
 
ušt32_t
 
PERR0
;

268 
__IO
 
ušt32_t
 
RLENR0
;

269 
__I
 
ušt32_t
 
RESERVED1
[52];

270 
__IO
 
ušt32_t
 
PROTENSET0
;

271 
__IO
 
ušt32_t
 
PROTENSET1
;

272 
__IO
 
ušt32_t
 
DISABLEINDEBUG
;

273 
__IO
 
ušt32_t
 
PROTBLOCKSIZE
;

274 
__I
 
ušt32_t
 
RESERVED2
[255];

275 
__IO
 
ušt32_t
 
ENRBDREG
;

276 } 
	tNRF_MPU_Ty³
;

289 
__I
 
ušt32_t
 
RESERVED0
[448];

290 
__IO
 
ušt32_t
 
REPLACEADDR
[8];

291 
__I
 
ušt32_t
 
RESERVED1
[24];

292 
__IO
 
ušt32_t
 
PATCHADDR
[8];

293 
__I
 
ušt32_t
 
RESERVED2
[24];

294 
__IO
 
ušt32_t
 
PATCHEN
;

295 
__IO
 
ušt32_t
 
PATCHENSET
;

296 
__IO
 
ušt32_t
 
PATCHENCLR
;

297 } 
	tNRF_PU_Ty³
;

310 
__I
 
ušt32_t
 
RESERVED0
[896];

311 
AMLI_RAMPRI_Ty³
 
RAMPRI
;

312 } 
	tNRF_AMLI_Ty³
;

325 
__O
 
ušt32_t
 
TASKS_TXEN
;

326 
__O
 
ušt32_t
 
TASKS_RXEN
;

327 
__O
 
ušt32_t
 
TASKS_START
;

328 
__O
 
ušt32_t
 
TASKS_STOP
;

329 
__O
 
ušt32_t
 
TASKS_DISABLE
;

330 
__O
 
ušt32_t
 
TASKS_RSSISTART
;

331 
__O
 
ušt32_t
 
TASKS_RSSISTOP
;

332 
__O
 
ušt32_t
 
TASKS_BCSTART
;

333 
__O
 
ušt32_t
 
TASKS_BCSTOP
;

334 
__I
 
ušt32_t
 
RESERVED0
[55];

335 
__IO
 
ušt32_t
 
EVENTS_READY
;

336 
__IO
 
ušt32_t
 
EVENTS_ADDRESS
;

337 
__IO
 
ušt32_t
 
EVENTS_PAYLOAD
;

338 
__IO
 
ušt32_t
 
EVENTS_END
;

339 
__IO
 
ušt32_t
 
EVENTS_DISABLED
;

340 
__IO
 
ušt32_t
 
EVENTS_DEVMATCH
;

341 
__IO
 
ušt32_t
 
EVENTS_DEVMISS
;

342 
__IO
 
ušt32_t
 
EVENTS_RSSIEND
;

344 
__I
 
ušt32_t
 
RESERVED1
[2];

345 
__IO
 
ušt32_t
 
EVENTS_BCMATCH
;

346 
__I
 
ušt32_t
 
RESERVED2
[53];

347 
__IO
 
ušt32_t
 
SHORTS
;

348 
__I
 
ušt32_t
 
RESERVED3
[64];

349 
__IO
 
ušt32_t
 
INTENSET
;

350 
__IO
 
ušt32_t
 
INTENCLR
;

351 
__I
 
ušt32_t
 
RESERVED4
[61];

352 
__I
 
ušt32_t
 
CRCSTATUS
;

353 
__I
 
ušt32_t
 
CD
;

354 
__I
 
ušt32_t
 
RXMATCH
;

355 
__I
 
ušt32_t
 
RXCRC
;

356 
__I
 
ušt32_t
 
DAI
;

357 
__I
 
ušt32_t
 
RESERVED5
[60];

358 
__IO
 
ušt32_t
 
PACKETPTR
;

359 
__IO
 
ušt32_t
 
FREQUENCY
;

360 
__IO
 
ušt32_t
 
TXPOWER
;

361 
__IO
 
ušt32_t
 
MODE
;

362 
__IO
 
ušt32_t
 
PCNF0
;

363 
__IO
 
ušt32_t
 
PCNF1
;

364 
__IO
 
ušt32_t
 
BASE0
;

365 
__IO
 
ušt32_t
 
BASE1
;

366 
__IO
 
ušt32_t
 
PREFIX0
;

367 
__IO
 
ušt32_t
 
PREFIX1
;

368 
__IO
 
ušt32_t
 
TXADDRESS
;

369 
__IO
 
ušt32_t
 
RXADDRESSES
;

370 
__IO
 
ušt32_t
 
CRCCNF
;

371 
__IO
 
ušt32_t
 
CRCPOLY
;

372 
__IO
 
ušt32_t
 
CRCINIT
;

373 
__IO
 
ušt32_t
 
TEST
;

374 
__IO
 
ušt32_t
 
TIFS
;

375 
__I
 
ušt32_t
 
RSSISAMPLE
;

376 
__I
 
ušt32_t
 
RESERVED6
;

377 
__I
 
ušt32_t
 
STATE
;

378 
__IO
 
ušt32_t
 
DATAWHITEIV
;

379 
__I
 
ušt32_t
 
RESERVED7
[2];

380 
__IO
 
ušt32_t
 
BCC
;

381 
__I
 
ušt32_t
 
RESERVED8
[39];

382 
__IO
 
ušt32_t
 
DAB
[8];

383 
__IO
 
ušt32_t
 
DAP
[8];

384 
__IO
 
ušt32_t
 
DACNF
;

385 
__I
 
ušt32_t
 
RESERVED9
[56];

386 
__IO
 
ušt32_t
 
OVERRIDE0
;

387 
__IO
 
ušt32_t
 
OVERRIDE1
;

388 
__IO
 
ušt32_t
 
OVERRIDE2
;

389 
__IO
 
ušt32_t
 
OVERRIDE3
;

390 
__IO
 
ušt32_t
 
OVERRIDE4
;

391 
__I
 
ušt32_t
 
RESERVED10
[561];

392 
__IO
 
ušt32_t
 
POWER
;

393 } 
	tNRF_RADIO_Ty³
;

406 
__O
 
ušt32_t
 
TASKS_STARTRX
;

407 
__O
 
ušt32_t
 
TASKS_STOPRX
;

408 
__O
 
ušt32_t
 
TASKS_STARTTX
;

409 
__O
 
ušt32_t
 
TASKS_STOPTX
;

410 
__I
 
ušt32_t
 
RESERVED0
[3];

411 
__O
 
ušt32_t
 
TASKS_SUSPEND
;

412 
__I
 
ušt32_t
 
RESERVED1
[56];

413 
__IO
 
ušt32_t
 
EVENTS_CTS
;

414 
__IO
 
ušt32_t
 
EVENTS_NCTS
;

415 
__IO
 
ušt32_t
 
EVENTS_RXDRDY
;

416 
__I
 
ušt32_t
 
RESERVED2
[4];

417 
__IO
 
ušt32_t
 
EVENTS_TXDRDY
;

418 
__I
 
ušt32_t
 
RESERVED3
;

419 
__IO
 
ušt32_t
 
EVENTS_ERROR
;

420 
__I
 
ušt32_t
 
RESERVED4
[7];

421 
__IO
 
ušt32_t
 
EVENTS_RXTO
;

422 
__I
 
ušt32_t
 
RESERVED5
[46];

423 
__IO
 
ušt32_t
 
SHORTS
;

424 
__I
 
ušt32_t
 
RESERVED6
[64];

425 
__IO
 
ušt32_t
 
INTENSET
;

426 
__IO
 
ušt32_t
 
INTENCLR
;

427 
__I
 
ušt32_t
 
RESERVED7
[93];

428 
__IO
 
ušt32_t
 
ERRORSRC
;

429 
__I
 
ušt32_t
 
RESERVED8
[31];

430 
__IO
 
ušt32_t
 
ENABLE
;

431 
__I
 
ušt32_t
 
RESERVED9
;

432 
__IO
 
ušt32_t
 
PSELRTS
;

433 
__IO
 
ušt32_t
 
PSELTXD
;

434 
__IO
 
ušt32_t
 
PSELCTS
;

435 
__IO
 
ušt32_t
 
PSELRXD
;

436 
__I
 
ušt32_t
 
RXD
;

439 
__O
 
ušt32_t
 
TXD
;

440 
__I
 
ušt32_t
 
RESERVED10
;

441 
__IO
 
ušt32_t
 
BAUDRATE
;

442 
__I
 
ušt32_t
 
RESERVED11
[17];

443 
__IO
 
ušt32_t
 
CONFIG
;

444 
__I
 
ušt32_t
 
RESERVED12
[675];

445 
__IO
 
ušt32_t
 
POWER
;

446 } 
	tNRF_UART_Ty³
;

459 
__I
 
ušt32_t
 
RESERVED0
[66];

460 
__IO
 
ušt32_t
 
EVENTS_READY
;

461 
__I
 
ušt32_t
 
RESERVED1
[126];

462 
__IO
 
ušt32_t
 
INTENSET
;

463 
__IO
 
ušt32_t
 
INTENCLR
;

464 
__I
 
ušt32_t
 
RESERVED2
[125];

465 
__IO
 
ušt32_t
 
ENABLE
;

466 
__I
 
ušt32_t
 
RESERVED3
;

467 
__IO
 
ušt32_t
 
PSELSCK
;

468 
__IO
 
ušt32_t
 
PSELMOSI
;

469 
__IO
 
ušt32_t
 
PSELMISO
;

470 
__I
 
ušt32_t
 
RESERVED4
;

471 
__I
 
ušt32_t
 
RXD
;

472 
__IO
 
ušt32_t
 
TXD
;

473 
__I
 
ušt32_t
 
RESERVED5
;

474 
__IO
 
ušt32_t
 
FREQUENCY
;

475 
__I
 
ušt32_t
 
RESERVED6
[11];

476 
__IO
 
ušt32_t
 
CONFIG
;

477 
__I
 
ušt32_t
 
RESERVED7
[681];

478 
__IO
 
ušt32_t
 
POWER
;

479 } 
	tNRF_SPI_Ty³
;

492 
__O
 
ušt32_t
 
TASKS_STARTRX
;

493 
__I
 
ušt32_t
 
RESERVED0
;

494 
__O
 
ušt32_t
 
TASKS_STARTTX
;

495 
__I
 
ušt32_t
 
RESERVED1
[2];

496 
__O
 
ušt32_t
 
TASKS_STOP
;

497 
__I
 
ušt32_t
 
RESERVED2
;

498 
__O
 
ušt32_t
 
TASKS_SUSPEND
;

499 
__O
 
ušt32_t
 
TASKS_RESUME
;

500 
__I
 
ušt32_t
 
RESERVED3
[56];

501 
__IO
 
ušt32_t
 
EVENTS_STOPPED
;

502 
__IO
 
ušt32_t
 
EVENTS_RXDREADY
;

503 
__I
 
ušt32_t
 
RESERVED4
[4];

504 
__IO
 
ušt32_t
 
EVENTS_TXDSENT
;

505 
__I
 
ušt32_t
 
RESERVED5
;

506 
__IO
 
ušt32_t
 
EVENTS_ERROR
;

507 
__I
 
ušt32_t
 
RESERVED6
[4];

508 
__IO
 
ušt32_t
 
EVENTS_BB
;

509 
__I
 
ušt32_t
 
RESERVED7
[3];

510 
__IO
 
ušt32_t
 
EVENTS_SUSPENDED
;

511 
__I
 
ušt32_t
 
RESERVED8
[45];

512 
__IO
 
ušt32_t
 
SHORTS
;

513 
__I
 
ušt32_t
 
RESERVED9
[64];

514 
__IO
 
ušt32_t
 
INTENSET
;

515 
__IO
 
ušt32_t
 
INTENCLR
;

516 
__I
 
ušt32_t
 
RESERVED10
[110];

517 
__IO
 
ušt32_t
 
ERRORSRC
;

518 
__I
 
ušt32_t
 
RESERVED11
[14];

519 
__IO
 
ušt32_t
 
ENABLE
;

520 
__I
 
ušt32_t
 
RESERVED12
;

521 
__IO
 
ušt32_t
 
PSELSCL
;

522 
__IO
 
ušt32_t
 
PSELSDA
;

523 
__I
 
ušt32_t
 
RESERVED13
[2];

524 
__I
 
ušt32_t
 
RXD
;

525 
__IO
 
ušt32_t
 
TXD
;

526 
__I
 
ušt32_t
 
RESERVED14
;

527 
__IO
 
ušt32_t
 
FREQUENCY
;

528 
__I
 
ušt32_t
 
RESERVED15
[24];

529 
__IO
 
ušt32_t
 
ADDRESS
;

530 
__I
 
ušt32_t
 
RESERVED16
[668];

531 
__IO
 
ušt32_t
 
POWER
;

532 } 
	tNRF_TWI_Ty³
;

545 
__I
 
ušt32_t
 
RESERVED0
[9];

546 
__O
 
ušt32_t
 
TASKS_ACQUIRE
;

547 
__O
 
ušt32_t
 
TASKS_RELEASE
;

548 
__I
 
ušt32_t
 
RESERVED1
[54];

549 
__IO
 
ušt32_t
 
EVENTS_END
;

550 
__I
 
ušt32_t
 
RESERVED2
[8];

551 
__IO
 
ušt32_t
 
EVENTS_ACQUIRED
;

552 
__I
 
ušt32_t
 
RESERVED3
[53];

553 
__IO
 
ušt32_t
 
SHORTS
;

554 
__I
 
ušt32_t
 
RESERVED4
[64];

555 
__IO
 
ušt32_t
 
INTENSET
;

556 
__IO
 
ušt32_t
 
INTENCLR
;

557 
__I
 
ušt32_t
 
RESERVED5
[61];

558 
__I
 
ušt32_t
 
SEMSTAT
;

559 
__I
 
ušt32_t
 
RESERVED6
[15];

560 
__IO
 
ušt32_t
 
STATUS
;

561 
__I
 
ušt32_t
 
RESERVED7
[47];

562 
__IO
 
ušt32_t
 
ENABLE
;

563 
__I
 
ušt32_t
 
RESERVED8
;

564 
__IO
 
ušt32_t
 
PSELSCK
;

565 
__IO
 
ušt32_t
 
PSELMISO
;

566 
__IO
 
ušt32_t
 
PSELMOSI
;

567 
__IO
 
ušt32_t
 
PSELCSN
;

568 
__I
 
ušt32_t
 
RESERVED9
[7];

569 
__IO
 
ušt32_t
 
RXDPTR
;

570 
__IO
 
ušt32_t
 
MAXRX
;

571 
__I
 
ušt32_t
 
AMOUNTRX
;

572 
__I
 
ušt32_t
 
RESERVED10
;

573 
__IO
 
ušt32_t
 
TXDPTR
;

574 
__IO
 
ušt32_t
 
MAXTX
;

575 
__I
 
ušt32_t
 
AMOUNTTX
;

576 
__I
 
ušt32_t
 
RESERVED11
;

577 
__IO
 
ušt32_t
 
CONFIG
;

578 
__I
 
ušt32_t
 
RESERVED12
;

579 
__IO
 
ušt32_t
 
DEF
;

580 
__I
 
ušt32_t
 
RESERVED13
[24];

581 
__IO
 
ušt32_t
 
ORC
;

582 
__I
 
ušt32_t
 
RESERVED14
[654];

583 
__IO
 
ušt32_t
 
POWER
;

584 } 
	tNRF_SPIS_Ty³
;

597 
__O
 
ušt32_t
 
TASKS_OUT
[4];

598 
__I
 
ušt32_t
 
RESERVED0
[60];

599 
__IO
 
ušt32_t
 
EVENTS_IN
[4];

600 
__I
 
ušt32_t
 
RESERVED1
[27];

601 
__IO
 
ušt32_t
 
EVENTS_PORT
;

602 
__I
 
ušt32_t
 
RESERVED2
[97];

603 
__IO
 
ušt32_t
 
INTENSET
;

604 
__IO
 
ušt32_t
 
INTENCLR
;

605 
__I
 
ušt32_t
 
RESERVED3
[129];

606 
__IO
 
ušt32_t
 
CONFIG
[4];

607 
__I
 
ušt32_t
 
RESERVED4
[695];

608 
__IO
 
ušt32_t
 
POWER
;

609 } 
	tNRF_GPIOTE_Ty³
;

622 
__O
 
ušt32_t
 
TASKS_START
;

623 
__O
 
ušt32_t
 
TASKS_STOP
;

624 
__I
 
ušt32_t
 
RESERVED0
[62];

625 
__IO
 
ušt32_t
 
EVENTS_END
;

626 
__I
 
ušt32_t
 
RESERVED1
[128];

627 
__IO
 
ušt32_t
 
INTENSET
;

628 
__IO
 
ušt32_t
 
INTENCLR
;

629 
__I
 
ušt32_t
 
RESERVED2
[61];

630 
__I
 
ušt32_t
 
BUSY
;

631 
__I
 
ušt32_t
 
RESERVED3
[63];

632 
__IO
 
ušt32_t
 
ENABLE
;

633 
__IO
 
ušt32_t
 
CONFIG
;

634 
__I
 
ušt32_t
 
RESULT
;

635 
__I
 
ušt32_t
 
RESERVED4
[700];

636 
__IO
 
ušt32_t
 
POWER
;

637 } 
	tNRF_ADC_Ty³
;

650 
__O
 
ušt32_t
 
TASKS_START
;

651 
__O
 
ušt32_t
 
TASKS_STOP
;

652 
__O
 
ušt32_t
 
TASKS_COUNT
;

653 
__O
 
ušt32_t
 
TASKS_CLEAR
;

654 
__O
 
ušt32_t
 
TASKS_SHUTDOWN
;

655 
__I
 
ušt32_t
 
RESERVED0
[11];

656 
__O
 
ušt32_t
 
TASKS_CAPTURE
[4];

657 
__I
 
ušt32_t
 
RESERVED1
[60];

658 
__IO
 
ušt32_t
 
EVENTS_COMPARE
[4];

659 
__I
 
ušt32_t
 
RESERVED2
[44];

660 
__IO
 
ušt32_t
 
SHORTS
;

661 
__I
 
ušt32_t
 
RESERVED3
[64];

662 
__IO
 
ušt32_t
 
INTENSET
;

663 
__IO
 
ušt32_t
 
INTENCLR
;

664 
__I
 
ušt32_t
 
RESERVED4
[126];

665 
__IO
 
ušt32_t
 
MODE
;

666 
__IO
 
ušt32_t
 
BITMODE
;

667 
__I
 
ušt32_t
 
RESERVED5
;

668 
__IO
 
ušt32_t
 
PRESCALER
;

670 
__I
 
ušt32_t
 
RESERVED6
[11];

671 
__IO
 
ušt32_t
 
CC
[4];

672 
__I
 
ušt32_t
 
RESERVED7
[683];

673 
__IO
 
ušt32_t
 
POWER
;

674 } 
	tNRF_TIMER_Ty³
;

687 
__O
 
ušt32_t
 
TASKS_START
;

688 
__O
 
ušt32_t
 
TASKS_STOP
;

689 
__O
 
ušt32_t
 
TASKS_CLEAR
;

690 
__O
 
ušt32_t
 
TASKS_TRIGOVRFLW
;

691 
__I
 
ušt32_t
 
RESERVED0
[60];

692 
__IO
 
ušt32_t
 
EVENTS_TICK
;

693 
__IO
 
ušt32_t
 
EVENTS_OVRFLW
;

694 
__I
 
ušt32_t
 
RESERVED1
[14];

695 
__IO
 
ušt32_t
 
EVENTS_COMPARE
[4];

696 
__I
 
ušt32_t
 
RESERVED2
[109];

697 
__IO
 
ušt32_t
 
INTENSET
;

698 
__IO
 
ušt32_t
 
INTENCLR
;

699 
__I
 
ušt32_t
 
RESERVED3
[13];

700 
__IO
 
ušt32_t
 
EVTEN
;

701 
__IO
 
ušt32_t
 
EVTENSET
;

703 
__IO
 
ušt32_t
 
EVTENCLR
;

705 
__I
 
ušt32_t
 
RESERVED4
[110];

706 
__I
 
ušt32_t
 
COUNTER
;

707 
__IO
 
ušt32_t
 
PRESCALER
;

709 
__I
 
ušt32_t
 
RESERVED5
[13];

710 
__IO
 
ušt32_t
 
CC
[4];

711 
__I
 
ušt32_t
 
RESERVED6
[683];

712 
__IO
 
ušt32_t
 
POWER
;

713 } 
	tNRF_RTC_Ty³
;

726 
__O
 
ušt32_t
 
TASKS_START
;

727 
__O
 
ušt32_t
 
TASKS_STOP
;

728 
__I
 
ušt32_t
 
RESERVED0
[62];

729 
__IO
 
ušt32_t
 
EVENTS_DATARDY
;

730 
__I
 
ušt32_t
 
RESERVED1
[128];

731 
__IO
 
ušt32_t
 
INTENSET
;

732 
__IO
 
ušt32_t
 
INTENCLR
;

733 
__I
 
ušt32_t
 
RESERVED2
[127];

734 
__I
 
št32_t
 
TEMP
;

735 
__I
 
ušt32_t
 
RESERVED3
[700];

736 
__IO
 
ušt32_t
 
POWER
;

737 } 
	tNRF_TEMP_Ty³
;

750 
__O
 
ušt32_t
 
TASKS_START
;

751 
__O
 
ušt32_t
 
TASKS_STOP
;

752 
__I
 
ušt32_t
 
RESERVED0
[62];

753 
__IO
 
ušt32_t
 
EVENTS_VALRDY
;

754 
__I
 
ušt32_t
 
RESERVED1
[63];

755 
__IO
 
ušt32_t
 
SHORTS
;

756 
__I
 
ušt32_t
 
RESERVED2
[64];

757 
__IO
 
ušt32_t
 
INTENSET
;

758 
__IO
 
ušt32_t
 
INTENCLR
;

759 
__I
 
ušt32_t
 
RESERVED3
[126];

760 
__IO
 
ušt32_t
 
CONFIG
;

761 
__I
 
ušt32_t
 
VALUE
;

762 
__I
 
ušt32_t
 
RESERVED4
[700];

763 
__IO
 
ušt32_t
 
POWER
;

764 } 
	tNRF_RNG_Ty³
;

777 
__O
 
ušt32_t
 
TASKS_STARTECB
;

780 
__O
 
ušt32_t
 
TASKS_STOPECB
;

782 
__I
 
ušt32_t
 
RESERVED0
[62];

783 
__IO
 
ušt32_t
 
EVENTS_ENDECB
;

784 
__IO
 
ušt32_t
 
EVENTS_ERRORECB
;

786 
__I
 
ušt32_t
 
RESERVED1
[127];

787 
__IO
 
ušt32_t
 
INTENSET
;

788 
__IO
 
ušt32_t
 
INTENCLR
;

789 
__I
 
ušt32_t
 
RESERVED2
[126];

790 
__IO
 
ušt32_t
 
ECBDATAPTR
;

791 
__I
 
ušt32_t
 
RESERVED3
[701];

792 
__IO
 
ušt32_t
 
POWER
;

793 } 
	tNRF_ECB_Ty³
;

806 
__O
 
ušt32_t
 
TASKS_START
;

808 
__I
 
ušt32_t
 
RESERVED0
;

809 
__O
 
ušt32_t
 
TASKS_STOP
;

810 
__I
 
ušt32_t
 
RESERVED1
[61];

811 
__IO
 
ušt32_t
 
EVENTS_END
;

812 
__IO
 
ušt32_t
 
EVENTS_RESOLVED
;

813 
__IO
 
ušt32_t
 
EVENTS_NOTRESOLVED
;

814 
__I
 
ušt32_t
 
RESERVED2
[126];

815 
__IO
 
ušt32_t
 
INTENSET
;

816 
__IO
 
ušt32_t
 
INTENCLR
;

817 
__I
 
ušt32_t
 
RESERVED3
[61];

818 
__I
 
ušt32_t
 
STATUS
;

819 
__I
 
ušt32_t
 
RESERVED4
[63];

820 
__IO
 
ušt32_t
 
ENABLE
;

821 
__IO
 
ušt32_t
 
NIRK
;

822 
__IO
 
ušt32_t
 
IRKPTR
;

823 
__I
 
ušt32_t
 
RESERVED5
;

824 
__IO
 
ušt32_t
 
ADDRPTR
;

825 
__IO
 
ušt32_t
 
SCRATCHPTR
;

827 
__I
 
ušt32_t
 
RESERVED6
[697];

828 
__IO
 
ušt32_t
 
POWER
;

829 } 
	tNRF_AAR_Ty³
;

842 
__O
 
ušt32_t
 
TASKS_KSGEN
;

844 
__O
 
ušt32_t
 
TASKS_CRYPT
;

846 
__O
 
ušt32_t
 
TASKS_STOP
;

847 
__I
 
ušt32_t
 
RESERVED0
[61];

848 
__IO
 
ušt32_t
 
EVENTS_ENDKSGEN
;

849 
__IO
 
ušt32_t
 
EVENTS_ENDCRYPT
;

850 
__IO
 
ušt32_t
 
EVENTS_ERROR
;

851 
__I
 
ušt32_t
 
RESERVED1
[61];

852 
__IO
 
ušt32_t
 
SHORTS
;

853 
__I
 
ušt32_t
 
RESERVED2
[64];

854 
__IO
 
ušt32_t
 
INTENSET
;

855 
__IO
 
ušt32_t
 
INTENCLR
;

856 
__I
 
ušt32_t
 
RESERVED3
[61];

857 
__I
 
ušt32_t
 
MICSTATUS
;

858 
__I
 
ušt32_t
 
RESERVED4
[63];

859 
__IO
 
ušt32_t
 
ENABLE
;

860 
__IO
 
ušt32_t
 
MODE
;

861 
__IO
 
ušt32_t
 
CNFPTR
;

862 
__IO
 
ušt32_t
 
INPTR
;

863 
__IO
 
ušt32_t
 
OUTPTR
;

864 
__IO
 
ušt32_t
 
SCRATCHPTR
;

866 
__I
 
ušt32_t
 
RESERVED5
[697];

867 
__IO
 
ušt32_t
 
POWER
;

868 } 
	tNRF_CCM_Ty³
;

881 
__O
 
ušt32_t
 
TASKS_START
;

882 
__I
 
ušt32_t
 
RESERVED0
[63];

883 
__IO
 
ušt32_t
 
EVENTS_TIMEOUT
;

884 
__I
 
ušt32_t
 
RESERVED1
[128];

885 
__IO
 
ušt32_t
 
INTENSET
;

886 
__IO
 
ušt32_t
 
INTENCLR
;

887 
__I
 
ušt32_t
 
RESERVED2
[61];

888 
__I
 
ušt32_t
 
RUNSTATUS
;

889 
__I
 
ušt32_t
 
REQSTATUS
;

890 
__I
 
ušt32_t
 
RESERVED3
[63];

891 
__IO
 
ušt32_t
 
CRV
;

892 
__IO
 
ušt32_t
 
RREN
;

893 
__IO
 
ušt32_t
 
CONFIG
;

894 
__I
 
ušt32_t
 
RESERVED4
[60];

895 
__O
 
ušt32_t
 
RR
[8];

896 
__I
 
ušt32_t
 
RESERVED5
[631];

897 
__IO
 
ušt32_t
 
POWER
;

898 } 
	tNRF_WDT_Ty³
;

911 
__O
 
ušt32_t
 
TASKS_START
;

912 
__O
 
ušt32_t
 
TASKS_STOP
;

913 
__O
 
ušt32_t
 
TASKS_READCLRACC
;

915 
__I
 
ušt32_t
 
RESERVED0
[61];

916 
__IO
 
ušt32_t
 
EVENTS_SAMPLERDY
;

917 
__IO
 
ušt32_t
 
EVENTS_REPORTRDY
;

919 
__IO
 
ušt32_t
 
EVENTS_ACCOF
;

920 
__I
 
ušt32_t
 
RESERVED1
[61];

921 
__IO
 
ušt32_t
 
SHORTS
;

922 
__I
 
ušt32_t
 
RESERVED2
[64];

923 
__IO
 
ušt32_t
 
INTENSET
;

924 
__IO
 
ušt32_t
 
INTENCLR
;

925 
__I
 
ušt32_t
 
RESERVED3
[125];

926 
__IO
 
ušt32_t
 
ENABLE
;

927 
__IO
 
ušt32_t
 
LEDPOL
;

928 
__IO
 
ušt32_t
 
SAMPLEPER
;

929 
__I
 
št32_t
 
SAMPLE
;

930 
__IO
 
ušt32_t
 
REPORTPER
;

931 
__I
 
št32_t
 
ACC
;

932 
__I
 
št32_t
 
ACCREAD
;

934 
__IO
 
ušt32_t
 
PSELLED
;

935 
__IO
 
ušt32_t
 
PSELA
;

936 
__IO
 
ušt32_t
 
PSELB
;

937 
__IO
 
ušt32_t
 
DBFEN
;

938 
__I
 
ušt32_t
 
RESERVED4
[5];

939 
__IO
 
ušt32_t
 
LEDPRE
;

940 
__I
 
ušt32_t
 
ACCDBL
;

941 
__I
 
ušt32_t
 
ACCDBLREAD
;

943 
__I
 
ušt32_t
 
RESERVED5
[684];

944 
__IO
 
ušt32_t
 
POWER
;

945 } 
	tNRF_QDEC_Ty³
;

958 
__O
 
ušt32_t
 
TASKS_START
;

959 
__O
 
ušt32_t
 
TASKS_STOP
;

960 
__O
 
ušt32_t
 
TASKS_SAMPLE
;

961 
__I
 
ušt32_t
 
RESERVED0
[61];

962 
__IO
 
ušt32_t
 
EVENTS_READY
;

963 
__IO
 
ušt32_t
 
EVENTS_DOWN
;

964 
__IO
 
ušt32_t
 
EVENTS_UP
;

965 
__IO
 
ušt32_t
 
EVENTS_CROSS
;

966 
__I
 
ušt32_t
 
RESERVED1
[60];

967 
__IO
 
ušt32_t
 
SHORTS
;

968 
__I
 
ušt32_t
 
RESERVED2
[64];

969 
__IO
 
ušt32_t
 
INTENSET
;

970 
__IO
 
ušt32_t
 
INTENCLR
;

971 
__I
 
ušt32_t
 
RESERVED3
[61];

972 
__I
 
ušt32_t
 
RESULT
;

973 
__I
 
ušt32_t
 
RESERVED4
[63];

974 
__IO
 
ušt32_t
 
ENABLE
;

975 
__IO
 
ušt32_t
 
PSEL
;

976 
__IO
 
ušt32_t
 
REFSEL
;

977 
__IO
 
ušt32_t
 
EXTREFSEL
;

978 
__I
 
ušt32_t
 
RESERVED5
[4];

979 
__IO
 
ušt32_t
 
ANADETECT
;

980 
__I
 
ušt32_t
 
RESERVED6
[694];

981 
__IO
 
ušt32_t
 
POWER
;

982 } 
	tNRF_LPCOMP_Ty³
;

995 
__I
 
ušt32_t
 
UNUSED
;

996 } 
	tNRF_SWI_Ty³
;

1009 
__I
 
ušt32_t
 
RESERVED0
[256];

1010 
__I
 
ušt32_t
 
READY
;

1011 
__I
 
ušt32_t
 
RESERVED1
[64];

1012 
__IO
 
ušt32_t
 
CONFIG
;

1013 
__IO
 
ušt32_t
 
ERASEPAGE
;

1014 
__IO
 
ušt32_t
 
ERASEALL
;

1015 
__IO
 
ušt32_t
 
ERASEPROTECTEDPAGE
;

1016 
__IO
 
ušt32_t
 
ERASEUICR
;

1017 } 
	tNRF_NVMC_Ty³
;

1030 
PPI_TASKS_CHG_Ty³
 
TASKS_CHG
[4];

1031 
__I
 
ušt32_t
 
RESERVED0
[312];

1032 
__IO
 
ušt32_t
 
CHEN
;

1033 
__IO
 
ušt32_t
 
CHENSET
;

1034 
__IO
 
ušt32_t
 
CHENCLR
;

1035 
__I
 
ušt32_t
 
RESERVED1
;

1036 
PPI_CH_Ty³
 
CH
[16];

1037 
__I
 
ušt32_t
 
RESERVED2
[156];

1038 
__IO
 
ušt32_t
 
CHG
[4];

1039 } 
	tNRF_PPI_Ty³
;

1052 
__I
 
ušt32_t
 
RESERVED0
[4];

1053 
__I
 
ušt32_t
 
CODEPAGESIZE
;

1054 
__I
 
ušt32_t
 
CODESIZE
;

1055 
__I
 
ušt32_t
 
RBD
;

1056 
__I
 
ušt32_t
 
RESERVED1
[3];

1057 
__I
 
ušt32_t
 
CLENR0
;

1058 
__I
 
ušt32_t
 
PPFC
;

1059 
__I
 
ušt32_t
 
RESERVED2
;

1060 
__I
 
ušt32_t
 
NUMRAMBLOCK
;

1063 
__I
 
ušt32_t
 
SIZERAMBLOCK
[4];

1066 
__I
 
ušt32_t
 
SIZERAMBLOCKS
;

1068 
__I
 
ušt32_t
 
RESERVED3
[5];

1069 
__I
 
ušt32_t
 
CONFIGID
;

1070 
__I
 
ušt32_t
 
DEVICEID
[2];

1071 
__I
 
ušt32_t
 
RESERVED4
[6];

1072 
__I
 
ušt32_t
 
ER
[4];

1073 
__I
 
ušt32_t
 
IR
[4];

1074 
__I
 
ušt32_t
 
DEVICEADDRTYPE
;

1075 
__I
 
ušt32_t
 
DEVICEADDR
[2];

1076 
__I
 
ušt32_t
 
OVERRIDEEN
;

1077 
__I
 
ušt32_t
 
NRF_1MBIT
[5];

1079 
__I
 
ušt32_t
 
RESERVED5
[10];

1080 
__I
 
ušt32_t
 
BLE_1MBIT
[5];

1082 } 
	tNRF_FICR_Ty³
;

1095 
__IO
 
ušt32_t
 
CLENR0
;

1096 
__IO
 
ušt32_t
 
RBPCONF
;

1097 
__IO
 
ušt32_t
 
XTALFREQ
;

1098 
__I
 
ušt32_t
 
RESERVED0
;

1099 
__I
 
ušt32_t
 
FWID
;

1100 
__IO
 
ušt32_t
 
BOOTLOADERADDR
;

1101 } 
	tNRF_UICR_Ty³
;

1114 
__I
 
ušt32_t
 
RESERVED0
[321];

1115 
__IO
 
ušt32_t
 
OUT
;

1116 
__IO
 
ušt32_t
 
OUTSET
;

1117 
__IO
 
ušt32_t
 
OUTCLR
;

1118 
__I
 
ušt32_t
 
IN
;

1119 
__IO
 
ušt32_t
 
DIR
;

1120 
__IO
 
ušt32_t
 
DIRSET
;

1121 
__IO
 
ušt32_t
 
DIRCLR
;

1122 
__I
 
ušt32_t
 
RESERVED1
[120];

1123 
__IO
 
ušt32_t
 
PIN_CNF
[32];

1124 } 
	tNRF_GPIO_Ty³
;

1128 #ià
defšed
(
__CC_ARM
)

1129 #´agm¨
pÝ


1130 #–ià
defšed
(
__ICCARM__
)

1132 #–ià
defšed
(
__GNUC__
)

1134 #–ià
defšed
(
__TMS470__
)

1136 #–ià
defšed
(
__TASKING__
)

1137 #´agm¨
w¬nšg
 
»¡Üe


1139 #w¬nšg 
NÙ
 
suµÜ‹d
 
compž”
 
ty³


1149 
	#NRF_POWER_BASE
 0x40000000UL

	)

1150 
	#NRF_CLOCK_BASE
 0x40000000UL

	)

1151 
	#NRF_MPU_BASE
 0x40000000UL

	)

1152 
	#NRF_PU_BASE
 0x40000000UL

	)

1153 
	#NRF_AMLI_BASE
 0x40000000UL

	)

1154 
	#NRF_RADIO_BASE
 0x40001000UL

	)

1155 
	#NRF_UART0_BASE
 0x40002000UL

	)

1156 
	#NRF_SPI0_BASE
 0x40003000UL

	)

1157 
	#NRF_TWI0_BASE
 0x40003000UL

	)

1158 
	#NRF_SPI1_BASE
 0x40004000UL

	)

1159 
	#NRF_TWI1_BASE
 0x40004000UL

	)

1160 
	#NRF_SPIS1_BASE
 0x40004000UL

	)

1161 
	#NRF_GPIOTE_BASE
 0x40006000UL

	)

1162 
	#NRF_ADC_BASE
 0x40007000UL

	)

1163 
	#NRF_TIMER0_BASE
 0x40008000UL

	)

1164 
	#NRF_TIMER1_BASE
 0x40009000UL

	)

1165 
	#NRF_TIMER2_BASE
 0x4000A000UL

	)

1166 
	#NRF_RTC0_BASE
 0x4000B000UL

	)

1167 
	#NRF_TEMP_BASE
 0x4000C000UL

	)

1168 
	#NRF_RNG_BASE
 0x4000D000UL

	)

1169 
	#NRF_ECB_BASE
 0x4000E000UL

	)

1170 
	#NRF_AAR_BASE
 0x4000F000UL

	)

1171 
	#NRF_CCM_BASE
 0x4000F000UL

	)

1172 
	#NRF_WDT_BASE
 0x40010000UL

	)

1173 
	#NRF_RTC1_BASE
 0x40011000UL

	)

1174 
	#NRF_QDEC_BASE
 0x40012000UL

	)

1175 
	#NRF_LPCOMP_BASE
 0x40013000UL

	)

1176 
	#NRF_SWI_BASE
 0x40014000UL

	)

1177 
	#NRF_NVMC_BASE
 0x4001E000UL

	)

1178 
	#NRF_PPI_BASE
 0x4001F000UL

	)

1179 
	#NRF_FICR_BASE
 0x10000000UL

	)

1180 
	#NRF_UICR_BASE
 0x10001000UL

	)

1181 
	#NRF_GPIO_BASE
 0x50000000UL

	)

1188 
	#NRF_POWER
 ((
NRF_POWER_Ty³
 *è
NRF_POWER_BASE
)

	)

1189 
	#NRF_CLOCK
 ((
NRF_CLOCK_Ty³
 *è
NRF_CLOCK_BASE
)

	)

1190 
	#NRF_MPU
 ((
NRF_MPU_Ty³
 *è
NRF_MPU_BASE
)

	)

1191 
	#NRF_PU
 ((
NRF_PU_Ty³
 *è
NRF_PU_BASE
)

	)

1192 
	#NRF_AMLI
 ((
NRF_AMLI_Ty³
 *è
NRF_AMLI_BASE
)

	)

1193 
	#NRF_RADIO
 ((
NRF_RADIO_Ty³
 *è
NRF_RADIO_BASE
)

	)

1194 
	#NRF_UART0
 ((
NRF_UART_Ty³
 *è
NRF_UART0_BASE
)

	)

1195 
	#NRF_SPI0
 ((
NRF_SPI_Ty³
 *è
NRF_SPI0_BASE
)

	)

1196 
	#NRF_TWI0
 ((
NRF_TWI_Ty³
 *è
NRF_TWI0_BASE
)

	)

1197 
	#NRF_SPI1
 ((
NRF_SPI_Ty³
 *è
NRF_SPI1_BASE
)

	)

1198 
	#NRF_TWI1
 ((
NRF_TWI_Ty³
 *è
NRF_TWI1_BASE
)

	)

1199 
	#NRF_SPIS1
 ((
NRF_SPIS_Ty³
 *è
NRF_SPIS1_BASE
)

	)

1200 
	#NRF_GPIOTE
 ((
NRF_GPIOTE_Ty³
 *è
NRF_GPIOTE_BASE
)

	)

1201 
	#NRF_ADC
 ((
NRF_ADC_Ty³
 *è
NRF_ADC_BASE
)

	)

1202 
	#NRF_TIMER0
 ((
NRF_TIMER_Ty³
 *è
NRF_TIMER0_BASE
)

	)

1203 
	#NRF_TIMER1
 ((
NRF_TIMER_Ty³
 *è
NRF_TIMER1_BASE
)

	)

1204 
	#NRF_TIMER2
 ((
NRF_TIMER_Ty³
 *è
NRF_TIMER2_BASE
)

	)

1205 
	#NRF_RTC0
 ((
NRF_RTC_Ty³
 *è
NRF_RTC0_BASE
)

	)

1206 
	#NRF_TEMP
 ((
NRF_TEMP_Ty³
 *è
NRF_TEMP_BASE
)

	)

1207 
	#NRF_RNG
 ((
NRF_RNG_Ty³
 *è
NRF_RNG_BASE
)

	)

1208 
	#NRF_ECB
 ((
NRF_ECB_Ty³
 *è
NRF_ECB_BASE
)

	)

1209 
	#NRF_AAR
 ((
NRF_AAR_Ty³
 *è
NRF_AAR_BASE
)

	)

1210 
	#NRF_CCM
 ((
NRF_CCM_Ty³
 *è
NRF_CCM_BASE
)

	)

1211 
	#NRF_WDT
 ((
NRF_WDT_Ty³
 *è
NRF_WDT_BASE
)

	)

1212 
	#NRF_RTC1
 ((
NRF_RTC_Ty³
 *è
NRF_RTC1_BASE
)

	)

1213 
	#NRF_QDEC
 ((
NRF_QDEC_Ty³
 *è
NRF_QDEC_BASE
)

	)

1214 
	#NRF_LPCOMP
 ((
NRF_LPCOMP_Ty³
 *è
NRF_LPCOMP_BASE
)

	)

1215 
	#NRF_SWI
 ((
NRF_SWI_Ty³
 *è
NRF_SWI_BASE
)

	)

1216 
	#NRF_NVMC
 ((
NRF_NVMC_Ty³
 *è
NRF_NVMC_BASE
)

	)

1217 
	#NRF_PPI
 ((
NRF_PPI_Ty³
 *è
NRF_PPI_BASE
)

	)

1218 
	#NRF_FICR
 ((
NRF_FICR_Ty³
 *è
NRF_FICR_BASE
)

	)

1219 
	#NRF_UICR
 ((
NRF_UICR_Ty³
 *è
NRF_UICR_BASE
)

	)

1220 
	#NRF_GPIO
 ((
NRF_GPIO_Ty³
 *è
NRF_GPIO_BASE
)

	)

1227 #ifdeà
__ýlu¥lus


	@H:\WORKSPACE\NRF51\SmartWatch\Inc\nrf51_bitfields.h

30 #iâdeà
__NRF51_BITS_H


31 
	#__NRF51_BITS_H


	)

35 
	~<cÜe_cm0.h
>

44 
	#AAR_INTENSET_NOTRESOLVED_Pos
 (2ULè

	)

45 
	#AAR_INTENSET_NOTRESOLVED_Msk
 (0x1UL << 
AAR_INTENSET_NOTRESOLVED_Pos
è

	)

46 
	#AAR_INTENSET_NOTRESOLVED_Di§bËd
 (0ULè

	)

47 
	#AAR_INTENSET_NOTRESOLVED_EÇbËd
 (1ULè

	)

48 
	#AAR_INTENSET_NOTRESOLVED_S‘
 (1ULè

	)

51 
	#AAR_INTENSET_RESOLVED_Pos
 (1ULè

	)

52 
	#AAR_INTENSET_RESOLVED_Msk
 (0x1UL << 
AAR_INTENSET_RESOLVED_Pos
è

	)

53 
	#AAR_INTENSET_RESOLVED_Di§bËd
 (0ULè

	)

54 
	#AAR_INTENSET_RESOLVED_EÇbËd
 (1ULè

	)

55 
	#AAR_INTENSET_RESOLVED_S‘
 (1ULè

	)

58 
	#AAR_INTENSET_END_Pos
 (0ULè

	)

59 
	#AAR_INTENSET_END_Msk
 (0x1UL << 
AAR_INTENSET_END_Pos
è

	)

60 
	#AAR_INTENSET_END_Di§bËd
 (0ULè

	)

61 
	#AAR_INTENSET_END_EÇbËd
 (1ULè

	)

62 
	#AAR_INTENSET_END_S‘
 (1ULè

	)

68 
	#AAR_INTENCLR_NOTRESOLVED_Pos
 (2ULè

	)

69 
	#AAR_INTENCLR_NOTRESOLVED_Msk
 (0x1UL << 
AAR_INTENCLR_NOTRESOLVED_Pos
è

	)

70 
	#AAR_INTENCLR_NOTRESOLVED_Di§bËd
 (0ULè

	)

71 
	#AAR_INTENCLR_NOTRESOLVED_EÇbËd
 (1ULè

	)

72 
	#AAR_INTENCLR_NOTRESOLVED_CË¬
 (1ULè

	)

75 
	#AAR_INTENCLR_RESOLVED_Pos
 (1ULè

	)

76 
	#AAR_INTENCLR_RESOLVED_Msk
 (0x1UL << 
AAR_INTENCLR_RESOLVED_Pos
è

	)

77 
	#AAR_INTENCLR_RESOLVED_Di§bËd
 (0ULè

	)

78 
	#AAR_INTENCLR_RESOLVED_EÇbËd
 (1ULè

	)

79 
	#AAR_INTENCLR_RESOLVED_CË¬
 (1ULè

	)

82 
	#AAR_INTENCLR_END_Pos
 (0ULè

	)

83 
	#AAR_INTENCLR_END_Msk
 (0x1UL << 
AAR_INTENCLR_END_Pos
è

	)

84 
	#AAR_INTENCLR_END_Di§bËd
 (0ULè

	)

85 
	#AAR_INTENCLR_END_EÇbËd
 (1ULè

	)

86 
	#AAR_INTENCLR_END_CË¬
 (1ULè

	)

92 
	#AAR_STATUS_STATUS_Pos
 (0ULè

	)

93 
	#AAR_STATUS_STATUS_Msk
 (0xFUL << 
AAR_STATUS_STATUS_Pos
è

	)

99 
	#AAR_ENABLE_ENABLE_Pos
 (0ULè

	)

100 
	#AAR_ENABLE_ENABLE_Msk
 (0x3UL << 
AAR_ENABLE_ENABLE_Pos
è

	)

101 
	#AAR_ENABLE_ENABLE_Di§bËd
 (0x00ULè

	)

102 
	#AAR_ENABLE_ENABLE_EÇbËd
 (0x03ULè

	)

108 
	#AAR_NIRK_NIRK_Pos
 (0ULè

	)

109 
	#AAR_NIRK_NIRK_Msk
 (0x1FUL << 
AAR_NIRK_NIRK_Pos
è

	)

115 
	#AAR_POWER_POWER_Pos
 (0ULè

	)

116 
	#AAR_POWER_POWER_Msk
 (0x1UL << 
AAR_POWER_POWER_Pos
è

	)

117 
	#AAR_POWER_POWER_Di§bËd
 (0ULè

	)

118 
	#AAR_POWER_POWER_EÇbËd
 (1ULè

	)

128 
	#ADC_INTENSET_END_Pos
 (0ULè

	)

129 
	#ADC_INTENSET_END_Msk
 (0x1UL << 
ADC_INTENSET_END_Pos
è

	)

130 
	#ADC_INTENSET_END_Di§bËd
 (0ULè

	)

131 
	#ADC_INTENSET_END_EÇbËd
 (1ULè

	)

132 
	#ADC_INTENSET_END_S‘
 (1ULè

	)

138 
	#ADC_INTENCLR_END_Pos
 (0ULè

	)

139 
	#ADC_INTENCLR_END_Msk
 (0x1UL << 
ADC_INTENCLR_END_Pos
è

	)

140 
	#ADC_INTENCLR_END_Di§bËd
 (0ULè

	)

141 
	#ADC_INTENCLR_END_EÇbËd
 (1ULè

	)

142 
	#ADC_INTENCLR_END_CË¬
 (1ULè

	)

148 
	#ADC_BUSY_BUSY_Pos
 (0ULè

	)

149 
	#ADC_BUSY_BUSY_Msk
 (0x1UL << 
ADC_BUSY_BUSY_Pos
è

	)

150 
	#ADC_BUSY_BUSY_R—dy
 (0ULè

	)

151 
	#ADC_BUSY_BUSY_Busy
 (1ULè

	)

157 
	#ADC_ENABLE_ENABLE_Pos
 (0ULè

	)

158 
	#ADC_ENABLE_ENABLE_Msk
 (0x3UL << 
ADC_ENABLE_ENABLE_Pos
è

	)

159 
	#ADC_ENABLE_ENABLE_Di§bËd
 (0x00ULè

	)

160 
	#ADC_ENABLE_ENABLE_EÇbËd
 (0x01ULè

	)

166 
	#ADC_CONFIG_EXTREFSEL_Pos
 (16ULè

	)

167 
	#ADC_CONFIG_EXTREFSEL_Msk
 (0x3UL << 
ADC_CONFIG_EXTREFSEL_Pos
è

	)

168 
	#ADC_CONFIG_EXTREFSEL_NÚe
 (0ULè

	)

169 
	#ADC_CONFIG_EXTREFSEL_AÇlogReã»nû0
 (1ULè

	)

170 
	#ADC_CONFIG_EXTREFSEL_AÇlogReã»nû1
 (2ULè

	)

173 
	#ADC_CONFIG_PSEL_Pos
 (8ULè

	)

174 
	#ADC_CONFIG_PSEL_Msk
 (0xFFUL << 
ADC_CONFIG_PSEL_Pos
è

	)

175 
	#ADC_CONFIG_PSEL_Di§bËd
 (0ULè

	)

176 
	#ADC_CONFIG_PSEL_AÇlogIÅut0
 (1ULè

	)

177 
	#ADC_CONFIG_PSEL_AÇlogIÅut1
 (2ULè

	)

178 
	#ADC_CONFIG_PSEL_AÇlogIÅut2
 (4ULè

	)

179 
	#ADC_CONFIG_PSEL_AÇlogIÅut3
 (8ULè

	)

180 
	#ADC_CONFIG_PSEL_AÇlogIÅut4
 (16ULè

	)

181 
	#ADC_CONFIG_PSEL_AÇlogIÅut5
 (32ULè

	)

182 
	#ADC_CONFIG_PSEL_AÇlogIÅut6
 (64ULè

	)

183 
	#ADC_CONFIG_PSEL_AÇlogIÅut7
 (128ULè

	)

186 
	#ADC_CONFIG_REFSEL_Pos
 (5ULè

	)

187 
	#ADC_CONFIG_REFSEL_Msk
 (0x3UL << 
ADC_CONFIG_REFSEL_Pos
è

	)

188 
	#ADC_CONFIG_REFSEL_VBG
 (0x00ULè

	)

189 
	#ADC_CONFIG_REFSEL_Ex‹º®
 (0x01ULè

	)

190 
	#ADC_CONFIG_REFSEL_SuµlyOÃH®fP»sÿlšg
 (0x02ULè

	)

191 
	#ADC_CONFIG_REFSEL_SuµlyOÃThœdP»sÿlšg
 (0x03ULè

	)

194 
	#ADC_CONFIG_INPSEL_Pos
 (2ULè

	)

195 
	#ADC_CONFIG_INPSEL_Msk
 (0x7UL << 
ADC_CONFIG_INPSEL_Pos
è

	)

196 
	#ADC_CONFIG_INPSEL_AÇlogIÅutNoP»sÿlšg
 (0x00ULè

	)

197 
	#ADC_CONFIG_INPSEL_AÇlogIÅutTwoThœdsP»sÿlšg
 (0x01ULè

	)

198 
	#ADC_CONFIG_INPSEL_AÇlogIÅutOÃThœdP»sÿlšg
 (0x02ULè

	)

199 
	#ADC_CONFIG_INPSEL_SuµlyTwoThœdsP»sÿlšg
 (0x05ULè

	)

200 
	#ADC_CONFIG_INPSEL_SuµlyOÃThœdP»sÿlšg
 (0x06ULè

	)

203 
	#ADC_CONFIG_RES_Pos
 (0ULè

	)

204 
	#ADC_CONFIG_RES_Msk
 (0x3UL << 
ADC_CONFIG_RES_Pos
è

	)

205 
	#ADC_CONFIG_RES_8b™
 (0x00ULè

	)

206 
	#ADC_CONFIG_RES_9b™
 (0x01ULè

	)

207 
	#ADC_CONFIG_RES_10b™
 (0x02ULè

	)

213 
	#ADC_RESULT_RESULT_Pos
 (0ULè

	)

214 
	#ADC_RESULT_RESULT_Msk
 (0x3FFUL << 
ADC_RESULT_RESULT_Pos
è

	)

220 
	#ADC_POWER_POWER_Pos
 (0ULè

	)

221 
	#ADC_POWER_POWER_Msk
 (0x1UL << 
ADC_POWER_POWER_Pos
è

	)

222 
	#ADC_POWER_POWER_Di§bËd
 (0ULè

	)

223 
	#ADC_POWER_POWER_EÇbËd
 (1ULè

	)

233 
	#AMLI_RAMPRI_CPU0_RAM7_Pos
 (28ULè

	)

234 
	#AMLI_RAMPRI_CPU0_RAM7_Msk
 (0xFUL << 
AMLI_RAMPRI_CPU0_RAM7_Pos
è

	)

235 
	#AMLI_RAMPRI_CPU0_RAM7_Pri0
 (0x0ULè

	)

236 
	#AMLI_RAMPRI_CPU0_RAM7_Pri2
 (0x2ULè

	)

237 
	#AMLI_RAMPRI_CPU0_RAM7_Pri4
 (0x4ULè

	)

238 
	#AMLI_RAMPRI_CPU0_RAM7_Pri6
 (0x6ULè

	)

239 
	#AMLI_RAMPRI_CPU0_RAM7_Pri8
 (0x8ULè

	)

240 
	#AMLI_RAMPRI_CPU0_RAM7_Pri10
 (0xAULè

	)

241 
	#AMLI_RAMPRI_CPU0_RAM7_Pri12
 (0xCULè

	)

242 
	#AMLI_RAMPRI_CPU0_RAM7_Pri14
 (0xEULè

	)

245 
	#AMLI_RAMPRI_CPU0_RAM6_Pos
 (24ULè

	)

246 
	#AMLI_RAMPRI_CPU0_RAM6_Msk
 (0xFUL << 
AMLI_RAMPRI_CPU0_RAM6_Pos
è

	)

247 
	#AMLI_RAMPRI_CPU0_RAM6_Pri0
 (0x0ULè

	)

248 
	#AMLI_RAMPRI_CPU0_RAM6_Pri2
 (0x2ULè

	)

249 
	#AMLI_RAMPRI_CPU0_RAM6_Pri4
 (0x4ULè

	)

250 
	#AMLI_RAMPRI_CPU0_RAM6_Pri6
 (0x6ULè

	)

251 
	#AMLI_RAMPRI_CPU0_RAM6_Pri8
 (0x8ULè

	)

252 
	#AMLI_RAMPRI_CPU0_RAM6_Pri10
 (0xAULè

	)

253 
	#AMLI_RAMPRI_CPU0_RAM6_Pri12
 (0xCULè

	)

254 
	#AMLI_RAMPRI_CPU0_RAM6_Pri14
 (0xEULè

	)

257 
	#AMLI_RAMPRI_CPU0_RAM5_Pos
 (20ULè

	)

258 
	#AMLI_RAMPRI_CPU0_RAM5_Msk
 (0xFUL << 
AMLI_RAMPRI_CPU0_RAM5_Pos
è

	)

259 
	#AMLI_RAMPRI_CPU0_RAM5_Pri0
 (0x0ULè

	)

260 
	#AMLI_RAMPRI_CPU0_RAM5_Pri2
 (0x2ULè

	)

261 
	#AMLI_RAMPRI_CPU0_RAM5_Pri4
 (0x4ULè

	)

262 
	#AMLI_RAMPRI_CPU0_RAM5_Pri6
 (0x6ULè

	)

263 
	#AMLI_RAMPRI_CPU0_RAM5_Pri8
 (0x8ULè

	)

264 
	#AMLI_RAMPRI_CPU0_RAM5_Pri10
 (0xAULè

	)

265 
	#AMLI_RAMPRI_CPU0_RAM5_Pri12
 (0xCULè

	)

266 
	#AMLI_RAMPRI_CPU0_RAM5_Pri14
 (0xEULè

	)

269 
	#AMLI_RAMPRI_CPU0_RAM4_Pos
 (16ULè

	)

270 
	#AMLI_RAMPRI_CPU0_RAM4_Msk
 (0xFUL << 
AMLI_RAMPRI_CPU0_RAM4_Pos
è

	)

271 
	#AMLI_RAMPRI_CPU0_RAM4_Pri0
 (0x0ULè

	)

272 
	#AMLI_RAMPRI_CPU0_RAM4_Pri2
 (0x2ULè

	)

273 
	#AMLI_RAMPRI_CPU0_RAM4_Pri4
 (0x4ULè

	)

274 
	#AMLI_RAMPRI_CPU0_RAM4_Pri6
 (0x6ULè

	)

275 
	#AMLI_RAMPRI_CPU0_RAM4_Pri8
 (0x8ULè

	)

276 
	#AMLI_RAMPRI_CPU0_RAM4_Pri10
 (0xAULè

	)

277 
	#AMLI_RAMPRI_CPU0_RAM4_Pri12
 (0xCULè

	)

278 
	#AMLI_RAMPRI_CPU0_RAM4_Pri14
 (0xEULè

	)

281 
	#AMLI_RAMPRI_CPU0_RAM3_Pos
 (12ULè

	)

282 
	#AMLI_RAMPRI_CPU0_RAM3_Msk
 (0xFUL << 
AMLI_RAMPRI_CPU0_RAM3_Pos
è

	)

283 
	#AMLI_RAMPRI_CPU0_RAM3_Pri0
 (0x0ULè

	)

284 
	#AMLI_RAMPRI_CPU0_RAM3_Pri2
 (0x2ULè

	)

285 
	#AMLI_RAMPRI_CPU0_RAM3_Pri4
 (0x4ULè

	)

286 
	#AMLI_RAMPRI_CPU0_RAM3_Pri6
 (0x6ULè

	)

287 
	#AMLI_RAMPRI_CPU0_RAM3_Pri8
 (0x8ULè

	)

288 
	#AMLI_RAMPRI_CPU0_RAM3_Pri10
 (0xAULè

	)

289 
	#AMLI_RAMPRI_CPU0_RAM3_Pri12
 (0xCULè

	)

290 
	#AMLI_RAMPRI_CPU0_RAM3_Pri14
 (0xEULè

	)

293 
	#AMLI_RAMPRI_CPU0_RAM2_Pos
 (8ULè

	)

294 
	#AMLI_RAMPRI_CPU0_RAM2_Msk
 (0xFUL << 
AMLI_RAMPRI_CPU0_RAM2_Pos
è

	)

295 
	#AMLI_RAMPRI_CPU0_RAM2_Pri0
 (0x0ULè

	)

296 
	#AMLI_RAMPRI_CPU0_RAM2_Pri2
 (0x2ULè

	)

297 
	#AMLI_RAMPRI_CPU0_RAM2_Pri4
 (0x4ULè

	)

298 
	#AMLI_RAMPRI_CPU0_RAM2_Pri6
 (0x6ULè

	)

299 
	#AMLI_RAMPRI_CPU0_RAM2_Pri8
 (0x8ULè

	)

300 
	#AMLI_RAMPRI_CPU0_RAM2_Pri10
 (0xAULè

	)

301 
	#AMLI_RAMPRI_CPU0_RAM2_Pri12
 (0xCULè

	)

302 
	#AMLI_RAMPRI_CPU0_RAM2_Pri14
 (0xEULè

	)

305 
	#AMLI_RAMPRI_CPU0_RAM1_Pos
 (4ULè

	)

306 
	#AMLI_RAMPRI_CPU0_RAM1_Msk
 (0xFUL << 
AMLI_RAMPRI_CPU0_RAM1_Pos
è

	)

307 
	#AMLI_RAMPRI_CPU0_RAM1_Pri0
 (0x0ULè

	)

308 
	#AMLI_RAMPRI_CPU0_RAM1_Pri2
 (0x2ULè

	)

309 
	#AMLI_RAMPRI_CPU0_RAM1_Pri4
 (0x4ULè

	)

310 
	#AMLI_RAMPRI_CPU0_RAM1_Pri6
 (0x6ULè

	)

311 
	#AMLI_RAMPRI_CPU0_RAM1_Pri8
 (0x8ULè

	)

312 
	#AMLI_RAMPRI_CPU0_RAM1_Pri10
 (0xAULè

	)

313 
	#AMLI_RAMPRI_CPU0_RAM1_Pri12
 (0xCULè

	)

314 
	#AMLI_RAMPRI_CPU0_RAM1_Pri14
 (0xEULè

	)

317 
	#AMLI_RAMPRI_CPU0_RAM0_Pos
 (0ULè

	)

318 
	#AMLI_RAMPRI_CPU0_RAM0_Msk
 (0xFUL << 
AMLI_RAMPRI_CPU0_RAM0_Pos
è

	)

319 
	#AMLI_RAMPRI_CPU0_RAM0_Pri0
 (0x0ULè

	)

320 
	#AMLI_RAMPRI_CPU0_RAM0_Pri2
 (0x2ULè

	)

321 
	#AMLI_RAMPRI_CPU0_RAM0_Pri4
 (0x4ULè

	)

322 
	#AMLI_RAMPRI_CPU0_RAM0_Pri6
 (0x6ULè

	)

323 
	#AMLI_RAMPRI_CPU0_RAM0_Pri8
 (0x8ULè

	)

324 
	#AMLI_RAMPRI_CPU0_RAM0_Pri10
 (0xAULè

	)

325 
	#AMLI_RAMPRI_CPU0_RAM0_Pri12
 (0xCULè

	)

326 
	#AMLI_RAMPRI_CPU0_RAM0_Pri14
 (0xEULè

	)

332 
	#AMLI_RAMPRI_SPIS1_RAM7_Pos
 (28ULè

	)

333 
	#AMLI_RAMPRI_SPIS1_RAM7_Msk
 (0xFUL << 
AMLI_RAMPRI_SPIS1_RAM7_Pos
è

	)

334 
	#AMLI_RAMPRI_SPIS1_RAM7_Pri0
 (0x0ULè

	)

335 
	#AMLI_RAMPRI_SPIS1_RAM7_Pri2
 (0x2ULè

	)

336 
	#AMLI_RAMPRI_SPIS1_RAM7_Pri4
 (0x4ULè

	)

337 
	#AMLI_RAMPRI_SPIS1_RAM7_Pri6
 (0x6ULè

	)

338 
	#AMLI_RAMPRI_SPIS1_RAM7_Pri8
 (0x8ULè

	)

339 
	#AMLI_RAMPRI_SPIS1_RAM7_Pri10
 (0xAULè

	)

340 
	#AMLI_RAMPRI_SPIS1_RAM7_Pri12
 (0xCULè

	)

341 
	#AMLI_RAMPRI_SPIS1_RAM7_Pri14
 (0xEULè

	)

344 
	#AMLI_RAMPRI_SPIS1_RAM6_Pos
 (24ULè

	)

345 
	#AMLI_RAMPRI_SPIS1_RAM6_Msk
 (0xFUL << 
AMLI_RAMPRI_SPIS1_RAM6_Pos
è

	)

346 
	#AMLI_RAMPRI_SPIS1_RAM6_Pri0
 (0x0ULè

	)

347 
	#AMLI_RAMPRI_SPIS1_RAM6_Pri2
 (0x2ULè

	)

348 
	#AMLI_RAMPRI_SPIS1_RAM6_Pri4
 (0x4ULè

	)

349 
	#AMLI_RAMPRI_SPIS1_RAM6_Pri6
 (0x6ULè

	)

350 
	#AMLI_RAMPRI_SPIS1_RAM6_Pri8
 (0x8ULè

	)

351 
	#AMLI_RAMPRI_SPIS1_RAM6_Pri10
 (0xAULè

	)

352 
	#AMLI_RAMPRI_SPIS1_RAM6_Pri12
 (0xCULè

	)

353 
	#AMLI_RAMPRI_SPIS1_RAM6_Pri14
 (0xEULè

	)

356 
	#AMLI_RAMPRI_SPIS1_RAM5_Pos
 (20ULè

	)

357 
	#AMLI_RAMPRI_SPIS1_RAM5_Msk
 (0xFUL << 
AMLI_RAMPRI_SPIS1_RAM5_Pos
è

	)

358 
	#AMLI_RAMPRI_SPIS1_RAM5_Pri0
 (0x0ULè

	)

359 
	#AMLI_RAMPRI_SPIS1_RAM5_Pri2
 (0x2ULè

	)

360 
	#AMLI_RAMPRI_SPIS1_RAM5_Pri4
 (0x4ULè

	)

361 
	#AMLI_RAMPRI_SPIS1_RAM5_Pri6
 (0x6ULè

	)

362 
	#AMLI_RAMPRI_SPIS1_RAM5_Pri8
 (0x8ULè

	)

363 
	#AMLI_RAMPRI_SPIS1_RAM5_Pri10
 (0xAULè

	)

364 
	#AMLI_RAMPRI_SPIS1_RAM5_Pri12
 (0xCULè

	)

365 
	#AMLI_RAMPRI_SPIS1_RAM5_Pri14
 (0xEULè

	)

368 
	#AMLI_RAMPRI_SPIS1_RAM4_Pos
 (16ULè

	)

369 
	#AMLI_RAMPRI_SPIS1_RAM4_Msk
 (0xFUL << 
AMLI_RAMPRI_SPIS1_RAM4_Pos
è

	)

370 
	#AMLI_RAMPRI_SPIS1_RAM4_Pri0
 (0x0ULè

	)

371 
	#AMLI_RAMPRI_SPIS1_RAM4_Pri2
 (0x2ULè

	)

372 
	#AMLI_RAMPRI_SPIS1_RAM4_Pri4
 (0x4ULè

	)

373 
	#AMLI_RAMPRI_SPIS1_RAM4_Pri6
 (0x6ULè

	)

374 
	#AMLI_RAMPRI_SPIS1_RAM4_Pri8
 (0x8ULè

	)

375 
	#AMLI_RAMPRI_SPIS1_RAM4_Pri10
 (0xAULè

	)

376 
	#AMLI_RAMPRI_SPIS1_RAM4_Pri12
 (0xCULè

	)

377 
	#AMLI_RAMPRI_SPIS1_RAM4_Pri14
 (0xEULè

	)

380 
	#AMLI_RAMPRI_SPIS1_RAM3_Pos
 (12ULè

	)

381 
	#AMLI_RAMPRI_SPIS1_RAM3_Msk
 (0xFUL << 
AMLI_RAMPRI_SPIS1_RAM3_Pos
è

	)

382 
	#AMLI_RAMPRI_SPIS1_RAM3_Pri0
 (0x0ULè

	)

383 
	#AMLI_RAMPRI_SPIS1_RAM3_Pri2
 (0x2ULè

	)

384 
	#AMLI_RAMPRI_SPIS1_RAM3_Pri4
 (0x4ULè

	)

385 
	#AMLI_RAMPRI_SPIS1_RAM3_Pri6
 (0x6ULè

	)

386 
	#AMLI_RAMPRI_SPIS1_RAM3_Pri8
 (0x8ULè

	)

387 
	#AMLI_RAMPRI_SPIS1_RAM3_Pri10
 (0xAULè

	)

388 
	#AMLI_RAMPRI_SPIS1_RAM3_Pri12
 (0xCULè

	)

389 
	#AMLI_RAMPRI_SPIS1_RAM3_Pri14
 (0xEULè

	)

392 
	#AMLI_RAMPRI_SPIS1_RAM2_Pos
 (8ULè

	)

393 
	#AMLI_RAMPRI_SPIS1_RAM2_Msk
 (0xFUL << 
AMLI_RAMPRI_SPIS1_RAM2_Pos
è

	)

394 
	#AMLI_RAMPRI_SPIS1_RAM2_Pri0
 (0x0ULè

	)

395 
	#AMLI_RAMPRI_SPIS1_RAM2_Pri2
 (0x2ULè

	)

396 
	#AMLI_RAMPRI_SPIS1_RAM2_Pri4
 (0x4ULè

	)

397 
	#AMLI_RAMPRI_SPIS1_RAM2_Pri6
 (0x6ULè

	)

398 
	#AMLI_RAMPRI_SPIS1_RAM2_Pri8
 (0x8ULè

	)

399 
	#AMLI_RAMPRI_SPIS1_RAM2_Pri10
 (0xAULè

	)

400 
	#AMLI_RAMPRI_SPIS1_RAM2_Pri12
 (0xCULè

	)

401 
	#AMLI_RAMPRI_SPIS1_RAM2_Pri14
 (0xEULè

	)

404 
	#AMLI_RAMPRI_SPIS1_RAM1_Pos
 (4ULè

	)

405 
	#AMLI_RAMPRI_SPIS1_RAM1_Msk
 (0xFUL << 
AMLI_RAMPRI_SPIS1_RAM1_Pos
è

	)

406 
	#AMLI_RAMPRI_SPIS1_RAM1_Pri0
 (0x0ULè

	)

407 
	#AMLI_RAMPRI_SPIS1_RAM1_Pri2
 (0x2ULè

	)

408 
	#AMLI_RAMPRI_SPIS1_RAM1_Pri4
 (0x4ULè

	)

409 
	#AMLI_RAMPRI_SPIS1_RAM1_Pri6
 (0x6ULè

	)

410 
	#AMLI_RAMPRI_SPIS1_RAM1_Pri8
 (0x8ULè

	)

411 
	#AMLI_RAMPRI_SPIS1_RAM1_Pri10
 (0xAULè

	)

412 
	#AMLI_RAMPRI_SPIS1_RAM1_Pri12
 (0xCULè

	)

413 
	#AMLI_RAMPRI_SPIS1_RAM1_Pri14
 (0xEULè

	)

416 
	#AMLI_RAMPRI_SPIS1_RAM0_Pos
 (0ULè

	)

417 
	#AMLI_RAMPRI_SPIS1_RAM0_Msk
 (0xFUL << 
AMLI_RAMPRI_SPIS1_RAM0_Pos
è

	)

418 
	#AMLI_RAMPRI_SPIS1_RAM0_Pri0
 (0x0ULè

	)

419 
	#AMLI_RAMPRI_SPIS1_RAM0_Pri2
 (0x2ULè

	)

420 
	#AMLI_RAMPRI_SPIS1_RAM0_Pri4
 (0x4ULè

	)

421 
	#AMLI_RAMPRI_SPIS1_RAM0_Pri6
 (0x6ULè

	)

422 
	#AMLI_RAMPRI_SPIS1_RAM0_Pri8
 (0x8ULè

	)

423 
	#AMLI_RAMPRI_SPIS1_RAM0_Pri10
 (0xAULè

	)

424 
	#AMLI_RAMPRI_SPIS1_RAM0_Pri12
 (0xCULè

	)

425 
	#AMLI_RAMPRI_SPIS1_RAM0_Pri14
 (0xEULè

	)

431 
	#AMLI_RAMPRI_RADIO_RAM7_Pos
 (28ULè

	)

432 
	#AMLI_RAMPRI_RADIO_RAM7_Msk
 (0xFUL << 
AMLI_RAMPRI_RADIO_RAM7_Pos
è

	)

433 
	#AMLI_RAMPRI_RADIO_RAM7_Pri0
 (0x0ULè

	)

434 
	#AMLI_RAMPRI_RADIO_RAM7_Pri2
 (0x2ULè

	)

435 
	#AMLI_RAMPRI_RADIO_RAM7_Pri4
 (0x4ULè

	)

436 
	#AMLI_RAMPRI_RADIO_RAM7_Pri6
 (0x6ULè

	)

437 
	#AMLI_RAMPRI_RADIO_RAM7_Pri8
 (0x8ULè

	)

438 
	#AMLI_RAMPRI_RADIO_RAM7_Pri10
 (0xAULè

	)

439 
	#AMLI_RAMPRI_RADIO_RAM7_Pri12
 (0xCULè

	)

440 
	#AMLI_RAMPRI_RADIO_RAM7_Pri14
 (0xEULè

	)

443 
	#AMLI_RAMPRI_RADIO_RAM6_Pos
 (24ULè

	)

444 
	#AMLI_RAMPRI_RADIO_RAM6_Msk
 (0xFUL << 
AMLI_RAMPRI_RADIO_RAM6_Pos
è

	)

445 
	#AMLI_RAMPRI_RADIO_RAM6_Pri0
 (0x0ULè

	)

446 
	#AMLI_RAMPRI_RADIO_RAM6_Pri2
 (0x2ULè

	)

447 
	#AMLI_RAMPRI_RADIO_RAM6_Pri4
 (0x4ULè

	)

448 
	#AMLI_RAMPRI_RADIO_RAM6_Pri6
 (0x6ULè

	)

449 
	#AMLI_RAMPRI_RADIO_RAM6_Pri8
 (0x8ULè

	)

450 
	#AMLI_RAMPRI_RADIO_RAM6_Pri10
 (0xAULè

	)

451 
	#AMLI_RAMPRI_RADIO_RAM6_Pri12
 (0xCULè

	)

452 
	#AMLI_RAMPRI_RADIO_RAM6_Pri14
 (0xEULè

	)

455 
	#AMLI_RAMPRI_RADIO_RAM5_Pos
 (20ULè

	)

456 
	#AMLI_RAMPRI_RADIO_RAM5_Msk
 (0xFUL << 
AMLI_RAMPRI_RADIO_RAM5_Pos
è

	)

457 
	#AMLI_RAMPRI_RADIO_RAM5_Pri0
 (0x0ULè

	)

458 
	#AMLI_RAMPRI_RADIO_RAM5_Pri2
 (0x2ULè

	)

459 
	#AMLI_RAMPRI_RADIO_RAM5_Pri4
 (0x4ULè

	)

460 
	#AMLI_RAMPRI_RADIO_RAM5_Pri6
 (0x6ULè

	)

461 
	#AMLI_RAMPRI_RADIO_RAM5_Pri8
 (0x8ULè

	)

462 
	#AMLI_RAMPRI_RADIO_RAM5_Pri10
 (0xAULè

	)

463 
	#AMLI_RAMPRI_RADIO_RAM5_Pri12
 (0xCULè

	)

464 
	#AMLI_RAMPRI_RADIO_RAM5_Pri14
 (0xEULè

	)

467 
	#AMLI_RAMPRI_RADIO_RAM4_Pos
 (16ULè

	)

468 
	#AMLI_RAMPRI_RADIO_RAM4_Msk
 (0xFUL << 
AMLI_RAMPRI_RADIO_RAM4_Pos
è

	)

469 
	#AMLI_RAMPRI_RADIO_RAM4_Pri0
 (0x0ULè

	)

470 
	#AMLI_RAMPRI_RADIO_RAM4_Pri2
 (0x2ULè

	)

471 
	#AMLI_RAMPRI_RADIO_RAM4_Pri4
 (0x4ULè

	)

472 
	#AMLI_RAMPRI_RADIO_RAM4_Pri6
 (0x6ULè

	)

473 
	#AMLI_RAMPRI_RADIO_RAM4_Pri8
 (0x8ULè

	)

474 
	#AMLI_RAMPRI_RADIO_RAM4_Pri10
 (0xAULè

	)

475 
	#AMLI_RAMPRI_RADIO_RAM4_Pri12
 (0xCULè

	)

476 
	#AMLI_RAMPRI_RADIO_RAM4_Pri14
 (0xEULè

	)

479 
	#AMLI_RAMPRI_RADIO_RAM3_Pos
 (12ULè

	)

480 
	#AMLI_RAMPRI_RADIO_RAM3_Msk
 (0xFUL << 
AMLI_RAMPRI_RADIO_RAM3_Pos
è

	)

481 
	#AMLI_RAMPRI_RADIO_RAM3_Pri0
 (0x0ULè

	)

482 
	#AMLI_RAMPRI_RADIO_RAM3_Pri2
 (0x2ULè

	)

483 
	#AMLI_RAMPRI_RADIO_RAM3_Pri4
 (0x4ULè

	)

484 
	#AMLI_RAMPRI_RADIO_RAM3_Pri6
 (0x6ULè

	)

485 
	#AMLI_RAMPRI_RADIO_RAM3_Pri8
 (0x8ULè

	)

486 
	#AMLI_RAMPRI_RADIO_RAM3_Pri10
 (0xAULè

	)

487 
	#AMLI_RAMPRI_RADIO_RAM3_Pri12
 (0xCULè

	)

488 
	#AMLI_RAMPRI_RADIO_RAM3_Pri14
 (0xEULè

	)

491 
	#AMLI_RAMPRI_RADIO_RAM2_Pos
 (8ULè

	)

492 
	#AMLI_RAMPRI_RADIO_RAM2_Msk
 (0xFUL << 
AMLI_RAMPRI_RADIO_RAM2_Pos
è

	)

493 
	#AMLI_RAMPRI_RADIO_RAM2_Pri0
 (0x0ULè

	)

494 
	#AMLI_RAMPRI_RADIO_RAM2_Pri2
 (0x2ULè

	)

495 
	#AMLI_RAMPRI_RADIO_RAM2_Pri4
 (0x4ULè

	)

496 
	#AMLI_RAMPRI_RADIO_RAM2_Pri6
 (0x6ULè

	)

497 
	#AMLI_RAMPRI_RADIO_RAM2_Pri8
 (0x8ULè

	)

498 
	#AMLI_RAMPRI_RADIO_RAM2_Pri10
 (0xAULè

	)

499 
	#AMLI_RAMPRI_RADIO_RAM2_Pri12
 (0xCULè

	)

500 
	#AMLI_RAMPRI_RADIO_RAM2_Pri14
 (0xEULè

	)

503 
	#AMLI_RAMPRI_RADIO_RAM1_Pos
 (4ULè

	)

504 
	#AMLI_RAMPRI_RADIO_RAM1_Msk
 (0xFUL << 
AMLI_RAMPRI_RADIO_RAM1_Pos
è

	)

505 
	#AMLI_RAMPRI_RADIO_RAM1_Pri0
 (0x0ULè

	)

506 
	#AMLI_RAMPRI_RADIO_RAM1_Pri2
 (0x2ULè

	)

507 
	#AMLI_RAMPRI_RADIO_RAM1_Pri4
 (0x4ULè

	)

508 
	#AMLI_RAMPRI_RADIO_RAM1_Pri6
 (0x6ULè

	)

509 
	#AMLI_RAMPRI_RADIO_RAM1_Pri8
 (0x8ULè

	)

510 
	#AMLI_RAMPRI_RADIO_RAM1_Pri10
 (0xAULè

	)

511 
	#AMLI_RAMPRI_RADIO_RAM1_Pri12
 (0xCULè

	)

512 
	#AMLI_RAMPRI_RADIO_RAM1_Pri14
 (0xEULè

	)

515 
	#AMLI_RAMPRI_RADIO_RAM0_Pos
 (0ULè

	)

516 
	#AMLI_RAMPRI_RADIO_RAM0_Msk
 (0xFUL << 
AMLI_RAMPRI_RADIO_RAM0_Pos
è

	)

517 
	#AMLI_RAMPRI_RADIO_RAM0_Pri0
 (0x0ULè

	)

518 
	#AMLI_RAMPRI_RADIO_RAM0_Pri2
 (0x2ULè

	)

519 
	#AMLI_RAMPRI_RADIO_RAM0_Pri4
 (0x4ULè

	)

520 
	#AMLI_RAMPRI_RADIO_RAM0_Pri6
 (0x6ULè

	)

521 
	#AMLI_RAMPRI_RADIO_RAM0_Pri8
 (0x8ULè

	)

522 
	#AMLI_RAMPRI_RADIO_RAM0_Pri10
 (0xAULè

	)

523 
	#AMLI_RAMPRI_RADIO_RAM0_Pri12
 (0xCULè

	)

524 
	#AMLI_RAMPRI_RADIO_RAM0_Pri14
 (0xEULè

	)

530 
	#AMLI_RAMPRI_ECB_RAM7_Pos
 (28ULè

	)

531 
	#AMLI_RAMPRI_ECB_RAM7_Msk
 (0xFUL << 
AMLI_RAMPRI_ECB_RAM7_Pos
è

	)

532 
	#AMLI_RAMPRI_ECB_RAM7_Pri0
 (0x0ULè

	)

533 
	#AMLI_RAMPRI_ECB_RAM7_Pri2
 (0x2ULè

	)

534 
	#AMLI_RAMPRI_ECB_RAM7_Pri4
 (0x4ULè

	)

535 
	#AMLI_RAMPRI_ECB_RAM7_Pri6
 (0x6ULè

	)

536 
	#AMLI_RAMPRI_ECB_RAM7_Pri8
 (0x8ULè

	)

537 
	#AMLI_RAMPRI_ECB_RAM7_Pri10
 (0xAULè

	)

538 
	#AMLI_RAMPRI_ECB_RAM7_Pri12
 (0xCULè

	)

539 
	#AMLI_RAMPRI_ECB_RAM7_Pri14
 (0xEULè

	)

542 
	#AMLI_RAMPRI_ECB_RAM6_Pos
 (24ULè

	)

543 
	#AMLI_RAMPRI_ECB_RAM6_Msk
 (0xFUL << 
AMLI_RAMPRI_ECB_RAM6_Pos
è

	)

544 
	#AMLI_RAMPRI_ECB_RAM6_Pri0
 (0x0ULè

	)

545 
	#AMLI_RAMPRI_ECB_RAM6_Pri2
 (0x2ULè

	)

546 
	#AMLI_RAMPRI_ECB_RAM6_Pri4
 (0x4ULè

	)

547 
	#AMLI_RAMPRI_ECB_RAM6_Pri6
 (0x6ULè

	)

548 
	#AMLI_RAMPRI_ECB_RAM6_Pri8
 (0x8ULè

	)

549 
	#AMLI_RAMPRI_ECB_RAM6_Pri10
 (0xAULè

	)

550 
	#AMLI_RAMPRI_ECB_RAM6_Pri12
 (0xCULè

	)

551 
	#AMLI_RAMPRI_ECB_RAM6_Pri14
 (0xEULè

	)

554 
	#AMLI_RAMPRI_ECB_RAM5_Pos
 (20ULè

	)

555 
	#AMLI_RAMPRI_ECB_RAM5_Msk
 (0xFUL << 
AMLI_RAMPRI_ECB_RAM5_Pos
è

	)

556 
	#AMLI_RAMPRI_ECB_RAM5_Pri0
 (0x0ULè

	)

557 
	#AMLI_RAMPRI_ECB_RAM5_Pri2
 (0x2ULè

	)

558 
	#AMLI_RAMPRI_ECB_RAM5_Pri4
 (0x4ULè

	)

559 
	#AMLI_RAMPRI_ECB_RAM5_Pri6
 (0x6ULè

	)

560 
	#AMLI_RAMPRI_ECB_RAM5_Pri8
 (0x8ULè

	)

561 
	#AMLI_RAMPRI_ECB_RAM5_Pri10
 (0xAULè

	)

562 
	#AMLI_RAMPRI_ECB_RAM5_Pri12
 (0xCULè

	)

563 
	#AMLI_RAMPRI_ECB_RAM5_Pri14
 (0xEULè

	)

566 
	#AMLI_RAMPRI_ECB_RAM4_Pos
 (16ULè

	)

567 
	#AMLI_RAMPRI_ECB_RAM4_Msk
 (0xFUL << 
AMLI_RAMPRI_ECB_RAM4_Pos
è

	)

568 
	#AMLI_RAMPRI_ECB_RAM4_Pri0
 (0x0ULè

	)

569 
	#AMLI_RAMPRI_ECB_RAM4_Pri2
 (0x2ULè

	)

570 
	#AMLI_RAMPRI_ECB_RAM4_Pri4
 (0x4ULè

	)

571 
	#AMLI_RAMPRI_ECB_RAM4_Pri6
 (0x6ULè

	)

572 
	#AMLI_RAMPRI_ECB_RAM4_Pri8
 (0x8ULè

	)

573 
	#AMLI_RAMPRI_ECB_RAM4_Pri10
 (0xAULè

	)

574 
	#AMLI_RAMPRI_ECB_RAM4_Pri12
 (0xCULè

	)

575 
	#AMLI_RAMPRI_ECB_RAM4_Pri14
 (0xEULè

	)

578 
	#AMLI_RAMPRI_ECB_RAM3_Pos
 (12ULè

	)

579 
	#AMLI_RAMPRI_ECB_RAM3_Msk
 (0xFUL << 
AMLI_RAMPRI_ECB_RAM3_Pos
è

	)

580 
	#AMLI_RAMPRI_ECB_RAM3_Pri0
 (0x0ULè

	)

581 
	#AMLI_RAMPRI_ECB_RAM3_Pri2
 (0x2ULè

	)

582 
	#AMLI_RAMPRI_ECB_RAM3_Pri4
 (0x4ULè

	)

583 
	#AMLI_RAMPRI_ECB_RAM3_Pri6
 (0x6ULè

	)

584 
	#AMLI_RAMPRI_ECB_RAM3_Pri8
 (0x8ULè

	)

585 
	#AMLI_RAMPRI_ECB_RAM3_Pri10
 (0xAULè

	)

586 
	#AMLI_RAMPRI_ECB_RAM3_Pri12
 (0xCULè

	)

587 
	#AMLI_RAMPRI_ECB_RAM3_Pri14
 (0xEULè

	)

590 
	#AMLI_RAMPRI_ECB_RAM2_Pos
 (8ULè

	)

591 
	#AMLI_RAMPRI_ECB_RAM2_Msk
 (0xFUL << 
AMLI_RAMPRI_ECB_RAM2_Pos
è

	)

592 
	#AMLI_RAMPRI_ECB_RAM2_Pri0
 (0x0ULè

	)

593 
	#AMLI_RAMPRI_ECB_RAM2_Pri2
 (0x2ULè

	)

594 
	#AMLI_RAMPRI_ECB_RAM2_Pri4
 (0x4ULè

	)

595 
	#AMLI_RAMPRI_ECB_RAM2_Pri6
 (0x6ULè

	)

596 
	#AMLI_RAMPRI_ECB_RAM2_Pri8
 (0x8ULè

	)

597 
	#AMLI_RAMPRI_ECB_RAM2_Pri10
 (0xAULè

	)

598 
	#AMLI_RAMPRI_ECB_RAM2_Pri12
 (0xCULè

	)

599 
	#AMLI_RAMPRI_ECB_RAM2_Pri14
 (0xEULè

	)

602 
	#AMLI_RAMPRI_ECB_RAM1_Pos
 (4ULè

	)

603 
	#AMLI_RAMPRI_ECB_RAM1_Msk
 (0xFUL << 
AMLI_RAMPRI_ECB_RAM1_Pos
è

	)

604 
	#AMLI_RAMPRI_ECB_RAM1_Pri0
 (0x0ULè

	)

605 
	#AMLI_RAMPRI_ECB_RAM1_Pri2
 (0x2ULè

	)

606 
	#AMLI_RAMPRI_ECB_RAM1_Pri4
 (0x4ULè

	)

607 
	#AMLI_RAMPRI_ECB_RAM1_Pri6
 (0x6ULè

	)

608 
	#AMLI_RAMPRI_ECB_RAM1_Pri8
 (0x8ULè

	)

609 
	#AMLI_RAMPRI_ECB_RAM1_Pri10
 (0xAULè

	)

610 
	#AMLI_RAMPRI_ECB_RAM1_Pri12
 (0xCULè

	)

611 
	#AMLI_RAMPRI_ECB_RAM1_Pri14
 (0xEULè

	)

614 
	#AMLI_RAMPRI_ECB_RAM0_Pos
 (0ULè

	)

615 
	#AMLI_RAMPRI_ECB_RAM0_Msk
 (0xFUL << 
AMLI_RAMPRI_ECB_RAM0_Pos
è

	)

616 
	#AMLI_RAMPRI_ECB_RAM0_Pri0
 (0x0ULè

	)

617 
	#AMLI_RAMPRI_ECB_RAM0_Pri2
 (0x2ULè

	)

618 
	#AMLI_RAMPRI_ECB_RAM0_Pri4
 (0x4ULè

	)

619 
	#AMLI_RAMPRI_ECB_RAM0_Pri6
 (0x6ULè

	)

620 
	#AMLI_RAMPRI_ECB_RAM0_Pri8
 (0x8ULè

	)

621 
	#AMLI_RAMPRI_ECB_RAM0_Pri10
 (0xAULè

	)

622 
	#AMLI_RAMPRI_ECB_RAM0_Pri12
 (0xCULè

	)

623 
	#AMLI_RAMPRI_ECB_RAM0_Pri14
 (0xEULè

	)

629 
	#AMLI_RAMPRI_CCM_RAM7_Pos
 (28ULè

	)

630 
	#AMLI_RAMPRI_CCM_RAM7_Msk
 (0xFUL << 
AMLI_RAMPRI_CCM_RAM7_Pos
è

	)

631 
	#AMLI_RAMPRI_CCM_RAM7_Pri0
 (0x0ULè

	)

632 
	#AMLI_RAMPRI_CCM_RAM7_Pri2
 (0x2ULè

	)

633 
	#AMLI_RAMPRI_CCM_RAM7_Pri4
 (0x4ULè

	)

634 
	#AMLI_RAMPRI_CCM_RAM7_Pri6
 (0x6ULè

	)

635 
	#AMLI_RAMPRI_CCM_RAM7_Pri8
 (0x8ULè

	)

636 
	#AMLI_RAMPRI_CCM_RAM7_Pri10
 (0xAULè

	)

637 
	#AMLI_RAMPRI_CCM_RAM7_Pri12
 (0xCULè

	)

638 
	#AMLI_RAMPRI_CCM_RAM7_Pri14
 (0xEULè

	)

641 
	#AMLI_RAMPRI_CCM_RAM6_Pos
 (24ULè

	)

642 
	#AMLI_RAMPRI_CCM_RAM6_Msk
 (0xFUL << 
AMLI_RAMPRI_CCM_RAM6_Pos
è

	)

643 
	#AMLI_RAMPRI_CCM_RAM6_Pri0
 (0x0ULè

	)

644 
	#AMLI_RAMPRI_CCM_RAM6_Pri2
 (0x2ULè

	)

645 
	#AMLI_RAMPRI_CCM_RAM6_Pri4
 (0x4ULè

	)

646 
	#AMLI_RAMPRI_CCM_RAM6_Pri6
 (0x6ULè

	)

647 
	#AMLI_RAMPRI_CCM_RAM6_Pri8
 (0x8ULè

	)

648 
	#AMLI_RAMPRI_CCM_RAM6_Pri10
 (0xAULè

	)

649 
	#AMLI_RAMPRI_CCM_RAM6_Pri12
 (0xCULè

	)

650 
	#AMLI_RAMPRI_CCM_RAM6_Pri14
 (0xEULè

	)

653 
	#AMLI_RAMPRI_CCM_RAM5_Pos
 (20ULè

	)

654 
	#AMLI_RAMPRI_CCM_RAM5_Msk
 (0xFUL << 
AMLI_RAMPRI_CCM_RAM5_Pos
è

	)

655 
	#AMLI_RAMPRI_CCM_RAM5_Pri0
 (0x0ULè

	)

656 
	#AMLI_RAMPRI_CCM_RAM5_Pri2
 (0x2ULè

	)

657 
	#AMLI_RAMPRI_CCM_RAM5_Pri4
 (0x4ULè

	)

658 
	#AMLI_RAMPRI_CCM_RAM5_Pri6
 (0x6ULè

	)

659 
	#AMLI_RAMPRI_CCM_RAM5_Pri8
 (0x8ULè

	)

660 
	#AMLI_RAMPRI_CCM_RAM5_Pri10
 (0xAULè

	)

661 
	#AMLI_RAMPRI_CCM_RAM5_Pri12
 (0xCULè

	)

662 
	#AMLI_RAMPRI_CCM_RAM5_Pri14
 (0xEULè

	)

665 
	#AMLI_RAMPRI_CCM_RAM4_Pos
 (16ULè

	)

666 
	#AMLI_RAMPRI_CCM_RAM4_Msk
 (0xFUL << 
AMLI_RAMPRI_CCM_RAM4_Pos
è

	)

667 
	#AMLI_RAMPRI_CCM_RAM4_Pri0
 (0x0ULè

	)

668 
	#AMLI_RAMPRI_CCM_RAM4_Pri2
 (0x2ULè

	)

669 
	#AMLI_RAMPRI_CCM_RAM4_Pri4
 (0x4ULè

	)

670 
	#AMLI_RAMPRI_CCM_RAM4_Pri6
 (0x6ULè

	)

671 
	#AMLI_RAMPRI_CCM_RAM4_Pri8
 (0x8ULè

	)

672 
	#AMLI_RAMPRI_CCM_RAM4_Pri10
 (0xAULè

	)

673 
	#AMLI_RAMPRI_CCM_RAM4_Pri12
 (0xCULè

	)

674 
	#AMLI_RAMPRI_CCM_RAM4_Pri14
 (0xEULè

	)

677 
	#AMLI_RAMPRI_CCM_RAM3_Pos
 (12ULè

	)

678 
	#AMLI_RAMPRI_CCM_RAM3_Msk
 (0xFUL << 
AMLI_RAMPRI_CCM_RAM3_Pos
è

	)

679 
	#AMLI_RAMPRI_CCM_RAM3_Pri0
 (0x0ULè

	)

680 
	#AMLI_RAMPRI_CCM_RAM3_Pri2
 (0x2ULè

	)

681 
	#AMLI_RAMPRI_CCM_RAM3_Pri4
 (0x4ULè

	)

682 
	#AMLI_RAMPRI_CCM_RAM3_Pri6
 (0x6ULè

	)

683 
	#AMLI_RAMPRI_CCM_RAM3_Pri8
 (0x8ULè

	)

684 
	#AMLI_RAMPRI_CCM_RAM3_Pri10
 (0xAULè

	)

685 
	#AMLI_RAMPRI_CCM_RAM3_Pri12
 (0xCULè

	)

686 
	#AMLI_RAMPRI_CCM_RAM3_Pri14
 (0xEULè

	)

689 
	#AMLI_RAMPRI_CCM_RAM2_Pos
 (8ULè

	)

690 
	#AMLI_RAMPRI_CCM_RAM2_Msk
 (0xFUL << 
AMLI_RAMPRI_CCM_RAM2_Pos
è

	)

691 
	#AMLI_RAMPRI_CCM_RAM2_Pri0
 (0x0ULè

	)

692 
	#AMLI_RAMPRI_CCM_RAM2_Pri2
 (0x2ULè

	)

693 
	#AMLI_RAMPRI_CCM_RAM2_Pri4
 (0x4ULè

	)

694 
	#AMLI_RAMPRI_CCM_RAM2_Pri6
 (0x6ULè

	)

695 
	#AMLI_RAMPRI_CCM_RAM2_Pri8
 (0x8ULè

	)

696 
	#AMLI_RAMPRI_CCM_RAM2_Pri10
 (0xAULè

	)

697 
	#AMLI_RAMPRI_CCM_RAM2_Pri12
 (0xCULè

	)

698 
	#AMLI_RAMPRI_CCM_RAM2_Pri14
 (0xEULè

	)

701 
	#AMLI_RAMPRI_CCM_RAM1_Pos
 (4ULè

	)

702 
	#AMLI_RAMPRI_CCM_RAM1_Msk
 (0xFUL << 
AMLI_RAMPRI_CCM_RAM1_Pos
è

	)

703 
	#AMLI_RAMPRI_CCM_RAM1_Pri0
 (0x0ULè

	)

704 
	#AMLI_RAMPRI_CCM_RAM1_Pri2
 (0x2ULè

	)

705 
	#AMLI_RAMPRI_CCM_RAM1_Pri4
 (0x4ULè

	)

706 
	#AMLI_RAMPRI_CCM_RAM1_Pri6
 (0x6ULè

	)

707 
	#AMLI_RAMPRI_CCM_RAM1_Pri8
 (0x8ULè

	)

708 
	#AMLI_RAMPRI_CCM_RAM1_Pri10
 (0xAULè

	)

709 
	#AMLI_RAMPRI_CCM_RAM1_Pri12
 (0xCULè

	)

710 
	#AMLI_RAMPRI_CCM_RAM1_Pri14
 (0xEULè

	)

713 
	#AMLI_RAMPRI_CCM_RAM0_Pos
 (0ULè

	)

714 
	#AMLI_RAMPRI_CCM_RAM0_Msk
 (0xFUL << 
AMLI_RAMPRI_CCM_RAM0_Pos
è

	)

715 
	#AMLI_RAMPRI_CCM_RAM0_Pri0
 (0x0ULè

	)

716 
	#AMLI_RAMPRI_CCM_RAM0_Pri2
 (0x2ULè

	)

717 
	#AMLI_RAMPRI_CCM_RAM0_Pri4
 (0x4ULè

	)

718 
	#AMLI_RAMPRI_CCM_RAM0_Pri6
 (0x6ULè

	)

719 
	#AMLI_RAMPRI_CCM_RAM0_Pri8
 (0x8ULè

	)

720 
	#AMLI_RAMPRI_CCM_RAM0_Pri10
 (0xAULè

	)

721 
	#AMLI_RAMPRI_CCM_RAM0_Pri12
 (0xCULè

	)

722 
	#AMLI_RAMPRI_CCM_RAM0_Pri14
 (0xEULè

	)

728 
	#AMLI_RAMPRI_AAR_RAM7_Pos
 (28ULè

	)

729 
	#AMLI_RAMPRI_AAR_RAM7_Msk
 (0xFUL << 
AMLI_RAMPRI_AAR_RAM7_Pos
è

	)

730 
	#AMLI_RAMPRI_AAR_RAM7_Pri0
 (0x0ULè

	)

731 
	#AMLI_RAMPRI_AAR_RAM7_Pri2
 (0x2ULè

	)

732 
	#AMLI_RAMPRI_AAR_RAM7_Pri4
 (0x4ULè

	)

733 
	#AMLI_RAMPRI_AAR_RAM7_Pri6
 (0x6ULè

	)

734 
	#AMLI_RAMPRI_AAR_RAM7_Pri8
 (0x8ULè

	)

735 
	#AMLI_RAMPRI_AAR_RAM7_Pri10
 (0xAULè

	)

736 
	#AMLI_RAMPRI_AAR_RAM7_Pri12
 (0xCULè

	)

737 
	#AMLI_RAMPRI_AAR_RAM7_Pri14
 (0xEULè

	)

740 
	#AMLI_RAMPRI_AAR_RAM6_Pos
 (24ULè

	)

741 
	#AMLI_RAMPRI_AAR_RAM6_Msk
 (0xFUL << 
AMLI_RAMPRI_AAR_RAM6_Pos
è

	)

742 
	#AMLI_RAMPRI_AAR_RAM6_Pri0
 (0x0ULè

	)

743 
	#AMLI_RAMPRI_AAR_RAM6_Pri2
 (0x2ULè

	)

744 
	#AMLI_RAMPRI_AAR_RAM6_Pri4
 (0x4ULè

	)

745 
	#AMLI_RAMPRI_AAR_RAM6_Pri6
 (0x6ULè

	)

746 
	#AMLI_RAMPRI_AAR_RAM6_Pri8
 (0x8ULè

	)

747 
	#AMLI_RAMPRI_AAR_RAM6_Pri10
 (0xAULè

	)

748 
	#AMLI_RAMPRI_AAR_RAM6_Pri12
 (0xCULè

	)

749 
	#AMLI_RAMPRI_AAR_RAM6_Pri14
 (0xEULè

	)

752 
	#AMLI_RAMPRI_AAR_RAM5_Pos
 (20ULè

	)

753 
	#AMLI_RAMPRI_AAR_RAM5_Msk
 (0xFUL << 
AMLI_RAMPRI_AAR_RAM5_Pos
è

	)

754 
	#AMLI_RAMPRI_AAR_RAM5_Pri0
 (0x0ULè

	)

755 
	#AMLI_RAMPRI_AAR_RAM5_Pri2
 (0x2ULè

	)

756 
	#AMLI_RAMPRI_AAR_RAM5_Pri4
 (0x4ULè

	)

757 
	#AMLI_RAMPRI_AAR_RAM5_Pri6
 (0x6ULè

	)

758 
	#AMLI_RAMPRI_AAR_RAM5_Pri8
 (0x8ULè

	)

759 
	#AMLI_RAMPRI_AAR_RAM5_Pri10
 (0xAULè

	)

760 
	#AMLI_RAMPRI_AAR_RAM5_Pri12
 (0xCULè

	)

761 
	#AMLI_RAMPRI_AAR_RAM5_Pri14
 (0xEULè

	)

764 
	#AMLI_RAMPRI_AAR_RAM4_Pos
 (16ULè

	)

765 
	#AMLI_RAMPRI_AAR_RAM4_Msk
 (0xFUL << 
AMLI_RAMPRI_AAR_RAM4_Pos
è

	)

766 
	#AMLI_RAMPRI_AAR_RAM4_Pri0
 (0x0ULè

	)

767 
	#AMLI_RAMPRI_AAR_RAM4_Pri2
 (0x2ULè

	)

768 
	#AMLI_RAMPRI_AAR_RAM4_Pri4
 (0x4ULè

	)

769 
	#AMLI_RAMPRI_AAR_RAM4_Pri6
 (0x6ULè

	)

770 
	#AMLI_RAMPRI_AAR_RAM4_Pri8
 (0x8ULè

	)

771 
	#AMLI_RAMPRI_AAR_RAM4_Pri10
 (0xAULè

	)

772 
	#AMLI_RAMPRI_AAR_RAM4_Pri12
 (0xCULè

	)

773 
	#AMLI_RAMPRI_AAR_RAM4_Pri14
 (0xEULè

	)

776 
	#AMLI_RAMPRI_AAR_RAM3_Pos
 (12ULè

	)

777 
	#AMLI_RAMPRI_AAR_RAM3_Msk
 (0xFUL << 
AMLI_RAMPRI_AAR_RAM3_Pos
è

	)

778 
	#AMLI_RAMPRI_AAR_RAM3_Pri0
 (0x0ULè

	)

779 
	#AMLI_RAMPRI_AAR_RAM3_Pri2
 (0x2ULè

	)

780 
	#AMLI_RAMPRI_AAR_RAM3_Pri4
 (0x4ULè

	)

781 
	#AMLI_RAMPRI_AAR_RAM3_Pri6
 (0x6ULè

	)

782 
	#AMLI_RAMPRI_AAR_RAM3_Pri8
 (0x8ULè

	)

783 
	#AMLI_RAMPRI_AAR_RAM3_Pri10
 (0xAULè

	)

784 
	#AMLI_RAMPRI_AAR_RAM3_Pri12
 (0xCULè

	)

785 
	#AMLI_RAMPRI_AAR_RAM3_Pri14
 (0xEULè

	)

788 
	#AMLI_RAMPRI_AAR_RAM2_Pos
 (8ULè

	)

789 
	#AMLI_RAMPRI_AAR_RAM2_Msk
 (0xFUL << 
AMLI_RAMPRI_AAR_RAM2_Pos
è

	)

790 
	#AMLI_RAMPRI_AAR_RAM2_Pri0
 (0x0ULè

	)

791 
	#AMLI_RAMPRI_AAR_RAM2_Pri2
 (0x2ULè

	)

792 
	#AMLI_RAMPRI_AAR_RAM2_Pri4
 (0x4ULè

	)

793 
	#AMLI_RAMPRI_AAR_RAM2_Pri6
 (0x6ULè

	)

794 
	#AMLI_RAMPRI_AAR_RAM2_Pri8
 (0x8ULè

	)

795 
	#AMLI_RAMPRI_AAR_RAM2_Pri10
 (0xAULè

	)

796 
	#AMLI_RAMPRI_AAR_RAM2_Pri12
 (0xCULè

	)

797 
	#AMLI_RAMPRI_AAR_RAM2_Pri14
 (0xEULè

	)

800 
	#AMLI_RAMPRI_AAR_RAM1_Pos
 (4ULè

	)

801 
	#AMLI_RAMPRI_AAR_RAM1_Msk
 (0xFUL << 
AMLI_RAMPRI_AAR_RAM1_Pos
è

	)

802 
	#AMLI_RAMPRI_AAR_RAM1_Pri0
 (0x0ULè

	)

803 
	#AMLI_RAMPRI_AAR_RAM1_Pri2
 (0x2ULè

	)

804 
	#AMLI_RAMPRI_AAR_RAM1_Pri4
 (0x4ULè

	)

805 
	#AMLI_RAMPRI_AAR_RAM1_Pri6
 (0x6ULè

	)

806 
	#AMLI_RAMPRI_AAR_RAM1_Pri8
 (0x8ULè

	)

807 
	#AMLI_RAMPRI_AAR_RAM1_Pri10
 (0xAULè

	)

808 
	#AMLI_RAMPRI_AAR_RAM1_Pri12
 (0xCULè

	)

809 
	#AMLI_RAMPRI_AAR_RAM1_Pri14
 (0xEULè

	)

812 
	#AMLI_RAMPRI_AAR_RAM0_Pos
 (0ULè

	)

813 
	#AMLI_RAMPRI_AAR_RAM0_Msk
 (0xFUL << 
AMLI_RAMPRI_AAR_RAM0_Pos
è

	)

814 
	#AMLI_RAMPRI_AAR_RAM0_Pri0
 (0x0ULè

	)

815 
	#AMLI_RAMPRI_AAR_RAM0_Pri2
 (0x2ULè

	)

816 
	#AMLI_RAMPRI_AAR_RAM0_Pri4
 (0x4ULè

	)

817 
	#AMLI_RAMPRI_AAR_RAM0_Pri6
 (0x6ULè

	)

818 
	#AMLI_RAMPRI_AAR_RAM0_Pri8
 (0x8ULè

	)

819 
	#AMLI_RAMPRI_AAR_RAM0_Pri10
 (0xAULè

	)

820 
	#AMLI_RAMPRI_AAR_RAM0_Pri12
 (0xCULè

	)

821 
	#AMLI_RAMPRI_AAR_RAM0_Pri14
 (0xEULè

	)

830 
	#CCM_SHORTS_ENDKSGEN_CRYPT_Pos
 (0ULè

	)

831 
	#CCM_SHORTS_ENDKSGEN_CRYPT_Msk
 (0x1UL << 
CCM_SHORTS_ENDKSGEN_CRYPT_Pos
è

	)

832 
	#CCM_SHORTS_ENDKSGEN_CRYPT_Di§bËd
 (0ULè

	)

833 
	#CCM_SHORTS_ENDKSGEN_CRYPT_EÇbËd
 (1ULè

	)

839 
	#CCM_INTENSET_ERROR_Pos
 (2ULè

	)

840 
	#CCM_INTENSET_ERROR_Msk
 (0x1UL << 
CCM_INTENSET_ERROR_Pos
è

	)

841 
	#CCM_INTENSET_ERROR_Di§bËd
 (0ULè

	)

842 
	#CCM_INTENSET_ERROR_EÇbËd
 (1ULè

	)

843 
	#CCM_INTENSET_ERROR_S‘
 (1ULè

	)

846 
	#CCM_INTENSET_ENDCRYPT_Pos
 (1ULè

	)

847 
	#CCM_INTENSET_ENDCRYPT_Msk
 (0x1UL << 
CCM_INTENSET_ENDCRYPT_Pos
è

	)

848 
	#CCM_INTENSET_ENDCRYPT_Di§bËd
 (0ULè

	)

849 
	#CCM_INTENSET_ENDCRYPT_EÇbËd
 (1ULè

	)

850 
	#CCM_INTENSET_ENDCRYPT_S‘
 (1ULè

	)

853 
	#CCM_INTENSET_ENDKSGEN_Pos
 (0ULè

	)

854 
	#CCM_INTENSET_ENDKSGEN_Msk
 (0x1UL << 
CCM_INTENSET_ENDKSGEN_Pos
è

	)

855 
	#CCM_INTENSET_ENDKSGEN_Di§bËd
 (0ULè

	)

856 
	#CCM_INTENSET_ENDKSGEN_EÇbËd
 (1ULè

	)

857 
	#CCM_INTENSET_ENDKSGEN_S‘
 (1ULè

	)

863 
	#CCM_INTENCLR_ERROR_Pos
 (2ULè

	)

864 
	#CCM_INTENCLR_ERROR_Msk
 (0x1UL << 
CCM_INTENCLR_ERROR_Pos
è

	)

865 
	#CCM_INTENCLR_ERROR_Di§bËd
 (0ULè

	)

866 
	#CCM_INTENCLR_ERROR_EÇbËd
 (1ULè

	)

867 
	#CCM_INTENCLR_ERROR_CË¬
 (1ULè

	)

870 
	#CCM_INTENCLR_ENDCRYPT_Pos
 (1ULè

	)

871 
	#CCM_INTENCLR_ENDCRYPT_Msk
 (0x1UL << 
CCM_INTENCLR_ENDCRYPT_Pos
è

	)

872 
	#CCM_INTENCLR_ENDCRYPT_Di§bËd
 (0ULè

	)

873 
	#CCM_INTENCLR_ENDCRYPT_EÇbËd
 (1ULè

	)

874 
	#CCM_INTENCLR_ENDCRYPT_CË¬
 (1ULè

	)

877 
	#CCM_INTENCLR_ENDKSGEN_Pos
 (0ULè

	)

878 
	#CCM_INTENCLR_ENDKSGEN_Msk
 (0x1UL << 
CCM_INTENCLR_ENDKSGEN_Pos
è

	)

879 
	#CCM_INTENCLR_ENDKSGEN_Di§bËd
 (0ULè

	)

880 
	#CCM_INTENCLR_ENDKSGEN_EÇbËd
 (1ULè

	)

881 
	#CCM_INTENCLR_ENDKSGEN_CË¬
 (1ULè

	)

887 
	#CCM_MICSTATUS_MICSTATUS_Pos
 (0ULè

	)

888 
	#CCM_MICSTATUS_MICSTATUS_Msk
 (0x1UL << 
CCM_MICSTATUS_MICSTATUS_Pos
è

	)

889 
	#CCM_MICSTATUS_MICSTATUS_CheckFažed
 (0ULè

	)

890 
	#CCM_MICSTATUS_MICSTATUS_CheckPas£d
 (1ULè

	)

896 
	#CCM_ENABLE_ENABLE_Pos
 (0ULè

	)

897 
	#CCM_ENABLE_ENABLE_Msk
 (0x3UL << 
CCM_ENABLE_ENABLE_Pos
è

	)

898 
	#CCM_ENABLE_ENABLE_Di§bËd
 (0x00ULè

	)

899 
	#CCM_ENABLE_ENABLE_EÇbËd
 (0x02ULè

	)

905 
	#CCM_MODE_MODE_Pos
 (0ULè

	)

906 
	#CCM_MODE_MODE_Msk
 (0x1UL << 
CCM_MODE_MODE_Pos
è

	)

907 
	#CCM_MODE_MODE_Enüy±iÚ
 (0ULè

	)

908 
	#CCM_MODE_MODE_Deüy±iÚ
 (1ULè

	)

914 
	#CCM_POWER_POWER_Pos
 (0ULè

	)

915 
	#CCM_POWER_POWER_Msk
 (0x1UL << 
CCM_POWER_POWER_Pos
è

	)

916 
	#CCM_POWER_POWER_Di§bËd
 (0ULè

	)

917 
	#CCM_POWER_POWER_EÇbËd
 (1ULè

	)

927 
	#CLOCK_INTENSET_CTTO_Pos
 (4ULè

	)

928 
	#CLOCK_INTENSET_CTTO_Msk
 (0x1UL << 
CLOCK_INTENSET_CTTO_Pos
è

	)

929 
	#CLOCK_INTENSET_CTTO_Di§bËd
 (0ULè

	)

930 
	#CLOCK_INTENSET_CTTO_EÇbËd
 (1ULè

	)

931 
	#CLOCK_INTENSET_CTTO_S‘
 (1ULè

	)

934 
	#CLOCK_INTENSET_DONE_Pos
 (3ULè

	)

935 
	#CLOCK_INTENSET_DONE_Msk
 (0x1UL << 
CLOCK_INTENSET_DONE_Pos
è

	)

936 
	#CLOCK_INTENSET_DONE_Di§bËd
 (0ULè

	)

937 
	#CLOCK_INTENSET_DONE_EÇbËd
 (1ULè

	)

938 
	#CLOCK_INTENSET_DONE_S‘
 (1ULè

	)

941 
	#CLOCK_INTENSET_LFCLKSTARTED_Pos
 (1ULè

	)

942 
	#CLOCK_INTENSET_LFCLKSTARTED_Msk
 (0x1UL << 
CLOCK_INTENSET_LFCLKSTARTED_Pos
è

	)

943 
	#CLOCK_INTENSET_LFCLKSTARTED_Di§bËd
 (0ULè

	)

944 
	#CLOCK_INTENSET_LFCLKSTARTED_EÇbËd
 (1ULè

	)

945 
	#CLOCK_INTENSET_LFCLKSTARTED_S‘
 (1ULè

	)

948 
	#CLOCK_INTENSET_HFCLKSTARTED_Pos
 (0ULè

	)

949 
	#CLOCK_INTENSET_HFCLKSTARTED_Msk
 (0x1UL << 
CLOCK_INTENSET_HFCLKSTARTED_Pos
è

	)

950 
	#CLOCK_INTENSET_HFCLKSTARTED_Di§bËd
 (0ULè

	)

951 
	#CLOCK_INTENSET_HFCLKSTARTED_EÇbËd
 (1ULè

	)

952 
	#CLOCK_INTENSET_HFCLKSTARTED_S‘
 (1ULè

	)

958 
	#CLOCK_INTENCLR_CTTO_Pos
 (4ULè

	)

959 
	#CLOCK_INTENCLR_CTTO_Msk
 (0x1UL << 
CLOCK_INTENCLR_CTTO_Pos
è

	)

960 
	#CLOCK_INTENCLR_CTTO_Di§bËd
 (0ULè

	)

961 
	#CLOCK_INTENCLR_CTTO_EÇbËd
 (1ULè

	)

962 
	#CLOCK_INTENCLR_CTTO_CË¬
 (1ULè

	)

965 
	#CLOCK_INTENCLR_DONE_Pos
 (3ULè

	)

966 
	#CLOCK_INTENCLR_DONE_Msk
 (0x1UL << 
CLOCK_INTENCLR_DONE_Pos
è

	)

967 
	#CLOCK_INTENCLR_DONE_Di§bËd
 (0ULè

	)

968 
	#CLOCK_INTENCLR_DONE_EÇbËd
 (1ULè

	)

969 
	#CLOCK_INTENCLR_DONE_CË¬
 (1ULè

	)

972 
	#CLOCK_INTENCLR_LFCLKSTARTED_Pos
 (1ULè

	)

973 
	#CLOCK_INTENCLR_LFCLKSTARTED_Msk
 (0x1UL << 
CLOCK_INTENCLR_LFCLKSTARTED_Pos
è

	)

974 
	#CLOCK_INTENCLR_LFCLKSTARTED_Di§bËd
 (0ULè

	)

975 
	#CLOCK_INTENCLR_LFCLKSTARTED_EÇbËd
 (1ULè

	)

976 
	#CLOCK_INTENCLR_LFCLKSTARTED_CË¬
 (1ULè

	)

979 
	#CLOCK_INTENCLR_HFCLKSTARTED_Pos
 (0ULè

	)

980 
	#CLOCK_INTENCLR_HFCLKSTARTED_Msk
 (0x1UL << 
CLOCK_INTENCLR_HFCLKSTARTED_Pos
è

	)

981 
	#CLOCK_INTENCLR_HFCLKSTARTED_Di§bËd
 (0ULè

	)

982 
	#CLOCK_INTENCLR_HFCLKSTARTED_EÇbËd
 (1ULè

	)

983 
	#CLOCK_INTENCLR_HFCLKSTARTED_CË¬
 (1ULè

	)

989 
	#CLOCK_HFCLKRUN_STATUS_Pos
 (0ULè

	)

990 
	#CLOCK_HFCLKRUN_STATUS_Msk
 (0x1UL << 
CLOCK_HFCLKRUN_STATUS_Pos
è

	)

991 
	#CLOCK_HFCLKRUN_STATUS_NÙTrigg”ed
 (0ULè

	)

992 
	#CLOCK_HFCLKRUN_STATUS_Trigg”ed
 (1ULè

	)

998 
	#CLOCK_HFCLKSTAT_STATE_Pos
 (16ULè

	)

999 
	#CLOCK_HFCLKSTAT_STATE_Msk
 (0x1UL << 
CLOCK_HFCLKSTAT_STATE_Pos
è

	)

1000 
	#CLOCK_HFCLKSTAT_STATE_NÙRuÂšg
 (0ULè

	)

1001 
	#CLOCK_HFCLKSTAT_STATE_RuÂšg
 (1ULè

	)

1004 
	#CLOCK_HFCLKSTAT_SRC_Pos
 (0ULè

	)

1005 
	#CLOCK_HFCLKSTAT_SRC_Msk
 (0x1UL << 
CLOCK_HFCLKSTAT_SRC_Pos
è

	)

1006 
	#CLOCK_HFCLKSTAT_SRC_RC
 (0ULè

	)

1007 
	#CLOCK_HFCLKSTAT_SRC_Xl
 (1ULè

	)

1013 
	#CLOCK_LFCLKRUN_STATUS_Pos
 (0ULè

	)

1014 
	#CLOCK_LFCLKRUN_STATUS_Msk
 (0x1UL << 
CLOCK_LFCLKRUN_STATUS_Pos
è

	)

1015 
	#CLOCK_LFCLKRUN_STATUS_NÙTrigg”ed
 (0ULè

	)

1016 
	#CLOCK_LFCLKRUN_STATUS_Trigg”ed
 (1ULè

	)

1022 
	#CLOCK_LFCLKSTAT_STATE_Pos
 (16ULè

	)

1023 
	#CLOCK_LFCLKSTAT_STATE_Msk
 (0x1UL << 
CLOCK_LFCLKSTAT_STATE_Pos
è

	)

1024 
	#CLOCK_LFCLKSTAT_STATE_NÙRuÂšg
 (0ULè

	)

1025 
	#CLOCK_LFCLKSTAT_STATE_RuÂšg
 (1ULè

	)

1028 
	#CLOCK_LFCLKSTAT_SRC_Pos
 (0ULè

	)

1029 
	#CLOCK_LFCLKSTAT_SRC_Msk
 (0x3UL << 
CLOCK_LFCLKSTAT_SRC_Pos
è

	)

1030 
	#CLOCK_LFCLKSTAT_SRC_RC
 (0ULè

	)

1031 
	#CLOCK_LFCLKSTAT_SRC_Xl
 (1ULè

	)

1032 
	#CLOCK_LFCLKSTAT_SRC_SyÁh
 (2ULè

	)

1038 
	#CLOCK_LFCLKSRCCOPY_SRC_Pos
 (0ULè

	)

1039 
	#CLOCK_LFCLKSRCCOPY_SRC_Msk
 (0x3UL << 
CLOCK_LFCLKSRCCOPY_SRC_Pos
è

	)

1040 
	#CLOCK_LFCLKSRCCOPY_SRC_RC
 (0ULè

	)

1041 
	#CLOCK_LFCLKSRCCOPY_SRC_Xl
 (1ULè

	)

1042 
	#CLOCK_LFCLKSRCCOPY_SRC_SyÁh
 (2ULè

	)

1048 
	#CLOCK_LFCLKSRC_SRC_Pos
 (0ULè

	)

1049 
	#CLOCK_LFCLKSRC_SRC_Msk
 (0x3UL << 
CLOCK_LFCLKSRC_SRC_Pos
è

	)

1050 
	#CLOCK_LFCLKSRC_SRC_RC
 (0ULè

	)

1051 
	#CLOCK_LFCLKSRC_SRC_Xl
 (1ULè

	)

1052 
	#CLOCK_LFCLKSRC_SRC_SyÁh
 (2ULè

	)

1058 
	#CLOCK_CTIV_CTIV_Pos
 (0ULè

	)

1059 
	#CLOCK_CTIV_CTIV_Msk
 (0x7FUL << 
CLOCK_CTIV_CTIV_Pos
è

	)

1065 
	#CLOCK_XTALFREQ_XTALFREQ_Pos
 (0ULè

	)

1066 
	#CLOCK_XTALFREQ_XTALFREQ_Msk
 (0xFFUL << 
CLOCK_XTALFREQ_XTALFREQ_Pos
è

	)

1067 
	#CLOCK_XTALFREQ_XTALFREQ_16MHz
 (0xFFULè

	)

1068 
	#CLOCK_XTALFREQ_XTALFREQ_32MHz
 (0x00ULè

	)

1078 
	#ECB_INTENSET_ERRORECB_Pos
 (1ULè

	)

1079 
	#ECB_INTENSET_ERRORECB_Msk
 (0x1UL << 
ECB_INTENSET_ERRORECB_Pos
è

	)

1080 
	#ECB_INTENSET_ERRORECB_Di§bËd
 (0ULè

	)

1081 
	#ECB_INTENSET_ERRORECB_EÇbËd
 (1ULè

	)

1082 
	#ECB_INTENSET_ERRORECB_S‘
 (1ULè

	)

1085 
	#ECB_INTENSET_ENDECB_Pos
 (0ULè

	)

1086 
	#ECB_INTENSET_ENDECB_Msk
 (0x1UL << 
ECB_INTENSET_ENDECB_Pos
è

	)

1087 
	#ECB_INTENSET_ENDECB_Di§bËd
 (0ULè

	)

1088 
	#ECB_INTENSET_ENDECB_EÇbËd
 (1ULè

	)

1089 
	#ECB_INTENSET_ENDECB_S‘
 (1ULè

	)

1095 
	#ECB_INTENCLR_ERRORECB_Pos
 (1ULè

	)

1096 
	#ECB_INTENCLR_ERRORECB_Msk
 (0x1UL << 
ECB_INTENCLR_ERRORECB_Pos
è

	)

1097 
	#ECB_INTENCLR_ERRORECB_Di§bËd
 (0ULè

	)

1098 
	#ECB_INTENCLR_ERRORECB_EÇbËd
 (1ULè

	)

1099 
	#ECB_INTENCLR_ERRORECB_CË¬
 (1ULè

	)

1102 
	#ECB_INTENCLR_ENDECB_Pos
 (0ULè

	)

1103 
	#ECB_INTENCLR_ENDECB_Msk
 (0x1UL << 
ECB_INTENCLR_ENDECB_Pos
è

	)

1104 
	#ECB_INTENCLR_ENDECB_Di§bËd
 (0ULè

	)

1105 
	#ECB_INTENCLR_ENDECB_EÇbËd
 (1ULè

	)

1106 
	#ECB_INTENCLR_ENDECB_CË¬
 (1ULè

	)

1112 
	#ECB_POWER_POWER_Pos
 (0ULè

	)

1113 
	#ECB_POWER_POWER_Msk
 (0x1UL << 
ECB_POWER_POWER_Pos
è

	)

1114 
	#ECB_POWER_POWER_Di§bËd
 (0ULè

	)

1115 
	#ECB_POWER_POWER_EÇbËd
 (1ULè

	)

1125 
	#FICR_RBD_RBD_Pos
 (0ULè

	)

1126 
	#FICR_RBD_RBD_Msk
 (0xFFFFFFFFUL << 
FICR_RBD_RBD_Pos
è

	)

1127 
	#FICR_RBD_RBD_NoRoy®ty
 (0xFFFFFFFEULè

	)

1128 
	#FICR_RBD_RBD_Roy®ty
 (0xFFFFFFFFULè

	)

1134 
	#FICR_PPFC_PPFC_Pos
 (0ULè

	)

1135 
	#FICR_PPFC_PPFC_Msk
 (0xFFUL << 
FICR_PPFC_PPFC_Pos
è

	)

1136 
	#FICR_PPFC_PPFC_NÙP»£Á
 (0xFFULè

	)

1137 
	#FICR_PPFC_PPFC_P»£Á
 (0x00ULè

	)

1143 
	#FICR_CONFIGID_FWID_Pos
 (16ULè

	)

1144 
	#FICR_CONFIGID_FWID_Msk
 (0xFFFFUL << 
FICR_CONFIGID_FWID_Pos
è

	)

1147 
	#FICR_CONFIGID_HWID_Pos
 (0ULè

	)

1148 
	#FICR_CONFIGID_HWID_Msk
 (0xFFFFUL << 
FICR_CONFIGID_HWID_Pos
è

	)

1154 
	#FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Pos
 (0ULè

	)

1155 
	#FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Msk
 (0x1UL << 
FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Pos
è

	)

1156 
	#FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Public
 (0ULè

	)

1157 
	#FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Rªdom
 (1ULè

	)

1163 
	#FICR_OVERRIDEEN_BLE_1MBIT_Pos
 (3ULè

	)

1164 
	#FICR_OVERRIDEEN_BLE_1MBIT_Msk
 (0x1UL << 
FICR_OVERRIDEEN_BLE_1MBIT_Pos
è

	)

1165 
	#FICR_OVERRIDEEN_BLE_1MBIT_Ov”ride
 (0ULè

	)

1166 
	#FICR_OVERRIDEEN_BLE_1MBIT_NÙOv”ride
 (1ULè

	)

1169 
	#FICR_OVERRIDEEN_NRF_1MBIT_Pos
 (0ULè

	)

1170 
	#FICR_OVERRIDEEN_NRF_1MBIT_Msk
 (0x1UL << 
FICR_OVERRIDEEN_NRF_1MBIT_Pos
è

	)

1171 
	#FICR_OVERRIDEEN_NRF_1MBIT_Ov”ride
 (0ULè

	)

1172 
	#FICR_OVERRIDEEN_NRF_1MBIT_NÙOv”ride
 (1ULè

	)

1182 
	#GPIO_OUT_PIN31_Pos
 (31ULè

	)

1183 
	#GPIO_OUT_PIN31_Msk
 (0x1UL << 
GPIO_OUT_PIN31_Pos
è

	)

1184 
	#GPIO_OUT_PIN31_Low
 (0ULè

	)

1185 
	#GPIO_OUT_PIN31_High
 (1ULè

	)

1188 
	#GPIO_OUT_PIN30_Pos
 (30ULè

	)

1189 
	#GPIO_OUT_PIN30_Msk
 (0x1UL << 
GPIO_OUT_PIN30_Pos
è

	)

1190 
	#GPIO_OUT_PIN30_Low
 (0ULè

	)

1191 
	#GPIO_OUT_PIN30_High
 (1ULè

	)

1194 
	#GPIO_OUT_PIN29_Pos
 (29ULè

	)

1195 
	#GPIO_OUT_PIN29_Msk
 (0x1UL << 
GPIO_OUT_PIN29_Pos
è

	)

1196 
	#GPIO_OUT_PIN29_Low
 (0ULè

	)

1197 
	#GPIO_OUT_PIN29_High
 (1ULè

	)

1200 
	#GPIO_OUT_PIN28_Pos
 (28ULè

	)

1201 
	#GPIO_OUT_PIN28_Msk
 (0x1UL << 
GPIO_OUT_PIN28_Pos
è

	)

1202 
	#GPIO_OUT_PIN28_Low
 (0ULè

	)

1203 
	#GPIO_OUT_PIN28_High
 (1ULè

	)

1206 
	#GPIO_OUT_PIN27_Pos
 (27ULè

	)

1207 
	#GPIO_OUT_PIN27_Msk
 (0x1UL << 
GPIO_OUT_PIN27_Pos
è

	)

1208 
	#GPIO_OUT_PIN27_Low
 (0ULè

	)

1209 
	#GPIO_OUT_PIN27_High
 (1ULè

	)

1212 
	#GPIO_OUT_PIN26_Pos
 (26ULè

	)

1213 
	#GPIO_OUT_PIN26_Msk
 (0x1UL << 
GPIO_OUT_PIN26_Pos
è

	)

1214 
	#GPIO_OUT_PIN26_Low
 (0ULè

	)

1215 
	#GPIO_OUT_PIN26_High
 (1ULè

	)

1218 
	#GPIO_OUT_PIN25_Pos
 (25ULè

	)

1219 
	#GPIO_OUT_PIN25_Msk
 (0x1UL << 
GPIO_OUT_PIN25_Pos
è

	)

1220 
	#GPIO_OUT_PIN25_Low
 (0ULè

	)

1221 
	#GPIO_OUT_PIN25_High
 (1ULè

	)

1224 
	#GPIO_OUT_PIN24_Pos
 (24ULè

	)

1225 
	#GPIO_OUT_PIN24_Msk
 (0x1UL << 
GPIO_OUT_PIN24_Pos
è

	)

1226 
	#GPIO_OUT_PIN24_Low
 (0ULè

	)

1227 
	#GPIO_OUT_PIN24_High
 (1ULè

	)

1230 
	#GPIO_OUT_PIN23_Pos
 (23ULè

	)

1231 
	#GPIO_OUT_PIN23_Msk
 (0x1UL << 
GPIO_OUT_PIN23_Pos
è

	)

1232 
	#GPIO_OUT_PIN23_Low
 (0ULè

	)

1233 
	#GPIO_OUT_PIN23_High
 (1ULè

	)

1236 
	#GPIO_OUT_PIN22_Pos
 (22ULè

	)

1237 
	#GPIO_OUT_PIN22_Msk
 (0x1UL << 
GPIO_OUT_PIN22_Pos
è

	)

1238 
	#GPIO_OUT_PIN22_Low
 (0ULè

	)

1239 
	#GPIO_OUT_PIN22_High
 (1ULè

	)

1242 
	#GPIO_OUT_PIN21_Pos
 (21ULè

	)

1243 
	#GPIO_OUT_PIN21_Msk
 (0x1UL << 
GPIO_OUT_PIN21_Pos
è

	)

1244 
	#GPIO_OUT_PIN21_Low
 (0ULè

	)

1245 
	#GPIO_OUT_PIN21_High
 (1ULè

	)

1248 
	#GPIO_OUT_PIN20_Pos
 (20ULè

	)

1249 
	#GPIO_OUT_PIN20_Msk
 (0x1UL << 
GPIO_OUT_PIN20_Pos
è

	)

1250 
	#GPIO_OUT_PIN20_Low
 (0ULè

	)

1251 
	#GPIO_OUT_PIN20_High
 (1ULè

	)

1254 
	#GPIO_OUT_PIN19_Pos
 (19ULè

	)

1255 
	#GPIO_OUT_PIN19_Msk
 (0x1UL << 
GPIO_OUT_PIN19_Pos
è

	)

1256 
	#GPIO_OUT_PIN19_Low
 (0ULè

	)

1257 
	#GPIO_OUT_PIN19_High
 (1ULè

	)

1260 
	#GPIO_OUT_PIN18_Pos
 (18ULè

	)

1261 
	#GPIO_OUT_PIN18_Msk
 (0x1UL << 
GPIO_OUT_PIN18_Pos
è

	)

1262 
	#GPIO_OUT_PIN18_Low
 (0ULè

	)

1263 
	#GPIO_OUT_PIN18_High
 (1ULè

	)

1266 
	#GPIO_OUT_PIN17_Pos
 (17ULè

	)

1267 
	#GPIO_OUT_PIN17_Msk
 (0x1UL << 
GPIO_OUT_PIN17_Pos
è

	)

1268 
	#GPIO_OUT_PIN17_Low
 (0ULè

	)

1269 
	#GPIO_OUT_PIN17_High
 (1ULè

	)

1272 
	#GPIO_OUT_PIN16_Pos
 (16ULè

	)

1273 
	#GPIO_OUT_PIN16_Msk
 (0x1UL << 
GPIO_OUT_PIN16_Pos
è

	)

1274 
	#GPIO_OUT_PIN16_Low
 (0ULè

	)

1275 
	#GPIO_OUT_PIN16_High
 (1ULè

	)

1278 
	#GPIO_OUT_PIN15_Pos
 (15ULè

	)

1279 
	#GPIO_OUT_PIN15_Msk
 (0x1UL << 
GPIO_OUT_PIN15_Pos
è

	)

1280 
	#GPIO_OUT_PIN15_Low
 (0ULè

	)

1281 
	#GPIO_OUT_PIN15_High
 (1ULè

	)

1284 
	#GPIO_OUT_PIN14_Pos
 (14ULè

	)

1285 
	#GPIO_OUT_PIN14_Msk
 (0x1UL << 
GPIO_OUT_PIN14_Pos
è

	)

1286 
	#GPIO_OUT_PIN14_Low
 (0ULè

	)

1287 
	#GPIO_OUT_PIN14_High
 (1ULè

	)

1290 
	#GPIO_OUT_PIN13_Pos
 (13ULè

	)

1291 
	#GPIO_OUT_PIN13_Msk
 (0x1UL << 
GPIO_OUT_PIN13_Pos
è

	)

1292 
	#GPIO_OUT_PIN13_Low
 (0ULè

	)

1293 
	#GPIO_OUT_PIN13_High
 (1ULè

	)

1296 
	#GPIO_OUT_PIN12_Pos
 (12ULè

	)

1297 
	#GPIO_OUT_PIN12_Msk
 (0x1UL << 
GPIO_OUT_PIN12_Pos
è

	)

1298 
	#GPIO_OUT_PIN12_Low
 (0ULè

	)

1299 
	#GPIO_OUT_PIN12_High
 (1ULè

	)

1302 
	#GPIO_OUT_PIN11_Pos
 (11ULè

	)

1303 
	#GPIO_OUT_PIN11_Msk
 (0x1UL << 
GPIO_OUT_PIN11_Pos
è

	)

1304 
	#GPIO_OUT_PIN11_Low
 (0ULè

	)

1305 
	#GPIO_OUT_PIN11_High
 (1ULè

	)

1308 
	#GPIO_OUT_PIN10_Pos
 (10ULè

	)

1309 
	#GPIO_OUT_PIN10_Msk
 (0x1UL << 
GPIO_OUT_PIN10_Pos
è

	)

1310 
	#GPIO_OUT_PIN10_Low
 (0ULè

	)

1311 
	#GPIO_OUT_PIN10_High
 (1ULè

	)

1314 
	#GPIO_OUT_PIN9_Pos
 (9ULè

	)

1315 
	#GPIO_OUT_PIN9_Msk
 (0x1UL << 
GPIO_OUT_PIN9_Pos
è

	)

1316 
	#GPIO_OUT_PIN9_Low
 (0ULè

	)

1317 
	#GPIO_OUT_PIN9_High
 (1ULè

	)

1320 
	#GPIO_OUT_PIN8_Pos
 (8ULè

	)

1321 
	#GPIO_OUT_PIN8_Msk
 (0x1UL << 
GPIO_OUT_PIN8_Pos
è

	)

1322 
	#GPIO_OUT_PIN8_Low
 (0ULè

	)

1323 
	#GPIO_OUT_PIN8_High
 (1ULè

	)

1326 
	#GPIO_OUT_PIN7_Pos
 (7ULè

	)

1327 
	#GPIO_OUT_PIN7_Msk
 (0x1UL << 
GPIO_OUT_PIN7_Pos
è

	)

1328 
	#GPIO_OUT_PIN7_Low
 (0ULè

	)

1329 
	#GPIO_OUT_PIN7_High
 (1ULè

	)

1332 
	#GPIO_OUT_PIN6_Pos
 (6ULè

	)

1333 
	#GPIO_OUT_PIN6_Msk
 (0x1UL << 
GPIO_OUT_PIN6_Pos
è

	)

1334 
	#GPIO_OUT_PIN6_Low
 (0ULè

	)

1335 
	#GPIO_OUT_PIN6_High
 (1ULè

	)

1338 
	#GPIO_OUT_PIN5_Pos
 (5ULè

	)

1339 
	#GPIO_OUT_PIN5_Msk
 (0x1UL << 
GPIO_OUT_PIN5_Pos
è

	)

1340 
	#GPIO_OUT_PIN5_Low
 (0ULè

	)

1341 
	#GPIO_OUT_PIN5_High
 (1ULè

	)

1344 
	#GPIO_OUT_PIN4_Pos
 (4ULè

	)

1345 
	#GPIO_OUT_PIN4_Msk
 (0x1UL << 
GPIO_OUT_PIN4_Pos
è

	)

1346 
	#GPIO_OUT_PIN4_Low
 (0ULè

	)

1347 
	#GPIO_OUT_PIN4_High
 (1ULè

	)

1350 
	#GPIO_OUT_PIN3_Pos
 (3ULè

	)

1351 
	#GPIO_OUT_PIN3_Msk
 (0x1UL << 
GPIO_OUT_PIN3_Pos
è

	)

1352 
	#GPIO_OUT_PIN3_Low
 (0ULè

	)

1353 
	#GPIO_OUT_PIN3_High
 (1ULè

	)

1356 
	#GPIO_OUT_PIN2_Pos
 (2ULè

	)

1357 
	#GPIO_OUT_PIN2_Msk
 (0x1UL << 
GPIO_OUT_PIN2_Pos
è

	)

1358 
	#GPIO_OUT_PIN2_Low
 (0ULè

	)

1359 
	#GPIO_OUT_PIN2_High
 (1ULè

	)

1362 
	#GPIO_OUT_PIN1_Pos
 (1ULè

	)

1363 
	#GPIO_OUT_PIN1_Msk
 (0x1UL << 
GPIO_OUT_PIN1_Pos
è

	)

1364 
	#GPIO_OUT_PIN1_Low
 (0ULè

	)

1365 
	#GPIO_OUT_PIN1_High
 (1ULè

	)

1368 
	#GPIO_OUT_PIN0_Pos
 (0ULè

	)

1369 
	#GPIO_OUT_PIN0_Msk
 (0x1UL << 
GPIO_OUT_PIN0_Pos
è

	)

1370 
	#GPIO_OUT_PIN0_Low
 (0ULè

	)

1371 
	#GPIO_OUT_PIN0_High
 (1ULè

	)

1377 
	#GPIO_OUTSET_PIN31_Pos
 (31ULè

	)

1378 
	#GPIO_OUTSET_PIN31_Msk
 (0x1UL << 
GPIO_OUTSET_PIN31_Pos
è

	)

1379 
	#GPIO_OUTSET_PIN31_Low
 (0ULè

	)

1380 
	#GPIO_OUTSET_PIN31_High
 (1ULè

	)

1381 
	#GPIO_OUTSET_PIN31_S‘
 (1ULè

	)

1384 
	#GPIO_OUTSET_PIN30_Pos
 (30ULè

	)

1385 
	#GPIO_OUTSET_PIN30_Msk
 (0x1UL << 
GPIO_OUTSET_PIN30_Pos
è

	)

1386 
	#GPIO_OUTSET_PIN30_Low
 (0ULè

	)

1387 
	#GPIO_OUTSET_PIN30_High
 (1ULè

	)

1388 
	#GPIO_OUTSET_PIN30_S‘
 (1ULè

	)

1391 
	#GPIO_OUTSET_PIN29_Pos
 (29ULè

	)

1392 
	#GPIO_OUTSET_PIN29_Msk
 (0x1UL << 
GPIO_OUTSET_PIN29_Pos
è

	)

1393 
	#GPIO_OUTSET_PIN29_Low
 (0ULè

	)

1394 
	#GPIO_OUTSET_PIN29_High
 (1ULè

	)

1395 
	#GPIO_OUTSET_PIN29_S‘
 (1ULè

	)

1398 
	#GPIO_OUTSET_PIN28_Pos
 (28ULè

	)

1399 
	#GPIO_OUTSET_PIN28_Msk
 (0x1UL << 
GPIO_OUTSET_PIN28_Pos
è

	)

1400 
	#GPIO_OUTSET_PIN28_Low
 (0ULè

	)

1401 
	#GPIO_OUTSET_PIN28_High
 (1ULè

	)

1402 
	#GPIO_OUTSET_PIN28_S‘
 (1ULè

	)

1405 
	#GPIO_OUTSET_PIN27_Pos
 (27ULè

	)

1406 
	#GPIO_OUTSET_PIN27_Msk
 (0x1UL << 
GPIO_OUTSET_PIN27_Pos
è

	)

1407 
	#GPIO_OUTSET_PIN27_Low
 (0ULè

	)

1408 
	#GPIO_OUTSET_PIN27_High
 (1ULè

	)

1409 
	#GPIO_OUTSET_PIN27_S‘
 (1ULè

	)

1412 
	#GPIO_OUTSET_PIN26_Pos
 (26ULè

	)

1413 
	#GPIO_OUTSET_PIN26_Msk
 (0x1UL << 
GPIO_OUTSET_PIN26_Pos
è

	)

1414 
	#GPIO_OUTSET_PIN26_Low
 (0ULè

	)

1415 
	#GPIO_OUTSET_PIN26_High
 (1ULè

	)

1416 
	#GPIO_OUTSET_PIN26_S‘
 (1ULè

	)

1419 
	#GPIO_OUTSET_PIN25_Pos
 (25ULè

	)

1420 
	#GPIO_OUTSET_PIN25_Msk
 (0x1UL << 
GPIO_OUTSET_PIN25_Pos
è

	)

1421 
	#GPIO_OUTSET_PIN25_Low
 (0ULè

	)

1422 
	#GPIO_OUTSET_PIN25_High
 (1ULè

	)

1423 
	#GPIO_OUTSET_PIN25_S‘
 (1ULè

	)

1426 
	#GPIO_OUTSET_PIN24_Pos
 (24ULè

	)

1427 
	#GPIO_OUTSET_PIN24_Msk
 (0x1UL << 
GPIO_OUTSET_PIN24_Pos
è

	)

1428 
	#GPIO_OUTSET_PIN24_Low
 (0ULè

	)

1429 
	#GPIO_OUTSET_PIN24_High
 (1ULè

	)

1430 
	#GPIO_OUTSET_PIN24_S‘
 (1ULè

	)

1433 
	#GPIO_OUTSET_PIN23_Pos
 (23ULè

	)

1434 
	#GPIO_OUTSET_PIN23_Msk
 (0x1UL << 
GPIO_OUTSET_PIN23_Pos
è

	)

1435 
	#GPIO_OUTSET_PIN23_Low
 (0ULè

	)

1436 
	#GPIO_OUTSET_PIN23_High
 (1ULè

	)

1437 
	#GPIO_OUTSET_PIN23_S‘
 (1ULè

	)

1440 
	#GPIO_OUTSET_PIN22_Pos
 (22ULè

	)

1441 
	#GPIO_OUTSET_PIN22_Msk
 (0x1UL << 
GPIO_OUTSET_PIN22_Pos
è

	)

1442 
	#GPIO_OUTSET_PIN22_Low
 (0ULè

	)

1443 
	#GPIO_OUTSET_PIN22_High
 (1ULè

	)

1444 
	#GPIO_OUTSET_PIN22_S‘
 (1ULè

	)

1447 
	#GPIO_OUTSET_PIN21_Pos
 (21ULè

	)

1448 
	#GPIO_OUTSET_PIN21_Msk
 (0x1UL << 
GPIO_OUTSET_PIN21_Pos
è

	)

1449 
	#GPIO_OUTSET_PIN21_Low
 (0ULè

	)

1450 
	#GPIO_OUTSET_PIN21_High
 (1ULè

	)

1451 
	#GPIO_OUTSET_PIN21_S‘
 (1ULè

	)

1454 
	#GPIO_OUTSET_PIN20_Pos
 (20ULè

	)

1455 
	#GPIO_OUTSET_PIN20_Msk
 (0x1UL << 
GPIO_OUTSET_PIN20_Pos
è

	)

1456 
	#GPIO_OUTSET_PIN20_Low
 (0ULè

	)

1457 
	#GPIO_OUTSET_PIN20_High
 (1ULè

	)

1458 
	#GPIO_OUTSET_PIN20_S‘
 (1ULè

	)

1461 
	#GPIO_OUTSET_PIN19_Pos
 (19ULè

	)

1462 
	#GPIO_OUTSET_PIN19_Msk
 (0x1UL << 
GPIO_OUTSET_PIN19_Pos
è

	)

1463 
	#GPIO_OUTSET_PIN19_Low
 (0ULè

	)

1464 
	#GPIO_OUTSET_PIN19_High
 (1ULè

	)

1465 
	#GPIO_OUTSET_PIN19_S‘
 (1ULè

	)

1468 
	#GPIO_OUTSET_PIN18_Pos
 (18ULè

	)

1469 
	#GPIO_OUTSET_PIN18_Msk
 (0x1UL << 
GPIO_OUTSET_PIN18_Pos
è

	)

1470 
	#GPIO_OUTSET_PIN18_Low
 (0ULè

	)

1471 
	#GPIO_OUTSET_PIN18_High
 (1ULè

	)

1472 
	#GPIO_OUTSET_PIN18_S‘
 (1ULè

	)

1475 
	#GPIO_OUTSET_PIN17_Pos
 (17ULè

	)

1476 
	#GPIO_OUTSET_PIN17_Msk
 (0x1UL << 
GPIO_OUTSET_PIN17_Pos
è

	)

1477 
	#GPIO_OUTSET_PIN17_Low
 (0ULè

	)

1478 
	#GPIO_OUTSET_PIN17_High
 (1ULè

	)

1479 
	#GPIO_OUTSET_PIN17_S‘
 (1ULè

	)

1482 
	#GPIO_OUTSET_PIN16_Pos
 (16ULè

	)

1483 
	#GPIO_OUTSET_PIN16_Msk
 (0x1UL << 
GPIO_OUTSET_PIN16_Pos
è

	)

1484 
	#GPIO_OUTSET_PIN16_Low
 (0ULè

	)

1485 
	#GPIO_OUTSET_PIN16_High
 (1ULè

	)

1486 
	#GPIO_OUTSET_PIN16_S‘
 (1ULè

	)

1489 
	#GPIO_OUTSET_PIN15_Pos
 (15ULè

	)

1490 
	#GPIO_OUTSET_PIN15_Msk
 (0x1UL << 
GPIO_OUTSET_PIN15_Pos
è

	)

1491 
	#GPIO_OUTSET_PIN15_Low
 (0ULè

	)

1492 
	#GPIO_OUTSET_PIN15_High
 (1ULè

	)

1493 
	#GPIO_OUTSET_PIN15_S‘
 (1ULè

	)

1496 
	#GPIO_OUTSET_PIN14_Pos
 (14ULè

	)

1497 
	#GPIO_OUTSET_PIN14_Msk
 (0x1UL << 
GPIO_OUTSET_PIN14_Pos
è

	)

1498 
	#GPIO_OUTSET_PIN14_Low
 (0ULè

	)

1499 
	#GPIO_OUTSET_PIN14_High
 (1ULè

	)

1500 
	#GPIO_OUTSET_PIN14_S‘
 (1ULè

	)

1503 
	#GPIO_OUTSET_PIN13_Pos
 (13ULè

	)

1504 
	#GPIO_OUTSET_PIN13_Msk
 (0x1UL << 
GPIO_OUTSET_PIN13_Pos
è

	)

1505 
	#GPIO_OUTSET_PIN13_Low
 (0ULè

	)

1506 
	#GPIO_OUTSET_PIN13_High
 (1ULè

	)

1507 
	#GPIO_OUTSET_PIN13_S‘
 (1ULè

	)

1510 
	#GPIO_OUTSET_PIN12_Pos
 (12ULè

	)

1511 
	#GPIO_OUTSET_PIN12_Msk
 (0x1UL << 
GPIO_OUTSET_PIN12_Pos
è

	)

1512 
	#GPIO_OUTSET_PIN12_Low
 (0ULè

	)

1513 
	#GPIO_OUTSET_PIN12_High
 (1ULè

	)

1514 
	#GPIO_OUTSET_PIN12_S‘
 (1ULè

	)

1517 
	#GPIO_OUTSET_PIN11_Pos
 (11ULè

	)

1518 
	#GPIO_OUTSET_PIN11_Msk
 (0x1UL << 
GPIO_OUTSET_PIN11_Pos
è

	)

1519 
	#GPIO_OUTSET_PIN11_Low
 (0ULè

	)

1520 
	#GPIO_OUTSET_PIN11_High
 (1ULè

	)

1521 
	#GPIO_OUTSET_PIN11_S‘
 (1ULè

	)

1524 
	#GPIO_OUTSET_PIN10_Pos
 (10ULè

	)

1525 
	#GPIO_OUTSET_PIN10_Msk
 (0x1UL << 
GPIO_OUTSET_PIN10_Pos
è

	)

1526 
	#GPIO_OUTSET_PIN10_Low
 (0ULè

	)

1527 
	#GPIO_OUTSET_PIN10_High
 (1ULè

	)

1528 
	#GPIO_OUTSET_PIN10_S‘
 (1ULè

	)

1531 
	#GPIO_OUTSET_PIN9_Pos
 (9ULè

	)

1532 
	#GPIO_OUTSET_PIN9_Msk
 (0x1UL << 
GPIO_OUTSET_PIN9_Pos
è

	)

1533 
	#GPIO_OUTSET_PIN9_Low
 (0ULè

	)

1534 
	#GPIO_OUTSET_PIN9_High
 (1ULè

	)

1535 
	#GPIO_OUTSET_PIN9_S‘
 (1ULè

	)

1538 
	#GPIO_OUTSET_PIN8_Pos
 (8ULè

	)

1539 
	#GPIO_OUTSET_PIN8_Msk
 (0x1UL << 
GPIO_OUTSET_PIN8_Pos
è

	)

1540 
	#GPIO_OUTSET_PIN8_Low
 (0ULè

	)

1541 
	#GPIO_OUTSET_PIN8_High
 (1ULè

	)

1542 
	#GPIO_OUTSET_PIN8_S‘
 (1ULè

	)

1545 
	#GPIO_OUTSET_PIN7_Pos
 (7ULè

	)

1546 
	#GPIO_OUTSET_PIN7_Msk
 (0x1UL << 
GPIO_OUTSET_PIN7_Pos
è

	)

1547 
	#GPIO_OUTSET_PIN7_Low
 (0ULè

	)

1548 
	#GPIO_OUTSET_PIN7_High
 (1ULè

	)

1549 
	#GPIO_OUTSET_PIN7_S‘
 (1ULè

	)

1552 
	#GPIO_OUTSET_PIN6_Pos
 (6ULè

	)

1553 
	#GPIO_OUTSET_PIN6_Msk
 (0x1UL << 
GPIO_OUTSET_PIN6_Pos
è

	)

1554 
	#GPIO_OUTSET_PIN6_Low
 (0ULè

	)

1555 
	#GPIO_OUTSET_PIN6_High
 (1ULè

	)

1556 
	#GPIO_OUTSET_PIN6_S‘
 (1ULè

	)

1559 
	#GPIO_OUTSET_PIN5_Pos
 (5ULè

	)

1560 
	#GPIO_OUTSET_PIN5_Msk
 (0x1UL << 
GPIO_OUTSET_PIN5_Pos
è

	)

1561 
	#GPIO_OUTSET_PIN5_Low
 (0ULè

	)

1562 
	#GPIO_OUTSET_PIN5_High
 (1ULè

	)

1563 
	#GPIO_OUTSET_PIN5_S‘
 (1ULè

	)

1566 
	#GPIO_OUTSET_PIN4_Pos
 (4ULè

	)

1567 
	#GPIO_OUTSET_PIN4_Msk
 (0x1UL << 
GPIO_OUTSET_PIN4_Pos
è

	)

1568 
	#GPIO_OUTSET_PIN4_Low
 (0ULè

	)

1569 
	#GPIO_OUTSET_PIN4_High
 (1ULè

	)

1570 
	#GPIO_OUTSET_PIN4_S‘
 (1ULè

	)

1573 
	#GPIO_OUTSET_PIN3_Pos
 (3ULè

	)

1574 
	#GPIO_OUTSET_PIN3_Msk
 (0x1UL << 
GPIO_OUTSET_PIN3_Pos
è

	)

1575 
	#GPIO_OUTSET_PIN3_Low
 (0ULè

	)

1576 
	#GPIO_OUTSET_PIN3_High
 (1ULè

	)

1577 
	#GPIO_OUTSET_PIN3_S‘
 (1ULè

	)

1580 
	#GPIO_OUTSET_PIN2_Pos
 (2ULè

	)

1581 
	#GPIO_OUTSET_PIN2_Msk
 (0x1UL << 
GPIO_OUTSET_PIN2_Pos
è

	)

1582 
	#GPIO_OUTSET_PIN2_Low
 (0ULè

	)

1583 
	#GPIO_OUTSET_PIN2_High
 (1ULè

	)

1584 
	#GPIO_OUTSET_PIN2_S‘
 (1ULè

	)

1587 
	#GPIO_OUTSET_PIN1_Pos
 (1ULè

	)

1588 
	#GPIO_OUTSET_PIN1_Msk
 (0x1UL << 
GPIO_OUTSET_PIN1_Pos
è

	)

1589 
	#GPIO_OUTSET_PIN1_Low
 (0ULè

	)

1590 
	#GPIO_OUTSET_PIN1_High
 (1ULè

	)

1591 
	#GPIO_OUTSET_PIN1_S‘
 (1ULè

	)

1594 
	#GPIO_OUTSET_PIN0_Pos
 (0ULè

	)

1595 
	#GPIO_OUTSET_PIN0_Msk
 (0x1UL << 
GPIO_OUTSET_PIN0_Pos
è

	)

1596 
	#GPIO_OUTSET_PIN0_Low
 (0ULè

	)

1597 
	#GPIO_OUTSET_PIN0_High
 (1ULè

	)

1598 
	#GPIO_OUTSET_PIN0_S‘
 (1ULè

	)

1604 
	#GPIO_OUTCLR_PIN31_Pos
 (31ULè

	)

1605 
	#GPIO_OUTCLR_PIN31_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN31_Pos
è

	)

1606 
	#GPIO_OUTCLR_PIN31_Low
 (0ULè

	)

1607 
	#GPIO_OUTCLR_PIN31_High
 (1ULè

	)

1608 
	#GPIO_OUTCLR_PIN31_CË¬
 (1ULè

	)

1611 
	#GPIO_OUTCLR_PIN30_Pos
 (30ULè

	)

1612 
	#GPIO_OUTCLR_PIN30_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN30_Pos
è

	)

1613 
	#GPIO_OUTCLR_PIN30_Low
 (0ULè

	)

1614 
	#GPIO_OUTCLR_PIN30_High
 (1ULè

	)

1615 
	#GPIO_OUTCLR_PIN30_CË¬
 (1ULè

	)

1618 
	#GPIO_OUTCLR_PIN29_Pos
 (29ULè

	)

1619 
	#GPIO_OUTCLR_PIN29_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN29_Pos
è

	)

1620 
	#GPIO_OUTCLR_PIN29_Low
 (0ULè

	)

1621 
	#GPIO_OUTCLR_PIN29_High
 (1ULè

	)

1622 
	#GPIO_OUTCLR_PIN29_CË¬
 (1ULè

	)

1625 
	#GPIO_OUTCLR_PIN28_Pos
 (28ULè

	)

1626 
	#GPIO_OUTCLR_PIN28_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN28_Pos
è

	)

1627 
	#GPIO_OUTCLR_PIN28_Low
 (0ULè

	)

1628 
	#GPIO_OUTCLR_PIN28_High
 (1ULè

	)

1629 
	#GPIO_OUTCLR_PIN28_CË¬
 (1ULè

	)

1632 
	#GPIO_OUTCLR_PIN27_Pos
 (27ULè

	)

1633 
	#GPIO_OUTCLR_PIN27_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN27_Pos
è

	)

1634 
	#GPIO_OUTCLR_PIN27_Low
 (0ULè

	)

1635 
	#GPIO_OUTCLR_PIN27_High
 (1ULè

	)

1636 
	#GPIO_OUTCLR_PIN27_CË¬
 (1ULè

	)

1639 
	#GPIO_OUTCLR_PIN26_Pos
 (26ULè

	)

1640 
	#GPIO_OUTCLR_PIN26_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN26_Pos
è

	)

1641 
	#GPIO_OUTCLR_PIN26_Low
 (0ULè

	)

1642 
	#GPIO_OUTCLR_PIN26_High
 (1ULè

	)

1643 
	#GPIO_OUTCLR_PIN26_CË¬
 (1ULè

	)

1646 
	#GPIO_OUTCLR_PIN25_Pos
 (25ULè

	)

1647 
	#GPIO_OUTCLR_PIN25_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN25_Pos
è

	)

1648 
	#GPIO_OUTCLR_PIN25_Low
 (0ULè

	)

1649 
	#GPIO_OUTCLR_PIN25_High
 (1ULè

	)

1650 
	#GPIO_OUTCLR_PIN25_CË¬
 (1ULè

	)

1653 
	#GPIO_OUTCLR_PIN24_Pos
 (24ULè

	)

1654 
	#GPIO_OUTCLR_PIN24_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN24_Pos
è

	)

1655 
	#GPIO_OUTCLR_PIN24_Low
 (0ULè

	)

1656 
	#GPIO_OUTCLR_PIN24_High
 (1ULè

	)

1657 
	#GPIO_OUTCLR_PIN24_CË¬
 (1ULè

	)

1660 
	#GPIO_OUTCLR_PIN23_Pos
 (23ULè

	)

1661 
	#GPIO_OUTCLR_PIN23_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN23_Pos
è

	)

1662 
	#GPIO_OUTCLR_PIN23_Low
 (0ULè

	)

1663 
	#GPIO_OUTCLR_PIN23_High
 (1ULè

	)

1664 
	#GPIO_OUTCLR_PIN23_CË¬
 (1ULè

	)

1667 
	#GPIO_OUTCLR_PIN22_Pos
 (22ULè

	)

1668 
	#GPIO_OUTCLR_PIN22_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN22_Pos
è

	)

1669 
	#GPIO_OUTCLR_PIN22_Low
 (0ULè

	)

1670 
	#GPIO_OUTCLR_PIN22_High
 (1ULè

	)

1671 
	#GPIO_OUTCLR_PIN22_CË¬
 (1ULè

	)

1674 
	#GPIO_OUTCLR_PIN21_Pos
 (21ULè

	)

1675 
	#GPIO_OUTCLR_PIN21_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN21_Pos
è

	)

1676 
	#GPIO_OUTCLR_PIN21_Low
 (0ULè

	)

1677 
	#GPIO_OUTCLR_PIN21_High
 (1ULè

	)

1678 
	#GPIO_OUTCLR_PIN21_CË¬
 (1ULè

	)

1681 
	#GPIO_OUTCLR_PIN20_Pos
 (20ULè

	)

1682 
	#GPIO_OUTCLR_PIN20_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN20_Pos
è

	)

1683 
	#GPIO_OUTCLR_PIN20_Low
 (0ULè

	)

1684 
	#GPIO_OUTCLR_PIN20_High
 (1ULè

	)

1685 
	#GPIO_OUTCLR_PIN20_CË¬
 (1ULè

	)

1688 
	#GPIO_OUTCLR_PIN19_Pos
 (19ULè

	)

1689 
	#GPIO_OUTCLR_PIN19_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN19_Pos
è

	)

1690 
	#GPIO_OUTCLR_PIN19_Low
 (0ULè

	)

1691 
	#GPIO_OUTCLR_PIN19_High
 (1ULè

	)

1692 
	#GPIO_OUTCLR_PIN19_CË¬
 (1ULè

	)

1695 
	#GPIO_OUTCLR_PIN18_Pos
 (18ULè

	)

1696 
	#GPIO_OUTCLR_PIN18_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN18_Pos
è

	)

1697 
	#GPIO_OUTCLR_PIN18_Low
 (0ULè

	)

1698 
	#GPIO_OUTCLR_PIN18_High
 (1ULè

	)

1699 
	#GPIO_OUTCLR_PIN18_CË¬
 (1ULè

	)

1702 
	#GPIO_OUTCLR_PIN17_Pos
 (17ULè

	)

1703 
	#GPIO_OUTCLR_PIN17_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN17_Pos
è

	)

1704 
	#GPIO_OUTCLR_PIN17_Low
 (0ULè

	)

1705 
	#GPIO_OUTCLR_PIN17_High
 (1ULè

	)

1706 
	#GPIO_OUTCLR_PIN17_CË¬
 (1ULè

	)

1709 
	#GPIO_OUTCLR_PIN16_Pos
 (16ULè

	)

1710 
	#GPIO_OUTCLR_PIN16_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN16_Pos
è

	)

1711 
	#GPIO_OUTCLR_PIN16_Low
 (0ULè

	)

1712 
	#GPIO_OUTCLR_PIN16_High
 (1ULè

	)

1713 
	#GPIO_OUTCLR_PIN16_CË¬
 (1ULè

	)

1716 
	#GPIO_OUTCLR_PIN15_Pos
 (15ULè

	)

1717 
	#GPIO_OUTCLR_PIN15_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN15_Pos
è

	)

1718 
	#GPIO_OUTCLR_PIN15_Low
 (0ULè

	)

1719 
	#GPIO_OUTCLR_PIN15_High
 (1ULè

	)

1720 
	#GPIO_OUTCLR_PIN15_CË¬
 (1ULè

	)

1723 
	#GPIO_OUTCLR_PIN14_Pos
 (14ULè

	)

1724 
	#GPIO_OUTCLR_PIN14_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN14_Pos
è

	)

1725 
	#GPIO_OUTCLR_PIN14_Low
 (0ULè

	)

1726 
	#GPIO_OUTCLR_PIN14_High
 (1ULè

	)

1727 
	#GPIO_OUTCLR_PIN14_CË¬
 (1ULè

	)

1730 
	#GPIO_OUTCLR_PIN13_Pos
 (13ULè

	)

1731 
	#GPIO_OUTCLR_PIN13_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN13_Pos
è

	)

1732 
	#GPIO_OUTCLR_PIN13_Low
 (0ULè

	)

1733 
	#GPIO_OUTCLR_PIN13_High
 (1ULè

	)

1734 
	#GPIO_OUTCLR_PIN13_CË¬
 (1ULè

	)

1737 
	#GPIO_OUTCLR_PIN12_Pos
 (12ULè

	)

1738 
	#GPIO_OUTCLR_PIN12_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN12_Pos
è

	)

1739 
	#GPIO_OUTCLR_PIN12_Low
 (0ULè

	)

1740 
	#GPIO_OUTCLR_PIN12_High
 (1ULè

	)

1741 
	#GPIO_OUTCLR_PIN12_CË¬
 (1ULè

	)

1744 
	#GPIO_OUTCLR_PIN11_Pos
 (11ULè

	)

1745 
	#GPIO_OUTCLR_PIN11_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN11_Pos
è

	)

1746 
	#GPIO_OUTCLR_PIN11_Low
 (0ULè

	)

1747 
	#GPIO_OUTCLR_PIN11_High
 (1ULè

	)

1748 
	#GPIO_OUTCLR_PIN11_CË¬
 (1ULè

	)

1751 
	#GPIO_OUTCLR_PIN10_Pos
 (10ULè

	)

1752 
	#GPIO_OUTCLR_PIN10_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN10_Pos
è

	)

1753 
	#GPIO_OUTCLR_PIN10_Low
 (0ULè

	)

1754 
	#GPIO_OUTCLR_PIN10_High
 (1ULè

	)

1755 
	#GPIO_OUTCLR_PIN10_CË¬
 (1ULè

	)

1758 
	#GPIO_OUTCLR_PIN9_Pos
 (9ULè

	)

1759 
	#GPIO_OUTCLR_PIN9_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN9_Pos
è

	)

1760 
	#GPIO_OUTCLR_PIN9_Low
 (0ULè

	)

1761 
	#GPIO_OUTCLR_PIN9_High
 (1ULè

	)

1762 
	#GPIO_OUTCLR_PIN9_CË¬
 (1ULè

	)

1765 
	#GPIO_OUTCLR_PIN8_Pos
 (8ULè

	)

1766 
	#GPIO_OUTCLR_PIN8_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN8_Pos
è

	)

1767 
	#GPIO_OUTCLR_PIN8_Low
 (0ULè

	)

1768 
	#GPIO_OUTCLR_PIN8_High
 (1ULè

	)

1769 
	#GPIO_OUTCLR_PIN8_CË¬
 (1ULè

	)

1772 
	#GPIO_OUTCLR_PIN7_Pos
 (7ULè

	)

1773 
	#GPIO_OUTCLR_PIN7_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN7_Pos
è

	)

1774 
	#GPIO_OUTCLR_PIN7_Low
 (0ULè

	)

1775 
	#GPIO_OUTCLR_PIN7_High
 (1ULè

	)

1776 
	#GPIO_OUTCLR_PIN7_CË¬
 (1ULè

	)

1779 
	#GPIO_OUTCLR_PIN6_Pos
 (6ULè

	)

1780 
	#GPIO_OUTCLR_PIN6_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN6_Pos
è

	)

1781 
	#GPIO_OUTCLR_PIN6_Low
 (0ULè

	)

1782 
	#GPIO_OUTCLR_PIN6_High
 (1ULè

	)

1783 
	#GPIO_OUTCLR_PIN6_CË¬
 (1ULè

	)

1786 
	#GPIO_OUTCLR_PIN5_Pos
 (5ULè

	)

1787 
	#GPIO_OUTCLR_PIN5_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN5_Pos
è

	)

1788 
	#GPIO_OUTCLR_PIN5_Low
 (0ULè

	)

1789 
	#GPIO_OUTCLR_PIN5_High
 (1ULè

	)

1790 
	#GPIO_OUTCLR_PIN5_CË¬
 (1ULè

	)

1793 
	#GPIO_OUTCLR_PIN4_Pos
 (4ULè

	)

1794 
	#GPIO_OUTCLR_PIN4_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN4_Pos
è

	)

1795 
	#GPIO_OUTCLR_PIN4_Low
 (0ULè

	)

1796 
	#GPIO_OUTCLR_PIN4_High
 (1ULè

	)

1797 
	#GPIO_OUTCLR_PIN4_CË¬
 (1ULè

	)

1800 
	#GPIO_OUTCLR_PIN3_Pos
 (3ULè

	)

1801 
	#GPIO_OUTCLR_PIN3_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN3_Pos
è

	)

1802 
	#GPIO_OUTCLR_PIN3_Low
 (0ULè

	)

1803 
	#GPIO_OUTCLR_PIN3_High
 (1ULè

	)

1804 
	#GPIO_OUTCLR_PIN3_CË¬
 (1ULè

	)

1807 
	#GPIO_OUTCLR_PIN2_Pos
 (2ULè

	)

1808 
	#GPIO_OUTCLR_PIN2_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN2_Pos
è

	)

1809 
	#GPIO_OUTCLR_PIN2_Low
 (0ULè

	)

1810 
	#GPIO_OUTCLR_PIN2_High
 (1ULè

	)

1811 
	#GPIO_OUTCLR_PIN2_CË¬
 (1ULè

	)

1814 
	#GPIO_OUTCLR_PIN1_Pos
 (1ULè

	)

1815 
	#GPIO_OUTCLR_PIN1_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN1_Pos
è

	)

1816 
	#GPIO_OUTCLR_PIN1_Low
 (0ULè

	)

1817 
	#GPIO_OUTCLR_PIN1_High
 (1ULè

	)

1818 
	#GPIO_OUTCLR_PIN1_CË¬
 (1ULè

	)

1821 
	#GPIO_OUTCLR_PIN0_Pos
 (0ULè

	)

1822 
	#GPIO_OUTCLR_PIN0_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN0_Pos
è

	)

1823 
	#GPIO_OUTCLR_PIN0_Low
 (0ULè

	)

1824 
	#GPIO_OUTCLR_PIN0_High
 (1ULè

	)

1825 
	#GPIO_OUTCLR_PIN0_CË¬
 (1ULè

	)

1831 
	#GPIO_IN_PIN31_Pos
 (31ULè

	)

1832 
	#GPIO_IN_PIN31_Msk
 (0x1UL << 
GPIO_IN_PIN31_Pos
è

	)

1833 
	#GPIO_IN_PIN31_Low
 (0ULè

	)

1834 
	#GPIO_IN_PIN31_High
 (1ULè

	)

1837 
	#GPIO_IN_PIN30_Pos
 (30ULè

	)

1838 
	#GPIO_IN_PIN30_Msk
 (0x1UL << 
GPIO_IN_PIN30_Pos
è

	)

1839 
	#GPIO_IN_PIN30_Low
 (0ULè

	)

1840 
	#GPIO_IN_PIN30_High
 (1ULè

	)

1843 
	#GPIO_IN_PIN29_Pos
 (29ULè

	)

1844 
	#GPIO_IN_PIN29_Msk
 (0x1UL << 
GPIO_IN_PIN29_Pos
è

	)

1845 
	#GPIO_IN_PIN29_Low
 (0ULè

	)

1846 
	#GPIO_IN_PIN29_High
 (1ULè

	)

1849 
	#GPIO_IN_PIN28_Pos
 (28ULè

	)

1850 
	#GPIO_IN_PIN28_Msk
 (0x1UL << 
GPIO_IN_PIN28_Pos
è

	)

1851 
	#GPIO_IN_PIN28_Low
 (0ULè

	)

1852 
	#GPIO_IN_PIN28_High
 (1ULè

	)

1855 
	#GPIO_IN_PIN27_Pos
 (27ULè

	)

1856 
	#GPIO_IN_PIN27_Msk
 (0x1UL << 
GPIO_IN_PIN27_Pos
è

	)

1857 
	#GPIO_IN_PIN27_Low
 (0ULè

	)

1858 
	#GPIO_IN_PIN27_High
 (1ULè

	)

1861 
	#GPIO_IN_PIN26_Pos
 (26ULè

	)

1862 
	#GPIO_IN_PIN26_Msk
 (0x1UL << 
GPIO_IN_PIN26_Pos
è

	)

1863 
	#GPIO_IN_PIN26_Low
 (0ULè

	)

1864 
	#GPIO_IN_PIN26_High
 (1ULè

	)

1867 
	#GPIO_IN_PIN25_Pos
 (25ULè

	)

1868 
	#GPIO_IN_PIN25_Msk
 (0x1UL << 
GPIO_IN_PIN25_Pos
è

	)

1869 
	#GPIO_IN_PIN25_Low
 (0ULè

	)

1870 
	#GPIO_IN_PIN25_High
 (1ULè

	)

1873 
	#GPIO_IN_PIN24_Pos
 (24ULè

	)

1874 
	#GPIO_IN_PIN24_Msk
 (0x1UL << 
GPIO_IN_PIN24_Pos
è

	)

1875 
	#GPIO_IN_PIN24_Low
 (0ULè

	)

1876 
	#GPIO_IN_PIN24_High
 (1ULè

	)

1879 
	#GPIO_IN_PIN23_Pos
 (23ULè

	)

1880 
	#GPIO_IN_PIN23_Msk
 (0x1UL << 
GPIO_IN_PIN23_Pos
è

	)

1881 
	#GPIO_IN_PIN23_Low
 (0ULè

	)

1882 
	#GPIO_IN_PIN23_High
 (1ULè

	)

1885 
	#GPIO_IN_PIN22_Pos
 (22ULè

	)

1886 
	#GPIO_IN_PIN22_Msk
 (0x1UL << 
GPIO_IN_PIN22_Pos
è

	)

1887 
	#GPIO_IN_PIN22_Low
 (0ULè

	)

1888 
	#GPIO_IN_PIN22_High
 (1ULè

	)

1891 
	#GPIO_IN_PIN21_Pos
 (21ULè

	)

1892 
	#GPIO_IN_PIN21_Msk
 (0x1UL << 
GPIO_IN_PIN21_Pos
è

	)

1893 
	#GPIO_IN_PIN21_Low
 (0ULè

	)

1894 
	#GPIO_IN_PIN21_High
 (1ULè

	)

1897 
	#GPIO_IN_PIN20_Pos
 (20ULè

	)

1898 
	#GPIO_IN_PIN20_Msk
 (0x1UL << 
GPIO_IN_PIN20_Pos
è

	)

1899 
	#GPIO_IN_PIN20_Low
 (0ULè

	)

1900 
	#GPIO_IN_PIN20_High
 (1ULè

	)

1903 
	#GPIO_IN_PIN19_Pos
 (19ULè

	)

1904 
	#GPIO_IN_PIN19_Msk
 (0x1UL << 
GPIO_IN_PIN19_Pos
è

	)

1905 
	#GPIO_IN_PIN19_Low
 (0ULè

	)

1906 
	#GPIO_IN_PIN19_High
 (1ULè

	)

1909 
	#GPIO_IN_PIN18_Pos
 (18ULè

	)

1910 
	#GPIO_IN_PIN18_Msk
 (0x1UL << 
GPIO_IN_PIN18_Pos
è

	)

1911 
	#GPIO_IN_PIN18_Low
 (0ULè

	)

1912 
	#GPIO_IN_PIN18_High
 (1ULè

	)

1915 
	#GPIO_IN_PIN17_Pos
 (17ULè

	)

1916 
	#GPIO_IN_PIN17_Msk
 (0x1UL << 
GPIO_IN_PIN17_Pos
è

	)

1917 
	#GPIO_IN_PIN17_Low
 (0ULè

	)

1918 
	#GPIO_IN_PIN17_High
 (1ULè

	)

1921 
	#GPIO_IN_PIN16_Pos
 (16ULè

	)

1922 
	#GPIO_IN_PIN16_Msk
 (0x1UL << 
GPIO_IN_PIN16_Pos
è

	)

1923 
	#GPIO_IN_PIN16_Low
 (0ULè

	)

1924 
	#GPIO_IN_PIN16_High
 (1ULè

	)

1927 
	#GPIO_IN_PIN15_Pos
 (15ULè

	)

1928 
	#GPIO_IN_PIN15_Msk
 (0x1UL << 
GPIO_IN_PIN15_Pos
è

	)

1929 
	#GPIO_IN_PIN15_Low
 (0ULè

	)

1930 
	#GPIO_IN_PIN15_High
 (1ULè

	)

1933 
	#GPIO_IN_PIN14_Pos
 (14ULè

	)

1934 
	#GPIO_IN_PIN14_Msk
 (0x1UL << 
GPIO_IN_PIN14_Pos
è

	)

1935 
	#GPIO_IN_PIN14_Low
 (0ULè

	)

1936 
	#GPIO_IN_PIN14_High
 (1ULè

	)

1939 
	#GPIO_IN_PIN13_Pos
 (13ULè

	)

1940 
	#GPIO_IN_PIN13_Msk
 (0x1UL << 
GPIO_IN_PIN13_Pos
è

	)

1941 
	#GPIO_IN_PIN13_Low
 (0ULè

	)

1942 
	#GPIO_IN_PIN13_High
 (1ULè

	)

1945 
	#GPIO_IN_PIN12_Pos
 (12ULè

	)

1946 
	#GPIO_IN_PIN12_Msk
 (0x1UL << 
GPIO_IN_PIN12_Pos
è

	)

1947 
	#GPIO_IN_PIN12_Low
 (0ULè

	)

1948 
	#GPIO_IN_PIN12_High
 (1ULè

	)

1951 
	#GPIO_IN_PIN11_Pos
 (11ULè

	)

1952 
	#GPIO_IN_PIN11_Msk
 (0x1UL << 
GPIO_IN_PIN11_Pos
è

	)

1953 
	#GPIO_IN_PIN11_Low
 (0ULè

	)

1954 
	#GPIO_IN_PIN11_High
 (1ULè

	)

1957 
	#GPIO_IN_PIN10_Pos
 (10ULè

	)

1958 
	#GPIO_IN_PIN10_Msk
 (0x1UL << 
GPIO_IN_PIN10_Pos
è

	)

1959 
	#GPIO_IN_PIN10_Low
 (0ULè

	)

1960 
	#GPIO_IN_PIN10_High
 (1ULè

	)

1963 
	#GPIO_IN_PIN9_Pos
 (9ULè

	)

1964 
	#GPIO_IN_PIN9_Msk
 (0x1UL << 
GPIO_IN_PIN9_Pos
è

	)

1965 
	#GPIO_IN_PIN9_Low
 (0ULè

	)

1966 
	#GPIO_IN_PIN9_High
 (1ULè

	)

1969 
	#GPIO_IN_PIN8_Pos
 (8ULè

	)

1970 
	#GPIO_IN_PIN8_Msk
 (0x1UL << 
GPIO_IN_PIN8_Pos
è

	)

1971 
	#GPIO_IN_PIN8_Low
 (0ULè

	)

1972 
	#GPIO_IN_PIN8_High
 (1ULè

	)

1975 
	#GPIO_IN_PIN7_Pos
 (7ULè

	)

1976 
	#GPIO_IN_PIN7_Msk
 (0x1UL << 
GPIO_IN_PIN7_Pos
è

	)

1977 
	#GPIO_IN_PIN7_Low
 (0ULè

	)

1978 
	#GPIO_IN_PIN7_High
 (1ULè

	)

1981 
	#GPIO_IN_PIN6_Pos
 (6ULè

	)

1982 
	#GPIO_IN_PIN6_Msk
 (0x1UL << 
GPIO_IN_PIN6_Pos
è

	)

1983 
	#GPIO_IN_PIN6_Low
 (0ULè

	)

1984 
	#GPIO_IN_PIN6_High
 (1ULè

	)

1987 
	#GPIO_IN_PIN5_Pos
 (5ULè

	)

1988 
	#GPIO_IN_PIN5_Msk
 (0x1UL << 
GPIO_IN_PIN5_Pos
è

	)

1989 
	#GPIO_IN_PIN5_Low
 (0ULè

	)

1990 
	#GPIO_IN_PIN5_High
 (1ULè

	)

1993 
	#GPIO_IN_PIN4_Pos
 (4ULè

	)

1994 
	#GPIO_IN_PIN4_Msk
 (0x1UL << 
GPIO_IN_PIN4_Pos
è

	)

1995 
	#GPIO_IN_PIN4_Low
 (0ULè

	)

1996 
	#GPIO_IN_PIN4_High
 (1ULè

	)

1999 
	#GPIO_IN_PIN3_Pos
 (3ULè

	)

2000 
	#GPIO_IN_PIN3_Msk
 (0x1UL << 
GPIO_IN_PIN3_Pos
è

	)

2001 
	#GPIO_IN_PIN3_Low
 (0ULè

	)

2002 
	#GPIO_IN_PIN3_High
 (1ULè

	)

2005 
	#GPIO_IN_PIN2_Pos
 (2ULè

	)

2006 
	#GPIO_IN_PIN2_Msk
 (0x1UL << 
GPIO_IN_PIN2_Pos
è

	)

2007 
	#GPIO_IN_PIN2_Low
 (0ULè

	)

2008 
	#GPIO_IN_PIN2_High
 (1ULè

	)

2011 
	#GPIO_IN_PIN1_Pos
 (1ULè

	)

2012 
	#GPIO_IN_PIN1_Msk
 (0x1UL << 
GPIO_IN_PIN1_Pos
è

	)

2013 
	#GPIO_IN_PIN1_Low
 (0ULè

	)

2014 
	#GPIO_IN_PIN1_High
 (1ULè

	)

2017 
	#GPIO_IN_PIN0_Pos
 (0ULè

	)

2018 
	#GPIO_IN_PIN0_Msk
 (0x1UL << 
GPIO_IN_PIN0_Pos
è

	)

2019 
	#GPIO_IN_PIN0_Low
 (0ULè

	)

2020 
	#GPIO_IN_PIN0_High
 (1ULè

	)

2026 
	#GPIO_DIR_PIN31_Pos
 (31ULè

	)

2027 
	#GPIO_DIR_PIN31_Msk
 (0x1UL << 
GPIO_DIR_PIN31_Pos
è

	)

2028 
	#GPIO_DIR_PIN31_IÅut
 (0ULè

	)

2029 
	#GPIO_DIR_PIN31_Ouut
 (1ULè

	)

2032 
	#GPIO_DIR_PIN30_Pos
 (30ULè

	)

2033 
	#GPIO_DIR_PIN30_Msk
 (0x1UL << 
GPIO_DIR_PIN30_Pos
è

	)

2034 
	#GPIO_DIR_PIN30_IÅut
 (0ULè

	)

2035 
	#GPIO_DIR_PIN30_Ouut
 (1ULè

	)

2038 
	#GPIO_DIR_PIN29_Pos
 (29ULè

	)

2039 
	#GPIO_DIR_PIN29_Msk
 (0x1UL << 
GPIO_DIR_PIN29_Pos
è

	)

2040 
	#GPIO_DIR_PIN29_IÅut
 (0ULè

	)

2041 
	#GPIO_DIR_PIN29_Ouut
 (1ULè

	)

2044 
	#GPIO_DIR_PIN28_Pos
 (28ULè

	)

2045 
	#GPIO_DIR_PIN28_Msk
 (0x1UL << 
GPIO_DIR_PIN28_Pos
è

	)

2046 
	#GPIO_DIR_PIN28_IÅut
 (0ULè

	)

2047 
	#GPIO_DIR_PIN28_Ouut
 (1ULè

	)

2050 
	#GPIO_DIR_PIN27_Pos
 (27ULè

	)

2051 
	#GPIO_DIR_PIN27_Msk
 (0x1UL << 
GPIO_DIR_PIN27_Pos
è

	)

2052 
	#GPIO_DIR_PIN27_IÅut
 (0ULè

	)

2053 
	#GPIO_DIR_PIN27_Ouut
 (1ULè

	)

2056 
	#GPIO_DIR_PIN26_Pos
 (26ULè

	)

2057 
	#GPIO_DIR_PIN26_Msk
 (0x1UL << 
GPIO_DIR_PIN26_Pos
è

	)

2058 
	#GPIO_DIR_PIN26_IÅut
 (0ULè

	)

2059 
	#GPIO_DIR_PIN26_Ouut
 (1ULè

	)

2062 
	#GPIO_DIR_PIN25_Pos
 (25ULè

	)

2063 
	#GPIO_DIR_PIN25_Msk
 (0x1UL << 
GPIO_DIR_PIN25_Pos
è

	)

2064 
	#GPIO_DIR_PIN25_IÅut
 (0ULè

	)

2065 
	#GPIO_DIR_PIN25_Ouut
 (1ULè

	)

2068 
	#GPIO_DIR_PIN24_Pos
 (24ULè

	)

2069 
	#GPIO_DIR_PIN24_Msk
 (0x1UL << 
GPIO_DIR_PIN24_Pos
è

	)

2070 
	#GPIO_DIR_PIN24_IÅut
 (0ULè

	)

2071 
	#GPIO_DIR_PIN24_Ouut
 (1ULè

	)

2074 
	#GPIO_DIR_PIN23_Pos
 (23ULè

	)

2075 
	#GPIO_DIR_PIN23_Msk
 (0x1UL << 
GPIO_DIR_PIN23_Pos
è

	)

2076 
	#GPIO_DIR_PIN23_IÅut
 (0ULè

	)

2077 
	#GPIO_DIR_PIN23_Ouut
 (1ULè

	)

2080 
	#GPIO_DIR_PIN22_Pos
 (22ULè

	)

2081 
	#GPIO_DIR_PIN22_Msk
 (0x1UL << 
GPIO_DIR_PIN22_Pos
è

	)

2082 
	#GPIO_DIR_PIN22_IÅut
 (0ULè

	)

2083 
	#GPIO_DIR_PIN22_Ouut
 (1ULè

	)

2086 
	#GPIO_DIR_PIN21_Pos
 (21ULè

	)

2087 
	#GPIO_DIR_PIN21_Msk
 (0x1UL << 
GPIO_DIR_PIN21_Pos
è

	)

2088 
	#GPIO_DIR_PIN21_IÅut
 (0ULè

	)

2089 
	#GPIO_DIR_PIN21_Ouut
 (1ULè

	)

2092 
	#GPIO_DIR_PIN20_Pos
 (20ULè

	)

2093 
	#GPIO_DIR_PIN20_Msk
 (0x1UL << 
GPIO_DIR_PIN20_Pos
è

	)

2094 
	#GPIO_DIR_PIN20_IÅut
 (0ULè

	)

2095 
	#GPIO_DIR_PIN20_Ouut
 (1ULè

	)

2098 
	#GPIO_DIR_PIN19_Pos
 (19ULè

	)

2099 
	#GPIO_DIR_PIN19_Msk
 (0x1UL << 
GPIO_DIR_PIN19_Pos
è

	)

2100 
	#GPIO_DIR_PIN19_IÅut
 (0ULè

	)

2101 
	#GPIO_DIR_PIN19_Ouut
 (1ULè

	)

2104 
	#GPIO_DIR_PIN18_Pos
 (18ULè

	)

2105 
	#GPIO_DIR_PIN18_Msk
 (0x1UL << 
GPIO_DIR_PIN18_Pos
è

	)

2106 
	#GPIO_DIR_PIN18_IÅut
 (0ULè

	)

2107 
	#GPIO_DIR_PIN18_Ouut
 (1ULè

	)

2110 
	#GPIO_DIR_PIN17_Pos
 (17ULè

	)

2111 
	#GPIO_DIR_PIN17_Msk
 (0x1UL << 
GPIO_DIR_PIN17_Pos
è

	)

2112 
	#GPIO_DIR_PIN17_IÅut
 (0ULè

	)

2113 
	#GPIO_DIR_PIN17_Ouut
 (1ULè

	)

2116 
	#GPIO_DIR_PIN16_Pos
 (16ULè

	)

2117 
	#GPIO_DIR_PIN16_Msk
 (0x1UL << 
GPIO_DIR_PIN16_Pos
è

	)

2118 
	#GPIO_DIR_PIN16_IÅut
 (0ULè

	)

2119 
	#GPIO_DIR_PIN16_Ouut
 (1ULè

	)

2122 
	#GPIO_DIR_PIN15_Pos
 (15ULè

	)

2123 
	#GPIO_DIR_PIN15_Msk
 (0x1UL << 
GPIO_DIR_PIN15_Pos
è

	)

2124 
	#GPIO_DIR_PIN15_IÅut
 (0ULè

	)

2125 
	#GPIO_DIR_PIN15_Ouut
 (1ULè

	)

2128 
	#GPIO_DIR_PIN14_Pos
 (14ULè

	)

2129 
	#GPIO_DIR_PIN14_Msk
 (0x1UL << 
GPIO_DIR_PIN14_Pos
è

	)

2130 
	#GPIO_DIR_PIN14_IÅut
 (0ULè

	)

2131 
	#GPIO_DIR_PIN14_Ouut
 (1ULè

	)

2134 
	#GPIO_DIR_PIN13_Pos
 (13ULè

	)

2135 
	#GPIO_DIR_PIN13_Msk
 (0x1UL << 
GPIO_DIR_PIN13_Pos
è

	)

2136 
	#GPIO_DIR_PIN13_IÅut
 (0ULè

	)

2137 
	#GPIO_DIR_PIN13_Ouut
 (1ULè

	)

2140 
	#GPIO_DIR_PIN12_Pos
 (12ULè

	)

2141 
	#GPIO_DIR_PIN12_Msk
 (0x1UL << 
GPIO_DIR_PIN12_Pos
è

	)

2142 
	#GPIO_DIR_PIN12_IÅut
 (0ULè

	)

2143 
	#GPIO_DIR_PIN12_Ouut
 (1ULè

	)

2146 
	#GPIO_DIR_PIN11_Pos
 (11ULè

	)

2147 
	#GPIO_DIR_PIN11_Msk
 (0x1UL << 
GPIO_DIR_PIN11_Pos
è

	)

2148 
	#GPIO_DIR_PIN11_IÅut
 (0ULè

	)

2149 
	#GPIO_DIR_PIN11_Ouut
 (1ULè

	)

2152 
	#GPIO_DIR_PIN10_Pos
 (10ULè

	)

2153 
	#GPIO_DIR_PIN10_Msk
 (0x1UL << 
GPIO_DIR_PIN10_Pos
è

	)

2154 
	#GPIO_DIR_PIN10_IÅut
 (0ULè

	)

2155 
	#GPIO_DIR_PIN10_Ouut
 (1ULè

	)

2158 
	#GPIO_DIR_PIN9_Pos
 (9ULè

	)

2159 
	#GPIO_DIR_PIN9_Msk
 (0x1UL << 
GPIO_DIR_PIN9_Pos
è

	)

2160 
	#GPIO_DIR_PIN9_IÅut
 (0ULè

	)

2161 
	#GPIO_DIR_PIN9_Ouut
 (1ULè

	)

2164 
	#GPIO_DIR_PIN8_Pos
 (8ULè

	)

2165 
	#GPIO_DIR_PIN8_Msk
 (0x1UL << 
GPIO_DIR_PIN8_Pos
è

	)

2166 
	#GPIO_DIR_PIN8_IÅut
 (0ULè

	)

2167 
	#GPIO_DIR_PIN8_Ouut
 (1ULè

	)

2170 
	#GPIO_DIR_PIN7_Pos
 (7ULè

	)

2171 
	#GPIO_DIR_PIN7_Msk
 (0x1UL << 
GPIO_DIR_PIN7_Pos
è

	)

2172 
	#GPIO_DIR_PIN7_IÅut
 (0ULè

	)

2173 
	#GPIO_DIR_PIN7_Ouut
 (1ULè

	)

2176 
	#GPIO_DIR_PIN6_Pos
 (6ULè

	)

2177 
	#GPIO_DIR_PIN6_Msk
 (0x1UL << 
GPIO_DIR_PIN6_Pos
è

	)

2178 
	#GPIO_DIR_PIN6_IÅut
 (0ULè

	)

2179 
	#GPIO_DIR_PIN6_Ouut
 (1ULè

	)

2182 
	#GPIO_DIR_PIN5_Pos
 (5ULè

	)

2183 
	#GPIO_DIR_PIN5_Msk
 (0x1UL << 
GPIO_DIR_PIN5_Pos
è

	)

2184 
	#GPIO_DIR_PIN5_IÅut
 (0ULè

	)

2185 
	#GPIO_DIR_PIN5_Ouut
 (1ULè

	)

2188 
	#GPIO_DIR_PIN4_Pos
 (4ULè

	)

2189 
	#GPIO_DIR_PIN4_Msk
 (0x1UL << 
GPIO_DIR_PIN4_Pos
è

	)

2190 
	#GPIO_DIR_PIN4_IÅut
 (0ULè

	)

2191 
	#GPIO_DIR_PIN4_Ouut
 (1ULè

	)

2194 
	#GPIO_DIR_PIN3_Pos
 (3ULè

	)

2195 
	#GPIO_DIR_PIN3_Msk
 (0x1UL << 
GPIO_DIR_PIN3_Pos
è

	)

2196 
	#GPIO_DIR_PIN3_IÅut
 (0ULè

	)

2197 
	#GPIO_DIR_PIN3_Ouut
 (1ULè

	)

2200 
	#GPIO_DIR_PIN2_Pos
 (2ULè

	)

2201 
	#GPIO_DIR_PIN2_Msk
 (0x1UL << 
GPIO_DIR_PIN2_Pos
è

	)

2202 
	#GPIO_DIR_PIN2_IÅut
 (0ULè

	)

2203 
	#GPIO_DIR_PIN2_Ouut
 (1ULè

	)

2206 
	#GPIO_DIR_PIN1_Pos
 (1ULè

	)

2207 
	#GPIO_DIR_PIN1_Msk
 (0x1UL << 
GPIO_DIR_PIN1_Pos
è

	)

2208 
	#GPIO_DIR_PIN1_IÅut
 (0ULè

	)

2209 
	#GPIO_DIR_PIN1_Ouut
 (1ULè

	)

2212 
	#GPIO_DIR_PIN0_Pos
 (0ULè

	)

2213 
	#GPIO_DIR_PIN0_Msk
 (0x1UL << 
GPIO_DIR_PIN0_Pos
è

	)

2214 
	#GPIO_DIR_PIN0_IÅut
 (0ULè

	)

2215 
	#GPIO_DIR_PIN0_Ouut
 (1ULè

	)

2221 
	#GPIO_DIRSET_PIN31_Pos
 (31ULè

	)

2222 
	#GPIO_DIRSET_PIN31_Msk
 (0x1UL << 
GPIO_DIRSET_PIN31_Pos
è

	)

2223 
	#GPIO_DIRSET_PIN31_IÅut
 (0ULè

	)

2224 
	#GPIO_DIRSET_PIN31_Ouut
 (1ULè

	)

2225 
	#GPIO_DIRSET_PIN31_S‘
 (1ULè

	)

2228 
	#GPIO_DIRSET_PIN30_Pos
 (30ULè

	)

2229 
	#GPIO_DIRSET_PIN30_Msk
 (0x1UL << 
GPIO_DIRSET_PIN30_Pos
è

	)

2230 
	#GPIO_DIRSET_PIN30_IÅut
 (0ULè

	)

2231 
	#GPIO_DIRSET_PIN30_Ouut
 (1ULè

	)

2232 
	#GPIO_DIRSET_PIN30_S‘
 (1ULè

	)

2235 
	#GPIO_DIRSET_PIN29_Pos
 (29ULè

	)

2236 
	#GPIO_DIRSET_PIN29_Msk
 (0x1UL << 
GPIO_DIRSET_PIN29_Pos
è

	)

2237 
	#GPIO_DIRSET_PIN29_IÅut
 (0ULè

	)

2238 
	#GPIO_DIRSET_PIN29_Ouut
 (1ULè

	)

2239 
	#GPIO_DIRSET_PIN29_S‘
 (1ULè

	)

2242 
	#GPIO_DIRSET_PIN28_Pos
 (28ULè

	)

2243 
	#GPIO_DIRSET_PIN28_Msk
 (0x1UL << 
GPIO_DIRSET_PIN28_Pos
è

	)

2244 
	#GPIO_DIRSET_PIN28_IÅut
 (0ULè

	)

2245 
	#GPIO_DIRSET_PIN28_Ouut
 (1ULè

	)

2246 
	#GPIO_DIRSET_PIN28_S‘
 (1ULè

	)

2249 
	#GPIO_DIRSET_PIN27_Pos
 (27ULè

	)

2250 
	#GPIO_DIRSET_PIN27_Msk
 (0x1UL << 
GPIO_DIRSET_PIN27_Pos
è

	)

2251 
	#GPIO_DIRSET_PIN27_IÅut
 (0ULè

	)

2252 
	#GPIO_DIRSET_PIN27_Ouut
 (1ULè

	)

2253 
	#GPIO_DIRSET_PIN27_S‘
 (1ULè

	)

2256 
	#GPIO_DIRSET_PIN26_Pos
 (26ULè

	)

2257 
	#GPIO_DIRSET_PIN26_Msk
 (0x1UL << 
GPIO_DIRSET_PIN26_Pos
è

	)

2258 
	#GPIO_DIRSET_PIN26_IÅut
 (0ULè

	)

2259 
	#GPIO_DIRSET_PIN26_Ouut
 (1ULè

	)

2260 
	#GPIO_DIRSET_PIN26_S‘
 (1ULè

	)

2263 
	#GPIO_DIRSET_PIN25_Pos
 (25ULè

	)

2264 
	#GPIO_DIRSET_PIN25_Msk
 (0x1UL << 
GPIO_DIRSET_PIN25_Pos
è

	)

2265 
	#GPIO_DIRSET_PIN25_IÅut
 (0ULè

	)

2266 
	#GPIO_DIRSET_PIN25_Ouut
 (1ULè

	)

2267 
	#GPIO_DIRSET_PIN25_S‘
 (1ULè

	)

2270 
	#GPIO_DIRSET_PIN24_Pos
 (24ULè

	)

2271 
	#GPIO_DIRSET_PIN24_Msk
 (0x1UL << 
GPIO_DIRSET_PIN24_Pos
è

	)

2272 
	#GPIO_DIRSET_PIN24_IÅut
 (0ULè

	)

2273 
	#GPIO_DIRSET_PIN24_Ouut
 (1ULè

	)

2274 
	#GPIO_DIRSET_PIN24_S‘
 (1ULè

	)

2277 
	#GPIO_DIRSET_PIN23_Pos
 (23ULè

	)

2278 
	#GPIO_DIRSET_PIN23_Msk
 (0x1UL << 
GPIO_DIRSET_PIN23_Pos
è

	)

2279 
	#GPIO_DIRSET_PIN23_IÅut
 (0ULè

	)

2280 
	#GPIO_DIRSET_PIN23_Ouut
 (1ULè

	)

2281 
	#GPIO_DIRSET_PIN23_S‘
 (1ULè

	)

2284 
	#GPIO_DIRSET_PIN22_Pos
 (22ULè

	)

2285 
	#GPIO_DIRSET_PIN22_Msk
 (0x1UL << 
GPIO_DIRSET_PIN22_Pos
è

	)

2286 
	#GPIO_DIRSET_PIN22_IÅut
 (0ULè

	)

2287 
	#GPIO_DIRSET_PIN22_Ouut
 (1ULè

	)

2288 
	#GPIO_DIRSET_PIN22_S‘
 (1ULè

	)

2291 
	#GPIO_DIRSET_PIN21_Pos
 (21ULè

	)

2292 
	#GPIO_DIRSET_PIN21_Msk
 (0x1UL << 
GPIO_DIRSET_PIN21_Pos
è

	)

2293 
	#GPIO_DIRSET_PIN21_IÅut
 (0ULè

	)

2294 
	#GPIO_DIRSET_PIN21_Ouut
 (1ULè

	)

2295 
	#GPIO_DIRSET_PIN21_S‘
 (1ULè

	)

2298 
	#GPIO_DIRSET_PIN20_Pos
 (20ULè

	)

2299 
	#GPIO_DIRSET_PIN20_Msk
 (0x1UL << 
GPIO_DIRSET_PIN20_Pos
è

	)

2300 
	#GPIO_DIRSET_PIN20_IÅut
 (0ULè

	)

2301 
	#GPIO_DIRSET_PIN20_Ouut
 (1ULè

	)

2302 
	#GPIO_DIRSET_PIN20_S‘
 (1ULè

	)

2305 
	#GPIO_DIRSET_PIN19_Pos
 (19ULè

	)

2306 
	#GPIO_DIRSET_PIN19_Msk
 (0x1UL << 
GPIO_DIRSET_PIN19_Pos
è

	)

2307 
	#GPIO_DIRSET_PIN19_IÅut
 (0ULè

	)

2308 
	#GPIO_DIRSET_PIN19_Ouut
 (1ULè

	)

2309 
	#GPIO_DIRSET_PIN19_S‘
 (1ULè

	)

2312 
	#GPIO_DIRSET_PIN18_Pos
 (18ULè

	)

2313 
	#GPIO_DIRSET_PIN18_Msk
 (0x1UL << 
GPIO_DIRSET_PIN18_Pos
è

	)

2314 
	#GPIO_DIRSET_PIN18_IÅut
 (0ULè

	)

2315 
	#GPIO_DIRSET_PIN18_Ouut
 (1ULè

	)

2316 
	#GPIO_DIRSET_PIN18_S‘
 (1ULè

	)

2319 
	#GPIO_DIRSET_PIN17_Pos
 (17ULè

	)

2320 
	#GPIO_DIRSET_PIN17_Msk
 (0x1UL << 
GPIO_DIRSET_PIN17_Pos
è

	)

2321 
	#GPIO_DIRSET_PIN17_IÅut
 (0ULè

	)

2322 
	#GPIO_DIRSET_PIN17_Ouut
 (1ULè

	)

2323 
	#GPIO_DIRSET_PIN17_S‘
 (1ULè

	)

2326 
	#GPIO_DIRSET_PIN16_Pos
 (16ULè

	)

2327 
	#GPIO_DIRSET_PIN16_Msk
 (0x1UL << 
GPIO_DIRSET_PIN16_Pos
è

	)

2328 
	#GPIO_DIRSET_PIN16_IÅut
 (0ULè

	)

2329 
	#GPIO_DIRSET_PIN16_Ouut
 (1ULè

	)

2330 
	#GPIO_DIRSET_PIN16_S‘
 (1ULè

	)

2333 
	#GPIO_DIRSET_PIN15_Pos
 (15ULè

	)

2334 
	#GPIO_DIRSET_PIN15_Msk
 (0x1UL << 
GPIO_DIRSET_PIN15_Pos
è

	)

2335 
	#GPIO_DIRSET_PIN15_IÅut
 (0ULè

	)

2336 
	#GPIO_DIRSET_PIN15_Ouut
 (1ULè

	)

2337 
	#GPIO_DIRSET_PIN15_S‘
 (1ULè

	)

2340 
	#GPIO_DIRSET_PIN14_Pos
 (14ULè

	)

2341 
	#GPIO_DIRSET_PIN14_Msk
 (0x1UL << 
GPIO_DIRSET_PIN14_Pos
è

	)

2342 
	#GPIO_DIRSET_PIN14_IÅut
 (0ULè

	)

2343 
	#GPIO_DIRSET_PIN14_Ouut
 (1ULè

	)

2344 
	#GPIO_DIRSET_PIN14_S‘
 (1ULè

	)

2347 
	#GPIO_DIRSET_PIN13_Pos
 (13ULè

	)

2348 
	#GPIO_DIRSET_PIN13_Msk
 (0x1UL << 
GPIO_DIRSET_PIN13_Pos
è

	)

2349 
	#GPIO_DIRSET_PIN13_IÅut
 (0ULè

	)

2350 
	#GPIO_DIRSET_PIN13_Ouut
 (1ULè

	)

2351 
	#GPIO_DIRSET_PIN13_S‘
 (1ULè

	)

2354 
	#GPIO_DIRSET_PIN12_Pos
 (12ULè

	)

2355 
	#GPIO_DIRSET_PIN12_Msk
 (0x1UL << 
GPIO_DIRSET_PIN12_Pos
è

	)

2356 
	#GPIO_DIRSET_PIN12_IÅut
 (0ULè

	)

2357 
	#GPIO_DIRSET_PIN12_Ouut
 (1ULè

	)

2358 
	#GPIO_DIRSET_PIN12_S‘
 (1ULè

	)

2361 
	#GPIO_DIRSET_PIN11_Pos
 (11ULè

	)

2362 
	#GPIO_DIRSET_PIN11_Msk
 (0x1UL << 
GPIO_DIRSET_PIN11_Pos
è

	)

2363 
	#GPIO_DIRSET_PIN11_IÅut
 (0ULè

	)

2364 
	#GPIO_DIRSET_PIN11_Ouut
 (1ULè

	)

2365 
	#GPIO_DIRSET_PIN11_S‘
 (1ULè

	)

2368 
	#GPIO_DIRSET_PIN10_Pos
 (10ULè

	)

2369 
	#GPIO_DIRSET_PIN10_Msk
 (0x1UL << 
GPIO_DIRSET_PIN10_Pos
è

	)

2370 
	#GPIO_DIRSET_PIN10_IÅut
 (0ULè

	)

2371 
	#GPIO_DIRSET_PIN10_Ouut
 (1ULè

	)

2372 
	#GPIO_DIRSET_PIN10_S‘
 (1ULè

	)

2375 
	#GPIO_DIRSET_PIN9_Pos
 (9ULè

	)

2376 
	#GPIO_DIRSET_PIN9_Msk
 (0x1UL << 
GPIO_DIRSET_PIN9_Pos
è

	)

2377 
	#GPIO_DIRSET_PIN9_IÅut
 (0ULè

	)

2378 
	#GPIO_DIRSET_PIN9_Ouut
 (1ULè

	)

2379 
	#GPIO_DIRSET_PIN9_S‘
 (1ULè

	)

2382 
	#GPIO_DIRSET_PIN8_Pos
 (8ULè

	)

2383 
	#GPIO_DIRSET_PIN8_Msk
 (0x1UL << 
GPIO_DIRSET_PIN8_Pos
è

	)

2384 
	#GPIO_DIRSET_PIN8_IÅut
 (0ULè

	)

2385 
	#GPIO_DIRSET_PIN8_Ouut
 (1ULè

	)

2386 
	#GPIO_DIRSET_PIN8_S‘
 (1ULè

	)

2389 
	#GPIO_DIRSET_PIN7_Pos
 (7ULè

	)

2390 
	#GPIO_DIRSET_PIN7_Msk
 (0x1UL << 
GPIO_DIRSET_PIN7_Pos
è

	)

2391 
	#GPIO_DIRSET_PIN7_IÅut
 (0ULè

	)

2392 
	#GPIO_DIRSET_PIN7_Ouut
 (1ULè

	)

2393 
	#GPIO_DIRSET_PIN7_S‘
 (1ULè

	)

2396 
	#GPIO_DIRSET_PIN6_Pos
 (6ULè

	)

2397 
	#GPIO_DIRSET_PIN6_Msk
 (0x1UL << 
GPIO_DIRSET_PIN6_Pos
è

	)

2398 
	#GPIO_DIRSET_PIN6_IÅut
 (0ULè

	)

2399 
	#GPIO_DIRSET_PIN6_Ouut
 (1ULè

	)

2400 
	#GPIO_DIRSET_PIN6_S‘
 (1ULè

	)

2403 
	#GPIO_DIRSET_PIN5_Pos
 (5ULè

	)

2404 
	#GPIO_DIRSET_PIN5_Msk
 (0x1UL << 
GPIO_DIRSET_PIN5_Pos
è

	)

2405 
	#GPIO_DIRSET_PIN5_IÅut
 (0ULè

	)

2406 
	#GPIO_DIRSET_PIN5_Ouut
 (1ULè

	)

2407 
	#GPIO_DIRSET_PIN5_S‘
 (1ULè

	)

2410 
	#GPIO_DIRSET_PIN4_Pos
 (4ULè

	)

2411 
	#GPIO_DIRSET_PIN4_Msk
 (0x1UL << 
GPIO_DIRSET_PIN4_Pos
è

	)

2412 
	#GPIO_DIRSET_PIN4_IÅut
 (0ULè

	)

2413 
	#GPIO_DIRSET_PIN4_Ouut
 (1ULè

	)

2414 
	#GPIO_DIRSET_PIN4_S‘
 (1ULè

	)

2417 
	#GPIO_DIRSET_PIN3_Pos
 (3ULè

	)

2418 
	#GPIO_DIRSET_PIN3_Msk
 (0x1UL << 
GPIO_DIRSET_PIN3_Pos
è

	)

2419 
	#GPIO_DIRSET_PIN3_IÅut
 (0ULè

	)

2420 
	#GPIO_DIRSET_PIN3_Ouut
 (1ULè

	)

2421 
	#GPIO_DIRSET_PIN3_S‘
 (1ULè

	)

2424 
	#GPIO_DIRSET_PIN2_Pos
 (2ULè

	)

2425 
	#GPIO_DIRSET_PIN2_Msk
 (0x1UL << 
GPIO_DIRSET_PIN2_Pos
è

	)

2426 
	#GPIO_DIRSET_PIN2_IÅut
 (0ULè

	)

2427 
	#GPIO_DIRSET_PIN2_Ouut
 (1ULè

	)

2428 
	#GPIO_DIRSET_PIN2_S‘
 (1ULè

	)

2431 
	#GPIO_DIRSET_PIN1_Pos
 (1ULè

	)

2432 
	#GPIO_DIRSET_PIN1_Msk
 (0x1UL << 
GPIO_DIRSET_PIN1_Pos
è

	)

2433 
	#GPIO_DIRSET_PIN1_IÅut
 (0ULè

	)

2434 
	#GPIO_DIRSET_PIN1_Ouut
 (1ULè

	)

2435 
	#GPIO_DIRSET_PIN1_S‘
 (1ULè

	)

2438 
	#GPIO_DIRSET_PIN0_Pos
 (0ULè

	)

2439 
	#GPIO_DIRSET_PIN0_Msk
 (0x1UL << 
GPIO_DIRSET_PIN0_Pos
è

	)

2440 
	#GPIO_DIRSET_PIN0_IÅut
 (0ULè

	)

2441 
	#GPIO_DIRSET_PIN0_Ouut
 (1ULè

	)

2442 
	#GPIO_DIRSET_PIN0_S‘
 (1ULè

	)

2448 
	#GPIO_DIRCLR_PIN31_Pos
 (31ULè

	)

2449 
	#GPIO_DIRCLR_PIN31_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN31_Pos
è

	)

2450 
	#GPIO_DIRCLR_PIN31_IÅut
 (0ULè

	)

2451 
	#GPIO_DIRCLR_PIN31_Ouut
 (1ULè

	)

2452 
	#GPIO_DIRCLR_PIN31_CË¬
 (1ULè

	)

2455 
	#GPIO_DIRCLR_PIN30_Pos
 (30ULè

	)

2456 
	#GPIO_DIRCLR_PIN30_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN30_Pos
è

	)

2457 
	#GPIO_DIRCLR_PIN30_IÅut
 (0ULè

	)

2458 
	#GPIO_DIRCLR_PIN30_Ouut
 (1ULè

	)

2459 
	#GPIO_DIRCLR_PIN30_CË¬
 (1ULè

	)

2462 
	#GPIO_DIRCLR_PIN29_Pos
 (29ULè

	)

2463 
	#GPIO_DIRCLR_PIN29_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN29_Pos
è

	)

2464 
	#GPIO_DIRCLR_PIN29_IÅut
 (0ULè

	)

2465 
	#GPIO_DIRCLR_PIN29_Ouut
 (1ULè

	)

2466 
	#GPIO_DIRCLR_PIN29_CË¬
 (1ULè

	)

2469 
	#GPIO_DIRCLR_PIN28_Pos
 (28ULè

	)

2470 
	#GPIO_DIRCLR_PIN28_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN28_Pos
è

	)

2471 
	#GPIO_DIRCLR_PIN28_IÅut
 (0ULè

	)

2472 
	#GPIO_DIRCLR_PIN28_Ouut
 (1ULè

	)

2473 
	#GPIO_DIRCLR_PIN28_CË¬
 (1ULè

	)

2476 
	#GPIO_DIRCLR_PIN27_Pos
 (27ULè

	)

2477 
	#GPIO_DIRCLR_PIN27_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN27_Pos
è

	)

2478 
	#GPIO_DIRCLR_PIN27_IÅut
 (0ULè

	)

2479 
	#GPIO_DIRCLR_PIN27_Ouut
 (1ULè

	)

2480 
	#GPIO_DIRCLR_PIN27_CË¬
 (1ULè

	)

2483 
	#GPIO_DIRCLR_PIN26_Pos
 (26ULè

	)

2484 
	#GPIO_DIRCLR_PIN26_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN26_Pos
è

	)

2485 
	#GPIO_DIRCLR_PIN26_IÅut
 (0ULè

	)

2486 
	#GPIO_DIRCLR_PIN26_Ouut
 (1ULè

	)

2487 
	#GPIO_DIRCLR_PIN26_CË¬
 (1ULè

	)

2490 
	#GPIO_DIRCLR_PIN25_Pos
 (25ULè

	)

2491 
	#GPIO_DIRCLR_PIN25_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN25_Pos
è

	)

2492 
	#GPIO_DIRCLR_PIN25_IÅut
 (0ULè

	)

2493 
	#GPIO_DIRCLR_PIN25_Ouut
 (1ULè

	)

2494 
	#GPIO_DIRCLR_PIN25_CË¬
 (1ULè

	)

2497 
	#GPIO_DIRCLR_PIN24_Pos
 (24ULè

	)

2498 
	#GPIO_DIRCLR_PIN24_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN24_Pos
è

	)

2499 
	#GPIO_DIRCLR_PIN24_IÅut
 (0ULè

	)

2500 
	#GPIO_DIRCLR_PIN24_Ouut
 (1ULè

	)

2501 
	#GPIO_DIRCLR_PIN24_CË¬
 (1ULè

	)

2504 
	#GPIO_DIRCLR_PIN23_Pos
 (23ULè

	)

2505 
	#GPIO_DIRCLR_PIN23_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN23_Pos
è

	)

2506 
	#GPIO_DIRCLR_PIN23_IÅut
 (0ULè

	)

2507 
	#GPIO_DIRCLR_PIN23_Ouut
 (1ULè

	)

2508 
	#GPIO_DIRCLR_PIN23_CË¬
 (1ULè

	)

2511 
	#GPIO_DIRCLR_PIN22_Pos
 (22ULè

	)

2512 
	#GPIO_DIRCLR_PIN22_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN22_Pos
è

	)

2513 
	#GPIO_DIRCLR_PIN22_IÅut
 (0ULè

	)

2514 
	#GPIO_DIRCLR_PIN22_Ouut
 (1ULè

	)

2515 
	#GPIO_DIRCLR_PIN22_CË¬
 (1ULè

	)

2518 
	#GPIO_DIRCLR_PIN21_Pos
 (21ULè

	)

2519 
	#GPIO_DIRCLR_PIN21_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN21_Pos
è

	)

2520 
	#GPIO_DIRCLR_PIN21_IÅut
 (0ULè

	)

2521 
	#GPIO_DIRCLR_PIN21_Ouut
 (1ULè

	)

2522 
	#GPIO_DIRCLR_PIN21_CË¬
 (1ULè

	)

2525 
	#GPIO_DIRCLR_PIN20_Pos
 (20ULè

	)

2526 
	#GPIO_DIRCLR_PIN20_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN20_Pos
è

	)

2527 
	#GPIO_DIRCLR_PIN20_IÅut
 (0ULè

	)

2528 
	#GPIO_DIRCLR_PIN20_Ouut
 (1ULè

	)

2529 
	#GPIO_DIRCLR_PIN20_CË¬
 (1ULè

	)

2532 
	#GPIO_DIRCLR_PIN19_Pos
 (19ULè

	)

2533 
	#GPIO_DIRCLR_PIN19_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN19_Pos
è

	)

2534 
	#GPIO_DIRCLR_PIN19_IÅut
 (0ULè

	)

2535 
	#GPIO_DIRCLR_PIN19_Ouut
 (1ULè

	)

2536 
	#GPIO_DIRCLR_PIN19_CË¬
 (1ULè

	)

2539 
	#GPIO_DIRCLR_PIN18_Pos
 (18ULè

	)

2540 
	#GPIO_DIRCLR_PIN18_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN18_Pos
è

	)

2541 
	#GPIO_DIRCLR_PIN18_IÅut
 (0ULè

	)

2542 
	#GPIO_DIRCLR_PIN18_Ouut
 (1ULè

	)

2543 
	#GPIO_DIRCLR_PIN18_CË¬
 (1ULè

	)

2546 
	#GPIO_DIRCLR_PIN17_Pos
 (17ULè

	)

2547 
	#GPIO_DIRCLR_PIN17_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN17_Pos
è

	)

2548 
	#GPIO_DIRCLR_PIN17_IÅut
 (0ULè

	)

2549 
	#GPIO_DIRCLR_PIN17_Ouut
 (1ULè

	)

2550 
	#GPIO_DIRCLR_PIN17_CË¬
 (1ULè

	)

2553 
	#GPIO_DIRCLR_PIN16_Pos
 (16ULè

	)

2554 
	#GPIO_DIRCLR_PIN16_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN16_Pos
è

	)

2555 
	#GPIO_DIRCLR_PIN16_IÅut
 (0ULè

	)

2556 
	#GPIO_DIRCLR_PIN16_Ouut
 (1ULè

	)

2557 
	#GPIO_DIRCLR_PIN16_CË¬
 (1ULè

	)

2560 
	#GPIO_DIRCLR_PIN15_Pos
 (15ULè

	)

2561 
	#GPIO_DIRCLR_PIN15_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN15_Pos
è

	)

2562 
	#GPIO_DIRCLR_PIN15_IÅut
 (0ULè

	)

2563 
	#GPIO_DIRCLR_PIN15_Ouut
 (1ULè

	)

2564 
	#GPIO_DIRCLR_PIN15_CË¬
 (1ULè

	)

2567 
	#GPIO_DIRCLR_PIN14_Pos
 (14ULè

	)

2568 
	#GPIO_DIRCLR_PIN14_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN14_Pos
è

	)

2569 
	#GPIO_DIRCLR_PIN14_IÅut
 (0ULè

	)

2570 
	#GPIO_DIRCLR_PIN14_Ouut
 (1ULè

	)

2571 
	#GPIO_DIRCLR_PIN14_CË¬
 (1ULè

	)

2574 
	#GPIO_DIRCLR_PIN13_Pos
 (13ULè

	)

2575 
	#GPIO_DIRCLR_PIN13_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN13_Pos
è

	)

2576 
	#GPIO_DIRCLR_PIN13_IÅut
 (0ULè

	)

2577 
	#GPIO_DIRCLR_PIN13_Ouut
 (1ULè

	)

2578 
	#GPIO_DIRCLR_PIN13_CË¬
 (1ULè

	)

2581 
	#GPIO_DIRCLR_PIN12_Pos
 (12ULè

	)

2582 
	#GPIO_DIRCLR_PIN12_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN12_Pos
è

	)

2583 
	#GPIO_DIRCLR_PIN12_IÅut
 (0ULè

	)

2584 
	#GPIO_DIRCLR_PIN12_Ouut
 (1ULè

	)

2585 
	#GPIO_DIRCLR_PIN12_CË¬
 (1ULè

	)

2588 
	#GPIO_DIRCLR_PIN11_Pos
 (11ULè

	)

2589 
	#GPIO_DIRCLR_PIN11_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN11_Pos
è

	)

2590 
	#GPIO_DIRCLR_PIN11_IÅut
 (0ULè

	)

2591 
	#GPIO_DIRCLR_PIN11_Ouut
 (1ULè

	)

2592 
	#GPIO_DIRCLR_PIN11_CË¬
 (1ULè

	)

2595 
	#GPIO_DIRCLR_PIN10_Pos
 (10ULè

	)

2596 
	#GPIO_DIRCLR_PIN10_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN10_Pos
è

	)

2597 
	#GPIO_DIRCLR_PIN10_IÅut
 (0ULè

	)

2598 
	#GPIO_DIRCLR_PIN10_Ouut
 (1ULè

	)

2599 
	#GPIO_DIRCLR_PIN10_CË¬
 (1ULè

	)

2602 
	#GPIO_DIRCLR_PIN9_Pos
 (9ULè

	)

2603 
	#GPIO_DIRCLR_PIN9_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN9_Pos
è

	)

2604 
	#GPIO_DIRCLR_PIN9_IÅut
 (0ULè

	)

2605 
	#GPIO_DIRCLR_PIN9_Ouut
 (1ULè

	)

2606 
	#GPIO_DIRCLR_PIN9_CË¬
 (1ULè

	)

2609 
	#GPIO_DIRCLR_PIN8_Pos
 (8ULè

	)

2610 
	#GPIO_DIRCLR_PIN8_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN8_Pos
è

	)

2611 
	#GPIO_DIRCLR_PIN8_IÅut
 (0ULè

	)

2612 
	#GPIO_DIRCLR_PIN8_Ouut
 (1ULè

	)

2613 
	#GPIO_DIRCLR_PIN8_CË¬
 (1ULè

	)

2616 
	#GPIO_DIRCLR_PIN7_Pos
 (7ULè

	)

2617 
	#GPIO_DIRCLR_PIN7_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN7_Pos
è

	)

2618 
	#GPIO_DIRCLR_PIN7_IÅut
 (0ULè

	)

2619 
	#GPIO_DIRCLR_PIN7_Ouut
 (1ULè

	)

2620 
	#GPIO_DIRCLR_PIN7_CË¬
 (1ULè

	)

2623 
	#GPIO_DIRCLR_PIN6_Pos
 (6ULè

	)

2624 
	#GPIO_DIRCLR_PIN6_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN6_Pos
è

	)

2625 
	#GPIO_DIRCLR_PIN6_IÅut
 (0ULè

	)

2626 
	#GPIO_DIRCLR_PIN6_Ouut
 (1ULè

	)

2627 
	#GPIO_DIRCLR_PIN6_CË¬
 (1ULè

	)

2630 
	#GPIO_DIRCLR_PIN5_Pos
 (5ULè

	)

2631 
	#GPIO_DIRCLR_PIN5_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN5_Pos
è

	)

2632 
	#GPIO_DIRCLR_PIN5_IÅut
 (0ULè

	)

2633 
	#GPIO_DIRCLR_PIN5_Ouut
 (1ULè

	)

2634 
	#GPIO_DIRCLR_PIN5_CË¬
 (1ULè

	)

2637 
	#GPIO_DIRCLR_PIN4_Pos
 (4ULè

	)

2638 
	#GPIO_DIRCLR_PIN4_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN4_Pos
è

	)

2639 
	#GPIO_DIRCLR_PIN4_IÅut
 (0ULè

	)

2640 
	#GPIO_DIRCLR_PIN4_Ouut
 (1ULè

	)

2641 
	#GPIO_DIRCLR_PIN4_CË¬
 (1ULè

	)

2644 
	#GPIO_DIRCLR_PIN3_Pos
 (3ULè

	)

2645 
	#GPIO_DIRCLR_PIN3_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN3_Pos
è

	)

2646 
	#GPIO_DIRCLR_PIN3_IÅut
 (0ULè

	)

2647 
	#GPIO_DIRCLR_PIN3_Ouut
 (1ULè

	)

2648 
	#GPIO_DIRCLR_PIN3_CË¬
 (1ULè

	)

2651 
	#GPIO_DIRCLR_PIN2_Pos
 (2ULè

	)

2652 
	#GPIO_DIRCLR_PIN2_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN2_Pos
è

	)

2653 
	#GPIO_DIRCLR_PIN2_IÅut
 (0ULè

	)

2654 
	#GPIO_DIRCLR_PIN2_Ouut
 (1ULè

	)

2655 
	#GPIO_DIRCLR_PIN2_CË¬
 (1ULè

	)

2658 
	#GPIO_DIRCLR_PIN1_Pos
 (1ULè

	)

2659 
	#GPIO_DIRCLR_PIN1_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN1_Pos
è

	)

2660 
	#GPIO_DIRCLR_PIN1_IÅut
 (0ULè

	)

2661 
	#GPIO_DIRCLR_PIN1_Ouut
 (1ULè

	)

2662 
	#GPIO_DIRCLR_PIN1_CË¬
 (1ULè

	)

2665 
	#GPIO_DIRCLR_PIN0_Pos
 (0ULè

	)

2666 
	#GPIO_DIRCLR_PIN0_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN0_Pos
è

	)

2667 
	#GPIO_DIRCLR_PIN0_IÅut
 (0ULè

	)

2668 
	#GPIO_DIRCLR_PIN0_Ouut
 (1ULè

	)

2669 
	#GPIO_DIRCLR_PIN0_CË¬
 (1ULè

	)

2675 
	#GPIO_PIN_CNF_SENSE_Pos
 (16ULè

	)

2676 
	#GPIO_PIN_CNF_SENSE_Msk
 (0x3UL << 
GPIO_PIN_CNF_SENSE_Pos
è

	)

2677 
	#GPIO_PIN_CNF_SENSE_Di§bËd
 (0x00ULè

	)

2678 
	#GPIO_PIN_CNF_SENSE_High
 (0x02ULè

	)

2679 
	#GPIO_PIN_CNF_SENSE_Low
 (0x03ULè

	)

2682 
	#GPIO_PIN_CNF_DRIVE_Pos
 (8ULè

	)

2683 
	#GPIO_PIN_CNF_DRIVE_Msk
 (0x7UL << 
GPIO_PIN_CNF_DRIVE_Pos
è

	)

2684 
	#GPIO_PIN_CNF_DRIVE_S0S1
 (0x00ULè

	)

2685 
	#GPIO_PIN_CNF_DRIVE_H0S1
 (0x01ULè

	)

2686 
	#GPIO_PIN_CNF_DRIVE_S0H1
 (0x02ULè

	)

2687 
	#GPIO_PIN_CNF_DRIVE_H0H1
 (0x03ULè

	)

2688 
	#GPIO_PIN_CNF_DRIVE_D0S1
 (0x04ULè

	)

2689 
	#GPIO_PIN_CNF_DRIVE_D0H1
 (0x05ULè

	)

2690 
	#GPIO_PIN_CNF_DRIVE_S0D1
 (0x06ULè

	)

2691 
	#GPIO_PIN_CNF_DRIVE_H0D1
 (0x07ULè

	)

2694 
	#GPIO_PIN_CNF_PULL_Pos
 (2ULè

	)

2695 
	#GPIO_PIN_CNF_PULL_Msk
 (0x3UL << 
GPIO_PIN_CNF_PULL_Pos
è

	)

2696 
	#GPIO_PIN_CNF_PULL_Di§bËd
 (0x00ULè

	)

2697 
	#GPIO_PIN_CNF_PULL_PuÎdown
 (0x01ULè

	)

2698 
	#GPIO_PIN_CNF_PULL_PuÎup
 (0x03ULè

	)

2701 
	#GPIO_PIN_CNF_INPUT_Pos
 (1ULè

	)

2702 
	#GPIO_PIN_CNF_INPUT_Msk
 (0x1UL << 
GPIO_PIN_CNF_INPUT_Pos
è

	)

2703 
	#GPIO_PIN_CNF_INPUT_CÚÃù
 (0ULè

	)

2704 
	#GPIO_PIN_CNF_INPUT_DiscÚÃù
 (1ULè

	)

2707 
	#GPIO_PIN_CNF_DIR_Pos
 (0ULè

	)

2708 
	#GPIO_PIN_CNF_DIR_Msk
 (0x1UL << 
GPIO_PIN_CNF_DIR_Pos
è

	)

2709 
	#GPIO_PIN_CNF_DIR_IÅut
 (0ULè

	)

2710 
	#GPIO_PIN_CNF_DIR_Ouut
 (1ULè

	)

2720 
	#GPIOTE_INTENSET_PORT_Pos
 (31ULè

	)

2721 
	#GPIOTE_INTENSET_PORT_Msk
 (0x1UL << 
GPIOTE_INTENSET_PORT_Pos
è

	)

2722 
	#GPIOTE_INTENSET_PORT_Di§bËd
 (0ULè

	)

2723 
	#GPIOTE_INTENSET_PORT_EÇbËd
 (1ULè

	)

2724 
	#GPIOTE_INTENSET_PORT_S‘
 (1ULè

	)

2727 
	#GPIOTE_INTENSET_IN3_Pos
 (3ULè

	)

2728 
	#GPIOTE_INTENSET_IN3_Msk
 (0x1UL << 
GPIOTE_INTENSET_IN3_Pos
è

	)

2729 
	#GPIOTE_INTENSET_IN3_Di§bËd
 (0ULè

	)

2730 
	#GPIOTE_INTENSET_IN3_EÇbËd
 (1ULè

	)

2731 
	#GPIOTE_INTENSET_IN3_S‘
 (1ULè

	)

2734 
	#GPIOTE_INTENSET_IN2_Pos
 (2ULè

	)

2735 
	#GPIOTE_INTENSET_IN2_Msk
 (0x1UL << 
GPIOTE_INTENSET_IN2_Pos
è

	)

2736 
	#GPIOTE_INTENSET_IN2_Di§bËd
 (0ULè

	)

2737 
	#GPIOTE_INTENSET_IN2_EÇbËd
 (1ULè

	)

2738 
	#GPIOTE_INTENSET_IN2_S‘
 (1ULè

	)

2741 
	#GPIOTE_INTENSET_IN1_Pos
 (1ULè

	)

2742 
	#GPIOTE_INTENSET_IN1_Msk
 (0x1UL << 
GPIOTE_INTENSET_IN1_Pos
è

	)

2743 
	#GPIOTE_INTENSET_IN1_Di§bËd
 (0ULè

	)

2744 
	#GPIOTE_INTENSET_IN1_EÇbËd
 (1ULè

	)

2745 
	#GPIOTE_INTENSET_IN1_S‘
 (1ULè

	)

2748 
	#GPIOTE_INTENSET_IN0_Pos
 (0ULè

	)

2749 
	#GPIOTE_INTENSET_IN0_Msk
 (0x1UL << 
GPIOTE_INTENSET_IN0_Pos
è

	)

2750 
	#GPIOTE_INTENSET_IN0_Di§bËd
 (0ULè

	)

2751 
	#GPIOTE_INTENSET_IN0_EÇbËd
 (1ULè

	)

2752 
	#GPIOTE_INTENSET_IN0_S‘
 (1ULè

	)

2758 
	#GPIOTE_INTENCLR_PORT_Pos
 (31ULè

	)

2759 
	#GPIOTE_INTENCLR_PORT_Msk
 (0x1UL << 
GPIOTE_INTENCLR_PORT_Pos
è

	)

2760 
	#GPIOTE_INTENCLR_PORT_Di§bËd
 (0ULè

	)

2761 
	#GPIOTE_INTENCLR_PORT_EÇbËd
 (1ULè

	)

2762 
	#GPIOTE_INTENCLR_PORT_CË¬
 (1ULè

	)

2765 
	#GPIOTE_INTENCLR_IN3_Pos
 (3ULè

	)

2766 
	#GPIOTE_INTENCLR_IN3_Msk
 (0x1UL << 
GPIOTE_INTENCLR_IN3_Pos
è

	)

2767 
	#GPIOTE_INTENCLR_IN3_Di§bËd
 (0ULè

	)

2768 
	#GPIOTE_INTENCLR_IN3_EÇbËd
 (1ULè

	)

2769 
	#GPIOTE_INTENCLR_IN3_CË¬
 (1ULè

	)

2772 
	#GPIOTE_INTENCLR_IN2_Pos
 (2ULè

	)

2773 
	#GPIOTE_INTENCLR_IN2_Msk
 (0x1UL << 
GPIOTE_INTENCLR_IN2_Pos
è

	)

2774 
	#GPIOTE_INTENCLR_IN2_Di§bËd
 (0ULè

	)

2775 
	#GPIOTE_INTENCLR_IN2_EÇbËd
 (1ULè

	)

2776 
	#GPIOTE_INTENCLR_IN2_CË¬
 (1ULè

	)

2779 
	#GPIOTE_INTENCLR_IN1_Pos
 (1ULè

	)

2780 
	#GPIOTE_INTENCLR_IN1_Msk
 (0x1UL << 
GPIOTE_INTENCLR_IN1_Pos
è

	)

2781 
	#GPIOTE_INTENCLR_IN1_Di§bËd
 (0ULè

	)

2782 
	#GPIOTE_INTENCLR_IN1_EÇbËd
 (1ULè

	)

2783 
	#GPIOTE_INTENCLR_IN1_CË¬
 (1ULè

	)

2786 
	#GPIOTE_INTENCLR_IN0_Pos
 (0ULè

	)

2787 
	#GPIOTE_INTENCLR_IN0_Msk
 (0x1UL << 
GPIOTE_INTENCLR_IN0_Pos
è

	)

2788 
	#GPIOTE_INTENCLR_IN0_Di§bËd
 (0ULè

	)

2789 
	#GPIOTE_INTENCLR_IN0_EÇbËd
 (1ULè

	)

2790 
	#GPIOTE_INTENCLR_IN0_CË¬
 (1ULè

	)

2796 
	#GPIOTE_CONFIG_OUTINIT_Pos
 (20ULè

	)

2797 
	#GPIOTE_CONFIG_OUTINIT_Msk
 (0x1UL << 
GPIOTE_CONFIG_OUTINIT_Pos
è

	)

2798 
	#GPIOTE_CONFIG_OUTINIT_Low
 (0ULè

	)

2799 
	#GPIOTE_CONFIG_OUTINIT_High
 (1ULè

	)

2802 
	#GPIOTE_CONFIG_POLARITY_Pos
 (16ULè

	)

2803 
	#GPIOTE_CONFIG_POLARITY_Msk
 (0x3UL << 
GPIOTE_CONFIG_POLARITY_Pos
è

	)

2804 
	#GPIOTE_CONFIG_POLARITY_LoToHi
 (0x01ULè

	)

2805 
	#GPIOTE_CONFIG_POLARITY_HiToLo
 (0x02ULè

	)

2806 
	#GPIOTE_CONFIG_POLARITY_ToggË
 (0x03ULè

	)

2809 
	#GPIOTE_CONFIG_PSEL_Pos
 (8ULè

	)

2810 
	#GPIOTE_CONFIG_PSEL_Msk
 (0x1FUL << 
GPIOTE_CONFIG_PSEL_Pos
è

	)

2813 
	#GPIOTE_CONFIG_MODE_Pos
 (0ULè

	)

2814 
	#GPIOTE_CONFIG_MODE_Msk
 (0x3UL << 
GPIOTE_CONFIG_MODE_Pos
è

	)

2815 
	#GPIOTE_CONFIG_MODE_Di§bËd
 (0x00ULè

	)

2816 
	#GPIOTE_CONFIG_MODE_Ev’t
 (0x01ULè

	)

2817 
	#GPIOTE_CONFIG_MODE_Task
 (0x03ULè

	)

2823 
	#GPIOTE_POWER_POWER_Pos
 (0ULè

	)

2824 
	#GPIOTE_POWER_POWER_Msk
 (0x1UL << 
GPIOTE_POWER_POWER_Pos
è

	)

2825 
	#GPIOTE_POWER_POWER_Di§bËd
 (0ULè

	)

2826 
	#GPIOTE_POWER_POWER_EÇbËd
 (1ULè

	)

2836 
	#LPCOMP_SHORTS_CROSS_STOP_Pos
 (4ULè

	)

2837 
	#LPCOMP_SHORTS_CROSS_STOP_Msk
 (0x1UL << 
LPCOMP_SHORTS_CROSS_STOP_Pos
è

	)

2838 
	#LPCOMP_SHORTS_CROSS_STOP_Di§bËd
 (0ULè

	)

2839 
	#LPCOMP_SHORTS_CROSS_STOP_EÇbËd
 (1ULè

	)

2842 
	#LPCOMP_SHORTS_UP_STOP_Pos
 (3ULè

	)

2843 
	#LPCOMP_SHORTS_UP_STOP_Msk
 (0x1UL << 
LPCOMP_SHORTS_UP_STOP_Pos
è

	)

2844 
	#LPCOMP_SHORTS_UP_STOP_Di§bËd
 (0ULè

	)

2845 
	#LPCOMP_SHORTS_UP_STOP_EÇbËd
 (1ULè

	)

2848 
	#LPCOMP_SHORTS_DOWN_STOP_Pos
 (2ULè

	)

2849 
	#LPCOMP_SHORTS_DOWN_STOP_Msk
 (0x1UL << 
LPCOMP_SHORTS_DOWN_STOP_Pos
è

	)

2850 
	#LPCOMP_SHORTS_DOWN_STOP_Di§bËd
 (0ULè

	)

2851 
	#LPCOMP_SHORTS_DOWN_STOP_EÇbËd
 (1ULè

	)

2854 
	#LPCOMP_SHORTS_READY_STOP_Pos
 (1ULè

	)

2855 
	#LPCOMP_SHORTS_READY_STOP_Msk
 (0x1UL << 
LPCOMP_SHORTS_READY_STOP_Pos
è

	)

2856 
	#LPCOMP_SHORTS_READY_STOP_Di§bËd
 (0ULè

	)

2857 
	#LPCOMP_SHORTS_READY_STOP_EÇbËd
 (1ULè

	)

2860 
	#LPCOMP_SHORTS_READY_SAMPLE_Pos
 (0ULè

	)

2861 
	#LPCOMP_SHORTS_READY_SAMPLE_Msk
 (0x1UL << 
LPCOMP_SHORTS_READY_SAMPLE_Pos
è

	)

2862 
	#LPCOMP_SHORTS_READY_SAMPLE_Di§bËd
 (0ULè

	)

2863 
	#LPCOMP_SHORTS_READY_SAMPLE_EÇbËd
 (1ULè

	)

2869 
	#LPCOMP_INTENSET_CROSS_Pos
 (3ULè

	)

2870 
	#LPCOMP_INTENSET_CROSS_Msk
 (0x1UL << 
LPCOMP_INTENSET_CROSS_Pos
è

	)

2871 
	#LPCOMP_INTENSET_CROSS_Di§bËd
 (0ULè

	)

2872 
	#LPCOMP_INTENSET_CROSS_EÇbËd
 (1ULè

	)

2873 
	#LPCOMP_INTENSET_CROSS_S‘
 (1ULè

	)

2876 
	#LPCOMP_INTENSET_UP_Pos
 (2ULè

	)

2877 
	#LPCOMP_INTENSET_UP_Msk
 (0x1UL << 
LPCOMP_INTENSET_UP_Pos
è

	)

2878 
	#LPCOMP_INTENSET_UP_Di§bËd
 (0ULè

	)

2879 
	#LPCOMP_INTENSET_UP_EÇbËd
 (1ULè

	)

2880 
	#LPCOMP_INTENSET_UP_S‘
 (1ULè

	)

2883 
	#LPCOMP_INTENSET_DOWN_Pos
 (1ULè

	)

2884 
	#LPCOMP_INTENSET_DOWN_Msk
 (0x1UL << 
LPCOMP_INTENSET_DOWN_Pos
è

	)

2885 
	#LPCOMP_INTENSET_DOWN_Di§bËd
 (0ULè

	)

2886 
	#LPCOMP_INTENSET_DOWN_EÇbËd
 (1ULè

	)

2887 
	#LPCOMP_INTENSET_DOWN_S‘
 (1ULè

	)

2890 
	#LPCOMP_INTENSET_READY_Pos
 (0ULè

	)

2891 
	#LPCOMP_INTENSET_READY_Msk
 (0x1UL << 
LPCOMP_INTENSET_READY_Pos
è

	)

2892 
	#LPCOMP_INTENSET_READY_Di§bËd
 (0ULè

	)

2893 
	#LPCOMP_INTENSET_READY_EÇbËd
 (1ULè

	)

2894 
	#LPCOMP_INTENSET_READY_S‘
 (1ULè

	)

2900 
	#LPCOMP_INTENCLR_CROSS_Pos
 (3ULè

	)

2901 
	#LPCOMP_INTENCLR_CROSS_Msk
 (0x1UL << 
LPCOMP_INTENCLR_CROSS_Pos
è

	)

2902 
	#LPCOMP_INTENCLR_CROSS_Di§bËd
 (0ULè

	)

2903 
	#LPCOMP_INTENCLR_CROSS_EÇbËd
 (1ULè

	)

2904 
	#LPCOMP_INTENCLR_CROSS_CË¬
 (1ULè

	)

2907 
	#LPCOMP_INTENCLR_UP_Pos
 (2ULè

	)

2908 
	#LPCOMP_INTENCLR_UP_Msk
 (0x1UL << 
LPCOMP_INTENCLR_UP_Pos
è

	)

2909 
	#LPCOMP_INTENCLR_UP_Di§bËd
 (0ULè

	)

2910 
	#LPCOMP_INTENCLR_UP_EÇbËd
 (1ULè

	)

2911 
	#LPCOMP_INTENCLR_UP_CË¬
 (1ULè

	)

2914 
	#LPCOMP_INTENCLR_DOWN_Pos
 (1ULè

	)

2915 
	#LPCOMP_INTENCLR_DOWN_Msk
 (0x1UL << 
LPCOMP_INTENCLR_DOWN_Pos
è

	)

2916 
	#LPCOMP_INTENCLR_DOWN_Di§bËd
 (0ULè

	)

2917 
	#LPCOMP_INTENCLR_DOWN_EÇbËd
 (1ULè

	)

2918 
	#LPCOMP_INTENCLR_DOWN_CË¬
 (1ULè

	)

2921 
	#LPCOMP_INTENCLR_READY_Pos
 (0ULè

	)

2922 
	#LPCOMP_INTENCLR_READY_Msk
 (0x1UL << 
LPCOMP_INTENCLR_READY_Pos
è

	)

2923 
	#LPCOMP_INTENCLR_READY_Di§bËd
 (0ULè

	)

2924 
	#LPCOMP_INTENCLR_READY_EÇbËd
 (1ULè

	)

2925 
	#LPCOMP_INTENCLR_READY_CË¬
 (1ULè

	)

2931 
	#LPCOMP_RESULT_RESULT_Pos
 (0ULè

	)

2932 
	#LPCOMP_RESULT_RESULT_Msk
 (0x1UL << 
LPCOMP_RESULT_RESULT_Pos
è

	)

2933 
	#LPCOMP_RESULT_RESULT_B–low
 (0ULè

	)

2934 
	#LPCOMP_RESULT_RESULT_Above
 (1ULè

	)

2940 
	#LPCOMP_ENABLE_ENABLE_Pos
 (0ULè

	)

2941 
	#LPCOMP_ENABLE_ENABLE_Msk
 (0x3UL << 
LPCOMP_ENABLE_ENABLE_Pos
è

	)

2942 
	#LPCOMP_ENABLE_ENABLE_Di§bËd
 (0x00ULè

	)

2943 
	#LPCOMP_ENABLE_ENABLE_EÇbËd
 (0x01ULè

	)

2949 
	#LPCOMP_PSEL_PSEL_Pos
 (0ULè

	)

2950 
	#LPCOMP_PSEL_PSEL_Msk
 (0x7UL << 
LPCOMP_PSEL_PSEL_Pos
è

	)

2951 
	#LPCOMP_PSEL_PSEL_AÇlogIÅut0
 (0ULè

	)

2952 
	#LPCOMP_PSEL_PSEL_AÇlogIÅut1
 (1ULè

	)

2953 
	#LPCOMP_PSEL_PSEL_AÇlogIÅut2
 (2ULè

	)

2954 
	#LPCOMP_PSEL_PSEL_AÇlogIÅut3
 (3ULè

	)

2955 
	#LPCOMP_PSEL_PSEL_AÇlogIÅut4
 (4ULè

	)

2956 
	#LPCOMP_PSEL_PSEL_AÇlogIÅut5
 (5ULè

	)

2957 
	#LPCOMP_PSEL_PSEL_AÇlogIÅut6
 (6ULè

	)

2958 
	#LPCOMP_PSEL_PSEL_AÇlogIÅut7
 (7ULè

	)

2964 
	#LPCOMP_REFSEL_REFSEL_Pos
 (0ULè

	)

2965 
	#LPCOMP_REFSEL_REFSEL_Msk
 (0x7UL << 
LPCOMP_REFSEL_REFSEL_Pos
è

	)

2966 
	#LPCOMP_REFSEL_REFSEL_SuµlyOÃEighthP»sÿlšg
 (0ULè

	)

2967 
	#LPCOMP_REFSEL_REFSEL_SuµlyTwoEighthsP»sÿlšg
 (1ULè

	)

2968 
	#LPCOMP_REFSEL_REFSEL_SuµlyTh»eEighthsP»sÿlšg
 (2ULè

	)

2969 
	#LPCOMP_REFSEL_REFSEL_SuµlyFourEighthsP»sÿlšg
 (3ULè

	)

2970 
	#LPCOMP_REFSEL_REFSEL_SuµlyFiveEighthsP»sÿlšg
 (4ULè

	)

2971 
	#LPCOMP_REFSEL_REFSEL_SuµlySixEighthsP»sÿlšg
 (5ULè

	)

2972 
	#LPCOMP_REFSEL_REFSEL_SuµlySev’EighthsP»sÿlšg
 (6ULè

	)

2973 
	#LPCOMP_REFSEL_REFSEL_ARef
 (7ULè

	)

2979 
	#LPCOMP_EXTREFSEL_EXTREFSEL_Pos
 (0ULè

	)

2980 
	#LPCOMP_EXTREFSEL_EXTREFSEL_Msk
 (0x1UL << 
LPCOMP_EXTREFSEL_EXTREFSEL_Pos
è

	)

2981 
	#LPCOMP_EXTREFSEL_EXTREFSEL_AÇlogReã»nû0
 (0ULè

	)

2982 
	#LPCOMP_EXTREFSEL_EXTREFSEL_AÇlogReã»nû1
 (1ULè

	)

2988 
	#LPCOMP_ANADETECT_ANADETECT_Pos
 (0ULè

	)

2989 
	#LPCOMP_ANADETECT_ANADETECT_Msk
 (0x3UL << 
LPCOMP_ANADETECT_ANADETECT_Pos
è

	)

2990 
	#LPCOMP_ANADETECT_ANADETECT_Cross
 (0ULè

	)

2991 
	#LPCOMP_ANADETECT_ANADETECT_Up
 (1ULè

	)

2992 
	#LPCOMP_ANADETECT_ANADETECT_Down
 (2ULè

	)

2998 
	#LPCOMP_POWER_POWER_Pos
 (0ULè

	)

2999 
	#LPCOMP_POWER_POWER_Msk
 (0x1UL << 
LPCOMP_POWER_POWER_Pos
è

	)

3000 
	#LPCOMP_POWER_POWER_Di§bËd
 (0ULè

	)

3001 
	#LPCOMP_POWER_POWER_EÇbËd
 (1ULè

	)

3011 
	#MPU_PERR0_PPI_Pos
 (31ULè

	)

3012 
	#MPU_PERR0_PPI_Msk
 (0x1UL << 
MPU_PERR0_PPI_Pos
è

	)

3013 
	#MPU_PERR0_PPI_InRegiÚ1
 (0ULè

	)

3014 
	#MPU_PERR0_PPI_InRegiÚ0
 (1ULè

	)

3017 
	#MPU_PERR0_NVMC_Pos
 (30ULè

	)

3018 
	#MPU_PERR0_NVMC_Msk
 (0x1UL << 
MPU_PERR0_NVMC_Pos
è

	)

3019 
	#MPU_PERR0_NVMC_InRegiÚ1
 (0ULè

	)

3020 
	#MPU_PERR0_NVMC_InRegiÚ0
 (1ULè

	)

3023 
	#MPU_PERR0_LPCOMP_Pos
 (19ULè

	)

3024 
	#MPU_PERR0_LPCOMP_Msk
 (0x1UL << 
MPU_PERR0_LPCOMP_Pos
è

	)

3025 
	#MPU_PERR0_LPCOMP_InRegiÚ1
 (0ULè

	)

3026 
	#MPU_PERR0_LPCOMP_InRegiÚ0
 (1ULè

	)

3029 
	#MPU_PERR0_QDEC_Pos
 (18ULè

	)

3030 
	#MPU_PERR0_QDEC_Msk
 (0x1UL << 
MPU_PERR0_QDEC_Pos
è

	)

3031 
	#MPU_PERR0_QDEC_InRegiÚ1
 (0ULè

	)

3032 
	#MPU_PERR0_QDEC_InRegiÚ0
 (1ULè

	)

3035 
	#MPU_PERR0_RTC1_Pos
 (17ULè

	)

3036 
	#MPU_PERR0_RTC1_Msk
 (0x1UL << 
MPU_PERR0_RTC1_Pos
è

	)

3037 
	#MPU_PERR0_RTC1_InRegiÚ1
 (0ULè

	)

3038 
	#MPU_PERR0_RTC1_InRegiÚ0
 (1ULè

	)

3041 
	#MPU_PERR0_WDT_Pos
 (16ULè

	)

3042 
	#MPU_PERR0_WDT_Msk
 (0x1UL << 
MPU_PERR0_WDT_Pos
è

	)

3043 
	#MPU_PERR0_WDT_InRegiÚ1
 (0ULè

	)

3044 
	#MPU_PERR0_WDT_InRegiÚ0
 (1ULè

	)

3047 
	#MPU_PERR0_CCM_AAR_Pos
 (15ULè

	)

3048 
	#MPU_PERR0_CCM_AAR_Msk
 (0x1UL << 
MPU_PERR0_CCM_AAR_Pos
è

	)

3049 
	#MPU_PERR0_CCM_AAR_InRegiÚ1
 (0ULè

	)

3050 
	#MPU_PERR0_CCM_AAR_InRegiÚ0
 (1ULè

	)

3053 
	#MPU_PERR0_ECB_Pos
 (14ULè

	)

3054 
	#MPU_PERR0_ECB_Msk
 (0x1UL << 
MPU_PERR0_ECB_Pos
è

	)

3055 
	#MPU_PERR0_ECB_InRegiÚ1
 (0ULè

	)

3056 
	#MPU_PERR0_ECB_InRegiÚ0
 (1ULè

	)

3059 
	#MPU_PERR0_RNG_Pos
 (13ULè

	)

3060 
	#MPU_PERR0_RNG_Msk
 (0x1UL << 
MPU_PERR0_RNG_Pos
è

	)

3061 
	#MPU_PERR0_RNG_InRegiÚ1
 (0ULè

	)

3062 
	#MPU_PERR0_RNG_InRegiÚ0
 (1ULè

	)

3065 
	#MPU_PERR0_TEMP_Pos
 (12ULè

	)

3066 
	#MPU_PERR0_TEMP_Msk
 (0x1UL << 
MPU_PERR0_TEMP_Pos
è

	)

3067 
	#MPU_PERR0_TEMP_InRegiÚ1
 (0ULè

	)

3068 
	#MPU_PERR0_TEMP_InRegiÚ0
 (1ULè

	)

3071 
	#MPU_PERR0_RTC0_Pos
 (11ULè

	)

3072 
	#MPU_PERR0_RTC0_Msk
 (0x1UL << 
MPU_PERR0_RTC0_Pos
è

	)

3073 
	#MPU_PERR0_RTC0_InRegiÚ1
 (0ULè

	)

3074 
	#MPU_PERR0_RTC0_InRegiÚ0
 (1ULè

	)

3077 
	#MPU_PERR0_TIMER2_Pos
 (10ULè

	)

3078 
	#MPU_PERR0_TIMER2_Msk
 (0x1UL << 
MPU_PERR0_TIMER2_Pos
è

	)

3079 
	#MPU_PERR0_TIMER2_InRegiÚ1
 (0ULè

	)

3080 
	#MPU_PERR0_TIMER2_InRegiÚ0
 (1ULè

	)

3083 
	#MPU_PERR0_TIMER1_Pos
 (9ULè

	)

3084 
	#MPU_PERR0_TIMER1_Msk
 (0x1UL << 
MPU_PERR0_TIMER1_Pos
è

	)

3085 
	#MPU_PERR0_TIMER1_InRegiÚ1
 (0ULè

	)

3086 
	#MPU_PERR0_TIMER1_InRegiÚ0
 (1ULè

	)

3089 
	#MPU_PERR0_TIMER0_Pos
 (8ULè

	)

3090 
	#MPU_PERR0_TIMER0_Msk
 (0x1UL << 
MPU_PERR0_TIMER0_Pos
è

	)

3091 
	#MPU_PERR0_TIMER0_InRegiÚ1
 (0ULè

	)

3092 
	#MPU_PERR0_TIMER0_InRegiÚ0
 (1ULè

	)

3095 
	#MPU_PERR0_ADC_Pos
 (7ULè

	)

3096 
	#MPU_PERR0_ADC_Msk
 (0x1UL << 
MPU_PERR0_ADC_Pos
è

	)

3097 
	#MPU_PERR0_ADC_InRegiÚ1
 (0ULè

	)

3098 
	#MPU_PERR0_ADC_InRegiÚ0
 (1ULè

	)

3101 
	#MPU_PERR0_GPIOTE_Pos
 (6ULè

	)

3102 
	#MPU_PERR0_GPIOTE_Msk
 (0x1UL << 
MPU_PERR0_GPIOTE_Pos
è

	)

3103 
	#MPU_PERR0_GPIOTE_InRegiÚ1
 (0ULè

	)

3104 
	#MPU_PERR0_GPIOTE_InRegiÚ0
 (1ULè

	)

3107 
	#MPU_PERR0_SPI1_TWI1_Pos
 (4ULè

	)

3108 
	#MPU_PERR0_SPI1_TWI1_Msk
 (0x1UL << 
MPU_PERR0_SPI1_TWI1_Pos
è

	)

3109 
	#MPU_PERR0_SPI1_TWI1_InRegiÚ1
 (0ULè

	)

3110 
	#MPU_PERR0_SPI1_TWI1_InRegiÚ0
 (1ULè

	)

3113 
	#MPU_PERR0_SPI0_TWI0_Pos
 (3ULè

	)

3114 
	#MPU_PERR0_SPI0_TWI0_Msk
 (0x1UL << 
MPU_PERR0_SPI0_TWI0_Pos
è

	)

3115 
	#MPU_PERR0_SPI0_TWI0_InRegiÚ1
 (0ULè

	)

3116 
	#MPU_PERR0_SPI0_TWI0_InRegiÚ0
 (1ULè

	)

3119 
	#MPU_PERR0_UART0_Pos
 (2ULè

	)

3120 
	#MPU_PERR0_UART0_Msk
 (0x1UL << 
MPU_PERR0_UART0_Pos
è

	)

3121 
	#MPU_PERR0_UART0_InRegiÚ1
 (0ULè

	)

3122 
	#MPU_PERR0_UART0_InRegiÚ0
 (1ULè

	)

3125 
	#MPU_PERR0_RADIO_Pos
 (1ULè

	)

3126 
	#MPU_PERR0_RADIO_Msk
 (0x1UL << 
MPU_PERR0_RADIO_Pos
è

	)

3127 
	#MPU_PERR0_RADIO_InRegiÚ1
 (0ULè

	)

3128 
	#MPU_PERR0_RADIO_InRegiÚ0
 (1ULè

	)

3131 
	#MPU_PERR0_POWER_CLOCK_Pos
 (0ULè

	)

3132 
	#MPU_PERR0_POWER_CLOCK_Msk
 (0x1UL << 
MPU_PERR0_POWER_CLOCK_Pos
è

	)

3133 
	#MPU_PERR0_POWER_CLOCK_InRegiÚ1
 (0ULè

	)

3134 
	#MPU_PERR0_POWER_CLOCK_InRegiÚ0
 (1ULè

	)

3140 
	#MPU_PROTENSET0_PROTREG31_Pos
 (31ULè

	)

3141 
	#MPU_PROTENSET0_PROTREG31_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG31_Pos
è

	)

3142 
	#MPU_PROTENSET0_PROTREG31_Di§bËd
 (0ULè

	)

3143 
	#MPU_PROTENSET0_PROTREG31_EÇbËd
 (1ULè

	)

3144 
	#MPU_PROTENSET0_PROTREG31_S‘
 (1ULè

	)

3147 
	#MPU_PROTENSET0_PROTREG30_Pos
 (30ULè

	)

3148 
	#MPU_PROTENSET0_PROTREG30_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG30_Pos
è

	)

3149 
	#MPU_PROTENSET0_PROTREG30_Di§bËd
 (0ULè

	)

3150 
	#MPU_PROTENSET0_PROTREG30_EÇbËd
 (1ULè

	)

3151 
	#MPU_PROTENSET0_PROTREG30_S‘
 (1ULè

	)

3154 
	#MPU_PROTENSET0_PROTREG29_Pos
 (29ULè

	)

3155 
	#MPU_PROTENSET0_PROTREG29_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG29_Pos
è

	)

3156 
	#MPU_PROTENSET0_PROTREG29_Di§bËd
 (0ULè

	)

3157 
	#MPU_PROTENSET0_PROTREG29_EÇbËd
 (1ULè

	)

3158 
	#MPU_PROTENSET0_PROTREG29_S‘
 (1ULè

	)

3161 
	#MPU_PROTENSET0_PROTREG28_Pos
 (28ULè

	)

3162 
	#MPU_PROTENSET0_PROTREG28_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG28_Pos
è

	)

3163 
	#MPU_PROTENSET0_PROTREG28_Di§bËd
 (0ULè

	)

3164 
	#MPU_PROTENSET0_PROTREG28_EÇbËd
 (1ULè

	)

3165 
	#MPU_PROTENSET0_PROTREG28_S‘
 (1ULè

	)

3168 
	#MPU_PROTENSET0_PROTREG27_Pos
 (27ULè

	)

3169 
	#MPU_PROTENSET0_PROTREG27_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG27_Pos
è

	)

3170 
	#MPU_PROTENSET0_PROTREG27_Di§bËd
 (0ULè

	)

3171 
	#MPU_PROTENSET0_PROTREG27_EÇbËd
 (1ULè

	)

3172 
	#MPU_PROTENSET0_PROTREG27_S‘
 (1ULè

	)

3175 
	#MPU_PROTENSET0_PROTREG26_Pos
 (26ULè

	)

3176 
	#MPU_PROTENSET0_PROTREG26_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG26_Pos
è

	)

3177 
	#MPU_PROTENSET0_PROTREG26_Di§bËd
 (0ULè

	)

3178 
	#MPU_PROTENSET0_PROTREG26_EÇbËd
 (1ULè

	)

3179 
	#MPU_PROTENSET0_PROTREG26_S‘
 (1ULè

	)

3182 
	#MPU_PROTENSET0_PROTREG25_Pos
 (25ULè

	)

3183 
	#MPU_PROTENSET0_PROTREG25_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG25_Pos
è

	)

3184 
	#MPU_PROTENSET0_PROTREG25_Di§bËd
 (0ULè

	)

3185 
	#MPU_PROTENSET0_PROTREG25_EÇbËd
 (1ULè

	)

3186 
	#MPU_PROTENSET0_PROTREG25_S‘
 (1ULè

	)

3189 
	#MPU_PROTENSET0_PROTREG24_Pos
 (24ULè

	)

3190 
	#MPU_PROTENSET0_PROTREG24_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG24_Pos
è

	)

3191 
	#MPU_PROTENSET0_PROTREG24_Di§bËd
 (0ULè

	)

3192 
	#MPU_PROTENSET0_PROTREG24_EÇbËd
 (1ULè

	)

3193 
	#MPU_PROTENSET0_PROTREG24_S‘
 (1ULè

	)

3196 
	#MPU_PROTENSET0_PROTREG23_Pos
 (23ULè

	)

3197 
	#MPU_PROTENSET0_PROTREG23_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG23_Pos
è

	)

3198 
	#MPU_PROTENSET0_PROTREG23_Di§bËd
 (0ULè

	)

3199 
	#MPU_PROTENSET0_PROTREG23_EÇbËd
 (1ULè

	)

3200 
	#MPU_PROTENSET0_PROTREG23_S‘
 (1ULè

	)

3203 
	#MPU_PROTENSET0_PROTREG22_Pos
 (22ULè

	)

3204 
	#MPU_PROTENSET0_PROTREG22_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG22_Pos
è

	)

3205 
	#MPU_PROTENSET0_PROTREG22_Di§bËd
 (0ULè

	)

3206 
	#MPU_PROTENSET0_PROTREG22_EÇbËd
 (1ULè

	)

3207 
	#MPU_PROTENSET0_PROTREG22_S‘
 (1ULè

	)

3210 
	#MPU_PROTENSET0_PROTREG21_Pos
 (21ULè

	)

3211 
	#MPU_PROTENSET0_PROTREG21_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG21_Pos
è

	)

3212 
	#MPU_PROTENSET0_PROTREG21_Di§bËd
 (0ULè

	)

3213 
	#MPU_PROTENSET0_PROTREG21_EÇbËd
 (1ULè

	)

3214 
	#MPU_PROTENSET0_PROTREG21_S‘
 (1ULè

	)

3217 
	#MPU_PROTENSET0_PROTREG20_Pos
 (20ULè

	)

3218 
	#MPU_PROTENSET0_PROTREG20_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG20_Pos
è

	)

3219 
	#MPU_PROTENSET0_PROTREG20_Di§bËd
 (0ULè

	)

3220 
	#MPU_PROTENSET0_PROTREG20_EÇbËd
 (1ULè

	)

3221 
	#MPU_PROTENSET0_PROTREG20_S‘
 (1ULè

	)

3224 
	#MPU_PROTENSET0_PROTREG19_Pos
 (19ULè

	)

3225 
	#MPU_PROTENSET0_PROTREG19_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG19_Pos
è

	)

3226 
	#MPU_PROTENSET0_PROTREG19_Di§bËd
 (0ULè

	)

3227 
	#MPU_PROTENSET0_PROTREG19_EÇbËd
 (1ULè

	)

3228 
	#MPU_PROTENSET0_PROTREG19_S‘
 (1ULè

	)

3231 
	#MPU_PROTENSET0_PROTREG18_Pos
 (18ULè

	)

3232 
	#MPU_PROTENSET0_PROTREG18_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG18_Pos
è

	)

3233 
	#MPU_PROTENSET0_PROTREG18_Di§bËd
 (0ULè

	)

3234 
	#MPU_PROTENSET0_PROTREG18_EÇbËd
 (1ULè

	)

3235 
	#MPU_PROTENSET0_PROTREG18_S‘
 (1ULè

	)

3238 
	#MPU_PROTENSET0_PROTREG17_Pos
 (17ULè

	)

3239 
	#MPU_PROTENSET0_PROTREG17_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG17_Pos
è

	)

3240 
	#MPU_PROTENSET0_PROTREG17_Di§bËd
 (0ULè

	)

3241 
	#MPU_PROTENSET0_PROTREG17_EÇbËd
 (1ULè

	)

3242 
	#MPU_PROTENSET0_PROTREG17_S‘
 (1ULè

	)

3245 
	#MPU_PROTENSET0_PROTREG16_Pos
 (16ULè

	)

3246 
	#MPU_PROTENSET0_PROTREG16_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG16_Pos
è

	)

3247 
	#MPU_PROTENSET0_PROTREG16_Di§bËd
 (0ULè

	)

3248 
	#MPU_PROTENSET0_PROTREG16_EÇbËd
 (1ULè

	)

3249 
	#MPU_PROTENSET0_PROTREG16_S‘
 (1ULè

	)

3252 
	#MPU_PROTENSET0_PROTREG15_Pos
 (15ULè

	)

3253 
	#MPU_PROTENSET0_PROTREG15_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG15_Pos
è

	)

3254 
	#MPU_PROTENSET0_PROTREG15_Di§bËd
 (0ULè

	)

3255 
	#MPU_PROTENSET0_PROTREG15_EÇbËd
 (1ULè

	)

3256 
	#MPU_PROTENSET0_PROTREG15_S‘
 (1ULè

	)

3259 
	#MPU_PROTENSET0_PROTREG14_Pos
 (14ULè

	)

3260 
	#MPU_PROTENSET0_PROTREG14_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG14_Pos
è

	)

3261 
	#MPU_PROTENSET0_PROTREG14_Di§bËd
 (0ULè

	)

3262 
	#MPU_PROTENSET0_PROTREG14_EÇbËd
 (1ULè

	)

3263 
	#MPU_PROTENSET0_PROTREG14_S‘
 (1ULè

	)

3266 
	#MPU_PROTENSET0_PROTREG13_Pos
 (13ULè

	)

3267 
	#MPU_PROTENSET0_PROTREG13_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG13_Pos
è

	)

3268 
	#MPU_PROTENSET0_PROTREG13_Di§bËd
 (0ULè

	)

3269 
	#MPU_PROTENSET0_PROTREG13_EÇbËd
 (1ULè

	)

3270 
	#MPU_PROTENSET0_PROTREG13_S‘
 (1ULè

	)

3273 
	#MPU_PROTENSET0_PROTREG12_Pos
 (12ULè

	)

3274 
	#MPU_PROTENSET0_PROTREG12_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG12_Pos
è

	)

3275 
	#MPU_PROTENSET0_PROTREG12_Di§bËd
 (0ULè

	)

3276 
	#MPU_PROTENSET0_PROTREG12_EÇbËd
 (1ULè

	)

3277 
	#MPU_PROTENSET0_PROTREG12_S‘
 (1ULè

	)

3280 
	#MPU_PROTENSET0_PROTREG11_Pos
 (11ULè

	)

3281 
	#MPU_PROTENSET0_PROTREG11_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG11_Pos
è

	)

3282 
	#MPU_PROTENSET0_PROTREG11_Di§bËd
 (0ULè

	)

3283 
	#MPU_PROTENSET0_PROTREG11_EÇbËd
 (1ULè

	)

3284 
	#MPU_PROTENSET0_PROTREG11_S‘
 (1ULè

	)

3287 
	#MPU_PROTENSET0_PROTREG10_Pos
 (10ULè

	)

3288 
	#MPU_PROTENSET0_PROTREG10_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG10_Pos
è

	)

3289 
	#MPU_PROTENSET0_PROTREG10_Di§bËd
 (0ULè

	)

3290 
	#MPU_PROTENSET0_PROTREG10_EÇbËd
 (1ULè

	)

3291 
	#MPU_PROTENSET0_PROTREG10_S‘
 (1ULè

	)

3294 
	#MPU_PROTENSET0_PROTREG9_Pos
 (9ULè

	)

3295 
	#MPU_PROTENSET0_PROTREG9_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG9_Pos
è

	)

3296 
	#MPU_PROTENSET0_PROTREG9_Di§bËd
 (0ULè

	)

3297 
	#MPU_PROTENSET0_PROTREG9_EÇbËd
 (1ULè

	)

3298 
	#MPU_PROTENSET0_PROTREG9_S‘
 (1ULè

	)

3301 
	#MPU_PROTENSET0_PROTREG8_Pos
 (8ULè

	)

3302 
	#MPU_PROTENSET0_PROTREG8_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG8_Pos
è

	)

3303 
	#MPU_PROTENSET0_PROTREG8_Di§bËd
 (0ULè

	)

3304 
	#MPU_PROTENSET0_PROTREG8_EÇbËd
 (1ULè

	)

3305 
	#MPU_PROTENSET0_PROTREG8_S‘
 (1ULè

	)

3308 
	#MPU_PROTENSET0_PROTREG7_Pos
 (7ULè

	)

3309 
	#MPU_PROTENSET0_PROTREG7_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG7_Pos
è

	)

3310 
	#MPU_PROTENSET0_PROTREG7_Di§bËd
 (0ULè

	)

3311 
	#MPU_PROTENSET0_PROTREG7_EÇbËd
 (1ULè

	)

3312 
	#MPU_PROTENSET0_PROTREG7_S‘
 (1ULè

	)

3315 
	#MPU_PROTENSET0_PROTREG6_Pos
 (6ULè

	)

3316 
	#MPU_PROTENSET0_PROTREG6_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG6_Pos
è

	)

3317 
	#MPU_PROTENSET0_PROTREG6_Di§bËd
 (0ULè

	)

3318 
	#MPU_PROTENSET0_PROTREG6_EÇbËd
 (1ULè

	)

3319 
	#MPU_PROTENSET0_PROTREG6_S‘
 (1ULè

	)

3322 
	#MPU_PROTENSET0_PROTREG5_Pos
 (5ULè

	)

3323 
	#MPU_PROTENSET0_PROTREG5_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG5_Pos
è

	)

3324 
	#MPU_PROTENSET0_PROTREG5_Di§bËd
 (0ULè

	)

3325 
	#MPU_PROTENSET0_PROTREG5_EÇbËd
 (1ULè

	)

3326 
	#MPU_PROTENSET0_PROTREG5_S‘
 (1ULè

	)

3329 
	#MPU_PROTENSET0_PROTREG4_Pos
 (4ULè

	)

3330 
	#MPU_PROTENSET0_PROTREG4_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG4_Pos
è

	)

3331 
	#MPU_PROTENSET0_PROTREG4_Di§bËd
 (0ULè

	)

3332 
	#MPU_PROTENSET0_PROTREG4_EÇbËd
 (1ULè

	)

3333 
	#MPU_PROTENSET0_PROTREG4_S‘
 (1ULè

	)

3336 
	#MPU_PROTENSET0_PROTREG3_Pos
 (3ULè

	)

3337 
	#MPU_PROTENSET0_PROTREG3_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG3_Pos
è

	)

3338 
	#MPU_PROTENSET0_PROTREG3_Di§bËd
 (0ULè

	)

3339 
	#MPU_PROTENSET0_PROTREG3_EÇbËd
 (1ULè

	)

3340 
	#MPU_PROTENSET0_PROTREG3_S‘
 (1ULè

	)

3343 
	#MPU_PROTENSET0_PROTREG2_Pos
 (2ULè

	)

3344 
	#MPU_PROTENSET0_PROTREG2_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG2_Pos
è

	)

3345 
	#MPU_PROTENSET0_PROTREG2_Di§bËd
 (0ULè

	)

3346 
	#MPU_PROTENSET0_PROTREG2_EÇbËd
 (1ULè

	)

3347 
	#MPU_PROTENSET0_PROTREG2_S‘
 (1ULè

	)

3350 
	#MPU_PROTENSET0_PROTREG1_Pos
 (1ULè

	)

3351 
	#MPU_PROTENSET0_PROTREG1_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG1_Pos
è

	)

3352 
	#MPU_PROTENSET0_PROTREG1_Di§bËd
 (0ULè

	)

3353 
	#MPU_PROTENSET0_PROTREG1_EÇbËd
 (1ULè

	)

3354 
	#MPU_PROTENSET0_PROTREG1_S‘
 (1ULè

	)

3357 
	#MPU_PROTENSET0_PROTREG0_Pos
 (0ULè

	)

3358 
	#MPU_PROTENSET0_PROTREG0_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG0_Pos
è

	)

3359 
	#MPU_PROTENSET0_PROTREG0_Di§bËd
 (0ULè

	)

3360 
	#MPU_PROTENSET0_PROTREG0_EÇbËd
 (1ULè

	)

3361 
	#MPU_PROTENSET0_PROTREG0_S‘
 (1ULè

	)

3367 
	#MPU_PROTENSET1_PROTREG63_Pos
 (31ULè

	)

3368 
	#MPU_PROTENSET1_PROTREG63_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG63_Pos
è

	)

3369 
	#MPU_PROTENSET1_PROTREG63_Di§bËd
 (0ULè

	)

3370 
	#MPU_PROTENSET1_PROTREG63_EÇbËd
 (1ULè

	)

3371 
	#MPU_PROTENSET1_PROTREG63_S‘
 (1ULè

	)

3374 
	#MPU_PROTENSET1_PROTREG62_Pos
 (30ULè

	)

3375 
	#MPU_PROTENSET1_PROTREG62_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG62_Pos
è

	)

3376 
	#MPU_PROTENSET1_PROTREG62_Di§bËd
 (0ULè

	)

3377 
	#MPU_PROTENSET1_PROTREG62_EÇbËd
 (1ULè

	)

3378 
	#MPU_PROTENSET1_PROTREG62_S‘
 (1ULè

	)

3381 
	#MPU_PROTENSET1_PROTREG61_Pos
 (29ULè

	)

3382 
	#MPU_PROTENSET1_PROTREG61_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG61_Pos
è

	)

3383 
	#MPU_PROTENSET1_PROTREG61_Di§bËd
 (0ULè

	)

3384 
	#MPU_PROTENSET1_PROTREG61_EÇbËd
 (1ULè

	)

3385 
	#MPU_PROTENSET1_PROTREG61_S‘
 (1ULè

	)

3388 
	#MPU_PROTENSET1_PROTREG60_Pos
 (28ULè

	)

3389 
	#MPU_PROTENSET1_PROTREG60_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG60_Pos
è

	)

3390 
	#MPU_PROTENSET1_PROTREG60_Di§bËd
 (0ULè

	)

3391 
	#MPU_PROTENSET1_PROTREG60_EÇbËd
 (1ULè

	)

3392 
	#MPU_PROTENSET1_PROTREG60_S‘
 (1ULè

	)

3395 
	#MPU_PROTENSET1_PROTREG59_Pos
 (27ULè

	)

3396 
	#MPU_PROTENSET1_PROTREG59_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG59_Pos
è

	)

3397 
	#MPU_PROTENSET1_PROTREG59_Di§bËd
 (0ULè

	)

3398 
	#MPU_PROTENSET1_PROTREG59_EÇbËd
 (1ULè

	)

3399 
	#MPU_PROTENSET1_PROTREG59_S‘
 (1ULè

	)

3402 
	#MPU_PROTENSET1_PROTREG58_Pos
 (26ULè

	)

3403 
	#MPU_PROTENSET1_PROTREG58_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG58_Pos
è

	)

3404 
	#MPU_PROTENSET1_PROTREG58_Di§bËd
 (0ULè

	)

3405 
	#MPU_PROTENSET1_PROTREG58_EÇbËd
 (1ULè

	)

3406 
	#MPU_PROTENSET1_PROTREG58_S‘
 (1ULè

	)

3409 
	#MPU_PROTENSET1_PROTREG57_Pos
 (25ULè

	)

3410 
	#MPU_PROTENSET1_PROTREG57_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG57_Pos
è

	)

3411 
	#MPU_PROTENSET1_PROTREG57_Di§bËd
 (0ULè

	)

3412 
	#MPU_PROTENSET1_PROTREG57_EÇbËd
 (1ULè

	)

3413 
	#MPU_PROTENSET1_PROTREG57_S‘
 (1ULè

	)

3416 
	#MPU_PROTENSET1_PROTREG56_Pos
 (24ULè

	)

3417 
	#MPU_PROTENSET1_PROTREG56_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG56_Pos
è

	)

3418 
	#MPU_PROTENSET1_PROTREG56_Di§bËd
 (0ULè

	)

3419 
	#MPU_PROTENSET1_PROTREG56_EÇbËd
 (1ULè

	)

3420 
	#MPU_PROTENSET1_PROTREG56_S‘
 (1ULè

	)

3423 
	#MPU_PROTENSET1_PROTREG55_Pos
 (23ULè

	)

3424 
	#MPU_PROTENSET1_PROTREG55_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG55_Pos
è

	)

3425 
	#MPU_PROTENSET1_PROTREG55_Di§bËd
 (0ULè

	)

3426 
	#MPU_PROTENSET1_PROTREG55_EÇbËd
 (1ULè

	)

3427 
	#MPU_PROTENSET1_PROTREG55_S‘
 (1ULè

	)

3430 
	#MPU_PROTENSET1_PROTREG54_Pos
 (22ULè

	)

3431 
	#MPU_PROTENSET1_PROTREG54_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG54_Pos
è

	)

3432 
	#MPU_PROTENSET1_PROTREG54_Di§bËd
 (0ULè

	)

3433 
	#MPU_PROTENSET1_PROTREG54_EÇbËd
 (1ULè

	)

3434 
	#MPU_PROTENSET1_PROTREG54_S‘
 (1ULè

	)

3437 
	#MPU_PROTENSET1_PROTREG53_Pos
 (21ULè

	)

3438 
	#MPU_PROTENSET1_PROTREG53_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG53_Pos
è

	)

3439 
	#MPU_PROTENSET1_PROTREG53_Di§bËd
 (0ULè

	)

3440 
	#MPU_PROTENSET1_PROTREG53_EÇbËd
 (1ULè

	)

3441 
	#MPU_PROTENSET1_PROTREG53_S‘
 (1ULè

	)

3444 
	#MPU_PROTENSET1_PROTREG52_Pos
 (20ULè

	)

3445 
	#MPU_PROTENSET1_PROTREG52_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG52_Pos
è

	)

3446 
	#MPU_PROTENSET1_PROTREG52_Di§bËd
 (0ULè

	)

3447 
	#MPU_PROTENSET1_PROTREG52_EÇbËd
 (1ULè

	)

3448 
	#MPU_PROTENSET1_PROTREG52_S‘
 (1ULè

	)

3451 
	#MPU_PROTENSET1_PROTREG51_Pos
 (19ULè

	)

3452 
	#MPU_PROTENSET1_PROTREG51_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG51_Pos
è

	)

3453 
	#MPU_PROTENSET1_PROTREG51_Di§bËd
 (0ULè

	)

3454 
	#MPU_PROTENSET1_PROTREG51_EÇbËd
 (1ULè

	)

3455 
	#MPU_PROTENSET1_PROTREG51_S‘
 (1ULè

	)

3458 
	#MPU_PROTENSET1_PROTREG50_Pos
 (18ULè

	)

3459 
	#MPU_PROTENSET1_PROTREG50_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG50_Pos
è

	)

3460 
	#MPU_PROTENSET1_PROTREG50_Di§bËd
 (0ULè

	)

3461 
	#MPU_PROTENSET1_PROTREG50_EÇbËd
 (1ULè

	)

3462 
	#MPU_PROTENSET1_PROTREG50_S‘
 (1ULè

	)

3465 
	#MPU_PROTENSET1_PROTREG49_Pos
 (17ULè

	)

3466 
	#MPU_PROTENSET1_PROTREG49_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG49_Pos
è

	)

3467 
	#MPU_PROTENSET1_PROTREG49_Di§bËd
 (0ULè

	)

3468 
	#MPU_PROTENSET1_PROTREG49_EÇbËd
 (1ULè

	)

3469 
	#MPU_PROTENSET1_PROTREG49_S‘
 (1ULè

	)

3472 
	#MPU_PROTENSET1_PROTREG48_Pos
 (16ULè

	)

3473 
	#MPU_PROTENSET1_PROTREG48_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG48_Pos
è

	)

3474 
	#MPU_PROTENSET1_PROTREG48_Di§bËd
 (0ULè

	)

3475 
	#MPU_PROTENSET1_PROTREG48_EÇbËd
 (1ULè

	)

3476 
	#MPU_PROTENSET1_PROTREG48_S‘
 (1ULè

	)

3479 
	#MPU_PROTENSET1_PROTREG47_Pos
 (15ULè

	)

3480 
	#MPU_PROTENSET1_PROTREG47_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG47_Pos
è

	)

3481 
	#MPU_PROTENSET1_PROTREG47_Di§bËd
 (0ULè

	)

3482 
	#MPU_PROTENSET1_PROTREG47_EÇbËd
 (1ULè

	)

3483 
	#MPU_PROTENSET1_PROTREG47_S‘
 (1ULè

	)

3486 
	#MPU_PROTENSET1_PROTREG46_Pos
 (14ULè

	)

3487 
	#MPU_PROTENSET1_PROTREG46_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG46_Pos
è

	)

3488 
	#MPU_PROTENSET1_PROTREG46_Di§bËd
 (0ULè

	)

3489 
	#MPU_PROTENSET1_PROTREG46_EÇbËd
 (1ULè

	)

3490 
	#MPU_PROTENSET1_PROTREG46_S‘
 (1ULè

	)

3493 
	#MPU_PROTENSET1_PROTREG45_Pos
 (13ULè

	)

3494 
	#MPU_PROTENSET1_PROTREG45_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG45_Pos
è

	)

3495 
	#MPU_PROTENSET1_PROTREG45_Di§bËd
 (0ULè

	)

3496 
	#MPU_PROTENSET1_PROTREG45_EÇbËd
 (1ULè

	)

3497 
	#MPU_PROTENSET1_PROTREG45_S‘
 (1ULè

	)

3500 
	#MPU_PROTENSET1_PROTREG44_Pos
 (12ULè

	)

3501 
	#MPU_PROTENSET1_PROTREG44_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG44_Pos
è

	)

3502 
	#MPU_PROTENSET1_PROTREG44_Di§bËd
 (0ULè

	)

3503 
	#MPU_PROTENSET1_PROTREG44_EÇbËd
 (1ULè

	)

3504 
	#MPU_PROTENSET1_PROTREG44_S‘
 (1ULè

	)

3507 
	#MPU_PROTENSET1_PROTREG43_Pos
 (11ULè

	)

3508 
	#MPU_PROTENSET1_PROTREG43_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG43_Pos
è

	)

3509 
	#MPU_PROTENSET1_PROTREG43_Di§bËd
 (0ULè

	)

3510 
	#MPU_PROTENSET1_PROTREG43_EÇbËd
 (1ULè

	)

3511 
	#MPU_PROTENSET1_PROTREG43_S‘
 (1ULè

	)

3514 
	#MPU_PROTENSET1_PROTREG42_Pos
 (10ULè

	)

3515 
	#MPU_PROTENSET1_PROTREG42_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG42_Pos
è

	)

3516 
	#MPU_PROTENSET1_PROTREG42_Di§bËd
 (0ULè

	)

3517 
	#MPU_PROTENSET1_PROTREG42_EÇbËd
 (1ULè

	)

3518 
	#MPU_PROTENSET1_PROTREG42_S‘
 (1ULè

	)

3521 
	#MPU_PROTENSET1_PROTREG41_Pos
 (9ULè

	)

3522 
	#MPU_PROTENSET1_PROTREG41_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG41_Pos
è

	)

3523 
	#MPU_PROTENSET1_PROTREG41_Di§bËd
 (0ULè

	)

3524 
	#MPU_PROTENSET1_PROTREG41_EÇbËd
 (1ULè

	)

3525 
	#MPU_PROTENSET1_PROTREG41_S‘
 (1ULè

	)

3528 
	#MPU_PROTENSET1_PROTREG40_Pos
 (8ULè

	)

3529 
	#MPU_PROTENSET1_PROTREG40_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG40_Pos
è

	)

3530 
	#MPU_PROTENSET1_PROTREG40_Di§bËd
 (0ULè

	)

3531 
	#MPU_PROTENSET1_PROTREG40_EÇbËd
 (1ULè

	)

3532 
	#MPU_PROTENSET1_PROTREG40_S‘
 (1ULè

	)

3535 
	#MPU_PROTENSET1_PROTREG39_Pos
 (7ULè

	)

3536 
	#MPU_PROTENSET1_PROTREG39_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG39_Pos
è

	)

3537 
	#MPU_PROTENSET1_PROTREG39_Di§bËd
 (0ULè

	)

3538 
	#MPU_PROTENSET1_PROTREG39_EÇbËd
 (1ULè

	)

3539 
	#MPU_PROTENSET1_PROTREG39_S‘
 (1ULè

	)

3542 
	#MPU_PROTENSET1_PROTREG38_Pos
 (6ULè

	)

3543 
	#MPU_PROTENSET1_PROTREG38_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG38_Pos
è

	)

3544 
	#MPU_PROTENSET1_PROTREG38_Di§bËd
 (0ULè

	)

3545 
	#MPU_PROTENSET1_PROTREG38_EÇbËd
 (1ULè

	)

3546 
	#MPU_PROTENSET1_PROTREG38_S‘
 (1ULè

	)

3549 
	#MPU_PROTENSET1_PROTREG37_Pos
 (5ULè

	)

3550 
	#MPU_PROTENSET1_PROTREG37_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG37_Pos
è

	)

3551 
	#MPU_PROTENSET1_PROTREG37_Di§bËd
 (0ULè

	)

3552 
	#MPU_PROTENSET1_PROTREG37_EÇbËd
 (1ULè

	)

3553 
	#MPU_PROTENSET1_PROTREG37_S‘
 (1ULè

	)

3556 
	#MPU_PROTENSET1_PROTREG36_Pos
 (4ULè

	)

3557 
	#MPU_PROTENSET1_PROTREG36_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG36_Pos
è

	)

3558 
	#MPU_PROTENSET1_PROTREG36_Di§bËd
 (0ULè

	)

3559 
	#MPU_PROTENSET1_PROTREG36_EÇbËd
 (1ULè

	)

3560 
	#MPU_PROTENSET1_PROTREG36_S‘
 (1ULè

	)

3563 
	#MPU_PROTENSET1_PROTREG35_Pos
 (3ULè

	)

3564 
	#MPU_PROTENSET1_PROTREG35_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG35_Pos
è

	)

3565 
	#MPU_PROTENSET1_PROTREG35_Di§bËd
 (0ULè

	)

3566 
	#MPU_PROTENSET1_PROTREG35_EÇbËd
 (1ULè

	)

3567 
	#MPU_PROTENSET1_PROTREG35_S‘
 (1ULè

	)

3570 
	#MPU_PROTENSET1_PROTREG34_Pos
 (2ULè

	)

3571 
	#MPU_PROTENSET1_PROTREG34_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG34_Pos
è

	)

3572 
	#MPU_PROTENSET1_PROTREG34_Di§bËd
 (0ULè

	)

3573 
	#MPU_PROTENSET1_PROTREG34_EÇbËd
 (1ULè

	)

3574 
	#MPU_PROTENSET1_PROTREG34_S‘
 (1ULè

	)

3577 
	#MPU_PROTENSET1_PROTREG33_Pos
 (1ULè

	)

3578 
	#MPU_PROTENSET1_PROTREG33_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG33_Pos
è

	)

3579 
	#MPU_PROTENSET1_PROTREG33_Di§bËd
 (0ULè

	)

3580 
	#MPU_PROTENSET1_PROTREG33_EÇbËd
 (1ULè

	)

3581 
	#MPU_PROTENSET1_PROTREG33_S‘
 (1ULè

	)

3584 
	#MPU_PROTENSET1_PROTREG32_Pos
 (0ULè

	)

3585 
	#MPU_PROTENSET1_PROTREG32_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG32_Pos
è

	)

3586 
	#MPU_PROTENSET1_PROTREG32_Di§bËd
 (0ULè

	)

3587 
	#MPU_PROTENSET1_PROTREG32_EÇbËd
 (1ULè

	)

3588 
	#MPU_PROTENSET1_PROTREG32_S‘
 (1ULè

	)

3594 
	#MPU_DISABLEINDEBUG_DISABLEINDEBUG_Pos
 (0ULè

	)

3595 
	#MPU_DISABLEINDEBUG_DISABLEINDEBUG_Msk
 (0x1UL << 
MPU_DISABLEINDEBUG_DISABLEINDEBUG_Pos
è

	)

3596 
	#MPU_DISABLEINDEBUG_DISABLEINDEBUG_EÇbËd
 (0ULè

	)

3597 
	#MPU_DISABLEINDEBUG_DISABLEINDEBUG_Di§bËd
 (1ULè

	)

3603 
	#MPU_PROTBLOCKSIZE_PROTBLOCKSIZE_Pos
 (0ULè

	)

3604 
	#MPU_PROTBLOCKSIZE_PROTBLOCKSIZE_Msk
 (0x3UL << 
MPU_PROTBLOCKSIZE_PROTBLOCKSIZE_Pos
è

	)

3605 
	#MPU_PROTBLOCKSIZE_PROTBLOCKSIZE_4k
 (0ULè

	)

3611 
	#MPU_ENRBDREG_ENRBDREG_Pos
 (0ULè

	)

3612 
	#MPU_ENRBDREG_ENRBDREG_Msk
 (0x1UL << 
MPU_ENRBDREG_ENRBDREG_Pos
è

	)

3613 
	#MPU_ENRBDREG_ENRBDREG_Di§bËd
 (0ULè

	)

3614 
	#MPU_ENRBDREG_ENRBDREG_EÇbËd
 (1ULè

	)

3624 
	#NVMC_READY_READY_Pos
 (0ULè

	)

3625 
	#NVMC_READY_READY_Msk
 (0x1UL << 
NVMC_READY_READY_Pos
è

	)

3626 
	#NVMC_READY_READY_Busy
 (0ULè

	)

3627 
	#NVMC_READY_READY_R—dy
 (1ULè

	)

3633 
	#NVMC_CONFIG_WEN_Pos
 (0ULè

	)

3634 
	#NVMC_CONFIG_WEN_Msk
 (0x3UL << 
NVMC_CONFIG_WEN_Pos
è

	)

3635 
	#NVMC_CONFIG_WEN_R’
 (0x00ULè

	)

3636 
	#NVMC_CONFIG_WEN_W’
 (0x01ULè

	)

3637 
	#NVMC_CONFIG_WEN_E’
 (0x02ULè

	)

3643 
	#NVMC_ERASEALL_ERASEALL_Pos
 (0ULè

	)

3644 
	#NVMC_ERASEALL_ERASEALL_Msk
 (0x1UL << 
NVMC_ERASEALL_ERASEALL_Pos
è

	)

3645 
	#NVMC_ERASEALL_ERASEALL_NoO³¿tiÚ
 (0ULè

	)

3646 
	#NVMC_ERASEALL_ERASEALL_E¿£
 (1ULè

	)

3652 
	#NVMC_ERASEUICR_ERASEUICR_Pos
 (0ULè

	)

3653 
	#NVMC_ERASEUICR_ERASEUICR_Msk
 (0x1UL << 
NVMC_ERASEUICR_ERASEUICR_Pos
è

	)

3654 
	#NVMC_ERASEUICR_ERASEUICR_NoO³¿tiÚ
 (0ULè

	)

3655 
	#NVMC_ERASEUICR_ERASEUICR_E¿£
 (1ULè

	)

3665 
	#POWER_INTENSET_POFWARN_Pos
 (2ULè

	)

3666 
	#POWER_INTENSET_POFWARN_Msk
 (0x1UL << 
POWER_INTENSET_POFWARN_Pos
è

	)

3667 
	#POWER_INTENSET_POFWARN_Di§bËd
 (0ULè

	)

3668 
	#POWER_INTENSET_POFWARN_EÇbËd
 (1ULè

	)

3669 
	#POWER_INTENSET_POFWARN_S‘
 (1ULè

	)

3675 
	#POWER_INTENCLR_POFWARN_Pos
 (2ULè

	)

3676 
	#POWER_INTENCLR_POFWARN_Msk
 (0x1UL << 
POWER_INTENCLR_POFWARN_Pos
è

	)

3677 
	#POWER_INTENCLR_POFWARN_Di§bËd
 (0ULè

	)

3678 
	#POWER_INTENCLR_POFWARN_EÇbËd
 (1ULè

	)

3679 
	#POWER_INTENCLR_POFWARN_CË¬
 (1ULè

	)

3685 
	#POWER_RESETREAS_DIF_Pos
 (18ULè

	)

3686 
	#POWER_RESETREAS_DIF_Msk
 (0x1UL << 
POWER_RESETREAS_DIF_Pos
è

	)

3689 
	#POWER_RESETREAS_LPCOMP_Pos
 (17ULè

	)

3690 
	#POWER_RESETREAS_LPCOMP_Msk
 (0x1UL << 
POWER_RESETREAS_LPCOMP_Pos
è

	)

3693 
	#POWER_RESETREAS_OFF_Pos
 (16ULè

	)

3694 
	#POWER_RESETREAS_OFF_Msk
 (0x1UL << 
POWER_RESETREAS_OFF_Pos
è

	)

3697 
	#POWER_RESETREAS_LOCKUP_Pos
 (3ULè

	)

3698 
	#POWER_RESETREAS_LOCKUP_Msk
 (0x1UL << 
POWER_RESETREAS_LOCKUP_Pos
è

	)

3701 
	#POWER_RESETREAS_SREQ_Pos
 (2ULè

	)

3702 
	#POWER_RESETREAS_SREQ_Msk
 (0x1UL << 
POWER_RESETREAS_SREQ_Pos
è

	)

3705 
	#POWER_RESETREAS_DOG_Pos
 (1ULè

	)

3706 
	#POWER_RESETREAS_DOG_Msk
 (0x1UL << 
POWER_RESETREAS_DOG_Pos
è

	)

3709 
	#POWER_RESETREAS_RESETPIN_Pos
 (0ULè

	)

3710 
	#POWER_RESETREAS_RESETPIN_Msk
 (0x1UL << 
POWER_RESETREAS_RESETPIN_Pos
è

	)

3716 
	#POWER_RAMSTATUS_RAMBLOCK3_Pos
 (3ULè

	)

3717 
	#POWER_RAMSTATUS_RAMBLOCK3_Msk
 (0x1UL << 
POWER_RAMSTATUS_RAMBLOCK3_Pos
è

	)

3718 
	#POWER_RAMSTATUS_RAMBLOCK3_Off
 (0ULè

	)

3719 
	#POWER_RAMSTATUS_RAMBLOCK3_On
 (1ULè

	)

3722 
	#POWER_RAMSTATUS_RAMBLOCK2_Pos
 (2ULè

	)

3723 
	#POWER_RAMSTATUS_RAMBLOCK2_Msk
 (0x1UL << 
POWER_RAMSTATUS_RAMBLOCK2_Pos
è

	)

3724 
	#POWER_RAMSTATUS_RAMBLOCK2_Off
 (0ULè

	)

3725 
	#POWER_RAMSTATUS_RAMBLOCK2_On
 (1ULè

	)

3728 
	#POWER_RAMSTATUS_RAMBLOCK1_Pos
 (1ULè

	)

3729 
	#POWER_RAMSTATUS_RAMBLOCK1_Msk
 (0x1UL << 
POWER_RAMSTATUS_RAMBLOCK1_Pos
è

	)

3730 
	#POWER_RAMSTATUS_RAMBLOCK1_Off
 (0ULè

	)

3731 
	#POWER_RAMSTATUS_RAMBLOCK1_On
 (1ULè

	)

3734 
	#POWER_RAMSTATUS_RAMBLOCK0_Pos
 (0ULè

	)

3735 
	#POWER_RAMSTATUS_RAMBLOCK0_Msk
 (0x1UL << 
POWER_RAMSTATUS_RAMBLOCK0_Pos
è

	)

3736 
	#POWER_RAMSTATUS_RAMBLOCK0_Off
 (0ULè

	)

3737 
	#POWER_RAMSTATUS_RAMBLOCK0_On
 (1ULè

	)

3743 
	#POWER_SYSTEMOFF_SYSTEMOFF_Pos
 (0ULè

	)

3744 
	#POWER_SYSTEMOFF_SYSTEMOFF_Msk
 (0x1UL << 
POWER_SYSTEMOFF_SYSTEMOFF_Pos
è

	)

3745 
	#POWER_SYSTEMOFF_SYSTEMOFF_EÁ”
 (1ULè

	)

3751 
	#POWER_POFCON_THRESHOLD_Pos
 (1ULè

	)

3752 
	#POWER_POFCON_THRESHOLD_Msk
 (0x3UL << 
POWER_POFCON_THRESHOLD_Pos
è

	)

3753 
	#POWER_POFCON_THRESHOLD_V21
 (0x00ULè

	)

3754 
	#POWER_POFCON_THRESHOLD_V23
 (0x01ULè

	)

3755 
	#POWER_POFCON_THRESHOLD_V25
 (0x02ULè

	)

3756 
	#POWER_POFCON_THRESHOLD_V27
 (0x03ULè

	)

3759 
	#POWER_POFCON_POF_Pos
 (0ULè

	)

3760 
	#POWER_POFCON_POF_Msk
 (0x1UL << 
POWER_POFCON_POF_Pos
è

	)

3761 
	#POWER_POFCON_POF_Di§bËd
 (0ULè

	)

3762 
	#POWER_POFCON_POF_EÇbËd
 (1ULè

	)

3768 
	#POWER_GPREGRET_GPREGRET_Pos
 (0ULè

	)

3769 
	#POWER_GPREGRET_GPREGRET_Msk
 (0xFFUL << 
POWER_GPREGRET_GPREGRET_Pos
è

	)

3775 
	#POWER_RAMON_OFFRAM1_Pos
 (17ULè

	)

3776 
	#POWER_RAMON_OFFRAM1_Msk
 (0x1UL << 
POWER_RAMON_OFFRAM1_Pos
è

	)

3777 
	#POWER_RAMON_OFFRAM1_RAM1Off
 (0ULè

	)

3778 
	#POWER_RAMON_OFFRAM1_RAM1On
 (1ULè

	)

3781 
	#POWER_RAMON_OFFRAM0_Pos
 (16ULè

	)

3782 
	#POWER_RAMON_OFFRAM0_Msk
 (0x1UL << 
POWER_RAMON_OFFRAM0_Pos
è

	)

3783 
	#POWER_RAMON_OFFRAM0_RAM0Off
 (0ULè

	)

3784 
	#POWER_RAMON_OFFRAM0_RAM0On
 (1ULè

	)

3787 
	#POWER_RAMON_ONRAM1_Pos
 (1ULè

	)

3788 
	#POWER_RAMON_ONRAM1_Msk
 (0x1UL << 
POWER_RAMON_ONRAM1_Pos
è

	)

3789 
	#POWER_RAMON_ONRAM1_RAM1Off
 (0ULè

	)

3790 
	#POWER_RAMON_ONRAM1_RAM1On
 (1ULè

	)

3793 
	#POWER_RAMON_ONRAM0_Pos
 (0ULè

	)

3794 
	#POWER_RAMON_ONRAM0_Msk
 (0x1UL << 
POWER_RAMON_ONRAM0_Pos
è

	)

3795 
	#POWER_RAMON_ONRAM0_RAM0Off
 (0ULè

	)

3796 
	#POWER_RAMON_ONRAM0_RAM0On
 (1ULè

	)

3802 
	#POWER_RESET_RESET_Pos
 (0ULè

	)

3803 
	#POWER_RESET_RESET_Msk
 (0x1UL << 
POWER_RESET_RESET_Pos
è

	)

3804 
	#POWER_RESET_RESET_Di§bËd
 (0ULè

	)

3805 
	#POWER_RESET_RESET_EÇbËd
 (1ULè

	)

3811 
	#POWER_RAMONB_OFFRAM3_Pos
 (17ULè

	)

3812 
	#POWER_RAMONB_OFFRAM3_Msk
 (0x1UL << 
POWER_RAMONB_OFFRAM3_Pos
è

	)

3813 
	#POWER_RAMONB_OFFRAM3_RAM3Off
 (0ULè

	)

3814 
	#POWER_RAMONB_OFFRAM3_RAM3On
 (1ULè

	)

3817 
	#POWER_RAMONB_OFFRAM2_Pos
 (16ULè

	)

3818 
	#POWER_RAMONB_OFFRAM2_Msk
 (0x1UL << 
POWER_RAMONB_OFFRAM2_Pos
è

	)

3819 
	#POWER_RAMONB_OFFRAM2_RAM2Off
 (0ULè

	)

3820 
	#POWER_RAMONB_OFFRAM2_RAM2On
 (1ULè

	)

3823 
	#POWER_RAMONB_ONRAM3_Pos
 (1ULè

	)

3824 
	#POWER_RAMONB_ONRAM3_Msk
 (0x1UL << 
POWER_RAMONB_ONRAM3_Pos
è

	)

3825 
	#POWER_RAMONB_ONRAM3_RAM3Off
 (0ULè

	)

3826 
	#POWER_RAMONB_ONRAM3_RAM3On
 (1ULè

	)

3829 
	#POWER_RAMONB_ONRAM2_Pos
 (0ULè

	)

3830 
	#POWER_RAMONB_ONRAM2_Msk
 (0x1UL << 
POWER_RAMONB_ONRAM2_Pos
è

	)

3831 
	#POWER_RAMONB_ONRAM2_RAM2Off
 (0ULè

	)

3832 
	#POWER_RAMONB_ONRAM2_RAM2On
 (1ULè

	)

3838 
	#POWER_DCDCEN_DCDCEN_Pos
 (0ULè

	)

3839 
	#POWER_DCDCEN_DCDCEN_Msk
 (0x1UL << 
POWER_DCDCEN_DCDCEN_Pos
è

	)

3840 
	#POWER_DCDCEN_DCDCEN_Di§bËd
 (0ULè

	)

3841 
	#POWER_DCDCEN_DCDCEN_EÇbËd
 (1ULè

	)

3847 
	#POWER_DCDCFORCE_FORCEON_Pos
 (1ULè

	)

3848 
	#POWER_DCDCFORCE_FORCEON_Msk
 (0x1UL << 
POWER_DCDCFORCE_FORCEON_Pos
è

	)

3849 
	#POWER_DCDCFORCE_FORCEON_NoFÜû
 (0ULè

	)

3850 
	#POWER_DCDCFORCE_FORCEON_FÜû
 (1ULè

	)

3853 
	#POWER_DCDCFORCE_FORCEOFF_Pos
 (0ULè

	)

3854 
	#POWER_DCDCFORCE_FORCEOFF_Msk
 (0x1UL << 
POWER_DCDCFORCE_FORCEOFF_Pos
è

	)

3855 
	#POWER_DCDCFORCE_FORCEOFF_NoFÜû
 (0ULè

	)

3856 
	#POWER_DCDCFORCE_FORCEOFF_FÜû
 (1ULè

	)

3866 
	#PPI_CHEN_CH31_Pos
 (31ULè

	)

3867 
	#PPI_CHEN_CH31_Msk
 (0x1UL << 
PPI_CHEN_CH31_Pos
è

	)

3868 
	#PPI_CHEN_CH31_Di§bËd
 (0ULè

	)

3869 
	#PPI_CHEN_CH31_EÇbËd
 (1ULè

	)

3872 
	#PPI_CHEN_CH30_Pos
 (30ULè

	)

3873 
	#PPI_CHEN_CH30_Msk
 (0x1UL << 
PPI_CHEN_CH30_Pos
è

	)

3874 
	#PPI_CHEN_CH30_Di§bËd
 (0ULè

	)

3875 
	#PPI_CHEN_CH30_EÇbËd
 (1ULè

	)

3878 
	#PPI_CHEN_CH29_Pos
 (29ULè

	)

3879 
	#PPI_CHEN_CH29_Msk
 (0x1UL << 
PPI_CHEN_CH29_Pos
è

	)

3880 
	#PPI_CHEN_CH29_Di§bËd
 (0ULè

	)

3881 
	#PPI_CHEN_CH29_EÇbËd
 (1ULè

	)

3884 
	#PPI_CHEN_CH28_Pos
 (28ULè

	)

3885 
	#PPI_CHEN_CH28_Msk
 (0x1UL << 
PPI_CHEN_CH28_Pos
è

	)

3886 
	#PPI_CHEN_CH28_Di§bËd
 (0ULè

	)

3887 
	#PPI_CHEN_CH28_EÇbËd
 (1ULè

	)

3890 
	#PPI_CHEN_CH27_Pos
 (27ULè

	)

3891 
	#PPI_CHEN_CH27_Msk
 (0x1UL << 
PPI_CHEN_CH27_Pos
è

	)

3892 
	#PPI_CHEN_CH27_Di§bËd
 (0ULè

	)

3893 
	#PPI_CHEN_CH27_EÇbËd
 (1ULè

	)

3896 
	#PPI_CHEN_CH26_Pos
 (26ULè

	)

3897 
	#PPI_CHEN_CH26_Msk
 (0x1UL << 
PPI_CHEN_CH26_Pos
è

	)

3898 
	#PPI_CHEN_CH26_Di§bËd
 (0ULè

	)

3899 
	#PPI_CHEN_CH26_EÇbËd
 (1ULè

	)

3902 
	#PPI_CHEN_CH25_Pos
 (25ULè

	)

3903 
	#PPI_CHEN_CH25_Msk
 (0x1UL << 
PPI_CHEN_CH25_Pos
è

	)

3904 
	#PPI_CHEN_CH25_Di§bËd
 (0ULè

	)

3905 
	#PPI_CHEN_CH25_EÇbËd
 (1ULè

	)

3908 
	#PPI_CHEN_CH24_Pos
 (24ULè

	)

3909 
	#PPI_CHEN_CH24_Msk
 (0x1UL << 
PPI_CHEN_CH24_Pos
è

	)

3910 
	#PPI_CHEN_CH24_Di§bËd
 (0ULè

	)

3911 
	#PPI_CHEN_CH24_EÇbËd
 (1ULè

	)

3914 
	#PPI_CHEN_CH23_Pos
 (23ULè

	)

3915 
	#PPI_CHEN_CH23_Msk
 (0x1UL << 
PPI_CHEN_CH23_Pos
è

	)

3916 
	#PPI_CHEN_CH23_Di§bËd
 (0ULè

	)

3917 
	#PPI_CHEN_CH23_EÇbËd
 (1ULè

	)

3920 
	#PPI_CHEN_CH22_Pos
 (22ULè

	)

3921 
	#PPI_CHEN_CH22_Msk
 (0x1UL << 
PPI_CHEN_CH22_Pos
è

	)

3922 
	#PPI_CHEN_CH22_Di§bËd
 (0ULè

	)

3923 
	#PPI_CHEN_CH22_EÇbËd
 (1ULè

	)

3926 
	#PPI_CHEN_CH21_Pos
 (21ULè

	)

3927 
	#PPI_CHEN_CH21_Msk
 (0x1UL << 
PPI_CHEN_CH21_Pos
è

	)

3928 
	#PPI_CHEN_CH21_Di§bËd
 (0ULè

	)

3929 
	#PPI_CHEN_CH21_EÇbËd
 (1ULè

	)

3932 
	#PPI_CHEN_CH20_Pos
 (20ULè

	)

3933 
	#PPI_CHEN_CH20_Msk
 (0x1UL << 
PPI_CHEN_CH20_Pos
è

	)

3934 
	#PPI_CHEN_CH20_Di§bËd
 (0ULè

	)

3935 
	#PPI_CHEN_CH20_EÇbËd
 (1ULè

	)

3938 
	#PPI_CHEN_CH15_Pos
 (15ULè

	)

3939 
	#PPI_CHEN_CH15_Msk
 (0x1UL << 
PPI_CHEN_CH15_Pos
è

	)

3940 
	#PPI_CHEN_CH15_Di§bËd
 (0ULè

	)

3941 
	#PPI_CHEN_CH15_EÇbËd
 (1ULè

	)

3944 
	#PPI_CHEN_CH14_Pos
 (14ULè

	)

3945 
	#PPI_CHEN_CH14_Msk
 (0x1UL << 
PPI_CHEN_CH14_Pos
è

	)

3946 
	#PPI_CHEN_CH14_Di§bËd
 (0ULè

	)

3947 
	#PPI_CHEN_CH14_EÇbËd
 (1ULè

	)

3950 
	#PPI_CHEN_CH13_Pos
 (13ULè

	)

3951 
	#PPI_CHEN_CH13_Msk
 (0x1UL << 
PPI_CHEN_CH13_Pos
è

	)

3952 
	#PPI_CHEN_CH13_Di§bËd
 (0ULè

	)

3953 
	#PPI_CHEN_CH13_EÇbËd
 (1ULè

	)

3956 
	#PPI_CHEN_CH12_Pos
 (12ULè

	)

3957 
	#PPI_CHEN_CH12_Msk
 (0x1UL << 
PPI_CHEN_CH12_Pos
è

	)

3958 
	#PPI_CHEN_CH12_Di§bËd
 (0ULè

	)

3959 
	#PPI_CHEN_CH12_EÇbËd
 (1ULè

	)

3962 
	#PPI_CHEN_CH11_Pos
 (11ULè

	)

3963 
	#PPI_CHEN_CH11_Msk
 (0x1UL << 
PPI_CHEN_CH11_Pos
è

	)

3964 
	#PPI_CHEN_CH11_Di§bËd
 (0ULè

	)

3965 
	#PPI_CHEN_CH11_EÇbËd
 (1ULè

	)

3968 
	#PPI_CHEN_CH10_Pos
 (10ULè

	)

3969 
	#PPI_CHEN_CH10_Msk
 (0x1UL << 
PPI_CHEN_CH10_Pos
è

	)

3970 
	#PPI_CHEN_CH10_Di§bËd
 (0ULè

	)

3971 
	#PPI_CHEN_CH10_EÇbËd
 (1ULè

	)

3974 
	#PPI_CHEN_CH9_Pos
 (9ULè

	)

3975 
	#PPI_CHEN_CH9_Msk
 (0x1UL << 
PPI_CHEN_CH9_Pos
è

	)

3976 
	#PPI_CHEN_CH9_Di§bËd
 (0ULè

	)

3977 
	#PPI_CHEN_CH9_EÇbËd
 (1ULè

	)

3980 
	#PPI_CHEN_CH8_Pos
 (8ULè

	)

3981 
	#PPI_CHEN_CH8_Msk
 (0x1UL << 
PPI_CHEN_CH8_Pos
è

	)

3982 
	#PPI_CHEN_CH8_Di§bËd
 (0ULè

	)

3983 
	#PPI_CHEN_CH8_EÇbËd
 (1ULè

	)

3986 
	#PPI_CHEN_CH7_Pos
 (7ULè

	)

3987 
	#PPI_CHEN_CH7_Msk
 (0x1UL << 
PPI_CHEN_CH7_Pos
è

	)

3988 
	#PPI_CHEN_CH7_Di§bËd
 (0ULè

	)

3989 
	#PPI_CHEN_CH7_EÇbËd
 (1ULè

	)

3992 
	#PPI_CHEN_CH6_Pos
 (6ULè

	)

3993 
	#PPI_CHEN_CH6_Msk
 (0x1UL << 
PPI_CHEN_CH6_Pos
è

	)

3994 
	#PPI_CHEN_CH6_Di§bËd
 (0ULè

	)

3995 
	#PPI_CHEN_CH6_EÇbËd
 (1ULè

	)

3998 
	#PPI_CHEN_CH5_Pos
 (5ULè

	)

3999 
	#PPI_CHEN_CH5_Msk
 (0x1UL << 
PPI_CHEN_CH5_Pos
è

	)

4000 
	#PPI_CHEN_CH5_Di§bËd
 (0ULè

	)

4001 
	#PPI_CHEN_CH5_EÇbËd
 (1ULè

	)

4004 
	#PPI_CHEN_CH4_Pos
 (4ULè

	)

4005 
	#PPI_CHEN_CH4_Msk
 (0x1UL << 
PPI_CHEN_CH4_Pos
è

	)

4006 
	#PPI_CHEN_CH4_Di§bËd
 (0ULè

	)

4007 
	#PPI_CHEN_CH4_EÇbËd
 (1ULè

	)

4010 
	#PPI_CHEN_CH3_Pos
 (3ULè

	)

4011 
	#PPI_CHEN_CH3_Msk
 (0x1UL << 
PPI_CHEN_CH3_Pos
è

	)

4012 
	#PPI_CHEN_CH3_Di§bËd
 (0ULè

	)

4013 
	#PPI_CHEN_CH3_EÇbËd
 (1ULè

	)

4016 
	#PPI_CHEN_CH2_Pos
 (2ULè

	)

4017 
	#PPI_CHEN_CH2_Msk
 (0x1UL << 
PPI_CHEN_CH2_Pos
è

	)

4018 
	#PPI_CHEN_CH2_Di§bËd
 (0ULè

	)

4019 
	#PPI_CHEN_CH2_EÇbËd
 (1ULè

	)

4022 
	#PPI_CHEN_CH1_Pos
 (1ULè

	)

4023 
	#PPI_CHEN_CH1_Msk
 (0x1UL << 
PPI_CHEN_CH1_Pos
è

	)

4024 
	#PPI_CHEN_CH1_Di§bËd
 (0ULè

	)

4025 
	#PPI_CHEN_CH1_EÇbËd
 (1ULè

	)

4028 
	#PPI_CHEN_CH0_Pos
 (0ULè

	)

4029 
	#PPI_CHEN_CH0_Msk
 (0x1UL << 
PPI_CHEN_CH0_Pos
è

	)

4030 
	#PPI_CHEN_CH0_Di§bËd
 (0ULè

	)

4031 
	#PPI_CHEN_CH0_EÇbËd
 (1ULè

	)

4037 
	#PPI_CHENSET_CH31_Pos
 (31ULè

	)

4038 
	#PPI_CHENSET_CH31_Msk
 (0x1UL << 
PPI_CHENSET_CH31_Pos
è

	)

4039 
	#PPI_CHENSET_CH31_Di§bËd
 (0ULè

	)

4040 
	#PPI_CHENSET_CH31_EÇbËd
 (1ULè

	)

4041 
	#PPI_CHENSET_CH31_S‘
 (1ULè

	)

4044 
	#PPI_CHENSET_CH30_Pos
 (30ULè

	)

4045 
	#PPI_CHENSET_CH30_Msk
 (0x1UL << 
PPI_CHENSET_CH30_Pos
è

	)

4046 
	#PPI_CHENSET_CH30_Di§bËd
 (0ULè

	)

4047 
	#PPI_CHENSET_CH30_EÇbËd
 (1ULè

	)

4048 
	#PPI_CHENSET_CH30_S‘
 (1ULè

	)

4051 
	#PPI_CHENSET_CH29_Pos
 (29ULè

	)

4052 
	#PPI_CHENSET_CH29_Msk
 (0x1UL << 
PPI_CHENSET_CH29_Pos
è

	)

4053 
	#PPI_CHENSET_CH29_Di§bËd
 (0ULè

	)

4054 
	#PPI_CHENSET_CH29_EÇbËd
 (1ULè

	)

4055 
	#PPI_CHENSET_CH29_S‘
 (1ULè

	)

4058 
	#PPI_CHENSET_CH28_Pos
 (28ULè

	)

4059 
	#PPI_CHENSET_CH28_Msk
 (0x1UL << 
PPI_CHENSET_CH28_Pos
è

	)

4060 
	#PPI_CHENSET_CH28_Di§bËd
 (0ULè

	)

4061 
	#PPI_CHENSET_CH28_EÇbËd
 (1ULè

	)

4062 
	#PPI_CHENSET_CH28_S‘
 (1ULè

	)

4065 
	#PPI_CHENSET_CH27_Pos
 (27ULè

	)

4066 
	#PPI_CHENSET_CH27_Msk
 (0x1UL << 
PPI_CHENSET_CH27_Pos
è

	)

4067 
	#PPI_CHENSET_CH27_Di§bËd
 (0ULè

	)

4068 
	#PPI_CHENSET_CH27_EÇbËd
 (1ULè

	)

4069 
	#PPI_CHENSET_CH27_S‘
 (1ULè

	)

4072 
	#PPI_CHENSET_CH26_Pos
 (26ULè

	)

4073 
	#PPI_CHENSET_CH26_Msk
 (0x1UL << 
PPI_CHENSET_CH26_Pos
è

	)

4074 
	#PPI_CHENSET_CH26_Di§bËd
 (0ULè

	)

4075 
	#PPI_CHENSET_CH26_EÇbËd
 (1ULè

	)

4076 
	#PPI_CHENSET_CH26_S‘
 (1ULè

	)

4079 
	#PPI_CHENSET_CH25_Pos
 (25ULè

	)

4080 
	#PPI_CHENSET_CH25_Msk
 (0x1UL << 
PPI_CHENSET_CH25_Pos
è

	)

4081 
	#PPI_CHENSET_CH25_Di§bËd
 (0ULè

	)

4082 
	#PPI_CHENSET_CH25_EÇbËd
 (1ULè

	)

4083 
	#PPI_CHENSET_CH25_S‘
 (1ULè

	)

4086 
	#PPI_CHENSET_CH24_Pos
 (24ULè

	)

4087 
	#PPI_CHENSET_CH24_Msk
 (0x1UL << 
PPI_CHENSET_CH24_Pos
è

	)

4088 
	#PPI_CHENSET_CH24_Di§bËd
 (0ULè

	)

4089 
	#PPI_CHENSET_CH24_EÇbËd
 (1ULè

	)

4090 
	#PPI_CHENSET_CH24_S‘
 (1ULè

	)

4093 
	#PPI_CHENSET_CH23_Pos
 (23ULè

	)

4094 
	#PPI_CHENSET_CH23_Msk
 (0x1UL << 
PPI_CHENSET_CH23_Pos
è

	)

4095 
	#PPI_CHENSET_CH23_Di§bËd
 (0ULè

	)

4096 
	#PPI_CHENSET_CH23_EÇbËd
 (1ULè

	)

4097 
	#PPI_CHENSET_CH23_S‘
 (1ULè

	)

4100 
	#PPI_CHENSET_CH22_Pos
 (22ULè

	)

4101 
	#PPI_CHENSET_CH22_Msk
 (0x1UL << 
PPI_CHENSET_CH22_Pos
è

	)

4102 
	#PPI_CHENSET_CH22_Di§bËd
 (0ULè

	)

4103 
	#PPI_CHENSET_CH22_EÇbËd
 (1ULè

	)

4104 
	#PPI_CHENSET_CH22_S‘
 (1ULè

	)

4107 
	#PPI_CHENSET_CH21_Pos
 (21ULè

	)

4108 
	#PPI_CHENSET_CH21_Msk
 (0x1UL << 
PPI_CHENSET_CH21_Pos
è

	)

4109 
	#PPI_CHENSET_CH21_Di§bËd
 (0ULè

	)

4110 
	#PPI_CHENSET_CH21_EÇbËd
 (1ULè

	)

4111 
	#PPI_CHENSET_CH21_S‘
 (1ULè

	)

4114 
	#PPI_CHENSET_CH20_Pos
 (20ULè

	)

4115 
	#PPI_CHENSET_CH20_Msk
 (0x1UL << 
PPI_CHENSET_CH20_Pos
è

	)

4116 
	#PPI_CHENSET_CH20_Di§bËd
 (0ULè

	)

4117 
	#PPI_CHENSET_CH20_EÇbËd
 (1ULè

	)

4118 
	#PPI_CHENSET_CH20_S‘
 (1ULè

	)

4121 
	#PPI_CHENSET_CH15_Pos
 (15ULè

	)

4122 
	#PPI_CHENSET_CH15_Msk
 (0x1UL << 
PPI_CHENSET_CH15_Pos
è

	)

4123 
	#PPI_CHENSET_CH15_Di§bËd
 (0ULè

	)

4124 
	#PPI_CHENSET_CH15_EÇbËd
 (1ULè

	)

4125 
	#PPI_CHENSET_CH15_S‘
 (1ULè

	)

4128 
	#PPI_CHENSET_CH14_Pos
 (14ULè

	)

4129 
	#PPI_CHENSET_CH14_Msk
 (0x1UL << 
PPI_CHENSET_CH14_Pos
è

	)

4130 
	#PPI_CHENSET_CH14_Di§bËd
 (0ULè

	)

4131 
	#PPI_CHENSET_CH14_EÇbËd
 (1ULè

	)

4132 
	#PPI_CHENSET_CH14_S‘
 (1ULè

	)

4135 
	#PPI_CHENSET_CH13_Pos
 (13ULè

	)

4136 
	#PPI_CHENSET_CH13_Msk
 (0x1UL << 
PPI_CHENSET_CH13_Pos
è

	)

4137 
	#PPI_CHENSET_CH13_Di§bËd
 (0ULè

	)

4138 
	#PPI_CHENSET_CH13_EÇbËd
 (1ULè

	)

4139 
	#PPI_CHENSET_CH13_S‘
 (1ULè

	)

4142 
	#PPI_CHENSET_CH12_Pos
 (12ULè

	)

4143 
	#PPI_CHENSET_CH12_Msk
 (0x1UL << 
PPI_CHENSET_CH12_Pos
è

	)

4144 
	#PPI_CHENSET_CH12_Di§bËd
 (0ULè

	)

4145 
	#PPI_CHENSET_CH12_EÇbËd
 (1ULè

	)

4146 
	#PPI_CHENSET_CH12_S‘
 (1ULè

	)

4149 
	#PPI_CHENSET_CH11_Pos
 (11ULè

	)

4150 
	#PPI_CHENSET_CH11_Msk
 (0x1UL << 
PPI_CHENSET_CH11_Pos
è

	)

4151 
	#PPI_CHENSET_CH11_Di§bËd
 (0ULè

	)

4152 
	#PPI_CHENSET_CH11_EÇbËd
 (1ULè

	)

4153 
	#PPI_CHENSET_CH11_S‘
 (1ULè

	)

4156 
	#PPI_CHENSET_CH10_Pos
 (10ULè

	)

4157 
	#PPI_CHENSET_CH10_Msk
 (0x1UL << 
PPI_CHENSET_CH10_Pos
è

	)

4158 
	#PPI_CHENSET_CH10_Di§bËd
 (0ULè

	)

4159 
	#PPI_CHENSET_CH10_EÇbËd
 (1ULè

	)

4160 
	#PPI_CHENSET_CH10_S‘
 (1ULè

	)

4163 
	#PPI_CHENSET_CH9_Pos
 (9ULè

	)

4164 
	#PPI_CHENSET_CH9_Msk
 (0x1UL << 
PPI_CHENSET_CH9_Pos
è

	)

4165 
	#PPI_CHENSET_CH9_Di§bËd
 (0ULè

	)

4166 
	#PPI_CHENSET_CH9_EÇbËd
 (1ULè

	)

4167 
	#PPI_CHENSET_CH9_S‘
 (1ULè

	)

4170 
	#PPI_CHENSET_CH8_Pos
 (8ULè

	)

4171 
	#PPI_CHENSET_CH8_Msk
 (0x1UL << 
PPI_CHENSET_CH8_Pos
è

	)

4172 
	#PPI_CHENSET_CH8_Di§bËd
 (0ULè

	)

4173 
	#PPI_CHENSET_CH8_EÇbËd
 (1ULè

	)

4174 
	#PPI_CHENSET_CH8_S‘
 (1ULè

	)

4177 
	#PPI_CHENSET_CH7_Pos
 (7ULè

	)

4178 
	#PPI_CHENSET_CH7_Msk
 (0x1UL << 
PPI_CHENSET_CH7_Pos
è

	)

4179 
	#PPI_CHENSET_CH7_Di§bËd
 (0ULè

	)

4180 
	#PPI_CHENSET_CH7_EÇbËd
 (1ULè

	)

4181 
	#PPI_CHENSET_CH7_S‘
 (1ULè

	)

4184 
	#PPI_CHENSET_CH6_Pos
 (6ULè

	)

4185 
	#PPI_CHENSET_CH6_Msk
 (0x1UL << 
PPI_CHENSET_CH6_Pos
è

	)

4186 
	#PPI_CHENSET_CH6_Di§bËd
 (0ULè

	)

4187 
	#PPI_CHENSET_CH6_EÇbËd
 (1ULè

	)

4188 
	#PPI_CHENSET_CH6_S‘
 (1ULè

	)

4191 
	#PPI_CHENSET_CH5_Pos
 (5ULè

	)

4192 
	#PPI_CHENSET_CH5_Msk
 (0x1UL << 
PPI_CHENSET_CH5_Pos
è

	)

4193 
	#PPI_CHENSET_CH5_Di§bËd
 (0ULè

	)

4194 
	#PPI_CHENSET_CH5_EÇbËd
 (1ULè

	)

4195 
	#PPI_CHENSET_CH5_S‘
 (1ULè

	)

4198 
	#PPI_CHENSET_CH4_Pos
 (4ULè

	)

4199 
	#PPI_CHENSET_CH4_Msk
 (0x1UL << 
PPI_CHENSET_CH4_Pos
è

	)

4200 
	#PPI_CHENSET_CH4_Di§bËd
 (0ULè

	)

4201 
	#PPI_CHENSET_CH4_EÇbËd
 (1ULè

	)

4202 
	#PPI_CHENSET_CH4_S‘
 (1ULè

	)

4205 
	#PPI_CHENSET_CH3_Pos
 (3ULè

	)

4206 
	#PPI_CHENSET_CH3_Msk
 (0x1UL << 
PPI_CHENSET_CH3_Pos
è

	)

4207 
	#PPI_CHENSET_CH3_Di§bËd
 (0ULè

	)

4208 
	#PPI_CHENSET_CH3_EÇbËd
 (1ULè

	)

4209 
	#PPI_CHENSET_CH3_S‘
 (1ULè

	)

4212 
	#PPI_CHENSET_CH2_Pos
 (2ULè

	)

4213 
	#PPI_CHENSET_CH2_Msk
 (0x1UL << 
PPI_CHENSET_CH2_Pos
è

	)

4214 
	#PPI_CHENSET_CH2_Di§bËd
 (0ULè

	)

4215 
	#PPI_CHENSET_CH2_EÇbËd
 (1ULè

	)

4216 
	#PPI_CHENSET_CH2_S‘
 (1ULè

	)

4219 
	#PPI_CHENSET_CH1_Pos
 (1ULè

	)

4220 
	#PPI_CHENSET_CH1_Msk
 (0x1UL << 
PPI_CHENSET_CH1_Pos
è

	)

4221 
	#PPI_CHENSET_CH1_Di§bËd
 (0ULè

	)

4222 
	#PPI_CHENSET_CH1_EÇbËd
 (1ULè

	)

4223 
	#PPI_CHENSET_CH1_S‘
 (1ULè

	)

4226 
	#PPI_CHENSET_CH0_Pos
 (0ULè

	)

4227 
	#PPI_CHENSET_CH0_Msk
 (0x1UL << 
PPI_CHENSET_CH0_Pos
è

	)

4228 
	#PPI_CHENSET_CH0_Di§bËd
 (0ULè

	)

4229 
	#PPI_CHENSET_CH0_EÇbËd
 (1ULè

	)

4230 
	#PPI_CHENSET_CH0_S‘
 (1ULè

	)

4236 
	#PPI_CHENCLR_CH31_Pos
 (31ULè

	)

4237 
	#PPI_CHENCLR_CH31_Msk
 (0x1UL << 
PPI_CHENCLR_CH31_Pos
è

	)

4238 
	#PPI_CHENCLR_CH31_Di§bËd
 (0ULè

	)

4239 
	#PPI_CHENCLR_CH31_EÇbËd
 (1ULè

	)

4240 
	#PPI_CHENCLR_CH31_CË¬
 (1ULè

	)

4243 
	#PPI_CHENCLR_CH30_Pos
 (30ULè

	)

4244 
	#PPI_CHENCLR_CH30_Msk
 (0x1UL << 
PPI_CHENCLR_CH30_Pos
è

	)

4245 
	#PPI_CHENCLR_CH30_Di§bËd
 (0ULè

	)

4246 
	#PPI_CHENCLR_CH30_EÇbËd
 (1ULè

	)

4247 
	#PPI_CHENCLR_CH30_CË¬
 (1ULè

	)

4250 
	#PPI_CHENCLR_CH29_Pos
 (29ULè

	)

4251 
	#PPI_CHENCLR_CH29_Msk
 (0x1UL << 
PPI_CHENCLR_CH29_Pos
è

	)

4252 
	#PPI_CHENCLR_CH29_Di§bËd
 (0ULè

	)

4253 
	#PPI_CHENCLR_CH29_EÇbËd
 (1ULè

	)

4254 
	#PPI_CHENCLR_CH29_CË¬
 (1ULè

	)

4257 
	#PPI_CHENCLR_CH28_Pos
 (28ULè

	)

4258 
	#PPI_CHENCLR_CH28_Msk
 (0x1UL << 
PPI_CHENCLR_CH28_Pos
è

	)

4259 
	#PPI_CHENCLR_CH28_Di§bËd
 (0ULè

	)

4260 
	#PPI_CHENCLR_CH28_EÇbËd
 (1ULè

	)

4261 
	#PPI_CHENCLR_CH28_CË¬
 (1ULè

	)

4264 
	#PPI_CHENCLR_CH27_Pos
 (27ULè

	)

4265 
	#PPI_CHENCLR_CH27_Msk
 (0x1UL << 
PPI_CHENCLR_CH27_Pos
è

	)

4266 
	#PPI_CHENCLR_CH27_Di§bËd
 (0ULè

	)

4267 
	#PPI_CHENCLR_CH27_EÇbËd
 (1ULè

	)

4268 
	#PPI_CHENCLR_CH27_CË¬
 (1ULè

	)

4271 
	#PPI_CHENCLR_CH26_Pos
 (26ULè

	)

4272 
	#PPI_CHENCLR_CH26_Msk
 (0x1UL << 
PPI_CHENCLR_CH26_Pos
è

	)

4273 
	#PPI_CHENCLR_CH26_Di§bËd
 (0ULè

	)

4274 
	#PPI_CHENCLR_CH26_EÇbËd
 (1ULè

	)

4275 
	#PPI_CHENCLR_CH26_CË¬
 (1ULè

	)

4278 
	#PPI_CHENCLR_CH25_Pos
 (25ULè

	)

4279 
	#PPI_CHENCLR_CH25_Msk
 (0x1UL << 
PPI_CHENCLR_CH25_Pos
è

	)

4280 
	#PPI_CHENCLR_CH25_Di§bËd
 (0ULè

	)

4281 
	#PPI_CHENCLR_CH25_EÇbËd
 (1ULè

	)

4282 
	#PPI_CHENCLR_CH25_CË¬
 (1ULè

	)

4285 
	#PPI_CHENCLR_CH24_Pos
 (24ULè

	)

4286 
	#PPI_CHENCLR_CH24_Msk
 (0x1UL << 
PPI_CHENCLR_CH24_Pos
è

	)

4287 
	#PPI_CHENCLR_CH24_Di§bËd
 (0ULè

	)

4288 
	#PPI_CHENCLR_CH24_EÇbËd
 (1ULè

	)

4289 
	#PPI_CHENCLR_CH24_CË¬
 (1ULè

	)

4292 
	#PPI_CHENCLR_CH23_Pos
 (23ULè

	)

4293 
	#PPI_CHENCLR_CH23_Msk
 (0x1UL << 
PPI_CHENCLR_CH23_Pos
è

	)

4294 
	#PPI_CHENCLR_CH23_Di§bËd
 (0ULè

	)

4295 
	#PPI_CHENCLR_CH23_EÇbËd
 (1ULè

	)

4296 
	#PPI_CHENCLR_CH23_CË¬
 (1ULè

	)

4299 
	#PPI_CHENCLR_CH22_Pos
 (22ULè

	)

4300 
	#PPI_CHENCLR_CH22_Msk
 (0x1UL << 
PPI_CHENCLR_CH22_Pos
è

	)

4301 
	#PPI_CHENCLR_CH22_Di§bËd
 (0ULè

	)

4302 
	#PPI_CHENCLR_CH22_EÇbËd
 (1ULè

	)

4303 
	#PPI_CHENCLR_CH22_CË¬
 (1ULè

	)

4306 
	#PPI_CHENCLR_CH21_Pos
 (21ULè

	)

4307 
	#PPI_CHENCLR_CH21_Msk
 (0x1UL << 
PPI_CHENCLR_CH21_Pos
è

	)

4308 
	#PPI_CHENCLR_CH21_Di§bËd
 (0ULè

	)

4309 
	#PPI_CHENCLR_CH21_EÇbËd
 (1ULè

	)

4310 
	#PPI_CHENCLR_CH21_CË¬
 (1ULè

	)

4313 
	#PPI_CHENCLR_CH20_Pos
 (20ULè

	)

4314 
	#PPI_CHENCLR_CH20_Msk
 (0x1UL << 
PPI_CHENCLR_CH20_Pos
è

	)

4315 
	#PPI_CHENCLR_CH20_Di§bËd
 (0ULè

	)

4316 
	#PPI_CHENCLR_CH20_EÇbËd
 (1ULè

	)

4317 
	#PPI_CHENCLR_CH20_CË¬
 (1ULè

	)

4320 
	#PPI_CHENCLR_CH15_Pos
 (15ULè

	)

4321 
	#PPI_CHENCLR_CH15_Msk
 (0x1UL << 
PPI_CHENCLR_CH15_Pos
è

	)

4322 
	#PPI_CHENCLR_CH15_Di§bËd
 (0ULè

	)

4323 
	#PPI_CHENCLR_CH15_EÇbËd
 (1ULè

	)

4324 
	#PPI_CHENCLR_CH15_CË¬
 (1ULè

	)

4327 
	#PPI_CHENCLR_CH14_Pos
 (14ULè

	)

4328 
	#PPI_CHENCLR_CH14_Msk
 (0x1UL << 
PPI_CHENCLR_CH14_Pos
è

	)

4329 
	#PPI_CHENCLR_CH14_Di§bËd
 (0ULè

	)

4330 
	#PPI_CHENCLR_CH14_EÇbËd
 (1ULè

	)

4331 
	#PPI_CHENCLR_CH14_CË¬
 (1ULè

	)

4334 
	#PPI_CHENCLR_CH13_Pos
 (13ULè

	)

4335 
	#PPI_CHENCLR_CH13_Msk
 (0x1UL << 
PPI_CHENCLR_CH13_Pos
è

	)

4336 
	#PPI_CHENCLR_CH13_Di§bËd
 (0ULè

	)

4337 
	#PPI_CHENCLR_CH13_EÇbËd
 (1ULè

	)

4338 
	#PPI_CHENCLR_CH13_CË¬
 (1ULè

	)

4341 
	#PPI_CHENCLR_CH12_Pos
 (12ULè

	)

4342 
	#PPI_CHENCLR_CH12_Msk
 (0x1UL << 
PPI_CHENCLR_CH12_Pos
è

	)

4343 
	#PPI_CHENCLR_CH12_Di§bËd
 (0ULè

	)

4344 
	#PPI_CHENCLR_CH12_EÇbËd
 (1ULè

	)

4345 
	#PPI_CHENCLR_CH12_CË¬
 (1ULè

	)

4348 
	#PPI_CHENCLR_CH11_Pos
 (11ULè

	)

4349 
	#PPI_CHENCLR_CH11_Msk
 (0x1UL << 
PPI_CHENCLR_CH11_Pos
è

	)

4350 
	#PPI_CHENCLR_CH11_Di§bËd
 (0ULè

	)

4351 
	#PPI_CHENCLR_CH11_EÇbËd
 (1ULè

	)

4352 
	#PPI_CHENCLR_CH11_CË¬
 (1ULè

	)

4355 
	#PPI_CHENCLR_CH10_Pos
 (10ULè

	)

4356 
	#PPI_CHENCLR_CH10_Msk
 (0x1UL << 
PPI_CHENCLR_CH10_Pos
è

	)

4357 
	#PPI_CHENCLR_CH10_Di§bËd
 (0ULè

	)

4358 
	#PPI_CHENCLR_CH10_EÇbËd
 (1ULè

	)

4359 
	#PPI_CHENCLR_CH10_CË¬
 (1ULè

	)

4362 
	#PPI_CHENCLR_CH9_Pos
 (9ULè

	)

4363 
	#PPI_CHENCLR_CH9_Msk
 (0x1UL << 
PPI_CHENCLR_CH9_Pos
è

	)

4364 
	#PPI_CHENCLR_CH9_Di§bËd
 (0ULè

	)

4365 
	#PPI_CHENCLR_CH9_EÇbËd
 (1ULè

	)

4366 
	#PPI_CHENCLR_CH9_CË¬
 (1ULè

	)

4369 
	#PPI_CHENCLR_CH8_Pos
 (8ULè

	)

4370 
	#PPI_CHENCLR_CH8_Msk
 (0x1UL << 
PPI_CHENCLR_CH8_Pos
è

	)

4371 
	#PPI_CHENCLR_CH8_Di§bËd
 (0ULè

	)

4372 
	#PPI_CHENCLR_CH8_EÇbËd
 (1ULè

	)

4373 
	#PPI_CHENCLR_CH8_CË¬
 (1ULè

	)

4376 
	#PPI_CHENCLR_CH7_Pos
 (7ULè

	)

4377 
	#PPI_CHENCLR_CH7_Msk
 (0x1UL << 
PPI_CHENCLR_CH7_Pos
è

	)

4378 
	#PPI_CHENCLR_CH7_Di§bËd
 (0ULè

	)

4379 
	#PPI_CHENCLR_CH7_EÇbËd
 (1ULè

	)

4380 
	#PPI_CHENCLR_CH7_CË¬
 (1ULè

	)

4383 
	#PPI_CHENCLR_CH6_Pos
 (6ULè

	)

4384 
	#PPI_CHENCLR_CH6_Msk
 (0x1UL << 
PPI_CHENCLR_CH6_Pos
è

	)

4385 
	#PPI_CHENCLR_CH6_Di§bËd
 (0ULè

	)

4386 
	#PPI_CHENCLR_CH6_EÇbËd
 (1ULè

	)

4387 
	#PPI_CHENCLR_CH6_CË¬
 (1ULè

	)

4390 
	#PPI_CHENCLR_CH5_Pos
 (5ULè

	)

4391 
	#PPI_CHENCLR_CH5_Msk
 (0x1UL << 
PPI_CHENCLR_CH5_Pos
è

	)

4392 
	#PPI_CHENCLR_CH5_Di§bËd
 (0ULè

	)

4393 
	#PPI_CHENCLR_CH5_EÇbËd
 (1ULè

	)

4394 
	#PPI_CHENCLR_CH5_CË¬
 (1ULè

	)

4397 
	#PPI_CHENCLR_CH4_Pos
 (4ULè

	)

4398 
	#PPI_CHENCLR_CH4_Msk
 (0x1UL << 
PPI_CHENCLR_CH4_Pos
è

	)

4399 
	#PPI_CHENCLR_CH4_Di§bËd
 (0ULè

	)

4400 
	#PPI_CHENCLR_CH4_EÇbËd
 (1ULè

	)

4401 
	#PPI_CHENCLR_CH4_CË¬
 (1ULè

	)

4404 
	#PPI_CHENCLR_CH3_Pos
 (3ULè

	)

4405 
	#PPI_CHENCLR_CH3_Msk
 (0x1UL << 
PPI_CHENCLR_CH3_Pos
è

	)

4406 
	#PPI_CHENCLR_CH3_Di§bËd
 (0ULè

	)

4407 
	#PPI_CHENCLR_CH3_EÇbËd
 (1ULè

	)

4408 
	#PPI_CHENCLR_CH3_CË¬
 (1ULè

	)

4411 
	#PPI_CHENCLR_CH2_Pos
 (2ULè

	)

4412 
	#PPI_CHENCLR_CH2_Msk
 (0x1UL << 
PPI_CHENCLR_CH2_Pos
è

	)

4413 
	#PPI_CHENCLR_CH2_Di§bËd
 (0ULè

	)

4414 
	#PPI_CHENCLR_CH2_EÇbËd
 (1ULè

	)

4415 
	#PPI_CHENCLR_CH2_CË¬
 (1ULè

	)

4418 
	#PPI_CHENCLR_CH1_Pos
 (1ULè

	)

4419 
	#PPI_CHENCLR_CH1_Msk
 (0x1UL << 
PPI_CHENCLR_CH1_Pos
è

	)

4420 
	#PPI_CHENCLR_CH1_Di§bËd
 (0ULè

	)

4421 
	#PPI_CHENCLR_CH1_EÇbËd
 (1ULè

	)

4422 
	#PPI_CHENCLR_CH1_CË¬
 (1ULè

	)

4425 
	#PPI_CHENCLR_CH0_Pos
 (0ULè

	)

4426 
	#PPI_CHENCLR_CH0_Msk
 (0x1UL << 
PPI_CHENCLR_CH0_Pos
è

	)

4427 
	#PPI_CHENCLR_CH0_Di§bËd
 (0ULè

	)

4428 
	#PPI_CHENCLR_CH0_EÇbËd
 (1ULè

	)

4429 
	#PPI_CHENCLR_CH0_CË¬
 (1ULè

	)

4435 
	#PPI_CHG_CH31_Pos
 (31ULè

	)

4436 
	#PPI_CHG_CH31_Msk
 (0x1UL << 
PPI_CHG_CH31_Pos
è

	)

4437 
	#PPI_CHG_CH31_Exþuded
 (0ULè

	)

4438 
	#PPI_CHG_CH31_Inþuded
 (1ULè

	)

4441 
	#PPI_CHG_CH30_Pos
 (30ULè

	)

4442 
	#PPI_CHG_CH30_Msk
 (0x1UL << 
PPI_CHG_CH30_Pos
è

	)

4443 
	#PPI_CHG_CH30_Exþuded
 (0ULè

	)

4444 
	#PPI_CHG_CH30_Inþuded
 (1ULè

	)

4447 
	#PPI_CHG_CH29_Pos
 (29ULè

	)

4448 
	#PPI_CHG_CH29_Msk
 (0x1UL << 
PPI_CHG_CH29_Pos
è

	)

4449 
	#PPI_CHG_CH29_Exþuded
 (0ULè

	)

4450 
	#PPI_CHG_CH29_Inþuded
 (1ULè

	)

4453 
	#PPI_CHG_CH28_Pos
 (28ULè

	)

4454 
	#PPI_CHG_CH28_Msk
 (0x1UL << 
PPI_CHG_CH28_Pos
è

	)

4455 
	#PPI_CHG_CH28_Exþuded
 (0ULè

	)

4456 
	#PPI_CHG_CH28_Inþuded
 (1ULè

	)

4459 
	#PPI_CHG_CH27_Pos
 (27ULè

	)

4460 
	#PPI_CHG_CH27_Msk
 (0x1UL << 
PPI_CHG_CH27_Pos
è

	)

4461 
	#PPI_CHG_CH27_Exþuded
 (0ULè

	)

4462 
	#PPI_CHG_CH27_Inþuded
 (1ULè

	)

4465 
	#PPI_CHG_CH26_Pos
 (26ULè

	)

4466 
	#PPI_CHG_CH26_Msk
 (0x1UL << 
PPI_CHG_CH26_Pos
è

	)

4467 
	#PPI_CHG_CH26_Exþuded
 (0ULè

	)

4468 
	#PPI_CHG_CH26_Inþuded
 (1ULè

	)

4471 
	#PPI_CHG_CH25_Pos
 (25ULè

	)

4472 
	#PPI_CHG_CH25_Msk
 (0x1UL << 
PPI_CHG_CH25_Pos
è

	)

4473 
	#PPI_CHG_CH25_Exþuded
 (0ULè

	)

4474 
	#PPI_CHG_CH25_Inþuded
 (1ULè

	)

4477 
	#PPI_CHG_CH24_Pos
 (24ULè

	)

4478 
	#PPI_CHG_CH24_Msk
 (0x1UL << 
PPI_CHG_CH24_Pos
è

	)

4479 
	#PPI_CHG_CH24_Exþuded
 (0ULè

	)

4480 
	#PPI_CHG_CH24_Inþuded
 (1ULè

	)

4483 
	#PPI_CHG_CH23_Pos
 (23ULè

	)

4484 
	#PPI_CHG_CH23_Msk
 (0x1UL << 
PPI_CHG_CH23_Pos
è

	)

4485 
	#PPI_CHG_CH23_Exþuded
 (0ULè

	)

4486 
	#PPI_CHG_CH23_Inþuded
 (1ULè

	)

4489 
	#PPI_CHG_CH22_Pos
 (22ULè

	)

4490 
	#PPI_CHG_CH22_Msk
 (0x1UL << 
PPI_CHG_CH22_Pos
è

	)

4491 
	#PPI_CHG_CH22_Exþuded
 (0ULè

	)

4492 
	#PPI_CHG_CH22_Inþuded
 (1ULè

	)

4495 
	#PPI_CHG_CH21_Pos
 (21ULè

	)

4496 
	#PPI_CHG_CH21_Msk
 (0x1UL << 
PPI_CHG_CH21_Pos
è

	)

4497 
	#PPI_CHG_CH21_Exþuded
 (0ULè

	)

4498 
	#PPI_CHG_CH21_Inþuded
 (1ULè

	)

4501 
	#PPI_CHG_CH20_Pos
 (20ULè

	)

4502 
	#PPI_CHG_CH20_Msk
 (0x1UL << 
PPI_CHG_CH20_Pos
è

	)

4503 
	#PPI_CHG_CH20_Exþuded
 (0ULè

	)

4504 
	#PPI_CHG_CH20_Inþuded
 (1ULè

	)

4507 
	#PPI_CHG_CH15_Pos
 (15ULè

	)

4508 
	#PPI_CHG_CH15_Msk
 (0x1UL << 
PPI_CHG_CH15_Pos
è

	)

4509 
	#PPI_CHG_CH15_Exþuded
 (0ULè

	)

4510 
	#PPI_CHG_CH15_Inþuded
 (1ULè

	)

4513 
	#PPI_CHG_CH14_Pos
 (14ULè

	)

4514 
	#PPI_CHG_CH14_Msk
 (0x1UL << 
PPI_CHG_CH14_Pos
è

	)

4515 
	#PPI_CHG_CH14_Exþuded
 (0ULè

	)

4516 
	#PPI_CHG_CH14_Inþuded
 (1ULè

	)

4519 
	#PPI_CHG_CH13_Pos
 (13ULè

	)

4520 
	#PPI_CHG_CH13_Msk
 (0x1UL << 
PPI_CHG_CH13_Pos
è

	)

4521 
	#PPI_CHG_CH13_Exþuded
 (0ULè

	)

4522 
	#PPI_CHG_CH13_Inþuded
 (1ULè

	)

4525 
	#PPI_CHG_CH12_Pos
 (12ULè

	)

4526 
	#PPI_CHG_CH12_Msk
 (0x1UL << 
PPI_CHG_CH12_Pos
è

	)

4527 
	#PPI_CHG_CH12_Exþuded
 (0ULè

	)

4528 
	#PPI_CHG_CH12_Inþuded
 (1ULè

	)

4531 
	#PPI_CHG_CH11_Pos
 (11ULè

	)

4532 
	#PPI_CHG_CH11_Msk
 (0x1UL << 
PPI_CHG_CH11_Pos
è

	)

4533 
	#PPI_CHG_CH11_Exþuded
 (0ULè

	)

4534 
	#PPI_CHG_CH11_Inþuded
 (1ULè

	)

4537 
	#PPI_CHG_CH10_Pos
 (10ULè

	)

4538 
	#PPI_CHG_CH10_Msk
 (0x1UL << 
PPI_CHG_CH10_Pos
è

	)

4539 
	#PPI_CHG_CH10_Exþuded
 (0ULè

	)

4540 
	#PPI_CHG_CH10_Inþuded
 (1ULè

	)

4543 
	#PPI_CHG_CH9_Pos
 (9ULè

	)

4544 
	#PPI_CHG_CH9_Msk
 (0x1UL << 
PPI_CHG_CH9_Pos
è

	)

4545 
	#PPI_CHG_CH9_Exþuded
 (0ULè

	)

4546 
	#PPI_CHG_CH9_Inþuded
 (1ULè

	)

4549 
	#PPI_CHG_CH8_Pos
 (8ULè

	)

4550 
	#PPI_CHG_CH8_Msk
 (0x1UL << 
PPI_CHG_CH8_Pos
è

	)

4551 
	#PPI_CHG_CH8_Exþuded
 (0ULè

	)

4552 
	#PPI_CHG_CH8_Inþuded
 (1ULè

	)

4555 
	#PPI_CHG_CH7_Pos
 (7ULè

	)

4556 
	#PPI_CHG_CH7_Msk
 (0x1UL << 
PPI_CHG_CH7_Pos
è

	)

4557 
	#PPI_CHG_CH7_Exþuded
 (0ULè

	)

4558 
	#PPI_CHG_CH7_Inþuded
 (1ULè

	)

4561 
	#PPI_CHG_CH6_Pos
 (6ULè

	)

4562 
	#PPI_CHG_CH6_Msk
 (0x1UL << 
PPI_CHG_CH6_Pos
è

	)

4563 
	#PPI_CHG_CH6_Exþuded
 (0ULè

	)

4564 
	#PPI_CHG_CH6_Inþuded
 (1ULè

	)

4567 
	#PPI_CHG_CH5_Pos
 (5ULè

	)

4568 
	#PPI_CHG_CH5_Msk
 (0x1UL << 
PPI_CHG_CH5_Pos
è

	)

4569 
	#PPI_CHG_CH5_Exþuded
 (0ULè

	)

4570 
	#PPI_CHG_CH5_Inþuded
 (1ULè

	)

4573 
	#PPI_CHG_CH4_Pos
 (4ULè

	)

4574 
	#PPI_CHG_CH4_Msk
 (0x1UL << 
PPI_CHG_CH4_Pos
è

	)

4575 
	#PPI_CHG_CH4_Exþuded
 (0ULè

	)

4576 
	#PPI_CHG_CH4_Inþuded
 (1ULè

	)

4579 
	#PPI_CHG_CH3_Pos
 (3ULè

	)

4580 
	#PPI_CHG_CH3_Msk
 (0x1UL << 
PPI_CHG_CH3_Pos
è

	)

4581 
	#PPI_CHG_CH3_Exþuded
 (0ULè

	)

4582 
	#PPI_CHG_CH3_Inþuded
 (1ULè

	)

4585 
	#PPI_CHG_CH2_Pos
 (2ULè

	)

4586 
	#PPI_CHG_CH2_Msk
 (0x1UL << 
PPI_CHG_CH2_Pos
è

	)

4587 
	#PPI_CHG_CH2_Exþuded
 (0ULè

	)

4588 
	#PPI_CHG_CH2_Inþuded
 (1ULè

	)

4591 
	#PPI_CHG_CH1_Pos
 (1ULè

	)

4592 
	#PPI_CHG_CH1_Msk
 (0x1UL << 
PPI_CHG_CH1_Pos
è

	)

4593 
	#PPI_CHG_CH1_Exþuded
 (0ULè

	)

4594 
	#PPI_CHG_CH1_Inþuded
 (1ULè

	)

4597 
	#PPI_CHG_CH0_Pos
 (0ULè

	)

4598 
	#PPI_CHG_CH0_Msk
 (0x1UL << 
PPI_CHG_CH0_Pos
è

	)

4599 
	#PPI_CHG_CH0_Exþuded
 (0ULè

	)

4600 
	#PPI_CHG_CH0_Inþuded
 (1ULè

	)

4610 
	#PU_PATCHADDR_PATCHADDR_Pos
 (0ULè

	)

4611 
	#PU_PATCHADDR_PATCHADDR_Msk
 (0x1FFFFFFUL << 
PU_PATCHADDR_PATCHADDR_Pos
è

	)

4617 
	#PU_PATCHEN_PATCH7_Pos
 (7ULè

	)

4618 
	#PU_PATCHEN_PATCH7_Msk
 (0x1UL << 
PU_PATCHEN_PATCH7_Pos
è

	)

4619 
	#PU_PATCHEN_PATCH7_Di§bËd
 (0ULè

	)

4620 
	#PU_PATCHEN_PATCH7_EÇbËd
 (1ULè

	)

4623 
	#PU_PATCHEN_PATCH6_Pos
 (6ULè

	)

4624 
	#PU_PATCHEN_PATCH6_Msk
 (0x1UL << 
PU_PATCHEN_PATCH6_Pos
è

	)

4625 
	#PU_PATCHEN_PATCH6_Di§bËd
 (0ULè

	)

4626 
	#PU_PATCHEN_PATCH6_EÇbËd
 (1ULè

	)

4629 
	#PU_PATCHEN_PATCH5_Pos
 (5ULè

	)

4630 
	#PU_PATCHEN_PATCH5_Msk
 (0x1UL << 
PU_PATCHEN_PATCH5_Pos
è

	)

4631 
	#PU_PATCHEN_PATCH5_Di§bËd
 (0ULè

	)

4632 
	#PU_PATCHEN_PATCH5_EÇbËd
 (1ULè

	)

4635 
	#PU_PATCHEN_PATCH4_Pos
 (4ULè

	)

4636 
	#PU_PATCHEN_PATCH4_Msk
 (0x1UL << 
PU_PATCHEN_PATCH4_Pos
è

	)

4637 
	#PU_PATCHEN_PATCH4_Di§bËd
 (0ULè

	)

4638 
	#PU_PATCHEN_PATCH4_EÇbËd
 (1ULè

	)

4641 
	#PU_PATCHEN_PATCH3_Pos
 (3ULè

	)

4642 
	#PU_PATCHEN_PATCH3_Msk
 (0x1UL << 
PU_PATCHEN_PATCH3_Pos
è

	)

4643 
	#PU_PATCHEN_PATCH3_Di§bËd
 (0ULè

	)

4644 
	#PU_PATCHEN_PATCH3_EÇbËd
 (1ULè

	)

4647 
	#PU_PATCHEN_PATCH2_Pos
 (2ULè

	)

4648 
	#PU_PATCHEN_PATCH2_Msk
 (0x1UL << 
PU_PATCHEN_PATCH2_Pos
è

	)

4649 
	#PU_PATCHEN_PATCH2_Di§bËd
 (0ULè

	)

4650 
	#PU_PATCHEN_PATCH2_EÇbËd
 (1ULè

	)

4653 
	#PU_PATCHEN_PATCH1_Pos
 (1ULè

	)

4654 
	#PU_PATCHEN_PATCH1_Msk
 (0x1UL << 
PU_PATCHEN_PATCH1_Pos
è

	)

4655 
	#PU_PATCHEN_PATCH1_Di§bËd
 (0ULè

	)

4656 
	#PU_PATCHEN_PATCH1_EÇbËd
 (1ULè

	)

4659 
	#PU_PATCHEN_PATCH0_Pos
 (0ULè

	)

4660 
	#PU_PATCHEN_PATCH0_Msk
 (0x1UL << 
PU_PATCHEN_PATCH0_Pos
è

	)

4661 
	#PU_PATCHEN_PATCH0_Di§bËd
 (0ULè

	)

4662 
	#PU_PATCHEN_PATCH0_EÇbËd
 (1ULè

	)

4668 
	#PU_PATCHENSET_PATCH7_Pos
 (7ULè

	)

4669 
	#PU_PATCHENSET_PATCH7_Msk
 (0x1UL << 
PU_PATCHENSET_PATCH7_Pos
è

	)

4670 
	#PU_PATCHENSET_PATCH7_Di§bËd
 (0ULè

	)

4671 
	#PU_PATCHENSET_PATCH7_EÇbËd
 (1ULè

	)

4672 
	#PU_PATCHENSET_PATCH7_S‘
 (1ULè

	)

4675 
	#PU_PATCHENSET_PATCH6_Pos
 (6ULè

	)

4676 
	#PU_PATCHENSET_PATCH6_Msk
 (0x1UL << 
PU_PATCHENSET_PATCH6_Pos
è

	)

4677 
	#PU_PATCHENSET_PATCH6_Di§bËd
 (0ULè

	)

4678 
	#PU_PATCHENSET_PATCH6_EÇbËd
 (1ULè

	)

4679 
	#PU_PATCHENSET_PATCH6_S‘
 (1ULè

	)

4682 
	#PU_PATCHENSET_PATCH5_Pos
 (5ULè

	)

4683 
	#PU_PATCHENSET_PATCH5_Msk
 (0x1UL << 
PU_PATCHENSET_PATCH5_Pos
è

	)

4684 
	#PU_PATCHENSET_PATCH5_Di§bËd
 (0ULè

	)

4685 
	#PU_PATCHENSET_PATCH5_EÇbËd
 (1ULè

	)

4686 
	#PU_PATCHENSET_PATCH5_S‘
 (1ULè

	)

4689 
	#PU_PATCHENSET_PATCH4_Pos
 (4ULè

	)

4690 
	#PU_PATCHENSET_PATCH4_Msk
 (0x1UL << 
PU_PATCHENSET_PATCH4_Pos
è

	)

4691 
	#PU_PATCHENSET_PATCH4_Di§bËd
 (0ULè

	)

4692 
	#PU_PATCHENSET_PATCH4_EÇbËd
 (1ULè

	)

4693 
	#PU_PATCHENSET_PATCH4_S‘
 (1ULè

	)

4696 
	#PU_PATCHENSET_PATCH3_Pos
 (3ULè

	)

4697 
	#PU_PATCHENSET_PATCH3_Msk
 (0x1UL << 
PU_PATCHENSET_PATCH3_Pos
è

	)

4698 
	#PU_PATCHENSET_PATCH3_Di§bËd
 (0ULè

	)

4699 
	#PU_PATCHENSET_PATCH3_EÇbËd
 (1ULè

	)

4700 
	#PU_PATCHENSET_PATCH3_S‘
 (1ULè

	)

4703 
	#PU_PATCHENSET_PATCH2_Pos
 (2ULè

	)

4704 
	#PU_PATCHENSET_PATCH2_Msk
 (0x1UL << 
PU_PATCHENSET_PATCH2_Pos
è

	)

4705 
	#PU_PATCHENSET_PATCH2_Di§bËd
 (0ULè

	)

4706 
	#PU_PATCHENSET_PATCH2_EÇbËd
 (1ULè

	)

4707 
	#PU_PATCHENSET_PATCH2_S‘
 (1ULè

	)

4710 
	#PU_PATCHENSET_PATCH1_Pos
 (1ULè

	)

4711 
	#PU_PATCHENSET_PATCH1_Msk
 (0x1UL << 
PU_PATCHENSET_PATCH1_Pos
è

	)

4712 
	#PU_PATCHENSET_PATCH1_Di§bËd
 (0ULè

	)

4713 
	#PU_PATCHENSET_PATCH1_EÇbËd
 (1ULè

	)

4714 
	#PU_PATCHENSET_PATCH1_S‘
 (1ULè

	)

4717 
	#PU_PATCHENSET_PATCH0_Pos
 (0ULè

	)

4718 
	#PU_PATCHENSET_PATCH0_Msk
 (0x1UL << 
PU_PATCHENSET_PATCH0_Pos
è

	)

4719 
	#PU_PATCHENSET_PATCH0_Di§bËd
 (0ULè

	)

4720 
	#PU_PATCHENSET_PATCH0_EÇbËd
 (1ULè

	)

4721 
	#PU_PATCHENSET_PATCH0_S‘
 (1ULè

	)

4727 
	#PU_PATCHENCLR_PATCH7_Pos
 (7ULè

	)

4728 
	#PU_PATCHENCLR_PATCH7_Msk
 (0x1UL << 
PU_PATCHENCLR_PATCH7_Pos
è

	)

4729 
	#PU_PATCHENCLR_PATCH7_Di§bËd
 (0ULè

	)

4730 
	#PU_PATCHENCLR_PATCH7_EÇbËd
 (1ULè

	)

4731 
	#PU_PATCHENCLR_PATCH7_CË¬
 (1ULè

	)

4734 
	#PU_PATCHENCLR_PATCH6_Pos
 (6ULè

	)

4735 
	#PU_PATCHENCLR_PATCH6_Msk
 (0x1UL << 
PU_PATCHENCLR_PATCH6_Pos
è

	)

4736 
	#PU_PATCHENCLR_PATCH6_Di§bËd
 (0ULè

	)

4737 
	#PU_PATCHENCLR_PATCH6_EÇbËd
 (1ULè

	)

4738 
	#PU_PATCHENCLR_PATCH6_CË¬
 (1ULè

	)

4741 
	#PU_PATCHENCLR_PATCH5_Pos
 (5ULè

	)

4742 
	#PU_PATCHENCLR_PATCH5_Msk
 (0x1UL << 
PU_PATCHENCLR_PATCH5_Pos
è

	)

4743 
	#PU_PATCHENCLR_PATCH5_Di§bËd
 (0ULè

	)

4744 
	#PU_PATCHENCLR_PATCH5_EÇbËd
 (1ULè

	)

4745 
	#PU_PATCHENCLR_PATCH5_CË¬
 (1ULè

	)

4748 
	#PU_PATCHENCLR_PATCH4_Pos
 (4ULè

	)

4749 
	#PU_PATCHENCLR_PATCH4_Msk
 (0x1UL << 
PU_PATCHENCLR_PATCH4_Pos
è

	)

4750 
	#PU_PATCHENCLR_PATCH4_Di§bËd
 (0ULè

	)

4751 
	#PU_PATCHENCLR_PATCH4_EÇbËd
 (1ULè

	)

4752 
	#PU_PATCHENCLR_PATCH4_CË¬
 (1ULè

	)

4755 
	#PU_PATCHENCLR_PATCH3_Pos
 (3ULè

	)

4756 
	#PU_PATCHENCLR_PATCH3_Msk
 (0x1UL << 
PU_PATCHENCLR_PATCH3_Pos
è

	)

4757 
	#PU_PATCHENCLR_PATCH3_Di§bËd
 (0ULè

	)

4758 
	#PU_PATCHENCLR_PATCH3_EÇbËd
 (1ULè

	)

4759 
	#PU_PATCHENCLR_PATCH3_CË¬
 (1ULè

	)

4762 
	#PU_PATCHENCLR_PATCH2_Pos
 (2ULè

	)

4763 
	#PU_PATCHENCLR_PATCH2_Msk
 (0x1UL << 
PU_PATCHENCLR_PATCH2_Pos
è

	)

4764 
	#PU_PATCHENCLR_PATCH2_Di§bËd
 (0ULè

	)

4765 
	#PU_PATCHENCLR_PATCH2_EÇbËd
 (1ULè

	)

4766 
	#PU_PATCHENCLR_PATCH2_CË¬
 (1ULè

	)

4769 
	#PU_PATCHENCLR_PATCH1_Pos
 (1ULè

	)

4770 
	#PU_PATCHENCLR_PATCH1_Msk
 (0x1UL << 
PU_PATCHENCLR_PATCH1_Pos
è

	)

4771 
	#PU_PATCHENCLR_PATCH1_Di§bËd
 (0ULè

	)

4772 
	#PU_PATCHENCLR_PATCH1_EÇbËd
 (1ULè

	)

4773 
	#PU_PATCHENCLR_PATCH1_CË¬
 (1ULè

	)

4776 
	#PU_PATCHENCLR_PATCH0_Pos
 (0ULè

	)

4777 
	#PU_PATCHENCLR_PATCH0_Msk
 (0x1UL << 
PU_PATCHENCLR_PATCH0_Pos
è

	)

4778 
	#PU_PATCHENCLR_PATCH0_Di§bËd
 (0ULè

	)

4779 
	#PU_PATCHENCLR_PATCH0_EÇbËd
 (1ULè

	)

4780 
	#PU_PATCHENCLR_PATCH0_CË¬
 (1ULè

	)

4790 
	#QDEC_SHORTS_SAMPLERDY_STOP_Pos
 (1ULè

	)

4791 
	#QDEC_SHORTS_SAMPLERDY_STOP_Msk
 (0x1UL << 
QDEC_SHORTS_SAMPLERDY_STOP_Pos
è

	)

4792 
	#QDEC_SHORTS_SAMPLERDY_STOP_Di§bËd
 (0ULè

	)

4793 
	#QDEC_SHORTS_SAMPLERDY_STOP_EÇbËd
 (1ULè

	)

4796 
	#QDEC_SHORTS_REPORTRDY_READCLRACC_Pos
 (0ULè

	)

4797 
	#QDEC_SHORTS_REPORTRDY_READCLRACC_Msk
 (0x1UL << 
QDEC_SHORTS_REPORTRDY_READCLRACC_Pos
è

	)

4798 
	#QDEC_SHORTS_REPORTRDY_READCLRACC_Di§bËd
 (0ULè

	)

4799 
	#QDEC_SHORTS_REPORTRDY_READCLRACC_EÇbËd
 (1ULè

	)

4805 
	#QDEC_INTENSET_ACCOF_Pos
 (2ULè

	)

4806 
	#QDEC_INTENSET_ACCOF_Msk
 (0x1UL << 
QDEC_INTENSET_ACCOF_Pos
è

	)

4807 
	#QDEC_INTENSET_ACCOF_Di§bËd
 (0ULè

	)

4808 
	#QDEC_INTENSET_ACCOF_EÇbËd
 (1ULè

	)

4809 
	#QDEC_INTENSET_ACCOF_S‘
 (1ULè

	)

4812 
	#QDEC_INTENSET_REPORTRDY_Pos
 (1ULè

	)

4813 
	#QDEC_INTENSET_REPORTRDY_Msk
 (0x1UL << 
QDEC_INTENSET_REPORTRDY_Pos
è

	)

4814 
	#QDEC_INTENSET_REPORTRDY_Di§bËd
 (0ULè

	)

4815 
	#QDEC_INTENSET_REPORTRDY_EÇbËd
 (1ULè

	)

4816 
	#QDEC_INTENSET_REPORTRDY_S‘
 (1ULè

	)

4819 
	#QDEC_INTENSET_SAMPLERDY_Pos
 (0ULè

	)

4820 
	#QDEC_INTENSET_SAMPLERDY_Msk
 (0x1UL << 
QDEC_INTENSET_SAMPLERDY_Pos
è

	)

4821 
	#QDEC_INTENSET_SAMPLERDY_Di§bËd
 (0ULè

	)

4822 
	#QDEC_INTENSET_SAMPLERDY_EÇbËd
 (1ULè

	)

4823 
	#QDEC_INTENSET_SAMPLERDY_S‘
 (1ULè

	)

4829 
	#QDEC_INTENCLR_ACCOF_Pos
 (2ULè

	)

4830 
	#QDEC_INTENCLR_ACCOF_Msk
 (0x1UL << 
QDEC_INTENCLR_ACCOF_Pos
è

	)

4831 
	#QDEC_INTENCLR_ACCOF_Di§bËd
 (0ULè

	)

4832 
	#QDEC_INTENCLR_ACCOF_EÇbËd
 (1ULè

	)

4833 
	#QDEC_INTENCLR_ACCOF_CË¬
 (1ULè

	)

4836 
	#QDEC_INTENCLR_REPORTRDY_Pos
 (1ULè

	)

4837 
	#QDEC_INTENCLR_REPORTRDY_Msk
 (0x1UL << 
QDEC_INTENCLR_REPORTRDY_Pos
è

	)

4838 
	#QDEC_INTENCLR_REPORTRDY_Di§bËd
 (0ULè

	)

4839 
	#QDEC_INTENCLR_REPORTRDY_EÇbËd
 (1ULè

	)

4840 
	#QDEC_INTENCLR_REPORTRDY_CË¬
 (1ULè

	)

4843 
	#QDEC_INTENCLR_SAMPLERDY_Pos
 (0ULè

	)

4844 
	#QDEC_INTENCLR_SAMPLERDY_Msk
 (0x1UL << 
QDEC_INTENCLR_SAMPLERDY_Pos
è

	)

4845 
	#QDEC_INTENCLR_SAMPLERDY_Di§bËd
 (0ULè

	)

4846 
	#QDEC_INTENCLR_SAMPLERDY_EÇbËd
 (1ULè

	)

4847 
	#QDEC_INTENCLR_SAMPLERDY_CË¬
 (1ULè

	)

4853 
	#QDEC_ENABLE_ENABLE_Pos
 (0ULè

	)

4854 
	#QDEC_ENABLE_ENABLE_Msk
 (0x1UL << 
QDEC_ENABLE_ENABLE_Pos
è

	)

4855 
	#QDEC_ENABLE_ENABLE_Di§bËd
 (0ULè

	)

4856 
	#QDEC_ENABLE_ENABLE_EÇbËd
 (1ULè

	)

4862 
	#QDEC_LEDPOL_LEDPOL_Pos
 (0ULè

	)

4863 
	#QDEC_LEDPOL_LEDPOL_Msk
 (0x1UL << 
QDEC_LEDPOL_LEDPOL_Pos
è

	)

4864 
	#QDEC_LEDPOL_LEDPOL_AùiveLow
 (0ULè

	)

4865 
	#QDEC_LEDPOL_LEDPOL_AùiveHigh
 (1ULè

	)

4871 
	#QDEC_SAMPLEPER_SAMPLEPER_Pos
 (0ULè

	)

4872 
	#QDEC_SAMPLEPER_SAMPLEPER_Msk
 (0x7UL << 
QDEC_SAMPLEPER_SAMPLEPER_Pos
è

	)

4873 
	#QDEC_SAMPLEPER_SAMPLEPER_128us
 (0x00ULè

	)

4874 
	#QDEC_SAMPLEPER_SAMPLEPER_256us
 (0x01ULè

	)

4875 
	#QDEC_SAMPLEPER_SAMPLEPER_512us
 (0x02ULè

	)

4876 
	#QDEC_SAMPLEPER_SAMPLEPER_1024us
 (0x03ULè

	)

4877 
	#QDEC_SAMPLEPER_SAMPLEPER_2048us
 (0x04ULè

	)

4878 
	#QDEC_SAMPLEPER_SAMPLEPER_4096us
 (0x05ULè

	)

4879 
	#QDEC_SAMPLEPER_SAMPLEPER_8192us
 (0x06ULè

	)

4880 
	#QDEC_SAMPLEPER_SAMPLEPER_16384us
 (0x07ULè

	)

4886 
	#QDEC_SAMPLE_SAMPLE_Pos
 (0ULè

	)

4887 
	#QDEC_SAMPLE_SAMPLE_Msk
 (0xFFFFFFFFUL << 
QDEC_SAMPLE_SAMPLE_Pos
è

	)

4893 
	#QDEC_REPORTPER_REPORTPER_Pos
 (0ULè

	)

4894 
	#QDEC_REPORTPER_REPORTPER_Msk
 (0x7UL << 
QDEC_REPORTPER_REPORTPER_Pos
è

	)

4895 
	#QDEC_REPORTPER_REPORTPER_10Sm¶
 (0x00ULè

	)

4896 
	#QDEC_REPORTPER_REPORTPER_40Sm¶
 (0x01ULè

	)

4897 
	#QDEC_REPORTPER_REPORTPER_80Sm¶
 (0x02ULè

	)

4898 
	#QDEC_REPORTPER_REPORTPER_120Sm¶
 (0x03ULè

	)

4899 
	#QDEC_REPORTPER_REPORTPER_160Sm¶
 (0x04ULè

	)

4900 
	#QDEC_REPORTPER_REPORTPER_200Sm¶
 (0x05ULè

	)

4901 
	#QDEC_REPORTPER_REPORTPER_240Sm¶
 (0x06ULè

	)

4902 
	#QDEC_REPORTPER_REPORTPER_280Sm¶
 (0x07ULè

	)

4908 
	#QDEC_DBFEN_DBFEN_Pos
 (0ULè

	)

4909 
	#QDEC_DBFEN_DBFEN_Msk
 (0x1UL << 
QDEC_DBFEN_DBFEN_Pos
è

	)

4910 
	#QDEC_DBFEN_DBFEN_Di§bËd
 (0ULè

	)

4911 
	#QDEC_DBFEN_DBFEN_EÇbËd
 (1ULè

	)

4917 
	#QDEC_LEDPRE_LEDPRE_Pos
 (0ULè

	)

4918 
	#QDEC_LEDPRE_LEDPRE_Msk
 (0x1FFUL << 
QDEC_LEDPRE_LEDPRE_Pos
è

	)

4924 
	#QDEC_ACCDBL_ACCDBL_Pos
 (0ULè

	)

4925 
	#QDEC_ACCDBL_ACCDBL_Msk
 (0xFUL << 
QDEC_ACCDBL_ACCDBL_Pos
è

	)

4931 
	#QDEC_ACCDBLREAD_ACCDBLREAD_Pos
 (0ULè

	)

4932 
	#QDEC_ACCDBLREAD_ACCDBLREAD_Msk
 (0xFUL << 
QDEC_ACCDBLREAD_ACCDBLREAD_Pos
è

	)

4938 
	#QDEC_POWER_POWER_Pos
 (0ULè

	)

4939 
	#QDEC_POWER_POWER_Msk
 (0x1UL << 
QDEC_POWER_POWER_Pos
è

	)

4940 
	#QDEC_POWER_POWER_Di§bËd
 (0ULè

	)

4941 
	#QDEC_POWER_POWER_EÇbËd
 (1ULè

	)

4951 
	#RADIO_SHORTS_DISABLED_RSSISTOP_Pos
 (8ULè

	)

4952 
	#RADIO_SHORTS_DISABLED_RSSISTOP_Msk
 (0x1UL << 
RADIO_SHORTS_DISABLED_RSSISTOP_Pos
è

	)

4953 
	#RADIO_SHORTS_DISABLED_RSSISTOP_Di§bËd
 (0ULè

	)

4954 
	#RADIO_SHORTS_DISABLED_RSSISTOP_EÇbËd
 (1ULè

	)

4957 
	#RADIO_SHORTS_ADDRESS_BCSTART_Pos
 (6ULè

	)

4958 
	#RADIO_SHORTS_ADDRESS_BCSTART_Msk
 (0x1UL << 
RADIO_SHORTS_ADDRESS_BCSTART_Pos
è

	)

4959 
	#RADIO_SHORTS_ADDRESS_BCSTART_Di§bËd
 (0ULè

	)

4960 
	#RADIO_SHORTS_ADDRESS_BCSTART_EÇbËd
 (1ULè

	)

4963 
	#RADIO_SHORTS_END_START_Pos
 (5ULè

	)

4964 
	#RADIO_SHORTS_END_START_Msk
 (0x1UL << 
RADIO_SHORTS_END_START_Pos
è

	)

4965 
	#RADIO_SHORTS_END_START_Di§bËd
 (0ULè

	)

4966 
	#RADIO_SHORTS_END_START_EÇbËd
 (1ULè

	)

4969 
	#RADIO_SHORTS_ADDRESS_RSSISTART_Pos
 (4ULè

	)

4970 
	#RADIO_SHORTS_ADDRESS_RSSISTART_Msk
 (0x1UL << 
RADIO_SHORTS_ADDRESS_RSSISTART_Pos
è

	)

4971 
	#RADIO_SHORTS_ADDRESS_RSSISTART_Di§bËd
 (0ULè

	)

4972 
	#RADIO_SHORTS_ADDRESS_RSSISTART_EÇbËd
 (1ULè

	)

4975 
	#RADIO_SHORTS_DISABLED_RXEN_Pos
 (3ULè

	)

4976 
	#RADIO_SHORTS_DISABLED_RXEN_Msk
 (0x1UL << 
RADIO_SHORTS_DISABLED_RXEN_Pos
è

	)

4977 
	#RADIO_SHORTS_DISABLED_RXEN_Di§bËd
 (0ULè

	)

4978 
	#RADIO_SHORTS_DISABLED_RXEN_EÇbËd
 (1ULè

	)

4981 
	#RADIO_SHORTS_DISABLED_TXEN_Pos
 (2ULè

	)

4982 
	#RADIO_SHORTS_DISABLED_TXEN_Msk
 (0x1UL << 
RADIO_SHORTS_DISABLED_TXEN_Pos
è

	)

4983 
	#RADIO_SHORTS_DISABLED_TXEN_Di§bËd
 (0ULè

	)

4984 
	#RADIO_SHORTS_DISABLED_TXEN_EÇbËd
 (1ULè

	)

4987 
	#RADIO_SHORTS_END_DISABLE_Pos
 (1ULè

	)

4988 
	#RADIO_SHORTS_END_DISABLE_Msk
 (0x1UL << 
RADIO_SHORTS_END_DISABLE_Pos
è

	)

4989 
	#RADIO_SHORTS_END_DISABLE_Di§bËd
 (0ULè

	)

4990 
	#RADIO_SHORTS_END_DISABLE_EÇbËd
 (1ULè

	)

4993 
	#RADIO_SHORTS_READY_START_Pos
 (0ULè

	)

4994 
	#RADIO_SHORTS_READY_START_Msk
 (0x1UL << 
RADIO_SHORTS_READY_START_Pos
è

	)

4995 
	#RADIO_SHORTS_READY_START_Di§bËd
 (0ULè

	)

4996 
	#RADIO_SHORTS_READY_START_EÇbËd
 (1ULè

	)

5002 
	#RADIO_INTENSET_BCMATCH_Pos
 (10ULè

	)

5003 
	#RADIO_INTENSET_BCMATCH_Msk
 (0x1UL << 
RADIO_INTENSET_BCMATCH_Pos
è

	)

5004 
	#RADIO_INTENSET_BCMATCH_Di§bËd
 (0ULè

	)

5005 
	#RADIO_INTENSET_BCMATCH_EÇbËd
 (1ULè

	)

5006 
	#RADIO_INTENSET_BCMATCH_S‘
 (1ULè

	)

5009 
	#RADIO_INTENSET_RSSIEND_Pos
 (7ULè

	)

5010 
	#RADIO_INTENSET_RSSIEND_Msk
 (0x1UL << 
RADIO_INTENSET_RSSIEND_Pos
è

	)

5011 
	#RADIO_INTENSET_RSSIEND_Di§bËd
 (0ULè

	)

5012 
	#RADIO_INTENSET_RSSIEND_EÇbËd
 (1ULè

	)

5013 
	#RADIO_INTENSET_RSSIEND_S‘
 (1ULè

	)

5016 
	#RADIO_INTENSET_DEVMISS_Pos
 (6ULè

	)

5017 
	#RADIO_INTENSET_DEVMISS_Msk
 (0x1UL << 
RADIO_INTENSET_DEVMISS_Pos
è

	)

5018 
	#RADIO_INTENSET_DEVMISS_Di§bËd
 (0ULè

	)

5019 
	#RADIO_INTENSET_DEVMISS_EÇbËd
 (1ULè

	)

5020 
	#RADIO_INTENSET_DEVMISS_S‘
 (1ULè

	)

5023 
	#RADIO_INTENSET_DEVMATCH_Pos
 (5ULè

	)

5024 
	#RADIO_INTENSET_DEVMATCH_Msk
 (0x1UL << 
RADIO_INTENSET_DEVMATCH_Pos
è

	)

5025 
	#RADIO_INTENSET_DEVMATCH_Di§bËd
 (0ULè

	)

5026 
	#RADIO_INTENSET_DEVMATCH_EÇbËd
 (1ULè

	)

5027 
	#RADIO_INTENSET_DEVMATCH_S‘
 (1ULè

	)

5030 
	#RADIO_INTENSET_DISABLED_Pos
 (4ULè

	)

5031 
	#RADIO_INTENSET_DISABLED_Msk
 (0x1UL << 
RADIO_INTENSET_DISABLED_Pos
è

	)

5032 
	#RADIO_INTENSET_DISABLED_Di§bËd
 (0ULè

	)

5033 
	#RADIO_INTENSET_DISABLED_EÇbËd
 (1ULè

	)

5034 
	#RADIO_INTENSET_DISABLED_S‘
 (1ULè

	)

5037 
	#RADIO_INTENSET_END_Pos
 (3ULè

	)

5038 
	#RADIO_INTENSET_END_Msk
 (0x1UL << 
RADIO_INTENSET_END_Pos
è

	)

5039 
	#RADIO_INTENSET_END_Di§bËd
 (0ULè

	)

5040 
	#RADIO_INTENSET_END_EÇbËd
 (1ULè

	)

5041 
	#RADIO_INTENSET_END_S‘
 (1ULè

	)

5044 
	#RADIO_INTENSET_PAYLOAD_Pos
 (2ULè

	)

5045 
	#RADIO_INTENSET_PAYLOAD_Msk
 (0x1UL << 
RADIO_INTENSET_PAYLOAD_Pos
è

	)

5046 
	#RADIO_INTENSET_PAYLOAD_Di§bËd
 (0ULè

	)

5047 
	#RADIO_INTENSET_PAYLOAD_EÇbËd
 (1ULè

	)

5048 
	#RADIO_INTENSET_PAYLOAD_S‘
 (1ULè

	)

5051 
	#RADIO_INTENSET_ADDRESS_Pos
 (1ULè

	)

5052 
	#RADIO_INTENSET_ADDRESS_Msk
 (0x1UL << 
RADIO_INTENSET_ADDRESS_Pos
è

	)

5053 
	#RADIO_INTENSET_ADDRESS_Di§bËd
 (0ULè

	)

5054 
	#RADIO_INTENSET_ADDRESS_EÇbËd
 (1ULè

	)

5055 
	#RADIO_INTENSET_ADDRESS_S‘
 (1ULè

	)

5058 
	#RADIO_INTENSET_READY_Pos
 (0ULè

	)

5059 
	#RADIO_INTENSET_READY_Msk
 (0x1UL << 
RADIO_INTENSET_READY_Pos
è

	)

5060 
	#RADIO_INTENSET_READY_Di§bËd
 (0ULè

	)

5061 
	#RADIO_INTENSET_READY_EÇbËd
 (1ULè

	)

5062 
	#RADIO_INTENSET_READY_S‘
 (1ULè

	)

5068 
	#RADIO_INTENCLR_BCMATCH_Pos
 (10ULè

	)

5069 
	#RADIO_INTENCLR_BCMATCH_Msk
 (0x1UL << 
RADIO_INTENCLR_BCMATCH_Pos
è

	)

5070 
	#RADIO_INTENCLR_BCMATCH_Di§bËd
 (0ULè

	)

5071 
	#RADIO_INTENCLR_BCMATCH_EÇbËd
 (1ULè

	)

5072 
	#RADIO_INTENCLR_BCMATCH_CË¬
 (1ULè

	)

5075 
	#RADIO_INTENCLR_RSSIEND_Pos
 (7ULè

	)

5076 
	#RADIO_INTENCLR_RSSIEND_Msk
 (0x1UL << 
RADIO_INTENCLR_RSSIEND_Pos
è

	)

5077 
	#RADIO_INTENCLR_RSSIEND_Di§bËd
 (0ULè

	)

5078 
	#RADIO_INTENCLR_RSSIEND_EÇbËd
 (1ULè

	)

5079 
	#RADIO_INTENCLR_RSSIEND_CË¬
 (1ULè

	)

5082 
	#RADIO_INTENCLR_DEVMISS_Pos
 (6ULè

	)

5083 
	#RADIO_INTENCLR_DEVMISS_Msk
 (0x1UL << 
RADIO_INTENCLR_DEVMISS_Pos
è

	)

5084 
	#RADIO_INTENCLR_DEVMISS_Di§bËd
 (0ULè

	)

5085 
	#RADIO_INTENCLR_DEVMISS_EÇbËd
 (1ULè

	)

5086 
	#RADIO_INTENCLR_DEVMISS_CË¬
 (1ULè

	)

5089 
	#RADIO_INTENCLR_DEVMATCH_Pos
 (5ULè

	)

5090 
	#RADIO_INTENCLR_DEVMATCH_Msk
 (0x1UL << 
RADIO_INTENCLR_DEVMATCH_Pos
è

	)

5091 
	#RADIO_INTENCLR_DEVMATCH_Di§bËd
 (0ULè

	)

5092 
	#RADIO_INTENCLR_DEVMATCH_EÇbËd
 (1ULè

	)

5093 
	#RADIO_INTENCLR_DEVMATCH_CË¬
 (1ULè

	)

5096 
	#RADIO_INTENCLR_DISABLED_Pos
 (4ULè

	)

5097 
	#RADIO_INTENCLR_DISABLED_Msk
 (0x1UL << 
RADIO_INTENCLR_DISABLED_Pos
è

	)

5098 
	#RADIO_INTENCLR_DISABLED_Di§bËd
 (0ULè

	)

5099 
	#RADIO_INTENCLR_DISABLED_EÇbËd
 (1ULè

	)

5100 
	#RADIO_INTENCLR_DISABLED_CË¬
 (1ULè

	)

5103 
	#RADIO_INTENCLR_END_Pos
 (3ULè

	)

5104 
	#RADIO_INTENCLR_END_Msk
 (0x1UL << 
RADIO_INTENCLR_END_Pos
è

	)

5105 
	#RADIO_INTENCLR_END_Di§bËd
 (0ULè

	)

5106 
	#RADIO_INTENCLR_END_EÇbËd
 (1ULè

	)

5107 
	#RADIO_INTENCLR_END_CË¬
 (1ULè

	)

5110 
	#RADIO_INTENCLR_PAYLOAD_Pos
 (2ULè

	)

5111 
	#RADIO_INTENCLR_PAYLOAD_Msk
 (0x1UL << 
RADIO_INTENCLR_PAYLOAD_Pos
è

	)

5112 
	#RADIO_INTENCLR_PAYLOAD_Di§bËd
 (0ULè

	)

5113 
	#RADIO_INTENCLR_PAYLOAD_EÇbËd
 (1ULè

	)

5114 
	#RADIO_INTENCLR_PAYLOAD_CË¬
 (1ULè

	)

5117 
	#RADIO_INTENCLR_ADDRESS_Pos
 (1ULè

	)

5118 
	#RADIO_INTENCLR_ADDRESS_Msk
 (0x1UL << 
RADIO_INTENCLR_ADDRESS_Pos
è

	)

5119 
	#RADIO_INTENCLR_ADDRESS_Di§bËd
 (0ULè

	)

5120 
	#RADIO_INTENCLR_ADDRESS_EÇbËd
 (1ULè

	)

5121 
	#RADIO_INTENCLR_ADDRESS_CË¬
 (1ULè

	)

5124 
	#RADIO_INTENCLR_READY_Pos
 (0ULè

	)

5125 
	#RADIO_INTENCLR_READY_Msk
 (0x1UL << 
RADIO_INTENCLR_READY_Pos
è

	)

5126 
	#RADIO_INTENCLR_READY_Di§bËd
 (0ULè

	)

5127 
	#RADIO_INTENCLR_READY_EÇbËd
 (1ULè

	)

5128 
	#RADIO_INTENCLR_READY_CË¬
 (1ULè

	)

5134 
	#RADIO_CRCSTATUS_CRCSTATUS_Pos
 (0ULè

	)

5135 
	#RADIO_CRCSTATUS_CRCSTATUS_Msk
 (0x1UL << 
RADIO_CRCSTATUS_CRCSTATUS_Pos
è

	)

5136 
	#RADIO_CRCSTATUS_CRCSTATUS_CRCE¼Ü
 (0ULè

	)

5137 
	#RADIO_CRCSTATUS_CRCSTATUS_CRCOk
 (1ULè

	)

5143 
	#RADIO_CD_CD_Pos
 (0ULè

	)

5144 
	#RADIO_CD_CD_Msk
 (0x1UL << 
RADIO_CD_CD_Pos
è

	)

5150 
	#RADIO_RXMATCH_RXMATCH_Pos
 (0ULè

	)

5151 
	#RADIO_RXMATCH_RXMATCH_Msk
 (0x7UL << 
RADIO_RXMATCH_RXMATCH_Pos
è

	)

5157 
	#RADIO_RXCRC_RXCRC_Pos
 (0ULè

	)

5158 
	#RADIO_RXCRC_RXCRC_Msk
 (0xFFFFFFUL << 
RADIO_RXCRC_RXCRC_Pos
è

	)

5164 
	#RADIO_DAI_DAI_Pos
 (0ULè

	)

5165 
	#RADIO_DAI_DAI_Msk
 (0x7UL << 
RADIO_DAI_DAI_Pos
è

	)

5171 
	#RADIO_FREQUENCY_FREQUENCY_Pos
 (0ULè

	)

5172 
	#RADIO_FREQUENCY_FREQUENCY_Msk
 (0x7FUL << 
RADIO_FREQUENCY_FREQUENCY_Pos
è

	)

5178 
	#RADIO_TXPOWER_TXPOWER_Pos
 (0ULè

	)

5179 
	#RADIO_TXPOWER_TXPOWER_Msk
 (0xFFUL << 
RADIO_TXPOWER_TXPOWER_Pos
è

	)

5180 
	#RADIO_TXPOWER_TXPOWER_Pos4dBm
 (0x04ULè

	)

5181 
	#RADIO_TXPOWER_TXPOWER_0dBm
 (0x00ULè

	)

5182 
	#RADIO_TXPOWER_TXPOWER_Neg4dBm
 (0xFCULè

	)

5183 
	#RADIO_TXPOWER_TXPOWER_Neg8dBm
 (0xF8ULè

	)

5184 
	#RADIO_TXPOWER_TXPOWER_Neg12dBm
 (0xF4ULè

	)

5185 
	#RADIO_TXPOWER_TXPOWER_Neg16dBm
 (0xF0ULè

	)

5186 
	#RADIO_TXPOWER_TXPOWER_Neg20dBm
 (0xECULè

	)

5187 
	#RADIO_TXPOWER_TXPOWER_Neg30dBm
 (0xD8ULè

	)

5193 
	#RADIO_MODE_MODE_Pos
 (0ULè

	)

5194 
	#RADIO_MODE_MODE_Msk
 (0x3UL << 
RADIO_MODE_MODE_Pos
è

	)

5195 
	#RADIO_MODE_MODE_Nrf_1Mb™
 (0x00ULè

	)

5196 
	#RADIO_MODE_MODE_Nrf_2Mb™
 (0x01ULè

	)

5197 
	#RADIO_MODE_MODE_Nrf_250Kb™
 (0x02ULè

	)

5198 
	#RADIO_MODE_MODE_BË_1Mb™
 (0x03ULè

	)

5204 
	#RADIO_PCNF0_S1LEN_Pos
 (16ULè

	)

5205 
	#RADIO_PCNF0_S1LEN_Msk
 (0xFUL << 
RADIO_PCNF0_S1LEN_Pos
è

	)

5208 
	#RADIO_PCNF0_S0LEN_Pos
 (8ULè

	)

5209 
	#RADIO_PCNF0_S0LEN_Msk
 (0x1UL << 
RADIO_PCNF0_S0LEN_Pos
è

	)

5212 
	#RADIO_PCNF0_LFLEN_Pos
 (0ULè

	)

5213 
	#RADIO_PCNF0_LFLEN_Msk
 (0xFUL << 
RADIO_PCNF0_LFLEN_Pos
è

	)

5219 
	#RADIO_PCNF1_WHITEEN_Pos
 (25ULè

	)

5220 
	#RADIO_PCNF1_WHITEEN_Msk
 (0x1UL << 
RADIO_PCNF1_WHITEEN_Pos
è

	)

5221 
	#RADIO_PCNF1_WHITEEN_Di§bËd
 (0ULè

	)

5222 
	#RADIO_PCNF1_WHITEEN_EÇbËd
 (1ULè

	)

5225 
	#RADIO_PCNF1_ENDIAN_Pos
 (24ULè

	)

5226 
	#RADIO_PCNF1_ENDIAN_Msk
 (0x1UL << 
RADIO_PCNF1_ENDIAN_Pos
è

	)

5227 
	#RADIO_PCNF1_ENDIAN_L™Že
 (0ULè

	)

5228 
	#RADIO_PCNF1_ENDIAN_Big
 (1ULè

	)

5231 
	#RADIO_PCNF1_BALEN_Pos
 (16ULè

	)

5232 
	#RADIO_PCNF1_BALEN_Msk
 (0x7UL << 
RADIO_PCNF1_BALEN_Pos
è

	)

5235 
	#RADIO_PCNF1_STATLEN_Pos
 (8ULè

	)

5236 
	#RADIO_PCNF1_STATLEN_Msk
 (0xFFUL << 
RADIO_PCNF1_STATLEN_Pos
è

	)

5239 
	#RADIO_PCNF1_MAXLEN_Pos
 (0ULè

	)

5240 
	#RADIO_PCNF1_MAXLEN_Msk
 (0xFFUL << 
RADIO_PCNF1_MAXLEN_Pos
è

	)

5246 
	#RADIO_PREFIX0_AP3_Pos
 (24ULè

	)

5247 
	#RADIO_PREFIX0_AP3_Msk
 (0xFFUL << 
RADIO_PREFIX0_AP3_Pos
è

	)

5250 
	#RADIO_PREFIX0_AP2_Pos
 (16ULè

	)

5251 
	#RADIO_PREFIX0_AP2_Msk
 (0xFFUL << 
RADIO_PREFIX0_AP2_Pos
è

	)

5254 
	#RADIO_PREFIX0_AP1_Pos
 (8ULè

	)

5255 
	#RADIO_PREFIX0_AP1_Msk
 (0xFFUL << 
RADIO_PREFIX0_AP1_Pos
è

	)

5258 
	#RADIO_PREFIX0_AP0_Pos
 (0ULè

	)

5259 
	#RADIO_PREFIX0_AP0_Msk
 (0xFFUL << 
RADIO_PREFIX0_AP0_Pos
è

	)

5265 
	#RADIO_PREFIX1_AP7_Pos
 (24ULè

	)

5266 
	#RADIO_PREFIX1_AP7_Msk
 (0xFFUL << 
RADIO_PREFIX1_AP7_Pos
è

	)

5269 
	#RADIO_PREFIX1_AP6_Pos
 (16ULè

	)

5270 
	#RADIO_PREFIX1_AP6_Msk
 (0xFFUL << 
RADIO_PREFIX1_AP6_Pos
è

	)

5273 
	#RADIO_PREFIX1_AP5_Pos
 (8ULè

	)

5274 
	#RADIO_PREFIX1_AP5_Msk
 (0xFFUL << 
RADIO_PREFIX1_AP5_Pos
è

	)

5277 
	#RADIO_PREFIX1_AP4_Pos
 (0ULè

	)

5278 
	#RADIO_PREFIX1_AP4_Msk
 (0xFFUL << 
RADIO_PREFIX1_AP4_Pos
è

	)

5284 
	#RADIO_TXADDRESS_TXADDRESS_Pos
 (0ULè

	)

5285 
	#RADIO_TXADDRESS_TXADDRESS_Msk
 (0x7UL << 
RADIO_TXADDRESS_TXADDRESS_Pos
è

	)

5291 
	#RADIO_RXADDRESSES_ADDR7_Pos
 (7ULè

	)

5292 
	#RADIO_RXADDRESSES_ADDR7_Msk
 (0x1UL << 
RADIO_RXADDRESSES_ADDR7_Pos
è

	)

5293 
	#RADIO_RXADDRESSES_ADDR7_Di§bËd
 (0ULè

	)

5294 
	#RADIO_RXADDRESSES_ADDR7_EÇbËd
 (1ULè

	)

5297 
	#RADIO_RXADDRESSES_ADDR6_Pos
 (6ULè

	)

5298 
	#RADIO_RXADDRESSES_ADDR6_Msk
 (0x1UL << 
RADIO_RXADDRESSES_ADDR6_Pos
è

	)

5299 
	#RADIO_RXADDRESSES_ADDR6_Di§bËd
 (0ULè

	)

5300 
	#RADIO_RXADDRESSES_ADDR6_EÇbËd
 (1ULè

	)

5303 
	#RADIO_RXADDRESSES_ADDR5_Pos
 (5ULè

	)

5304 
	#RADIO_RXADDRESSES_ADDR5_Msk
 (0x1UL << 
RADIO_RXADDRESSES_ADDR5_Pos
è

	)

5305 
	#RADIO_RXADDRESSES_ADDR5_Di§bËd
 (0ULè

	)

5306 
	#RADIO_RXADDRESSES_ADDR5_EÇbËd
 (1ULè

	)

5309 
	#RADIO_RXADDRESSES_ADDR4_Pos
 (4ULè

	)

5310 
	#RADIO_RXADDRESSES_ADDR4_Msk
 (0x1UL << 
RADIO_RXADDRESSES_ADDR4_Pos
è

	)

5311 
	#RADIO_RXADDRESSES_ADDR4_Di§bËd
 (0ULè

	)

5312 
	#RADIO_RXADDRESSES_ADDR4_EÇbËd
 (1ULè

	)

5315 
	#RADIO_RXADDRESSES_ADDR3_Pos
 (3ULè

	)

5316 
	#RADIO_RXADDRESSES_ADDR3_Msk
 (0x1UL << 
RADIO_RXADDRESSES_ADDR3_Pos
è

	)

5317 
	#RADIO_RXADDRESSES_ADDR3_Di§bËd
 (0ULè

	)

5318 
	#RADIO_RXADDRESSES_ADDR3_EÇbËd
 (1ULè

	)

5321 
	#RADIO_RXADDRESSES_ADDR2_Pos
 (2ULè

	)

5322 
	#RADIO_RXADDRESSES_ADDR2_Msk
 (0x1UL << 
RADIO_RXADDRESSES_ADDR2_Pos
è

	)

5323 
	#RADIO_RXADDRESSES_ADDR2_Di§bËd
 (0ULè

	)

5324 
	#RADIO_RXADDRESSES_ADDR2_EÇbËd
 (1ULè

	)

5327 
	#RADIO_RXADDRESSES_ADDR1_Pos
 (1ULè

	)

5328 
	#RADIO_RXADDRESSES_ADDR1_Msk
 (0x1UL << 
RADIO_RXADDRESSES_ADDR1_Pos
è

	)

5329 
	#RADIO_RXADDRESSES_ADDR1_Di§bËd
 (0ULè

	)

5330 
	#RADIO_RXADDRESSES_ADDR1_EÇbËd
 (1ULè

	)

5333 
	#RADIO_RXADDRESSES_ADDR0_Pos
 (0ULè

	)

5334 
	#RADIO_RXADDRESSES_ADDR0_Msk
 (0x1UL << 
RADIO_RXADDRESSES_ADDR0_Pos
è

	)

5335 
	#RADIO_RXADDRESSES_ADDR0_Di§bËd
 (0ULè

	)

5336 
	#RADIO_RXADDRESSES_ADDR0_EÇbËd
 (1ULè

	)

5342 
	#RADIO_CRCCNF_SKIPADDR_Pos
 (8ULè

	)

5343 
	#RADIO_CRCCNF_SKIPADDR_Msk
 (0x1UL << 
RADIO_CRCCNF_SKIPADDR_Pos
è

	)

5344 
	#RADIO_CRCCNF_SKIPADDR_Inþude
 (0ULè

	)

5345 
	#RADIO_CRCCNF_SKIPADDR_Sk
 (1ULè

	)

5348 
	#RADIO_CRCCNF_LEN_Pos
 (0ULè

	)

5349 
	#RADIO_CRCCNF_LEN_Msk
 (0x3UL << 
RADIO_CRCCNF_LEN_Pos
è

	)

5350 
	#RADIO_CRCCNF_LEN_Di§bËd
 (0ULè

	)

5351 
	#RADIO_CRCCNF_LEN_OÃ
 (1ULè

	)

5352 
	#RADIO_CRCCNF_LEN_Two
 (2ULè

	)

5353 
	#RADIO_CRCCNF_LEN_Th»e
 (3ULè

	)

5359 
	#RADIO_CRCPOLY_CRCPOLY_Pos
 (0ULè

	)

5360 
	#RADIO_CRCPOLY_CRCPOLY_Msk
 (0xFFFFFFUL << 
RADIO_CRCPOLY_CRCPOLY_Pos
è

	)

5366 
	#RADIO_CRCINIT_CRCINIT_Pos
 (0ULè

	)

5367 
	#RADIO_CRCINIT_CRCINIT_Msk
 (0xFFFFFFUL << 
RADIO_CRCINIT_CRCINIT_Pos
è

	)

5373 
	#RADIO_TEST_PLLLOCK_Pos
 (1ULè

	)

5374 
	#RADIO_TEST_PLLLOCK_Msk
 (0x1UL << 
RADIO_TEST_PLLLOCK_Pos
è

	)

5375 
	#RADIO_TEST_PLLLOCK_Di§bËd
 (0ULè

	)

5376 
	#RADIO_TEST_PLLLOCK_EÇbËd
 (1ULè

	)

5379 
	#RADIO_TEST_CONSTCARRIER_Pos
 (0ULè

	)

5380 
	#RADIO_TEST_CONSTCARRIER_Msk
 (0x1UL << 
RADIO_TEST_CONSTCARRIER_Pos
è

	)

5381 
	#RADIO_TEST_CONSTCARRIER_Di§bËd
 (0ULè

	)

5382 
	#RADIO_TEST_CONSTCARRIER_EÇbËd
 (1ULè

	)

5388 
	#RADIO_TIFS_TIFS_Pos
 (0ULè

	)

5389 
	#RADIO_TIFS_TIFS_Msk
 (0xFFUL << 
RADIO_TIFS_TIFS_Pos
è

	)

5395 
	#RADIO_RSSISAMPLE_RSSISAMPLE_Pos
 (0ULè

	)

5396 
	#RADIO_RSSISAMPLE_RSSISAMPLE_Msk
 (0x7FUL << 
RADIO_RSSISAMPLE_RSSISAMPLE_Pos
è

	)

5402 
	#RADIO_STATE_STATE_Pos
 (0ULè

	)

5403 
	#RADIO_STATE_STATE_Msk
 (0xFUL << 
RADIO_STATE_STATE_Pos
è

	)

5404 
	#RADIO_STATE_STATE_Di§bËd
 (0x00ULè

	)

5405 
	#RADIO_STATE_STATE_RxRu
 (0x01ULè

	)

5406 
	#RADIO_STATE_STATE_RxIdË
 (0x02ULè

	)

5407 
	#RADIO_STATE_STATE_Rx
 (0x03ULè

	)

5408 
	#RADIO_STATE_STATE_RxDi§bË
 (0x04ULè

	)

5409 
	#RADIO_STATE_STATE_TxRu
 (0x09ULè

	)

5410 
	#RADIO_STATE_STATE_TxIdË
 (0x0AULè

	)

5411 
	#RADIO_STATE_STATE_Tx
 (0x0BULè

	)

5412 
	#RADIO_STATE_STATE_TxDi§bË
 (0x0CULè

	)

5418 
	#RADIO_DATAWHITEIV_DATAWHITEIV_Pos
 (0ULè

	)

5419 
	#RADIO_DATAWHITEIV_DATAWHITEIV_Msk
 (0x7FUL << 
RADIO_DATAWHITEIV_DATAWHITEIV_Pos
è

	)

5425 
	#RADIO_DAP_DAP_Pos
 (0ULè

	)

5426 
	#RADIO_DAP_DAP_Msk
 (0xFFFFUL << 
RADIO_DAP_DAP_Pos
è

	)

5432 
	#RADIO_DACNF_TXADD7_Pos
 (15ULè

	)

5433 
	#RADIO_DACNF_TXADD7_Msk
 (0x1UL << 
RADIO_DACNF_TXADD7_Pos
è

	)

5436 
	#RADIO_DACNF_TXADD6_Pos
 (14ULè

	)

5437 
	#RADIO_DACNF_TXADD6_Msk
 (0x1UL << 
RADIO_DACNF_TXADD6_Pos
è

	)

5440 
	#RADIO_DACNF_TXADD5_Pos
 (13ULè

	)

5441 
	#RADIO_DACNF_TXADD5_Msk
 (0x1UL << 
RADIO_DACNF_TXADD5_Pos
è

	)

5444 
	#RADIO_DACNF_TXADD4_Pos
 (12ULè

	)

5445 
	#RADIO_DACNF_TXADD4_Msk
 (0x1UL << 
RADIO_DACNF_TXADD4_Pos
è

	)

5448 
	#RADIO_DACNF_TXADD3_Pos
 (11ULè

	)

5449 
	#RADIO_DACNF_TXADD3_Msk
 (0x1UL << 
RADIO_DACNF_TXADD3_Pos
è

	)

5452 
	#RADIO_DACNF_TXADD2_Pos
 (10ULè

	)

5453 
	#RADIO_DACNF_TXADD2_Msk
 (0x1UL << 
RADIO_DACNF_TXADD2_Pos
è

	)

5456 
	#RADIO_DACNF_TXADD1_Pos
 (9ULè

	)

5457 
	#RADIO_DACNF_TXADD1_Msk
 (0x1UL << 
RADIO_DACNF_TXADD1_Pos
è

	)

5460 
	#RADIO_DACNF_TXADD0_Pos
 (8ULè

	)

5461 
	#RADIO_DACNF_TXADD0_Msk
 (0x1UL << 
RADIO_DACNF_TXADD0_Pos
è

	)

5464 
	#RADIO_DACNF_ENA7_Pos
 (7ULè

	)

5465 
	#RADIO_DACNF_ENA7_Msk
 (0x1UL << 
RADIO_DACNF_ENA7_Pos
è

	)

5466 
	#RADIO_DACNF_ENA7_Di§bËd
 (0ULè

	)

5467 
	#RADIO_DACNF_ENA7_EÇbËd
 (1ULè

	)

5470 
	#RADIO_DACNF_ENA6_Pos
 (6ULè

	)

5471 
	#RADIO_DACNF_ENA6_Msk
 (0x1UL << 
RADIO_DACNF_ENA6_Pos
è

	)

5472 
	#RADIO_DACNF_ENA6_Di§bËd
 (0ULè

	)

5473 
	#RADIO_DACNF_ENA6_EÇbËd
 (1ULè

	)

5476 
	#RADIO_DACNF_ENA5_Pos
 (5ULè

	)

5477 
	#RADIO_DACNF_ENA5_Msk
 (0x1UL << 
RADIO_DACNF_ENA5_Pos
è

	)

5478 
	#RADIO_DACNF_ENA5_Di§bËd
 (0ULè

	)

5479 
	#RADIO_DACNF_ENA5_EÇbËd
 (1ULè

	)

5482 
	#RADIO_DACNF_ENA4_Pos
 (4ULè

	)

5483 
	#RADIO_DACNF_ENA4_Msk
 (0x1UL << 
RADIO_DACNF_ENA4_Pos
è

	)

5484 
	#RADIO_DACNF_ENA4_Di§bËd
 (0ULè

	)

5485 
	#RADIO_DACNF_ENA4_EÇbËd
 (1ULè

	)

5488 
	#RADIO_DACNF_ENA3_Pos
 (3ULè

	)

5489 
	#RADIO_DACNF_ENA3_Msk
 (0x1UL << 
RADIO_DACNF_ENA3_Pos
è

	)

5490 
	#RADIO_DACNF_ENA3_Di§bËd
 (0ULè

	)

5491 
	#RADIO_DACNF_ENA3_EÇbËd
 (1ULè

	)

5494 
	#RADIO_DACNF_ENA2_Pos
 (2ULè

	)

5495 
	#RADIO_DACNF_ENA2_Msk
 (0x1UL << 
RADIO_DACNF_ENA2_Pos
è

	)

5496 
	#RADIO_DACNF_ENA2_Di§bËd
 (0ULè

	)

5497 
	#RADIO_DACNF_ENA2_EÇbËd
 (1ULè

	)

5500 
	#RADIO_DACNF_ENA1_Pos
 (1ULè

	)

5501 
	#RADIO_DACNF_ENA1_Msk
 (0x1UL << 
RADIO_DACNF_ENA1_Pos
è

	)

5502 
	#RADIO_DACNF_ENA1_Di§bËd
 (0ULè

	)

5503 
	#RADIO_DACNF_ENA1_EÇbËd
 (1ULè

	)

5506 
	#RADIO_DACNF_ENA0_Pos
 (0ULè

	)

5507 
	#RADIO_DACNF_ENA0_Msk
 (0x1UL << 
RADIO_DACNF_ENA0_Pos
è

	)

5508 
	#RADIO_DACNF_ENA0_Di§bËd
 (0ULè

	)

5509 
	#RADIO_DACNF_ENA0_EÇbËd
 (1ULè

	)

5515 
	#RADIO_OVERRIDE0_OVERRIDE0_Pos
 (0ULè

	)

5516 
	#RADIO_OVERRIDE0_OVERRIDE0_Msk
 (0xFFFFFFFFUL << 
RADIO_OVERRIDE0_OVERRIDE0_Pos
è

	)

5522 
	#RADIO_OVERRIDE1_OVERRIDE1_Pos
 (0ULè

	)

5523 
	#RADIO_OVERRIDE1_OVERRIDE1_Msk
 (0xFFFFFFFFUL << 
RADIO_OVERRIDE1_OVERRIDE1_Pos
è

	)

5529 
	#RADIO_OVERRIDE2_OVERRIDE2_Pos
 (0ULè

	)

5530 
	#RADIO_OVERRIDE2_OVERRIDE2_Msk
 (0xFFFFFFFFUL << 
RADIO_OVERRIDE2_OVERRIDE2_Pos
è

	)

5536 
	#RADIO_OVERRIDE3_OVERRIDE3_Pos
 (0ULè

	)

5537 
	#RADIO_OVERRIDE3_OVERRIDE3_Msk
 (0xFFFFFFFFUL << 
RADIO_OVERRIDE3_OVERRIDE3_Pos
è

	)

5543 
	#RADIO_OVERRIDE4_ENABLE_Pos
 (31ULè

	)

5544 
	#RADIO_OVERRIDE4_ENABLE_Msk
 (0x1UL << 
RADIO_OVERRIDE4_ENABLE_Pos
è

	)

5545 
	#RADIO_OVERRIDE4_ENABLE_Di§bËd
 (0ULè

	)

5546 
	#RADIO_OVERRIDE4_ENABLE_EÇbËd
 (1ULè

	)

5549 
	#RADIO_OVERRIDE4_OVERRIDE4_Pos
 (0ULè

	)

5550 
	#RADIO_OVERRIDE4_OVERRIDE4_Msk
 (0xFFFFFFFUL << 
RADIO_OVERRIDE4_OVERRIDE4_Pos
è

	)

5556 
	#RADIO_POWER_POWER_Pos
 (0ULè

	)

5557 
	#RADIO_POWER_POWER_Msk
 (0x1UL << 
RADIO_POWER_POWER_Pos
è

	)

5558 
	#RADIO_POWER_POWER_Di§bËd
 (0ULè

	)

5559 
	#RADIO_POWER_POWER_EÇbËd
 (1ULè

	)

5569 
	#RNG_SHORTS_VALRDY_STOP_Pos
 (0ULè

	)

5570 
	#RNG_SHORTS_VALRDY_STOP_Msk
 (0x1UL << 
RNG_SHORTS_VALRDY_STOP_Pos
è

	)

5571 
	#RNG_SHORTS_VALRDY_STOP_Di§bËd
 (0ULè

	)

5572 
	#RNG_SHORTS_VALRDY_STOP_EÇbËd
 (1ULè

	)

5578 
	#RNG_INTENSET_VALRDY_Pos
 (0ULè

	)

5579 
	#RNG_INTENSET_VALRDY_Msk
 (0x1UL << 
RNG_INTENSET_VALRDY_Pos
è

	)

5580 
	#RNG_INTENSET_VALRDY_Di§bËd
 (0ULè

	)

5581 
	#RNG_INTENSET_VALRDY_EÇbËd
 (1ULè

	)

5582 
	#RNG_INTENSET_VALRDY_S‘
 (1ULè

	)

5588 
	#RNG_INTENCLR_VALRDY_Pos
 (0ULè

	)

5589 
	#RNG_INTENCLR_VALRDY_Msk
 (0x1UL << 
RNG_INTENCLR_VALRDY_Pos
è

	)

5590 
	#RNG_INTENCLR_VALRDY_Di§bËd
 (0ULè

	)

5591 
	#RNG_INTENCLR_VALRDY_EÇbËd
 (1ULè

	)

5592 
	#RNG_INTENCLR_VALRDY_CË¬
 (1ULè

	)

5598 
	#RNG_CONFIG_DERCEN_Pos
 (0ULè

	)

5599 
	#RNG_CONFIG_DERCEN_Msk
 (0x1UL << 
RNG_CONFIG_DERCEN_Pos
è

	)

5600 
	#RNG_CONFIG_DERCEN_Di§bËd
 (0ULè

	)

5601 
	#RNG_CONFIG_DERCEN_EÇbËd
 (1ULè

	)

5607 
	#RNG_VALUE_VALUE_Pos
 (0ULè

	)

5608 
	#RNG_VALUE_VALUE_Msk
 (0xFFUL << 
RNG_VALUE_VALUE_Pos
è

	)

5614 
	#RNG_POWER_POWER_Pos
 (0ULè

	)

5615 
	#RNG_POWER_POWER_Msk
 (0x1UL << 
RNG_POWER_POWER_Pos
è

	)

5616 
	#RNG_POWER_POWER_Di§bËd
 (0ULè

	)

5617 
	#RNG_POWER_POWER_EÇbËd
 (1ULè

	)

5627 
	#RTC_INTENSET_COMPARE3_Pos
 (19ULè

	)

5628 
	#RTC_INTENSET_COMPARE3_Msk
 (0x1UL << 
RTC_INTENSET_COMPARE3_Pos
è

	)

5629 
	#RTC_INTENSET_COMPARE3_Di§bËd
 (0ULè

	)

5630 
	#RTC_INTENSET_COMPARE3_EÇbËd
 (1ULè

	)

5631 
	#RTC_INTENSET_COMPARE3_S‘
 (1ULè

	)

5634 
	#RTC_INTENSET_COMPARE2_Pos
 (18ULè

	)

5635 
	#RTC_INTENSET_COMPARE2_Msk
 (0x1UL << 
RTC_INTENSET_COMPARE2_Pos
è

	)

5636 
	#RTC_INTENSET_COMPARE2_Di§bËd
 (0ULè

	)

5637 
	#RTC_INTENSET_COMPARE2_EÇbËd
 (1ULè

	)

5638 
	#RTC_INTENSET_COMPARE2_S‘
 (1ULè

	)

5641 
	#RTC_INTENSET_COMPARE1_Pos
 (17ULè

	)

5642 
	#RTC_INTENSET_COMPARE1_Msk
 (0x1UL << 
RTC_INTENSET_COMPARE1_Pos
è

	)

5643 
	#RTC_INTENSET_COMPARE1_Di§bËd
 (0ULè

	)

5644 
	#RTC_INTENSET_COMPARE1_EÇbËd
 (1ULè

	)

5645 
	#RTC_INTENSET_COMPARE1_S‘
 (1ULè

	)

5648 
	#RTC_INTENSET_COMPARE0_Pos
 (16ULè

	)

5649 
	#RTC_INTENSET_COMPARE0_Msk
 (0x1UL << 
RTC_INTENSET_COMPARE0_Pos
è

	)

5650 
	#RTC_INTENSET_COMPARE0_Di§bËd
 (0ULè

	)

5651 
	#RTC_INTENSET_COMPARE0_EÇbËd
 (1ULè

	)

5652 
	#RTC_INTENSET_COMPARE0_S‘
 (1ULè

	)

5655 
	#RTC_INTENSET_OVRFLW_Pos
 (1ULè

	)

5656 
	#RTC_INTENSET_OVRFLW_Msk
 (0x1UL << 
RTC_INTENSET_OVRFLW_Pos
è

	)

5657 
	#RTC_INTENSET_OVRFLW_Di§bËd
 (0ULè

	)

5658 
	#RTC_INTENSET_OVRFLW_EÇbËd
 (1ULè

	)

5659 
	#RTC_INTENSET_OVRFLW_S‘
 (1ULè

	)

5662 
	#RTC_INTENSET_TICK_Pos
 (0ULè

	)

5663 
	#RTC_INTENSET_TICK_Msk
 (0x1UL << 
RTC_INTENSET_TICK_Pos
è

	)

5664 
	#RTC_INTENSET_TICK_Di§bËd
 (0ULè

	)

5665 
	#RTC_INTENSET_TICK_EÇbËd
 (1ULè

	)

5666 
	#RTC_INTENSET_TICK_S‘
 (1ULè

	)

5672 
	#RTC_INTENCLR_COMPARE3_Pos
 (19ULè

	)

5673 
	#RTC_INTENCLR_COMPARE3_Msk
 (0x1UL << 
RTC_INTENCLR_COMPARE3_Pos
è

	)

5674 
	#RTC_INTENCLR_COMPARE3_Di§bËd
 (0ULè

	)

5675 
	#RTC_INTENCLR_COMPARE3_EÇbËd
 (1ULè

	)

5676 
	#RTC_INTENCLR_COMPARE3_CË¬
 (1ULè

	)

5679 
	#RTC_INTENCLR_COMPARE2_Pos
 (18ULè

	)

5680 
	#RTC_INTENCLR_COMPARE2_Msk
 (0x1UL << 
RTC_INTENCLR_COMPARE2_Pos
è

	)

5681 
	#RTC_INTENCLR_COMPARE2_Di§bËd
 (0ULè

	)

5682 
	#RTC_INTENCLR_COMPARE2_EÇbËd
 (1ULè

	)

5683 
	#RTC_INTENCLR_COMPARE2_CË¬
 (1ULè

	)

5686 
	#RTC_INTENCLR_COMPARE1_Pos
 (17ULè

	)

5687 
	#RTC_INTENCLR_COMPARE1_Msk
 (0x1UL << 
RTC_INTENCLR_COMPARE1_Pos
è

	)

5688 
	#RTC_INTENCLR_COMPARE1_Di§bËd
 (0ULè

	)

5689 
	#RTC_INTENCLR_COMPARE1_EÇbËd
 (1ULè

	)

5690 
	#RTC_INTENCLR_COMPARE1_CË¬
 (1ULè

	)

5693 
	#RTC_INTENCLR_COMPARE0_Pos
 (16ULè

	)

5694 
	#RTC_INTENCLR_COMPARE0_Msk
 (0x1UL << 
RTC_INTENCLR_COMPARE0_Pos
è

	)

5695 
	#RTC_INTENCLR_COMPARE0_Di§bËd
 (0ULè

	)

5696 
	#RTC_INTENCLR_COMPARE0_EÇbËd
 (1ULè

	)

5697 
	#RTC_INTENCLR_COMPARE0_CË¬
 (1ULè

	)

5700 
	#RTC_INTENCLR_OVRFLW_Pos
 (1ULè

	)

5701 
	#RTC_INTENCLR_OVRFLW_Msk
 (0x1UL << 
RTC_INTENCLR_OVRFLW_Pos
è

	)

5702 
	#RTC_INTENCLR_OVRFLW_Di§bËd
 (0ULè

	)

5703 
	#RTC_INTENCLR_OVRFLW_EÇbËd
 (1ULè

	)

5704 
	#RTC_INTENCLR_OVRFLW_CË¬
 (1ULè

	)

5707 
	#RTC_INTENCLR_TICK_Pos
 (0ULè

	)

5708 
	#RTC_INTENCLR_TICK_Msk
 (0x1UL << 
RTC_INTENCLR_TICK_Pos
è

	)

5709 
	#RTC_INTENCLR_TICK_Di§bËd
 (0ULè

	)

5710 
	#RTC_INTENCLR_TICK_EÇbËd
 (1ULè

	)

5711 
	#RTC_INTENCLR_TICK_CË¬
 (1ULè

	)

5717 
	#RTC_EVTEN_COMPARE3_Pos
 (19ULè

	)

5718 
	#RTC_EVTEN_COMPARE3_Msk
 (0x1UL << 
RTC_EVTEN_COMPARE3_Pos
è

	)

5719 
	#RTC_EVTEN_COMPARE3_Di§bËd
 (0ULè

	)

5720 
	#RTC_EVTEN_COMPARE3_EÇbËd
 (1ULè

	)

5723 
	#RTC_EVTEN_COMPARE2_Pos
 (18ULè

	)

5724 
	#RTC_EVTEN_COMPARE2_Msk
 (0x1UL << 
RTC_EVTEN_COMPARE2_Pos
è

	)

5725 
	#RTC_EVTEN_COMPARE2_Di§bËd
 (0ULè

	)

5726 
	#RTC_EVTEN_COMPARE2_EÇbËd
 (1ULè

	)

5729 
	#RTC_EVTEN_COMPARE1_Pos
 (17ULè

	)

5730 
	#RTC_EVTEN_COMPARE1_Msk
 (0x1UL << 
RTC_EVTEN_COMPARE1_Pos
è

	)

5731 
	#RTC_EVTEN_COMPARE1_Di§bËd
 (0ULè

	)

5732 
	#RTC_EVTEN_COMPARE1_EÇbËd
 (1ULè

	)

5735 
	#RTC_EVTEN_COMPARE0_Pos
 (16ULè

	)

5736 
	#RTC_EVTEN_COMPARE0_Msk
 (0x1UL << 
RTC_EVTEN_COMPARE0_Pos
è

	)

5737 
	#RTC_EVTEN_COMPARE0_Di§bËd
 (0ULè

	)

5738 
	#RTC_EVTEN_COMPARE0_EÇbËd
 (1ULè

	)

5741 
	#RTC_EVTEN_OVRFLW_Pos
 (1ULè

	)

5742 
	#RTC_EVTEN_OVRFLW_Msk
 (0x1UL << 
RTC_EVTEN_OVRFLW_Pos
è

	)

5743 
	#RTC_EVTEN_OVRFLW_Di§bËd
 (0ULè

	)

5744 
	#RTC_EVTEN_OVRFLW_EÇbËd
 (1ULè

	)

5747 
	#RTC_EVTEN_TICK_Pos
 (0ULè

	)

5748 
	#RTC_EVTEN_TICK_Msk
 (0x1UL << 
RTC_EVTEN_TICK_Pos
è

	)

5749 
	#RTC_EVTEN_TICK_Di§bËd
 (0ULè

	)

5750 
	#RTC_EVTEN_TICK_EÇbËd
 (1ULè

	)

5756 
	#RTC_EVTENSET_COMPARE3_Pos
 (19ULè

	)

5757 
	#RTC_EVTENSET_COMPARE3_Msk
 (0x1UL << 
RTC_EVTENSET_COMPARE3_Pos
è

	)

5758 
	#RTC_EVTENSET_COMPARE3_Di§bËd
 (0ULè

	)

5759 
	#RTC_EVTENSET_COMPARE3_EÇbËd
 (1ULè

	)

5760 
	#RTC_EVTENSET_COMPARE3_S‘
 (1ULè

	)

5763 
	#RTC_EVTENSET_COMPARE2_Pos
 (18ULè

	)

5764 
	#RTC_EVTENSET_COMPARE2_Msk
 (0x1UL << 
RTC_EVTENSET_COMPARE2_Pos
è

	)

5765 
	#RTC_EVTENSET_COMPARE2_Di§bËd
 (0ULè

	)

5766 
	#RTC_EVTENSET_COMPARE2_EÇbËd
 (1ULè

	)

5767 
	#RTC_EVTENSET_COMPARE2_S‘
 (1ULè

	)

5770 
	#RTC_EVTENSET_COMPARE1_Pos
 (17ULè

	)

5771 
	#RTC_EVTENSET_COMPARE1_Msk
 (0x1UL << 
RTC_EVTENSET_COMPARE1_Pos
è

	)

5772 
	#RTC_EVTENSET_COMPARE1_Di§bËd
 (0ULè

	)

5773 
	#RTC_EVTENSET_COMPARE1_EÇbËd
 (1ULè

	)

5774 
	#RTC_EVTENSET_COMPARE1_S‘
 (1ULè

	)

5777 
	#RTC_EVTENSET_COMPARE0_Pos
 (16ULè

	)

5778 
	#RTC_EVTENSET_COMPARE0_Msk
 (0x1UL << 
RTC_EVTENSET_COMPARE0_Pos
è

	)

5779 
	#RTC_EVTENSET_COMPARE0_Di§bËd
 (0ULè

	)

5780 
	#RTC_EVTENSET_COMPARE0_EÇbËd
 (1ULè

	)

5781 
	#RTC_EVTENSET_COMPARE0_S‘
 (1ULè

	)

5784 
	#RTC_EVTENSET_OVRFLW_Pos
 (1ULè

	)

5785 
	#RTC_EVTENSET_OVRFLW_Msk
 (0x1UL << 
RTC_EVTENSET_OVRFLW_Pos
è

	)

5786 
	#RTC_EVTENSET_OVRFLW_Di§bËd
 (0ULè

	)

5787 
	#RTC_EVTENSET_OVRFLW_EÇbËd
 (1ULè

	)

5788 
	#RTC_EVTENSET_OVRFLW_S‘
 (1ULè

	)

5791 
	#RTC_EVTENSET_TICK_Pos
 (0ULè

	)

5792 
	#RTC_EVTENSET_TICK_Msk
 (0x1UL << 
RTC_EVTENSET_TICK_Pos
è

	)

5793 
	#RTC_EVTENSET_TICK_Di§bËd
 (0ULè

	)

5794 
	#RTC_EVTENSET_TICK_EÇbËd
 (1ULè

	)

5795 
	#RTC_EVTENSET_TICK_S‘
 (1ULè

	)

5801 
	#RTC_EVTENCLR_COMPARE3_Pos
 (19ULè

	)

5802 
	#RTC_EVTENCLR_COMPARE3_Msk
 (0x1UL << 
RTC_EVTENCLR_COMPARE3_Pos
è

	)

5803 
	#RTC_EVTENCLR_COMPARE3_Di§bËd
 (0ULè

	)

5804 
	#RTC_EVTENCLR_COMPARE3_EÇbËd
 (1ULè

	)

5805 
	#RTC_EVTENCLR_COMPARE3_CË¬
 (1ULè

	)

5808 
	#RTC_EVTENCLR_COMPARE2_Pos
 (18ULè

	)

5809 
	#RTC_EVTENCLR_COMPARE2_Msk
 (0x1UL << 
RTC_EVTENCLR_COMPARE2_Pos
è

	)

5810 
	#RTC_EVTENCLR_COMPARE2_Di§bËd
 (0ULè

	)

5811 
	#RTC_EVTENCLR_COMPARE2_EÇbËd
 (1ULè

	)

5812 
	#RTC_EVTENCLR_COMPARE2_CË¬
 (1ULè

	)

5815 
	#RTC_EVTENCLR_COMPARE1_Pos
 (17ULè

	)

5816 
	#RTC_EVTENCLR_COMPARE1_Msk
 (0x1UL << 
RTC_EVTENCLR_COMPARE1_Pos
è

	)

5817 
	#RTC_EVTENCLR_COMPARE1_Di§bËd
 (0ULè

	)

5818 
	#RTC_EVTENCLR_COMPARE1_EÇbËd
 (1ULè

	)

5819 
	#RTC_EVTENCLR_COMPARE1_CË¬
 (1ULè

	)

5822 
	#RTC_EVTENCLR_COMPARE0_Pos
 (16ULè

	)

5823 
	#RTC_EVTENCLR_COMPARE0_Msk
 (0x1UL << 
RTC_EVTENCLR_COMPARE0_Pos
è

	)

5824 
	#RTC_EVTENCLR_COMPARE0_Di§bËd
 (0ULè

	)

5825 
	#RTC_EVTENCLR_COMPARE0_EÇbËd
 (1ULè

	)

5826 
	#RTC_EVTENCLR_COMPARE0_CË¬
 (1ULè

	)

5829 
	#RTC_EVTENCLR_OVRFLW_Pos
 (1ULè

	)

5830 
	#RTC_EVTENCLR_OVRFLW_Msk
 (0x1UL << 
RTC_EVTENCLR_OVRFLW_Pos
è

	)

5831 
	#RTC_EVTENCLR_OVRFLW_Di§bËd
 (0ULè

	)

5832 
	#RTC_EVTENCLR_OVRFLW_EÇbËd
 (1ULè

	)

5833 
	#RTC_EVTENCLR_OVRFLW_CË¬
 (1ULè

	)

5836 
	#RTC_EVTENCLR_TICK_Pos
 (0ULè

	)

5837 
	#RTC_EVTENCLR_TICK_Msk
 (0x1UL << 
RTC_EVTENCLR_TICK_Pos
è

	)

5838 
	#RTC_EVTENCLR_TICK_Di§bËd
 (0ULè

	)

5839 
	#RTC_EVTENCLR_TICK_EÇbËd
 (1ULè

	)

5840 
	#RTC_EVTENCLR_TICK_CË¬
 (1ULè

	)

5846 
	#RTC_COUNTER_COUNTER_Pos
 (0ULè

	)

5847 
	#RTC_COUNTER_COUNTER_Msk
 (0xFFFFFFUL << 
RTC_COUNTER_COUNTER_Pos
è

	)

5853 
	#RTC_PRESCALER_PRESCALER_Pos
 (0ULè

	)

5854 
	#RTC_PRESCALER_PRESCALER_Msk
 (0xFFFUL << 
RTC_PRESCALER_PRESCALER_Pos
è

	)

5860 
	#RTC_CC_COMPARE_Pos
 (0ULè

	)

5861 
	#RTC_CC_COMPARE_Msk
 (0xFFFFFFUL << 
RTC_CC_COMPARE_Pos
è

	)

5867 
	#RTC_POWER_POWER_Pos
 (0ULè

	)

5868 
	#RTC_POWER_POWER_Msk
 (0x1UL << 
RTC_POWER_POWER_Pos
è

	)

5869 
	#RTC_POWER_POWER_Di§bËd
 (0ULè

	)

5870 
	#RTC_POWER_POWER_EÇbËd
 (1ULè

	)

5880 
	#SPI_INTENSET_READY_Pos
 (2ULè

	)

5881 
	#SPI_INTENSET_READY_Msk
 (0x1UL << 
SPI_INTENSET_READY_Pos
è

	)

5882 
	#SPI_INTENSET_READY_Di§bËd
 (0ULè

	)

5883 
	#SPI_INTENSET_READY_EÇbËd
 (1ULè

	)

5884 
	#SPI_INTENSET_READY_S‘
 (1ULè

	)

5890 
	#SPI_INTENCLR_READY_Pos
 (2ULè

	)

5891 
	#SPI_INTENCLR_READY_Msk
 (0x1UL << 
SPI_INTENCLR_READY_Pos
è

	)

5892 
	#SPI_INTENCLR_READY_Di§bËd
 (0ULè

	)

5893 
	#SPI_INTENCLR_READY_EÇbËd
 (1ULè

	)

5894 
	#SPI_INTENCLR_READY_CË¬
 (1ULè

	)

5900 
	#SPI_ENABLE_ENABLE_Pos
 (0ULè

	)

5901 
	#SPI_ENABLE_ENABLE_Msk
 (0x7UL << 
SPI_ENABLE_ENABLE_Pos
è

	)

5902 
	#SPI_ENABLE_ENABLE_Di§bËd
 (0x00ULè

	)

5903 
	#SPI_ENABLE_ENABLE_EÇbËd
 (0x01ULè

	)

5909 
	#SPI_RXD_RXD_Pos
 (0ULè

	)

5910 
	#SPI_RXD_RXD_Msk
 (0xFFUL << 
SPI_RXD_RXD_Pos
è

	)

5916 
	#SPI_TXD_TXD_Pos
 (0ULè

	)

5917 
	#SPI_TXD_TXD_Msk
 (0xFFUL << 
SPI_TXD_TXD_Pos
è

	)

5923 
	#SPI_FREQUENCY_FREQUENCY_Pos
 (0ULè

	)

5924 
	#SPI_FREQUENCY_FREQUENCY_Msk
 (0xFFFFFFFFUL << 
SPI_FREQUENCY_FREQUENCY_Pos
è

	)

5925 
	#SPI_FREQUENCY_FREQUENCY_K125
 (0x02000000ULè

	)

5926 
	#SPI_FREQUENCY_FREQUENCY_K250
 (0x04000000ULè

	)

5927 
	#SPI_FREQUENCY_FREQUENCY_K500
 (0x08000000ULè

	)

5928 
	#SPI_FREQUENCY_FREQUENCY_M1
 (0x10000000ULè

	)

5929 
	#SPI_FREQUENCY_FREQUENCY_M2
 (0x20000000ULè

	)

5930 
	#SPI_FREQUENCY_FREQUENCY_M4
 (0x40000000ULè

	)

5931 
	#SPI_FREQUENCY_FREQUENCY_M8
 (0x80000000ULè

	)

5937 
	#SPI_CONFIG_CPOL_Pos
 (2ULè

	)

5938 
	#SPI_CONFIG_CPOL_Msk
 (0x1UL << 
SPI_CONFIG_CPOL_Pos
è

	)

5939 
	#SPI_CONFIG_CPOL_AùiveHigh
 (0ULè

	)

5940 
	#SPI_CONFIG_CPOL_AùiveLow
 (1ULè

	)

5943 
	#SPI_CONFIG_CPHA_Pos
 (1ULè

	)

5944 
	#SPI_CONFIG_CPHA_Msk
 (0x1UL << 
SPI_CONFIG_CPHA_Pos
è

	)

5945 
	#SPI_CONFIG_CPHA_L—dšg
 (0ULè

	)

5946 
	#SPI_CONFIG_CPHA_T¿žšg
 (1ULè

	)

5949 
	#SPI_CONFIG_ORDER_Pos
 (0ULè

	)

5950 
	#SPI_CONFIG_ORDER_Msk
 (0x1UL << 
SPI_CONFIG_ORDER_Pos
è

	)

5951 
	#SPI_CONFIG_ORDER_MsbFœ¡
 (0ULè

	)

5952 
	#SPI_CONFIG_ORDER_LsbFœ¡
 (1ULè

	)

5958 
	#SPI_POWER_POWER_Pos
 (0ULè

	)

5959 
	#SPI_POWER_POWER_Msk
 (0x1UL << 
SPI_POWER_POWER_Pos
è

	)

5960 
	#SPI_POWER_POWER_Di§bËd
 (0ULè

	)

5961 
	#SPI_POWER_POWER_EÇbËd
 (1ULè

	)

5971 
	#SPIS_SHORTS_END_ACQUIRE_Pos
 (2ULè

	)

5972 
	#SPIS_SHORTS_END_ACQUIRE_Msk
 (0x1UL << 
SPIS_SHORTS_END_ACQUIRE_Pos
è

	)

5973 
	#SPIS_SHORTS_END_ACQUIRE_Di§bËd
 (0ULè

	)

5974 
	#SPIS_SHORTS_END_ACQUIRE_EÇbËd
 (1ULè

	)

5980 
	#SPIS_INTENSET_ACQUIRED_Pos
 (10ULè

	)

5981 
	#SPIS_INTENSET_ACQUIRED_Msk
 (0x1UL << 
SPIS_INTENSET_ACQUIRED_Pos
è

	)

5982 
	#SPIS_INTENSET_ACQUIRED_Di§bËd
 (0ULè

	)

5983 
	#SPIS_INTENSET_ACQUIRED_EÇbËd
 (1ULè

	)

5984 
	#SPIS_INTENSET_ACQUIRED_S‘
 (1ULè

	)

5987 
	#SPIS_INTENSET_END_Pos
 (1ULè

	)

5988 
	#SPIS_INTENSET_END_Msk
 (0x1UL << 
SPIS_INTENSET_END_Pos
è

	)

5989 
	#SPIS_INTENSET_END_Di§bËd
 (0ULè

	)

5990 
	#SPIS_INTENSET_END_EÇbËd
 (1ULè

	)

5991 
	#SPIS_INTENSET_END_S‘
 (1ULè

	)

5997 
	#SPIS_INTENCLR_ACQUIRED_Pos
 (10ULè

	)

5998 
	#SPIS_INTENCLR_ACQUIRED_Msk
 (0x1UL << 
SPIS_INTENCLR_ACQUIRED_Pos
è

	)

5999 
	#SPIS_INTENCLR_ACQUIRED_Di§bËd
 (0ULè

	)

6000 
	#SPIS_INTENCLR_ACQUIRED_EÇbËd
 (1ULè

	)

6001 
	#SPIS_INTENCLR_ACQUIRED_CË¬
 (1ULè

	)

6004 
	#SPIS_INTENCLR_END_Pos
 (1ULè

	)

6005 
	#SPIS_INTENCLR_END_Msk
 (0x1UL << 
SPIS_INTENCLR_END_Pos
è

	)

6006 
	#SPIS_INTENCLR_END_Di§bËd
 (0ULè

	)

6007 
	#SPIS_INTENCLR_END_EÇbËd
 (1ULè

	)

6008 
	#SPIS_INTENCLR_END_CË¬
 (1ULè

	)

6014 
	#SPIS_SEMSTAT_SEMSTAT_Pos
 (0ULè

	)

6015 
	#SPIS_SEMSTAT_SEMSTAT_Msk
 (0x3UL << 
SPIS_SEMSTAT_SEMSTAT_Pos
è

	)

6016 
	#SPIS_SEMSTAT_SEMSTAT_F»e
 (0x00ULè

	)

6017 
	#SPIS_SEMSTAT_SEMSTAT_CPU
 (0x01ULè

	)

6018 
	#SPIS_SEMSTAT_SEMSTAT_SPIS
 (0x02ULè

	)

6019 
	#SPIS_SEMSTAT_SEMSTAT_CPUP’dšg
 (0x03ULè

	)

6025 
	#SPIS_STATUS_OVERFLOW_Pos
 (1ULè

	)

6026 
	#SPIS_STATUS_OVERFLOW_Msk
 (0x1UL << 
SPIS_STATUS_OVERFLOW_Pos
è

	)

6027 
	#SPIS_STATUS_OVERFLOW_NÙP»£Á
 (0ULè

	)

6028 
	#SPIS_STATUS_OVERFLOW_P»£Á
 (1ULè

	)

6029 
	#SPIS_STATUS_OVERFLOW_CË¬
 (1ULè

	)

6032 
	#SPIS_STATUS_OVERREAD_Pos
 (0ULè

	)

6033 
	#SPIS_STATUS_OVERREAD_Msk
 (0x1UL << 
SPIS_STATUS_OVERREAD_Pos
è

	)

6034 
	#SPIS_STATUS_OVERREAD_NÙP»£Á
 (0ULè

	)

6035 
	#SPIS_STATUS_OVERREAD_P»£Á
 (1ULè

	)

6036 
	#SPIS_STATUS_OVERREAD_CË¬
 (1ULè

	)

6042 
	#SPIS_ENABLE_ENABLE_Pos
 (0ULè

	)

6043 
	#SPIS_ENABLE_ENABLE_Msk
 (0x7UL << 
SPIS_ENABLE_ENABLE_Pos
è

	)

6044 
	#SPIS_ENABLE_ENABLE_Di§bËd
 (0x00ULè

	)

6045 
	#SPIS_ENABLE_ENABLE_EÇbËd
 (0x02ULè

	)

6051 
	#SPIS_MAXRX_MAXRX_Pos
 (0ULè

	)

6052 
	#SPIS_MAXRX_MAXRX_Msk
 (0xFFUL << 
SPIS_MAXRX_MAXRX_Pos
è

	)

6058 
	#SPIS_AMOUNTRX_AMOUNTRX_Pos
 (0ULè

	)

6059 
	#SPIS_AMOUNTRX_AMOUNTRX_Msk
 (0xFFUL << 
SPIS_AMOUNTRX_AMOUNTRX_Pos
è

	)

6065 
	#SPIS_MAXTX_MAXTX_Pos
 (0ULè

	)

6066 
	#SPIS_MAXTX_MAXTX_Msk
 (0xFFUL << 
SPIS_MAXTX_MAXTX_Pos
è

	)

6072 
	#SPIS_AMOUNTTX_AMOUNTTX_Pos
 (0ULè

	)

6073 
	#SPIS_AMOUNTTX_AMOUNTTX_Msk
 (0xFFUL << 
SPIS_AMOUNTTX_AMOUNTTX_Pos
è

	)

6079 
	#SPIS_CONFIG_CPOL_Pos
 (2ULè

	)

6080 
	#SPIS_CONFIG_CPOL_Msk
 (0x1UL << 
SPIS_CONFIG_CPOL_Pos
è

	)

6081 
	#SPIS_CONFIG_CPOL_AùiveHigh
 (0ULè

	)

6082 
	#SPIS_CONFIG_CPOL_AùiveLow
 (1ULè

	)

6085 
	#SPIS_CONFIG_CPHA_Pos
 (1ULè

	)

6086 
	#SPIS_CONFIG_CPHA_Msk
 (0x1UL << 
SPIS_CONFIG_CPHA_Pos
è

	)

6087 
	#SPIS_CONFIG_CPHA_L—dšg
 (0ULè

	)

6088 
	#SPIS_CONFIG_CPHA_T¿žšg
 (1ULè

	)

6091 
	#SPIS_CONFIG_ORDER_Pos
 (0ULè

	)

6092 
	#SPIS_CONFIG_ORDER_Msk
 (0x1UL << 
SPIS_CONFIG_ORDER_Pos
è

	)

6093 
	#SPIS_CONFIG_ORDER_MsbFœ¡
 (0ULè

	)

6094 
	#SPIS_CONFIG_ORDER_LsbFœ¡
 (1ULè

	)

6100 
	#SPIS_DEF_DEF_Pos
 (0ULè

	)

6101 
	#SPIS_DEF_DEF_Msk
 (0xFFUL << 
SPIS_DEF_DEF_Pos
è

	)

6107 
	#SPIS_ORC_ORC_Pos
 (0ULè

	)

6108 
	#SPIS_ORC_ORC_Msk
 (0xFFUL << 
SPIS_ORC_ORC_Pos
è

	)

6114 
	#SPIS_POWER_POWER_Pos
 (0ULè

	)

6115 
	#SPIS_POWER_POWER_Msk
 (0x1UL << 
SPIS_POWER_POWER_Pos
è

	)

6116 
	#SPIS_POWER_POWER_Di§bËd
 (0ULè

	)

6117 
	#SPIS_POWER_POWER_EÇbËd
 (1ULè

	)

6127 
	#TEMP_INTENSET_DATARDY_Pos
 (0ULè

	)

6128 
	#TEMP_INTENSET_DATARDY_Msk
 (0x1UL << 
TEMP_INTENSET_DATARDY_Pos
è

	)

6129 
	#TEMP_INTENSET_DATARDY_Di§bËd
 (0ULè

	)

6130 
	#TEMP_INTENSET_DATARDY_EÇbËd
 (1ULè

	)

6131 
	#TEMP_INTENSET_DATARDY_S‘
 (1ULè

	)

6137 
	#TEMP_INTENCLR_DATARDY_Pos
 (0ULè

	)

6138 
	#TEMP_INTENCLR_DATARDY_Msk
 (0x1UL << 
TEMP_INTENCLR_DATARDY_Pos
è

	)

6139 
	#TEMP_INTENCLR_DATARDY_Di§bËd
 (0ULè

	)

6140 
	#TEMP_INTENCLR_DATARDY_EÇbËd
 (1ULè

	)

6141 
	#TEMP_INTENCLR_DATARDY_CË¬
 (1ULè

	)

6147 
	#TEMP_POWER_POWER_Pos
 (0ULè

	)

6148 
	#TEMP_POWER_POWER_Msk
 (0x1UL << 
TEMP_POWER_POWER_Pos
è

	)

6149 
	#TEMP_POWER_POWER_Di§bËd
 (0ULè

	)

6150 
	#TEMP_POWER_POWER_EÇbËd
 (1ULè

	)

6160 
	#TIMER_SHORTS_COMPARE3_STOP_Pos
 (11ULè

	)

6161 
	#TIMER_SHORTS_COMPARE3_STOP_Msk
 (0x1UL << 
TIMER_SHORTS_COMPARE3_STOP_Pos
è

	)

6162 
	#TIMER_SHORTS_COMPARE3_STOP_Di§bËd
 (0ULè

	)

6163 
	#TIMER_SHORTS_COMPARE3_STOP_EÇbËd
 (1ULè

	)

6166 
	#TIMER_SHORTS_COMPARE2_STOP_Pos
 (10ULè

	)

6167 
	#TIMER_SHORTS_COMPARE2_STOP_Msk
 (0x1UL << 
TIMER_SHORTS_COMPARE2_STOP_Pos
è

	)

6168 
	#TIMER_SHORTS_COMPARE2_STOP_Di§bËd
 (0ULè

	)

6169 
	#TIMER_SHORTS_COMPARE2_STOP_EÇbËd
 (1ULè

	)

6172 
	#TIMER_SHORTS_COMPARE1_STOP_Pos
 (9ULè

	)

6173 
	#TIMER_SHORTS_COMPARE1_STOP_Msk
 (0x1UL << 
TIMER_SHORTS_COMPARE1_STOP_Pos
è

	)

6174 
	#TIMER_SHORTS_COMPARE1_STOP_Di§bËd
 (0ULè

	)

6175 
	#TIMER_SHORTS_COMPARE1_STOP_EÇbËd
 (1ULè

	)

6178 
	#TIMER_SHORTS_COMPARE0_STOP_Pos
 (8ULè

	)

6179 
	#TIMER_SHORTS_COMPARE0_STOP_Msk
 (0x1UL << 
TIMER_SHORTS_COMPARE0_STOP_Pos
è

	)

6180 
	#TIMER_SHORTS_COMPARE0_STOP_Di§bËd
 (0ULè

	)

6181 
	#TIMER_SHORTS_COMPARE0_STOP_EÇbËd
 (1ULè

	)

6184 
	#TIMER_SHORTS_COMPARE3_CLEAR_Pos
 (3ULè

	)

6185 
	#TIMER_SHORTS_COMPARE3_CLEAR_Msk
 (0x1UL << 
TIMER_SHORTS_COMPARE3_CLEAR_Pos
è

	)

6186 
	#TIMER_SHORTS_COMPARE3_CLEAR_Di§bËd
 (0ULè

	)

6187 
	#TIMER_SHORTS_COMPARE3_CLEAR_EÇbËd
 (1ULè

	)

6190 
	#TIMER_SHORTS_COMPARE2_CLEAR_Pos
 (2ULè

	)

6191 
	#TIMER_SHORTS_COMPARE2_CLEAR_Msk
 (0x1UL << 
TIMER_SHORTS_COMPARE2_CLEAR_Pos
è

	)

6192 
	#TIMER_SHORTS_COMPARE2_CLEAR_Di§bËd
 (0ULè

	)

6193 
	#TIMER_SHORTS_COMPARE2_CLEAR_EÇbËd
 (1ULè

	)

6196 
	#TIMER_SHORTS_COMPARE1_CLEAR_Pos
 (1ULè

	)

6197 
	#TIMER_SHORTS_COMPARE1_CLEAR_Msk
 (0x1UL << 
TIMER_SHORTS_COMPARE1_CLEAR_Pos
è

	)

6198 
	#TIMER_SHORTS_COMPARE1_CLEAR_Di§bËd
 (0ULè

	)

6199 
	#TIMER_SHORTS_COMPARE1_CLEAR_EÇbËd
 (1ULè

	)

6202 
	#TIMER_SHORTS_COMPARE0_CLEAR_Pos
 (0ULè

	)

6203 
	#TIMER_SHORTS_COMPARE0_CLEAR_Msk
 (0x1UL << 
TIMER_SHORTS_COMPARE0_CLEAR_Pos
è

	)

6204 
	#TIMER_SHORTS_COMPARE0_CLEAR_Di§bËd
 (0ULè

	)

6205 
	#TIMER_SHORTS_COMPARE0_CLEAR_EÇbËd
 (1ULè

	)

6211 
	#TIMER_INTENSET_COMPARE3_Pos
 (19ULè

	)

6212 
	#TIMER_INTENSET_COMPARE3_Msk
 (0x1UL << 
TIMER_INTENSET_COMPARE3_Pos
è

	)

6213 
	#TIMER_INTENSET_COMPARE3_Di§bËd
 (0ULè

	)

6214 
	#TIMER_INTENSET_COMPARE3_EÇbËd
 (1ULè

	)

6215 
	#TIMER_INTENSET_COMPARE3_S‘
 (1ULè

	)

6218 
	#TIMER_INTENSET_COMPARE2_Pos
 (18ULè

	)

6219 
	#TIMER_INTENSET_COMPARE2_Msk
 (0x1UL << 
TIMER_INTENSET_COMPARE2_Pos
è

	)

6220 
	#TIMER_INTENSET_COMPARE2_Di§bËd
 (0ULè

	)

6221 
	#TIMER_INTENSET_COMPARE2_EÇbËd
 (1ULè

	)

6222 
	#TIMER_INTENSET_COMPARE2_S‘
 (1ULè

	)

6225 
	#TIMER_INTENSET_COMPARE1_Pos
 (17ULè

	)

6226 
	#TIMER_INTENSET_COMPARE1_Msk
 (0x1UL << 
TIMER_INTENSET_COMPARE1_Pos
è

	)

6227 
	#TIMER_INTENSET_COMPARE1_Di§bËd
 (0ULè

	)

6228 
	#TIMER_INTENSET_COMPARE1_EÇbËd
 (1ULè

	)

6229 
	#TIMER_INTENSET_COMPARE1_S‘
 (1ULè

	)

6232 
	#TIMER_INTENSET_COMPARE0_Pos
 (16ULè

	)

6233 
	#TIMER_INTENSET_COMPARE0_Msk
 (0x1UL << 
TIMER_INTENSET_COMPARE0_Pos
è

	)

6234 
	#TIMER_INTENSET_COMPARE0_Di§bËd
 (0ULè

	)

6235 
	#TIMER_INTENSET_COMPARE0_EÇbËd
 (1ULè

	)

6236 
	#TIMER_INTENSET_COMPARE0_S‘
 (1ULè

	)

6242 
	#TIMER_INTENCLR_COMPARE3_Pos
 (19ULè

	)

6243 
	#TIMER_INTENCLR_COMPARE3_Msk
 (0x1UL << 
TIMER_INTENCLR_COMPARE3_Pos
è

	)

6244 
	#TIMER_INTENCLR_COMPARE3_Di§bËd
 (0ULè

	)

6245 
	#TIMER_INTENCLR_COMPARE3_EÇbËd
 (1ULè

	)

6246 
	#TIMER_INTENCLR_COMPARE3_CË¬
 (1ULè

	)

6249 
	#TIMER_INTENCLR_COMPARE2_Pos
 (18ULè

	)

6250 
	#TIMER_INTENCLR_COMPARE2_Msk
 (0x1UL << 
TIMER_INTENCLR_COMPARE2_Pos
è

	)

6251 
	#TIMER_INTENCLR_COMPARE2_Di§bËd
 (0ULè

	)

6252 
	#TIMER_INTENCLR_COMPARE2_EÇbËd
 (1ULè

	)

6253 
	#TIMER_INTENCLR_COMPARE2_CË¬
 (1ULè

	)

6256 
	#TIMER_INTENCLR_COMPARE1_Pos
 (17ULè

	)

6257 
	#TIMER_INTENCLR_COMPARE1_Msk
 (0x1UL << 
TIMER_INTENCLR_COMPARE1_Pos
è

	)

6258 
	#TIMER_INTENCLR_COMPARE1_Di§bËd
 (0ULè

	)

6259 
	#TIMER_INTENCLR_COMPARE1_EÇbËd
 (1ULè

	)

6260 
	#TIMER_INTENCLR_COMPARE1_CË¬
 (1ULè

	)

6263 
	#TIMER_INTENCLR_COMPARE0_Pos
 (16ULè

	)

6264 
	#TIMER_INTENCLR_COMPARE0_Msk
 (0x1UL << 
TIMER_INTENCLR_COMPARE0_Pos
è

	)

6265 
	#TIMER_INTENCLR_COMPARE0_Di§bËd
 (0ULè

	)

6266 
	#TIMER_INTENCLR_COMPARE0_EÇbËd
 (1ULè

	)

6267 
	#TIMER_INTENCLR_COMPARE0_CË¬
 (1ULè

	)

6273 
	#TIMER_MODE_MODE_Pos
 (0ULè

	)

6274 
	#TIMER_MODE_MODE_Msk
 (0x1UL << 
TIMER_MODE_MODE_Pos
è

	)

6275 
	#TIMER_MODE_MODE_Tim”
 (0ULè

	)

6276 
	#TIMER_MODE_MODE_CouÁ”
 (1ULè

	)

6282 
	#TIMER_BITMODE_BITMODE_Pos
 (0ULè

	)

6283 
	#TIMER_BITMODE_BITMODE_Msk
 (0x3UL << 
TIMER_BITMODE_BITMODE_Pos
è

	)

6284 
	#TIMER_BITMODE_BITMODE_16B™
 (0x00ULè

	)

6285 
	#TIMER_BITMODE_BITMODE_08B™
 (0x01ULè

	)

6286 
	#TIMER_BITMODE_BITMODE_24B™
 (0x02ULè

	)

6287 
	#TIMER_BITMODE_BITMODE_32B™
 (0x03ULè

	)

6293 
	#TIMER_PRESCALER_PRESCALER_Pos
 (0ULè

	)

6294 
	#TIMER_PRESCALER_PRESCALER_Msk
 (0xFUL << 
TIMER_PRESCALER_PRESCALER_Pos
è

	)

6300 
	#TIMER_POWER_POWER_Pos
 (0ULè

	)

6301 
	#TIMER_POWER_POWER_Msk
 (0x1UL << 
TIMER_POWER_POWER_Pos
è

	)

6302 
	#TIMER_POWER_POWER_Di§bËd
 (0ULè

	)

6303 
	#TIMER_POWER_POWER_EÇbËd
 (1ULè

	)

6313 
	#TWI_SHORTS_BB_STOP_Pos
 (1ULè

	)

6314 
	#TWI_SHORTS_BB_STOP_Msk
 (0x1UL << 
TWI_SHORTS_BB_STOP_Pos
è

	)

6315 
	#TWI_SHORTS_BB_STOP_Di§bËd
 (0ULè

	)

6316 
	#TWI_SHORTS_BB_STOP_EÇbËd
 (1ULè

	)

6319 
	#TWI_SHORTS_BB_SUSPEND_Pos
 (0ULè

	)

6320 
	#TWI_SHORTS_BB_SUSPEND_Msk
 (0x1UL << 
TWI_SHORTS_BB_SUSPEND_Pos
è

	)

6321 
	#TWI_SHORTS_BB_SUSPEND_Di§bËd
 (0ULè

	)

6322 
	#TWI_SHORTS_BB_SUSPEND_EÇbËd
 (1ULè

	)

6328 
	#TWI_INTENSET_SUSPENDED_Pos
 (18ULè

	)

6329 
	#TWI_INTENSET_SUSPENDED_Msk
 (0x1UL << 
TWI_INTENSET_SUSPENDED_Pos
è

	)

6330 
	#TWI_INTENSET_SUSPENDED_Di§bËd
 (0ULè

	)

6331 
	#TWI_INTENSET_SUSPENDED_EÇbËd
 (1ULè

	)

6332 
	#TWI_INTENSET_SUSPENDED_S‘
 (1ULè

	)

6335 
	#TWI_INTENSET_BB_Pos
 (14ULè

	)

6336 
	#TWI_INTENSET_BB_Msk
 (0x1UL << 
TWI_INTENSET_BB_Pos
è

	)

6337 
	#TWI_INTENSET_BB_Di§bËd
 (0ULè

	)

6338 
	#TWI_INTENSET_BB_EÇbËd
 (1ULè

	)

6339 
	#TWI_INTENSET_BB_S‘
 (1ULè

	)

6342 
	#TWI_INTENSET_ERROR_Pos
 (9ULè

	)

6343 
	#TWI_INTENSET_ERROR_Msk
 (0x1UL << 
TWI_INTENSET_ERROR_Pos
è

	)

6344 
	#TWI_INTENSET_ERROR_Di§bËd
 (0ULè

	)

6345 
	#TWI_INTENSET_ERROR_EÇbËd
 (1ULè

	)

6346 
	#TWI_INTENSET_ERROR_S‘
 (1ULè

	)

6349 
	#TWI_INTENSET_TXDSENT_Pos
 (7ULè

	)

6350 
	#TWI_INTENSET_TXDSENT_Msk
 (0x1UL << 
TWI_INTENSET_TXDSENT_Pos
è

	)

6351 
	#TWI_INTENSET_TXDSENT_Di§bËd
 (0ULè

	)

6352 
	#TWI_INTENSET_TXDSENT_EÇbËd
 (1ULè

	)

6353 
	#TWI_INTENSET_TXDSENT_S‘
 (1ULè

	)

6356 
	#TWI_INTENSET_RXDREADY_Pos
 (2ULè

	)

6357 
	#TWI_INTENSET_RXDREADY_Msk
 (0x1UL << 
TWI_INTENSET_RXDREADY_Pos
è

	)

6358 
	#TWI_INTENSET_RXDREADY_Di§bËd
 (0ULè

	)

6359 
	#TWI_INTENSET_RXDREADY_EÇbËd
 (1ULè

	)

6360 
	#TWI_INTENSET_RXDREADY_S‘
 (1ULè

	)

6363 
	#TWI_INTENSET_STOPPED_Pos
 (1ULè

	)

6364 
	#TWI_INTENSET_STOPPED_Msk
 (0x1UL << 
TWI_INTENSET_STOPPED_Pos
è

	)

6365 
	#TWI_INTENSET_STOPPED_Di§bËd
 (0ULè

	)

6366 
	#TWI_INTENSET_STOPPED_EÇbËd
 (1ULè

	)

6367 
	#TWI_INTENSET_STOPPED_S‘
 (1ULè

	)

6373 
	#TWI_INTENCLR_SUSPENDED_Pos
 (18ULè

	)

6374 
	#TWI_INTENCLR_SUSPENDED_Msk
 (0x1UL << 
TWI_INTENCLR_SUSPENDED_Pos
è

	)

6375 
	#TWI_INTENCLR_SUSPENDED_Di§bËd
 (0ULè

	)

6376 
	#TWI_INTENCLR_SUSPENDED_EÇbËd
 (1ULè

	)

6377 
	#TWI_INTENCLR_SUSPENDED_CË¬
 (1ULè

	)

6380 
	#TWI_INTENCLR_BB_Pos
 (14ULè

	)

6381 
	#TWI_INTENCLR_BB_Msk
 (0x1UL << 
TWI_INTENCLR_BB_Pos
è

	)

6382 
	#TWI_INTENCLR_BB_Di§bËd
 (0ULè

	)

6383 
	#TWI_INTENCLR_BB_EÇbËd
 (1ULè

	)

6384 
	#TWI_INTENCLR_BB_CË¬
 (1ULè

	)

6387 
	#TWI_INTENCLR_ERROR_Pos
 (9ULè

	)

6388 
	#TWI_INTENCLR_ERROR_Msk
 (0x1UL << 
TWI_INTENCLR_ERROR_Pos
è

	)

6389 
	#TWI_INTENCLR_ERROR_Di§bËd
 (0ULè

	)

6390 
	#TWI_INTENCLR_ERROR_EÇbËd
 (1ULè

	)

6391 
	#TWI_INTENCLR_ERROR_CË¬
 (1ULè

	)

6394 
	#TWI_INTENCLR_TXDSENT_Pos
 (7ULè

	)

6395 
	#TWI_INTENCLR_TXDSENT_Msk
 (0x1UL << 
TWI_INTENCLR_TXDSENT_Pos
è

	)

6396 
	#TWI_INTENCLR_TXDSENT_Di§bËd
 (0ULè

	)

6397 
	#TWI_INTENCLR_TXDSENT_EÇbËd
 (1ULè

	)

6398 
	#TWI_INTENCLR_TXDSENT_CË¬
 (1ULè

	)

6401 
	#TWI_INTENCLR_RXDREADY_Pos
 (2ULè

	)

6402 
	#TWI_INTENCLR_RXDREADY_Msk
 (0x1UL << 
TWI_INTENCLR_RXDREADY_Pos
è

	)

6403 
	#TWI_INTENCLR_RXDREADY_Di§bËd
 (0ULè

	)

6404 
	#TWI_INTENCLR_RXDREADY_EÇbËd
 (1ULè

	)

6405 
	#TWI_INTENCLR_RXDREADY_CË¬
 (1ULè

	)

6408 
	#TWI_INTENCLR_STOPPED_Pos
 (1ULè

	)

6409 
	#TWI_INTENCLR_STOPPED_Msk
 (0x1UL << 
TWI_INTENCLR_STOPPED_Pos
è

	)

6410 
	#TWI_INTENCLR_STOPPED_Di§bËd
 (0ULè

	)

6411 
	#TWI_INTENCLR_STOPPED_EÇbËd
 (1ULè

	)

6412 
	#TWI_INTENCLR_STOPPED_CË¬
 (1ULè

	)

6418 
	#TWI_ERRORSRC_DNACK_Pos
 (2ULè

	)

6419 
	#TWI_ERRORSRC_DNACK_Msk
 (0x1UL << 
TWI_ERRORSRC_DNACK_Pos
è

	)

6420 
	#TWI_ERRORSRC_DNACK_NÙP»£Á
 (0ULè

	)

6421 
	#TWI_ERRORSRC_DNACK_P»£Á
 (1ULè

	)

6422 
	#TWI_ERRORSRC_DNACK_CË¬
 (1ULè

	)

6425 
	#TWI_ERRORSRC_ANACK_Pos
 (1ULè

	)

6426 
	#TWI_ERRORSRC_ANACK_Msk
 (0x1UL << 
TWI_ERRORSRC_ANACK_Pos
è

	)

6427 
	#TWI_ERRORSRC_ANACK_NÙP»£Á
 (0ULè

	)

6428 
	#TWI_ERRORSRC_ANACK_P»£Á
 (1ULè

	)

6429 
	#TWI_ERRORSRC_ANACK_CË¬
 (1ULè

	)

6435 
	#TWI_ENABLE_ENABLE_Pos
 (0ULè

	)

6436 
	#TWI_ENABLE_ENABLE_Msk
 (0x7UL << 
TWI_ENABLE_ENABLE_Pos
è

	)

6437 
	#TWI_ENABLE_ENABLE_Di§bËd
 (0x00ULè

	)

6438 
	#TWI_ENABLE_ENABLE_EÇbËd
 (0x05ULè

	)

6444 
	#TWI_RXD_RXD_Pos
 (0ULè

	)

6445 
	#TWI_RXD_RXD_Msk
 (0xFFUL << 
TWI_RXD_RXD_Pos
è

	)

6451 
	#TWI_TXD_TXD_Pos
 (0ULè

	)

6452 
	#TWI_TXD_TXD_Msk
 (0xFFUL << 
TWI_TXD_TXD_Pos
è

	)

6458 
	#TWI_FREQUENCY_FREQUENCY_Pos
 (0ULè

	)

6459 
	#TWI_FREQUENCY_FREQUENCY_Msk
 (0xFFFFFFFFUL << 
TWI_FREQUENCY_FREQUENCY_Pos
è

	)

6460 
	#TWI_FREQUENCY_FREQUENCY_K100
 (0x01980000ULè

	)

6461 
	#TWI_FREQUENCY_FREQUENCY_K250
 (0x04000000ULè

	)

6462 
	#TWI_FREQUENCY_FREQUENCY_K400
 (0x06680000ULè

	)

6468 
	#TWI_ADDRESS_ADDRESS_Pos
 (0ULè

	)

6469 
	#TWI_ADDRESS_ADDRESS_Msk
 (0x7FUL << 
TWI_ADDRESS_ADDRESS_Pos
è

	)

6475 
	#TWI_POWER_POWER_Pos
 (0ULè

	)

6476 
	#TWI_POWER_POWER_Msk
 (0x1UL << 
TWI_POWER_POWER_Pos
è

	)

6477 
	#TWI_POWER_POWER_Di§bËd
 (0ULè

	)

6478 
	#TWI_POWER_POWER_EÇbËd
 (1ULè

	)

6488 
	#UART_SHORTS_NCTS_STOPRX_Pos
 (4ULè

	)

6489 
	#UART_SHORTS_NCTS_STOPRX_Msk
 (0x1UL << 
UART_SHORTS_NCTS_STOPRX_Pos
è

	)

6490 
	#UART_SHORTS_NCTS_STOPRX_Di§bËd
 (0ULè

	)

6491 
	#UART_SHORTS_NCTS_STOPRX_EÇbËd
 (1ULè

	)

6494 
	#UART_SHORTS_CTS_STARTRX_Pos
 (3ULè

	)

6495 
	#UART_SHORTS_CTS_STARTRX_Msk
 (0x1UL << 
UART_SHORTS_CTS_STARTRX_Pos
è

	)

6496 
	#UART_SHORTS_CTS_STARTRX_Di§bËd
 (0ULè

	)

6497 
	#UART_SHORTS_CTS_STARTRX_EÇbËd
 (1ULè

	)

6503 
	#UART_INTENSET_RXTO_Pos
 (17ULè

	)

6504 
	#UART_INTENSET_RXTO_Msk
 (0x1UL << 
UART_INTENSET_RXTO_Pos
è

	)

6505 
	#UART_INTENSET_RXTO_Di§bËd
 (0ULè

	)

6506 
	#UART_INTENSET_RXTO_EÇbËd
 (1ULè

	)

6507 
	#UART_INTENSET_RXTO_S‘
 (1ULè

	)

6510 
	#UART_INTENSET_ERROR_Pos
 (9ULè

	)

6511 
	#UART_INTENSET_ERROR_Msk
 (0x1UL << 
UART_INTENSET_ERROR_Pos
è

	)

6512 
	#UART_INTENSET_ERROR_Di§bËd
 (0ULè

	)

6513 
	#UART_INTENSET_ERROR_EÇbËd
 (1ULè

	)

6514 
	#UART_INTENSET_ERROR_S‘
 (1ULè

	)

6517 
	#UART_INTENSET_TXDRDY_Pos
 (7ULè

	)

6518 
	#UART_INTENSET_TXDRDY_Msk
 (0x1UL << 
UART_INTENSET_TXDRDY_Pos
è

	)

6519 
	#UART_INTENSET_TXDRDY_Di§bËd
 (0ULè

	)

6520 
	#UART_INTENSET_TXDRDY_EÇbËd
 (1ULè

	)

6521 
	#UART_INTENSET_TXDRDY_S‘
 (1ULè

	)

6524 
	#UART_INTENSET_RXDRDY_Pos
 (2ULè

	)

6525 
	#UART_INTENSET_RXDRDY_Msk
 (0x1UL << 
UART_INTENSET_RXDRDY_Pos
è

	)

6526 
	#UART_INTENSET_RXDRDY_Di§bËd
 (0ULè

	)

6527 
	#UART_INTENSET_RXDRDY_EÇbËd
 (1ULè

	)

6528 
	#UART_INTENSET_RXDRDY_S‘
 (1ULè

	)

6531 
	#UART_INTENSET_NCTS_Pos
 (1ULè

	)

6532 
	#UART_INTENSET_NCTS_Msk
 (0x1UL << 
UART_INTENSET_NCTS_Pos
è

	)

6533 
	#UART_INTENSET_NCTS_Di§bËd
 (0ULè

	)

6534 
	#UART_INTENSET_NCTS_EÇbËd
 (1ULè

	)

6535 
	#UART_INTENSET_NCTS_S‘
 (1ULè

	)

6538 
	#UART_INTENSET_CTS_Pos
 (0ULè

	)

6539 
	#UART_INTENSET_CTS_Msk
 (0x1UL << 
UART_INTENSET_CTS_Pos
è

	)

6540 
	#UART_INTENSET_CTS_Di§bËd
 (0ULè

	)

6541 
	#UART_INTENSET_CTS_EÇbËd
 (1ULè

	)

6542 
	#UART_INTENSET_CTS_S‘
 (1ULè

	)

6548 
	#UART_INTENCLR_RXTO_Pos
 (17ULè

	)

6549 
	#UART_INTENCLR_RXTO_Msk
 (0x1UL << 
UART_INTENCLR_RXTO_Pos
è

	)

6550 
	#UART_INTENCLR_RXTO_Di§bËd
 (0ULè

	)

6551 
	#UART_INTENCLR_RXTO_EÇbËd
 (1ULè

	)

6552 
	#UART_INTENCLR_RXTO_CË¬
 (1ULè

	)

6555 
	#UART_INTENCLR_ERROR_Pos
 (9ULè

	)

6556 
	#UART_INTENCLR_ERROR_Msk
 (0x1UL << 
UART_INTENCLR_ERROR_Pos
è

	)

6557 
	#UART_INTENCLR_ERROR_Di§bËd
 (0ULè

	)

6558 
	#UART_INTENCLR_ERROR_EÇbËd
 (1ULè

	)

6559 
	#UART_INTENCLR_ERROR_CË¬
 (1ULè

	)

6562 
	#UART_INTENCLR_TXDRDY_Pos
 (7ULè

	)

6563 
	#UART_INTENCLR_TXDRDY_Msk
 (0x1UL << 
UART_INTENCLR_TXDRDY_Pos
è

	)

6564 
	#UART_INTENCLR_TXDRDY_Di§bËd
 (0ULè

	)

6565 
	#UART_INTENCLR_TXDRDY_EÇbËd
 (1ULè

	)

6566 
	#UART_INTENCLR_TXDRDY_CË¬
 (1ULè

	)

6569 
	#UART_INTENCLR_RXDRDY_Pos
 (2ULè

	)

6570 
	#UART_INTENCLR_RXDRDY_Msk
 (0x1UL << 
UART_INTENCLR_RXDRDY_Pos
è

	)

6571 
	#UART_INTENCLR_RXDRDY_Di§bËd
 (0ULè

	)

6572 
	#UART_INTENCLR_RXDRDY_EÇbËd
 (1ULè

	)

6573 
	#UART_INTENCLR_RXDRDY_CË¬
 (1ULè

	)

6576 
	#UART_INTENCLR_NCTS_Pos
 (1ULè

	)

6577 
	#UART_INTENCLR_NCTS_Msk
 (0x1UL << 
UART_INTENCLR_NCTS_Pos
è

	)

6578 
	#UART_INTENCLR_NCTS_Di§bËd
 (0ULè

	)

6579 
	#UART_INTENCLR_NCTS_EÇbËd
 (1ULè

	)

6580 
	#UART_INTENCLR_NCTS_CË¬
 (1ULè

	)

6583 
	#UART_INTENCLR_CTS_Pos
 (0ULè

	)

6584 
	#UART_INTENCLR_CTS_Msk
 (0x1UL << 
UART_INTENCLR_CTS_Pos
è

	)

6585 
	#UART_INTENCLR_CTS_Di§bËd
 (0ULè

	)

6586 
	#UART_INTENCLR_CTS_EÇbËd
 (1ULè

	)

6587 
	#UART_INTENCLR_CTS_CË¬
 (1ULè

	)

6593 
	#UART_ERRORSRC_BREAK_Pos
 (3ULè

	)

6594 
	#UART_ERRORSRC_BREAK_Msk
 (0x1UL << 
UART_ERRORSRC_BREAK_Pos
è

	)

6595 
	#UART_ERRORSRC_BREAK_NÙP»£Á
 (0ULè

	)

6596 
	#UART_ERRORSRC_BREAK_P»£Á
 (1ULè

	)

6597 
	#UART_ERRORSRC_BREAK_CË¬
 (1ULè

	)

6600 
	#UART_ERRORSRC_FRAMING_Pos
 (2ULè

	)

6601 
	#UART_ERRORSRC_FRAMING_Msk
 (0x1UL << 
UART_ERRORSRC_FRAMING_Pos
è

	)

6602 
	#UART_ERRORSRC_FRAMING_NÙP»£Á
 (0ULè

	)

6603 
	#UART_ERRORSRC_FRAMING_P»£Á
 (1ULè

	)

6604 
	#UART_ERRORSRC_FRAMING_CË¬
 (1ULè

	)

6607 
	#UART_ERRORSRC_PARITY_Pos
 (1ULè

	)

6608 
	#UART_ERRORSRC_PARITY_Msk
 (0x1UL << 
UART_ERRORSRC_PARITY_Pos
è

	)

6609 
	#UART_ERRORSRC_PARITY_NÙP»£Á
 (0ULè

	)

6610 
	#UART_ERRORSRC_PARITY_P»£Á
 (1ULè

	)

6611 
	#UART_ERRORSRC_PARITY_CË¬
 (1ULè

	)

6614 
	#UART_ERRORSRC_OVERRUN_Pos
 (0ULè

	)

6615 
	#UART_ERRORSRC_OVERRUN_Msk
 (0x1UL << 
UART_ERRORSRC_OVERRUN_Pos
è

	)

6616 
	#UART_ERRORSRC_OVERRUN_NÙP»£Á
 (0ULè

	)

6617 
	#UART_ERRORSRC_OVERRUN_P»£Á
 (1ULè

	)

6618 
	#UART_ERRORSRC_OVERRUN_CË¬
 (1ULè

	)

6624 
	#UART_ENABLE_ENABLE_Pos
 (0ULè

	)

6625 
	#UART_ENABLE_ENABLE_Msk
 (0x7UL << 
UART_ENABLE_ENABLE_Pos
è

	)

6626 
	#UART_ENABLE_ENABLE_Di§bËd
 (0x00ULè

	)

6627 
	#UART_ENABLE_ENABLE_EÇbËd
 (0x04ULè

	)

6633 
	#UART_RXD_RXD_Pos
 (0ULè

	)

6634 
	#UART_RXD_RXD_Msk
 (0xFFUL << 
UART_RXD_RXD_Pos
è

	)

6640 
	#UART_TXD_TXD_Pos
 (0ULè

	)

6641 
	#UART_TXD_TXD_Msk
 (0xFFUL << 
UART_TXD_TXD_Pos
è

	)

6647 
	#UART_BAUDRATE_BAUDRATE_Pos
 (0ULè

	)

6648 
	#UART_BAUDRATE_BAUDRATE_Msk
 (0xFFFFFFFFUL << 
UART_BAUDRATE_BAUDRATE_Pos
è

	)

6649 
	#UART_BAUDRATE_BAUDRATE_Baud1200
 (0x0004F000ULè

	)

6650 
	#UART_BAUDRATE_BAUDRATE_Baud2400
 (0x0009D000ULè

	)

6651 
	#UART_BAUDRATE_BAUDRATE_Baud4800
 (0x0013B000ULè

	)

6652 
	#UART_BAUDRATE_BAUDRATE_Baud9600
 (0x00275000ULè

	)

6653 
	#UART_BAUDRATE_BAUDRATE_Baud14400
 (0x003B0000ULè

	)

6654 
	#UART_BAUDRATE_BAUDRATE_Baud19200
 (0x004EA000ULè

	)

6655 
	#UART_BAUDRATE_BAUDRATE_Baud28800
 (0x0075F000ULè

	)

6656 
	#UART_BAUDRATE_BAUDRATE_Baud38400
 (0x009D5000ULè

	)

6657 
	#UART_BAUDRATE_BAUDRATE_Baud57600
 (0x00EBF000ULè

	)

6658 
	#UART_BAUDRATE_BAUDRATE_Baud76800
 (0x013A9000ULè

	)

6659 
	#UART_BAUDRATE_BAUDRATE_Baud115200
 (0x01D7E000ULè

	)

6660 
	#UART_BAUDRATE_BAUDRATE_Baud230400
 (0x03AFB000ULè

	)

6661 
	#UART_BAUDRATE_BAUDRATE_Baud250000
 (0x04000000ULè

	)

6662 
	#UART_BAUDRATE_BAUDRATE_Baud460800
 (0x075F7000ULè

	)

6663 
	#UART_BAUDRATE_BAUDRATE_Baud921600
 (0x0EBEDFA4ULè

	)

6664 
	#UART_BAUDRATE_BAUDRATE_Baud1M
 (0x10000000ULè

	)

6670 
	#UART_CONFIG_PARITY_Pos
 (1ULè

	)

6671 
	#UART_CONFIG_PARITY_Msk
 (0x7UL << 
UART_CONFIG_PARITY_Pos
è

	)

6672 
	#UART_CONFIG_PARITY_Exþuded
 (0ULè

	)

6673 
	#UART_CONFIG_PARITY_Inþuded
 (7ULè

	)

6676 
	#UART_CONFIG_HWFC_Pos
 (0ULè

	)

6677 
	#UART_CONFIG_HWFC_Msk
 (0x1UL << 
UART_CONFIG_HWFC_Pos
è

	)

6678 
	#UART_CONFIG_HWFC_Di§bËd
 (0ULè

	)

6679 
	#UART_CONFIG_HWFC_EÇbËd
 (1ULè

	)

6685 
	#UART_POWER_POWER_Pos
 (0ULè

	)

6686 
	#UART_POWER_POWER_Msk
 (0x1UL << 
UART_POWER_POWER_Pos
è

	)

6687 
	#UART_POWER_POWER_Di§bËd
 (0ULè

	)

6688 
	#UART_POWER_POWER_EÇbËd
 (1ULè

	)

6698 
	#UICR_RBPCONF_PALL_Pos
 (8ULè

	)

6699 
	#UICR_RBPCONF_PALL_Msk
 (0xFFUL << 
UICR_RBPCONF_PALL_Pos
è

	)

6700 
	#UICR_RBPCONF_PALL_Di§bËd
 (0xFFULè

	)

6701 
	#UICR_RBPCONF_PALL_EÇbËd
 (0x00ULè

	)

6704 
	#UICR_RBPCONF_PR0_Pos
 (0ULè

	)

6705 
	#UICR_RBPCONF_PR0_Msk
 (0xFFUL << 
UICR_RBPCONF_PR0_Pos
è

	)

6706 
	#UICR_RBPCONF_PR0_Di§bËd
 (0xFFULè

	)

6707 
	#UICR_RBPCONF_PR0_EÇbËd
 (0x00ULè

	)

6713 
	#UICR_XTALFREQ_XTALFREQ_Pos
 (0ULè

	)

6714 
	#UICR_XTALFREQ_XTALFREQ_Msk
 (0xFFUL << 
UICR_XTALFREQ_XTALFREQ_Pos
è

	)

6715 
	#UICR_XTALFREQ_XTALFREQ_16MHz
 (0xFFULè

	)

6716 
	#UICR_XTALFREQ_XTALFREQ_32MHz
 (0x00ULè

	)

6722 
	#UICR_FWID_FWID_Pos
 (0ULè

	)

6723 
	#UICR_FWID_FWID_Msk
 (0xFFFFUL << 
UICR_FWID_FWID_Pos
è

	)

6733 
	#WDT_INTENSET_TIMEOUT_Pos
 (0ULè

	)

6734 
	#WDT_INTENSET_TIMEOUT_Msk
 (0x1UL << 
WDT_INTENSET_TIMEOUT_Pos
è

	)

6735 
	#WDT_INTENSET_TIMEOUT_Di§bËd
 (0ULè

	)

6736 
	#WDT_INTENSET_TIMEOUT_EÇbËd
 (1ULè

	)

6737 
	#WDT_INTENSET_TIMEOUT_S‘
 (1ULè

	)

6743 
	#WDT_INTENCLR_TIMEOUT_Pos
 (0ULè

	)

6744 
	#WDT_INTENCLR_TIMEOUT_Msk
 (0x1UL << 
WDT_INTENCLR_TIMEOUT_Pos
è

	)

6745 
	#WDT_INTENCLR_TIMEOUT_Di§bËd
 (0ULè

	)

6746 
	#WDT_INTENCLR_TIMEOUT_EÇbËd
 (1ULè

	)

6747 
	#WDT_INTENCLR_TIMEOUT_CË¬
 (1ULè

	)

6753 
	#WDT_RUNSTATUS_RUNSTATUS_Pos
 (0ULè

	)

6754 
	#WDT_RUNSTATUS_RUNSTATUS_Msk
 (0x1UL << 
WDT_RUNSTATUS_RUNSTATUS_Pos
è

	)

6755 
	#WDT_RUNSTATUS_RUNSTATUS_NÙRuÂšg
 (0ULè

	)

6756 
	#WDT_RUNSTATUS_RUNSTATUS_RuÂšg
 (1ULè

	)

6762 
	#WDT_REQSTATUS_RR7_Pos
 (7ULè

	)

6763 
	#WDT_REQSTATUS_RR7_Msk
 (0x1UL << 
WDT_REQSTATUS_RR7_Pos
è

	)

6764 
	#WDT_REQSTATUS_RR7_Di§bËdOrReque¡ed
 (0ULè

	)

6765 
	#WDT_REQSTATUS_RR7_EÇbËdAndUÄeque¡ed
 (1ULè

	)

6768 
	#WDT_REQSTATUS_RR6_Pos
 (6ULè

	)

6769 
	#WDT_REQSTATUS_RR6_Msk
 (0x1UL << 
WDT_REQSTATUS_RR6_Pos
è

	)

6770 
	#WDT_REQSTATUS_RR6_Di§bËdOrReque¡ed
 (0ULè

	)

6771 
	#WDT_REQSTATUS_RR6_EÇbËdAndUÄeque¡ed
 (1ULè

	)

6774 
	#WDT_REQSTATUS_RR5_Pos
 (5ULè

	)

6775 
	#WDT_REQSTATUS_RR5_Msk
 (0x1UL << 
WDT_REQSTATUS_RR5_Pos
è

	)

6776 
	#WDT_REQSTATUS_RR5_Di§bËdOrReque¡ed
 (0ULè

	)

6777 
	#WDT_REQSTATUS_RR5_EÇbËdAndUÄeque¡ed
 (1ULè

	)

6780 
	#WDT_REQSTATUS_RR4_Pos
 (4ULè

	)

6781 
	#WDT_REQSTATUS_RR4_Msk
 (0x1UL << 
WDT_REQSTATUS_RR4_Pos
è

	)

6782 
	#WDT_REQSTATUS_RR4_Di§bËdOrReque¡ed
 (0ULè

	)

6783 
	#WDT_REQSTATUS_RR4_EÇbËdAndUÄeque¡ed
 (1ULè

	)

6786 
	#WDT_REQSTATUS_RR3_Pos
 (3ULè

	)

6787 
	#WDT_REQSTATUS_RR3_Msk
 (0x1UL << 
WDT_REQSTATUS_RR3_Pos
è

	)

6788 
	#WDT_REQSTATUS_RR3_Di§bËdOrReque¡ed
 (0ULè

	)

6789 
	#WDT_REQSTATUS_RR3_EÇbËdAndUÄeque¡ed
 (1ULè

	)

6792 
	#WDT_REQSTATUS_RR2_Pos
 (2ULè

	)

6793 
	#WDT_REQSTATUS_RR2_Msk
 (0x1UL << 
WDT_REQSTATUS_RR2_Pos
è

	)

6794 
	#WDT_REQSTATUS_RR2_Di§bËdOrReque¡ed
 (0ULè

	)

6795 
	#WDT_REQSTATUS_RR2_EÇbËdAndUÄeque¡ed
 (1ULè

	)

6798 
	#WDT_REQSTATUS_RR1_Pos
 (1ULè

	)

6799 
	#WDT_REQSTATUS_RR1_Msk
 (0x1UL << 
WDT_REQSTATUS_RR1_Pos
è

	)

6800 
	#WDT_REQSTATUS_RR1_Di§bËdOrReque¡ed
 (0ULè

	)

6801 
	#WDT_REQSTATUS_RR1_EÇbËdAndUÄeque¡ed
 (1ULè

	)

6804 
	#WDT_REQSTATUS_RR0_Pos
 (0ULè

	)

6805 
	#WDT_REQSTATUS_RR0_Msk
 (0x1UL << 
WDT_REQSTATUS_RR0_Pos
è

	)

6806 
	#WDT_REQSTATUS_RR0_Di§bËdOrReque¡ed
 (0ULè

	)

6807 
	#WDT_REQSTATUS_RR0_EÇbËdAndUÄeque¡ed
 (1ULè

	)

6813 
	#WDT_RREN_RR7_Pos
 (7ULè

	)

6814 
	#WDT_RREN_RR7_Msk
 (0x1UL << 
WDT_RREN_RR7_Pos
è

	)

6815 
	#WDT_RREN_RR7_Di§bËd
 (0ULè

	)

6816 
	#WDT_RREN_RR7_EÇbËd
 (1ULè

	)

6819 
	#WDT_RREN_RR6_Pos
 (6ULè

	)

6820 
	#WDT_RREN_RR6_Msk
 (0x1UL << 
WDT_RREN_RR6_Pos
è

	)

6821 
	#WDT_RREN_RR6_Di§bËd
 (0ULè

	)

6822 
	#WDT_RREN_RR6_EÇbËd
 (1ULè

	)

6825 
	#WDT_RREN_RR5_Pos
 (5ULè

	)

6826 
	#WDT_RREN_RR5_Msk
 (0x1UL << 
WDT_RREN_RR5_Pos
è

	)

6827 
	#WDT_RREN_RR5_Di§bËd
 (0ULè

	)

6828 
	#WDT_RREN_RR5_EÇbËd
 (1ULè

	)

6831 
	#WDT_RREN_RR4_Pos
 (4ULè

	)

6832 
	#WDT_RREN_RR4_Msk
 (0x1UL << 
WDT_RREN_RR4_Pos
è

	)

6833 
	#WDT_RREN_RR4_Di§bËd
 (0ULè

	)

6834 
	#WDT_RREN_RR4_EÇbËd
 (1ULè

	)

6837 
	#WDT_RREN_RR3_Pos
 (3ULè

	)

6838 
	#WDT_RREN_RR3_Msk
 (0x1UL << 
WDT_RREN_RR3_Pos
è

	)

6839 
	#WDT_RREN_RR3_Di§bËd
 (0ULè

	)

6840 
	#WDT_RREN_RR3_EÇbËd
 (1ULè

	)

6843 
	#WDT_RREN_RR2_Pos
 (2ULè

	)

6844 
	#WDT_RREN_RR2_Msk
 (0x1UL << 
WDT_RREN_RR2_Pos
è

	)

6845 
	#WDT_RREN_RR2_Di§bËd
 (0ULè

	)

6846 
	#WDT_RREN_RR2_EÇbËd
 (1ULè

	)

6849 
	#WDT_RREN_RR1_Pos
 (1ULè

	)

6850 
	#WDT_RREN_RR1_Msk
 (0x1UL << 
WDT_RREN_RR1_Pos
è

	)

6851 
	#WDT_RREN_RR1_Di§bËd
 (0ULè

	)

6852 
	#WDT_RREN_RR1_EÇbËd
 (1ULè

	)

6855 
	#WDT_RREN_RR0_Pos
 (0ULè

	)

6856 
	#WDT_RREN_RR0_Msk
 (0x1UL << 
WDT_RREN_RR0_Pos
è

	)

6857 
	#WDT_RREN_RR0_Di§bËd
 (0ULè

	)

6858 
	#WDT_RREN_RR0_EÇbËd
 (1ULè

	)

6864 
	#WDT_CONFIG_HALT_Pos
 (3ULè

	)

6865 
	#WDT_CONFIG_HALT_Msk
 (0x1UL << 
WDT_CONFIG_HALT_Pos
è

	)

6866 
	#WDT_CONFIG_HALT_Pau£
 (0ULè

	)

6867 
	#WDT_CONFIG_HALT_Run
 (1ULè

	)

6870 
	#WDT_CONFIG_SLEEP_Pos
 (0ULè

	)

6871 
	#WDT_CONFIG_SLEEP_Msk
 (0x1UL << 
WDT_CONFIG_SLEEP_Pos
è

	)

6872 
	#WDT_CONFIG_SLEEP_Pau£
 (0ULè

	)

6873 
	#WDT_CONFIG_SLEEP_Run
 (1ULè

	)

6879 
	#WDT_RR_RR_Pos
 (0ULè

	)

6880 
	#WDT_RR_RR_Msk
 (0xFFFFFFFFUL << 
WDT_RR_RR_Pos
è

	)

6881 
	#WDT_RR_RR_R–ßd
 (0x6E524635ULè

	)

6887 
	#WDT_POWER_POWER_Pos
 (0ULè

	)

6888 
	#WDT_POWER_POWER_Msk
 (0x1UL << 
WDT_POWER_POWER_Pos
è

	)

6889 
	#WDT_POWER_POWER_Di§bËd
 (0ULè

	)

6890 
	#WDT_POWER_POWER_EÇbËd
 (1ULè

	)

	@H:\WORKSPACE\NRF51\SmartWatch\Inc\nrf51_deprecated.h

30 #iâdeà
NRF51_DEPRECATED_H


31 
	#NRF51_DEPRECATED_H


	)

42 
	#ERASEPCR0
 
ERASEPROTECTEDPAGE


	)

44 
	#ERASEPCR1
 
ERASEPAGE


	)

48 
	#LPCOMP_COMP_IRQHªdËr
 
LPCOMP_IRQHªdËr


	)

53 
	#MPU_PERR0_LPCOMP_COMP_Pos
 
MPU_PERR0_LPCOMP_Pos


	)

54 
	#MPU_PERR0_LPCOMP_COMP_Msk
 
MPU_PERR0_LPCOMP_Msk


	)

55 
	#MPU_PERR0_LPCOMP_COMP_InRegiÚ1
 
MPU_PERR0_LPCOMP_InRegiÚ1


	)

56 
	#MPU_PERR0_LPCOMP_COMP_InRegiÚ0
 
MPU_PERR0_LPCOMP_InRegiÚ0


	)

61 
	#POWER_RAMON_OFFRAM3_Pos
 (19UL)

	)

62 
	#POWER_RAMON_OFFRAM3_Msk
 (0x1UL << 
POWER_RAMON_OFFRAM3_Pos
)

	)

63 
	#POWER_RAMON_OFFRAM3_RAM3Off
 (0UL)

	)

64 
	#POWER_RAMON_OFFRAM3_RAM3On
 (1UL)

	)

66 
	#POWER_RAMON_OFFRAM2_Pos
 (18UL)

	)

67 
	#POWER_RAMON_OFFRAM2_Msk
 (0x1UL << 
POWER_RAMON_OFFRAM2_Pos
)

	)

68 
	#POWER_RAMON_OFFRAM2_RAM2Off
 (0UL)

	)

69 
	#POWER_RAMON_OFFRAM2_RAM2On
 (1UL)

	)

71 
	#POWER_RAMON_ONRAM3_Pos
 (3UL)

	)

72 
	#POWER_RAMON_ONRAM3_Msk
 (0x1UL << 
POWER_RAMON_ONRAM3_Pos
)

	)

73 
	#POWER_RAMON_ONRAM3_RAM3Off
 (0UL)

	)

74 
	#POWER_RAMON_ONRAM3_RAM3On
 (1UL)

	)

76 
	#POWER_RAMON_ONRAM2_Pos
 (2UL)

	)

77 
	#POWER_RAMON_ONRAM2_Msk
 (0x1UL << 
POWER_RAMON_ONRAM2_Pos
)

	)

78 
	#POWER_RAMON_ONRAM2_RAM2Off
 (0UL)

	)

79 
	#POWER_RAMON_ONRAM2_RAM2On
 (1UL)

	)

84 
	#RADIO_TXPOWER_TXPOWER_Neg40dBm
 
RADIO_TXPOWER_TXPOWER_Neg30dBm


	)

86 
	#RADIO_CRCCNF_SKIP_ADDR_Pos
 
RADIO_CRCCNF_SKIPADDR_Pos


	)

87 
	#RADIO_CRCCNF_SKIP_ADDR_Msk
 
RADIO_CRCCNF_SKIPADDR_Msk


	)

88 
	#RADIO_CRCCNF_SKIP_ADDR_Inþude
 
RADIO_CRCCNF_SKIPADDR_Inþude


	)

89 
	#RADIO_CRCCNF_SKIP_ADDR_Sk
 
RADIO_CRCCNF_SKIPADDR_Sk


	)

91 
	#RADIO_TEST_PLL_LOCK_Pos
 
RADIO_TEST_PLLLOCK_Pos


	)

92 
	#RADIO_TEST_PLL_LOCK_Msk
 
RADIO_TEST_PLLLOCK_Msk


	)

93 
	#RADIO_TEST_PLL_LOCK_Di§bËd
 
RADIO_TEST_PLLLOCK_Di§bËd


	)

94 
	#RADIO_TEST_PLL_LOCK_EÇbËd
 
RADIO_TEST_PLLLOCK_EÇbËd


	)

96 
	#RADIO_TEST_CONST_CARRIER_Pos
 
RADIO_TEST_CONSTCARRIER_Pos


	)

97 
	#RADIO_TEST_CONST_CARRIER_Msk
 
RADIO_TEST_CONSTCARRIER_Msk


	)

98 
	#RADIO_TEST_CONST_CARRIER_Di§bËd
 
RADIO_TEST_CONSTCARRIER_Di§bËd


	)

99 
	#RADIO_TEST_CONST_CARRIER_EÇbËd
 
RADIO_TEST_CONSTCARRIER_EÇbËd


	)

104 
	#SIZERAMBLOCK0
 
SIZERAMBLOCKS


	)

105 
	#SIZERAMBLOCK1
 
SIZERAMBLOCKS


	)

106 
	#SIZERAMBLOCK2
 
SIZERAMBLOCK
[2]

	)

107 
	#SIZERAMBLOCK3
 
SIZERAMBLOCK
[3]

	)

109 
	#DEVICEID0
 
DEVICEID
[0]

	)

110 
	#DEVICEID1
 
DEVICEID
[1]

	)

112 
	#ER0
 
ER
[0]

	)

113 
	#ER1
 
ER
[1]

	)

114 
	#ER2
 
ER
[2]

	)

115 
	#ER3
 
ER
[3]

	)

117 
	#IR0
 
IR
[0]

	)

118 
	#IR1
 
IR
[1]

	)

119 
	#IR2
 
IR
[2]

	)

120 
	#IR3
 
IR
[3]

	)

122 
	#DEVICEADDR0
 
DEVICEADDR
[0]

	)

123 
	#DEVICEADDR1
 
DEVICEADDR
[1]

	)

128 
	#TASKS_CHG0EN
 
TASKS_CHG
[0].
EN


	)

129 
	#TASKS_CHG0DIS
 
TASKS_CHG
[0].
DIS


	)

130 
	#TASKS_CHG1EN
 
TASKS_CHG
[1].
EN


	)

131 
	#TASKS_CHG1DIS
 
TASKS_CHG
[1].
DIS


	)

132 
	#TASKS_CHG2EN
 
TASKS_CHG
[2].
EN


	)

133 
	#TASKS_CHG2DIS
 
TASKS_CHG
[2].
DIS


	)

134 
	#TASKS_CHG3EN
 
TASKS_CHG
[3].
EN


	)

135 
	#TASKS_CHG3DIS
 
TASKS_CHG
[3].
DIS


	)

137 
	#CH0_EEP
 
CH
[0].
EEP


	)

138 
	#CH0_TEP
 
CH
[0].
TEP


	)

139 
	#CH1_EEP
 
CH
[1].
EEP


	)

140 
	#CH1_TEP
 
CH
[1].
TEP


	)

141 
	#CH2_EEP
 
CH
[2].
EEP


	)

142 
	#CH2_TEP
 
CH
[2].
TEP


	)

143 
	#CH3_EEP
 
CH
[3].
EEP


	)

144 
	#CH3_TEP
 
CH
[3].
TEP


	)

145 
	#CH4_EEP
 
CH
[4].
EEP


	)

146 
	#CH4_TEP
 
CH
[4].
TEP


	)

147 
	#CH5_EEP
 
CH
[5].
EEP


	)

148 
	#CH5_TEP
 
CH
[5].
TEP


	)

149 
	#CH6_EEP
 
CH
[6].
EEP


	)

150 
	#CH6_TEP
 
CH
[6].
TEP


	)

151 
	#CH7_EEP
 
CH
[7].
EEP


	)

152 
	#CH7_TEP
 
CH
[7].
TEP


	)

153 
	#CH8_EEP
 
CH
[8].
EEP


	)

154 
	#CH8_TEP
 
CH
[8].
TEP


	)

155 
	#CH9_EEP
 
CH
[9].
EEP


	)

156 
	#CH9_TEP
 
CH
[9].
TEP


	)

157 
	#CH10_EEP
 
CH
[10].
EEP


	)

158 
	#CH10_TEP
 
CH
[10].
TEP


	)

159 
	#CH11_EEP
 
CH
[11].
EEP


	)

160 
	#CH11_TEP
 
CH
[11].
TEP


	)

161 
	#CH12_EEP
 
CH
[12].
EEP


	)

162 
	#CH12_TEP
 
CH
[12].
TEP


	)

163 
	#CH13_EEP
 
CH
[13].
EEP


	)

164 
	#CH13_TEP
 
CH
[13].
TEP


	)

165 
	#CH14_EEP
 
CH
[14].
EEP


	)

166 
	#CH14_TEP
 
CH
[14].
TEP


	)

167 
	#CH15_EEP
 
CH
[15].
EEP


	)

168 
	#CH15_TEP
 
CH
[15].
TEP


	)

170 
	#CHG0
 
CHG
[0]

	)

171 
	#CHG1
 
CHG
[1]

	)

172 
	#CHG2
 
CHG
[2]

	)

173 
	#CHG3
 
CHG
[3]

	)

175 
	#PPI_CHG0_CH15_Pos
 
PPI_CHG_CH15_Pos


	)

176 
	#PPI_CHG0_CH15_Msk
 
PPI_CHG_CH15_Msk


	)

177 
	#PPI_CHG0_CH15_Exþuded
 
PPI_CHG_CH15_Exþuded


	)

178 
	#PPI_CHG0_CH15_Inþuded
 
PPI_CHG_CH15_Inþuded


	)

179 
	#PPI_CHG0_CH14_Pos
 
PPI_CHG_CH14_Pos


	)

180 
	#PPI_CHG0_CH14_Msk
 
PPI_CHG_CH14_Msk


	)

181 
	#PPI_CHG0_CH14_Exþuded
 
PPI_CHG_CH14_Exþuded


	)

182 
	#PPI_CHG0_CH14_Inþuded
 
PPI_CHG_CH14_Inþuded


	)

183 
	#PPI_CHG0_CH13_Pos
 
PPI_CHG_CH13_Pos


	)

184 
	#PPI_CHG0_CH13_Msk
 
PPI_CHG_CH13_Msk


	)

185 
	#PPI_CHG0_CH13_Exþuded
 
PPI_CHG_CH13_Exþuded


	)

186 
	#PPI_CHG0_CH13_Inþuded
 
PPI_CHG_CH13_Inþuded


	)

187 
	#PPI_CHG0_CH12_Pos
 
PPI_CHG_CH12_Pos


	)

188 
	#PPI_CHG0_CH12_Msk
 
PPI_CHG_CH12_Msk


	)

189 
	#PPI_CHG0_CH12_Exþuded
 
PPI_CHG_CH12_Exþuded


	)

190 
	#PPI_CHG0_CH12_Inþuded
 
PPI_CHG_CH12_Inþuded


	)

191 
	#PPI_CHG0_CH11_Pos
 
PPI_CHG_CH11_Pos


	)

192 
	#PPI_CHG0_CH11_Msk
 
PPI_CHG_CH11_Msk


	)

193 
	#PPI_CHG0_CH11_Exþuded
 
PPI_CHG_CH11_Exþuded


	)

194 
	#PPI_CHG0_CH11_Inþuded
 
PPI_CHG_CH11_Inþuded


	)

195 
	#PPI_CHG0_CH10_Pos
 
PPI_CHG_CH10_Pos


	)

196 
	#PPI_CHG0_CH10_Msk
 
PPI_CHG_CH10_Msk


	)

197 
	#PPI_CHG0_CH10_Exþuded
 
PPI_CHG_CH10_Exþuded


	)

198 
	#PPI_CHG0_CH10_Inþuded
 
PPI_CHG_CH10_Inþuded


	)

199 
	#PPI_CHG0_CH9_Pos
 
PPI_CHG_CH9_Pos


	)

200 
	#PPI_CHG0_CH9_Msk
 
PPI_CHG_CH9_Msk


	)

201 
	#PPI_CHG0_CH9_Exþuded
 
PPI_CHG_CH9_Exþuded


	)

202 
	#PPI_CHG0_CH9_Inþuded
 
PPI_CHG_CH9_Inþuded


	)

203 
	#PPI_CHG0_CH8_Pos
 
PPI_CHG_CH8_Pos


	)

204 
	#PPI_CHG0_CH8_Msk
 
PPI_CHG_CH8_Msk


	)

205 
	#PPI_CHG0_CH8_Exþuded
 
PPI_CHG_CH8_Exþuded


	)

206 
	#PPI_CHG0_CH8_Inþuded
 
PPI_CHG_CH8_Inþuded


	)

207 
	#PPI_CHG0_CH7_Pos
 
PPI_CHG_CH7_Pos


	)

208 
	#PPI_CHG0_CH7_Msk
 
PPI_CHG_CH7_Msk


	)

209 
	#PPI_CHG0_CH7_Exþuded
 
PPI_CHG_CH7_Exþuded


	)

210 
	#PPI_CHG0_CH7_Inþuded
 
PPI_CHG_CH7_Inþuded


	)

211 
	#PPI_CHG0_CH6_Pos
 
PPI_CHG_CH6_Pos


	)

212 
	#PPI_CHG0_CH6_Msk
 
PPI_CHG_CH6_Msk


	)

213 
	#PPI_CHG0_CH6_Exþuded
 
PPI_CHG_CH6_Exþuded


	)

214 
	#PPI_CHG0_CH6_Inþuded
 
PPI_CHG_CH6_Inþuded


	)

215 
	#PPI_CHG0_CH5_Pos
 
PPI_CHG_CH5_Pos


	)

216 
	#PPI_CHG0_CH5_Msk
 
PPI_CHG_CH5_Msk


	)

217 
	#PPI_CHG0_CH5_Exþuded
 
PPI_CHG_CH5_Exþuded


	)

218 
	#PPI_CHG0_CH5_Inþuded
 
PPI_CHG_CH5_Inþuded


	)

219 
	#PPI_CHG0_CH4_Pos
 
PPI_CHG_CH4_Pos


	)

220 
	#PPI_CHG0_CH4_Msk
 
PPI_CHG_CH4_Msk


	)

221 
	#PPI_CHG0_CH4_Exþuded
 
PPI_CHG_CH4_Exþuded


	)

222 
	#PPI_CHG0_CH4_Inþuded
 
PPI_CHG_CH4_Inþuded


	)

223 
	#PPI_CHG0_CH3_Pos
 
PPI_CHG_CH3_Pos


	)

224 
	#PPI_CHG0_CH3_Msk
 
PPI_CHG_CH3_Msk


	)

225 
	#PPI_CHG0_CH3_Exþuded
 
PPI_CHG_CH3_Exþuded


	)

226 
	#PPI_CHG0_CH3_Inþuded
 
PPI_CHG_CH3_Inþuded


	)

227 
	#PPI_CHG0_CH2_Pos
 
PPI_CHG_CH2_Pos


	)

228 
	#PPI_CHG0_CH2_Msk
 
PPI_CHG_CH2_Msk


	)

229 
	#PPI_CHG0_CH2_Exþuded
 
PPI_CHG_CH2_Exþuded


	)

230 
	#PPI_CHG0_CH2_Inþuded
 
PPI_CHG_CH2_Inþuded


	)

231 
	#PPI_CHG0_CH1_Pos
 
PPI_CHG_CH1_Pos


	)

232 
	#PPI_CHG0_CH1_Msk
 
PPI_CHG_CH1_Msk


	)

233 
	#PPI_CHG0_CH1_Exþuded
 
PPI_CHG_CH1_Exþuded


	)

234 
	#PPI_CHG0_CH1_Inþuded
 
PPI_CHG_CH1_Inþuded


	)

235 
	#PPI_CHG0_CH0_Pos
 
PPI_CHG_CH0_Pos


	)

236 
	#PPI_CHG0_CH0_Msk
 
PPI_CHG_CH0_Msk


	)

237 
	#PPI_CHG0_CH0_Exþuded
 
PPI_CHG_CH0_Exþuded


	)

238 
	#PPI_CHG0_CH0_Inþuded
 
PPI_CHG_CH0_Inþuded


	)

239 
	#PPI_CHG1_CH15_Pos
 
PPI_CHG_CH15_Pos


	)

240 
	#PPI_CHG1_CH15_Msk
 
PPI_CHG_CH15_Msk


	)

241 
	#PPI_CHG1_CH15_Exþuded
 
PPI_CHG_CH15_Exþuded


	)

242 
	#PPI_CHG1_CH15_Inþuded
 
PPI_CHG_CH15_Inþuded


	)

243 
	#PPI_CHG1_CH14_Pos
 
PPI_CHG_CH14_Pos


	)

244 
	#PPI_CHG1_CH14_Msk
 
PPI_CHG_CH14_Msk


	)

245 
	#PPI_CHG1_CH14_Exþuded
 
PPI_CHG_CH14_Exþuded


	)

246 
	#PPI_CHG1_CH14_Inþuded
 
PPI_CHG_CH14_Inþuded


	)

247 
	#PPI_CHG1_CH13_Pos
 
PPI_CHG_CH13_Pos


	)

248 
	#PPI_CHG1_CH13_Msk
 
PPI_CHG_CH13_Msk


	)

249 
	#PPI_CHG1_CH13_Exþuded
 
PPI_CHG_CH13_Exþuded


	)

250 
	#PPI_CHG1_CH13_Inþuded
 
PPI_CHG_CH13_Inþuded


	)

251 
	#PPI_CHG1_CH12_Pos
 
PPI_CHG_CH12_Pos


	)

252 
	#PPI_CHG1_CH12_Msk
 
PPI_CHG_CH12_Msk


	)

253 
	#PPI_CHG1_CH12_Exþuded
 
PPI_CHG_CH12_Exþuded


	)

254 
	#PPI_CHG1_CH12_Inþuded
 
PPI_CHG_CH12_Inþuded


	)

255 
	#PPI_CHG1_CH11_Pos
 
PPI_CHG_CH11_Pos


	)

256 
	#PPI_CHG1_CH11_Msk
 
PPI_CHG_CH11_Msk


	)

257 
	#PPI_CHG1_CH11_Exþuded
 
PPI_CHG_CH11_Exþuded


	)

258 
	#PPI_CHG1_CH11_Inþuded
 
PPI_CHG_CH11_Inþuded


	)

259 
	#PPI_CHG1_CH10_Pos
 
PPI_CHG_CH10_Pos


	)

260 
	#PPI_CHG1_CH10_Msk
 
PPI_CHG_CH10_Msk


	)

261 
	#PPI_CHG1_CH10_Exþuded
 
PPI_CHG_CH10_Exþuded


	)

262 
	#PPI_CHG1_CH10_Inþuded
 
PPI_CHG_CH10_Inþuded


	)

263 
	#PPI_CHG1_CH9_Pos
 
PPI_CHG_CH9_Pos


	)

264 
	#PPI_CHG1_CH9_Msk
 
PPI_CHG_CH9_Msk


	)

265 
	#PPI_CHG1_CH9_Exþuded
 
PPI_CHG_CH9_Exþuded


	)

266 
	#PPI_CHG1_CH9_Inþuded
 
PPI_CHG_CH9_Inþuded


	)

267 
	#PPI_CHG1_CH8_Pos
 
PPI_CHG_CH8_Pos


	)

268 
	#PPI_CHG1_CH8_Msk
 
PPI_CHG_CH8_Msk


	)

269 
	#PPI_CHG1_CH8_Exþuded
 
PPI_CHG_CH8_Exþuded


	)

270 
	#PPI_CHG1_CH8_Inþuded
 
PPI_CHG_CH8_Inþuded


	)

271 
	#PPI_CHG1_CH7_Pos
 
PPI_CHG_CH7_Pos


	)

272 
	#PPI_CHG1_CH7_Msk
 
PPI_CHG_CH7_Msk


	)

273 
	#PPI_CHG1_CH7_Exþuded
 
PPI_CHG_CH7_Exþuded


	)

274 
	#PPI_CHG1_CH7_Inþuded
 
PPI_CHG_CH7_Inþuded


	)

275 
	#PPI_CHG1_CH6_Pos
 
PPI_CHG_CH6_Pos


	)

276 
	#PPI_CHG1_CH6_Msk
 
PPI_CHG_CH6_Msk


	)

277 
	#PPI_CHG1_CH6_Exþuded
 
PPI_CHG_CH6_Exþuded


	)

278 
	#PPI_CHG1_CH6_Inþuded
 
PPI_CHG_CH6_Inþuded


	)

279 
	#PPI_CHG1_CH5_Pos
 
PPI_CHG_CH5_Pos


	)

280 
	#PPI_CHG1_CH5_Msk
 
PPI_CHG_CH5_Msk


	)

281 
	#PPI_CHG1_CH5_Exþuded
 
PPI_CHG_CH5_Exþuded


	)

282 
	#PPI_CHG1_CH5_Inþuded
 
PPI_CHG_CH5_Inþuded


	)

283 
	#PPI_CHG1_CH4_Pos
 
PPI_CHG_CH4_Pos


	)

284 
	#PPI_CHG1_CH4_Msk
 
PPI_CHG_CH4_Msk


	)

285 
	#PPI_CHG1_CH4_Exþuded
 
PPI_CHG_CH4_Exþuded


	)

286 
	#PPI_CHG1_CH4_Inþuded
 
PPI_CHG_CH4_Inþuded


	)

287 
	#PPI_CHG1_CH3_Pos
 
PPI_CHG_CH3_Pos


	)

288 
	#PPI_CHG1_CH3_Msk
 
PPI_CHG_CH3_Msk


	)

289 
	#PPI_CHG1_CH3_Exþuded
 
PPI_CHG_CH3_Exþuded


	)

290 
	#PPI_CHG1_CH3_Inþuded
 
PPI_CHG_CH3_Inþuded


	)

291 
	#PPI_CHG1_CH2_Pos
 
PPI_CHG_CH2_Pos


	)

292 
	#PPI_CHG1_CH2_Msk
 
PPI_CHG_CH2_Msk


	)

293 
	#PPI_CHG1_CH2_Exþuded
 
PPI_CHG_CH2_Exþuded


	)

294 
	#PPI_CHG1_CH2_Inþuded
 
PPI_CHG_CH2_Inþuded


	)

295 
	#PPI_CHG1_CH1_Pos
 
PPI_CHG_CH1_Pos


	)

296 
	#PPI_CHG1_CH1_Msk
 
PPI_CHG_CH1_Msk


	)

297 
	#PPI_CHG1_CH1_Exþuded
 
PPI_CHG_CH1_Exþuded


	)

298 
	#PPI_CHG1_CH1_Inþuded
 
PPI_CHG_CH1_Inþuded


	)

299 
	#PPI_CHG1_CH0_Pos
 
PPI_CHG_CH0_Pos


	)

300 
	#PPI_CHG1_CH0_Msk
 
PPI_CHG_CH0_Msk


	)

301 
	#PPI_CHG1_CH0_Exþuded
 
PPI_CHG_CH0_Exþuded


	)

302 
	#PPI_CHG1_CH0_Inþuded
 
PPI_CHG_CH0_Inþuded


	)

303 
	#PPI_CHG2_CH15_Pos
 
PPI_CHG_CH15_Pos


	)

304 
	#PPI_CHG2_CH15_Msk
 
PPI_CHG_CH15_Msk


	)

305 
	#PPI_CHG2_CH15_Exþuded
 
PPI_CHG_CH15_Exþuded


	)

306 
	#PPI_CHG2_CH15_Inþuded
 
PPI_CHG_CH15_Inþuded


	)

307 
	#PPI_CHG2_CH14_Pos
 
PPI_CHG_CH14_Pos


	)

308 
	#PPI_CHG2_CH14_Msk
 
PPI_CHG_CH14_Msk


	)

309 
	#PPI_CHG2_CH14_Exþuded
 
PPI_CHG_CH14_Exþuded


	)

310 
	#PPI_CHG2_CH14_Inþuded
 
PPI_CHG_CH14_Inþuded


	)

311 
	#PPI_CHG2_CH13_Pos
 
PPI_CHG_CH13_Pos


	)

312 
	#PPI_CHG2_CH13_Msk
 
PPI_CHG_CH13_Msk


	)

313 
	#PPI_CHG2_CH13_Exþuded
 
PPI_CHG_CH13_Exþuded


	)

314 
	#PPI_CHG2_CH13_Inþuded
 
PPI_CHG_CH13_Inþuded


	)

315 
	#PPI_CHG2_CH12_Pos
 
PPI_CHG_CH12_Pos


	)

316 
	#PPI_CHG2_CH12_Msk
 
PPI_CHG_CH12_Msk


	)

317 
	#PPI_CHG2_CH12_Exþuded
 
PPI_CHG_CH12_Exþuded


	)

318 
	#PPI_CHG2_CH12_Inþuded
 
PPI_CHG_CH12_Inþuded


	)

319 
	#PPI_CHG2_CH11_Pos
 
PPI_CHG_CH11_Pos


	)

320 
	#PPI_CHG2_CH11_Msk
 
PPI_CHG_CH11_Msk


	)

321 
	#PPI_CHG2_CH11_Exþuded
 
PPI_CHG_CH11_Exþuded


	)

322 
	#PPI_CHG2_CH11_Inþuded
 
PPI_CHG_CH11_Inþuded


	)

323 
	#PPI_CHG2_CH10_Pos
 
PPI_CHG_CH10_Pos


	)

324 
	#PPI_CHG2_CH10_Msk
 
PPI_CHG_CH10_Msk


	)

325 
	#PPI_CHG2_CH10_Exþuded
 
PPI_CHG_CH10_Exþuded


	)

326 
	#PPI_CHG2_CH10_Inþuded
 
PPI_CHG_CH10_Inþuded


	)

327 
	#PPI_CHG2_CH9_Pos
 
PPI_CHG_CH9_Pos


	)

328 
	#PPI_CHG2_CH9_Msk
 
PPI_CHG_CH9_Msk


	)

329 
	#PPI_CHG2_CH9_Exþuded
 
PPI_CHG_CH9_Exþuded


	)

330 
	#PPI_CHG2_CH9_Inþuded
 
PPI_CHG_CH9_Inþuded


	)

331 
	#PPI_CHG2_CH8_Pos
 
PPI_CHG_CH8_Pos


	)

332 
	#PPI_CHG2_CH8_Msk
 
PPI_CHG_CH8_Msk


	)

333 
	#PPI_CHG2_CH8_Exþuded
 
PPI_CHG_CH8_Exþuded


	)

334 
	#PPI_CHG2_CH8_Inþuded
 
PPI_CHG_CH8_Inþuded


	)

335 
	#PPI_CHG2_CH7_Pos
 
PPI_CHG_CH7_Pos


	)

336 
	#PPI_CHG2_CH7_Msk
 
PPI_CHG_CH7_Msk


	)

337 
	#PPI_CHG2_CH7_Exþuded
 
PPI_CHG_CH7_Exþuded


	)

338 
	#PPI_CHG2_CH7_Inþuded
 
PPI_CHG_CH7_Inþuded


	)

339 
	#PPI_CHG2_CH6_Pos
 
PPI_CHG_CH6_Pos


	)

340 
	#PPI_CHG2_CH6_Msk
 
PPI_CHG_CH6_Msk


	)

341 
	#PPI_CHG2_CH6_Exþuded
 
PPI_CHG_CH6_Exþuded


	)

342 
	#PPI_CHG2_CH6_Inþuded
 
PPI_CHG_CH6_Inþuded


	)

343 
	#PPI_CHG2_CH5_Pos
 
PPI_CHG_CH5_Pos


	)

344 
	#PPI_CHG2_CH5_Msk
 
PPI_CHG_CH5_Msk


	)

345 
	#PPI_CHG2_CH5_Exþuded
 
PPI_CHG_CH5_Exþuded


	)

346 
	#PPI_CHG2_CH5_Inþuded
 
PPI_CHG_CH5_Inþuded


	)

347 
	#PPI_CHG2_CH4_Pos
 
PPI_CHG_CH4_Pos


	)

348 
	#PPI_CHG2_CH4_Msk
 
PPI_CHG_CH4_Msk


	)

349 
	#PPI_CHG2_CH4_Exþuded
 
PPI_CHG_CH4_Exþuded


	)

350 
	#PPI_CHG2_CH4_Inþuded
 
PPI_CHG_CH4_Inþuded


	)

351 
	#PPI_CHG2_CH3_Pos
 
PPI_CHG_CH3_Pos


	)

352 
	#PPI_CHG2_CH3_Msk
 
PPI_CHG_CH3_Msk


	)

353 
	#PPI_CHG2_CH3_Exþuded
 
PPI_CHG_CH3_Exþuded


	)

354 
	#PPI_CHG2_CH3_Inþuded
 
PPI_CHG_CH3_Inþuded


	)

355 
	#PPI_CHG2_CH2_Pos
 
PPI_CHG_CH2_Pos


	)

356 
	#PPI_CHG2_CH2_Msk
 
PPI_CHG_CH2_Msk


	)

357 
	#PPI_CHG2_CH2_Exþuded
 
PPI_CHG_CH2_Exþuded


	)

358 
	#PPI_CHG2_CH2_Inþuded
 
PPI_CHG_CH2_Inþuded


	)

359 
	#PPI_CHG2_CH1_Pos
 
PPI_CHG_CH1_Pos


	)

360 
	#PPI_CHG2_CH1_Msk
 
PPI_CHG_CH1_Msk


	)

361 
	#PPI_CHG2_CH1_Exþuded
 
PPI_CHG_CH1_Exþuded


	)

362 
	#PPI_CHG2_CH1_Inþuded
 
PPI_CHG_CH1_Inþuded


	)

363 
	#PPI_CHG2_CH0_Pos
 
PPI_CHG_CH0_Pos


	)

364 
	#PPI_CHG2_CH0_Msk
 
PPI_CHG_CH0_Msk


	)

365 
	#PPI_CHG2_CH0_Exþuded
 
PPI_CHG_CH0_Exþuded


	)

366 
	#PPI_CHG2_CH0_Inþuded
 
PPI_CHG_CH0_Inþuded


	)

367 
	#PPI_CHG3_CH15_Pos
 
PPI_CHG_CH15_Pos


	)

368 
	#PPI_CHG3_CH15_Msk
 
PPI_CHG_CH15_Msk


	)

369 
	#PPI_CHG3_CH15_Exþuded
 
PPI_CHG_CH15_Exþuded


	)

370 
	#PPI_CHG3_CH15_Inþuded
 
PPI_CHG_CH15_Inþuded


	)

371 
	#PPI_CHG3_CH14_Pos
 
PPI_CHG_CH14_Pos


	)

372 
	#PPI_CHG3_CH14_Msk
 
PPI_CHG_CH14_Msk


	)

373 
	#PPI_CHG3_CH14_Exþuded
 
PPI_CHG_CH14_Exþuded


	)

374 
	#PPI_CHG3_CH14_Inþuded
 
PPI_CHG_CH14_Inþuded


	)

375 
	#PPI_CHG3_CH13_Pos
 
PPI_CHG_CH13_Pos


	)

376 
	#PPI_CHG3_CH13_Msk
 
PPI_CHG_CH13_Msk


	)

377 
	#PPI_CHG3_CH13_Exþuded
 
PPI_CHG_CH13_Exþuded


	)

378 
	#PPI_CHG3_CH13_Inþuded
 
PPI_CHG_CH13_Inþuded


	)

379 
	#PPI_CHG3_CH12_Pos
 
PPI_CHG_CH12_Pos


	)

380 
	#PPI_CHG3_CH12_Msk
 
PPI_CHG_CH12_Msk


	)

381 
	#PPI_CHG3_CH12_Exþuded
 
PPI_CHG_CH12_Exþuded


	)

382 
	#PPI_CHG3_CH12_Inþuded
 
PPI_CHG_CH12_Inþuded


	)

383 
	#PPI_CHG3_CH11_Pos
 
PPI_CHG_CH11_Pos


	)

384 
	#PPI_CHG3_CH11_Msk
 
PPI_CHG_CH11_Msk


	)

385 
	#PPI_CHG3_CH11_Exþuded
 
PPI_CHG_CH11_Exþuded


	)

386 
	#PPI_CHG3_CH11_Inþuded
 
PPI_CHG_CH11_Inþuded


	)

387 
	#PPI_CHG3_CH10_Pos
 
PPI_CHG_CH10_Pos


	)

388 
	#PPI_CHG3_CH10_Msk
 
PPI_CHG_CH10_Msk


	)

389 
	#PPI_CHG3_CH10_Exþuded
 
PPI_CHG_CH10_Exþuded


	)

390 
	#PPI_CHG3_CH10_Inþuded
 
PPI_CHG_CH10_Inþuded


	)

391 
	#PPI_CHG3_CH9_Pos
 
PPI_CHG_CH9_Pos


	)

392 
	#PPI_CHG3_CH9_Msk
 
PPI_CHG_CH9_Msk


	)

393 
	#PPI_CHG3_CH9_Exþuded
 
PPI_CHG_CH9_Exþuded


	)

394 
	#PPI_CHG3_CH9_Inþuded
 
PPI_CHG_CH9_Inþuded


	)

395 
	#PPI_CHG3_CH8_Pos
 
PPI_CHG_CH8_Pos


	)

396 
	#PPI_CHG3_CH8_Msk
 
PPI_CHG_CH8_Msk


	)

397 
	#PPI_CHG3_CH8_Exþuded
 
PPI_CHG_CH8_Exþuded


	)

398 
	#PPI_CHG3_CH8_Inþuded
 
PPI_CHG_CH8_Inþuded


	)

399 
	#PPI_CHG3_CH7_Pos
 
PPI_CHG_CH7_Pos


	)

400 
	#PPI_CHG3_CH7_Msk
 
PPI_CHG_CH7_Msk


	)

401 
	#PPI_CHG3_CH7_Exþuded
 
PPI_CHG_CH7_Exþuded


	)

402 
	#PPI_CHG3_CH7_Inþuded
 
PPI_CHG_CH7_Inþuded


	)

403 
	#PPI_CHG3_CH6_Pos
 
PPI_CHG_CH6_Pos


	)

404 
	#PPI_CHG3_CH6_Msk
 
PPI_CHG_CH6_Msk


	)

405 
	#PPI_CHG3_CH6_Exþuded
 
PPI_CHG_CH6_Exþuded


	)

406 
	#PPI_CHG3_CH6_Inþuded
 
PPI_CHG_CH6_Inþuded


	)

407 
	#PPI_CHG3_CH5_Pos
 
PPI_CHG_CH5_Pos


	)

408 
	#PPI_CHG3_CH5_Msk
 
PPI_CHG_CH5_Msk


	)

409 
	#PPI_CHG3_CH5_Exþuded
 
PPI_CHG_CH5_Exþuded


	)

410 
	#PPI_CHG3_CH5_Inþuded
 
PPI_CHG_CH5_Inþuded


	)

411 
	#PPI_CHG3_CH4_Pos
 
PPI_CHG_CH4_Pos


	)

412 
	#PPI_CHG3_CH4_Msk
 
PPI_CHG_CH4_Msk


	)

413 
	#PPI_CHG3_CH4_Exþuded
 
PPI_CHG_CH4_Exþuded


	)

414 
	#PPI_CHG3_CH4_Inþuded
 
PPI_CHG_CH4_Inþuded


	)

415 
	#PPI_CHG3_CH3_Pos
 
PPI_CHG_CH3_Pos


	)

416 
	#PPI_CHG3_CH3_Msk
 
PPI_CHG_CH3_Msk


	)

417 
	#PPI_CHG3_CH3_Exþuded
 
PPI_CHG_CH3_Exþuded


	)

418 
	#PPI_CHG3_CH3_Inþuded
 
PPI_CHG_CH3_Inþuded


	)

419 
	#PPI_CHG3_CH2_Pos
 
PPI_CHG_CH2_Pos


	)

420 
	#PPI_CHG3_CH2_Msk
 
PPI_CHG_CH2_Msk


	)

421 
	#PPI_CHG3_CH2_Exþuded
 
PPI_CHG_CH2_Exþuded


	)

422 
	#PPI_CHG3_CH2_Inþuded
 
PPI_CHG_CH2_Inþuded


	)

423 
	#PPI_CHG3_CH1_Pos
 
PPI_CHG_CH1_Pos


	)

424 
	#PPI_CHG3_CH1_Msk
 
PPI_CHG_CH1_Msk


	)

425 
	#PPI_CHG3_CH1_Exþuded
 
PPI_CHG_CH1_Exþuded


	)

426 
	#PPI_CHG3_CH1_Inþuded
 
PPI_CHG_CH1_Inþuded


	)

427 
	#PPI_CHG3_CH0_Pos
 
PPI_CHG_CH0_Pos


	)

428 
	#PPI_CHG3_CH0_Msk
 
PPI_CHG_CH0_Msk


	)

429 
	#PPI_CHG3_CH0_Exþuded
 
PPI_CHG_CH0_Exþuded


	)

430 
	#PPI_CHG3_CH0_Inþuded
 
PPI_CHG_CH0_Inþuded


	)

	@H:\WORKSPACE\NRF51\SmartWatch\Inc\system_nrf51.h

30 #iâdeà
SYSTEM_NRF51_H


31 
	#SYSTEM_NRF51_H


	)

33 #ifdeà
__ýlu¥lus


37 
	~<¡dšt.h
>

40 
ušt32_t
 
Sy¡emCÜeClock
;

51 
Sy¡emIn™
 ();

62 
Sy¡emCÜeClockUpd©e
 ();

64 #ifdeà
__ýlu¥lus


	@H:\WORKSPACE\NRF51\SmartWatch\Src\BMP180\BMP180.c

2 
	~"BMP180.h
"

3 
	~"twi_ma¡”.h
"

4 
	~"¡ršg.h
"

10 
št32_t
 
	g_£nsÜID
;

11 
BMP180_mode_t
 
	g_BMP180Mode
;

12 
BMP180_ÿlib_d©a
 
	g_BMP180_cÛffs
;

14 
	#d–ay
(
x
è
	`Äf_d–ay_ms
(x);

	)

30 
boÞ
 
	$BMP180_In™
()

37 
BMP180_mode_t
 
mode
 = 
BMP180_MODE_ULTRAHIGHRES
;

40 ià((
mode
 > 
BMP180_MODE_ULTRAHIGHRES
) || (mode < 0))

42 
mode
 = 
BMP180_MODE_ULTRAHIGHRES
;

46 
ušt8_t
 
id
;

47 
	`BMP180_R—d
(
BMP180_REGISTER_CHIPID
, &
id
, 1);

49 if(
id
 != 0x55)

51  
çl£
;

55 
_BMP180Mode
 = 
mode
;

58 
	`»adCÛffic›Ás
();

61 
	}
}

64 
	$»adCÛffic›Ás
()

66 
	`BMP180_R—d16S
(
BMP180_REGISTER_CAL_AC1
, &
_BMP180_cÛffs
.
ac1
);

67 
	`BMP180_R—d16S
(
BMP180_REGISTER_CAL_AC2
, &
_BMP180_cÛffs
.
ac2
);

68 
	`BMP180_R—d16S
(
BMP180_REGISTER_CAL_AC3
, &
_BMP180_cÛffs
.
ac3
);

69 
	`BMP180_R—d16
(
BMP180_REGISTER_CAL_AC4
, &
_BMP180_cÛffs
.
ac4
);

70 
	`BMP180_R—d16
(
BMP180_REGISTER_CAL_AC5
, &
_BMP180_cÛffs
.
ac5
);

71 
	`BMP180_R—d16
(
BMP180_REGISTER_CAL_AC6
, &
_BMP180_cÛffs
.
ac6
);

72 
	`BMP180_R—d16S
(
BMP180_REGISTER_CAL_B1
, &
_BMP180_cÛffs
.
b1
);

73 
	`BMP180_R—d16S
(
BMP180_REGISTER_CAL_B2
, &
_BMP180_cÛffs
.
b2
);

74 
	`BMP180_R—d16S
(
BMP180_REGISTER_CAL_MB
, &
_BMP180_cÛffs
.
mb
);

75 
	`BMP180_R—d16S
(
BMP180_REGISTER_CAL_MC
, &
_BMP180_cÛffs
.
mc
);

76 
	`BMP180_R—d16S
(
BMP180_REGISTER_CAL_MD
, &
_BMP180_cÛffs
.
md
);

77 
	}
}

80 
boÞ
 
	$BMP180_R—d
(
BMP180_REG_t
 
»g
, 
ušt8_t
 *
de¡
, ušt8_ˆ
amouÁ
)

82 
boÞ
 
¡©e
;

84 
¡©e
 = 
	`twi_ma¡”_Œªsãr
(
BMP180_ADDRESS
, &
»g
, 1, 
TWI_DONT_ISSUE_STOP
);

85 
¡©e
 &ð
	`twi_ma¡”_Œªsãr
(
BMP180_ADDRESS
|1, 
de¡
, 
amouÁ
, 
TWI_ISSUE_STOP
);

87  
¡©e
;

88 
	}
}

90 
	$BMP180_R—d16
(
BMP180_REG_t
 
»g
, 
ušt16_t
 *
de¡
)

92 
ušt8_t
 
buf
[2];

93 
	`BMP180_R—d
(
»g
, 
buf
, 2);

94 *
de¡
 = (
buf
[0]<<8)|buf[1];

95 
	}
}

97 
	$BMP180_R—d16S
(
BMP180_REG_t
 
»g
, 
št16_t
 *
de¡
)

99 
ušt16_t
 
buf
;

100 
	`BMP180_R—d16
(
»g
, &
buf
);

101 *
de¡
 = (
št16_t
)
buf
;

102 
	}
}

104 
boÞ
 
	$BMP180_Wr™e
(
ušt8_t
 
»g_addr
, ušt8_ˆ
v®ue
)

106 
ušt8_t
 
d©a
[2];

108 
d©a
[0] = 
»g_addr
;

109 
d©a
[1] = 
v®ue
;

111  
	`twi_ma¡”_Œªsãr
(
BMP180_ADDRESS
, &
d©a
[0], 2, 
TWI_ISSUE_STOP
);

112 
	}
}

115 
ušt16_t
 
	$BMP180_G‘P»ssu»
()

117 
´essu»
=0;

119 
	`g‘Tem³¿tu»
(&
´essu»
);

121  
´essu»
;

122 
	}
}

125 
	$»adRawTem³¿tu»
(
št32_t
 *
‹m³¿tu»
)

127 
ušt16_t
 
t
;

128 
	`BMP180_Wr™e
(
BMP180_REGISTER_CONTROL
, 
BMP180_CMD_READTEMP
);

129 
	`d–ay
(5);

130 
	`BMP180_R—d16
(
BMP180_REGISTER_TEMPDATA
, &
t
);

131 *
‹m³¿tu»
 = 
t
;

132 
	}
}

135 
	$»adRawP»ssu»
(
št32_t
 *
´essu»
)

137 
ušt8_t
 
p8
;

138 
ušt16_t
 
p16
;

139 
št32_t
 
p32
;

141 
	`BMP180_Wr™e
(
BMP180_REGISTER_CONTROL
, 
BMP180_CMD_READPRESSURE
 + (
_BMP180Mode
 << 6));

142 
_BMP180Mode
)

144 
BMP180_MODE_ULTRALOWPOWER
:

145 
	`d–ay
(5);

147 
BMP180_MODE_STANDARD
:

148 
	`d–ay
(8);

150 
BMP180_MODE_HIGHRES
:

151 
	`d–ay
(14);

153 
BMP180_MODE_ULTRAHIGHRES
:

155 
	`d–ay
(26);

159 
	`BMP180_R—d16
(
BMP180_REGISTER_PRESSUREDATA
, &
p16
);

160 
p32
 = (
ušt32_t
)
p16
 << 8;

161 
	`BMP180_R—d
(
BMP180_REGISTER_PRESSUREDATA
+2, &
p8
, 1);

162 
p32
 +ð
p8
;

163 
p32
 >>ð(8 - 
_BMP180Mode
);

165 *
´essu»
 = 
p32
;

166 
	}
}

170 
	$g‘P»ssu»
(*
´essu»
)

173 
št32_t
 
ut
 = 0, 
up
 = 0;

174 
comµ
 = 0;

175 
št32_t
 
x1
, 
x2
, 
b5
, 
b6
, 
x3
, 
b3
, 
p
;

176 
ušt32_t
 
b4
, 
b7
;

180 
	`»adRawTem³¿tu»
(&
ut
);

181 
	`»adRawP»ssu»
(&
up
);

184 
b5
 = 
	`compu‹B5
(
ut
);

187 
b6
 = 
b5
 - 4000;

188 
x1
 = (
_BMP180_cÛffs
.
b2
 * ((
b6
 * b6) >> 12)) >> 11;

189 
x2
 = (
_BMP180_cÛffs
.
ac2
 * 
b6
) >> 11;

190 
x3
 = 
x1
 + 
x2
;

191 
b3
 = (((((
št32_t
è
_BMP180_cÛffs
.
ac1
è* 4 + 
x3
è<< 
_BMP180Mode
) + 2) >> 2;

192 
x1
 = (
_BMP180_cÛffs
.
ac3
 * 
b6
) >> 13;

193 
x2
 = (
_BMP180_cÛffs
.
b1
 * ((
b6
 * b6) >> 12)) >> 16;

194 
x3
 = ((
x1
 + 
x2
) + 2) >> 2;

195 
b4
 = (
_BMP180_cÛffs
.
ac4
 * (
ušt32_t
è(
x3
 + 32768)) >> 15;

196 
b7
 = ((
ušt32_t
è(
up
 - 
b3
è* (50000 >> 
_BMP180Mode
));

198 ià(
b7
 < 0x80000000)

200 
p
 = (
b7
 << 1è/ 
b4
;

204 
p
 = (
b7
 / 
b4
) << 1;

207 
x1
 = (
p
 >> 8) * (p >> 8);

208 
x1
 = (x1 * 3038) >> 16;

209 
x2
 = (-7357 * 
p
) >> 16;

210 
comµ
 = 
p
 + ((
x1
 + 
x2
 + 3791) >> 4);

214 *
´essu»
 = 
comµ
;

215 
	}
}

218 
	$g‘Tem³¿tu»
(*
‹mp
)

220 
št32_t
 
UT
, 
X1
, 
X2
, 
B5
;

221 
t
;

223 
	`»adRawTem³¿tu»
(&
UT
);

225 
B5
 = 
	`compu‹B5
(
UT
);

226 
t
 = (
B5
+8) >> 4;

227 
t
 /= 10;

229 *
‹mp
 = 
t
;

230 
	}
}

232 
št32_t
 
	$compu‹B5
(
št32_t
 
ut
)

234 
št32_t
 
X1
 = (
ut
 - (št32_t)
_BMP180_cÛffs
.
ac6
è* ((št32_t)_BMP180_cÛffs.
ac5
) >> 15;

235 
št32_t
 
X2
 = ((št32_t)
_BMP180_cÛffs
.
mc
 << 11è/ (
X1
+(št32_t)_BMP180_cÛffs.
md
);

236  
X1
 + 
X2
;

237 
	}
}

258 
	$´essu»ToAÉ™ude
(
£aLev–
, 
©mo¥h”ic
)

267  44330.0 * (1.0 - 
	`pow
(
©mo¥h”ic
 / 
£aLev–
, 0.1903));

268 
	}
}

286 
	$´essu»ToAÉ™ude2
(
£aLev–
, 
©mo¥h”ic
, 
‹mp
)

288  
	`´essu»ToAÉ™ude
(
£aLev–
, 
©mo¥h”ic
);

289 
	}
}

300 
	$£aLev–FÜAÉ™ude
(
®t™ude
, 
©mo¥h”ic
)

309  
©mo¥h”ic
 / 
	`pow
(1.0 - (
®t™ude
/44330.0), 5.255);

310 
	}
}

328 
	$£aLev–FÜAÉ™ude2
(
®t™ude
, 
©mo¥h”ic
, 
‹mp
)

330  
	`£aLev–FÜAÉ™ude
(
®t™ude
, 
©mo¥h”ic
);

331 
	}
}

	@H:\WORKSPACE\NRF51\SmartWatch\Src\BMP180\BMP180.h

2 #iâdeà
BMP180_H


3 
	#BMP180_H


	)

6 
	~"Äf.h
"

7 
	~<¡dboÞ.h
>

8 
	~<¡dšt.h
>

9 
	~"Äf_d–ay.h
"

13 
	#BMP180_ADDRESS
 (0x77<<1)

	)

16 
	mBMP180_REGISTER_CAL_AC1
 = 0xAA,

17 
	mBMP180_REGISTER_CAL_AC2
 = 0xAC,

18 
	mBMP180_REGISTER_CAL_AC3
 = 0xAE,

19 
	mBMP180_REGISTER_CAL_AC4
 = 0xB0,

20 
	mBMP180_REGISTER_CAL_AC5
 = 0xB2,

21 
	mBMP180_REGISTER_CAL_AC6
 = 0xB4,

22 
	mBMP180_REGISTER_CAL_B1
 = 0xB6,

23 
	mBMP180_REGISTER_CAL_B2
 = 0xB8,

24 
	mBMP180_REGISTER_CAL_MB
 = 0xBA,

25 
	mBMP180_REGISTER_CAL_MC
 = 0xBC,

26 
	mBMP180_REGISTER_CAL_MD
 = 0xBE,

27 
	mBMP180_REGISTER_CHIPID
 = 0xD0,

28 
	mBMP180_REGISTER_VERSION
 = 0xD1,

29 
	mBMP180_REGISTER_SOFTRESET
 = 0xE0,

30 
	mBMP180_REGISTER_CONTROL
 = 0xF4,

31 
	mBMP180_REGISTER_TEMPDATA
 = 0xF6,

32 
	mBMP180_REGISTER_PRESSUREDATA
 = 0xF6,

33 
	mBMP180_CMD_READTEMP
 = 0x2E,

34 
	mBMP180_CMD_READPRESSURE
 = 0x34

35 } 
	tBMP180_REG_t
;

38 
	mBMP180_MODE_ULTRALOWPOWER
 = 0,

39 
	mBMP180_MODE_STANDARD
 = 1,

40 
	mBMP180_MODE_HIGHRES
 = 2,

41 
	mBMP180_MODE_ULTRAHIGHRES
 = 3

42 } 
	tBMP180_mode_t
;

45 
št16_t
 
	mac1
;

46 
št16_t
 
	mac2
;

47 
št16_t
 
	mac3
;

48 
ušt16_t
 
	mac4
;

49 
ušt16_t
 
	mac5
;

50 
ušt16_t
 
	mac6
;

51 
št16_t
 
	mb1
;

52 
št16_t
 
	mb2
;

53 
št16_t
 
	mmb
;

54 
št16_t
 
	mmc
;

55 
št16_t
 
	mmd
;

56 } 
	tBMP180_ÿlib_d©a
;

60 
boÞ
 
BMP180_In™
();

62 
boÞ
 
BMP180_R—d
(
BMP180_REG_t
, 
ušt8_t
*, uint8_t);

63 
BMP180_R—d16
(
BMP180_REG_t
, 
ušt16_t
 *
de¡
);

64 
BMP180_R—d16S
(
BMP180_REG_t
, 
št16_t
 *
de¡
);

65 
boÞ
 
BMP180_Wr™e
(
ušt8_t
 
»g_addr
, ušt8_ˆ
v®ue
);

67 
ušt16_t
 
BMP180_G‘P»ssu»
();

68 
»adCÛffic›Ás
();

71 
boÞ
 
begš
();

72 
g‘Tem³¿tu»
(*
‹mp
);

73 
g‘P»ssu»
(*
´essu»
);

74 
´essu»ToAÉ™ude
(
£aLv–
, 
©mo¥h”ic
);

75 
£aLev–FÜAÉ™ude
(
®t™ude
, 
©mo¥h”ic
);

79 
´essu»ToAÉ™ude2
(
£aLev–
, 
©mo¥h”ic
, 
‹mp
);

80 
£aLev–FÜAÉ™ude2
(
®t™ude
, 
©mo¥h”ic
, 
‹mp
);

82 
št32_t
 
compu‹B5
(št32_ˆ
ut
);

	@H:\WORKSPACE\NRF51\SmartWatch\Src\LSM303\LSM303.c

2 
	~"twi_ma¡”.h
"

3 
	~"LSM303.h
"

4 
	~"Äf.h
"

18 
boÞ
 
	$LSM303_In™
()

20 
	`LSM303_Wr™e
(0x20, 0x27);

21 
	`LSM303_Wr™e
(0x20, 0x27);

22 
	`LSM303_Wr™e
(0x02, 0x00);

23 
	`LSM303_Wr™e
(0x01, 0x20);

27 
	}
}

33 
boÞ
 
	$LSM303_On
()

35  
	`LSM303_In™
();

36 
	}
}

39 
boÞ
 
	$LSM303_Off
()

41 
	`LSM303_Wr™e
(0x20, (1<<3));

42 
	`LSM303_Wr™e
(0x02, (1<<1));

43 
	`LSM303_Wr™e
(0x01, 0);

46 
	}
}

55 
boÞ
 
	$LSM303_G‘AcûlD©a
(
mass
[])

57 
ušt8_t
 
‹mp
[6] = {0}, 
¡©us
;

58 
¡©us
 = 
	`LSM303_R—d
(0x28, &
‹mp
[0], 6);

60 
mass
[
XAxis
] = (
št16_t
)(
‹mp
[0] | (temp[1] << 8)) >> 4;

61 
mass
[
YAxis
] = (
št16_t
)(
‹mp
[2] | (temp[3] << 8)) >> 4;

62 
mass
[
ZAxis
] = (
št16_t
)(
‹mp
[4] | (temp[5] << 8)) >> 4;

63  
¡©us
;

64 
	}
}

72 
boÞ
 
	$LSM303_G‘MagÃtD©a
(
mass
[])

74 
ušt8_t
 
‹mp
[6] = {0}, 
¡©us
;

75 
¡©us
 = 
	`LSM303_R—d
(0x03, &
‹mp
[0], 6);

77 
mass
[
XAxis
] = (
št16_t
)(
‹mp
[1] | (temp[0] << 8));

78 
mass
[
YAxis
] = (
št16_t
)(
‹mp
[3] | (temp[2] << 8));

79 
mass
[
ZAxis
] = (
št16_t
)(
‹mp
[5] | (temp[4] << 8));

80  
¡©us
;

81 
	}
}

89 
boÞ
 
	$LSM303_Wr™e
(
ušt8_t
 
»g_addr
, ušt8_ˆ
v®ue
)

91 
ušt8_t
 
d©a
[2];

93 
d©a
[0] = 
»g_addr
;

94 
d©a
[1] = 
v®ue
;

96  
	`twi_ma¡”_Œªsãr
((
»g_addr
 < 0x20)?
LSM303_ADDR_M
:
LSM303_ADDR_A
,

97 &
d©a
[0], 2, 
TWI_ISSUE_STOP
);

98 
	}
}

106 
boÞ
 
	$LSM303_R—d
(
ušt8_t
 
»g_addr
, ušt8_ˆ* 
de¡š©iÚ
, ušt8_ˆ
numb”_of_by‹s
)

108 
boÞ
 
ŒªsãrOk
;

109 if(
»g_addr
 < 0x20)

111 
ŒªsãrOk
 = 
	`twi_ma¡”_Œªsãr
(
LSM303_ADDR_M
, &
»g_addr
, 1, 
TWI_DONT_ISSUE_STOP
);

112 
ŒªsãrOk
 &ð
	`twi_ma¡”_Œªsãr
(
LSM303_ADDR_M
|1, 
de¡š©iÚ
, 
numb”_of_by‹s
, 
TWI_ISSUE_STOP
);

116 if(
numb”_of_by‹s
 > 1è
	`B™S‘
(
»g_addr
, 7);

117 
ŒªsãrOk
 = 
	`twi_ma¡”_Œªsãr
(
LSM303_ADDR_A
, &
»g_addr
, 1, 
TWI_DONT_ISSUE_STOP
);

118 
ŒªsãrOk
 &ð
	`twi_ma¡”_Œªsãr
(
LSM303_ADDR_A
|1, 
de¡š©iÚ
, 
numb”_of_by‹s
, 
TWI_ISSUE_STOP
);

120  
ŒªsãrOk
;

121 
	}
}

	@H:\WORKSPACE\NRF51\SmartWatch\Src\LSM303\LSM303.h

2 #iâdeà
LSM303_H


3 
	#LSM303_H


	)

6 
	~<¡dboÞ.h
>

7 
	~<¡dšt.h
>

12 
	mP™ch
;

13 
	mRÞl
;

14 
	mYaw
;

15 }
	tMAGTy³
;

20 
	#XAxis
 0

	)

21 
	#YAxis
 1

	)

22 
	#ZAxis
 2

	)

24 
	#LSM303_ADDR_A
 0x32

	)

25 
	#LSM303_ADDR_M
 0x3C

	)

28 
boÞ
 
LSM303_In™
();

29 
boÞ
 
LSM303_On
();

30 
boÞ
 
LSM303_Off
();

31 
boÞ
 
LSM303_Wr™e
(
ušt8_t
 
»g_addr
, ušt8_ˆ
v®ue
);

32 
boÞ
 
LSM303_R—d
(
ušt8_t
 
»g_addr
, ušt8_ˆ* 
de¡š©iÚ
, ušt8_ˆ
numb”_of_by‹s
);

35 
boÞ
 
LSM303_G‘AcûlD©a
(
mass
[]);

36 
boÞ
 
LSM303_G‘MagÃtD©a
(
mass
[]);

38 
MAGTy³
 
SSD1306_C®cH—dšg
();

39 
g‘Azimuth
();

41 
m­
(
x
, 
š_mš
, 
š_max
, 
out_mš
, 
out_max
);

	@H:\WORKSPACE\NRF51\SmartWatch\Src\LSM303\LSM303_process.c

1 
	~"SSD1306.h
"

2 
	~"¡ršg.h
"

3 
	~<m©h.h
>

4 
	~"debug.h
"

5 
	~"LSM303.h
"

8 
	gACCEL_DATA
[3], 
	gMAGNET_DATA
[3];

11 
	#PI
 3.1415

	)

13 
	gP™ch
=0;

14 
	gRÞl
=0;

15 
	gYaw
=0;

24 
	g®phaAcûl
 = 0.4;

25 
	g®phaMagÃt
 = 0.4;

27 
	gxRaw
=0;

28 
	gyRaw
=0;

29 
	gzRaw
=0;

31 
	gxFž‹»d
=0;

32 
	gyFž‹»d
=0;

33 
	gzFž‹»d
=0;

35 
	gxFž‹»dOld
=0;

36 
	gyFž‹»dOld
=0;

37 
	gzFž‹»dOld
=0;

39 
	gxAcûl
=0;

40 
	gyAcûl
=0;

41 
	gzAcûl
=0;

43 
	gxMagÃtRaw
=0;

44 
	gyMagÃtRaw
=0;

45 
	gzMagÃtRaw
=0;

47 
	gxMagÃtFž‹»d
=0;

48 
	gyMagÃtFž‹»d
=0;

49 
	gzMagÃtFž‹»d
=0;

51 
	gxMagÃtFž‹»dOld
=0;

52 
	gyMagÃtFž‹»dOld
=0;

53 
	gzMagÃtFž‹»dOld
=0;

57 
	gxMagÃtM­
=0;

58 
	gyMagÃtM­
=0;

59 
	gzMagÃtM­
=0;

65 
	$Fž‹rAD
()

95 
	}
}

99 
MAGTy³
 
	$SSD1306_C®cH—dšg
()

102 
	`LSM303_G‘AcûlD©a
(
ACCEL_DATA
);

103 
xAcûl
 = 
ACCEL_DATA
[
XAxis
];

104 
yAcûl
 = 
ACCEL_DATA
[
YAxis
];

105 
zAcûl
 = 
ACCEL_DATA
[
ZAxis
];

107 
nÜm
 = 
	`sq¹
(
xAcûl
*xAcûÈ+ 
yAcûl
*yAcûÈ+ 
zAcûl
*zAccel);

108 
xAcûl
 /ð
nÜm
;

109 
yAcûl
 /ð
nÜm
;

110 
zAcûl
 /ð
nÜm
;

113 
	`LSM303_G‘MagÃtD©a
(
MAGNET_DATA
);

114 
xMagÃtM­
 = 
MAGNET_DATA
[0];

115 
yMagÃtM­
 = 
MAGNET_DATA
[1];

116 
zMagÃtM­
 = 
MAGNET_DATA
[2];

118 
nÜm
 = 
	`sq¹
(
xMagÃtM­
*xMagÃtM­ + 
yMagÃtM­
*yMagÃtM­ + 
zMagÃtM­
*zMagnetMap);

119 
xMagÃtM­
 /=
nÜm
;

120 
yMagÃtM­
 /=
nÜm
;

121 
zMagÃtM­
 /=
nÜm
;

126 
P™ch
 = 
	`asš
(-
xAcûl
);

127 
RÞl
 = 
	`asš
(
yAcûl
/
	`cos
(
P™ch
));

130 
Mx2
 = 
xMagÃtM­
*
	`cos
(
P™ch
è+ 
zMagÃtM­
*
	`sš
(Pitch);

131 
My2
 = 
xMagÃtM­
*
	`sš
(
RÞl
)*sš(
P™ch
è+ 
yMagÃtM­
*
	`cos
(RÞlè- 
zMagÃtM­
*sin(Roll)*cos(Pitch);

132 
Mz2
 = -
xMagÃtM­
*
	`cos
(
RÞl
)*
	`sš
(
P™ch
è+ 
yMagÃtM­
*sš(RÞlè+ 
zMagÃtM­
*cos(Roll)*cos(Pitch);

134 if(
Mx2
>0 && 
My2
>=0)

135 
Yaw
 = 
	`©ª
(
My2
/
Mx2
)*180/
PI
;

136 if(
Mx2
<0)

137 
Yaw
 = 180 + 
	`©ª
(
My2
/
Mx2
)*180/
PI
;

138 if(
Mx2
>0 && 
My2
<=0)

139 
Yaw
 = 360 + 
	`©ª
(
My2
/
Mx2
)*180/
PI
;

140 if(
Mx2
==0 && 
My2
<0)

141 
Yaw
 = 90;

142 if(
Mx2
==0 && 
My2
>0)

143 
Yaw
 = 270;

150 
MAGTy³
 
MagD©a
;

151 
MagD©a
.
P™ch
 = ()(P™ch*180/
PI
);

152 
MagD©a
.
RÞl
 = ()(RÞl*180/
PI
);

153 
MagD©a
.
Yaw
 = ()(Yaw);

155  
MagD©a
;

156 
	}
}

	@H:\WORKSPACE\NRF51\SmartWatch\Src\SSD1306\DefaultFonts.c

6 cÚ¡ 
	gSm®lFÚt
[1144] = {

106 cÚ¡ 
	gfÚt5x8
[] =

331 cÚ¡ 
	gBigFÚt
[3044] ={

440 cÚ¡ 
	gSev’SegNumFÚt
[2004] ={

	@H:\WORKSPACE\NRF51\SmartWatch\Src\SSD1306\SSD1306.c

2 
	~"SSD1306.h
"

4 
	~"Äf.h
"

5 
	~"Äf_d–ay.h
"

6 
	~"Äf_gpio.h
"

8 
	~"debug.h
"

10 
	~"¥i_ma¡”.h
"

11 
	~"­p_utž_¶©fÜm.h
"

12 
	~"¡ršg.h
"

17 
	s_cu¼’t_fÚt


19 
ušt8_t
* 
	mfÚt
;

20 
ušt8_t
 
	mx_size
;

21 
ušt8_t
 
	my_size
;

22 
ušt8_t
 
	moff£t
;

23 
ušt8_t
 
	mnumch¬s
;

24 }
	gcfÚt
;

29 
	#D_CS
 11

	)

31 
	#D_RESET
 12

	)

33 
	#D_DC
 13

	)

35 
	#SPI_CLK
 14

	)

37 
	#SPI_MOSI
 15

	)

41 
	#sw­
(
i
, 
j
è{
ušt8_t
 
t
 = i; i = j; j =;}

	)

43 
	#RESET_H
 
	`Äf_gpio_pš_£t
(
D_RESET
);

	)

44 
	#RESET_L
 
	`Äf_gpio_pš_þ—r
(
D_RESET
);

	)

46 
	#CS_H
 
	`Äf_gpio_pš_£t
(
D_CS
);

	)

47 
	#CS_L
 
	`Äf_gpio_pš_þ—r
(
D_CS
);

	)

49 
	#DC_H
 
	`Äf_gpio_pš_£t
(
D_DC
);

	)

50 
	#DC_L
 
	`Äf_gpio_pš_þ—r
(
D_DC
);

	)

54 
ušt8_t
 
	grÙ©iÚ
=1;

55 
ušt8_t
 
	gÜ›Á
;

56 
ušt8_t
 
	g_Œª¥¬’t
;

59 
ušt8_t
 
	gbufãr
[
SSD1306_LCDHEIGHT
 * 
SSD1306_LCDWIDTH
 / 8] = {

200 
	$SSD1306_In™
()

202 
	`Äf_gpio_cfg_ouut
(
D_CS
);

203 
	`Äf_gpio_cfg_ouut
(
D_DC
);

204 
	`Äf_gpio_cfg_ouut
(
D_RESET
);

206 
	`Äf_gpio_cfg_ouut
(
SPI_CLK
);

207 
	`Äf_gpio_cfg_ouut
(
SPI_MOSI
);

208 
NRF_SPI0
->
PSELSCK
 = 
SPI_CLK
;

209 
NRF_SPI0
->
PSELMOSI
 = 
SPI_MOSI
;

210 
NRF_SPI0
->
FREQUENCY
 = (
ušt32_t
) 0x02000000;

211 
NRF_SPI0
->
CONFIG
 = (
SPI_CONFIG_CPHA_L—dšg
 << 
SPI_CONFIG_CPHA_Pos
) |

212 (
SPI_CONFIG_CPOL_AùiveHigh
 << 
SPI_CONFIG_CPOL_Pos
) |

213 (
SPI_CONFIG_ORDER_MsbFœ¡
 << 
SPI_CONFIG_ORDER_Pos
);

214 
NRF_SPI0
->
EVENTS_READY
 = 0U;

215 
NRF_SPI0
->
ENABLE
 = (
SPI_ENABLE_ENABLE_EÇbËd
 << 
SPI_ENABLE_ENABLE_Pos
);

217 
RESET_H
;

218 
	`Äf_d–ay_us
(10000);

219 
RESET_L
;

220 
	`Äf_d–ay_us
(50000);

221 
RESET_H
;

224 
	`SSD1306_Commªd
(
SSD1306_DISPLAYOFF
);

225 
	`SSD1306_Commªd
(
SSD1306_SETDISPLAYCLOCKDIV
);

226 
	`SSD1306_Commªd
(0x80);

227 
	`SSD1306_Commªd
(
SSD1306_SETMULTIPLEX
);

228 
	`SSD1306_Commªd
(0x3F);

229 
	`SSD1306_Commªd
(
SSD1306_SETDISPLAYOFFSET
);

230 
	`SSD1306_Commªd
(0x0);

231 
	`SSD1306_Commªd
(
SSD1306_SETSTARTLINE
 | 0x0);

232 
	`SSD1306_Commªd
(
SSD1306_CHARGEPUMP
);

234 
	`SSD1306_Commªd
(0x10);

236 
	`SSD1306_Commªd
(0x14);

239 
	`SSD1306_Commªd
(
SSD1306_MEMORYMODE
);

240 
	`SSD1306_Commªd
(0x00);

241 
	`SSD1306_Commªd
(
SSD1306_SEGREMAP
 | 0x1);

242 
	`SSD1306_Commªd
(
SSD1306_COMSCANDEC
);

243 
	`SSD1306_Commªd
(
SSD1306_SETCOMPINS
);

244 
	`SSD1306_Commªd
(0x12);

245 
	`SSD1306_Commªd
(
SSD1306_SETCONTRAST
);

248 
	`SSD1306_Commªd
(0x9F);

250 
	`SSD1306_Commªd
(0xCF);

253 
	`SSD1306_Commªd
(
SSD1306_SETPRECHARGE
);

256 
	`SSD1306_Commªd
(0x22);

258 
	`SSD1306_Commªd
(0xF1);

261 
	`SSD1306_Commªd
(
SSD1306_SETVCOMDETECT
);

262 
	`SSD1306_Commªd
(0x40);

263 
	`SSD1306_Commªd
(
SSD1306_DISPLAYALLON_RESUME
);

264 
	`SSD1306_Commªd
(
SSD1306_NORMALDISPLAY
);

266 
	`SSD1306_Commªd
(
SSD1306_DISPLAYON
);

268 
	`Äf_d–ay_us
(100000);

272 
Ü›Á
 = 
PORTRAIT
;

273 
	}
}

281 
	$SSD1306_Commªd
(
ušt8_t
 
commªd
)

283 
DC_L
;

284 
CS_L
;

285 
	`SPI_S’d
(
commªd
);

286 
CS_H
;

287 
	}
}

295 
	$SSD1306_D©a
(
ušt8_t
 
d©a
)

297 
DC_H
;

298 
CS_L
;

299 
	`SPI_S’d
(
d©a
);

300 
CS_H
;

301 
	}
}

309 
ušt8_t
 
	$SPI_S’d
(
ušt8_t
 
d©a
)

311 
NRF_SPI0
->
TXD
 = 
d©a
;

313 !
NRF_SPI0
->
EVENTS_READY
);

314 
NRF_SPI0
->
EVENTS_READY
 = 0;

316  
NRF_SPI0
->
RXD
;

317 
	}
}

331 
	$¡¬tsüÞÌight
(
ušt8_t
 
¡¬t
, ušt8_ˆ
¡Ý
)

333 
	`SSD1306_Commªd
(
SSD1306_RIGHT_HORIZONTAL_SCROLL
);

334 
	`SSD1306_Commªd
(0X00);

335 
	`SSD1306_Commªd
(
¡¬t
);

336 
	`SSD1306_Commªd
(0X00);

337 
	`SSD1306_Commªd
(
¡Ý
);

338 
	`SSD1306_Commªd
(0X00);

339 
	`SSD1306_Commªd
(0XFF);

340 
	`SSD1306_Commªd
(
SSD1306_ACTIVATE_SCROLL
);

341 
	}
}

353 
	$¡¬tsüÞÎeá
(
ušt8_t
 
¡¬t
, ušt8_ˆ
¡Ý
)

355 
	`SSD1306_Commªd
(
SSD1306_LEFT_HORIZONTAL_SCROLL
);

356 
	`SSD1306_Commªd
(0X00);

357 
	`SSD1306_Commªd
(
¡¬t
);

358 
	`SSD1306_Commªd
(0X00);

359 
	`SSD1306_Commªd
(
¡Ý
);

360 
	`SSD1306_Commªd
(0X00);

361 
	`SSD1306_Commªd
(0XFF);

362 
	`SSD1306_Commªd
(
SSD1306_ACTIVATE_SCROLL
);

363 
	}
}

374 
	$¡¬tsüÞldŸgright
(
ušt8_t
 
¡¬t
, ušt8_ˆ
¡Ý
)

376 
	`SSD1306_Commªd
(
SSD1306_SET_VERTICAL_SCROLL_AREA
);

377 
	`SSD1306_Commªd
(0X00);

378 
	`SSD1306_Commªd
(
SSD1306_LCDHEIGHT
);

379 
	`SSD1306_Commªd
(
SSD1306_VERTICAL_AND_RIGHT_HORIZONTAL_SCROLL
);

380 
	`SSD1306_Commªd
(0X00);

381 
	`SSD1306_Commªd
(
¡¬t
);

382 
	`SSD1306_Commªd
(0X00);

383 
	`SSD1306_Commªd
(
¡Ý
);

384 
	`SSD1306_Commªd
(0X01);

385 
	`SSD1306_Commªd
(
SSD1306_ACTIVATE_SCROLL
);

386 
	}
}

397 
	$¡¬tsüÞldŸgËá
(
ušt8_t
 
¡¬t
, ušt8_ˆ
¡Ý
){

398 
	`SSD1306_Commªd
(
SSD1306_SET_VERTICAL_SCROLL_AREA
);

399 
	`SSD1306_Commªd
(0X00);

400 
	`SSD1306_Commªd
(
SSD1306_LCDHEIGHT
);

401 
	`SSD1306_Commªd
(
SSD1306_VERTICAL_AND_LEFT_HORIZONTAL_SCROLL
);

402 
	`SSD1306_Commªd
(0X00);

403 
	`SSD1306_Commªd
(
¡¬t
);

404 
	`SSD1306_Commªd
(0X00);

405 
	`SSD1306_Commªd
(
¡Ý
);

406 
	`SSD1306_Commªd
(0X01);

407 
	`SSD1306_Commªd
(
SSD1306_ACTIVATE_SCROLL
);

408 
	}
}

416 
	$¡ÝsüÞl
()

418 
	`SSD1306_Commªd
(
SSD1306_DEACTIVATE_SCROLL
);

419 
	}
}

427 
	$SSD1306_Off
()

429 
	`SSD1306_Commªd
(
SSD1306_DISPLAYOFF
);

430 
	}
}

436 
	$SSD1306_On
(){

437 
	`SSD1306_Commªd
(
SSD1306_DISPLAYON
);

438 
	}
}

444 
	$SSD1306_ReD¿w
()

446 
	`SSD1306_Commªd
(
SSD1306_COLUMNADDR
);

447 
	`SSD1306_Commªd
(0);

448 
	`SSD1306_Commªd
(
SSD1306_LCDWIDTH
-1);

450 
	`SSD1306_Commªd
(
SSD1306_PAGEADDR
);

451 
	`SSD1306_Commªd
(0);

453 
	`SSD1306_Commªd
(7);

457 
DC_H
;

458 
CS_L
;

460 
ušt16_t
 
i
=0; i<(
SSD1306_LCDWIDTH
*
SSD1306_LCDHEIGHT
/8); i++)

461 
	`SPI_S’d
(
bufãr
[
i
]);

463 
CS_H
;

464 
	}
}

471 
	$SSD1306_CË¬Sü“n
()

473 
	`SSD1306_Commªd
(
SSD1306_COLUMNADDR
);

474 
	`SSD1306_Commªd
(0);

475 
	`SSD1306_Commªd
(
SSD1306_LCDWIDTH
-1);

477 
	`SSD1306_Commªd
(
SSD1306_PAGEADDR
);

478 
	`SSD1306_Commªd
(0);

480 
	`SSD1306_Commªd
(7);

484 
DC_H
;

485 
CS_L
;

487 
ušt16_t
 
i
=0; i<(
SSD1306_LCDWIDTH
*
SSD1306_LCDHEIGHT
/8); i++)

488 
	`SPI_S’d
(0);

490 
CS_H
;

491 
	}
}

500 
	$SSD1306_BrighŠess
(
ušt8_t
 
cÚŒa¡
)

503 
	`SSD1306_Commªd
(
SSD1306_SETCONTRAST
);

504 
	`SSD1306_Commªd
(
cÚŒa¡
);

505 
	}
}

512 
	$SSD1306_Inv”tSü“n
(
ušt8_t
 
¡©e
)

514 
¡©e
 ? 
	`SSD1306_Commªd
(
SSD1306_INVERTDISPLAY
):

515 
	`SSD1306_Commªd
(
SSD1306_NORMALDISPLAY
);

516 
	}
}

529 
	$SSD1306_CË¬
()

531 
ušt32_t
 
i
=0; i<
SSD1306_LCDHEIGHT
 * 
SSD1306_LCDWIDTH
 / 8; i++)

532 
bufãr
[
i
] = 0;

533 
	}
}

539 
	$SSD1306_Fžl
()

541 
ušt32_t
 
i
=0; i<
SSD1306_LCDHEIGHT
 * 
SSD1306_LCDWIDTH
 / 8; i++)

542 
bufãr
[
i
] = 0xFF;

543 
	}
}

552 
	$SSD1306_Pix–
(
št16_t
 
x
, iÁ16_ˆ
y
, 
ušt16_t
 
cÞÜ
)

573 
cÞÜ
)

575 
WHITE
:

576 
	`B™S‘
(
bufãr
[
x
+ (
y
/8)*
SSD1306_LCDWIDTH
], y&7);

579 
BLACK
:

580 
	`B™Re£t
(
bufãr
[
x
+ (
y
/8)*
SSD1306_LCDWIDTH
], y&7);

583 
INVERSE
:

584 
	`B™Fl
(
bufãr
[
x
+ (
y
/8)*
SSD1306_LCDWIDTH
], y&7);

588 
	}
}

608 
	$d¿wFa¡HLše
(
št16_t
 
x
, iÁ16_ˆ
y
, iÁ16_ˆ
w
, 
ušt16_t
 
cÞÜ
) {

609 
ušt8_t
 
bSw­
 = 
DISABLE
;

610 
rÙ©iÚ
) {

616 
bSw­
 = 
ENABLE
;

617 
	`sw­
(
x
, 
y
);

618 
x
 = 
WIDTH
 - x - 1;

622 
x
 = 
WIDTH
 - x - 1;

623 
y
 = 
HEIGHT
 - y - 1;

624 
x
 -ð(
w
-1);

628 
bSw­
 = 
ENABLE
;

629 
	`sw­
(
x
, 
y
);

630 
y
 = 
HEIGHT
 - y - 1;

631 
y
 -ð(
w
-1);

635 if(
bSw­
) {

636 
	`d¿wFa¡VLšeIÁ”Çl
(
x
, 
y
, 
w
, 
cÞÜ
);

638 
	`d¿wFa¡HLšeIÁ”Çl
(
x
, 
y
, 
w
, 
cÞÜ
);

640 
	}
}

648 
	$d¿wFa¡HLšeIÁ”Çl
(
št16_t
 
x
, iÁ16_ˆ
y
, iÁ16_ˆ
w
, 
ušt16_t
 
cÞÜ
) {

650 if(
y
 < 0 || y >ð
HEIGHT
) { ; }

653 if(
x
 < 0) {

654 
w
 +ð
x
;

655 
x
 = 0;

659 ifÐ(
x
 + 
w
è> 
WIDTH
) {

660 
w
 = (
WIDTH
 - 
x
);

663 
št8_t
 
z”o
 = 0;

665 if(
w
 <ð0è{ 
z”o
 = 1; }

668 
ušt8_t
 *
pBuf
 = 
bufãr
;

670 
pBuf
 +ð((
y
/8è* 
SSD1306_LCDWIDTH
);

672 
pBuf
 +ð
x
;

674 
ušt8_t
 
mask
 = 1 << (
y
&7);

676 if(!
z”o
)

680 
cÞÜ
)

682 
WHITE
: 
w
--è{ *
pBuf
++ |ð
mask
; }; ;

683 
BLACK
: 
mask
 = ~mask; 
w
--è{ *
pBuf
++ &= mask; }; ;

684 
INVERSE
: 
w
--è{ *
pBuf
++ ^ð
mask
; }; ;

689 
cÞÜ
)

691 
WHITE
: 
w
++è{ *
pBuf
-- |ð
mask
; }; ;

692 
BLACK
: 
mask
 = ~mask; 
w
++è{ *
pBuf
-- &= mask; }; ;

693 
INVERSE
: 
w
++è{ *
pBuf
-- ^ð
mask
; }; ;

696 
	}
}

704 
	$d¿wFa¡VLše
(
št16_t
 
x
, iÁ16_ˆ
y
, iÁ16_ˆ
h
, 
ušt16_t
 
cÞÜ
) {

705 
ušt8_t
 
bSw­
 = 
DISABLE
;

706 
rÙ©iÚ
) {

711 
bSw­
 = 
ENABLE
;

712 
	`sw­
(
x
, 
y
);

713 
x
 = 
WIDTH
 - x - 1;

714 
x
 -ð(
h
-1);

718 
x
 = 
WIDTH
 - x - 1;

719 
y
 = 
HEIGHT
 - y - 1;

720 
y
 -ð(
h
-1);

724 
bSw­
 = 
ENABLE
;

725 
	`sw­
(
x
, 
y
);

726 
y
 = 
HEIGHT
 - y - 1;

730 if(
bSw­
) {

731 
	`d¿wFa¡HLšeIÁ”Çl
(
x
, 
y
, 
h
, 
cÞÜ
);

733 
	`d¿wFa¡VLšeIÁ”Çl
(
x
, 
y
, 
h
, 
cÞÜ
);

735 
	}
}

743 
	$d¿wFa¡VLšeIÁ”Çl
(
št16_t
 
x
, iÁ16_ˆ
__y
, iÁ16_ˆ
__h
, 
ušt16_t
 
cÞÜ
) {

746 if(
x
 < 0 || x >ð
WIDTH
) { ; }

749 if(
__y
 < 0) {

751 
__h
 +ð
__y
;

752 
__y
 = 0;

757 ifÐ(
__y
 + 
__h
è> 
HEIGHT
) {

758 
__h
 = (
HEIGHT
 - 
__y
);

762 if(
__h
 <= 0) {

767 
ušt8_t
 
y
 = 
__y
;

768 
ušt8_t
 
h
 = 
__h
;

772 
ušt8_t
 *
pBuf
 = 
bufãr
;

774 
pBuf
 +ð((
y
/8è* 
SSD1306_LCDWIDTH
);

776 
pBuf
 +ð
x
;

779 
ušt8_t
 
mod
 = (
y
&7);

780 if(
mod
) {

782 
mod
 = 8-mod;

786 
ušt8_t
 
´emask
[8] = {0x00, 0x80, 0xC0, 0xE0, 0xF0, 0xF8, 0xFC, 0xFE };

787 
ušt8_t
 
mask
 = 
´emask
[
mod
];

790 ifÐ
h
 < 
mod
) {

791 
mask
 &ð(0XFF >> (
mod
-
h
));

794 
cÞÜ
)

796 
WHITE
: *
pBuf
 |ð
mask
; ;

797 
BLACK
: *
pBuf
 &ð~
mask
; ;

798 
INVERSE
: *
pBuf
 ^ð
mask
; ;

802 if(
h
<
mod
) { ; }

804 
h
 -ð
mod
;

806 
pBuf
 +ð
SSD1306_LCDWIDTH
;

811 if(
h
 >= 8) {

812 ià(
cÞÜ
 =ð
INVERSE
) {

814 *
pBuf
=~(*pBuf);

817 
pBuf
 +ð
SSD1306_LCDWIDTH
;

820 
h
 -= 8;

821 } 
h
 >= 8);

825 
ušt8_t
 
v®
 = (
cÞÜ
 =ð
WHITE
) ? 255 : 0;

829 *
pBuf
 = 
v®
;

832 
pBuf
 +ð
SSD1306_LCDWIDTH
;

835 
h
 -= 8;

836 } 
h
 >= 8);

841 if(
h
) {

842 
mod
 = 
h
 & 7;

846 
ušt8_t
 
po¡mask
[8] = {0x00, 0x01, 0x03, 0x07, 0x0F, 0x1F, 0x3F, 0x7F };

847 
ušt8_t
 
mask
 = 
po¡mask
[
mod
];

848 
cÞÜ
)

850 
WHITE
: *
pBuf
 |ð
mask
; ;

851 
BLACK
: *
pBuf
 &ð~
mask
; ;

852 
INVERSE
: *
pBuf
 ^ð
mask
; ;

855 
	}
}

863 
	$SSD1306_£tFÚt
(
ušt8_t
* 
fÚt
)

865 
cfÚt
.
fÚt
 = font;

866 
cfÚt
.
x_size
 = cfÚt.
fÚt
[0];

867 
cfÚt
.
y_size
 = cfÚt.
fÚt
[1];

868 
cfÚt
.
off£t
 = cfÚt.
fÚt
[2];

869 
cfÚt
.
numch¬s
 = cfÚt.
fÚt
[3];

870 
	}
}

878 
	$SSD1306_Ch¬
(
ušt8_t
 
x
, ušt8_ˆ
y
, 
s
)

880 
äame
;

881 
ušt16_t
 
‹mp
;

883 if(!
_Œª¥¬’t
)

885 if(
Ü›Á
==
PORTRAIT
)

889 
‹mp
 = ((
s
-
cfÚt
.
off£t
)*((cfÚt.
x_size
/8)*cfÚt.
y_size
))+4;

891 
ušt16_t
 
j
=0; j<((
cfÚt
.
x_size
/8)*cfÚt.
y_size
); j++)

893 
äame
 = 
cfÚt
.
fÚt
[
‹mp
];

895 
ušt8_t
 
i
=0; i<8; i++)

897 if(
	`B™IsS‘
(
äame
, (7-
i
)))

898 
	`SSD1306_Pix–
(
x
+
i
, 
y
+
j
, 
WHITE
);

900 
	`SSD1306_Pix–
(
x
+
i
, 
y
+
j
, 
BLACK
);

902 
‹mp
++;

907 
‹mp
 = ((
s
-
cfÚt
.
off£t
)*((cfÚt.
x_size
/8)*cfÚt.
y_size
))+4;

909 
ušt16_t
 
j
=0; j<((
cfÚt
.
x_size
/8)*cfÚt.
y_size
); j+=(cfont.x_size/8))

913 
zz
=(
cfÚt
.
x_size
/8)-1; zz>=0; zz--)

915 
äame
 = 
cfÚt
.
fÚt
[
‹mp
+
zz
];

916 
ušt8_t
 
i
=0; i<8; i++)

918 if((
äame
 & (1<<
i
)) != 0)

919 
	`SSD1306_Pix–
(
y
+
j
, 
x
+
i
, 
WHITE
);

921 
	`SSD1306_Pix–
(
y
+
j
, 
x
+
i
, 
BLACK
);

924 
‹mp
+=(
cfÚt
.
x_size
/8);

947 
	}
}

955 
	$SSD1306_SŒšg
(
x
, 
y
, *
s
)

957 *
s
 != '\0')

959 if(
Ü›Á
 =ð
LANDSCAPE
)

961 
	`SSD1306_Ch¬
(
y
, 
x
, *
s
);

962 
x
 = x + 
cfÚt
.
y_size
 + 1;

966 
	`SSD1306_Ch¬
(
y
, 
x
, *
s
);

967 
x
 = x + 
cfÚt
.
y_size
+1;

970 
s
++;

977 
	}
}

985 
	$SSD1306_Num
(
x
, 
y
, 
št32_t
 
num
)

987 
d
[25];

988 
	`™ß_
(
num
, 
d
);

989 
	`SSD1306_SŒšg
(
x
, 
y
, 
d
);

990 
	}
}

998 
	$SSD1306_Flßt
()

1001 
	}
}

1009 
	$SSD1306_NumWDesc
(
x
, 
y
, *
s
, 
št32_t
 
num
)

1011 
o
[
	`¡¾’
(
s
)+15], 
d
[25];

1012 
o
[0] = '\0';

1013 
	`¡rÿt_
(
o
, 
s
);

1014 
	`™ß_
(
num
, 
d
);

1015 
	`¡rÿt_
(
o
, 
d
);

1016 
	`SSD1306_SŒšg
(
x
, 
y
, 
o
);

1017 
	}
}

1025 
	$SSD1306_FlßtWDesc
(
x
, 
y
, *
s
, 
num
, 
´ecisiÚ
)

1027 
o
[
	`¡¾’
(
s
)+18], 
d
[25];

1028 
o
[0] = '\0';

1029 
	`¡rÿt_
(
o
, 
s
);

1030 
	`áß_
(
num
, 
d
, 
´ecisiÚ
);

1031 
	`¡rÿt_
(
o
, 
d
);

1032 
	`SSD1306_SŒšg
(
x
, 
y
, 
o
);

1033 
	}
}

	@H:\WORKSPACE\NRF51\SmartWatch\Src\SSD1306\SSD1306.h

2 #iâdeà
SSD1306_H


3 
	#SSD1306_H


	)

6 
	~"Äf.h
"

7 
	~"¥i_ma¡”.h
"

12 
	#PORTRAIT
 0

	)

13 
	#LANDSCAPE
 1

	)

15 
	#BLACK
 0

	)

16 
	#WHITE
 1

	)

17 
	#INVERSE
 2

	)

19 
	#SSD1306_LCDWIDTH
 128

	)

20 
	#SSD1306_LCDHEIGHT
 64

	)

22 
	#WIDTH
 
SSD1306_LCDWIDTH


	)

23 
	#HEIGHT
 
SSD1306_LCDHEIGHT


	)

25 
	#SSD1306_SETCONTRAST
 0x81

	)

26 
	#SSD1306_DISPLAYALLON_RESUME
 0xA4

	)

27 
	#SSD1306_DISPLAYALLON
 0xA5

	)

28 
	#SSD1306_NORMALDISPLAY
 0xA6

	)

29 
	#SSD1306_INVERTDISPLAY
 0xA7

	)

30 
	#SSD1306_DISPLAYOFF
 0xAE

	)

31 
	#SSD1306_DISPLAYON
 0xAF

	)

33 
	#SSD1306_SETDISPLAYOFFSET
 0xD3

	)

34 
	#SSD1306_SETCOMPINS
 0xDA

	)

36 
	#SSD1306_SETVCOMDETECT
 0xDB

	)

38 
	#SSD1306_SETDISPLAYCLOCKDIV
 0xD5

	)

39 
	#SSD1306_SETPRECHARGE
 0xD9

	)

41 
	#SSD1306_SETMULTIPLEX
 0xA8

	)

43 
	#SSD1306_SETLOWCOLUMN
 0x00

	)

44 
	#SSD1306_SETHIGHCOLUMN
 0x10

	)

46 
	#SSD1306_SETSTARTLINE
 0x40

	)

48 
	#SSD1306_MEMORYMODE
 0x20

	)

49 
	#SSD1306_COLUMNADDR
 0x21

	)

50 
	#SSD1306_PAGEADDR
 0x22

	)

52 
	#SSD1306_COMSCANINC
 0xC0

	)

53 
	#SSD1306_COMSCANDEC
 0xC8

	)

55 
	#SSD1306_SEGREMAP
 0xA0

	)

57 
	#SSD1306_CHARGEPUMP
 0x8D

	)

59 
	#SSD1306_EXTERNALVCC
 0x1

	)

60 
	#SSD1306_SWITCHCAPVCC
 0x2

	)

63 
	#SSD1306_ACTIVATE_SCROLL
 0x2F

	)

64 
	#SSD1306_DEACTIVATE_SCROLL
 0x2E

	)

65 
	#SSD1306_SET_VERTICAL_SCROLL_AREA
 0xA3

	)

66 
	#SSD1306_RIGHT_HORIZONTAL_SCROLL
 0x26

	)

67 
	#SSD1306_LEFT_HORIZONTAL_SCROLL
 0x27

	)

68 
	#SSD1306_VERTICAL_AND_RIGHT_HORIZONTAL_SCROLL
 0x29

	)

69 
	#SSD1306_VERTICAL_AND_LEFT_HORIZONTAL_SCROLL
 0x2A

	)

73 
	#B™S‘
(
p
,
m
è(Õè|ð(1<<(m)))

	)

74 
	#B™Re£t
(
p
,
m
è(Õè&ð~(1<<(m)))

	)

75 
	#B™Fl
(
p
,
m
è(Õè^ð(1<<(m)))

	)

76 
	#B™Wr™e
(
c
,
p
,
m
è((cè? 
	`B™S‘
Õ,mè: 
	`B™Re£t
Õ,m))

	)

77 
	#B™IsS‘
(
»g
, 
b™
è((Ôegè& (1<<(b™))è!ð0)

	)

78 
	#B™IsRe£t
(
»g
, 
b™
è((Ôegè& (1<<(b™))è=ð0)

	)

83 
SSD1306_In™
();

85 
SSD1306_Off
();

86 
SSD1306_On
();

88 
SSD1306_Commªd
(
ušt8_t
 
c
);

89 
SSD1306_D©a
(
ušt8_t
 
c
);

90 
ušt8_t
 
SPI_S’d
(ušt8_ˆ
d©a
);

92 
SSD1306_ReD¿w
();

93 
SSD1306_ReD¿wCLEAR
();

94 
SSD1306_Inv”t
(
ušt8_t
 
i
);

95 
SSD1306_BrighŠess
(
ušt8_t
 
cÚŒa¡
);

97 
SSD1306_CË¬
();

98 
SSD1306_Fžl
();

100 
SSD1306_Pix–
(
št16_t
 
x
, iÁ16_ˆ
y
, 
ušt16_t
 
cÞÜ
);

101 
SSD1306_£tFÚt
(
ušt8_t
* 
fÚt
);

105 
¡¬tsüÞÌight
(
ušt8_t
 
¡¬t
, ušt8_ˆ
¡Ý
);

106 
¡¬tsüÞÎeá
(
ušt8_t
 
¡¬t
, ušt8_ˆ
¡Ý
);

108 
¡¬tsüÞldŸgright
(
ušt8_t
 
¡¬t
, ušt8_ˆ
¡Ý
);

109 
¡¬tsüÞldŸgËá
(
ušt8_t
 
¡¬t
, ušt8_ˆ
¡Ý
);

110 
¡ÝsüÞl
();

113 
d¿wFa¡VLše
(
št16_t
 
x
, iÁ16_ˆ
y
, iÁ16_ˆ
h
, 
ušt16_t
 
cÞÜ
);

114 
d¿wFa¡HLše
(
št16_t
 
x
, iÁ16_ˆ
y
, iÁ16_ˆ
w
, 
ušt16_t
 
cÞÜ
);

116 
d¿wFa¡VLšeIÁ”Çl
(
št16_t
 
x
, iÁ16_ˆ
y
, iÁ16_ˆ
h
, 
ušt16_t
 
cÞÜ
);

117 
d¿wFa¡HLšeIÁ”Çl
(
št16_t
 
x
, iÁ16_ˆ
y
, iÁ16_ˆ
w
, 
ušt16_t
 
cÞÜ
);

119 
SSD1306_Ch¬
(
ušt8_t
 
x
, ušt8_ˆ
y
, 
s
);

120 
SSD1306_SŒšg
(
x
, 
y
, *
s
);

122 
SSD1306_Num
(
x
, 
y
, 
št32_t
 
num
);

123 
SSD1306_NumWDesc
(
x
, 
y
, *
s
, 
št32_t
 
num
);

124 
SSD1306_FlßtWDesc
(
x
, 
y
, *
s
, 
num
, 
´ecisiÚ
);

	@H:\WORKSPACE\NRF51\SmartWatch\Src\UI.c

2 
	~"UI.h
"

	@H:\WORKSPACE\NRF51\SmartWatch\Src\UI.h

2 #iâdeà
UI_H


3 
	#UI_H


	)

	@H:\WORKSPACE\NRF51\SmartWatch\Src\dispatcher.c

2 
	~"di¥©ch”.h
"

	@H:\WORKSPACE\NRF51\SmartWatch\Src\dispatcher.h

2 #iâdeà
DISPATCHER_H


3 
	#DISPATCHER_H


	)

	@H:\WORKSPACE\NRF51\SmartWatch\Src\hardware.h

2 #iâdeà
HARDWARE_H


3 
	#HARDWARE_H


	)

11 
	#LED_0
 21UL

	)

12 
	#LED_1
 24UL

	)

13 
	#LED_2
 3UL

	)

14 
	#LED_3
 25UL

	)

16 
	#BTN_0
 0UL

	)

17 
	#BTN_1
 20UL

	)

18 
	#BTN_2
 19UL

	)

19 
	#BTN_3
 18UL

	)

20 
	#BTN_4
 17UL

	)

22 
	#RAIL_POWER
 29UL

	)

23 
	#VIBRO
 23UL

	)

24 
	#BUZZER
 30UL

	)

26 
	#VIN_SENSE
 22UL

	)

27 
	#CHRG_SENSE
 5UL

	)

28 
	#CHRG_STBY
 6UL

	)

30 
	#AN_LIGHT
 1UL

	)

31 
	#AN_MIC
 2UL

	)

32 
	#AN_BAT
 4UL

	)

34 
	#LSM303_INT1
 7UL

	)

35 
	#LSM303_INT2
 8UL

	)

36 
	#LSM303_DRDY
 16UL

	)

	@H:\WORKSPACE\NRF51\SmartWatch\Src\light.c

2 
	~"light.h
"

3 
	~"h¬dw¬e.h
"

4 
	~"Äf_gpio.h
"

5 
	~"Äf_d–ay.h
"

12 
ušt8_t
 
	gchªÃl
;

13 
ADCD©aTy³
 
	gLight
, 
	gVB©
;

28 
	$ADCIn™
(
ušt8_t
 
ADCChªÃl
)

31 
NRF_ADC
->
INTENSET
 = (
ADC_INTENSET_END_Di§bËd
 << 
ADC_INTENSET_END_Pos
);

34 
NRF_ADC
->
CONFIG
 = (
ADC_CONFIG_EXTREFSEL_NÚe
 << 
ADC_CONFIG_EXTREFSEL_Pos
)

35 | (
ADCChªÃl
 << 
ADC_CONFIG_PSEL_Pos
)

36 | (
ADC_CONFIG_REFSEL_VBG
 << 
ADC_CONFIG_REFSEL_Pos
)

37 | (
ADC_CONFIG_INPSEL_AÇlogIÅutOÃThœdP»sÿlšg
 << 
ADC_CONFIG_INPSEL_Pos
)

38 | (
ADC_CONFIG_RES_10b™
 << 
ADC_CONFIG_RES_Pos
);

41 
NRF_ADC
->
ENABLE
 = 
ADC_ENABLE_ENABLE_EÇbËd
;

44 
NRF_ADC
->
TASKS_START
 = 1;

47 !
NRF_ADC
->
EVENTS_END
){}

49 
NRF_ADC
->
EVENTS_END
 = 0;

51 if(
ADCChªÃl
 =ð
ADC_BAT
)

53 
VB©
.
»suÉ
 = 
NRF_ADC
->
RESULT
;

54 
VB©
.
v®ue
 = VB©.
»suÉ
;

56 if(
ADCChªÃl
 =ð
ADC_LIGHT
)

58 
Light
.
»suÉ
 = 
NRF_ADC
->
RESULT
;

59 
Light
.
v®ue
 = Light.
»suÉ
;

60 
	`Äf_gpio_pš_£t
(
RAIL_POWER
);

64 
NRF_ADC
->
TASKS_STOP
 = 1;

67 
NRF_ADC
->
ENABLE
 = 
ADC_ENABLE_ENABLE_Di§bËd
;

68 
	}
}

75 
	$M—su»VB©
()

77 
	`ADCIn™
(
ADC_BAT
);

78 
	}
}

85 
	$M—su»Light
()

87 
	`Äf_gpio_pš_þ—r
(
RAIL_POWER
);

88 
	`Äf_d–ay_ms
(10);

90 
	`ADCIn™
(
ADC_LIGHT
);

91 
	}
}

	@H:\WORKSPACE\NRF51\SmartWatch\Src\light.h

2 #iâdeà
LIGHT_H


3 
	#LIGHT_H


	)

6 
	~<¡dboÞ.h
>

7 
	~"Äf.h
"

12 
ušt16_t
 
	m»suÉ
;

13 
št16_t
 
	mv®ue
;

14 }
	tADCD©aTy³
;

19 
	mADC_LIGHT
 =
ADC_CONFIG_PSEL_AÇlogIÅut2
,

20 
	mADC_BAT
 =
ADC_CONFIG_PSEL_AÇlogIÅut5
,

27 
ADCIn™
(
ušt8_t
 
ADCChªÃl
);

29 
M—su»VB©
();

30 
M—su»Light
();

	@H:\WORKSPACE\NRF51\SmartWatch\Src\main.c

1 
	~"Äf.h
"

2 
	~<m©h.h
>

4 
	~"Äf_d–ay.h
"

5 
	~"Äf_gpio.h
"

6 
	~"Äf_pwm.h
"

7 
	~"twi_ma¡”.h
"

9 
	~"SSD1306.h
"

10 
	~"LSM303.h
"

11 
	~"BMP180.h
"

13 
	~"h¬dw¬e.h
"

14 
	~"light.h
"

15 
	~"sound.h
"

16 
	~"timewÜk.h
"

18 
	gt
[8] = 
__TIME__
;

19 
ušt32_t
 
	gcouÁ”
;

21 
ušt8_t
 
	gfuck
 = 0;

23 
fÚt5x8
[];

24 
Sm®lFÚt
[];

25 
ADCD©aTy³
 
Light
, 
VB©
;

27 
	gACCEL
[3], 
	gMAGNET
[3];

29 
	$In™P”h
()

32 
RTC_TimeD©eTy³Def
 
‹mp
;

33 
‹mp
.
d©e
 = 1;

34 
‹mp
.
mÚth
 = 6;

35 
‹mp
.
y—r
 = 2015;

37 
‹mp
.
hour
 = (
t
[0]-0x30)*10+(t[1]-0x30);

38 
‹mp
.
mšu‹
 = (
t
[3]-0x30)*10+t[4]-0x30;

39 
‹mp
.
£cÚd
 = (
t
[6]-0x30)*10+t[7]-0x30;

41 
couÁ”
 = 
	`RTC_TimeD©eToCÁ
(&
‹mp
) + 11;

44 
	`Äf_gpio_cfg_ouut
(
LED_0
);

45 
	`Äf_gpio_cfg_ouut
(
LED_1
);

46 
	`Äf_gpio_cfg_ouut
(
LED_2
);

47 
	`Äf_gpio_cfg_ouut
(
LED_3
);

49 
	`Äf_gpio_cfg_ouut
(
RAIL_POWER
);

50 
	`Äf_gpio_pš_£t
(
RAIL_POWER
);

52 
	`Äf_gpio_cfg_£n£_šput
(
BTN_0
, 
NRF_GPIO_PIN_PULLUP
, 
NRF_GPIO_PIN_SENSE_LOW
);

53 
	`Äf_gpio_cfg_£n£_šput
(
BTN_1
, 
NRF_GPIO_PIN_PULLUP
, 
NRF_GPIO_PIN_SENSE_LOW
);

54 
	`Äf_gpio_cfg_£n£_šput
(
BTN_2
, 
NRF_GPIO_PIN_PULLUP
, 
NRF_GPIO_PIN_SENSE_LOW
);

55 
	`Äf_gpio_cfg_£n£_šput
(
BTN_3
, 
NRF_GPIO_PIN_PULLUP
, 
NRF_GPIO_PIN_SENSE_LOW
);

56 
	`Äf_gpio_cfg_£n£_šput
(
BTN_4
, 
NRF_GPIO_PIN_PULLUP
, 
NRF_GPIO_PIN_SENSE_LOW
);

60 
NRF_GPIOTE
->
INTENSET
 = 
GPIOTE_INTENSET_PORT_Msk
;

61 
	`NVIC_EÇbËIRQ
(
GPIOTE_IRQn
);

63 
	`Äf_gpio_cfg_ouut
(
VIBRO
);

67 
NRF_CLOCK
->
EVENTS_HFCLKSTARTED
 = 0;

74 
NRF_POWER
->
TASKS_CONSTLAT
 = 0;

75 
NRF_POWER
->
TASKS_LOWPWR
 = 1;

76 
	}
}

79 
	$LFCLK_CÚfig
()

81 
NRF_CLOCK
->
LFCLKSRC
 = (
CLOCK_LFCLKSRC_SRC_Xl
 << 
CLOCK_LFCLKSRC_SRC_Pos
);

82 
NRF_CLOCK
->
EVENTS_LFCLKSTARTED
 = 0;

83 
NRF_CLOCK
->
TASKS_LFCLKSTART
 = 1;

85 
NRF_CLOCK
->
EVENTS_LFCLKSTARTED
 == 0);

87 
NRF_CLOCK
->
EVENTS_LFCLKSTARTED
 = 0;

88 
	}
}

92 
	$RTC0_CÚfig
()

94 
	`NVIC_EÇbËIRQ
(
RTC0_IRQn
);

95 
NRF_RTC0
->
PRESCALER
 = 3276;

99 
NRF_RTC0
->
EVTENSET
 = 
RTC_EVTENSET_TICK_Msk
;

100 
NRF_RTC0
->
INTENSET
 = 
RTC_INTENSET_TICK_Msk
;

105 
	}
}

108 
	$RTC0_IRQHªdËr
()

110 ià((
NRF_RTC0
->
EVENTS_TICK
 !ð0è&& ((NRF_RTC0->
INTENSET
 & 
RTC_INTENSET_TICK_Msk
) != 0))

112 
NRF_RTC0
->
EVENTS_TICK
 = 0;

113 
ušt8_t
 
´eCÁ
 = 0;

114 if(++
´eCÁ
 >= 10)

116 
´eCÁ
 = 0;

118 
couÁ”
++;

121 
	}
}

124 
	$GPIOTE_IRQHªdËr
()

127 if(
NRF_GPIOTE
->
EVENTS_PORT
)

129 
NRF_GPIOTE
->
EVENTS_PORT
 = 0;

130 
couÁ”
++;

131 
fuck
 = 1;

134 
	}
}

137 
	$maš
( )

140 
	`In™P”h
();

143 
	`LFCLK_CÚfig
();

144 
	`RTC0_CÚfig
();

145 
NRF_RTC0
->
TASKS_START
 = 1;

147 
	`SSD1306_In™
();

148 
	`SSD1306_ReD¿w
();

149 
	`SSD1306_£tFÚt
(
fÚt5x8
);

152 
	`SoundB“p
(2000, 500);

154 
	`twi_ma¡”_š™
();

156 
	`LSM303_In™
();

157 
	`BMP180_In™
();

159 
	`SSD1306_CË¬
();

177 
xxx
, 
yyy
;

185 
j
=0;

186 
	#DELAY
 50

	)

187 
	`Äf_d–ay_ms
(
DELAY
);

188 
	`Äf_d–ay_ms
(
DELAY
);

211 
	`Äf_gpio_pš_þ—r
(
VIBRO
);

213 
	`SSD1306_SŒšg
(2,118,"ABCD");

214 
	`d¿wFa¡HLše
(0,0,64, 
WHITE
);

215 
	`d¿wFa¡HLše
(0,127,64, 
WHITE
);

216 
	`d¿wFa¡VLše
(0,0,128, 
WHITE
);

217 
	`d¿wFa¡VLše
(63,0,128, 
WHITE
);

219 
	`M—su»VB©
();

220 
	`M—su»Light
();

221 
	`SSD1306_NumWDesc
(2, 2, "V=", 
VB©
.
»suÉ
);

222 
	`SSD1306_NumWDesc
(2, 10, "V=", 
Light
.
»suÉ
);

224 
	`SSD1306_SŒšg
(2, 18, 
__DATE__
);

226 
t
[15];

227 
RTC_TimeD©eTy³Def
 
¯a
;

228 
	`RTC_CÁToTimeD©e
(
couÁ”
, &
¯a
);

229 
	`TimeToSŒšg
(
t
, &
¯a
);

230 
	`SSD1306_SŒšg
(2, 28, 
t
);

231 
	`SSD1306_Num
(2, 38, 
j
);

233 
	`SSD1306_ReD¿w
();

235 if(
j
++>=20)

238 
	`SSD1306_Off
();

239 
	`LSM303_Off
();

241 
NRF_TWI1
->
ENABLE
 = 
TWI_ENABLE_ENABLE_Di§bËd
 << 
TWI_ENABLE_ENABLE_Pos
;

243 
fuck
 =ð0è
	`__WFE
();

244 
fuck
 = 0;

245 
j
=0;

247 
NRF_TWI1
->
ENABLE
 = 
TWI_ENABLE_ENABLE_EÇbËd
 << 
TWI_ENABLE_ENABLE_Pos
;

249 
	`SSD1306_On
();

250 
	`LSM303_On
();

252 
	`Äf_gpio_pš_£t
(
BUZZER
);

253 
	`Äf_d–ay_ms
(500);

254 
	`Äf_gpio_pš_þ—r
(
BUZZER
);

257 
	}
}

	@H:\WORKSPACE\NRF51\SmartWatch\Src\menu.c

2 
	~"m’u.h
"

10 
WÜkI‹m
* 
	gCu¼WÜkI‹m
;

13 
WORK_MENU
(
MašClock
, 
NULL_MENU
,NULL_MENU,NULL_MENU,NULL_MENU, 
NULL_FUNC
,NULL_FUNC,NULL_FUNC);

14 
WORK_MENU
(
Bš¬Clock
, 
NULL_MENU
,NULL_MENU,NULL_MENU,NULL_MENU, 
NULL_FUNC
,NULL_FUNC,NULL_FUNC);

15 
WORK_MENU
(
ExŠdClock
, 
NULL_MENU
,NULL_MENU,NULL_MENU,NULL_MENU, 
NULL_FUNC
,NULL_FUNC,NULL_FUNC);

18 
WORK_MENU
(
M’u
, 
NULL_MENU
,NULL_MENU,NULL_MENU,NULL_MENU, 
NULL_FUNC
,NULL_FUNC,NULL_FUNC);

20 
WORK_MENU
(
StÝw©ch
, 
NULL_MENU
,NULL_MENU,NULL_MENU,NULL_MENU, 
NULL_FUNC
,NULL_FUNC,NULL_FUNC);

21 
WORK_MENU
(
Tim”
, 
NULL_MENU
,NULL_MENU,NULL_MENU,NULL_MENU, 
NULL_FUNC
,NULL_FUNC,NULL_FUNC);

22 
WORK_MENU
(
FÏshlight
, 
NULL_MENU
,NULL_MENU,NULL_MENU,NULL_MENU, 
NULL_FUNC
,NULL_FUNC,NULL_FUNC);

23 
WORK_MENU
(
S‘tšgs
, 
NULL_MENU
,NULL_MENU,NULL_MENU,NULL_MENU, 
NULL_FUNC
,NULL_FUNC,NULL_FUNC);

24 
WORK_MENU
(
Rªdom
, 
NULL_MENU
,NULL_MENU,NULL_MENU,NULL_MENU, 
NULL_FUNC
,NULL_FUNC,NULL_FUNC);

	@H:\WORKSPACE\NRF51\SmartWatch\Src\menu.h

2 #iâdeà
MENU_H


3 
	#MENU_H


	)

7 (*
	tfuncPŒ
)();

12 *
Next
;

13 *
P»vious
;

14 *
P¬’t
;

15 *
Chžd
;

17 
funcPŒ
 
EÁ”Func
;

18 
funcPŒ
 
C®lback
;

19 
funcPŒ
 
L—veFunc
;

22 } 
	tWÜkI‹m
;

25 *
Next
;

26 *
P»vious
;

27 *
P¬’t
;

28 *
Chžd
;

30 cÚ¡ 
Text
[];

31 } 
	tM’uI‹m
;

36 
	#WORK_MENU
(
Name
, 
Next
, 
P»vious
, 
P¬’t
, 
Chžd
, 
EÁ”Func
, 
C®lback
, 
L—veFunc
) \

37 
M’uI‹m
 
Next
; \

38 
M’uI‹m
 
P»vious
; \

39 
M’uI‹m
 
P¬’t
; \

40 
M’uI‹m
 
Chžd
; \

41 
WÜkI‹m
 
Name
 = {(*)&
Next
,(*)&
P»vious
,(*)&
P¬’t
,(*)&
Chžd
, (
funcPŒ
)
EÁ”Func
,(funcPŒ)
C®lback
,(funcPŒ)
L—veFunc
}

45 
	#NULL_MENU
 
NuÎ_M’u


	)

46 
	#NULL_FUNC
 (*)0

	)

48 
	#PREVIOUS
 ( 
Cu¼M’uI‹m
->
P»vious
 )

	)

49 
	#NEXT
 ( 
Cu¼M’uI‹m
->
Next
 )

	)

50 
	#PARENT
 ( 
Cu¼M’uI‹m
->
P¬’t
 )

	)

51 
	#CHILD
 ( 
Cu¼M’uI‹m
->
Chžd
 )

	)

52 
	#ENTERFUNC
 ( 
Cu¼M’uI‹m
->
EÁ”Func
 )

	)

53 
	#SELECTFUNC
 ( 
Cu¼M’uI‹m
->
S–eùFunc
 )

	)

57 
M’uChªge
(
M’uI‹m
* 
NewM’u
);

	@H:\WORKSPACE\NRF51\SmartWatch\Src\sound.c

2 
	~"sound.h
"

3 
	~"Äf.h
"

4 
	~"Äf_pwm.h
"

5 
	~"h¬dw¬e.h
"

6 
	~"Äf_d–ay.h
"

7 
	~"Äf_gpio.h
"

34 
	$SoundB“p
(
ušt16_t
 
tÚe
, ušt16_ˆ
Ëngth
)

39 
Äf_pwm_cÚfig_t
 
PWMCÚfig
 = 
PWM_DEFAULT_CONFIG
;

41 
PWMCÚfig
.
mode
 = 
PWM_MODE_LED_1000
;

42 
PWMCÚfig
.
num_chªÃls
 = 1;

43 
PWMCÚfig
.
gpio_num
[0] = 
BUZZER
;

45 
	`Äf_pwm_š™
(&
PWMCÚfig
);

47 
	#TIM_CHANNEL
 0

	)

48 
	`Äf_pwm_£t_v®ue
(
TIM_CHANNEL
, 500);

50 
	#TIM_VAL
(
hz
, 
´esc
è(16000000/((hz)*2*(1<<Õ»sc))))

	)

52 
PWM_TIMER
->
PRESCALER
 = 3;

53 
PWM_TIMER
->
CC
[3] = 
	`TIM_VAL
(
tÚe
, 3);

55 
	`Äf_d–ay_ms
(
Ëngth
);

57 
	`Äf_pwm_£t_v®ue
(0, 0);

58 
PWM_TIMER
->
TASKS_STOP
 = 1;

61 
	}
}

	@H:\WORKSPACE\NRF51\SmartWatch\Src\sound.h

2 #iâdeà
SOUND_H


3 
	#SOUND_H


	)

6 
	~"Äf.h
"

7 
	~"Äf_pwm.h
"

15 
SoundB“p
(
ušt16_t
 
tÚe
, ušt16_ˆ
Ëngth
);

	@H:\WORKSPACE\NRF51\SmartWatch\Src\string.c

2 
	~"¡ršg.h
"

22 
	$¡¾’
(*
pText
)

24 
Ën
 = 0;

25 ; *
pText
 !ð'\0';…Text++, 
Ën
++);

26  
Ën
;

27 
	}
}

36 
	$¡¾’Num
(*
pText
, 
begš
)

38 
Ën
 = 0;

39 
pText
 +ð
begš
;

40 ; *
pText
 !ð'\0';…Text++, 
Ën
++);

41  
Ën
;

42 
	}
}

52 
	$™ß_
(
n
, 
s
[])

54 
sign
;

56 ià((
sign
 = 
n
) < 0)

57 
n
 = -n;

59 
i
 = 0;

62 
s
[
i
++] = 
n
 % 10 + '0';

64 (
n
 /= 10) > 0);

66 ià(
sign
 < 0è
s
[
i
++] = '-';

68 
s
[
i
] = '\0';

69 
	`»v”£
(
s
);

70 
	}
}

78 
	$dtß_
(
ušt32_t
 
n
, 
s
[])

80 
sign
;

82 ià((
sign
 = 
n
) < 0)

83 
n
 = -n;

85 
i
 = 0;

88 
s
[
i
++] = 
n
 % 10 + '0';

90 (
n
 /= 10) > 0);

92 ià(
sign
 < 0è
s
[
i
++] = '-';

94 
s
[
i
] = '\0';

95 
	`»v”£
(
s
);

96 
	}
}

105 
	$áß_
(
num
, 
¡r
[], 
´ecisiÚ
)

107 
z”oFÏg
=0;

108 
dig™
=0, 
»mšd”
=0;

109 
wt
=0;

111 if(
num
 < 0)

113 
num
 = -num;

114 
z”oFÏg
 = 1;

117 
whÞe_·¹
 = 
num
;

118 
log_v®ue
=
	`log10_
(
num
), 
šdex
=log_value;

120 if(
z”oFÏg
è
¡r
[0]='-';

123 
i
=1; i<
log_v®ue
+2; i++)

125 
wt
 = 
	`pow_
(10.0, 
i
);

126 
»mšd”
 = 
whÞe_·¹
 % 
wt
;

127 
dig™
 = (
»mšd”
 - dig™è/ (
wt
/10);

130 
¡r
[
šdex
-- + 
z”oFÏg
] = 
dig™
 + 48;

131 ià(
šdex
 == -1)

135 
šdex
 = 
log_v®ue
 + 1;

136 
¡r
[
šdex
+
z”oFÏg
] = '.';

138 
äaùiÚ_·¹
 = 
num
 - 
whÞe_·¹
;

139 
tmp1
 = 
äaùiÚ_·¹
, 
tmp
=0;

142  
i
=1; i<=
´ecisiÚ
; i++)

144 
wt
 = 10;

145 
tmp
 = 
tmp1
 * 
wt
;

146 
dig™
 = 
tmp
;

149 
¡r
[++
šdex
 + 
z”oFÏg
] = 
dig™
 + 48;

150 
tmp1
 = 
tmp
 - 
dig™
;

152 
¡r
[++
šdex
 + 
z”oFÏg
] = '\0';

153 
	}
}

161 
	$»v”£
(
s
[])

163 
c
, 
i
, 
j
;

164 
i
 = 0, 
j
 = 
	`¡¾’
(
s
)-1; i < j; i++, j--)

166 
c
 = 
s
[
i
];

167 
s
[
i
] = s[
j
];

168 
s
[
j
] = 
c
;

170 
	}
}

178 
	$¡rÿt_
(
fœ¡
[], 
£cÚd
[])

180 
i
=0, 
j
=0;

182 
fœ¡
[
i
] != '\0') i++;

183 (
fœ¡
[
i
++] = 
£cÚd
[
j
++]) != '\0');

184 
	}
}

192 
	$¡rÿtNum
(
fœ¡
[], 
£cÚd
[], 
begš
, 
’d
)

194 if(
begš
 >ð
’d
) ;

196 
i
=0, 
j
=
begš
;

198 
j
 !ð
’d
)

200 
fœ¡
[
i
++] = 
£cÚd
[
j
++];

202 
fœ¡
[
i
]='\0';

203 
	}
}

210 
	$pow_
(
x
, 
y
)

212 
»suÉ
 = 1;

214 
i
=0; i<
y
; i++)

215 
»suÉ
 *ð
x
;

217  
»suÉ
;

218 
	}
}

226 
	$sq¹_
(
x
)

230 
i
;

231 
x
;

232 }
u
;

234 
u
.
x
 = x;

235 
u
.
i
 = (1<<29) + (u.i >> 1) - (1<<22);

236  
u
.
x
;

237 
	}
}

242 
	$log10_
(
v
)

244  (
v
 >= 1000000000u) ? 9 : (v >= 100000000u) ? 8 :

245 (
v
 >= 10000000u) ? 7 : (v >= 1000000u) ? 6 :

246 (
v
 >= 100000u) ? 5 : (v >= 10000u) ? 4 :

247 (
v
 >= 1000u) ? 3 : (v >= 100u) ? 2 : (v >= 10u) ? 1u : 0u;

248 
	}
}

	@H:\WORKSPACE\NRF51\SmartWatch\Src\string.h

2 #iâdeà
STRING_H


3 
	#STRING_H


	)

6 
	~"Äf.h
"

7 
	~<¡dšt.h
>

14 
¡¾’
(*);

15 
¡¾’Num
(*
pText
, 
begš
);

16 
™ß_
(, 
s
[]);

17 
dtß_
(
ušt32_t
 
n
, 
s
[]);

18 
áß_
(, 
¡r
[], 
´ecisiÚ
);

19 
»v”£
(
s
[]);

20 
¡rÿt_
(
fœ¡
[], 
£cÚd
[]);

21 
¡rÿtNum
(
fœ¡
[], 
£cÚd
[], 
begš
, 
’d
);

23 
log10_
(
v
);

24 
pow_
(
x
, 
y
);

25 
log10_
(
v
);

26 
sq¹_
(
x
);

27 
áß_
(
num
, 
¡r
[], 
´ecisiÚ
);

	@H:\WORKSPACE\NRF51\SmartWatch\Src\system_nrf51.c

34 
	~<¡dšt.h
>

35 
	~<¡dboÞ.h
>

36 
	~"Äf.h
"

37 
	~"sy¡em_Äf51.h
"

42 
	#__SYSTEM_CLOCK
 (16000000ULè

	)

44 
boÞ
 
is_mªu®_³rh”®_£tup_Ãeded
();

45 
boÞ
 
is_di§bËd_š_debug_Ãeded
();

48 #ià
defšed
 ( 
__CC_ARM
 )

49 
ušt32_t
 
Sy¡emCÜeClock
 
__©Œibu‹__
((
u£d
)èð
__SYSTEM_CLOCK
;

50 #–ià
defšed
 ( 
__ICCARM__
 )

51 
__roÙ
 
ušt32_t
 
	gSy¡emCÜeClock
 = 
__SYSTEM_CLOCK
;

52 #–ià
defšed
 ( 
__GNUC__
 )

53 
ušt32_t
 
Sy¡emCÜeClock
 
__©Œibu‹__
((
u£d
)èð
__SYSTEM_CLOCK
;

56 
	$Sy¡emCÜeClockUpd©e
()

58 
Sy¡emCÜeClock
 = 
__SYSTEM_CLOCK
;

59 
	}
}

61 
	$Sy¡emIn™
()

71 ià(
	`is_mªu®_³rh”®_£tup_Ãeded
())

73 *(
ušt32_t
 volatile *)0x40000504 = 0xC007FFDF;

74 *(
ušt32_t
 volatile *)0x40006C18 = 0x00008000;

80 ià(
	`is_di§bËd_š_debug_Ãeded
())

82 
NRF_MPU
->
DISABLEINDEBUG
 = 
MPU_DISABLEINDEBUG_DISABLEINDEBUG_Di§bËd
 << 
MPU_DISABLEINDEBUG_DISABLEINDEBUG_Pos
;

84 
	}
}

87 
boÞ
 
	$is_mªu®_³rh”®_£tup_Ãeded
()

89 ià((((*(
ušt32_t
 *)0xF0000FE0) & 0x000000FF) == 0x1) && (((*(uint32_t *)0xF0000FE4) & 0x0000000F) == 0x0))

91 ià((((*(
ušt32_t
 *)0xF0000FE8) & 0x000000F0) == 0x00) && (((*(uint32_t *)0xF0000FEC) & 0x000000F0) == 0x0))

93  
Œue
;

95 ià((((*(
ušt32_t
 *)0xF0000FE8) & 0x000000F0) == 0x10) && (((*(uint32_t *)0xF0000FEC) & 0x000000F0) == 0x0))

97  
Œue
;

99 ià((((*(
ušt32_t
 *)0xF0000FE8) & 0x000000F0) == 0x30) && (((*(uint32_t *)0xF0000FEC) & 0x000000F0) == 0x0))

101  
Œue
;

105  
çl£
;

106 
	}
}

108 
boÞ
 
	$is_di§bËd_š_debug_Ãeded
()

110 ià((((*(
ušt32_t
 *)0xF0000FE0) & 0x000000FF) == 0x1) && (((*(uint32_t *)0xF0000FE4) & 0x0000000F) == 0x0))

112 ià((((*(
ušt32_t
 *)0xF0000FE8) & 0x000000F0) == 0x40) && (((*(uint32_t *)0xF0000FEC) & 0x000000F0) == 0x0))

114  
Œue
;

118  
çl£
;

119 
	}
}

	@H:\WORKSPACE\NRF51\SmartWatch\Src\timework.c

2 
	~"timewÜk.h
"

7 
	#DAYS_OFFSET
 2451911

8 

	)

20 
ušt32_t
 
	$RTC_TimeD©eToCÁ
(
RTC_TimeD©eTy³Def
 *
TD
)

22 if(
TD
->
y—r
 < 2000) TD->year = 2000 + TD->year%100;

23 
ušt8_t
 
a
 = (14 - 
TD
->
mÚth
)/12;

24 
ušt16_t
 
y
 = 
TD
->
y—r
 + 4800 - 
a
;

25 
ušt8_t
 
m
 = 
TD
->
mÚth
 + (12*
a
) - 3;

27 
ušt32_t
 
CNT
 = 
TD
->
d©e
;

28 
CNT
 +ð(153*
m
+2)/5 + 365*
y
 + y/4 -y/100 + y/400 - 32045 - 
DAYS_OFFSET
;

29 
CNT
 *= 86400;

30 
CNT
 +ð
TD
->
hour
*3600 + TD->
mšu‹
*60 + TD->
£cÚd
;

32  
CNT
;

33 
	}
}

41 
	$RTC_CÁToTimeD©e
(
ušt32_t
 
couÁ”
, 
RTC_TimeD©eTy³Def
 *
TD
)

43 
ušt32_t
 
aû
 = 
couÁ”
/86400 + 32044 + 
DAYS_OFFSET
;

44 
ušt8_t
 
b
 = (4*
aû
+3)/146097;

45 
aû
 -ð(146097*
b
)/4;

46 
ušt8_t
 
d
 = (4*
aû
+3)/1461;

47 
aû
 -ð(1461*
d
)/4;

48 
ušt8_t
 
m
 = (5*
aû
+2)/153;

50 
TD
->
d©e
 = 
aû
 - (153*
m
+2)/5 + 1;

51 
TD
->
mÚth
 = 
m
 + 3 - 12*(m/10);

52 
TD
->
y—r
 = 100*
b
 + 
d
 - 4800 + 
m
/10;

53 
TD
->
hour
 = 
couÁ”
/3600%24;

54 
TD
->
mšu‹
 = 
couÁ”
/60%60;

55 
TD
->
£cÚd
 = 
couÁ”
%60;

56 
	}
}

64 
	$TimeToSŒšg
(
s
[], 
RTC_TimeD©eTy³Def
 *
RTCmass
)

66 *(
s
+2) = *(s+5) = ':';

68 *(
s
+0èð
RTCmass
->
hour
/10 +'0';

69 *(
s
+1èð
RTCmass
->
hour
%10 +'0';

71 *(
s
+3èð
RTCmass
->
mšu‹
/10 +'0';

72 *(
s
+4èð
RTCmass
->
mšu‹
%10 +'0';

73 *(
s
+6èð
RTCmass
->
£cÚd
/10 +'0';

74 *(
s
+7èð
RTCmass
->
£cÚd
%10 +'0';

75 *(
s
+8) = '\0';

76 
	}
}

84 
	$D©eToSŒšg
(
s
[], 
RTC_TimeD©eTy³Def
 *
RTCmass
)

86 *(
s
+2) = *(s+5) = '/';

88 *(
s
+0èð
RTCmass
->
d©e
/10 +'0';

89 *(
s
+1èð
RTCmass
->
d©e
%10 +'0';

91 *(
s
+3èð
RTCmass
->
mÚth
/10 +'0';

92 *(
s
+4èð
RTCmass
->
mÚth
%10 +'0';

94 *(
s
+6èð
RTCmass
->
y—r
/1000 +'0';

95 
ušt16_t
 
Ëá
 = 
RTCmass
->
y—r
%1000;

96 *(
s
+7èð
Ëá
/100 +'0';

97 
Ëá
 %= 100;

98 *(
s
+8èð
Ëá
/10 +'0';

99 *(
s
+9èð
Ëá
%10 +'0';

100 *(
s
+10) = '\0';

101 
	}
}

	@H:\WORKSPACE\NRF51\SmartWatch\Src\timework.h

2 #iâdeà
TIMEWORK_H


3 
	#TIMEWORK_H


	)

6 
	~"Äf.h
"

11 
ušt16_t
 
	my—r
;

12 
ušt8_t
 
	mmÚth
;

13 
ušt8_t
 
	md©e
;

15 
ušt8_t
 
	mhour
;

16 
ušt8_t
 
	mmšu‹
;

17 
ušt8_t
 
	m£cÚd
;

18 }
	tRTC_TimeD©eTy³Def
;

25 
ušt32_t
 
RTC_TimeD©eToCÁ
(
RTC_TimeD©eTy³Def
*);

26 
RTC_CÁToTimeD©e
(
ušt32_t
, 
RTC_TimeD©eTy³Def
*);

27 
TimeToSŒšg
([], 
RTC_TimeD©eTy³Def
*);

28 
D©eToSŒšg
([], 
RTC_TimeD©eTy³Def
*);

	@H:\WORKSPACE\NRF51\SmartWatch\gcc_nrf51_blank_xxaa.ld

31 
OUTPUT_FORMAT
 ("elf32-littlearm", "elf32-bigarm", "elf32-littlearm")

32 
	$ENTRY
(
Re£t_HªdËr
)

34 
MEMORY


36 
	`FLASH
 (
rx
è: 
ORIGIN
 = 0x00000000, 
LENGTH
 = 0x40000

37 
	`RAM
 (
rwx
è: 
ORIGIN
 = 0x20000000, 
LENGTH
 = 0x4000

38 
	}
}

41 
	gSECTIONS


43 .
	g‹xt
 :

45 
KEEP
(*(.
VeùÜs
))

46 *(.
‹xt
*)

48 
KEEP
(*(.
š™
))

49 
KEEP
(*(.
fši
))

52 *
ütbegš
.
o
(.
ùÜs
)

53 *
ütbegš
?.
o
(.
ùÜs
)

54 *(
EXCLUDE_FILE
(*
ü‹nd
?.
o
 *ü‹nd.oè.
ùÜs
)

55 *(
SORT
(.
ùÜs
.*))

56 *(.
ùÜs
)

59 *
ütbegš
.
o
(.
dtÜs
)

60 *
ütbegš
?.
o
(.
dtÜs
)

61 *(
EXCLUDE_FILE
(*
ü‹nd
?.
o
 *ü‹nd.oè.
dtÜs
)

62 *(
SORT
(.
dtÜs
.*))

63 *(.
dtÜs
)

65 *(.
rod©a
*)

67 *(.
eh_äame
*)

68 } > 
FLASH


71 .
ARM
.
exb
 :

73 *(.
ARM
.
exb
* .
gnu
.
lškÚû
.
¬mexb
.*)

74 } > 
FLASH


76 
__exidx_¡¬t
 = .;

77 .
	gARM
.
	gexidx
 :

79 *(.
ARM
.
exidx
* .
gnu
.
lškÚû
.
¬mexidx
.*)

80 } > 
FLASH


81 
__exidx_’d
 = .;

83 
	g__‘ext
 = .;

85 .
	gd©a
 : 
AT
 (
__‘ext
)

87 
__d©a_¡¬t__
 = .;

88 *(
	gvbË
)

89 *(.
	gd©a
*)

91 . = 
ALIGN
(4);

93 
PROVIDE_HIDDEN
 (
__´eš™_¬¿y_¡¬t
 = .);

94 *(.
	g´eš™_¬¿y
)

95 
PROVIDE_HIDDEN
 (
__´eš™_¬¿y_’d
 = .);

97 . = 
ALIGN
(4);

99 
PROVIDE_HIDDEN
 (
__š™_¬¿y_¡¬t
 = .);

100 *(
SORT
(.
š™_¬¿y
.*))

101 *(.
	gš™_¬¿y
)

102 
PROVIDE_HIDDEN
 (
__š™_¬¿y_’d
 = .);

105 . = 
ALIGN
(4);

107 
PROVIDE_HIDDEN
 (
__fši_¬¿y_¡¬t
 = .);

108 *(
SORT
(.
fši_¬¿y
.*))

109 *(.
	gfši_¬¿y
)

110 
PROVIDE_HIDDEN
 (
__fši_¬¿y_’d
 = .);

112 *(.
	gjü
)

113 . = 
ALIGN
(4);

115 
	g__d©a_’d__
 = .;

117 } > 
	gRAM


119 .
	gbss
 :

121 . = 
ALIGN
(4);

122 
	g__bss_¡¬t__
 = .;

123 *(.
	gbss
*)

124 *(
	gCOMMON
)

125 . = 
ALIGN
(4);

126 
	g__bss_’d__
 = .;

127 } > 
	gRAM


129 .
h—p
 (
COPY
):

131 
__’d__
 = .;

132 
	g’d
 = 
__’d__
;

133 *(.
	gh—p
*)

134 
	g__H—pLim™
 = .;

135 } > 
	gRAM


140 .
¡ack_dummy
 (
COPY
):

142 *(.
¡ack
*)

143 } > 
RAM


147 
__SckTÝ
 = 
ORIGIN
(
RAM
è+ 
LENGTH
(RAM);

148 
	g__SckLim™
 = 
__SckTÝ
 - 
SIZEOF
(.
¡ack_dummy
);

149 
PROVIDE
(
__¡ack
 = 
__SckTÝ
);

152 
ASSERT
(
__SckLim™
 >ð
__H—pLim™
, "region RAM overflowed with stack")

	@H:\WORKSPACE\NRF51\SmartWatch\readme.txt

	@H:\WORKSPACE\NRF51\SmartWatch\startup_nrf51.s

36 .
syÁax
 
	gunif›d


37 .
¬ch
 
	g¬mv7
-
	gm


39 .
	g£ùiÚ
 .
	g¡ack


40 .
	g®ign
 3

41 #ifdeà
__STACK_SIZE


42 .
equ
 
	gSck_Size
, 
	g__STACK_SIZE


44 .
equ
 
	gSck_Size
, 2048

46 .
globl
 
	g__SckTÝ


47 .
globl
 
__SckLim™


48 
	g__SckLim™
:

49 .
¥aû
 
Sck_Size


50 .
size
 
__SckLim™
, . - __StackLimit

51 
	g__SckTÝ
:

52 .
size
 
__SckTÝ
, . - 
	g__SckTÝ


54 .
	g£ùiÚ
 .
	gh—p


55 .
	g®ign
 3

56 #ifdeà
__HEAP_SIZE


57 .
equ
 
	gH—p_Size
, 
	g__HEAP_SIZE


59 .
equ
 
	gH—p_Size
, 2048

61 .
globl
 
	g__H—pBa£


62 .
globl
 
__H—pLim™


63 
	g__H—pBa£
:

64 .
H—p_Size


65 .
¥aû
 
H—p_Size


66 .
’dif


67 .
size
 
__H—pBa£
, . - __HeapBase

68 
	g__H—pLim™
:

69 .
size
 
__H—pLim™
, . - 
	g__H—pLim™


71 .
	g£ùiÚ
 .
	gVeùÜs


72 .
	g®ign
 2

73 .
globl
 
__VeùÜs


74 
	g__VeùÜs
:

75 .
__SckTÝ


76 .
Re£t_HªdËr


77 .
NMI_HªdËr


78 .
H¬dFauÉ_HªdËr


86 .
SVC_HªdËr


89 .
P’dSV_HªdËr


90 .
SysTick_HªdËr


93 .
POWER_CLOCK_IRQHªdËr


94 .
RADIO_IRQHªdËr


95 .
UART0_IRQHªdËr


96 .
SPI0_TWI0_IRQHªdËr


97 .
SPI1_TWI1_IRQHªdËr


99 .
GPIOTE_IRQHªdËr


100 .
ADC_IRQHªdËr


101 .
TIMER0_IRQHªdËr


102 .
TIMER1_IRQHªdËr


103 .
TIMER2_IRQHªdËr


104 .
RTC0_IRQHªdËr


105 .
TEMP_IRQHªdËr


106 .
RNG_IRQHªdËr


107 .
ECB_IRQHªdËr


108 .
CCM_AAR_IRQHªdËr


109 .
WDT_IRQHªdËr


110 .
RTC1_IRQHªdËr


111 .
QDEC_IRQHªdËr


112 .
LPCOMP_IRQHªdËr


113 .
SWI0_IRQHªdËr


114 .
SWI1_IRQHªdËr


115 .
SWI2_IRQHªdËr


116 .
SWI3_IRQHªdËr


117 .
SWI4_IRQHªdËr


118 .
SWI5_IRQHªdËr


127 .
size
 
__VeùÜs
, . - 
	g__VeùÜs


131 .
equ
 
	gNRF_POWER_RAMON_ADDRESS
, 0x40000524

132 .
equ
 
	gNRF_POWER_RAMONB_ADDRESS
, 0x40000554

133 .
equ
 
	gNRF_POWER_RAMONx_RAMxON_ONMODE_Msk
, 0x3

135 .
	g‹xt


136 .
	gthumb


137 .
	gthumb_func


138 .
	g®ign
 1

139 .
globl
 
	gRe£t_HªdËr


140 .
ty³
 
	gRe£t_HªdËr
, %
funùiÚ


141 
	gRe£t_HªdËr
:

142 .
â¡¬t


145 
MOVS
 
R1
, #NRF_POWER_RAMONx_RAMxON_ONMODE_Msk

147 
LDR
 
	gR0
, =
NRF_POWER_RAMON_ADDRESS


148 
LDR
 
R2
, [
R0
]

149 
ORRS
 
	gR2
, 
R1


150 
STR
 
	gR2
, [
R0
]

152 
LDR
 
	gR0
, =
NRF_POWER_RAMONB_ADDRESS


153 
LDR
 
R2
, [
R0
]

154 
ORRS
 
	gR2
, 
R1


155 
STR
 
	gR2
, [
R0
]

165 
ldr
 
	gr1
, =
__‘ext


166 
ldr
 
r2
, =
__d©a_¡¬t__


167 
ldr
 
r3
, =
__d©a_’d__


169 
subs
 
r3
, 
r2


170 
	gbË
 .
	gLC0


172 .
	gLC1
:

173 
subs
 
r3
, 4

174 
ldr
 
	gr0
, [
r1
,
r3
]

175 
¡r
 
	gr0
, [
r2
,
r3
]

176 
	gbgt
 .
	gLC1


177 .
	gLC0
:

179 
LDR
 
R0
, =
Sy¡emIn™


180 
BLX
 
R0


181 
LDR
 
R0
, =
_¡¬t


182 
BX
 
R0


184 .
poÞ


185 .
ÿÁunwšd


186 .
â’d


187 .
size
 
Re£t_HªdËr
,.-
	gRe£t_HªdËr


189 .
	g£ùiÚ
 ".text"

194 .
w—k
 
	gNMI_HªdËr


195 .
ty³
 
	gNMI_HªdËr
, %
funùiÚ


196 
	gNMI_HªdËr
:

197 
B
 .

198 .
size
 
NMI_HªdËr
, . - 
	gNMI_HªdËr


201 .
w—k
 
	gH¬dFauÉ_HªdËr


202 .
ty³
 
	gH¬dFauÉ_HªdËr
, %
funùiÚ


203 
	gH¬dFauÉ_HªdËr
:

204 
B
 .

205 .
size
 
H¬dFauÉ_HªdËr
, . - 
	gH¬dFauÉ_HªdËr


208 .
w—k
 
	gSVC_HªdËr


209 .
ty³
 
	gSVC_HªdËr
, %
funùiÚ


210 
	gSVC_HªdËr
:

211 
B
 .

212 .
size
 
SVC_HªdËr
, . - 
	gSVC_HªdËr


215 .
w—k
 
	gP’dSV_HªdËr


216 .
ty³
 
	gP’dSV_HªdËr
, %
funùiÚ


217 
	gP’dSV_HªdËr
:

218 
B
 .

219 .
size
 
P’dSV_HªdËr
, . - 
	gP’dSV_HªdËr


222 .
w—k
 
	gSysTick_HªdËr


223 .
ty³
 
	gSysTick_HªdËr
, %
funùiÚ


224 
	gSysTick_HªdËr
:

225 
B
 .

226 .
size
 
SysTick_HªdËr
, . - 
	gSysTick_HªdËr


231 .
globl
 
	gDeçuÉ_HªdËr


232 .
ty³
 
	gDeçuÉ_HªdËr
, %
funùiÚ


233 
	gDeçuÉ_HªdËr
:

234 
B
 .

235 .
size
 
DeçuÉ_HªdËr
, . - 
	gDeçuÉ_HªdËr


237 .
maüo
 
IRQ
 
	ghªdËr


238 .
	gw—k
 \
	ghªdËr


239 .
	g£t
 \
	ghªdËr
, 
	gDeçuÉ_HªdËr


240 .
’dm


242 
IRQ
 
POWER_CLOCK_IRQHªdËr


243 
IRQ
 
RADIO_IRQHªdËr


244 
IRQ
 
UART0_IRQHªdËr


245 
IRQ
 
SPI0_TWI0_IRQHªdËr


246 
IRQ
 
SPI1_TWI1_IRQHªdËr


247 
IRQ
 
GPIOTE_IRQHªdËr


248 
IRQ
 
ADC_IRQHªdËr


249 
IRQ
 
TIMER0_IRQHªdËr


250 
IRQ
 
TIMER1_IRQHªdËr


251 
IRQ
 
TIMER2_IRQHªdËr


252 
IRQ
 
RTC0_IRQHªdËr


253 
IRQ
 
TEMP_IRQHªdËr


254 
IRQ
 
RNG_IRQHªdËr


255 
IRQ
 
ECB_IRQHªdËr


256 
IRQ
 
CCM_AAR_IRQHªdËr


257 
IRQ
 
WDT_IRQHªdËr


258 
IRQ
 
RTC1_IRQHªdËr


259 
IRQ
 
QDEC_IRQHªdËr


260 
IRQ
 
LPCOMP_IRQHªdËr


261 
IRQ
 
SWI0_IRQHªdËr


262 
IRQ
 
SWI1_IRQHªdËr


263 
IRQ
 
SWI2_IRQHªdËr


264 
IRQ
 
SWI3_IRQHªdËr


265 
IRQ
 
SWI4_IRQHªdËr


266 
IRQ
 
	gSWI5_IRQHªdËr


269 .
	g’d


	@
1
.
0
65
3184
H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\app_error.h
H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\app_util_platform.h
H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\compiler_abstraction.h
H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\debug.h
H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\nordic_common.h
H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\nrf.h
H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\nrf51.h
H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\nrf51_bitfields.h
H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\nrf51_deprecated.h
H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\nrf_delay.c
H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\nrf_delay.h
H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\nrf_ecb.c
H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\nrf_ecb.h
H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\nrf_error.h
H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\nrf_gpio.h
H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\nrf_gpiote.h
H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\nrf_nvmc.c
H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\nrf_nvmc.h
H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\nrf_soc.c
H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\nrf_soc.h
H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\nrf_temp.h
H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\string.h
H:\WORKSPACE\NRF51\SmartWatch\CMSIS\hal\system_nrf51.h
H:\WORKSPACE\NRF51\SmartWatch\CMSIS\nrf_pwm.c
H:\WORKSPACE\NRF51\SmartWatch\CMSIS\nrf_pwm.h
H:\WORKSPACE\NRF51\SmartWatch\CMSIS\simple_uart.c
H:\WORKSPACE\NRF51\SmartWatch\CMSIS\simple_uart.h
H:\WORKSPACE\NRF51\SmartWatch\CMSIS\spi_master.c
H:\WORKSPACE\NRF51\SmartWatch\CMSIS\spi_master.h
H:\WORKSPACE\NRF51\SmartWatch\CMSIS\twi_hw_master.c
H:\WORKSPACE\NRF51\SmartWatch\CMSIS\twi_master.h
H:\WORKSPACE\NRF51\SmartWatch\Inc\compiler_abstraction.h
H:\WORKSPACE\NRF51\SmartWatch\Inc\nrf.h
H:\WORKSPACE\NRF51\SmartWatch\Inc\nrf51.h
H:\WORKSPACE\NRF51\SmartWatch\Inc\nrf51_bitfields.h
H:\WORKSPACE\NRF51\SmartWatch\Inc\nrf51_deprecated.h
H:\WORKSPACE\NRF51\SmartWatch\Inc\system_nrf51.h
H:\WORKSPACE\NRF51\SmartWatch\Src\BMP180\BMP180.c
H:\WORKSPACE\NRF51\SmartWatch\Src\BMP180\BMP180.h
H:\WORKSPACE\NRF51\SmartWatch\Src\LSM303\LSM303.c
H:\WORKSPACE\NRF51\SmartWatch\Src\LSM303\LSM303.h
H:\WORKSPACE\NRF51\SmartWatch\Src\LSM303\LSM303_process.c
H:\WORKSPACE\NRF51\SmartWatch\Src\SSD1306\DefaultFonts.c
H:\WORKSPACE\NRF51\SmartWatch\Src\SSD1306\SSD1306.c
H:\WORKSPACE\NRF51\SmartWatch\Src\SSD1306\SSD1306.h
H:\WORKSPACE\NRF51\SmartWatch\Src\UI.c
H:\WORKSPACE\NRF51\SmartWatch\Src\UI.h
H:\WORKSPACE\NRF51\SmartWatch\Src\dispatcher.c
H:\WORKSPACE\NRF51\SmartWatch\Src\dispatcher.h
H:\WORKSPACE\NRF51\SmartWatch\Src\hardware.h
H:\WORKSPACE\NRF51\SmartWatch\Src\light.c
H:\WORKSPACE\NRF51\SmartWatch\Src\light.h
H:\WORKSPACE\NRF51\SmartWatch\Src\main.c
H:\WORKSPACE\NRF51\SmartWatch\Src\menu.c
H:\WORKSPACE\NRF51\SmartWatch\Src\menu.h
H:\WORKSPACE\NRF51\SmartWatch\Src\sound.c
H:\WORKSPACE\NRF51\SmartWatch\Src\sound.h
H:\WORKSPACE\NRF51\SmartWatch\Src\string.c
H:\WORKSPACE\NRF51\SmartWatch\Src\string.h
H:\WORKSPACE\NRF51\SmartWatch\Src\system_nrf51.c
H:\WORKSPACE\NRF51\SmartWatch\Src\timework.c
H:\WORKSPACE\NRF51\SmartWatch\Src\timework.h
H:\WORKSPACE\NRF51\SmartWatch\gcc_nrf51_blank_xxaa.ld
H:\WORKSPACE\NRF51\SmartWatch\readme.txt
H:\WORKSPACE\NRF51\SmartWatch\startup_nrf51.s
