m255
K4
z2
!s11f vlog 2020.4 2020.10, Oct 13 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/git-repository/fpga_training/uart/prj/simulation/questa
T_opt
!s110 1726193252
VUOoB9b8liG_nQ4RFeBf>11
04 10 4 work uart_rx_tb fast 0
=4-00d861e3bc76-66e39e64-11f-f24c
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;2020.4;71
vuart_rx
Z2 !s110 1726193248
!i10b 1
!s100 g_iDzOFkQB7gZ3;DR@^dP2
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
IE3:OPZ[_<I_Uz`LA@i@<E1
R0
w1726193241
8D:/git-repository/fpga_training/uart/rtl/uart_rx.v
FD:/git-repository/fpga_training/uart/rtl/uart_rx.v
!i122 5
L0 3 68
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2020.4;71
r1
!s85 0
31
Z6 !s108 1726193248.000000
!s107 D:/git-repository/fpga_training/uart/rtl/uart_rx.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart/rtl|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/uart/rtl/uart_rx.v|
!i113 0
Z7 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/uart/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vuart_rx_tb
R2
!i10b 1
!s100 SB1@3Lj:RO7HjF0ZP[lSd0
R3
IJ4UPDXX]EVZV?3dH5TPVV1
R0
w1726192752
8D:/git-repository/fpga_training/uart/sim/uart_rx_tb.v
FD:/git-repository/fpga_training/uart/sim/uart_rx_tb.v
!i122 4
L0 3 65
R4
R5
r1
!s85 0
31
R6
!s107 D:/git-repository/fpga_training/uart/sim/uart_rx_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart/prj/../sim|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/uart/sim/uart_rx_tb.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/uart/prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
