

================================================================
== Vitis HLS Report for 'v_vcresampler_core_1'
================================================================
* Date:           Fri Nov 15 11:03:01 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.33 ns|  3.676 ns|     1.44 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+-----------+-----+------------+---------+
    |   Latency (cycles)   |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |    max    | min |     max    |   Type  |
    +---------+------------+----------+-----------+-----+------------+---------+
    |        1|  1073872892|  5.334 ns|  5.728 sec|    1|  1073872892|       no|
    +---------+------------+----------+-----------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |                                                           |                                                |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |                          Instance                         |                     Module                     |   min   |   max   |    min    |    max   | min |  max  |   Type  |
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148  |v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2  |        3|    32771|  16.002 ns|  0.175 ms|    3|  32771|       no|
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+

        * Loop: 
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |                    |   Latency (cycles)   | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |     max    |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_953_1  |        0|  1073872891|  5 ~ 32773|          -|          -|  0 ~ 32767|        no|
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     129|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     176|     309|    -|
|Memory           |        8|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|      92|    -|
|Register         |        -|     -|     101|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        8|     0|     277|     530|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        1|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |                          Instance                         |                     Module                     | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148  |v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2  |        0|   0|  176|  309|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                      |                                                |        0|   0|  176|  309|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |                     Module                     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |linebuf_y_1_U  |v_vcresampler_core_1_linebuf_y_1_RAM_AUTO_1R1W  |        2|  0|   0|    0|  3840|    8|     1|        30720|
    |linebuf_y_U    |v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W    |        2|  0|   0|    0|  3840|    8|     1|        30720|
    |linebuf_c_U    |v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W    |        2|  0|   0|    0|  3840|    8|     1|        30720|
    |linebuf_c_1_U  |v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W    |        2|  0|   0|    0|  3840|    8|     1|        30720|
    +---------------+------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                                                |        8|  0|   0|    0| 15360|   32|     4|       122880|
    +---------------+------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln953_1_fu_211_p2   |         +|   0|  0|  20|          13|           1|
    |add_ln953_fu_192_p2     |         +|   0|  0|  20|          13|          13|
    |out_y_fu_226_p2         |         -|   0|  0|  21|          14|          14|
    |cmp105_i_fu_242_p2      |      icmp|   0|  0|  20|          13|           1|
    |cmp33_i_fu_236_p2       |      icmp|   0|  0|  20|          13|          13|
    |icmp_ln953_fu_206_p2    |      icmp|   0|  0|  20|          13|          13|
    |ap_block_state1         |        or|   0|  0|   2|           1|           1|
    |select_ln951_fu_172_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln953_fu_184_p3  |    select|   0|  0|   2|           1|           1|
    |rev_fu_257_p2           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 129|          83|          60|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |HwReg_height_blk_n          |   9|          2|    1|          2|
    |HwReg_height_c28_blk_n      |   9|          2|    1|          2|
    |HwReg_width_blk_n           |   9|          2|    1|          2|
    |HwReg_width_c22_blk_n       |   9|          2|    1|          2|
    |ap_NS_fsm                   |  20|          4|    1|          4|
    |ap_done                     |   9|          2|    1|          2|
    |stream_in_read              |   9|          2|    1|          2|
    |stream_in_vresampled_write  |   9|          2|    1|          2|
    |y_fu_94                     |   9|          2|   13|         26|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  92|         20|   21|         44|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                  | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln953_reg_321                                                       |  13|   0|   13|          0|
    |ap_CS_fsm                                                               |   3|   0|    3|          0|
    |ap_done_reg                                                             |   1|   0|    1|          0|
    |cmp105_i_reg_344                                                        |   1|   0|    1|          0|
    |cmp33_i_reg_339                                                         |   1|   0|    1|          0|
    |empty_76_reg_334                                                        |   1|   0|    1|          0|
    |empty_reg_329                                                           |   1|   0|    1|          0|
    |grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg  |   1|   0|    1|          0|
    |loopWidth_reg_306                                                       |  12|   0|   12|          0|
    |p_0_0_0_0_0423600_lcssa623_i_fu_74                                      |   8|   0|    8|          0|
    |p_0_0_0_0_0423606_lcssa632_i_fu_86                                      |   8|   0|    8|          0|
    |p_0_1_0_0_0602_lcssa626_i_fu_78                                         |   8|   0|    8|          0|
    |p_0_1_0_0_0608_lcssa635_i_fu_90                                         |   8|   0|    8|          0|
    |p_0_2_0_0_0604_lcssa629_i_fu_82                                         |   8|   0|    8|          0|
    |rev_reg_349                                                             |   1|   0|    1|          0|
    |select_ln951_reg_311                                                    |   1|   0|   14|         13|
    |y_fu_94                                                                 |  13|   0|   13|          0|
    |zext_ln951_reg_316                                                      |  12|   0|   13|          1|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                   | 101|   0|  115|         14|
    +------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+----------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|  v_vcresampler_core.1|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|  v_vcresampler_core.1|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|  v_vcresampler_core.1|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|  v_vcresampler_core.1|  return value|
|ap_continue                          |   in|    1|  ap_ctrl_hs|  v_vcresampler_core.1|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|  v_vcresampler_core.1|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|  v_vcresampler_core.1|  return value|
|stream_in_dout                       |   in|   24|     ap_fifo|             stream_in|       pointer|
|stream_in_num_data_valid             |   in|    5|     ap_fifo|             stream_in|       pointer|
|stream_in_fifo_cap                   |   in|    5|     ap_fifo|             stream_in|       pointer|
|stream_in_empty_n                    |   in|    1|     ap_fifo|             stream_in|       pointer|
|stream_in_read                       |  out|    1|     ap_fifo|             stream_in|       pointer|
|HwReg_height_dout                    |   in|   12|     ap_fifo|          HwReg_height|       pointer|
|HwReg_height_num_data_valid          |   in|    2|     ap_fifo|          HwReg_height|       pointer|
|HwReg_height_fifo_cap                |   in|    2|     ap_fifo|          HwReg_height|       pointer|
|HwReg_height_empty_n                 |   in|    1|     ap_fifo|          HwReg_height|       pointer|
|HwReg_height_read                    |  out|    1|     ap_fifo|          HwReg_height|       pointer|
|HwReg_width_dout                     |   in|   12|     ap_fifo|           HwReg_width|       pointer|
|HwReg_width_num_data_valid           |   in|    2|     ap_fifo|           HwReg_width|       pointer|
|HwReg_width_fifo_cap                 |   in|    2|     ap_fifo|           HwReg_width|       pointer|
|HwReg_width_empty_n                  |   in|    1|     ap_fifo|           HwReg_width|       pointer|
|HwReg_width_read                     |  out|    1|     ap_fifo|           HwReg_width|       pointer|
|p_read                               |   in|    1|     ap_none|                p_read|        scalar|
|stream_in_vresampled_din             |  out|   24|     ap_fifo|  stream_in_vresampled|       pointer|
|stream_in_vresampled_num_data_valid  |   in|    5|     ap_fifo|  stream_in_vresampled|       pointer|
|stream_in_vresampled_fifo_cap        |   in|    5|     ap_fifo|  stream_in_vresampled|       pointer|
|stream_in_vresampled_full_n          |   in|    1|     ap_fifo|  stream_in_vresampled|       pointer|
|stream_in_vresampled_write           |  out|    1|     ap_fifo|  stream_in_vresampled|       pointer|
|HwReg_width_c22_din                  |  out|   12|     ap_fifo|       HwReg_width_c22|       pointer|
|HwReg_width_c22_num_data_valid       |   in|    2|     ap_fifo|       HwReg_width_c22|       pointer|
|HwReg_width_c22_fifo_cap             |   in|    2|     ap_fifo|       HwReg_width_c22|       pointer|
|HwReg_width_c22_full_n               |   in|    1|     ap_fifo|       HwReg_width_c22|       pointer|
|HwReg_width_c22_write                |  out|    1|     ap_fifo|       HwReg_width_c22|       pointer|
|HwReg_height_c28_din                 |  out|   12|     ap_fifo|      HwReg_height_c28|       pointer|
|HwReg_height_c28_num_data_valid      |   in|    2|     ap_fifo|      HwReg_height_c28|       pointer|
|HwReg_height_c28_fifo_cap            |   in|    2|     ap_fifo|      HwReg_height_c28|       pointer|
|HwReg_height_c28_full_n              |   in|    1|     ap_fifo|      HwReg_height_c28|       pointer|
|HwReg_height_c28_write               |  out|    1|     ap_fifo|      HwReg_height_c28|       pointer|
+-------------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0423600_lcssa623_i = alloca i32 1"   --->   Operation 4 'alloca' 'p_0_0_0_0_0423600_lcssa623_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0602_lcssa626_i = alloca i32 1"   --->   Operation 5 'alloca' 'p_0_1_0_0_0602_lcssa626_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_0_2_0_0_0604_lcssa629_i = alloca i32 1"   --->   Operation 6 'alloca' 'p_0_2_0_0_0604_lcssa629_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0423606_lcssa632_i = alloca i32 1"   --->   Operation 7 'alloca' 'p_0_0_0_0_0423606_lcssa632_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0608_lcssa635_i = alloca i32 1"   --->   Operation 8 'alloca' 'p_0_1_0_0_0608_lcssa635_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 9 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.83ns)   --->   "%p_read_3 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read"   --->   Operation 10 'read' 'p_read_3' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %HwReg_height, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.83ns)   --->   "%HwReg_height_read = read i12 @_ssdm_op_Read.ap_fifo.i12P0A, i12 %HwReg_height"   --->   Operation 12 'read' 'HwReg_height_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %HwReg_height_c28, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i12P0A, i12 %HwReg_height_c28, i12 %HwReg_height_read"   --->   Operation 14 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %HwReg_width, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.83ns)   --->   "%loopWidth = read i12 @_ssdm_op_Read.ap_fifo.i12P0A, i12 %HwReg_width"   --->   Operation 16 'read' 'loopWidth' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %HwReg_width_c22, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i12P0A, i12 %HwReg_width_c22, i12 %loopWidth"   --->   Operation 18 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (1.23ns)   --->   "%linebuf_y = alloca i64 1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:914->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 19 'alloca' 'linebuf_y' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 20 [1/1] (1.23ns)   --->   "%linebuf_y_1 = alloca i64 1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:914->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 20 'alloca' 'linebuf_y_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 21 [1/1] (1.23ns)   --->   "%linebuf_c = alloca i64 1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 21 'alloca' 'linebuf_c' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 22 [1/1] (1.23ns)   --->   "%linebuf_c_1 = alloca i64 1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 22 'alloca' 'linebuf_c_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_in_vresampled, void @empty_18, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_in, void @empty_18, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.20ns)   --->   "%select_ln951 = select i1 %p_read_3, i14 0, i14 2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:951->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 25 'select' 'select_ln951' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln951 = zext i12 %HwReg_height_read" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:951->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 26 'zext' 'zext_ln951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln953)   --->   "%select_ln953 = select i1 %p_read_3, i13 0, i13 2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:953->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 27 'select' 'select_ln953' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln953 = add i13 %select_ln953, i13 %zext_ln951" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:953->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 28 'add' 'add_ln953' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln953 = store i13 0, i13 %y" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:953->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 29 'store' 'store_ln953' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln953 = br void %VITIS_LOOP_955_2.i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:953->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 30 'br' 'br_ln953' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.34>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%y_1 = load i13 %y"   --->   Operation 31 'load' 'y_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 32767, i64 32767"   --->   Operation 32 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.82ns)   --->   "%icmp_ln953 = icmp_eq  i13 %y_1, i13 %add_ln953" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:953->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 33 'icmp' 'icmp_ln953' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.82ns)   --->   "%add_ln953_1 = add i13 %y_1, i13 1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:953->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 34 'add' 'add_ln953_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln953 = br i1 %icmp_ln953, void %VITIS_LOOP_955_2.split.i, void %v_vcresampler_core.1.exit" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:953->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 35 'br' 'br_ln953' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%y_cast11_i = zext i13 %y_1"   --->   Operation 36 'zext' 'y_cast11_i' <Predicate = (!icmp_ln953)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty = trunc i13 %y_1"   --->   Operation 37 'trunc' 'empty' <Predicate = (!icmp_ln953)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.82ns)   --->   "%out_y = sub i14 %y_cast11_i, i14 %select_ln951" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:951->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 38 'sub' 'out_y' <Predicate = (!icmp_ln953)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty_76 = trunc i14 %out_y" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:951->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 39 'trunc' 'empty_76' <Predicate = (!icmp_ln953)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.82ns)   --->   "%cmp33_i = icmp_ult  i13 %y_1, i13 %zext_ln951" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:951->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 40 'icmp' 'cmp33_i' <Predicate = (!icmp_ln953)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.82ns)   --->   "%cmp105_i = icmp_ne  i13 %y_1, i13 0"   --->   Operation 41 'icmp' 'cmp105_i' <Predicate = (!icmp_ln953)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %out_y, i32 13" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:951->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 42 'bitselect' 'tmp' <Predicate = (!icmp_ln953)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.28ns)   --->   "%rev = xor i1 %tmp, i1 1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:951->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 43 'xor' 'rev' <Predicate = (!icmp_ln953)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%empty_77 = wait i32 @_ssdm_op_Wait"   --->   Operation 44 'wait' 'empty_77' <Predicate = (!icmp_ln953)> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (1.23ns)   --->   "%call_ln951 = call void @v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2, i12 %loopWidth, i1 %empty_76, i1 %rev, i8 %linebuf_y, i8 %linebuf_y_1, i1 %cmp105_i, i8 %linebuf_c, i8 %linebuf_c_1, i1 %empty, i1 %cmp33_i, i24 %stream_in, i24 %stream_in_vresampled, i1 %p_read_3, i8 %p_0_1_0_0_0608_lcssa635_i, i8 %p_0_0_0_0_0423606_lcssa632_i, i8 %p_0_2_0_0_0604_lcssa629_i, i8 %p_0_1_0_0_0602_lcssa626_i, i8 %p_0_0_0_0_0423600_lcssa623_i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:951->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 45 'call' 'call_ln951' <Predicate = (!icmp_ln953)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln953 = store i13 %add_ln953_1, i13 %y" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:953->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 46 'store' 'store_ln953' <Predicate = (!icmp_ln953)> <Delay = 0.42>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln406 = ret" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 47 'ret' 'ret_ln406' <Predicate = (icmp_ln953)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln953 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:953->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 48 'specloopname' 'specloopname_ln953' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln951 = call void @v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2, i12 %loopWidth, i1 %empty_76, i1 %rev, i8 %linebuf_y, i8 %linebuf_y_1, i1 %cmp105_i, i8 %linebuf_c, i8 %linebuf_c_1, i1 %empty, i1 %cmp33_i, i24 %stream_in, i24 %stream_in_vresampled, i1 %p_read_3, i8 %p_0_1_0_0_0608_lcssa635_i, i8 %p_0_0_0_0_0423606_lcssa632_i, i8 %p_0_2_0_0_0604_lcssa629_i, i8 %p_0_1_0_0_0602_lcssa626_i, i8 %p_0_0_0_0_0423600_lcssa623_i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:951->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 49 'call' 'call_ln951' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln953 = br void %VITIS_LOOP_955_2.i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:953->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 50 'br' 'br_ln953' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stream_in_vresampled]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_width_c22]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_height_c28]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_0_0_0_0_0423600_lcssa623_i (alloca           ) [ 0011]
p_0_1_0_0_0602_lcssa626_i    (alloca           ) [ 0011]
p_0_2_0_0_0604_lcssa629_i    (alloca           ) [ 0011]
p_0_0_0_0_0423606_lcssa632_i (alloca           ) [ 0011]
p_0_1_0_0_0608_lcssa635_i    (alloca           ) [ 0011]
y                            (alloca           ) [ 0111]
p_read_3                     (read             ) [ 0011]
specinterface_ln0            (specinterface    ) [ 0000]
HwReg_height_read            (read             ) [ 0000]
specinterface_ln0            (specinterface    ) [ 0000]
write_ln0                    (write            ) [ 0000]
specinterface_ln0            (specinterface    ) [ 0000]
loopWidth                    (read             ) [ 0011]
specinterface_ln0            (specinterface    ) [ 0000]
write_ln0                    (write            ) [ 0000]
linebuf_y                    (alloca           ) [ 0011]
linebuf_y_1                  (alloca           ) [ 0011]
linebuf_c                    (alloca           ) [ 0011]
linebuf_c_1                  (alloca           ) [ 0011]
specinterface_ln0            (specinterface    ) [ 0000]
specinterface_ln0            (specinterface    ) [ 0000]
select_ln951                 (select           ) [ 0011]
zext_ln951                   (zext             ) [ 0011]
select_ln953                 (select           ) [ 0000]
add_ln953                    (add              ) [ 0011]
store_ln953                  (store            ) [ 0000]
br_ln953                     (br               ) [ 0000]
y_1                          (load             ) [ 0000]
speclooptripcount_ln0        (speclooptripcount) [ 0000]
icmp_ln953                   (icmp             ) [ 0011]
add_ln953_1                  (add              ) [ 0000]
br_ln953                     (br               ) [ 0000]
y_cast11_i                   (zext             ) [ 0000]
empty                        (trunc            ) [ 0001]
out_y                        (sub              ) [ 0000]
empty_76                     (trunc            ) [ 0001]
cmp33_i                      (icmp             ) [ 0001]
cmp105_i                     (icmp             ) [ 0001]
tmp                          (bitselect        ) [ 0000]
rev                          (xor              ) [ 0001]
empty_77                     (wait             ) [ 0000]
store_ln953                  (store            ) [ 0000]
ret_ln406                    (ret              ) [ 0000]
specloopname_ln953           (specloopname     ) [ 0000]
call_ln951                   (call             ) [ 0000]
br_ln953                     (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="HwReg_height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="HwReg_width">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_width"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_in_vresampled">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_vresampled"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="HwReg_width_c22">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_width_c22"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="HwReg_height_c28">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_height_c28"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i12P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i12P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="p_0_0_0_0_0423600_lcssa623_i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0_0_0423600_lcssa623_i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_0_1_0_0_0602_lcssa626_i_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_1_0_0_0602_lcssa626_i/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_0_2_0_0_0604_lcssa629_i_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_2_0_0_0604_lcssa629_i/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_0_0_0_0_0423606_lcssa632_i_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0_0_0423606_lcssa632_i/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_0_1_0_0_0608_lcssa635_i_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_1_0_0_0608_lcssa635_i/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="y_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="linebuf_y_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="linebuf_y/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="linebuf_y_1_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="linebuf_y_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="linebuf_c_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="linebuf_c/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="linebuf_c_1_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="linebuf_c_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_read_3_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="HwReg_height_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="12" slack="0"/>
<pin id="122" dir="0" index="1" bw="12" slack="0"/>
<pin id="123" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_height_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln0_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="12" slack="0"/>
<pin id="129" dir="0" index="2" bw="12" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="loopWidth_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="12" slack="0"/>
<pin id="136" dir="0" index="1" bw="12" slack="0"/>
<pin id="137" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopWidth/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="write_ln0_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="12" slack="0"/>
<pin id="143" dir="0" index="2" bw="12" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="12" slack="1"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="0" index="3" bw="1" slack="0"/>
<pin id="153" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="154" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="155" dir="0" index="6" bw="1" slack="0"/>
<pin id="156" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="157" dir="0" index="8" bw="8" slack="2147483647"/>
<pin id="158" dir="0" index="9" bw="1" slack="0"/>
<pin id="159" dir="0" index="10" bw="1" slack="0"/>
<pin id="160" dir="0" index="11" bw="24" slack="0"/>
<pin id="161" dir="0" index="12" bw="24" slack="0"/>
<pin id="162" dir="0" index="13" bw="1" slack="1"/>
<pin id="163" dir="0" index="14" bw="8" slack="1"/>
<pin id="164" dir="0" index="15" bw="8" slack="1"/>
<pin id="165" dir="0" index="16" bw="8" slack="1"/>
<pin id="166" dir="0" index="17" bw="8" slack="1"/>
<pin id="167" dir="0" index="18" bw="8" slack="1"/>
<pin id="168" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln951/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="select_ln951_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="14" slack="0"/>
<pin id="175" dir="0" index="2" bw="14" slack="0"/>
<pin id="176" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln951/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln951_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="12" slack="0"/>
<pin id="182" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln951/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="select_ln953_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="13" slack="0"/>
<pin id="187" dir="0" index="2" bw="13" slack="0"/>
<pin id="188" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln953/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="add_ln953_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="0"/>
<pin id="194" dir="0" index="1" bw="12" slack="0"/>
<pin id="195" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln953/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln953_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="13" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln953/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="y_1_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="13" slack="1"/>
<pin id="205" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_1/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="icmp_ln953_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="13" slack="0"/>
<pin id="208" dir="0" index="1" bw="13" slack="1"/>
<pin id="209" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln953/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="add_ln953_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="13" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln953_1/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="y_cast11_i_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="13" slack="0"/>
<pin id="219" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_cast11_i/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="empty_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="13" slack="0"/>
<pin id="223" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="out_y_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="13" slack="0"/>
<pin id="228" dir="0" index="1" bw="3" slack="1"/>
<pin id="229" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="out_y/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="empty_76_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="14" slack="0"/>
<pin id="233" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_76/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="cmp33_i_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="13" slack="0"/>
<pin id="238" dir="0" index="1" bw="13" slack="1"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp33_i/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="cmp105_i_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="13" slack="0"/>
<pin id="244" dir="0" index="1" bw="13" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp105_i/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="14" slack="0"/>
<pin id="252" dir="0" index="2" bw="5" slack="0"/>
<pin id="253" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="rev_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln953_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="13" slack="0"/>
<pin id="266" dir="0" index="1" bw="13" slack="1"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln953/2 "/>
</bind>
</comp>

<comp id="269" class="1005" name="p_0_0_0_0_0423600_lcssa623_i_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="1"/>
<pin id="271" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_0423600_lcssa623_i "/>
</bind>
</comp>

<comp id="274" class="1005" name="p_0_1_0_0_0602_lcssa626_i_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="1"/>
<pin id="276" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_0602_lcssa626_i "/>
</bind>
</comp>

<comp id="279" class="1005" name="p_0_2_0_0_0604_lcssa629_i_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="1"/>
<pin id="281" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_2_0_0_0604_lcssa629_i "/>
</bind>
</comp>

<comp id="284" class="1005" name="p_0_0_0_0_0423606_lcssa632_i_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="1"/>
<pin id="286" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_0423606_lcssa632_i "/>
</bind>
</comp>

<comp id="289" class="1005" name="p_0_1_0_0_0608_lcssa635_i_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="1"/>
<pin id="291" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_0608_lcssa635_i "/>
</bind>
</comp>

<comp id="294" class="1005" name="y_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="13" slack="0"/>
<pin id="296" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="301" class="1005" name="p_read_3_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="1"/>
<pin id="303" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="306" class="1005" name="loopWidth_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="12" slack="1"/>
<pin id="308" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="loopWidth "/>
</bind>
</comp>

<comp id="311" class="1005" name="select_ln951_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="14" slack="1"/>
<pin id="313" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="select_ln951 "/>
</bind>
</comp>

<comp id="316" class="1005" name="zext_ln951_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="13" slack="1"/>
<pin id="318" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln951 "/>
</bind>
</comp>

<comp id="321" class="1005" name="add_ln953_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="13" slack="1"/>
<pin id="323" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln953 "/>
</bind>
</comp>

<comp id="329" class="1005" name="empty_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="1"/>
<pin id="331" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="334" class="1005" name="empty_76_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="1"/>
<pin id="336" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty_76 "/>
</bind>
</comp>

<comp id="339" class="1005" name="cmp33_i_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="1"/>
<pin id="341" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp33_i "/>
</bind>
</comp>

<comp id="344" class="1005" name="cmp105_i_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp105_i "/>
</bind>
</comp>

<comp id="349" class="1005" name="rev_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="1"/>
<pin id="351" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rev "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="38" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="38" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="38" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="38" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="36" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="120" pin="2"/><net_sink comp="126" pin=2"/></net>

<net id="138"><net_src comp="34" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="36" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="10" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="134" pin="2"/><net_sink comp="140" pin=2"/></net>

<net id="169"><net_src comp="68" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="170"><net_src comp="0" pin="0"/><net_sink comp="148" pin=11"/></net>

<net id="171"><net_src comp="8" pin="0"/><net_sink comp="148" pin=12"/></net>

<net id="177"><net_src comp="114" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="44" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="46" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="183"><net_src comp="120" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="114" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="48" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="50" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="196"><net_src comp="184" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="180" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="48" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="210"><net_src comp="203" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="203" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="58" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="203" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="203" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="148" pin=9"/></net>

<net id="230"><net_src comp="217" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="226" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="240"><net_src comp="203" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="236" pin="2"/><net_sink comp="148" pin=10"/></net>

<net id="246"><net_src comp="203" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="48" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="248"><net_src comp="242" pin="2"/><net_sink comp="148" pin=6"/></net>

<net id="254"><net_src comp="60" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="226" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="62" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="261"><net_src comp="249" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="64" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="263"><net_src comp="257" pin="2"/><net_sink comp="148" pin=3"/></net>

<net id="268"><net_src comp="211" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="74" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="148" pin=18"/></net>

<net id="277"><net_src comp="78" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="148" pin=17"/></net>

<net id="282"><net_src comp="82" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="148" pin=16"/></net>

<net id="287"><net_src comp="86" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="148" pin=15"/></net>

<net id="292"><net_src comp="90" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="148" pin=14"/></net>

<net id="297"><net_src comp="94" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="300"><net_src comp="294" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="304"><net_src comp="114" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="148" pin=13"/></net>

<net id="309"><net_src comp="134" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="314"><net_src comp="172" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="319"><net_src comp="180" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="324"><net_src comp="192" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="332"><net_src comp="221" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="148" pin=9"/></net>

<net id="337"><net_src comp="231" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="342"><net_src comp="236" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="148" pin=10"/></net>

<net id="347"><net_src comp="242" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="148" pin=6"/></net>

<net id="352"><net_src comp="257" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="148" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_in_vresampled | {2 3 }
	Port: HwReg_width_c22 | {1 }
	Port: HwReg_height_c28 | {1 }
 - Input state : 
	Port: v_vcresampler_core.1 : stream_in | {2 3 }
	Port: v_vcresampler_core.1 : HwReg_height | {1 }
	Port: v_vcresampler_core.1 : HwReg_width | {1 }
	Port: v_vcresampler_core.1 : p_read | {1 }
  - Chain level:
	State 1
		add_ln953 : 1
		store_ln953 : 1
	State 2
		icmp_ln953 : 1
		add_ln953_1 : 1
		br_ln953 : 2
		y_cast11_i : 1
		empty : 1
		out_y : 2
		empty_76 : 3
		cmp33_i : 1
		cmp105_i : 1
		tmp : 3
		rev : 4
		call_ln951 : 4
		store_ln953 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------|---------|---------|---------|
| Operation|                      Functional Unit                      |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------|---------|---------|---------|
|   call   | grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148 |  1.708  |   111   |   151   |
|----------|-----------------------------------------------------------|---------|---------|---------|
|          |                     icmp_ln953_fu_206                     |    0    |    0    |    20   |
|   icmp   |                       cmp33_i_fu_236                      |    0    |    0    |    20   |
|          |                      cmp105_i_fu_242                      |    0    |    0    |    20   |
|----------|-----------------------------------------------------------|---------|---------|---------|
|    add   |                      add_ln953_fu_192                     |    0    |    0    |    19   |
|          |                     add_ln953_1_fu_211                    |    0    |    0    |    20   |
|----------|-----------------------------------------------------------|---------|---------|---------|
|  select  |                    select_ln951_fu_172                    |    0    |    0    |    14   |
|          |                    select_ln953_fu_184                    |    0    |    0    |    12   |
|----------|-----------------------------------------------------------|---------|---------|---------|
|    sub   |                        out_y_fu_226                       |    0    |    0    |    20   |
|----------|-----------------------------------------------------------|---------|---------|---------|
|    xor   |                         rev_fu_257                        |    0    |    0    |    2    |
|----------|-----------------------------------------------------------|---------|---------|---------|
|          |                    p_read_3_read_fu_114                   |    0    |    0    |    0    |
|   read   |               HwReg_height_read_read_fu_120               |    0    |    0    |    0    |
|          |                   loopWidth_read_fu_134                   |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|
|   write  |                   write_ln0_write_fu_126                  |    0    |    0    |    0    |
|          |                   write_ln0_write_fu_140                  |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|
|   zext   |                     zext_ln951_fu_180                     |    0    |    0    |    0    |
|          |                     y_cast11_i_fu_217                     |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|
|   trunc  |                        empty_fu_221                       |    0    |    0    |    0    |
|          |                      empty_76_fu_231                      |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|
| bitselect|                         tmp_fu_249                        |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|
|   Total  |                                                           |  1.708  |   111   |   298   |
|----------|-----------------------------------------------------------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
| linebuf_c |    2   |    0   |    0   |    0   |
|linebuf_c_1|    2   |    0   |    0   |    0   |
| linebuf_y |    2   |    0   |    0   |    0   |
|linebuf_y_1|    2   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|          add_ln953_reg_321         |   13   |
|          cmp105_i_reg_344          |    1   |
|           cmp33_i_reg_339          |    1   |
|          empty_76_reg_334          |    1   |
|            empty_reg_329           |    1   |
|          loopWidth_reg_306         |   12   |
|p_0_0_0_0_0423600_lcssa623_i_reg_269|    8   |
|p_0_0_0_0_0423606_lcssa632_i_reg_284|    8   |
|  p_0_1_0_0_0602_lcssa626_i_reg_274 |    8   |
|  p_0_1_0_0_0608_lcssa635_i_reg_289 |    8   |
|  p_0_2_0_0_0604_lcssa629_i_reg_279 |    8   |
|          p_read_3_reg_301          |    1   |
|             rev_reg_349            |    1   |
|        select_ln951_reg_311        |   14   |
|              y_reg_294             |   13   |
|         zext_ln951_reg_316         |   13   |
+------------------------------------+--------+
|                Total               |   111  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Comp                           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148 |  p2  |   2  |   1  |    2   ||    9    |
| grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148 |  p3  |   2  |   1  |    2   ||    9    |
| grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148 |  p6  |   2  |   1  |    2   ||    9    |
| grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148 |  p9  |   2  |   1  |    2   ||    9    |
| grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148 |  p10 |   2  |   1  |    2   ||    9    |
|-----------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Total                           |      |      |      |   10   ||  2.135  ||    45   |
|-----------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |   111  |   298  |    -   |
|   Memory  |    8   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    2   |    -   |   45   |    -   |
|  Register |    -   |    -   |   111  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |    3   |   222  |   343  |    0   |
+-----------+--------+--------+--------+--------+--------+
