<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="ECE418FinalProject/fullCode.c:10:19" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="ECE418FinalProject/fullCode.c:10:19" LoopName="VITIS_LOOP_10_1" ParentFunc="padv4"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="ECE418FinalProject/fullCode.c:203:23" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="ECE418FinalProject/fullCode.c:203:23" LoopName="VITIS_LOOP_203_1" ParentFunc="padv4"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="ECE418FinalProject/fullCode.c:215:23" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="ECE418FinalProject/fullCode.c:215:23" LoopName="VITIS_LOOP_215_3" ParentFunc="padv4"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="ECE418FinalProject/fullCode.c:23:19" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb19.store.0" VarName="messageLengthInBinary2" LoopLoc="ECE418FinalProject/fullCode.c:23:19" LoopName="VITIS_LOOP_23_1" ParentFunc="padv4"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="ECE418FinalProject/fullCode.c:23:19" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb18.store.0" VarName="messageLengthInBinary2" LoopLoc="ECE418FinalProject/fullCode.c:23:19" LoopName="VITIS_LOOP_23_1" ParentFunc="padv4"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="ECE418FinalProject/fullCode.c:243:23" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="ECE418FinalProject/fullCode.c:243:23" LoopName="VITIS_LOOP_243_1" ParentFunc="prep"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="ECE418FinalProject/fullCode.c:10:19" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="ECE418FinalProject/fullCode.c:10:19" LoopName="VITIS_LOOP_10_1" ParentFunc="main"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="ECE418FinalProject/fullCode.c:23:19" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb8.store.0" VarName="temp.i" LoopLoc="ECE418FinalProject/fullCode.c:23:19" LoopName="VITIS_LOOP_23_1" ParentFunc="main"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="ECE418FinalProject/fullCode.c:23:19" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb7.store.0" VarName="temp.i" LoopLoc="ECE418FinalProject/fullCode.c:23:19" LoopName="VITIS_LOOP_23_1" ParentFunc="main"/>
</VitisHLS:BurstInfo>

