Time resolution is 1 ps
Loading data BRAM...
Initialized address 000 with instruction 00000001
Initialized address 001 with instruction 00000002
Initialized address 002 with instruction 00000003
Initialized address 003 with instruction 00000004
Verifying data BRAM...
Data BRAM[0x00000000] = 00000001, matches expected
Data BRAM[0x00000004] = 00000002, matches expected
Data BRAM[0x00000008] = 00000003, matches expected
Data BRAM[0x0000000c] = 00000004, matches expected
Loading instruction BRAM...
Initialized address 000 with instruction 00052283
Initialized address 004 with instruction 00452303
Initialized address 008 with instruction 00852383
Initialized address 00c with instruction 00c52403
Initialized address 010 with instruction 0000006f
Verifying instruction BRAM...
Instruction BRAM[0x00000000] = 00052283, matches expected
Instruction BRAM[0x00000004] = 00000000, expected 00452303
Instruction BRAM[0x00000008] = 00000000, expected 00852383
Instruction BRAM[0x0000000c] = 00000000, expected 00c52403
Instruction BRAM[0x00000010] = 00452303, expected 0000006f
Executing program...
Time=125000 | pc=00000000 |
 instr=00052283 | op=0000011 | r_reg=1 |
 rs1_addr=0a | rs2_addr=00 |
 rs1=00000000 | rs2=00000000 |
 d_bram_out=00000001
Time=135000 | pc=00000004 |
 instr=00452303 | op=0000011 | r_reg=1 |
 rs1_addr=0a | rs2_addr=04 |
 rs1=00000000 | rs2=00000000 |
 d_bram_out=00000000
Time=145000 | pc=00000008 |
 instr=00852383 | op=0000011 | r_reg=1 |
 rs1_addr=0a | rs2_addr=08 |
 rs1=00000000 | rs2=00000000 |
 d_bram_out=00000000
Time=155000 | pc=0000000c |
 instr=00c52403 | op=0000011 | r_reg=1 |
 rs1_addr=0a | rs2_addr=0c |
 rs1=00000000 | rs2=00000000 |
 d_bram_out=00000000
Time=165000 | pc=00000010 |
 instr=0000006f | op=1101111 | r_reg=1 |
 rs1_addr=00 | rs2_addr=00 |
 rs1=00000000 | rs2=00000000 |
 d_bram_out=00000001
Time=175000 | pc=00000014 |
 instr=00000000 | op=0000000 | r_reg=1 |
 rs1_addr=00 | rs2_addr=00 |
 rs1=00000000 | rs2=00000000 |
 d_bram_out=00000001
Time=185000 | pc=00000018 |
 instr=00000000 | op=0000000 | r_reg=1 |
 rs1_addr=00 | rs2_addr=00 |
 rs1=00000000 | rs2=00000000 |
 d_bram_out=00000001
Time=195000 | pc=0000001c |
 instr=00000000 | op=0000000 | r_reg=1 |
 rs1_addr=00 | rs2_addr=00 |
 rs1=00000000 | rs2=00000000 |
 d_bram_out=00000001
Time=205000 | pc=00000020 |
 instr=00000000 | op=0000000 | r_reg=1 |
 rs1_addr=00 | rs2_addr=00 |
 rs1=00000000 | rs2=00000000 |
 d_bram_out=00000001
Verifying register file...
x5 (registers[5]) = 00000001, matches expected
x6 (registers[6]) = 00000000, expected 00000002
x7 (registers[7]) = 00000000, expected 00000003
x8 (registers[8]) = 00000000, expected 00000004
All tests completed
$finish called at time : 215 ns : File "/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sim_1/new/load_word_tb.v" Line 322
