mem_init(pri_mem, 0x80002000, 0x1400, ALL_ZERO);
mem_load(pri_mem, 0x80002000, "sdp_3x3x33_bn_int8_mem_0.dat");
mem_init(pri_mem, 0x90000c20, 0x1400, ALL_ZERO);
mem_load(pri_mem, 0x90000c20, "sdp_3x3x33_bn_int8_mem_0_bn.dat");
mem_init(pri_mem, 0xa0000040, 0x1400, ALL_ZERO);
reg_write(NVDLA_SDP.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP.D_DST_SURFACE_STRIDE_0, 0x400);
reg_write(NVDLA_SDP.D_PERF_LUT_LE_HIT_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BN_ALU_CFG_0, 0x101);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP.D_STATUS_NAN_INPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP.D_PERF_LUT_LO_HIT_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BS_MUL_CFG_0, 0x2200);
reg_write(NVDLA_SDP.D_PERF_LUT_HYBRID_0, 0x0);
reg_write(NVDLA_SDP.D_STATUS_INF_INPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_CFG_0, 0x2f);
reg_write(NVDLA_SDP.D_DP_BS_ALU_SRC_VALUE_0, 0x292a);
reg_write(NVDLA_SDP.D_DATA_CUBE_CHANNEL_0, 0x20);
reg_write(NVDLA_SDP.D_DP_BS_CFG_0, 0x6b);
reg_write(NVDLA_SDP.D_PERF_LUT_UFLOW_0, 0x0);
reg_write(NVDLA_SDP.D_DST_BATCH_STRIDE_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_SCALE_VALUE_0, 0xf46b);
reg_write(NVDLA_SDP.D_DP_EW_TRUNCATE_VALUE_0, 0x2f);
reg_write(NVDLA_SDP.D_CVT_SCALE_0, 0x1);
reg_write(NVDLA_SDP.D_DP_EW_MUL_SRC_VALUE_0, 0x184675f8);
reg_write(NVDLA_SDP.D_PERF_LUT_OFLOW_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BS_MUL_SRC_VALUE_0, 0x23d6);
reg_write(NVDLA_SDP.D_CVT_OFFSET_0, 0x0);
reg_write(NVDLA_SDP.D_STATUS_NAN_OUTPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BN_MUL_SRC_VALUE_0, 0x1);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_LOW_0, 0xa0000040);
reg_write(NVDLA_SDP.D_PERF_OUT_SATURATION_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0, 0x23);
reg_write(NVDLA_SDP.D_DATA_FORMAT_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_OFFSET_VALUE_0, 0xf35aa3e8);
reg_write(NVDLA_SDP.D_DP_BS_ALU_CFG_0, 0x1801);
reg_write(NVDLA_SDP.D_DATA_CUBE_HEIGHT_0, 0x2);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_SCALE_VALUE_0, 0xd1c8);
reg_write(NVDLA_SDP.D_DP_BN_MUL_CFG_0, 0x101);
reg_write(NVDLA_SDP.D_DST_LINE_STRIDE_0, 0x100);
reg_write(NVDLA_SDP.D_DATA_CUBE_WIDTH_0, 0x2);
reg_write(NVDLA_SDP.D_CVT_SHIFT_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0, 0x12);
reg_write(NVDLA_SDP.D_PERF_ENABLE_0, 0x5);
reg_write(NVDLA_SDP.D_FEATURE_MODE_CFG_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CFG_0, 0x3);
reg_write(NVDLA_SDP.D_STATUS_0, 0x0);
reg_write(NVDLA_SDP.S_STATUS_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DST_DMA_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DP_BN_ALU_SRC_VALUE_0, 0x1);
reg_write(NVDLA_SDP.D_DP_BN_CFG_0, 0x18);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_OFFSET_VALUE_0, 0x4bdddaa4);
reg_write(NVDLA_SDP.D_DP_EW_ALU_SRC_VALUE_0, 0x3c51a9ad);
reg_write(NVDLA_SDP.D_PERF_WDMA_WRITE_STALL_0, 0x0);
reg_write(NVDLA_SDP_RDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_EW_SURFACE_STRIDE_0, 0xa00);
reg_write(NVDLA_SDP_RDMA.D_BN_SURFACE_STRIDE_0, 0x200);
reg_write(NVDLA_SDP_RDMA.D_BS_BATCH_STRIDE_0, 0x1b0a3600);
reg_write(NVDLA_SDP_RDMA.D_BN_BASE_ADDR_LOW_0, 0x90000c20);
reg_write(NVDLA_SDP_RDMA.D_BN_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_STATUS_NAN_INPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_PERF_ENABLE_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_SRC_BASE_ADDR_LOW_0, 0x80002000);
reg_write(NVDLA_SDP_RDMA.D_ERDMA_CFG_0, 0x1d);
reg_write(NVDLA_SDP_RDMA.D_BN_LINE_STRIDE_0, 0x80);
reg_write(NVDLA_SDP_RDMA.D_NRDMA_CFG_0, 0x32);
reg_write(NVDLA_SDP_RDMA.D_EW_BASE_ADDR_LOW_0, 0xfa70ff60);
reg_write(NVDLA_SDP_RDMA.D_EW_LINE_STRIDE_0, 0x300);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_CHANNEL_0, 0x20);
reg_write(NVDLA_SDP_RDMA.D_PERF_BRDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BS_SURFACE_STRIDE_0, 0x7e0);
reg_write(NVDLA_SDP_RDMA.D_EW_BASE_ADDR_HIGH_0, 0x71);
reg_write(NVDLA_SDP_RDMA.D_PERF_MRDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_SRC_SURFACE_STRIDE_0, 0x200);
reg_write(NVDLA_SDP_RDMA.D_BS_BASE_ADDR_LOW_0, 0x72c83760);
reg_write(NVDLA_SDP_RDMA.D_BN_BATCH_STRIDE_0, 0x2186d8a0);
reg_write(NVDLA_SDP_RDMA.D_BRDMA_CFG_0, 0x3b);
reg_write(NVDLA_SDP_RDMA.D_SRC_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_HEIGHT_0, 0x2);
reg_write(NVDLA_SDP_RDMA.D_EW_BATCH_STRIDE_0, 0x6b8ec500);
reg_write(NVDLA_SDP_RDMA.D_BS_LINE_STRIDE_0, 0x240);
reg_write(NVDLA_SDP_RDMA.D_SRC_LINE_STRIDE_0, 0x80);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_WIDTH_0, 0x2);
reg_write(NVDLA_SDP_RDMA.D_STATUS_INF_INPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP_RDMA.S_STATUS_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_FEATURE_MODE_CFG_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BS_BASE_ADDR_HIGH_0, 0x82);
reg_write(NVDLA_SDP_RDMA.D_PERF_ERDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_SRC_DMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_PERF_NRDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_OP_ENABLE_0, 0x1);
intr_notify(SDP_0, sync_id_0);
check_crc(sync_id_0, 1, 0xa0000040, 0x1400, 0xf480b323);
