Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: execution_block.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "execution_block.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "execution_block"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : execution_block
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/media/DATA/Xilinx_Projects/MIPS_16bit/execution_block.v" into library work
Parsing module <execution_block>.
Parsing module <rsa>.
Parsing module <two_c>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <execution_block>.

Elaborating module <rsa>.

Elaborating module <two_c>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <execution_block>.
    Related source file is "/media/DATA/Xilinx_Projects/MIPS_16bit/execution_block.v".
        ADD = 6'b000000
        SUB = 6'b000001
        MOV = 6'b000010
        AND = 6'b000100
        OR = 6'b000101
        XOR = 6'b000110
        NOT = 6'b000111
        ADI = 6'b001000
        SBI = 6'b001001
        MVI = 6'b001010
        ANI = 6'b001100
        ORI = 6'b001101
        XRI = 6'b001110
        NTI = 6'b001111
        RET = 6'b010000
        HLT = 6'b010001
        LD = 6'b010100
        ST = 6'b010101
        IN = 6'b010110
        OUT = 6'b010111
        JMP = 6'b011000
        LS = 6'b011001
        RS = 6'b011010
        RSA = 6'b011011
        JV = 6'b011100
        JNV = 6'b011101
        JZ = 6'b011110
        JNZ = 6'b011111
    Found 16-bit register for signal <ans_ex>.
    Found 16-bit register for signal <data_out>.
    Found 16-bit register for signal <DM_data>.
    Found 2-bit register for signal <flag_prv>.
    Found 16-bit subtractor for signal <A[15]_B[15]_sub_17_OUT> created at line 83.
    Found 16-bit adder for signal <A[15]_B[15]_add_14_OUT> created at line 82.
    Found 16-bit shifter logical left for signal <A[15]_B[15]_shift_left_34_OUT> created at line 96
    Found 16-bit shifter logical right for signal <A[15]_B[15]_shift_right_36_OUT> created at line 97
    Found 1-bit comparator equal for signal <A[15]_B[15]_equal_69_o> created at line 104
    Found 1-bit comparator equal for signal <A[15]_ans_two_c_equal_73_o> created at line 105
    Found 1-bit comparator not equal for signal <n0063> created at line 105
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  50 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  29 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <execution_block> synthesized.

Synthesizing Unit <rsa>.
    Related source file is "/media/DATA/Xilinx_Projects/MIPS_16bit/execution_block.v".
    Found 16-bit shifter arithmetic right for signal <ans_rsa> created at line 183
    Summary:
	inferred   1 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <rsa> synthesized.

Synthesizing Unit <two_c>.
    Related source file is "/media/DATA/Xilinx_Projects/MIPS_16bit/execution_block.v".
    Found 16-bit adder for signal <w> created at line 194.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <two_c> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 2
 16-bit subtractor                                     : 1
# Registers                                            : 4
 16-bit register                                       : 3
 2-bit register                                        : 1
# Comparators                                          : 3
 1-bit comparator equal                                : 2
 1-bit comparator not equal                            : 1
# Multiplexers                                         : 30
 1-bit 2-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 28
 2-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 2
 16-bit subtractor                                     : 1
# Registers                                            : 50
 Flip-Flops                                            : 50
# Comparators                                          : 3
 1-bit comparator equal                                : 2
 1-bit comparator not equal                            : 1
# Multiplexers                                         : 30
 1-bit 2-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 28
 2-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <execution_block> ...

Optimizing unit <two_c> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block execution_block, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 50
 Flip-Flops                                            : 50

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : execution_block.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 342
#      GND                         : 1
#      INV                         : 16
#      LUT1                        : 1
#      LUT2                        : 48
#      LUT3                        : 18
#      LUT4                        : 16
#      LUT5                        : 19
#      LUT6                        : 140
#      MUXCY                       : 45
#      MUXF7                       : 4
#      VCC                         : 1
#      XORCY                       : 33
# FlipFlops/Latches                : 50
#      FDR                         : 34
#      FDRE                        : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 105
#      IBUF                        : 55
#      OBUF                        : 50

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:              18  out of  126800     0%  
 Number of Slice LUTs:                  258  out of  63400     0%  
    Number used as Logic:               258  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    258
   Number with an unused Flip Flop:     240  out of    258    93%  
   Number with an unused LUT:             0  out of    258     0%  
   Number of fully used LUT-FF pairs:    18  out of    258     6%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                         106
 Number of bonded IOBs:                 106  out of    210    50%  
    IOB Flip Flops/Latches:              32

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 50    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.805ns (Maximum Frequency: 356.506MHz)
   Minimum input arrival time before clock: 6.560ns
   Maximum output required time after clock: 3.180ns
   Maximum combinational path delay: 6.935ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.805ns (frequency: 356.506MHz)
  Total number of paths / destination ports: 35 / 18
-------------------------------------------------------------------------
Delay:               2.805ns (Levels of Logic = 3)
  Source:            ans_ex_12 (FF)
  Destination:       flag_prv_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ans_ex_12 to flag_prv_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.478   0.427  ans_ex_12 (ans_ex_12)
     LUT6:I5->O            2   0.124   0.782  Mmux_ans_tmp1611 (ans_tmp<12>)
     LUT4:I0->O            1   0.124   0.716  Mmux_flag_ex25 (Mmux_flag_ex24)
     LUT6:I3->O            2   0.124   0.000  Mmux_flag_ex26 (flag_ex_1_OBUF)
     FDR:D                     0.030          flag_prv_1
    ----------------------------------------
    Total                      2.805ns (0.880ns logic, 1.925ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 5039 / 116
-------------------------------------------------------------------------
Offset:              6.560ns (Levels of Logic = 9)
  Source:            B<7> (PAD)
  Destination:       flag_prv_1 (FF)
  Destination Clock: clk rising

  Data Path: B<7> to flag_prv_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.001   0.979  B_7_IBUF (B_7_IBUF)
     LUT6:I0->O            6   0.124   0.569  _n01831 (_n01831)
     LUT2:I0->O           10   0.124   0.998  _n01833 (_n0183)
     LUT6:I0->O            1   0.124   0.000  Mmux_ans_tmp167_F (N32)
     MUXF7:I0->O           1   0.365   0.536  Mmux_ans_tmp167 (Mmux_ans_tmp166)
     LUT6:I4->O            1   0.124   0.716  Mmux_ans_tmp168 (Mmux_ans_tmp167)
     LUT6:I3->O            2   0.124   0.782  Mmux_ans_tmp1611 (ans_tmp<12>)
     LUT4:I0->O            1   0.124   0.716  Mmux_flag_ex25 (Mmux_flag_ex24)
     LUT6:I3->O            2   0.124   0.000  Mmux_flag_ex26 (flag_ex_1_OBUF)
     FDR:D                     0.030          flag_prv_1
    ----------------------------------------
    Total                      6.560ns (1.264ns logic, 5.296ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 67 / 50
-------------------------------------------------------------------------
Offset:              3.180ns (Levels of Logic = 4)
  Source:            ans_ex_12 (FF)
  Destination:       flag_ex<1> (PAD)
  Source Clock:      clk rising

  Data Path: ans_ex_12 to flag_ex<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.478   0.427  ans_ex_12 (ans_ex_12)
     LUT6:I5->O            2   0.124   0.782  Mmux_ans_tmp1611 (ans_tmp<12>)
     LUT4:I0->O            1   0.124   0.716  Mmux_flag_ex25 (Mmux_flag_ex24)
     LUT6:I3->O            2   0.124   0.405  Mmux_flag_ex26 (flag_ex_1_OBUF)
     OBUF:I->O                 0.000          flag_ex_1_OBUF (flag_ex<1>)
    ----------------------------------------
    Total                      3.180ns (0.850ns logic, 2.330ns route)
                                       (26.7% logic, 73.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2547 / 2
-------------------------------------------------------------------------
Delay:               6.935ns (Levels of Logic = 10)
  Source:            B<7> (PAD)
  Destination:       flag_ex<1> (PAD)

  Data Path: B<7> to flag_ex<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.001   0.979  B_7_IBUF (B_7_IBUF)
     LUT6:I0->O            6   0.124   0.569  _n01831 (_n01831)
     LUT2:I0->O           10   0.124   0.998  _n01833 (_n0183)
     LUT6:I0->O            1   0.124   0.000  Mmux_ans_tmp167_F (N32)
     MUXF7:I0->O           1   0.365   0.536  Mmux_ans_tmp167 (Mmux_ans_tmp166)
     LUT6:I4->O            1   0.124   0.716  Mmux_ans_tmp168 (Mmux_ans_tmp167)
     LUT6:I3->O            2   0.124   0.782  Mmux_ans_tmp1611 (ans_tmp<12>)
     LUT4:I0->O            1   0.124   0.716  Mmux_flag_ex25 (Mmux_flag_ex24)
     LUT6:I3->O            2   0.124   0.405  Mmux_flag_ex26 (flag_ex_1_OBUF)
     OBUF:I->O                 0.000          flag_ex_1_OBUF (flag_ex<1>)
    ----------------------------------------
    Total                      6.935ns (1.234ns logic, 5.701ns route)
                                       (17.8% logic, 82.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.805|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.91 secs
 
--> 


Total memory usage is 489252 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

