<stg><name>Loop_VITIS_LOOP_38_1_proc</name>


<trans_list>

<trans id="93" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="9" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="11" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3 %k0_1_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %k0_1

]]></Node>
<StgValue><ssdm name="k0_1_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5 %ret_V_1_loc_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %ret_V_1_loc

]]></Node>
<StgValue><ssdm name="ret_V_1_loc_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:6 %trunc_ln = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %ret_V_1_loc_read, i32 4, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:7 %trunc_ln40_2 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %k0_1_read, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln40_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="61">
<![CDATA[
entry:8 %sext_ln40 = sext i61 %trunc_ln40_2

]]></Node>
<StgValue><ssdm name="sext_ln40"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:9 %gmem2_addr = getelementptr i64 %gmem2, i64 %sext_ln40

]]></Node>
<StgValue><ssdm name="gmem2_addr"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="28">
<![CDATA[
entry:10 %trunc_ln_cast = zext i28 %trunc_ln

]]></Node>
<StgValue><ssdm name="trunc_ln_cast"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry:11 %gmem2_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem2_addr, i32 %trunc_ln_cast

]]></Node>
<StgValue><ssdm name="gmem2_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="21" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry:11 %gmem2_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem2_addr, i32 %trunc_ln_cast

]]></Node>
<StgValue><ssdm name="gmem2_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="22" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry:11 %gmem2_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem2_addr, i32 %trunc_ln_cast

]]></Node>
<StgValue><ssdm name="gmem2_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="23" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry:11 %gmem2_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem2_addr, i32 %trunc_ln_cast

]]></Node>
<StgValue><ssdm name="gmem2_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="24" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry:11 %gmem2_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem2_addr, i32 %trunc_ln_cast

]]></Node>
<StgValue><ssdm name="gmem2_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="25" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry:11 %gmem2_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem2_addr, i32 %trunc_ln_cast

]]></Node>
<StgValue><ssdm name="gmem2_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="26" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem2, void @empty_27, i32 0, i32 0, void @empty_18, i32 0, i32 2, void @empty_29, void @empty_5, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %k0_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ret_V_1_loc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem2, void @empty_27, i32 0, i32 0, void @empty_18, i32 0, i32 2, void @empty_29, void @empty_5, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry:11 %gmem2_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem2_addr, i32 %trunc_ln_cast

]]></Node>
<StgValue><ssdm name="gmem2_addr_1_rd_req"/></StgValue>
</operation>

<operation id="31" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
entry:12 %br_ln38 = br void

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="32" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="28" op_0_bw="28" op_1_bw="0" op_2_bw="28" op_3_bw="0">
<![CDATA[
:0 %i = phi i28 %add_ln38, void, i28 0, void %entry

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="33" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:1 %add_ln38 = add i28 %i, i28 1

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="34" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
:2 %icmp_ln878 = icmp_eq  i28 %i, i28 %trunc_ln

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="35" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln38 = br i1 %icmp_ln878, void, void %.exit

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="36" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="11" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %lshr_ln = partselect i11 @_ssdm_op_PartSelect.i11.i28.i32.i32, i28 %i, i32 4, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="37" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="28">
<![CDATA[
:21 %trunc_ln40 = trunc i28 %i

]]></Node>
<StgValue><ssdm name="trunc_ln40"/></StgValue>
</operation>

<operation id="38" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
:22 %switch_ln40 = switch i4 %trunc_ln40, void %branch15.i.i, i4 0, void %branch0.i.i, i4 1, void %branch1.i.i, i4 2, void %branch2.i.i, i4 3, void %branch3.i.i, i4 4, void %branch4.i.i, i4 5, void %branch5.i.i, i4 6, void %branch6.i.i, i4 7, void %branch7.i.i, i4 8, void %branch8.i.i, i4 9, void %branch9.i.i, i4 10, void %branch10.i.i, i4 11, void %branch11.i.i, i4 12, void %branch12.i.i, i4 13, void %branch13.i.i, i4 14, void %branch14.i.i

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="39" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
:20 %gmem2_addr_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read"/></StgValue>
</operation>

<operation id="40" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
branch14.i.i:1 %br_ln40 = br void

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="41" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
branch13.i.i:1 %br_ln40 = br void

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="42" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
branch12.i.i:1 %br_ln40 = br void

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="43" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
branch11.i.i:1 %br_ln40 = br void

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="44" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
branch10.i.i:1 %br_ln40 = br void

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="45" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
branch9.i.i:1 %br_ln40 = br void

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="46" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
branch8.i.i:1 %br_ln40 = br void

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="47" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
branch7.i.i:1 %br_ln40 = br void

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="48" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
branch6.i.i:1 %br_ln40 = br void

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="49" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
branch5.i.i:1 %br_ln40 = br void

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="50" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
branch4.i.i:1 %br_ln40 = br void

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="51" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
branch3.i.i:1 %br_ln40 = br void

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="52" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
branch2.i.i:1 %br_ln40 = br void

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="53" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
branch1.i.i:1 %br_ln40 = br void

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="54" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
branch0.i.i:1 %br_ln40 = br void

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="55" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
branch15.i.i:1 %br_ln40 = br void

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="56" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:0 %specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_18

]]></Node>
<StgValue><ssdm name="specpipeline_ln40"/></StgValue>
</operation>

<operation id="57" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln40"/></StgValue>
</operation>

<operation id="58" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="11">
<![CDATA[
:3 %zext_ln40 = zext i11 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="59" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %k1_buffer_V_0_addr = getelementptr i64 %k1_buffer_V_0, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="k1_buffer_V_0_addr"/></StgValue>
</operation>

<operation id="60" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %k1_buffer_V_1_addr = getelementptr i64 %k1_buffer_V_1, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="k1_buffer_V_1_addr"/></StgValue>
</operation>

<operation id="61" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %k1_buffer_V_2_addr = getelementptr i64 %k1_buffer_V_2, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="k1_buffer_V_2_addr"/></StgValue>
</operation>

<operation id="62" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %k1_buffer_V_3_addr = getelementptr i64 %k1_buffer_V_3, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="k1_buffer_V_3_addr"/></StgValue>
</operation>

<operation id="63" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %k1_buffer_V_4_addr = getelementptr i64 %k1_buffer_V_4, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="k1_buffer_V_4_addr"/></StgValue>
</operation>

<operation id="64" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %k1_buffer_V_5_addr = getelementptr i64 %k1_buffer_V_5, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="k1_buffer_V_5_addr"/></StgValue>
</operation>

<operation id="65" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %k1_buffer_V_6_addr = getelementptr i64 %k1_buffer_V_6, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="k1_buffer_V_6_addr"/></StgValue>
</operation>

<operation id="66" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %k1_buffer_V_7_addr = getelementptr i64 %k1_buffer_V_7, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="k1_buffer_V_7_addr"/></StgValue>
</operation>

<operation id="67" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %k1_buffer_V_8_addr = getelementptr i64 %k1_buffer_V_8, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="k1_buffer_V_8_addr"/></StgValue>
</operation>

<operation id="68" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %k1_buffer_V_9_addr = getelementptr i64 %k1_buffer_V_9, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="k1_buffer_V_9_addr"/></StgValue>
</operation>

<operation id="69" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %k1_buffer_V_10_addr = getelementptr i64 %k1_buffer_V_10, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="k1_buffer_V_10_addr"/></StgValue>
</operation>

<operation id="70" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %k1_buffer_V_11_addr = getelementptr i64 %k1_buffer_V_11, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="k1_buffer_V_11_addr"/></StgValue>
</operation>

<operation id="71" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %k1_buffer_V_12_addr = getelementptr i64 %k1_buffer_V_12, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="k1_buffer_V_12_addr"/></StgValue>
</operation>

<operation id="72" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17 %k1_buffer_V_13_addr = getelementptr i64 %k1_buffer_V_13, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="k1_buffer_V_13_addr"/></StgValue>
</operation>

<operation id="73" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18 %k1_buffer_V_14_addr = getelementptr i64 %k1_buffer_V_14, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="k1_buffer_V_14_addr"/></StgValue>
</operation>

<operation id="74" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %k1_buffer_V_15_addr = getelementptr i64 %k1_buffer_V_15, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="k1_buffer_V_15_addr"/></StgValue>
</operation>

<operation id="75" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="64" op_1_bw="11">
<![CDATA[
branch14.i.i:0 %store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_14_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="76" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="64" op_1_bw="11">
<![CDATA[
branch13.i.i:0 %store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_13_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="77" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="64" op_1_bw="11">
<![CDATA[
branch12.i.i:0 %store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_12_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="78" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="64" op_1_bw="11">
<![CDATA[
branch11.i.i:0 %store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_11_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="79" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="64" op_1_bw="11">
<![CDATA[
branch10.i.i:0 %store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_10_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="80" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="64" op_1_bw="11">
<![CDATA[
branch9.i.i:0 %store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_9_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="81" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="64" op_1_bw="11">
<![CDATA[
branch8.i.i:0 %store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_8_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="82" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="64" op_1_bw="11">
<![CDATA[
branch7.i.i:0 %store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="83" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="64" op_1_bw="11">
<![CDATA[
branch6.i.i:0 %store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="84" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="64" op_1_bw="11">
<![CDATA[
branch5.i.i:0 %store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="85" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="64" op_1_bw="11">
<![CDATA[
branch4.i.i:0 %store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="86" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="64" op_1_bw="11">
<![CDATA[
branch3.i.i:0 %store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="87" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="64" op_1_bw="11">
<![CDATA[
branch2.i.i:0 %store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="88" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="64" op_1_bw="11">
<![CDATA[
branch1.i.i:0 %store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="89" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="64" op_1_bw="11">
<![CDATA[
branch0.i.i:0 %store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="90" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="64" op_1_bw="11">
<![CDATA[
branch15.i.i:0 %store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_15_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="91" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln38 = br void

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="92" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0">
<![CDATA[
.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="127" name="ret_V_1_loc" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="ret_V_1_loc"/></StgValue>
</port>
<port id="128" name="k1_buffer_V_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="k1_buffer_V_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="129" name="k1_buffer_V_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="k1_buffer_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="130" name="k1_buffer_V_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="k1_buffer_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="131" name="k1_buffer_V_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="k1_buffer_V_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="132" name="k1_buffer_V_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="k1_buffer_V_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="133" name="k1_buffer_V_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="k1_buffer_V_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="134" name="k1_buffer_V_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="k1_buffer_V_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="135" name="k1_buffer_V_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="k1_buffer_V_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="136" name="k1_buffer_V_8" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="k1_buffer_V_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="137" name="k1_buffer_V_9" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="k1_buffer_V_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="138" name="k1_buffer_V_10" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="k1_buffer_V_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="139" name="k1_buffer_V_11" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="k1_buffer_V_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="140" name="k1_buffer_V_12" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="k1_buffer_V_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="141" name="k1_buffer_V_13" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="k1_buffer_V_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="142" name="k1_buffer_V_14" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="k1_buffer_V_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="143" name="k1_buffer_V_15" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="k1_buffer_V_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="144" name="k0_1" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="k0_1"/></StgValue>
</port>
<port id="145" name="gmem2" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem2"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="147" from="_ssdm_op_Read.ap_fifo.i64P0A" to="k0_1_read" fromId="146" toId="13">
</dataflow>
<dataflow id="148" from="k0_1" to="k0_1_read" fromId="144" toId="13">
</dataflow>
<dataflow id="150" from="_ssdm_op_Read.ap_fifo.i32P0A" to="ret_V_1_loc_read" fromId="149" toId="14">
</dataflow>
<dataflow id="151" from="ret_V_1_loc" to="ret_V_1_loc_read" fromId="127" toId="14">
</dataflow>
<dataflow id="153" from="_ssdm_op_PartSelect.i28.i32.i32.i32" to="trunc_ln" fromId="152" toId="15">
</dataflow>
<dataflow id="154" from="ret_V_1_loc_read" to="trunc_ln" fromId="14" toId="15">
</dataflow>
<dataflow id="156" from="StgValue_155" to="trunc_ln" fromId="155" toId="15">
</dataflow>
<dataflow id="158" from="StgValue_157" to="trunc_ln" fromId="157" toId="15">
</dataflow>
<dataflow id="160" from="_ssdm_op_PartSelect.i61.i64.i32.i32" to="trunc_ln40_2" fromId="159" toId="16">
</dataflow>
<dataflow id="161" from="k0_1_read" to="trunc_ln40_2" fromId="13" toId="16">
</dataflow>
<dataflow id="163" from="StgValue_162" to="trunc_ln40_2" fromId="162" toId="16">
</dataflow>
<dataflow id="165" from="StgValue_164" to="trunc_ln40_2" fromId="164" toId="16">
</dataflow>
<dataflow id="166" from="trunc_ln40_2" to="sext_ln40" fromId="16" toId="17">
</dataflow>
<dataflow id="167" from="gmem2" to="gmem2_addr" fromId="145" toId="18">
</dataflow>
<dataflow id="168" from="sext_ln40" to="gmem2_addr" fromId="17" toId="18">
</dataflow>
<dataflow id="169" from="trunc_ln" to="trunc_ln_cast" fromId="15" toId="19">
</dataflow>
<dataflow id="171" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="gmem2_addr_1_rd_req" fromId="170" toId="20">
</dataflow>
<dataflow id="172" from="gmem2_addr" to="gmem2_addr_1_rd_req" fromId="18" toId="20">
</dataflow>
<dataflow id="173" from="trunc_ln_cast" to="gmem2_addr_1_rd_req" fromId="19" toId="20">
</dataflow>
<dataflow id="174" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="gmem2_addr_1_rd_req" fromId="170" toId="21">
</dataflow>
<dataflow id="175" from="gmem2_addr" to="gmem2_addr_1_rd_req" fromId="18" toId="21">
</dataflow>
<dataflow id="176" from="trunc_ln_cast" to="gmem2_addr_1_rd_req" fromId="19" toId="21">
</dataflow>
<dataflow id="177" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="gmem2_addr_1_rd_req" fromId="170" toId="22">
</dataflow>
<dataflow id="178" from="gmem2_addr" to="gmem2_addr_1_rd_req" fromId="18" toId="22">
</dataflow>
<dataflow id="179" from="trunc_ln_cast" to="gmem2_addr_1_rd_req" fromId="19" toId="22">
</dataflow>
<dataflow id="180" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="gmem2_addr_1_rd_req" fromId="170" toId="23">
</dataflow>
<dataflow id="181" from="gmem2_addr" to="gmem2_addr_1_rd_req" fromId="18" toId="23">
</dataflow>
<dataflow id="182" from="trunc_ln_cast" to="gmem2_addr_1_rd_req" fromId="19" toId="23">
</dataflow>
<dataflow id="183" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="gmem2_addr_1_rd_req" fromId="170" toId="24">
</dataflow>
<dataflow id="184" from="gmem2_addr" to="gmem2_addr_1_rd_req" fromId="18" toId="24">
</dataflow>
<dataflow id="185" from="trunc_ln_cast" to="gmem2_addr_1_rd_req" fromId="19" toId="24">
</dataflow>
<dataflow id="186" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="gmem2_addr_1_rd_req" fromId="170" toId="25">
</dataflow>
<dataflow id="187" from="gmem2_addr" to="gmem2_addr_1_rd_req" fromId="18" toId="25">
</dataflow>
<dataflow id="188" from="trunc_ln_cast" to="gmem2_addr_1_rd_req" fromId="19" toId="25">
</dataflow>
<dataflow id="190" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="189" toId="26">
</dataflow>
<dataflow id="191" from="gmem2" to="specinterface_ln0" fromId="145" toId="26">
</dataflow>
<dataflow id="193" from="empty_27" to="specinterface_ln0" fromId="192" toId="26">
</dataflow>
<dataflow id="195" from="StgValue_194" to="specinterface_ln0" fromId="194" toId="26">
</dataflow>
<dataflow id="196" from="StgValue_194" to="specinterface_ln0" fromId="194" toId="26">
</dataflow>
<dataflow id="198" from="empty_18" to="specinterface_ln0" fromId="197" toId="26">
</dataflow>
<dataflow id="199" from="StgValue_194" to="specinterface_ln0" fromId="194" toId="26">
</dataflow>
<dataflow id="201" from="StgValue_200" to="specinterface_ln0" fromId="200" toId="26">
</dataflow>
<dataflow id="203" from="empty_29" to="specinterface_ln0" fromId="202" toId="26">
</dataflow>
<dataflow id="205" from="empty_5" to="specinterface_ln0" fromId="204" toId="26">
</dataflow>
<dataflow id="206" from="empty_18" to="specinterface_ln0" fromId="197" toId="26">
</dataflow>
<dataflow id="208" from="StgValue_207" to="specinterface_ln0" fromId="207" toId="26">
</dataflow>
<dataflow id="209" from="StgValue_207" to="specinterface_ln0" fromId="207" toId="26">
</dataflow>
<dataflow id="210" from="StgValue_207" to="specinterface_ln0" fromId="207" toId="26">
</dataflow>
<dataflow id="211" from="StgValue_207" to="specinterface_ln0" fromId="207" toId="26">
</dataflow>
<dataflow id="212" from="empty_18" to="specinterface_ln0" fromId="197" toId="26">
</dataflow>
<dataflow id="213" from="empty_18" to="specinterface_ln0" fromId="197" toId="26">
</dataflow>
<dataflow id="214" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="189" toId="27">
</dataflow>
<dataflow id="215" from="k0_1" to="specinterface_ln0" fromId="144" toId="27">
</dataflow>
<dataflow id="217" from="ap_fifo_str" to="specinterface_ln0" fromId="216" toId="27">
</dataflow>
<dataflow id="218" from="StgValue_194" to="specinterface_ln0" fromId="194" toId="27">
</dataflow>
<dataflow id="219" from="StgValue_194" to="specinterface_ln0" fromId="194" toId="27">
</dataflow>
<dataflow id="221" from="p_str" to="specinterface_ln0" fromId="220" toId="27">
</dataflow>
<dataflow id="222" from="StgValue_194" to="specinterface_ln0" fromId="194" toId="27">
</dataflow>
<dataflow id="223" from="StgValue_194" to="specinterface_ln0" fromId="194" toId="27">
</dataflow>
<dataflow id="224" from="p_str" to="specinterface_ln0" fromId="220" toId="27">
</dataflow>
<dataflow id="225" from="p_str" to="specinterface_ln0" fromId="220" toId="27">
</dataflow>
<dataflow id="226" from="p_str" to="specinterface_ln0" fromId="220" toId="27">
</dataflow>
<dataflow id="227" from="StgValue_200" to="specinterface_ln0" fromId="200" toId="27">
</dataflow>
<dataflow id="228" from="StgValue_200" to="specinterface_ln0" fromId="200" toId="27">
</dataflow>
<dataflow id="229" from="StgValue_207" to="specinterface_ln0" fromId="207" toId="27">
</dataflow>
<dataflow id="230" from="StgValue_207" to="specinterface_ln0" fromId="207" toId="27">
</dataflow>
<dataflow id="231" from="p_str" to="specinterface_ln0" fromId="220" toId="27">
</dataflow>
<dataflow id="233" from="ScalarProp_str" to="specinterface_ln0" fromId="232" toId="27">
</dataflow>
<dataflow id="234" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="189" toId="28">
</dataflow>
<dataflow id="235" from="ret_V_1_loc" to="specinterface_ln0" fromId="127" toId="28">
</dataflow>
<dataflow id="236" from="ap_fifo_str" to="specinterface_ln0" fromId="216" toId="28">
</dataflow>
<dataflow id="237" from="StgValue_194" to="specinterface_ln0" fromId="194" toId="28">
</dataflow>
<dataflow id="238" from="StgValue_194" to="specinterface_ln0" fromId="194" toId="28">
</dataflow>
<dataflow id="239" from="p_str" to="specinterface_ln0" fromId="220" toId="28">
</dataflow>
<dataflow id="240" from="StgValue_194" to="specinterface_ln0" fromId="194" toId="28">
</dataflow>
<dataflow id="241" from="StgValue_194" to="specinterface_ln0" fromId="194" toId="28">
</dataflow>
<dataflow id="242" from="p_str" to="specinterface_ln0" fromId="220" toId="28">
</dataflow>
<dataflow id="243" from="p_str" to="specinterface_ln0" fromId="220" toId="28">
</dataflow>
<dataflow id="244" from="p_str" to="specinterface_ln0" fromId="220" toId="28">
</dataflow>
<dataflow id="245" from="StgValue_200" to="specinterface_ln0" fromId="200" toId="28">
</dataflow>
<dataflow id="246" from="StgValue_200" to="specinterface_ln0" fromId="200" toId="28">
</dataflow>
<dataflow id="247" from="StgValue_207" to="specinterface_ln0" fromId="207" toId="28">
</dataflow>
<dataflow id="248" from="StgValue_207" to="specinterface_ln0" fromId="207" toId="28">
</dataflow>
<dataflow id="249" from="p_str" to="specinterface_ln0" fromId="220" toId="28">
</dataflow>
<dataflow id="250" from="ScalarProp_str" to="specinterface_ln0" fromId="232" toId="28">
</dataflow>
<dataflow id="251" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="189" toId="29">
</dataflow>
<dataflow id="252" from="gmem2" to="specinterface_ln0" fromId="145" toId="29">
</dataflow>
<dataflow id="253" from="empty_27" to="specinterface_ln0" fromId="192" toId="29">
</dataflow>
<dataflow id="254" from="StgValue_194" to="specinterface_ln0" fromId="194" toId="29">
</dataflow>
<dataflow id="255" from="StgValue_194" to="specinterface_ln0" fromId="194" toId="29">
</dataflow>
<dataflow id="256" from="empty_18" to="specinterface_ln0" fromId="197" toId="29">
</dataflow>
<dataflow id="257" from="StgValue_194" to="specinterface_ln0" fromId="194" toId="29">
</dataflow>
<dataflow id="258" from="StgValue_200" to="specinterface_ln0" fromId="200" toId="29">
</dataflow>
<dataflow id="259" from="empty_29" to="specinterface_ln0" fromId="202" toId="29">
</dataflow>
<dataflow id="260" from="empty_5" to="specinterface_ln0" fromId="204" toId="29">
</dataflow>
<dataflow id="261" from="empty_18" to="specinterface_ln0" fromId="197" toId="29">
</dataflow>
<dataflow id="262" from="StgValue_207" to="specinterface_ln0" fromId="207" toId="29">
</dataflow>
<dataflow id="263" from="StgValue_207" to="specinterface_ln0" fromId="207" toId="29">
</dataflow>
<dataflow id="264" from="StgValue_207" to="specinterface_ln0" fromId="207" toId="29">
</dataflow>
<dataflow id="265" from="StgValue_207" to="specinterface_ln0" fromId="207" toId="29">
</dataflow>
<dataflow id="266" from="empty_18" to="specinterface_ln0" fromId="197" toId="29">
</dataflow>
<dataflow id="267" from="empty_18" to="specinterface_ln0" fromId="197" toId="29">
</dataflow>
<dataflow id="268" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="gmem2_addr_1_rd_req" fromId="170" toId="30">
</dataflow>
<dataflow id="269" from="gmem2_addr" to="gmem2_addr_1_rd_req" fromId="18" toId="30">
</dataflow>
<dataflow id="270" from="trunc_ln_cast" to="gmem2_addr_1_rd_req" fromId="19" toId="30">
</dataflow>
<dataflow id="271" from="add_ln38" to="i" fromId="33" toId="32">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="272" from="br_ln38" to="i" fromId="91" toId="32">
<BackEdge/>
</dataflow>
<dataflow id="274" from="StgValue_273" to="i" fromId="273" toId="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="275" from="br_ln38" to="i" fromId="31" toId="32">
</dataflow>
<dataflow id="276" from="i" to="add_ln38" fromId="32" toId="33">
</dataflow>
<dataflow id="278" from="StgValue_277" to="add_ln38" fromId="277" toId="33">
</dataflow>
<dataflow id="279" from="i" to="icmp_ln878" fromId="32" toId="34">
</dataflow>
<dataflow id="280" from="trunc_ln" to="icmp_ln878" fromId="15" toId="34">
</dataflow>
<dataflow id="281" from="icmp_ln878" to="br_ln38" fromId="34" toId="35">
</dataflow>
<dataflow id="283" from="_ssdm_op_PartSelect.i11.i28.i32.i32" to="lshr_ln" fromId="282" toId="36">
</dataflow>
<dataflow id="284" from="i" to="lshr_ln" fromId="32" toId="36">
</dataflow>
<dataflow id="285" from="StgValue_155" to="lshr_ln" fromId="155" toId="36">
</dataflow>
<dataflow id="287" from="StgValue_286" to="lshr_ln" fromId="286" toId="36">
</dataflow>
<dataflow id="288" from="i" to="trunc_ln40" fromId="32" toId="37">
</dataflow>
<dataflow id="289" from="trunc_ln40" to="switch_ln40" fromId="37" toId="38">
</dataflow>
<dataflow id="291" from="StgValue_290" to="switch_ln40" fromId="290" toId="38">
</dataflow>
<dataflow id="293" from="StgValue_292" to="switch_ln40" fromId="292" toId="38">
</dataflow>
<dataflow id="295" from="StgValue_294" to="switch_ln40" fromId="294" toId="38">
</dataflow>
<dataflow id="297" from="StgValue_296" to="switch_ln40" fromId="296" toId="38">
</dataflow>
<dataflow id="299" from="StgValue_298" to="switch_ln40" fromId="298" toId="38">
</dataflow>
<dataflow id="301" from="StgValue_300" to="switch_ln40" fromId="300" toId="38">
</dataflow>
<dataflow id="303" from="StgValue_302" to="switch_ln40" fromId="302" toId="38">
</dataflow>
<dataflow id="305" from="StgValue_304" to="switch_ln40" fromId="304" toId="38">
</dataflow>
<dataflow id="307" from="StgValue_306" to="switch_ln40" fromId="306" toId="38">
</dataflow>
<dataflow id="309" from="StgValue_308" to="switch_ln40" fromId="308" toId="38">
</dataflow>
<dataflow id="311" from="StgValue_310" to="switch_ln40" fromId="310" toId="38">
</dataflow>
<dataflow id="313" from="StgValue_312" to="switch_ln40" fromId="312" toId="38">
</dataflow>
<dataflow id="315" from="StgValue_314" to="switch_ln40" fromId="314" toId="38">
</dataflow>
<dataflow id="317" from="StgValue_316" to="switch_ln40" fromId="316" toId="38">
</dataflow>
<dataflow id="319" from="StgValue_318" to="switch_ln40" fromId="318" toId="38">
</dataflow>
<dataflow id="321" from="_ssdm_op_Read.m_axi.i64P1A" to="gmem2_addr_read" fromId="320" toId="39">
</dataflow>
<dataflow id="322" from="gmem2_addr" to="gmem2_addr_read" fromId="18" toId="39">
</dataflow>
<dataflow id="324" from="_ssdm_op_SpecPipeline" to="specpipeline_ln40" fromId="323" toId="56">
</dataflow>
<dataflow id="326" from="StgValue_325" to="specpipeline_ln40" fromId="325" toId="56">
</dataflow>
<dataflow id="327" from="StgValue_194" to="specpipeline_ln40" fromId="194" toId="56">
</dataflow>
<dataflow id="328" from="StgValue_194" to="specpipeline_ln40" fromId="194" toId="56">
</dataflow>
<dataflow id="329" from="StgValue_194" to="specpipeline_ln40" fromId="194" toId="56">
</dataflow>
<dataflow id="330" from="empty_18" to="specpipeline_ln40" fromId="197" toId="56">
</dataflow>
<dataflow id="332" from="_ssdm_op_SpecLoopName" to="specloopname_ln40" fromId="331" toId="57">
</dataflow>
<dataflow id="334" from="empty_13" to="specloopname_ln40" fromId="333" toId="57">
</dataflow>
<dataflow id="335" from="lshr_ln" to="zext_ln40" fromId="36" toId="58">
</dataflow>
<dataflow id="336" from="k1_buffer_V_0" to="k1_buffer_V_0_addr" fromId="128" toId="59">
</dataflow>
<dataflow id="338" from="StgValue_337" to="k1_buffer_V_0_addr" fromId="337" toId="59">
</dataflow>
<dataflow id="339" from="zext_ln40" to="k1_buffer_V_0_addr" fromId="58" toId="59">
</dataflow>
<dataflow id="340" from="k1_buffer_V_1" to="k1_buffer_V_1_addr" fromId="129" toId="60">
</dataflow>
<dataflow id="341" from="StgValue_337" to="k1_buffer_V_1_addr" fromId="337" toId="60">
</dataflow>
<dataflow id="342" from="zext_ln40" to="k1_buffer_V_1_addr" fromId="58" toId="60">
</dataflow>
<dataflow id="343" from="k1_buffer_V_2" to="k1_buffer_V_2_addr" fromId="130" toId="61">
</dataflow>
<dataflow id="344" from="StgValue_337" to="k1_buffer_V_2_addr" fromId="337" toId="61">
</dataflow>
<dataflow id="345" from="zext_ln40" to="k1_buffer_V_2_addr" fromId="58" toId="61">
</dataflow>
<dataflow id="346" from="k1_buffer_V_3" to="k1_buffer_V_3_addr" fromId="131" toId="62">
</dataflow>
<dataflow id="347" from="StgValue_337" to="k1_buffer_V_3_addr" fromId="337" toId="62">
</dataflow>
<dataflow id="348" from="zext_ln40" to="k1_buffer_V_3_addr" fromId="58" toId="62">
</dataflow>
<dataflow id="349" from="k1_buffer_V_4" to="k1_buffer_V_4_addr" fromId="132" toId="63">
</dataflow>
<dataflow id="350" from="StgValue_337" to="k1_buffer_V_4_addr" fromId="337" toId="63">
</dataflow>
<dataflow id="351" from="zext_ln40" to="k1_buffer_V_4_addr" fromId="58" toId="63">
</dataflow>
<dataflow id="352" from="k1_buffer_V_5" to="k1_buffer_V_5_addr" fromId="133" toId="64">
</dataflow>
<dataflow id="353" from="StgValue_337" to="k1_buffer_V_5_addr" fromId="337" toId="64">
</dataflow>
<dataflow id="354" from="zext_ln40" to="k1_buffer_V_5_addr" fromId="58" toId="64">
</dataflow>
<dataflow id="355" from="k1_buffer_V_6" to="k1_buffer_V_6_addr" fromId="134" toId="65">
</dataflow>
<dataflow id="356" from="StgValue_337" to="k1_buffer_V_6_addr" fromId="337" toId="65">
</dataflow>
<dataflow id="357" from="zext_ln40" to="k1_buffer_V_6_addr" fromId="58" toId="65">
</dataflow>
<dataflow id="358" from="k1_buffer_V_7" to="k1_buffer_V_7_addr" fromId="135" toId="66">
</dataflow>
<dataflow id="359" from="StgValue_337" to="k1_buffer_V_7_addr" fromId="337" toId="66">
</dataflow>
<dataflow id="360" from="zext_ln40" to="k1_buffer_V_7_addr" fromId="58" toId="66">
</dataflow>
<dataflow id="361" from="k1_buffer_V_8" to="k1_buffer_V_8_addr" fromId="136" toId="67">
</dataflow>
<dataflow id="362" from="StgValue_337" to="k1_buffer_V_8_addr" fromId="337" toId="67">
</dataflow>
<dataflow id="363" from="zext_ln40" to="k1_buffer_V_8_addr" fromId="58" toId="67">
</dataflow>
<dataflow id="364" from="k1_buffer_V_9" to="k1_buffer_V_9_addr" fromId="137" toId="68">
</dataflow>
<dataflow id="365" from="StgValue_337" to="k1_buffer_V_9_addr" fromId="337" toId="68">
</dataflow>
<dataflow id="366" from="zext_ln40" to="k1_buffer_V_9_addr" fromId="58" toId="68">
</dataflow>
<dataflow id="367" from="k1_buffer_V_10" to="k1_buffer_V_10_addr" fromId="138" toId="69">
</dataflow>
<dataflow id="368" from="StgValue_337" to="k1_buffer_V_10_addr" fromId="337" toId="69">
</dataflow>
<dataflow id="369" from="zext_ln40" to="k1_buffer_V_10_addr" fromId="58" toId="69">
</dataflow>
<dataflow id="370" from="k1_buffer_V_11" to="k1_buffer_V_11_addr" fromId="139" toId="70">
</dataflow>
<dataflow id="371" from="StgValue_337" to="k1_buffer_V_11_addr" fromId="337" toId="70">
</dataflow>
<dataflow id="372" from="zext_ln40" to="k1_buffer_V_11_addr" fromId="58" toId="70">
</dataflow>
<dataflow id="373" from="k1_buffer_V_12" to="k1_buffer_V_12_addr" fromId="140" toId="71">
</dataflow>
<dataflow id="374" from="StgValue_337" to="k1_buffer_V_12_addr" fromId="337" toId="71">
</dataflow>
<dataflow id="375" from="zext_ln40" to="k1_buffer_V_12_addr" fromId="58" toId="71">
</dataflow>
<dataflow id="376" from="k1_buffer_V_13" to="k1_buffer_V_13_addr" fromId="141" toId="72">
</dataflow>
<dataflow id="377" from="StgValue_337" to="k1_buffer_V_13_addr" fromId="337" toId="72">
</dataflow>
<dataflow id="378" from="zext_ln40" to="k1_buffer_V_13_addr" fromId="58" toId="72">
</dataflow>
<dataflow id="379" from="k1_buffer_V_14" to="k1_buffer_V_14_addr" fromId="142" toId="73">
</dataflow>
<dataflow id="380" from="StgValue_337" to="k1_buffer_V_14_addr" fromId="337" toId="73">
</dataflow>
<dataflow id="381" from="zext_ln40" to="k1_buffer_V_14_addr" fromId="58" toId="73">
</dataflow>
<dataflow id="382" from="k1_buffer_V_15" to="k1_buffer_V_15_addr" fromId="143" toId="74">
</dataflow>
<dataflow id="383" from="StgValue_337" to="k1_buffer_V_15_addr" fromId="337" toId="74">
</dataflow>
<dataflow id="384" from="zext_ln40" to="k1_buffer_V_15_addr" fromId="58" toId="74">
</dataflow>
<dataflow id="385" from="gmem2_addr_read" to="store_ln40" fromId="39" toId="75">
</dataflow>
<dataflow id="386" from="k1_buffer_V_14_addr" to="store_ln40" fromId="73" toId="75">
</dataflow>
<dataflow id="387" from="gmem2_addr_read" to="store_ln40" fromId="39" toId="76">
</dataflow>
<dataflow id="388" from="k1_buffer_V_13_addr" to="store_ln40" fromId="72" toId="76">
</dataflow>
<dataflow id="389" from="gmem2_addr_read" to="store_ln40" fromId="39" toId="77">
</dataflow>
<dataflow id="390" from="k1_buffer_V_12_addr" to="store_ln40" fromId="71" toId="77">
</dataflow>
<dataflow id="391" from="gmem2_addr_read" to="store_ln40" fromId="39" toId="78">
</dataflow>
<dataflow id="392" from="k1_buffer_V_11_addr" to="store_ln40" fromId="70" toId="78">
</dataflow>
<dataflow id="393" from="gmem2_addr_read" to="store_ln40" fromId="39" toId="79">
</dataflow>
<dataflow id="394" from="k1_buffer_V_10_addr" to="store_ln40" fromId="69" toId="79">
</dataflow>
<dataflow id="395" from="gmem2_addr_read" to="store_ln40" fromId="39" toId="80">
</dataflow>
<dataflow id="396" from="k1_buffer_V_9_addr" to="store_ln40" fromId="68" toId="80">
</dataflow>
<dataflow id="397" from="gmem2_addr_read" to="store_ln40" fromId="39" toId="81">
</dataflow>
<dataflow id="398" from="k1_buffer_V_8_addr" to="store_ln40" fromId="67" toId="81">
</dataflow>
<dataflow id="399" from="gmem2_addr_read" to="store_ln40" fromId="39" toId="82">
</dataflow>
<dataflow id="400" from="k1_buffer_V_7_addr" to="store_ln40" fromId="66" toId="82">
</dataflow>
<dataflow id="401" from="gmem2_addr_read" to="store_ln40" fromId="39" toId="83">
</dataflow>
<dataflow id="402" from="k1_buffer_V_6_addr" to="store_ln40" fromId="65" toId="83">
</dataflow>
<dataflow id="403" from="gmem2_addr_read" to="store_ln40" fromId="39" toId="84">
</dataflow>
<dataflow id="404" from="k1_buffer_V_5_addr" to="store_ln40" fromId="64" toId="84">
</dataflow>
<dataflow id="405" from="gmem2_addr_read" to="store_ln40" fromId="39" toId="85">
</dataflow>
<dataflow id="406" from="k1_buffer_V_4_addr" to="store_ln40" fromId="63" toId="85">
</dataflow>
<dataflow id="407" from="gmem2_addr_read" to="store_ln40" fromId="39" toId="86">
</dataflow>
<dataflow id="408" from="k1_buffer_V_3_addr" to="store_ln40" fromId="62" toId="86">
</dataflow>
<dataflow id="409" from="gmem2_addr_read" to="store_ln40" fromId="39" toId="87">
</dataflow>
<dataflow id="410" from="k1_buffer_V_2_addr" to="store_ln40" fromId="61" toId="87">
</dataflow>
<dataflow id="411" from="gmem2_addr_read" to="store_ln40" fromId="39" toId="88">
</dataflow>
<dataflow id="412" from="k1_buffer_V_1_addr" to="store_ln40" fromId="60" toId="88">
</dataflow>
<dataflow id="413" from="gmem2_addr_read" to="store_ln40" fromId="39" toId="89">
</dataflow>
<dataflow id="414" from="k1_buffer_V_0_addr" to="store_ln40" fromId="59" toId="89">
</dataflow>
<dataflow id="415" from="gmem2_addr_read" to="store_ln40" fromId="39" toId="90">
</dataflow>
<dataflow id="416" from="k1_buffer_V_15_addr" to="store_ln40" fromId="74" toId="90">
</dataflow>
<dataflow id="417" from="icmp_ln878" to="StgValue_9" fromId="34" toId="9">
</dataflow>
<dataflow id="418" from="trunc_ln40" to="StgValue_10" fromId="37" toId="10">
</dataflow>
<dataflow id="419" from="trunc_ln40" to="StgValue_11" fromId="37" toId="11">
</dataflow>
<dataflow id="420" from="icmp_ln878" to="StgValue_11" fromId="34" toId="11">
</dataflow>
</dataflows>


</stg>
