
IR-MARELAB-WATERLEVEL.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000022c  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00800060  000002a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000011  00800060  00800060  000002a0  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000002a0  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000002d0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000038  00000000  00000000  0000030c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000065a  00000000  00000000  00000344  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000004c5  00000000  00000000  0000099e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000002bb  00000000  00000000  00000e63  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000000a4  00000000  00000000  00001120  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000035b  00000000  00000000  000011c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000000fa  00000000  00000000  0000151f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000028  00000000  00000000  00001619  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0e c0       	rjmp	.+28     	; 0x1e <__ctors_end>
   2:	28 c0       	rjmp	.+80     	; 0x54 <__bad_interrupt>
   4:	93 c0       	rjmp	.+294    	; 0x12c <__vector_2>
   6:	26 c0       	rjmp	.+76     	; 0x54 <__bad_interrupt>
   8:	26 c0       	rjmp	.+76     	; 0x56 <__vector_4>
   a:	24 c0       	rjmp	.+72     	; 0x54 <__bad_interrupt>
   c:	23 c0       	rjmp	.+70     	; 0x54 <__bad_interrupt>
   e:	22 c0       	rjmp	.+68     	; 0x54 <__bad_interrupt>
  10:	21 c0       	rjmp	.+66     	; 0x54 <__bad_interrupt>
  12:	20 c0       	rjmp	.+64     	; 0x54 <__bad_interrupt>
  14:	1f c0       	rjmp	.+62     	; 0x54 <__bad_interrupt>
  16:	1e c0       	rjmp	.+60     	; 0x54 <__bad_interrupt>
  18:	1d c0       	rjmp	.+58     	; 0x54 <__bad_interrupt>
  1a:	1c c0       	rjmp	.+56     	; 0x54 <__bad_interrupt>
  1c:	1b c0       	rjmp	.+54     	; 0x54 <__bad_interrupt>

0000001e <__ctors_end>:
  1e:	11 24       	eor	r1, r1
  20:	1f be       	out	0x3f, r1	; 63
  22:	cf e5       	ldi	r28, 0x5F	; 95
  24:	d1 e0       	ldi	r29, 0x01	; 1
  26:	de bf       	out	0x3e, r29	; 62
  28:	cd bf       	out	0x3d, r28	; 61

0000002a <__do_copy_data>:
  2a:	10 e0       	ldi	r17, 0x00	; 0
  2c:	a0 e6       	ldi	r26, 0x60	; 96
  2e:	b0 e0       	ldi	r27, 0x00	; 0
  30:	ec e2       	ldi	r30, 0x2C	; 44
  32:	f2 e0       	ldi	r31, 0x02	; 2
  34:	02 c0       	rjmp	.+4      	; 0x3a <__do_copy_data+0x10>
  36:	05 90       	lpm	r0, Z+
  38:	0d 92       	st	X+, r0
  3a:	a0 36       	cpi	r26, 0x60	; 96
  3c:	b1 07       	cpc	r27, r17
  3e:	d9 f7       	brne	.-10     	; 0x36 <__do_copy_data+0xc>

00000040 <__do_clear_bss>:
  40:	20 e0       	ldi	r18, 0x00	; 0
  42:	a0 e6       	ldi	r26, 0x60	; 96
  44:	b0 e0       	ldi	r27, 0x00	; 0
  46:	01 c0       	rjmp	.+2      	; 0x4a <.do_clear_bss_start>

00000048 <.do_clear_bss_loop>:
  48:	1d 92       	st	X+, r1

0000004a <.do_clear_bss_start>:
  4a:	a1 37       	cpi	r26, 0x71	; 113
  4c:	b2 07       	cpc	r27, r18
  4e:	e1 f7       	brne	.-8      	; 0x48 <.do_clear_bss_loop>
  50:	e3 d0       	rcall	.+454    	; 0x218 <main>
  52:	ea c0       	rjmp	.+468    	; 0x228 <_exit>

00000054 <__bad_interrupt>:
  54:	d5 cf       	rjmp	.-86     	; 0x0 <__vectors>

00000056 <__vector_4>:
//*********************************************************************************************************
//  Interrupt service routine
//  Timer2 overflow - used to count carrier cycles
//*********************************************************************************************************

ISR(TIMER1_OVF_vect){
  56:	1f 92       	push	r1
  58:	0f 92       	push	r0
  5a:	0f b6       	in	r0, 0x3f	; 63
  5c:	0f 92       	push	r0
  5e:	11 24       	eor	r1, r1
  60:	2f 93       	push	r18
  62:	3f 93       	push	r19
  64:	8f 93       	push	r24
  66:	9f 93       	push	r25
  68:	af 93       	push	r26
  6a:	bf 93       	push	r27
  carrier_count++;							// increment carrier counter
  6c:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__data_end>
  70:	90 91 61 00 	lds	r25, 0x0061	; 0x800061 <__data_end+0x1>
  74:	a0 91 62 00 	lds	r26, 0x0062	; 0x800062 <__data_end+0x2>
  78:	b0 91 63 00 	lds	r27, 0x0063	; 0x800063 <__data_end+0x3>
  7c:	01 96       	adiw	r24, 0x01	; 1
  7e:	a1 1d       	adc	r26, r1
  80:	b1 1d       	adc	r27, r1
  82:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__data_end>
  86:	90 93 61 00 	sts	0x0061, r25	; 0x800061 <__data_end+0x1>
  8a:	a0 93 62 00 	sts	0x0062, r26	; 0x800062 <__data_end+0x2>
  8e:	b0 93 63 00 	sts	0x0063, r27	; 0x800063 <__data_end+0x3>
  if (carrier_count == 4000){				// 5700 if burst is completed
  92:	80 3a       	cpi	r24, 0xA0	; 160
  94:	9f 40       	sbci	r25, 0x0F	; 15
  96:	a1 05       	cpc	r26, r1
  98:	b1 05       	cpc	r27, r1
  9a:	b1 f4       	brne	.+44     	; 0xc8 <__vector_4+0x72>
    //TCCR1 = (0<<COM1A1)|(0<<COM1A0);      // disconnect OC2B pin driving IR emitter
	TCCR1 &= ~(1<<COM1A1);
  9c:	80 b7       	in	r24, 0x30	; 48
  9e:	8f 7d       	andi	r24, 0xDF	; 223
  a0:	80 bf       	out	0x30, r24	; 48
	TCCR1 &= ~(1<<COM1A0);
  a2:	80 b7       	in	r24, 0x30	; 48
  a4:	8f 7e       	andi	r24, 0xEF	; 239
  a6:	80 bf       	out	0x30, r24	; 48
   //DDRB  = (0<<DDB1);
   if ((captureLow *2) < captureHigh){
  a8:	80 91 68 00 	lds	r24, 0x0068	; 0x800068 <captureLow>
  ac:	90 91 69 00 	lds	r25, 0x0069	; 0x800069 <captureLow+0x1>
  b0:	20 91 66 00 	lds	r18, 0x0066	; 0x800066 <captureHigh>
  b4:	30 91 67 00 	lds	r19, 0x0067	; 0x800067 <captureHigh+0x1>
  b8:	88 0f       	add	r24, r24
  ba:	99 1f       	adc	r25, r25
  bc:	82 17       	cp	r24, r18
  be:	93 07       	cpc	r25, r19
  c0:	10 f4       	brcc	.+4      	; 0xc6 <__vector_4+0x70>
	   PORTB |= (1 << PB2);    /* LED ON setzt Bit 2 an PortB auf 1 */
  c2:	c2 9a       	sbi	0x18, 2	; 24
  c4:	01 c0       	rjmp	.+2      	; 0xc8 <__vector_4+0x72>
	   }else{
	   PORTB &= ~(1 << PB2);   /* LED OFF */
  c6:	c2 98       	cbi	0x18, 2	; 24
   }
  }											// end if
  if (carrier_count == 8000){				// 16000 if burst cycle is completed
  c8:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__data_end>
  cc:	90 91 61 00 	lds	r25, 0x0061	; 0x800061 <__data_end+0x1>
  d0:	a0 91 62 00 	lds	r26, 0x0062	; 0x800062 <__data_end+0x2>
  d4:	b0 91 63 00 	lds	r27, 0x0063	; 0x800063 <__data_end+0x3>
  d8:	80 34       	cpi	r24, 0x40	; 64
  da:	9f 41       	sbci	r25, 0x1F	; 31
  dc:	a1 05       	cpc	r26, r1
  de:	b1 05       	cpc	r27, r1
  e0:	d1 f4       	brne	.+52     	; 0x116 <__vector_4+0xc0>
    TCCR1 |= (1<<COM1A1);
  e2:	80 b7       	in	r24, 0x30	; 48
  e4:	80 62       	ori	r24, 0x20	; 32
  e6:	80 bf       	out	0x30, r24	; 48
	TCCR1 |= (1<<COM1A0);					// re-connect OC2B pin driving IR emitter
  e8:	80 b7       	in	r24, 0x30	; 48
  ea:	80 61       	ori	r24, 0x10	; 16
  ec:	80 bf       	out	0x30, r24	; 48
	// Prepare Signal for water or dry
	carrier_count	= 0;					// reset counter for start of new cycle
  ee:	10 92 60 00 	sts	0x0060, r1	; 0x800060 <__data_end>
  f2:	10 92 61 00 	sts	0x0061, r1	; 0x800061 <__data_end+0x1>
  f6:	10 92 62 00 	sts	0x0062, r1	; 0x800062 <__data_end+0x2>
  fa:	10 92 63 00 	sts	0x0063, r1	; 0x800063 <__data_end+0x3>
	captureHigh	    = 0;                    // new cycle reset all
  fe:	10 92 67 00 	sts	0x0067, r1	; 0x800067 <captureHigh+0x1>
 102:	10 92 66 00 	sts	0x0066, r1	; 0x800066 <captureHigh>
	captureLow		= 0;
 106:	10 92 69 00 	sts	0x0069, r1	; 0x800069 <captureLow+0x1>
 10a:	10 92 68 00 	sts	0x0068, r1	; 0x800068 <captureLow>
	countOld        = 0;
 10e:	10 92 65 00 	sts	0x0065, r1	; 0x800065 <countOld+0x1>
 112:	10 92 64 00 	sts	0x0064, r1	; 0x800064 <countOld>
  }											
}                                          
 116:	bf 91       	pop	r27
 118:	af 91       	pop	r26
 11a:	9f 91       	pop	r25
 11c:	8f 91       	pop	r24
 11e:	3f 91       	pop	r19
 120:	2f 91       	pop	r18
 122:	0f 90       	pop	r0
 124:	0f be       	out	0x3f, r0	; 63
 126:	0f 90       	pop	r0
 128:	1f 90       	pop	r1
 12a:	18 95       	reti

0000012c <__vector_2>:
//  This detects if the sensor is in/out of water
//  Time is measured between Interrupts of any edge change
//*********************************************************************************************************
// Die länge zwischen zwei Interrupts messen und bestimmen ob es Low oder High war
 
ISR(PCINT0_vect){
 12c:	1f 92       	push	r1
 12e:	0f 92       	push	r0
 130:	0f b6       	in	r0, 0x3f	; 63
 132:	0f 92       	push	r0
 134:	11 24       	eor	r1, r1
 136:	2f 93       	push	r18
 138:	3f 93       	push	r19
 13a:	4f 93       	push	r20
 13c:	5f 93       	push	r21
 13e:	8f 93       	push	r24
 140:	9f 93       	push	r25
	if((PINB & (1 << PB0))) {
 142:	b0 9b       	sbis	0x16, 0	; 22
 144:	15 c0       	rjmp	.+42     	; 0x170 <__stack+0x11>
		//Flanke von LOW nach HIGH
		captureLow = captureLow + (carrier_count - countOld); 
 146:	40 91 64 00 	lds	r20, 0x0064	; 0x800064 <countOld>
 14a:	50 91 65 00 	lds	r21, 0x0065	; 0x800065 <countOld+0x1>
 14e:	20 91 68 00 	lds	r18, 0x0068	; 0x800068 <captureLow>
 152:	30 91 69 00 	lds	r19, 0x0069	; 0x800069 <captureLow+0x1>
 156:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__data_end>
 15a:	90 91 61 00 	lds	r25, 0x0061	; 0x800061 <__data_end+0x1>
 15e:	84 1b       	sub	r24, r20
 160:	95 0b       	sbc	r25, r21
 162:	82 0f       	add	r24, r18
 164:	93 1f       	adc	r25, r19
 166:	90 93 69 00 	sts	0x0069, r25	; 0x800069 <captureLow+0x1>
 16a:	80 93 68 00 	sts	0x0068, r24	; 0x800068 <captureLow>
 16e:	14 c0       	rjmp	.+40     	; 0x198 <__stack+0x39>
	}else
	{
		// Flanke von High nach Low
		captureHigh = captureHigh + (carrier_count - countOld); 
 170:	40 91 64 00 	lds	r20, 0x0064	; 0x800064 <countOld>
 174:	50 91 65 00 	lds	r21, 0x0065	; 0x800065 <countOld+0x1>
 178:	20 91 66 00 	lds	r18, 0x0066	; 0x800066 <captureHigh>
 17c:	30 91 67 00 	lds	r19, 0x0067	; 0x800067 <captureHigh+0x1>
 180:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__data_end>
 184:	90 91 61 00 	lds	r25, 0x0061	; 0x800061 <__data_end+0x1>
 188:	84 1b       	sub	r24, r20
 18a:	95 0b       	sbc	r25, r21
 18c:	82 0f       	add	r24, r18
 18e:	93 1f       	adc	r25, r19
 190:	90 93 67 00 	sts	0x0067, r25	; 0x800067 <captureHigh+0x1>
 194:	80 93 66 00 	sts	0x0066, r24	; 0x800066 <captureHigh>
		
	}
	countOld = carrier_count;
 198:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__data_end>
 19c:	90 91 61 00 	lds	r25, 0x0061	; 0x800061 <__data_end+0x1>
 1a0:	90 93 65 00 	sts	0x0065, r25	; 0x800065 <countOld+0x1>
 1a4:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <countOld>
}                                          // end ISR
 1a8:	9f 91       	pop	r25
 1aa:	8f 91       	pop	r24
 1ac:	5f 91       	pop	r21
 1ae:	4f 91       	pop	r20
 1b0:	3f 91       	pop	r19
 1b2:	2f 91       	pop	r18
 1b4:	0f 90       	pop	r0
 1b6:	0f be       	out	0x3f, r0	; 63
 1b8:	0f 90       	pop	r0
 1ba:	1f 90       	pop	r1
 1bc:	18 95       	reti

000001be <setup>:


void setup() {  
  // Timer 1 Fast  PWM
  TCCR1		=  (1<<PWM1A)  | (0<<CS13)| (0<<CS12)| (1<<CS11) | (0<<CS10);
 1be:	82 e4       	ldi	r24, 0x42	; 66
 1c0:	80 bf       	out	0x30, r24	; 48
  GTCCR		=  (0<<PWM1B);
 1c2:	1c bc       	out	0x2c, r1	; 44
  TCCR1		|= (1<<COM1A1)|(1<<COM1A0);
 1c4:	80 b7       	in	r24, 0x30	; 48
 1c6:	80 63       	ori	r24, 0x30	; 48
 1c8:	80 bf       	out	0x30, r24	; 48
  OCR1A		=  80; // Duty
 1ca:	80 e5       	ldi	r24, 0x50	; 80
 1cc:	8e bd       	out	0x2e, r24	; 46
  OCR1C		=  255;
 1ce:	8f ef       	ldi	r24, 0xFF	; 255
 1d0:	8d bd       	out	0x2d, r24	; 45
  TCNT1		=  0;
 1d2:	1f bc       	out	0x2f, r1	; 47
  TIMSK		= (0 << OCIE1B) | (0 << OCIE1A) | (1 << TOIE1);
 1d4:	84 e0       	ldi	r24, 0x04	; 4
 1d6:	89 bf       	out	0x39, r24	; 57
  DDRB		|= (1<<DDB1);
 1d8:	b9 9a       	sbi	0x17, 1	; 23
  // -------------------------------------
  
  // Pin Interrupt setup
  GIMSK		|= (1<<PCIE);
 1da:	8b b7       	in	r24, 0x3b	; 59
 1dc:	80 62       	ori	r24, 0x20	; 32
 1de:	8b bf       	out	0x3b, r24	; 59
  //MCUCR     |= (1<<ISC00);			//  Any logical change on INT0 generates an interrupt request. 
 // GIMSK		|= (1<<INT0);			// External Interrupt Request 0 Enable
  PCMSK		|= (1<<PCINT0)|(0<<PCINT1)|(0<<PCINT2)|(0<<PCINT3)|(0<<PCINT4)|(0<<PCINT5); // PB0 Pin as Input for Interrupt its the output of the IR Transreceiver
 1e0:	a8 9a       	sbi	0x15, 0	; 21
  DDRB	    |= (0<<DDB0);
 1e2:	87 b3       	in	r24, 0x17	; 23
 1e4:	87 bb       	out	0x17, r24	; 23
  PORTB		 = 0x01;
 1e6:	81 e0       	ldi	r24, 0x01	; 1
 1e8:	88 bb       	out	0x18, r24	; 24
  // -------------------------------------
  
  // Ausgabe Port
  DDRB				|= (1<<DDB2) ;
 1ea:	ba 9a       	sbi	0x17, 2	; 23
  sei();							// a formality, interrupts enabled in IDE
 1ec:	78 94       	sei
  burst				= 150;			// convert ASCII to integer
 1ee:	26 e9       	ldi	r18, 0x96	; 150
 1f0:	30 e0       	ldi	r19, 0x00	; 0
 1f2:	30 93 70 00 	sts	0x0070, r19	; 0x800070 <burst+0x1>
 1f6:	20 93 6f 00 	sts	0x006F, r18	; 0x80006f <burst>
  burst_count		= burst * 38;	// calculate number of modulation cycles in burst
 1fa:	24 e4       	ldi	r18, 0x44	; 68
 1fc:	36 e1       	ldi	r19, 0x16	; 22
 1fe:	30 93 6e 00 	sts	0x006E, r19	; 0x80006e <burst_count+0x1>
 202:	20 93 6d 00 	sts	0x006D, r18	; 0x80006d <burst_count>
  burstrep_count	= 400 * 38;		// calculate number of modulation cycles in burst period
 206:	20 e6       	ldi	r18, 0x60	; 96
 208:	3b e3       	ldi	r19, 0x3B	; 59
 20a:	30 93 6c 00 	sts	0x006C, r19	; 0x80006c <burstrep_count+0x1>
 20e:	20 93 6b 00 	sts	0x006B, r18	; 0x80006b <burstrep_count>
  state				= ACTIVE;		// state may now send and receive
 212:	80 93 6a 00 	sts	0x006A, r24	; 0x80006a <state>
 216:	08 95       	ret

00000218 <main>:
}                                         


int main(void)
{
  setup();
 218:	d2 df       	rcall	.-92     	; 0x1be <setup>
  //  cycles for each. Set machine state to ACTIVE.
  //*********************************************************************************************************
  //*********************************************************************************************************
  //   Main routine where the action happens
  //*********************************************************************************************************
  while(state == ACTIVE){
 21a:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <state>
 21e:	81 30       	cpi	r24, 0x01	; 1
 220:	f1 f3       	breq	.-4      	; 0x21e <main+0x6>
        
  }                                         // end while
}
 222:	80 e0       	ldi	r24, 0x00	; 0
 224:	90 e0       	ldi	r25, 0x00	; 0
 226:	08 95       	ret

00000228 <_exit>:
 228:	f8 94       	cli

0000022a <__stop_program>:
 22a:	ff cf       	rjmp	.-2      	; 0x22a <__stop_program>
