INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Projects/class_hdmi/class_hdmi.srcs/sim_1/new/tb_src.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_src
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Projects/class_hdmi/class_hdmi.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
