#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Dec  6 15:50:30 2024
# Process ID: 4860
# Current directory: C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/MemoryManager/MemoryManager.runs/DP_bram_0_synth_1
# Command line: vivado.exe -log DP_bram_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DP_bram_0.tcl
# Log file: C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/MemoryManager/MemoryManager.runs/DP_bram_0_synth_1/DP_bram_0.vds
# Journal file: C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/MemoryManager/MemoryManager.runs/DP_bram_0_synth_1\vivado.jou
#-----------------------------------------------------------
source DP_bram_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git_repos/mnist_neuralnet/fpga/milestone2/source'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/MemoryManager/MemoryManager.cache/ip 
Command: synth_design -top DP_bram_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15476 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 822.715 ; gain = 233.301
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DP_bram_0' [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/MemoryManager/MemoryManager.srcs/sources_1/ip/DP_bram_0/synth/DP_bram_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'DP_bram' [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/MemoryManager/MemoryManager.srcs/sources_1/ip/DP_bram_0/DP_bram.v:9]
ERROR: [Synth 8-439] module 'axi_bram_ctrl_0' not found [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/MemoryManager/MemoryManager.srcs/sources_1/ip/DP_bram_0/DP_bram.v:78]
ERROR: [Synth 8-6156] failed synthesizing module 'DP_bram' [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/MemoryManager/MemoryManager.srcs/sources_1/ip/DP_bram_0/DP_bram.v:9]
ERROR: [Synth 8-6156] failed synthesizing module 'DP_bram_0' [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/MemoryManager/MemoryManager.srcs/sources_1/ip/DP_bram_0/synth/DP_bram_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 898.973 ; gain = 309.559
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
8 Infos, 1 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Dec  6 15:50:45 2024...
