read_verilog ../top.v
proc
techmap -assert -map +/techmap.v +/simlib.v
synth

