`timescale 1ns / 1ps

`define SIMULATE
//`define SERIAL_RAM_LOAD
`define CLK_FREQ_MHZ 33.0
`define DEBUG_SERIAL_BAUD 57600.0
`define SRAM_ADDR_WIDTH 12
