

================================================================
== Vivado HLS Report for 'ntt'
================================================================
* Date:           Sat Dec 12 09:35:52 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        dilithium1.prj
* Solution:       ntt_opt6_1+2+5
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.363|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1       |    ?|    ?|         ?|          -|          -|     1|    no    |
        | + ntt_label2  |    ?|    ?|         6|          -|          -|     ?|    no    |
        |- Loop 2       |    ?|    ?|         ?|          -|          -|     2|    no    |
        | + ntt_label2  |    ?|    ?|         6|          -|          -|     ?|    no    |
        |- Loop 3       |    ?|    ?|         ?|          -|          -|     4|    no    |
        | + ntt_label2  |    ?|    ?|         6|          -|          -|     ?|    no    |
        |- Loop 4       |    ?|    ?|         ?|          -|          -|     8|    no    |
        | + ntt_label2  |    ?|    ?|         6|          -|          -|     ?|    no    |
        |- Loop 5       |    ?|    ?|         ?|          -|          -|    16|    no    |
        | + ntt_label2  |    ?|    ?|         6|          -|          -|     ?|    no    |
        |- Loop 6       |    ?|    ?|         ?|          -|          -|    32|    no    |
        | + ntt_label2  |    ?|    ?|         6|          -|          -|     ?|    no    |
        |- Loop 7       |    ?|    ?|         ?|          -|          -|    64|    no    |
        | + ntt_label2  |    ?|    ?|         6|          -|          -|     ?|    no    |
        |- Loop 8       |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + ntt_label2  |    ?|    ?|         6|          -|          -|     ?|    no    |
        +---------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 65
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	10  / (exitcond1)
3 --> 
	4  / true
4 --> 
	5  / (tmp_8)
	2  / (!tmp_8)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	4  / true
10 --> 
	11  / (!exitcond2)
	18  / (exitcond2)
11 --> 
	12  / true
12 --> 
	13  / (tmp_8_1)
	10  / (!tmp_8_1)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	12  / true
18 --> 
	19  / (!exitcond3)
	26  / (exitcond3)
19 --> 
	20  / true
20 --> 
	21  / (tmp_8_2)
	18  / (!tmp_8_2)
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	20  / true
26 --> 
	27  / (!exitcond4)
	34  / (exitcond4)
27 --> 
	28  / true
28 --> 
	29  / (tmp_8_3)
	26  / (!tmp_8_3)
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	28  / true
34 --> 
	35  / (!exitcond5)
	42  / (exitcond5)
35 --> 
	36  / true
36 --> 
	37  / (tmp_8_4)
	34  / (!tmp_8_4)
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	36  / true
42 --> 
	43  / (!exitcond6)
	50  / (exitcond6)
43 --> 
	44  / true
44 --> 
	45  / (tmp_8_5)
	42  / (!tmp_8_5)
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	44  / true
50 --> 
	51  / (!exitcond)
	58  / (exitcond)
51 --> 
	52  / true
52 --> 
	53  / (tmp_8_6)
	50  / (!tmp_8_6)
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	52  / true
58 --> 
	59  / (!tmp_58)
59 --> 
	60  / true
60 --> 
	61  / (tmp_8_7)
	58  / (!tmp_8_7)
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	60  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %p) nounwind, !map !244"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @ntt_str) nounwind"   --->   Operation 67 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str110) nounwind" [ntt.c:40]   --->   Operation 68 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (1.35ns)   --->   "br label %2" [ntt.c:42]   --->   Operation 69 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%j = phi i32 [ 0, %0 ], [ %tmp_14, %3 ]" [ntt.c:42]   --->   Operation 70 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%k_1 = phi i2 [ 1, %0 ], [ %k_2, %3 ]" [ntt.c:43]   --->   Operation 71 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.79ns)   --->   "%exitcond1 = icmp eq i2 %k_1, -2" [ntt.c:42]   --->   Operation 72 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1) nounwind"   --->   Operation 73 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %1, label %5" [ntt.c:42]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.20ns)   --->   "%k_2 = add i2 %k_1, 1" [ntt.c:43]   --->   Operation 75 'add' 'k_2' <Predicate = (!exitcond1)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_3 = zext i2 %k_1 to i64" [ntt.c:43]   --->   Operation 76 'zext' 'tmp_3' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zetas_addr = getelementptr [256 x i23]* @zetas, i64 0, i64 %tmp_3" [ntt.c:43]   --->   Operation 77 'getelementptr' 'zetas_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 78 [2/2] (2.77ns)   --->   "%zetas_load = load i23* %zetas_addr, align 4" [ntt.c:43]   --->   Operation 78 'load' 'zetas_load' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str110, i32 %tmp) nounwind" [ntt.c:53]   --->   Operation 79 'specregionend' 'empty' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str110) nounwind" [ntt.c:40]   --->   Operation 80 'specregionbegin' 'tmp_1' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.35ns)   --->   "br label %8" [ntt.c:42]   --->   Operation 81 'br' <Predicate = (exitcond1)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 5.06>
ST_3 : Operation 82 [1/2] (2.77ns)   --->   "%zetas_load = load i23* %zetas_addr, align 4" [ntt.c:43]   --->   Operation 82 'load' 'zetas_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_3 : Operation 83 [1/1] (2.18ns)   --->   "%tmp_4 = add i32 %j, 128" [ntt.c:44]   --->   Operation 83 'add' 'tmp_4' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (2.11ns)   --->   "%tmp_5 = icmp ugt i32 %j, %tmp_4" [ntt.c:42]   --->   Operation 84 'icmp' 'tmp_5' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.77ns)   --->   "%start = select i1 %tmp_5, i32 %j, i32 %tmp_4" [ntt.c:42]   --->   Operation 85 'select' 'start' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i23 %zetas_load to i55" [ntt.c:44]   --->   Operation 86 'zext' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.35ns)   --->   "br label %4" [ntt.c:44]   --->   Operation 87 'br' <Predicate = true> <Delay = 1.35>

State 4 <SV = 3> <Delay = 4.95>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%j1 = phi i32 [ %j, %5 ], [ %j_1, %6 ]" [ntt.c:42]   --->   Operation 88 'phi' 'j1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (2.11ns)   --->   "%tmp_8 = icmp ult i32 %j1, %tmp_4" [ntt.c:44]   --->   Operation 89 'icmp' 'tmp_8' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %6, label %3" [ntt.c:44]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (2.18ns)   --->   "%tmp_9 = add i32 128, %j1" [ntt.c:48]   --->   Operation 91 'add' 'tmp_9' <Predicate = (tmp_8)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_s = zext i32 %tmp_9 to i64" [ntt.c:48]   --->   Operation 92 'zext' 'tmp_s' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%p_addr = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_s" [ntt.c:48]   --->   Operation 93 'getelementptr' 'p_addr' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 94 [2/2] (2.77ns)   --->   "%p_load = load i32* %p_addr, align 4" [ntt.c:48]   --->   Operation 94 'load' 'p_load' <Predicate = (tmp_8)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_10 = zext i32 %j1 to i64" [ntt.c:49]   --->   Operation 95 'zext' 'tmp_10' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%p_addr_1 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_10" [ntt.c:49]   --->   Operation 96 'getelementptr' 'p_addr_1' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (2.18ns)   --->   "%j_1 = add i32 1, %j1" [ntt.c:44]   --->   Operation 97 'add' 'j_1' <Predicate = (tmp_8)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (2.18ns)   --->   "%tmp_14 = add i32 %start, 128" [ntt.c:42]   --->   Operation 98 'add' 'tmp_14' <Predicate = (!tmp_8)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "br label %2" [ntt.c:42]   --->   Operation 99 'br' <Predicate = (!tmp_8)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 100 [1/2] (2.77ns)   --->   "%p_load = load i32* %p_addr, align 4" [ntt.c:48]   --->   Operation 100 'load' 'p_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 6 <SV = 5> <Delay = 6.88>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_20_cast = zext i32 %p_load to i55" [ntt.c:48]   --->   Operation 101 'zext' 'tmp_20_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (6.88ns)   --->   "%a_assign = mul i55 %tmp_6_cast, %tmp_20_cast" [ntt.c:48]   --->   Operation 102 'mul' 'a_assign' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%temp = trunc i55 %a_assign to i32" [reduce.c:47->ntt.c:48]   --->   Operation 103 'trunc' 'temp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i55 %a_assign to i6" [ntt.c:48]   --->   Operation 104 'trunc' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i55 %a_assign to i9" [ntt.c:48]   --->   Operation 105 'trunc' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_27 = trunc i55 %a_assign to i19" [ntt.c:48]   --->   Operation 106 'trunc' 'tmp_27' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.89>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_i = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %tmp_21, i26 0)" [reduce.c:49->ntt.c:48]   --->   Operation 107 'bitconcatenate' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_i_5 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_24, i23 0)" [reduce.c:49->ntt.c:48]   --->   Operation 108 'bitconcatenate' 'tmp_i_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_1_i = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %tmp_27, i13 0)" [reduce.c:49->ntt.c:48]   --->   Operation 109 'bitconcatenate' 'tmp_1_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (2.18ns)   --->   "%sum_neg_i = sub i32 %tmp_i_5, %temp" [reduce.c:49->ntt.c:48]   --->   Operation 110 'sub' 'sum_neg_i' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sum3_neg_i = sub i32 %sum_neg_i, %tmp_i" [reduce.c:49->ntt.c:48]   --->   Operation 111 'sub' 'sum3_neg_i' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 112 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%temp_1 = sub i32 %sum3_neg_i, %tmp_1_i" [reduce.c:49->ntt.c:48]   --->   Operation 112 'sub' 'temp_1' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 8.36>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%t_cast = zext i32 %temp_1 to i55" [reduce.c:52->ntt.c:48]   --->   Operation 113 'zext' 't_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_2_i = call i55 @_ssdm_op_BitConcatenate.i55.i32.i23(i32 %temp_1, i23 0)" [reduce.c:55->ntt.c:48]   --->   Operation 114 'bitconcatenate' 'tmp_2_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_2_i_cast = zext i55 %tmp_2_i to i56" [reduce.c:55->ntt.c:48]   --->   Operation 115 'zext' 'tmp_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_3_i = call i45 @_ssdm_op_BitConcatenate.i45.i32.i13(i32 %temp_1, i13 0)" [reduce.c:55->ntt.c:48]   --->   Operation 116 'bitconcatenate' 'tmp_3_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_3_i_cast = zext i45 %tmp_3_i to i57" [reduce.c:55->ntt.c:48]   --->   Operation 117 'zext' 'tmp_3_i_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (2.77ns)   --->   "%tmp1 = add i55 %t_cast, %a_assign" [reduce.c:55->ntt.c:48]   --->   Operation 118 'add' 'tmp1' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i55 %tmp1 to i56" [reduce.c:55->ntt.c:48]   --->   Operation 119 'zext' 'tmp1_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (2.77ns)   --->   "%tmp_5_i = add i56 %tmp_2_i_cast, %tmp1_cast" [reduce.c:55->ntt.c:48]   --->   Operation 120 'add' 'tmp_5_i' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_5_i_cast = zext i56 %tmp_5_i to i57" [reduce.c:55->ntt.c:48]   --->   Operation 121 'zext' 'tmp_5_i_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (2.80ns)   --->   "%t = sub i57 %tmp_5_i_cast, %tmp_3_i_cast" [reduce.c:55->ntt.c:48]   --->   Operation 122 'sub' 't' <Predicate = true> <Delay = 2.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_7 = call i25 @_ssdm_op_PartSelect.i25.i57.i32.i32(i57 %t, i32 32, i32 56)" [reduce.c:57->ntt.c:48]   --->   Operation 123 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [2/2] (2.77ns)   --->   "%p_load_1 = load i32* %p_addr_1, align 4" [ntt.c:49]   --->   Operation 124 'load' 'p_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_8 : Operation 125 [2/2] (2.77ns)   --->   "%p_load_2 = load i32* %p_addr_1, align 4" [ntt.c:50]   --->   Operation 125 'load' 'p_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 9 <SV = 8> <Delay = 7.72>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2112) nounwind" [ntt.c:44]   --->   Operation 126 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_6 = sext i25 %tmp_7 to i32" [reduce.c:57->ntt.c:48]   --->   Operation 127 'sext' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_20_cast1 = sext i25 %tmp_7 to i26" [ntt.c:49]   --->   Operation 128 'sext' 'tmp_20_cast1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/2] (2.77ns)   --->   "%p_load_1 = load i32* %p_addr_1, align 4" [ntt.c:49]   --->   Operation 129 'load' 'p_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 130 [1/1] (2.03ns)   --->   "%tmp_11 = sub i26 16760834, %tmp_20_cast1" [ntt.c:49]   --->   Operation 130 'sub' 'tmp_11' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_11_cast = sext i26 %tmp_11 to i32" [ntt.c:49]   --->   Operation 131 'sext' 'tmp_11_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (2.18ns)   --->   "%tmp_12 = add i32 %tmp_11_cast, %p_load_1" [ntt.c:49]   --->   Operation 132 'add' 'tmp_12' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (2.77ns)   --->   "store i32 %tmp_12, i32* %p_addr, align 4" [ntt.c:49]   --->   Operation 133 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 134 [1/2] (2.77ns)   --->   "%p_load_2 = load i32* %p_addr_1, align 4" [ntt.c:50]   --->   Operation 134 'load' 'p_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 135 [1/1] (2.18ns)   --->   "%tmp_13 = add i32 %tmp_6, %p_load_2" [ntt.c:50]   --->   Operation 135 'add' 'tmp_13' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (2.77ns)   --->   "store i32 %tmp_13, i32* %p_addr_1, align 4" [ntt.c:50]   --->   Operation 136 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "br label %4" [ntt.c:44]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 2> <Delay = 2.77>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%j_s = phi i32 [ 0, %1 ], [ %tmp_14_1, %9 ]" [ntt.c:42]   --->   Operation 138 'phi' 'j_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%k_1_1 = phi i3 [ 2, %1 ], [ %k_2_1, %9 ]" [ntt.c:43]   --->   Operation 139 'phi' 'k_1_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (1.00ns)   --->   "%exitcond2 = icmp eq i3 %k_1_1, -4" [ntt.c:42]   --->   Operation 140 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 141 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %7, label %11" [ntt.c:42]   --->   Operation 142 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (1.34ns)   --->   "%k_2_1 = add i3 %k_1_1, 1" [ntt.c:43]   --->   Operation 143 'add' 'k_2_1' <Predicate = (!exitcond2)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_3_1 = zext i3 %k_1_1 to i64" [ntt.c:43]   --->   Operation 144 'zext' 'tmp_3_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%zetas_addr_1 = getelementptr [256 x i23]* @zetas, i64 0, i64 %tmp_3_1" [ntt.c:43]   --->   Operation 145 'getelementptr' 'zetas_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_10 : Operation 146 [2/2] (2.77ns)   --->   "%zetas_load_1 = load i23* %zetas_addr_1, align 4" [ntt.c:43]   --->   Operation 146 'load' 'zetas_load_1' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str110, i32 %tmp_1) nounwind" [ntt.c:53]   --->   Operation 147 'specregionend' 'empty_6' <Predicate = (exitcond2)> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str110) nounwind" [ntt.c:40]   --->   Operation 148 'specregionbegin' 'tmp_2' <Predicate = (exitcond2)> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (1.35ns)   --->   "br label %14" [ntt.c:42]   --->   Operation 149 'br' <Predicate = (exitcond2)> <Delay = 1.35>

State 11 <SV = 3> <Delay = 5.06>
ST_11 : Operation 150 [1/2] (2.77ns)   --->   "%zetas_load_1 = load i23* %zetas_addr_1, align 4" [ntt.c:43]   --->   Operation 150 'load' 'zetas_load_1' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_11 : Operation 151 [1/1] (2.18ns)   --->   "%tmp_4_1 = add i32 %j_s, 64" [ntt.c:44]   --->   Operation 151 'add' 'tmp_4_1' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 152 [1/1] (2.11ns)   --->   "%tmp_5_1 = icmp ugt i32 %j_s, %tmp_4_1" [ntt.c:42]   --->   Operation 152 'icmp' 'tmp_5_1' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 153 [1/1] (0.77ns)   --->   "%start_1 = select i1 %tmp_5_1, i32 %j_s, i32 %tmp_4_1" [ntt.c:42]   --->   Operation 153 'select' 'start_1' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_6_1_cast = zext i23 %zetas_load_1 to i55" [ntt.c:44]   --->   Operation 154 'zext' 'tmp_6_1_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (1.35ns)   --->   "br label %10" [ntt.c:44]   --->   Operation 155 'br' <Predicate = true> <Delay = 1.35>

State 12 <SV = 4> <Delay = 4.95>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%j1_1 = phi i32 [ %j_s, %11 ], [ %j_1_1, %12 ]" [ntt.c:42]   --->   Operation 156 'phi' 'j1_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (2.11ns)   --->   "%tmp_8_1 = icmp ult i32 %j1_1, %tmp_4_1" [ntt.c:44]   --->   Operation 157 'icmp' 'tmp_8_1' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "br i1 %tmp_8_1, label %12, label %9" [ntt.c:44]   --->   Operation 158 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (2.18ns)   --->   "%tmp_9_1 = add i32 64, %j1_1" [ntt.c:48]   --->   Operation 159 'add' 'tmp_9_1' <Predicate = (tmp_8_1)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_1_8 = zext i32 %tmp_9_1 to i64" [ntt.c:48]   --->   Operation 160 'zext' 'tmp_1_8' <Predicate = (tmp_8_1)> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%p_addr_2 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_1_8" [ntt.c:48]   --->   Operation 161 'getelementptr' 'p_addr_2' <Predicate = (tmp_8_1)> <Delay = 0.00>
ST_12 : Operation 162 [2/2] (2.77ns)   --->   "%p_load_8 = load i32* %p_addr_2, align 4" [ntt.c:48]   --->   Operation 162 'load' 'p_load_8' <Predicate = (tmp_8_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_10_1 = zext i32 %j1_1 to i64" [ntt.c:49]   --->   Operation 163 'zext' 'tmp_10_1' <Predicate = (tmp_8_1)> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%p_addr_3 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_10_1" [ntt.c:49]   --->   Operation 164 'getelementptr' 'p_addr_3' <Predicate = (tmp_8_1)> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (2.18ns)   --->   "%j_1_1 = add i32 1, %j1_1" [ntt.c:44]   --->   Operation 165 'add' 'j_1_1' <Predicate = (tmp_8_1)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 166 [1/1] (2.18ns)   --->   "%tmp_14_1 = add i32 %start_1, 64" [ntt.c:42]   --->   Operation 166 'add' 'tmp_14_1' <Predicate = (!tmp_8_1)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "br label %8" [ntt.c:42]   --->   Operation 167 'br' <Predicate = (!tmp_8_1)> <Delay = 0.00>

State 13 <SV = 5> <Delay = 2.77>
ST_13 : Operation 168 [1/2] (2.77ns)   --->   "%p_load_8 = load i32* %p_addr_2, align 4" [ntt.c:48]   --->   Operation 168 'load' 'p_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 14 <SV = 6> <Delay = 6.88>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_2_1_cast = zext i32 %p_load_8 to i55" [ntt.c:48]   --->   Operation 169 'zext' 'tmp_2_1_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 170 [1/1] (6.88ns)   --->   "%a_assign_1 = mul i55 %tmp_6_1_cast, %tmp_2_1_cast" [ntt.c:48]   --->   Operation 170 'mul' 'a_assign_1' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "%temp_2 = trunc i55 %a_assign_1 to i32" [reduce.c:47->ntt.c:48]   --->   Operation 171 'trunc' 'temp_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_33 = trunc i55 %a_assign_1 to i6" [ntt.c:48]   --->   Operation 172 'trunc' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_36 = trunc i55 %a_assign_1 to i9" [ntt.c:48]   --->   Operation 173 'trunc' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_39 = trunc i55 %a_assign_1 to i19" [ntt.c:48]   --->   Operation 174 'trunc' 'tmp_39' <Predicate = true> <Delay = 0.00>

State 15 <SV = 7> <Delay = 5.89>
ST_15 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_i1 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %tmp_33, i26 0)" [reduce.c:49->ntt.c:48]   --->   Operation 175 'bitconcatenate' 'tmp_i1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_i1_9 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_36, i23 0)" [reduce.c:49->ntt.c:48]   --->   Operation 176 'bitconcatenate' 'tmp_i1_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_1_i1 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %tmp_39, i13 0)" [reduce.c:49->ntt.c:48]   --->   Operation 177 'bitconcatenate' 'tmp_1_i1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 178 [1/1] (2.18ns)   --->   "%sum_neg_i1 = sub i32 %tmp_i1_9, %temp_2" [reduce.c:49->ntt.c:48]   --->   Operation 178 'sub' 'sum_neg_i1' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 179 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sum3_neg_i1 = sub i32 %sum_neg_i1, %tmp_i1" [reduce.c:49->ntt.c:48]   --->   Operation 179 'sub' 'sum3_neg_i1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 180 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%temp_3 = sub i32 %sum3_neg_i1, %tmp_1_i1" [reduce.c:49->ntt.c:48]   --->   Operation 180 'sub' 'temp_3' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 8> <Delay = 8.36>
ST_16 : Operation 181 [1/1] (0.00ns)   --->   "%t_3_cast = zext i32 %temp_3 to i55" [reduce.c:52->ntt.c:48]   --->   Operation 181 'zext' 't_3_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_2_i1 = call i55 @_ssdm_op_BitConcatenate.i55.i32.i23(i32 %temp_3, i23 0)" [reduce.c:55->ntt.c:48]   --->   Operation 182 'bitconcatenate' 'tmp_2_i1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_2_i1_cast = zext i55 %tmp_2_i1 to i56" [reduce.c:55->ntt.c:48]   --->   Operation 183 'zext' 'tmp_2_i1_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_3_i1 = call i45 @_ssdm_op_BitConcatenate.i45.i32.i13(i32 %temp_3, i13 0)" [reduce.c:55->ntt.c:48]   --->   Operation 184 'bitconcatenate' 'tmp_3_i1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_3_i1_cast = zext i45 %tmp_3_i1 to i57" [reduce.c:55->ntt.c:48]   --->   Operation 185 'zext' 'tmp_3_i1_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 186 [1/1] (2.77ns)   --->   "%tmp2 = add i55 %t_3_cast, %a_assign_1" [reduce.c:55->ntt.c:48]   --->   Operation 186 'add' 'tmp2' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 187 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i55 %tmp2 to i56" [reduce.c:55->ntt.c:48]   --->   Operation 187 'zext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 188 [1/1] (2.77ns)   --->   "%tmp_5_i1 = add i56 %tmp_2_i1_cast, %tmp2_cast" [reduce.c:55->ntt.c:48]   --->   Operation 188 'add' 'tmp_5_i1' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_5_i1_cast = zext i56 %tmp_5_i1 to i57" [reduce.c:55->ntt.c:48]   --->   Operation 189 'zext' 'tmp_5_i1_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 190 [1/1] (2.80ns)   --->   "%t_1 = sub i57 %tmp_5_i1_cast, %tmp_3_i1_cast" [reduce.c:55->ntt.c:48]   --->   Operation 190 'sub' 't_1' <Predicate = true> <Delay = 2.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_20 = call i25 @_ssdm_op_PartSelect.i25.i57.i32.i32(i57 %t_1, i32 32, i32 56)" [reduce.c:57->ntt.c:48]   --->   Operation 191 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 192 [2/2] (2.77ns)   --->   "%p_load_9 = load i32* %p_addr_3, align 4" [ntt.c:49]   --->   Operation 192 'load' 'p_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 193 [2/2] (2.77ns)   --->   "%p_load_10 = load i32* %p_addr_3, align 4" [ntt.c:50]   --->   Operation 193 'load' 'p_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 17 <SV = 9> <Delay = 7.72>
ST_17 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2112) nounwind" [ntt.c:44]   --->   Operation 194 'specloopname' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_22 = sext i25 %tmp_20 to i32" [reduce.c:57->ntt.c:48]   --->   Operation 195 'sext' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_23_cast = sext i25 %tmp_20 to i26" [ntt.c:49]   --->   Operation 196 'sext' 'tmp_23_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 197 [1/2] (2.77ns)   --->   "%p_load_9 = load i32* %p_addr_3, align 4" [ntt.c:49]   --->   Operation 197 'load' 'p_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 198 [1/1] (2.03ns)   --->   "%tmp_11_1 = sub i26 16760834, %tmp_23_cast" [ntt.c:49]   --->   Operation 198 'sub' 'tmp_11_1' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_11_1_cast = sext i26 %tmp_11_1 to i32" [ntt.c:49]   --->   Operation 199 'sext' 'tmp_11_1_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 200 [1/1] (2.18ns)   --->   "%tmp_12_1 = add i32 %tmp_11_1_cast, %p_load_9" [ntt.c:49]   --->   Operation 200 'add' 'tmp_12_1' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 201 [1/1] (2.77ns)   --->   "store i32 %tmp_12_1, i32* %p_addr_2, align 4" [ntt.c:49]   --->   Operation 201 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 202 [1/2] (2.77ns)   --->   "%p_load_10 = load i32* %p_addr_3, align 4" [ntt.c:50]   --->   Operation 202 'load' 'p_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 203 [1/1] (2.18ns)   --->   "%tmp_13_1 = add i32 %tmp_22, %p_load_10" [ntt.c:50]   --->   Operation 203 'add' 'tmp_13_1' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 204 [1/1] (2.77ns)   --->   "store i32 %tmp_13_1, i32* %p_addr_3, align 4" [ntt.c:50]   --->   Operation 204 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 205 [1/1] (0.00ns)   --->   "br label %10" [ntt.c:44]   --->   Operation 205 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 3> <Delay = 2.77>
ST_18 : Operation 206 [1/1] (0.00ns)   --->   "%j_2 = phi i32 [ 0, %7 ], [ %tmp_14_2, %15 ]" [ntt.c:42]   --->   Operation 206 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 207 [1/1] (0.00ns)   --->   "%k_1_2 = phi i4 [ 4, %7 ], [ %k_2_2, %15 ]" [ntt.c:43]   --->   Operation 207 'phi' 'k_1_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 208 [1/1] (1.21ns)   --->   "%exitcond3 = icmp eq i4 %k_1_2, -8" [ntt.c:42]   --->   Operation 208 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 209 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 209 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 210 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %13, label %17" [ntt.c:42]   --->   Operation 210 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 211 [1/1] (1.49ns)   --->   "%k_2_2 = add i4 %k_1_2, 1" [ntt.c:43]   --->   Operation 211 'add' 'k_2_2' <Predicate = (!exitcond3)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_3_2 = zext i4 %k_1_2 to i64" [ntt.c:43]   --->   Operation 212 'zext' 'tmp_3_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_18 : Operation 213 [1/1] (0.00ns)   --->   "%zetas_addr_2 = getelementptr [256 x i23]* @zetas, i64 0, i64 %tmp_3_2" [ntt.c:43]   --->   Operation 213 'getelementptr' 'zetas_addr_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_18 : Operation 214 [2/2] (2.77ns)   --->   "%zetas_load_2 = load i23* %zetas_addr_2, align 4" [ntt.c:43]   --->   Operation 214 'load' 'zetas_load_2' <Predicate = (!exitcond3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_18 : Operation 215 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str110, i32 %tmp_2) nounwind" [ntt.c:53]   --->   Operation 215 'specregionend' 'empty_10' <Predicate = (exitcond3)> <Delay = 0.00>
ST_18 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str110) nounwind" [ntt.c:40]   --->   Operation 216 'specregionbegin' 'tmp_15' <Predicate = (exitcond3)> <Delay = 0.00>
ST_18 : Operation 217 [1/1] (1.35ns)   --->   "br label %20" [ntt.c:42]   --->   Operation 217 'br' <Predicate = (exitcond3)> <Delay = 1.35>

State 19 <SV = 4> <Delay = 5.06>
ST_19 : Operation 218 [1/2] (2.77ns)   --->   "%zetas_load_2 = load i23* %zetas_addr_2, align 4" [ntt.c:43]   --->   Operation 218 'load' 'zetas_load_2' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_19 : Operation 219 [1/1] (2.18ns)   --->   "%tmp_4_2 = add i32 %j_2, 32" [ntt.c:44]   --->   Operation 219 'add' 'tmp_4_2' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 220 [1/1] (2.11ns)   --->   "%tmp_5_2 = icmp ugt i32 %j_2, %tmp_4_2" [ntt.c:42]   --->   Operation 220 'icmp' 'tmp_5_2' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 221 [1/1] (0.77ns)   --->   "%start_2 = select i1 %tmp_5_2, i32 %j_2, i32 %tmp_4_2" [ntt.c:42]   --->   Operation 221 'select' 'start_2' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_6_2_cast = zext i23 %zetas_load_2 to i55" [ntt.c:44]   --->   Operation 222 'zext' 'tmp_6_2_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 223 [1/1] (1.35ns)   --->   "br label %16" [ntt.c:44]   --->   Operation 223 'br' <Predicate = true> <Delay = 1.35>

State 20 <SV = 5> <Delay = 4.95>
ST_20 : Operation 224 [1/1] (0.00ns)   --->   "%j1_2 = phi i32 [ %j_2, %17 ], [ %j_1_2, %18 ]" [ntt.c:42]   --->   Operation 224 'phi' 'j1_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 225 [1/1] (2.11ns)   --->   "%tmp_8_2 = icmp ult i32 %j1_2, %tmp_4_2" [ntt.c:44]   --->   Operation 225 'icmp' 'tmp_8_2' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 226 [1/1] (0.00ns)   --->   "br i1 %tmp_8_2, label %18, label %15" [ntt.c:44]   --->   Operation 226 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 227 [1/1] (2.18ns)   --->   "%tmp_9_2 = add i32 32, %j1_2" [ntt.c:48]   --->   Operation 227 'add' 'tmp_9_2' <Predicate = (tmp_8_2)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_2_12 = zext i32 %tmp_9_2 to i64" [ntt.c:48]   --->   Operation 228 'zext' 'tmp_2_12' <Predicate = (tmp_8_2)> <Delay = 0.00>
ST_20 : Operation 229 [1/1] (0.00ns)   --->   "%p_addr_4 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_2_12" [ntt.c:48]   --->   Operation 229 'getelementptr' 'p_addr_4' <Predicate = (tmp_8_2)> <Delay = 0.00>
ST_20 : Operation 230 [2/2] (2.77ns)   --->   "%p_load_11 = load i32* %p_addr_4, align 4" [ntt.c:48]   --->   Operation 230 'load' 'p_load_11' <Predicate = (tmp_8_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_10_2 = zext i32 %j1_2 to i64" [ntt.c:49]   --->   Operation 231 'zext' 'tmp_10_2' <Predicate = (tmp_8_2)> <Delay = 0.00>
ST_20 : Operation 232 [1/1] (0.00ns)   --->   "%p_addr_5 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_10_2" [ntt.c:49]   --->   Operation 232 'getelementptr' 'p_addr_5' <Predicate = (tmp_8_2)> <Delay = 0.00>
ST_20 : Operation 233 [1/1] (2.18ns)   --->   "%j_1_2 = add i32 1, %j1_2" [ntt.c:44]   --->   Operation 233 'add' 'j_1_2' <Predicate = (tmp_8_2)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 234 [1/1] (2.18ns)   --->   "%tmp_14_2 = add i32 %start_2, 32" [ntt.c:42]   --->   Operation 234 'add' 'tmp_14_2' <Predicate = (!tmp_8_2)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 235 [1/1] (0.00ns)   --->   "br label %14" [ntt.c:42]   --->   Operation 235 'br' <Predicate = (!tmp_8_2)> <Delay = 0.00>

State 21 <SV = 6> <Delay = 2.77>
ST_21 : Operation 236 [1/2] (2.77ns)   --->   "%p_load_11 = load i32* %p_addr_4, align 4" [ntt.c:48]   --->   Operation 236 'load' 'p_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 22 <SV = 7> <Delay = 6.88>
ST_22 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_2_2_cast = zext i32 %p_load_11 to i55" [ntt.c:48]   --->   Operation 237 'zext' 'tmp_2_2_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 238 [1/1] (6.88ns)   --->   "%a_assign_2 = mul i55 %tmp_6_2_cast, %tmp_2_2_cast" [ntt.c:48]   --->   Operation 238 'mul' 'a_assign_2' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 239 [1/1] (0.00ns)   --->   "%temp_4 = trunc i55 %a_assign_2 to i32" [reduce.c:47->ntt.c:48]   --->   Operation 239 'trunc' 'temp_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_43 = trunc i55 %a_assign_2 to i6" [ntt.c:48]   --->   Operation 240 'trunc' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_44 = trunc i55 %a_assign_2 to i9" [ntt.c:48]   --->   Operation 241 'trunc' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_45 = trunc i55 %a_assign_2 to i19" [ntt.c:48]   --->   Operation 242 'trunc' 'tmp_45' <Predicate = true> <Delay = 0.00>

State 23 <SV = 8> <Delay = 5.89>
ST_23 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_i2 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %tmp_43, i26 0)" [reduce.c:49->ntt.c:48]   --->   Operation 243 'bitconcatenate' 'tmp_i2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_i2_13 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_44, i23 0)" [reduce.c:49->ntt.c:48]   --->   Operation 244 'bitconcatenate' 'tmp_i2_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_1_i2 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %tmp_45, i13 0)" [reduce.c:49->ntt.c:48]   --->   Operation 245 'bitconcatenate' 'tmp_1_i2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 246 [1/1] (2.18ns)   --->   "%sum_neg_i2 = sub i32 %tmp_i2_13, %temp_4" [reduce.c:49->ntt.c:48]   --->   Operation 246 'sub' 'sum_neg_i2' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 247 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sum3_neg_i2 = sub i32 %sum_neg_i2, %tmp_i2" [reduce.c:49->ntt.c:48]   --->   Operation 247 'sub' 'sum3_neg_i2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 248 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%temp_5 = sub i32 %sum3_neg_i2, %tmp_1_i2" [reduce.c:49->ntt.c:48]   --->   Operation 248 'sub' 'temp_5' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 9> <Delay = 8.36>
ST_24 : Operation 249 [1/1] (0.00ns)   --->   "%t_6_cast = zext i32 %temp_5 to i55" [reduce.c:52->ntt.c:48]   --->   Operation 249 'zext' 't_6_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_2_i2 = call i55 @_ssdm_op_BitConcatenate.i55.i32.i23(i32 %temp_5, i23 0)" [reduce.c:55->ntt.c:48]   --->   Operation 250 'bitconcatenate' 'tmp_2_i2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_2_i2_cast = zext i55 %tmp_2_i2 to i56" [reduce.c:55->ntt.c:48]   --->   Operation 251 'zext' 'tmp_2_i2_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_3_i2 = call i45 @_ssdm_op_BitConcatenate.i45.i32.i13(i32 %temp_5, i13 0)" [reduce.c:55->ntt.c:48]   --->   Operation 252 'bitconcatenate' 'tmp_3_i2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_3_i2_cast = zext i45 %tmp_3_i2 to i57" [reduce.c:55->ntt.c:48]   --->   Operation 253 'zext' 'tmp_3_i2_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 254 [1/1] (2.77ns)   --->   "%tmp3 = add i55 %t_6_cast, %a_assign_2" [reduce.c:55->ntt.c:48]   --->   Operation 254 'add' 'tmp3' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 255 [1/1] (0.00ns)   --->   "%tmp3_cast = zext i55 %tmp3 to i56" [reduce.c:55->ntt.c:48]   --->   Operation 255 'zext' 'tmp3_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 256 [1/1] (2.77ns)   --->   "%tmp_5_i2 = add i56 %tmp_2_i2_cast, %tmp3_cast" [reduce.c:55->ntt.c:48]   --->   Operation 256 'add' 'tmp_5_i2' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_5_i2_cast = zext i56 %tmp_5_i2 to i57" [reduce.c:55->ntt.c:48]   --->   Operation 257 'zext' 'tmp_5_i2_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 258 [1/1] (2.80ns)   --->   "%t_2 = sub i57 %tmp_5_i2_cast, %tmp_3_i2_cast" [reduce.c:55->ntt.c:48]   --->   Operation 258 'sub' 't_2' <Predicate = true> <Delay = 2.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_23 = call i25 @_ssdm_op_PartSelect.i25.i57.i32.i32(i57 %t_2, i32 32, i32 56)" [reduce.c:57->ntt.c:48]   --->   Operation 259 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 260 [2/2] (2.77ns)   --->   "%p_load_12 = load i32* %p_addr_5, align 4" [ntt.c:49]   --->   Operation 260 'load' 'p_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_24 : Operation 261 [2/2] (2.77ns)   --->   "%p_load_13 = load i32* %p_addr_5, align 4" [ntt.c:50]   --->   Operation 261 'load' 'p_load_13' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 25 <SV = 10> <Delay = 7.72>
ST_25 : Operation 262 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2112) nounwind" [ntt.c:44]   --->   Operation 262 'specloopname' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_25 = sext i25 %tmp_23 to i32" [reduce.c:57->ntt.c:48]   --->   Operation 263 'sext' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_26_cast = sext i25 %tmp_23 to i26" [ntt.c:49]   --->   Operation 264 'sext' 'tmp_26_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 265 [1/2] (2.77ns)   --->   "%p_load_12 = load i32* %p_addr_5, align 4" [ntt.c:49]   --->   Operation 265 'load' 'p_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_25 : Operation 266 [1/1] (2.03ns)   --->   "%tmp_11_2 = sub i26 16760834, %tmp_26_cast" [ntt.c:49]   --->   Operation 266 'sub' 'tmp_11_2' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_11_2_cast = sext i26 %tmp_11_2 to i32" [ntt.c:49]   --->   Operation 267 'sext' 'tmp_11_2_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 268 [1/1] (2.18ns)   --->   "%tmp_12_2 = add i32 %tmp_11_2_cast, %p_load_12" [ntt.c:49]   --->   Operation 268 'add' 'tmp_12_2' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 269 [1/1] (2.77ns)   --->   "store i32 %tmp_12_2, i32* %p_addr_4, align 4" [ntt.c:49]   --->   Operation 269 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_25 : Operation 270 [1/2] (2.77ns)   --->   "%p_load_13 = load i32* %p_addr_5, align 4" [ntt.c:50]   --->   Operation 270 'load' 'p_load_13' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_25 : Operation 271 [1/1] (2.18ns)   --->   "%tmp_13_2 = add i32 %tmp_25, %p_load_13" [ntt.c:50]   --->   Operation 271 'add' 'tmp_13_2' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 272 [1/1] (2.77ns)   --->   "store i32 %tmp_13_2, i32* %p_addr_5, align 4" [ntt.c:50]   --->   Operation 272 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_25 : Operation 273 [1/1] (0.00ns)   --->   "br label %16" [ntt.c:44]   --->   Operation 273 'br' <Predicate = true> <Delay = 0.00>

State 26 <SV = 4> <Delay = 2.77>
ST_26 : Operation 274 [1/1] (0.00ns)   --->   "%j_3 = phi i32 [ 0, %13 ], [ %tmp_14_3, %21 ]" [ntt.c:42]   --->   Operation 274 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 275 [1/1] (0.00ns)   --->   "%k_1_3 = phi i5 [ 8, %13 ], [ %k_2_3, %21 ]" [ntt.c:43]   --->   Operation 275 'phi' 'k_1_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 276 [1/1] (1.21ns)   --->   "%exitcond4 = icmp eq i5 %k_1_3, -16" [ntt.c:42]   --->   Operation 276 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 277 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 277 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 278 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %19, label %23" [ntt.c:42]   --->   Operation 278 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 279 [1/1] (1.54ns)   --->   "%k_2_3 = add i5 %k_1_3, 1" [ntt.c:43]   --->   Operation 279 'add' 'k_2_3' <Predicate = (!exitcond4)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_3_3 = zext i5 %k_1_3 to i64" [ntt.c:43]   --->   Operation 280 'zext' 'tmp_3_3' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_26 : Operation 281 [1/1] (0.00ns)   --->   "%zetas_addr_3 = getelementptr [256 x i23]* @zetas, i64 0, i64 %tmp_3_3" [ntt.c:43]   --->   Operation 281 'getelementptr' 'zetas_addr_3' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_26 : Operation 282 [2/2] (2.77ns)   --->   "%zetas_load_3 = load i23* %zetas_addr_3, align 4" [ntt.c:43]   --->   Operation 282 'load' 'zetas_load_3' <Predicate = (!exitcond4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_26 : Operation 283 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str110, i32 %tmp_15) nounwind" [ntt.c:53]   --->   Operation 283 'specregionend' 'empty_14' <Predicate = (exitcond4)> <Delay = 0.00>
ST_26 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str110) nounwind" [ntt.c:40]   --->   Operation 284 'specregionbegin' 'tmp_16' <Predicate = (exitcond4)> <Delay = 0.00>
ST_26 : Operation 285 [1/1] (1.35ns)   --->   "br label %26" [ntt.c:42]   --->   Operation 285 'br' <Predicate = (exitcond4)> <Delay = 1.35>

State 27 <SV = 5> <Delay = 5.06>
ST_27 : Operation 286 [1/2] (2.77ns)   --->   "%zetas_load_3 = load i23* %zetas_addr_3, align 4" [ntt.c:43]   --->   Operation 286 'load' 'zetas_load_3' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_27 : Operation 287 [1/1] (2.18ns)   --->   "%tmp_4_3 = add i32 %j_3, 16" [ntt.c:44]   --->   Operation 287 'add' 'tmp_4_3' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 288 [1/1] (2.11ns)   --->   "%tmp_5_3 = icmp ugt i32 %j_3, %tmp_4_3" [ntt.c:42]   --->   Operation 288 'icmp' 'tmp_5_3' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 289 [1/1] (0.77ns)   --->   "%start_3 = select i1 %tmp_5_3, i32 %j_3, i32 %tmp_4_3" [ntt.c:42]   --->   Operation 289 'select' 'start_3' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_6_3_cast = zext i23 %zetas_load_3 to i55" [ntt.c:44]   --->   Operation 290 'zext' 'tmp_6_3_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 291 [1/1] (1.35ns)   --->   "br label %22" [ntt.c:44]   --->   Operation 291 'br' <Predicate = true> <Delay = 1.35>

State 28 <SV = 6> <Delay = 4.95>
ST_28 : Operation 292 [1/1] (0.00ns)   --->   "%j1_3 = phi i32 [ %j_3, %23 ], [ %j_1_3, %24 ]" [ntt.c:42]   --->   Operation 292 'phi' 'j1_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 293 [1/1] (2.11ns)   --->   "%tmp_8_3 = icmp ult i32 %j1_3, %tmp_4_3" [ntt.c:44]   --->   Operation 293 'icmp' 'tmp_8_3' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 294 [1/1] (0.00ns)   --->   "br i1 %tmp_8_3, label %24, label %21" [ntt.c:44]   --->   Operation 294 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 295 [1/1] (2.18ns)   --->   "%tmp_9_3 = add i32 16, %j1_3" [ntt.c:48]   --->   Operation 295 'add' 'tmp_9_3' <Predicate = (tmp_8_3)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_3_16 = zext i32 %tmp_9_3 to i64" [ntt.c:48]   --->   Operation 296 'zext' 'tmp_3_16' <Predicate = (tmp_8_3)> <Delay = 0.00>
ST_28 : Operation 297 [1/1] (0.00ns)   --->   "%p_addr_6 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_3_16" [ntt.c:48]   --->   Operation 297 'getelementptr' 'p_addr_6' <Predicate = (tmp_8_3)> <Delay = 0.00>
ST_28 : Operation 298 [2/2] (2.77ns)   --->   "%p_load_3 = load i32* %p_addr_6, align 4" [ntt.c:48]   --->   Operation 298 'load' 'p_load_3' <Predicate = (tmp_8_3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_28 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_10_3 = zext i32 %j1_3 to i64" [ntt.c:49]   --->   Operation 299 'zext' 'tmp_10_3' <Predicate = (tmp_8_3)> <Delay = 0.00>
ST_28 : Operation 300 [1/1] (0.00ns)   --->   "%p_addr_7 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_10_3" [ntt.c:49]   --->   Operation 300 'getelementptr' 'p_addr_7' <Predicate = (tmp_8_3)> <Delay = 0.00>
ST_28 : Operation 301 [1/1] (2.18ns)   --->   "%j_1_3 = add i32 1, %j1_3" [ntt.c:44]   --->   Operation 301 'add' 'j_1_3' <Predicate = (tmp_8_3)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 302 [1/1] (2.18ns)   --->   "%tmp_14_3 = add i32 %start_3, 16" [ntt.c:42]   --->   Operation 302 'add' 'tmp_14_3' <Predicate = (!tmp_8_3)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 303 [1/1] (0.00ns)   --->   "br label %20" [ntt.c:42]   --->   Operation 303 'br' <Predicate = (!tmp_8_3)> <Delay = 0.00>

State 29 <SV = 7> <Delay = 2.77>
ST_29 : Operation 304 [1/2] (2.77ns)   --->   "%p_load_3 = load i32* %p_addr_6, align 4" [ntt.c:48]   --->   Operation 304 'load' 'p_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 30 <SV = 8> <Delay = 6.88>
ST_30 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_2_3_cast = zext i32 %p_load_3 to i55" [ntt.c:48]   --->   Operation 305 'zext' 'tmp_2_3_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 306 [1/1] (6.88ns)   --->   "%a_assign_3 = mul i55 %tmp_6_3_cast, %tmp_2_3_cast" [ntt.c:48]   --->   Operation 306 'mul' 'a_assign_3' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 307 [1/1] (0.00ns)   --->   "%temp_6 = trunc i55 %a_assign_3 to i32" [reduce.c:47->ntt.c:48]   --->   Operation 307 'trunc' 'temp_6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_47 = trunc i55 %a_assign_3 to i6" [ntt.c:48]   --->   Operation 308 'trunc' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_48 = trunc i55 %a_assign_3 to i9" [ntt.c:48]   --->   Operation 309 'trunc' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_49 = trunc i55 %a_assign_3 to i19" [ntt.c:48]   --->   Operation 310 'trunc' 'tmp_49' <Predicate = true> <Delay = 0.00>

State 31 <SV = 9> <Delay = 5.89>
ST_31 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_i3 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %tmp_47, i26 0)" [reduce.c:49->ntt.c:48]   --->   Operation 311 'bitconcatenate' 'tmp_i3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_i3_17 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_48, i23 0)" [reduce.c:49->ntt.c:48]   --->   Operation 312 'bitconcatenate' 'tmp_i3_17' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_1_i3 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %tmp_49, i13 0)" [reduce.c:49->ntt.c:48]   --->   Operation 313 'bitconcatenate' 'tmp_1_i3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 314 [1/1] (2.18ns)   --->   "%sum_neg_i3 = sub i32 %tmp_i3_17, %temp_6" [reduce.c:49->ntt.c:48]   --->   Operation 314 'sub' 'sum_neg_i3' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 315 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sum3_neg_i3 = sub i32 %sum_neg_i3, %tmp_i3" [reduce.c:49->ntt.c:48]   --->   Operation 315 'sub' 'sum3_neg_i3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 316 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%temp_7 = sub i32 %sum3_neg_i3, %tmp_1_i3" [reduce.c:49->ntt.c:48]   --->   Operation 316 'sub' 'temp_7' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 10> <Delay = 8.36>
ST_32 : Operation 317 [1/1] (0.00ns)   --->   "%t_9_cast = zext i32 %temp_7 to i55" [reduce.c:52->ntt.c:48]   --->   Operation 317 'zext' 't_9_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_2_i3 = call i55 @_ssdm_op_BitConcatenate.i55.i32.i23(i32 %temp_7, i23 0)" [reduce.c:55->ntt.c:48]   --->   Operation 318 'bitconcatenate' 'tmp_2_i3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_2_i3_cast = zext i55 %tmp_2_i3 to i56" [reduce.c:55->ntt.c:48]   --->   Operation 319 'zext' 'tmp_2_i3_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_3_i3 = call i45 @_ssdm_op_BitConcatenate.i45.i32.i13(i32 %temp_7, i13 0)" [reduce.c:55->ntt.c:48]   --->   Operation 320 'bitconcatenate' 'tmp_3_i3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_3_i3_cast = zext i45 %tmp_3_i3 to i57" [reduce.c:55->ntt.c:48]   --->   Operation 321 'zext' 'tmp_3_i3_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 322 [1/1] (2.77ns)   --->   "%tmp4 = add i55 %t_9_cast, %a_assign_3" [reduce.c:55->ntt.c:48]   --->   Operation 322 'add' 'tmp4' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 323 [1/1] (0.00ns)   --->   "%tmp4_cast = zext i55 %tmp4 to i56" [reduce.c:55->ntt.c:48]   --->   Operation 323 'zext' 'tmp4_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 324 [1/1] (2.77ns)   --->   "%tmp_5_i3 = add i56 %tmp_2_i3_cast, %tmp4_cast" [reduce.c:55->ntt.c:48]   --->   Operation 324 'add' 'tmp_5_i3' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_5_i3_cast = zext i56 %tmp_5_i3 to i57" [reduce.c:55->ntt.c:48]   --->   Operation 325 'zext' 'tmp_5_i3_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 326 [1/1] (2.80ns)   --->   "%t_3 = sub i57 %tmp_5_i3_cast, %tmp_3_i3_cast" [reduce.c:55->ntt.c:48]   --->   Operation 326 'sub' 't_3' <Predicate = true> <Delay = 2.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_26 = call i25 @_ssdm_op_PartSelect.i25.i57.i32.i32(i57 %t_3, i32 32, i32 56)" [reduce.c:57->ntt.c:48]   --->   Operation 327 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 328 [2/2] (2.77ns)   --->   "%p_load_14 = load i32* %p_addr_7, align 4" [ntt.c:49]   --->   Operation 328 'load' 'p_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_32 : Operation 329 [2/2] (2.77ns)   --->   "%p_load_15 = load i32* %p_addr_7, align 4" [ntt.c:50]   --->   Operation 329 'load' 'p_load_15' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 33 <SV = 11> <Delay = 7.72>
ST_33 : Operation 330 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2112) nounwind" [ntt.c:44]   --->   Operation 330 'specloopname' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_28 = sext i25 %tmp_26 to i32" [reduce.c:57->ntt.c:48]   --->   Operation 331 'sext' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_29_cast = sext i25 %tmp_26 to i26" [ntt.c:49]   --->   Operation 332 'sext' 'tmp_29_cast' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 333 [1/2] (2.77ns)   --->   "%p_load_14 = load i32* %p_addr_7, align 4" [ntt.c:49]   --->   Operation 333 'load' 'p_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_33 : Operation 334 [1/1] (2.03ns)   --->   "%tmp_11_3 = sub i26 16760834, %tmp_29_cast" [ntt.c:49]   --->   Operation 334 'sub' 'tmp_11_3' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_11_3_cast = sext i26 %tmp_11_3 to i32" [ntt.c:49]   --->   Operation 335 'sext' 'tmp_11_3_cast' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 336 [1/1] (2.18ns)   --->   "%tmp_12_3 = add i32 %tmp_11_3_cast, %p_load_14" [ntt.c:49]   --->   Operation 336 'add' 'tmp_12_3' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 337 [1/1] (2.77ns)   --->   "store i32 %tmp_12_3, i32* %p_addr_6, align 4" [ntt.c:49]   --->   Operation 337 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_33 : Operation 338 [1/2] (2.77ns)   --->   "%p_load_15 = load i32* %p_addr_7, align 4" [ntt.c:50]   --->   Operation 338 'load' 'p_load_15' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_33 : Operation 339 [1/1] (2.18ns)   --->   "%tmp_13_3 = add i32 %tmp_28, %p_load_15" [ntt.c:50]   --->   Operation 339 'add' 'tmp_13_3' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 340 [1/1] (2.77ns)   --->   "store i32 %tmp_13_3, i32* %p_addr_7, align 4" [ntt.c:50]   --->   Operation 340 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_33 : Operation 341 [1/1] (0.00ns)   --->   "br label %22" [ntt.c:44]   --->   Operation 341 'br' <Predicate = true> <Delay = 0.00>

State 34 <SV = 5> <Delay = 2.77>
ST_34 : Operation 342 [1/1] (0.00ns)   --->   "%j_4 = phi i32 [ 0, %19 ], [ %tmp_14_4, %27 ]" [ntt.c:42]   --->   Operation 342 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 343 [1/1] (0.00ns)   --->   "%k_1_4 = phi i6 [ 16, %19 ], [ %k_2_4, %27 ]" [ntt.c:43]   --->   Operation 343 'phi' 'k_1_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 344 [1/1] (1.22ns)   --->   "%exitcond5 = icmp eq i6 %k_1_4, -32" [ntt.c:42]   --->   Operation 344 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 345 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 345 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 346 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %25, label %29" [ntt.c:42]   --->   Operation 346 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 347 [1/1] (1.60ns)   --->   "%k_2_4 = add i6 %k_1_4, 1" [ntt.c:43]   --->   Operation 347 'add' 'k_2_4' <Predicate = (!exitcond5)> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_3_4 = zext i6 %k_1_4 to i64" [ntt.c:43]   --->   Operation 348 'zext' 'tmp_3_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_34 : Operation 349 [1/1] (0.00ns)   --->   "%zetas_addr_4 = getelementptr [256 x i23]* @zetas, i64 0, i64 %tmp_3_4" [ntt.c:43]   --->   Operation 349 'getelementptr' 'zetas_addr_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_34 : Operation 350 [2/2] (2.77ns)   --->   "%zetas_load_4 = load i23* %zetas_addr_4, align 4" [ntt.c:43]   --->   Operation 350 'load' 'zetas_load_4' <Predicate = (!exitcond5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_34 : Operation 351 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str110, i32 %tmp_16) nounwind" [ntt.c:53]   --->   Operation 351 'specregionend' 'empty_18' <Predicate = (exitcond5)> <Delay = 0.00>
ST_34 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str110) nounwind" [ntt.c:40]   --->   Operation 352 'specregionbegin' 'tmp_17' <Predicate = (exitcond5)> <Delay = 0.00>
ST_34 : Operation 353 [1/1] (1.35ns)   --->   "br label %32" [ntt.c:42]   --->   Operation 353 'br' <Predicate = (exitcond5)> <Delay = 1.35>

State 35 <SV = 6> <Delay = 5.06>
ST_35 : Operation 354 [1/2] (2.77ns)   --->   "%zetas_load_4 = load i23* %zetas_addr_4, align 4" [ntt.c:43]   --->   Operation 354 'load' 'zetas_load_4' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_35 : Operation 355 [1/1] (2.18ns)   --->   "%tmp_4_4 = add i32 %j_4, 8" [ntt.c:44]   --->   Operation 355 'add' 'tmp_4_4' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 356 [1/1] (2.11ns)   --->   "%tmp_5_4 = icmp ugt i32 %j_4, %tmp_4_4" [ntt.c:42]   --->   Operation 356 'icmp' 'tmp_5_4' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 357 [1/1] (0.77ns)   --->   "%start_4 = select i1 %tmp_5_4, i32 %j_4, i32 %tmp_4_4" [ntt.c:42]   --->   Operation 357 'select' 'start_4' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_6_4_cast = zext i23 %zetas_load_4 to i55" [ntt.c:44]   --->   Operation 358 'zext' 'tmp_6_4_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 359 [1/1] (1.35ns)   --->   "br label %28" [ntt.c:44]   --->   Operation 359 'br' <Predicate = true> <Delay = 1.35>

State 36 <SV = 7> <Delay = 4.95>
ST_36 : Operation 360 [1/1] (0.00ns)   --->   "%j1_4 = phi i32 [ %j_4, %29 ], [ %j_1_4, %30 ]" [ntt.c:42]   --->   Operation 360 'phi' 'j1_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 361 [1/1] (2.11ns)   --->   "%tmp_8_4 = icmp ult i32 %j1_4, %tmp_4_4" [ntt.c:44]   --->   Operation 361 'icmp' 'tmp_8_4' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 362 [1/1] (0.00ns)   --->   "br i1 %tmp_8_4, label %30, label %27" [ntt.c:44]   --->   Operation 362 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 363 [1/1] (2.18ns)   --->   "%tmp_9_4 = add i32 8, %j1_4" [ntt.c:48]   --->   Operation 363 'add' 'tmp_9_4' <Predicate = (tmp_8_4)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_4_20 = zext i32 %tmp_9_4 to i64" [ntt.c:48]   --->   Operation 364 'zext' 'tmp_4_20' <Predicate = (tmp_8_4)> <Delay = 0.00>
ST_36 : Operation 365 [1/1] (0.00ns)   --->   "%p_addr_8 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_4_20" [ntt.c:48]   --->   Operation 365 'getelementptr' 'p_addr_8' <Predicate = (tmp_8_4)> <Delay = 0.00>
ST_36 : Operation 366 [2/2] (2.77ns)   --->   "%p_load_4 = load i32* %p_addr_8, align 4" [ntt.c:48]   --->   Operation 366 'load' 'p_load_4' <Predicate = (tmp_8_4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_36 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_10_4 = zext i32 %j1_4 to i64" [ntt.c:49]   --->   Operation 367 'zext' 'tmp_10_4' <Predicate = (tmp_8_4)> <Delay = 0.00>
ST_36 : Operation 368 [1/1] (0.00ns)   --->   "%p_addr_9 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_10_4" [ntt.c:49]   --->   Operation 368 'getelementptr' 'p_addr_9' <Predicate = (tmp_8_4)> <Delay = 0.00>
ST_36 : Operation 369 [1/1] (2.18ns)   --->   "%j_1_4 = add i32 1, %j1_4" [ntt.c:44]   --->   Operation 369 'add' 'j_1_4' <Predicate = (tmp_8_4)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 370 [1/1] (2.18ns)   --->   "%tmp_14_4 = add i32 %start_4, 8" [ntt.c:42]   --->   Operation 370 'add' 'tmp_14_4' <Predicate = (!tmp_8_4)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 371 [1/1] (0.00ns)   --->   "br label %26" [ntt.c:42]   --->   Operation 371 'br' <Predicate = (!tmp_8_4)> <Delay = 0.00>

State 37 <SV = 8> <Delay = 2.77>
ST_37 : Operation 372 [1/2] (2.77ns)   --->   "%p_load_4 = load i32* %p_addr_8, align 4" [ntt.c:48]   --->   Operation 372 'load' 'p_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 38 <SV = 9> <Delay = 6.88>
ST_38 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_2_4_cast = zext i32 %p_load_4 to i55" [ntt.c:48]   --->   Operation 373 'zext' 'tmp_2_4_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 374 [1/1] (6.88ns)   --->   "%a_assign_4 = mul i55 %tmp_6_4_cast, %tmp_2_4_cast" [ntt.c:48]   --->   Operation 374 'mul' 'a_assign_4' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 375 [1/1] (0.00ns)   --->   "%temp_8 = trunc i55 %a_assign_4 to i32" [reduce.c:47->ntt.c:48]   --->   Operation 375 'trunc' 'temp_8' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_51 = trunc i55 %a_assign_4 to i6" [ntt.c:48]   --->   Operation 376 'trunc' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_52 = trunc i55 %a_assign_4 to i9" [ntt.c:48]   --->   Operation 377 'trunc' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_53 = trunc i55 %a_assign_4 to i19" [ntt.c:48]   --->   Operation 378 'trunc' 'tmp_53' <Predicate = true> <Delay = 0.00>

State 39 <SV = 10> <Delay = 5.89>
ST_39 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_i4 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %tmp_51, i26 0)" [reduce.c:49->ntt.c:48]   --->   Operation 379 'bitconcatenate' 'tmp_i4' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_i4_21 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_52, i23 0)" [reduce.c:49->ntt.c:48]   --->   Operation 380 'bitconcatenate' 'tmp_i4_21' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_1_i4 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %tmp_53, i13 0)" [reduce.c:49->ntt.c:48]   --->   Operation 381 'bitconcatenate' 'tmp_1_i4' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 382 [1/1] (2.18ns)   --->   "%sum_neg_i4 = sub i32 %tmp_i4_21, %temp_8" [reduce.c:49->ntt.c:48]   --->   Operation 382 'sub' 'sum_neg_i4' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 383 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sum3_neg_i4 = sub i32 %sum_neg_i4, %tmp_i4" [reduce.c:49->ntt.c:48]   --->   Operation 383 'sub' 'sum3_neg_i4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 384 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%temp_9 = sub i32 %sum3_neg_i4, %tmp_1_i4" [reduce.c:49->ntt.c:48]   --->   Operation 384 'sub' 'temp_9' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 40 <SV = 11> <Delay = 8.36>
ST_40 : Operation 385 [1/1] (0.00ns)   --->   "%t_12_cast = zext i32 %temp_9 to i55" [reduce.c:52->ntt.c:48]   --->   Operation 385 'zext' 't_12_cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_2_i4 = call i55 @_ssdm_op_BitConcatenate.i55.i32.i23(i32 %temp_9, i23 0)" [reduce.c:55->ntt.c:48]   --->   Operation 386 'bitconcatenate' 'tmp_2_i4' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_2_i4_cast = zext i55 %tmp_2_i4 to i56" [reduce.c:55->ntt.c:48]   --->   Operation 387 'zext' 'tmp_2_i4_cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_3_i4 = call i45 @_ssdm_op_BitConcatenate.i45.i32.i13(i32 %temp_9, i13 0)" [reduce.c:55->ntt.c:48]   --->   Operation 388 'bitconcatenate' 'tmp_3_i4' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_3_i4_cast = zext i45 %tmp_3_i4 to i57" [reduce.c:55->ntt.c:48]   --->   Operation 389 'zext' 'tmp_3_i4_cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 390 [1/1] (2.77ns)   --->   "%tmp5 = add i55 %t_12_cast, %a_assign_4" [reduce.c:55->ntt.c:48]   --->   Operation 390 'add' 'tmp5' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 391 [1/1] (0.00ns)   --->   "%tmp5_cast = zext i55 %tmp5 to i56" [reduce.c:55->ntt.c:48]   --->   Operation 391 'zext' 'tmp5_cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 392 [1/1] (2.77ns)   --->   "%tmp_5_i4 = add i56 %tmp_2_i4_cast, %tmp5_cast" [reduce.c:55->ntt.c:48]   --->   Operation 392 'add' 'tmp_5_i4' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_5_i4_cast = zext i56 %tmp_5_i4 to i57" [reduce.c:55->ntt.c:48]   --->   Operation 393 'zext' 'tmp_5_i4_cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 394 [1/1] (2.80ns)   --->   "%t_4 = sub i57 %tmp_5_i4_cast, %tmp_3_i4_cast" [reduce.c:55->ntt.c:48]   --->   Operation 394 'sub' 't_4' <Predicate = true> <Delay = 2.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_29 = call i25 @_ssdm_op_PartSelect.i25.i57.i32.i32(i57 %t_4, i32 32, i32 56)" [reduce.c:57->ntt.c:48]   --->   Operation 395 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 396 [2/2] (2.77ns)   --->   "%p_load_16 = load i32* %p_addr_9, align 4" [ntt.c:49]   --->   Operation 396 'load' 'p_load_16' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_40 : Operation 397 [2/2] (2.77ns)   --->   "%p_load_17 = load i32* %p_addr_9, align 4" [ntt.c:50]   --->   Operation 397 'load' 'p_load_17' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 41 <SV = 12> <Delay = 7.72>
ST_41 : Operation 398 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2112) nounwind" [ntt.c:44]   --->   Operation 398 'specloopname' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_30 = sext i25 %tmp_29 to i32" [reduce.c:57->ntt.c:48]   --->   Operation 399 'sext' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_32_cast = sext i25 %tmp_29 to i26" [ntt.c:49]   --->   Operation 400 'sext' 'tmp_32_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 401 [1/2] (2.77ns)   --->   "%p_load_16 = load i32* %p_addr_9, align 4" [ntt.c:49]   --->   Operation 401 'load' 'p_load_16' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_41 : Operation 402 [1/1] (2.03ns)   --->   "%tmp_11_4 = sub i26 16760834, %tmp_32_cast" [ntt.c:49]   --->   Operation 402 'sub' 'tmp_11_4' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_11_4_cast = sext i26 %tmp_11_4 to i32" [ntt.c:49]   --->   Operation 403 'sext' 'tmp_11_4_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 404 [1/1] (2.18ns)   --->   "%tmp_12_4 = add i32 %tmp_11_4_cast, %p_load_16" [ntt.c:49]   --->   Operation 404 'add' 'tmp_12_4' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 405 [1/1] (2.77ns)   --->   "store i32 %tmp_12_4, i32* %p_addr_8, align 4" [ntt.c:49]   --->   Operation 405 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_41 : Operation 406 [1/2] (2.77ns)   --->   "%p_load_17 = load i32* %p_addr_9, align 4" [ntt.c:50]   --->   Operation 406 'load' 'p_load_17' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_41 : Operation 407 [1/1] (2.18ns)   --->   "%tmp_13_4 = add i32 %tmp_30, %p_load_17" [ntt.c:50]   --->   Operation 407 'add' 'tmp_13_4' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 408 [1/1] (2.77ns)   --->   "store i32 %tmp_13_4, i32* %p_addr_9, align 4" [ntt.c:50]   --->   Operation 408 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_41 : Operation 409 [1/1] (0.00ns)   --->   "br label %28" [ntt.c:44]   --->   Operation 409 'br' <Predicate = true> <Delay = 0.00>

State 42 <SV = 6> <Delay = 2.77>
ST_42 : Operation 410 [1/1] (0.00ns)   --->   "%j_5 = phi i32 [ 0, %25 ], [ %tmp_14_5, %33 ]" [ntt.c:42]   --->   Operation 410 'phi' 'j_5' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 411 [1/1] (0.00ns)   --->   "%k_1_5 = phi i7 [ 32, %25 ], [ %k_2_5, %33 ]" [ntt.c:43]   --->   Operation 411 'phi' 'k_1_5' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 412 [1/1] (1.23ns)   --->   "%exitcond6 = icmp eq i7 %k_1_5, -64" [ntt.c:42]   --->   Operation 412 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 413 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 413 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 414 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %31, label %35" [ntt.c:42]   --->   Operation 414 'br' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 415 [1/1] (1.66ns)   --->   "%k_2_5 = add i7 %k_1_5, 1" [ntt.c:43]   --->   Operation 415 'add' 'k_2_5' <Predicate = (!exitcond6)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_3_5 = zext i7 %k_1_5 to i64" [ntt.c:43]   --->   Operation 416 'zext' 'tmp_3_5' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_42 : Operation 417 [1/1] (0.00ns)   --->   "%zetas_addr_5 = getelementptr [256 x i23]* @zetas, i64 0, i64 %tmp_3_5" [ntt.c:43]   --->   Operation 417 'getelementptr' 'zetas_addr_5' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_42 : Operation 418 [2/2] (2.77ns)   --->   "%zetas_load_5 = load i23* %zetas_addr_5, align 4" [ntt.c:43]   --->   Operation 418 'load' 'zetas_load_5' <Predicate = (!exitcond6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_42 : Operation 419 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str110, i32 %tmp_17) nounwind" [ntt.c:53]   --->   Operation 419 'specregionend' 'empty_22' <Predicate = (exitcond6)> <Delay = 0.00>
ST_42 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str110) nounwind" [ntt.c:40]   --->   Operation 420 'specregionbegin' 'tmp_18' <Predicate = (exitcond6)> <Delay = 0.00>
ST_42 : Operation 421 [1/1] (1.35ns)   --->   "br label %38" [ntt.c:42]   --->   Operation 421 'br' <Predicate = (exitcond6)> <Delay = 1.35>

State 43 <SV = 7> <Delay = 5.06>
ST_43 : Operation 422 [1/2] (2.77ns)   --->   "%zetas_load_5 = load i23* %zetas_addr_5, align 4" [ntt.c:43]   --->   Operation 422 'load' 'zetas_load_5' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_43 : Operation 423 [1/1] (2.18ns)   --->   "%tmp_4_5 = add i32 %j_5, 4" [ntt.c:44]   --->   Operation 423 'add' 'tmp_4_5' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 424 [1/1] (2.11ns)   --->   "%tmp_5_5 = icmp ugt i32 %j_5, %tmp_4_5" [ntt.c:42]   --->   Operation 424 'icmp' 'tmp_5_5' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 425 [1/1] (0.77ns)   --->   "%start_5 = select i1 %tmp_5_5, i32 %j_5, i32 %tmp_4_5" [ntt.c:42]   --->   Operation 425 'select' 'start_5' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_6_5_cast = zext i23 %zetas_load_5 to i55" [ntt.c:44]   --->   Operation 426 'zext' 'tmp_6_5_cast' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 427 [1/1] (1.35ns)   --->   "br label %34" [ntt.c:44]   --->   Operation 427 'br' <Predicate = true> <Delay = 1.35>

State 44 <SV = 8> <Delay = 4.95>
ST_44 : Operation 428 [1/1] (0.00ns)   --->   "%j1_5 = phi i32 [ %j_5, %35 ], [ %j_1_5, %36 ]" [ntt.c:42]   --->   Operation 428 'phi' 'j1_5' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 429 [1/1] (2.11ns)   --->   "%tmp_8_5 = icmp ult i32 %j1_5, %tmp_4_5" [ntt.c:44]   --->   Operation 429 'icmp' 'tmp_8_5' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 430 [1/1] (0.00ns)   --->   "br i1 %tmp_8_5, label %36, label %33" [ntt.c:44]   --->   Operation 430 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 431 [1/1] (2.18ns)   --->   "%tmp_9_5 = add i32 4, %j1_5" [ntt.c:48]   --->   Operation 431 'add' 'tmp_9_5' <Predicate = (tmp_8_5)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_5_24 = zext i32 %tmp_9_5 to i64" [ntt.c:48]   --->   Operation 432 'zext' 'tmp_5_24' <Predicate = (tmp_8_5)> <Delay = 0.00>
ST_44 : Operation 433 [1/1] (0.00ns)   --->   "%p_addr_10 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_5_24" [ntt.c:48]   --->   Operation 433 'getelementptr' 'p_addr_10' <Predicate = (tmp_8_5)> <Delay = 0.00>
ST_44 : Operation 434 [2/2] (2.77ns)   --->   "%p_load_5 = load i32* %p_addr_10, align 4" [ntt.c:48]   --->   Operation 434 'load' 'p_load_5' <Predicate = (tmp_8_5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_44 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_10_5 = zext i32 %j1_5 to i64" [ntt.c:49]   --->   Operation 435 'zext' 'tmp_10_5' <Predicate = (tmp_8_5)> <Delay = 0.00>
ST_44 : Operation 436 [1/1] (0.00ns)   --->   "%p_addr_11 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_10_5" [ntt.c:49]   --->   Operation 436 'getelementptr' 'p_addr_11' <Predicate = (tmp_8_5)> <Delay = 0.00>
ST_44 : Operation 437 [1/1] (2.18ns)   --->   "%j_1_5 = add i32 1, %j1_5" [ntt.c:44]   --->   Operation 437 'add' 'j_1_5' <Predicate = (tmp_8_5)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 438 [1/1] (2.18ns)   --->   "%tmp_14_5 = add i32 %start_5, 4" [ntt.c:42]   --->   Operation 438 'add' 'tmp_14_5' <Predicate = (!tmp_8_5)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 439 [1/1] (0.00ns)   --->   "br label %32" [ntt.c:42]   --->   Operation 439 'br' <Predicate = (!tmp_8_5)> <Delay = 0.00>

State 45 <SV = 9> <Delay = 2.77>
ST_45 : Operation 440 [1/2] (2.77ns)   --->   "%p_load_5 = load i32* %p_addr_10, align 4" [ntt.c:48]   --->   Operation 440 'load' 'p_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 46 <SV = 10> <Delay = 6.88>
ST_46 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_2_5_cast = zext i32 %p_load_5 to i55" [ntt.c:48]   --->   Operation 441 'zext' 'tmp_2_5_cast' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 442 [1/1] (6.88ns)   --->   "%a_assign_5 = mul i55 %tmp_6_5_cast, %tmp_2_5_cast" [ntt.c:48]   --->   Operation 442 'mul' 'a_assign_5' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 443 [1/1] (0.00ns)   --->   "%temp_10 = trunc i55 %a_assign_5 to i32" [reduce.c:47->ntt.c:48]   --->   Operation 443 'trunc' 'temp_10' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_55 = trunc i55 %a_assign_5 to i6" [ntt.c:48]   --->   Operation 444 'trunc' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_56 = trunc i55 %a_assign_5 to i9" [ntt.c:48]   --->   Operation 445 'trunc' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_57 = trunc i55 %a_assign_5 to i19" [ntt.c:48]   --->   Operation 446 'trunc' 'tmp_57' <Predicate = true> <Delay = 0.00>

State 47 <SV = 11> <Delay = 5.89>
ST_47 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_i5 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %tmp_55, i26 0)" [reduce.c:49->ntt.c:48]   --->   Operation 447 'bitconcatenate' 'tmp_i5' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_i5_25 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_56, i23 0)" [reduce.c:49->ntt.c:48]   --->   Operation 448 'bitconcatenate' 'tmp_i5_25' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_1_i5 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %tmp_57, i13 0)" [reduce.c:49->ntt.c:48]   --->   Operation 449 'bitconcatenate' 'tmp_1_i5' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 450 [1/1] (2.18ns)   --->   "%sum_neg_i5 = sub i32 %tmp_i5_25, %temp_10" [reduce.c:49->ntt.c:48]   --->   Operation 450 'sub' 'sum_neg_i5' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 451 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sum3_neg_i5 = sub i32 %sum_neg_i5, %tmp_i5" [reduce.c:49->ntt.c:48]   --->   Operation 451 'sub' 'sum3_neg_i5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 452 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%temp_11 = sub i32 %sum3_neg_i5, %tmp_1_i5" [reduce.c:49->ntt.c:48]   --->   Operation 452 'sub' 'temp_11' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 48 <SV = 12> <Delay = 8.36>
ST_48 : Operation 453 [1/1] (0.00ns)   --->   "%t_15_cast = zext i32 %temp_11 to i55" [reduce.c:52->ntt.c:48]   --->   Operation 453 'zext' 't_15_cast' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_2_i5 = call i55 @_ssdm_op_BitConcatenate.i55.i32.i23(i32 %temp_11, i23 0)" [reduce.c:55->ntt.c:48]   --->   Operation 454 'bitconcatenate' 'tmp_2_i5' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_2_i5_cast = zext i55 %tmp_2_i5 to i56" [reduce.c:55->ntt.c:48]   --->   Operation 455 'zext' 'tmp_2_i5_cast' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_3_i5 = call i45 @_ssdm_op_BitConcatenate.i45.i32.i13(i32 %temp_11, i13 0)" [reduce.c:55->ntt.c:48]   --->   Operation 456 'bitconcatenate' 'tmp_3_i5' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_3_i5_cast = zext i45 %tmp_3_i5 to i57" [reduce.c:55->ntt.c:48]   --->   Operation 457 'zext' 'tmp_3_i5_cast' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 458 [1/1] (2.77ns)   --->   "%tmp6 = add i55 %t_15_cast, %a_assign_5" [reduce.c:55->ntt.c:48]   --->   Operation 458 'add' 'tmp6' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 459 [1/1] (0.00ns)   --->   "%tmp6_cast = zext i55 %tmp6 to i56" [reduce.c:55->ntt.c:48]   --->   Operation 459 'zext' 'tmp6_cast' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 460 [1/1] (2.77ns)   --->   "%tmp_5_i5 = add i56 %tmp_2_i5_cast, %tmp6_cast" [reduce.c:55->ntt.c:48]   --->   Operation 460 'add' 'tmp_5_i5' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_5_i5_cast = zext i56 %tmp_5_i5 to i57" [reduce.c:55->ntt.c:48]   --->   Operation 461 'zext' 'tmp_5_i5_cast' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 462 [1/1] (2.80ns)   --->   "%t_5 = sub i57 %tmp_5_i5_cast, %tmp_3_i5_cast" [reduce.c:55->ntt.c:48]   --->   Operation 462 'sub' 't_5' <Predicate = true> <Delay = 2.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_31 = call i25 @_ssdm_op_PartSelect.i25.i57.i32.i32(i57 %t_5, i32 32, i32 56)" [reduce.c:57->ntt.c:48]   --->   Operation 463 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 464 [2/2] (2.77ns)   --->   "%p_load_18 = load i32* %p_addr_11, align 4" [ntt.c:49]   --->   Operation 464 'load' 'p_load_18' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_48 : Operation 465 [2/2] (2.77ns)   --->   "%p_load_19 = load i32* %p_addr_11, align 4" [ntt.c:50]   --->   Operation 465 'load' 'p_load_19' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 49 <SV = 13> <Delay = 7.72>
ST_49 : Operation 466 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2112) nounwind" [ntt.c:44]   --->   Operation 466 'specloopname' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_32 = sext i25 %tmp_31 to i32" [reduce.c:57->ntt.c:48]   --->   Operation 467 'sext' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_35_cast = sext i25 %tmp_31 to i26" [ntt.c:49]   --->   Operation 468 'sext' 'tmp_35_cast' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 469 [1/2] (2.77ns)   --->   "%p_load_18 = load i32* %p_addr_11, align 4" [ntt.c:49]   --->   Operation 469 'load' 'p_load_18' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_49 : Operation 470 [1/1] (2.03ns)   --->   "%tmp_11_5 = sub i26 16760834, %tmp_35_cast" [ntt.c:49]   --->   Operation 470 'sub' 'tmp_11_5' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_11_5_cast = sext i26 %tmp_11_5 to i32" [ntt.c:49]   --->   Operation 471 'sext' 'tmp_11_5_cast' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 472 [1/1] (2.18ns)   --->   "%tmp_12_5 = add i32 %tmp_11_5_cast, %p_load_18" [ntt.c:49]   --->   Operation 472 'add' 'tmp_12_5' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 473 [1/1] (2.77ns)   --->   "store i32 %tmp_12_5, i32* %p_addr_10, align 4" [ntt.c:49]   --->   Operation 473 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_49 : Operation 474 [1/2] (2.77ns)   --->   "%p_load_19 = load i32* %p_addr_11, align 4" [ntt.c:50]   --->   Operation 474 'load' 'p_load_19' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_49 : Operation 475 [1/1] (2.18ns)   --->   "%tmp_13_5 = add i32 %tmp_32, %p_load_19" [ntt.c:50]   --->   Operation 475 'add' 'tmp_13_5' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 476 [1/1] (2.77ns)   --->   "store i32 %tmp_13_5, i32* %p_addr_11, align 4" [ntt.c:50]   --->   Operation 476 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_49 : Operation 477 [1/1] (0.00ns)   --->   "br label %34" [ntt.c:44]   --->   Operation 477 'br' <Predicate = true> <Delay = 0.00>

State 50 <SV = 7> <Delay = 2.77>
ST_50 : Operation 478 [1/1] (0.00ns)   --->   "%j_6 = phi i32 [ 0, %31 ], [ %tmp_14_6, %39 ]" [ntt.c:42]   --->   Operation 478 'phi' 'j_6' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 479 [1/1] (0.00ns)   --->   "%k_1_6 = phi i8 [ 64, %31 ], [ %k_2_6, %39 ]" [ntt.c:43]   --->   Operation 479 'phi' 'k_1_6' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 480 [1/1] (1.24ns)   --->   "%exitcond = icmp eq i8 %k_1_6, -128" [ntt.c:42]   --->   Operation 480 'icmp' 'exitcond' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 481 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 481 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 482 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %37, label %41" [ntt.c:42]   --->   Operation 482 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 483 [1/1] (1.71ns)   --->   "%k_2_6 = add i8 %k_1_6, 1" [ntt.c:43]   --->   Operation 483 'add' 'k_2_6' <Predicate = (!exitcond)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_3_6 = zext i8 %k_1_6 to i64" [ntt.c:43]   --->   Operation 484 'zext' 'tmp_3_6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_50 : Operation 485 [1/1] (0.00ns)   --->   "%zetas_addr_6 = getelementptr [256 x i23]* @zetas, i64 0, i64 %tmp_3_6" [ntt.c:43]   --->   Operation 485 'getelementptr' 'zetas_addr_6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_50 : Operation 486 [2/2] (2.77ns)   --->   "%zetas_load_6 = load i23* %zetas_addr_6, align 4" [ntt.c:43]   --->   Operation 486 'load' 'zetas_load_6' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_50 : Operation 487 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str110, i32 %tmp_18) nounwind" [ntt.c:53]   --->   Operation 487 'specregionend' 'empty_26' <Predicate = (exitcond)> <Delay = 0.00>
ST_50 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str110) nounwind" [ntt.c:40]   --->   Operation 488 'specregionbegin' 'tmp_19' <Predicate = (exitcond)> <Delay = 0.00>
ST_50 : Operation 489 [1/1] (1.35ns)   --->   "br label %44" [ntt.c:42]   --->   Operation 489 'br' <Predicate = (exitcond)> <Delay = 1.35>

State 51 <SV = 8> <Delay = 5.06>
ST_51 : Operation 490 [1/2] (2.77ns)   --->   "%zetas_load_6 = load i23* %zetas_addr_6, align 4" [ntt.c:43]   --->   Operation 490 'load' 'zetas_load_6' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_51 : Operation 491 [1/1] (2.18ns)   --->   "%tmp_4_6 = add i32 %j_6, 2" [ntt.c:44]   --->   Operation 491 'add' 'tmp_4_6' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 492 [1/1] (2.11ns)   --->   "%tmp_5_6 = icmp ugt i32 %j_6, %tmp_4_6" [ntt.c:42]   --->   Operation 492 'icmp' 'tmp_5_6' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 493 [1/1] (0.77ns)   --->   "%start_6 = select i1 %tmp_5_6, i32 %j_6, i32 %tmp_4_6" [ntt.c:42]   --->   Operation 493 'select' 'start_6' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_6_6_cast = zext i23 %zetas_load_6 to i55" [ntt.c:44]   --->   Operation 494 'zext' 'tmp_6_6_cast' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 495 [1/1] (1.35ns)   --->   "br label %40" [ntt.c:44]   --->   Operation 495 'br' <Predicate = true> <Delay = 1.35>

State 52 <SV = 9> <Delay = 4.95>
ST_52 : Operation 496 [1/1] (0.00ns)   --->   "%j1_6 = phi i32 [ %j_6, %41 ], [ %j_1_6, %42 ]" [ntt.c:42]   --->   Operation 496 'phi' 'j1_6' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 497 [1/1] (2.11ns)   --->   "%tmp_8_6 = icmp ult i32 %j1_6, %tmp_4_6" [ntt.c:44]   --->   Operation 497 'icmp' 'tmp_8_6' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 498 [1/1] (0.00ns)   --->   "br i1 %tmp_8_6, label %42, label %39" [ntt.c:44]   --->   Operation 498 'br' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 499 [1/1] (2.18ns)   --->   "%tmp_9_6 = add i32 2, %j1_6" [ntt.c:48]   --->   Operation 499 'add' 'tmp_9_6' <Predicate = (tmp_8_6)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_6_28 = zext i32 %tmp_9_6 to i64" [ntt.c:48]   --->   Operation 500 'zext' 'tmp_6_28' <Predicate = (tmp_8_6)> <Delay = 0.00>
ST_52 : Operation 501 [1/1] (0.00ns)   --->   "%p_addr_12 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_6_28" [ntt.c:48]   --->   Operation 501 'getelementptr' 'p_addr_12' <Predicate = (tmp_8_6)> <Delay = 0.00>
ST_52 : Operation 502 [2/2] (2.77ns)   --->   "%p_load_6 = load i32* %p_addr_12, align 4" [ntt.c:48]   --->   Operation 502 'load' 'p_load_6' <Predicate = (tmp_8_6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_52 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_10_6 = zext i32 %j1_6 to i64" [ntt.c:49]   --->   Operation 503 'zext' 'tmp_10_6' <Predicate = (tmp_8_6)> <Delay = 0.00>
ST_52 : Operation 504 [1/1] (0.00ns)   --->   "%p_addr_13 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_10_6" [ntt.c:49]   --->   Operation 504 'getelementptr' 'p_addr_13' <Predicate = (tmp_8_6)> <Delay = 0.00>
ST_52 : Operation 505 [1/1] (2.18ns)   --->   "%j_1_6 = add i32 1, %j1_6" [ntt.c:44]   --->   Operation 505 'add' 'j_1_6' <Predicate = (tmp_8_6)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 506 [1/1] (2.18ns)   --->   "%tmp_14_6 = add i32 %start_6, 2" [ntt.c:42]   --->   Operation 506 'add' 'tmp_14_6' <Predicate = (!tmp_8_6)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 507 [1/1] (0.00ns)   --->   "br label %38" [ntt.c:42]   --->   Operation 507 'br' <Predicate = (!tmp_8_6)> <Delay = 0.00>

State 53 <SV = 10> <Delay = 2.77>
ST_53 : Operation 508 [1/2] (2.77ns)   --->   "%p_load_6 = load i32* %p_addr_12, align 4" [ntt.c:48]   --->   Operation 508 'load' 'p_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 54 <SV = 11> <Delay = 6.88>
ST_54 : Operation 509 [1/1] (0.00ns)   --->   "%tmp_2_6_cast = zext i32 %p_load_6 to i55" [ntt.c:48]   --->   Operation 509 'zext' 'tmp_2_6_cast' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 510 [1/1] (6.88ns)   --->   "%a_assign_6 = mul i55 %tmp_6_6_cast, %tmp_2_6_cast" [ntt.c:48]   --->   Operation 510 'mul' 'a_assign_6' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 511 [1/1] (0.00ns)   --->   "%temp_12 = trunc i55 %a_assign_6 to i32" [reduce.c:47->ntt.c:48]   --->   Operation 511 'trunc' 'temp_12' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_60 = trunc i55 %a_assign_6 to i6" [ntt.c:48]   --->   Operation 512 'trunc' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 513 [1/1] (0.00ns)   --->   "%tmp_61 = trunc i55 %a_assign_6 to i9" [ntt.c:48]   --->   Operation 513 'trunc' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_62 = trunc i55 %a_assign_6 to i19" [ntt.c:48]   --->   Operation 514 'trunc' 'tmp_62' <Predicate = true> <Delay = 0.00>

State 55 <SV = 12> <Delay = 5.89>
ST_55 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_i6 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %tmp_60, i26 0)" [reduce.c:49->ntt.c:48]   --->   Operation 515 'bitconcatenate' 'tmp_i6' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_i6_29 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_61, i23 0)" [reduce.c:49->ntt.c:48]   --->   Operation 516 'bitconcatenate' 'tmp_i6_29' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_1_i6 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %tmp_62, i13 0)" [reduce.c:49->ntt.c:48]   --->   Operation 517 'bitconcatenate' 'tmp_1_i6' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 518 [1/1] (2.18ns)   --->   "%sum_neg_i6 = sub i32 %tmp_i6_29, %temp_12" [reduce.c:49->ntt.c:48]   --->   Operation 518 'sub' 'sum_neg_i6' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 519 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sum3_neg_i6 = sub i32 %sum_neg_i6, %tmp_i6" [reduce.c:49->ntt.c:48]   --->   Operation 519 'sub' 'sum3_neg_i6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 520 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%temp_13 = sub i32 %sum3_neg_i6, %tmp_1_i6" [reduce.c:49->ntt.c:48]   --->   Operation 520 'sub' 'temp_13' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 56 <SV = 13> <Delay = 8.36>
ST_56 : Operation 521 [1/1] (0.00ns)   --->   "%t_18_cast = zext i32 %temp_13 to i55" [reduce.c:52->ntt.c:48]   --->   Operation 521 'zext' 't_18_cast' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 522 [1/1] (0.00ns)   --->   "%tmp_2_i6 = call i55 @_ssdm_op_BitConcatenate.i55.i32.i23(i32 %temp_13, i23 0)" [reduce.c:55->ntt.c:48]   --->   Operation 522 'bitconcatenate' 'tmp_2_i6' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_2_i6_cast = zext i55 %tmp_2_i6 to i56" [reduce.c:55->ntt.c:48]   --->   Operation 523 'zext' 'tmp_2_i6_cast' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_3_i6 = call i45 @_ssdm_op_BitConcatenate.i45.i32.i13(i32 %temp_13, i13 0)" [reduce.c:55->ntt.c:48]   --->   Operation 524 'bitconcatenate' 'tmp_3_i6' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_3_i6_cast = zext i45 %tmp_3_i6 to i57" [reduce.c:55->ntt.c:48]   --->   Operation 525 'zext' 'tmp_3_i6_cast' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 526 [1/1] (2.77ns)   --->   "%tmp7 = add i55 %t_18_cast, %a_assign_6" [reduce.c:55->ntt.c:48]   --->   Operation 526 'add' 'tmp7' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 527 [1/1] (0.00ns)   --->   "%tmp7_cast = zext i55 %tmp7 to i56" [reduce.c:55->ntt.c:48]   --->   Operation 527 'zext' 'tmp7_cast' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 528 [1/1] (2.77ns)   --->   "%tmp_5_i6 = add i56 %tmp_2_i6_cast, %tmp7_cast" [reduce.c:55->ntt.c:48]   --->   Operation 528 'add' 'tmp_5_i6' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_5_i6_cast = zext i56 %tmp_5_i6 to i57" [reduce.c:55->ntt.c:48]   --->   Operation 529 'zext' 'tmp_5_i6_cast' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 530 [1/1] (2.80ns)   --->   "%t_6 = sub i57 %tmp_5_i6_cast, %tmp_3_i6_cast" [reduce.c:55->ntt.c:48]   --->   Operation 530 'sub' 't_6' <Predicate = true> <Delay = 2.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 531 [1/1] (0.00ns)   --->   "%tmp_34 = call i25 @_ssdm_op_PartSelect.i25.i57.i32.i32(i57 %t_6, i32 32, i32 56)" [reduce.c:57->ntt.c:48]   --->   Operation 531 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 532 [2/2] (2.77ns)   --->   "%p_load_20 = load i32* %p_addr_13, align 4" [ntt.c:49]   --->   Operation 532 'load' 'p_load_20' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_56 : Operation 533 [2/2] (2.77ns)   --->   "%p_load_21 = load i32* %p_addr_13, align 4" [ntt.c:50]   --->   Operation 533 'load' 'p_load_21' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 57 <SV = 14> <Delay = 7.72>
ST_57 : Operation 534 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2112) nounwind" [ntt.c:44]   --->   Operation 534 'specloopname' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_35 = sext i25 %tmp_34 to i32" [reduce.c:57->ntt.c:48]   --->   Operation 535 'sext' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_38_cast = sext i25 %tmp_34 to i26" [ntt.c:49]   --->   Operation 536 'sext' 'tmp_38_cast' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 537 [1/2] (2.77ns)   --->   "%p_load_20 = load i32* %p_addr_13, align 4" [ntt.c:49]   --->   Operation 537 'load' 'p_load_20' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_57 : Operation 538 [1/1] (2.03ns)   --->   "%tmp_11_6 = sub i26 16760834, %tmp_38_cast" [ntt.c:49]   --->   Operation 538 'sub' 'tmp_11_6' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_11_6_cast = sext i26 %tmp_11_6 to i32" [ntt.c:49]   --->   Operation 539 'sext' 'tmp_11_6_cast' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 540 [1/1] (2.18ns)   --->   "%tmp_12_6 = add i32 %tmp_11_6_cast, %p_load_20" [ntt.c:49]   --->   Operation 540 'add' 'tmp_12_6' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 541 [1/1] (2.77ns)   --->   "store i32 %tmp_12_6, i32* %p_addr_12, align 4" [ntt.c:49]   --->   Operation 541 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_57 : Operation 542 [1/2] (2.77ns)   --->   "%p_load_21 = load i32* %p_addr_13, align 4" [ntt.c:50]   --->   Operation 542 'load' 'p_load_21' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_57 : Operation 543 [1/1] (2.18ns)   --->   "%tmp_13_6 = add i32 %tmp_35, %p_load_21" [ntt.c:50]   --->   Operation 543 'add' 'tmp_13_6' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 544 [1/1] (2.77ns)   --->   "store i32 %tmp_13_6, i32* %p_addr_13, align 4" [ntt.c:50]   --->   Operation 544 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_57 : Operation 545 [1/1] (0.00ns)   --->   "br label %40" [ntt.c:44]   --->   Operation 545 'br' <Predicate = true> <Delay = 0.00>

State 58 <SV = 8> <Delay = 2.77>
ST_58 : Operation 546 [1/1] (0.00ns)   --->   "%j_7 = phi i9 [ 0, %37 ], [ %tmp_14_7, %45 ]" [ntt.c:42]   --->   Operation 546 'phi' 'j_7' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 547 [1/1] (0.00ns)   --->   "%k_1_7 = phi i32 [ 128, %37 ], [ %k_2_7, %45 ]" [ntt.c:43]   --->   Operation 547 'phi' 'k_1_7' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 548 [1/1] (0.00ns)   --->   "%tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %j_7, i32 8)" [ntt.c:42]   --->   Operation 548 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 549 [1/1] (0.00ns)   --->   "br i1 %tmp_58, label %43, label %47" [ntt.c:42]   --->   Operation 549 'br' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 550 [1/1] (2.18ns)   --->   "%k_2_7 = add i32 %k_1_7, 1" [ntt.c:43]   --->   Operation 550 'add' 'k_2_7' <Predicate = (!tmp_58)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 551 [1/1] (0.00ns)   --->   "%tmp_3_7 = zext i32 %k_1_7 to i64" [ntt.c:43]   --->   Operation 551 'zext' 'tmp_3_7' <Predicate = (!tmp_58)> <Delay = 0.00>
ST_58 : Operation 552 [1/1] (0.00ns)   --->   "%zetas_addr_7 = getelementptr [256 x i23]* @zetas, i64 0, i64 %tmp_3_7" [ntt.c:43]   --->   Operation 552 'getelementptr' 'zetas_addr_7' <Predicate = (!tmp_58)> <Delay = 0.00>
ST_58 : Operation 553 [2/2] (2.77ns)   --->   "%zetas_load_7 = load i23* %zetas_addr_7, align 4" [ntt.c:43]   --->   Operation 553 'load' 'zetas_load_7' <Predicate = (!tmp_58)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_58 : Operation 554 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str110, i32 %tmp_19) nounwind" [ntt.c:53]   --->   Operation 554 'specregionend' 'empty_30' <Predicate = (tmp_58)> <Delay = 0.00>
ST_58 : Operation 555 [1/1] (0.00ns)   --->   "ret void" [ntt.c:54]   --->   Operation 555 'ret' <Predicate = (tmp_58)> <Delay = 0.00>

State 59 <SV = 9> <Delay = 4.14>
ST_59 : Operation 556 [1/2] (2.77ns)   --->   "%zetas_load_7 = load i23* %zetas_addr_7, align 4" [ntt.c:43]   --->   Operation 556 'load' 'zetas_load_7' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_59 : Operation 557 [1/1] (1.73ns)   --->   "%tmp_4_7 = add i9 %j_7, 1" [ntt.c:44]   --->   Operation 557 'add' 'tmp_4_7' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 558 [1/1] (1.34ns)   --->   "%tmp_5_7 = icmp ugt i9 %j_7, %tmp_4_7" [ntt.c:42]   --->   Operation 558 'icmp' 'tmp_5_7' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 559 [1/1] (1.07ns)   --->   "%start_7 = select i1 %tmp_5_7, i9 %j_7, i9 %tmp_4_7" [ntt.c:42]   --->   Operation 559 'select' 'start_7' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 560 [1/1] (0.00ns)   --->   "%tmp_6_7_cast = zext i23 %zetas_load_7 to i55" [ntt.c:44]   --->   Operation 560 'zext' 'tmp_6_7_cast' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 561 [1/1] (1.35ns)   --->   "br label %46" [ntt.c:44]   --->   Operation 561 'br' <Predicate = true> <Delay = 1.35>

State 60 <SV = 10> <Delay = 4.50>
ST_60 : Operation 562 [1/1] (0.00ns)   --->   "%j1_7 = phi i9 [ %j_7, %47 ], [ %tmp_9_7, %48 ]" [ntt.c:42]   --->   Operation 562 'phi' 'j1_7' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 563 [1/1] (1.34ns)   --->   "%tmp_8_7 = icmp ult i9 %j1_7, %tmp_4_7" [ntt.c:44]   --->   Operation 563 'icmp' 'tmp_8_7' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 564 [1/1] (0.00ns)   --->   "br i1 %tmp_8_7, label %48, label %45" [ntt.c:44]   --->   Operation 564 'br' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 565 [1/1] (1.73ns)   --->   "%tmp_9_7 = add i9 1, %j1_7" [ntt.c:48]   --->   Operation 565 'add' 'tmp_9_7' <Predicate = (tmp_8_7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 566 [1/1] (0.00ns)   --->   "%tmp_7_31 = zext i9 %tmp_9_7 to i64" [ntt.c:48]   --->   Operation 566 'zext' 'tmp_7_31' <Predicate = (tmp_8_7)> <Delay = 0.00>
ST_60 : Operation 567 [1/1] (0.00ns)   --->   "%p_addr_14 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_7_31" [ntt.c:48]   --->   Operation 567 'getelementptr' 'p_addr_14' <Predicate = (tmp_8_7)> <Delay = 0.00>
ST_60 : Operation 568 [2/2] (2.77ns)   --->   "%p_load_7 = load i32* %p_addr_14, align 4" [ntt.c:48]   --->   Operation 568 'load' 'p_load_7' <Predicate = (tmp_8_7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_60 : Operation 569 [1/1] (0.00ns)   --->   "%tmp_10_7 = zext i9 %j1_7 to i64" [ntt.c:49]   --->   Operation 569 'zext' 'tmp_10_7' <Predicate = (tmp_8_7)> <Delay = 0.00>
ST_60 : Operation 570 [1/1] (0.00ns)   --->   "%p_addr_15 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_10_7" [ntt.c:49]   --->   Operation 570 'getelementptr' 'p_addr_15' <Predicate = (tmp_8_7)> <Delay = 0.00>
ST_60 : Operation 571 [1/1] (1.73ns)   --->   "%tmp_14_7 = add i9 %start_7, 1" [ntt.c:42]   --->   Operation 571 'add' 'tmp_14_7' <Predicate = (!tmp_8_7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 572 [1/1] (0.00ns)   --->   "br label %44" [ntt.c:42]   --->   Operation 572 'br' <Predicate = (!tmp_8_7)> <Delay = 0.00>

State 61 <SV = 11> <Delay = 2.77>
ST_61 : Operation 573 [1/2] (2.77ns)   --->   "%p_load_7 = load i32* %p_addr_14, align 4" [ntt.c:48]   --->   Operation 573 'load' 'p_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 62 <SV = 12> <Delay = 6.88>
ST_62 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_2_7_cast = zext i32 %p_load_7 to i55" [ntt.c:48]   --->   Operation 574 'zext' 'tmp_2_7_cast' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 575 [1/1] (6.88ns)   --->   "%a_assign_7 = mul i55 %tmp_6_7_cast, %tmp_2_7_cast" [ntt.c:48]   --->   Operation 575 'mul' 'a_assign_7' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 576 [1/1] (0.00ns)   --->   "%temp_14 = trunc i55 %a_assign_7 to i32" [reduce.c:47->ntt.c:48]   --->   Operation 576 'trunc' 'temp_14' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 577 [1/1] (0.00ns)   --->   "%tmp_64 = trunc i55 %a_assign_7 to i6" [ntt.c:48]   --->   Operation 577 'trunc' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 578 [1/1] (0.00ns)   --->   "%tmp_65 = trunc i55 %a_assign_7 to i9" [ntt.c:48]   --->   Operation 578 'trunc' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 579 [1/1] (0.00ns)   --->   "%tmp_66 = trunc i55 %a_assign_7 to i19" [ntt.c:48]   --->   Operation 579 'trunc' 'tmp_66' <Predicate = true> <Delay = 0.00>

State 63 <SV = 13> <Delay = 5.89>
ST_63 : Operation 580 [1/1] (0.00ns)   --->   "%tmp_i7 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %tmp_64, i26 0)" [reduce.c:49->ntt.c:48]   --->   Operation 580 'bitconcatenate' 'tmp_i7' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 581 [1/1] (0.00ns)   --->   "%tmp_i7_32 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_65, i23 0)" [reduce.c:49->ntt.c:48]   --->   Operation 581 'bitconcatenate' 'tmp_i7_32' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_1_i7 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %tmp_66, i13 0)" [reduce.c:49->ntt.c:48]   --->   Operation 582 'bitconcatenate' 'tmp_1_i7' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 583 [1/1] (2.18ns)   --->   "%sum_neg_i7 = sub i32 %tmp_i7_32, %temp_14" [reduce.c:49->ntt.c:48]   --->   Operation 583 'sub' 'sum_neg_i7' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 584 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sum3_neg_i7 = sub i32 %sum_neg_i7, %tmp_i7" [reduce.c:49->ntt.c:48]   --->   Operation 584 'sub' 'sum3_neg_i7' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 585 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%temp_15 = sub i32 %sum3_neg_i7, %tmp_1_i7" [reduce.c:49->ntt.c:48]   --->   Operation 585 'sub' 'temp_15' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 64 <SV = 14> <Delay = 8.36>
ST_64 : Operation 586 [1/1] (0.00ns)   --->   "%t_21_cast = zext i32 %temp_15 to i55" [reduce.c:52->ntt.c:48]   --->   Operation 586 'zext' 't_21_cast' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 587 [1/1] (0.00ns)   --->   "%tmp_2_i7 = call i55 @_ssdm_op_BitConcatenate.i55.i32.i23(i32 %temp_15, i23 0)" [reduce.c:55->ntt.c:48]   --->   Operation 587 'bitconcatenate' 'tmp_2_i7' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 588 [1/1] (0.00ns)   --->   "%tmp_2_i7_cast = zext i55 %tmp_2_i7 to i56" [reduce.c:55->ntt.c:48]   --->   Operation 588 'zext' 'tmp_2_i7_cast' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 589 [1/1] (0.00ns)   --->   "%tmp_3_i7 = call i45 @_ssdm_op_BitConcatenate.i45.i32.i13(i32 %temp_15, i13 0)" [reduce.c:55->ntt.c:48]   --->   Operation 589 'bitconcatenate' 'tmp_3_i7' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 590 [1/1] (0.00ns)   --->   "%tmp_3_i7_cast = zext i45 %tmp_3_i7 to i57" [reduce.c:55->ntt.c:48]   --->   Operation 590 'zext' 'tmp_3_i7_cast' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 591 [1/1] (2.77ns)   --->   "%tmp8 = add i55 %t_21_cast, %a_assign_7" [reduce.c:55->ntt.c:48]   --->   Operation 591 'add' 'tmp8' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 592 [1/1] (0.00ns)   --->   "%tmp8_cast = zext i55 %tmp8 to i56" [reduce.c:55->ntt.c:48]   --->   Operation 592 'zext' 'tmp8_cast' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 593 [1/1] (2.77ns)   --->   "%tmp_5_i7 = add i56 %tmp_2_i7_cast, %tmp8_cast" [reduce.c:55->ntt.c:48]   --->   Operation 593 'add' 'tmp_5_i7' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_5_i7_cast = zext i56 %tmp_5_i7 to i57" [reduce.c:55->ntt.c:48]   --->   Operation 594 'zext' 'tmp_5_i7_cast' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 595 [1/1] (2.80ns)   --->   "%t_7 = sub i57 %tmp_5_i7_cast, %tmp_3_i7_cast" [reduce.c:55->ntt.c:48]   --->   Operation 595 'sub' 't_7' <Predicate = true> <Delay = 2.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 596 [1/1] (0.00ns)   --->   "%tmp_37 = call i25 @_ssdm_op_PartSelect.i25.i57.i32.i32(i57 %t_7, i32 32, i32 56)" [reduce.c:57->ntt.c:48]   --->   Operation 596 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 597 [2/2] (2.77ns)   --->   "%p_load_22 = load i32* %p_addr_15, align 4" [ntt.c:49]   --->   Operation 597 'load' 'p_load_22' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_64 : Operation 598 [2/2] (2.77ns)   --->   "%p_load_23 = load i32* %p_addr_15, align 4" [ntt.c:50]   --->   Operation 598 'load' 'p_load_23' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 65 <SV = 15> <Delay = 7.72>
ST_65 : Operation 599 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2112) nounwind" [ntt.c:44]   --->   Operation 599 'specloopname' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_38 = sext i25 %tmp_37 to i32" [reduce.c:57->ntt.c:48]   --->   Operation 600 'sext' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 601 [1/1] (0.00ns)   --->   "%tmp_41_cast = sext i25 %tmp_37 to i26" [ntt.c:49]   --->   Operation 601 'sext' 'tmp_41_cast' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 602 [1/2] (2.77ns)   --->   "%p_load_22 = load i32* %p_addr_15, align 4" [ntt.c:49]   --->   Operation 602 'load' 'p_load_22' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_65 : Operation 603 [1/1] (2.03ns)   --->   "%tmp_11_7 = sub i26 16760834, %tmp_41_cast" [ntt.c:49]   --->   Operation 603 'sub' 'tmp_11_7' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 604 [1/1] (0.00ns)   --->   "%tmp_11_7_cast = sext i26 %tmp_11_7 to i32" [ntt.c:49]   --->   Operation 604 'sext' 'tmp_11_7_cast' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 605 [1/1] (2.18ns)   --->   "%tmp_12_7 = add i32 %tmp_11_7_cast, %p_load_22" [ntt.c:49]   --->   Operation 605 'add' 'tmp_12_7' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 606 [1/1] (2.77ns)   --->   "store i32 %tmp_12_7, i32* %p_addr_14, align 4" [ntt.c:49]   --->   Operation 606 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_65 : Operation 607 [1/2] (2.77ns)   --->   "%p_load_23 = load i32* %p_addr_15, align 4" [ntt.c:50]   --->   Operation 607 'load' 'p_load_23' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_65 : Operation 608 [1/1] (2.18ns)   --->   "%tmp_13_7 = add i32 %tmp_38, %p_load_23" [ntt.c:50]   --->   Operation 608 'add' 'tmp_13_7' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 609 [1/1] (2.77ns)   --->   "store i32 %tmp_13_7, i32* %p_addr_15, align 4" [ntt.c:50]   --->   Operation 609 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_65 : Operation 610 [1/1] (0.00ns)   --->   "br label %46" [ntt.c:44]   --->   Operation 610 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', ntt.c:42) with incoming values : ('tmp_14', ntt.c:42) [8]  (1.35 ns)

 <State 2>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_1', ntt.c:43) with incoming values : ('k_2', ntt.c:43) [9]  (0 ns)
	'getelementptr' operation ('zetas_addr', ntt.c:43) [16]  (0 ns)
	'load' operation ('zetas_load', ntt.c:43) on array 'zetas' [17]  (2.77 ns)

 <State 3>: 5.06ns
The critical path consists of the following:
	'add' operation ('tmp_4', ntt.c:44) [18]  (2.18 ns)
	'icmp' operation ('tmp_5', ntt.c:42) [19]  (2.11 ns)
	'select' operation ('start', ntt.c:42) [20]  (0.773 ns)

 <State 4>: 4.95ns
The critical path consists of the following:
	'phi' operation ('j1', ntt.c:42) with incoming values : ('j_1', ntt.c:44) ('tmp_14', ntt.c:42) [24]  (0 ns)
	'add' operation ('tmp_9', ntt.c:48) [29]  (2.18 ns)
	'getelementptr' operation ('p_addr', ntt.c:48) [31]  (0 ns)
	'load' operation ('p_load', ntt.c:48) on array 'p' [32]  (2.77 ns)

 <State 5>: 2.77ns
The critical path consists of the following:
	'load' operation ('p_load', ntt.c:48) on array 'p' [32]  (2.77 ns)

 <State 6>: 6.88ns
The critical path consists of the following:
	'mul' operation ('a', ntt.c:48) [34]  (6.88 ns)

 <State 7>: 5.9ns
The critical path consists of the following:
	'sub' operation ('sum_neg_i', reduce.c:49->ntt.c:48) [42]  (2.18 ns)
	'sub' operation ('sum3_neg_i', reduce.c:49->ntt.c:48) [43]  (0 ns)
	'sub' operation ('temp', reduce.c:49->ntt.c:48) [44]  (3.72 ns)

 <State 8>: 8.36ns
The critical path consists of the following:
	'add' operation ('tmp1', reduce.c:55->ntt.c:48) [50]  (2.78 ns)
	'add' operation ('tmp_5_i', reduce.c:55->ntt.c:48) [52]  (2.78 ns)
	'sub' operation ('t', reduce.c:55->ntt.c:48) [54]  (2.8 ns)

 <State 9>: 7.72ns
The critical path consists of the following:
	'load' operation ('p_load_1', ntt.c:49) on array 'p' [60]  (2.77 ns)
	'add' operation ('tmp_12', ntt.c:49) [63]  (2.18 ns)
	'store' operation (ntt.c:49) of variable 'tmp_12', ntt.c:49 on array 'p' [64]  (2.77 ns)

 <State 10>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_1_1', ntt.c:43) with incoming values : ('k_2_1', ntt.c:43) [79]  (0 ns)
	'getelementptr' operation ('zetas_addr_1', ntt.c:43) [86]  (0 ns)
	'load' operation ('zetas_load_1', ntt.c:43) on array 'zetas' [87]  (2.77 ns)

 <State 11>: 5.06ns
The critical path consists of the following:
	'add' operation ('tmp_4_1', ntt.c:44) [88]  (2.18 ns)
	'icmp' operation ('tmp_5_1', ntt.c:42) [89]  (2.11 ns)
	'select' operation ('start_1', ntt.c:42) [90]  (0.773 ns)

 <State 12>: 4.95ns
The critical path consists of the following:
	'phi' operation ('j1_1', ntt.c:42) with incoming values : ('j_1_1', ntt.c:44) ('tmp_14_1', ntt.c:42) [94]  (0 ns)
	'add' operation ('tmp_9_1', ntt.c:48) [99]  (2.18 ns)
	'getelementptr' operation ('p_addr_2', ntt.c:48) [101]  (0 ns)
	'load' operation ('p_load_8', ntt.c:48) on array 'p' [102]  (2.77 ns)

 <State 13>: 2.77ns
The critical path consists of the following:
	'load' operation ('p_load_8', ntt.c:48) on array 'p' [102]  (2.77 ns)

 <State 14>: 6.88ns
The critical path consists of the following:
	'mul' operation ('a', ntt.c:48) [104]  (6.88 ns)

 <State 15>: 5.9ns
The critical path consists of the following:
	'sub' operation ('sum_neg_i1', reduce.c:49->ntt.c:48) [112]  (2.18 ns)
	'sub' operation ('sum3_neg_i1', reduce.c:49->ntt.c:48) [113]  (0 ns)
	'sub' operation ('temp', reduce.c:49->ntt.c:48) [114]  (3.72 ns)

 <State 16>: 8.36ns
The critical path consists of the following:
	'add' operation ('tmp2', reduce.c:55->ntt.c:48) [120]  (2.78 ns)
	'add' operation ('tmp_5_i1', reduce.c:55->ntt.c:48) [122]  (2.78 ns)
	'sub' operation ('t', reduce.c:55->ntt.c:48) [124]  (2.8 ns)

 <State 17>: 7.72ns
The critical path consists of the following:
	'load' operation ('p_load_9', ntt.c:49) on array 'p' [130]  (2.77 ns)
	'add' operation ('tmp_12_1', ntt.c:49) [133]  (2.18 ns)
	'store' operation (ntt.c:49) of variable 'tmp_12_1', ntt.c:49 on array 'p' [134]  (2.77 ns)

 <State 18>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_1_2', ntt.c:43) with incoming values : ('k_2_2', ntt.c:43) [149]  (0 ns)
	'getelementptr' operation ('zetas_addr_2', ntt.c:43) [156]  (0 ns)
	'load' operation ('zetas_load_2', ntt.c:43) on array 'zetas' [157]  (2.77 ns)

 <State 19>: 5.06ns
The critical path consists of the following:
	'add' operation ('tmp_4_2', ntt.c:44) [158]  (2.18 ns)
	'icmp' operation ('tmp_5_2', ntt.c:42) [159]  (2.11 ns)
	'select' operation ('start_2', ntt.c:42) [160]  (0.773 ns)

 <State 20>: 4.95ns
The critical path consists of the following:
	'phi' operation ('j1_2', ntt.c:42) with incoming values : ('j_1_2', ntt.c:44) ('tmp_14_2', ntt.c:42) [164]  (0 ns)
	'add' operation ('tmp_9_2', ntt.c:48) [169]  (2.18 ns)
	'getelementptr' operation ('p_addr_4', ntt.c:48) [171]  (0 ns)
	'load' operation ('p_load_11', ntt.c:48) on array 'p' [172]  (2.77 ns)

 <State 21>: 2.77ns
The critical path consists of the following:
	'load' operation ('p_load_11', ntt.c:48) on array 'p' [172]  (2.77 ns)

 <State 22>: 6.88ns
The critical path consists of the following:
	'mul' operation ('a', ntt.c:48) [174]  (6.88 ns)

 <State 23>: 5.9ns
The critical path consists of the following:
	'sub' operation ('sum_neg_i2', reduce.c:49->ntt.c:48) [182]  (2.18 ns)
	'sub' operation ('sum3_neg_i2', reduce.c:49->ntt.c:48) [183]  (0 ns)
	'sub' operation ('temp', reduce.c:49->ntt.c:48) [184]  (3.72 ns)

 <State 24>: 8.36ns
The critical path consists of the following:
	'add' operation ('tmp3', reduce.c:55->ntt.c:48) [190]  (2.78 ns)
	'add' operation ('tmp_5_i2', reduce.c:55->ntt.c:48) [192]  (2.78 ns)
	'sub' operation ('t', reduce.c:55->ntt.c:48) [194]  (2.8 ns)

 <State 25>: 7.72ns
The critical path consists of the following:
	'load' operation ('p_load_12', ntt.c:49) on array 'p' [200]  (2.77 ns)
	'add' operation ('tmp_12_2', ntt.c:49) [203]  (2.18 ns)
	'store' operation (ntt.c:49) of variable 'tmp_12_2', ntt.c:49 on array 'p' [204]  (2.77 ns)

 <State 26>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_1_3', ntt.c:43) with incoming values : ('k_2_3', ntt.c:43) [219]  (0 ns)
	'getelementptr' operation ('zetas_addr_3', ntt.c:43) [226]  (0 ns)
	'load' operation ('zetas_load_3', ntt.c:43) on array 'zetas' [227]  (2.77 ns)

 <State 27>: 5.06ns
The critical path consists of the following:
	'add' operation ('tmp_4_3', ntt.c:44) [228]  (2.18 ns)
	'icmp' operation ('tmp_5_3', ntt.c:42) [229]  (2.11 ns)
	'select' operation ('start_3', ntt.c:42) [230]  (0.773 ns)

 <State 28>: 4.95ns
The critical path consists of the following:
	'phi' operation ('j1_3', ntt.c:42) with incoming values : ('j_1_3', ntt.c:44) ('tmp_14_3', ntt.c:42) [234]  (0 ns)
	'add' operation ('tmp_9_3', ntt.c:48) [239]  (2.18 ns)
	'getelementptr' operation ('p_addr_6', ntt.c:48) [241]  (0 ns)
	'load' operation ('p_load_3', ntt.c:48) on array 'p' [242]  (2.77 ns)

 <State 29>: 2.77ns
The critical path consists of the following:
	'load' operation ('p_load_3', ntt.c:48) on array 'p' [242]  (2.77 ns)

 <State 30>: 6.88ns
The critical path consists of the following:
	'mul' operation ('a', ntt.c:48) [244]  (6.88 ns)

 <State 31>: 5.9ns
The critical path consists of the following:
	'sub' operation ('sum_neg_i3', reduce.c:49->ntt.c:48) [252]  (2.18 ns)
	'sub' operation ('sum3_neg_i3', reduce.c:49->ntt.c:48) [253]  (0 ns)
	'sub' operation ('temp', reduce.c:49->ntt.c:48) [254]  (3.72 ns)

 <State 32>: 8.36ns
The critical path consists of the following:
	'add' operation ('tmp4', reduce.c:55->ntt.c:48) [260]  (2.78 ns)
	'add' operation ('tmp_5_i3', reduce.c:55->ntt.c:48) [262]  (2.78 ns)
	'sub' operation ('t', reduce.c:55->ntt.c:48) [264]  (2.8 ns)

 <State 33>: 7.72ns
The critical path consists of the following:
	'load' operation ('p_load_14', ntt.c:49) on array 'p' [270]  (2.77 ns)
	'add' operation ('tmp_12_3', ntt.c:49) [273]  (2.18 ns)
	'store' operation (ntt.c:49) of variable 'tmp_12_3', ntt.c:49 on array 'p' [274]  (2.77 ns)

 <State 34>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_1_4', ntt.c:43) with incoming values : ('k_2_4', ntt.c:43) [289]  (0 ns)
	'getelementptr' operation ('zetas_addr_4', ntt.c:43) [296]  (0 ns)
	'load' operation ('zetas_load_4', ntt.c:43) on array 'zetas' [297]  (2.77 ns)

 <State 35>: 5.06ns
The critical path consists of the following:
	'add' operation ('tmp_4_4', ntt.c:44) [298]  (2.18 ns)
	'icmp' operation ('tmp_5_4', ntt.c:42) [299]  (2.11 ns)
	'select' operation ('start_4', ntt.c:42) [300]  (0.773 ns)

 <State 36>: 4.95ns
The critical path consists of the following:
	'phi' operation ('j1_4', ntt.c:42) with incoming values : ('j_1_4', ntt.c:44) ('tmp_14_4', ntt.c:42) [304]  (0 ns)
	'add' operation ('tmp_9_4', ntt.c:48) [309]  (2.18 ns)
	'getelementptr' operation ('p_addr_8', ntt.c:48) [311]  (0 ns)
	'load' operation ('p_load_4', ntt.c:48) on array 'p' [312]  (2.77 ns)

 <State 37>: 2.77ns
The critical path consists of the following:
	'load' operation ('p_load_4', ntt.c:48) on array 'p' [312]  (2.77 ns)

 <State 38>: 6.88ns
The critical path consists of the following:
	'mul' operation ('a', ntt.c:48) [314]  (6.88 ns)

 <State 39>: 5.9ns
The critical path consists of the following:
	'sub' operation ('sum_neg_i4', reduce.c:49->ntt.c:48) [322]  (2.18 ns)
	'sub' operation ('sum3_neg_i4', reduce.c:49->ntt.c:48) [323]  (0 ns)
	'sub' operation ('temp', reduce.c:49->ntt.c:48) [324]  (3.72 ns)

 <State 40>: 8.36ns
The critical path consists of the following:
	'add' operation ('tmp5', reduce.c:55->ntt.c:48) [330]  (2.78 ns)
	'add' operation ('tmp_5_i4', reduce.c:55->ntt.c:48) [332]  (2.78 ns)
	'sub' operation ('t', reduce.c:55->ntt.c:48) [334]  (2.8 ns)

 <State 41>: 7.72ns
The critical path consists of the following:
	'load' operation ('p_load_16', ntt.c:49) on array 'p' [340]  (2.77 ns)
	'add' operation ('tmp_12_4', ntt.c:49) [343]  (2.18 ns)
	'store' operation (ntt.c:49) of variable 'tmp_12_4', ntt.c:49 on array 'p' [344]  (2.77 ns)

 <State 42>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_1_5', ntt.c:43) with incoming values : ('k_2_5', ntt.c:43) [359]  (0 ns)
	'getelementptr' operation ('zetas_addr_5', ntt.c:43) [366]  (0 ns)
	'load' operation ('zetas_load_5', ntt.c:43) on array 'zetas' [367]  (2.77 ns)

 <State 43>: 5.06ns
The critical path consists of the following:
	'add' operation ('tmp_4_5', ntt.c:44) [368]  (2.18 ns)
	'icmp' operation ('tmp_5_5', ntt.c:42) [369]  (2.11 ns)
	'select' operation ('start_5', ntt.c:42) [370]  (0.773 ns)

 <State 44>: 4.95ns
The critical path consists of the following:
	'phi' operation ('j1_5', ntt.c:42) with incoming values : ('j_1_5', ntt.c:44) ('tmp_14_5', ntt.c:42) [374]  (0 ns)
	'add' operation ('tmp_9_5', ntt.c:48) [379]  (2.18 ns)
	'getelementptr' operation ('p_addr_10', ntt.c:48) [381]  (0 ns)
	'load' operation ('p_load_5', ntt.c:48) on array 'p' [382]  (2.77 ns)

 <State 45>: 2.77ns
The critical path consists of the following:
	'load' operation ('p_load_5', ntt.c:48) on array 'p' [382]  (2.77 ns)

 <State 46>: 6.88ns
The critical path consists of the following:
	'mul' operation ('a', ntt.c:48) [384]  (6.88 ns)

 <State 47>: 5.9ns
The critical path consists of the following:
	'sub' operation ('sum_neg_i5', reduce.c:49->ntt.c:48) [392]  (2.18 ns)
	'sub' operation ('sum3_neg_i5', reduce.c:49->ntt.c:48) [393]  (0 ns)
	'sub' operation ('temp', reduce.c:49->ntt.c:48) [394]  (3.72 ns)

 <State 48>: 8.36ns
The critical path consists of the following:
	'add' operation ('tmp6', reduce.c:55->ntt.c:48) [400]  (2.78 ns)
	'add' operation ('tmp_5_i5', reduce.c:55->ntt.c:48) [402]  (2.78 ns)
	'sub' operation ('t', reduce.c:55->ntt.c:48) [404]  (2.8 ns)

 <State 49>: 7.72ns
The critical path consists of the following:
	'load' operation ('p_load_18', ntt.c:49) on array 'p' [410]  (2.77 ns)
	'add' operation ('tmp_12_5', ntt.c:49) [413]  (2.18 ns)
	'store' operation (ntt.c:49) of variable 'tmp_12_5', ntt.c:49 on array 'p' [414]  (2.77 ns)

 <State 50>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_1_6', ntt.c:43) with incoming values : ('k_2_6', ntt.c:43) [429]  (0 ns)
	'getelementptr' operation ('zetas_addr_6', ntt.c:43) [436]  (0 ns)
	'load' operation ('zetas_load_6', ntt.c:43) on array 'zetas' [437]  (2.77 ns)

 <State 51>: 5.06ns
The critical path consists of the following:
	'add' operation ('tmp_4_6', ntt.c:44) [438]  (2.18 ns)
	'icmp' operation ('tmp_5_6', ntt.c:42) [439]  (2.11 ns)
	'select' operation ('start_6', ntt.c:42) [440]  (0.773 ns)

 <State 52>: 4.95ns
The critical path consists of the following:
	'phi' operation ('j1_6', ntt.c:42) with incoming values : ('j_1_6', ntt.c:44) ('tmp_14_6', ntt.c:42) [444]  (0 ns)
	'add' operation ('tmp_9_6', ntt.c:48) [449]  (2.18 ns)
	'getelementptr' operation ('p_addr_12', ntt.c:48) [451]  (0 ns)
	'load' operation ('p_load_6', ntt.c:48) on array 'p' [452]  (2.77 ns)

 <State 53>: 2.77ns
The critical path consists of the following:
	'load' operation ('p_load_6', ntt.c:48) on array 'p' [452]  (2.77 ns)

 <State 54>: 6.88ns
The critical path consists of the following:
	'mul' operation ('a', ntt.c:48) [454]  (6.88 ns)

 <State 55>: 5.9ns
The critical path consists of the following:
	'sub' operation ('sum_neg_i6', reduce.c:49->ntt.c:48) [462]  (2.18 ns)
	'sub' operation ('sum3_neg_i6', reduce.c:49->ntt.c:48) [463]  (0 ns)
	'sub' operation ('temp', reduce.c:49->ntt.c:48) [464]  (3.72 ns)

 <State 56>: 8.36ns
The critical path consists of the following:
	'add' operation ('tmp7', reduce.c:55->ntt.c:48) [470]  (2.78 ns)
	'add' operation ('tmp_5_i6', reduce.c:55->ntt.c:48) [472]  (2.78 ns)
	'sub' operation ('t', reduce.c:55->ntt.c:48) [474]  (2.8 ns)

 <State 57>: 7.72ns
The critical path consists of the following:
	'load' operation ('p_load_20', ntt.c:49) on array 'p' [480]  (2.77 ns)
	'add' operation ('tmp_12_6', ntt.c:49) [483]  (2.18 ns)
	'store' operation (ntt.c:49) of variable 'tmp_12_6', ntt.c:49 on array 'p' [484]  (2.77 ns)

 <State 58>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_1_7', ntt.c:43) with incoming values : ('k_2_7', ntt.c:43) [499]  (0 ns)
	'getelementptr' operation ('zetas_addr_7', ntt.c:43) [505]  (0 ns)
	'load' operation ('zetas_load_7', ntt.c:43) on array 'zetas' [506]  (2.77 ns)

 <State 59>: 4.14ns
The critical path consists of the following:
	'add' operation ('tmp_4_7', ntt.c:44) [507]  (1.73 ns)
	'icmp' operation ('tmp_5_7', ntt.c:42) [508]  (1.34 ns)
	'select' operation ('start_7', ntt.c:42) [509]  (1.07 ns)

 <State 60>: 4.51ns
The critical path consists of the following:
	'phi' operation ('j1_7', ntt.c:42) with incoming values : ('tmp_9_7', ntt.c:48) ('tmp_14_7', ntt.c:42) [513]  (0 ns)
	'add' operation ('tmp_9_7', ntt.c:48) [518]  (1.73 ns)
	'getelementptr' operation ('p_addr_14', ntt.c:48) [520]  (0 ns)
	'load' operation ('p_load_7', ntt.c:48) on array 'p' [521]  (2.77 ns)

 <State 61>: 2.77ns
The critical path consists of the following:
	'load' operation ('p_load_7', ntt.c:48) on array 'p' [521]  (2.77 ns)

 <State 62>: 6.88ns
The critical path consists of the following:
	'mul' operation ('a', ntt.c:48) [523]  (6.88 ns)

 <State 63>: 5.9ns
The critical path consists of the following:
	'sub' operation ('sum_neg_i7', reduce.c:49->ntt.c:48) [531]  (2.18 ns)
	'sub' operation ('sum3_neg_i7', reduce.c:49->ntt.c:48) [532]  (0 ns)
	'sub' operation ('temp', reduce.c:49->ntt.c:48) [533]  (3.72 ns)

 <State 64>: 8.36ns
The critical path consists of the following:
	'add' operation ('tmp8', reduce.c:55->ntt.c:48) [539]  (2.78 ns)
	'add' operation ('tmp_5_i7', reduce.c:55->ntt.c:48) [541]  (2.78 ns)
	'sub' operation ('t', reduce.c:55->ntt.c:48) [543]  (2.8 ns)

 <State 65>: 7.72ns
The critical path consists of the following:
	'load' operation ('p_load_22', ntt.c:49) on array 'p' [549]  (2.77 ns)
	'add' operation ('tmp_12_7', ntt.c:49) [552]  (2.18 ns)
	'store' operation (ntt.c:49) of variable 'tmp_12_7', ntt.c:49 on array 'p' [553]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
