0.6
2016.4
Jan 23 2017
19:37:30
C:/Users/carlo/Downloads/project_5_1/project_5_1.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
C:/Users/carlo/Downloads/project_5_1/project_5_1.srcs/sim_1/imports/project_5/BMEM_GCD_SPI_Wrapper_tb.sv,1582697758,systemVerilog,,,,BMEM_GCD_SPI_Wrapper_tb,,,,,,,,
C:/Users/carlo/Downloads/project_5_1/project_5_1.srcs/sources_1/imports/project_5_1/dp.sv,1580953937,systemVerilog,,,,dp,,,,,,,,
C:/Users/carlo/Downloads/project_5_1/project_5_1.srcs/sources_1/imports/project_5_1/fsm.sv,1580953937,systemVerilog,,,,fsm,,,,,,,,
C:/Users/carlo/Downloads/project_5_1/project_5_1.srcs/sources_1/imports/project_5_1/gcd_core.sv,1580953938,systemVerilog,,,,gcd_core,,,,,,,,
C:/Users/carlo/Downloads/project_5_1/project_5_1.srcs/sources_1/ip/mem/sim/mem.v,1582693442,verilog,,,,mem,,,,,,,,
C:/Users/carlo/Downloads/project_5_1/project_5_1.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv,1582698177,systemVerilog,,,,BMEM_GCD_SPI_Wrapper,,,,,,,,
