// Seed: 1411703626
module module_0 (
    input  uwire id_0,
    output uwire id_1,
    output wor   id_2,
    output tri   id_3,
    output wand  id_4,
    input  tri1  id_5
    , id_9,
    input  wire  id_6,
    input  tri0  id_7
);
  final $display(1'b0, id_6);
  assign id_9 = id_9;
  assign id_2 = 1;
  always force id_9 = 1;
  assign id_3 = id_6 < id_9[1 : 1];
  assign module_1.id_21 = 0;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    inout tri1 id_2,
    input wor id_3,
    input supply0 id_4,
    input supply1 id_5,
    input tri id_6,
    input supply1 id_7,
    input wire id_8,
    input tri0 id_9,
    output wire id_10,
    input supply0 id_11,
    input tri1 id_12,
    output wand id_13,
    input supply1 id_14,
    output tri1 id_15,
    output wor id_16,
    input supply1 id_17,
    input supply0 id_18,
    output wor id_19,
    output tri id_20,
    output uwire id_21,
    input tri0 id_22,
    output wand id_23,
    output tri0 id_24,
    input wand id_25,
    input wire id_26,
    output wor id_27,
    output tri0 id_28,
    input supply1 id_29
);
  module_0 modCall_1 (
      id_6,
      id_27,
      id_2,
      id_16,
      id_27,
      id_7,
      id_6,
      id_4
  );
endmodule
