Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Aug 29 14:36:57 2024
| Host         : DESKTOP-D3DOE9J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file HOMECURITY_TOP_timing_summary_routed.rpt -pb HOMECURITY_TOP_timing_summary_routed.pb -rpx HOMECURITY_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : HOMECURITY_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.465        0.000                      0                 1725        0.143        0.000                      0                 1725        4.500        0.000                       0                  1090  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.465        0.000                      0                 1725        0.143        0.000                      0                 1725        4.500        0.000                       0                  1090  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 doorlock/count_usec_reg[19]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doorlock/send_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.504ns  (logic 1.275ns (28.306%)  route 3.229ns (71.694%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns = ( 10.262 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.741    10.262    doorlock/clk_IBUF_BUFG
    SLICE_X16Y147        FDCE                                         r  doorlock/count_usec_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y147        FDCE (Prop_fdce_C_Q)         0.459    10.721 f  doorlock/count_usec_reg[19]/Q
                         net (fo=3, routed)           0.820    11.541    doorlock/count_usec_reg[19]
    SLICE_X16Y147        LUT4 (Prop_lut4_I0_O)        0.124    11.665 r  doorlock/cnt_clear[4]_i_7/O
                         net (fo=1, routed)           0.706    12.371    doorlock/cnt_clear[4]_i_7_n_0
    SLICE_X19Y145        LUT6 (Prop_lut6_I1_O)        0.124    12.495 f  doorlock/cnt_clear[4]_i_5/O
                         net (fo=8, routed)           0.650    13.145    doorlock/cnt_clear[4]_i_5_n_0
    SLICE_X19Y146        LUT3 (Prop_lut3_I2_O)        0.118    13.263 r  doorlock/cnt_string_e[4]_i_3/O
                         net (fo=7, routed)           0.551    13.815    doorlock/cnt_string_e[4]_i_3_n_0
    SLICE_X19Y144        LUT6 (Prop_lut6_I4_O)        0.326    14.141 r  doorlock/send_buffer[0]_i_3/O
                         net (fo=1, routed)           0.502    14.643    doorlock/send_buffer[0]_i_3_n_0
    SLICE_X18Y144        LUT6 (Prop_lut6_I1_O)        0.124    14.767 r  doorlock/send_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000    14.767    doorlock/send_buffer__0[0]
    SLICE_X18Y144        FDRE                                         r  doorlock/send_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.614    14.955    doorlock/clk_IBUF_BUFG
    SLICE_X18Y144        FDRE                                         r  doorlock/send_buffer_reg[0]/C
                         clock pessimism              0.281    15.236    
                         clock uncertainty           -0.035    15.201    
    SLICE_X18Y144        FDRE (Setup_fdre_C_D)        0.031    15.232    doorlock/send_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                         -14.767    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 fan_smart/nolabel_line356/count_usec_reg[14]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fan_smart/nolabel_line356/next_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.193ns  (logic 1.254ns (29.908%)  route 2.939ns (70.092%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns = ( 10.157 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.636    10.157    fan_smart/nolabel_line356/clk_IBUF_BUFG
    SLICE_X64Y40         FDCE                                         r  fan_smart/nolabel_line356/count_usec_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDCE (Prop_fdce_C_Q)         0.524    10.681 r  fan_smart/nolabel_line356/count_usec_reg[14]/Q
                         net (fo=4, routed)           0.823    11.505    fan_smart/nolabel_line356/count_usec_reg[14]
    SLICE_X62Y40         LUT4 (Prop_lut4_I0_O)        0.150    11.655 r  fan_smart/nolabel_line356/next_state[5]_i_9/O
                         net (fo=2, routed)           0.598    12.253    fan_smart/nolabel_line356/next_state[5]_i_9_n_0
    SLICE_X63Y39         LUT5 (Prop_lut5_I0_O)        0.332    12.585 f  fan_smart/nolabel_line356/next_state[5]_i_6/O
                         net (fo=10, routed)          0.488    13.073    fan_smart/nolabel_line356/ed/temperature_reg[0]
    SLICE_X62Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.197 r  fan_smart/nolabel_line356/ed/next_state[5]_i_3/O
                         net (fo=1, routed)           0.706    13.903    fan_smart/nolabel_line356/ed/next_state[5]_i_3_n_0
    SLICE_X65Y40         LUT5 (Prop_lut5_I1_O)        0.124    14.027 r  fan_smart/nolabel_line356/ed/next_state[5]_i_1/O
                         net (fo=6, routed)           0.323    14.350    fan_smart/nolabel_line356/next_state
    SLICE_X63Y40         FDPE                                         r  fan_smart/nolabel_line356/next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.517    14.858    fan_smart/nolabel_line356/clk_IBUF_BUFG
    SLICE_X63Y40         FDPE                                         r  fan_smart/nolabel_line356/next_state_reg[0]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X63Y40         FDPE (Setup_fdpe_C_CE)      -0.205    14.892    fan_smart/nolabel_line356/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -14.350    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 fan_smart/nolabel_line356/count_usec_reg[14]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fan_smart/nolabel_line356/next_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.193ns  (logic 1.254ns (29.908%)  route 2.939ns (70.092%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns = ( 10.157 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.636    10.157    fan_smart/nolabel_line356/clk_IBUF_BUFG
    SLICE_X64Y40         FDCE                                         r  fan_smart/nolabel_line356/count_usec_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDCE (Prop_fdce_C_Q)         0.524    10.681 r  fan_smart/nolabel_line356/count_usec_reg[14]/Q
                         net (fo=4, routed)           0.823    11.505    fan_smart/nolabel_line356/count_usec_reg[14]
    SLICE_X62Y40         LUT4 (Prop_lut4_I0_O)        0.150    11.655 r  fan_smart/nolabel_line356/next_state[5]_i_9/O
                         net (fo=2, routed)           0.598    12.253    fan_smart/nolabel_line356/next_state[5]_i_9_n_0
    SLICE_X63Y39         LUT5 (Prop_lut5_I0_O)        0.332    12.585 f  fan_smart/nolabel_line356/next_state[5]_i_6/O
                         net (fo=10, routed)          0.488    13.073    fan_smart/nolabel_line356/ed/temperature_reg[0]
    SLICE_X62Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.197 r  fan_smart/nolabel_line356/ed/next_state[5]_i_3/O
                         net (fo=1, routed)           0.706    13.903    fan_smart/nolabel_line356/ed/next_state[5]_i_3_n_0
    SLICE_X65Y40         LUT5 (Prop_lut5_I1_O)        0.124    14.027 r  fan_smart/nolabel_line356/ed/next_state[5]_i_1/O
                         net (fo=6, routed)           0.323    14.350    fan_smart/nolabel_line356/next_state
    SLICE_X63Y40         FDCE                                         r  fan_smart/nolabel_line356/next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.517    14.858    fan_smart/nolabel_line356/clk_IBUF_BUFG
    SLICE_X63Y40         FDCE                                         r  fan_smart/nolabel_line356/next_state_reg[1]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X63Y40         FDCE (Setup_fdce_C_CE)      -0.205    14.892    fan_smart/nolabel_line356/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -14.350    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 fan_smart/nolabel_line356/count_usec_reg[14]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fan_smart/nolabel_line356/next_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.193ns  (logic 1.254ns (29.908%)  route 2.939ns (70.092%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns = ( 10.157 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.636    10.157    fan_smart/nolabel_line356/clk_IBUF_BUFG
    SLICE_X64Y40         FDCE                                         r  fan_smart/nolabel_line356/count_usec_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDCE (Prop_fdce_C_Q)         0.524    10.681 r  fan_smart/nolabel_line356/count_usec_reg[14]/Q
                         net (fo=4, routed)           0.823    11.505    fan_smart/nolabel_line356/count_usec_reg[14]
    SLICE_X62Y40         LUT4 (Prop_lut4_I0_O)        0.150    11.655 r  fan_smart/nolabel_line356/next_state[5]_i_9/O
                         net (fo=2, routed)           0.598    12.253    fan_smart/nolabel_line356/next_state[5]_i_9_n_0
    SLICE_X63Y39         LUT5 (Prop_lut5_I0_O)        0.332    12.585 f  fan_smart/nolabel_line356/next_state[5]_i_6/O
                         net (fo=10, routed)          0.488    13.073    fan_smart/nolabel_line356/ed/temperature_reg[0]
    SLICE_X62Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.197 r  fan_smart/nolabel_line356/ed/next_state[5]_i_3/O
                         net (fo=1, routed)           0.706    13.903    fan_smart/nolabel_line356/ed/next_state[5]_i_3_n_0
    SLICE_X65Y40         LUT5 (Prop_lut5_I1_O)        0.124    14.027 r  fan_smart/nolabel_line356/ed/next_state[5]_i_1/O
                         net (fo=6, routed)           0.323    14.350    fan_smart/nolabel_line356/next_state
    SLICE_X63Y40         FDCE                                         r  fan_smart/nolabel_line356/next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.517    14.858    fan_smart/nolabel_line356/clk_IBUF_BUFG
    SLICE_X63Y40         FDCE                                         r  fan_smart/nolabel_line356/next_state_reg[2]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X63Y40         FDCE (Setup_fdce_C_CE)      -0.205    14.892    fan_smart/nolabel_line356/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -14.350    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 fan_smart/nolabel_line356/count_usec_reg[14]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fan_smart/nolabel_line356/next_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.193ns  (logic 1.254ns (29.908%)  route 2.939ns (70.092%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns = ( 10.157 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.636    10.157    fan_smart/nolabel_line356/clk_IBUF_BUFG
    SLICE_X64Y40         FDCE                                         r  fan_smart/nolabel_line356/count_usec_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDCE (Prop_fdce_C_Q)         0.524    10.681 r  fan_smart/nolabel_line356/count_usec_reg[14]/Q
                         net (fo=4, routed)           0.823    11.505    fan_smart/nolabel_line356/count_usec_reg[14]
    SLICE_X62Y40         LUT4 (Prop_lut4_I0_O)        0.150    11.655 r  fan_smart/nolabel_line356/next_state[5]_i_9/O
                         net (fo=2, routed)           0.598    12.253    fan_smart/nolabel_line356/next_state[5]_i_9_n_0
    SLICE_X63Y39         LUT5 (Prop_lut5_I0_O)        0.332    12.585 f  fan_smart/nolabel_line356/next_state[5]_i_6/O
                         net (fo=10, routed)          0.488    13.073    fan_smart/nolabel_line356/ed/temperature_reg[0]
    SLICE_X62Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.197 r  fan_smart/nolabel_line356/ed/next_state[5]_i_3/O
                         net (fo=1, routed)           0.706    13.903    fan_smart/nolabel_line356/ed/next_state[5]_i_3_n_0
    SLICE_X65Y40         LUT5 (Prop_lut5_I1_O)        0.124    14.027 r  fan_smart/nolabel_line356/ed/next_state[5]_i_1/O
                         net (fo=6, routed)           0.323    14.350    fan_smart/nolabel_line356/next_state
    SLICE_X63Y40         FDCE                                         r  fan_smart/nolabel_line356/next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.517    14.858    fan_smart/nolabel_line356/clk_IBUF_BUFG
    SLICE_X63Y40         FDCE                                         r  fan_smart/nolabel_line356/next_state_reg[3]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X63Y40         FDCE (Setup_fdce_C_CE)      -0.205    14.892    fan_smart/nolabel_line356/next_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -14.350    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 fan_smart/nolabel_line356/count_usec_reg[14]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fan_smart/nolabel_line356/next_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.193ns  (logic 1.254ns (29.908%)  route 2.939ns (70.092%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns = ( 10.157 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.636    10.157    fan_smart/nolabel_line356/clk_IBUF_BUFG
    SLICE_X64Y40         FDCE                                         r  fan_smart/nolabel_line356/count_usec_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDCE (Prop_fdce_C_Q)         0.524    10.681 r  fan_smart/nolabel_line356/count_usec_reg[14]/Q
                         net (fo=4, routed)           0.823    11.505    fan_smart/nolabel_line356/count_usec_reg[14]
    SLICE_X62Y40         LUT4 (Prop_lut4_I0_O)        0.150    11.655 r  fan_smart/nolabel_line356/next_state[5]_i_9/O
                         net (fo=2, routed)           0.598    12.253    fan_smart/nolabel_line356/next_state[5]_i_9_n_0
    SLICE_X63Y39         LUT5 (Prop_lut5_I0_O)        0.332    12.585 f  fan_smart/nolabel_line356/next_state[5]_i_6/O
                         net (fo=10, routed)          0.488    13.073    fan_smart/nolabel_line356/ed/temperature_reg[0]
    SLICE_X62Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.197 r  fan_smart/nolabel_line356/ed/next_state[5]_i_3/O
                         net (fo=1, routed)           0.706    13.903    fan_smart/nolabel_line356/ed/next_state[5]_i_3_n_0
    SLICE_X65Y40         LUT5 (Prop_lut5_I1_O)        0.124    14.027 r  fan_smart/nolabel_line356/ed/next_state[5]_i_1/O
                         net (fo=6, routed)           0.323    14.350    fan_smart/nolabel_line356/next_state
    SLICE_X63Y40         FDCE                                         r  fan_smart/nolabel_line356/next_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.517    14.858    fan_smart/nolabel_line356/clk_IBUF_BUFG
    SLICE_X63Y40         FDCE                                         r  fan_smart/nolabel_line356/next_state_reg[4]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X63Y40         FDCE (Setup_fdce_C_CE)      -0.205    14.892    fan_smart/nolabel_line356/next_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -14.350    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 fan_smart/nolabel_line356/count_usec_reg[14]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fan_smart/nolabel_line356/next_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.193ns  (logic 1.254ns (29.908%)  route 2.939ns (70.092%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns = ( 10.157 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.636    10.157    fan_smart/nolabel_line356/clk_IBUF_BUFG
    SLICE_X64Y40         FDCE                                         r  fan_smart/nolabel_line356/count_usec_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDCE (Prop_fdce_C_Q)         0.524    10.681 r  fan_smart/nolabel_line356/count_usec_reg[14]/Q
                         net (fo=4, routed)           0.823    11.505    fan_smart/nolabel_line356/count_usec_reg[14]
    SLICE_X62Y40         LUT4 (Prop_lut4_I0_O)        0.150    11.655 r  fan_smart/nolabel_line356/next_state[5]_i_9/O
                         net (fo=2, routed)           0.598    12.253    fan_smart/nolabel_line356/next_state[5]_i_9_n_0
    SLICE_X63Y39         LUT5 (Prop_lut5_I0_O)        0.332    12.585 f  fan_smart/nolabel_line356/next_state[5]_i_6/O
                         net (fo=10, routed)          0.488    13.073    fan_smart/nolabel_line356/ed/temperature_reg[0]
    SLICE_X62Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.197 r  fan_smart/nolabel_line356/ed/next_state[5]_i_3/O
                         net (fo=1, routed)           0.706    13.903    fan_smart/nolabel_line356/ed/next_state[5]_i_3_n_0
    SLICE_X65Y40         LUT5 (Prop_lut5_I1_O)        0.124    14.027 r  fan_smart/nolabel_line356/ed/next_state[5]_i_1/O
                         net (fo=6, routed)           0.323    14.350    fan_smart/nolabel_line356/next_state
    SLICE_X63Y40         FDCE                                         r  fan_smart/nolabel_line356/next_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.517    14.858    fan_smart/nolabel_line356/clk_IBUF_BUFG
    SLICE_X63Y40         FDCE                                         r  fan_smart/nolabel_line356/next_state_reg[5]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X63Y40         FDCE (Setup_fdce_C_CE)      -0.205    14.892    fan_smart/nolabel_line356/next_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -14.350    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 doorlock/count_usec_reg[19]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doorlock/send_buffer_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.162ns  (logic 1.079ns (25.928%)  route 3.083ns (74.072%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns = ( 10.262 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.741    10.262    doorlock/clk_IBUF_BUFG
    SLICE_X16Y147        FDCE                                         r  doorlock/count_usec_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y147        FDCE (Prop_fdce_C_Q)         0.459    10.721 r  doorlock/count_usec_reg[19]/Q
                         net (fo=3, routed)           0.820    11.541    doorlock/count_usec_reg[19]
    SLICE_X16Y147        LUT4 (Prop_lut4_I0_O)        0.124    11.665 f  doorlock/cnt_clear[4]_i_7/O
                         net (fo=1, routed)           0.706    12.371    doorlock/cnt_clear[4]_i_7_n_0
    SLICE_X19Y145        LUT6 (Prop_lut6_I1_O)        0.124    12.495 r  doorlock/cnt_clear[4]_i_5/O
                         net (fo=8, routed)           0.410    12.906    doorlock/cnt_clear[4]_i_5_n_0
    SLICE_X18Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.030 r  doorlock/send_buffer[7]_i_14/O
                         net (fo=7, routed)           0.449    13.479    doorlock/nolabel_line642/send_buffer_reg[0]_1
    SLICE_X19Y144        LUT6 (Prop_lut6_I2_O)        0.124    13.603 f  doorlock/nolabel_line642/send_buffer[7]_i_5/O
                         net (fo=2, routed)           0.161    13.764    doorlock/nolabel_line642/send_buffer[7]_i_5_n_0
    SLICE_X19Y144        LUT5 (Prop_lut5_I2_O)        0.124    13.888 r  doorlock/nolabel_line642/send_buffer[7]_i_1/O
                         net (fo=8, routed)           0.536    14.424    doorlock/nolabel_line642_n_111
    SLICE_X21Y145        FDRE                                         r  doorlock/send_buffer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.613    14.954    doorlock/clk_IBUF_BUFG
    SLICE_X21Y145        FDRE                                         r  doorlock/send_buffer_reg[5]/C
                         clock pessimism              0.267    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X21Y145        FDRE (Setup_fdre_C_CE)      -0.205    14.981    doorlock/send_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                         -14.424    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 fan_smart/nolabel_line356/count_usec_reg[14]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fan_smart/nolabel_line356/temp_data_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.092ns  (logic 1.130ns (27.614%)  route 2.962ns (72.386%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns = ( 10.157 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.636    10.157    fan_smart/nolabel_line356/clk_IBUF_BUFG
    SLICE_X64Y40         FDCE                                         r  fan_smart/nolabel_line356/count_usec_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDCE (Prop_fdce_C_Q)         0.524    10.681 f  fan_smart/nolabel_line356/count_usec_reg[14]/Q
                         net (fo=4, routed)           0.823    11.505    fan_smart/nolabel_line356/count_usec_reg[14]
    SLICE_X62Y40         LUT4 (Prop_lut4_I0_O)        0.150    11.655 f  fan_smart/nolabel_line356/next_state[5]_i_9/O
                         net (fo=2, routed)           0.598    12.253    fan_smart/nolabel_line356/next_state[5]_i_9_n_0
    SLICE_X63Y39         LUT5 (Prop_lut5_I0_O)        0.332    12.585 r  fan_smart/nolabel_line356/next_state[5]_i_6/O
                         net (fo=10, routed)          0.526    13.111    fan_smart/nolabel_line356/next_state[5]_i_6_n_0
    SLICE_X61Y39         LUT2 (Prop_lut2_I0_O)        0.124    13.235 r  fan_smart/nolabel_line356/temp_data[39]_i_1/O
                         net (fo=40, routed)          1.014    14.249    fan_smart/nolabel_line356/temp_data
    SLICE_X55Y36         FDCE                                         r  fan_smart/nolabel_line356/temp_data_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.447    14.788    fan_smart/nolabel_line356/clk_IBUF_BUFG
    SLICE_X55Y36         FDCE                                         r  fan_smart/nolabel_line356/temp_data_reg[27]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X55Y36         FDCE (Setup_fdce_C_CE)      -0.205    14.808    fan_smart/nolabel_line356/temp_data_reg[27]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -14.249    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 doorlock/count_usec_reg[19]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doorlock/send_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.375ns  (logic 1.079ns (24.664%)  route 3.296ns (75.336%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns = ( 10.262 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.741    10.262    doorlock/clk_IBUF_BUFG
    SLICE_X16Y147        FDCE                                         r  doorlock/count_usec_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y147        FDCE (Prop_fdce_C_Q)         0.459    10.721 r  doorlock/count_usec_reg[19]/Q
                         net (fo=3, routed)           0.820    11.541    doorlock/count_usec_reg[19]
    SLICE_X16Y147        LUT4 (Prop_lut4_I0_O)        0.124    11.665 f  doorlock/cnt_clear[4]_i_7/O
                         net (fo=1, routed)           0.706    12.371    doorlock/cnt_clear[4]_i_7_n_0
    SLICE_X19Y145        LUT6 (Prop_lut6_I1_O)        0.124    12.495 r  doorlock/cnt_clear[4]_i_5/O
                         net (fo=8, routed)           0.410    12.906    doorlock/cnt_clear[4]_i_5_n_0
    SLICE_X18Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.030 r  doorlock/send_buffer[7]_i_14/O
                         net (fo=7, routed)           0.654    13.684    doorlock/send_buffer[7]_i_14_n_0
    SLICE_X21Y143        LUT6 (Prop_lut6_I0_O)        0.124    13.808 r  doorlock/send_buffer[3]_i_3/O
                         net (fo=1, routed)           0.705    14.513    doorlock/send_buffer[3]_i_3_n_0
    SLICE_X18Y145        LUT6 (Prop_lut6_I1_O)        0.124    14.637 r  doorlock/send_buffer[3]_i_1/O
                         net (fo=1, routed)           0.000    14.637    doorlock/send_buffer__0[3]
    SLICE_X18Y145        FDRE                                         r  doorlock/send_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.614    14.955    doorlock/clk_IBUF_BUFG
    SLICE_X18Y145        FDRE                                         r  doorlock/send_buffer_reg[3]/C
                         clock pessimism              0.281    15.236    
                         clock uncertainty           -0.035    15.201    
    SLICE_X18Y145        FDRE (Setup_fdre_C_D)        0.032    15.233    doorlock/send_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         15.233    
                         arrival time                         -14.637    
  -------------------------------------------------------------------
                         slack                                  0.596    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 doorlock/usec_clock/ed/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doorlock/usec_clock/ed/ff_old_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.225ns  (logic 0.146ns (64.849%)  route 0.079ns (35.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns = ( 7.046 - 5.000 ) 
    Source Clock Delay      (SCD):    1.529ns = ( 6.529 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.645     6.529    doorlock/usec_clock/ed/clk_IBUF_BUFG
    SLICE_X17Y142        FDCE                                         r  doorlock/usec_clock/ed/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y142        FDCE (Prop_fdce_C_Q)         0.146     6.675 r  doorlock/usec_clock/ed/ff_cur_reg/Q
                         net (fo=25, routed)          0.079     6.754    doorlock/usec_clock/ed/p_0_in[1]
    SLICE_X17Y142        FDCE                                         r  doorlock/usec_clock/ed/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.918     7.046    doorlock/usec_clock/ed/clk_IBUF_BUFG
    SLICE_X17Y142        FDCE                                         r  doorlock/usec_clock/ed/ff_old_reg/C  (IS_INVERTED)
                         clock pessimism             -0.517     6.529    
    SLICE_X17Y142        FDCE (Hold_fdce_C_D)         0.082     6.611    doorlock/usec_clock/ed/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -6.611    
                         arrival time                           6.754    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 external/count_mention2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            external/send_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.032%)  route 0.091ns (32.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.665     1.549    external/clk_IBUF_BUFG
    SLICE_X3Y122         FDCE                                         r  external/count_mention2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDCE (Prop_fdce_C_Q)         0.141     1.690 r  external/count_mention2_reg[2]/Q
                         net (fo=11, routed)          0.091     1.781    external/count_mention2_reg[2]
    SLICE_X2Y122         LUT6 (Prop_lut6_I4_O)        0.045     1.826 r  external/send_buffer[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.826    external/send_buffer[0]
    SLICE_X2Y122         FDRE                                         r  external/send_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.937     2.065    external/clk_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  external/send_buffer_reg[0]/C
                         clock pessimism             -0.503     1.562    
    SLICE_X2Y122         FDRE (Hold_fdre_C_D)         0.120     1.682    external/send_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 fnd/rc/com_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/rc/com_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.587     1.470    fnd/rc/clk_IBUF_BUFG
    SLICE_X65Y30         FDCE                                         r  fnd/rc/com_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  fnd/rc/com_reg[0]/Q
                         net (fo=7, routed)           0.079     1.690    fnd/rc/Q[0]
    SLICE_X65Y30         FDPE                                         r  fnd/rc/com_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.856     1.983    fnd/rc/clk_IBUF_BUFG
    SLICE_X65Y30         FDPE                                         r  fnd/rc/com_reg[1]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X65Y30         FDPE (Hold_fdpe_C_D)         0.075     1.545    fnd/rc/com_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 doorlock/nolabel_line642/master/scl_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doorlock/nolabel_line642/master/count_usec5_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.673     1.557    doorlock/nolabel_line642/master/clk_IBUF_BUFG
    SLICE_X3Y139         FDCE                                         r  doorlock/nolabel_line642/master/scl_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139         FDCE (Prop_fdce_C_Q)         0.141     1.698 r  doorlock/nolabel_line642/master/scl_en_reg/Q
                         net (fo=5, routed)           0.100     1.797    doorlock/nolabel_line642/master/scl_en_reg_n_0
    SLICE_X2Y139         LUT6 (Prop_lut6_I4_O)        0.045     1.842 r  doorlock/nolabel_line642/master/count_usec5[2]_i_1/O
                         net (fo=1, routed)           0.000     1.842    doorlock/nolabel_line642/master/count_usec5[2]_i_1_n_0
    SLICE_X2Y139         FDCE                                         r  doorlock/nolabel_line642/master/count_usec5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.948     2.076    doorlock/nolabel_line642/master/clk_IBUF_BUFG
    SLICE_X2Y139         FDCE                                         r  doorlock/nolabel_line642/master/count_usec5_reg[2]/C
                         clock pessimism             -0.506     1.570    
    SLICE_X2Y139         FDCE (Hold_fdce_C_D)         0.121     1.691    doorlock/nolabel_line642/master/count_usec5_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 doorlock/keypad/clk_div_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doorlock/keypad/ed/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.125%)  route 0.130ns (47.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.645     1.529    doorlock/keypad/clk_IBUF_BUFG
    SLICE_X15Y141        FDRE                                         r  doorlock/keypad/clk_div_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y141        FDRE (Prop_fdre_C_Q)         0.141     1.670 r  doorlock/keypad/clk_div_reg[19]/Q
                         net (fo=2, routed)           0.130     1.799    doorlock/keypad/ed/S[0]
    SLICE_X16Y142        FDCE                                         r  doorlock/keypad/ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.918     2.046    doorlock/keypad/ed/clk_IBUF_BUFG
    SLICE_X16Y142        FDCE                                         r  doorlock/keypad/ed/ff_cur_reg/C
                         clock pessimism             -0.482     1.564    
    SLICE_X16Y142        FDCE (Hold_fdce_C_D)         0.076     1.640    doorlock/keypad/ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 external/txtlcd/usec_clk/cnt_sysclk_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            external/txtlcd/usec_clk/cnt_sysclk_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.109%)  route 0.087ns (31.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.668     1.552    external/txtlcd/usec_clk/clk_IBUF_BUFG
    SLICE_X0Y131         FDCE                                         r  external/txtlcd/usec_clk/cnt_sysclk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDCE (Prop_fdce_C_Q)         0.141     1.693 r  external/txtlcd/usec_clk/cnt_sysclk_reg[2]/Q
                         net (fo=7, routed)           0.087     1.780    external/txtlcd/usec_clk/cnt_sysclk_reg[2]
    SLICE_X1Y131         LUT6 (Prop_lut6_I2_O)        0.045     1.825 r  external/txtlcd/usec_clk/cnt_sysclk[5]_i_1__5/O
                         net (fo=1, routed)           0.000     1.825    external/txtlcd/usec_clk/cnt_sysclk[5]_i_1__5_n_0
    SLICE_X1Y131         FDCE                                         r  external/txtlcd/usec_clk/cnt_sysclk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.941     2.069    external/txtlcd/usec_clk/clk_IBUF_BUFG
    SLICE_X1Y131         FDCE                                         r  external/txtlcd/usec_clk/cnt_sysclk_reg[5]/C
                         clock pessimism             -0.504     1.565    
    SLICE_X1Y131         FDCE (Hold_fdce_C_D)         0.092     1.657    external/txtlcd/usec_clk/cnt_sysclk_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 living/pwm_backlight/ed/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            living/pwm_backlight/ed/ff_old_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.269ns  (logic 0.146ns (54.352%)  route 0.123ns (45.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns = ( 6.941 - 5.000 ) 
    Source Clock Delay      (SCD):    1.432ns = ( 6.432 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.549     6.432    living/pwm_backlight/ed/clk_IBUF_BUFG
    SLICE_X32Y76         FDCE                                         r  living/pwm_backlight/ed/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDCE (Prop_fdce_C_Q)         0.146     6.578 r  living/pwm_backlight/ed/ff_cur_reg/Q
                         net (fo=2, routed)           0.123     6.701    living/pwm_backlight/ed/p_0_in[1]
    SLICE_X33Y75         FDCE                                         r  living/pwm_backlight/ed/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.813     6.941    living/pwm_backlight/ed/clk_IBUF_BUFG
    SLICE_X33Y75         FDCE                                         r  living/pwm_backlight/ed/ff_old_reg/C  (IS_INVERTED)
                         clock pessimism             -0.497     6.444    
    SLICE_X33Y75         FDCE (Hold_fdce_C_D)         0.077     6.521    living/pwm_backlight/ed/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -6.521    
                         arrival time                           6.701    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 fan_standard/btn2/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fan_standard/btn2/ed/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.088%)  route 0.115ns (44.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.583     1.466    fan_standard/btn2/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  fan_standard/btn2/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  fan_standard/btn2/clk_div_reg[16]/Q
                         net (fo=2, routed)           0.115     1.722    fan_standard/btn2/ed/S[0]
    SLICE_X2Y22          FDCE                                         r  fan_standard/btn2/ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.853     1.980    fan_standard/btn2/ed/clk_IBUF_BUFG
    SLICE_X2Y22          FDCE                                         r  fan_standard/btn2/ed/ff_cur_reg/C
                         clock pessimism             -0.499     1.481    
    SLICE_X2Y22          FDCE (Hold_fdce_C_D)         0.059     1.540    fan_standard/btn2/ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 doorlock/key/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doorlock/key/ed/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.193%)  route 0.133ns (44.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.646     1.530    doorlock/key/clk_IBUF_BUFG
    SLICE_X14Y143        FDRE                                         r  doorlock/key/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y143        FDRE (Prop_fdre_C_Q)         0.164     1.694 r  doorlock/key/clk_div_reg[16]/Q
                         net (fo=2, routed)           0.133     1.827    doorlock/key/ed/S[0]
    SLICE_X16Y142        FDCE                                         r  doorlock/key/ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.918     2.046    doorlock/key/ed/clk_IBUF_BUFG
    SLICE_X16Y142        FDCE                                         r  doorlock/key/ed/ff_cur_reg/C
                         clock pessimism             -0.482     1.564    
    SLICE_X16Y142        FDCE (Hold_fdce_C_D)         0.075     1.639    doorlock/key/ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 doorlock/nolabel_line642/master/usec_clk/ed/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doorlock/nolabel_line642/master/usec_clk/ed/ff_old_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.287ns  (logic 0.146ns (50.802%)  route 0.141ns (49.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns = ( 7.076 - 5.000 ) 
    Source Clock Delay      (SCD):    1.558ns = ( 6.558 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.674     6.558    doorlock/nolabel_line642/master/usec_clk/ed/clk_IBUF_BUFG
    SLICE_X1Y141         FDCE                                         r  doorlock/nolabel_line642/master/usec_clk/ed/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDCE (Prop_fdce_C_Q)         0.146     6.704 r  doorlock/nolabel_line642/master/usec_clk/ed/ff_cur_reg/Q
                         net (fo=5, routed)           0.141     6.845    doorlock/nolabel_line642/master/usec_clk/ed/p_0_in[1]
    SLICE_X0Y139         FDCE                                         r  doorlock/nolabel_line642/master/usec_clk/ed/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.948     7.076    doorlock/nolabel_line642/master/usec_clk/ed/clk_IBUF_BUFG
    SLICE_X0Y139         FDCE                                         r  doorlock/nolabel_line642/master/usec_clk/ed/ff_old_reg/C  (IS_INVERTED)
                         clock pessimism             -0.503     6.573    
    SLICE_X0Y139         FDCE (Hold_fdce_C_D)         0.077     6.650    doorlock/nolabel_line642/master/usec_clk/ed/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -6.650    
                         arrival time                           6.845    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      adc1/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X34Y146  doorlock/cnt_string_6_reg[3]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X34Y145  doorlock/cnt_string_6_reg[4]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X22Y147  doorlock/cnt_string_7_reg[0]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X22Y147  doorlock/cnt_string_7_reg[1]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X21Y148  doorlock/cnt_string_7_reg[2]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X21Y148  doorlock/cnt_string_7_reg[3]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X21Y148  doorlock/cnt_string_7_reg[4]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X16Y143  doorlock/cnt_string_9_reg[0]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X8Y119   flame/nolabel_line321/pwm_motor/cnt_sysclk_reg[24]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X8Y119   flame/nolabel_line321/pwm_motor/cnt_sysclk_reg[25]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X8Y119   flame/nolabel_line321/pwm_motor/cnt_sysclk_reg[26]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X8Y119   flame/nolabel_line321/pwm_motor/cnt_sysclk_reg[27]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X8Y120   flame/nolabel_line321/pwm_motor/cnt_sysclk_reg[28]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X8Y120   flame/nolabel_line321/pwm_motor/cnt_sysclk_reg[29]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X8Y120   flame/nolabel_line321/pwm_motor/cnt_sysclk_reg[30]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X8Y120   flame/nolabel_line321/pwm_motor/cnt_sysclk_reg[31]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X8Y129   servo1/pwm_motor/cnt_sysclk_reg[0]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X9Y120   flame/nolabel_line321/pwm_motor/cnt_duty_reg[0]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X9Y130   external/security_edge/ff_cur_reg/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X9Y130   external/security_edge/ff_old_reg/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X5Y139   doorlock/nolabel_line642/usec_clk/ed/ff_cur_reg/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X6Y139   doorlock/nolabel_line642/count_usec_reg[0]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X6Y139   doorlock/nolabel_line642/count_usec_reg[1]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X6Y139   doorlock/nolabel_line642/count_usec_reg[2]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X6Y139   doorlock/nolabel_line642/count_usec_reg[3]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X6Y140   doorlock/nolabel_line642/count_usec_reg[4]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X6Y140   doorlock/nolabel_line642/count_usec_reg[5]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X6Y140   doorlock/nolabel_line642/count_usec_reg[6]/C



