#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Jun  9 14:47:53 2022
# Process ID: 121689
# Current directory: /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator
# Command line: vivado
# Log file: /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/vivado.log
# Journal file: /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/vivado-risc-v/workspace/Rocket32t1/vivado-vc707-riscv/vc707-riscv.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'riscv_RocketChip_0' generated file not found '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/vivado-risc-v/workspace/Rocket32t1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_RocketChip_0/riscv_RocketChip_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'riscv_RocketChip_0' generated file not found '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/vivado-risc-v/workspace/Rocket32t1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_RocketChip_0/riscv_RocketChip_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'riscv_RocketChip_0' generated file not found '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/vivado-risc-v/workspace/Rocket32t1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_RocketChip_0/riscv_RocketChip_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'riscv_RocketChip_0' generated file not found '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/vivado-risc-v/workspace/Rocket32t1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_RocketChip_0/riscv_RocketChip_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'riscv_RocketChip_0' generated file not found '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/vivado-risc-v/workspace/Rocket32t1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_RocketChip_0/riscv_RocketChip_0_sim_netlist.vhdl'. Please regenerate to continue.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 7756.188 ; gain = 156.664 ; free physical = 6473 ; free virtual = 9181
open_bd_design {/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/vivado-risc-v/workspace/Rocket32t1/vivado-vc707-riscv/vc707-riscv.srcs/sources_1/bd/riscv/riscv.bd}
Reading block design file </home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/vivado-risc-v/workspace/Rocket32t1/vivado-vc707-riscv/vc707-riscv.srcs/sources_1/bd/riscv/riscv.bd>...
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc_1
Adding component instance block -- xilinx.com:module_ref:mem_reset_control:1.0 - mem_reset_control_0
Adding component instance block -- xilinx.com:ip:mig_7series:4.2 - mig_7series_0
Adding component instance block -- xilinx.com:module_ref:ethernet:1.0 - Ethernet
Adding component instance block -- xilinx.com:module_ref:ethernet_vc707:1.0 - ethernet_stream_0
Adding component instance block -- xilinx.com:ip:gig_ethernet_pcs_pma:16.2 - gig_ethernet_pcs_pma_0
Adding component instance block -- xilinx.com:module_ref:sdc_controller:1.0 - SD
Adding component instance block -- xilinx.com:module_ref:uart:1.0 - UART
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.3 - XADC
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - io_axi_m
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - io_axi_s
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - sys_diff_clock_buf
Adding component instance block -- xilinx.com:module_ref:Rocket32t1:1.0 - RocketChip
Successfully read diagram <riscv> from block design file </home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/vivado-risc-v/workspace/Rocket32t1/vivado-vc707-riscv/vc707-riscv.srcs/sources_1/bd/riscv/riscv.bd>
update_compile_order -fileset sources_1
update_module_reference riscv_RocketChip_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'MEM_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'MEM_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'IO_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'IO_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'DMA_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'DMA_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock_ok' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-8018] Clock interface clock has no prefix in its name to identify associated interfaces. The interfaces might be inferred incorrectly. It is advised to review ASSOCIATED_BUSIF value for this interface.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'ASSOCIATED_BUSIF' with value 'MEM_AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'sys_reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'MEM_AXI4': Added interface parameter 'PROTOCOL' with value 'AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'MEM_AXI4': Added interface parameter 'ADDR_WIDTH' with value '32'.
INFO: [IP_Flow 19-4728] Bus Interface 'MEM_AXI4': Added interface parameter 'DATA_WIDTH' with value '64'.
INFO: [IP_Flow 19-4728] Bus Interface 'IO_AXI4': Added interface parameter 'PROTOCOL' with value 'AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'IO_AXI4': Added interface parameter 'ADDR_WIDTH' with value '31'.
INFO: [IP_Flow 19-4728] Bus Interface 'IO_AXI4': Added interface parameter 'DATA_WIDTH' with value '64'.
INFO: [IP_Flow 19-4728] Bus Interface 'DMA_AXI4': Added interface parameter 'PROTOCOL' with value 'AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'DMA_AXI4': Added interface parameter 'ADDR_WIDTH' with value '32'.
INFO: [IP_Flow 19-4728] Bus Interface 'DMA_AXI4': Added interface parameter 'DATA_WIDTH' with value '64'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clock_ok' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/vivado-risc-v/workspace/Rocket32t1/vivado-vc707-riscv/vc707-riscv.srcs/sources_1/bd/riscv/riscv.bd'
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'riscv_RocketChip_0'. Sub-design: '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/vivado-risc-v/workspace/Rocket32t1/vivado-vc707-riscv/vc707-riscv.srcs/sources_1/bd/riscv/ip/riscv_RocketChip_0/riscv_RocketChip_0.xci'.
INFO: [IP_Flow 19-1972] Upgraded riscv_RocketChip_0 from Rocket32t1_v1_0 1.0 to Rocket32t1_v1_0 1.0
Wrote  : </home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/vivado-risc-v/workspace/Rocket32t1/vivado-vc707-riscv/vc707-riscv.srcs/sources_1/bd/riscv/riscv.bd> 
reset_run impl_1
launch_runs impl_1 -jobs 24
INFO: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_m_0: SmartConnect riscv_io_axi_m_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] riscv_axi_smc_1_0: SmartConnect riscv_axi_smc_1_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_s_0: SmartConnect riscv_io_axi_s_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_s_0: IP riscv_io_axi_s_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_s_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /riscv_io_axi_s_0]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : </home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/vivado-risc-v/workspace/Rocket32t1/vivado-vc707-riscv/vc707-riscv.srcs/sources_1/bd/riscv/riscv.bd> 
VHDL Output written to : /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/vivado-risc-v/workspace/Rocket32t1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v
VHDL Output written to : /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/vivado-risc-v/workspace/Rocket32t1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/sim/riscv.v
VHDL Output written to : /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/vivado-risc-v/workspace/Rocket32t1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/hdl/riscv_wrapper.v
Exporting to file /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/vivado-risc-v/workspace/Rocket32t1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/hw_handoff/riscv_axi_smc_1_0.hwh
Generated Block Design Tcl file /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/vivado-risc-v/workspace/Rocket32t1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/hw_handoff/riscv_axi_smc_1_0_bd.tcl
Generated Hardware Definition File /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/vivado-risc-v/workspace/Rocket32t1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/synth/riscv_axi_smc_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block DDR/axi_smc_1 .
Exporting to file /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/vivado-risc-v/workspace/Rocket32t1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/hw_handoff/riscv_io_axi_m_0.hwh
Generated Block Design Tcl file /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/vivado-risc-v/workspace/Rocket32t1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/hw_handoff/riscv_io_axi_m_0_bd.tcl
Generated Hardware Definition File /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/vivado-risc-v/workspace/Rocket32t1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/synth/riscv_io_axi_m_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block IO/io_axi_m .
Exporting to file /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/vivado-risc-v/workspace/Rocket32t1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/hw_handoff/riscv_io_axi_s_0.hwh
Generated Block Design Tcl file /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/vivado-risc-v/workspace/Rocket32t1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/hw_handoff/riscv_io_axi_s_0_bd.tcl
Generated Hardware Definition File /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/vivado-risc-v/workspace/Rocket32t1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/synth/riscv_io_axi_s_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block IO/io_axi_s .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RocketChip .
Exporting to file /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/vivado-risc-v/workspace/Rocket32t1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/hw_handoff/riscv.hwh
Generated Block Design Tcl file /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/vivado-risc-v/workspace/Rocket32t1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/hw_handoff/riscv_bd.tcl
Generated Hardware Definition File /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/vivado-risc-v/workspace/Rocket32t1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin RX_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /IO/EthernetVC707
WARNING: [BD 41-2265] Clock pin for protocol instance pin TX_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /IO/EthernetVC707
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP riscv_axi_smc_1_0, cache-ID = fe1cc67fa03950bb; cache size = 408.984 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP riscv_io_axi_m_0, cache-ID = 38f04cb23ab70712; cache size = 408.984 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP riscv_io_axi_s_0, cache-ID = d977bafc75f7e397; cache size = 408.984 MB.
[Thu Jun  9 14:49:46 2022] Launched riscv_RocketChip_0_synth_1, synth_1...
Run output will be captured here:
riscv_RocketChip_0_synth_1: /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/vivado-risc-v/workspace/Rocket32t1/vivado-vc707-riscv/vc707-riscv.runs/riscv_RocketChip_0_synth_1/runme.log
synth_1: /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/vivado-risc-v/workspace/Rocket32t1/vivado-vc707-riscv/vc707-riscv.runs/synth_1/runme.log
[Thu Jun  9 14:49:46 2022] Launched impl_1...
Run output will be captured here: /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/vivado-risc-v/workspace/Rocket32t1/vivado-vc707-riscv/vc707-riscv.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:59 ; elapsed = 00:00:41 . Memory (MB): peak = 8330.039 ; gain = 0.000 ; free physical = 3471 ; free virtual = 6387
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun  9 14:51:41 2022...
