<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 379</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:14px;font-family:Times;color:#0860a8;}
	.ft04{font-size:8px;font-family:Times;color:#000000;}
	.ft05{font-size:12px;font-family:Times;color:#0860a8;}
	.ft06{font-size:11px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page379-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce379.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:760px;white-space:nowrap" class="ft00">Vol. 3A&#160;10-17</p>
<p style="position:absolute;top:47px;left:484px;white-space:nowrap" class="ft01">ADVANCED PROGRAMMABLE&#160;INTERRUPT CONTROLLER&#160;(APIC)</p>
<p style="position:absolute;top:100px;left:69px;white-space:nowrap" class="ft07">process the&#160;initial-count register&#160;is&#160;set, counting&#160;will&#160;restart, using&#160;the new initial-count value.&#160;The&#160;initial-count&#160;<br/>register&#160;is a&#160;read-write register;&#160;the current-count register is&#160;read only.<br/>A&#160;write&#160;of 0&#160;to the&#160;initial-count&#160;register effectively stops&#160;the&#160;local APIC timer,&#160;in both&#160;one-shot&#160;and&#160;periodic&#160;mode.<br/>The LVT timer register determines the vector number that is&#160;delivered to&#160;the&#160;processor with&#160;the timer interrupt&#160;that&#160;<br/>is generated when the&#160;timer count reaches zero.&#160;The&#160;mask&#160;flag in the LVT&#160;timer register can&#160;be&#160;used&#160;to mask the&#160;<br/>timer interrupt.</p>
<p style="position:absolute;top:242px;left:69px;white-space:nowrap" class="ft03">10.5.4.1 &#160;&#160;TSC-Deadline Mode</p>
<p style="position:absolute;top:271px;left:69px;white-space:nowrap" class="ft07">The mode&#160;of&#160;operation of the&#160;local-APIC&#160;timer is&#160;determined by the&#160;LVT Timer Register. Specifically, if&#160;<br/>CPUID.01H:ECX.TSC_Deadline[bit 24] = 0,&#160;the&#160;mode&#160;is&#160;determined by bit 17 of the&#160;register; if&#160;<br/>CPUID.01H:ECX.TSC_Deadline[bit 24] = 1,&#160;the&#160;mode&#160;is&#160;determined by bits 18:17. Se<a href="o_fe12b1e2a880e0ce-375.html">e&#160;Figure&#160;10-8.</a>&#160;(If&#160;<br/>CPUID.01H:ECX.TSC_Deadline[bit 24] = 0,&#160;bit 18&#160;of the&#160;register&#160;is&#160;reserved.)&#160;A&#160;write to&#160;the LVT&#160;Timer&#160;Register&#160;<br/>that changes&#160;the&#160;timer mode disarms the local&#160;APIC timer.&#160;The supported&#160;timer&#160;modes&#160;are&#160;give<a href="o_fe12b1e2a880e0ce-379.html">n in Table 10-2</a>.&#160;The&#160;<br/>three&#160;modes of the&#160;local&#160;APIC timer are&#160;mutually exclusive.</p>
<p style="position:absolute;top:533px;left:69px;white-space:nowrap" class="ft07">TSC-deadline&#160;mode&#160;allows software to&#160;use the&#160;local&#160;APIC timer to signal an interrupt at&#160;an&#160;absolute&#160;time. In TSC-<br/>deadline mode,&#160;writes to the initial-count register are ignored; and current-count register always reads 0. Instead,&#160;<br/>timer behavior&#160;is controlled&#160;using&#160;the&#160;IA32_TSC_DEADLINE&#160;MSR.<br/>The IA32_TSC_DEADLINE MSR (MSR address&#160;6E0H)&#160;is a per-logical processor MSR that specifies&#160;the&#160;time at&#160;which&#160;<br/>a timer&#160;interrupt&#160;should occur.&#160;Writing a non-zero 64-bit&#160;value&#160;into IA32_TSC_DEADLINE arms the&#160;timer.&#160;An&#160;inter-<br/>rupt is&#160;generated when&#160;the logical processorâ€™s&#160;time-stamp counter equals or&#160;exceeds&#160;the target value&#160;in&#160;the&#160;<br/>IA32_TSC_DEADLINE MSR.</p>
<p style="position:absolute;top:637px;left:255px;white-space:nowrap" class="ft04">2</p>
<p style="position:absolute;top:640px;left:261px;white-space:nowrap" class="ft02">&#160;When the&#160;timer generates an interrupt,&#160;it disarms&#160;itself and&#160;clears&#160;the&#160;</p>
<p style="position:absolute;top:656px;left:69px;white-space:nowrap" class="ft08">IA32_TSC_DEADLINE&#160;MSR.&#160;Thus,&#160;each write to&#160;the IA32_TSC_DEADLINE MSR generates at&#160;most&#160;one timer&#160;inter-<br/>rupt.<br/>In&#160;TSC-deadline mode, writing&#160;0 to&#160;the IA32_TSC_DEADLINE MSR&#160;disarms the&#160;local-APIC timer.&#160;Transitioning&#160;<br/>between TSC-deadline&#160;mode and other&#160;timer modes&#160;also disarms&#160;the&#160;timer.<br/>The hardware reset value of&#160;the IA32_TSC_DEADLINE&#160;MSR is&#160;0.&#160;In&#160;other&#160;timer modes (LVT&#160;bit 18 = 0),&#160;the&#160;<br/>IA32_TSC_DEADLINE&#160;MSR&#160;reads&#160;zero and&#160;writes are&#160;ignored.<br/>Software&#160;can configure the&#160;TSC-deadline timer&#160;to deliver&#160;a single&#160;interrupt using&#160;the following algorithm:<br/>1.&#160;Detect support for TSC-deadline&#160;mode by&#160;verifying CPUID.1:ECX.24 = 1.<br/>2.&#160;Select the&#160;TSC-deadline mode&#160;by programming bits 18:17 of the&#160;LVT Timer register with 10b.<br/>3.&#160;Program the IA32_TSC_DEADLINE MSR with the target TSC value at which the timer&#160;interrupt is&#160;desired.&#160;This&#160;</p>
<p style="position:absolute;top:866px;left:94px;white-space:nowrap" class="ft02">causes&#160;the processor to&#160;arm the&#160;timer.</p>
<p style="position:absolute;top:890px;left:69px;white-space:nowrap" class="ft02">4.&#160;The processor&#160;generates&#160;a timer&#160;interrupt when the&#160;value of time-stamp&#160;counter is&#160;greater than or&#160;equal&#160;to&#160;</p>
<p style="position:absolute;top:907px;left:94px;white-space:nowrap" class="ft07">that of&#160;IA32_TSC_DEADLINE.&#160;It then&#160;disarms the&#160;timer&#160;and&#160;clear the&#160;IA32_TSC_DEADLINE MSR.&#160;(Both the&#160;<br/>time-stamp counter&#160;and the&#160;IA32_TSC_DEADLINE&#160;MSR are&#160;64-bit unsigned&#160;integers.)</p>
<p style="position:absolute;top:947px;left:69px;white-space:nowrap" class="ft08">5.&#160;Software can re-arm the&#160;timer by&#160;repeatin<a href="o_fe12b1e2a880e0ce-379.html">g step 3.<br/></a>The&#160;following are&#160;usage&#160;guidelines&#160;for&#160;TSC-deadline&#160;mode:</p>
<p style="position:absolute;top:384px;left:333px;white-space:nowrap" class="ft05">Table 10-2. Local APIC Timer Modes</p>
<p style="position:absolute;top:408px;left:75px;white-space:nowrap" class="ft02">LVT Bits [18:17]</p>
<p style="position:absolute;top:408px;left:246px;white-space:nowrap" class="ft02">Timer Mode</p>
<p style="position:absolute;top:432px;left:75px;white-space:nowrap" class="ft02">00b</p>
<p style="position:absolute;top:432px;left:246px;white-space:nowrap" class="ft02">One-shot&#160;mode, program count-down&#160;value in&#160;an&#160;initial-count register.&#160;Se<a href="o_fe12b1e2a880e0ce-378.html">e Section&#160;10.5.4</a></p>
<p style="position:absolute;top:456px;left:75px;white-space:nowrap" class="ft02">01b</p>
<p style="position:absolute;top:456px;left:246px;white-space:nowrap" class="ft02">Periodic mode,&#160;program interval value&#160;in&#160;an&#160;initial-count&#160;register.&#160;Se<a href="o_fe12b1e2a880e0ce-378.html">e Section 10.5.4</a></p>
<p style="position:absolute;top:480px;left:75px;white-space:nowrap" class="ft02">10b</p>
<p style="position:absolute;top:480px;left:246px;white-space:nowrap" class="ft02">TSC-Deadline&#160;mode,&#160;program&#160;target&#160;value&#160;in&#160;IA32_TSC_DEADLINE&#160;MSR.</p>
<p style="position:absolute;top:504px;left:75px;white-space:nowrap" class="ft02">11b</p>
<p style="position:absolute;top:504px;left:246px;white-space:nowrap" class="ft02">Reserved</p>
<p style="position:absolute;top:1005px;left:69px;white-space:nowrap" class="ft02">2.&#160;If&#160;the&#160;logical&#160;processor&#160;is&#160;in&#160;VMX&#160;non-root&#160;operation,&#160;a&#160;read&#160;of&#160;the&#160;time-stamp&#160;counter&#160;(using&#160;either&#160;RDMSR,&#160;RDTSC,&#160;or&#160;RDTSCP) may&#160;</p>
<p style="position:absolute;top:1021px;left:91px;white-space:nowrap" class="ft02">not return&#160;the actual&#160;value of&#160;the time-stamp counter;<a href="o_fe12b1e2a880e0ce-1119.html">&#160;see Chapter 27 o</a>f&#160;th<a href="þÿ">e&#160;<i>IntelÂ® 64&#160;and&#160;IA-32 Architectures&#160;Software&#160;Devel-</i></a></p>
<p style="position:absolute;top:1038px;left:91px;white-space:nowrap" class="ft06"><a href="þÿ"><i>operâ€™s Manual, Volume 3C</i></a>. It is the&#160;responsibility of&#160;software&#160;operating in&#160;VMX&#160;root&#160;operation&#160;to&#160;coordinate&#160;the&#160;virtualization&#160;of&#160;the&#160;</p>
<p style="position:absolute;top:1054px;left:91px;white-space:nowrap" class="ft02">time-stamp counter&#160;and the IA32_TSC_DEADLINE MSR.</p>
</div>
</body>
</html>
