#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000212cfefa1a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000212cfefa330 .scope module, "z_monocicle_tb" "z_monocicle_tb" 3 3;
 .timescale -9 -12;
v00000212cff29a30_0 .var "CLK", 0 0;
v00000212cff29c10_0 .var "RST", 0 0;
S_00000212cfeb2270 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 39, 3 39 0, S_00000212cfefa330;
 .timescale -9 -12;
v00000212cfeea080_0 .var/i "i", 31 0;
S_00000212cfeb2400 .scope module, "monocicle_prueba" "monocicle" 3 7, 4 12 0, S_00000212cfefa330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "RST";
    .port_info 1 /INPUT 1 "CLK";
v00000212cff2a1b0_0 .net "ALUtoAND", 0 0, v00000212cfeeb0c0_0;  1 drivers
v00000212cff2b470_0 .net "ALUtodata_mem", 63 0, v00000212cfee9cc0_0;  1 drivers
v00000212cff2b150_0 .net "ANDtomux2", 0 0, L_00000212cfeed970;  1 drivers
v00000212cff2a610_0 .net "CLK", 0 0, v00000212cff29a30_0;  1 drivers
v00000212cff2a890_0 .net "PCtoInst_mem", 63 0, v00000212cfeeae40_0;  1 drivers
v00000212cff2acf0_0 .net "RST", 0 0, v00000212cff29c10_0;  1 drivers
v00000212cff2ad90_0 .net *"_ivl_11", 2 0, L_00000212d00294f0;  1 drivers
v00000212cff2b010_0 .net *"_ivl_13", 6 0, L_00000212d0029590;  1 drivers
v00000212cff2b650_0 .net *"_ivl_9", 0 0, L_00000212d00293b0;  1 drivers
v00000212cff2a070_0 .net "adder1tomux2", 63 0, L_00000212d0028f50;  1 drivers
v00000212cff29990_0 .net "adder2tomux2", 63 0, L_00000212d0028eb0;  1 drivers
v00000212cff2ae30_0 .net "data_memtomux3", 63 0, v00000212cff25bf0_0;  1 drivers
v00000212cff2a930_0 .net "decotoALU", 3 0, v00000212cfeeaee0_0;  1 drivers
v00000212cff2a2f0_0 .net "decotoAND", 0 0, v00000212cfee9a40_0;  1 drivers
v00000212cff29b70_0 .net "decotodatamem", 0 0, v00000212cfee9e00_0;  1 drivers
v00000212cff2a390_0 .net "decotomux1", 0 0, v00000212cfeea940_0;  1 drivers
v00000212cff2b330_0 .net "decotomux3", 0 0, v00000212cfeea300_0;  1 drivers
v00000212cff2aed0_0 .net "decotoreg", 0 0, v00000212cfeeaf80_0;  1 drivers
v00000212cff2b510_0 .net "immgentomux1", 63 0, v00000212cff2ac50_0;  1 drivers
v00000212cff29fd0_0 .net "instruction", 31 0, v00000212cff26550_0;  1 drivers
v00000212cff29f30_0 .net "mux1toALU", 63 0, v00000212cff262d0_0;  1 drivers
v00000212cff2b1f0_0 .net "mux2toPC", 63 0, v00000212cff26870_0;  1 drivers
v00000212cff2af70_0 .net "mux3toreg", 63 0, v00000212cff27270_0;  1 drivers
v00000212cff2b290_0 .net "regtoALU", 63 0, L_00000212d00289b0;  1 drivers
v00000212cff29850_0 .net "regtomux1", 63 0, L_00000212d0029450;  1 drivers
L_00000212d0028b90 .part v00000212cff26550_0, 15, 5;
L_00000212d0028ff0 .part v00000212cff26550_0, 20, 5;
L_00000212d0028c30 .part v00000212cff26550_0, 7, 5;
L_00000212d00293b0 .part v00000212cff26550_0, 30, 1;
L_00000212d00294f0 .part v00000212cff26550_0, 12, 3;
L_00000212d0029590 .part v00000212cff26550_0, 0, 7;
L_00000212d0029630 .concat [ 7 3 1 0], L_00000212d0029590, L_00000212d00294f0, L_00000212d00293b0;
S_00000212cfe88190 .scope module, "ALU_mono" "ALU" 4 24, 5 1 0, S_00000212cfeb2400;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /INPUT 4 "ALU_operation";
    .port_info 3 /OUTPUT 64 "ALU_result";
    .port_info 4 /OUTPUT 1 "zero";
v00000212cfeea4e0_0 .net "A", 63 0, L_00000212d00289b0;  alias, 1 drivers
v00000212cfeea1c0_0 .net "ALU_operation", 3 0, v00000212cfeeaee0_0;  alias, 1 drivers
v00000212cfee9cc0_0 .var "ALU_result", 63 0;
v00000212cfeea580_0 .net "B", 63 0, v00000212cff262d0_0;  alias, 1 drivers
v00000212cfeeb0c0_0 .var "zero", 0 0;
E_00000212cff02170 .event anyedge, v00000212cfeea1c0_0, v00000212cfeea4e0_0, v00000212cfeea580_0, v00000212cfee9cc0_0;
S_00000212cfe88320 .scope module, "PC_mono" "PC" 4 41, 6 1 0, S_00000212cfeb2400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 64 "IN";
    .port_info 3 /OUTPUT 64 "OUT";
v00000212cfeea620_0 .net "IN", 63 0, v00000212cff26870_0;  alias, 1 drivers
v00000212cfeeae40_0 .var "OUT", 63 0;
v00000212cfeeb340_0 .net "clk", 0 0, v00000212cff29a30_0;  alias, 1 drivers
v00000212cfeea9e0_0 .net "rst", 0 0, v00000212cff29c10_0;  alias, 1 drivers
E_00000212cff023f0 .event posedge, v00000212cfeeb340_0;
S_00000212cfe83b00 .scope module, "adder1" "adder" 4 43, 7 1 0, S_00000212cfeb2400;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /OUTPUT 64 "Q";
v00000212cfeeb200_0 .net "A", 63 0, v00000212cfeeae40_0;  alias, 1 drivers
L_00000212cffd1118 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000212cfee9860_0 .net "B", 63 0, L_00000212cffd1118;  1 drivers
v00000212cfeeb3e0_0 .net "Q", 63 0, L_00000212d0028f50;  alias, 1 drivers
L_00000212d0028f50 .arith/sum 64, v00000212cfeeae40_0, L_00000212cffd1118;
S_00000212cfe83c90 .scope module, "adder2" "adder" 4 45, 7 1 0, S_00000212cfeb2400;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /OUTPUT 64 "Q";
v00000212cfee9900_0 .net "A", 63 0, v00000212cfeeae40_0;  alias, 1 drivers
v00000212cfee99a0_0 .net "B", 63 0, v00000212cff2ac50_0;  alias, 1 drivers
v00000212cfeea760_0 .net "Q", 63 0, L_00000212d0028eb0;  alias, 1 drivers
L_00000212d0028eb0 .arith/sum 64, v00000212cfeeae40_0, v00000212cff2ac50_0;
S_00000212cfea7e00 .scope module, "control_mono" "control" 4 47, 8 1 0, S_00000212cfeb2400;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "instruction";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemtoReg";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 4 "ALUOp";
P_00000212cfefa4c0 .param/l "arit_op" 1 8 10, C4<0110011>;
P_00000212cfefa4f8 .param/l "beq_op" 1 8 9, C4<1100011>;
P_00000212cfefa530 .param/l "lw_op" 1 8 12, C4<0000011>;
P_00000212cfefa568 .param/l "sw_op" 1 8 11, C4<0100011>;
v00000212cfeeaee0_0 .var "ALUOp", 3 0;
v00000212cfeea940_0 .var "ALUSrc", 0 0;
v00000212cfee9a40_0 .var "Branch", 0 0;
v00000212cfee9e00_0 .var "MemWrite", 0 0;
v00000212cfeea300_0 .var "MemtoReg", 0 0;
v00000212cfeeaf80_0 .var "RegWrite", 0 0;
v00000212cfeea800_0 .net "instruction", 10 0, L_00000212d0029630;  1 drivers
E_00000212cff028b0 .event anyedge, v00000212cfeea800_0;
S_00000212cfea7f90 .scope module, "data_mono" "data_mem" 4 26, 9 1 0, S_00000212cfeb2400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wrt_en";
    .port_info 3 /INPUT 64 "address";
    .port_info 4 /INPUT 64 "write_data";
    .port_info 5 /OUTPUT 64 "read_data";
v00000212cfee9ae0_0 .net "address", 63 0, v00000212cfee9cc0_0;  alias, 1 drivers
v00000212cfee9b80_0 .net "clk", 0 0, v00000212cff29a30_0;  alias, 1 drivers
v00000212cfee9d60_0 .var/i "i", 31 0;
v00000212cff26410 .array "memory", 0 63, 7 0;
v00000212cff25bf0_0 .var "read_data", 63 0;
v00000212cff27590_0 .net "rst", 0 0, v00000212cff29c10_0;  alias, 1 drivers
v00000212cff26e10_0 .net "write_data", 63 0, L_00000212d0029450;  alias, 1 drivers
v00000212cff274f0_0 .net "wrt_en", 0 0, v00000212cfee9e00_0;  alias, 1 drivers
v00000212cff26410_0 .array/port v00000212cff26410, 0;
v00000212cff26410_1 .array/port v00000212cff26410, 1;
v00000212cff26410_2 .array/port v00000212cff26410, 2;
E_00000212cff029f0/0 .event anyedge, v00000212cfee9cc0_0, v00000212cff26410_0, v00000212cff26410_1, v00000212cff26410_2;
v00000212cff26410_3 .array/port v00000212cff26410, 3;
v00000212cff26410_4 .array/port v00000212cff26410, 4;
v00000212cff26410_5 .array/port v00000212cff26410, 5;
v00000212cff26410_6 .array/port v00000212cff26410, 6;
E_00000212cff029f0/1 .event anyedge, v00000212cff26410_3, v00000212cff26410_4, v00000212cff26410_5, v00000212cff26410_6;
v00000212cff26410_7 .array/port v00000212cff26410, 7;
v00000212cff26410_8 .array/port v00000212cff26410, 8;
v00000212cff26410_9 .array/port v00000212cff26410, 9;
v00000212cff26410_10 .array/port v00000212cff26410, 10;
E_00000212cff029f0/2 .event anyedge, v00000212cff26410_7, v00000212cff26410_8, v00000212cff26410_9, v00000212cff26410_10;
v00000212cff26410_11 .array/port v00000212cff26410, 11;
v00000212cff26410_12 .array/port v00000212cff26410, 12;
v00000212cff26410_13 .array/port v00000212cff26410, 13;
v00000212cff26410_14 .array/port v00000212cff26410, 14;
E_00000212cff029f0/3 .event anyedge, v00000212cff26410_11, v00000212cff26410_12, v00000212cff26410_13, v00000212cff26410_14;
v00000212cff26410_15 .array/port v00000212cff26410, 15;
v00000212cff26410_16 .array/port v00000212cff26410, 16;
v00000212cff26410_17 .array/port v00000212cff26410, 17;
v00000212cff26410_18 .array/port v00000212cff26410, 18;
E_00000212cff029f0/4 .event anyedge, v00000212cff26410_15, v00000212cff26410_16, v00000212cff26410_17, v00000212cff26410_18;
v00000212cff26410_19 .array/port v00000212cff26410, 19;
v00000212cff26410_20 .array/port v00000212cff26410, 20;
v00000212cff26410_21 .array/port v00000212cff26410, 21;
v00000212cff26410_22 .array/port v00000212cff26410, 22;
E_00000212cff029f0/5 .event anyedge, v00000212cff26410_19, v00000212cff26410_20, v00000212cff26410_21, v00000212cff26410_22;
v00000212cff26410_23 .array/port v00000212cff26410, 23;
v00000212cff26410_24 .array/port v00000212cff26410, 24;
v00000212cff26410_25 .array/port v00000212cff26410, 25;
v00000212cff26410_26 .array/port v00000212cff26410, 26;
E_00000212cff029f0/6 .event anyedge, v00000212cff26410_23, v00000212cff26410_24, v00000212cff26410_25, v00000212cff26410_26;
v00000212cff26410_27 .array/port v00000212cff26410, 27;
v00000212cff26410_28 .array/port v00000212cff26410, 28;
v00000212cff26410_29 .array/port v00000212cff26410, 29;
v00000212cff26410_30 .array/port v00000212cff26410, 30;
E_00000212cff029f0/7 .event anyedge, v00000212cff26410_27, v00000212cff26410_28, v00000212cff26410_29, v00000212cff26410_30;
v00000212cff26410_31 .array/port v00000212cff26410, 31;
v00000212cff26410_32 .array/port v00000212cff26410, 32;
v00000212cff26410_33 .array/port v00000212cff26410, 33;
v00000212cff26410_34 .array/port v00000212cff26410, 34;
E_00000212cff029f0/8 .event anyedge, v00000212cff26410_31, v00000212cff26410_32, v00000212cff26410_33, v00000212cff26410_34;
v00000212cff26410_35 .array/port v00000212cff26410, 35;
v00000212cff26410_36 .array/port v00000212cff26410, 36;
v00000212cff26410_37 .array/port v00000212cff26410, 37;
v00000212cff26410_38 .array/port v00000212cff26410, 38;
E_00000212cff029f0/9 .event anyedge, v00000212cff26410_35, v00000212cff26410_36, v00000212cff26410_37, v00000212cff26410_38;
v00000212cff26410_39 .array/port v00000212cff26410, 39;
v00000212cff26410_40 .array/port v00000212cff26410, 40;
v00000212cff26410_41 .array/port v00000212cff26410, 41;
v00000212cff26410_42 .array/port v00000212cff26410, 42;
E_00000212cff029f0/10 .event anyedge, v00000212cff26410_39, v00000212cff26410_40, v00000212cff26410_41, v00000212cff26410_42;
v00000212cff26410_43 .array/port v00000212cff26410, 43;
v00000212cff26410_44 .array/port v00000212cff26410, 44;
v00000212cff26410_45 .array/port v00000212cff26410, 45;
v00000212cff26410_46 .array/port v00000212cff26410, 46;
E_00000212cff029f0/11 .event anyedge, v00000212cff26410_43, v00000212cff26410_44, v00000212cff26410_45, v00000212cff26410_46;
v00000212cff26410_47 .array/port v00000212cff26410, 47;
v00000212cff26410_48 .array/port v00000212cff26410, 48;
v00000212cff26410_49 .array/port v00000212cff26410, 49;
v00000212cff26410_50 .array/port v00000212cff26410, 50;
E_00000212cff029f0/12 .event anyedge, v00000212cff26410_47, v00000212cff26410_48, v00000212cff26410_49, v00000212cff26410_50;
v00000212cff26410_51 .array/port v00000212cff26410, 51;
v00000212cff26410_52 .array/port v00000212cff26410, 52;
v00000212cff26410_53 .array/port v00000212cff26410, 53;
v00000212cff26410_54 .array/port v00000212cff26410, 54;
E_00000212cff029f0/13 .event anyedge, v00000212cff26410_51, v00000212cff26410_52, v00000212cff26410_53, v00000212cff26410_54;
v00000212cff26410_55 .array/port v00000212cff26410, 55;
v00000212cff26410_56 .array/port v00000212cff26410, 56;
v00000212cff26410_57 .array/port v00000212cff26410, 57;
v00000212cff26410_58 .array/port v00000212cff26410, 58;
E_00000212cff029f0/14 .event anyedge, v00000212cff26410_55, v00000212cff26410_56, v00000212cff26410_57, v00000212cff26410_58;
v00000212cff26410_59 .array/port v00000212cff26410, 59;
v00000212cff26410_60 .array/port v00000212cff26410, 60;
v00000212cff26410_61 .array/port v00000212cff26410, 61;
v00000212cff26410_62 .array/port v00000212cff26410, 62;
E_00000212cff029f0/15 .event anyedge, v00000212cff26410_59, v00000212cff26410_60, v00000212cff26410_61, v00000212cff26410_62;
v00000212cff26410_63 .array/port v00000212cff26410, 63;
E_00000212cff029f0/16 .event anyedge, v00000212cff26410_63;
E_00000212cff029f0 .event/or E_00000212cff029f0/0, E_00000212cff029f0/1, E_00000212cff029f0/2, E_00000212cff029f0/3, E_00000212cff029f0/4, E_00000212cff029f0/5, E_00000212cff029f0/6, E_00000212cff029f0/7, E_00000212cff029f0/8, E_00000212cff029f0/9, E_00000212cff029f0/10, E_00000212cff029f0/11, E_00000212cff029f0/12, E_00000212cff029f0/13, E_00000212cff029f0/14, E_00000212cff029f0/15, E_00000212cff029f0/16;
S_00000212cfdbd5d0 .scope module, "gate" "and1" 4 50, 10 1 0, S_00000212cfeb2400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "q";
L_00000212cfeed970 .functor AND 1, v00000212cfee9a40_0, v00000212cfeeb0c0_0, C4<1>, C4<1>;
v00000212cff267d0_0 .net "a", 0 0, v00000212cfee9a40_0;  alias, 1 drivers
v00000212cff25ab0_0 .net "b", 0 0, v00000212cfeeb0c0_0;  alias, 1 drivers
v00000212cff264b0_0 .net "q", 0 0, L_00000212cfeed970;  alias, 1 drivers
S_00000212cfdbd760 .scope module, "inst_mono" "inst_mem" 4 39, 11 1 0, S_00000212cfeb2400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 64 "read_adr";
    .port_info 3 /OUTPUT 32 "instruction";
v00000212cff26190_0 .net "clk", 0 0, v00000212cff29a30_0;  alias, 1 drivers
v00000212cff26910_0 .var/i "i", 31 0;
v00000212cff26550_0 .var "instruction", 31 0;
v00000212cff26a50 .array "memory", 0 63, 7 0;
v00000212cff25dd0_0 .net "read_adr", 63 0, v00000212cfeeae40_0;  alias, 1 drivers
v00000212cff26b90_0 .net "rst", 0 0, v00000212cff29c10_0;  alias, 1 drivers
v00000212cff26a50_0 .array/port v00000212cff26a50, 0;
v00000212cff26a50_1 .array/port v00000212cff26a50, 1;
v00000212cff26a50_2 .array/port v00000212cff26a50, 2;
E_00000212cff020b0/0 .event anyedge, v00000212cfeeae40_0, v00000212cff26a50_0, v00000212cff26a50_1, v00000212cff26a50_2;
v00000212cff26a50_3 .array/port v00000212cff26a50, 3;
v00000212cff26a50_4 .array/port v00000212cff26a50, 4;
v00000212cff26a50_5 .array/port v00000212cff26a50, 5;
v00000212cff26a50_6 .array/port v00000212cff26a50, 6;
E_00000212cff020b0/1 .event anyedge, v00000212cff26a50_3, v00000212cff26a50_4, v00000212cff26a50_5, v00000212cff26a50_6;
v00000212cff26a50_7 .array/port v00000212cff26a50, 7;
v00000212cff26a50_8 .array/port v00000212cff26a50, 8;
v00000212cff26a50_9 .array/port v00000212cff26a50, 9;
v00000212cff26a50_10 .array/port v00000212cff26a50, 10;
E_00000212cff020b0/2 .event anyedge, v00000212cff26a50_7, v00000212cff26a50_8, v00000212cff26a50_9, v00000212cff26a50_10;
v00000212cff26a50_11 .array/port v00000212cff26a50, 11;
v00000212cff26a50_12 .array/port v00000212cff26a50, 12;
v00000212cff26a50_13 .array/port v00000212cff26a50, 13;
v00000212cff26a50_14 .array/port v00000212cff26a50, 14;
E_00000212cff020b0/3 .event anyedge, v00000212cff26a50_11, v00000212cff26a50_12, v00000212cff26a50_13, v00000212cff26a50_14;
v00000212cff26a50_15 .array/port v00000212cff26a50, 15;
v00000212cff26a50_16 .array/port v00000212cff26a50, 16;
v00000212cff26a50_17 .array/port v00000212cff26a50, 17;
v00000212cff26a50_18 .array/port v00000212cff26a50, 18;
E_00000212cff020b0/4 .event anyedge, v00000212cff26a50_15, v00000212cff26a50_16, v00000212cff26a50_17, v00000212cff26a50_18;
v00000212cff26a50_19 .array/port v00000212cff26a50, 19;
v00000212cff26a50_20 .array/port v00000212cff26a50, 20;
v00000212cff26a50_21 .array/port v00000212cff26a50, 21;
v00000212cff26a50_22 .array/port v00000212cff26a50, 22;
E_00000212cff020b0/5 .event anyedge, v00000212cff26a50_19, v00000212cff26a50_20, v00000212cff26a50_21, v00000212cff26a50_22;
v00000212cff26a50_23 .array/port v00000212cff26a50, 23;
v00000212cff26a50_24 .array/port v00000212cff26a50, 24;
v00000212cff26a50_25 .array/port v00000212cff26a50, 25;
v00000212cff26a50_26 .array/port v00000212cff26a50, 26;
E_00000212cff020b0/6 .event anyedge, v00000212cff26a50_23, v00000212cff26a50_24, v00000212cff26a50_25, v00000212cff26a50_26;
v00000212cff26a50_27 .array/port v00000212cff26a50, 27;
v00000212cff26a50_28 .array/port v00000212cff26a50, 28;
v00000212cff26a50_29 .array/port v00000212cff26a50, 29;
v00000212cff26a50_30 .array/port v00000212cff26a50, 30;
E_00000212cff020b0/7 .event anyedge, v00000212cff26a50_27, v00000212cff26a50_28, v00000212cff26a50_29, v00000212cff26a50_30;
v00000212cff26a50_31 .array/port v00000212cff26a50, 31;
v00000212cff26a50_32 .array/port v00000212cff26a50, 32;
v00000212cff26a50_33 .array/port v00000212cff26a50, 33;
v00000212cff26a50_34 .array/port v00000212cff26a50, 34;
E_00000212cff020b0/8 .event anyedge, v00000212cff26a50_31, v00000212cff26a50_32, v00000212cff26a50_33, v00000212cff26a50_34;
v00000212cff26a50_35 .array/port v00000212cff26a50, 35;
v00000212cff26a50_36 .array/port v00000212cff26a50, 36;
v00000212cff26a50_37 .array/port v00000212cff26a50, 37;
v00000212cff26a50_38 .array/port v00000212cff26a50, 38;
E_00000212cff020b0/9 .event anyedge, v00000212cff26a50_35, v00000212cff26a50_36, v00000212cff26a50_37, v00000212cff26a50_38;
v00000212cff26a50_39 .array/port v00000212cff26a50, 39;
v00000212cff26a50_40 .array/port v00000212cff26a50, 40;
v00000212cff26a50_41 .array/port v00000212cff26a50, 41;
v00000212cff26a50_42 .array/port v00000212cff26a50, 42;
E_00000212cff020b0/10 .event anyedge, v00000212cff26a50_39, v00000212cff26a50_40, v00000212cff26a50_41, v00000212cff26a50_42;
v00000212cff26a50_43 .array/port v00000212cff26a50, 43;
v00000212cff26a50_44 .array/port v00000212cff26a50, 44;
v00000212cff26a50_45 .array/port v00000212cff26a50, 45;
v00000212cff26a50_46 .array/port v00000212cff26a50, 46;
E_00000212cff020b0/11 .event anyedge, v00000212cff26a50_43, v00000212cff26a50_44, v00000212cff26a50_45, v00000212cff26a50_46;
v00000212cff26a50_47 .array/port v00000212cff26a50, 47;
v00000212cff26a50_48 .array/port v00000212cff26a50, 48;
v00000212cff26a50_49 .array/port v00000212cff26a50, 49;
v00000212cff26a50_50 .array/port v00000212cff26a50, 50;
E_00000212cff020b0/12 .event anyedge, v00000212cff26a50_47, v00000212cff26a50_48, v00000212cff26a50_49, v00000212cff26a50_50;
v00000212cff26a50_51 .array/port v00000212cff26a50, 51;
v00000212cff26a50_52 .array/port v00000212cff26a50, 52;
v00000212cff26a50_53 .array/port v00000212cff26a50, 53;
v00000212cff26a50_54 .array/port v00000212cff26a50, 54;
E_00000212cff020b0/13 .event anyedge, v00000212cff26a50_51, v00000212cff26a50_52, v00000212cff26a50_53, v00000212cff26a50_54;
v00000212cff26a50_55 .array/port v00000212cff26a50, 55;
v00000212cff26a50_56 .array/port v00000212cff26a50, 56;
v00000212cff26a50_57 .array/port v00000212cff26a50, 57;
v00000212cff26a50_58 .array/port v00000212cff26a50, 58;
E_00000212cff020b0/14 .event anyedge, v00000212cff26a50_55, v00000212cff26a50_56, v00000212cff26a50_57, v00000212cff26a50_58;
v00000212cff26a50_59 .array/port v00000212cff26a50, 59;
v00000212cff26a50_60 .array/port v00000212cff26a50, 60;
v00000212cff26a50_61 .array/port v00000212cff26a50, 61;
v00000212cff26a50_62 .array/port v00000212cff26a50, 62;
E_00000212cff020b0/15 .event anyedge, v00000212cff26a50_59, v00000212cff26a50_60, v00000212cff26a50_61, v00000212cff26a50_62;
v00000212cff26a50_63 .array/port v00000212cff26a50, 63;
E_00000212cff020b0/16 .event anyedge, v00000212cff26a50_63;
E_00000212cff020b0 .event/or E_00000212cff020b0/0, E_00000212cff020b0/1, E_00000212cff020b0/2, E_00000212cff020b0/3, E_00000212cff020b0/4, E_00000212cff020b0/5, E_00000212cff020b0/6, E_00000212cff020b0/7, E_00000212cff020b0/8, E_00000212cff020b0/9, E_00000212cff020b0/10, E_00000212cff020b0/11, E_00000212cff020b0/12, E_00000212cff020b0/13, E_00000212cff020b0/14, E_00000212cff020b0/15, E_00000212cff020b0/16;
S_00000212cfea68c0 .scope module, "mux1" "mux21" 4 32, 12 1 0, S_00000212cfeb2400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "SEL";
    .port_info 1 /INPUT 64 "IN0";
    .port_info 2 /INPUT 64 "IN1";
    .port_info 3 /OUTPUT 64 "OUT";
v00000212cff271d0_0 .net "IN0", 63 0, L_00000212d0029450;  alias, 1 drivers
v00000212cff26af0_0 .net "IN1", 63 0, v00000212cff2ac50_0;  alias, 1 drivers
v00000212cff262d0_0 .var "OUT", 63 0;
v00000212cff26cd0_0 .net "SEL", 0 0, v00000212cfeea940_0;  alias, 1 drivers
E_00000212cff02570 .event anyedge, v00000212cfeea940_0, v00000212cff26e10_0, v00000212cfee99a0_0;
S_00000212cfea6a50 .scope module, "mux2" "mux21" 4 30, 12 1 0, S_00000212cfeb2400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "SEL";
    .port_info 1 /INPUT 64 "IN0";
    .port_info 2 /INPUT 64 "IN1";
    .port_info 3 /OUTPUT 64 "OUT";
v00000212cff273b0_0 .net "IN0", 63 0, L_00000212d0028f50;  alias, 1 drivers
v00000212cff26f50_0 .net "IN1", 63 0, L_00000212d0028eb0;  alias, 1 drivers
v00000212cff26870_0 .var "OUT", 63 0;
v00000212cff26c30_0 .net "SEL", 0 0, L_00000212cfeed970;  alias, 1 drivers
E_00000212cff025b0 .event anyedge, v00000212cff264b0_0, v00000212cfeeb3e0_0, v00000212cfeea760_0;
S_00000212cfea5b80 .scope module, "mux3" "mux21" 4 28, 12 1 0, S_00000212cfeb2400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "SEL";
    .port_info 1 /INPUT 64 "IN0";
    .port_info 2 /INPUT 64 "IN1";
    .port_info 3 /OUTPUT 64 "OUT";
v00000212cff26d70_0 .net "IN0", 63 0, v00000212cfee9cc0_0;  alias, 1 drivers
v00000212cff26690_0 .net "IN1", 63 0, v00000212cff25bf0_0;  alias, 1 drivers
v00000212cff27270_0 .var "OUT", 63 0;
v00000212cff265f0_0 .net "SEL", 0 0, v00000212cfeea300_0;  alias, 1 drivers
E_00000212cff028f0 .event anyedge, v00000212cfeea300_0, v00000212cfee9cc0_0, v00000212cff25bf0_0;
S_00000212cfea5d10 .scope module, "register_mono" "register" 4 36, 13 1 0, S_00000212cfeb2400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "regwrite";
    .port_info 3 /INPUT 5 "adr_reg1";
    .port_info 4 /INPUT 5 "adr_reg2";
    .port_info 5 /INPUT 5 "adr_wr_reg";
    .port_info 6 /INPUT 64 "wr_data";
    .port_info 7 /OUTPUT 64 "reg_data1";
    .port_info 8 /OUTPUT 64 "reg_data2";
v00000212cff27630_0 .net *"_ivl_0", 7 0, L_00000212cff29ad0;  1 drivers
v00000212cff25970_0 .net *"_ivl_10", 7 0, L_00000212cff29df0;  1 drivers
v00000212cff25a10_0 .net *"_ivl_100", 31 0, L_00000212d0028d70;  1 drivers
L_00000212cffd0e00 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000212cff258d0_0 .net *"_ivl_103", 26 0, L_00000212cffd0e00;  1 drivers
L_00000212cffd0e48 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v00000212cff26ff0_0 .net/2u *"_ivl_104", 31 0, L_00000212cffd0e48;  1 drivers
v00000212cff25e70_0 .net *"_ivl_106", 31 0, L_00000212d0029950;  1 drivers
v00000212cff27090_0 .net *"_ivl_108", 7 0, L_00000212d0029e50;  1 drivers
v00000212cff27310_0 .net *"_ivl_110", 31 0, L_00000212d00291d0;  1 drivers
L_00000212cffd0e90 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000212cff25c90_0 .net *"_ivl_113", 26 0, L_00000212cffd0e90;  1 drivers
L_00000212cffd0ed8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000212cff276d0_0 .net/2u *"_ivl_114", 31 0, L_00000212cffd0ed8;  1 drivers
v00000212cff26eb0_0 .net *"_ivl_116", 31 0, L_00000212d00299f0;  1 drivers
v00000212cff27130_0 .net *"_ivl_118", 7 0, L_00000212d002a670;  1 drivers
v00000212cff27450_0 .net *"_ivl_12", 31 0, L_00000212cff29e90;  1 drivers
v00000212cff25b50_0 .net *"_ivl_120", 31 0, L_00000212d0029a90;  1 drivers
L_00000212cffd0f20 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000212cff25f10_0 .net *"_ivl_123", 26 0, L_00000212cffd0f20;  1 drivers
L_00000212cffd0f68 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000212cff25830_0 .net/2u *"_ivl_124", 31 0, L_00000212cffd0f68;  1 drivers
v00000212cff26050_0 .net *"_ivl_126", 31 0, L_00000212d0028a50;  1 drivers
v00000212cff25fb0_0 .net *"_ivl_128", 7 0, L_00000212d002a710;  1 drivers
v00000212cff260f0_0 .net *"_ivl_130", 31 0, L_00000212d0029d10;  1 drivers
L_00000212cffd0fb0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000212cff26230_0 .net *"_ivl_133", 26 0, L_00000212cffd0fb0;  1 drivers
L_00000212cffd0ff8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000212cff26370_0 .net/2u *"_ivl_134", 31 0, L_00000212cffd0ff8;  1 drivers
v00000212cff26730_0 .net *"_ivl_136", 31 0, L_00000212d0029ef0;  1 drivers
v00000212cff269b0_0 .net *"_ivl_138", 7 0, L_00000212d0028af0;  1 drivers
v00000212cff27d40_0 .net *"_ivl_140", 31 0, L_00000212d002a7b0;  1 drivers
L_00000212cffd1040 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000212cff278e0_0 .net *"_ivl_143", 26 0, L_00000212cffd1040;  1 drivers
L_00000212cffd1088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000212cff290a0_0 .net/2u *"_ivl_144", 31 0, L_00000212cffd1088;  1 drivers
v00000212cff28c40_0 .net *"_ivl_146", 31 0, L_00000212d0028910;  1 drivers
v00000212cff27980_0 .net *"_ivl_148", 7 0, L_00000212d0029f90;  1 drivers
L_00000212cffd0938 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000212cff289c0_0 .net *"_ivl_15", 26 0, L_00000212cffd0938;  1 drivers
v00000212cff27ac0_0 .net *"_ivl_150", 7 0, L_00000212d0029270;  1 drivers
L_00000212cffd10d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000212cff27de0_0 .net *"_ivl_153", 2 0, L_00000212cffd10d0;  1 drivers
L_00000212cffd0980 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v00000212cff286a0_0 .net/2u *"_ivl_16", 31 0, L_00000212cffd0980;  1 drivers
v00000212cff27e80_0 .net *"_ivl_18", 31 0, L_00000212cff2a250;  1 drivers
v00000212cff29140_0 .net *"_ivl_2", 31 0, L_00000212cff29cb0;  1 drivers
v00000212cff291e0_0 .net *"_ivl_20", 7 0, L_00000212cff2a4d0;  1 drivers
v00000212cff27c00_0 .net *"_ivl_22", 31 0, L_00000212d0029770;  1 drivers
L_00000212cffd09c8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000212cff27b60_0 .net *"_ivl_25", 26 0, L_00000212cffd09c8;  1 drivers
L_00000212cffd0a10 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v00000212cff28420_0 .net/2u *"_ivl_26", 31 0, L_00000212cffd0a10;  1 drivers
v00000212cff28a60_0 .net *"_ivl_28", 31 0, L_00000212d0029130;  1 drivers
v00000212cff29280_0 .net *"_ivl_30", 7 0, L_00000212d00296d0;  1 drivers
v00000212cff27fc0_0 .net *"_ivl_32", 31 0, L_00000212d0029810;  1 drivers
L_00000212cffd0a58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000212cff28b00_0 .net *"_ivl_35", 26 0, L_00000212cffd0a58;  1 drivers
L_00000212cffd0aa0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000212cff287e0_0 .net/2u *"_ivl_36", 31 0, L_00000212cffd0aa0;  1 drivers
v00000212cff29460_0 .net *"_ivl_38", 31 0, L_00000212d002a350;  1 drivers
v00000212cff28240_0 .net *"_ivl_40", 7 0, L_00000212d002a490;  1 drivers
v00000212cff29320_0 .net *"_ivl_42", 31 0, L_00000212d002a030;  1 drivers
L_00000212cffd0ae8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000212cff29640_0 .net *"_ivl_45", 26 0, L_00000212cffd0ae8;  1 drivers
L_00000212cffd0b30 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000212cff28f60_0 .net/2u *"_ivl_46", 31 0, L_00000212cffd0b30;  1 drivers
v00000212cff28ce0_0 .net *"_ivl_48", 31 0, L_00000212d0029b30;  1 drivers
L_00000212cffd08a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000212cff28100_0 .net *"_ivl_5", 26 0, L_00000212cffd08a8;  1 drivers
v00000212cff28560_0 .net *"_ivl_50", 7 0, L_00000212d002a0d0;  1 drivers
v00000212cff27a20_0 .net *"_ivl_52", 31 0, L_00000212d0029bd0;  1 drivers
L_00000212cffd0b78 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000212cff29500_0 .net *"_ivl_55", 26 0, L_00000212cffd0b78;  1 drivers
L_00000212cffd0bc0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000212cff284c0_0 .net/2u *"_ivl_56", 31 0, L_00000212cffd0bc0;  1 drivers
v00000212cff28600_0 .net *"_ivl_58", 31 0, L_00000212d00298b0;  1 drivers
L_00000212cffd08f0 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v00000212cff27ca0_0 .net/2u *"_ivl_6", 31 0, L_00000212cffd08f0;  1 drivers
v00000212cff28380_0 .net *"_ivl_60", 7 0, L_00000212d0029c70;  1 drivers
v00000212cff282e0_0 .net *"_ivl_62", 31 0, L_00000212d0028e10;  1 drivers
L_00000212cffd0c08 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000212cff28740_0 .net *"_ivl_65", 26 0, L_00000212cffd0c08;  1 drivers
L_00000212cffd0c50 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000212cff293c0_0 .net/2u *"_ivl_66", 31 0, L_00000212cffd0c50;  1 drivers
v00000212cff28ba0_0 .net *"_ivl_68", 31 0, L_00000212d002a170;  1 drivers
v00000212cff281a0_0 .net *"_ivl_70", 7 0, L_00000212d0029090;  1 drivers
v00000212cff27f20_0 .net *"_ivl_72", 7 0, L_00000212d0029310;  1 drivers
L_00000212cffd0c98 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000212cff28060_0 .net *"_ivl_75", 2 0, L_00000212cffd0c98;  1 drivers
v00000212cff28880_0 .net *"_ivl_78", 7 0, L_00000212d002a210;  1 drivers
v00000212cff28d80_0 .net *"_ivl_8", 31 0, L_00000212cff29d50;  1 drivers
v00000212cff28920_0 .net *"_ivl_80", 31 0, L_00000212d002a2b0;  1 drivers
L_00000212cffd0ce0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000212cff29000_0 .net *"_ivl_83", 26 0, L_00000212cffd0ce0;  1 drivers
L_00000212cffd0d28 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v00000212cff295a0_0 .net/2u *"_ivl_84", 31 0, L_00000212cffd0d28;  1 drivers
v00000212cff28e20_0 .net *"_ivl_86", 31 0, L_00000212d002a3f0;  1 drivers
v00000212cff28ec0_0 .net *"_ivl_88", 7 0, L_00000212d002a530;  1 drivers
v00000212cff296e0_0 .net *"_ivl_90", 31 0, L_00000212d002a5d0;  1 drivers
L_00000212cffd0d70 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000212cff27840_0 .net *"_ivl_93", 26 0, L_00000212cffd0d70;  1 drivers
L_00000212cffd0db8 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v00000212cff2a110_0 .net/2u *"_ivl_94", 31 0, L_00000212cffd0db8;  1 drivers
v00000212cff2a570_0 .net *"_ivl_96", 31 0, L_00000212d0028cd0;  1 drivers
v00000212cff298f0_0 .net *"_ivl_98", 7 0, L_00000212d0029db0;  1 drivers
v00000212cff2a7f0_0 .net "adr_reg1", 4 0, L_00000212d0028b90;  1 drivers
v00000212cff2b5b0_0 .net "adr_reg2", 4 0, L_00000212d0028ff0;  1 drivers
v00000212cff2a430_0 .net "adr_wr_reg", 4 0, L_00000212d0028c30;  1 drivers
v00000212cff2ab10_0 .net "clk", 0 0, v00000212cff29a30_0;  alias, 1 drivers
v00000212cff2abb0_0 .var/i "i", 31 0;
v00000212cff2a6b0_0 .net "reg_data1", 63 0, L_00000212d00289b0;  alias, 1 drivers
v00000212cff2a9d0_0 .net "reg_data2", 63 0, L_00000212d0029450;  alias, 1 drivers
v00000212cff2b0b0 .array "registers", 0 63, 7 0;
v00000212cff2aa70_0 .net "regwrite", 0 0, v00000212cfeeaf80_0;  alias, 1 drivers
v00000212cff2b6f0_0 .net "rst", 0 0, v00000212cff29c10_0;  alias, 1 drivers
v00000212cff2b3d0_0 .net "wr_data", 63 0, v00000212cff27270_0;  alias, 1 drivers
L_00000212cff29ad0 .array/port v00000212cff2b0b0, L_00000212cff29d50;
L_00000212cff29cb0 .concat [ 5 27 0 0], L_00000212d0028b90, L_00000212cffd08a8;
L_00000212cff29d50 .arith/sum 32, L_00000212cff29cb0, L_00000212cffd08f0;
L_00000212cff29df0 .array/port v00000212cff2b0b0, L_00000212cff2a250;
L_00000212cff29e90 .concat [ 5 27 0 0], L_00000212d0028b90, L_00000212cffd0938;
L_00000212cff2a250 .arith/sum 32, L_00000212cff29e90, L_00000212cffd0980;
L_00000212cff2a4d0 .array/port v00000212cff2b0b0, L_00000212d0029130;
L_00000212d0029770 .concat [ 5 27 0 0], L_00000212d0028b90, L_00000212cffd09c8;
L_00000212d0029130 .arith/sum 32, L_00000212d0029770, L_00000212cffd0a10;
L_00000212d00296d0 .array/port v00000212cff2b0b0, L_00000212d002a350;
L_00000212d0029810 .concat [ 5 27 0 0], L_00000212d0028b90, L_00000212cffd0a58;
L_00000212d002a350 .arith/sum 32, L_00000212d0029810, L_00000212cffd0aa0;
L_00000212d002a490 .array/port v00000212cff2b0b0, L_00000212d0029b30;
L_00000212d002a030 .concat [ 5 27 0 0], L_00000212d0028b90, L_00000212cffd0ae8;
L_00000212d0029b30 .arith/sum 32, L_00000212d002a030, L_00000212cffd0b30;
L_00000212d002a0d0 .array/port v00000212cff2b0b0, L_00000212d00298b0;
L_00000212d0029bd0 .concat [ 5 27 0 0], L_00000212d0028b90, L_00000212cffd0b78;
L_00000212d00298b0 .arith/sum 32, L_00000212d0029bd0, L_00000212cffd0bc0;
L_00000212d0029c70 .array/port v00000212cff2b0b0, L_00000212d002a170;
L_00000212d0028e10 .concat [ 5 27 0 0], L_00000212d0028b90, L_00000212cffd0c08;
L_00000212d002a170 .arith/sum 32, L_00000212d0028e10, L_00000212cffd0c50;
L_00000212d0029090 .array/port v00000212cff2b0b0, L_00000212d0029310;
L_00000212d0029310 .concat [ 5 3 0 0], L_00000212d0028b90, L_00000212cffd0c98;
LS_00000212d00289b0_0_0 .concat [ 8 8 8 8], L_00000212d0029090, L_00000212d0029c70, L_00000212d002a0d0, L_00000212d002a490;
LS_00000212d00289b0_0_4 .concat [ 8 8 8 8], L_00000212d00296d0, L_00000212cff2a4d0, L_00000212cff29df0, L_00000212cff29ad0;
L_00000212d00289b0 .concat [ 32 32 0 0], LS_00000212d00289b0_0_0, LS_00000212d00289b0_0_4;
L_00000212d002a210 .array/port v00000212cff2b0b0, L_00000212d002a3f0;
L_00000212d002a2b0 .concat [ 5 27 0 0], L_00000212d0028ff0, L_00000212cffd0ce0;
L_00000212d002a3f0 .arith/sum 32, L_00000212d002a2b0, L_00000212cffd0d28;
L_00000212d002a530 .array/port v00000212cff2b0b0, L_00000212d0028cd0;
L_00000212d002a5d0 .concat [ 5 27 0 0], L_00000212d0028ff0, L_00000212cffd0d70;
L_00000212d0028cd0 .arith/sum 32, L_00000212d002a5d0, L_00000212cffd0db8;
L_00000212d0029db0 .array/port v00000212cff2b0b0, L_00000212d0029950;
L_00000212d0028d70 .concat [ 5 27 0 0], L_00000212d0028ff0, L_00000212cffd0e00;
L_00000212d0029950 .arith/sum 32, L_00000212d0028d70, L_00000212cffd0e48;
L_00000212d0029e50 .array/port v00000212cff2b0b0, L_00000212d00299f0;
L_00000212d00291d0 .concat [ 5 27 0 0], L_00000212d0028ff0, L_00000212cffd0e90;
L_00000212d00299f0 .arith/sum 32, L_00000212d00291d0, L_00000212cffd0ed8;
L_00000212d002a670 .array/port v00000212cff2b0b0, L_00000212d0028a50;
L_00000212d0029a90 .concat [ 5 27 0 0], L_00000212d0028ff0, L_00000212cffd0f20;
L_00000212d0028a50 .arith/sum 32, L_00000212d0029a90, L_00000212cffd0f68;
L_00000212d002a710 .array/port v00000212cff2b0b0, L_00000212d0029ef0;
L_00000212d0029d10 .concat [ 5 27 0 0], L_00000212d0028ff0, L_00000212cffd0fb0;
L_00000212d0029ef0 .arith/sum 32, L_00000212d0029d10, L_00000212cffd0ff8;
L_00000212d0028af0 .array/port v00000212cff2b0b0, L_00000212d0028910;
L_00000212d002a7b0 .concat [ 5 27 0 0], L_00000212d0028ff0, L_00000212cffd1040;
L_00000212d0028910 .arith/sum 32, L_00000212d002a7b0, L_00000212cffd1088;
L_00000212d0029f90 .array/port v00000212cff2b0b0, L_00000212d0029270;
L_00000212d0029270 .concat [ 5 3 0 0], L_00000212d0028ff0, L_00000212cffd10d0;
LS_00000212d0029450_0_0 .concat [ 8 8 8 8], L_00000212d0029f90, L_00000212d0028af0, L_00000212d002a710, L_00000212d002a670;
LS_00000212d0029450_0_4 .concat [ 8 8 8 8], L_00000212d0029e50, L_00000212d0029db0, L_00000212d002a530, L_00000212d002a210;
L_00000212d0029450 .concat [ 32 32 0 0], LS_00000212d0029450_0_0, LS_00000212d0029450_0_4;
S_00000212cfe852e0 .scope module, "signextend_mono" "signextend" 4 34, 14 1 0, S_00000212cfeb2400;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "IN";
    .port_info 1 /OUTPUT 64 "OUT";
v00000212cff2a750_0 .net "IN", 31 0, v00000212cff26550_0;  alias, 1 drivers
v00000212cff2ac50_0 .var "OUT", 63 0;
E_00000212cff025f0 .event anyedge, v00000212cff26550_0;
    .scope S_00000212cfe88190;
T_0 ;
    %wait E_00000212cff02170;
    %load/vec4 v00000212cfeea1c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v00000212cfee9cc0_0, 0, 64;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v00000212cfeea4e0_0;
    %load/vec4 v00000212cfeea580_0;
    %and;
    %store/vec4 v00000212cfee9cc0_0, 0, 64;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v00000212cfeea4e0_0;
    %load/vec4 v00000212cfeea580_0;
    %or;
    %store/vec4 v00000212cfee9cc0_0, 0, 64;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v00000212cfeea4e0_0;
    %load/vec4 v00000212cfeea580_0;
    %add;
    %store/vec4 v00000212cfee9cc0_0, 0, 64;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v00000212cfeea4e0_0;
    %load/vec4 v00000212cfeea580_0;
    %sub;
    %store/vec4 v00000212cfee9cc0_0, 0, 64;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %load/vec4 v00000212cfee9cc0_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000212cfeeb0c0_0, 0, 1;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000212cfeeb0c0_0, 0, 1;
T_0.7 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000212cfea7f90;
T_1 ;
    %wait E_00000212cff023f0;
    %load/vec4 v00000212cff27590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000212cfee9d60_0, 0, 32;
T_1.2 ;
    %load/vec4 v00000212cfee9d60_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000212cfee9d60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff26410, 0, 4;
    %load/vec4 v00000212cfee9d60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000212cfee9d60_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
T_1.0 ;
    %load/vec4 v00000212cff274f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v00000212cff26e10_0;
    %split/vec4 8;
    %ix/getv 3, v00000212cfee9ae0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff26410, 0, 4;
    %split/vec4 8;
    %load/vec4 v00000212cfee9ae0_0;
    %addi 1, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff26410, 0, 4;
    %split/vec4 8;
    %load/vec4 v00000212cfee9ae0_0;
    %addi 2, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff26410, 0, 4;
    %split/vec4 8;
    %load/vec4 v00000212cfee9ae0_0;
    %addi 3, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff26410, 0, 4;
    %split/vec4 8;
    %load/vec4 v00000212cfee9ae0_0;
    %addi 4, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff26410, 0, 4;
    %split/vec4 8;
    %load/vec4 v00000212cfee9ae0_0;
    %addi 5, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff26410, 0, 4;
    %split/vec4 8;
    %load/vec4 v00000212cfee9ae0_0;
    %addi 6, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff26410, 0, 4;
    %load/vec4 v00000212cfee9ae0_0;
    %addi 7, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff26410, 0, 4;
T_1.4 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000212cfea7f90;
T_2 ;
    %wait E_00000212cff029f0;
    %load/vec4 v00000212cfee9ae0_0;
    %addi 7, 0, 64;
    %ix/vec4 4;
    %load/vec4a v00000212cff26410, 4;
    %load/vec4 v00000212cfee9ae0_0;
    %addi 6, 0, 64;
    %ix/vec4 4;
    %load/vec4a v00000212cff26410, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000212cfee9ae0_0;
    %addi 5, 0, 64;
    %ix/vec4 4;
    %load/vec4a v00000212cff26410, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000212cfee9ae0_0;
    %addi 4, 0, 64;
    %ix/vec4 4;
    %load/vec4a v00000212cff26410, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000212cfee9ae0_0;
    %addi 3, 0, 64;
    %ix/vec4 4;
    %load/vec4a v00000212cff26410, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000212cfee9ae0_0;
    %addi 2, 0, 64;
    %ix/vec4 4;
    %load/vec4a v00000212cff26410, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000212cfee9ae0_0;
    %addi 1, 0, 64;
    %ix/vec4 4;
    %load/vec4a v00000212cff26410, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v00000212cfee9ae0_0;
    %load/vec4a v00000212cff26410, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000212cff25bf0_0, 0, 64;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000212cfea5b80;
T_3 ;
Ewait_0 .event/or E_00000212cff028f0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v00000212cff265f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000212cff26d70_0;
    %store/vec4 v00000212cff27270_0, 0, 64;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000212cff26690_0;
    %store/vec4 v00000212cff27270_0, 0, 64;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000212cfea6a50;
T_4 ;
Ewait_1 .event/or E_00000212cff025b0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v00000212cff26c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000212cff273b0_0;
    %store/vec4 v00000212cff26870_0, 0, 64;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000212cff26f50_0;
    %store/vec4 v00000212cff26870_0, 0, 64;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000212cfea68c0;
T_5 ;
Ewait_2 .event/or E_00000212cff02570, E_0x0;
    %wait Ewait_2;
    %load/vec4 v00000212cff26cd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000212cff271d0_0;
    %store/vec4 v00000212cff262d0_0, 0, 64;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000212cff26af0_0;
    %store/vec4 v00000212cff262d0_0, 0, 64;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000212cfe852e0;
T_6 ;
    %wait E_00000212cff025f0;
    %load/vec4 v00000212cff2a750_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v00000212cff2ac50_0, 0, 64;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v00000212cff2a750_0;
    %parti/s 1, 31, 6;
    %replicate 52;
    %load/vec4 v00000212cff2a750_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000212cff2ac50_0, 0, 64;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v00000212cff2a750_0;
    %parti/s 1, 31, 6;
    %replicate 52;
    %load/vec4 v00000212cff2a750_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000212cff2a750_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000212cff2ac50_0, 0, 64;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v00000212cff2a750_0;
    %parti/s 1, 31, 6;
    %replicate 52;
    %load/vec4 v00000212cff2a750_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000212cff2a750_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000212cff2a750_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000212cff2a750_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000212cff2ac50_0, 0, 64;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000212cfea5d10;
T_7 ;
    %wait E_00000212cff023f0;
    %load/vec4 v00000212cff2aa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000212cff2b3d0_0;
    %split/vec4 8;
    %load/vec4 v00000212cff2a430_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff2b0b0, 0, 4;
    %split/vec4 8;
    %load/vec4 v00000212cff2a430_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff2b0b0, 0, 4;
    %split/vec4 8;
    %load/vec4 v00000212cff2a430_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff2b0b0, 0, 4;
    %split/vec4 8;
    %load/vec4 v00000212cff2a430_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff2b0b0, 0, 4;
    %split/vec4 8;
    %load/vec4 v00000212cff2a430_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff2b0b0, 0, 4;
    %split/vec4 8;
    %load/vec4 v00000212cff2a430_0;
    %pad/u 32;
    %addi 5, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff2b0b0, 0, 4;
    %split/vec4 8;
    %load/vec4 v00000212cff2a430_0;
    %pad/u 32;
    %addi 6, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff2b0b0, 0, 4;
    %load/vec4 v00000212cff2a430_0;
    %pad/u 32;
    %addi 7, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff2b0b0, 0, 4;
T_7.0 ;
    %load/vec4 v00000212cff2b6f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 24, 0, 32;
    %store/vec4 v00000212cff2abb0_0, 0, 32;
T_7.4 ;
    %load/vec4 v00000212cff2abb0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_7.5, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000212cff2abb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff2b0b0, 0, 4;
    %load/vec4 v00000212cff2abb0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000212cff2abb0_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
    %pushi/vec4 33, 0, 64;
    %split/vec4 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff2b0b0, 0, 4;
    %split/vec4 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff2b0b0, 0, 4;
    %split/vec4 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff2b0b0, 0, 4;
    %split/vec4 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff2b0b0, 0, 4;
    %split/vec4 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff2b0b0, 0, 4;
    %split/vec4 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff2b0b0, 0, 4;
    %split/vec4 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff2b0b0, 0, 4;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff2b0b0, 0, 4;
    %pushi/vec4 22, 0, 64;
    %split/vec4 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff2b0b0, 0, 4;
    %split/vec4 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff2b0b0, 0, 4;
    %split/vec4 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff2b0b0, 0, 4;
    %split/vec4 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff2b0b0, 0, 4;
    %split/vec4 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff2b0b0, 0, 4;
    %split/vec4 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff2b0b0, 0, 4;
    %split/vec4 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff2b0b0, 0, 4;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff2b0b0, 0, 4;
    %pushi/vec4 11, 0, 64;
    %split/vec4 8;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff2b0b0, 0, 4;
    %split/vec4 8;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff2b0b0, 0, 4;
    %split/vec4 8;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff2b0b0, 0, 4;
    %split/vec4 8;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff2b0b0, 0, 4;
    %split/vec4 8;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff2b0b0, 0, 4;
    %split/vec4 8;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff2b0b0, 0, 4;
    %split/vec4 8;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff2b0b0, 0, 4;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff2b0b0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000212cfdbd760;
T_8 ;
    %wait E_00000212cff023f0;
    %load/vec4 v00000212cff26b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v00000212cff26910_0, 0, 32;
T_8.2 ;
    %load/vec4 v00000212cff26910_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000212cff26910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff26a50, 0, 4;
    %load/vec4 v00000212cff26910_0;
    %addi 1, 0, 32;
    %store/vec4 v00000212cff26910_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %pushi/vec4 263219, 0, 32;
    %split/vec4 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff26a50, 0, 4;
    %split/vec4 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff26a50, 0, 4;
    %split/vec4 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff26a50, 0, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff26a50, 0, 4;
    %pushi/vec4 8418355, 0, 32;
    %split/vec4 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff26a50, 0, 4;
    %split/vec4 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff26a50, 0, 4;
    %split/vec4 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff26a50, 0, 4;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff26a50, 0, 4;
    %pushi/vec4 8939571, 0, 32;
    %split/vec4 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff26a50, 0, 4;
    %split/vec4 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff26a50, 0, 4;
    %split/vec4 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff26a50, 0, 4;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff26a50, 0, 4;
    %pushi/vec4 99, 0, 32;
    %split/vec4 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff26a50, 0, 4;
    %split/vec4 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff26a50, 0, 4;
    %split/vec4 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff26a50, 0, 4;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212cff26a50, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000212cfdbd760;
T_9 ;
    %wait E_00000212cff020b0;
    %load/vec4 v00000212cff25dd0_0;
    %addi 3, 0, 64;
    %ix/vec4 4;
    %load/vec4a v00000212cff26a50, 4;
    %load/vec4 v00000212cff25dd0_0;
    %addi 2, 0, 64;
    %ix/vec4 4;
    %load/vec4a v00000212cff26a50, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000212cff25dd0_0;
    %addi 1, 0, 64;
    %ix/vec4 4;
    %load/vec4a v00000212cff26a50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v00000212cff25dd0_0;
    %load/vec4a v00000212cff26a50, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000212cff26550_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000212cfe88320;
T_10 ;
    %wait E_00000212cff023f0;
    %load/vec4 v00000212cfeea9e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v00000212cfeeae40_0, 0, 64;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000212cfeea620_0;
    %store/vec4 v00000212cfeeae40_0, 0, 64;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000212cfea7e00;
T_11 ;
    %wait E_00000212cff028b0;
    %load/vec4 v00000212cfeea800_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %pushi/vec4 15, 0, 5;
    %split/vec4 1;
    %store/vec4 v00000212cfeeaf80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000212cfeea940_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000212cfee9e00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000212cfeea300_0, 0, 1;
    %store/vec4 v00000212cfee9a40_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000212cfeeaee0_0, 0, 4;
    %jmp T_11.5;
T_11.0 ;
    %pushi/vec4 16, 0, 5;
    %split/vec4 1;
    %store/vec4 v00000212cfeeaf80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000212cfeea940_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000212cfee9e00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000212cfeea300_0, 0, 1;
    %store/vec4 v00000212cfee9a40_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000212cfeeaee0_0, 0, 4;
    %jmp T_11.5;
T_11.1 ;
    %pushi/vec4 6, 0, 5;
    %split/vec4 1;
    %store/vec4 v00000212cfeeaf80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000212cfeea940_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000212cfee9e00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000212cfeea300_0, 0, 1;
    %store/vec4 v00000212cfee9a40_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000212cfeeaee0_0, 0, 4;
    %jmp T_11.5;
T_11.2 ;
    %pushi/vec4 11, 0, 5;
    %split/vec4 1;
    %store/vec4 v00000212cfeeaf80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000212cfeea940_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000212cfee9e00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000212cfeea300_0, 0, 1;
    %store/vec4 v00000212cfee9a40_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000212cfeeaee0_0, 0, 4;
    %jmp T_11.5;
T_11.3 ;
    %load/vec4 v00000212cfeea800_0;
    %parti/s 4, 7, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %pushi/vec4 15, 0, 5;
    %split/vec4 1;
    %store/vec4 v00000212cfeeaf80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000212cfeea940_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000212cfee9e00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000212cfeea300_0, 0, 1;
    %store/vec4 v00000212cfee9a40_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000212cfeeaee0_0, 0, 4;
    %jmp T_11.11;
T_11.6 ;
    %pushi/vec4 1, 0, 5;
    %split/vec4 1;
    %store/vec4 v00000212cfeeaf80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000212cfeea940_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000212cfee9e00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000212cfeea300_0, 0, 1;
    %store/vec4 v00000212cfee9a40_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000212cfeeaee0_0, 0, 4;
    %jmp T_11.11;
T_11.7 ;
    %pushi/vec4 1, 0, 5;
    %split/vec4 1;
    %store/vec4 v00000212cfeeaf80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000212cfeea940_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000212cfee9e00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000212cfeea300_0, 0, 1;
    %store/vec4 v00000212cfee9a40_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000212cfeeaee0_0, 0, 4;
    %jmp T_11.11;
T_11.8 ;
    %pushi/vec4 1, 0, 5;
    %split/vec4 1;
    %store/vec4 v00000212cfeeaf80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000212cfeea940_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000212cfee9e00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000212cfeea300_0, 0, 1;
    %store/vec4 v00000212cfee9a40_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000212cfeeaee0_0, 0, 4;
    %jmp T_11.11;
T_11.9 ;
    %pushi/vec4 1, 0, 5;
    %split/vec4 1;
    %store/vec4 v00000212cfeeaf80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000212cfeea940_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000212cfee9e00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000212cfeea300_0, 0, 1;
    %store/vec4 v00000212cfee9a40_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000212cfeeaee0_0, 0, 4;
    %jmp T_11.11;
T_11.11 ;
    %pop/vec4 1;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000212cfefa330;
T_12 ;
T_12.0 ;
    %delay 1000, 0;
    %load/vec4 v00000212cff29a30_0;
    %inv;
    %store/vec4 v00000212cff29a30_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_00000212cfefa330;
T_13 ;
    %vpi_call/w 3 13 "$dumpfile", "prueba_monocicle" {0 0 0};
    %vpi_call/w 3 14 "$dumpvars", 32'sb11111111111111111111111111111110, S_00000212cfefa330 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000212cff29a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000212cff29c10_0, 0;
    %vpi_call/w 3 18 "$display", "PC:", v00000212cfeeae40_0 {0 0 0};
    %vpi_call/w 3 19 "$display", "Instmem[0]: |%b|%b|%b|%b|", &A<v00000212cff26a50, 3>, &A<v00000212cff26a50, 2>, &A<v00000212cff26a50, 1>, &A<v00000212cff26a50, 0> {0 0 0};
    %vpi_call/w 3 20 "$display", "Instmem[4]: |%b|%b|%b|%b|", &A<v00000212cff26a50, 7>, &A<v00000212cff26a50, 6>, &A<v00000212cff26a50, 5>, &A<v00000212cff26a50, 4> {0 0 0};
    %vpi_call/w 3 21 "$display", "Instmem[8]: |%b|%b|%b|%b|", &A<v00000212cff26a50, 11>, &A<v00000212cff26a50, 10>, &A<v00000212cff26a50, 9>, &A<v00000212cff26a50, 8> {0 0 0};
    %vpi_call/w 3 22 "$display", "Instmem[12]: |%b|%b|%b|%b|", &A<v00000212cff26a50, 15>, &A<v00000212cff26a50, 14>, &A<v00000212cff26a50, 13>, &A<v00000212cff26a50, 12> {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000212cff29c10_0, 0;
    %delay 1000, 0;
    %vpi_call/w 3 26 "$display", "\012ACTIVACION DE RESET\012" {0 0 0};
    %vpi_call/w 3 28 "$display", "----------------" {0 0 0};
    %vpi_call/w 3 29 "$display", "PC:", v00000212cfeeae40_0 {0 0 0};
    %vpi_call/w 3 30 "$display", "Instmem[0]: |%b|%b|%b|%b|", &A<v00000212cff26a50, 3>, &A<v00000212cff26a50, 2>, &A<v00000212cff26a50, 1>, &A<v00000212cff26a50, 0> {0 0 0};
    %vpi_call/w 3 31 "$display", "Instmem[4]: |%b|%b|%b|%b|", &A<v00000212cff26a50, 7>, &A<v00000212cff26a50, 6>, &A<v00000212cff26a50, 5>, &A<v00000212cff26a50, 4> {0 0 0};
    %vpi_call/w 3 32 "$display", "Instmem[8]: |%b|%b|%b|%b|", &A<v00000212cff26a50, 11>, &A<v00000212cff26a50, 10>, &A<v00000212cff26a50, 9>, &A<v00000212cff26a50, 8> {0 0 0};
    %vpi_call/w 3 33 "$display", "Instmem[12]: |%b|%b|%b|%b|", &A<v00000212cff26a50, 15>, &A<v00000212cff26a50, 14>, &A<v00000212cff26a50, 13>, &A<v00000212cff26a50, 12> {0 0 0};
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 3 34 "$display", "Registers[0](d): %d", S<0,vec4,u64> {1 0 0};
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 3 35 "$display", "Registers[8](d): %d", S<0,vec4,u64> {1 0 0};
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 3 36 "$display", "Registers[16](d): %d", S<0,vec4,u64> {1 0 0};
    %vpi_call/w 3 37 "$display", "----------------" {0 0 0};
    %fork t_1, S_00000212cfeb2270;
    %jmp t_0;
    .scope S_00000212cfeb2270;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000212cfeea080_0, 0, 32;
T_13.0 ;
    %load/vec4 v00000212cfeea080_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_13.1, 5;
    %delay 2000, 0;
    %vpi_call/w 3 41 "$display", "PC:", v00000212cfeeae40_0 {0 0 0};
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 3 42 "$display", "Registers[0](d): %d", S<0,vec4,u64> {1 0 0};
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 3 43 "$display", "Registers[8](d): %d", S<0,vec4,u64> {1 0 0};
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000212cff2b0b0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 3 44 "$display", "Registers[16](d): %d", S<0,vec4,u64> {1 0 0};
    %load/vec4 v00000212cfeea080_0;
    %addi 1, 0, 32;
    %store/vec4 v00000212cfeea080_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .scope S_00000212cfefa330;
t_0 %join;
    %vpi_call/w 3 48 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "Z_monocicle_tb.sv";
    "./monocicle.sv";
    "./ALU.sv";
    "./PC.sv";
    "./adder.sv";
    "./control.sv";
    "./data_mem.sv";
    "./and1.sv";
    "./inst_mem.sv";
    "./mux21.sv";
    "./register.sv";
    "./signextend.sv";
