/*
 * Write a VHDL or Verilog model for a 32-bit, arithmetic logic unit (ALU). 
 * Develop both a clocked (register the inputs and outputs) and unclocked version of the ALU.
 * A and B are 32-bit inputs to the ALU, and Y is the output. 
 * A shift operation follows the arithmetic and logical operation.
 *
 * This is the unclocked version of the ALU
 */

module HW5P2_unclocked (
	input  [31:0] A 		// Input < as per Q> bit A to ALU
	input  [31:0] B		//  Input < as per Q> bit B to ALU
	input  [5:0]  Op		//  Input ALU Opcodes
	output [31:0] Y		//  <as per Q> bit output of ALU 
);



// Set initial values
initial
begin
	A = 32'0;
	B = 32'0;
	Op <= 6'b0;
end


always @(A or B or Op)
begin



end

endmodule 