{
  "design": {
    "design_info": {
      "boundary_crc": "0x18296F1C668FACA7",
      "device": "xc7z020clg400-1",
      "name": "TIME_TAG",
      "synth_flow_mode": "None",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "TT_TIMER": "",
      "TT_TRIG_CTL_0": "",
      "xlconcat_0": "",
      "TT_DETECTOR_0": "",
      "TT_DETECTOR_1": "",
      "TT_DETECTOR_2": "",
      "TT_DETECTOR_3": "",
      "TT_TIMER_CTL_0": "",
      "OUTPUT_CTRL_0": "",
      "active_accel": "",
      "util_vector_logic_1": "",
      "rst_accel": ""
    },
    "ports": {
      "CH0": {
        "direction": "I"
      },
      "RSTn": {
        "direction": "I"
      },
      "CH1": {
        "direction": "I"
      },
      "CH2": {
        "direction": "I"
      },
      "CH3": {
        "direction": "I"
      },
      "T0": {
        "direction": "I"
      },
      "MCLK": {
        "direction": "I"
      },
      "TIME_OUT": {
        "direction": "I",
        "left": "47",
        "right": "0"
      },
      "DATA_RDY": {
        "direction": "O"
      },
      "DET_STATES": {
        "direction": "O",
        "left": "3",
        "right": "0",
        "parameters": {
          "PortWidth": {
            "value": "4",
            "value_src": "ip_prop"
          }
        }
      },
      "T1": {
        "direction": "O",
        "left": "47",
        "right": "0"
      },
      "T2": {
        "direction": "O",
        "left": "47",
        "right": "0"
      },
      "T3": {
        "direction": "O",
        "left": "47",
        "right": "0"
      },
      "T4": {
        "direction": "O",
        "left": "47",
        "right": "0"
      },
      "OBUF_RSTn": {
        "direction": "I"
      }
    },
    "components": {
      "TT_TIMER": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "xci_name": "TIME_TAG_c_counter_binary_0_0",
        "parameters": {
          "CE": {
            "value": "false"
          },
          "Output_Width": {
            "value": "48"
          },
          "SCLR": {
            "value": "true"
          }
        }
      },
      "TT_TRIG_CTL_0": {
        "vlnv": "xilinx.com:module_ref:TT_TRIG_CTL:1.0",
        "xci_name": "TIME_TAG_TT_TRIG_CTL_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "TT_TRIG_CTL",
          "boundary_crc": "0x0"
        },
        "ports": {
          "RSTn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "MCLK": {
            "direction": "I"
          },
          "TRIG": {
            "direction": "I"
          },
          "ACTIVE": {
            "direction": "O"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "TIME_TAG_xlconcat_0_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "4"
          }
        }
      },
      "TT_DETECTOR_0": {
        "vlnv": "xilinx.com:module_ref:TT_DETECTOR:1.0",
        "xci_name": "TIME_TAG_TT_DETECTOR_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "TT_DETECTOR",
          "boundary_crc": "0x0"
        },
        "ports": {
          "RSTn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "MCLK": {
            "direction": "I"
          },
          "CTR": {
            "direction": "I",
            "left": "47",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 48} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} DATA_WIDTH 48}",
                "value_src": "ip_prop"
              }
            }
          },
          "CHANNEL": {
            "direction": "I"
          },
          "RDY": {
            "direction": "O"
          },
          "TIME_ch": {
            "direction": "O",
            "left": "47",
            "right": "0"
          },
          "EN": {
            "direction": "I"
          }
        }
      },
      "TT_DETECTOR_1": {
        "vlnv": "xilinx.com:module_ref:TT_DETECTOR:1.0",
        "xci_name": "TIME_TAG_TT_DETECTOR_0_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "TT_DETECTOR",
          "boundary_crc": "0x0"
        },
        "ports": {
          "RSTn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "MCLK": {
            "direction": "I"
          },
          "CTR": {
            "direction": "I",
            "left": "47",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 48} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} DATA_WIDTH 48}",
                "value_src": "ip_prop"
              }
            }
          },
          "CHANNEL": {
            "direction": "I"
          },
          "RDY": {
            "direction": "O"
          },
          "TIME_ch": {
            "direction": "O",
            "left": "47",
            "right": "0"
          },
          "EN": {
            "direction": "I"
          }
        }
      },
      "TT_DETECTOR_2": {
        "vlnv": "xilinx.com:module_ref:TT_DETECTOR:1.0",
        "xci_name": "TIME_TAG_TT_DETECTOR_1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "TT_DETECTOR",
          "boundary_crc": "0x0"
        },
        "ports": {
          "RSTn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "MCLK": {
            "direction": "I"
          },
          "CTR": {
            "direction": "I",
            "left": "47",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 48} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} DATA_WIDTH 48}",
                "value_src": "ip_prop"
              }
            }
          },
          "CHANNEL": {
            "direction": "I"
          },
          "RDY": {
            "direction": "O"
          },
          "TIME_ch": {
            "direction": "O",
            "left": "47",
            "right": "0"
          },
          "EN": {
            "direction": "I"
          }
        }
      },
      "TT_DETECTOR_3": {
        "vlnv": "xilinx.com:module_ref:TT_DETECTOR:1.0",
        "xci_name": "TIME_TAG_TT_DETECTOR_2_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "TT_DETECTOR",
          "boundary_crc": "0x0"
        },
        "ports": {
          "RSTn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "MCLK": {
            "direction": "I"
          },
          "CTR": {
            "direction": "I",
            "left": "47",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 48} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} DATA_WIDTH 48}",
                "value_src": "ip_prop"
              }
            }
          },
          "CHANNEL": {
            "direction": "I"
          },
          "RDY": {
            "direction": "O"
          },
          "TIME_ch": {
            "direction": "O",
            "left": "47",
            "right": "0"
          },
          "EN": {
            "direction": "I"
          }
        }
      },
      "TT_TIMER_CTL_0": {
        "vlnv": "xilinx.com:module_ref:TT_TIMER_CTL:1.0",
        "xci_name": "TIME_TAG_TT_TIMER_CTL_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "TT_TIMER_CTL",
          "boundary_crc": "0x0"
        },
        "ports": {
          "RSTn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "C_RST": {
            "type": "rst",
            "direction": "O",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH"
              }
            }
          },
          "MCLK": {
            "direction": "I"
          },
          "Q": {
            "direction": "I",
            "left": "47",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 48} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} DATA_WIDTH 48}",
                "value_src": "ip_prop"
              }
            }
          },
          "D_EN": {
            "direction": "O"
          },
          "T_END": {
            "direction": "O"
          },
          "TIME_OUT": {
            "direction": "I",
            "left": "47",
            "right": "0"
          }
        }
      },
      "OUTPUT_CTRL_0": {
        "vlnv": "xilinx.com:module_ref:OUTPUT_CTRL:1.0",
        "xci_name": "TIME_TAG_OUTPUT_CTRL_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "OUTPUT_CTRL",
          "boundary_crc": "0x0"
        },
        "ports": {
          "RSTn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "RDY0": {
            "direction": "I"
          },
          "RDY1": {
            "direction": "I"
          },
          "RDY2": {
            "direction": "I"
          },
          "RDY3": {
            "direction": "I"
          },
          "TO_RDY": {
            "direction": "I"
          },
          "DATA_RDY": {
            "direction": "O"
          },
          "MCLK": {
            "direction": "I"
          },
          "T1_i": {
            "direction": "I",
            "left": "47",
            "right": "0"
          },
          "T2_i": {
            "direction": "I",
            "left": "47",
            "right": "0"
          },
          "T3_i": {
            "direction": "I",
            "left": "47",
            "right": "0"
          },
          "T4_i": {
            "direction": "I",
            "left": "47",
            "right": "0"
          },
          "T1_o": {
            "direction": "O",
            "left": "47",
            "right": "0"
          },
          "T2_o": {
            "direction": "O",
            "left": "47",
            "right": "0"
          },
          "T3_o": {
            "direction": "O",
            "left": "47",
            "right": "0"
          },
          "T4_o": {
            "direction": "O",
            "left": "47",
            "right": "0"
          }
        }
      },
      "active_accel": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "TIME_TAG_util_vector_logic_0_0",
        "parameters": {
          "C_OPERATION": {
            "value": "and"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_1": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "TIME_TAG_util_vector_logic_1_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "rst_accel": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "TIME_TAG_util_vector_logic_0_1",
        "parameters": {
          "C_OPERATION": {
            "value": "and"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      }
    },
    "nets": {
      "T0_1": {
        "ports": [
          "T0",
          "TT_TRIG_CTL_0/TRIG"
        ]
      },
      "MCLK_1": {
        "ports": [
          "MCLK",
          "TT_TRIG_CTL_0/MCLK",
          "TT_TIMER/CLK",
          "TT_DETECTOR_0/MCLK",
          "TT_DETECTOR_1/MCLK",
          "TT_DETECTOR_2/MCLK",
          "TT_DETECTOR_3/MCLK",
          "TT_TIMER_CTL_0/MCLK",
          "OUTPUT_CTRL_0/MCLK"
        ]
      },
      "RSTn_1": {
        "ports": [
          "RSTn",
          "TT_TRIG_CTL_0/RSTn",
          "rst_accel/Op1"
        ]
      },
      "TT_TRIG_CTL_0_ACTIVE": {
        "ports": [
          "TT_TRIG_CTL_0/ACTIVE",
          "TT_TIMER_CTL_0/RSTn",
          "util_vector_logic_1/Op1",
          "rst_accel/Op2"
        ]
      },
      "CH0_1": {
        "ports": [
          "CH0",
          "TT_DETECTOR_0/CHANNEL"
        ]
      },
      "TT_TIMER_Q": {
        "ports": [
          "TT_TIMER/Q",
          "TT_DETECTOR_0/CTR",
          "TT_DETECTOR_1/CTR",
          "TT_DETECTOR_2/CTR",
          "TT_DETECTOR_3/CTR",
          "TT_TIMER_CTL_0/Q"
        ]
      },
      "TT_TIMER_CTL_0_D_EN": {
        "ports": [
          "TT_TIMER_CTL_0/D_EN",
          "TT_DETECTOR_0/EN",
          "TT_DETECTOR_1/EN",
          "TT_DETECTOR_2/EN",
          "TT_DETECTOR_3/EN"
        ]
      },
      "TT_TIMER_CTL_0_C_RST": {
        "ports": [
          "TT_TIMER_CTL_0/C_RST",
          "active_accel/Op2"
        ]
      },
      "TIME_OUT_1": {
        "ports": [
          "TIME_OUT",
          "TT_TIMER_CTL_0/TIME_OUT"
        ]
      },
      "TT_TIMER_CTL_0_T_END": {
        "ports": [
          "TT_TIMER_CTL_0/T_END",
          "OUTPUT_CTRL_0/TO_RDY"
        ]
      },
      "OUTPUT_CTRL_0_DATA_RDY": {
        "ports": [
          "OUTPUT_CTRL_0/DATA_RDY",
          "DATA_RDY"
        ]
      },
      "TT_DETECTOR_0_RDY": {
        "ports": [
          "TT_DETECTOR_0/RDY",
          "xlconcat_0/In0",
          "OUTPUT_CTRL_0/RDY0"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "DET_STATES"
        ]
      },
      "CH1_1": {
        "ports": [
          "CH1",
          "TT_DETECTOR_1/CHANNEL"
        ]
      },
      "CH2_1": {
        "ports": [
          "CH2",
          "TT_DETECTOR_2/CHANNEL"
        ]
      },
      "CH3_1": {
        "ports": [
          "CH3",
          "TT_DETECTOR_3/CHANNEL"
        ]
      },
      "TT_DETECTOR_1_RDY": {
        "ports": [
          "TT_DETECTOR_1/RDY",
          "xlconcat_0/In1",
          "OUTPUT_CTRL_0/RDY1"
        ]
      },
      "TT_DETECTOR_2_RDY": {
        "ports": [
          "TT_DETECTOR_2/RDY",
          "xlconcat_0/In2",
          "OUTPUT_CTRL_0/RDY2"
        ]
      },
      "TT_DETECTOR_3_RDY": {
        "ports": [
          "TT_DETECTOR_3/RDY",
          "xlconcat_0/In3",
          "OUTPUT_CTRL_0/RDY3"
        ]
      },
      "OBUF_RST_1": {
        "ports": [
          "OBUF_RSTn",
          "OUTPUT_CTRL_0/RSTn"
        ]
      },
      "TT_DETECTOR_0_TIME_ch": {
        "ports": [
          "TT_DETECTOR_0/TIME_ch",
          "OUTPUT_CTRL_0/T1_i"
        ]
      },
      "TT_DETECTOR_1_TIME_ch": {
        "ports": [
          "TT_DETECTOR_1/TIME_ch",
          "OUTPUT_CTRL_0/T2_i"
        ]
      },
      "TT_DETECTOR_2_TIME_ch": {
        "ports": [
          "TT_DETECTOR_2/TIME_ch",
          "OUTPUT_CTRL_0/T3_i"
        ]
      },
      "TT_DETECTOR_3_TIME_ch": {
        "ports": [
          "TT_DETECTOR_3/TIME_ch",
          "OUTPUT_CTRL_0/T4_i"
        ]
      },
      "OUTPUT_CTRL_0_T1_o": {
        "ports": [
          "OUTPUT_CTRL_0/T1_o",
          "T1"
        ]
      },
      "OUTPUT_CTRL_0_T2_o": {
        "ports": [
          "OUTPUT_CTRL_0/T2_o",
          "T2"
        ]
      },
      "OUTPUT_CTRL_0_T3_o": {
        "ports": [
          "OUTPUT_CTRL_0/T3_o",
          "T3"
        ]
      },
      "OUTPUT_CTRL_0_T4_o": {
        "ports": [
          "OUTPUT_CTRL_0/T4_o",
          "T4"
        ]
      },
      "util_vector_logic_1_Res": {
        "ports": [
          "util_vector_logic_1/Res",
          "active_accel/Op1"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "active_accel/Res",
          "TT_TIMER/SCLR"
        ]
      },
      "Net": {
        "ports": [
          "rst_accel/Res",
          "TT_DETECTOR_3/RSTn",
          "TT_DETECTOR_2/RSTn",
          "TT_DETECTOR_1/RSTn",
          "TT_DETECTOR_0/RSTn"
        ]
      }
    }
  }
}