
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004117                       # Number of seconds simulated
sim_ticks                                  4117465000                       # Number of ticks simulated
final_tick                                 4117465000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 304312                       # Simulator instruction rate (inst/s)
host_op_rate                                   304312                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              125299185                       # Simulator tick rate (ticks/s)
host_mem_usage                                2331976                       # Number of bytes of host memory used
host_seconds                                    32.86                       # Real time elapsed on the host
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      10000001                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             36800                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           1846272                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1883072                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        36800                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36800                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       791552                       # Number of bytes written to this memory
system.physmem.bytes_written::total            791552                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                575                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              28848                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 29423                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12368                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12368                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst              8937538                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            448400169                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               457337707                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         8937538                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            8937538                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         192242557                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              192242557                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         192242557                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             8937538                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           448400169                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              649580264                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                          12966                       # number of replacements
system.l2.tagsinuse                      11883.058259                       # Cycle average of tags in use
system.l2.total_refs                           116223                       # Total number of references to valid blocks.
system.l2.sampled_refs                          29210                       # Sample count of references to valid blocks.
system.l2.avg_refs                           3.978877                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         10004.347507                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             327.001271                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            1551.709482                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.610617                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.019959                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.094709                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.725284                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst               100548                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                11091                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  111639                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            29612                       # number of Writeback hits
system.l2.Writeback_hits::total                 29612                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                876                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   876                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                100548                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 11967                       # number of demand (read+write) hits
system.l2.demand_hits::total                   112515                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               100548                       # number of overall hits
system.l2.overall_hits::cpu.data                11967                       # number of overall hits
system.l2.overall_hits::total                  112515                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                575                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data               3661                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4236                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data            25187                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               25187                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 575                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               28848                       # number of demand (read+write) misses
system.l2.demand_misses::total                  29423                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                575                       # number of overall misses
system.l2.overall_misses::cpu.data              28848                       # number of overall misses
system.l2.overall_misses::total                 29423                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     30924500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data    201309000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       232233500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   1349086500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1349086500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      30924500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1550395500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1581320000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     30924500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1550395500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1581320000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst           101123                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data            14752                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              115875                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        29612                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             29612                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          26063                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             26063                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            101123                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             40815                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               141938                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           101123                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            40815                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              141938                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.005686                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.248170                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.036557                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.966389                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.966389                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.005686                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.706799                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.207295                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.005686                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.706799                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.207295                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53781.739130                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 54987.435127                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54823.772427                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 53562.810180                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53562.810180                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53781.739130                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53743.604409                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53744.349658                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53781.739130                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53743.604409                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53744.349658                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12368                       # number of writebacks
system.l2.writebacks::total                     12368                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           575                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data          3661                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4236                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        25187                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          25187                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            575                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          28848                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             29423                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           575                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         28848                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            29423                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     23910500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data    156640500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    180551000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1046731000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1046731000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     23910500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1203371500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1227282000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     23910500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1203371500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1227282000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.005686                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.248170                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.036557                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.966389                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.966389                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.005686                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.706799                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.207295                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.005686                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.706799                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.207295                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41583.478261                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 42786.260585                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42622.993390                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 41558.383293                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 41558.383293                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41583.478261                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41714.208957                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41711.654148                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41583.478261                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41714.208957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41711.654148                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      2165781                       # DTB read hits
system.cpu.dtb.read_misses                        138                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                  2165919                       # DTB read accesses
system.cpu.dtb.write_hits                     1401681                       # DTB write hits
system.cpu.dtb.write_misses                      5519                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                 1407200                       # DTB write accesses
system.cpu.dtb.data_hits                      3567462                       # DTB hits
system.cpu.dtb.data_misses                       5657                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                  3573119                       # DTB accesses
system.cpu.itb.fetch_hits                     1592556                       # ITB hits
system.cpu.itb.fetch_misses                        68                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                 1592624                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   28                       # Number of system calls
system.cpu.numCycles                          8234931                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.BPredUnit.lookups                  2185212                       # Number of BP lookups
system.cpu.BPredUnit.condPredicted            1704921                       # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect              35336                       # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups               1463995                       # Number of BTB lookups
system.cpu.BPredUnit.BTBHits                  1351479                       # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect                     0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS                    98746                       # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect                  54                       # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles            4027799                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       11165732                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2185212                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1450225                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2350404                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  105881                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                1423535                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1347                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                   1592556                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3048                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7873323                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.418173                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.540300                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  5522919     70.15%     70.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   234209      2.97%     73.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   286095      3.63%     76.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   343031      4.36%     81.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   267651      3.40%     84.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   309523      3.93%     88.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   214958      2.73%     91.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   137223      1.74%     92.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   557714      7.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7873323                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.265359                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.355899                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  3969701                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1493739                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2296962                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 43014                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  69907                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               362672                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   304                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               11149634                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   957                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  69907                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  4010609                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  156496                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1184891                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2303580                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                147840                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               11018750                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                     15                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                110253                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands             7181151                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              14048957                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         14012371                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             36586                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               6716153                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   464997                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              32213                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           9213                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    333293                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2202202                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1421601                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            164238                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            27496                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   10443735                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               18377                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  10299990                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               123                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          454819                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       272912                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             28                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7873323                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.308214                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.682648                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3914187     49.71%     49.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1223304     15.54%     65.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              896626     11.39%     76.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              774042      9.83%     86.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              607477      7.72%     94.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              287971      3.66%     97.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              101092      1.28%     99.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               63999      0.81%     99.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                4625      0.06%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7873323                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    4632      3.26%      3.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      3.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      3.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      3.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      3.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      3.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      3.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      3.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      3.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      3.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      3.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      3.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      3.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      3.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      3.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      3.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      3.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      3.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      3.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      3.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      3.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      3.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      3.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      3.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      3.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      3.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      3.26% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  72868     51.34%     54.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 64424     45.39%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 7      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6653717     64.60%     64.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                45659      0.44%     65.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     65.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  12      0.00%     65.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     65.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  10      0.00%     65.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     65.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   2      0.00%     65.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     65.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     65.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     65.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     65.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     65.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     65.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     65.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     65.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2193256     21.29%     86.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1407327     13.66%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10299990                       # Type of FU issued
system.cpu.iq.rate                           1.250768                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      141924                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013779                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           28578734                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          10898716                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     10182939                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               36616                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              18307                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        18307                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               10423598                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   18309                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           161990                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       106825                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         9139                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           92                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        36760                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         4560                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  69907                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   98237                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  9057                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            10805709                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             70933                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2202202                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1421601                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               9208                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   111                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             92                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          27738                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         9523                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                37261                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              10242350                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2165920                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             57640                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                        343597                       # number of nop insts executed
system.cpu.iew.exec_refs                      3573121                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2030716                       # Number of branches executed
system.cpu.iew.exec_stores                    1407201                       # Number of stores executed
system.cpu.iew.exec_rate                     1.243769                       # Inst execution rate
system.cpu.iew.wb_sent                       10211589                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      10201246                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   5432109                       # num instructions producing a value
system.cpu.iew.wb_consumers                   6777740                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.238777                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.801463                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          464373                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           18349                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             35040                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7803416                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.325134                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.235318                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4368372     55.98%     55.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1585558     20.32%     76.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       421034      5.40%     81.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       288330      3.69%     85.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       286619      3.67%     89.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       226363      2.90%     91.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        79376      1.02%     92.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        88701      1.14%     94.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       459063      5.88%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7803416                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             10340574                       # Number of instructions committed
system.cpu.commit.committedOps               10340574                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        3480218                       # Number of memory references committed
system.cpu.commit.loads                       2095377                       # Number of loads committed
system.cpu.commit.membars                        9160                       # Number of memory barriers committed
system.cpu.commit.branches                    1995066                       # Number of branches committed
system.cpu.commit.fp_insts                      18305                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   9716727                       # Number of committed integer instructions.
system.cpu.commit.function_calls                96102                       # Number of function calls committed.
system.cpu.commit.bw_lim_events                459063                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     18145855                       # The number of ROB reads
system.cpu.rob.rob_writes                    21679807                       # The number of ROB writes
system.cpu.timesIdled                           78999                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          361608                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      10000001                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total              10000001                       # Number of Instructions Simulated
system.cpu.cpi                               0.823493                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.823493                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.214339                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.214339                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 13428939                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6869987                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     18293                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       24                       # number of floating regfile writes
system.cpu.misc_regfile_reads                   41165                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  18324                       # number of misc regfile writes
system.cpu.icache.replacements                 100866                       # number of replacements
system.cpu.icache.tagsinuse                255.459084                       # Cycle average of tags in use
system.cpu.icache.total_refs                  1491183                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                 101122                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                  14.746376                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle               28151000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     255.459084                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.997887                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.997887                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst      1491183                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1491183                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1491183                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1491183                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1491183                       # number of overall hits
system.cpu.icache.overall_hits::total         1491183                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       101373                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        101373                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       101373                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         101373                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       101373                       # number of overall misses
system.cpu.icache.overall_misses::total        101373                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1501000500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1501000500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1501000500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1501000500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1501000500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1501000500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1592556                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1592556                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1592556                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1592556                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1592556                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1592556                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.063654                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.063654                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.063654                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.063654                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.063654                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.063654                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14806.708887                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14806.708887                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14806.708887                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14806.708887                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14806.708887                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14806.708887                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          250                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          250                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          250                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          250                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          250                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          250                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       101123                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       101123                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       101123                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       101123                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       101123                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       101123                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1155655500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1155655500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1155655500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1155655500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1155655500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1155655500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.063497                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.063497                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.063497                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.063497                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.063497                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.063497                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11428.216133                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11428.216133                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11428.216133                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11428.216133                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11428.216133                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11428.216133                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  40558                       # number of replacements
system.cpu.dcache.tagsinuse                254.574616                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3277269                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  40814                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  80.297667                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle               90175000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     254.574616                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.994432                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.994432                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data      1961096                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1961096                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1298106                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1298106                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         8907                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8907                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         9160                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         9160                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       3259202                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3259202                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      3259202                       # number of overall hits
system.cpu.dcache.overall_hits::total         3259202                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        28975                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28975                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        77573                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        77573                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          253                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          253                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       106548                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106548                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       106548                       # number of overall misses
system.cpu.dcache.overall_misses::total        106548                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    808858500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    808858500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   3718282000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3718282000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data      5669000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      5669000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   4527140500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4527140500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   4527140500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4527140500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1990071                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1990071                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1375679                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1375679                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         9160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         9160                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         9160                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      3365750                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3365750                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      3365750                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3365750                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.014560                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014560                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.056389                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.056389                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.027620                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027620                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.031657                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031657                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.031657                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031657                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 27915.737705                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27915.737705                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 47932.682763                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47932.682763                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 22407.114625                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 22407.114625                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 42489.211435                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42489.211435                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 42489.211435                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42489.211435                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        29612                       # number of writebacks
system.cpu.dcache.writebacks::total             29612                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        14225                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        14225                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        51509                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        51509                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          251                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          251                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        65734                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        65734                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        65734                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        65734                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        14750                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        14750                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        26064                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        26064                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        40814                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        40814                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        40814                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        40814                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    342194500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    342194500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1464796500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1464796500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       120500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       120500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1806991000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1806991000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1806991000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1806991000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.007412                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007412                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.018946                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018946                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.000218                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000218                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.012126                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012126                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.012126                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012126                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 23199.627119                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23199.627119                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 56199.988490                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56199.988490                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        60250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        60250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 44273.803107                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44273.803107                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 44273.803107                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44273.803107                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
