-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity accel is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 8;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_DATA_WIDTH : INTEGER := 512;
    C_M_AXI_GMEM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC;
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_WUSER_WIDTH-1 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_RUSER_WIDTH-1 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_BUSER_WIDTH-1 downto 0);
    input_stream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    input_stream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    input_stream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    input_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    input_stream_TVALID : IN STD_LOGIC;
    input_stream_TREADY : OUT STD_LOGIC );
end;


architecture behav of accel is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "accel_accel,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu5p-flva2104-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=7.724714,HLS_SYN_LAT=517523,HLS_SYN_TPT=422242,HLS_SYN_MEM=1758,HLS_SYN_DSP=0,HLS_SYN_FF=872743,HLS_SYN_LUT=464331,HLS_VERSION=2022_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv512_lc_1 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal ap_rst_reg_2 : STD_LOGIC := '1';
attribute shreg_extract of ap_rst_reg_2 : signal is "no";
    signal ap_rst_reg_1 : STD_LOGIC := '1';
attribute shreg_extract of ap_rst_reg_1 : signal is "no";
    signal ap_rst_n_inv : STD_LOGIC := '1';
attribute shreg_extract of ap_rst_n_inv : signal is "no";
    signal conv2d_32_weights_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_32_weights_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_32_weights_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_32_weights_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_32_biases_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_32_biases_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_32_biases_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_32_biases_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_64_weights_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_64_weights_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_64_weights_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_64_weights_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_64_weights_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_64_weights_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_64_weights_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_64_weights_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_64_weights_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_64_weights_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_64_weights_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_64_weights_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_64_weights_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_64_weights_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_64_weights_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_64_weights_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_64_weights_16_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_64_weights_17_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_64_weights_18_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_64_weights_19_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_64_weights_20_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_64_weights_21_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_64_weights_22_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_64_weights_23_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_64_weights_24_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_64_weights_25_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_64_weights_26_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_64_weights_27_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_64_weights_28_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_64_weights_29_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_64_weights_30_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_64_weights_31_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_64_biases_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_64_biases_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_1_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_1_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_1_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_1_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_2_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_2_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_2_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_2_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_3_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_3_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_3_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_3_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_4_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_4_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_4_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_4_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_5_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_5_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_5_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_5_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_6_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_6_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_6_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_6_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_7_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_7_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_7_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_7_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_biases_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_biases_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_weights_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_weights_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_weights_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_weights_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_weights_1_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_weights_1_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_weights_1_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_weights_1_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_weights_2_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_weights_2_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_weights_2_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_weights_2_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_biases_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_biases_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_conv2d_32_weights : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_conv2d_32_biases : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_conv2d_64_weights : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_conv2d_64_biases : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_dense_weights : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_dense_biases : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_softmax_weights : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_softmax_biases : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_conv2d_32_feature_map : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_maxp2d_32_feature_map : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_conv2d_64_feature_map : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_maxp2d_64_feature_map : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_dense_feature_map : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_softmax_feature_map : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_start : STD_LOGIC;
    signal ap_ready : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_continue : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal gmem_AWREADY : STD_LOGIC;
    signal gmem_WREADY : STD_LOGIC;
    signal gmem_ARREADY : STD_LOGIC;
    signal gmem_RVALID : STD_LOGIC;
    signal gmem_RDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal gmem_RLAST : STD_LOGIC;
    signal gmem_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal gmem_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_BVALID : STD_LOGIC;
    signal gmem_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal entry_proc_U0_ap_start : STD_LOGIC;
    signal entry_proc_U0_ap_done : STD_LOGIC;
    signal entry_proc_U0_ap_continue : STD_LOGIC;
    signal entry_proc_U0_ap_idle : STD_LOGIC;
    signal entry_proc_U0_ap_ready : STD_LOGIC;
    signal entry_proc_U0_start_out : STD_LOGIC;
    signal entry_proc_U0_start_write : STD_LOGIC;
    signal entry_proc_U0_gmem_conv2d_32_feature_map_c_din : STD_LOGIC_VECTOR (63 downto 0);
    signal entry_proc_U0_gmem_conv2d_32_feature_map_c_write : STD_LOGIC;
    signal entry_proc_U0_gmem_maxp2d_32_feature_map_c_din : STD_LOGIC_VECTOR (63 downto 0);
    signal entry_proc_U0_gmem_maxp2d_32_feature_map_c_write : STD_LOGIC;
    signal entry_proc_U0_gmem_conv2d_64_feature_map_c_din : STD_LOGIC_VECTOR (63 downto 0);
    signal entry_proc_U0_gmem_conv2d_64_feature_map_c_write : STD_LOGIC;
    signal entry_proc_U0_gmem_maxp2d_64_feature_map_c_din : STD_LOGIC_VECTOR (63 downto 0);
    signal entry_proc_U0_gmem_maxp2d_64_feature_map_c_write : STD_LOGIC;
    signal entry_proc_U0_gmem_dense_feature_map_c_din : STD_LOGIC_VECTOR (63 downto 0);
    signal entry_proc_U0_gmem_dense_feature_map_c_write : STD_LOGIC;
    signal entry_proc_U0_gmem_softmax_feature_map_c_din : STD_LOGIC_VECTOR (63 downto 0);
    signal entry_proc_U0_gmem_softmax_feature_map_c_write : STD_LOGIC;
    signal save_variables_locally_U0_ap_start : STD_LOGIC;
    signal save_variables_locally_U0_ap_done : STD_LOGIC;
    signal save_variables_locally_U0_ap_continue : STD_LOGIC;
    signal save_variables_locally_U0_ap_idle : STD_LOGIC;
    signal save_variables_locally_U0_ap_ready : STD_LOGIC;
    signal save_variables_locally_U0_m_axi_gmem_AWVALID : STD_LOGIC;
    signal save_variables_locally_U0_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal save_variables_locally_U0_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal save_variables_locally_U0_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal save_variables_locally_U0_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal save_variables_locally_U0_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal save_variables_locally_U0_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal save_variables_locally_U0_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal save_variables_locally_U0_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal save_variables_locally_U0_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal save_variables_locally_U0_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal save_variables_locally_U0_m_axi_gmem_WVALID : STD_LOGIC;
    signal save_variables_locally_U0_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal save_variables_locally_U0_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal save_variables_locally_U0_m_axi_gmem_WLAST : STD_LOGIC;
    signal save_variables_locally_U0_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal save_variables_locally_U0_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal save_variables_locally_U0_m_axi_gmem_ARVALID : STD_LOGIC;
    signal save_variables_locally_U0_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal save_variables_locally_U0_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal save_variables_locally_U0_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal save_variables_locally_U0_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal save_variables_locally_U0_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal save_variables_locally_U0_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal save_variables_locally_U0_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal save_variables_locally_U0_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal save_variables_locally_U0_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal save_variables_locally_U0_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal save_variables_locally_U0_m_axi_gmem_RREADY : STD_LOGIC;
    signal save_variables_locally_U0_m_axi_gmem_BREADY : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_32_weights_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal save_variables_locally_U0_conv2d_32_weights_ce0 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_32_weights_we0 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_32_weights_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_conv2d_32_biases_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal save_variables_locally_U0_conv2d_32_biases_ce0 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_32_biases_we0 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_32_biases_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_0_ce1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_0_we1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_1_ce1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_1_we1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_2_ce1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_2_we1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_3_ce1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_3_we1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_4_ce1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_4_we1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_4_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_5_ce1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_5_we1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_5_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_6_ce1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_6_we1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_6_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_7_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_7_ce1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_7_we1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_7_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_8_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_8_ce1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_8_we1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_8_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_9_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_9_ce1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_9_we1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_9_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_10_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_10_ce1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_10_we1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_10_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_11_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_11_ce1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_11_we1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_11_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_12_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_12_ce1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_12_we1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_12_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_13_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_13_ce1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_13_we1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_13_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_14_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_14_ce1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_14_we1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_14_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_15_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_15_ce1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_15_we1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_15_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_16_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_16_ce1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_16_we1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_16_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_17_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_17_ce1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_17_we1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_17_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_18_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_18_ce1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_18_we1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_18_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_19_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_19_ce1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_19_we1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_19_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_20_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_20_ce1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_20_we1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_20_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_21_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_21_ce1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_21_we1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_21_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_22_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_22_ce1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_22_we1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_22_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_23_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_23_ce1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_23_we1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_23_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_24_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_24_ce1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_24_we1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_24_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_25_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_25_ce1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_25_we1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_25_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_26_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_26_ce1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_26_we1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_26_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_27_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_27_ce1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_27_we1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_27_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_28_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_28_ce1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_28_we1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_28_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_29_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_29_ce1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_29_we1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_29_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_30_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_30_ce1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_30_we1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_30_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_31_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal save_variables_locally_U0_conv2d_64_weights_31_ce1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_31_we1 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_weights_31_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_conv2d_64_biases_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal save_variables_locally_U0_conv2d_64_biases_ce0 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_biases_we0 : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_biases_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_dense_weights_0_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal save_variables_locally_U0_dense_weights_0_ce0 : STD_LOGIC;
    signal save_variables_locally_U0_dense_weights_0_we0 : STD_LOGIC;
    signal save_variables_locally_U0_dense_weights_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_dense_weights_1_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal save_variables_locally_U0_dense_weights_1_ce0 : STD_LOGIC;
    signal save_variables_locally_U0_dense_weights_1_we0 : STD_LOGIC;
    signal save_variables_locally_U0_dense_weights_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_dense_weights_2_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal save_variables_locally_U0_dense_weights_2_ce0 : STD_LOGIC;
    signal save_variables_locally_U0_dense_weights_2_we0 : STD_LOGIC;
    signal save_variables_locally_U0_dense_weights_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_dense_weights_3_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal save_variables_locally_U0_dense_weights_3_ce0 : STD_LOGIC;
    signal save_variables_locally_U0_dense_weights_3_we0 : STD_LOGIC;
    signal save_variables_locally_U0_dense_weights_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_dense_weights_4_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal save_variables_locally_U0_dense_weights_4_ce0 : STD_LOGIC;
    signal save_variables_locally_U0_dense_weights_4_we0 : STD_LOGIC;
    signal save_variables_locally_U0_dense_weights_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_dense_weights_5_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal save_variables_locally_U0_dense_weights_5_ce0 : STD_LOGIC;
    signal save_variables_locally_U0_dense_weights_5_we0 : STD_LOGIC;
    signal save_variables_locally_U0_dense_weights_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_dense_weights_6_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal save_variables_locally_U0_dense_weights_6_ce0 : STD_LOGIC;
    signal save_variables_locally_U0_dense_weights_6_we0 : STD_LOGIC;
    signal save_variables_locally_U0_dense_weights_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_dense_weights_7_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal save_variables_locally_U0_dense_weights_7_ce0 : STD_LOGIC;
    signal save_variables_locally_U0_dense_weights_7_we0 : STD_LOGIC;
    signal save_variables_locally_U0_dense_weights_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_dense_biases_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal save_variables_locally_U0_dense_biases_ce0 : STD_LOGIC;
    signal save_variables_locally_U0_dense_biases_we0 : STD_LOGIC;
    signal save_variables_locally_U0_dense_biases_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_softmax_weights_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal save_variables_locally_U0_softmax_weights_0_ce0 : STD_LOGIC;
    signal save_variables_locally_U0_softmax_weights_0_we0 : STD_LOGIC;
    signal save_variables_locally_U0_softmax_weights_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_softmax_weights_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal save_variables_locally_U0_softmax_weights_1_ce0 : STD_LOGIC;
    signal save_variables_locally_U0_softmax_weights_1_we0 : STD_LOGIC;
    signal save_variables_locally_U0_softmax_weights_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_softmax_weights_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal save_variables_locally_U0_softmax_weights_2_ce0 : STD_LOGIC;
    signal save_variables_locally_U0_softmax_weights_2_we0 : STD_LOGIC;
    signal save_variables_locally_U0_softmax_weights_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal save_variables_locally_U0_softmax_biases_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal save_variables_locally_U0_softmax_biases_ce0 : STD_LOGIC;
    signal save_variables_locally_U0_softmax_biases_we0 : STD_LOGIC;
    signal save_variables_locally_U0_softmax_biases_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_channel_done_softmax_biases : STD_LOGIC;
    signal save_variables_locally_U0_softmax_biases_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_softmax_biases : STD_LOGIC := '0';
    signal ap_sync_channel_write_softmax_biases : STD_LOGIC;
    signal ap_channel_done_softmax_weights_2 : STD_LOGIC;
    signal save_variables_locally_U0_softmax_weights_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_softmax_weights_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_softmax_weights_2 : STD_LOGIC;
    signal ap_channel_done_softmax_weights_1 : STD_LOGIC;
    signal save_variables_locally_U0_softmax_weights_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_softmax_weights_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_softmax_weights_1 : STD_LOGIC;
    signal ap_channel_done_softmax_weights : STD_LOGIC;
    signal save_variables_locally_U0_softmax_weights_0_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_softmax_weights : STD_LOGIC := '0';
    signal ap_sync_channel_write_softmax_weights : STD_LOGIC;
    signal ap_channel_done_dense_biases : STD_LOGIC;
    signal save_variables_locally_U0_dense_biases_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_biases : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_biases : STD_LOGIC;
    signal ap_channel_done_dense_weights_7 : STD_LOGIC;
    signal save_variables_locally_U0_dense_weights_7_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_weights_7 : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_weights_7 : STD_LOGIC;
    signal ap_channel_done_dense_weights_6 : STD_LOGIC;
    signal save_variables_locally_U0_dense_weights_6_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_weights_6 : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_weights_6 : STD_LOGIC;
    signal ap_channel_done_dense_weights_5 : STD_LOGIC;
    signal save_variables_locally_U0_dense_weights_5_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_weights_5 : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_weights_5 : STD_LOGIC;
    signal ap_channel_done_dense_weights_4 : STD_LOGIC;
    signal save_variables_locally_U0_dense_weights_4_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_weights_4 : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_weights_4 : STD_LOGIC;
    signal ap_channel_done_dense_weights_3 : STD_LOGIC;
    signal save_variables_locally_U0_dense_weights_3_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_weights_3 : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_weights_3 : STD_LOGIC;
    signal ap_channel_done_dense_weights_2 : STD_LOGIC;
    signal save_variables_locally_U0_dense_weights_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_weights_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_weights_2 : STD_LOGIC;
    signal ap_channel_done_dense_weights_1 : STD_LOGIC;
    signal save_variables_locally_U0_dense_weights_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_weights_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_weights_1 : STD_LOGIC;
    signal ap_channel_done_dense_weights : STD_LOGIC;
    signal save_variables_locally_U0_dense_weights_0_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_weights : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_weights : STD_LOGIC;
    signal ap_channel_done_conv2d_64_biases : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_64_biases_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_conv2d_64_biases : STD_LOGIC := '0';
    signal ap_sync_channel_write_conv2d_64_biases : STD_LOGIC;
    signal ap_channel_done_conv2d_32_biases : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_32_biases_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_conv2d_32_biases : STD_LOGIC := '0';
    signal ap_sync_channel_write_conv2d_32_biases : STD_LOGIC;
    signal ap_channel_done_conv2d_32_weights : STD_LOGIC;
    signal save_variables_locally_U0_conv2d_32_weights_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_conv2d_32_weights : STD_LOGIC := '0';
    signal ap_sync_channel_write_conv2d_32_weights : STD_LOGIC;
    signal create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0_ap_start : STD_LOGIC;
    signal create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0_ap_done : STD_LOGIC;
    signal create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0_ap_continue : STD_LOGIC;
    signal create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0_ap_idle : STD_LOGIC;
    signal create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0_ap_ready : STD_LOGIC;
    signal create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0_conv2d_32_window_stream_din : STD_LOGIC_VECTOR (287 downto 0);
    signal create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0_conv2d_32_window_stream_write : STD_LOGIC;
    signal create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0_start_out : STD_LOGIC;
    signal create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0_start_write : STD_LOGIC;
    signal create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0_input_stream_TREADY : STD_LOGIC;
    signal pad_windows_1c_float_28u_28u_3u_3u_32u_U0_ap_start : STD_LOGIC;
    signal pad_windows_1c_float_28u_28u_3u_3u_32u_U0_ap_done : STD_LOGIC;
    signal pad_windows_1c_float_28u_28u_3u_3u_32u_U0_ap_continue : STD_LOGIC;
    signal pad_windows_1c_float_28u_28u_3u_3u_32u_U0_ap_idle : STD_LOGIC;
    signal pad_windows_1c_float_28u_28u_3u_3u_32u_U0_ap_ready : STD_LOGIC;
    signal pad_windows_1c_float_28u_28u_3u_3u_32u_U0_conv2d_32_window_stream_read : STD_LOGIC;
    signal pad_windows_1c_float_28u_28u_3u_3u_32u_U0_conv2d_32_padded_window_stream_din : STD_LOGIC_VECTOR (287 downto 0);
    signal pad_windows_1c_float_28u_28u_3u_3u_32u_U0_conv2d_32_padded_window_stream_write : STD_LOGIC;
    signal conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_ap_start : STD_LOGIC;
    signal conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_ap_done : STD_LOGIC;
    signal conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_ap_continue : STD_LOGIC;
    signal conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_ap_idle : STD_LOGIC;
    signal conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_ap_ready : STD_LOGIC;
    signal conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_start_out : STD_LOGIC;
    signal conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_start_write : STD_LOGIC;
    signal conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_conv2d_32_padded_window_stream_read : STD_LOGIC;
    signal conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_weights_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_weights_ce0 : STD_LOGIC;
    signal conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_weights_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_weights_ce1 : STD_LOGIC;
    signal conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_biases_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_biases_ce0 : STD_LOGIC;
    signal conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_biases_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_biases_ce1 : STD_LOGIC;
    signal conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_kernel_sums136_din : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_kernel_sums136_write : STD_LOGIC;
    signal conv2d_activate_1c_28u_28u_3u_3u_32u_U0_ap_start : STD_LOGIC;
    signal conv2d_activate_1c_28u_28u_3u_3u_32u_U0_ap_done : STD_LOGIC;
    signal conv2d_activate_1c_28u_28u_3u_3u_32u_U0_ap_continue : STD_LOGIC;
    signal conv2d_activate_1c_28u_28u_3u_3u_32u_U0_ap_idle : STD_LOGIC;
    signal conv2d_activate_1c_28u_28u_3u_3u_32u_U0_ap_ready : STD_LOGIC;
    signal conv2d_activate_1c_28u_28u_3u_3u_32u_U0_kernel_sums136_read : STD_LOGIC;
    signal conv2d_activate_1c_28u_28u_3u_3u_32u_U0_conv2d_32_feature_map_stream122_din : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_activate_1c_28u_28u_3u_3u_32u_U0_conv2d_32_feature_map_stream122_write : STD_LOGIC;
    signal conv2d_activate_1c_28u_28u_3u_3u_32u_U0_conv2d_32_activations_stream123_din : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2d_activate_1c_28u_28u_3u_3u_32u_U0_conv2d_32_activations_stream123_write : STD_LOGIC;
    signal conv2d_activate_1c_28u_28u_3u_3u_32u_U0_conv2d_32_f_map_out130_din : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_activate_1c_28u_28u_3u_3u_32u_U0_conv2d_32_f_map_out130_write : STD_LOGIC;
    signal conv2d_activate_1c_28u_28u_3u_3u_32u_U0_start_out : STD_LOGIC;
    signal conv2d_activate_1c_28u_28u_3u_3u_32u_U0_start_write : STD_LOGIC;
    signal create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_ap_start : STD_LOGIC;
    signal create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_ap_done : STD_LOGIC;
    signal create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_ap_continue : STD_LOGIC;
    signal create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_ap_idle : STD_LOGIC;
    signal create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_ap_ready : STD_LOGIC;
    signal create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_conv2d_32_feature_map_stream122_read : STD_LOGIC;
    signal create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_maxp2d_32_window_stream_din : STD_LOGIC_VECTOR (127 downto 0);
    signal create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_maxp2d_32_window_stream_write : STD_LOGIC;
    signal create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_start_out : STD_LOGIC;
    signal create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_start_write : STD_LOGIC;
    signal maxp2d_6272u_2u_2u_U0_ap_start : STD_LOGIC;
    signal maxp2d_6272u_2u_2u_U0_ap_done : STD_LOGIC;
    signal maxp2d_6272u_2u_2u_U0_ap_continue : STD_LOGIC;
    signal maxp2d_6272u_2u_2u_U0_ap_idle : STD_LOGIC;
    signal maxp2d_6272u_2u_2u_U0_ap_ready : STD_LOGIC;
    signal maxp2d_6272u_2u_2u_U0_maxp2d_32_window_stream_read : STD_LOGIC;
    signal maxp2d_6272u_2u_2u_U0_maxp2d_32_feature_map_stream124_din : STD_LOGIC_VECTOR (31 downto 0);
    signal maxp2d_6272u_2u_2u_U0_maxp2d_32_feature_map_stream124_write : STD_LOGIC;
    signal maxp2d_6272u_2u_2u_U0_maxp2d_32_activations_window_stream_din : STD_LOGIC_VECTOR (3 downto 0);
    signal maxp2d_6272u_2u_2u_U0_maxp2d_32_activations_window_stream_write : STD_LOGIC;
    signal maxp2d_6272u_2u_2u_U0_maxp2d_32_f_map_out131_din : STD_LOGIC_VECTOR (31 downto 0);
    signal maxp2d_6272u_2u_2u_U0_maxp2d_32_f_map_out131_write : STD_LOGIC;
    signal maxp2d_6272u_2u_2u_U0_start_out : STD_LOGIC;
    signal maxp2d_6272u_2u_2u_U0_start_write : STD_LOGIC;
    signal create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_ap_start : STD_LOGIC;
    signal create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_ap_done : STD_LOGIC;
    signal create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_ap_continue : STD_LOGIC;
    signal create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_ap_idle : STD_LOGIC;
    signal create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_ap_ready : STD_LOGIC;
    signal create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_maxp2d_32_feature_map_stream124_read : STD_LOGIC;
    signal create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_conv2d_64_window_stream_din : STD_LOGIC_VECTOR (287 downto 0);
    signal create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_conv2d_64_window_stream_write : STD_LOGIC;
    signal create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_start_out : STD_LOGIC;
    signal create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_start_write : STD_LOGIC;
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_ap_start : STD_LOGIC;
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_start_full_n : STD_LOGIC;
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_ap_done : STD_LOGIC;
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_ap_continue : STD_LOGIC;
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_ap_idle : STD_LOGIC;
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_ap_ready : STD_LOGIC;
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_window_stream_read : STD_LOGIC;
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_30_din : STD_LOGIC_VECTOR (287 downto 0);
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_30_write : STD_LOGIC;
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_29_din : STD_LOGIC_VECTOR (287 downto 0);
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_29_write : STD_LOGIC;
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_28_din : STD_LOGIC_VECTOR (287 downto 0);
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_28_write : STD_LOGIC;
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_27_din : STD_LOGIC_VECTOR (287 downto 0);
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_27_write : STD_LOGIC;
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_26_din : STD_LOGIC_VECTOR (287 downto 0);
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_26_write : STD_LOGIC;
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_25_din : STD_LOGIC_VECTOR (287 downto 0);
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_25_write : STD_LOGIC;
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_24_din : STD_LOGIC_VECTOR (287 downto 0);
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_24_write : STD_LOGIC;
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_23_din : STD_LOGIC_VECTOR (287 downto 0);
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_23_write : STD_LOGIC;
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_22_din : STD_LOGIC_VECTOR (287 downto 0);
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_22_write : STD_LOGIC;
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_21_din : STD_LOGIC_VECTOR (287 downto 0);
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_21_write : STD_LOGIC;
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_20_din : STD_LOGIC_VECTOR (287 downto 0);
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_20_write : STD_LOGIC;
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_19_din : STD_LOGIC_VECTOR (287 downto 0);
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_19_write : STD_LOGIC;
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_18_din : STD_LOGIC_VECTOR (287 downto 0);
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_18_write : STD_LOGIC;
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_17_din : STD_LOGIC_VECTOR (287 downto 0);
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_17_write : STD_LOGIC;
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_16_din : STD_LOGIC_VECTOR (287 downto 0);
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_16_write : STD_LOGIC;
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_15_din : STD_LOGIC_VECTOR (287 downto 0);
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_15_write : STD_LOGIC;
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_14_din : STD_LOGIC_VECTOR (287 downto 0);
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_14_write : STD_LOGIC;
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_13_din : STD_LOGIC_VECTOR (287 downto 0);
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_13_write : STD_LOGIC;
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_12_din : STD_LOGIC_VECTOR (287 downto 0);
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_12_write : STD_LOGIC;
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_11_din : STD_LOGIC_VECTOR (287 downto 0);
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_11_write : STD_LOGIC;
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_10_din : STD_LOGIC_VECTOR (287 downto 0);
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_10_write : STD_LOGIC;
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_9_din : STD_LOGIC_VECTOR (287 downto 0);
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_9_write : STD_LOGIC;
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_8_din : STD_LOGIC_VECTOR (287 downto 0);
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_8_write : STD_LOGIC;
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_7_din : STD_LOGIC_VECTOR (287 downto 0);
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_7_write : STD_LOGIC;
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_6_din : STD_LOGIC_VECTOR (287 downto 0);
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_6_write : STD_LOGIC;
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_5_din : STD_LOGIC_VECTOR (287 downto 0);
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_5_write : STD_LOGIC;
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_4_din : STD_LOGIC_VECTOR (287 downto 0);
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_4_write : STD_LOGIC;
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_3_din : STD_LOGIC_VECTOR (287 downto 0);
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_3_write : STD_LOGIC;
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_2_din : STD_LOGIC_VECTOR (287 downto 0);
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_2_write : STD_LOGIC;
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_1_din : STD_LOGIC_VECTOR (287 downto 0);
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_1_write : STD_LOGIC;
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_0_din : STD_LOGIC_VECTOR (287 downto 0);
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_0_write : STD_LOGIC;
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_31_din : STD_LOGIC_VECTOR (287 downto 0);
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_31_write : STD_LOGIC;
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_start_out : STD_LOGIC;
    signal pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_start_write : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_ap_start : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_ap_done : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_ap_continue : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_ap_idle : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_ap_ready : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_conv2d_64_padded_window_stream_0_read : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_weights_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_weights_ce0 : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_in_channel_map_stream_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_in_channel_map_stream_0_write : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_ap_start : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_ap_done : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_ap_continue : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_ap_idle : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_ap_ready : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_conv2d_64_padded_window_stream_1_read : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_weights_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_weights_ce0 : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_in_channel_map_stream_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_in_channel_map_stream_1_write : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_ap_start : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_ap_done : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_ap_continue : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_ap_idle : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_ap_ready : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_conv2d_64_padded_window_stream_2_read : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_weights_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_weights_ce0 : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_in_channel_map_stream_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_in_channel_map_stream_2_write : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_ap_start : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_ap_done : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_ap_continue : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_ap_idle : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_ap_ready : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_conv2d_64_padded_window_stream_3_read : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_weights_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_weights_ce0 : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_in_channel_map_stream_3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_in_channel_map_stream_3_write : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_ap_start : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_ap_done : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_ap_continue : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_ap_idle : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_ap_ready : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_conv2d_64_padded_window_stream_4_read : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_weights_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_weights_ce0 : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_in_channel_map_stream_4_din : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_in_channel_map_stream_4_write : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_ap_start : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_ap_done : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_ap_continue : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_ap_idle : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_ap_ready : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_conv2d_64_padded_window_stream_5_read : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_weights_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_weights_ce0 : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_in_channel_map_stream_5_din : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_in_channel_map_stream_5_write : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_ap_start : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_ap_done : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_ap_continue : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_ap_idle : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_ap_ready : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_conv2d_64_padded_window_stream_6_read : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_weights_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_weights_ce0 : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_in_channel_map_stream_6_din : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_in_channel_map_stream_6_write : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_ap_start : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_ap_done : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_ap_continue : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_ap_idle : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_ap_ready : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_conv2d_64_padded_window_stream_7_read : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_weights_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_weights_ce0 : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_in_channel_map_stream_7_din : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_in_channel_map_stream_7_write : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_ap_start : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_ap_done : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_ap_continue : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_ap_idle : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_ap_ready : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_conv2d_64_padded_window_stream_8_read : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_weights_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_weights_ce0 : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_in_channel_map_stream_8_din : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_in_channel_map_stream_8_write : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_ap_start : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_ap_done : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_ap_continue : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_ap_idle : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_ap_ready : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_conv2d_64_padded_window_stream_9_read : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_weights_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_weights_ce0 : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_in_channel_map_stream_9_din : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_in_channel_map_stream_9_write : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_ap_start : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_ap_done : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_ap_continue : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_ap_idle : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_ap_ready : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_conv2d_64_padded_window_stream_10_read : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_weights_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_weights_ce0 : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_in_channel_map_stream_10_din : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_in_channel_map_stream_10_write : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_ap_start : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_ap_done : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_ap_continue : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_ap_idle : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_ap_ready : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_conv2d_64_padded_window_stream_11_read : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_weights_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_weights_ce0 : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_in_channel_map_stream_11_din : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_in_channel_map_stream_11_write : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_ap_start : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_ap_done : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_ap_continue : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_ap_idle : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_ap_ready : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_conv2d_64_padded_window_stream_12_read : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_weights_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_weights_ce0 : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_in_channel_map_stream_12_din : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_in_channel_map_stream_12_write : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_ap_start : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_ap_done : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_ap_continue : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_ap_idle : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_ap_ready : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_conv2d_64_padded_window_stream_13_read : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_weights_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_weights_ce0 : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_in_channel_map_stream_13_din : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_in_channel_map_stream_13_write : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_ap_start : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_ap_done : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_ap_continue : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_ap_idle : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_ap_ready : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_conv2d_64_padded_window_stream_14_read : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_weights_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_weights_ce0 : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_in_channel_map_stream_14_din : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_in_channel_map_stream_14_write : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_ap_start : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_ap_done : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_ap_continue : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_ap_idle : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_ap_ready : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_conv2d_64_padded_window_stream_15_read : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_weights_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_weights_ce0 : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_in_channel_map_stream_15_din : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_in_channel_map_stream_15_write : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_ap_start : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_ap_done : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_ap_continue : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_ap_idle : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_ap_ready : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_conv2d_64_padded_window_stream_16_read : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_weights_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_weights_ce0 : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_in_channel_map_stream_16_din : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_in_channel_map_stream_16_write : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_ap_start : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_ap_done : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_ap_continue : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_ap_idle : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_ap_ready : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_conv2d_64_padded_window_stream_17_read : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_weights_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_weights_ce0 : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_in_channel_map_stream_17_din : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_in_channel_map_stream_17_write : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_ap_start : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_ap_done : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_ap_continue : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_ap_idle : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_ap_ready : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_conv2d_64_padded_window_stream_18_read : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_weights_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_weights_ce0 : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_in_channel_map_stream_18_din : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_in_channel_map_stream_18_write : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_ap_start : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_ap_done : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_ap_continue : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_ap_idle : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_ap_ready : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_conv2d_64_padded_window_stream_19_read : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_weights_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_weights_ce0 : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_in_channel_map_stream_19_din : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_in_channel_map_stream_19_write : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_ap_start : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_ap_done : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_ap_continue : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_ap_idle : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_ap_ready : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_conv2d_64_padded_window_stream_20_read : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_weights_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_weights_ce0 : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_in_channel_map_stream_20_din : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_in_channel_map_stream_20_write : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_ap_start : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_ap_done : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_ap_continue : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_ap_idle : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_ap_ready : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_conv2d_64_padded_window_stream_21_read : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_weights_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_weights_ce0 : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_in_channel_map_stream_21_din : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_in_channel_map_stream_21_write : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_ap_start : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_ap_done : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_ap_continue : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_ap_idle : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_ap_ready : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_conv2d_64_padded_window_stream_22_read : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_weights_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_weights_ce0 : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_in_channel_map_stream_22_din : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_in_channel_map_stream_22_write : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_ap_start : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_ap_done : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_ap_continue : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_ap_idle : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_ap_ready : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_conv2d_64_padded_window_stream_23_read : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_weights_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_weights_ce0 : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_in_channel_map_stream_23_din : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_in_channel_map_stream_23_write : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_ap_start : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_ap_done : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_ap_continue : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_ap_idle : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_ap_ready : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_conv2d_64_padded_window_stream_24_read : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_weights_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_weights_ce0 : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_in_channel_map_stream_24_din : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_in_channel_map_stream_24_write : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_ap_start : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_ap_done : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_ap_continue : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_ap_idle : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_ap_ready : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_conv2d_64_padded_window_stream_25_read : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_weights_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_weights_ce0 : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_in_channel_map_stream_25_din : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_in_channel_map_stream_25_write : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_ap_start : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_ap_done : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_ap_continue : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_ap_idle : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_ap_ready : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_conv2d_64_padded_window_stream_26_read : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_weights_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_weights_ce0 : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_in_channel_map_stream_26_din : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_in_channel_map_stream_26_write : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_ap_start : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_ap_done : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_ap_continue : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_ap_idle : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_ap_ready : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_conv2d_64_padded_window_stream_27_read : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_weights_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_weights_ce0 : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_in_channel_map_stream_27_din : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_in_channel_map_stream_27_write : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_ap_start : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_ap_done : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_ap_continue : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_ap_idle : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_ap_ready : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_conv2d_64_padded_window_stream_28_read : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_weights_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_weights_ce0 : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_in_channel_map_stream_28_din : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_in_channel_map_stream_28_write : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_ap_start : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_ap_done : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_ap_continue : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_ap_idle : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_ap_ready : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_conv2d_64_padded_window_stream_29_read : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_weights_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_weights_ce0 : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_in_channel_map_stream_29_din : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_in_channel_map_stream_29_write : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_ap_start : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_ap_done : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_ap_continue : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_ap_idle : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_ap_ready : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_conv2d_64_padded_window_stream_30_read : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_weights_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_weights_ce0 : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_in_channel_map_stream_30_din : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_in_channel_map_stream_30_write : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0_ap_start : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0_ap_done : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0_ap_continue : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0_ap_idle : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0_ap_ready : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0_conv2d_64_padded_window_stream_31_read : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0_weights_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0_weights_ce0 : STD_LOGIC;
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0_in_channel_map_stream_31_din : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0_in_channel_map_stream_31_write : STD_LOGIC;
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_ap_start : STD_LOGIC;
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_ap_done : STD_LOGIC;
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_ap_continue : STD_LOGIC;
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_ap_idle : STD_LOGIC;
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_ap_ready : STD_LOGIC;
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_0_read : STD_LOGIC;
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_1_read : STD_LOGIC;
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_2_read : STD_LOGIC;
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_3_read : STD_LOGIC;
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_4_read : STD_LOGIC;
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_5_read : STD_LOGIC;
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_6_read : STD_LOGIC;
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_7_read : STD_LOGIC;
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_8_read : STD_LOGIC;
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_9_read : STD_LOGIC;
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_10_read : STD_LOGIC;
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_11_read : STD_LOGIC;
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_1213_read : STD_LOGIC;
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_13_read : STD_LOGIC;
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_14_read : STD_LOGIC;
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_15_read : STD_LOGIC;
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_16_read : STD_LOGIC;
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_17_read : STD_LOGIC;
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_18_read : STD_LOGIC;
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_19_read : STD_LOGIC;
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_20_read : STD_LOGIC;
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_21_read : STD_LOGIC;
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_22_read : STD_LOGIC;
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_2325_read : STD_LOGIC;
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_24_read : STD_LOGIC;
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_25_read : STD_LOGIC;
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_26_read : STD_LOGIC;
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_27_read : STD_LOGIC;
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_28_read : STD_LOGIC;
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_29_read : STD_LOGIC;
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_30_read : STD_LOGIC;
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_31_read : STD_LOGIC;
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_conv2d_64_feature_map_stream125_din : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_conv2d_64_feature_map_stream125_write : STD_LOGIC;
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_conv2d_64_activations_stream126_din : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_conv2d_64_activations_stream126_write : STD_LOGIC;
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_conv2d_64_f_map_out132_din : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_conv2d_64_f_map_out132_write : STD_LOGIC;
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_start_out : STD_LOGIC;
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_start_write : STD_LOGIC;
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_biases_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal conv2d_aggregate_channels_14u_14u_32u_64u_U0_biases_ce0 : STD_LOGIC;
    signal create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0_ap_start : STD_LOGIC;
    signal create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0_ap_done : STD_LOGIC;
    signal create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0_ap_continue : STD_LOGIC;
    signal create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0_ap_idle : STD_LOGIC;
    signal create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0_ap_ready : STD_LOGIC;
    signal create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0_conv2d_64_feature_map_stream125_read : STD_LOGIC;
    signal create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0_maxp2d_64_window_stream_din : STD_LOGIC_VECTOR (127 downto 0);
    signal create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0_maxp2d_64_window_stream_write : STD_LOGIC;
    signal create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0_start_out : STD_LOGIC;
    signal create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0_start_write : STD_LOGIC;
    signal maxp2d_3136u_2u_2u_U0_ap_start : STD_LOGIC;
    signal maxp2d_3136u_2u_2u_U0_ap_done : STD_LOGIC;
    signal maxp2d_3136u_2u_2u_U0_ap_continue : STD_LOGIC;
    signal maxp2d_3136u_2u_2u_U0_ap_idle : STD_LOGIC;
    signal maxp2d_3136u_2u_2u_U0_ap_ready : STD_LOGIC;
    signal maxp2d_3136u_2u_2u_U0_maxp2d_64_window_stream_read : STD_LOGIC;
    signal maxp2d_3136u_2u_2u_U0_maxp2d_64_feature_map_stream127_din : STD_LOGIC_VECTOR (31 downto 0);
    signal maxp2d_3136u_2u_2u_U0_maxp2d_64_feature_map_stream127_write : STD_LOGIC;
    signal maxp2d_3136u_2u_2u_U0_maxp2d_64_activations_window_stream_din : STD_LOGIC_VECTOR (3 downto 0);
    signal maxp2d_3136u_2u_2u_U0_maxp2d_64_activations_window_stream_write : STD_LOGIC;
    signal maxp2d_3136u_2u_2u_U0_maxp2d_64_f_map_out133_din : STD_LOGIC_VECTOR (31 downto 0);
    signal maxp2d_3136u_2u_2u_U0_maxp2d_64_f_map_out133_write : STD_LOGIC;
    signal dense_128u_3136u_U0_ap_start : STD_LOGIC;
    signal dense_128u_3136u_U0_ap_done : STD_LOGIC;
    signal dense_128u_3136u_U0_ap_continue : STD_LOGIC;
    signal dense_128u_3136u_U0_ap_idle : STD_LOGIC;
    signal dense_128u_3136u_U0_ap_ready : STD_LOGIC;
    signal dense_128u_3136u_U0_maxp2d_64_feature_map_stream127_read : STD_LOGIC;
    signal dense_128u_3136u_U0_weights_0_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_128u_3136u_U0_weights_0_ce0 : STD_LOGIC;
    signal dense_128u_3136u_U0_weights_0_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_128u_3136u_U0_weights_0_ce1 : STD_LOGIC;
    signal dense_128u_3136u_U0_weights_1_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_128u_3136u_U0_weights_1_ce0 : STD_LOGIC;
    signal dense_128u_3136u_U0_weights_1_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_128u_3136u_U0_weights_1_ce1 : STD_LOGIC;
    signal dense_128u_3136u_U0_weights_2_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_128u_3136u_U0_weights_2_ce0 : STD_LOGIC;
    signal dense_128u_3136u_U0_weights_2_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_128u_3136u_U0_weights_2_ce1 : STD_LOGIC;
    signal dense_128u_3136u_U0_weights_3_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_128u_3136u_U0_weights_3_ce0 : STD_LOGIC;
    signal dense_128u_3136u_U0_weights_3_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_128u_3136u_U0_weights_3_ce1 : STD_LOGIC;
    signal dense_128u_3136u_U0_weights_4_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_128u_3136u_U0_weights_4_ce0 : STD_LOGIC;
    signal dense_128u_3136u_U0_weights_4_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_128u_3136u_U0_weights_4_ce1 : STD_LOGIC;
    signal dense_128u_3136u_U0_weights_5_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_128u_3136u_U0_weights_5_ce0 : STD_LOGIC;
    signal dense_128u_3136u_U0_weights_5_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_128u_3136u_U0_weights_5_ce1 : STD_LOGIC;
    signal dense_128u_3136u_U0_weights_6_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_128u_3136u_U0_weights_6_ce0 : STD_LOGIC;
    signal dense_128u_3136u_U0_weights_6_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_128u_3136u_U0_weights_6_ce1 : STD_LOGIC;
    signal dense_128u_3136u_U0_weights_7_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_128u_3136u_U0_weights_7_ce0 : STD_LOGIC;
    signal dense_128u_3136u_U0_weights_7_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_128u_3136u_U0_weights_7_ce1 : STD_LOGIC;
    signal dense_128u_3136u_U0_biases_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal dense_128u_3136u_U0_biases_ce0 : STD_LOGIC;
    signal dense_128u_3136u_U0_dense_feature_map_stream128_din : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_128u_3136u_U0_dense_feature_map_stream128_write : STD_LOGIC;
    signal dense_128u_3136u_U0_dense_activations_stream129_din : STD_LOGIC_VECTOR (0 downto 0);
    signal dense_128u_3136u_U0_dense_activations_stream129_write : STD_LOGIC;
    signal dense_128u_3136u_U0_dense_f_map_out134_din : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_128u_3136u_U0_dense_f_map_out134_write : STD_LOGIC;
    signal softmax_10u_128u_U0_ap_start : STD_LOGIC;
    signal softmax_10u_128u_U0_ap_done : STD_LOGIC;
    signal softmax_10u_128u_U0_ap_continue : STD_LOGIC;
    signal softmax_10u_128u_U0_ap_idle : STD_LOGIC;
    signal softmax_10u_128u_U0_ap_ready : STD_LOGIC;
    signal softmax_10u_128u_U0_dense_feature_map_stream128_read : STD_LOGIC;
    signal softmax_10u_128u_U0_weights_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal softmax_10u_128u_U0_weights_0_ce0 : STD_LOGIC;
    signal softmax_10u_128u_U0_weights_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal softmax_10u_128u_U0_weights_0_ce1 : STD_LOGIC;
    signal softmax_10u_128u_U0_weights_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal softmax_10u_128u_U0_weights_1_ce0 : STD_LOGIC;
    signal softmax_10u_128u_U0_weights_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal softmax_10u_128u_U0_weights_1_ce1 : STD_LOGIC;
    signal softmax_10u_128u_U0_weights_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal softmax_10u_128u_U0_weights_2_ce0 : STD_LOGIC;
    signal softmax_10u_128u_U0_weights_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal softmax_10u_128u_U0_weights_2_ce1 : STD_LOGIC;
    signal softmax_10u_128u_U0_biases_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal softmax_10u_128u_U0_biases_ce0 : STD_LOGIC;
    signal softmax_10u_128u_U0_softmax_f_map_out135_din : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_10u_128u_U0_softmax_f_map_out135_write : STD_LOGIC;
    signal write_gmem_U0_ap_start : STD_LOGIC;
    signal write_gmem_U0_ap_done : STD_LOGIC;
    signal write_gmem_U0_ap_continue : STD_LOGIC;
    signal write_gmem_U0_ap_idle : STD_LOGIC;
    signal write_gmem_U0_ap_ready : STD_LOGIC;
    signal write_gmem_U0_conv2d_32_f_map_out130_read : STD_LOGIC;
    signal write_gmem_U0_maxp2d_32_f_map_out131_read : STD_LOGIC;
    signal write_gmem_U0_conv2d_64_f_map_out132_read : STD_LOGIC;
    signal write_gmem_U0_maxp2d_64_f_map_out133_read : STD_LOGIC;
    signal write_gmem_U0_dense_f_map_out134_read : STD_LOGIC;
    signal write_gmem_U0_softmax_f_map_out135_read : STD_LOGIC;
    signal write_gmem_U0_m_axi_gmem_AWVALID : STD_LOGIC;
    signal write_gmem_U0_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal write_gmem_U0_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal write_gmem_U0_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal write_gmem_U0_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal write_gmem_U0_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal write_gmem_U0_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal write_gmem_U0_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal write_gmem_U0_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal write_gmem_U0_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal write_gmem_U0_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal write_gmem_U0_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal write_gmem_U0_m_axi_gmem_WVALID : STD_LOGIC;
    signal write_gmem_U0_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal write_gmem_U0_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal write_gmem_U0_m_axi_gmem_WLAST : STD_LOGIC;
    signal write_gmem_U0_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal write_gmem_U0_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal write_gmem_U0_m_axi_gmem_ARVALID : STD_LOGIC;
    signal write_gmem_U0_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal write_gmem_U0_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal write_gmem_U0_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal write_gmem_U0_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal write_gmem_U0_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal write_gmem_U0_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal write_gmem_U0_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal write_gmem_U0_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal write_gmem_U0_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal write_gmem_U0_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal write_gmem_U0_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal write_gmem_U0_m_axi_gmem_RREADY : STD_LOGIC;
    signal write_gmem_U0_m_axi_gmem_BREADY : STD_LOGIC;
    signal write_gmem_U0_gmem_conv2d_32_feature_map_read : STD_LOGIC;
    signal write_gmem_U0_gmem_maxp2d_32_feature_map_read : STD_LOGIC;
    signal write_gmem_U0_gmem_conv2d_64_feature_map_read : STD_LOGIC;
    signal write_gmem_U0_gmem_maxp2d_64_feature_map_read : STD_LOGIC;
    signal write_gmem_U0_gmem_dense_feature_map_read : STD_LOGIC;
    signal write_gmem_U0_gmem_softmax_feature_map_read : STD_LOGIC;
    signal write_gmem_U0_conv2d_32_activations_stream123_read : STD_LOGIC;
    signal write_gmem_U0_maxp2d_32_activations_window_stream_read : STD_LOGIC;
    signal write_gmem_U0_conv2d_64_activations_stream126_read : STD_LOGIC;
    signal write_gmem_U0_maxp2d_64_activations_window_stream_read : STD_LOGIC;
    signal write_gmem_U0_dense_activations_stream129_read : STD_LOGIC;
    signal conv2d_32_weights_i_full_n : STD_LOGIC;
    signal conv2d_32_weights_t_empty_n : STD_LOGIC;
    signal conv2d_32_biases_i_full_n : STD_LOGIC;
    signal conv2d_32_biases_t_empty_n : STD_LOGIC;
    signal conv2d_64_biases_i_full_n : STD_LOGIC;
    signal conv2d_64_biases_t_empty_n : STD_LOGIC;
    signal dense_weights_i_full_n : STD_LOGIC;
    signal dense_weights_t_empty_n : STD_LOGIC;
    signal dense_weights_1_i_full_n : STD_LOGIC;
    signal dense_weights_1_t_empty_n : STD_LOGIC;
    signal dense_weights_2_i_full_n : STD_LOGIC;
    signal dense_weights_2_t_empty_n : STD_LOGIC;
    signal dense_weights_3_i_full_n : STD_LOGIC;
    signal dense_weights_3_t_empty_n : STD_LOGIC;
    signal dense_weights_4_i_full_n : STD_LOGIC;
    signal dense_weights_4_t_empty_n : STD_LOGIC;
    signal dense_weights_5_i_full_n : STD_LOGIC;
    signal dense_weights_5_t_empty_n : STD_LOGIC;
    signal dense_weights_6_i_full_n : STD_LOGIC;
    signal dense_weights_6_t_empty_n : STD_LOGIC;
    signal dense_weights_7_i_full_n : STD_LOGIC;
    signal dense_weights_7_t_empty_n : STD_LOGIC;
    signal dense_biases_i_full_n : STD_LOGIC;
    signal dense_biases_t_empty_n : STD_LOGIC;
    signal softmax_weights_i_full_n : STD_LOGIC;
    signal softmax_weights_t_empty_n : STD_LOGIC;
    signal softmax_weights_1_i_full_n : STD_LOGIC;
    signal softmax_weights_1_t_empty_n : STD_LOGIC;
    signal softmax_weights_2_i_full_n : STD_LOGIC;
    signal softmax_weights_2_t_empty_n : STD_LOGIC;
    signal softmax_biases_i_full_n : STD_LOGIC;
    signal softmax_biases_t_empty_n : STD_LOGIC;
    signal gmem_conv2d_32_feature_map_c_full_n : STD_LOGIC;
    signal gmem_conv2d_32_feature_map_c_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_conv2d_32_feature_map_c_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal gmem_conv2d_32_feature_map_c_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal gmem_conv2d_32_feature_map_c_empty_n : STD_LOGIC;
    signal gmem_maxp2d_32_feature_map_c_full_n : STD_LOGIC;
    signal gmem_maxp2d_32_feature_map_c_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_maxp2d_32_feature_map_c_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal gmem_maxp2d_32_feature_map_c_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal gmem_maxp2d_32_feature_map_c_empty_n : STD_LOGIC;
    signal gmem_conv2d_64_feature_map_c_full_n : STD_LOGIC;
    signal gmem_conv2d_64_feature_map_c_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_conv2d_64_feature_map_c_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal gmem_conv2d_64_feature_map_c_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal gmem_conv2d_64_feature_map_c_empty_n : STD_LOGIC;
    signal gmem_maxp2d_64_feature_map_c_full_n : STD_LOGIC;
    signal gmem_maxp2d_64_feature_map_c_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_maxp2d_64_feature_map_c_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal gmem_maxp2d_64_feature_map_c_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal gmem_maxp2d_64_feature_map_c_empty_n : STD_LOGIC;
    signal gmem_dense_feature_map_c_full_n : STD_LOGIC;
    signal gmem_dense_feature_map_c_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_dense_feature_map_c_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal gmem_dense_feature_map_c_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal gmem_dense_feature_map_c_empty_n : STD_LOGIC;
    signal gmem_softmax_feature_map_c_full_n : STD_LOGIC;
    signal gmem_softmax_feature_map_c_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_softmax_feature_map_c_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal gmem_softmax_feature_map_c_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal gmem_softmax_feature_map_c_empty_n : STD_LOGIC;
    signal conv2d_32_window_stream_full_n : STD_LOGIC;
    signal conv2d_32_window_stream_dout : STD_LOGIC_VECTOR (287 downto 0);
    signal conv2d_32_window_stream_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_32_window_stream_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_32_window_stream_empty_n : STD_LOGIC;
    signal conv2d_32_padded_window_stream_full_n : STD_LOGIC;
    signal conv2d_32_padded_window_stream_dout : STD_LOGIC_VECTOR (287 downto 0);
    signal conv2d_32_padded_window_stream_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_32_padded_window_stream_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_32_padded_window_stream_empty_n : STD_LOGIC;
    signal kernel_sums_full_n : STD_LOGIC;
    signal kernel_sums_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_sums_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal kernel_sums_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal kernel_sums_empty_n : STD_LOGIC;
    signal conv2d_32_feature_map_stream_full_n : STD_LOGIC;
    signal conv2d_32_feature_map_stream_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_32_feature_map_stream_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_32_feature_map_stream_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_32_feature_map_stream_empty_n : STD_LOGIC;
    signal conv2d_32_activations_stream_full_n : STD_LOGIC;
    signal conv2d_32_activations_stream_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2d_32_activations_stream_num_data_valid : STD_LOGIC_VECTOR (15 downto 0);
    signal conv2d_32_activations_stream_fifo_cap : STD_LOGIC_VECTOR (15 downto 0);
    signal conv2d_32_activations_stream_empty_n : STD_LOGIC;
    signal conv2d_32_f_map_out_full_n : STD_LOGIC;
    signal conv2d_32_f_map_out_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_32_f_map_out_num_data_valid : STD_LOGIC_VECTOR (15 downto 0);
    signal conv2d_32_f_map_out_fifo_cap : STD_LOGIC_VECTOR (15 downto 0);
    signal conv2d_32_f_map_out_empty_n : STD_LOGIC;
    signal maxp2d_32_window_stream_full_n : STD_LOGIC;
    signal maxp2d_32_window_stream_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal maxp2d_32_window_stream_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal maxp2d_32_window_stream_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal maxp2d_32_window_stream_empty_n : STD_LOGIC;
    signal maxp2d_32_feature_map_stream_full_n : STD_LOGIC;
    signal maxp2d_32_feature_map_stream_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal maxp2d_32_feature_map_stream_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal maxp2d_32_feature_map_stream_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal maxp2d_32_feature_map_stream_empty_n : STD_LOGIC;
    signal maxp2d_32_activations_window_stream_full_n : STD_LOGIC;
    signal maxp2d_32_activations_window_stream_dout : STD_LOGIC_VECTOR (3 downto 0);
    signal maxp2d_32_activations_window_stream_num_data_valid : STD_LOGIC_VECTOR (13 downto 0);
    signal maxp2d_32_activations_window_stream_fifo_cap : STD_LOGIC_VECTOR (13 downto 0);
    signal maxp2d_32_activations_window_stream_empty_n : STD_LOGIC;
    signal maxp2d_32_f_map_out_full_n : STD_LOGIC;
    signal maxp2d_32_f_map_out_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal maxp2d_32_f_map_out_num_data_valid : STD_LOGIC_VECTOR (13 downto 0);
    signal maxp2d_32_f_map_out_fifo_cap : STD_LOGIC_VECTOR (13 downto 0);
    signal maxp2d_32_f_map_out_empty_n : STD_LOGIC;
    signal conv2d_64_window_stream_full_n : STD_LOGIC;
    signal conv2d_64_window_stream_dout : STD_LOGIC_VECTOR (287 downto 0);
    signal conv2d_64_window_stream_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_window_stream_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_window_stream_empty_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_0_full_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_0_dout : STD_LOGIC_VECTOR (287 downto 0);
    signal conv2d_64_padded_window_stream_0_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_0_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_0_empty_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_1_full_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_1_dout : STD_LOGIC_VECTOR (287 downto 0);
    signal conv2d_64_padded_window_stream_1_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_1_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_1_empty_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_2_full_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_2_dout : STD_LOGIC_VECTOR (287 downto 0);
    signal conv2d_64_padded_window_stream_2_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_2_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_2_empty_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_3_full_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_3_dout : STD_LOGIC_VECTOR (287 downto 0);
    signal conv2d_64_padded_window_stream_3_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_3_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_3_empty_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_4_full_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_4_dout : STD_LOGIC_VECTOR (287 downto 0);
    signal conv2d_64_padded_window_stream_4_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_4_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_4_empty_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_5_full_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_5_dout : STD_LOGIC_VECTOR (287 downto 0);
    signal conv2d_64_padded_window_stream_5_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_5_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_5_empty_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_6_full_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_6_dout : STD_LOGIC_VECTOR (287 downto 0);
    signal conv2d_64_padded_window_stream_6_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_6_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_6_empty_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_7_full_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_7_dout : STD_LOGIC_VECTOR (287 downto 0);
    signal conv2d_64_padded_window_stream_7_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_7_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_7_empty_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_8_full_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_8_dout : STD_LOGIC_VECTOR (287 downto 0);
    signal conv2d_64_padded_window_stream_8_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_8_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_8_empty_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_9_full_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_9_dout : STD_LOGIC_VECTOR (287 downto 0);
    signal conv2d_64_padded_window_stream_9_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_9_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_9_empty_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_10_full_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_10_dout : STD_LOGIC_VECTOR (287 downto 0);
    signal conv2d_64_padded_window_stream_10_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_10_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_10_empty_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_11_full_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_11_dout : STD_LOGIC_VECTOR (287 downto 0);
    signal conv2d_64_padded_window_stream_11_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_11_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_11_empty_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_12_full_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_12_dout : STD_LOGIC_VECTOR (287 downto 0);
    signal conv2d_64_padded_window_stream_12_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_12_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_12_empty_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_13_full_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_13_dout : STD_LOGIC_VECTOR (287 downto 0);
    signal conv2d_64_padded_window_stream_13_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_13_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_13_empty_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_14_full_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_14_dout : STD_LOGIC_VECTOR (287 downto 0);
    signal conv2d_64_padded_window_stream_14_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_14_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_14_empty_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_15_full_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_15_dout : STD_LOGIC_VECTOR (287 downto 0);
    signal conv2d_64_padded_window_stream_15_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_15_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_15_empty_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_16_full_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_16_dout : STD_LOGIC_VECTOR (287 downto 0);
    signal conv2d_64_padded_window_stream_16_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_16_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_16_empty_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_17_full_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_17_dout : STD_LOGIC_VECTOR (287 downto 0);
    signal conv2d_64_padded_window_stream_17_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_17_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_17_empty_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_18_full_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_18_dout : STD_LOGIC_VECTOR (287 downto 0);
    signal conv2d_64_padded_window_stream_18_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_18_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_18_empty_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_19_full_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_19_dout : STD_LOGIC_VECTOR (287 downto 0);
    signal conv2d_64_padded_window_stream_19_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_19_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_19_empty_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_20_full_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_20_dout : STD_LOGIC_VECTOR (287 downto 0);
    signal conv2d_64_padded_window_stream_20_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_20_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_20_empty_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_21_full_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_21_dout : STD_LOGIC_VECTOR (287 downto 0);
    signal conv2d_64_padded_window_stream_21_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_21_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_21_empty_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_22_full_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_22_dout : STD_LOGIC_VECTOR (287 downto 0);
    signal conv2d_64_padded_window_stream_22_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_22_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_22_empty_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_23_full_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_23_dout : STD_LOGIC_VECTOR (287 downto 0);
    signal conv2d_64_padded_window_stream_23_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_23_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_23_empty_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_24_full_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_24_dout : STD_LOGIC_VECTOR (287 downto 0);
    signal conv2d_64_padded_window_stream_24_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_24_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_24_empty_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_25_full_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_25_dout : STD_LOGIC_VECTOR (287 downto 0);
    signal conv2d_64_padded_window_stream_25_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_25_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_25_empty_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_26_full_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_26_dout : STD_LOGIC_VECTOR (287 downto 0);
    signal conv2d_64_padded_window_stream_26_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_26_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_26_empty_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_27_full_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_27_dout : STD_LOGIC_VECTOR (287 downto 0);
    signal conv2d_64_padded_window_stream_27_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_27_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_27_empty_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_28_full_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_28_dout : STD_LOGIC_VECTOR (287 downto 0);
    signal conv2d_64_padded_window_stream_28_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_28_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_28_empty_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_29_full_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_29_dout : STD_LOGIC_VECTOR (287 downto 0);
    signal conv2d_64_padded_window_stream_29_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_29_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_29_empty_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_30_full_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_30_dout : STD_LOGIC_VECTOR (287 downto 0);
    signal conv2d_64_padded_window_stream_30_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_30_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_30_empty_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_31_full_n : STD_LOGIC;
    signal conv2d_64_padded_window_stream_31_dout : STD_LOGIC_VECTOR (287 downto 0);
    signal conv2d_64_padded_window_stream_31_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_31_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_padded_window_stream_31_empty_n : STD_LOGIC;
    signal in_channel_map_stream_0_full_n : STD_LOGIC;
    signal in_channel_map_stream_0_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_0_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_0_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_0_empty_n : STD_LOGIC;
    signal in_channel_map_stream_1_full_n : STD_LOGIC;
    signal in_channel_map_stream_1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_1_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_1_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_1_empty_n : STD_LOGIC;
    signal in_channel_map_stream_2_full_n : STD_LOGIC;
    signal in_channel_map_stream_2_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_2_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_2_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_2_empty_n : STD_LOGIC;
    signal in_channel_map_stream_3_full_n : STD_LOGIC;
    signal in_channel_map_stream_3_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_3_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_3_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_3_empty_n : STD_LOGIC;
    signal in_channel_map_stream_4_full_n : STD_LOGIC;
    signal in_channel_map_stream_4_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_4_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_4_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_4_empty_n : STD_LOGIC;
    signal in_channel_map_stream_5_full_n : STD_LOGIC;
    signal in_channel_map_stream_5_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_5_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_5_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_5_empty_n : STD_LOGIC;
    signal in_channel_map_stream_6_full_n : STD_LOGIC;
    signal in_channel_map_stream_6_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_6_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_6_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_6_empty_n : STD_LOGIC;
    signal in_channel_map_stream_7_full_n : STD_LOGIC;
    signal in_channel_map_stream_7_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_7_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_7_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_7_empty_n : STD_LOGIC;
    signal in_channel_map_stream_8_full_n : STD_LOGIC;
    signal in_channel_map_stream_8_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_8_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_8_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_8_empty_n : STD_LOGIC;
    signal in_channel_map_stream_9_full_n : STD_LOGIC;
    signal in_channel_map_stream_9_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_9_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_9_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_9_empty_n : STD_LOGIC;
    signal in_channel_map_stream_10_full_n : STD_LOGIC;
    signal in_channel_map_stream_10_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_10_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_10_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_10_empty_n : STD_LOGIC;
    signal in_channel_map_stream_11_full_n : STD_LOGIC;
    signal in_channel_map_stream_11_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_11_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_11_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_11_empty_n : STD_LOGIC;
    signal in_channel_map_stream_12_full_n : STD_LOGIC;
    signal in_channel_map_stream_12_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_12_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_12_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_12_empty_n : STD_LOGIC;
    signal in_channel_map_stream_13_full_n : STD_LOGIC;
    signal in_channel_map_stream_13_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_13_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_13_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_13_empty_n : STD_LOGIC;
    signal in_channel_map_stream_14_full_n : STD_LOGIC;
    signal in_channel_map_stream_14_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_14_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_14_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_14_empty_n : STD_LOGIC;
    signal in_channel_map_stream_15_full_n : STD_LOGIC;
    signal in_channel_map_stream_15_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_15_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_15_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_15_empty_n : STD_LOGIC;
    signal in_channel_map_stream_16_full_n : STD_LOGIC;
    signal in_channel_map_stream_16_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_16_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_16_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_16_empty_n : STD_LOGIC;
    signal in_channel_map_stream_17_full_n : STD_LOGIC;
    signal in_channel_map_stream_17_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_17_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_17_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_17_empty_n : STD_LOGIC;
    signal in_channel_map_stream_18_full_n : STD_LOGIC;
    signal in_channel_map_stream_18_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_18_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_18_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_18_empty_n : STD_LOGIC;
    signal in_channel_map_stream_19_full_n : STD_LOGIC;
    signal in_channel_map_stream_19_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_19_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_19_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_19_empty_n : STD_LOGIC;
    signal in_channel_map_stream_20_full_n : STD_LOGIC;
    signal in_channel_map_stream_20_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_20_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_20_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_20_empty_n : STD_LOGIC;
    signal in_channel_map_stream_21_full_n : STD_LOGIC;
    signal in_channel_map_stream_21_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_21_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_21_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_21_empty_n : STD_LOGIC;
    signal in_channel_map_stream_22_full_n : STD_LOGIC;
    signal in_channel_map_stream_22_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_22_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_22_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_22_empty_n : STD_LOGIC;
    signal in_channel_map_stream_23_full_n : STD_LOGIC;
    signal in_channel_map_stream_23_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_23_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_23_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_23_empty_n : STD_LOGIC;
    signal in_channel_map_stream_24_full_n : STD_LOGIC;
    signal in_channel_map_stream_24_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_24_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_24_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_24_empty_n : STD_LOGIC;
    signal in_channel_map_stream_25_full_n : STD_LOGIC;
    signal in_channel_map_stream_25_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_25_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_25_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_25_empty_n : STD_LOGIC;
    signal in_channel_map_stream_26_full_n : STD_LOGIC;
    signal in_channel_map_stream_26_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_26_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_26_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_26_empty_n : STD_LOGIC;
    signal in_channel_map_stream_27_full_n : STD_LOGIC;
    signal in_channel_map_stream_27_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_27_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_27_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_27_empty_n : STD_LOGIC;
    signal in_channel_map_stream_28_full_n : STD_LOGIC;
    signal in_channel_map_stream_28_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_28_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_28_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_28_empty_n : STD_LOGIC;
    signal in_channel_map_stream_29_full_n : STD_LOGIC;
    signal in_channel_map_stream_29_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_29_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_29_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_29_empty_n : STD_LOGIC;
    signal in_channel_map_stream_30_full_n : STD_LOGIC;
    signal in_channel_map_stream_30_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_30_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_30_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_30_empty_n : STD_LOGIC;
    signal in_channel_map_stream_31_full_n : STD_LOGIC;
    signal in_channel_map_stream_31_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_31_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_31_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal in_channel_map_stream_31_empty_n : STD_LOGIC;
    signal conv2d_64_feature_map_stream_full_n : STD_LOGIC;
    signal conv2d_64_feature_map_stream_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_64_feature_map_stream_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_feature_map_stream_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2d_64_feature_map_stream_empty_n : STD_LOGIC;
    signal conv2d_64_activations_stream_full_n : STD_LOGIC;
    signal conv2d_64_activations_stream_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2d_64_activations_stream_num_data_valid : STD_LOGIC_VECTOR (14 downto 0);
    signal conv2d_64_activations_stream_fifo_cap : STD_LOGIC_VECTOR (14 downto 0);
    signal conv2d_64_activations_stream_empty_n : STD_LOGIC;
    signal conv2d_64_f_map_out_full_n : STD_LOGIC;
    signal conv2d_64_f_map_out_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2d_64_f_map_out_num_data_valid : STD_LOGIC_VECTOR (14 downto 0);
    signal conv2d_64_f_map_out_fifo_cap : STD_LOGIC_VECTOR (14 downto 0);
    signal conv2d_64_f_map_out_empty_n : STD_LOGIC;
    signal maxp2d_64_window_stream_full_n : STD_LOGIC;
    signal maxp2d_64_window_stream_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal maxp2d_64_window_stream_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal maxp2d_64_window_stream_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal maxp2d_64_window_stream_empty_n : STD_LOGIC;
    signal maxp2d_64_feature_map_stream_full_n : STD_LOGIC;
    signal maxp2d_64_feature_map_stream_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal maxp2d_64_feature_map_stream_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal maxp2d_64_feature_map_stream_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal maxp2d_64_feature_map_stream_empty_n : STD_LOGIC;
    signal maxp2d_64_activations_window_stream_full_n : STD_LOGIC;
    signal maxp2d_64_activations_window_stream_dout : STD_LOGIC_VECTOR (3 downto 0);
    signal maxp2d_64_activations_window_stream_num_data_valid : STD_LOGIC_VECTOR (12 downto 0);
    signal maxp2d_64_activations_window_stream_fifo_cap : STD_LOGIC_VECTOR (12 downto 0);
    signal maxp2d_64_activations_window_stream_empty_n : STD_LOGIC;
    signal maxp2d_64_f_map_out_full_n : STD_LOGIC;
    signal maxp2d_64_f_map_out_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal maxp2d_64_f_map_out_num_data_valid : STD_LOGIC_VECTOR (12 downto 0);
    signal maxp2d_64_f_map_out_fifo_cap : STD_LOGIC_VECTOR (12 downto 0);
    signal maxp2d_64_f_map_out_empty_n : STD_LOGIC;
    signal dense_feature_map_stream_full_n : STD_LOGIC;
    signal dense_feature_map_stream_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_feature_map_stream_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_feature_map_stream_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_feature_map_stream_empty_n : STD_LOGIC;
    signal dense_activations_stream_full_n : STD_LOGIC;
    signal dense_activations_stream_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal dense_activations_stream_num_data_valid : STD_LOGIC_VECTOR (7 downto 0);
    signal dense_activations_stream_fifo_cap : STD_LOGIC_VECTOR (7 downto 0);
    signal dense_activations_stream_empty_n : STD_LOGIC;
    signal dense_f_map_out_full_n : STD_LOGIC;
    signal dense_f_map_out_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_f_map_out_num_data_valid : STD_LOGIC_VECTOR (7 downto 0);
    signal dense_f_map_out_fifo_cap : STD_LOGIC_VECTOR (7 downto 0);
    signal dense_f_map_out_empty_n : STD_LOGIC;
    signal softmax_f_map_out_full_n : STD_LOGIC;
    signal softmax_f_map_out_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_f_map_out_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal softmax_f_map_out_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal softmax_f_map_out_empty_n : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_entry_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_entry_proc_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_save_variables_locally_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_save_variables_locally_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0_ap_ready : STD_LOGIC;
    signal start_for_write_gmem_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_write_gmem_U0_full_n : STD_LOGIC;
    signal start_for_write_gmem_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_write_gmem_U0_empty_n : STD_LOGIC;
    signal start_for_pad_windows_1c_float_28u_28u_3u_3u_32u_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pad_windows_1c_float_28u_28u_3u_3u_32u_U0_full_n : STD_LOGIC;
    signal start_for_pad_windows_1c_float_28u_28u_3u_3u_32u_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pad_windows_1c_float_28u_28u_3u_3u_32u_U0_empty_n : STD_LOGIC;
    signal start_for_conv2d_activate_1c_28u_28u_3u_3u_32u_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_activate_1c_28u_28u_3u_3u_32u_U0_full_n : STD_LOGIC;
    signal start_for_conv2d_activate_1c_28u_28u_3u_3u_32u_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_activate_1c_28u_28u_3u_3u_32u_U0_empty_n : STD_LOGIC;
    signal start_for_create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_full_n : STD_LOGIC;
    signal start_for_create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_empty_n : STD_LOGIC;
    signal start_for_maxp2d_6272u_2u_2u_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_maxp2d_6272u_2u_2u_U0_full_n : STD_LOGIC;
    signal start_for_maxp2d_6272u_2u_2u_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_maxp2d_6272u_2u_2u_U0_empty_n : STD_LOGIC;
    signal start_for_create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_full_n : STD_LOGIC;
    signal start_for_create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_empty_n : STD_LOGIC;
    signal start_for_pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_full_n : STD_LOGIC;
    signal start_for_pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_empty_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_full_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_empty_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_full_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_empty_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_full_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_empty_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_full_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_empty_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_full_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_empty_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_full_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_empty_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_full_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_empty_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_full_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_empty_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_full_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_empty_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_full_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_empty_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_full_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_empty_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_full_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_empty_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_full_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_empty_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_full_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_empty_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_full_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_empty_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_full_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_empty_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_full_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_empty_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_full_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_empty_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_full_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_empty_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_full_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_empty_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_full_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_empty_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_full_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_empty_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_full_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_empty_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_full_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_empty_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_full_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_empty_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_full_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_empty_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_full_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_empty_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_full_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_empty_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_full_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_empty_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_full_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_empty_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_full_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_empty_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0_full_n : STD_LOGIC;
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0_empty_n : STD_LOGIC;
    signal start_for_create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0_full_n : STD_LOGIC;
    signal start_for_create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0_empty_n : STD_LOGIC;
    signal start_for_maxp2d_3136u_2u_2u_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_maxp2d_3136u_2u_2u_U0_full_n : STD_LOGIC;
    signal start_for_maxp2d_3136u_2u_2u_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_maxp2d_3136u_2u_2u_U0_empty_n : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component accel_entry_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        gmem_conv2d_32_feature_map : IN STD_LOGIC_VECTOR (63 downto 0);
        gmem_conv2d_32_feature_map_c_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        gmem_conv2d_32_feature_map_c_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        gmem_conv2d_32_feature_map_c_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        gmem_conv2d_32_feature_map_c_full_n : IN STD_LOGIC;
        gmem_conv2d_32_feature_map_c_write : OUT STD_LOGIC;
        gmem_maxp2d_32_feature_map : IN STD_LOGIC_VECTOR (63 downto 0);
        gmem_maxp2d_32_feature_map_c_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        gmem_maxp2d_32_feature_map_c_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        gmem_maxp2d_32_feature_map_c_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        gmem_maxp2d_32_feature_map_c_full_n : IN STD_LOGIC;
        gmem_maxp2d_32_feature_map_c_write : OUT STD_LOGIC;
        gmem_conv2d_64_feature_map : IN STD_LOGIC_VECTOR (63 downto 0);
        gmem_conv2d_64_feature_map_c_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        gmem_conv2d_64_feature_map_c_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        gmem_conv2d_64_feature_map_c_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        gmem_conv2d_64_feature_map_c_full_n : IN STD_LOGIC;
        gmem_conv2d_64_feature_map_c_write : OUT STD_LOGIC;
        gmem_maxp2d_64_feature_map : IN STD_LOGIC_VECTOR (63 downto 0);
        gmem_maxp2d_64_feature_map_c_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        gmem_maxp2d_64_feature_map_c_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        gmem_maxp2d_64_feature_map_c_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        gmem_maxp2d_64_feature_map_c_full_n : IN STD_LOGIC;
        gmem_maxp2d_64_feature_map_c_write : OUT STD_LOGIC;
        gmem_dense_feature_map : IN STD_LOGIC_VECTOR (63 downto 0);
        gmem_dense_feature_map_c_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        gmem_dense_feature_map_c_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        gmem_dense_feature_map_c_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        gmem_dense_feature_map_c_full_n : IN STD_LOGIC;
        gmem_dense_feature_map_c_write : OUT STD_LOGIC;
        gmem_softmax_feature_map : IN STD_LOGIC_VECTOR (63 downto 0);
        gmem_softmax_feature_map_c_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        gmem_softmax_feature_map_c_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        gmem_softmax_feature_map_c_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        gmem_softmax_feature_map_c_full_n : IN STD_LOGIC;
        gmem_softmax_feature_map_c_write : OUT STD_LOGIC );
    end component;


    component accel_save_variables_locally IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        gmem_conv2d_32_weights : IN STD_LOGIC_VECTOR (63 downto 0);
        gmem_conv2d_32_biases : IN STD_LOGIC_VECTOR (63 downto 0);
        gmem_conv2d_64_weights : IN STD_LOGIC_VECTOR (63 downto 0);
        gmem_conv2d_64_biases : IN STD_LOGIC_VECTOR (63 downto 0);
        gmem_dense_weights : IN STD_LOGIC_VECTOR (63 downto 0);
        gmem_dense_biases : IN STD_LOGIC_VECTOR (63 downto 0);
        gmem_softmax_weights : IN STD_LOGIC_VECTOR (63 downto 0);
        gmem_softmax_biases : IN STD_LOGIC_VECTOR (63 downto 0);
        conv2d_32_weights_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        conv2d_32_weights_ce0 : OUT STD_LOGIC;
        conv2d_32_weights_we0 : OUT STD_LOGIC;
        conv2d_32_weights_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv2d_32_biases_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2d_32_biases_ce0 : OUT STD_LOGIC;
        conv2d_32_biases_we0 : OUT STD_LOGIC;
        conv2d_32_biases_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv2d_64_weights_0_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv2d_64_weights_0_ce1 : OUT STD_LOGIC;
        conv2d_64_weights_0_we1 : OUT STD_LOGIC;
        conv2d_64_weights_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv2d_64_weights_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv2d_64_weights_1_ce1 : OUT STD_LOGIC;
        conv2d_64_weights_1_we1 : OUT STD_LOGIC;
        conv2d_64_weights_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv2d_64_weights_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv2d_64_weights_2_ce1 : OUT STD_LOGIC;
        conv2d_64_weights_2_we1 : OUT STD_LOGIC;
        conv2d_64_weights_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv2d_64_weights_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv2d_64_weights_3_ce1 : OUT STD_LOGIC;
        conv2d_64_weights_3_we1 : OUT STD_LOGIC;
        conv2d_64_weights_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv2d_64_weights_4_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv2d_64_weights_4_ce1 : OUT STD_LOGIC;
        conv2d_64_weights_4_we1 : OUT STD_LOGIC;
        conv2d_64_weights_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv2d_64_weights_5_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv2d_64_weights_5_ce1 : OUT STD_LOGIC;
        conv2d_64_weights_5_we1 : OUT STD_LOGIC;
        conv2d_64_weights_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv2d_64_weights_6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv2d_64_weights_6_ce1 : OUT STD_LOGIC;
        conv2d_64_weights_6_we1 : OUT STD_LOGIC;
        conv2d_64_weights_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv2d_64_weights_7_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv2d_64_weights_7_ce1 : OUT STD_LOGIC;
        conv2d_64_weights_7_we1 : OUT STD_LOGIC;
        conv2d_64_weights_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv2d_64_weights_8_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv2d_64_weights_8_ce1 : OUT STD_LOGIC;
        conv2d_64_weights_8_we1 : OUT STD_LOGIC;
        conv2d_64_weights_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv2d_64_weights_9_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv2d_64_weights_9_ce1 : OUT STD_LOGIC;
        conv2d_64_weights_9_we1 : OUT STD_LOGIC;
        conv2d_64_weights_9_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv2d_64_weights_10_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv2d_64_weights_10_ce1 : OUT STD_LOGIC;
        conv2d_64_weights_10_we1 : OUT STD_LOGIC;
        conv2d_64_weights_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv2d_64_weights_11_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv2d_64_weights_11_ce1 : OUT STD_LOGIC;
        conv2d_64_weights_11_we1 : OUT STD_LOGIC;
        conv2d_64_weights_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv2d_64_weights_12_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv2d_64_weights_12_ce1 : OUT STD_LOGIC;
        conv2d_64_weights_12_we1 : OUT STD_LOGIC;
        conv2d_64_weights_12_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv2d_64_weights_13_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv2d_64_weights_13_ce1 : OUT STD_LOGIC;
        conv2d_64_weights_13_we1 : OUT STD_LOGIC;
        conv2d_64_weights_13_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv2d_64_weights_14_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv2d_64_weights_14_ce1 : OUT STD_LOGIC;
        conv2d_64_weights_14_we1 : OUT STD_LOGIC;
        conv2d_64_weights_14_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv2d_64_weights_15_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv2d_64_weights_15_ce1 : OUT STD_LOGIC;
        conv2d_64_weights_15_we1 : OUT STD_LOGIC;
        conv2d_64_weights_15_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv2d_64_weights_16_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv2d_64_weights_16_ce1 : OUT STD_LOGIC;
        conv2d_64_weights_16_we1 : OUT STD_LOGIC;
        conv2d_64_weights_16_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv2d_64_weights_17_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv2d_64_weights_17_ce1 : OUT STD_LOGIC;
        conv2d_64_weights_17_we1 : OUT STD_LOGIC;
        conv2d_64_weights_17_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv2d_64_weights_18_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv2d_64_weights_18_ce1 : OUT STD_LOGIC;
        conv2d_64_weights_18_we1 : OUT STD_LOGIC;
        conv2d_64_weights_18_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv2d_64_weights_19_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv2d_64_weights_19_ce1 : OUT STD_LOGIC;
        conv2d_64_weights_19_we1 : OUT STD_LOGIC;
        conv2d_64_weights_19_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv2d_64_weights_20_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv2d_64_weights_20_ce1 : OUT STD_LOGIC;
        conv2d_64_weights_20_we1 : OUT STD_LOGIC;
        conv2d_64_weights_20_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv2d_64_weights_21_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv2d_64_weights_21_ce1 : OUT STD_LOGIC;
        conv2d_64_weights_21_we1 : OUT STD_LOGIC;
        conv2d_64_weights_21_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv2d_64_weights_22_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv2d_64_weights_22_ce1 : OUT STD_LOGIC;
        conv2d_64_weights_22_we1 : OUT STD_LOGIC;
        conv2d_64_weights_22_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv2d_64_weights_23_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv2d_64_weights_23_ce1 : OUT STD_LOGIC;
        conv2d_64_weights_23_we1 : OUT STD_LOGIC;
        conv2d_64_weights_23_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv2d_64_weights_24_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv2d_64_weights_24_ce1 : OUT STD_LOGIC;
        conv2d_64_weights_24_we1 : OUT STD_LOGIC;
        conv2d_64_weights_24_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv2d_64_weights_25_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv2d_64_weights_25_ce1 : OUT STD_LOGIC;
        conv2d_64_weights_25_we1 : OUT STD_LOGIC;
        conv2d_64_weights_25_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv2d_64_weights_26_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv2d_64_weights_26_ce1 : OUT STD_LOGIC;
        conv2d_64_weights_26_we1 : OUT STD_LOGIC;
        conv2d_64_weights_26_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv2d_64_weights_27_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv2d_64_weights_27_ce1 : OUT STD_LOGIC;
        conv2d_64_weights_27_we1 : OUT STD_LOGIC;
        conv2d_64_weights_27_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv2d_64_weights_28_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv2d_64_weights_28_ce1 : OUT STD_LOGIC;
        conv2d_64_weights_28_we1 : OUT STD_LOGIC;
        conv2d_64_weights_28_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv2d_64_weights_29_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv2d_64_weights_29_ce1 : OUT STD_LOGIC;
        conv2d_64_weights_29_we1 : OUT STD_LOGIC;
        conv2d_64_weights_29_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv2d_64_weights_30_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv2d_64_weights_30_ce1 : OUT STD_LOGIC;
        conv2d_64_weights_30_we1 : OUT STD_LOGIC;
        conv2d_64_weights_30_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv2d_64_weights_31_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv2d_64_weights_31_ce1 : OUT STD_LOGIC;
        conv2d_64_weights_31_we1 : OUT STD_LOGIC;
        conv2d_64_weights_31_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv2d_64_biases_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        conv2d_64_biases_ce0 : OUT STD_LOGIC;
        conv2d_64_biases_we0 : OUT STD_LOGIC;
        conv2d_64_biases_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        dense_weights_0_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        dense_weights_0_ce0 : OUT STD_LOGIC;
        dense_weights_0_we0 : OUT STD_LOGIC;
        dense_weights_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        dense_weights_1_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        dense_weights_1_ce0 : OUT STD_LOGIC;
        dense_weights_1_we0 : OUT STD_LOGIC;
        dense_weights_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        dense_weights_2_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        dense_weights_2_ce0 : OUT STD_LOGIC;
        dense_weights_2_we0 : OUT STD_LOGIC;
        dense_weights_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        dense_weights_3_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        dense_weights_3_ce0 : OUT STD_LOGIC;
        dense_weights_3_we0 : OUT STD_LOGIC;
        dense_weights_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        dense_weights_4_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        dense_weights_4_ce0 : OUT STD_LOGIC;
        dense_weights_4_we0 : OUT STD_LOGIC;
        dense_weights_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        dense_weights_5_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        dense_weights_5_ce0 : OUT STD_LOGIC;
        dense_weights_5_we0 : OUT STD_LOGIC;
        dense_weights_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        dense_weights_6_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        dense_weights_6_ce0 : OUT STD_LOGIC;
        dense_weights_6_we0 : OUT STD_LOGIC;
        dense_weights_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        dense_weights_7_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        dense_weights_7_ce0 : OUT STD_LOGIC;
        dense_weights_7_we0 : OUT STD_LOGIC;
        dense_weights_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        dense_biases_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        dense_biases_ce0 : OUT STD_LOGIC;
        dense_biases_we0 : OUT STD_LOGIC;
        dense_biases_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        softmax_weights_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        softmax_weights_0_ce0 : OUT STD_LOGIC;
        softmax_weights_0_we0 : OUT STD_LOGIC;
        softmax_weights_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        softmax_weights_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        softmax_weights_1_ce0 : OUT STD_LOGIC;
        softmax_weights_1_we0 : OUT STD_LOGIC;
        softmax_weights_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        softmax_weights_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        softmax_weights_2_ce0 : OUT STD_LOGIC;
        softmax_weights_2_we0 : OUT STD_LOGIC;
        softmax_weights_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        softmax_biases_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        softmax_biases_ce0 : OUT STD_LOGIC;
        softmax_biases_we0 : OUT STD_LOGIC;
        softmax_biases_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component accel_create_window_stream_conv2d_1c_float_28u_28u_3u_3u_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_stream_TVALID : IN STD_LOGIC;
        conv2d_32_window_stream_din : OUT STD_LOGIC_VECTOR (287 downto 0);
        conv2d_32_window_stream_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_32_window_stream_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_32_window_stream_full_n : IN STD_LOGIC;
        conv2d_32_window_stream_write : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        input_stream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        input_stream_TREADY : OUT STD_LOGIC;
        input_stream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
        input_stream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        input_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component accel_pad_windows_1c_float_28u_28u_3u_3u_32u_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2d_32_window_stream_dout : IN STD_LOGIC_VECTOR (287 downto 0);
        conv2d_32_window_stream_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_32_window_stream_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_32_window_stream_empty_n : IN STD_LOGIC;
        conv2d_32_window_stream_read : OUT STD_LOGIC;
        conv2d_32_padded_window_stream_din : OUT STD_LOGIC_VECTOR (287 downto 0);
        conv2d_32_padded_window_stream_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_32_padded_window_stream_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_32_padded_window_stream_full_n : IN STD_LOGIC;
        conv2d_32_padded_window_stream_write : OUT STD_LOGIC );
    end component;


    component accel_conv2d_sum_1c_float_28u_28u_3u_3u_32u_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        conv2d_32_padded_window_stream_dout : IN STD_LOGIC_VECTOR (287 downto 0);
        conv2d_32_padded_window_stream_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_32_padded_window_stream_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_32_padded_window_stream_empty_n : IN STD_LOGIC;
        conv2d_32_padded_window_stream_read : OUT STD_LOGIC;
        weights_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weights_ce0 : OUT STD_LOGIC;
        weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weights_ce1 : OUT STD_LOGIC;
        weights_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        biases_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        biases_ce0 : OUT STD_LOGIC;
        biases_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        biases_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        biases_ce1 : OUT STD_LOGIC;
        biases_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_sums136_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        kernel_sums136_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        kernel_sums136_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        kernel_sums136_full_n : IN STD_LOGIC;
        kernel_sums136_write : OUT STD_LOGIC );
    end component;


    component accel_conv2d_activate_1c_28u_28u_3u_3u_32u_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        kernel_sums136_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_sums136_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        kernel_sums136_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        kernel_sums136_empty_n : IN STD_LOGIC;
        kernel_sums136_read : OUT STD_LOGIC;
        conv2d_32_feature_map_stream122_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv2d_32_feature_map_stream122_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_32_feature_map_stream122_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_32_feature_map_stream122_full_n : IN STD_LOGIC;
        conv2d_32_feature_map_stream122_write : OUT STD_LOGIC;
        conv2d_32_activations_stream123_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        conv2d_32_activations_stream123_num_data_valid : IN STD_LOGIC_VECTOR (15 downto 0);
        conv2d_32_activations_stream123_fifo_cap : IN STD_LOGIC_VECTOR (15 downto 0);
        conv2d_32_activations_stream123_full_n : IN STD_LOGIC;
        conv2d_32_activations_stream123_write : OUT STD_LOGIC;
        conv2d_32_f_map_out130_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv2d_32_f_map_out130_num_data_valid : IN STD_LOGIC_VECTOR (15 downto 0);
        conv2d_32_f_map_out130_fifo_cap : IN STD_LOGIC_VECTOR (15 downto 0);
        conv2d_32_f_map_out130_full_n : IN STD_LOGIC;
        conv2d_32_f_map_out130_write : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component accel_create_window_stream_maxp2d_28u_28u_32u_2u_2u_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2d_32_feature_map_stream122_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        conv2d_32_feature_map_stream122_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_32_feature_map_stream122_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_32_feature_map_stream122_empty_n : IN STD_LOGIC;
        conv2d_32_feature_map_stream122_read : OUT STD_LOGIC;
        maxp2d_32_window_stream_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        maxp2d_32_window_stream_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        maxp2d_32_window_stream_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        maxp2d_32_window_stream_full_n : IN STD_LOGIC;
        maxp2d_32_window_stream_write : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component accel_maxp2d_6272u_2u_2u_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        maxp2d_32_window_stream_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        maxp2d_32_window_stream_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        maxp2d_32_window_stream_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        maxp2d_32_window_stream_empty_n : IN STD_LOGIC;
        maxp2d_32_window_stream_read : OUT STD_LOGIC;
        maxp2d_32_feature_map_stream124_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        maxp2d_32_feature_map_stream124_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        maxp2d_32_feature_map_stream124_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        maxp2d_32_feature_map_stream124_full_n : IN STD_LOGIC;
        maxp2d_32_feature_map_stream124_write : OUT STD_LOGIC;
        maxp2d_32_activations_window_stream_din : OUT STD_LOGIC_VECTOR (3 downto 0);
        maxp2d_32_activations_window_stream_num_data_valid : IN STD_LOGIC_VECTOR (13 downto 0);
        maxp2d_32_activations_window_stream_fifo_cap : IN STD_LOGIC_VECTOR (13 downto 0);
        maxp2d_32_activations_window_stream_full_n : IN STD_LOGIC;
        maxp2d_32_activations_window_stream_write : OUT STD_LOGIC;
        maxp2d_32_f_map_out131_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        maxp2d_32_f_map_out131_num_data_valid : IN STD_LOGIC_VECTOR (13 downto 0);
        maxp2d_32_f_map_out131_fifo_cap : IN STD_LOGIC_VECTOR (13 downto 0);
        maxp2d_32_f_map_out131_full_n : IN STD_LOGIC;
        maxp2d_32_f_map_out131_write : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component accel_create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        maxp2d_32_feature_map_stream124_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        maxp2d_32_feature_map_stream124_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        maxp2d_32_feature_map_stream124_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        maxp2d_32_feature_map_stream124_empty_n : IN STD_LOGIC;
        maxp2d_32_feature_map_stream124_read : OUT STD_LOGIC;
        conv2d_64_window_stream_din : OUT STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_window_stream_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_window_stream_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_window_stream_full_n : IN STD_LOGIC;
        conv2d_64_window_stream_write : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component accel_pad_windows_mc_float_14u_14u_32u_3u_3u_64u_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2d_64_window_stream_dout : IN STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_window_stream_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_window_stream_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_window_stream_empty_n : IN STD_LOGIC;
        conv2d_64_window_stream_read : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_30_din : OUT STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_30_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_30_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_30_full_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_30_write : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_29_din : OUT STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_29_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_29_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_29_full_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_29_write : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_28_din : OUT STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_28_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_28_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_28_full_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_28_write : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_27_din : OUT STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_27_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_27_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_27_full_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_27_write : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_26_din : OUT STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_26_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_26_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_26_full_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_26_write : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_25_din : OUT STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_25_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_25_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_25_full_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_25_write : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_24_din : OUT STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_24_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_24_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_24_full_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_24_write : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_23_din : OUT STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_23_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_23_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_23_full_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_23_write : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_22_din : OUT STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_22_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_22_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_22_full_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_22_write : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_21_din : OUT STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_21_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_21_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_21_full_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_21_write : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_20_din : OUT STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_20_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_20_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_20_full_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_20_write : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_19_din : OUT STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_19_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_19_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_19_full_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_19_write : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_18_din : OUT STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_18_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_18_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_18_full_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_18_write : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_17_din : OUT STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_17_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_17_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_17_full_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_17_write : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_16_din : OUT STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_16_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_16_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_16_full_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_16_write : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_15_din : OUT STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_15_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_15_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_15_full_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_15_write : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_14_din : OUT STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_14_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_14_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_14_full_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_14_write : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_13_din : OUT STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_13_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_13_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_13_full_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_13_write : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_12_din : OUT STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_12_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_12_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_12_full_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_12_write : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_11_din : OUT STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_11_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_11_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_11_full_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_11_write : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_10_din : OUT STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_10_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_10_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_10_full_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_10_write : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_9_din : OUT STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_9_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_9_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_9_full_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_9_write : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_8_din : OUT STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_8_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_8_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_8_full_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_8_write : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_7_din : OUT STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_7_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_7_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_7_full_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_7_write : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_6_din : OUT STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_6_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_6_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_6_full_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_6_write : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_5_din : OUT STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_5_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_5_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_5_full_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_5_write : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_4_din : OUT STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_4_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_4_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_4_full_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_4_write : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_3_din : OUT STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_3_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_3_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_3_full_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_3_write : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_2_din : OUT STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_2_full_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_2_write : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_1_din : OUT STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_1_full_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_1_write : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_0_din : OUT STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_0_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_0_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_0_full_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_0_write : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_31_din : OUT STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_31_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_31_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_31_full_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_31_write : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_0_dout : IN STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_0_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_0_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_0_empty_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_0_read : OUT STD_LOGIC;
        weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights_ce0 : OUT STD_LOGIC;
        weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_0_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_0_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_0_full_n : IN STD_LOGIC;
        in_channel_map_stream_0_write : OUT STD_LOGIC );
    end component;


    component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_1_dout : IN STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_1_empty_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_1_read : OUT STD_LOGIC;
        weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights_ce0 : OUT STD_LOGIC;
        weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_1_full_n : IN STD_LOGIC;
        in_channel_map_stream_1_write : OUT STD_LOGIC );
    end component;


    component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_2_dout : IN STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_2_empty_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_2_read : OUT STD_LOGIC;
        weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights_ce0 : OUT STD_LOGIC;
        weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_2_full_n : IN STD_LOGIC;
        in_channel_map_stream_2_write : OUT STD_LOGIC );
    end component;


    component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_3_dout : IN STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_3_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_3_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_3_empty_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_3_read : OUT STD_LOGIC;
        weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights_ce0 : OUT STD_LOGIC;
        weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_3_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_3_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_3_full_n : IN STD_LOGIC;
        in_channel_map_stream_3_write : OUT STD_LOGIC );
    end component;


    component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_4_dout : IN STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_4_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_4_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_4_empty_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_4_read : OUT STD_LOGIC;
        weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights_ce0 : OUT STD_LOGIC;
        weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_4_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_4_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_4_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_4_full_n : IN STD_LOGIC;
        in_channel_map_stream_4_write : OUT STD_LOGIC );
    end component;


    component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_5_dout : IN STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_5_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_5_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_5_empty_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_5_read : OUT STD_LOGIC;
        weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights_ce0 : OUT STD_LOGIC;
        weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_5_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_5_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_5_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_5_full_n : IN STD_LOGIC;
        in_channel_map_stream_5_write : OUT STD_LOGIC );
    end component;


    component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_6_dout : IN STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_6_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_6_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_6_empty_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_6_read : OUT STD_LOGIC;
        weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights_ce0 : OUT STD_LOGIC;
        weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_6_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_6_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_6_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_6_full_n : IN STD_LOGIC;
        in_channel_map_stream_6_write : OUT STD_LOGIC );
    end component;


    component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_7_dout : IN STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_7_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_7_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_7_empty_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_7_read : OUT STD_LOGIC;
        weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights_ce0 : OUT STD_LOGIC;
        weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_7_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_7_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_7_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_7_full_n : IN STD_LOGIC;
        in_channel_map_stream_7_write : OUT STD_LOGIC );
    end component;


    component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_8_dout : IN STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_8_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_8_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_8_empty_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_8_read : OUT STD_LOGIC;
        weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights_ce0 : OUT STD_LOGIC;
        weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_8_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_8_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_8_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_8_full_n : IN STD_LOGIC;
        in_channel_map_stream_8_write : OUT STD_LOGIC );
    end component;


    component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_9 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_9_dout : IN STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_9_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_9_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_9_empty_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_9_read : OUT STD_LOGIC;
        weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights_ce0 : OUT STD_LOGIC;
        weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_9_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_9_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_9_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_9_full_n : IN STD_LOGIC;
        in_channel_map_stream_9_write : OUT STD_LOGIC );
    end component;


    component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_10 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_10_dout : IN STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_10_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_10_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_10_empty_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_10_read : OUT STD_LOGIC;
        weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights_ce0 : OUT STD_LOGIC;
        weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_10_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_10_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_10_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_10_full_n : IN STD_LOGIC;
        in_channel_map_stream_10_write : OUT STD_LOGIC );
    end component;


    component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_11 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_11_dout : IN STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_11_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_11_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_11_empty_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_11_read : OUT STD_LOGIC;
        weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights_ce0 : OUT STD_LOGIC;
        weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_11_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_11_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_11_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_11_full_n : IN STD_LOGIC;
        in_channel_map_stream_11_write : OUT STD_LOGIC );
    end component;


    component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_12 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_12_dout : IN STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_12_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_12_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_12_empty_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_12_read : OUT STD_LOGIC;
        weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights_ce0 : OUT STD_LOGIC;
        weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_12_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_12_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_12_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_12_full_n : IN STD_LOGIC;
        in_channel_map_stream_12_write : OUT STD_LOGIC );
    end component;


    component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_13 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_13_dout : IN STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_13_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_13_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_13_empty_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_13_read : OUT STD_LOGIC;
        weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights_ce0 : OUT STD_LOGIC;
        weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_13_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_13_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_13_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_13_full_n : IN STD_LOGIC;
        in_channel_map_stream_13_write : OUT STD_LOGIC );
    end component;


    component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_14 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_14_dout : IN STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_14_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_14_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_14_empty_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_14_read : OUT STD_LOGIC;
        weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights_ce0 : OUT STD_LOGIC;
        weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_14_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_14_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_14_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_14_full_n : IN STD_LOGIC;
        in_channel_map_stream_14_write : OUT STD_LOGIC );
    end component;


    component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_15 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_15_dout : IN STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_15_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_15_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_15_empty_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_15_read : OUT STD_LOGIC;
        weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights_ce0 : OUT STD_LOGIC;
        weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_15_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_15_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_15_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_15_full_n : IN STD_LOGIC;
        in_channel_map_stream_15_write : OUT STD_LOGIC );
    end component;


    component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_16 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_16_dout : IN STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_16_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_16_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_16_empty_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_16_read : OUT STD_LOGIC;
        weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights_ce0 : OUT STD_LOGIC;
        weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_16_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_16_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_16_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_16_full_n : IN STD_LOGIC;
        in_channel_map_stream_16_write : OUT STD_LOGIC );
    end component;


    component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_17 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_17_dout : IN STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_17_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_17_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_17_empty_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_17_read : OUT STD_LOGIC;
        weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights_ce0 : OUT STD_LOGIC;
        weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_17_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_17_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_17_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_17_full_n : IN STD_LOGIC;
        in_channel_map_stream_17_write : OUT STD_LOGIC );
    end component;


    component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_18 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_18_dout : IN STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_18_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_18_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_18_empty_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_18_read : OUT STD_LOGIC;
        weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights_ce0 : OUT STD_LOGIC;
        weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_18_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_18_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_18_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_18_full_n : IN STD_LOGIC;
        in_channel_map_stream_18_write : OUT STD_LOGIC );
    end component;


    component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_19 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_19_dout : IN STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_19_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_19_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_19_empty_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_19_read : OUT STD_LOGIC;
        weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights_ce0 : OUT STD_LOGIC;
        weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_19_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_19_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_19_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_19_full_n : IN STD_LOGIC;
        in_channel_map_stream_19_write : OUT STD_LOGIC );
    end component;


    component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_20 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_20_dout : IN STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_20_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_20_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_20_empty_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_20_read : OUT STD_LOGIC;
        weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights_ce0 : OUT STD_LOGIC;
        weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_20_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_20_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_20_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_20_full_n : IN STD_LOGIC;
        in_channel_map_stream_20_write : OUT STD_LOGIC );
    end component;


    component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_21 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_21_dout : IN STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_21_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_21_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_21_empty_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_21_read : OUT STD_LOGIC;
        weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights_ce0 : OUT STD_LOGIC;
        weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_21_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_21_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_21_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_21_full_n : IN STD_LOGIC;
        in_channel_map_stream_21_write : OUT STD_LOGIC );
    end component;


    component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_22 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_22_dout : IN STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_22_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_22_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_22_empty_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_22_read : OUT STD_LOGIC;
        weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights_ce0 : OUT STD_LOGIC;
        weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_22_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_22_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_22_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_22_full_n : IN STD_LOGIC;
        in_channel_map_stream_22_write : OUT STD_LOGIC );
    end component;


    component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_23 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_23_dout : IN STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_23_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_23_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_23_empty_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_23_read : OUT STD_LOGIC;
        weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights_ce0 : OUT STD_LOGIC;
        weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_23_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_23_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_23_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_23_full_n : IN STD_LOGIC;
        in_channel_map_stream_23_write : OUT STD_LOGIC );
    end component;


    component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_24 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_24_dout : IN STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_24_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_24_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_24_empty_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_24_read : OUT STD_LOGIC;
        weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights_ce0 : OUT STD_LOGIC;
        weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_24_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_24_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_24_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_24_full_n : IN STD_LOGIC;
        in_channel_map_stream_24_write : OUT STD_LOGIC );
    end component;


    component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_25 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_25_dout : IN STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_25_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_25_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_25_empty_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_25_read : OUT STD_LOGIC;
        weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights_ce0 : OUT STD_LOGIC;
        weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_25_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_25_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_25_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_25_full_n : IN STD_LOGIC;
        in_channel_map_stream_25_write : OUT STD_LOGIC );
    end component;


    component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_26 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_26_dout : IN STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_26_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_26_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_26_empty_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_26_read : OUT STD_LOGIC;
        weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights_ce0 : OUT STD_LOGIC;
        weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_26_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_26_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_26_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_26_full_n : IN STD_LOGIC;
        in_channel_map_stream_26_write : OUT STD_LOGIC );
    end component;


    component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_27 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_27_dout : IN STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_27_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_27_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_27_empty_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_27_read : OUT STD_LOGIC;
        weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights_ce0 : OUT STD_LOGIC;
        weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_27_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_27_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_27_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_27_full_n : IN STD_LOGIC;
        in_channel_map_stream_27_write : OUT STD_LOGIC );
    end component;


    component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_28 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_28_dout : IN STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_28_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_28_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_28_empty_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_28_read : OUT STD_LOGIC;
        weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights_ce0 : OUT STD_LOGIC;
        weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_28_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_28_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_28_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_28_full_n : IN STD_LOGIC;
        in_channel_map_stream_28_write : OUT STD_LOGIC );
    end component;


    component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_29 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_29_dout : IN STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_29_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_29_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_29_empty_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_29_read : OUT STD_LOGIC;
        weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights_ce0 : OUT STD_LOGIC;
        weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_29_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_29_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_29_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_29_full_n : IN STD_LOGIC;
        in_channel_map_stream_29_write : OUT STD_LOGIC );
    end component;


    component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_30 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_30_dout : IN STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_30_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_30_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_30_empty_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_30_read : OUT STD_LOGIC;
        weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights_ce0 : OUT STD_LOGIC;
        weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_30_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_30_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_30_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_30_full_n : IN STD_LOGIC;
        in_channel_map_stream_30_write : OUT STD_LOGIC );
    end component;


    component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_31 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2d_64_padded_window_stream_31_dout : IN STD_LOGIC_VECTOR (287 downto 0);
        conv2d_64_padded_window_stream_31_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_31_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_padded_window_stream_31_empty_n : IN STD_LOGIC;
        conv2d_64_padded_window_stream_31_read : OUT STD_LOGIC;
        weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights_ce0 : OUT STD_LOGIC;
        weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_31_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_31_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_31_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_31_full_n : IN STD_LOGIC;
        in_channel_map_stream_31_write : OUT STD_LOGIC );
    end component;


    component accel_conv2d_aggregate_channels_14u_14u_32u_64u_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_channel_map_stream_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_0_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_0_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_0_empty_n : IN STD_LOGIC;
        in_channel_map_stream_0_read : OUT STD_LOGIC;
        in_channel_map_stream_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_1_empty_n : IN STD_LOGIC;
        in_channel_map_stream_1_read : OUT STD_LOGIC;
        in_channel_map_stream_2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_2_empty_n : IN STD_LOGIC;
        in_channel_map_stream_2_read : OUT STD_LOGIC;
        in_channel_map_stream_3_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_3_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_3_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_3_empty_n : IN STD_LOGIC;
        in_channel_map_stream_3_read : OUT STD_LOGIC;
        in_channel_map_stream_4_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_4_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_4_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_4_empty_n : IN STD_LOGIC;
        in_channel_map_stream_4_read : OUT STD_LOGIC;
        in_channel_map_stream_5_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_5_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_5_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_5_empty_n : IN STD_LOGIC;
        in_channel_map_stream_5_read : OUT STD_LOGIC;
        in_channel_map_stream_6_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_6_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_6_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_6_empty_n : IN STD_LOGIC;
        in_channel_map_stream_6_read : OUT STD_LOGIC;
        in_channel_map_stream_7_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_7_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_7_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_7_empty_n : IN STD_LOGIC;
        in_channel_map_stream_7_read : OUT STD_LOGIC;
        in_channel_map_stream_8_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_8_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_8_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_8_empty_n : IN STD_LOGIC;
        in_channel_map_stream_8_read : OUT STD_LOGIC;
        in_channel_map_stream_9_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_9_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_9_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_9_empty_n : IN STD_LOGIC;
        in_channel_map_stream_9_read : OUT STD_LOGIC;
        in_channel_map_stream_10_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_10_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_10_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_10_empty_n : IN STD_LOGIC;
        in_channel_map_stream_10_read : OUT STD_LOGIC;
        in_channel_map_stream_11_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_11_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_11_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_11_empty_n : IN STD_LOGIC;
        in_channel_map_stream_11_read : OUT STD_LOGIC;
        in_channel_map_stream_1213_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_1213_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_1213_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_1213_empty_n : IN STD_LOGIC;
        in_channel_map_stream_1213_read : OUT STD_LOGIC;
        in_channel_map_stream_13_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_13_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_13_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_13_empty_n : IN STD_LOGIC;
        in_channel_map_stream_13_read : OUT STD_LOGIC;
        in_channel_map_stream_14_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_14_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_14_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_14_empty_n : IN STD_LOGIC;
        in_channel_map_stream_14_read : OUT STD_LOGIC;
        in_channel_map_stream_15_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_15_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_15_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_15_empty_n : IN STD_LOGIC;
        in_channel_map_stream_15_read : OUT STD_LOGIC;
        in_channel_map_stream_16_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_16_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_16_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_16_empty_n : IN STD_LOGIC;
        in_channel_map_stream_16_read : OUT STD_LOGIC;
        in_channel_map_stream_17_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_17_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_17_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_17_empty_n : IN STD_LOGIC;
        in_channel_map_stream_17_read : OUT STD_LOGIC;
        in_channel_map_stream_18_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_18_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_18_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_18_empty_n : IN STD_LOGIC;
        in_channel_map_stream_18_read : OUT STD_LOGIC;
        in_channel_map_stream_19_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_19_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_19_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_19_empty_n : IN STD_LOGIC;
        in_channel_map_stream_19_read : OUT STD_LOGIC;
        in_channel_map_stream_20_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_20_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_20_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_20_empty_n : IN STD_LOGIC;
        in_channel_map_stream_20_read : OUT STD_LOGIC;
        in_channel_map_stream_21_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_21_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_21_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_21_empty_n : IN STD_LOGIC;
        in_channel_map_stream_21_read : OUT STD_LOGIC;
        in_channel_map_stream_22_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_22_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_22_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_22_empty_n : IN STD_LOGIC;
        in_channel_map_stream_22_read : OUT STD_LOGIC;
        in_channel_map_stream_2325_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_2325_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_2325_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_2325_empty_n : IN STD_LOGIC;
        in_channel_map_stream_2325_read : OUT STD_LOGIC;
        in_channel_map_stream_24_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_24_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_24_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_24_empty_n : IN STD_LOGIC;
        in_channel_map_stream_24_read : OUT STD_LOGIC;
        in_channel_map_stream_25_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_25_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_25_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_25_empty_n : IN STD_LOGIC;
        in_channel_map_stream_25_read : OUT STD_LOGIC;
        in_channel_map_stream_26_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_26_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_26_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_26_empty_n : IN STD_LOGIC;
        in_channel_map_stream_26_read : OUT STD_LOGIC;
        in_channel_map_stream_27_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_27_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_27_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_27_empty_n : IN STD_LOGIC;
        in_channel_map_stream_27_read : OUT STD_LOGIC;
        in_channel_map_stream_28_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_28_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_28_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_28_empty_n : IN STD_LOGIC;
        in_channel_map_stream_28_read : OUT STD_LOGIC;
        in_channel_map_stream_29_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_29_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_29_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_29_empty_n : IN STD_LOGIC;
        in_channel_map_stream_29_read : OUT STD_LOGIC;
        in_channel_map_stream_30_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_30_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_30_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_30_empty_n : IN STD_LOGIC;
        in_channel_map_stream_30_read : OUT STD_LOGIC;
        in_channel_map_stream_31_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_channel_map_stream_31_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_31_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_channel_map_stream_31_empty_n : IN STD_LOGIC;
        in_channel_map_stream_31_read : OUT STD_LOGIC;
        conv2d_64_feature_map_stream125_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv2d_64_feature_map_stream125_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_feature_map_stream125_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_feature_map_stream125_full_n : IN STD_LOGIC;
        conv2d_64_feature_map_stream125_write : OUT STD_LOGIC;
        conv2d_64_activations_stream126_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        conv2d_64_activations_stream126_num_data_valid : IN STD_LOGIC_VECTOR (14 downto 0);
        conv2d_64_activations_stream126_fifo_cap : IN STD_LOGIC_VECTOR (14 downto 0);
        conv2d_64_activations_stream126_full_n : IN STD_LOGIC;
        conv2d_64_activations_stream126_write : OUT STD_LOGIC;
        conv2d_64_f_map_out132_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv2d_64_f_map_out132_num_data_valid : IN STD_LOGIC_VECTOR (14 downto 0);
        conv2d_64_f_map_out132_fifo_cap : IN STD_LOGIC_VECTOR (14 downto 0);
        conv2d_64_f_map_out132_full_n : IN STD_LOGIC;
        conv2d_64_f_map_out132_write : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        biases_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        biases_ce0 : OUT STD_LOGIC;
        biases_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component accel_create_window_stream_maxp2d_14u_14u_64u_2u_2u_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2d_64_feature_map_stream125_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        conv2d_64_feature_map_stream125_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_feature_map_stream125_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv2d_64_feature_map_stream125_empty_n : IN STD_LOGIC;
        conv2d_64_feature_map_stream125_read : OUT STD_LOGIC;
        maxp2d_64_window_stream_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        maxp2d_64_window_stream_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        maxp2d_64_window_stream_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        maxp2d_64_window_stream_full_n : IN STD_LOGIC;
        maxp2d_64_window_stream_write : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component accel_maxp2d_3136u_2u_2u_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        maxp2d_64_window_stream_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        maxp2d_64_window_stream_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        maxp2d_64_window_stream_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        maxp2d_64_window_stream_empty_n : IN STD_LOGIC;
        maxp2d_64_window_stream_read : OUT STD_LOGIC;
        maxp2d_64_feature_map_stream127_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        maxp2d_64_feature_map_stream127_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        maxp2d_64_feature_map_stream127_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        maxp2d_64_feature_map_stream127_full_n : IN STD_LOGIC;
        maxp2d_64_feature_map_stream127_write : OUT STD_LOGIC;
        maxp2d_64_activations_window_stream_din : OUT STD_LOGIC_VECTOR (3 downto 0);
        maxp2d_64_activations_window_stream_num_data_valid : IN STD_LOGIC_VECTOR (12 downto 0);
        maxp2d_64_activations_window_stream_fifo_cap : IN STD_LOGIC_VECTOR (12 downto 0);
        maxp2d_64_activations_window_stream_full_n : IN STD_LOGIC;
        maxp2d_64_activations_window_stream_write : OUT STD_LOGIC;
        maxp2d_64_f_map_out133_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        maxp2d_64_f_map_out133_num_data_valid : IN STD_LOGIC_VECTOR (12 downto 0);
        maxp2d_64_f_map_out133_fifo_cap : IN STD_LOGIC_VECTOR (12 downto 0);
        maxp2d_64_f_map_out133_full_n : IN STD_LOGIC;
        maxp2d_64_f_map_out133_write : OUT STD_LOGIC );
    end component;


    component accel_dense_128u_3136u_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        maxp2d_64_feature_map_stream127_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        maxp2d_64_feature_map_stream127_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        maxp2d_64_feature_map_stream127_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        maxp2d_64_feature_map_stream127_empty_n : IN STD_LOGIC;
        maxp2d_64_feature_map_stream127_read : OUT STD_LOGIC;
        weights_0_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weights_0_ce0 : OUT STD_LOGIC;
        weights_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_0_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weights_0_ce1 : OUT STD_LOGIC;
        weights_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_1_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weights_1_ce0 : OUT STD_LOGIC;
        weights_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_1_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weights_1_ce1 : OUT STD_LOGIC;
        weights_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_2_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weights_2_ce0 : OUT STD_LOGIC;
        weights_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_2_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weights_2_ce1 : OUT STD_LOGIC;
        weights_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_3_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weights_3_ce0 : OUT STD_LOGIC;
        weights_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_3_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weights_3_ce1 : OUT STD_LOGIC;
        weights_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_4_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weights_4_ce0 : OUT STD_LOGIC;
        weights_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_4_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weights_4_ce1 : OUT STD_LOGIC;
        weights_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_5_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weights_5_ce0 : OUT STD_LOGIC;
        weights_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_5_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weights_5_ce1 : OUT STD_LOGIC;
        weights_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_6_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weights_6_ce0 : OUT STD_LOGIC;
        weights_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_6_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weights_6_ce1 : OUT STD_LOGIC;
        weights_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_7_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weights_7_ce0 : OUT STD_LOGIC;
        weights_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_7_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weights_7_ce1 : OUT STD_LOGIC;
        weights_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        biases_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        biases_ce0 : OUT STD_LOGIC;
        biases_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        dense_feature_map_stream128_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        dense_feature_map_stream128_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        dense_feature_map_stream128_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        dense_feature_map_stream128_full_n : IN STD_LOGIC;
        dense_feature_map_stream128_write : OUT STD_LOGIC;
        dense_activations_stream129_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dense_activations_stream129_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        dense_activations_stream129_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        dense_activations_stream129_full_n : IN STD_LOGIC;
        dense_activations_stream129_write : OUT STD_LOGIC;
        dense_f_map_out134_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        dense_f_map_out134_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        dense_f_map_out134_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        dense_f_map_out134_full_n : IN STD_LOGIC;
        dense_f_map_out134_write : OUT STD_LOGIC );
    end component;


    component accel_softmax_10u_128u_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        dense_feature_map_stream128_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        dense_feature_map_stream128_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        dense_feature_map_stream128_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        dense_feature_map_stream128_empty_n : IN STD_LOGIC;
        dense_feature_map_stream128_read : OUT STD_LOGIC;
        weights_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weights_0_ce0 : OUT STD_LOGIC;
        weights_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weights_0_ce1 : OUT STD_LOGIC;
        weights_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weights_1_ce0 : OUT STD_LOGIC;
        weights_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weights_1_ce1 : OUT STD_LOGIC;
        weights_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weights_2_ce0 : OUT STD_LOGIC;
        weights_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_2_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weights_2_ce1 : OUT STD_LOGIC;
        weights_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        biases_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        biases_ce0 : OUT STD_LOGIC;
        biases_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        softmax_f_map_out135_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        softmax_f_map_out135_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        softmax_f_map_out135_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        softmax_f_map_out135_full_n : IN STD_LOGIC;
        softmax_f_map_out135_write : OUT STD_LOGIC );
    end component;


    component accel_write_gmem IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2d_32_f_map_out130_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        conv2d_32_f_map_out130_num_data_valid : IN STD_LOGIC_VECTOR (15 downto 0);
        conv2d_32_f_map_out130_fifo_cap : IN STD_LOGIC_VECTOR (15 downto 0);
        conv2d_32_f_map_out130_empty_n : IN STD_LOGIC;
        conv2d_32_f_map_out130_read : OUT STD_LOGIC;
        maxp2d_32_f_map_out131_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        maxp2d_32_f_map_out131_num_data_valid : IN STD_LOGIC_VECTOR (13 downto 0);
        maxp2d_32_f_map_out131_fifo_cap : IN STD_LOGIC_VECTOR (13 downto 0);
        maxp2d_32_f_map_out131_empty_n : IN STD_LOGIC;
        maxp2d_32_f_map_out131_read : OUT STD_LOGIC;
        conv2d_64_f_map_out132_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        conv2d_64_f_map_out132_num_data_valid : IN STD_LOGIC_VECTOR (14 downto 0);
        conv2d_64_f_map_out132_fifo_cap : IN STD_LOGIC_VECTOR (14 downto 0);
        conv2d_64_f_map_out132_empty_n : IN STD_LOGIC;
        conv2d_64_f_map_out132_read : OUT STD_LOGIC;
        maxp2d_64_f_map_out133_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        maxp2d_64_f_map_out133_num_data_valid : IN STD_LOGIC_VECTOR (12 downto 0);
        maxp2d_64_f_map_out133_fifo_cap : IN STD_LOGIC_VECTOR (12 downto 0);
        maxp2d_64_f_map_out133_empty_n : IN STD_LOGIC;
        maxp2d_64_f_map_out133_read : OUT STD_LOGIC;
        dense_f_map_out134_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        dense_f_map_out134_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        dense_f_map_out134_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        dense_f_map_out134_empty_n : IN STD_LOGIC;
        dense_f_map_out134_read : OUT STD_LOGIC;
        softmax_f_map_out135_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        softmax_f_map_out135_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        softmax_f_map_out135_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        softmax_f_map_out135_empty_n : IN STD_LOGIC;
        softmax_f_map_out135_read : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        gmem_conv2d_32_feature_map_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        gmem_conv2d_32_feature_map_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        gmem_conv2d_32_feature_map_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        gmem_conv2d_32_feature_map_empty_n : IN STD_LOGIC;
        gmem_conv2d_32_feature_map_read : OUT STD_LOGIC;
        gmem_maxp2d_32_feature_map_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        gmem_maxp2d_32_feature_map_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        gmem_maxp2d_32_feature_map_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        gmem_maxp2d_32_feature_map_empty_n : IN STD_LOGIC;
        gmem_maxp2d_32_feature_map_read : OUT STD_LOGIC;
        gmem_conv2d_64_feature_map_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        gmem_conv2d_64_feature_map_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        gmem_conv2d_64_feature_map_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        gmem_conv2d_64_feature_map_empty_n : IN STD_LOGIC;
        gmem_conv2d_64_feature_map_read : OUT STD_LOGIC;
        gmem_maxp2d_64_feature_map_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        gmem_maxp2d_64_feature_map_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        gmem_maxp2d_64_feature_map_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        gmem_maxp2d_64_feature_map_empty_n : IN STD_LOGIC;
        gmem_maxp2d_64_feature_map_read : OUT STD_LOGIC;
        gmem_dense_feature_map_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        gmem_dense_feature_map_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        gmem_dense_feature_map_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        gmem_dense_feature_map_empty_n : IN STD_LOGIC;
        gmem_dense_feature_map_read : OUT STD_LOGIC;
        gmem_softmax_feature_map_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        gmem_softmax_feature_map_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        gmem_softmax_feature_map_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        gmem_softmax_feature_map_empty_n : IN STD_LOGIC;
        gmem_softmax_feature_map_read : OUT STD_LOGIC;
        conv2d_32_activations_stream123_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2d_32_activations_stream123_num_data_valid : IN STD_LOGIC_VECTOR (15 downto 0);
        conv2d_32_activations_stream123_fifo_cap : IN STD_LOGIC_VECTOR (15 downto 0);
        conv2d_32_activations_stream123_empty_n : IN STD_LOGIC;
        conv2d_32_activations_stream123_read : OUT STD_LOGIC;
        maxp2d_32_activations_window_stream_dout : IN STD_LOGIC_VECTOR (3 downto 0);
        maxp2d_32_activations_window_stream_num_data_valid : IN STD_LOGIC_VECTOR (13 downto 0);
        maxp2d_32_activations_window_stream_fifo_cap : IN STD_LOGIC_VECTOR (13 downto 0);
        maxp2d_32_activations_window_stream_empty_n : IN STD_LOGIC;
        maxp2d_32_activations_window_stream_read : OUT STD_LOGIC;
        conv2d_64_activations_stream126_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2d_64_activations_stream126_num_data_valid : IN STD_LOGIC_VECTOR (14 downto 0);
        conv2d_64_activations_stream126_fifo_cap : IN STD_LOGIC_VECTOR (14 downto 0);
        conv2d_64_activations_stream126_empty_n : IN STD_LOGIC;
        conv2d_64_activations_stream126_read : OUT STD_LOGIC;
        maxp2d_64_activations_window_stream_dout : IN STD_LOGIC_VECTOR (3 downto 0);
        maxp2d_64_activations_window_stream_num_data_valid : IN STD_LOGIC_VECTOR (12 downto 0);
        maxp2d_64_activations_window_stream_fifo_cap : IN STD_LOGIC_VECTOR (12 downto 0);
        maxp2d_64_activations_window_stream_empty_n : IN STD_LOGIC;
        maxp2d_64_activations_window_stream_read : OUT STD_LOGIC;
        dense_activations_stream129_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        dense_activations_stream129_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        dense_activations_stream129_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        dense_activations_stream129_empty_n : IN STD_LOGIC;
        dense_activations_stream129_read : OUT STD_LOGIC );
    end component;


    component accel_conv2d_32_weights_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        i_ce1 : IN STD_LOGIC;
        i_q1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        t_address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        t_ce1 : IN STD_LOGIC;
        t_q1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component accel_conv2d_32_biases_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        i_ce1 : IN STD_LOGIC;
        i_q1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        t_address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        t_ce1 : IN STD_LOGIC;
        t_q1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component accel_conv2d_64_weights_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component accel_conv2d_64_biases_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component accel_dense_weights_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (15 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_address1 : IN STD_LOGIC_VECTOR (15 downto 0);
        i_ce1 : IN STD_LOGIC;
        i_q1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (15 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        t_address1 : IN STD_LOGIC_VECTOR (15 downto 0);
        t_ce1 : IN STD_LOGIC;
        t_q1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component accel_dense_biases_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component accel_softmax_weights_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        i_ce1 : IN STD_LOGIC;
        i_q1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        t_address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        t_ce1 : IN STD_LOGIC;
        t_q1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component accel_softmax_biases_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component accel_fifo_w64_d16_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (4 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (4 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_fifo_w288_d3_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (287 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (287 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_fifo_w32_d3_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_fifo_w1_d25088_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_fifo_w32_d25088_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_fifo_w128_d3_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (127 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (127 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_fifo_w4_d6272_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (3 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (13 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (13 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_fifo_w32_d6272_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (13 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (13 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_fifo_w1_d12544_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (14 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (14 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_fifo_w32_d12544_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (14 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (14 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_fifo_w4_d3136_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (3 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (12 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (12 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_fifo_w32_d3136_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (12 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (12 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_fifo_w1_d128_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_fifo_w32_d128_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_fifo_w32_d10_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (4 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (4 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_start_for_write_gmem_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_start_for_pad_windows_1c_float_28u_28u_3u_3u_32u_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_start_for_conv2d_activate_1c_28u_28u_3u_3u_32u_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_start_for_create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_start_for_maxp2d_6272u_2u_2u_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_start_for_create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_start_for_pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_start_for_create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_start_for_maxp2d_3136u_2u_2u_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component accel_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        gmem_conv2d_32_weights : OUT STD_LOGIC_VECTOR (63 downto 0);
        gmem_conv2d_32_biases : OUT STD_LOGIC_VECTOR (63 downto 0);
        gmem_conv2d_64_weights : OUT STD_LOGIC_VECTOR (63 downto 0);
        gmem_conv2d_64_biases : OUT STD_LOGIC_VECTOR (63 downto 0);
        gmem_dense_weights : OUT STD_LOGIC_VECTOR (63 downto 0);
        gmem_dense_biases : OUT STD_LOGIC_VECTOR (63 downto 0);
        gmem_softmax_weights : OUT STD_LOGIC_VECTOR (63 downto 0);
        gmem_softmax_biases : OUT STD_LOGIC_VECTOR (63 downto 0);
        gmem_conv2d_32_feature_map : OUT STD_LOGIC_VECTOR (63 downto 0);
        gmem_maxp2d_32_feature_map : OUT STD_LOGIC_VECTOR (63 downto 0);
        gmem_conv2d_64_feature_map : OUT STD_LOGIC_VECTOR (63 downto 0);
        gmem_maxp2d_64_feature_map : OUT STD_LOGIC_VECTOR (63 downto 0);
        gmem_dense_feature_map : OUT STD_LOGIC_VECTOR (63 downto 0);
        gmem_softmax_feature_map : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_continue : OUT STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component accel_gmem_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (63 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;



begin
    conv2d_32_weights_U : component accel_conv2d_32_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 288,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => save_variables_locally_U0_conv2d_32_weights_address0,
        i_ce0 => save_variables_locally_U0_conv2d_32_weights_ce0,
        i_we0 => save_variables_locally_U0_conv2d_32_weights_we0,
        i_d0 => save_variables_locally_U0_conv2d_32_weights_d0,
        i_q0 => conv2d_32_weights_i_q0,
        i_address1 => ap_const_lv9_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => conv2d_32_weights_i_q1,
        t_address0 => conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_weights_address0,
        t_ce0 => conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_weights_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => conv2d_32_weights_t_q0,
        t_address1 => conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_weights_address1,
        t_ce1 => conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_weights_ce1,
        t_q1 => conv2d_32_weights_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => conv2d_32_weights_i_full_n,
        i_write => ap_channel_done_conv2d_32_weights,
        t_empty_n => conv2d_32_weights_t_empty_n,
        t_read => conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_ap_ready);

    conv2d_32_biases_U : component accel_conv2d_32_biases_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => save_variables_locally_U0_conv2d_32_biases_address0,
        i_ce0 => save_variables_locally_U0_conv2d_32_biases_ce0,
        i_we0 => save_variables_locally_U0_conv2d_32_biases_we0,
        i_d0 => save_variables_locally_U0_conv2d_32_biases_d0,
        i_q0 => conv2d_32_biases_i_q0,
        i_address1 => ap_const_lv5_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => conv2d_32_biases_i_q1,
        t_address0 => conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_biases_address0,
        t_ce0 => conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_biases_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => conv2d_32_biases_t_q0,
        t_address1 => conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_biases_address1,
        t_ce1 => conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_biases_ce1,
        t_q1 => conv2d_32_biases_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => conv2d_32_biases_i_full_n,
        i_write => ap_channel_done_conv2d_32_biases,
        t_empty_n => conv2d_32_biases_t_empty_n,
        t_read => conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_ap_ready);

    conv2d_64_weights_U : component accel_conv2d_64_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 576,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_weights_address0,
        ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_weights_ce0,
        q0 => conv2d_64_weights_q0,
        address1 => save_variables_locally_U0_conv2d_64_weights_0_address1,
        ce1 => save_variables_locally_U0_conv2d_64_weights_0_ce1,
        we1 => save_variables_locally_U0_conv2d_64_weights_0_we1,
        d1 => save_variables_locally_U0_conv2d_64_weights_0_d1);

    conv2d_64_weights_1_U : component accel_conv2d_64_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 576,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_weights_address0,
        ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_weights_ce0,
        q0 => conv2d_64_weights_1_q0,
        address1 => save_variables_locally_U0_conv2d_64_weights_1_address1,
        ce1 => save_variables_locally_U0_conv2d_64_weights_1_ce1,
        we1 => save_variables_locally_U0_conv2d_64_weights_1_we1,
        d1 => save_variables_locally_U0_conv2d_64_weights_1_d1);

    conv2d_64_weights_2_U : component accel_conv2d_64_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 576,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_weights_address0,
        ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_weights_ce0,
        q0 => conv2d_64_weights_2_q0,
        address1 => save_variables_locally_U0_conv2d_64_weights_2_address1,
        ce1 => save_variables_locally_U0_conv2d_64_weights_2_ce1,
        we1 => save_variables_locally_U0_conv2d_64_weights_2_we1,
        d1 => save_variables_locally_U0_conv2d_64_weights_2_d1);

    conv2d_64_weights_3_U : component accel_conv2d_64_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 576,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_weights_address0,
        ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_weights_ce0,
        q0 => conv2d_64_weights_3_q0,
        address1 => save_variables_locally_U0_conv2d_64_weights_3_address1,
        ce1 => save_variables_locally_U0_conv2d_64_weights_3_ce1,
        we1 => save_variables_locally_U0_conv2d_64_weights_3_we1,
        d1 => save_variables_locally_U0_conv2d_64_weights_3_d1);

    conv2d_64_weights_4_U : component accel_conv2d_64_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 576,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_weights_address0,
        ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_weights_ce0,
        q0 => conv2d_64_weights_4_q0,
        address1 => save_variables_locally_U0_conv2d_64_weights_4_address1,
        ce1 => save_variables_locally_U0_conv2d_64_weights_4_ce1,
        we1 => save_variables_locally_U0_conv2d_64_weights_4_we1,
        d1 => save_variables_locally_U0_conv2d_64_weights_4_d1);

    conv2d_64_weights_5_U : component accel_conv2d_64_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 576,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_weights_address0,
        ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_weights_ce0,
        q0 => conv2d_64_weights_5_q0,
        address1 => save_variables_locally_U0_conv2d_64_weights_5_address1,
        ce1 => save_variables_locally_U0_conv2d_64_weights_5_ce1,
        we1 => save_variables_locally_U0_conv2d_64_weights_5_we1,
        d1 => save_variables_locally_U0_conv2d_64_weights_5_d1);

    conv2d_64_weights_6_U : component accel_conv2d_64_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 576,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_weights_address0,
        ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_weights_ce0,
        q0 => conv2d_64_weights_6_q0,
        address1 => save_variables_locally_U0_conv2d_64_weights_6_address1,
        ce1 => save_variables_locally_U0_conv2d_64_weights_6_ce1,
        we1 => save_variables_locally_U0_conv2d_64_weights_6_we1,
        d1 => save_variables_locally_U0_conv2d_64_weights_6_d1);

    conv2d_64_weights_7_U : component accel_conv2d_64_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 576,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_weights_address0,
        ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_weights_ce0,
        q0 => conv2d_64_weights_7_q0,
        address1 => save_variables_locally_U0_conv2d_64_weights_7_address1,
        ce1 => save_variables_locally_U0_conv2d_64_weights_7_ce1,
        we1 => save_variables_locally_U0_conv2d_64_weights_7_we1,
        d1 => save_variables_locally_U0_conv2d_64_weights_7_d1);

    conv2d_64_weights_8_U : component accel_conv2d_64_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 576,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_weights_address0,
        ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_weights_ce0,
        q0 => conv2d_64_weights_8_q0,
        address1 => save_variables_locally_U0_conv2d_64_weights_8_address1,
        ce1 => save_variables_locally_U0_conv2d_64_weights_8_ce1,
        we1 => save_variables_locally_U0_conv2d_64_weights_8_we1,
        d1 => save_variables_locally_U0_conv2d_64_weights_8_d1);

    conv2d_64_weights_9_U : component accel_conv2d_64_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 576,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_weights_address0,
        ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_weights_ce0,
        q0 => conv2d_64_weights_9_q0,
        address1 => save_variables_locally_U0_conv2d_64_weights_9_address1,
        ce1 => save_variables_locally_U0_conv2d_64_weights_9_ce1,
        we1 => save_variables_locally_U0_conv2d_64_weights_9_we1,
        d1 => save_variables_locally_U0_conv2d_64_weights_9_d1);

    conv2d_64_weights_10_U : component accel_conv2d_64_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 576,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_weights_address0,
        ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_weights_ce0,
        q0 => conv2d_64_weights_10_q0,
        address1 => save_variables_locally_U0_conv2d_64_weights_10_address1,
        ce1 => save_variables_locally_U0_conv2d_64_weights_10_ce1,
        we1 => save_variables_locally_U0_conv2d_64_weights_10_we1,
        d1 => save_variables_locally_U0_conv2d_64_weights_10_d1);

    conv2d_64_weights_11_U : component accel_conv2d_64_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 576,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_weights_address0,
        ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_weights_ce0,
        q0 => conv2d_64_weights_11_q0,
        address1 => save_variables_locally_U0_conv2d_64_weights_11_address1,
        ce1 => save_variables_locally_U0_conv2d_64_weights_11_ce1,
        we1 => save_variables_locally_U0_conv2d_64_weights_11_we1,
        d1 => save_variables_locally_U0_conv2d_64_weights_11_d1);

    conv2d_64_weights_12_U : component accel_conv2d_64_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 576,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_weights_address0,
        ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_weights_ce0,
        q0 => conv2d_64_weights_12_q0,
        address1 => save_variables_locally_U0_conv2d_64_weights_12_address1,
        ce1 => save_variables_locally_U0_conv2d_64_weights_12_ce1,
        we1 => save_variables_locally_U0_conv2d_64_weights_12_we1,
        d1 => save_variables_locally_U0_conv2d_64_weights_12_d1);

    conv2d_64_weights_13_U : component accel_conv2d_64_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 576,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_weights_address0,
        ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_weights_ce0,
        q0 => conv2d_64_weights_13_q0,
        address1 => save_variables_locally_U0_conv2d_64_weights_13_address1,
        ce1 => save_variables_locally_U0_conv2d_64_weights_13_ce1,
        we1 => save_variables_locally_U0_conv2d_64_weights_13_we1,
        d1 => save_variables_locally_U0_conv2d_64_weights_13_d1);

    conv2d_64_weights_14_U : component accel_conv2d_64_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 576,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_weights_address0,
        ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_weights_ce0,
        q0 => conv2d_64_weights_14_q0,
        address1 => save_variables_locally_U0_conv2d_64_weights_14_address1,
        ce1 => save_variables_locally_U0_conv2d_64_weights_14_ce1,
        we1 => save_variables_locally_U0_conv2d_64_weights_14_we1,
        d1 => save_variables_locally_U0_conv2d_64_weights_14_d1);

    conv2d_64_weights_15_U : component accel_conv2d_64_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 576,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_weights_address0,
        ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_weights_ce0,
        q0 => conv2d_64_weights_15_q0,
        address1 => save_variables_locally_U0_conv2d_64_weights_15_address1,
        ce1 => save_variables_locally_U0_conv2d_64_weights_15_ce1,
        we1 => save_variables_locally_U0_conv2d_64_weights_15_we1,
        d1 => save_variables_locally_U0_conv2d_64_weights_15_d1);

    conv2d_64_weights_16_U : component accel_conv2d_64_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 576,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_weights_address0,
        ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_weights_ce0,
        q0 => conv2d_64_weights_16_q0,
        address1 => save_variables_locally_U0_conv2d_64_weights_16_address1,
        ce1 => save_variables_locally_U0_conv2d_64_weights_16_ce1,
        we1 => save_variables_locally_U0_conv2d_64_weights_16_we1,
        d1 => save_variables_locally_U0_conv2d_64_weights_16_d1);

    conv2d_64_weights_17_U : component accel_conv2d_64_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 576,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_weights_address0,
        ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_weights_ce0,
        q0 => conv2d_64_weights_17_q0,
        address1 => save_variables_locally_U0_conv2d_64_weights_17_address1,
        ce1 => save_variables_locally_U0_conv2d_64_weights_17_ce1,
        we1 => save_variables_locally_U0_conv2d_64_weights_17_we1,
        d1 => save_variables_locally_U0_conv2d_64_weights_17_d1);

    conv2d_64_weights_18_U : component accel_conv2d_64_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 576,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_weights_address0,
        ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_weights_ce0,
        q0 => conv2d_64_weights_18_q0,
        address1 => save_variables_locally_U0_conv2d_64_weights_18_address1,
        ce1 => save_variables_locally_U0_conv2d_64_weights_18_ce1,
        we1 => save_variables_locally_U0_conv2d_64_weights_18_we1,
        d1 => save_variables_locally_U0_conv2d_64_weights_18_d1);

    conv2d_64_weights_19_U : component accel_conv2d_64_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 576,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_weights_address0,
        ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_weights_ce0,
        q0 => conv2d_64_weights_19_q0,
        address1 => save_variables_locally_U0_conv2d_64_weights_19_address1,
        ce1 => save_variables_locally_U0_conv2d_64_weights_19_ce1,
        we1 => save_variables_locally_U0_conv2d_64_weights_19_we1,
        d1 => save_variables_locally_U0_conv2d_64_weights_19_d1);

    conv2d_64_weights_20_U : component accel_conv2d_64_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 576,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_weights_address0,
        ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_weights_ce0,
        q0 => conv2d_64_weights_20_q0,
        address1 => save_variables_locally_U0_conv2d_64_weights_20_address1,
        ce1 => save_variables_locally_U0_conv2d_64_weights_20_ce1,
        we1 => save_variables_locally_U0_conv2d_64_weights_20_we1,
        d1 => save_variables_locally_U0_conv2d_64_weights_20_d1);

    conv2d_64_weights_21_U : component accel_conv2d_64_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 576,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_weights_address0,
        ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_weights_ce0,
        q0 => conv2d_64_weights_21_q0,
        address1 => save_variables_locally_U0_conv2d_64_weights_21_address1,
        ce1 => save_variables_locally_U0_conv2d_64_weights_21_ce1,
        we1 => save_variables_locally_U0_conv2d_64_weights_21_we1,
        d1 => save_variables_locally_U0_conv2d_64_weights_21_d1);

    conv2d_64_weights_22_U : component accel_conv2d_64_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 576,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_weights_address0,
        ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_weights_ce0,
        q0 => conv2d_64_weights_22_q0,
        address1 => save_variables_locally_U0_conv2d_64_weights_22_address1,
        ce1 => save_variables_locally_U0_conv2d_64_weights_22_ce1,
        we1 => save_variables_locally_U0_conv2d_64_weights_22_we1,
        d1 => save_variables_locally_U0_conv2d_64_weights_22_d1);

    conv2d_64_weights_23_U : component accel_conv2d_64_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 576,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_weights_address0,
        ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_weights_ce0,
        q0 => conv2d_64_weights_23_q0,
        address1 => save_variables_locally_U0_conv2d_64_weights_23_address1,
        ce1 => save_variables_locally_U0_conv2d_64_weights_23_ce1,
        we1 => save_variables_locally_U0_conv2d_64_weights_23_we1,
        d1 => save_variables_locally_U0_conv2d_64_weights_23_d1);

    conv2d_64_weights_24_U : component accel_conv2d_64_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 576,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_weights_address0,
        ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_weights_ce0,
        q0 => conv2d_64_weights_24_q0,
        address1 => save_variables_locally_U0_conv2d_64_weights_24_address1,
        ce1 => save_variables_locally_U0_conv2d_64_weights_24_ce1,
        we1 => save_variables_locally_U0_conv2d_64_weights_24_we1,
        d1 => save_variables_locally_U0_conv2d_64_weights_24_d1);

    conv2d_64_weights_25_U : component accel_conv2d_64_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 576,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_weights_address0,
        ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_weights_ce0,
        q0 => conv2d_64_weights_25_q0,
        address1 => save_variables_locally_U0_conv2d_64_weights_25_address1,
        ce1 => save_variables_locally_U0_conv2d_64_weights_25_ce1,
        we1 => save_variables_locally_U0_conv2d_64_weights_25_we1,
        d1 => save_variables_locally_U0_conv2d_64_weights_25_d1);

    conv2d_64_weights_26_U : component accel_conv2d_64_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 576,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_weights_address0,
        ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_weights_ce0,
        q0 => conv2d_64_weights_26_q0,
        address1 => save_variables_locally_U0_conv2d_64_weights_26_address1,
        ce1 => save_variables_locally_U0_conv2d_64_weights_26_ce1,
        we1 => save_variables_locally_U0_conv2d_64_weights_26_we1,
        d1 => save_variables_locally_U0_conv2d_64_weights_26_d1);

    conv2d_64_weights_27_U : component accel_conv2d_64_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 576,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_weights_address0,
        ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_weights_ce0,
        q0 => conv2d_64_weights_27_q0,
        address1 => save_variables_locally_U0_conv2d_64_weights_27_address1,
        ce1 => save_variables_locally_U0_conv2d_64_weights_27_ce1,
        we1 => save_variables_locally_U0_conv2d_64_weights_27_we1,
        d1 => save_variables_locally_U0_conv2d_64_weights_27_d1);

    conv2d_64_weights_28_U : component accel_conv2d_64_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 576,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_weights_address0,
        ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_weights_ce0,
        q0 => conv2d_64_weights_28_q0,
        address1 => save_variables_locally_U0_conv2d_64_weights_28_address1,
        ce1 => save_variables_locally_U0_conv2d_64_weights_28_ce1,
        we1 => save_variables_locally_U0_conv2d_64_weights_28_we1,
        d1 => save_variables_locally_U0_conv2d_64_weights_28_d1);

    conv2d_64_weights_29_U : component accel_conv2d_64_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 576,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_weights_address0,
        ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_weights_ce0,
        q0 => conv2d_64_weights_29_q0,
        address1 => save_variables_locally_U0_conv2d_64_weights_29_address1,
        ce1 => save_variables_locally_U0_conv2d_64_weights_29_ce1,
        we1 => save_variables_locally_U0_conv2d_64_weights_29_we1,
        d1 => save_variables_locally_U0_conv2d_64_weights_29_d1);

    conv2d_64_weights_30_U : component accel_conv2d_64_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 576,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_weights_address0,
        ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_weights_ce0,
        q0 => conv2d_64_weights_30_q0,
        address1 => save_variables_locally_U0_conv2d_64_weights_30_address1,
        ce1 => save_variables_locally_U0_conv2d_64_weights_30_ce1,
        we1 => save_variables_locally_U0_conv2d_64_weights_30_we1,
        d1 => save_variables_locally_U0_conv2d_64_weights_30_d1);

    conv2d_64_weights_31_U : component accel_conv2d_64_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 576,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0_weights_address0,
        ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0_weights_ce0,
        q0 => conv2d_64_weights_31_q0,
        address1 => save_variables_locally_U0_conv2d_64_weights_31_address1,
        ce1 => save_variables_locally_U0_conv2d_64_weights_31_ce1,
        we1 => save_variables_locally_U0_conv2d_64_weights_31_we1,
        d1 => save_variables_locally_U0_conv2d_64_weights_31_d1);

    conv2d_64_biases_U : component accel_conv2d_64_biases_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => save_variables_locally_U0_conv2d_64_biases_address0,
        i_ce0 => save_variables_locally_U0_conv2d_64_biases_ce0,
        i_we0 => save_variables_locally_U0_conv2d_64_biases_we0,
        i_d0 => save_variables_locally_U0_conv2d_64_biases_d0,
        i_q0 => conv2d_64_biases_i_q0,
        t_address0 => conv2d_aggregate_channels_14u_14u_32u_64u_U0_biases_address0,
        t_ce0 => conv2d_aggregate_channels_14u_14u_32u_64u_U0_biases_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => conv2d_64_biases_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => conv2d_64_biases_i_full_n,
        i_write => ap_channel_done_conv2d_64_biases,
        t_empty_n => conv2d_64_biases_t_empty_n,
        t_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_ap_ready);

    dense_weights_U : component accel_dense_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 50176,
        AddressWidth => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => save_variables_locally_U0_dense_weights_0_address0,
        i_ce0 => save_variables_locally_U0_dense_weights_0_ce0,
        i_we0 => save_variables_locally_U0_dense_weights_0_we0,
        i_d0 => save_variables_locally_U0_dense_weights_0_d0,
        i_q0 => dense_weights_i_q0,
        i_address1 => ap_const_lv16_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => dense_weights_i_q1,
        t_address0 => dense_128u_3136u_U0_weights_0_address0,
        t_ce0 => dense_128u_3136u_U0_weights_0_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => dense_weights_t_q0,
        t_address1 => dense_128u_3136u_U0_weights_0_address1,
        t_ce1 => dense_128u_3136u_U0_weights_0_ce1,
        t_q1 => dense_weights_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => dense_weights_i_full_n,
        i_write => ap_channel_done_dense_weights,
        t_empty_n => dense_weights_t_empty_n,
        t_read => dense_128u_3136u_U0_ap_ready);

    dense_weights_1_U : component accel_dense_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 50176,
        AddressWidth => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => save_variables_locally_U0_dense_weights_1_address0,
        i_ce0 => save_variables_locally_U0_dense_weights_1_ce0,
        i_we0 => save_variables_locally_U0_dense_weights_1_we0,
        i_d0 => save_variables_locally_U0_dense_weights_1_d0,
        i_q0 => dense_weights_1_i_q0,
        i_address1 => ap_const_lv16_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => dense_weights_1_i_q1,
        t_address0 => dense_128u_3136u_U0_weights_1_address0,
        t_ce0 => dense_128u_3136u_U0_weights_1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => dense_weights_1_t_q0,
        t_address1 => dense_128u_3136u_U0_weights_1_address1,
        t_ce1 => dense_128u_3136u_U0_weights_1_ce1,
        t_q1 => dense_weights_1_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => dense_weights_1_i_full_n,
        i_write => ap_channel_done_dense_weights_1,
        t_empty_n => dense_weights_1_t_empty_n,
        t_read => dense_128u_3136u_U0_ap_ready);

    dense_weights_2_U : component accel_dense_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 50176,
        AddressWidth => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => save_variables_locally_U0_dense_weights_2_address0,
        i_ce0 => save_variables_locally_U0_dense_weights_2_ce0,
        i_we0 => save_variables_locally_U0_dense_weights_2_we0,
        i_d0 => save_variables_locally_U0_dense_weights_2_d0,
        i_q0 => dense_weights_2_i_q0,
        i_address1 => ap_const_lv16_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => dense_weights_2_i_q1,
        t_address0 => dense_128u_3136u_U0_weights_2_address0,
        t_ce0 => dense_128u_3136u_U0_weights_2_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => dense_weights_2_t_q0,
        t_address1 => dense_128u_3136u_U0_weights_2_address1,
        t_ce1 => dense_128u_3136u_U0_weights_2_ce1,
        t_q1 => dense_weights_2_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => dense_weights_2_i_full_n,
        i_write => ap_channel_done_dense_weights_2,
        t_empty_n => dense_weights_2_t_empty_n,
        t_read => dense_128u_3136u_U0_ap_ready);

    dense_weights_3_U : component accel_dense_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 50176,
        AddressWidth => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => save_variables_locally_U0_dense_weights_3_address0,
        i_ce0 => save_variables_locally_U0_dense_weights_3_ce0,
        i_we0 => save_variables_locally_U0_dense_weights_3_we0,
        i_d0 => save_variables_locally_U0_dense_weights_3_d0,
        i_q0 => dense_weights_3_i_q0,
        i_address1 => ap_const_lv16_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => dense_weights_3_i_q1,
        t_address0 => dense_128u_3136u_U0_weights_3_address0,
        t_ce0 => dense_128u_3136u_U0_weights_3_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => dense_weights_3_t_q0,
        t_address1 => dense_128u_3136u_U0_weights_3_address1,
        t_ce1 => dense_128u_3136u_U0_weights_3_ce1,
        t_q1 => dense_weights_3_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => dense_weights_3_i_full_n,
        i_write => ap_channel_done_dense_weights_3,
        t_empty_n => dense_weights_3_t_empty_n,
        t_read => dense_128u_3136u_U0_ap_ready);

    dense_weights_4_U : component accel_dense_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 50176,
        AddressWidth => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => save_variables_locally_U0_dense_weights_4_address0,
        i_ce0 => save_variables_locally_U0_dense_weights_4_ce0,
        i_we0 => save_variables_locally_U0_dense_weights_4_we0,
        i_d0 => save_variables_locally_U0_dense_weights_4_d0,
        i_q0 => dense_weights_4_i_q0,
        i_address1 => ap_const_lv16_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => dense_weights_4_i_q1,
        t_address0 => dense_128u_3136u_U0_weights_4_address0,
        t_ce0 => dense_128u_3136u_U0_weights_4_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => dense_weights_4_t_q0,
        t_address1 => dense_128u_3136u_U0_weights_4_address1,
        t_ce1 => dense_128u_3136u_U0_weights_4_ce1,
        t_q1 => dense_weights_4_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => dense_weights_4_i_full_n,
        i_write => ap_channel_done_dense_weights_4,
        t_empty_n => dense_weights_4_t_empty_n,
        t_read => dense_128u_3136u_U0_ap_ready);

    dense_weights_5_U : component accel_dense_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 50176,
        AddressWidth => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => save_variables_locally_U0_dense_weights_5_address0,
        i_ce0 => save_variables_locally_U0_dense_weights_5_ce0,
        i_we0 => save_variables_locally_U0_dense_weights_5_we0,
        i_d0 => save_variables_locally_U0_dense_weights_5_d0,
        i_q0 => dense_weights_5_i_q0,
        i_address1 => ap_const_lv16_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => dense_weights_5_i_q1,
        t_address0 => dense_128u_3136u_U0_weights_5_address0,
        t_ce0 => dense_128u_3136u_U0_weights_5_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => dense_weights_5_t_q0,
        t_address1 => dense_128u_3136u_U0_weights_5_address1,
        t_ce1 => dense_128u_3136u_U0_weights_5_ce1,
        t_q1 => dense_weights_5_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => dense_weights_5_i_full_n,
        i_write => ap_channel_done_dense_weights_5,
        t_empty_n => dense_weights_5_t_empty_n,
        t_read => dense_128u_3136u_U0_ap_ready);

    dense_weights_6_U : component accel_dense_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 50176,
        AddressWidth => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => save_variables_locally_U0_dense_weights_6_address0,
        i_ce0 => save_variables_locally_U0_dense_weights_6_ce0,
        i_we0 => save_variables_locally_U0_dense_weights_6_we0,
        i_d0 => save_variables_locally_U0_dense_weights_6_d0,
        i_q0 => dense_weights_6_i_q0,
        i_address1 => ap_const_lv16_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => dense_weights_6_i_q1,
        t_address0 => dense_128u_3136u_U0_weights_6_address0,
        t_ce0 => dense_128u_3136u_U0_weights_6_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => dense_weights_6_t_q0,
        t_address1 => dense_128u_3136u_U0_weights_6_address1,
        t_ce1 => dense_128u_3136u_U0_weights_6_ce1,
        t_q1 => dense_weights_6_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => dense_weights_6_i_full_n,
        i_write => ap_channel_done_dense_weights_6,
        t_empty_n => dense_weights_6_t_empty_n,
        t_read => dense_128u_3136u_U0_ap_ready);

    dense_weights_7_U : component accel_dense_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 50176,
        AddressWidth => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => save_variables_locally_U0_dense_weights_7_address0,
        i_ce0 => save_variables_locally_U0_dense_weights_7_ce0,
        i_we0 => save_variables_locally_U0_dense_weights_7_we0,
        i_d0 => save_variables_locally_U0_dense_weights_7_d0,
        i_q0 => dense_weights_7_i_q0,
        i_address1 => ap_const_lv16_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => dense_weights_7_i_q1,
        t_address0 => dense_128u_3136u_U0_weights_7_address0,
        t_ce0 => dense_128u_3136u_U0_weights_7_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => dense_weights_7_t_q0,
        t_address1 => dense_128u_3136u_U0_weights_7_address1,
        t_ce1 => dense_128u_3136u_U0_weights_7_ce1,
        t_q1 => dense_weights_7_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => dense_weights_7_i_full_n,
        i_write => ap_channel_done_dense_weights_7,
        t_empty_n => dense_weights_7_t_empty_n,
        t_read => dense_128u_3136u_U0_ap_ready);

    dense_biases_U : component accel_dense_biases_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => save_variables_locally_U0_dense_biases_address0,
        i_ce0 => save_variables_locally_U0_dense_biases_ce0,
        i_we0 => save_variables_locally_U0_dense_biases_we0,
        i_d0 => save_variables_locally_U0_dense_biases_d0,
        i_q0 => dense_biases_i_q0,
        t_address0 => dense_128u_3136u_U0_biases_address0,
        t_ce0 => dense_128u_3136u_U0_biases_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => dense_biases_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => dense_biases_i_full_n,
        i_write => ap_channel_done_dense_biases,
        t_empty_n => dense_biases_t_empty_n,
        t_read => dense_128u_3136u_U0_ap_ready);

    softmax_weights_U : component accel_softmax_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 427,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => save_variables_locally_U0_softmax_weights_0_address0,
        i_ce0 => save_variables_locally_U0_softmax_weights_0_ce0,
        i_we0 => save_variables_locally_U0_softmax_weights_0_we0,
        i_d0 => save_variables_locally_U0_softmax_weights_0_d0,
        i_q0 => softmax_weights_i_q0,
        i_address1 => ap_const_lv9_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => softmax_weights_i_q1,
        t_address0 => softmax_10u_128u_U0_weights_0_address0,
        t_ce0 => softmax_10u_128u_U0_weights_0_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => softmax_weights_t_q0,
        t_address1 => softmax_10u_128u_U0_weights_0_address1,
        t_ce1 => softmax_10u_128u_U0_weights_0_ce1,
        t_q1 => softmax_weights_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => softmax_weights_i_full_n,
        i_write => ap_channel_done_softmax_weights,
        t_empty_n => softmax_weights_t_empty_n,
        t_read => softmax_10u_128u_U0_ap_ready);

    softmax_weights_1_U : component accel_softmax_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 427,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => save_variables_locally_U0_softmax_weights_1_address0,
        i_ce0 => save_variables_locally_U0_softmax_weights_1_ce0,
        i_we0 => save_variables_locally_U0_softmax_weights_1_we0,
        i_d0 => save_variables_locally_U0_softmax_weights_1_d0,
        i_q0 => softmax_weights_1_i_q0,
        i_address1 => ap_const_lv9_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => softmax_weights_1_i_q1,
        t_address0 => softmax_10u_128u_U0_weights_1_address0,
        t_ce0 => softmax_10u_128u_U0_weights_1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => softmax_weights_1_t_q0,
        t_address1 => softmax_10u_128u_U0_weights_1_address1,
        t_ce1 => softmax_10u_128u_U0_weights_1_ce1,
        t_q1 => softmax_weights_1_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => softmax_weights_1_i_full_n,
        i_write => ap_channel_done_softmax_weights_1,
        t_empty_n => softmax_weights_1_t_empty_n,
        t_read => softmax_10u_128u_U0_ap_ready);

    softmax_weights_2_U : component accel_softmax_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 427,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => save_variables_locally_U0_softmax_weights_2_address0,
        i_ce0 => save_variables_locally_U0_softmax_weights_2_ce0,
        i_we0 => save_variables_locally_U0_softmax_weights_2_we0,
        i_d0 => save_variables_locally_U0_softmax_weights_2_d0,
        i_q0 => softmax_weights_2_i_q0,
        i_address1 => ap_const_lv9_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => softmax_weights_2_i_q1,
        t_address0 => softmax_10u_128u_U0_weights_2_address0,
        t_ce0 => softmax_10u_128u_U0_weights_2_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => softmax_weights_2_t_q0,
        t_address1 => softmax_10u_128u_U0_weights_2_address1,
        t_ce1 => softmax_10u_128u_U0_weights_2_ce1,
        t_q1 => softmax_weights_2_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => softmax_weights_2_i_full_n,
        i_write => ap_channel_done_softmax_weights_2,
        t_empty_n => softmax_weights_2_t_empty_n,
        t_read => softmax_10u_128u_U0_ap_ready);

    softmax_biases_U : component accel_softmax_biases_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => save_variables_locally_U0_softmax_biases_address0,
        i_ce0 => save_variables_locally_U0_softmax_biases_ce0,
        i_we0 => save_variables_locally_U0_softmax_biases_we0,
        i_d0 => save_variables_locally_U0_softmax_biases_d0,
        i_q0 => softmax_biases_i_q0,
        t_address0 => softmax_10u_128u_U0_biases_address0,
        t_ce0 => softmax_10u_128u_U0_biases_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => softmax_biases_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => softmax_biases_i_full_n,
        i_write => ap_channel_done_softmax_biases,
        t_empty_n => softmax_biases_t_empty_n,
        t_read => softmax_10u_128u_U0_ap_ready);

    control_s_axi_U : component accel_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        gmem_conv2d_32_weights => gmem_conv2d_32_weights,
        gmem_conv2d_32_biases => gmem_conv2d_32_biases,
        gmem_conv2d_64_weights => gmem_conv2d_64_weights,
        gmem_conv2d_64_biases => gmem_conv2d_64_biases,
        gmem_dense_weights => gmem_dense_weights,
        gmem_dense_biases => gmem_dense_biases,
        gmem_softmax_weights => gmem_softmax_weights,
        gmem_softmax_biases => gmem_softmax_biases,
        gmem_conv2d_32_feature_map => gmem_conv2d_32_feature_map,
        gmem_maxp2d_32_feature_map => gmem_maxp2d_32_feature_map,
        gmem_conv2d_64_feature_map => gmem_conv2d_64_feature_map,
        gmem_maxp2d_64_feature_map => gmem_maxp2d_64_feature_map,
        gmem_dense_feature_map => gmem_dense_feature_map,
        gmem_softmax_feature_map => gmem_softmax_feature_map,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_continue => ap_continue,
        ap_idle => ap_idle);

    gmem_m_axi_U : component accel_gmem_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 69,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        USER_RFIFONUM_WIDTH => 9,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM_CACHE_VALUE,
        USER_DW => 512,
        USER_AW => 64)
    port map (
        AWVALID => m_axi_gmem_AWVALID,
        AWREADY => m_axi_gmem_AWREADY,
        AWADDR => m_axi_gmem_AWADDR,
        AWID => m_axi_gmem_AWID,
        AWLEN => m_axi_gmem_AWLEN,
        AWSIZE => m_axi_gmem_AWSIZE,
        AWBURST => m_axi_gmem_AWBURST,
        AWLOCK => m_axi_gmem_AWLOCK,
        AWCACHE => m_axi_gmem_AWCACHE,
        AWPROT => m_axi_gmem_AWPROT,
        AWQOS => m_axi_gmem_AWQOS,
        AWREGION => m_axi_gmem_AWREGION,
        AWUSER => m_axi_gmem_AWUSER,
        WVALID => m_axi_gmem_WVALID,
        WREADY => m_axi_gmem_WREADY,
        WDATA => m_axi_gmem_WDATA,
        WSTRB => m_axi_gmem_WSTRB,
        WLAST => m_axi_gmem_WLAST,
        WID => m_axi_gmem_WID,
        WUSER => m_axi_gmem_WUSER,
        ARVALID => m_axi_gmem_ARVALID,
        ARREADY => m_axi_gmem_ARREADY,
        ARADDR => m_axi_gmem_ARADDR,
        ARID => m_axi_gmem_ARID,
        ARLEN => m_axi_gmem_ARLEN,
        ARSIZE => m_axi_gmem_ARSIZE,
        ARBURST => m_axi_gmem_ARBURST,
        ARLOCK => m_axi_gmem_ARLOCK,
        ARCACHE => m_axi_gmem_ARCACHE,
        ARPROT => m_axi_gmem_ARPROT,
        ARQOS => m_axi_gmem_ARQOS,
        ARREGION => m_axi_gmem_ARREGION,
        ARUSER => m_axi_gmem_ARUSER,
        RVALID => m_axi_gmem_RVALID,
        RREADY => m_axi_gmem_RREADY,
        RDATA => m_axi_gmem_RDATA,
        RLAST => m_axi_gmem_RLAST,
        RID => m_axi_gmem_RID,
        RUSER => m_axi_gmem_RUSER,
        RRESP => m_axi_gmem_RRESP,
        BVALID => m_axi_gmem_BVALID,
        BREADY => m_axi_gmem_BREADY,
        BRESP => m_axi_gmem_BRESP,
        BID => m_axi_gmem_BID,
        BUSER => m_axi_gmem_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => save_variables_locally_U0_m_axi_gmem_ARVALID,
        I_ARREADY => gmem_ARREADY,
        I_ARADDR => save_variables_locally_U0_m_axi_gmem_ARADDR,
        I_ARLEN => save_variables_locally_U0_m_axi_gmem_ARLEN,
        I_RVALID => gmem_RVALID,
        I_RREADY => save_variables_locally_U0_m_axi_gmem_RREADY,
        I_RDATA => gmem_RDATA,
        I_RFIFONUM => gmem_RFIFONUM,
        I_AWVALID => write_gmem_U0_m_axi_gmem_AWVALID,
        I_AWREADY => gmem_AWREADY,
        I_AWADDR => write_gmem_U0_m_axi_gmem_AWADDR,
        I_AWLEN => write_gmem_U0_m_axi_gmem_AWLEN,
        I_WVALID => write_gmem_U0_m_axi_gmem_WVALID,
        I_WREADY => gmem_WREADY,
        I_WDATA => write_gmem_U0_m_axi_gmem_WDATA,
        I_WSTRB => write_gmem_U0_m_axi_gmem_WSTRB,
        I_BVALID => gmem_BVALID,
        I_BREADY => write_gmem_U0_m_axi_gmem_BREADY);

    entry_proc_U0 : component accel_entry_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => entry_proc_U0_ap_start,
        start_full_n => start_for_write_gmem_U0_full_n,
        ap_done => entry_proc_U0_ap_done,
        ap_continue => entry_proc_U0_ap_continue,
        ap_idle => entry_proc_U0_ap_idle,
        ap_ready => entry_proc_U0_ap_ready,
        start_out => entry_proc_U0_start_out,
        start_write => entry_proc_U0_start_write,
        gmem_conv2d_32_feature_map => gmem_conv2d_32_feature_map,
        gmem_conv2d_32_feature_map_c_din => entry_proc_U0_gmem_conv2d_32_feature_map_c_din,
        gmem_conv2d_32_feature_map_c_num_data_valid => gmem_conv2d_32_feature_map_c_num_data_valid,
        gmem_conv2d_32_feature_map_c_fifo_cap => gmem_conv2d_32_feature_map_c_fifo_cap,
        gmem_conv2d_32_feature_map_c_full_n => gmem_conv2d_32_feature_map_c_full_n,
        gmem_conv2d_32_feature_map_c_write => entry_proc_U0_gmem_conv2d_32_feature_map_c_write,
        gmem_maxp2d_32_feature_map => gmem_maxp2d_32_feature_map,
        gmem_maxp2d_32_feature_map_c_din => entry_proc_U0_gmem_maxp2d_32_feature_map_c_din,
        gmem_maxp2d_32_feature_map_c_num_data_valid => gmem_maxp2d_32_feature_map_c_num_data_valid,
        gmem_maxp2d_32_feature_map_c_fifo_cap => gmem_maxp2d_32_feature_map_c_fifo_cap,
        gmem_maxp2d_32_feature_map_c_full_n => gmem_maxp2d_32_feature_map_c_full_n,
        gmem_maxp2d_32_feature_map_c_write => entry_proc_U0_gmem_maxp2d_32_feature_map_c_write,
        gmem_conv2d_64_feature_map => gmem_conv2d_64_feature_map,
        gmem_conv2d_64_feature_map_c_din => entry_proc_U0_gmem_conv2d_64_feature_map_c_din,
        gmem_conv2d_64_feature_map_c_num_data_valid => gmem_conv2d_64_feature_map_c_num_data_valid,
        gmem_conv2d_64_feature_map_c_fifo_cap => gmem_conv2d_64_feature_map_c_fifo_cap,
        gmem_conv2d_64_feature_map_c_full_n => gmem_conv2d_64_feature_map_c_full_n,
        gmem_conv2d_64_feature_map_c_write => entry_proc_U0_gmem_conv2d_64_feature_map_c_write,
        gmem_maxp2d_64_feature_map => gmem_maxp2d_64_feature_map,
        gmem_maxp2d_64_feature_map_c_din => entry_proc_U0_gmem_maxp2d_64_feature_map_c_din,
        gmem_maxp2d_64_feature_map_c_num_data_valid => gmem_maxp2d_64_feature_map_c_num_data_valid,
        gmem_maxp2d_64_feature_map_c_fifo_cap => gmem_maxp2d_64_feature_map_c_fifo_cap,
        gmem_maxp2d_64_feature_map_c_full_n => gmem_maxp2d_64_feature_map_c_full_n,
        gmem_maxp2d_64_feature_map_c_write => entry_proc_U0_gmem_maxp2d_64_feature_map_c_write,
        gmem_dense_feature_map => gmem_dense_feature_map,
        gmem_dense_feature_map_c_din => entry_proc_U0_gmem_dense_feature_map_c_din,
        gmem_dense_feature_map_c_num_data_valid => gmem_dense_feature_map_c_num_data_valid,
        gmem_dense_feature_map_c_fifo_cap => gmem_dense_feature_map_c_fifo_cap,
        gmem_dense_feature_map_c_full_n => gmem_dense_feature_map_c_full_n,
        gmem_dense_feature_map_c_write => entry_proc_U0_gmem_dense_feature_map_c_write,
        gmem_softmax_feature_map => gmem_softmax_feature_map,
        gmem_softmax_feature_map_c_din => entry_proc_U0_gmem_softmax_feature_map_c_din,
        gmem_softmax_feature_map_c_num_data_valid => gmem_softmax_feature_map_c_num_data_valid,
        gmem_softmax_feature_map_c_fifo_cap => gmem_softmax_feature_map_c_fifo_cap,
        gmem_softmax_feature_map_c_full_n => gmem_softmax_feature_map_c_full_n,
        gmem_softmax_feature_map_c_write => entry_proc_U0_gmem_softmax_feature_map_c_write);

    save_variables_locally_U0 : component accel_save_variables_locally
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => save_variables_locally_U0_ap_start,
        ap_done => save_variables_locally_U0_ap_done,
        ap_continue => save_variables_locally_U0_ap_continue,
        ap_idle => save_variables_locally_U0_ap_idle,
        ap_ready => save_variables_locally_U0_ap_ready,
        m_axi_gmem_AWVALID => save_variables_locally_U0_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => save_variables_locally_U0_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => save_variables_locally_U0_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => save_variables_locally_U0_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => save_variables_locally_U0_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => save_variables_locally_U0_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => save_variables_locally_U0_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => save_variables_locally_U0_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => save_variables_locally_U0_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => save_variables_locally_U0_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => save_variables_locally_U0_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => save_variables_locally_U0_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => save_variables_locally_U0_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => save_variables_locally_U0_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => save_variables_locally_U0_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => save_variables_locally_U0_m_axi_gmem_WLAST,
        m_axi_gmem_WID => save_variables_locally_U0_m_axi_gmem_WID,
        m_axi_gmem_WUSER => save_variables_locally_U0_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => save_variables_locally_U0_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => save_variables_locally_U0_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => save_variables_locally_U0_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => save_variables_locally_U0_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => save_variables_locally_U0_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => save_variables_locally_U0_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => save_variables_locally_U0_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => save_variables_locally_U0_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => save_variables_locally_U0_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => save_variables_locally_U0_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => save_variables_locally_U0_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => save_variables_locally_U0_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => save_variables_locally_U0_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => gmem_RLAST,
        m_axi_gmem_RID => gmem_RID,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => gmem_RUSER,
        m_axi_gmem_RRESP => gmem_RRESP,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => save_variables_locally_U0_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        gmem_conv2d_32_weights => gmem_conv2d_32_weights,
        gmem_conv2d_32_biases => gmem_conv2d_32_biases,
        gmem_conv2d_64_weights => gmem_conv2d_64_weights,
        gmem_conv2d_64_biases => gmem_conv2d_64_biases,
        gmem_dense_weights => gmem_dense_weights,
        gmem_dense_biases => gmem_dense_biases,
        gmem_softmax_weights => gmem_softmax_weights,
        gmem_softmax_biases => gmem_softmax_biases,
        conv2d_32_weights_address0 => save_variables_locally_U0_conv2d_32_weights_address0,
        conv2d_32_weights_ce0 => save_variables_locally_U0_conv2d_32_weights_ce0,
        conv2d_32_weights_we0 => save_variables_locally_U0_conv2d_32_weights_we0,
        conv2d_32_weights_d0 => save_variables_locally_U0_conv2d_32_weights_d0,
        conv2d_32_biases_address0 => save_variables_locally_U0_conv2d_32_biases_address0,
        conv2d_32_biases_ce0 => save_variables_locally_U0_conv2d_32_biases_ce0,
        conv2d_32_biases_we0 => save_variables_locally_U0_conv2d_32_biases_we0,
        conv2d_32_biases_d0 => save_variables_locally_U0_conv2d_32_biases_d0,
        conv2d_64_weights_0_address1 => save_variables_locally_U0_conv2d_64_weights_0_address1,
        conv2d_64_weights_0_ce1 => save_variables_locally_U0_conv2d_64_weights_0_ce1,
        conv2d_64_weights_0_we1 => save_variables_locally_U0_conv2d_64_weights_0_we1,
        conv2d_64_weights_0_d1 => save_variables_locally_U0_conv2d_64_weights_0_d1,
        conv2d_64_weights_1_address1 => save_variables_locally_U0_conv2d_64_weights_1_address1,
        conv2d_64_weights_1_ce1 => save_variables_locally_U0_conv2d_64_weights_1_ce1,
        conv2d_64_weights_1_we1 => save_variables_locally_U0_conv2d_64_weights_1_we1,
        conv2d_64_weights_1_d1 => save_variables_locally_U0_conv2d_64_weights_1_d1,
        conv2d_64_weights_2_address1 => save_variables_locally_U0_conv2d_64_weights_2_address1,
        conv2d_64_weights_2_ce1 => save_variables_locally_U0_conv2d_64_weights_2_ce1,
        conv2d_64_weights_2_we1 => save_variables_locally_U0_conv2d_64_weights_2_we1,
        conv2d_64_weights_2_d1 => save_variables_locally_U0_conv2d_64_weights_2_d1,
        conv2d_64_weights_3_address1 => save_variables_locally_U0_conv2d_64_weights_3_address1,
        conv2d_64_weights_3_ce1 => save_variables_locally_U0_conv2d_64_weights_3_ce1,
        conv2d_64_weights_3_we1 => save_variables_locally_U0_conv2d_64_weights_3_we1,
        conv2d_64_weights_3_d1 => save_variables_locally_U0_conv2d_64_weights_3_d1,
        conv2d_64_weights_4_address1 => save_variables_locally_U0_conv2d_64_weights_4_address1,
        conv2d_64_weights_4_ce1 => save_variables_locally_U0_conv2d_64_weights_4_ce1,
        conv2d_64_weights_4_we1 => save_variables_locally_U0_conv2d_64_weights_4_we1,
        conv2d_64_weights_4_d1 => save_variables_locally_U0_conv2d_64_weights_4_d1,
        conv2d_64_weights_5_address1 => save_variables_locally_U0_conv2d_64_weights_5_address1,
        conv2d_64_weights_5_ce1 => save_variables_locally_U0_conv2d_64_weights_5_ce1,
        conv2d_64_weights_5_we1 => save_variables_locally_U0_conv2d_64_weights_5_we1,
        conv2d_64_weights_5_d1 => save_variables_locally_U0_conv2d_64_weights_5_d1,
        conv2d_64_weights_6_address1 => save_variables_locally_U0_conv2d_64_weights_6_address1,
        conv2d_64_weights_6_ce1 => save_variables_locally_U0_conv2d_64_weights_6_ce1,
        conv2d_64_weights_6_we1 => save_variables_locally_U0_conv2d_64_weights_6_we1,
        conv2d_64_weights_6_d1 => save_variables_locally_U0_conv2d_64_weights_6_d1,
        conv2d_64_weights_7_address1 => save_variables_locally_U0_conv2d_64_weights_7_address1,
        conv2d_64_weights_7_ce1 => save_variables_locally_U0_conv2d_64_weights_7_ce1,
        conv2d_64_weights_7_we1 => save_variables_locally_U0_conv2d_64_weights_7_we1,
        conv2d_64_weights_7_d1 => save_variables_locally_U0_conv2d_64_weights_7_d1,
        conv2d_64_weights_8_address1 => save_variables_locally_U0_conv2d_64_weights_8_address1,
        conv2d_64_weights_8_ce1 => save_variables_locally_U0_conv2d_64_weights_8_ce1,
        conv2d_64_weights_8_we1 => save_variables_locally_U0_conv2d_64_weights_8_we1,
        conv2d_64_weights_8_d1 => save_variables_locally_U0_conv2d_64_weights_8_d1,
        conv2d_64_weights_9_address1 => save_variables_locally_U0_conv2d_64_weights_9_address1,
        conv2d_64_weights_9_ce1 => save_variables_locally_U0_conv2d_64_weights_9_ce1,
        conv2d_64_weights_9_we1 => save_variables_locally_U0_conv2d_64_weights_9_we1,
        conv2d_64_weights_9_d1 => save_variables_locally_U0_conv2d_64_weights_9_d1,
        conv2d_64_weights_10_address1 => save_variables_locally_U0_conv2d_64_weights_10_address1,
        conv2d_64_weights_10_ce1 => save_variables_locally_U0_conv2d_64_weights_10_ce1,
        conv2d_64_weights_10_we1 => save_variables_locally_U0_conv2d_64_weights_10_we1,
        conv2d_64_weights_10_d1 => save_variables_locally_U0_conv2d_64_weights_10_d1,
        conv2d_64_weights_11_address1 => save_variables_locally_U0_conv2d_64_weights_11_address1,
        conv2d_64_weights_11_ce1 => save_variables_locally_U0_conv2d_64_weights_11_ce1,
        conv2d_64_weights_11_we1 => save_variables_locally_U0_conv2d_64_weights_11_we1,
        conv2d_64_weights_11_d1 => save_variables_locally_U0_conv2d_64_weights_11_d1,
        conv2d_64_weights_12_address1 => save_variables_locally_U0_conv2d_64_weights_12_address1,
        conv2d_64_weights_12_ce1 => save_variables_locally_U0_conv2d_64_weights_12_ce1,
        conv2d_64_weights_12_we1 => save_variables_locally_U0_conv2d_64_weights_12_we1,
        conv2d_64_weights_12_d1 => save_variables_locally_U0_conv2d_64_weights_12_d1,
        conv2d_64_weights_13_address1 => save_variables_locally_U0_conv2d_64_weights_13_address1,
        conv2d_64_weights_13_ce1 => save_variables_locally_U0_conv2d_64_weights_13_ce1,
        conv2d_64_weights_13_we1 => save_variables_locally_U0_conv2d_64_weights_13_we1,
        conv2d_64_weights_13_d1 => save_variables_locally_U0_conv2d_64_weights_13_d1,
        conv2d_64_weights_14_address1 => save_variables_locally_U0_conv2d_64_weights_14_address1,
        conv2d_64_weights_14_ce1 => save_variables_locally_U0_conv2d_64_weights_14_ce1,
        conv2d_64_weights_14_we1 => save_variables_locally_U0_conv2d_64_weights_14_we1,
        conv2d_64_weights_14_d1 => save_variables_locally_U0_conv2d_64_weights_14_d1,
        conv2d_64_weights_15_address1 => save_variables_locally_U0_conv2d_64_weights_15_address1,
        conv2d_64_weights_15_ce1 => save_variables_locally_U0_conv2d_64_weights_15_ce1,
        conv2d_64_weights_15_we1 => save_variables_locally_U0_conv2d_64_weights_15_we1,
        conv2d_64_weights_15_d1 => save_variables_locally_U0_conv2d_64_weights_15_d1,
        conv2d_64_weights_16_address1 => save_variables_locally_U0_conv2d_64_weights_16_address1,
        conv2d_64_weights_16_ce1 => save_variables_locally_U0_conv2d_64_weights_16_ce1,
        conv2d_64_weights_16_we1 => save_variables_locally_U0_conv2d_64_weights_16_we1,
        conv2d_64_weights_16_d1 => save_variables_locally_U0_conv2d_64_weights_16_d1,
        conv2d_64_weights_17_address1 => save_variables_locally_U0_conv2d_64_weights_17_address1,
        conv2d_64_weights_17_ce1 => save_variables_locally_U0_conv2d_64_weights_17_ce1,
        conv2d_64_weights_17_we1 => save_variables_locally_U0_conv2d_64_weights_17_we1,
        conv2d_64_weights_17_d1 => save_variables_locally_U0_conv2d_64_weights_17_d1,
        conv2d_64_weights_18_address1 => save_variables_locally_U0_conv2d_64_weights_18_address1,
        conv2d_64_weights_18_ce1 => save_variables_locally_U0_conv2d_64_weights_18_ce1,
        conv2d_64_weights_18_we1 => save_variables_locally_U0_conv2d_64_weights_18_we1,
        conv2d_64_weights_18_d1 => save_variables_locally_U0_conv2d_64_weights_18_d1,
        conv2d_64_weights_19_address1 => save_variables_locally_U0_conv2d_64_weights_19_address1,
        conv2d_64_weights_19_ce1 => save_variables_locally_U0_conv2d_64_weights_19_ce1,
        conv2d_64_weights_19_we1 => save_variables_locally_U0_conv2d_64_weights_19_we1,
        conv2d_64_weights_19_d1 => save_variables_locally_U0_conv2d_64_weights_19_d1,
        conv2d_64_weights_20_address1 => save_variables_locally_U0_conv2d_64_weights_20_address1,
        conv2d_64_weights_20_ce1 => save_variables_locally_U0_conv2d_64_weights_20_ce1,
        conv2d_64_weights_20_we1 => save_variables_locally_U0_conv2d_64_weights_20_we1,
        conv2d_64_weights_20_d1 => save_variables_locally_U0_conv2d_64_weights_20_d1,
        conv2d_64_weights_21_address1 => save_variables_locally_U0_conv2d_64_weights_21_address1,
        conv2d_64_weights_21_ce1 => save_variables_locally_U0_conv2d_64_weights_21_ce1,
        conv2d_64_weights_21_we1 => save_variables_locally_U0_conv2d_64_weights_21_we1,
        conv2d_64_weights_21_d1 => save_variables_locally_U0_conv2d_64_weights_21_d1,
        conv2d_64_weights_22_address1 => save_variables_locally_U0_conv2d_64_weights_22_address1,
        conv2d_64_weights_22_ce1 => save_variables_locally_U0_conv2d_64_weights_22_ce1,
        conv2d_64_weights_22_we1 => save_variables_locally_U0_conv2d_64_weights_22_we1,
        conv2d_64_weights_22_d1 => save_variables_locally_U0_conv2d_64_weights_22_d1,
        conv2d_64_weights_23_address1 => save_variables_locally_U0_conv2d_64_weights_23_address1,
        conv2d_64_weights_23_ce1 => save_variables_locally_U0_conv2d_64_weights_23_ce1,
        conv2d_64_weights_23_we1 => save_variables_locally_U0_conv2d_64_weights_23_we1,
        conv2d_64_weights_23_d1 => save_variables_locally_U0_conv2d_64_weights_23_d1,
        conv2d_64_weights_24_address1 => save_variables_locally_U0_conv2d_64_weights_24_address1,
        conv2d_64_weights_24_ce1 => save_variables_locally_U0_conv2d_64_weights_24_ce1,
        conv2d_64_weights_24_we1 => save_variables_locally_U0_conv2d_64_weights_24_we1,
        conv2d_64_weights_24_d1 => save_variables_locally_U0_conv2d_64_weights_24_d1,
        conv2d_64_weights_25_address1 => save_variables_locally_U0_conv2d_64_weights_25_address1,
        conv2d_64_weights_25_ce1 => save_variables_locally_U0_conv2d_64_weights_25_ce1,
        conv2d_64_weights_25_we1 => save_variables_locally_U0_conv2d_64_weights_25_we1,
        conv2d_64_weights_25_d1 => save_variables_locally_U0_conv2d_64_weights_25_d1,
        conv2d_64_weights_26_address1 => save_variables_locally_U0_conv2d_64_weights_26_address1,
        conv2d_64_weights_26_ce1 => save_variables_locally_U0_conv2d_64_weights_26_ce1,
        conv2d_64_weights_26_we1 => save_variables_locally_U0_conv2d_64_weights_26_we1,
        conv2d_64_weights_26_d1 => save_variables_locally_U0_conv2d_64_weights_26_d1,
        conv2d_64_weights_27_address1 => save_variables_locally_U0_conv2d_64_weights_27_address1,
        conv2d_64_weights_27_ce1 => save_variables_locally_U0_conv2d_64_weights_27_ce1,
        conv2d_64_weights_27_we1 => save_variables_locally_U0_conv2d_64_weights_27_we1,
        conv2d_64_weights_27_d1 => save_variables_locally_U0_conv2d_64_weights_27_d1,
        conv2d_64_weights_28_address1 => save_variables_locally_U0_conv2d_64_weights_28_address1,
        conv2d_64_weights_28_ce1 => save_variables_locally_U0_conv2d_64_weights_28_ce1,
        conv2d_64_weights_28_we1 => save_variables_locally_U0_conv2d_64_weights_28_we1,
        conv2d_64_weights_28_d1 => save_variables_locally_U0_conv2d_64_weights_28_d1,
        conv2d_64_weights_29_address1 => save_variables_locally_U0_conv2d_64_weights_29_address1,
        conv2d_64_weights_29_ce1 => save_variables_locally_U0_conv2d_64_weights_29_ce1,
        conv2d_64_weights_29_we1 => save_variables_locally_U0_conv2d_64_weights_29_we1,
        conv2d_64_weights_29_d1 => save_variables_locally_U0_conv2d_64_weights_29_d1,
        conv2d_64_weights_30_address1 => save_variables_locally_U0_conv2d_64_weights_30_address1,
        conv2d_64_weights_30_ce1 => save_variables_locally_U0_conv2d_64_weights_30_ce1,
        conv2d_64_weights_30_we1 => save_variables_locally_U0_conv2d_64_weights_30_we1,
        conv2d_64_weights_30_d1 => save_variables_locally_U0_conv2d_64_weights_30_d1,
        conv2d_64_weights_31_address1 => save_variables_locally_U0_conv2d_64_weights_31_address1,
        conv2d_64_weights_31_ce1 => save_variables_locally_U0_conv2d_64_weights_31_ce1,
        conv2d_64_weights_31_we1 => save_variables_locally_U0_conv2d_64_weights_31_we1,
        conv2d_64_weights_31_d1 => save_variables_locally_U0_conv2d_64_weights_31_d1,
        conv2d_64_biases_address0 => save_variables_locally_U0_conv2d_64_biases_address0,
        conv2d_64_biases_ce0 => save_variables_locally_U0_conv2d_64_biases_ce0,
        conv2d_64_biases_we0 => save_variables_locally_U0_conv2d_64_biases_we0,
        conv2d_64_biases_d0 => save_variables_locally_U0_conv2d_64_biases_d0,
        dense_weights_0_address0 => save_variables_locally_U0_dense_weights_0_address0,
        dense_weights_0_ce0 => save_variables_locally_U0_dense_weights_0_ce0,
        dense_weights_0_we0 => save_variables_locally_U0_dense_weights_0_we0,
        dense_weights_0_d0 => save_variables_locally_U0_dense_weights_0_d0,
        dense_weights_1_address0 => save_variables_locally_U0_dense_weights_1_address0,
        dense_weights_1_ce0 => save_variables_locally_U0_dense_weights_1_ce0,
        dense_weights_1_we0 => save_variables_locally_U0_dense_weights_1_we0,
        dense_weights_1_d0 => save_variables_locally_U0_dense_weights_1_d0,
        dense_weights_2_address0 => save_variables_locally_U0_dense_weights_2_address0,
        dense_weights_2_ce0 => save_variables_locally_U0_dense_weights_2_ce0,
        dense_weights_2_we0 => save_variables_locally_U0_dense_weights_2_we0,
        dense_weights_2_d0 => save_variables_locally_U0_dense_weights_2_d0,
        dense_weights_3_address0 => save_variables_locally_U0_dense_weights_3_address0,
        dense_weights_3_ce0 => save_variables_locally_U0_dense_weights_3_ce0,
        dense_weights_3_we0 => save_variables_locally_U0_dense_weights_3_we0,
        dense_weights_3_d0 => save_variables_locally_U0_dense_weights_3_d0,
        dense_weights_4_address0 => save_variables_locally_U0_dense_weights_4_address0,
        dense_weights_4_ce0 => save_variables_locally_U0_dense_weights_4_ce0,
        dense_weights_4_we0 => save_variables_locally_U0_dense_weights_4_we0,
        dense_weights_4_d0 => save_variables_locally_U0_dense_weights_4_d0,
        dense_weights_5_address0 => save_variables_locally_U0_dense_weights_5_address0,
        dense_weights_5_ce0 => save_variables_locally_U0_dense_weights_5_ce0,
        dense_weights_5_we0 => save_variables_locally_U0_dense_weights_5_we0,
        dense_weights_5_d0 => save_variables_locally_U0_dense_weights_5_d0,
        dense_weights_6_address0 => save_variables_locally_U0_dense_weights_6_address0,
        dense_weights_6_ce0 => save_variables_locally_U0_dense_weights_6_ce0,
        dense_weights_6_we0 => save_variables_locally_U0_dense_weights_6_we0,
        dense_weights_6_d0 => save_variables_locally_U0_dense_weights_6_d0,
        dense_weights_7_address0 => save_variables_locally_U0_dense_weights_7_address0,
        dense_weights_7_ce0 => save_variables_locally_U0_dense_weights_7_ce0,
        dense_weights_7_we0 => save_variables_locally_U0_dense_weights_7_we0,
        dense_weights_7_d0 => save_variables_locally_U0_dense_weights_7_d0,
        dense_biases_address0 => save_variables_locally_U0_dense_biases_address0,
        dense_biases_ce0 => save_variables_locally_U0_dense_biases_ce0,
        dense_biases_we0 => save_variables_locally_U0_dense_biases_we0,
        dense_biases_d0 => save_variables_locally_U0_dense_biases_d0,
        softmax_weights_0_address0 => save_variables_locally_U0_softmax_weights_0_address0,
        softmax_weights_0_ce0 => save_variables_locally_U0_softmax_weights_0_ce0,
        softmax_weights_0_we0 => save_variables_locally_U0_softmax_weights_0_we0,
        softmax_weights_0_d0 => save_variables_locally_U0_softmax_weights_0_d0,
        softmax_weights_1_address0 => save_variables_locally_U0_softmax_weights_1_address0,
        softmax_weights_1_ce0 => save_variables_locally_U0_softmax_weights_1_ce0,
        softmax_weights_1_we0 => save_variables_locally_U0_softmax_weights_1_we0,
        softmax_weights_1_d0 => save_variables_locally_U0_softmax_weights_1_d0,
        softmax_weights_2_address0 => save_variables_locally_U0_softmax_weights_2_address0,
        softmax_weights_2_ce0 => save_variables_locally_U0_softmax_weights_2_ce0,
        softmax_weights_2_we0 => save_variables_locally_U0_softmax_weights_2_we0,
        softmax_weights_2_d0 => save_variables_locally_U0_softmax_weights_2_d0,
        softmax_biases_address0 => save_variables_locally_U0_softmax_biases_address0,
        softmax_biases_ce0 => save_variables_locally_U0_softmax_biases_ce0,
        softmax_biases_we0 => save_variables_locally_U0_softmax_biases_we0,
        softmax_biases_d0 => save_variables_locally_U0_softmax_biases_d0);

    create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0 : component accel_create_window_stream_conv2d_1c_float_28u_28u_3u_3u_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0_ap_start,
        start_full_n => start_for_pad_windows_1c_float_28u_28u_3u_3u_32u_U0_full_n,
        ap_done => create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0_ap_done,
        ap_continue => create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0_ap_continue,
        ap_idle => create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0_ap_idle,
        ap_ready => create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0_ap_ready,
        input_stream_TVALID => input_stream_TVALID,
        conv2d_32_window_stream_din => create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0_conv2d_32_window_stream_din,
        conv2d_32_window_stream_num_data_valid => conv2d_32_window_stream_num_data_valid,
        conv2d_32_window_stream_fifo_cap => conv2d_32_window_stream_fifo_cap,
        conv2d_32_window_stream_full_n => conv2d_32_window_stream_full_n,
        conv2d_32_window_stream_write => create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0_conv2d_32_window_stream_write,
        start_out => create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0_start_out,
        start_write => create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0_start_write,
        input_stream_TDATA => input_stream_TDATA,
        input_stream_TREADY => create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0_input_stream_TREADY,
        input_stream_TKEEP => input_stream_TKEEP,
        input_stream_TSTRB => input_stream_TSTRB,
        input_stream_TLAST => input_stream_TLAST);

    pad_windows_1c_float_28u_28u_3u_3u_32u_U0 : component accel_pad_windows_1c_float_28u_28u_3u_3u_32u_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => pad_windows_1c_float_28u_28u_3u_3u_32u_U0_ap_start,
        ap_done => pad_windows_1c_float_28u_28u_3u_3u_32u_U0_ap_done,
        ap_continue => pad_windows_1c_float_28u_28u_3u_3u_32u_U0_ap_continue,
        ap_idle => pad_windows_1c_float_28u_28u_3u_3u_32u_U0_ap_idle,
        ap_ready => pad_windows_1c_float_28u_28u_3u_3u_32u_U0_ap_ready,
        conv2d_32_window_stream_dout => conv2d_32_window_stream_dout,
        conv2d_32_window_stream_num_data_valid => conv2d_32_window_stream_num_data_valid,
        conv2d_32_window_stream_fifo_cap => conv2d_32_window_stream_fifo_cap,
        conv2d_32_window_stream_empty_n => conv2d_32_window_stream_empty_n,
        conv2d_32_window_stream_read => pad_windows_1c_float_28u_28u_3u_3u_32u_U0_conv2d_32_window_stream_read,
        conv2d_32_padded_window_stream_din => pad_windows_1c_float_28u_28u_3u_3u_32u_U0_conv2d_32_padded_window_stream_din,
        conv2d_32_padded_window_stream_num_data_valid => conv2d_32_padded_window_stream_num_data_valid,
        conv2d_32_padded_window_stream_fifo_cap => conv2d_32_padded_window_stream_fifo_cap,
        conv2d_32_padded_window_stream_full_n => conv2d_32_padded_window_stream_full_n,
        conv2d_32_padded_window_stream_write => pad_windows_1c_float_28u_28u_3u_3u_32u_U0_conv2d_32_padded_window_stream_write);

    conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0 : component accel_conv2d_sum_1c_float_28u_28u_3u_3u_32u_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_ap_start,
        start_full_n => start_for_conv2d_activate_1c_28u_28u_3u_3u_32u_U0_full_n,
        ap_done => conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_ap_done,
        ap_continue => conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_ap_continue,
        ap_idle => conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_ap_idle,
        ap_ready => conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_ap_ready,
        start_out => conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_start_out,
        start_write => conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_start_write,
        conv2d_32_padded_window_stream_dout => conv2d_32_padded_window_stream_dout,
        conv2d_32_padded_window_stream_num_data_valid => conv2d_32_padded_window_stream_num_data_valid,
        conv2d_32_padded_window_stream_fifo_cap => conv2d_32_padded_window_stream_fifo_cap,
        conv2d_32_padded_window_stream_empty_n => conv2d_32_padded_window_stream_empty_n,
        conv2d_32_padded_window_stream_read => conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_conv2d_32_padded_window_stream_read,
        weights_address0 => conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_weights_address0,
        weights_ce0 => conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_weights_ce0,
        weights_q0 => conv2d_32_weights_t_q0,
        weights_address1 => conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_weights_address1,
        weights_ce1 => conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_weights_ce1,
        weights_q1 => conv2d_32_weights_t_q1,
        biases_address0 => conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_biases_address0,
        biases_ce0 => conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_biases_ce0,
        biases_q0 => conv2d_32_biases_t_q0,
        biases_address1 => conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_biases_address1,
        biases_ce1 => conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_biases_ce1,
        biases_q1 => conv2d_32_biases_t_q1,
        kernel_sums136_din => conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_kernel_sums136_din,
        kernel_sums136_num_data_valid => kernel_sums_num_data_valid,
        kernel_sums136_fifo_cap => kernel_sums_fifo_cap,
        kernel_sums136_full_n => kernel_sums_full_n,
        kernel_sums136_write => conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_kernel_sums136_write);

    conv2d_activate_1c_28u_28u_3u_3u_32u_U0 : component accel_conv2d_activate_1c_28u_28u_3u_3u_32u_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv2d_activate_1c_28u_28u_3u_3u_32u_U0_ap_start,
        start_full_n => start_for_create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_full_n,
        ap_done => conv2d_activate_1c_28u_28u_3u_3u_32u_U0_ap_done,
        ap_continue => conv2d_activate_1c_28u_28u_3u_3u_32u_U0_ap_continue,
        ap_idle => conv2d_activate_1c_28u_28u_3u_3u_32u_U0_ap_idle,
        ap_ready => conv2d_activate_1c_28u_28u_3u_3u_32u_U0_ap_ready,
        kernel_sums136_dout => kernel_sums_dout,
        kernel_sums136_num_data_valid => kernel_sums_num_data_valid,
        kernel_sums136_fifo_cap => kernel_sums_fifo_cap,
        kernel_sums136_empty_n => kernel_sums_empty_n,
        kernel_sums136_read => conv2d_activate_1c_28u_28u_3u_3u_32u_U0_kernel_sums136_read,
        conv2d_32_feature_map_stream122_din => conv2d_activate_1c_28u_28u_3u_3u_32u_U0_conv2d_32_feature_map_stream122_din,
        conv2d_32_feature_map_stream122_num_data_valid => conv2d_32_feature_map_stream_num_data_valid,
        conv2d_32_feature_map_stream122_fifo_cap => conv2d_32_feature_map_stream_fifo_cap,
        conv2d_32_feature_map_stream122_full_n => conv2d_32_feature_map_stream_full_n,
        conv2d_32_feature_map_stream122_write => conv2d_activate_1c_28u_28u_3u_3u_32u_U0_conv2d_32_feature_map_stream122_write,
        conv2d_32_activations_stream123_din => conv2d_activate_1c_28u_28u_3u_3u_32u_U0_conv2d_32_activations_stream123_din,
        conv2d_32_activations_stream123_num_data_valid => conv2d_32_activations_stream_num_data_valid,
        conv2d_32_activations_stream123_fifo_cap => conv2d_32_activations_stream_fifo_cap,
        conv2d_32_activations_stream123_full_n => conv2d_32_activations_stream_full_n,
        conv2d_32_activations_stream123_write => conv2d_activate_1c_28u_28u_3u_3u_32u_U0_conv2d_32_activations_stream123_write,
        conv2d_32_f_map_out130_din => conv2d_activate_1c_28u_28u_3u_3u_32u_U0_conv2d_32_f_map_out130_din,
        conv2d_32_f_map_out130_num_data_valid => conv2d_32_f_map_out_num_data_valid,
        conv2d_32_f_map_out130_fifo_cap => conv2d_32_f_map_out_fifo_cap,
        conv2d_32_f_map_out130_full_n => conv2d_32_f_map_out_full_n,
        conv2d_32_f_map_out130_write => conv2d_activate_1c_28u_28u_3u_3u_32u_U0_conv2d_32_f_map_out130_write,
        start_out => conv2d_activate_1c_28u_28u_3u_3u_32u_U0_start_out,
        start_write => conv2d_activate_1c_28u_28u_3u_3u_32u_U0_start_write);

    create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0 : component accel_create_window_stream_maxp2d_28u_28u_32u_2u_2u_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_ap_start,
        start_full_n => start_for_maxp2d_6272u_2u_2u_U0_full_n,
        ap_done => create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_ap_done,
        ap_continue => create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_ap_continue,
        ap_idle => create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_ap_idle,
        ap_ready => create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_ap_ready,
        conv2d_32_feature_map_stream122_dout => conv2d_32_feature_map_stream_dout,
        conv2d_32_feature_map_stream122_num_data_valid => conv2d_32_feature_map_stream_num_data_valid,
        conv2d_32_feature_map_stream122_fifo_cap => conv2d_32_feature_map_stream_fifo_cap,
        conv2d_32_feature_map_stream122_empty_n => conv2d_32_feature_map_stream_empty_n,
        conv2d_32_feature_map_stream122_read => create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_conv2d_32_feature_map_stream122_read,
        maxp2d_32_window_stream_din => create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_maxp2d_32_window_stream_din,
        maxp2d_32_window_stream_num_data_valid => maxp2d_32_window_stream_num_data_valid,
        maxp2d_32_window_stream_fifo_cap => maxp2d_32_window_stream_fifo_cap,
        maxp2d_32_window_stream_full_n => maxp2d_32_window_stream_full_n,
        maxp2d_32_window_stream_write => create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_maxp2d_32_window_stream_write,
        start_out => create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_start_out,
        start_write => create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_start_write);

    maxp2d_6272u_2u_2u_U0 : component accel_maxp2d_6272u_2u_2u_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => maxp2d_6272u_2u_2u_U0_ap_start,
        start_full_n => start_for_create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_full_n,
        ap_done => maxp2d_6272u_2u_2u_U0_ap_done,
        ap_continue => maxp2d_6272u_2u_2u_U0_ap_continue,
        ap_idle => maxp2d_6272u_2u_2u_U0_ap_idle,
        ap_ready => maxp2d_6272u_2u_2u_U0_ap_ready,
        maxp2d_32_window_stream_dout => maxp2d_32_window_stream_dout,
        maxp2d_32_window_stream_num_data_valid => maxp2d_32_window_stream_num_data_valid,
        maxp2d_32_window_stream_fifo_cap => maxp2d_32_window_stream_fifo_cap,
        maxp2d_32_window_stream_empty_n => maxp2d_32_window_stream_empty_n,
        maxp2d_32_window_stream_read => maxp2d_6272u_2u_2u_U0_maxp2d_32_window_stream_read,
        maxp2d_32_feature_map_stream124_din => maxp2d_6272u_2u_2u_U0_maxp2d_32_feature_map_stream124_din,
        maxp2d_32_feature_map_stream124_num_data_valid => maxp2d_32_feature_map_stream_num_data_valid,
        maxp2d_32_feature_map_stream124_fifo_cap => maxp2d_32_feature_map_stream_fifo_cap,
        maxp2d_32_feature_map_stream124_full_n => maxp2d_32_feature_map_stream_full_n,
        maxp2d_32_feature_map_stream124_write => maxp2d_6272u_2u_2u_U0_maxp2d_32_feature_map_stream124_write,
        maxp2d_32_activations_window_stream_din => maxp2d_6272u_2u_2u_U0_maxp2d_32_activations_window_stream_din,
        maxp2d_32_activations_window_stream_num_data_valid => maxp2d_32_activations_window_stream_num_data_valid,
        maxp2d_32_activations_window_stream_fifo_cap => maxp2d_32_activations_window_stream_fifo_cap,
        maxp2d_32_activations_window_stream_full_n => maxp2d_32_activations_window_stream_full_n,
        maxp2d_32_activations_window_stream_write => maxp2d_6272u_2u_2u_U0_maxp2d_32_activations_window_stream_write,
        maxp2d_32_f_map_out131_din => maxp2d_6272u_2u_2u_U0_maxp2d_32_f_map_out131_din,
        maxp2d_32_f_map_out131_num_data_valid => maxp2d_32_f_map_out_num_data_valid,
        maxp2d_32_f_map_out131_fifo_cap => maxp2d_32_f_map_out_fifo_cap,
        maxp2d_32_f_map_out131_full_n => maxp2d_32_f_map_out_full_n,
        maxp2d_32_f_map_out131_write => maxp2d_6272u_2u_2u_U0_maxp2d_32_f_map_out131_write,
        start_out => maxp2d_6272u_2u_2u_U0_start_out,
        start_write => maxp2d_6272u_2u_2u_U0_start_write);

    create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0 : component accel_create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_ap_start,
        start_full_n => start_for_pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_full_n,
        ap_done => create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_ap_done,
        ap_continue => create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_ap_continue,
        ap_idle => create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_ap_idle,
        ap_ready => create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_ap_ready,
        maxp2d_32_feature_map_stream124_dout => maxp2d_32_feature_map_stream_dout,
        maxp2d_32_feature_map_stream124_num_data_valid => maxp2d_32_feature_map_stream_num_data_valid,
        maxp2d_32_feature_map_stream124_fifo_cap => maxp2d_32_feature_map_stream_fifo_cap,
        maxp2d_32_feature_map_stream124_empty_n => maxp2d_32_feature_map_stream_empty_n,
        maxp2d_32_feature_map_stream124_read => create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_maxp2d_32_feature_map_stream124_read,
        conv2d_64_window_stream_din => create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_conv2d_64_window_stream_din,
        conv2d_64_window_stream_num_data_valid => conv2d_64_window_stream_num_data_valid,
        conv2d_64_window_stream_fifo_cap => conv2d_64_window_stream_fifo_cap,
        conv2d_64_window_stream_full_n => conv2d_64_window_stream_full_n,
        conv2d_64_window_stream_write => create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_conv2d_64_window_stream_write,
        start_out => create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_start_out,
        start_write => create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_start_write);

    pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0 : component accel_pad_windows_mc_float_14u_14u_32u_3u_3u_64u_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_ap_start,
        start_full_n => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_start_full_n,
        ap_done => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_ap_done,
        ap_continue => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_ap_continue,
        ap_idle => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_ap_idle,
        ap_ready => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_ap_ready,
        conv2d_64_window_stream_dout => conv2d_64_window_stream_dout,
        conv2d_64_window_stream_num_data_valid => conv2d_64_window_stream_num_data_valid,
        conv2d_64_window_stream_fifo_cap => conv2d_64_window_stream_fifo_cap,
        conv2d_64_window_stream_empty_n => conv2d_64_window_stream_empty_n,
        conv2d_64_window_stream_read => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_window_stream_read,
        conv2d_64_padded_window_stream_30_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_30_din,
        conv2d_64_padded_window_stream_30_num_data_valid => conv2d_64_padded_window_stream_30_num_data_valid,
        conv2d_64_padded_window_stream_30_fifo_cap => conv2d_64_padded_window_stream_30_fifo_cap,
        conv2d_64_padded_window_stream_30_full_n => conv2d_64_padded_window_stream_30_full_n,
        conv2d_64_padded_window_stream_30_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_30_write,
        conv2d_64_padded_window_stream_29_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_29_din,
        conv2d_64_padded_window_stream_29_num_data_valid => conv2d_64_padded_window_stream_29_num_data_valid,
        conv2d_64_padded_window_stream_29_fifo_cap => conv2d_64_padded_window_stream_29_fifo_cap,
        conv2d_64_padded_window_stream_29_full_n => conv2d_64_padded_window_stream_29_full_n,
        conv2d_64_padded_window_stream_29_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_29_write,
        conv2d_64_padded_window_stream_28_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_28_din,
        conv2d_64_padded_window_stream_28_num_data_valid => conv2d_64_padded_window_stream_28_num_data_valid,
        conv2d_64_padded_window_stream_28_fifo_cap => conv2d_64_padded_window_stream_28_fifo_cap,
        conv2d_64_padded_window_stream_28_full_n => conv2d_64_padded_window_stream_28_full_n,
        conv2d_64_padded_window_stream_28_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_28_write,
        conv2d_64_padded_window_stream_27_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_27_din,
        conv2d_64_padded_window_stream_27_num_data_valid => conv2d_64_padded_window_stream_27_num_data_valid,
        conv2d_64_padded_window_stream_27_fifo_cap => conv2d_64_padded_window_stream_27_fifo_cap,
        conv2d_64_padded_window_stream_27_full_n => conv2d_64_padded_window_stream_27_full_n,
        conv2d_64_padded_window_stream_27_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_27_write,
        conv2d_64_padded_window_stream_26_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_26_din,
        conv2d_64_padded_window_stream_26_num_data_valid => conv2d_64_padded_window_stream_26_num_data_valid,
        conv2d_64_padded_window_stream_26_fifo_cap => conv2d_64_padded_window_stream_26_fifo_cap,
        conv2d_64_padded_window_stream_26_full_n => conv2d_64_padded_window_stream_26_full_n,
        conv2d_64_padded_window_stream_26_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_26_write,
        conv2d_64_padded_window_stream_25_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_25_din,
        conv2d_64_padded_window_stream_25_num_data_valid => conv2d_64_padded_window_stream_25_num_data_valid,
        conv2d_64_padded_window_stream_25_fifo_cap => conv2d_64_padded_window_stream_25_fifo_cap,
        conv2d_64_padded_window_stream_25_full_n => conv2d_64_padded_window_stream_25_full_n,
        conv2d_64_padded_window_stream_25_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_25_write,
        conv2d_64_padded_window_stream_24_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_24_din,
        conv2d_64_padded_window_stream_24_num_data_valid => conv2d_64_padded_window_stream_24_num_data_valid,
        conv2d_64_padded_window_stream_24_fifo_cap => conv2d_64_padded_window_stream_24_fifo_cap,
        conv2d_64_padded_window_stream_24_full_n => conv2d_64_padded_window_stream_24_full_n,
        conv2d_64_padded_window_stream_24_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_24_write,
        conv2d_64_padded_window_stream_23_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_23_din,
        conv2d_64_padded_window_stream_23_num_data_valid => conv2d_64_padded_window_stream_23_num_data_valid,
        conv2d_64_padded_window_stream_23_fifo_cap => conv2d_64_padded_window_stream_23_fifo_cap,
        conv2d_64_padded_window_stream_23_full_n => conv2d_64_padded_window_stream_23_full_n,
        conv2d_64_padded_window_stream_23_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_23_write,
        conv2d_64_padded_window_stream_22_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_22_din,
        conv2d_64_padded_window_stream_22_num_data_valid => conv2d_64_padded_window_stream_22_num_data_valid,
        conv2d_64_padded_window_stream_22_fifo_cap => conv2d_64_padded_window_stream_22_fifo_cap,
        conv2d_64_padded_window_stream_22_full_n => conv2d_64_padded_window_stream_22_full_n,
        conv2d_64_padded_window_stream_22_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_22_write,
        conv2d_64_padded_window_stream_21_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_21_din,
        conv2d_64_padded_window_stream_21_num_data_valid => conv2d_64_padded_window_stream_21_num_data_valid,
        conv2d_64_padded_window_stream_21_fifo_cap => conv2d_64_padded_window_stream_21_fifo_cap,
        conv2d_64_padded_window_stream_21_full_n => conv2d_64_padded_window_stream_21_full_n,
        conv2d_64_padded_window_stream_21_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_21_write,
        conv2d_64_padded_window_stream_20_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_20_din,
        conv2d_64_padded_window_stream_20_num_data_valid => conv2d_64_padded_window_stream_20_num_data_valid,
        conv2d_64_padded_window_stream_20_fifo_cap => conv2d_64_padded_window_stream_20_fifo_cap,
        conv2d_64_padded_window_stream_20_full_n => conv2d_64_padded_window_stream_20_full_n,
        conv2d_64_padded_window_stream_20_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_20_write,
        conv2d_64_padded_window_stream_19_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_19_din,
        conv2d_64_padded_window_stream_19_num_data_valid => conv2d_64_padded_window_stream_19_num_data_valid,
        conv2d_64_padded_window_stream_19_fifo_cap => conv2d_64_padded_window_stream_19_fifo_cap,
        conv2d_64_padded_window_stream_19_full_n => conv2d_64_padded_window_stream_19_full_n,
        conv2d_64_padded_window_stream_19_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_19_write,
        conv2d_64_padded_window_stream_18_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_18_din,
        conv2d_64_padded_window_stream_18_num_data_valid => conv2d_64_padded_window_stream_18_num_data_valid,
        conv2d_64_padded_window_stream_18_fifo_cap => conv2d_64_padded_window_stream_18_fifo_cap,
        conv2d_64_padded_window_stream_18_full_n => conv2d_64_padded_window_stream_18_full_n,
        conv2d_64_padded_window_stream_18_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_18_write,
        conv2d_64_padded_window_stream_17_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_17_din,
        conv2d_64_padded_window_stream_17_num_data_valid => conv2d_64_padded_window_stream_17_num_data_valid,
        conv2d_64_padded_window_stream_17_fifo_cap => conv2d_64_padded_window_stream_17_fifo_cap,
        conv2d_64_padded_window_stream_17_full_n => conv2d_64_padded_window_stream_17_full_n,
        conv2d_64_padded_window_stream_17_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_17_write,
        conv2d_64_padded_window_stream_16_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_16_din,
        conv2d_64_padded_window_stream_16_num_data_valid => conv2d_64_padded_window_stream_16_num_data_valid,
        conv2d_64_padded_window_stream_16_fifo_cap => conv2d_64_padded_window_stream_16_fifo_cap,
        conv2d_64_padded_window_stream_16_full_n => conv2d_64_padded_window_stream_16_full_n,
        conv2d_64_padded_window_stream_16_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_16_write,
        conv2d_64_padded_window_stream_15_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_15_din,
        conv2d_64_padded_window_stream_15_num_data_valid => conv2d_64_padded_window_stream_15_num_data_valid,
        conv2d_64_padded_window_stream_15_fifo_cap => conv2d_64_padded_window_stream_15_fifo_cap,
        conv2d_64_padded_window_stream_15_full_n => conv2d_64_padded_window_stream_15_full_n,
        conv2d_64_padded_window_stream_15_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_15_write,
        conv2d_64_padded_window_stream_14_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_14_din,
        conv2d_64_padded_window_stream_14_num_data_valid => conv2d_64_padded_window_stream_14_num_data_valid,
        conv2d_64_padded_window_stream_14_fifo_cap => conv2d_64_padded_window_stream_14_fifo_cap,
        conv2d_64_padded_window_stream_14_full_n => conv2d_64_padded_window_stream_14_full_n,
        conv2d_64_padded_window_stream_14_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_14_write,
        conv2d_64_padded_window_stream_13_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_13_din,
        conv2d_64_padded_window_stream_13_num_data_valid => conv2d_64_padded_window_stream_13_num_data_valid,
        conv2d_64_padded_window_stream_13_fifo_cap => conv2d_64_padded_window_stream_13_fifo_cap,
        conv2d_64_padded_window_stream_13_full_n => conv2d_64_padded_window_stream_13_full_n,
        conv2d_64_padded_window_stream_13_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_13_write,
        conv2d_64_padded_window_stream_12_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_12_din,
        conv2d_64_padded_window_stream_12_num_data_valid => conv2d_64_padded_window_stream_12_num_data_valid,
        conv2d_64_padded_window_stream_12_fifo_cap => conv2d_64_padded_window_stream_12_fifo_cap,
        conv2d_64_padded_window_stream_12_full_n => conv2d_64_padded_window_stream_12_full_n,
        conv2d_64_padded_window_stream_12_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_12_write,
        conv2d_64_padded_window_stream_11_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_11_din,
        conv2d_64_padded_window_stream_11_num_data_valid => conv2d_64_padded_window_stream_11_num_data_valid,
        conv2d_64_padded_window_stream_11_fifo_cap => conv2d_64_padded_window_stream_11_fifo_cap,
        conv2d_64_padded_window_stream_11_full_n => conv2d_64_padded_window_stream_11_full_n,
        conv2d_64_padded_window_stream_11_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_11_write,
        conv2d_64_padded_window_stream_10_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_10_din,
        conv2d_64_padded_window_stream_10_num_data_valid => conv2d_64_padded_window_stream_10_num_data_valid,
        conv2d_64_padded_window_stream_10_fifo_cap => conv2d_64_padded_window_stream_10_fifo_cap,
        conv2d_64_padded_window_stream_10_full_n => conv2d_64_padded_window_stream_10_full_n,
        conv2d_64_padded_window_stream_10_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_10_write,
        conv2d_64_padded_window_stream_9_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_9_din,
        conv2d_64_padded_window_stream_9_num_data_valid => conv2d_64_padded_window_stream_9_num_data_valid,
        conv2d_64_padded_window_stream_9_fifo_cap => conv2d_64_padded_window_stream_9_fifo_cap,
        conv2d_64_padded_window_stream_9_full_n => conv2d_64_padded_window_stream_9_full_n,
        conv2d_64_padded_window_stream_9_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_9_write,
        conv2d_64_padded_window_stream_8_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_8_din,
        conv2d_64_padded_window_stream_8_num_data_valid => conv2d_64_padded_window_stream_8_num_data_valid,
        conv2d_64_padded_window_stream_8_fifo_cap => conv2d_64_padded_window_stream_8_fifo_cap,
        conv2d_64_padded_window_stream_8_full_n => conv2d_64_padded_window_stream_8_full_n,
        conv2d_64_padded_window_stream_8_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_8_write,
        conv2d_64_padded_window_stream_7_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_7_din,
        conv2d_64_padded_window_stream_7_num_data_valid => conv2d_64_padded_window_stream_7_num_data_valid,
        conv2d_64_padded_window_stream_7_fifo_cap => conv2d_64_padded_window_stream_7_fifo_cap,
        conv2d_64_padded_window_stream_7_full_n => conv2d_64_padded_window_stream_7_full_n,
        conv2d_64_padded_window_stream_7_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_7_write,
        conv2d_64_padded_window_stream_6_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_6_din,
        conv2d_64_padded_window_stream_6_num_data_valid => conv2d_64_padded_window_stream_6_num_data_valid,
        conv2d_64_padded_window_stream_6_fifo_cap => conv2d_64_padded_window_stream_6_fifo_cap,
        conv2d_64_padded_window_stream_6_full_n => conv2d_64_padded_window_stream_6_full_n,
        conv2d_64_padded_window_stream_6_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_6_write,
        conv2d_64_padded_window_stream_5_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_5_din,
        conv2d_64_padded_window_stream_5_num_data_valid => conv2d_64_padded_window_stream_5_num_data_valid,
        conv2d_64_padded_window_stream_5_fifo_cap => conv2d_64_padded_window_stream_5_fifo_cap,
        conv2d_64_padded_window_stream_5_full_n => conv2d_64_padded_window_stream_5_full_n,
        conv2d_64_padded_window_stream_5_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_5_write,
        conv2d_64_padded_window_stream_4_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_4_din,
        conv2d_64_padded_window_stream_4_num_data_valid => conv2d_64_padded_window_stream_4_num_data_valid,
        conv2d_64_padded_window_stream_4_fifo_cap => conv2d_64_padded_window_stream_4_fifo_cap,
        conv2d_64_padded_window_stream_4_full_n => conv2d_64_padded_window_stream_4_full_n,
        conv2d_64_padded_window_stream_4_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_4_write,
        conv2d_64_padded_window_stream_3_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_3_din,
        conv2d_64_padded_window_stream_3_num_data_valid => conv2d_64_padded_window_stream_3_num_data_valid,
        conv2d_64_padded_window_stream_3_fifo_cap => conv2d_64_padded_window_stream_3_fifo_cap,
        conv2d_64_padded_window_stream_3_full_n => conv2d_64_padded_window_stream_3_full_n,
        conv2d_64_padded_window_stream_3_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_3_write,
        conv2d_64_padded_window_stream_2_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_2_din,
        conv2d_64_padded_window_stream_2_num_data_valid => conv2d_64_padded_window_stream_2_num_data_valid,
        conv2d_64_padded_window_stream_2_fifo_cap => conv2d_64_padded_window_stream_2_fifo_cap,
        conv2d_64_padded_window_stream_2_full_n => conv2d_64_padded_window_stream_2_full_n,
        conv2d_64_padded_window_stream_2_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_2_write,
        conv2d_64_padded_window_stream_1_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_1_din,
        conv2d_64_padded_window_stream_1_num_data_valid => conv2d_64_padded_window_stream_1_num_data_valid,
        conv2d_64_padded_window_stream_1_fifo_cap => conv2d_64_padded_window_stream_1_fifo_cap,
        conv2d_64_padded_window_stream_1_full_n => conv2d_64_padded_window_stream_1_full_n,
        conv2d_64_padded_window_stream_1_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_1_write,
        conv2d_64_padded_window_stream_0_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_0_din,
        conv2d_64_padded_window_stream_0_num_data_valid => conv2d_64_padded_window_stream_0_num_data_valid,
        conv2d_64_padded_window_stream_0_fifo_cap => conv2d_64_padded_window_stream_0_fifo_cap,
        conv2d_64_padded_window_stream_0_full_n => conv2d_64_padded_window_stream_0_full_n,
        conv2d_64_padded_window_stream_0_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_0_write,
        conv2d_64_padded_window_stream_31_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_31_din,
        conv2d_64_padded_window_stream_31_num_data_valid => conv2d_64_padded_window_stream_31_num_data_valid,
        conv2d_64_padded_window_stream_31_fifo_cap => conv2d_64_padded_window_stream_31_fifo_cap,
        conv2d_64_padded_window_stream_31_full_n => conv2d_64_padded_window_stream_31_full_n,
        conv2d_64_padded_window_stream_31_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_31_write,
        start_out => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_start_out,
        start_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_start_write);

    conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0 : component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_ap_start,
        ap_done => conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_ap_done,
        ap_continue => conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_ap_continue,
        ap_idle => conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_ap_idle,
        ap_ready => conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_ap_ready,
        conv2d_64_padded_window_stream_0_dout => conv2d_64_padded_window_stream_0_dout,
        conv2d_64_padded_window_stream_0_num_data_valid => conv2d_64_padded_window_stream_0_num_data_valid,
        conv2d_64_padded_window_stream_0_fifo_cap => conv2d_64_padded_window_stream_0_fifo_cap,
        conv2d_64_padded_window_stream_0_empty_n => conv2d_64_padded_window_stream_0_empty_n,
        conv2d_64_padded_window_stream_0_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_conv2d_64_padded_window_stream_0_read,
        weights_address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_weights_address0,
        weights_ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_weights_ce0,
        weights_q0 => conv2d_64_weights_q0,
        in_channel_map_stream_0_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_in_channel_map_stream_0_din,
        in_channel_map_stream_0_num_data_valid => in_channel_map_stream_0_num_data_valid,
        in_channel_map_stream_0_fifo_cap => in_channel_map_stream_0_fifo_cap,
        in_channel_map_stream_0_full_n => in_channel_map_stream_0_full_n,
        in_channel_map_stream_0_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_in_channel_map_stream_0_write);

    conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0 : component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_ap_start,
        ap_done => conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_ap_done,
        ap_continue => conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_ap_continue,
        ap_idle => conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_ap_idle,
        ap_ready => conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_ap_ready,
        conv2d_64_padded_window_stream_1_dout => conv2d_64_padded_window_stream_1_dout,
        conv2d_64_padded_window_stream_1_num_data_valid => conv2d_64_padded_window_stream_1_num_data_valid,
        conv2d_64_padded_window_stream_1_fifo_cap => conv2d_64_padded_window_stream_1_fifo_cap,
        conv2d_64_padded_window_stream_1_empty_n => conv2d_64_padded_window_stream_1_empty_n,
        conv2d_64_padded_window_stream_1_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_conv2d_64_padded_window_stream_1_read,
        weights_address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_weights_address0,
        weights_ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_weights_ce0,
        weights_q0 => conv2d_64_weights_1_q0,
        in_channel_map_stream_1_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_in_channel_map_stream_1_din,
        in_channel_map_stream_1_num_data_valid => in_channel_map_stream_1_num_data_valid,
        in_channel_map_stream_1_fifo_cap => in_channel_map_stream_1_fifo_cap,
        in_channel_map_stream_1_full_n => in_channel_map_stream_1_full_n,
        in_channel_map_stream_1_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_in_channel_map_stream_1_write);

    conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0 : component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_ap_start,
        ap_done => conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_ap_done,
        ap_continue => conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_ap_continue,
        ap_idle => conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_ap_idle,
        ap_ready => conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_ap_ready,
        conv2d_64_padded_window_stream_2_dout => conv2d_64_padded_window_stream_2_dout,
        conv2d_64_padded_window_stream_2_num_data_valid => conv2d_64_padded_window_stream_2_num_data_valid,
        conv2d_64_padded_window_stream_2_fifo_cap => conv2d_64_padded_window_stream_2_fifo_cap,
        conv2d_64_padded_window_stream_2_empty_n => conv2d_64_padded_window_stream_2_empty_n,
        conv2d_64_padded_window_stream_2_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_conv2d_64_padded_window_stream_2_read,
        weights_address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_weights_address0,
        weights_ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_weights_ce0,
        weights_q0 => conv2d_64_weights_2_q0,
        in_channel_map_stream_2_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_in_channel_map_stream_2_din,
        in_channel_map_stream_2_num_data_valid => in_channel_map_stream_2_num_data_valid,
        in_channel_map_stream_2_fifo_cap => in_channel_map_stream_2_fifo_cap,
        in_channel_map_stream_2_full_n => in_channel_map_stream_2_full_n,
        in_channel_map_stream_2_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_in_channel_map_stream_2_write);

    conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0 : component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_ap_start,
        ap_done => conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_ap_done,
        ap_continue => conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_ap_continue,
        ap_idle => conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_ap_idle,
        ap_ready => conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_ap_ready,
        conv2d_64_padded_window_stream_3_dout => conv2d_64_padded_window_stream_3_dout,
        conv2d_64_padded_window_stream_3_num_data_valid => conv2d_64_padded_window_stream_3_num_data_valid,
        conv2d_64_padded_window_stream_3_fifo_cap => conv2d_64_padded_window_stream_3_fifo_cap,
        conv2d_64_padded_window_stream_3_empty_n => conv2d_64_padded_window_stream_3_empty_n,
        conv2d_64_padded_window_stream_3_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_conv2d_64_padded_window_stream_3_read,
        weights_address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_weights_address0,
        weights_ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_weights_ce0,
        weights_q0 => conv2d_64_weights_3_q0,
        in_channel_map_stream_3_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_in_channel_map_stream_3_din,
        in_channel_map_stream_3_num_data_valid => in_channel_map_stream_3_num_data_valid,
        in_channel_map_stream_3_fifo_cap => in_channel_map_stream_3_fifo_cap,
        in_channel_map_stream_3_full_n => in_channel_map_stream_3_full_n,
        in_channel_map_stream_3_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_in_channel_map_stream_3_write);

    conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0 : component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_ap_start,
        ap_done => conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_ap_done,
        ap_continue => conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_ap_continue,
        ap_idle => conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_ap_idle,
        ap_ready => conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_ap_ready,
        conv2d_64_padded_window_stream_4_dout => conv2d_64_padded_window_stream_4_dout,
        conv2d_64_padded_window_stream_4_num_data_valid => conv2d_64_padded_window_stream_4_num_data_valid,
        conv2d_64_padded_window_stream_4_fifo_cap => conv2d_64_padded_window_stream_4_fifo_cap,
        conv2d_64_padded_window_stream_4_empty_n => conv2d_64_padded_window_stream_4_empty_n,
        conv2d_64_padded_window_stream_4_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_conv2d_64_padded_window_stream_4_read,
        weights_address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_weights_address0,
        weights_ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_weights_ce0,
        weights_q0 => conv2d_64_weights_4_q0,
        in_channel_map_stream_4_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_in_channel_map_stream_4_din,
        in_channel_map_stream_4_num_data_valid => in_channel_map_stream_4_num_data_valid,
        in_channel_map_stream_4_fifo_cap => in_channel_map_stream_4_fifo_cap,
        in_channel_map_stream_4_full_n => in_channel_map_stream_4_full_n,
        in_channel_map_stream_4_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_in_channel_map_stream_4_write);

    conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0 : component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_ap_start,
        ap_done => conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_ap_done,
        ap_continue => conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_ap_continue,
        ap_idle => conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_ap_idle,
        ap_ready => conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_ap_ready,
        conv2d_64_padded_window_stream_5_dout => conv2d_64_padded_window_stream_5_dout,
        conv2d_64_padded_window_stream_5_num_data_valid => conv2d_64_padded_window_stream_5_num_data_valid,
        conv2d_64_padded_window_stream_5_fifo_cap => conv2d_64_padded_window_stream_5_fifo_cap,
        conv2d_64_padded_window_stream_5_empty_n => conv2d_64_padded_window_stream_5_empty_n,
        conv2d_64_padded_window_stream_5_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_conv2d_64_padded_window_stream_5_read,
        weights_address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_weights_address0,
        weights_ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_weights_ce0,
        weights_q0 => conv2d_64_weights_5_q0,
        in_channel_map_stream_5_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_in_channel_map_stream_5_din,
        in_channel_map_stream_5_num_data_valid => in_channel_map_stream_5_num_data_valid,
        in_channel_map_stream_5_fifo_cap => in_channel_map_stream_5_fifo_cap,
        in_channel_map_stream_5_full_n => in_channel_map_stream_5_full_n,
        in_channel_map_stream_5_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_in_channel_map_stream_5_write);

    conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0 : component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_ap_start,
        ap_done => conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_ap_done,
        ap_continue => conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_ap_continue,
        ap_idle => conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_ap_idle,
        ap_ready => conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_ap_ready,
        conv2d_64_padded_window_stream_6_dout => conv2d_64_padded_window_stream_6_dout,
        conv2d_64_padded_window_stream_6_num_data_valid => conv2d_64_padded_window_stream_6_num_data_valid,
        conv2d_64_padded_window_stream_6_fifo_cap => conv2d_64_padded_window_stream_6_fifo_cap,
        conv2d_64_padded_window_stream_6_empty_n => conv2d_64_padded_window_stream_6_empty_n,
        conv2d_64_padded_window_stream_6_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_conv2d_64_padded_window_stream_6_read,
        weights_address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_weights_address0,
        weights_ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_weights_ce0,
        weights_q0 => conv2d_64_weights_6_q0,
        in_channel_map_stream_6_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_in_channel_map_stream_6_din,
        in_channel_map_stream_6_num_data_valid => in_channel_map_stream_6_num_data_valid,
        in_channel_map_stream_6_fifo_cap => in_channel_map_stream_6_fifo_cap,
        in_channel_map_stream_6_full_n => in_channel_map_stream_6_full_n,
        in_channel_map_stream_6_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_in_channel_map_stream_6_write);

    conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0 : component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_ap_start,
        ap_done => conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_ap_done,
        ap_continue => conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_ap_continue,
        ap_idle => conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_ap_idle,
        ap_ready => conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_ap_ready,
        conv2d_64_padded_window_stream_7_dout => conv2d_64_padded_window_stream_7_dout,
        conv2d_64_padded_window_stream_7_num_data_valid => conv2d_64_padded_window_stream_7_num_data_valid,
        conv2d_64_padded_window_stream_7_fifo_cap => conv2d_64_padded_window_stream_7_fifo_cap,
        conv2d_64_padded_window_stream_7_empty_n => conv2d_64_padded_window_stream_7_empty_n,
        conv2d_64_padded_window_stream_7_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_conv2d_64_padded_window_stream_7_read,
        weights_address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_weights_address0,
        weights_ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_weights_ce0,
        weights_q0 => conv2d_64_weights_7_q0,
        in_channel_map_stream_7_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_in_channel_map_stream_7_din,
        in_channel_map_stream_7_num_data_valid => in_channel_map_stream_7_num_data_valid,
        in_channel_map_stream_7_fifo_cap => in_channel_map_stream_7_fifo_cap,
        in_channel_map_stream_7_full_n => in_channel_map_stream_7_full_n,
        in_channel_map_stream_7_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_in_channel_map_stream_7_write);

    conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0 : component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_ap_start,
        ap_done => conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_ap_done,
        ap_continue => conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_ap_continue,
        ap_idle => conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_ap_idle,
        ap_ready => conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_ap_ready,
        conv2d_64_padded_window_stream_8_dout => conv2d_64_padded_window_stream_8_dout,
        conv2d_64_padded_window_stream_8_num_data_valid => conv2d_64_padded_window_stream_8_num_data_valid,
        conv2d_64_padded_window_stream_8_fifo_cap => conv2d_64_padded_window_stream_8_fifo_cap,
        conv2d_64_padded_window_stream_8_empty_n => conv2d_64_padded_window_stream_8_empty_n,
        conv2d_64_padded_window_stream_8_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_conv2d_64_padded_window_stream_8_read,
        weights_address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_weights_address0,
        weights_ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_weights_ce0,
        weights_q0 => conv2d_64_weights_8_q0,
        in_channel_map_stream_8_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_in_channel_map_stream_8_din,
        in_channel_map_stream_8_num_data_valid => in_channel_map_stream_8_num_data_valid,
        in_channel_map_stream_8_fifo_cap => in_channel_map_stream_8_fifo_cap,
        in_channel_map_stream_8_full_n => in_channel_map_stream_8_full_n,
        in_channel_map_stream_8_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_in_channel_map_stream_8_write);

    conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0 : component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_9
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_ap_start,
        ap_done => conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_ap_done,
        ap_continue => conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_ap_continue,
        ap_idle => conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_ap_idle,
        ap_ready => conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_ap_ready,
        conv2d_64_padded_window_stream_9_dout => conv2d_64_padded_window_stream_9_dout,
        conv2d_64_padded_window_stream_9_num_data_valid => conv2d_64_padded_window_stream_9_num_data_valid,
        conv2d_64_padded_window_stream_9_fifo_cap => conv2d_64_padded_window_stream_9_fifo_cap,
        conv2d_64_padded_window_stream_9_empty_n => conv2d_64_padded_window_stream_9_empty_n,
        conv2d_64_padded_window_stream_9_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_conv2d_64_padded_window_stream_9_read,
        weights_address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_weights_address0,
        weights_ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_weights_ce0,
        weights_q0 => conv2d_64_weights_9_q0,
        in_channel_map_stream_9_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_in_channel_map_stream_9_din,
        in_channel_map_stream_9_num_data_valid => in_channel_map_stream_9_num_data_valid,
        in_channel_map_stream_9_fifo_cap => in_channel_map_stream_9_fifo_cap,
        in_channel_map_stream_9_full_n => in_channel_map_stream_9_full_n,
        in_channel_map_stream_9_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_in_channel_map_stream_9_write);

    conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0 : component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_10
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_ap_start,
        ap_done => conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_ap_done,
        ap_continue => conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_ap_continue,
        ap_idle => conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_ap_idle,
        ap_ready => conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_ap_ready,
        conv2d_64_padded_window_stream_10_dout => conv2d_64_padded_window_stream_10_dout,
        conv2d_64_padded_window_stream_10_num_data_valid => conv2d_64_padded_window_stream_10_num_data_valid,
        conv2d_64_padded_window_stream_10_fifo_cap => conv2d_64_padded_window_stream_10_fifo_cap,
        conv2d_64_padded_window_stream_10_empty_n => conv2d_64_padded_window_stream_10_empty_n,
        conv2d_64_padded_window_stream_10_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_conv2d_64_padded_window_stream_10_read,
        weights_address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_weights_address0,
        weights_ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_weights_ce0,
        weights_q0 => conv2d_64_weights_10_q0,
        in_channel_map_stream_10_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_in_channel_map_stream_10_din,
        in_channel_map_stream_10_num_data_valid => in_channel_map_stream_10_num_data_valid,
        in_channel_map_stream_10_fifo_cap => in_channel_map_stream_10_fifo_cap,
        in_channel_map_stream_10_full_n => in_channel_map_stream_10_full_n,
        in_channel_map_stream_10_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_in_channel_map_stream_10_write);

    conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0 : component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_11
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_ap_start,
        ap_done => conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_ap_done,
        ap_continue => conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_ap_continue,
        ap_idle => conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_ap_idle,
        ap_ready => conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_ap_ready,
        conv2d_64_padded_window_stream_11_dout => conv2d_64_padded_window_stream_11_dout,
        conv2d_64_padded_window_stream_11_num_data_valid => conv2d_64_padded_window_stream_11_num_data_valid,
        conv2d_64_padded_window_stream_11_fifo_cap => conv2d_64_padded_window_stream_11_fifo_cap,
        conv2d_64_padded_window_stream_11_empty_n => conv2d_64_padded_window_stream_11_empty_n,
        conv2d_64_padded_window_stream_11_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_conv2d_64_padded_window_stream_11_read,
        weights_address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_weights_address0,
        weights_ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_weights_ce0,
        weights_q0 => conv2d_64_weights_11_q0,
        in_channel_map_stream_11_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_in_channel_map_stream_11_din,
        in_channel_map_stream_11_num_data_valid => in_channel_map_stream_11_num_data_valid,
        in_channel_map_stream_11_fifo_cap => in_channel_map_stream_11_fifo_cap,
        in_channel_map_stream_11_full_n => in_channel_map_stream_11_full_n,
        in_channel_map_stream_11_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_in_channel_map_stream_11_write);

    conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0 : component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_12
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_ap_start,
        ap_done => conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_ap_done,
        ap_continue => conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_ap_continue,
        ap_idle => conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_ap_idle,
        ap_ready => conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_ap_ready,
        conv2d_64_padded_window_stream_12_dout => conv2d_64_padded_window_stream_12_dout,
        conv2d_64_padded_window_stream_12_num_data_valid => conv2d_64_padded_window_stream_12_num_data_valid,
        conv2d_64_padded_window_stream_12_fifo_cap => conv2d_64_padded_window_stream_12_fifo_cap,
        conv2d_64_padded_window_stream_12_empty_n => conv2d_64_padded_window_stream_12_empty_n,
        conv2d_64_padded_window_stream_12_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_conv2d_64_padded_window_stream_12_read,
        weights_address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_weights_address0,
        weights_ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_weights_ce0,
        weights_q0 => conv2d_64_weights_12_q0,
        in_channel_map_stream_12_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_in_channel_map_stream_12_din,
        in_channel_map_stream_12_num_data_valid => in_channel_map_stream_12_num_data_valid,
        in_channel_map_stream_12_fifo_cap => in_channel_map_stream_12_fifo_cap,
        in_channel_map_stream_12_full_n => in_channel_map_stream_12_full_n,
        in_channel_map_stream_12_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_in_channel_map_stream_12_write);

    conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0 : component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_13
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_ap_start,
        ap_done => conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_ap_done,
        ap_continue => conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_ap_continue,
        ap_idle => conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_ap_idle,
        ap_ready => conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_ap_ready,
        conv2d_64_padded_window_stream_13_dout => conv2d_64_padded_window_stream_13_dout,
        conv2d_64_padded_window_stream_13_num_data_valid => conv2d_64_padded_window_stream_13_num_data_valid,
        conv2d_64_padded_window_stream_13_fifo_cap => conv2d_64_padded_window_stream_13_fifo_cap,
        conv2d_64_padded_window_stream_13_empty_n => conv2d_64_padded_window_stream_13_empty_n,
        conv2d_64_padded_window_stream_13_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_conv2d_64_padded_window_stream_13_read,
        weights_address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_weights_address0,
        weights_ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_weights_ce0,
        weights_q0 => conv2d_64_weights_13_q0,
        in_channel_map_stream_13_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_in_channel_map_stream_13_din,
        in_channel_map_stream_13_num_data_valid => in_channel_map_stream_13_num_data_valid,
        in_channel_map_stream_13_fifo_cap => in_channel_map_stream_13_fifo_cap,
        in_channel_map_stream_13_full_n => in_channel_map_stream_13_full_n,
        in_channel_map_stream_13_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_in_channel_map_stream_13_write);

    conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0 : component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_14
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_ap_start,
        ap_done => conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_ap_done,
        ap_continue => conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_ap_continue,
        ap_idle => conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_ap_idle,
        ap_ready => conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_ap_ready,
        conv2d_64_padded_window_stream_14_dout => conv2d_64_padded_window_stream_14_dout,
        conv2d_64_padded_window_stream_14_num_data_valid => conv2d_64_padded_window_stream_14_num_data_valid,
        conv2d_64_padded_window_stream_14_fifo_cap => conv2d_64_padded_window_stream_14_fifo_cap,
        conv2d_64_padded_window_stream_14_empty_n => conv2d_64_padded_window_stream_14_empty_n,
        conv2d_64_padded_window_stream_14_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_conv2d_64_padded_window_stream_14_read,
        weights_address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_weights_address0,
        weights_ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_weights_ce0,
        weights_q0 => conv2d_64_weights_14_q0,
        in_channel_map_stream_14_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_in_channel_map_stream_14_din,
        in_channel_map_stream_14_num_data_valid => in_channel_map_stream_14_num_data_valid,
        in_channel_map_stream_14_fifo_cap => in_channel_map_stream_14_fifo_cap,
        in_channel_map_stream_14_full_n => in_channel_map_stream_14_full_n,
        in_channel_map_stream_14_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_in_channel_map_stream_14_write);

    conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0 : component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_15
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_ap_start,
        ap_done => conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_ap_done,
        ap_continue => conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_ap_continue,
        ap_idle => conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_ap_idle,
        ap_ready => conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_ap_ready,
        conv2d_64_padded_window_stream_15_dout => conv2d_64_padded_window_stream_15_dout,
        conv2d_64_padded_window_stream_15_num_data_valid => conv2d_64_padded_window_stream_15_num_data_valid,
        conv2d_64_padded_window_stream_15_fifo_cap => conv2d_64_padded_window_stream_15_fifo_cap,
        conv2d_64_padded_window_stream_15_empty_n => conv2d_64_padded_window_stream_15_empty_n,
        conv2d_64_padded_window_stream_15_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_conv2d_64_padded_window_stream_15_read,
        weights_address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_weights_address0,
        weights_ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_weights_ce0,
        weights_q0 => conv2d_64_weights_15_q0,
        in_channel_map_stream_15_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_in_channel_map_stream_15_din,
        in_channel_map_stream_15_num_data_valid => in_channel_map_stream_15_num_data_valid,
        in_channel_map_stream_15_fifo_cap => in_channel_map_stream_15_fifo_cap,
        in_channel_map_stream_15_full_n => in_channel_map_stream_15_full_n,
        in_channel_map_stream_15_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_in_channel_map_stream_15_write);

    conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0 : component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_ap_start,
        ap_done => conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_ap_done,
        ap_continue => conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_ap_continue,
        ap_idle => conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_ap_idle,
        ap_ready => conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_ap_ready,
        conv2d_64_padded_window_stream_16_dout => conv2d_64_padded_window_stream_16_dout,
        conv2d_64_padded_window_stream_16_num_data_valid => conv2d_64_padded_window_stream_16_num_data_valid,
        conv2d_64_padded_window_stream_16_fifo_cap => conv2d_64_padded_window_stream_16_fifo_cap,
        conv2d_64_padded_window_stream_16_empty_n => conv2d_64_padded_window_stream_16_empty_n,
        conv2d_64_padded_window_stream_16_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_conv2d_64_padded_window_stream_16_read,
        weights_address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_weights_address0,
        weights_ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_weights_ce0,
        weights_q0 => conv2d_64_weights_16_q0,
        in_channel_map_stream_16_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_in_channel_map_stream_16_din,
        in_channel_map_stream_16_num_data_valid => in_channel_map_stream_16_num_data_valid,
        in_channel_map_stream_16_fifo_cap => in_channel_map_stream_16_fifo_cap,
        in_channel_map_stream_16_full_n => in_channel_map_stream_16_full_n,
        in_channel_map_stream_16_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_in_channel_map_stream_16_write);

    conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0 : component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_17
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_ap_start,
        ap_done => conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_ap_done,
        ap_continue => conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_ap_continue,
        ap_idle => conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_ap_idle,
        ap_ready => conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_ap_ready,
        conv2d_64_padded_window_stream_17_dout => conv2d_64_padded_window_stream_17_dout,
        conv2d_64_padded_window_stream_17_num_data_valid => conv2d_64_padded_window_stream_17_num_data_valid,
        conv2d_64_padded_window_stream_17_fifo_cap => conv2d_64_padded_window_stream_17_fifo_cap,
        conv2d_64_padded_window_stream_17_empty_n => conv2d_64_padded_window_stream_17_empty_n,
        conv2d_64_padded_window_stream_17_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_conv2d_64_padded_window_stream_17_read,
        weights_address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_weights_address0,
        weights_ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_weights_ce0,
        weights_q0 => conv2d_64_weights_17_q0,
        in_channel_map_stream_17_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_in_channel_map_stream_17_din,
        in_channel_map_stream_17_num_data_valid => in_channel_map_stream_17_num_data_valid,
        in_channel_map_stream_17_fifo_cap => in_channel_map_stream_17_fifo_cap,
        in_channel_map_stream_17_full_n => in_channel_map_stream_17_full_n,
        in_channel_map_stream_17_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_in_channel_map_stream_17_write);

    conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0 : component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_18
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_ap_start,
        ap_done => conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_ap_done,
        ap_continue => conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_ap_continue,
        ap_idle => conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_ap_idle,
        ap_ready => conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_ap_ready,
        conv2d_64_padded_window_stream_18_dout => conv2d_64_padded_window_stream_18_dout,
        conv2d_64_padded_window_stream_18_num_data_valid => conv2d_64_padded_window_stream_18_num_data_valid,
        conv2d_64_padded_window_stream_18_fifo_cap => conv2d_64_padded_window_stream_18_fifo_cap,
        conv2d_64_padded_window_stream_18_empty_n => conv2d_64_padded_window_stream_18_empty_n,
        conv2d_64_padded_window_stream_18_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_conv2d_64_padded_window_stream_18_read,
        weights_address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_weights_address0,
        weights_ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_weights_ce0,
        weights_q0 => conv2d_64_weights_18_q0,
        in_channel_map_stream_18_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_in_channel_map_stream_18_din,
        in_channel_map_stream_18_num_data_valid => in_channel_map_stream_18_num_data_valid,
        in_channel_map_stream_18_fifo_cap => in_channel_map_stream_18_fifo_cap,
        in_channel_map_stream_18_full_n => in_channel_map_stream_18_full_n,
        in_channel_map_stream_18_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_in_channel_map_stream_18_write);

    conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0 : component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_19
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_ap_start,
        ap_done => conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_ap_done,
        ap_continue => conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_ap_continue,
        ap_idle => conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_ap_idle,
        ap_ready => conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_ap_ready,
        conv2d_64_padded_window_stream_19_dout => conv2d_64_padded_window_stream_19_dout,
        conv2d_64_padded_window_stream_19_num_data_valid => conv2d_64_padded_window_stream_19_num_data_valid,
        conv2d_64_padded_window_stream_19_fifo_cap => conv2d_64_padded_window_stream_19_fifo_cap,
        conv2d_64_padded_window_stream_19_empty_n => conv2d_64_padded_window_stream_19_empty_n,
        conv2d_64_padded_window_stream_19_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_conv2d_64_padded_window_stream_19_read,
        weights_address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_weights_address0,
        weights_ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_weights_ce0,
        weights_q0 => conv2d_64_weights_19_q0,
        in_channel_map_stream_19_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_in_channel_map_stream_19_din,
        in_channel_map_stream_19_num_data_valid => in_channel_map_stream_19_num_data_valid,
        in_channel_map_stream_19_fifo_cap => in_channel_map_stream_19_fifo_cap,
        in_channel_map_stream_19_full_n => in_channel_map_stream_19_full_n,
        in_channel_map_stream_19_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_in_channel_map_stream_19_write);

    conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0 : component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_20
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_ap_start,
        ap_done => conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_ap_done,
        ap_continue => conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_ap_continue,
        ap_idle => conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_ap_idle,
        ap_ready => conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_ap_ready,
        conv2d_64_padded_window_stream_20_dout => conv2d_64_padded_window_stream_20_dout,
        conv2d_64_padded_window_stream_20_num_data_valid => conv2d_64_padded_window_stream_20_num_data_valid,
        conv2d_64_padded_window_stream_20_fifo_cap => conv2d_64_padded_window_stream_20_fifo_cap,
        conv2d_64_padded_window_stream_20_empty_n => conv2d_64_padded_window_stream_20_empty_n,
        conv2d_64_padded_window_stream_20_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_conv2d_64_padded_window_stream_20_read,
        weights_address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_weights_address0,
        weights_ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_weights_ce0,
        weights_q0 => conv2d_64_weights_20_q0,
        in_channel_map_stream_20_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_in_channel_map_stream_20_din,
        in_channel_map_stream_20_num_data_valid => in_channel_map_stream_20_num_data_valid,
        in_channel_map_stream_20_fifo_cap => in_channel_map_stream_20_fifo_cap,
        in_channel_map_stream_20_full_n => in_channel_map_stream_20_full_n,
        in_channel_map_stream_20_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_in_channel_map_stream_20_write);

    conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0 : component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_21
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_ap_start,
        ap_done => conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_ap_done,
        ap_continue => conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_ap_continue,
        ap_idle => conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_ap_idle,
        ap_ready => conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_ap_ready,
        conv2d_64_padded_window_stream_21_dout => conv2d_64_padded_window_stream_21_dout,
        conv2d_64_padded_window_stream_21_num_data_valid => conv2d_64_padded_window_stream_21_num_data_valid,
        conv2d_64_padded_window_stream_21_fifo_cap => conv2d_64_padded_window_stream_21_fifo_cap,
        conv2d_64_padded_window_stream_21_empty_n => conv2d_64_padded_window_stream_21_empty_n,
        conv2d_64_padded_window_stream_21_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_conv2d_64_padded_window_stream_21_read,
        weights_address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_weights_address0,
        weights_ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_weights_ce0,
        weights_q0 => conv2d_64_weights_21_q0,
        in_channel_map_stream_21_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_in_channel_map_stream_21_din,
        in_channel_map_stream_21_num_data_valid => in_channel_map_stream_21_num_data_valid,
        in_channel_map_stream_21_fifo_cap => in_channel_map_stream_21_fifo_cap,
        in_channel_map_stream_21_full_n => in_channel_map_stream_21_full_n,
        in_channel_map_stream_21_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_in_channel_map_stream_21_write);

    conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0 : component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_22
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_ap_start,
        ap_done => conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_ap_done,
        ap_continue => conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_ap_continue,
        ap_idle => conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_ap_idle,
        ap_ready => conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_ap_ready,
        conv2d_64_padded_window_stream_22_dout => conv2d_64_padded_window_stream_22_dout,
        conv2d_64_padded_window_stream_22_num_data_valid => conv2d_64_padded_window_stream_22_num_data_valid,
        conv2d_64_padded_window_stream_22_fifo_cap => conv2d_64_padded_window_stream_22_fifo_cap,
        conv2d_64_padded_window_stream_22_empty_n => conv2d_64_padded_window_stream_22_empty_n,
        conv2d_64_padded_window_stream_22_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_conv2d_64_padded_window_stream_22_read,
        weights_address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_weights_address0,
        weights_ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_weights_ce0,
        weights_q0 => conv2d_64_weights_22_q0,
        in_channel_map_stream_22_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_in_channel_map_stream_22_din,
        in_channel_map_stream_22_num_data_valid => in_channel_map_stream_22_num_data_valid,
        in_channel_map_stream_22_fifo_cap => in_channel_map_stream_22_fifo_cap,
        in_channel_map_stream_22_full_n => in_channel_map_stream_22_full_n,
        in_channel_map_stream_22_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_in_channel_map_stream_22_write);

    conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0 : component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_23
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_ap_start,
        ap_done => conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_ap_done,
        ap_continue => conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_ap_continue,
        ap_idle => conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_ap_idle,
        ap_ready => conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_ap_ready,
        conv2d_64_padded_window_stream_23_dout => conv2d_64_padded_window_stream_23_dout,
        conv2d_64_padded_window_stream_23_num_data_valid => conv2d_64_padded_window_stream_23_num_data_valid,
        conv2d_64_padded_window_stream_23_fifo_cap => conv2d_64_padded_window_stream_23_fifo_cap,
        conv2d_64_padded_window_stream_23_empty_n => conv2d_64_padded_window_stream_23_empty_n,
        conv2d_64_padded_window_stream_23_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_conv2d_64_padded_window_stream_23_read,
        weights_address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_weights_address0,
        weights_ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_weights_ce0,
        weights_q0 => conv2d_64_weights_23_q0,
        in_channel_map_stream_23_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_in_channel_map_stream_23_din,
        in_channel_map_stream_23_num_data_valid => in_channel_map_stream_23_num_data_valid,
        in_channel_map_stream_23_fifo_cap => in_channel_map_stream_23_fifo_cap,
        in_channel_map_stream_23_full_n => in_channel_map_stream_23_full_n,
        in_channel_map_stream_23_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_in_channel_map_stream_23_write);

    conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0 : component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_24
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_ap_start,
        ap_done => conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_ap_done,
        ap_continue => conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_ap_continue,
        ap_idle => conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_ap_idle,
        ap_ready => conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_ap_ready,
        conv2d_64_padded_window_stream_24_dout => conv2d_64_padded_window_stream_24_dout,
        conv2d_64_padded_window_stream_24_num_data_valid => conv2d_64_padded_window_stream_24_num_data_valid,
        conv2d_64_padded_window_stream_24_fifo_cap => conv2d_64_padded_window_stream_24_fifo_cap,
        conv2d_64_padded_window_stream_24_empty_n => conv2d_64_padded_window_stream_24_empty_n,
        conv2d_64_padded_window_stream_24_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_conv2d_64_padded_window_stream_24_read,
        weights_address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_weights_address0,
        weights_ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_weights_ce0,
        weights_q0 => conv2d_64_weights_24_q0,
        in_channel_map_stream_24_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_in_channel_map_stream_24_din,
        in_channel_map_stream_24_num_data_valid => in_channel_map_stream_24_num_data_valid,
        in_channel_map_stream_24_fifo_cap => in_channel_map_stream_24_fifo_cap,
        in_channel_map_stream_24_full_n => in_channel_map_stream_24_full_n,
        in_channel_map_stream_24_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_in_channel_map_stream_24_write);

    conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0 : component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_25
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_ap_start,
        ap_done => conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_ap_done,
        ap_continue => conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_ap_continue,
        ap_idle => conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_ap_idle,
        ap_ready => conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_ap_ready,
        conv2d_64_padded_window_stream_25_dout => conv2d_64_padded_window_stream_25_dout,
        conv2d_64_padded_window_stream_25_num_data_valid => conv2d_64_padded_window_stream_25_num_data_valid,
        conv2d_64_padded_window_stream_25_fifo_cap => conv2d_64_padded_window_stream_25_fifo_cap,
        conv2d_64_padded_window_stream_25_empty_n => conv2d_64_padded_window_stream_25_empty_n,
        conv2d_64_padded_window_stream_25_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_conv2d_64_padded_window_stream_25_read,
        weights_address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_weights_address0,
        weights_ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_weights_ce0,
        weights_q0 => conv2d_64_weights_25_q0,
        in_channel_map_stream_25_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_in_channel_map_stream_25_din,
        in_channel_map_stream_25_num_data_valid => in_channel_map_stream_25_num_data_valid,
        in_channel_map_stream_25_fifo_cap => in_channel_map_stream_25_fifo_cap,
        in_channel_map_stream_25_full_n => in_channel_map_stream_25_full_n,
        in_channel_map_stream_25_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_in_channel_map_stream_25_write);

    conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0 : component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_26
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_ap_start,
        ap_done => conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_ap_done,
        ap_continue => conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_ap_continue,
        ap_idle => conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_ap_idle,
        ap_ready => conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_ap_ready,
        conv2d_64_padded_window_stream_26_dout => conv2d_64_padded_window_stream_26_dout,
        conv2d_64_padded_window_stream_26_num_data_valid => conv2d_64_padded_window_stream_26_num_data_valid,
        conv2d_64_padded_window_stream_26_fifo_cap => conv2d_64_padded_window_stream_26_fifo_cap,
        conv2d_64_padded_window_stream_26_empty_n => conv2d_64_padded_window_stream_26_empty_n,
        conv2d_64_padded_window_stream_26_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_conv2d_64_padded_window_stream_26_read,
        weights_address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_weights_address0,
        weights_ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_weights_ce0,
        weights_q0 => conv2d_64_weights_26_q0,
        in_channel_map_stream_26_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_in_channel_map_stream_26_din,
        in_channel_map_stream_26_num_data_valid => in_channel_map_stream_26_num_data_valid,
        in_channel_map_stream_26_fifo_cap => in_channel_map_stream_26_fifo_cap,
        in_channel_map_stream_26_full_n => in_channel_map_stream_26_full_n,
        in_channel_map_stream_26_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_in_channel_map_stream_26_write);

    conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0 : component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_27
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_ap_start,
        ap_done => conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_ap_done,
        ap_continue => conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_ap_continue,
        ap_idle => conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_ap_idle,
        ap_ready => conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_ap_ready,
        conv2d_64_padded_window_stream_27_dout => conv2d_64_padded_window_stream_27_dout,
        conv2d_64_padded_window_stream_27_num_data_valid => conv2d_64_padded_window_stream_27_num_data_valid,
        conv2d_64_padded_window_stream_27_fifo_cap => conv2d_64_padded_window_stream_27_fifo_cap,
        conv2d_64_padded_window_stream_27_empty_n => conv2d_64_padded_window_stream_27_empty_n,
        conv2d_64_padded_window_stream_27_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_conv2d_64_padded_window_stream_27_read,
        weights_address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_weights_address0,
        weights_ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_weights_ce0,
        weights_q0 => conv2d_64_weights_27_q0,
        in_channel_map_stream_27_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_in_channel_map_stream_27_din,
        in_channel_map_stream_27_num_data_valid => in_channel_map_stream_27_num_data_valid,
        in_channel_map_stream_27_fifo_cap => in_channel_map_stream_27_fifo_cap,
        in_channel_map_stream_27_full_n => in_channel_map_stream_27_full_n,
        in_channel_map_stream_27_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_in_channel_map_stream_27_write);

    conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0 : component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_28
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_ap_start,
        ap_done => conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_ap_done,
        ap_continue => conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_ap_continue,
        ap_idle => conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_ap_idle,
        ap_ready => conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_ap_ready,
        conv2d_64_padded_window_stream_28_dout => conv2d_64_padded_window_stream_28_dout,
        conv2d_64_padded_window_stream_28_num_data_valid => conv2d_64_padded_window_stream_28_num_data_valid,
        conv2d_64_padded_window_stream_28_fifo_cap => conv2d_64_padded_window_stream_28_fifo_cap,
        conv2d_64_padded_window_stream_28_empty_n => conv2d_64_padded_window_stream_28_empty_n,
        conv2d_64_padded_window_stream_28_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_conv2d_64_padded_window_stream_28_read,
        weights_address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_weights_address0,
        weights_ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_weights_ce0,
        weights_q0 => conv2d_64_weights_28_q0,
        in_channel_map_stream_28_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_in_channel_map_stream_28_din,
        in_channel_map_stream_28_num_data_valid => in_channel_map_stream_28_num_data_valid,
        in_channel_map_stream_28_fifo_cap => in_channel_map_stream_28_fifo_cap,
        in_channel_map_stream_28_full_n => in_channel_map_stream_28_full_n,
        in_channel_map_stream_28_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_in_channel_map_stream_28_write);

    conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0 : component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_29
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_ap_start,
        ap_done => conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_ap_done,
        ap_continue => conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_ap_continue,
        ap_idle => conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_ap_idle,
        ap_ready => conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_ap_ready,
        conv2d_64_padded_window_stream_29_dout => conv2d_64_padded_window_stream_29_dout,
        conv2d_64_padded_window_stream_29_num_data_valid => conv2d_64_padded_window_stream_29_num_data_valid,
        conv2d_64_padded_window_stream_29_fifo_cap => conv2d_64_padded_window_stream_29_fifo_cap,
        conv2d_64_padded_window_stream_29_empty_n => conv2d_64_padded_window_stream_29_empty_n,
        conv2d_64_padded_window_stream_29_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_conv2d_64_padded_window_stream_29_read,
        weights_address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_weights_address0,
        weights_ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_weights_ce0,
        weights_q0 => conv2d_64_weights_29_q0,
        in_channel_map_stream_29_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_in_channel_map_stream_29_din,
        in_channel_map_stream_29_num_data_valid => in_channel_map_stream_29_num_data_valid,
        in_channel_map_stream_29_fifo_cap => in_channel_map_stream_29_fifo_cap,
        in_channel_map_stream_29_full_n => in_channel_map_stream_29_full_n,
        in_channel_map_stream_29_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_in_channel_map_stream_29_write);

    conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0 : component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_30
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_ap_start,
        ap_done => conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_ap_done,
        ap_continue => conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_ap_continue,
        ap_idle => conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_ap_idle,
        ap_ready => conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_ap_ready,
        conv2d_64_padded_window_stream_30_dout => conv2d_64_padded_window_stream_30_dout,
        conv2d_64_padded_window_stream_30_num_data_valid => conv2d_64_padded_window_stream_30_num_data_valid,
        conv2d_64_padded_window_stream_30_fifo_cap => conv2d_64_padded_window_stream_30_fifo_cap,
        conv2d_64_padded_window_stream_30_empty_n => conv2d_64_padded_window_stream_30_empty_n,
        conv2d_64_padded_window_stream_30_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_conv2d_64_padded_window_stream_30_read,
        weights_address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_weights_address0,
        weights_ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_weights_ce0,
        weights_q0 => conv2d_64_weights_30_q0,
        in_channel_map_stream_30_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_in_channel_map_stream_30_din,
        in_channel_map_stream_30_num_data_valid => in_channel_map_stream_30_num_data_valid,
        in_channel_map_stream_30_fifo_cap => in_channel_map_stream_30_fifo_cap,
        in_channel_map_stream_30_full_n => in_channel_map_stream_30_full_n,
        in_channel_map_stream_30_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_in_channel_map_stream_30_write);

    conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0 : component accel_conv2d_sum_mc_float_14u_14u_3u_3u_64u_31
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0_ap_start,
        ap_done => conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0_ap_done,
        ap_continue => conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0_ap_continue,
        ap_idle => conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0_ap_idle,
        ap_ready => conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0_ap_ready,
        conv2d_64_padded_window_stream_31_dout => conv2d_64_padded_window_stream_31_dout,
        conv2d_64_padded_window_stream_31_num_data_valid => conv2d_64_padded_window_stream_31_num_data_valid,
        conv2d_64_padded_window_stream_31_fifo_cap => conv2d_64_padded_window_stream_31_fifo_cap,
        conv2d_64_padded_window_stream_31_empty_n => conv2d_64_padded_window_stream_31_empty_n,
        conv2d_64_padded_window_stream_31_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0_conv2d_64_padded_window_stream_31_read,
        weights_address0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0_weights_address0,
        weights_ce0 => conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0_weights_ce0,
        weights_q0 => conv2d_64_weights_31_q0,
        in_channel_map_stream_31_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0_in_channel_map_stream_31_din,
        in_channel_map_stream_31_num_data_valid => in_channel_map_stream_31_num_data_valid,
        in_channel_map_stream_31_fifo_cap => in_channel_map_stream_31_fifo_cap,
        in_channel_map_stream_31_full_n => in_channel_map_stream_31_full_n,
        in_channel_map_stream_31_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0_in_channel_map_stream_31_write);

    conv2d_aggregate_channels_14u_14u_32u_64u_U0 : component accel_conv2d_aggregate_channels_14u_14u_32u_64u_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv2d_aggregate_channels_14u_14u_32u_64u_U0_ap_start,
        start_full_n => start_for_create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0_full_n,
        ap_done => conv2d_aggregate_channels_14u_14u_32u_64u_U0_ap_done,
        ap_continue => conv2d_aggregate_channels_14u_14u_32u_64u_U0_ap_continue,
        ap_idle => conv2d_aggregate_channels_14u_14u_32u_64u_U0_ap_idle,
        ap_ready => conv2d_aggregate_channels_14u_14u_32u_64u_U0_ap_ready,
        in_channel_map_stream_0_dout => in_channel_map_stream_0_dout,
        in_channel_map_stream_0_num_data_valid => in_channel_map_stream_0_num_data_valid,
        in_channel_map_stream_0_fifo_cap => in_channel_map_stream_0_fifo_cap,
        in_channel_map_stream_0_empty_n => in_channel_map_stream_0_empty_n,
        in_channel_map_stream_0_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_0_read,
        in_channel_map_stream_1_dout => in_channel_map_stream_1_dout,
        in_channel_map_stream_1_num_data_valid => in_channel_map_stream_1_num_data_valid,
        in_channel_map_stream_1_fifo_cap => in_channel_map_stream_1_fifo_cap,
        in_channel_map_stream_1_empty_n => in_channel_map_stream_1_empty_n,
        in_channel_map_stream_1_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_1_read,
        in_channel_map_stream_2_dout => in_channel_map_stream_2_dout,
        in_channel_map_stream_2_num_data_valid => in_channel_map_stream_2_num_data_valid,
        in_channel_map_stream_2_fifo_cap => in_channel_map_stream_2_fifo_cap,
        in_channel_map_stream_2_empty_n => in_channel_map_stream_2_empty_n,
        in_channel_map_stream_2_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_2_read,
        in_channel_map_stream_3_dout => in_channel_map_stream_3_dout,
        in_channel_map_stream_3_num_data_valid => in_channel_map_stream_3_num_data_valid,
        in_channel_map_stream_3_fifo_cap => in_channel_map_stream_3_fifo_cap,
        in_channel_map_stream_3_empty_n => in_channel_map_stream_3_empty_n,
        in_channel_map_stream_3_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_3_read,
        in_channel_map_stream_4_dout => in_channel_map_stream_4_dout,
        in_channel_map_stream_4_num_data_valid => in_channel_map_stream_4_num_data_valid,
        in_channel_map_stream_4_fifo_cap => in_channel_map_stream_4_fifo_cap,
        in_channel_map_stream_4_empty_n => in_channel_map_stream_4_empty_n,
        in_channel_map_stream_4_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_4_read,
        in_channel_map_stream_5_dout => in_channel_map_stream_5_dout,
        in_channel_map_stream_5_num_data_valid => in_channel_map_stream_5_num_data_valid,
        in_channel_map_stream_5_fifo_cap => in_channel_map_stream_5_fifo_cap,
        in_channel_map_stream_5_empty_n => in_channel_map_stream_5_empty_n,
        in_channel_map_stream_5_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_5_read,
        in_channel_map_stream_6_dout => in_channel_map_stream_6_dout,
        in_channel_map_stream_6_num_data_valid => in_channel_map_stream_6_num_data_valid,
        in_channel_map_stream_6_fifo_cap => in_channel_map_stream_6_fifo_cap,
        in_channel_map_stream_6_empty_n => in_channel_map_stream_6_empty_n,
        in_channel_map_stream_6_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_6_read,
        in_channel_map_stream_7_dout => in_channel_map_stream_7_dout,
        in_channel_map_stream_7_num_data_valid => in_channel_map_stream_7_num_data_valid,
        in_channel_map_stream_7_fifo_cap => in_channel_map_stream_7_fifo_cap,
        in_channel_map_stream_7_empty_n => in_channel_map_stream_7_empty_n,
        in_channel_map_stream_7_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_7_read,
        in_channel_map_stream_8_dout => in_channel_map_stream_8_dout,
        in_channel_map_stream_8_num_data_valid => in_channel_map_stream_8_num_data_valid,
        in_channel_map_stream_8_fifo_cap => in_channel_map_stream_8_fifo_cap,
        in_channel_map_stream_8_empty_n => in_channel_map_stream_8_empty_n,
        in_channel_map_stream_8_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_8_read,
        in_channel_map_stream_9_dout => in_channel_map_stream_9_dout,
        in_channel_map_stream_9_num_data_valid => in_channel_map_stream_9_num_data_valid,
        in_channel_map_stream_9_fifo_cap => in_channel_map_stream_9_fifo_cap,
        in_channel_map_stream_9_empty_n => in_channel_map_stream_9_empty_n,
        in_channel_map_stream_9_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_9_read,
        in_channel_map_stream_10_dout => in_channel_map_stream_10_dout,
        in_channel_map_stream_10_num_data_valid => in_channel_map_stream_10_num_data_valid,
        in_channel_map_stream_10_fifo_cap => in_channel_map_stream_10_fifo_cap,
        in_channel_map_stream_10_empty_n => in_channel_map_stream_10_empty_n,
        in_channel_map_stream_10_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_10_read,
        in_channel_map_stream_11_dout => in_channel_map_stream_11_dout,
        in_channel_map_stream_11_num_data_valid => in_channel_map_stream_11_num_data_valid,
        in_channel_map_stream_11_fifo_cap => in_channel_map_stream_11_fifo_cap,
        in_channel_map_stream_11_empty_n => in_channel_map_stream_11_empty_n,
        in_channel_map_stream_11_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_11_read,
        in_channel_map_stream_1213_dout => in_channel_map_stream_12_dout,
        in_channel_map_stream_1213_num_data_valid => in_channel_map_stream_12_num_data_valid,
        in_channel_map_stream_1213_fifo_cap => in_channel_map_stream_12_fifo_cap,
        in_channel_map_stream_1213_empty_n => in_channel_map_stream_12_empty_n,
        in_channel_map_stream_1213_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_1213_read,
        in_channel_map_stream_13_dout => in_channel_map_stream_13_dout,
        in_channel_map_stream_13_num_data_valid => in_channel_map_stream_13_num_data_valid,
        in_channel_map_stream_13_fifo_cap => in_channel_map_stream_13_fifo_cap,
        in_channel_map_stream_13_empty_n => in_channel_map_stream_13_empty_n,
        in_channel_map_stream_13_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_13_read,
        in_channel_map_stream_14_dout => in_channel_map_stream_14_dout,
        in_channel_map_stream_14_num_data_valid => in_channel_map_stream_14_num_data_valid,
        in_channel_map_stream_14_fifo_cap => in_channel_map_stream_14_fifo_cap,
        in_channel_map_stream_14_empty_n => in_channel_map_stream_14_empty_n,
        in_channel_map_stream_14_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_14_read,
        in_channel_map_stream_15_dout => in_channel_map_stream_15_dout,
        in_channel_map_stream_15_num_data_valid => in_channel_map_stream_15_num_data_valid,
        in_channel_map_stream_15_fifo_cap => in_channel_map_stream_15_fifo_cap,
        in_channel_map_stream_15_empty_n => in_channel_map_stream_15_empty_n,
        in_channel_map_stream_15_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_15_read,
        in_channel_map_stream_16_dout => in_channel_map_stream_16_dout,
        in_channel_map_stream_16_num_data_valid => in_channel_map_stream_16_num_data_valid,
        in_channel_map_stream_16_fifo_cap => in_channel_map_stream_16_fifo_cap,
        in_channel_map_stream_16_empty_n => in_channel_map_stream_16_empty_n,
        in_channel_map_stream_16_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_16_read,
        in_channel_map_stream_17_dout => in_channel_map_stream_17_dout,
        in_channel_map_stream_17_num_data_valid => in_channel_map_stream_17_num_data_valid,
        in_channel_map_stream_17_fifo_cap => in_channel_map_stream_17_fifo_cap,
        in_channel_map_stream_17_empty_n => in_channel_map_stream_17_empty_n,
        in_channel_map_stream_17_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_17_read,
        in_channel_map_stream_18_dout => in_channel_map_stream_18_dout,
        in_channel_map_stream_18_num_data_valid => in_channel_map_stream_18_num_data_valid,
        in_channel_map_stream_18_fifo_cap => in_channel_map_stream_18_fifo_cap,
        in_channel_map_stream_18_empty_n => in_channel_map_stream_18_empty_n,
        in_channel_map_stream_18_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_18_read,
        in_channel_map_stream_19_dout => in_channel_map_stream_19_dout,
        in_channel_map_stream_19_num_data_valid => in_channel_map_stream_19_num_data_valid,
        in_channel_map_stream_19_fifo_cap => in_channel_map_stream_19_fifo_cap,
        in_channel_map_stream_19_empty_n => in_channel_map_stream_19_empty_n,
        in_channel_map_stream_19_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_19_read,
        in_channel_map_stream_20_dout => in_channel_map_stream_20_dout,
        in_channel_map_stream_20_num_data_valid => in_channel_map_stream_20_num_data_valid,
        in_channel_map_stream_20_fifo_cap => in_channel_map_stream_20_fifo_cap,
        in_channel_map_stream_20_empty_n => in_channel_map_stream_20_empty_n,
        in_channel_map_stream_20_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_20_read,
        in_channel_map_stream_21_dout => in_channel_map_stream_21_dout,
        in_channel_map_stream_21_num_data_valid => in_channel_map_stream_21_num_data_valid,
        in_channel_map_stream_21_fifo_cap => in_channel_map_stream_21_fifo_cap,
        in_channel_map_stream_21_empty_n => in_channel_map_stream_21_empty_n,
        in_channel_map_stream_21_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_21_read,
        in_channel_map_stream_22_dout => in_channel_map_stream_22_dout,
        in_channel_map_stream_22_num_data_valid => in_channel_map_stream_22_num_data_valid,
        in_channel_map_stream_22_fifo_cap => in_channel_map_stream_22_fifo_cap,
        in_channel_map_stream_22_empty_n => in_channel_map_stream_22_empty_n,
        in_channel_map_stream_22_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_22_read,
        in_channel_map_stream_2325_dout => in_channel_map_stream_23_dout,
        in_channel_map_stream_2325_num_data_valid => in_channel_map_stream_23_num_data_valid,
        in_channel_map_stream_2325_fifo_cap => in_channel_map_stream_23_fifo_cap,
        in_channel_map_stream_2325_empty_n => in_channel_map_stream_23_empty_n,
        in_channel_map_stream_2325_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_2325_read,
        in_channel_map_stream_24_dout => in_channel_map_stream_24_dout,
        in_channel_map_stream_24_num_data_valid => in_channel_map_stream_24_num_data_valid,
        in_channel_map_stream_24_fifo_cap => in_channel_map_stream_24_fifo_cap,
        in_channel_map_stream_24_empty_n => in_channel_map_stream_24_empty_n,
        in_channel_map_stream_24_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_24_read,
        in_channel_map_stream_25_dout => in_channel_map_stream_25_dout,
        in_channel_map_stream_25_num_data_valid => in_channel_map_stream_25_num_data_valid,
        in_channel_map_stream_25_fifo_cap => in_channel_map_stream_25_fifo_cap,
        in_channel_map_stream_25_empty_n => in_channel_map_stream_25_empty_n,
        in_channel_map_stream_25_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_25_read,
        in_channel_map_stream_26_dout => in_channel_map_stream_26_dout,
        in_channel_map_stream_26_num_data_valid => in_channel_map_stream_26_num_data_valid,
        in_channel_map_stream_26_fifo_cap => in_channel_map_stream_26_fifo_cap,
        in_channel_map_stream_26_empty_n => in_channel_map_stream_26_empty_n,
        in_channel_map_stream_26_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_26_read,
        in_channel_map_stream_27_dout => in_channel_map_stream_27_dout,
        in_channel_map_stream_27_num_data_valid => in_channel_map_stream_27_num_data_valid,
        in_channel_map_stream_27_fifo_cap => in_channel_map_stream_27_fifo_cap,
        in_channel_map_stream_27_empty_n => in_channel_map_stream_27_empty_n,
        in_channel_map_stream_27_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_27_read,
        in_channel_map_stream_28_dout => in_channel_map_stream_28_dout,
        in_channel_map_stream_28_num_data_valid => in_channel_map_stream_28_num_data_valid,
        in_channel_map_stream_28_fifo_cap => in_channel_map_stream_28_fifo_cap,
        in_channel_map_stream_28_empty_n => in_channel_map_stream_28_empty_n,
        in_channel_map_stream_28_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_28_read,
        in_channel_map_stream_29_dout => in_channel_map_stream_29_dout,
        in_channel_map_stream_29_num_data_valid => in_channel_map_stream_29_num_data_valid,
        in_channel_map_stream_29_fifo_cap => in_channel_map_stream_29_fifo_cap,
        in_channel_map_stream_29_empty_n => in_channel_map_stream_29_empty_n,
        in_channel_map_stream_29_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_29_read,
        in_channel_map_stream_30_dout => in_channel_map_stream_30_dout,
        in_channel_map_stream_30_num_data_valid => in_channel_map_stream_30_num_data_valid,
        in_channel_map_stream_30_fifo_cap => in_channel_map_stream_30_fifo_cap,
        in_channel_map_stream_30_empty_n => in_channel_map_stream_30_empty_n,
        in_channel_map_stream_30_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_30_read,
        in_channel_map_stream_31_dout => in_channel_map_stream_31_dout,
        in_channel_map_stream_31_num_data_valid => in_channel_map_stream_31_num_data_valid,
        in_channel_map_stream_31_fifo_cap => in_channel_map_stream_31_fifo_cap,
        in_channel_map_stream_31_empty_n => in_channel_map_stream_31_empty_n,
        in_channel_map_stream_31_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_31_read,
        conv2d_64_feature_map_stream125_din => conv2d_aggregate_channels_14u_14u_32u_64u_U0_conv2d_64_feature_map_stream125_din,
        conv2d_64_feature_map_stream125_num_data_valid => conv2d_64_feature_map_stream_num_data_valid,
        conv2d_64_feature_map_stream125_fifo_cap => conv2d_64_feature_map_stream_fifo_cap,
        conv2d_64_feature_map_stream125_full_n => conv2d_64_feature_map_stream_full_n,
        conv2d_64_feature_map_stream125_write => conv2d_aggregate_channels_14u_14u_32u_64u_U0_conv2d_64_feature_map_stream125_write,
        conv2d_64_activations_stream126_din => conv2d_aggregate_channels_14u_14u_32u_64u_U0_conv2d_64_activations_stream126_din,
        conv2d_64_activations_stream126_num_data_valid => conv2d_64_activations_stream_num_data_valid,
        conv2d_64_activations_stream126_fifo_cap => conv2d_64_activations_stream_fifo_cap,
        conv2d_64_activations_stream126_full_n => conv2d_64_activations_stream_full_n,
        conv2d_64_activations_stream126_write => conv2d_aggregate_channels_14u_14u_32u_64u_U0_conv2d_64_activations_stream126_write,
        conv2d_64_f_map_out132_din => conv2d_aggregate_channels_14u_14u_32u_64u_U0_conv2d_64_f_map_out132_din,
        conv2d_64_f_map_out132_num_data_valid => conv2d_64_f_map_out_num_data_valid,
        conv2d_64_f_map_out132_fifo_cap => conv2d_64_f_map_out_fifo_cap,
        conv2d_64_f_map_out132_full_n => conv2d_64_f_map_out_full_n,
        conv2d_64_f_map_out132_write => conv2d_aggregate_channels_14u_14u_32u_64u_U0_conv2d_64_f_map_out132_write,
        start_out => conv2d_aggregate_channels_14u_14u_32u_64u_U0_start_out,
        start_write => conv2d_aggregate_channels_14u_14u_32u_64u_U0_start_write,
        biases_address0 => conv2d_aggregate_channels_14u_14u_32u_64u_U0_biases_address0,
        biases_ce0 => conv2d_aggregate_channels_14u_14u_32u_64u_U0_biases_ce0,
        biases_q0 => conv2d_64_biases_t_q0);

    create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0 : component accel_create_window_stream_maxp2d_14u_14u_64u_2u_2u_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0_ap_start,
        start_full_n => start_for_maxp2d_3136u_2u_2u_U0_full_n,
        ap_done => create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0_ap_done,
        ap_continue => create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0_ap_continue,
        ap_idle => create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0_ap_idle,
        ap_ready => create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0_ap_ready,
        conv2d_64_feature_map_stream125_dout => conv2d_64_feature_map_stream_dout,
        conv2d_64_feature_map_stream125_num_data_valid => conv2d_64_feature_map_stream_num_data_valid,
        conv2d_64_feature_map_stream125_fifo_cap => conv2d_64_feature_map_stream_fifo_cap,
        conv2d_64_feature_map_stream125_empty_n => conv2d_64_feature_map_stream_empty_n,
        conv2d_64_feature_map_stream125_read => create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0_conv2d_64_feature_map_stream125_read,
        maxp2d_64_window_stream_din => create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0_maxp2d_64_window_stream_din,
        maxp2d_64_window_stream_num_data_valid => maxp2d_64_window_stream_num_data_valid,
        maxp2d_64_window_stream_fifo_cap => maxp2d_64_window_stream_fifo_cap,
        maxp2d_64_window_stream_full_n => maxp2d_64_window_stream_full_n,
        maxp2d_64_window_stream_write => create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0_maxp2d_64_window_stream_write,
        start_out => create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0_start_out,
        start_write => create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0_start_write);

    maxp2d_3136u_2u_2u_U0 : component accel_maxp2d_3136u_2u_2u_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => maxp2d_3136u_2u_2u_U0_ap_start,
        ap_done => maxp2d_3136u_2u_2u_U0_ap_done,
        ap_continue => maxp2d_3136u_2u_2u_U0_ap_continue,
        ap_idle => maxp2d_3136u_2u_2u_U0_ap_idle,
        ap_ready => maxp2d_3136u_2u_2u_U0_ap_ready,
        maxp2d_64_window_stream_dout => maxp2d_64_window_stream_dout,
        maxp2d_64_window_stream_num_data_valid => maxp2d_64_window_stream_num_data_valid,
        maxp2d_64_window_stream_fifo_cap => maxp2d_64_window_stream_fifo_cap,
        maxp2d_64_window_stream_empty_n => maxp2d_64_window_stream_empty_n,
        maxp2d_64_window_stream_read => maxp2d_3136u_2u_2u_U0_maxp2d_64_window_stream_read,
        maxp2d_64_feature_map_stream127_din => maxp2d_3136u_2u_2u_U0_maxp2d_64_feature_map_stream127_din,
        maxp2d_64_feature_map_stream127_num_data_valid => maxp2d_64_feature_map_stream_num_data_valid,
        maxp2d_64_feature_map_stream127_fifo_cap => maxp2d_64_feature_map_stream_fifo_cap,
        maxp2d_64_feature_map_stream127_full_n => maxp2d_64_feature_map_stream_full_n,
        maxp2d_64_feature_map_stream127_write => maxp2d_3136u_2u_2u_U0_maxp2d_64_feature_map_stream127_write,
        maxp2d_64_activations_window_stream_din => maxp2d_3136u_2u_2u_U0_maxp2d_64_activations_window_stream_din,
        maxp2d_64_activations_window_stream_num_data_valid => maxp2d_64_activations_window_stream_num_data_valid,
        maxp2d_64_activations_window_stream_fifo_cap => maxp2d_64_activations_window_stream_fifo_cap,
        maxp2d_64_activations_window_stream_full_n => maxp2d_64_activations_window_stream_full_n,
        maxp2d_64_activations_window_stream_write => maxp2d_3136u_2u_2u_U0_maxp2d_64_activations_window_stream_write,
        maxp2d_64_f_map_out133_din => maxp2d_3136u_2u_2u_U0_maxp2d_64_f_map_out133_din,
        maxp2d_64_f_map_out133_num_data_valid => maxp2d_64_f_map_out_num_data_valid,
        maxp2d_64_f_map_out133_fifo_cap => maxp2d_64_f_map_out_fifo_cap,
        maxp2d_64_f_map_out133_full_n => maxp2d_64_f_map_out_full_n,
        maxp2d_64_f_map_out133_write => maxp2d_3136u_2u_2u_U0_maxp2d_64_f_map_out133_write);

    dense_128u_3136u_U0 : component accel_dense_128u_3136u_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => dense_128u_3136u_U0_ap_start,
        ap_done => dense_128u_3136u_U0_ap_done,
        ap_continue => dense_128u_3136u_U0_ap_continue,
        ap_idle => dense_128u_3136u_U0_ap_idle,
        ap_ready => dense_128u_3136u_U0_ap_ready,
        maxp2d_64_feature_map_stream127_dout => maxp2d_64_feature_map_stream_dout,
        maxp2d_64_feature_map_stream127_num_data_valid => maxp2d_64_feature_map_stream_num_data_valid,
        maxp2d_64_feature_map_stream127_fifo_cap => maxp2d_64_feature_map_stream_fifo_cap,
        maxp2d_64_feature_map_stream127_empty_n => maxp2d_64_feature_map_stream_empty_n,
        maxp2d_64_feature_map_stream127_read => dense_128u_3136u_U0_maxp2d_64_feature_map_stream127_read,
        weights_0_address0 => dense_128u_3136u_U0_weights_0_address0,
        weights_0_ce0 => dense_128u_3136u_U0_weights_0_ce0,
        weights_0_q0 => dense_weights_t_q0,
        weights_0_address1 => dense_128u_3136u_U0_weights_0_address1,
        weights_0_ce1 => dense_128u_3136u_U0_weights_0_ce1,
        weights_0_q1 => dense_weights_t_q1,
        weights_1_address0 => dense_128u_3136u_U0_weights_1_address0,
        weights_1_ce0 => dense_128u_3136u_U0_weights_1_ce0,
        weights_1_q0 => dense_weights_1_t_q0,
        weights_1_address1 => dense_128u_3136u_U0_weights_1_address1,
        weights_1_ce1 => dense_128u_3136u_U0_weights_1_ce1,
        weights_1_q1 => dense_weights_1_t_q1,
        weights_2_address0 => dense_128u_3136u_U0_weights_2_address0,
        weights_2_ce0 => dense_128u_3136u_U0_weights_2_ce0,
        weights_2_q0 => dense_weights_2_t_q0,
        weights_2_address1 => dense_128u_3136u_U0_weights_2_address1,
        weights_2_ce1 => dense_128u_3136u_U0_weights_2_ce1,
        weights_2_q1 => dense_weights_2_t_q1,
        weights_3_address0 => dense_128u_3136u_U0_weights_3_address0,
        weights_3_ce0 => dense_128u_3136u_U0_weights_3_ce0,
        weights_3_q0 => dense_weights_3_t_q0,
        weights_3_address1 => dense_128u_3136u_U0_weights_3_address1,
        weights_3_ce1 => dense_128u_3136u_U0_weights_3_ce1,
        weights_3_q1 => dense_weights_3_t_q1,
        weights_4_address0 => dense_128u_3136u_U0_weights_4_address0,
        weights_4_ce0 => dense_128u_3136u_U0_weights_4_ce0,
        weights_4_q0 => dense_weights_4_t_q0,
        weights_4_address1 => dense_128u_3136u_U0_weights_4_address1,
        weights_4_ce1 => dense_128u_3136u_U0_weights_4_ce1,
        weights_4_q1 => dense_weights_4_t_q1,
        weights_5_address0 => dense_128u_3136u_U0_weights_5_address0,
        weights_5_ce0 => dense_128u_3136u_U0_weights_5_ce0,
        weights_5_q0 => dense_weights_5_t_q0,
        weights_5_address1 => dense_128u_3136u_U0_weights_5_address1,
        weights_5_ce1 => dense_128u_3136u_U0_weights_5_ce1,
        weights_5_q1 => dense_weights_5_t_q1,
        weights_6_address0 => dense_128u_3136u_U0_weights_6_address0,
        weights_6_ce0 => dense_128u_3136u_U0_weights_6_ce0,
        weights_6_q0 => dense_weights_6_t_q0,
        weights_6_address1 => dense_128u_3136u_U0_weights_6_address1,
        weights_6_ce1 => dense_128u_3136u_U0_weights_6_ce1,
        weights_6_q1 => dense_weights_6_t_q1,
        weights_7_address0 => dense_128u_3136u_U0_weights_7_address0,
        weights_7_ce0 => dense_128u_3136u_U0_weights_7_ce0,
        weights_7_q0 => dense_weights_7_t_q0,
        weights_7_address1 => dense_128u_3136u_U0_weights_7_address1,
        weights_7_ce1 => dense_128u_3136u_U0_weights_7_ce1,
        weights_7_q1 => dense_weights_7_t_q1,
        biases_address0 => dense_128u_3136u_U0_biases_address0,
        biases_ce0 => dense_128u_3136u_U0_biases_ce0,
        biases_q0 => dense_biases_t_q0,
        dense_feature_map_stream128_din => dense_128u_3136u_U0_dense_feature_map_stream128_din,
        dense_feature_map_stream128_num_data_valid => dense_feature_map_stream_num_data_valid,
        dense_feature_map_stream128_fifo_cap => dense_feature_map_stream_fifo_cap,
        dense_feature_map_stream128_full_n => dense_feature_map_stream_full_n,
        dense_feature_map_stream128_write => dense_128u_3136u_U0_dense_feature_map_stream128_write,
        dense_activations_stream129_din => dense_128u_3136u_U0_dense_activations_stream129_din,
        dense_activations_stream129_num_data_valid => dense_activations_stream_num_data_valid,
        dense_activations_stream129_fifo_cap => dense_activations_stream_fifo_cap,
        dense_activations_stream129_full_n => dense_activations_stream_full_n,
        dense_activations_stream129_write => dense_128u_3136u_U0_dense_activations_stream129_write,
        dense_f_map_out134_din => dense_128u_3136u_U0_dense_f_map_out134_din,
        dense_f_map_out134_num_data_valid => dense_f_map_out_num_data_valid,
        dense_f_map_out134_fifo_cap => dense_f_map_out_fifo_cap,
        dense_f_map_out134_full_n => dense_f_map_out_full_n,
        dense_f_map_out134_write => dense_128u_3136u_U0_dense_f_map_out134_write);

    softmax_10u_128u_U0 : component accel_softmax_10u_128u_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => softmax_10u_128u_U0_ap_start,
        ap_done => softmax_10u_128u_U0_ap_done,
        ap_continue => softmax_10u_128u_U0_ap_continue,
        ap_idle => softmax_10u_128u_U0_ap_idle,
        ap_ready => softmax_10u_128u_U0_ap_ready,
        dense_feature_map_stream128_dout => dense_feature_map_stream_dout,
        dense_feature_map_stream128_num_data_valid => dense_feature_map_stream_num_data_valid,
        dense_feature_map_stream128_fifo_cap => dense_feature_map_stream_fifo_cap,
        dense_feature_map_stream128_empty_n => dense_feature_map_stream_empty_n,
        dense_feature_map_stream128_read => softmax_10u_128u_U0_dense_feature_map_stream128_read,
        weights_0_address0 => softmax_10u_128u_U0_weights_0_address0,
        weights_0_ce0 => softmax_10u_128u_U0_weights_0_ce0,
        weights_0_q0 => softmax_weights_t_q0,
        weights_0_address1 => softmax_10u_128u_U0_weights_0_address1,
        weights_0_ce1 => softmax_10u_128u_U0_weights_0_ce1,
        weights_0_q1 => softmax_weights_t_q1,
        weights_1_address0 => softmax_10u_128u_U0_weights_1_address0,
        weights_1_ce0 => softmax_10u_128u_U0_weights_1_ce0,
        weights_1_q0 => softmax_weights_1_t_q0,
        weights_1_address1 => softmax_10u_128u_U0_weights_1_address1,
        weights_1_ce1 => softmax_10u_128u_U0_weights_1_ce1,
        weights_1_q1 => softmax_weights_1_t_q1,
        weights_2_address0 => softmax_10u_128u_U0_weights_2_address0,
        weights_2_ce0 => softmax_10u_128u_U0_weights_2_ce0,
        weights_2_q0 => softmax_weights_2_t_q0,
        weights_2_address1 => softmax_10u_128u_U0_weights_2_address1,
        weights_2_ce1 => softmax_10u_128u_U0_weights_2_ce1,
        weights_2_q1 => softmax_weights_2_t_q1,
        biases_address0 => softmax_10u_128u_U0_biases_address0,
        biases_ce0 => softmax_10u_128u_U0_biases_ce0,
        biases_q0 => softmax_biases_t_q0,
        softmax_f_map_out135_din => softmax_10u_128u_U0_softmax_f_map_out135_din,
        softmax_f_map_out135_num_data_valid => softmax_f_map_out_num_data_valid,
        softmax_f_map_out135_fifo_cap => softmax_f_map_out_fifo_cap,
        softmax_f_map_out135_full_n => softmax_f_map_out_full_n,
        softmax_f_map_out135_write => softmax_10u_128u_U0_softmax_f_map_out135_write);

    write_gmem_U0 : component accel_write_gmem
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => write_gmem_U0_ap_start,
        ap_done => write_gmem_U0_ap_done,
        ap_continue => write_gmem_U0_ap_continue,
        ap_idle => write_gmem_U0_ap_idle,
        ap_ready => write_gmem_U0_ap_ready,
        conv2d_32_f_map_out130_dout => conv2d_32_f_map_out_dout,
        conv2d_32_f_map_out130_num_data_valid => conv2d_32_f_map_out_num_data_valid,
        conv2d_32_f_map_out130_fifo_cap => conv2d_32_f_map_out_fifo_cap,
        conv2d_32_f_map_out130_empty_n => conv2d_32_f_map_out_empty_n,
        conv2d_32_f_map_out130_read => write_gmem_U0_conv2d_32_f_map_out130_read,
        maxp2d_32_f_map_out131_dout => maxp2d_32_f_map_out_dout,
        maxp2d_32_f_map_out131_num_data_valid => maxp2d_32_f_map_out_num_data_valid,
        maxp2d_32_f_map_out131_fifo_cap => maxp2d_32_f_map_out_fifo_cap,
        maxp2d_32_f_map_out131_empty_n => maxp2d_32_f_map_out_empty_n,
        maxp2d_32_f_map_out131_read => write_gmem_U0_maxp2d_32_f_map_out131_read,
        conv2d_64_f_map_out132_dout => conv2d_64_f_map_out_dout,
        conv2d_64_f_map_out132_num_data_valid => conv2d_64_f_map_out_num_data_valid,
        conv2d_64_f_map_out132_fifo_cap => conv2d_64_f_map_out_fifo_cap,
        conv2d_64_f_map_out132_empty_n => conv2d_64_f_map_out_empty_n,
        conv2d_64_f_map_out132_read => write_gmem_U0_conv2d_64_f_map_out132_read,
        maxp2d_64_f_map_out133_dout => maxp2d_64_f_map_out_dout,
        maxp2d_64_f_map_out133_num_data_valid => maxp2d_64_f_map_out_num_data_valid,
        maxp2d_64_f_map_out133_fifo_cap => maxp2d_64_f_map_out_fifo_cap,
        maxp2d_64_f_map_out133_empty_n => maxp2d_64_f_map_out_empty_n,
        maxp2d_64_f_map_out133_read => write_gmem_U0_maxp2d_64_f_map_out133_read,
        dense_f_map_out134_dout => dense_f_map_out_dout,
        dense_f_map_out134_num_data_valid => dense_f_map_out_num_data_valid,
        dense_f_map_out134_fifo_cap => dense_f_map_out_fifo_cap,
        dense_f_map_out134_empty_n => dense_f_map_out_empty_n,
        dense_f_map_out134_read => write_gmem_U0_dense_f_map_out134_read,
        softmax_f_map_out135_dout => softmax_f_map_out_dout,
        softmax_f_map_out135_num_data_valid => softmax_f_map_out_num_data_valid,
        softmax_f_map_out135_fifo_cap => softmax_f_map_out_fifo_cap,
        softmax_f_map_out135_empty_n => softmax_f_map_out_empty_n,
        softmax_f_map_out135_read => write_gmem_U0_softmax_f_map_out135_read,
        m_axi_gmem_AWVALID => write_gmem_U0_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => gmem_AWREADY,
        m_axi_gmem_AWADDR => write_gmem_U0_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => write_gmem_U0_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => write_gmem_U0_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => write_gmem_U0_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => write_gmem_U0_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => write_gmem_U0_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => write_gmem_U0_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => write_gmem_U0_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => write_gmem_U0_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => write_gmem_U0_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => write_gmem_U0_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => write_gmem_U0_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => gmem_WREADY,
        m_axi_gmem_WDATA => write_gmem_U0_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => write_gmem_U0_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => write_gmem_U0_m_axi_gmem_WLAST,
        m_axi_gmem_WID => write_gmem_U0_m_axi_gmem_WID,
        m_axi_gmem_WUSER => write_gmem_U0_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => write_gmem_U0_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => ap_const_logic_0,
        m_axi_gmem_ARADDR => write_gmem_U0_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => write_gmem_U0_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => write_gmem_U0_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => write_gmem_U0_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => write_gmem_U0_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => write_gmem_U0_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => write_gmem_U0_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => write_gmem_U0_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => write_gmem_U0_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => write_gmem_U0_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => write_gmem_U0_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => ap_const_logic_0,
        m_axi_gmem_RREADY => write_gmem_U0_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => ap_const_lv512_lc_1,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => ap_const_lv9_0,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => gmem_BVALID,
        m_axi_gmem_BREADY => write_gmem_U0_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => gmem_BRESP,
        m_axi_gmem_BID => gmem_BID,
        m_axi_gmem_BUSER => gmem_BUSER,
        gmem_conv2d_32_feature_map_dout => gmem_conv2d_32_feature_map_c_dout,
        gmem_conv2d_32_feature_map_num_data_valid => gmem_conv2d_32_feature_map_c_num_data_valid,
        gmem_conv2d_32_feature_map_fifo_cap => gmem_conv2d_32_feature_map_c_fifo_cap,
        gmem_conv2d_32_feature_map_empty_n => gmem_conv2d_32_feature_map_c_empty_n,
        gmem_conv2d_32_feature_map_read => write_gmem_U0_gmem_conv2d_32_feature_map_read,
        gmem_maxp2d_32_feature_map_dout => gmem_maxp2d_32_feature_map_c_dout,
        gmem_maxp2d_32_feature_map_num_data_valid => gmem_maxp2d_32_feature_map_c_num_data_valid,
        gmem_maxp2d_32_feature_map_fifo_cap => gmem_maxp2d_32_feature_map_c_fifo_cap,
        gmem_maxp2d_32_feature_map_empty_n => gmem_maxp2d_32_feature_map_c_empty_n,
        gmem_maxp2d_32_feature_map_read => write_gmem_U0_gmem_maxp2d_32_feature_map_read,
        gmem_conv2d_64_feature_map_dout => gmem_conv2d_64_feature_map_c_dout,
        gmem_conv2d_64_feature_map_num_data_valid => gmem_conv2d_64_feature_map_c_num_data_valid,
        gmem_conv2d_64_feature_map_fifo_cap => gmem_conv2d_64_feature_map_c_fifo_cap,
        gmem_conv2d_64_feature_map_empty_n => gmem_conv2d_64_feature_map_c_empty_n,
        gmem_conv2d_64_feature_map_read => write_gmem_U0_gmem_conv2d_64_feature_map_read,
        gmem_maxp2d_64_feature_map_dout => gmem_maxp2d_64_feature_map_c_dout,
        gmem_maxp2d_64_feature_map_num_data_valid => gmem_maxp2d_64_feature_map_c_num_data_valid,
        gmem_maxp2d_64_feature_map_fifo_cap => gmem_maxp2d_64_feature_map_c_fifo_cap,
        gmem_maxp2d_64_feature_map_empty_n => gmem_maxp2d_64_feature_map_c_empty_n,
        gmem_maxp2d_64_feature_map_read => write_gmem_U0_gmem_maxp2d_64_feature_map_read,
        gmem_dense_feature_map_dout => gmem_dense_feature_map_c_dout,
        gmem_dense_feature_map_num_data_valid => gmem_dense_feature_map_c_num_data_valid,
        gmem_dense_feature_map_fifo_cap => gmem_dense_feature_map_c_fifo_cap,
        gmem_dense_feature_map_empty_n => gmem_dense_feature_map_c_empty_n,
        gmem_dense_feature_map_read => write_gmem_U0_gmem_dense_feature_map_read,
        gmem_softmax_feature_map_dout => gmem_softmax_feature_map_c_dout,
        gmem_softmax_feature_map_num_data_valid => gmem_softmax_feature_map_c_num_data_valid,
        gmem_softmax_feature_map_fifo_cap => gmem_softmax_feature_map_c_fifo_cap,
        gmem_softmax_feature_map_empty_n => gmem_softmax_feature_map_c_empty_n,
        gmem_softmax_feature_map_read => write_gmem_U0_gmem_softmax_feature_map_read,
        conv2d_32_activations_stream123_dout => conv2d_32_activations_stream_dout,
        conv2d_32_activations_stream123_num_data_valid => conv2d_32_activations_stream_num_data_valid,
        conv2d_32_activations_stream123_fifo_cap => conv2d_32_activations_stream_fifo_cap,
        conv2d_32_activations_stream123_empty_n => conv2d_32_activations_stream_empty_n,
        conv2d_32_activations_stream123_read => write_gmem_U0_conv2d_32_activations_stream123_read,
        maxp2d_32_activations_window_stream_dout => maxp2d_32_activations_window_stream_dout,
        maxp2d_32_activations_window_stream_num_data_valid => maxp2d_32_activations_window_stream_num_data_valid,
        maxp2d_32_activations_window_stream_fifo_cap => maxp2d_32_activations_window_stream_fifo_cap,
        maxp2d_32_activations_window_stream_empty_n => maxp2d_32_activations_window_stream_empty_n,
        maxp2d_32_activations_window_stream_read => write_gmem_U0_maxp2d_32_activations_window_stream_read,
        conv2d_64_activations_stream126_dout => conv2d_64_activations_stream_dout,
        conv2d_64_activations_stream126_num_data_valid => conv2d_64_activations_stream_num_data_valid,
        conv2d_64_activations_stream126_fifo_cap => conv2d_64_activations_stream_fifo_cap,
        conv2d_64_activations_stream126_empty_n => conv2d_64_activations_stream_empty_n,
        conv2d_64_activations_stream126_read => write_gmem_U0_conv2d_64_activations_stream126_read,
        maxp2d_64_activations_window_stream_dout => maxp2d_64_activations_window_stream_dout,
        maxp2d_64_activations_window_stream_num_data_valid => maxp2d_64_activations_window_stream_num_data_valid,
        maxp2d_64_activations_window_stream_fifo_cap => maxp2d_64_activations_window_stream_fifo_cap,
        maxp2d_64_activations_window_stream_empty_n => maxp2d_64_activations_window_stream_empty_n,
        maxp2d_64_activations_window_stream_read => write_gmem_U0_maxp2d_64_activations_window_stream_read,
        dense_activations_stream129_dout => dense_activations_stream_dout,
        dense_activations_stream129_num_data_valid => dense_activations_stream_num_data_valid,
        dense_activations_stream129_fifo_cap => dense_activations_stream_fifo_cap,
        dense_activations_stream129_empty_n => dense_activations_stream_empty_n,
        dense_activations_stream129_read => write_gmem_U0_dense_activations_stream129_read);

    gmem_conv2d_32_feature_map_c_U : component accel_fifo_w64_d16_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_gmem_conv2d_32_feature_map_c_din,
        if_full_n => gmem_conv2d_32_feature_map_c_full_n,
        if_write => entry_proc_U0_gmem_conv2d_32_feature_map_c_write,
        if_dout => gmem_conv2d_32_feature_map_c_dout,
        if_num_data_valid => gmem_conv2d_32_feature_map_c_num_data_valid,
        if_fifo_cap => gmem_conv2d_32_feature_map_c_fifo_cap,
        if_empty_n => gmem_conv2d_32_feature_map_c_empty_n,
        if_read => write_gmem_U0_gmem_conv2d_32_feature_map_read);

    gmem_maxp2d_32_feature_map_c_U : component accel_fifo_w64_d16_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_gmem_maxp2d_32_feature_map_c_din,
        if_full_n => gmem_maxp2d_32_feature_map_c_full_n,
        if_write => entry_proc_U0_gmem_maxp2d_32_feature_map_c_write,
        if_dout => gmem_maxp2d_32_feature_map_c_dout,
        if_num_data_valid => gmem_maxp2d_32_feature_map_c_num_data_valid,
        if_fifo_cap => gmem_maxp2d_32_feature_map_c_fifo_cap,
        if_empty_n => gmem_maxp2d_32_feature_map_c_empty_n,
        if_read => write_gmem_U0_gmem_maxp2d_32_feature_map_read);

    gmem_conv2d_64_feature_map_c_U : component accel_fifo_w64_d16_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_gmem_conv2d_64_feature_map_c_din,
        if_full_n => gmem_conv2d_64_feature_map_c_full_n,
        if_write => entry_proc_U0_gmem_conv2d_64_feature_map_c_write,
        if_dout => gmem_conv2d_64_feature_map_c_dout,
        if_num_data_valid => gmem_conv2d_64_feature_map_c_num_data_valid,
        if_fifo_cap => gmem_conv2d_64_feature_map_c_fifo_cap,
        if_empty_n => gmem_conv2d_64_feature_map_c_empty_n,
        if_read => write_gmem_U0_gmem_conv2d_64_feature_map_read);

    gmem_maxp2d_64_feature_map_c_U : component accel_fifo_w64_d16_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_gmem_maxp2d_64_feature_map_c_din,
        if_full_n => gmem_maxp2d_64_feature_map_c_full_n,
        if_write => entry_proc_U0_gmem_maxp2d_64_feature_map_c_write,
        if_dout => gmem_maxp2d_64_feature_map_c_dout,
        if_num_data_valid => gmem_maxp2d_64_feature_map_c_num_data_valid,
        if_fifo_cap => gmem_maxp2d_64_feature_map_c_fifo_cap,
        if_empty_n => gmem_maxp2d_64_feature_map_c_empty_n,
        if_read => write_gmem_U0_gmem_maxp2d_64_feature_map_read);

    gmem_dense_feature_map_c_U : component accel_fifo_w64_d16_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_gmem_dense_feature_map_c_din,
        if_full_n => gmem_dense_feature_map_c_full_n,
        if_write => entry_proc_U0_gmem_dense_feature_map_c_write,
        if_dout => gmem_dense_feature_map_c_dout,
        if_num_data_valid => gmem_dense_feature_map_c_num_data_valid,
        if_fifo_cap => gmem_dense_feature_map_c_fifo_cap,
        if_empty_n => gmem_dense_feature_map_c_empty_n,
        if_read => write_gmem_U0_gmem_dense_feature_map_read);

    gmem_softmax_feature_map_c_U : component accel_fifo_w64_d16_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_gmem_softmax_feature_map_c_din,
        if_full_n => gmem_softmax_feature_map_c_full_n,
        if_write => entry_proc_U0_gmem_softmax_feature_map_c_write,
        if_dout => gmem_softmax_feature_map_c_dout,
        if_num_data_valid => gmem_softmax_feature_map_c_num_data_valid,
        if_fifo_cap => gmem_softmax_feature_map_c_fifo_cap,
        if_empty_n => gmem_softmax_feature_map_c_empty_n,
        if_read => write_gmem_U0_gmem_softmax_feature_map_read);

    conv2d_32_window_stream_U : component accel_fifo_w288_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0_conv2d_32_window_stream_din,
        if_full_n => conv2d_32_window_stream_full_n,
        if_write => create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0_conv2d_32_window_stream_write,
        if_dout => conv2d_32_window_stream_dout,
        if_num_data_valid => conv2d_32_window_stream_num_data_valid,
        if_fifo_cap => conv2d_32_window_stream_fifo_cap,
        if_empty_n => conv2d_32_window_stream_empty_n,
        if_read => pad_windows_1c_float_28u_28u_3u_3u_32u_U0_conv2d_32_window_stream_read);

    conv2d_32_padded_window_stream_U : component accel_fifo_w288_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pad_windows_1c_float_28u_28u_3u_3u_32u_U0_conv2d_32_padded_window_stream_din,
        if_full_n => conv2d_32_padded_window_stream_full_n,
        if_write => pad_windows_1c_float_28u_28u_3u_3u_32u_U0_conv2d_32_padded_window_stream_write,
        if_dout => conv2d_32_padded_window_stream_dout,
        if_num_data_valid => conv2d_32_padded_window_stream_num_data_valid,
        if_fifo_cap => conv2d_32_padded_window_stream_fifo_cap,
        if_empty_n => conv2d_32_padded_window_stream_empty_n,
        if_read => conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_conv2d_32_padded_window_stream_read);

    kernel_sums_U : component accel_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_kernel_sums136_din,
        if_full_n => kernel_sums_full_n,
        if_write => conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_kernel_sums136_write,
        if_dout => kernel_sums_dout,
        if_num_data_valid => kernel_sums_num_data_valid,
        if_fifo_cap => kernel_sums_fifo_cap,
        if_empty_n => kernel_sums_empty_n,
        if_read => conv2d_activate_1c_28u_28u_3u_3u_32u_U0_kernel_sums136_read);

    conv2d_32_feature_map_stream_U : component accel_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv2d_activate_1c_28u_28u_3u_3u_32u_U0_conv2d_32_feature_map_stream122_din,
        if_full_n => conv2d_32_feature_map_stream_full_n,
        if_write => conv2d_activate_1c_28u_28u_3u_3u_32u_U0_conv2d_32_feature_map_stream122_write,
        if_dout => conv2d_32_feature_map_stream_dout,
        if_num_data_valid => conv2d_32_feature_map_stream_num_data_valid,
        if_fifo_cap => conv2d_32_feature_map_stream_fifo_cap,
        if_empty_n => conv2d_32_feature_map_stream_empty_n,
        if_read => create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_conv2d_32_feature_map_stream122_read);

    conv2d_32_activations_stream_U : component accel_fifo_w1_d25088_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv2d_activate_1c_28u_28u_3u_3u_32u_U0_conv2d_32_activations_stream123_din,
        if_full_n => conv2d_32_activations_stream_full_n,
        if_write => conv2d_activate_1c_28u_28u_3u_3u_32u_U0_conv2d_32_activations_stream123_write,
        if_dout => conv2d_32_activations_stream_dout,
        if_num_data_valid => conv2d_32_activations_stream_num_data_valid,
        if_fifo_cap => conv2d_32_activations_stream_fifo_cap,
        if_empty_n => conv2d_32_activations_stream_empty_n,
        if_read => write_gmem_U0_conv2d_32_activations_stream123_read);

    conv2d_32_f_map_out_U : component accel_fifo_w32_d25088_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv2d_activate_1c_28u_28u_3u_3u_32u_U0_conv2d_32_f_map_out130_din,
        if_full_n => conv2d_32_f_map_out_full_n,
        if_write => conv2d_activate_1c_28u_28u_3u_3u_32u_U0_conv2d_32_f_map_out130_write,
        if_dout => conv2d_32_f_map_out_dout,
        if_num_data_valid => conv2d_32_f_map_out_num_data_valid,
        if_fifo_cap => conv2d_32_f_map_out_fifo_cap,
        if_empty_n => conv2d_32_f_map_out_empty_n,
        if_read => write_gmem_U0_conv2d_32_f_map_out130_read);

    maxp2d_32_window_stream_U : component accel_fifo_w128_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_maxp2d_32_window_stream_din,
        if_full_n => maxp2d_32_window_stream_full_n,
        if_write => create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_maxp2d_32_window_stream_write,
        if_dout => maxp2d_32_window_stream_dout,
        if_num_data_valid => maxp2d_32_window_stream_num_data_valid,
        if_fifo_cap => maxp2d_32_window_stream_fifo_cap,
        if_empty_n => maxp2d_32_window_stream_empty_n,
        if_read => maxp2d_6272u_2u_2u_U0_maxp2d_32_window_stream_read);

    maxp2d_32_feature_map_stream_U : component accel_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => maxp2d_6272u_2u_2u_U0_maxp2d_32_feature_map_stream124_din,
        if_full_n => maxp2d_32_feature_map_stream_full_n,
        if_write => maxp2d_6272u_2u_2u_U0_maxp2d_32_feature_map_stream124_write,
        if_dout => maxp2d_32_feature_map_stream_dout,
        if_num_data_valid => maxp2d_32_feature_map_stream_num_data_valid,
        if_fifo_cap => maxp2d_32_feature_map_stream_fifo_cap,
        if_empty_n => maxp2d_32_feature_map_stream_empty_n,
        if_read => create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_maxp2d_32_feature_map_stream124_read);

    maxp2d_32_activations_window_stream_U : component accel_fifo_w4_d6272_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => maxp2d_6272u_2u_2u_U0_maxp2d_32_activations_window_stream_din,
        if_full_n => maxp2d_32_activations_window_stream_full_n,
        if_write => maxp2d_6272u_2u_2u_U0_maxp2d_32_activations_window_stream_write,
        if_dout => maxp2d_32_activations_window_stream_dout,
        if_num_data_valid => maxp2d_32_activations_window_stream_num_data_valid,
        if_fifo_cap => maxp2d_32_activations_window_stream_fifo_cap,
        if_empty_n => maxp2d_32_activations_window_stream_empty_n,
        if_read => write_gmem_U0_maxp2d_32_activations_window_stream_read);

    maxp2d_32_f_map_out_U : component accel_fifo_w32_d6272_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => maxp2d_6272u_2u_2u_U0_maxp2d_32_f_map_out131_din,
        if_full_n => maxp2d_32_f_map_out_full_n,
        if_write => maxp2d_6272u_2u_2u_U0_maxp2d_32_f_map_out131_write,
        if_dout => maxp2d_32_f_map_out_dout,
        if_num_data_valid => maxp2d_32_f_map_out_num_data_valid,
        if_fifo_cap => maxp2d_32_f_map_out_fifo_cap,
        if_empty_n => maxp2d_32_f_map_out_empty_n,
        if_read => write_gmem_U0_maxp2d_32_f_map_out131_read);

    conv2d_64_window_stream_U : component accel_fifo_w288_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_conv2d_64_window_stream_din,
        if_full_n => conv2d_64_window_stream_full_n,
        if_write => create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_conv2d_64_window_stream_write,
        if_dout => conv2d_64_window_stream_dout,
        if_num_data_valid => conv2d_64_window_stream_num_data_valid,
        if_fifo_cap => conv2d_64_window_stream_fifo_cap,
        if_empty_n => conv2d_64_window_stream_empty_n,
        if_read => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_window_stream_read);

    conv2d_64_padded_window_stream_0_U : component accel_fifo_w288_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_0_din,
        if_full_n => conv2d_64_padded_window_stream_0_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_0_write,
        if_dout => conv2d_64_padded_window_stream_0_dout,
        if_num_data_valid => conv2d_64_padded_window_stream_0_num_data_valid,
        if_fifo_cap => conv2d_64_padded_window_stream_0_fifo_cap,
        if_empty_n => conv2d_64_padded_window_stream_0_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_conv2d_64_padded_window_stream_0_read);

    conv2d_64_padded_window_stream_1_U : component accel_fifo_w288_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_1_din,
        if_full_n => conv2d_64_padded_window_stream_1_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_1_write,
        if_dout => conv2d_64_padded_window_stream_1_dout,
        if_num_data_valid => conv2d_64_padded_window_stream_1_num_data_valid,
        if_fifo_cap => conv2d_64_padded_window_stream_1_fifo_cap,
        if_empty_n => conv2d_64_padded_window_stream_1_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_conv2d_64_padded_window_stream_1_read);

    conv2d_64_padded_window_stream_2_U : component accel_fifo_w288_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_2_din,
        if_full_n => conv2d_64_padded_window_stream_2_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_2_write,
        if_dout => conv2d_64_padded_window_stream_2_dout,
        if_num_data_valid => conv2d_64_padded_window_stream_2_num_data_valid,
        if_fifo_cap => conv2d_64_padded_window_stream_2_fifo_cap,
        if_empty_n => conv2d_64_padded_window_stream_2_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_conv2d_64_padded_window_stream_2_read);

    conv2d_64_padded_window_stream_3_U : component accel_fifo_w288_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_3_din,
        if_full_n => conv2d_64_padded_window_stream_3_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_3_write,
        if_dout => conv2d_64_padded_window_stream_3_dout,
        if_num_data_valid => conv2d_64_padded_window_stream_3_num_data_valid,
        if_fifo_cap => conv2d_64_padded_window_stream_3_fifo_cap,
        if_empty_n => conv2d_64_padded_window_stream_3_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_conv2d_64_padded_window_stream_3_read);

    conv2d_64_padded_window_stream_4_U : component accel_fifo_w288_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_4_din,
        if_full_n => conv2d_64_padded_window_stream_4_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_4_write,
        if_dout => conv2d_64_padded_window_stream_4_dout,
        if_num_data_valid => conv2d_64_padded_window_stream_4_num_data_valid,
        if_fifo_cap => conv2d_64_padded_window_stream_4_fifo_cap,
        if_empty_n => conv2d_64_padded_window_stream_4_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_conv2d_64_padded_window_stream_4_read);

    conv2d_64_padded_window_stream_5_U : component accel_fifo_w288_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_5_din,
        if_full_n => conv2d_64_padded_window_stream_5_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_5_write,
        if_dout => conv2d_64_padded_window_stream_5_dout,
        if_num_data_valid => conv2d_64_padded_window_stream_5_num_data_valid,
        if_fifo_cap => conv2d_64_padded_window_stream_5_fifo_cap,
        if_empty_n => conv2d_64_padded_window_stream_5_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_conv2d_64_padded_window_stream_5_read);

    conv2d_64_padded_window_stream_6_U : component accel_fifo_w288_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_6_din,
        if_full_n => conv2d_64_padded_window_stream_6_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_6_write,
        if_dout => conv2d_64_padded_window_stream_6_dout,
        if_num_data_valid => conv2d_64_padded_window_stream_6_num_data_valid,
        if_fifo_cap => conv2d_64_padded_window_stream_6_fifo_cap,
        if_empty_n => conv2d_64_padded_window_stream_6_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_conv2d_64_padded_window_stream_6_read);

    conv2d_64_padded_window_stream_7_U : component accel_fifo_w288_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_7_din,
        if_full_n => conv2d_64_padded_window_stream_7_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_7_write,
        if_dout => conv2d_64_padded_window_stream_7_dout,
        if_num_data_valid => conv2d_64_padded_window_stream_7_num_data_valid,
        if_fifo_cap => conv2d_64_padded_window_stream_7_fifo_cap,
        if_empty_n => conv2d_64_padded_window_stream_7_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_conv2d_64_padded_window_stream_7_read);

    conv2d_64_padded_window_stream_8_U : component accel_fifo_w288_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_8_din,
        if_full_n => conv2d_64_padded_window_stream_8_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_8_write,
        if_dout => conv2d_64_padded_window_stream_8_dout,
        if_num_data_valid => conv2d_64_padded_window_stream_8_num_data_valid,
        if_fifo_cap => conv2d_64_padded_window_stream_8_fifo_cap,
        if_empty_n => conv2d_64_padded_window_stream_8_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_conv2d_64_padded_window_stream_8_read);

    conv2d_64_padded_window_stream_9_U : component accel_fifo_w288_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_9_din,
        if_full_n => conv2d_64_padded_window_stream_9_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_9_write,
        if_dout => conv2d_64_padded_window_stream_9_dout,
        if_num_data_valid => conv2d_64_padded_window_stream_9_num_data_valid,
        if_fifo_cap => conv2d_64_padded_window_stream_9_fifo_cap,
        if_empty_n => conv2d_64_padded_window_stream_9_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_conv2d_64_padded_window_stream_9_read);

    conv2d_64_padded_window_stream_10_U : component accel_fifo_w288_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_10_din,
        if_full_n => conv2d_64_padded_window_stream_10_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_10_write,
        if_dout => conv2d_64_padded_window_stream_10_dout,
        if_num_data_valid => conv2d_64_padded_window_stream_10_num_data_valid,
        if_fifo_cap => conv2d_64_padded_window_stream_10_fifo_cap,
        if_empty_n => conv2d_64_padded_window_stream_10_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_conv2d_64_padded_window_stream_10_read);

    conv2d_64_padded_window_stream_11_U : component accel_fifo_w288_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_11_din,
        if_full_n => conv2d_64_padded_window_stream_11_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_11_write,
        if_dout => conv2d_64_padded_window_stream_11_dout,
        if_num_data_valid => conv2d_64_padded_window_stream_11_num_data_valid,
        if_fifo_cap => conv2d_64_padded_window_stream_11_fifo_cap,
        if_empty_n => conv2d_64_padded_window_stream_11_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_conv2d_64_padded_window_stream_11_read);

    conv2d_64_padded_window_stream_12_U : component accel_fifo_w288_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_12_din,
        if_full_n => conv2d_64_padded_window_stream_12_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_12_write,
        if_dout => conv2d_64_padded_window_stream_12_dout,
        if_num_data_valid => conv2d_64_padded_window_stream_12_num_data_valid,
        if_fifo_cap => conv2d_64_padded_window_stream_12_fifo_cap,
        if_empty_n => conv2d_64_padded_window_stream_12_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_conv2d_64_padded_window_stream_12_read);

    conv2d_64_padded_window_stream_13_U : component accel_fifo_w288_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_13_din,
        if_full_n => conv2d_64_padded_window_stream_13_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_13_write,
        if_dout => conv2d_64_padded_window_stream_13_dout,
        if_num_data_valid => conv2d_64_padded_window_stream_13_num_data_valid,
        if_fifo_cap => conv2d_64_padded_window_stream_13_fifo_cap,
        if_empty_n => conv2d_64_padded_window_stream_13_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_conv2d_64_padded_window_stream_13_read);

    conv2d_64_padded_window_stream_14_U : component accel_fifo_w288_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_14_din,
        if_full_n => conv2d_64_padded_window_stream_14_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_14_write,
        if_dout => conv2d_64_padded_window_stream_14_dout,
        if_num_data_valid => conv2d_64_padded_window_stream_14_num_data_valid,
        if_fifo_cap => conv2d_64_padded_window_stream_14_fifo_cap,
        if_empty_n => conv2d_64_padded_window_stream_14_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_conv2d_64_padded_window_stream_14_read);

    conv2d_64_padded_window_stream_15_U : component accel_fifo_w288_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_15_din,
        if_full_n => conv2d_64_padded_window_stream_15_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_15_write,
        if_dout => conv2d_64_padded_window_stream_15_dout,
        if_num_data_valid => conv2d_64_padded_window_stream_15_num_data_valid,
        if_fifo_cap => conv2d_64_padded_window_stream_15_fifo_cap,
        if_empty_n => conv2d_64_padded_window_stream_15_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_conv2d_64_padded_window_stream_15_read);

    conv2d_64_padded_window_stream_16_U : component accel_fifo_w288_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_16_din,
        if_full_n => conv2d_64_padded_window_stream_16_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_16_write,
        if_dout => conv2d_64_padded_window_stream_16_dout,
        if_num_data_valid => conv2d_64_padded_window_stream_16_num_data_valid,
        if_fifo_cap => conv2d_64_padded_window_stream_16_fifo_cap,
        if_empty_n => conv2d_64_padded_window_stream_16_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_conv2d_64_padded_window_stream_16_read);

    conv2d_64_padded_window_stream_17_U : component accel_fifo_w288_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_17_din,
        if_full_n => conv2d_64_padded_window_stream_17_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_17_write,
        if_dout => conv2d_64_padded_window_stream_17_dout,
        if_num_data_valid => conv2d_64_padded_window_stream_17_num_data_valid,
        if_fifo_cap => conv2d_64_padded_window_stream_17_fifo_cap,
        if_empty_n => conv2d_64_padded_window_stream_17_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_conv2d_64_padded_window_stream_17_read);

    conv2d_64_padded_window_stream_18_U : component accel_fifo_w288_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_18_din,
        if_full_n => conv2d_64_padded_window_stream_18_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_18_write,
        if_dout => conv2d_64_padded_window_stream_18_dout,
        if_num_data_valid => conv2d_64_padded_window_stream_18_num_data_valid,
        if_fifo_cap => conv2d_64_padded_window_stream_18_fifo_cap,
        if_empty_n => conv2d_64_padded_window_stream_18_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_conv2d_64_padded_window_stream_18_read);

    conv2d_64_padded_window_stream_19_U : component accel_fifo_w288_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_19_din,
        if_full_n => conv2d_64_padded_window_stream_19_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_19_write,
        if_dout => conv2d_64_padded_window_stream_19_dout,
        if_num_data_valid => conv2d_64_padded_window_stream_19_num_data_valid,
        if_fifo_cap => conv2d_64_padded_window_stream_19_fifo_cap,
        if_empty_n => conv2d_64_padded_window_stream_19_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_conv2d_64_padded_window_stream_19_read);

    conv2d_64_padded_window_stream_20_U : component accel_fifo_w288_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_20_din,
        if_full_n => conv2d_64_padded_window_stream_20_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_20_write,
        if_dout => conv2d_64_padded_window_stream_20_dout,
        if_num_data_valid => conv2d_64_padded_window_stream_20_num_data_valid,
        if_fifo_cap => conv2d_64_padded_window_stream_20_fifo_cap,
        if_empty_n => conv2d_64_padded_window_stream_20_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_conv2d_64_padded_window_stream_20_read);

    conv2d_64_padded_window_stream_21_U : component accel_fifo_w288_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_21_din,
        if_full_n => conv2d_64_padded_window_stream_21_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_21_write,
        if_dout => conv2d_64_padded_window_stream_21_dout,
        if_num_data_valid => conv2d_64_padded_window_stream_21_num_data_valid,
        if_fifo_cap => conv2d_64_padded_window_stream_21_fifo_cap,
        if_empty_n => conv2d_64_padded_window_stream_21_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_conv2d_64_padded_window_stream_21_read);

    conv2d_64_padded_window_stream_22_U : component accel_fifo_w288_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_22_din,
        if_full_n => conv2d_64_padded_window_stream_22_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_22_write,
        if_dout => conv2d_64_padded_window_stream_22_dout,
        if_num_data_valid => conv2d_64_padded_window_stream_22_num_data_valid,
        if_fifo_cap => conv2d_64_padded_window_stream_22_fifo_cap,
        if_empty_n => conv2d_64_padded_window_stream_22_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_conv2d_64_padded_window_stream_22_read);

    conv2d_64_padded_window_stream_23_U : component accel_fifo_w288_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_23_din,
        if_full_n => conv2d_64_padded_window_stream_23_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_23_write,
        if_dout => conv2d_64_padded_window_stream_23_dout,
        if_num_data_valid => conv2d_64_padded_window_stream_23_num_data_valid,
        if_fifo_cap => conv2d_64_padded_window_stream_23_fifo_cap,
        if_empty_n => conv2d_64_padded_window_stream_23_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_conv2d_64_padded_window_stream_23_read);

    conv2d_64_padded_window_stream_24_U : component accel_fifo_w288_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_24_din,
        if_full_n => conv2d_64_padded_window_stream_24_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_24_write,
        if_dout => conv2d_64_padded_window_stream_24_dout,
        if_num_data_valid => conv2d_64_padded_window_stream_24_num_data_valid,
        if_fifo_cap => conv2d_64_padded_window_stream_24_fifo_cap,
        if_empty_n => conv2d_64_padded_window_stream_24_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_conv2d_64_padded_window_stream_24_read);

    conv2d_64_padded_window_stream_25_U : component accel_fifo_w288_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_25_din,
        if_full_n => conv2d_64_padded_window_stream_25_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_25_write,
        if_dout => conv2d_64_padded_window_stream_25_dout,
        if_num_data_valid => conv2d_64_padded_window_stream_25_num_data_valid,
        if_fifo_cap => conv2d_64_padded_window_stream_25_fifo_cap,
        if_empty_n => conv2d_64_padded_window_stream_25_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_conv2d_64_padded_window_stream_25_read);

    conv2d_64_padded_window_stream_26_U : component accel_fifo_w288_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_26_din,
        if_full_n => conv2d_64_padded_window_stream_26_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_26_write,
        if_dout => conv2d_64_padded_window_stream_26_dout,
        if_num_data_valid => conv2d_64_padded_window_stream_26_num_data_valid,
        if_fifo_cap => conv2d_64_padded_window_stream_26_fifo_cap,
        if_empty_n => conv2d_64_padded_window_stream_26_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_conv2d_64_padded_window_stream_26_read);

    conv2d_64_padded_window_stream_27_U : component accel_fifo_w288_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_27_din,
        if_full_n => conv2d_64_padded_window_stream_27_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_27_write,
        if_dout => conv2d_64_padded_window_stream_27_dout,
        if_num_data_valid => conv2d_64_padded_window_stream_27_num_data_valid,
        if_fifo_cap => conv2d_64_padded_window_stream_27_fifo_cap,
        if_empty_n => conv2d_64_padded_window_stream_27_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_conv2d_64_padded_window_stream_27_read);

    conv2d_64_padded_window_stream_28_U : component accel_fifo_w288_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_28_din,
        if_full_n => conv2d_64_padded_window_stream_28_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_28_write,
        if_dout => conv2d_64_padded_window_stream_28_dout,
        if_num_data_valid => conv2d_64_padded_window_stream_28_num_data_valid,
        if_fifo_cap => conv2d_64_padded_window_stream_28_fifo_cap,
        if_empty_n => conv2d_64_padded_window_stream_28_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_conv2d_64_padded_window_stream_28_read);

    conv2d_64_padded_window_stream_29_U : component accel_fifo_w288_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_29_din,
        if_full_n => conv2d_64_padded_window_stream_29_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_29_write,
        if_dout => conv2d_64_padded_window_stream_29_dout,
        if_num_data_valid => conv2d_64_padded_window_stream_29_num_data_valid,
        if_fifo_cap => conv2d_64_padded_window_stream_29_fifo_cap,
        if_empty_n => conv2d_64_padded_window_stream_29_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_conv2d_64_padded_window_stream_29_read);

    conv2d_64_padded_window_stream_30_U : component accel_fifo_w288_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_30_din,
        if_full_n => conv2d_64_padded_window_stream_30_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_30_write,
        if_dout => conv2d_64_padded_window_stream_30_dout,
        if_num_data_valid => conv2d_64_padded_window_stream_30_num_data_valid,
        if_fifo_cap => conv2d_64_padded_window_stream_30_fifo_cap,
        if_empty_n => conv2d_64_padded_window_stream_30_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_conv2d_64_padded_window_stream_30_read);

    conv2d_64_padded_window_stream_31_U : component accel_fifo_w288_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_31_din,
        if_full_n => conv2d_64_padded_window_stream_31_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_conv2d_64_padded_window_stream_31_write,
        if_dout => conv2d_64_padded_window_stream_31_dout,
        if_num_data_valid => conv2d_64_padded_window_stream_31_num_data_valid,
        if_fifo_cap => conv2d_64_padded_window_stream_31_fifo_cap,
        if_empty_n => conv2d_64_padded_window_stream_31_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0_conv2d_64_padded_window_stream_31_read);

    in_channel_map_stream_0_U : component accel_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_in_channel_map_stream_0_din,
        if_full_n => in_channel_map_stream_0_full_n,
        if_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_in_channel_map_stream_0_write,
        if_dout => in_channel_map_stream_0_dout,
        if_num_data_valid => in_channel_map_stream_0_num_data_valid,
        if_fifo_cap => in_channel_map_stream_0_fifo_cap,
        if_empty_n => in_channel_map_stream_0_empty_n,
        if_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_0_read);

    in_channel_map_stream_1_U : component accel_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_in_channel_map_stream_1_din,
        if_full_n => in_channel_map_stream_1_full_n,
        if_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_in_channel_map_stream_1_write,
        if_dout => in_channel_map_stream_1_dout,
        if_num_data_valid => in_channel_map_stream_1_num_data_valid,
        if_fifo_cap => in_channel_map_stream_1_fifo_cap,
        if_empty_n => in_channel_map_stream_1_empty_n,
        if_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_1_read);

    in_channel_map_stream_2_U : component accel_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_in_channel_map_stream_2_din,
        if_full_n => in_channel_map_stream_2_full_n,
        if_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_in_channel_map_stream_2_write,
        if_dout => in_channel_map_stream_2_dout,
        if_num_data_valid => in_channel_map_stream_2_num_data_valid,
        if_fifo_cap => in_channel_map_stream_2_fifo_cap,
        if_empty_n => in_channel_map_stream_2_empty_n,
        if_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_2_read);

    in_channel_map_stream_3_U : component accel_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_in_channel_map_stream_3_din,
        if_full_n => in_channel_map_stream_3_full_n,
        if_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_in_channel_map_stream_3_write,
        if_dout => in_channel_map_stream_3_dout,
        if_num_data_valid => in_channel_map_stream_3_num_data_valid,
        if_fifo_cap => in_channel_map_stream_3_fifo_cap,
        if_empty_n => in_channel_map_stream_3_empty_n,
        if_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_3_read);

    in_channel_map_stream_4_U : component accel_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_in_channel_map_stream_4_din,
        if_full_n => in_channel_map_stream_4_full_n,
        if_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_in_channel_map_stream_4_write,
        if_dout => in_channel_map_stream_4_dout,
        if_num_data_valid => in_channel_map_stream_4_num_data_valid,
        if_fifo_cap => in_channel_map_stream_4_fifo_cap,
        if_empty_n => in_channel_map_stream_4_empty_n,
        if_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_4_read);

    in_channel_map_stream_5_U : component accel_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_in_channel_map_stream_5_din,
        if_full_n => in_channel_map_stream_5_full_n,
        if_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_in_channel_map_stream_5_write,
        if_dout => in_channel_map_stream_5_dout,
        if_num_data_valid => in_channel_map_stream_5_num_data_valid,
        if_fifo_cap => in_channel_map_stream_5_fifo_cap,
        if_empty_n => in_channel_map_stream_5_empty_n,
        if_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_5_read);

    in_channel_map_stream_6_U : component accel_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_in_channel_map_stream_6_din,
        if_full_n => in_channel_map_stream_6_full_n,
        if_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_in_channel_map_stream_6_write,
        if_dout => in_channel_map_stream_6_dout,
        if_num_data_valid => in_channel_map_stream_6_num_data_valid,
        if_fifo_cap => in_channel_map_stream_6_fifo_cap,
        if_empty_n => in_channel_map_stream_6_empty_n,
        if_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_6_read);

    in_channel_map_stream_7_U : component accel_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_in_channel_map_stream_7_din,
        if_full_n => in_channel_map_stream_7_full_n,
        if_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_in_channel_map_stream_7_write,
        if_dout => in_channel_map_stream_7_dout,
        if_num_data_valid => in_channel_map_stream_7_num_data_valid,
        if_fifo_cap => in_channel_map_stream_7_fifo_cap,
        if_empty_n => in_channel_map_stream_7_empty_n,
        if_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_7_read);

    in_channel_map_stream_8_U : component accel_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_in_channel_map_stream_8_din,
        if_full_n => in_channel_map_stream_8_full_n,
        if_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_in_channel_map_stream_8_write,
        if_dout => in_channel_map_stream_8_dout,
        if_num_data_valid => in_channel_map_stream_8_num_data_valid,
        if_fifo_cap => in_channel_map_stream_8_fifo_cap,
        if_empty_n => in_channel_map_stream_8_empty_n,
        if_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_8_read);

    in_channel_map_stream_9_U : component accel_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_in_channel_map_stream_9_din,
        if_full_n => in_channel_map_stream_9_full_n,
        if_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_in_channel_map_stream_9_write,
        if_dout => in_channel_map_stream_9_dout,
        if_num_data_valid => in_channel_map_stream_9_num_data_valid,
        if_fifo_cap => in_channel_map_stream_9_fifo_cap,
        if_empty_n => in_channel_map_stream_9_empty_n,
        if_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_9_read);

    in_channel_map_stream_10_U : component accel_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_in_channel_map_stream_10_din,
        if_full_n => in_channel_map_stream_10_full_n,
        if_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_in_channel_map_stream_10_write,
        if_dout => in_channel_map_stream_10_dout,
        if_num_data_valid => in_channel_map_stream_10_num_data_valid,
        if_fifo_cap => in_channel_map_stream_10_fifo_cap,
        if_empty_n => in_channel_map_stream_10_empty_n,
        if_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_10_read);

    in_channel_map_stream_11_U : component accel_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_in_channel_map_stream_11_din,
        if_full_n => in_channel_map_stream_11_full_n,
        if_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_in_channel_map_stream_11_write,
        if_dout => in_channel_map_stream_11_dout,
        if_num_data_valid => in_channel_map_stream_11_num_data_valid,
        if_fifo_cap => in_channel_map_stream_11_fifo_cap,
        if_empty_n => in_channel_map_stream_11_empty_n,
        if_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_11_read);

    in_channel_map_stream_12_U : component accel_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_in_channel_map_stream_12_din,
        if_full_n => in_channel_map_stream_12_full_n,
        if_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_in_channel_map_stream_12_write,
        if_dout => in_channel_map_stream_12_dout,
        if_num_data_valid => in_channel_map_stream_12_num_data_valid,
        if_fifo_cap => in_channel_map_stream_12_fifo_cap,
        if_empty_n => in_channel_map_stream_12_empty_n,
        if_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_1213_read);

    in_channel_map_stream_13_U : component accel_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_in_channel_map_stream_13_din,
        if_full_n => in_channel_map_stream_13_full_n,
        if_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_in_channel_map_stream_13_write,
        if_dout => in_channel_map_stream_13_dout,
        if_num_data_valid => in_channel_map_stream_13_num_data_valid,
        if_fifo_cap => in_channel_map_stream_13_fifo_cap,
        if_empty_n => in_channel_map_stream_13_empty_n,
        if_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_13_read);

    in_channel_map_stream_14_U : component accel_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_in_channel_map_stream_14_din,
        if_full_n => in_channel_map_stream_14_full_n,
        if_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_in_channel_map_stream_14_write,
        if_dout => in_channel_map_stream_14_dout,
        if_num_data_valid => in_channel_map_stream_14_num_data_valid,
        if_fifo_cap => in_channel_map_stream_14_fifo_cap,
        if_empty_n => in_channel_map_stream_14_empty_n,
        if_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_14_read);

    in_channel_map_stream_15_U : component accel_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_in_channel_map_stream_15_din,
        if_full_n => in_channel_map_stream_15_full_n,
        if_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_in_channel_map_stream_15_write,
        if_dout => in_channel_map_stream_15_dout,
        if_num_data_valid => in_channel_map_stream_15_num_data_valid,
        if_fifo_cap => in_channel_map_stream_15_fifo_cap,
        if_empty_n => in_channel_map_stream_15_empty_n,
        if_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_15_read);

    in_channel_map_stream_16_U : component accel_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_in_channel_map_stream_16_din,
        if_full_n => in_channel_map_stream_16_full_n,
        if_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_in_channel_map_stream_16_write,
        if_dout => in_channel_map_stream_16_dout,
        if_num_data_valid => in_channel_map_stream_16_num_data_valid,
        if_fifo_cap => in_channel_map_stream_16_fifo_cap,
        if_empty_n => in_channel_map_stream_16_empty_n,
        if_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_16_read);

    in_channel_map_stream_17_U : component accel_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_in_channel_map_stream_17_din,
        if_full_n => in_channel_map_stream_17_full_n,
        if_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_in_channel_map_stream_17_write,
        if_dout => in_channel_map_stream_17_dout,
        if_num_data_valid => in_channel_map_stream_17_num_data_valid,
        if_fifo_cap => in_channel_map_stream_17_fifo_cap,
        if_empty_n => in_channel_map_stream_17_empty_n,
        if_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_17_read);

    in_channel_map_stream_18_U : component accel_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_in_channel_map_stream_18_din,
        if_full_n => in_channel_map_stream_18_full_n,
        if_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_in_channel_map_stream_18_write,
        if_dout => in_channel_map_stream_18_dout,
        if_num_data_valid => in_channel_map_stream_18_num_data_valid,
        if_fifo_cap => in_channel_map_stream_18_fifo_cap,
        if_empty_n => in_channel_map_stream_18_empty_n,
        if_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_18_read);

    in_channel_map_stream_19_U : component accel_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_in_channel_map_stream_19_din,
        if_full_n => in_channel_map_stream_19_full_n,
        if_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_in_channel_map_stream_19_write,
        if_dout => in_channel_map_stream_19_dout,
        if_num_data_valid => in_channel_map_stream_19_num_data_valid,
        if_fifo_cap => in_channel_map_stream_19_fifo_cap,
        if_empty_n => in_channel_map_stream_19_empty_n,
        if_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_19_read);

    in_channel_map_stream_20_U : component accel_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_in_channel_map_stream_20_din,
        if_full_n => in_channel_map_stream_20_full_n,
        if_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_in_channel_map_stream_20_write,
        if_dout => in_channel_map_stream_20_dout,
        if_num_data_valid => in_channel_map_stream_20_num_data_valid,
        if_fifo_cap => in_channel_map_stream_20_fifo_cap,
        if_empty_n => in_channel_map_stream_20_empty_n,
        if_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_20_read);

    in_channel_map_stream_21_U : component accel_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_in_channel_map_stream_21_din,
        if_full_n => in_channel_map_stream_21_full_n,
        if_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_in_channel_map_stream_21_write,
        if_dout => in_channel_map_stream_21_dout,
        if_num_data_valid => in_channel_map_stream_21_num_data_valid,
        if_fifo_cap => in_channel_map_stream_21_fifo_cap,
        if_empty_n => in_channel_map_stream_21_empty_n,
        if_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_21_read);

    in_channel_map_stream_22_U : component accel_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_in_channel_map_stream_22_din,
        if_full_n => in_channel_map_stream_22_full_n,
        if_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_in_channel_map_stream_22_write,
        if_dout => in_channel_map_stream_22_dout,
        if_num_data_valid => in_channel_map_stream_22_num_data_valid,
        if_fifo_cap => in_channel_map_stream_22_fifo_cap,
        if_empty_n => in_channel_map_stream_22_empty_n,
        if_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_22_read);

    in_channel_map_stream_23_U : component accel_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_in_channel_map_stream_23_din,
        if_full_n => in_channel_map_stream_23_full_n,
        if_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_in_channel_map_stream_23_write,
        if_dout => in_channel_map_stream_23_dout,
        if_num_data_valid => in_channel_map_stream_23_num_data_valid,
        if_fifo_cap => in_channel_map_stream_23_fifo_cap,
        if_empty_n => in_channel_map_stream_23_empty_n,
        if_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_2325_read);

    in_channel_map_stream_24_U : component accel_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_in_channel_map_stream_24_din,
        if_full_n => in_channel_map_stream_24_full_n,
        if_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_in_channel_map_stream_24_write,
        if_dout => in_channel_map_stream_24_dout,
        if_num_data_valid => in_channel_map_stream_24_num_data_valid,
        if_fifo_cap => in_channel_map_stream_24_fifo_cap,
        if_empty_n => in_channel_map_stream_24_empty_n,
        if_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_24_read);

    in_channel_map_stream_25_U : component accel_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_in_channel_map_stream_25_din,
        if_full_n => in_channel_map_stream_25_full_n,
        if_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_in_channel_map_stream_25_write,
        if_dout => in_channel_map_stream_25_dout,
        if_num_data_valid => in_channel_map_stream_25_num_data_valid,
        if_fifo_cap => in_channel_map_stream_25_fifo_cap,
        if_empty_n => in_channel_map_stream_25_empty_n,
        if_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_25_read);

    in_channel_map_stream_26_U : component accel_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_in_channel_map_stream_26_din,
        if_full_n => in_channel_map_stream_26_full_n,
        if_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_in_channel_map_stream_26_write,
        if_dout => in_channel_map_stream_26_dout,
        if_num_data_valid => in_channel_map_stream_26_num_data_valid,
        if_fifo_cap => in_channel_map_stream_26_fifo_cap,
        if_empty_n => in_channel_map_stream_26_empty_n,
        if_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_26_read);

    in_channel_map_stream_27_U : component accel_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_in_channel_map_stream_27_din,
        if_full_n => in_channel_map_stream_27_full_n,
        if_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_in_channel_map_stream_27_write,
        if_dout => in_channel_map_stream_27_dout,
        if_num_data_valid => in_channel_map_stream_27_num_data_valid,
        if_fifo_cap => in_channel_map_stream_27_fifo_cap,
        if_empty_n => in_channel_map_stream_27_empty_n,
        if_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_27_read);

    in_channel_map_stream_28_U : component accel_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_in_channel_map_stream_28_din,
        if_full_n => in_channel_map_stream_28_full_n,
        if_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_in_channel_map_stream_28_write,
        if_dout => in_channel_map_stream_28_dout,
        if_num_data_valid => in_channel_map_stream_28_num_data_valid,
        if_fifo_cap => in_channel_map_stream_28_fifo_cap,
        if_empty_n => in_channel_map_stream_28_empty_n,
        if_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_28_read);

    in_channel_map_stream_29_U : component accel_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_in_channel_map_stream_29_din,
        if_full_n => in_channel_map_stream_29_full_n,
        if_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_in_channel_map_stream_29_write,
        if_dout => in_channel_map_stream_29_dout,
        if_num_data_valid => in_channel_map_stream_29_num_data_valid,
        if_fifo_cap => in_channel_map_stream_29_fifo_cap,
        if_empty_n => in_channel_map_stream_29_empty_n,
        if_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_29_read);

    in_channel_map_stream_30_U : component accel_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_in_channel_map_stream_30_din,
        if_full_n => in_channel_map_stream_30_full_n,
        if_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_in_channel_map_stream_30_write,
        if_dout => in_channel_map_stream_30_dout,
        if_num_data_valid => in_channel_map_stream_30_num_data_valid,
        if_fifo_cap => in_channel_map_stream_30_fifo_cap,
        if_empty_n => in_channel_map_stream_30_empty_n,
        if_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_30_read);

    in_channel_map_stream_31_U : component accel_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0_in_channel_map_stream_31_din,
        if_full_n => in_channel_map_stream_31_full_n,
        if_write => conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0_in_channel_map_stream_31_write,
        if_dout => in_channel_map_stream_31_dout,
        if_num_data_valid => in_channel_map_stream_31_num_data_valid,
        if_fifo_cap => in_channel_map_stream_31_fifo_cap,
        if_empty_n => in_channel_map_stream_31_empty_n,
        if_read => conv2d_aggregate_channels_14u_14u_32u_64u_U0_in_channel_map_stream_31_read);

    conv2d_64_feature_map_stream_U : component accel_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv2d_aggregate_channels_14u_14u_32u_64u_U0_conv2d_64_feature_map_stream125_din,
        if_full_n => conv2d_64_feature_map_stream_full_n,
        if_write => conv2d_aggregate_channels_14u_14u_32u_64u_U0_conv2d_64_feature_map_stream125_write,
        if_dout => conv2d_64_feature_map_stream_dout,
        if_num_data_valid => conv2d_64_feature_map_stream_num_data_valid,
        if_fifo_cap => conv2d_64_feature_map_stream_fifo_cap,
        if_empty_n => conv2d_64_feature_map_stream_empty_n,
        if_read => create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0_conv2d_64_feature_map_stream125_read);

    conv2d_64_activations_stream_U : component accel_fifo_w1_d12544_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv2d_aggregate_channels_14u_14u_32u_64u_U0_conv2d_64_activations_stream126_din,
        if_full_n => conv2d_64_activations_stream_full_n,
        if_write => conv2d_aggregate_channels_14u_14u_32u_64u_U0_conv2d_64_activations_stream126_write,
        if_dout => conv2d_64_activations_stream_dout,
        if_num_data_valid => conv2d_64_activations_stream_num_data_valid,
        if_fifo_cap => conv2d_64_activations_stream_fifo_cap,
        if_empty_n => conv2d_64_activations_stream_empty_n,
        if_read => write_gmem_U0_conv2d_64_activations_stream126_read);

    conv2d_64_f_map_out_U : component accel_fifo_w32_d12544_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv2d_aggregate_channels_14u_14u_32u_64u_U0_conv2d_64_f_map_out132_din,
        if_full_n => conv2d_64_f_map_out_full_n,
        if_write => conv2d_aggregate_channels_14u_14u_32u_64u_U0_conv2d_64_f_map_out132_write,
        if_dout => conv2d_64_f_map_out_dout,
        if_num_data_valid => conv2d_64_f_map_out_num_data_valid,
        if_fifo_cap => conv2d_64_f_map_out_fifo_cap,
        if_empty_n => conv2d_64_f_map_out_empty_n,
        if_read => write_gmem_U0_conv2d_64_f_map_out132_read);

    maxp2d_64_window_stream_U : component accel_fifo_w128_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0_maxp2d_64_window_stream_din,
        if_full_n => maxp2d_64_window_stream_full_n,
        if_write => create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0_maxp2d_64_window_stream_write,
        if_dout => maxp2d_64_window_stream_dout,
        if_num_data_valid => maxp2d_64_window_stream_num_data_valid,
        if_fifo_cap => maxp2d_64_window_stream_fifo_cap,
        if_empty_n => maxp2d_64_window_stream_empty_n,
        if_read => maxp2d_3136u_2u_2u_U0_maxp2d_64_window_stream_read);

    maxp2d_64_feature_map_stream_U : component accel_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => maxp2d_3136u_2u_2u_U0_maxp2d_64_feature_map_stream127_din,
        if_full_n => maxp2d_64_feature_map_stream_full_n,
        if_write => maxp2d_3136u_2u_2u_U0_maxp2d_64_feature_map_stream127_write,
        if_dout => maxp2d_64_feature_map_stream_dout,
        if_num_data_valid => maxp2d_64_feature_map_stream_num_data_valid,
        if_fifo_cap => maxp2d_64_feature_map_stream_fifo_cap,
        if_empty_n => maxp2d_64_feature_map_stream_empty_n,
        if_read => dense_128u_3136u_U0_maxp2d_64_feature_map_stream127_read);

    maxp2d_64_activations_window_stream_U : component accel_fifo_w4_d3136_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => maxp2d_3136u_2u_2u_U0_maxp2d_64_activations_window_stream_din,
        if_full_n => maxp2d_64_activations_window_stream_full_n,
        if_write => maxp2d_3136u_2u_2u_U0_maxp2d_64_activations_window_stream_write,
        if_dout => maxp2d_64_activations_window_stream_dout,
        if_num_data_valid => maxp2d_64_activations_window_stream_num_data_valid,
        if_fifo_cap => maxp2d_64_activations_window_stream_fifo_cap,
        if_empty_n => maxp2d_64_activations_window_stream_empty_n,
        if_read => write_gmem_U0_maxp2d_64_activations_window_stream_read);

    maxp2d_64_f_map_out_U : component accel_fifo_w32_d3136_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => maxp2d_3136u_2u_2u_U0_maxp2d_64_f_map_out133_din,
        if_full_n => maxp2d_64_f_map_out_full_n,
        if_write => maxp2d_3136u_2u_2u_U0_maxp2d_64_f_map_out133_write,
        if_dout => maxp2d_64_f_map_out_dout,
        if_num_data_valid => maxp2d_64_f_map_out_num_data_valid,
        if_fifo_cap => maxp2d_64_f_map_out_fifo_cap,
        if_empty_n => maxp2d_64_f_map_out_empty_n,
        if_read => write_gmem_U0_maxp2d_64_f_map_out133_read);

    dense_feature_map_stream_U : component accel_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_128u_3136u_U0_dense_feature_map_stream128_din,
        if_full_n => dense_feature_map_stream_full_n,
        if_write => dense_128u_3136u_U0_dense_feature_map_stream128_write,
        if_dout => dense_feature_map_stream_dout,
        if_num_data_valid => dense_feature_map_stream_num_data_valid,
        if_fifo_cap => dense_feature_map_stream_fifo_cap,
        if_empty_n => dense_feature_map_stream_empty_n,
        if_read => softmax_10u_128u_U0_dense_feature_map_stream128_read);

    dense_activations_stream_U : component accel_fifo_w1_d128_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_128u_3136u_U0_dense_activations_stream129_din,
        if_full_n => dense_activations_stream_full_n,
        if_write => dense_128u_3136u_U0_dense_activations_stream129_write,
        if_dout => dense_activations_stream_dout,
        if_num_data_valid => dense_activations_stream_num_data_valid,
        if_fifo_cap => dense_activations_stream_fifo_cap,
        if_empty_n => dense_activations_stream_empty_n,
        if_read => write_gmem_U0_dense_activations_stream129_read);

    dense_f_map_out_U : component accel_fifo_w32_d128_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_128u_3136u_U0_dense_f_map_out134_din,
        if_full_n => dense_f_map_out_full_n,
        if_write => dense_128u_3136u_U0_dense_f_map_out134_write,
        if_dout => dense_f_map_out_dout,
        if_num_data_valid => dense_f_map_out_num_data_valid,
        if_fifo_cap => dense_f_map_out_fifo_cap,
        if_empty_n => dense_f_map_out_empty_n,
        if_read => write_gmem_U0_dense_f_map_out134_read);

    softmax_f_map_out_U : component accel_fifo_w32_d10_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => softmax_10u_128u_U0_softmax_f_map_out135_din,
        if_full_n => softmax_f_map_out_full_n,
        if_write => softmax_10u_128u_U0_softmax_f_map_out135_write,
        if_dout => softmax_f_map_out_dout,
        if_num_data_valid => softmax_f_map_out_num_data_valid,
        if_fifo_cap => softmax_f_map_out_fifo_cap,
        if_empty_n => softmax_f_map_out_empty_n,
        if_read => write_gmem_U0_softmax_f_map_out135_read);

    start_for_write_gmem_U0_U : component accel_start_for_write_gmem_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_write_gmem_U0_din,
        if_full_n => start_for_write_gmem_U0_full_n,
        if_write => entry_proc_U0_start_write,
        if_dout => start_for_write_gmem_U0_dout,
        if_empty_n => start_for_write_gmem_U0_empty_n,
        if_read => write_gmem_U0_ap_ready);

    start_for_pad_windows_1c_float_28u_28u_3u_3u_32u_U0_U : component accel_start_for_pad_windows_1c_float_28u_28u_3u_3u_32u_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_pad_windows_1c_float_28u_28u_3u_3u_32u_U0_din,
        if_full_n => start_for_pad_windows_1c_float_28u_28u_3u_3u_32u_U0_full_n,
        if_write => create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0_start_write,
        if_dout => start_for_pad_windows_1c_float_28u_28u_3u_3u_32u_U0_dout,
        if_empty_n => start_for_pad_windows_1c_float_28u_28u_3u_3u_32u_U0_empty_n,
        if_read => pad_windows_1c_float_28u_28u_3u_3u_32u_U0_ap_ready);

    start_for_conv2d_activate_1c_28u_28u_3u_3u_32u_U0_U : component accel_start_for_conv2d_activate_1c_28u_28u_3u_3u_32u_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv2d_activate_1c_28u_28u_3u_3u_32u_U0_din,
        if_full_n => start_for_conv2d_activate_1c_28u_28u_3u_3u_32u_U0_full_n,
        if_write => conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_start_write,
        if_dout => start_for_conv2d_activate_1c_28u_28u_3u_3u_32u_U0_dout,
        if_empty_n => start_for_conv2d_activate_1c_28u_28u_3u_3u_32u_U0_empty_n,
        if_read => conv2d_activate_1c_28u_28u_3u_3u_32u_U0_ap_ready);

    start_for_create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_U : component accel_start_for_create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_din,
        if_full_n => start_for_create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_full_n,
        if_write => conv2d_activate_1c_28u_28u_3u_3u_32u_U0_start_write,
        if_dout => start_for_create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_dout,
        if_empty_n => start_for_create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_empty_n,
        if_read => create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_ap_ready);

    start_for_maxp2d_6272u_2u_2u_U0_U : component accel_start_for_maxp2d_6272u_2u_2u_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_maxp2d_6272u_2u_2u_U0_din,
        if_full_n => start_for_maxp2d_6272u_2u_2u_U0_full_n,
        if_write => create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_start_write,
        if_dout => start_for_maxp2d_6272u_2u_2u_U0_dout,
        if_empty_n => start_for_maxp2d_6272u_2u_2u_U0_empty_n,
        if_read => maxp2d_6272u_2u_2u_U0_ap_ready);

    start_for_create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_U : component accel_start_for_create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_din,
        if_full_n => start_for_create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_full_n,
        if_write => maxp2d_6272u_2u_2u_U0_start_write,
        if_dout => start_for_create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_dout,
        if_empty_n => start_for_create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_empty_n,
        if_read => create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_ap_ready);

    start_for_pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_U : component accel_start_for_pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_din,
        if_full_n => start_for_pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_full_n,
        if_write => create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_start_write,
        if_dout => start_for_pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_dout,
        if_empty_n => start_for_pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_empty_n,
        if_read => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_ap_ready);

    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_U : component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_din,
        if_full_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_start_write,
        if_dout => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_dout,
        if_empty_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_ap_ready);

    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_U : component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_din,
        if_full_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_start_write,
        if_dout => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_dout,
        if_empty_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_ap_ready);

    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_U : component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_din,
        if_full_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_start_write,
        if_dout => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_dout,
        if_empty_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_ap_ready);

    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_U : component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_din,
        if_full_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_start_write,
        if_dout => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_dout,
        if_empty_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_ap_ready);

    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_U : component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_din,
        if_full_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_start_write,
        if_dout => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_dout,
        if_empty_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_ap_ready);

    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_U : component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_din,
        if_full_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_start_write,
        if_dout => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_dout,
        if_empty_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_ap_ready);

    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_U : component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_din,
        if_full_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_start_write,
        if_dout => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_dout,
        if_empty_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_ap_ready);

    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_U : component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_din,
        if_full_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_start_write,
        if_dout => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_dout,
        if_empty_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_ap_ready);

    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_U : component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_din,
        if_full_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_start_write,
        if_dout => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_dout,
        if_empty_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_ap_ready);

    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_U : component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_din,
        if_full_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_start_write,
        if_dout => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_dout,
        if_empty_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_ap_ready);

    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_U : component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_din,
        if_full_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_start_write,
        if_dout => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_dout,
        if_empty_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_ap_ready);

    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_U : component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_din,
        if_full_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_start_write,
        if_dout => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_dout,
        if_empty_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_ap_ready);

    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_U : component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_din,
        if_full_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_start_write,
        if_dout => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_dout,
        if_empty_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_ap_ready);

    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_U : component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_din,
        if_full_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_start_write,
        if_dout => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_dout,
        if_empty_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_ap_ready);

    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_U : component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_din,
        if_full_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_start_write,
        if_dout => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_dout,
        if_empty_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_ap_ready);

    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_U : component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_din,
        if_full_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_start_write,
        if_dout => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_dout,
        if_empty_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_ap_ready);

    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_U : component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_din,
        if_full_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_start_write,
        if_dout => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_dout,
        if_empty_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_ap_ready);

    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_U : component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_din,
        if_full_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_start_write,
        if_dout => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_dout,
        if_empty_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_ap_ready);

    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_U : component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_din,
        if_full_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_start_write,
        if_dout => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_dout,
        if_empty_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_ap_ready);

    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_U : component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_din,
        if_full_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_start_write,
        if_dout => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_dout,
        if_empty_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_ap_ready);

    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_U : component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_din,
        if_full_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_start_write,
        if_dout => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_dout,
        if_empty_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_ap_ready);

    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_U : component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_din,
        if_full_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_start_write,
        if_dout => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_dout,
        if_empty_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_ap_ready);

    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_U : component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_din,
        if_full_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_start_write,
        if_dout => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_dout,
        if_empty_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_ap_ready);

    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_U : component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_din,
        if_full_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_start_write,
        if_dout => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_dout,
        if_empty_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_ap_ready);

    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_U : component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_din,
        if_full_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_start_write,
        if_dout => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_dout,
        if_empty_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_ap_ready);

    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_U : component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_din,
        if_full_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_start_write,
        if_dout => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_dout,
        if_empty_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_ap_ready);

    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_U : component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_din,
        if_full_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_start_write,
        if_dout => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_dout,
        if_empty_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_ap_ready);

    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_U : component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_din,
        if_full_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_start_write,
        if_dout => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_dout,
        if_empty_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_ap_ready);

    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_U : component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_din,
        if_full_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_start_write,
        if_dout => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_dout,
        if_empty_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_ap_ready);

    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_U : component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_din,
        if_full_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_start_write,
        if_dout => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_dout,
        if_empty_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_ap_ready);

    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_U : component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_din,
        if_full_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_start_write,
        if_dout => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_dout,
        if_empty_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_ap_ready);

    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0_U : component accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0_din,
        if_full_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0_full_n,
        if_write => pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_start_write,
        if_dout => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0_dout,
        if_empty_n => start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0_empty_n,
        if_read => conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0_ap_ready);

    start_for_create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0_U : component accel_start_for_create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0_din,
        if_full_n => start_for_create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0_full_n,
        if_write => conv2d_aggregate_channels_14u_14u_32u_64u_U0_start_write,
        if_dout => start_for_create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0_dout,
        if_empty_n => start_for_create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0_empty_n,
        if_read => create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0_ap_ready);

    start_for_maxp2d_3136u_2u_2u_U0_U : component accel_start_for_maxp2d_3136u_2u_2u_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_maxp2d_3136u_2u_2u_U0_din,
        if_full_n => start_for_maxp2d_3136u_2u_2u_U0_full_n,
        if_write => create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0_start_write,
        if_dout => start_for_maxp2d_3136u_2u_2u_U0_dout,
        if_empty_n => start_for_maxp2d_3136u_2u_2u_U0_empty_n,
        if_read => maxp2d_3136u_2u_2u_U0_ap_ready);





    ap_sync_reg_channel_write_conv2d_32_biases_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_conv2d_32_biases <= ap_const_logic_0;
            else
                if (((save_variables_locally_U0_ap_done and save_variables_locally_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_conv2d_32_biases <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_conv2d_32_biases <= ap_sync_channel_write_conv2d_32_biases;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_conv2d_32_weights_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_conv2d_32_weights <= ap_const_logic_0;
            else
                if (((save_variables_locally_U0_ap_done and save_variables_locally_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_conv2d_32_weights <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_conv2d_32_weights <= ap_sync_channel_write_conv2d_32_weights;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_conv2d_64_biases_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_conv2d_64_biases <= ap_const_logic_0;
            else
                if (((save_variables_locally_U0_ap_done and save_variables_locally_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_conv2d_64_biases <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_conv2d_64_biases <= ap_sync_channel_write_conv2d_64_biases;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_biases_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_dense_biases <= ap_const_logic_0;
            else
                if (((save_variables_locally_U0_ap_done and save_variables_locally_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_biases <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_biases <= ap_sync_channel_write_dense_biases;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_weights_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_dense_weights <= ap_const_logic_0;
            else
                if (((save_variables_locally_U0_ap_done and save_variables_locally_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_weights <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_weights <= ap_sync_channel_write_dense_weights;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_weights_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_dense_weights_1 <= ap_const_logic_0;
            else
                if (((save_variables_locally_U0_ap_done and save_variables_locally_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_weights_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_weights_1 <= ap_sync_channel_write_dense_weights_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_weights_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_dense_weights_2 <= ap_const_logic_0;
            else
                if (((save_variables_locally_U0_ap_done and save_variables_locally_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_weights_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_weights_2 <= ap_sync_channel_write_dense_weights_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_weights_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_dense_weights_3 <= ap_const_logic_0;
            else
                if (((save_variables_locally_U0_ap_done and save_variables_locally_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_weights_3 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_weights_3 <= ap_sync_channel_write_dense_weights_3;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_weights_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_dense_weights_4 <= ap_const_logic_0;
            else
                if (((save_variables_locally_U0_ap_done and save_variables_locally_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_weights_4 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_weights_4 <= ap_sync_channel_write_dense_weights_4;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_weights_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_dense_weights_5 <= ap_const_logic_0;
            else
                if (((save_variables_locally_U0_ap_done and save_variables_locally_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_weights_5 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_weights_5 <= ap_sync_channel_write_dense_weights_5;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_weights_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_dense_weights_6 <= ap_const_logic_0;
            else
                if (((save_variables_locally_U0_ap_done and save_variables_locally_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_weights_6 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_weights_6 <= ap_sync_channel_write_dense_weights_6;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_weights_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_dense_weights_7 <= ap_const_logic_0;
            else
                if (((save_variables_locally_U0_ap_done and save_variables_locally_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_weights_7 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_weights_7 <= ap_sync_channel_write_dense_weights_7;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_softmax_biases_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_softmax_biases <= ap_const_logic_0;
            else
                if (((save_variables_locally_U0_ap_done and save_variables_locally_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_softmax_biases <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_softmax_biases <= ap_sync_channel_write_softmax_biases;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_softmax_weights_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_softmax_weights <= ap_const_logic_0;
            else
                if (((save_variables_locally_U0_ap_done and save_variables_locally_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_softmax_weights <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_softmax_weights <= ap_sync_channel_write_softmax_weights;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_softmax_weights_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_softmax_weights_1 <= ap_const_logic_0;
            else
                if (((save_variables_locally_U0_ap_done and save_variables_locally_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_softmax_weights_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_softmax_weights_1 <= ap_sync_channel_write_softmax_weights_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_softmax_weights_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_softmax_weights_2 <= ap_const_logic_0;
            else
                if (((save_variables_locally_U0_ap_done and save_variables_locally_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_softmax_weights_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_softmax_weights_2 <= ap_sync_channel_write_softmax_weights_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0_ap_ready <= ap_sync_create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_entry_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_entry_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_entry_proc_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_entry_proc_U0_ap_ready <= ap_sync_entry_proc_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_save_variables_locally_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_save_variables_locally_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_save_variables_locally_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_save_variables_locally_U0_ap_ready <= ap_sync_save_variables_locally_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_rst_n_inv_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_rst_n_inv <= ap_rst_reg_1;
        end if;
    end process;

    ap_rst_reg_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_rst_reg_1 <= ap_rst_reg_2;
        end if;
    end process;

    ap_rst_reg_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
                        ap_rst_reg_2 <= not(ap_rst_n);
        end if;
    end process;
    ap_channel_done_conv2d_32_biases <= (save_variables_locally_U0_ap_done and (ap_sync_reg_channel_write_conv2d_32_biases xor ap_const_logic_1));
    ap_channel_done_conv2d_32_weights <= (save_variables_locally_U0_ap_done and (ap_sync_reg_channel_write_conv2d_32_weights xor ap_const_logic_1));
    ap_channel_done_conv2d_64_biases <= (save_variables_locally_U0_ap_done and (ap_sync_reg_channel_write_conv2d_64_biases xor ap_const_logic_1));
    ap_channel_done_dense_biases <= (save_variables_locally_U0_ap_done and (ap_sync_reg_channel_write_dense_biases xor ap_const_logic_1));
    ap_channel_done_dense_weights <= (save_variables_locally_U0_ap_done and (ap_sync_reg_channel_write_dense_weights xor ap_const_logic_1));
    ap_channel_done_dense_weights_1 <= (save_variables_locally_U0_ap_done and (ap_sync_reg_channel_write_dense_weights_1 xor ap_const_logic_1));
    ap_channel_done_dense_weights_2 <= (save_variables_locally_U0_ap_done and (ap_sync_reg_channel_write_dense_weights_2 xor ap_const_logic_1));
    ap_channel_done_dense_weights_3 <= (save_variables_locally_U0_ap_done and (ap_sync_reg_channel_write_dense_weights_3 xor ap_const_logic_1));
    ap_channel_done_dense_weights_4 <= (save_variables_locally_U0_ap_done and (ap_sync_reg_channel_write_dense_weights_4 xor ap_const_logic_1));
    ap_channel_done_dense_weights_5 <= (save_variables_locally_U0_ap_done and (ap_sync_reg_channel_write_dense_weights_5 xor ap_const_logic_1));
    ap_channel_done_dense_weights_6 <= (save_variables_locally_U0_ap_done and (ap_sync_reg_channel_write_dense_weights_6 xor ap_const_logic_1));
    ap_channel_done_dense_weights_7 <= (save_variables_locally_U0_ap_done and (ap_sync_reg_channel_write_dense_weights_7 xor ap_const_logic_1));
    ap_channel_done_softmax_biases <= (save_variables_locally_U0_ap_done and (ap_sync_reg_channel_write_softmax_biases xor ap_const_logic_1));
    ap_channel_done_softmax_weights <= (save_variables_locally_U0_ap_done and (ap_sync_reg_channel_write_softmax_weights xor ap_const_logic_1));
    ap_channel_done_softmax_weights_1 <= (save_variables_locally_U0_ap_done and (ap_sync_reg_channel_write_softmax_weights_1 xor ap_const_logic_1));
    ap_channel_done_softmax_weights_2 <= (save_variables_locally_U0_ap_done and (ap_sync_reg_channel_write_softmax_weights_2 xor ap_const_logic_1));
    ap_done <= write_gmem_U0_ap_done;
    ap_idle <= (write_gmem_U0_ap_idle and softmax_10u_128u_U0_ap_idle and save_variables_locally_U0_ap_idle and pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_ap_idle and pad_windows_1c_float_28u_28u_3u_3u_32u_U0_ap_idle and maxp2d_6272u_2u_2u_U0_ap_idle and maxp2d_3136u_2u_2u_U0_ap_idle and (softmax_biases_t_empty_n xor ap_const_logic_1) and (softmax_weights_2_t_empty_n xor ap_const_logic_1) and (softmax_weights_1_t_empty_n xor ap_const_logic_1) and (softmax_weights_t_empty_n xor ap_const_logic_1) and (dense_biases_t_empty_n xor ap_const_logic_1) and (dense_weights_7_t_empty_n xor ap_const_logic_1) and (dense_weights_6_t_empty_n xor ap_const_logic_1) and (dense_weights_5_t_empty_n xor ap_const_logic_1) and (dense_weights_4_t_empty_n xor ap_const_logic_1) and (dense_weights_3_t_empty_n xor ap_const_logic_1) and (dense_weights_2_t_empty_n xor ap_const_logic_1) and (dense_weights_1_t_empty_n xor ap_const_logic_1) and (dense_weights_t_empty_n xor ap_const_logic_1) and (conv2d_64_biases_t_empty_n xor ap_const_logic_1) and (conv2d_32_biases_t_empty_n xor ap_const_logic_1) and (conv2d_32_weights_t_empty_n xor ap_const_logic_1) and entry_proc_U0_ap_idle and dense_128u_3136u_U0_ap_idle and create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_ap_idle and create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0_ap_idle and create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_ap_idle and create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0_ap_idle and conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_ap_idle and conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_ap_idle and conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_ap_idle and conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_ap_idle and conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_ap_idle and conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_ap_idle and conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_ap_idle and conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_ap_idle and conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0_ap_idle and conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_ap_idle and conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_ap_idle and conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_ap_idle and conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_ap_idle and conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_ap_idle and conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_ap_idle and conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_ap_idle and conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_ap_idle and conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_ap_idle and conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_ap_idle and conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_ap_idle and conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_ap_idle and conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_ap_idle and conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_ap_idle and conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_ap_idle and conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_ap_idle and conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_ap_idle and conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_ap_idle and conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_ap_idle and conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_ap_idle and conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_ap_idle and conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_ap_idle and conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_ap_idle and conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_ap_idle and conv2d_aggregate_channels_14u_14u_32u_64u_U0_ap_idle and conv2d_activate_1c_28u_28u_3u_3u_32u_U0_ap_idle);
    ap_ready <= ap_sync_ready;
    ap_sync_channel_write_conv2d_32_biases <= ((save_variables_locally_U0_conv2d_32_biases_full_n and ap_channel_done_conv2d_32_biases) or ap_sync_reg_channel_write_conv2d_32_biases);
    ap_sync_channel_write_conv2d_32_weights <= ((save_variables_locally_U0_conv2d_32_weights_full_n and ap_channel_done_conv2d_32_weights) or ap_sync_reg_channel_write_conv2d_32_weights);
    ap_sync_channel_write_conv2d_64_biases <= ((save_variables_locally_U0_conv2d_64_biases_full_n and ap_channel_done_conv2d_64_biases) or ap_sync_reg_channel_write_conv2d_64_biases);
    ap_sync_channel_write_dense_biases <= ((save_variables_locally_U0_dense_biases_full_n and ap_channel_done_dense_biases) or ap_sync_reg_channel_write_dense_biases);
    ap_sync_channel_write_dense_weights <= ((save_variables_locally_U0_dense_weights_0_full_n and ap_channel_done_dense_weights) or ap_sync_reg_channel_write_dense_weights);
    ap_sync_channel_write_dense_weights_1 <= ((save_variables_locally_U0_dense_weights_1_full_n and ap_channel_done_dense_weights_1) or ap_sync_reg_channel_write_dense_weights_1);
    ap_sync_channel_write_dense_weights_2 <= ((save_variables_locally_U0_dense_weights_2_full_n and ap_channel_done_dense_weights_2) or ap_sync_reg_channel_write_dense_weights_2);
    ap_sync_channel_write_dense_weights_3 <= ((save_variables_locally_U0_dense_weights_3_full_n and ap_channel_done_dense_weights_3) or ap_sync_reg_channel_write_dense_weights_3);
    ap_sync_channel_write_dense_weights_4 <= ((save_variables_locally_U0_dense_weights_4_full_n and ap_channel_done_dense_weights_4) or ap_sync_reg_channel_write_dense_weights_4);
    ap_sync_channel_write_dense_weights_5 <= ((save_variables_locally_U0_dense_weights_5_full_n and ap_channel_done_dense_weights_5) or ap_sync_reg_channel_write_dense_weights_5);
    ap_sync_channel_write_dense_weights_6 <= ((save_variables_locally_U0_dense_weights_6_full_n and ap_channel_done_dense_weights_6) or ap_sync_reg_channel_write_dense_weights_6);
    ap_sync_channel_write_dense_weights_7 <= ((save_variables_locally_U0_dense_weights_7_full_n and ap_channel_done_dense_weights_7) or ap_sync_reg_channel_write_dense_weights_7);
    ap_sync_channel_write_softmax_biases <= ((save_variables_locally_U0_softmax_biases_full_n and ap_channel_done_softmax_biases) or ap_sync_reg_channel_write_softmax_biases);
    ap_sync_channel_write_softmax_weights <= ((save_variables_locally_U0_softmax_weights_0_full_n and ap_channel_done_softmax_weights) or ap_sync_reg_channel_write_softmax_weights);
    ap_sync_channel_write_softmax_weights_1 <= ((save_variables_locally_U0_softmax_weights_1_full_n and ap_channel_done_softmax_weights_1) or ap_sync_reg_channel_write_softmax_weights_1);
    ap_sync_channel_write_softmax_weights_2 <= ((save_variables_locally_U0_softmax_weights_2_full_n and ap_channel_done_softmax_weights_2) or ap_sync_reg_channel_write_softmax_weights_2);
    ap_sync_create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0_ap_ready <= (create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0_ap_ready or ap_sync_reg_create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0_ap_ready);
    ap_sync_entry_proc_U0_ap_ready <= (entry_proc_U0_ap_ready or ap_sync_reg_entry_proc_U0_ap_ready);
    ap_sync_ready <= (ap_sync_save_variables_locally_U0_ap_ready and ap_sync_entry_proc_U0_ap_ready and ap_sync_create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0_ap_ready);
    ap_sync_save_variables_locally_U0_ap_ready <= (save_variables_locally_U0_ap_ready or ap_sync_reg_save_variables_locally_U0_ap_ready);
    conv2d_activate_1c_28u_28u_3u_3u_32u_U0_ap_continue <= ap_const_logic_1;
    conv2d_activate_1c_28u_28u_3u_3u_32u_U0_ap_start <= start_for_conv2d_activate_1c_28u_28u_3u_3u_32u_U0_empty_n;
    conv2d_aggregate_channels_14u_14u_32u_64u_U0_ap_continue <= ap_const_logic_1;
    conv2d_aggregate_channels_14u_14u_32u_64u_U0_ap_start <= conv2d_64_biases_t_empty_n;
    conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_ap_continue <= ap_const_logic_1;
    conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_ap_start <= (conv2d_32_weights_t_empty_n and conv2d_32_biases_t_empty_n);
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_ap_continue <= ap_const_logic_1;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_ap_start <= start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_empty_n;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_ap_continue <= ap_const_logic_1;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_ap_start <= start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_empty_n;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_ap_continue <= ap_const_logic_1;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_ap_start <= start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_empty_n;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_ap_continue <= ap_const_logic_1;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_ap_start <= start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_empty_n;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_ap_continue <= ap_const_logic_1;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_ap_start <= start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_empty_n;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_ap_continue <= ap_const_logic_1;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_ap_start <= start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_empty_n;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_ap_continue <= ap_const_logic_1;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_ap_start <= start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_empty_n;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_ap_continue <= ap_const_logic_1;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_ap_start <= start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_empty_n;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_ap_continue <= ap_const_logic_1;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_ap_start <= start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_empty_n;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_ap_continue <= ap_const_logic_1;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_ap_start <= start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_empty_n;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_ap_continue <= ap_const_logic_1;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_ap_start <= start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_empty_n;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_ap_continue <= ap_const_logic_1;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_ap_start <= start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_empty_n;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_ap_continue <= ap_const_logic_1;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_ap_start <= start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_empty_n;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_ap_continue <= ap_const_logic_1;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_ap_start <= start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_empty_n;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_ap_continue <= ap_const_logic_1;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_ap_start <= start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_empty_n;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_ap_continue <= ap_const_logic_1;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_ap_start <= start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_empty_n;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_ap_continue <= ap_const_logic_1;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_ap_start <= start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_empty_n;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_ap_continue <= ap_const_logic_1;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_ap_start <= start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_empty_n;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_ap_continue <= ap_const_logic_1;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_ap_start <= start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_empty_n;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_ap_continue <= ap_const_logic_1;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_ap_start <= start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_empty_n;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_ap_continue <= ap_const_logic_1;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_ap_start <= start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_empty_n;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_ap_continue <= ap_const_logic_1;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_ap_start <= start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_empty_n;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_ap_continue <= ap_const_logic_1;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_ap_start <= start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_empty_n;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0_ap_continue <= ap_const_logic_1;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0_ap_start <= start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0_empty_n;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_ap_continue <= ap_const_logic_1;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_ap_start <= start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_empty_n;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_ap_continue <= ap_const_logic_1;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_ap_start <= start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_empty_n;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_ap_continue <= ap_const_logic_1;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_ap_start <= start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_empty_n;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_ap_continue <= ap_const_logic_1;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_ap_start <= start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_empty_n;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_ap_continue <= ap_const_logic_1;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_ap_start <= start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_empty_n;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_ap_continue <= ap_const_logic_1;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_ap_start <= start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_empty_n;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_ap_continue <= ap_const_logic_1;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_ap_start <= start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_empty_n;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_ap_continue <= ap_const_logic_1;
    conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_ap_start <= start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_empty_n;
    create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0_ap_continue <= ap_const_logic_1;
    create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0_ap_start <= ((ap_sync_reg_create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0_ap_ready xor ap_const_logic_1) and ap_start);
    create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_ap_continue <= ap_const_logic_1;
    create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_ap_start <= start_for_create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_empty_n;
    create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0_ap_continue <= ap_const_logic_1;
    create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0_ap_start <= start_for_create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0_empty_n;
    create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_ap_continue <= ap_const_logic_1;
    create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_ap_start <= start_for_create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_empty_n;
    dense_128u_3136u_U0_ap_continue <= ap_const_logic_1;
    dense_128u_3136u_U0_ap_start <= (dense_weights_t_empty_n and dense_weights_7_t_empty_n and dense_weights_6_t_empty_n and dense_weights_5_t_empty_n and dense_weights_4_t_empty_n and dense_weights_3_t_empty_n and dense_weights_2_t_empty_n and dense_weights_1_t_empty_n and dense_biases_t_empty_n);
    entry_proc_U0_ap_continue <= ap_const_logic_1;
    entry_proc_U0_ap_start <= ((ap_sync_reg_entry_proc_U0_ap_ready xor ap_const_logic_1) and ap_start);
    gmem_BID <= ap_const_lv1_0;
    gmem_BRESP <= ap_const_lv2_0;
    gmem_BUSER <= ap_const_lv1_0;
    gmem_RID <= ap_const_lv1_0;
    gmem_RLAST <= ap_const_logic_0;
    gmem_RRESP <= ap_const_lv2_0;
    gmem_RUSER <= ap_const_lv1_0;
    input_stream_TREADY <= create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0_input_stream_TREADY;
    maxp2d_3136u_2u_2u_U0_ap_continue <= ap_const_logic_1;
    maxp2d_3136u_2u_2u_U0_ap_start <= start_for_maxp2d_3136u_2u_2u_U0_empty_n;
    maxp2d_6272u_2u_2u_U0_ap_continue <= ap_const_logic_1;
    maxp2d_6272u_2u_2u_U0_ap_start <= start_for_maxp2d_6272u_2u_2u_U0_empty_n;
    pad_windows_1c_float_28u_28u_3u_3u_32u_U0_ap_continue <= ap_const_logic_1;
    pad_windows_1c_float_28u_28u_3u_3u_32u_U0_ap_start <= start_for_pad_windows_1c_float_28u_28u_3u_3u_32u_U0_empty_n;
    pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_ap_continue <= ap_const_logic_1;
    pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_ap_start <= start_for_pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_empty_n;
    pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_start_full_n <= (start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_full_n and start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_full_n and start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_full_n and start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_full_n and start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_full_n and start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_full_n and start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_full_n and start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_full_n and start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0_full_n and start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_full_n and start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_full_n and start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_full_n and start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_full_n and start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_full_n and start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_full_n and start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_full_n and start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_full_n and start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_full_n and start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_full_n and start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_full_n and start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_full_n and start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_full_n and start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_full_n and start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_full_n and start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_full_n and start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_full_n and start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_full_n and start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_full_n and start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_full_n and start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_full_n and start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_full_n and start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_full_n);
    save_variables_locally_U0_ap_continue <= (ap_sync_channel_write_softmax_weights_2 and ap_sync_channel_write_softmax_weights_1 and ap_sync_channel_write_softmax_weights and ap_sync_channel_write_softmax_biases and ap_sync_channel_write_dense_weights_7 and ap_sync_channel_write_dense_weights_6 and ap_sync_channel_write_dense_weights_5 and ap_sync_channel_write_dense_weights_4 and ap_sync_channel_write_dense_weights_3 and ap_sync_channel_write_dense_weights_2 and ap_sync_channel_write_dense_weights_1 and ap_sync_channel_write_dense_weights and ap_sync_channel_write_dense_biases and ap_sync_channel_write_conv2d_64_biases and ap_sync_channel_write_conv2d_32_weights and ap_sync_channel_write_conv2d_32_biases);
    save_variables_locally_U0_ap_start <= ((ap_sync_reg_save_variables_locally_U0_ap_ready xor ap_const_logic_1) and ap_start);
    save_variables_locally_U0_conv2d_32_biases_full_n <= conv2d_32_biases_i_full_n;
    save_variables_locally_U0_conv2d_32_weights_full_n <= conv2d_32_weights_i_full_n;
    save_variables_locally_U0_conv2d_64_biases_full_n <= conv2d_64_biases_i_full_n;
    save_variables_locally_U0_dense_biases_full_n <= dense_biases_i_full_n;
    save_variables_locally_U0_dense_weights_0_full_n <= dense_weights_i_full_n;
    save_variables_locally_U0_dense_weights_1_full_n <= dense_weights_1_i_full_n;
    save_variables_locally_U0_dense_weights_2_full_n <= dense_weights_2_i_full_n;
    save_variables_locally_U0_dense_weights_3_full_n <= dense_weights_3_i_full_n;
    save_variables_locally_U0_dense_weights_4_full_n <= dense_weights_4_i_full_n;
    save_variables_locally_U0_dense_weights_5_full_n <= dense_weights_5_i_full_n;
    save_variables_locally_U0_dense_weights_6_full_n <= dense_weights_6_i_full_n;
    save_variables_locally_U0_dense_weights_7_full_n <= dense_weights_7_i_full_n;
    save_variables_locally_U0_softmax_biases_full_n <= softmax_biases_i_full_n;
    save_variables_locally_U0_softmax_weights_0_full_n <= softmax_weights_i_full_n;
    save_variables_locally_U0_softmax_weights_1_full_n <= softmax_weights_1_i_full_n;
    save_variables_locally_U0_softmax_weights_2_full_n <= softmax_weights_2_i_full_n;
    softmax_10u_128u_U0_ap_continue <= ap_const_logic_1;
    softmax_10u_128u_U0_ap_start <= (softmax_weights_t_empty_n and softmax_weights_2_t_empty_n and softmax_weights_1_t_empty_n and softmax_biases_t_empty_n);
    start_for_conv2d_activate_1c_28u_28u_3u_3u_32u_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_maxp2d_3136u_2u_2u_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_maxp2d_6272u_2u_2u_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_pad_windows_1c_float_28u_28u_3u_3u_32u_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_write_gmem_U0_din <= (0=>ap_const_logic_1, others=>'-');
    write_gmem_U0_ap_continue <= ap_continue;
    write_gmem_U0_ap_start <= start_for_write_gmem_U0_empty_n;
end behav;
