### Hi, I'm ADI VENKAT RAMINENIğŸ‘‹  

ğŸ”§ Design Verification Engineer passionate about **Functional Verification, SoC Verification, and ASIC Development**.  
ğŸ’» Skilled in **SystemVerilog, UVM, Verilog**, and testbench development for complex digital systems.  
ğŸš€ Experienced with **RTL Design, Constrained-Random Testing, Assertions (SVA), and Coverage Analysis**.  
ğŸ“ Masterâ€™s in Computer Engineering from California State University, Northridge.  
ğŸŒ± Always learning and exploring advanced methodologies in **chip verification, SoC integration, and digital design**.  
ğŸ’¬ Currently working on projects involving **ASIC datapath verification, SoC interconnect verification, and protocol testbenches**.  

---

## ğŸ’» Tech Stack  

### ğŸ§‘â€ğŸ’» Programming / Verification Languages  
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-blue?style=flat-square&logo=verilog&logoColor=white)  
![Verilog](https://img.shields.io/badge/Verilog-orange?style=flat-square&logo=verilog&logoColor=white)  
![UVM](https://img.shields.io/badge/UVM-green?style=flat-square&logo=verification&logoColor=white)  
![C](https://img.shields.io/badge/C-00599C?style=flat-square&logo=c&logoColor=white)  
![C++](https://img.shields.io/badge/C++-00599C?style=flat-square&logo=cplusplus&logoColor=white)  
![Python](https://img.shields.io/badge/Python-3670A0?style=flat-square&logo=python&logoColor=ffdd54)  
![TCL](https://img.shields.io/badge/TCL-lightgrey?style=flat-square)  
![Shell](https://img.shields.io/badge/Shell_Scripting-black?style=flat-square&logo=gnu-bash&logoColor=white)  

### ğŸ¢ Verification & Methodologies  
![Functional Verification](https://img.shields.io/badge/Functional%20Verification-red?style=flat-square)  
![Formal Verification](https://img.shields.io/badge/Formal%20Verification-lightblue?style=flat-square)  
![SoC Verification](https://img.shields.io/badge/SoC%20Verification-orange?style=flat-square)  
![ASIC Verification](https://img.shields.io/badge/ASIC%20Verification-darkgreen?style=flat-square)  
![UVM Testbenches](https://img.shields.io/badge/UVM%20Testbenches-purple?style=flat-square)  
![Assertions](https://img.shields.io/badge/SystemVerilog%20Assertions-yellow?style=flat-square)  
![Coverage](https://img.shields.io/badge/Functional%20&%20Code%20Coverage-brightgreen?style=flat-square)  

### ğŸ§° Tools & Simulation  
![ModelSim](https://img.shields.io/badge/ModelSim-blue?style=flat-square)  
![QuestaSim](https://img.shields.io/badge/QuestaSim-darkblue?style=flat-square)  
![Synopsys](https://img.shields.io/badge/Synopsys%20DesignVision-purple?style=flat-square)  
![Xilinx ISE](https://img.shields.io/badge/Xilinx%20ISE-red?style=flat-square)  
![MATLAB](https://img.shields.io/badge/MATLAB-orange?style=flat-square)  
![Linux](https://img.shields.io/badge/Linux-black?style=flat-square&logo=linux)  

---

## ğŸŒŸ Projects  

ğŸ”¹ **Functional Verification of SoC Interconnect** â€“ UVM-based verification environment with drivers, monitors, and scoreboards. Validated multi-IP communication with constrained-random testing and coverage.  

ğŸ”¹ **ASIC Data Path Verification** â€“ Verified datapath operations using SystemVerilog testbenches, assertions, and random/directed testing. Improved efficiency of verification cycles.  

ğŸ”¹ **I2C Multi-Bus Functional Verification** â€“ Developed a layered UVM testbench including generator, driver, monitor, predictor, and scoreboard. Achieved high code and functional coverage with assertions.  

ğŸ”¹ **Logic Design & Synthesis of Single-Stage Neural Network** â€“ Designed optimized RTL for a binary CNN stage, synthesized using Synopsys Design Vision, verified timing with ModelSim.  

---

## ğŸŒ Connect with Me  

[![LinkedIn](https://img.shields.io/badge/LinkedIn-%230077B5.svg?logo=linkedin&logoColor=white)](https://www.linkedin.com/in/YOUR-LINKEDIN)  
[![Email](https://img.shields.io/badge/Email-D14836?logo=gmail&logoColor=white)](mailto:YOUR-EMAIL)  
[![GitHub](https://img.shields.io/badge/GitHub-black?logo=github&logoColor=white)](https://github.com/YOUR-GITHUB)  

---

# ğŸ“Š GitHub Stats  

![](https://github-readme-stats.vercel.app/api?username=YOUR-GITHUB&theme=dark&hide_border=false&include_all_commits=false&count_private=false)  
![](https://github-readme-streak-stats.herokuapp.com/?user=YOUR-GITHUB&theme=dark&hide_border=false)  
![](https://github-readme-stats.vercel.app/api/top-langs/?username=YOUR-GITHUB&theme=dark&hide_border=false&include_all_commits=false&count_private=false&layout=compact)  

---

[![](https://visitcount.itsvg.in/api?id=YOUR-GITHUB&icon=0&color=0)](https://visitcount.itsvg.in)  

<!-- Created with GPRM template and customized for Design Verification Engineer profile -->
