Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Mon Feb 14 00:45:48 2022
| Host              : katana running 64-bit Ubuntu 20.04.3 LTS
| Command           : report_timing_summary -file timingsum.rpt
| Design            : toplevel
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (257)
6. checking no_output_delay (128)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (257)
--------------------------------
 There are 257 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (128)
---------------------------------
 There are 128 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.308        0.000                      0                 4768        0.059        0.000                      0                 4768        0.725        0.000                       0                  5056  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 1.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               2.308        0.000                      0                 4768        0.059        0.000                      0                 4768        0.725        0.000                       0                  5056  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        2.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.308ns  (required time - arrival time)
  Source:                 tmp102_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            p_1_out_rep[4]__128/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        5.691ns  (logic 0.916ns (16.096%)  route 4.775ns (83.904%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns = ( 8.031 - 8.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=5055, unset)         0.041     0.041    clock
    SLICE_X46Y189        FDRE                                         r  tmp102_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y189        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.155 r  tmp102_reg[4]/Q
                         net (fo=5, routed)           0.541     0.696    tmp102[4]
    SLICE_X41Y190        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.134     0.830 r  aes_ciphertext[36]_INST_0_i_1/O
                         net (fo=8, routed)           1.070     1.900    tmp108__0[68]
    SLICE_X36Y224        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.153     2.053 r  aes_ciphertext[4]_INST_0_i_1/O
                         net (fo=5, routed)           1.406     3.459    tmp206__0[36]
    SLICE_X18Y237        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     3.594 r  g0_b0_i_5__10/O
                         net (fo=32, routed)          1.247     4.841    tmp1889[36]
    SLICE_X28Y238        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.228     5.069 r  g1_b4__171/O
                         net (fo=1, routed)           0.172     5.241    g1_b4__171_n_0
    SLICE_X28Y238        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.152     5.393 r  p_1_out_rep[4]__128_i_1/O
                         net (fo=2, routed)           0.339     5.732    p_1_out_rep[4]__128_i_1_n_0
    SLICE_X28Y238        FDRE                                         r  p_1_out_rep[4]__128/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
                                                      0.000     8.000 r  clock (IN)
                         net (fo=5055, unset)         0.031     8.031    clock
    SLICE_X28Y238        FDRE                                         r  p_1_out_rep[4]__128/C
                         clock pessimism              0.000     8.031    
                         clock uncertainty           -0.035     7.996    
    SLICE_X28Y238        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044     8.040    p_1_out_rep[4]__128
  -------------------------------------------------------------------
                         required time                          8.040    
                         arrival time                          -5.732    
  -------------------------------------------------------------------
                         slack                                  2.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 p_1_out_rep[4]__70/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            tmp1196_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.112ns (64.000%)  route 0.063ns (36.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=5055, unset)         0.029     0.029    clock
    SLICE_X33Y213        FDRE                                         r  p_1_out_rep[4]__70/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y213        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.112     0.141 r  p_1_out_rep[4]__70/Q
                         net (fo=1, routed)           0.063     0.204    p_1_out_rep[4]__70_n_0
    SLICE_X33Y213        FDRE                                         r  tmp1196_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=5055, unset)         0.042     0.042    clock
    SLICE_X33Y213        FDRE                                         r  tmp1196_reg[5]/C
                         clock pessimism              0.000     0.042    
    SLICE_X33Y213        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     0.145    tmp1196_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 1.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.550         8.000       7.450      SLICE_X38Y158  p_1_out_rep[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         7.000       6.725      SLICE_X38Y158  p_1_out_rep[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.000       0.725      SLICE_X38Y158  p_1_out_rep[0]/C



