// Seed: 1576920436
module module_0 (
    output supply0 id_0,
    output tri0 id_1,
    output wor id_2
);
  tri id_4, id_5;
  assign id_5 = 1'b0;
  tri0 id_6 = (id_4);
  wire id_7;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input  tri1  id_0,
    output tri   id_1,
    input  tri1  id_2,
    input  tri1  id_3,
    input  wire  id_4,
    output uwire id_5,
    input  wor   id_6,
    input  wire  id_7
);
  tri0 id_9 = 1;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_1
  );
  assign id_1 = id_2;
endmodule
