var classI2cRegMasterAxiBridge =
[
    [ "rtl", "classI2cRegMasterAxiBridge_1_1rtl.html", "classI2cRegMasterAxiBridge_1_1rtl" ],
    [ "TPD_G", "classI2cRegMasterAxiBridge.html#a67a837684e4f18c2d236ac1d053b419b", null ],
    [ "DEVICE_MAP_G", "classI2cRegMasterAxiBridge.html#ae608c60095f847676a3b9aa5d883287c", null ],
    [ "axiClk", "classI2cRegMasterAxiBridge.html#a7d8781c632c75ab0fdde6e592fd13d60", null ],
    [ "axiRst", "classI2cRegMasterAxiBridge.html#a399a775bae9ae4819d5af6838a95e28e", null ],
    [ "axiReadMaster", "classI2cRegMasterAxiBridge.html#ac847742920ba32301ddc91cf13d6f5fe", null ],
    [ "axiReadSlave", "classI2cRegMasterAxiBridge.html#af5301f308dc850ff6d3b80315d2e644c", null ],
    [ "axiWriteMaster", "classI2cRegMasterAxiBridge.html#abf08eac4311749af56c8ec14b1903091", null ],
    [ "axiWriteSlave", "classI2cRegMasterAxiBridge.html#a0eb32e5fab67488b94fb47c9fe42e97f", null ],
    [ "i2cRegMasterIn", "classI2cRegMasterAxiBridge.html#a6f8dc24708feec00e7901a9edaab79a1", null ],
    [ "i2cRegMasterOut", "classI2cRegMasterAxiBridge.html#aadd7f9ac6d1c25ffd3db27a5b28b035a", null ],
    [ "ieee", "classI2cRegMasterAxiBridge.html#a0a6af6eef40212dbaf130d57ce711256", null ],
    [ "std_logic_1164", "classI2cRegMasterAxiBridge.html#acd03516902501cd1c7296a98e22c6fcb", null ],
    [ "std_logic_arith", "classI2cRegMasterAxiBridge.html#a0f5ecc6613f63d07f7963a97b1b26095", null ],
    [ "std_logic_unsigned", "classI2cRegMasterAxiBridge.html#a598da929e807d58939b47499e8bc9fa8", null ],
    [ "StdRtlPkg", "classI2cRegMasterAxiBridge.html#af2fe75efbe0a68c3fb806bb88b1a81ba", null ],
    [ "AxiLitePkg", "classI2cRegMasterAxiBridge.html#af98a1f0df20cf0e5f0fdb9f5999ad782", null ],
    [ "I2cPkg", "classI2cRegMasterAxiBridge.html#a3345a70e845069bf678d5aa1733529b6", null ]
];