# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.3 [s].
acom -work LSM $DSN/src/STR_LUT.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\STR_LUT.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# Error: COMP96_0413: STR_LUT.vhd : (19, 45): Actual of mode "in" cannot be assigned to formal "Y" of mode "out"
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.5 [s]
acom -work LSM $DSN/src/STR_LUT.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\STR_LUT.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# Error: COMP96_0122: STR_LUT.vhd : (4, 1): Symbol "a_buf" has already been declared in this region.
# Error: COMP96_0122: STR_LUT.vhd : (4, 1): Symbol "b_buf" has already been declared in this region.
# Error: COMP96_0122: STR_LUT.vhd : (39, 2): Symbol "REZ" has already been declared in this region.
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.4 [s]
acom -work LSM $DSN/src/STR_LUT.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\STR_LUT.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# Error: COMP96_0122: STR_LUT.vhd : (39, 2): Symbol "REZ" has already been declared in this region.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.0 [s]
acom -work LSM $DSN/src/STR_LUT.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\STR_LUT.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
acom -work LSM $DSN/src/STR_LUT.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\STR_LUT.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# Error: COMP96_0078: STR_LUT.vhd : (43, 24): Unknown identifier "i".
# Error: COMP96_0133: STR_LUT.vhd : (43, 24): Cannot find object declaration.
# Error: COMP96_0078: STR_LUT.vhd : (43, 32): Unknown identifier "i".
# Error: COMP96_0133: STR_LUT.vhd : (43, 32): Cannot find object declaration.
# Error: COMP96_0078: STR_LUT.vhd : (43, 41): Unknown identifier "i".
# Error: COMP96_0133: STR_LUT.vhd : (43, 41): Cannot find object declaration.
# Error: COMP96_0078: STR_LUT.vhd : (43, 51): Unknown identifier "i".
# Error: COMP96_0138: STR_LUT.vhd : (43, 24): The index types in the reference to the array object are incompatible with its range type.
# Error: COMP96_0228: STR_LUT.vhd : (43, 22): The actual must be denoted by a static signal name, if the actual is associated with a signal parameter of any mode.
# Error: COMP96_0138: STR_LUT.vhd : (43, 32): The index types in the reference to the array object are incompatible with its range type.
# Error: COMP96_0228: STR_LUT.vhd : (43, 30): The actual must be denoted by a static signal name, if the actual is associated with a signal parameter of any mode.
# Error: COMP96_0138: STR_LUT.vhd : (43, 41): The index types in the reference to the array object are incompatible with its range type.
# Error: COMP96_0228: STR_LUT.vhd : (43, 39): The actual must be denoted by a static signal name, if the actual is associated with a signal parameter of any mode.
# Error: COMP96_0133: STR_LUT.vhd : (43, 51): Cannot find object declaration.
# Error: COMP96_0138: STR_LUT.vhd : (43, 51): The index types in the reference to the array object are incompatible with its range type.
# Error: COMP96_0228: STR_LUT.vhd : (43, 49): The actual must be denoted by a static signal name, if the actual is associated with a signal parameter of any mode.
# Compile failure 16 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -work LSM $DSN/src/STR_LUT.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\STR_LUT.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0010 cnetlist_lib.vhd (190): Signal "Y" has multiple sources but is not resolved.
# ELAB2: Last instance before error: /UUT1/ADD1_A
# KERNEL: Error: E8005 : Kernel process initialization failed.
# Fatal error occurred during simulation initialization.
acom -work LSM $DSN/src/STR_LUT.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\STR_LUT.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -work LSM $DSN/src/TB_ARCHITECTURE.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\TB_ARCHITECTURE.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0010 cnetlist_lib.vhd (190): Signal "Y" has multiple sources but is not resolved.
# ELAB2: Last instance before error: /UUT1/ADD1_A
# KERNEL: Error: E8005 : Kernel process initialization failed.
# Fatal error occurred during simulation initialization.
acom -work LSM $DSN/src/STR_LUT.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\STR_LUT.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# Error: COMP96_0413: STR_LUT.vhd : (36, 56): Actual of mode "in" cannot be assigned to formal "Y" of mode "out"
# Error: COMP96_0413: STR_LUT.vhd : (41, 56): Actual of mode "in" cannot be assigned to formal "Y" of mode "out"
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.0 [s]
acom -work LSM $DSN/src/STR_LUT.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\STR_LUT.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile with File Reorder...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Top-level unit(s) detected:
# Entity  =>   FDRE
# Entity  =>   LUT5
# Entity  =>   lsm_tb
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0010 cnetlist_lib.vhd (190): Signal "Y" has multiple sources but is not resolved.
# ELAB2: Last instance before error: /UUT1/ADD1_A
# KERNEL: Error: E8005 : Kernel process initialization failed.
# Fatal error occurred during simulation initialization.
acom -work LSM $DSN/src/STR_LUT.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\STR_LUT.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1819 kB (elbread=1031 elab2=504 kernel=283 sdf=0)
#  23:42, 2 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run
endsim
# KERNEL: stopped at time: 1569050 ns
#  Simulation has been stopped
acom -work LSM $DSN/src/STR_LUT.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\STR_LUT.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1820 kB (elbread=1031 elab2=505 kernel=283 sdf=0)
#  23:43, 2 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run
endsim
# KERNEL: stopped at time: 421550 ns
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1829 kB (elbread=1032 elab2=512 kernel=284 sdf=0)
#  23:43, 2 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run
endsim
# KERNEL: stopped at time: 160580 ns
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0010 cnetlist_lib.vhd (190): Signal "Y" has multiple sources but is not resolved.
# ELAB2: Last instance before error: /UUT1/LSM_TCC__0/INVERSION_A
# KERNEL: Error: E8005 : Kernel process initialization failed.
# Fatal error occurred during simulation initialization.
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1829 kB (elbread=1032 elab2=512 kernel=284 sdf=0)
#  23:45, 2 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run
endsim
# KERNEL: stopped at time: 55959 ns
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1832 kB (elbread=1032 elab2=514 kernel=284 sdf=0)
#  23:46, 2 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run
endsim
# KERNEL: stopped at time: 1127550 ns
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0010 cnetlist_lib.vhd (190): Signal "Y" has multiple sources but is not resolved.
# ELAB2: Last instance before error: /UUT1/ADD1_A
# KERNEL: Error: E8005 : Kernel process initialization failed.
# Fatal error occurred during simulation initialization.
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0010 cnetlist_lib.vhd (190): Signal "Y" has multiple sources but is not resolved.
# ELAB2: Last instance before error: /UUT1/LSM_TCC__0/INVERSION_A
# KERNEL: Error: E8005 : Kernel process initialization failed.
# Fatal error occurred during simulation initialization.
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0010 cnetlist_lib.vhd (190): Signal "Y" has multiple sources but is not resolved.
# ELAB2: Last instance before error: /UUT1/ADD1_A
# KERNEL: Error: E8005 : Kernel process initialization failed.
# Fatal error occurred during simulation initialization.
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1832 kB (elbread=1032 elab2=514 kernel=284 sdf=0)
#  23:51, 2 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run
endsim
# KERNEL: stopped at time: 287250 ns
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1832 kB (elbread=1032 elab2=515 kernel=284 sdf=0)
#  23:51, 2 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run
endsim
# KERNEL: stopped at time: 480750 ns
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# Error: COMP96_0077: str_lut.vhd : (43, 11): Assignment target incompatible with right side. Expected type "BIT".
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile failure 1 Errors 0 Warnings  Analysis time :  1.0 [s]
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0010 cnetlist_lib.vhd (190): Signal "Y" has multiple sources but is not resolved.
# ELAB2: Last instance before error: /UUT1/LSM_TCC__0/INVERSION_A
# KERNEL: Error: E8005 : Kernel process initialization failed.
# Fatal error occurred during simulation initialization.
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# Error: COMP96_0078: str_lut.vhd : (47, 13): Unknown identifier "adk".
# Error: COMP96_0133: str_lut.vhd : (47, 13): Cannot find object declaration.
# Error: COMP96_0289: str_lut.vhd : (47, 13): Prefix of index must be an array.
# Error: COMP96_0104: str_lut.vhd : (47, 10): Undefined type of expression.
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile failure 4 Errors 0 Warnings  Analysis time :  1.0 [s]
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0010 cnetlist_lib.vhd (190): Signal "Y" has multiple sources but is not resolved.
# ELAB2: Last instance before error: /UUT1/LSM_OVF__1/OVERFLOW_ADD
# KERNEL: Error: E8005 : Kernel process initialization failed.
# Fatal error occurred during simulation initialization.
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1833 kB (elbread=1032 elab2=516 kernel=284 sdf=0)
#  23:55, 2 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run
endsim
# KERNEL: stopped at time: 674050 ns
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# Error: COMP96_0078: str_lut.vhd : (55, 1): Unknown identifier "adk".
# Error: COMP96_0133: str_lut.vhd : (55, 1): Cannot find object declaration.
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile failure 2 Errors 0 Warnings  Analysis time :  1.0 [s]
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1847 kB (elbread=1033 elab2=528 kernel=286 sdf=0)
#  23:57, 2 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run
# Signal F not found in design
# Signal A not found in design
# Signal B not found in design
endsim
# KERNEL: stopped at time: 2602050 ns
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1847 kB (elbread=1033 elab2=528 kernel=286 sdf=0)
#  23:57, 2 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run
# Signal F not found in design
# Signal A not found in design
# Signal B not found in design
# Signal Y1 not found in design
# Signal Y2 not found in design
run 100 ns
run 100 ns
run 100 ns
endsim
# KERNEL: stopped at time: 5245850 ns
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1847 kB (elbread=1033 elab2=528 kernel=286 sdf=0)
#  23:58, 2 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1874 kB (elbread=1034 elab2=550 kernel=289 sdf=0)
#  0:16, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1874 kB (elbread=1034 elab2=550 kernel=289 sdf=0)
#  0:21, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run
run 100 ns
run 100 ns
endsim
# KERNEL: stopped at time: 1229552 ns
#  Simulation has been stopped
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1874 kB (elbread=1034 elab2=550 kernel=289 sdf=0)
#  0:22, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1874 kB (elbread=1034 elab2=550 kernel=289 sdf=0)
#  0:22, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
run 100 ns
# KERNEL: stopped at time: 800 ns
run 100 ns
# KERNEL: stopped at time: 900 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# Error: COMP96_0078: str_lut.vhd : (52, 13): Unknown identifier "a_buf1".
# Error: COMP96_0133: str_lut.vhd : (52, 13): Cannot find object declaration.
# Error: COMP96_0289: str_lut.vhd : (52, 13): Prefix of index must be an array.
# Error: COMP96_0104: str_lut.vhd : (52, 10): Undefined type of expression.
# Error: COMP96_0078: str_lut.vhd : (54, 13): Unknown identifier "b_buf1".
# Error: COMP96_0133: str_lut.vhd : (54, 13): Cannot find object declaration.
# Error: COMP96_0289: str_lut.vhd : (54, 13): Prefix of index must be an array.
# Error: COMP96_0104: str_lut.vhd : (54, 10): Undefined type of expression.
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile failure 8 Errors 0 Warnings  Analysis time :  0.8 [s]
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1874 kB (elbread=1034 elab2=550 kernel=289 sdf=0)
#  0:32, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0010 cnetlist_lib.vhd (190): Signal "Y" has multiple sources but is not resolved.
# ELAB2: Last instance before error: /UUT1/LSM_OVF__11/OVERFLOW_ADD_A
# KERNEL: Error: E8005 : Kernel process initialization failed.
# Fatal error occurred during simulation initialization.
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# Error: ELBWRITE_0028: str_lut.vhd : (52, 0): Signal "buffer1" has two sources, but is not resolved signal (at line 52: buffer1 & at line 28: buffer1).
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.8 [s]
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# Error: COMP96_0078: str_lut.vhd : (54, 55): Unknown identifier "cb2".
# Error: COMP96_0133: str_lut.vhd : (54, 55): Cannot find object declaration.
# Error: COMP96_0104: str_lut.vhd : (54, 51): Undefined type of expression.
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.8 [s]
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# Error: COMP96_0078: str_lut.vhd : (54, 55): Unknown identifier "cb2".
# Error: COMP96_0133: str_lut.vhd : (54, 55): Cannot find object declaration.
# Error: COMP96_0104: str_lut.vhd : (54, 51): Undefined type of expression.
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.8 [s]
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# Error: COMP96_0078: str_lut.vhd : (56, 13): Unknown identifier "cb2".
# Error: COMP96_0133: str_lut.vhd : (56, 13): Cannot find object declaration.
# Error: COMP96_0104: str_lut.vhd : (56, 13): Undefined type of expression.
# Error: COMP96_0077: str_lut.vhd : (56, 13): Assignment target incompatible with right side. Expected type "BIT".
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile failure 4 Errors 0 Warnings  Analysis time :  0.8 [s]
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0010 cnetlist_lib.vhd (190): Signal "Y" has multiple sources but is not resolved.
# ELAB2: Last instance before error: /UUT1/LSM_OVF__11/OVERFLOW_ADD_A
# KERNEL: Error: E8005 : Kernel process initialization failed.
# Fatal error occurred during simulation initialization.
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0010 cnetlist_lib.vhd (190): Signal "Y" has multiple sources but is not resolved.
# ELAB2: Last instance before error: /UUT1/LSM_OVF__11/OVERFLOW_ADD_A
# KERNEL: Error: E8005 : Kernel process initialization failed.
# Fatal error occurred during simulation initialization.
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0010 cnetlist_lib.vhd (190): Signal "Y" has multiple sources but is not resolved.
# ELAB2: Last instance before error: /UUT1/LSM_OVF__11/OVERFLOW_ADD_A
# KERNEL: Error: E8005 : Kernel process initialization failed.
# Fatal error occurred during simulation initialization.
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0010 cnetlist_lib.vhd (190): Signal "Y" has multiple sources but is not resolved.
# ELAB2: Last instance before error: /UUT1/LSM_OVF__11/OVERFLOW_ADD_A
# KERNEL: Error: E8005 : Kernel process initialization failed.
# Fatal error occurred during simulation initialization.
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1874 kB (elbread=1034 elab2=550 kernel=289 sdf=0)
#  0:40, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
endsim
#  Simulation has been stopped
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1874 kB (elbread=1034 elab2=550 kernel=289 sdf=0)
#  0:41, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1874 kB (elbread=1034 elab2=550 kernel=289 sdf=0)
#  0:44, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1874 kB (elbread=1034 elab2=550 kernel=289 sdf=0)
#  0:46, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/STR_LUT.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\STR_LUT.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# Error: COMP96_0078: STR_LUT.vhd : (77, 47): Unknown identifier "ydk".
# Error: COMP96_0133: STR_LUT.vhd : (77, 47): Cannot find object declaration.
# Error: COMP96_0289: STR_LUT.vhd : (77, 47): Prefix of index must be an array.
# Error: COMP96_0104: STR_LUT.vhd : (77, 43): Undefined type of expression.
# Error: COMP96_0078: STR_LUT.vhd : (87, 31): Unknown identifier "ydk".
# Error: COMP96_0133: STR_LUT.vhd : (87, 31): Cannot find object declaration.
# Error: COMP96_0289: STR_LUT.vhd : (87, 31): Prefix of index must be an array.
# Error: COMP96_0104: STR_LUT.vhd : (87, 28): Undefined type of expression.
# Error: COMP96_0122: STR_LUT.vhd : (91, 1): Symbol "LSM_TCC" has already been declared in this region.
# Error: COMP96_0078: STR_LUT.vhd : (94, 14): Unknown identifier "ydk".
# Error: COMP96_0078: STR_LUT.vhd : (94, 25): Unknown identifier "ydk".
# Error: COMP96_0133: STR_LUT.vhd : (94, 14): Cannot find object declaration.
# Error: COMP96_0289: STR_LUT.vhd : (94, 14): Prefix of index must be an array.
# Error: COMP96_0133: STR_LUT.vhd : (94, 25): Cannot find object declaration.
# Error: COMP96_0289: STR_LUT.vhd : (94, 25): Prefix of index must be an array.
# Error: COMP96_0104: STR_LUT.vhd : (94, 11): Undefined type of expression.
# Error: COMP96_0104: STR_LUT.vhd : (94, 22): Undefined type of expression.
# Compile failure 17 Errors 0 Warnings  Analysis time :  0.4 [s]
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# Error: COMP96_0122: str_lut.vhd : (91, 1): Symbol "LSM_TCC" has already been declared in this region.
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile failure 1 Errors 0 Warnings  Analysis time :  1.0 [s]
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1945 kB (elbread=1039 elab2=610 kernel=296 sdf=0)
#  1:38, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
run 100 ns
# KERNEL: stopped at time: 800 ns
run 100 ns
# KERNEL: stopped at time: 900 ns
run 100 ns
# KERNEL: stopped at time: 1 us
run 100 ns
# KERNEL: stopped at time: 1100 ns
run 100 ns
# KERNEL: stopped at time: 1200 ns
run 100 ns
# KERNEL: stopped at time: 1300 ns
run 100 ns
# KERNEL: stopped at time: 1400 ns
run 100 ns
# KERNEL: stopped at time: 1500 ns
run 100 ns
# KERNEL: stopped at time: 1600 ns
run 100 ns
# KERNEL: stopped at time: 1700 ns
run 100 ns
# KERNEL: stopped at time: 1800 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1945 kB (elbread=1039 elab2=610 kernel=296 sdf=0)
#  1:43, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
run 100 ns
# KERNEL: stopped at time: 800 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1945 kB (elbread=1039 elab2=610 kernel=296 sdf=0)
#  1:47, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0007 tb_architecture.vhd (28): Length of actual parameter (12) does not match the length of formal parameter "Y" (11) (from component).
# ELAB2: Last instance before error: /G1
# KERNEL: Error: E8005 : Kernel process initialization failed.
# Fatal error occurred during simulation initialization.
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1945 kB (elbread=1039 elab2=610 kernel=296 sdf=0)
#  2:13, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1949 kB (elbread=1039 elab2=613 kernel=296 sdf=0)
#  2:21, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1947 kB (elbread=1039 elab2=611 kernel=296 sdf=0)
#  2:22, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
run 100 ns
# KERNEL: stopped at time: 800 ns
run 100 ns
# KERNEL: stopped at time: 900 ns
run 100 ns
# KERNEL: stopped at time: 1 us
run 100 ns
# KERNEL: stopped at time: 1100 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1947 kB (elbread=1039 elab2=611 kernel=296 sdf=0)
#  2:25, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
run 100 ns
# KERNEL: stopped at time: 800 ns
run 100 ns
# KERNEL: stopped at time: 900 ns
run 100 ns
# KERNEL: stopped at time: 1 us
run 100 ns
# KERNEL: stopped at time: 1100 ns
run 100 ns
# KERNEL: stopped at time: 1200 ns
run 100 ns
# KERNEL: stopped at time: 1300 ns
run 100 ns
# KERNEL: stopped at time: 1400 ns
run 100 ns
# KERNEL: stopped at time: 1500 ns
run 100 ns
# KERNEL: stopped at time: 1600 ns
run 100 ns
# KERNEL: stopped at time: 1700 ns
run 100 ns
# KERNEL: stopped at time: 1800 ns
run 100 ns
# KERNEL: stopped at time: 1900 ns
run 100 ns
# KERNEL: stopped at time: 2 us
run 100 ns
# KERNEL: stopped at time: 2100 ns
run 100 ns
# KERNEL: stopped at time: 2200 ns
run 100 ns
# KERNEL: stopped at time: 2300 ns
run 100 ns
# KERNEL: stopped at time: 2400 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1905 kB (elbread=1036 elab2=576 kernel=292 sdf=0)
#  3:48, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
run 100 ns
# KERNEL: stopped at time: 800 ns
run 100 ns
# KERNEL: stopped at time: 900 ns
run 100 ns
# KERNEL: stopped at time: 1 us
run 100 ns
# KERNEL: stopped at time: 1100 ns
run 100 ns
# KERNEL: stopped at time: 1200 ns
run 100 ns
# KERNEL: stopped at time: 1300 ns
run 100 ns
# KERNEL: stopped at time: 1400 ns
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
run 100 ns
# KERNEL: stopped at time: 1500 ns
run 100 ns
# KERNEL: stopped at time: 1600 ns
run 100 ns
# KERNEL: stopped at time: 1700 ns
run 100 ns
# KERNEL: stopped at time: 1800 ns
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1905 kB (elbread=1036 elab2=576 kernel=292 sdf=0)
#  3:50, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Error: COMP96_0071: tb_architecture.vhd : (35, 26): Operator "-" is not defined for such operands.
# Error: COMP96_0094: tb_architecture.vhd : (35, 26): Locally static expression is required in the range definition.
# Error: COMP96_0081: tb_architecture.vhd : (35, 21): Enumeration or integer type expected.
# Error: COMP96_0251: tb_architecture.vhd : (35, 21): Discrete range in the iteration scheme is invalid.
# Error: COMP96_0138: tb_architecture.vhd : (36, 4): The index types in the reference to the array object are incompatible with its range type.
# Error: COMP96_0138: tb_architecture.vhd : (36, 11): The index types in the reference to the array object are incompatible with its range type.
# Error: COMP96_0138: tb_architecture.vhd : (37, 4): The index types in the reference to the array object are incompatible with its range type.
# Error: COMP96_0138: tb_architecture.vhd : (37, 11): The index types in the reference to the array object are incompatible with its range type.
# Compile failure 8 Errors 0 Warnings  Analysis time :  0.8 [s]
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
endsim
#  Simulation has been stopped
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1909 kB (elbread=1037 elab2=579 kernel=292 sdf=0)
#  3:51, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  2.0 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1909 kB (elbread=1037 elab2=579 kernel=292 sdf=0)
#  20:13, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
endsim
#  Simulation has been stopped
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1909 kB (elbread=1037 elab2=579 kernel=292 sdf=0)
#  20:17, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1951 kB (elbread=1039 elab2=614 kernel=297 sdf=0)
#  21:21, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1948 kB (elbread=1039 elab2=612 kernel=296 sdf=0)
#  21:22, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
run 100 ns
# KERNEL: stopped at time: 800 ns
run 100 ns
# KERNEL: stopped at time: 900 ns
run 100 ns
# KERNEL: stopped at time: 1 us
run 100 ns
# KERNEL: stopped at time: 1100 ns
run 100 ns
# KERNEL: stopped at time: 1200 ns
run 100 ns
# KERNEL: stopped at time: 1300 ns
run 100 ns
# KERNEL: stopped at time: 1400 ns
run 100 ns
# KERNEL: stopped at time: 1500 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1951 kB (elbread=1039 elab2=614 kernel=297 sdf=0)
#  21:24, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1949 kB (elbread=1039 elab2=613 kernel=296 sdf=0)
#  21:26, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
run 100 ns
# KERNEL: stopped at time: 800 ns
run 100 ns
# KERNEL: stopped at time: 900 ns
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Warning: ELAB1_0026: tb_architecture.vhd : (46, 0): There is no default binding for component "RANDOM_BIT".(No entity named "RANDOM_BIT" was found).
# Compile success 0 Errors 1 Warnings  Analysis time :  0.9 [s]
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Error: COMP96_0015: tb_architecture.vhd : (49, 7): ';' expected.
# Error: COMP96_0019: tb_architecture.vhd : (49, 7): Keyword "end" expected.
# Error: COMP96_0016: tb_architecture.vhd : (49, 9): Design unit declaration expected.
# Compile Entity "LSM"
# Error: COMP96_0019: tb_architecture.vhd : (51, 17): Keyword "is" expected.
# Error: COMP96_0019: tb_architecture.vhd : (51, 17): Keyword "end" expected.
# Error: COMP96_0015: tb_architecture.vhd : (51, 17): ';' expected.
# Error: COMP96_0016: tb_architecture.vhd : (51, 18): Design unit declaration expected.
# Compile Entity "LSM"
# Error: COMP96_0019: tb_architecture.vhd : (54, 17): Keyword "is" expected.
# Error: COMP96_0019: tb_architecture.vhd : (54, 17): Keyword "end" expected.
# Error: COMP96_0015: tb_architecture.vhd : (54, 17): ';' expected.
# Error: COMP96_0016: tb_architecture.vhd : (54, 18): Design unit declaration expected.
# Compile failure 11 Errors 0 Warnings  Analysis time :  0.8 [s]
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1950 kB (elbread=1039 elab2=613 kernel=296 sdf=0)
#  21:34, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
run 100 ns
# KERNEL: stopped at time: 800 ns
run 100 ns
# KERNEL: stopped at time: 900 ns
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
endsim
#  Simulation has been stopped
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1949 kB (elbread=1039 elab2=613 kernel=296 sdf=0)
#  21:36, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
endsim
#  Simulation has been stopped
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1949 kB (elbread=1039 elab2=613 kernel=296 sdf=0)
#  21:36, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0010 tb_architecture.vhd (31): Signal "A" has multiple sources but is not resolved.
# ELAB2: Last instance before error: /BUFFERING__0
# KERNEL: Error: E8005 : Kernel process initialization failed.
# Fatal error occurred during simulation initialization.
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1949 kB (elbread=1039 elab2=613 kernel=296 sdf=0)
#  21:38, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
run 100 ns
# KERNEL: stopped at time: 800 ns
run 100 ns
# KERNEL: stopped at time: 900 ns
run 100 ns
# KERNEL: stopped at time: 1 us
run 100 ns
# KERNEL: stopped at time: 1100 ns
run 100 ns
# KERNEL: stopped at time: 1200 ns
run 100 ns
# KERNEL: stopped at time: 1300 ns
run 100 ns
# KERNEL: stopped at time: 1400 ns
run 100 ns
# KERNEL: stopped at time: 1500 ns
run 100 ns
# KERNEL: stopped at time: 1600 ns
run 100 ns
# KERNEL: stopped at time: 1700 ns
run 100 ns
# KERNEL: stopped at time: 1800 ns
run 100 ns
# KERNEL: stopped at time: 1900 ns
run 100 ns
# KERNEL: stopped at time: 2 us
endsim
#  Simulation has been stopped
acom -reorder -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile with File Reorder...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# Error: COMP96_0078: str_lut.vhd : (125, 58): Unknown identifier "zer".
# Error: COMP96_0133: str_lut.vhd : (125, 58): Cannot find object declaration.
# Error: COMP96_0289: str_lut.vhd : (125, 58): Prefix of index must be an array.
# Error: COMP96_0104: str_lut.vhd : (125, 54): Undefined type of expression.
# Error: COMP96_0078: str_lut.vhd : (127, 58): Unknown identifier "zer".
# Error: COMP96_0133: str_lut.vhd : (127, 58): Cannot find object declaration.
# Error: COMP96_0289: str_lut.vhd : (127, 58): Prefix of index must be an array.
# Error: COMP96_0104: str_lut.vhd : (127, 54): Undefined type of expression.
# Error: COMP96_0078: str_lut.vhd : (129, 60): Unknown identifier "zer".
# Error: COMP96_0133: str_lut.vhd : (129, 60): Cannot find object declaration.
# Error: COMP96_0289: str_lut.vhd : (129, 60): Prefix of index must be an array.
# Error: COMP96_0104: str_lut.vhd : (129, 56): Undefined type of expression.
# Error: COMP96_0078: str_lut.vhd : (131, 14): Unknown identifier "zer".
# Error: COMP96_0078: str_lut.vhd : (131, 24): Unknown identifier "zer".
# Error: COMP96_0078: str_lut.vhd : (131, 35): Unknown identifier "zer".
# Error: COMP96_0133: str_lut.vhd : (131, 14): Cannot find object declaration.
# Error: COMP96_0289: str_lut.vhd : (131, 14): Prefix of index must be an array.
# Error: COMP96_0133: str_lut.vhd : (131, 24): Cannot find object declaration.
# Error: COMP96_0289: str_lut.vhd : (131, 24): Prefix of index must be an array.
# Error: COMP96_0133: str_lut.vhd : (131, 35): Cannot find object declaration.
# Error: COMP96_0289: str_lut.vhd : (131, 35): Prefix of index must be an array.
# Error: COMP96_0104: str_lut.vhd : (131, 11): Undefined type of expression.
# Error: COMP96_0104: str_lut.vhd : (131, 21): Undefined type of expression.
# Error: COMP96_0104: str_lut.vhd : (131, 31): Undefined type of expression.
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Top-level unit(s) detected:
# Entity  =>   FDRE
# Entity  =>   LUT5
# Entity  =>   lsm_tb
# Compile failure 24 Errors 0 Warnings  Analysis time :  0.9 [s]
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# Error: ELAB1_0008: str_lut.vhd : (135, 5): Cannot read output : "Z".
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Error: COMP96_0235: Fatal error : INTERNAL COMPILER ERROR
#   (compiled file "D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd" - elaborating or code generation process)
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.8 [s]
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1951 kB (elbread=1039 elab2=615 kernel=296 sdf=0)
#  21:45, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
run 100 ns
# KERNEL: stopped at time: 800 ns
run 100 ns
# KERNEL: stopped at time: 900 ns
run 100 ns
# KERNEL: stopped at time: 1 us
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1951 kB (elbread=1039 elab2=615 kernel=296 sdf=0)
#  21:46, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
endsim
#  Simulation has been stopped
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1951 kB (elbread=1039 elab2=615 kernel=296 sdf=0)
#  21:50, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1951 kB (elbread=1039 elab2=615 kernel=296 sdf=0)
#  21:52, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
run 100 ns
# KERNEL: stopped at time: 700 ns
run 100 ns
# KERNEL: stopped at time: 800 ns
run 100 ns
# KERNEL: stopped at time: 900 ns
run 100 ns
# KERNEL: stopped at time: 1 us
run 100 ns
# KERNEL: stopped at time: 1100 ns
run 100 ns
# KERNEL: stopped at time: 1200 ns
run 100 ns
# KERNEL: stopped at time: 1300 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1951 kB (elbread=1039 elab2=615 kernel=296 sdf=0)
#  21:54, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1951 kB (elbread=1039 elab2=615 kernel=296 sdf=0)
#  21:54, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
run 100 ns
# KERNEL: stopped at time: 800 ns
run 100 ns
# KERNEL: stopped at time: 900 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1954 kB (elbread=1039 elab2=617 kernel=297 sdf=0)
#  21:55, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
run 100 ns
# KERNEL: stopped at time: 800 ns
run 100 ns
# KERNEL: stopped at time: 900 ns
run 100 ns
# KERNEL: stopped at time: 1 us
run 100 ns
# KERNEL: stopped at time: 1100 ns
run 100 ns
# KERNEL: stopped at time: 1200 ns
run 100 ns
# KERNEL: stopped at time: 1300 ns
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
run 100 ns
# KERNEL: stopped at time: 1400 ns
run 100 ns
# KERNEL: stopped at time: 1500 ns
run 100 ns
# KERNEL: stopped at time: 1600 ns
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
run 100 ns
# KERNEL: stopped at time: 1700 ns
run 100 ns
# KERNEL: stopped at time: 1800 ns
run 100 ns
# KERNEL: stopped at time: 1900 ns
run 100 ns
# KERNEL: stopped at time: 2 us
run 100 ns
# KERNEL: stopped at time: 2100 ns
run 100 ns
# KERNEL: stopped at time: 2200 ns
run 100 ns
# KERNEL: stopped at time: 2300 ns
run 100 ns
# KERNEL: stopped at time: 2400 ns
run 100 ns
# KERNEL: stopped at time: 2500 ns
run 100 ns
# KERNEL: stopped at time: 2600 ns
run 100 ns
# KERNEL: stopped at time: 2700 ns
run 100 ns
# KERNEL: stopped at time: 2800 ns
run 100 ns
# KERNEL: stopped at time: 2900 ns
run 100 ns
# KERNEL: stopped at time: 3 us
run 100 ns
# KERNEL: stopped at time: 3100 ns
run 100 ns
# KERNEL: stopped at time: 3200 ns
run 100 ns
# KERNEL: stopped at time: 3300 ns
run 100 ns
# KERNEL: stopped at time: 3400 ns
run 100 ns
# KERNEL: stopped at time: 3500 ns
run 100 ns
# KERNEL: stopped at time: 3600 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1901 kB (elbread=1039 elab2=565 kernel=296 sdf=0)
#  22:16, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 200 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 300 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 400 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 500 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 600 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1901 kB (elbread=1039 elab2=565 kernel=296 sdf=0)
#  22:17, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 200 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 300 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 400 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 500 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 600 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 700 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 800 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 900 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 1100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 1200 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1901 kB (elbread=1039 elab2=565 kernel=296 sdf=0)
#  22:18, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 200 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 300 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 400 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 500 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1901 kB (elbread=1039 elab2=565 kernel=296 sdf=0)
#  22:19, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -work LSM $DSN/src/STR_LUT.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\STR_LUT.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [s]
acom -work LSM $DSN/src/TB_ARCHITECTURE.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\TB_ARCHITECTURE.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [s]
endsim
#  Simulation has been stopped
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1901 kB (elbread=1039 elab2=565 kernel=296 sdf=0)
#  22:19, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1901 kB (elbread=1039 elab2=565 kernel=296 sdf=0)
#  22:20, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 200 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1954 kB (elbread=1039 elab2=617 kernel=297 sdf=0)
#  22:21, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Error: ELBWRITE_0028: tb_architecture.vhd : (50, 0): Signal "A" has two sources, but is not resolved signal (at line 50: A & at line 48: A(0)).
# Error: ELBWRITE_0028: tb_architecture.vhd : (51, 0): Signal "B" has two sources, but is not resolved signal (at line 51: B & at line 49: B(0)).
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.8 [s]
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0010 tb_architecture.vhd (31): Signal "A" has multiple sources but is not resolved.
# ELAB2: Last instance before error: /BUFFERING__1
# KERNEL: Error: E8005 : Kernel process initialization failed.
# Fatal error occurred during simulation initialization.
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1948 kB (elbread=1039 elab2=612 kernel=296 sdf=0)
#  22:23, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
endsim
#  Simulation has been stopped
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1948 kB (elbread=1039 elab2=612 kernel=296 sdf=0)
#  22:23, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1948 kB (elbread=1039 elab2=612 kernel=296 sdf=0)
#  22:25, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1948 kB (elbread=1039 elab2=612 kernel=296 sdf=0)
#  22:26, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1954 kB (elbread=1039 elab2=618 kernel=296 sdf=0)
#  22:28, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1954 kB (elbread=1039 elab2=618 kernel=296 sdf=0)
#  22:29, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1954 kB (elbread=1039 elab2=618 kernel=296 sdf=0)
#  22:30, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1954 kB (elbread=1039 elab2=618 kernel=296 sdf=0)
#  22:30, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1954 kB (elbread=1039 elab2=618 kernel=296 sdf=0)
#  22:31, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1954 kB (elbread=1039 elab2=618 kernel=296 sdf=0)
#  22:32, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1954 kB (elbread=1039 elab2=618 kernel=296 sdf=0)
#  22:32, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1954 kB (elbread=1039 elab2=618 kernel=296 sdf=0)
#  22:33, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1954 kB (elbread=1039 elab2=618 kernel=296 sdf=0)
#  22:33, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1954 kB (elbread=1039 elab2=618 kernel=296 sdf=0)
#  22:35, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
endsim
#  Simulation has been stopped
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1954 kB (elbread=1039 elab2=618 kernel=296 sdf=0)
#  22:38, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
endsim
#  Simulation has been stopped
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1954 kB (elbread=1039 elab2=618 kernel=296 sdf=0)
#  22:42, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1954 kB (elbread=1039 elab2=618 kernel=296 sdf=0)
#  22:43, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
endsim
#  Simulation has been stopped
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0010 cnetlist_lib.vhd (190): Signal "Y" has multiple sources but is not resolved.
# ELAB2: Last instance before error: /UUT1/LSM_ADDER__0/OVERFLOW_CHECK
# KERNEL: Error: E8005 : Kernel process initialization failed.
# Fatal error occurred during simulation initialization.
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0013 str_lut.vhd (74): Index 13 is out of range (12 downto 0) of "Y".
# ELAB2: Last instance before error: /UUT1/LSM_ADDER__11/OVERFLOW_CHECK
# KERNEL: Error: E8005 : Kernel process initialization failed.
# Fatal error occurred during simulation initialization.
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1956 kB (elbread=1039 elab2=619 kernel=297 sdf=0)
#  22:45, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1956 kB (elbread=1039 elab2=619 kernel=297 sdf=0)
#  22:45, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1956 kB (elbread=1039 elab2=619 kernel=297 sdf=0)
#  22:46, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0010 cnetlist_lib.vhd (190): Signal "Y" has multiple sources but is not resolved.
# ELAB2: Last instance before error: /UUT1/LSM_ADDER__0/OVERFLOW_CHECK
# KERNEL: Error: E8005 : Kernel process initialization failed.
# Fatal error occurred during simulation initialization.
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1958 kB (elbread=1040 elab2=620 kernel=297 sdf=0)
#  22:49, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1958 kB (elbread=1040 elab2=620 kernel=297 sdf=0)
#  22:56, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1975 kB (elbread=1040 elab2=635 kernel=299 sdf=0)
#  23:01, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1975 kB (elbread=1040 elab2=635 kernel=299 sdf=0)
#  23:02, 3 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0010 cnetlist_lib.vhd (190): Signal "Y" has multiple sources but is not resolved.
# ELAB2: Last instance before error: /UUT1/LSM_ADDER__1/OVERFLOW_ADD
# KERNEL: Error: E8005 : Kernel process initialization failed.
# Fatal error occurred during simulation initialization.
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0010 cnetlist_lib.vhd (190): Signal "Y" has multiple sources but is not resolved.
# ELAB2: Last instance before error: /UUT1/LSM_ADDER__1/OVERFLOW_ADD
# KERNEL: Error: E8005 : Kernel process initialization failed.
# Fatal error occurred during simulation initialization.
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1956 kB (elbread=1039 elab2=620 kernel=297 sdf=0)
#  1:16, 4 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1956 kB (elbread=1039 elab2=620 kernel=297 sdf=0)
#  1:17, 4 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0010 cnetlist_lib.vhd (190): Signal "Y" has multiple sources but is not resolved.
# ELAB2: Last instance before error: /UUT1/LSM_ADDER__0/OVERFLOW_CHECK
# KERNEL: Error: E8005 : Kernel process initialization failed.
# Fatal error occurred during simulation initialization.
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1957 kB (elbread=1039 elab2=620 kernel=297 sdf=0)
#  1:18, 4 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1957 kB (elbread=1039 elab2=620 kernel=297 sdf=0)
#  1:19, 4 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0010 cnetlist_lib.vhd (190): Signal "Y" has multiple sources but is not resolved.
# ELAB2: Last instance before error: /UUT1/LSM_ADDER__1/OVERFLOW_CHECK
# KERNEL: Error: E8005 : Kernel process initialization failed.
# Fatal error occurred during simulation initialization.
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1974 kB (elbread=1040 elab2=634 kernel=299 sdf=0)
#  14:51, 4 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1974 kB (elbread=1040 elab2=634 kernel=299 sdf=0)
#  14:51, 4 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1974 kB (elbread=1040 elab2=634 kernel=299 sdf=0)
#  14:52, 4 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1974 kB (elbread=1040 elab2=634 kernel=299 sdf=0)
#  14:52, 4 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1974 kB (elbread=1040 elab2=634 kernel=299 sdf=0)
#  14:53, 4 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1974 kB (elbread=1040 elab2=634 kernel=299 sdf=0)
#  14:53, 4 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1974 kB (elbread=1040 elab2=633 kernel=299 sdf=0)
#  14:54, 4 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
run 100 ns
# KERNEL: stopped at time: 800 ns
run 100 ns
# KERNEL: stopped at time: 900 ns
run 100 ns
# KERNEL: stopped at time: 1 us
run 100 ns
# KERNEL: stopped at time: 1100 ns
run 100 ns
# KERNEL: stopped at time: 1200 ns
run 100 ns
# KERNEL: stopped at time: 1300 ns
run 100 ns
# KERNEL: stopped at time: 1400 ns
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  3.0 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1974 kB (elbread=1040 elab2=634 kernel=299 sdf=0)
#  12:51, 5 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
endsim
#  Simulation has been stopped
acom -work LSM $DSN/src/cnetlist_lib.vhd $DSN/src/cnetwork_lib.vhd $DSN/src/beh.vhd $DSN/src/str_lut.vhd $DSN/src/tb_architecture.vhd
# Compile...
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetlist_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\cnetwork_lib.vhd
# Compile Package "CNetwork"
# Compile Package Body "CNetwork"
# Compile Entity "LUT4"
# Compile Architecture "BEH" of Entity "LUT4"
# Compile Entity "LUT5"
# Compile Architecture "BEH" of Entity "LUT5"
# Compile Entity "RANDOM_GEN"
# Compile Architecture "BEH" of Entity "RANDOM_GEN"
# Compile Entity "FDRE"
# Compile Architecture "BEH" of Entity "FDRE"
# Compile Entity "PLM_6"
# Compile Entity "PLM_5"
# Compile Entity "PLM_4"
# Compile Entity "PLM_3"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\beh.vhd
# Compile Entity "LSM"
# Compile Architecture "BEH" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\str_lut.vhd
# Compile Architecture "STR_LUT" of Entity "LSM"
# File: D:\projects\hard\vhdl\TDCS\LSM\src\tb_architecture.vhd
# Compile Entity "lsm_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lsm_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim lsm_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1974 kB (elbread=1040 elab2=634 kernel=299 sdf=0)
#  12:53, 5 окт€бр€ 2017 г.
#  Simulation has been initialized
#  Selected Top-Level: lsm_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
endsim
#  Simulation has been stopped
