// Seed: 4097515047
module module_0 ();
endmodule
module module_1 (
    input wand id_0
);
  module_0();
endmodule
module module_2 (
    input logic id_0,
    output wand id_1,
    input supply0 id_2,
    input wand id_3,
    input supply1 id_4,
    input logic id_5,
    output tri0 id_6,
    input uwire id_7,
    input tri1 id_8,
    input wire id_9,
    input wor id_10,
    input wire id_11,
    input tri0 id_12,
    input wire id_13,
    input tri0 id_14,
    input tri1 id_15,
    input wor id_16,
    output tri0 id_17,
    output logic id_18
    , id_37,
    input wand id_19,
    output wand id_20,
    input tri id_21,
    input tri0 id_22,
    output wire id_23,
    output wor id_24,
    input wor id_25,
    input tri1 id_26,
    input tri0 id_27,
    output supply1 id_28,
    output wand id_29,
    output logic id_30,
    input tri1 id_31,
    input tri id_32,
    output uwire id_33,
    input wand id_34,
    output uwire id_35
);
  always begin
    `define pp_38 0
    id_18 <= id_0;
    id_30 <= id_5;
  end
  module_0();
endmodule
