--------------------------------------------------------------------------------
Release 6.1i Trace G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.

C:/Xilinx/bin/nt/trce.exe -intstyle ise -e 3 -l 3 -xml uart_top uart_top.ncd -o
uart_top.twr uart_top.pcf


Design file:              uart_top.ncd
Physical constraint file: uart_top.pcf
Device,speed:             xc2s150,-5 (PRODUCTION 1.27 2003-06-19)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk_16MHz to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  |  Clock |
Destination | to PAD     |Internal Clock(s) |  Phase |
------------+------------+------------------+--------+
clk_19200Hz |   12.179(R)|clk_16MHz_BUFGP   |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk_16MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_16MHz      |   10.115|         |         |         |
---------------+---------+---------+---------+---------+

Analysis completed Wed Dec 08 14:42:01 2004
--------------------------------------------------------------------------------

Peak Memory Usage: 45 MB
