// Seed: 674526442
module module_0 (
    output uwire id_0,
    output wor id_1,
    input wor id_2,
    input tri0 id_3,
    input supply0 id_4,
    input tri1 id_5,
    output supply1 id_6,
    input uwire id_7,
    input tri1 id_8
);
  wire id_10;
  assign id_6 = 1;
  tri1 id_11;
  assign id_11 = id_8;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input supply1 id_2,
    output tri0 id_3,
    input wor id_4,
    input tri1 id_5,
    output uwire id_6,
    input wand id_7,
    output supply1 id_8,
    input supply0 id_9,
    input wire id_10,
    output uwire id_11
);
  wire id_13;
  module_0(
      id_11, id_11, id_1, id_5, id_2, id_9, id_8, id_10, id_10
  );
endmodule
