INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA_workspace/myCPU/myCPU.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA_workspace/myCPU/myCPU.srcs/sources_1/new/pc_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA_workspace/myCPU/myCPU.srcs/sources_1/new/rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA_workspace/myCPU/myCPU.srcs/sim_1/new/inst_fetch_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_fetch_tb
