/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  reg [4:0] _01_;
  reg [6:0] _02_;
  reg [7:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = !(celloutsig_1_7z ? celloutsig_1_12z : celloutsig_1_10z);
  assign celloutsig_0_9z = !(celloutsig_0_6z ? celloutsig_0_7z : celloutsig_0_2z[1]);
  assign celloutsig_1_0z = !(in_data[162] ? in_data[155] : in_data[168]);
  assign celloutsig_1_4z = !(celloutsig_1_3z[0] ? in_data[138] : celloutsig_1_0z);
  assign celloutsig_1_7z = !(celloutsig_1_2z ? celloutsig_1_2z : celloutsig_1_4z);
  assign celloutsig_1_19z = ~(celloutsig_1_12z ^ celloutsig_1_14z);
  assign celloutsig_0_8z = ~(celloutsig_0_4z ^ celloutsig_0_6z);
  assign celloutsig_0_12z = ~(celloutsig_0_8z ^ celloutsig_0_10z);
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 5'h00;
    else _01_ <= { in_data[66:64], celloutsig_0_0z, celloutsig_0_0z };
  reg [4:0] _13_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _13_ <= 5'h00;
    else _13_ <= { celloutsig_0_2z[3:2], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_9z };
  assign out_data[4:0] = _13_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _02_ <= 7'h00;
    else _02_ <= { in_data[107:102], celloutsig_1_0z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _03_ <= 8'h00;
    else _03_ <= { _02_[3:0], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_7z };
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _00_ <= 7'h00;
    else _00_ <= _02_;
  assign celloutsig_1_16z = { _03_[6:0], _02_ } || { _00_, celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_0_6z = { _01_[2:0], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } || { in_data[61], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_1z = in_data[34:31] || in_data[25:22];
  assign celloutsig_1_18z = _03_[5:3] < { _02_[2:1], celloutsig_1_16z };
  assign celloutsig_1_2z = { in_data[157:138], celloutsig_1_1z } < { in_data[157:140], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = celloutsig_1_0z & ~(in_data[174]);
  assign celloutsig_1_9z = celloutsig_1_1z & celloutsig_1_5z;
  assign celloutsig_1_10z = celloutsig_1_0z & celloutsig_1_4z;
  assign celloutsig_0_4z = ~^ { in_data[42:3], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_10z = ~^ { in_data[53:36], celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_1_1z = ~^ { in_data[114:113], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_15z = { _00_[1], celloutsig_1_9z, celloutsig_1_0z } ~^ celloutsig_1_3z[3:1];
  assign celloutsig_1_3z = in_data[130:126] ~^ { in_data[134:131], celloutsig_1_1z };
  assign celloutsig_0_2z = in_data[94:91] ~^ { in_data[55:54], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_0z = ~((in_data[40] & in_data[34]) | in_data[63]);
  assign celloutsig_0_7z = ~((celloutsig_0_6z & in_data[28]) | celloutsig_0_6z);
  assign celloutsig_1_12z = ~((celloutsig_1_4z & celloutsig_1_2z) | celloutsig_1_9z);
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z };
endmodule
