{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1524890656375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1524890656375 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 28 01:44:16 2018 " "Processing started: Sat Apr 28 01:44:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1524890656375 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1524890656375 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Laboratorio08_2 -c Laboratorio08_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Laboratorio08_2 -c Laboratorio08_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1524890656375 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1524890656718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/vhdl/share/hextossd/hextossd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/vhdl/share/hextossd/hextossd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexToSSD-HexToSSD " "Found design unit 1: HexToSSD-HexToSSD" {  } { { "../share/HexToSSD/HexToSSD.vhd" "" { Text "C:/altera/13.0sp1/VHDL/share/HexToSSD/HexToSSD.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524890657156 ""} { "Info" "ISGN_ENTITY_NAME" "1 HexToSSD " "Found entity 1: HexToSSD" {  } { { "../share/HexToSSD/HexToSSD.vhd" "" { Text "C:/altera/13.0sp1/VHDL/share/HexToSSD/HexToSSD.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524890657156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524890657156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/vhdl/share/debouncer/debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/vhdl/share/debouncer/debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-logic " "Found design unit 1: debouncer-logic" {  } { { "../share/debouncer/debouncer.vhd" "" { Text "C:/altera/13.0sp1/VHDL/share/debouncer/debouncer.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524890657171 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "../share/debouncer/debouncer.vhd" "" { Text "C:/altera/13.0sp1/VHDL/share/debouncer/debouncer.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524890657171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524890657171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/vhdl/share/own_library.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /altera/13.0sp1/vhdl/share/own_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 own_library " "Found design unit 1: own_library" {  } { { "../share/own_library.vhd" "" { Text "C:/altera/13.0sp1/VHDL/share/own_library.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524890657171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524890657171 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end\";  expecting \";\", or an identifier (\"end\" is a reserved keyword) Laboratorio08_2.vhd(77) " "VHDL syntax error at Laboratorio08_2.vhd(77) near text \"end\";  expecting \";\", or an identifier (\"end\" is a reserved keyword)" {  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 77 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1524890657171 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \":=\", or \"<=\" Laboratorio08_2.vhd(81) " "VHDL syntax error at Laboratorio08_2.vhd(81) near text \"begin\";  expecting \":=\", or \"<=\"" {  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 81 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1524890657171 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"if\" Laboratorio08_2.vhd(89) " "VHDL syntax error at Laboratorio08_2.vhd(89) near text \"process\";  expecting \"if\"" {  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 89 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1524890657171 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"variable\";  expecting \":=\", or \"<=\" Laboratorio08_2.vhd(92) " "VHDL syntax error at Laboratorio08_2.vhd(92) near text \"variable\";  expecting \":=\", or \"<=\"" {  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 92 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1524890657171 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"variable\";  expecting \"end\", or \"(\", or an identifier (\"variable\" is a reserved keyword), or a sequential statement Laboratorio08_2.vhd(93) " "VHDL syntax error at Laboratorio08_2.vhd(93) near text \"variable\";  expecting \"end\", or \"(\", or an identifier (\"variable\" is a reserved keyword), or a sequential statement" {  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 93 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1524890657171 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \"end\", or \"(\", or an identifier (\"begin\" is a reserved keyword), or a sequential statement Laboratorio08_2.vhd(94) " "VHDL syntax error at Laboratorio08_2.vhd(94) near text \"begin\";  expecting \"end\", or \"(\", or an identifier (\"begin\" is a reserved keyword), or a sequential statement" {  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 94 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1524890657171 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"if\" Laboratorio08_2.vhd(144) " "VHDL syntax error at Laboratorio08_2.vhd(144) near text \"process\";  expecting \"if\"" {  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 144 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1524890657171 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"generate\";  expecting \"loop\" Laboratorio08_2.vhd(146) " "VHDL syntax error at Laboratorio08_2.vhd(146) near text \"generate\";  expecting \"loop\"" {  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 146 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1524890657171 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" Laboratorio08_2.vhd(147) " "VHDL syntax error at Laboratorio08_2.vhd(147) near text \"when\";  expecting \";\"" {  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 147 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1524890657171 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"architecture\";  expecting \"if\" Laboratorio08_2.vhd(151) " "VHDL syntax error at Laboratorio08_2.vhd(151) near text \"architecture\";  expecting \"if\"" {  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 151 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1524890657171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio08_2.vhd 0 0 " "Found 0 design units, including 0 entities, in source file laboratorio08_2.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524890657171 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 10 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4619 " "Peak virtual memory: 4619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1524890657249 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 28 01:44:17 2018 " "Processing ended: Sat Apr 28 01:44:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1524890657249 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1524890657249 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1524890657249 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1524890657249 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 1  " "Quartus II Full Compilation was unsuccessful. 12 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1524890657843 ""}
