# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# ** Error: License checkout has been disallowed because
# only one session is allowed to run on an uncounted nodelocked
# license and an instance of QuestaSim is already running with a
# nodelocked license on this machine.
# ERROR: No extended dataflow license exists
# do {D:/RTL_FPGA/SD3/VERILOG/aula57_SPI/sim_master/sim_master.mdo}
# Loading project sim_master
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:03:56 on Jul 04,2025
# vlog -reportprogress 300 "+incdir+D:/RTL_FPGA/SD3/VERILOG/aula57_SPI" -work work D:/RTL_FPGA/SD3/VERILOG/aula57_SPI/SPI_master.v 
# -- Compiling module spi_master
# 
# Top level modules:
# 	spi_master
# End time: 21:03:56 on Jul 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:03:56 on Jul 04,2025
# vlog -reportprogress 300 "+incdir+D:/RTL_FPGA/SD3/VERILOG/aula57_SPI" -work work D:/RTL_FPGA/SD3/VERILOG/aula57_SPI/spi_master_tf.v 
# -- Compiling module tb_spi_master
# 
# Top level modules:
# 	tb_spi_master
# End time: 21:03:56 on Jul 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -L work -L pmi_work -L ovi_ecp5u tb_spi_master 
# Start time: 21:03:56 on Jul 04,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "spi_master(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# ** Error: License checkout has been disallowed because
# only one session is allowed to run on an unc# End time: 21:55:34 on Jul 04,2025, Elapsed time: 2:10:00
# Errors: 0, Warnings: 6
 nodelocked license on this machine.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO D:\RTL_FPGA\SD3\VERILOG\aula57_SPI\sim_master\sim_master.mdo PAUSED at line 14
# End time: 21:21:20 on Jul 04,2025, Elapsed time: 0:17:24
# Errors: 2, Warnings: 6
