	component system is
		port (
			clk_clk                          : in  std_logic                     := 'X';             -- clk
			hex_0_external_connection_export : out std_logic_vector(31 downto 0);                    -- export
			hex_1_external_connection_export : out std_logic_vector(31 downto 0);                    -- export
			hex_2_external_connection_export : out std_logic_vector(31 downto 0);                    -- export
			key_external_connection_export   : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			reset_reset_n                    : in  std_logic                     := 'X';             -- reset_n
			sw_external_connection_export    : in  std_logic_vector(31 downto 0) := (others => 'X')  -- export
		);
	end component system;

