#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Jun 24 18:02:32 2016
# Process ID: 10780
# Current directory: /home/josefonseca/Documents/thesis/verilog/network
# Command line: vivado
# Log file: /home/josefonseca/Documents/thesis/verilog/network/vivado.log
# Journal file: /home/josefonseca/Documents/thesis/verilog/network/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
create_run synth_6 -flow {Vivado Synthesis 2015} -strategy Flow_PerfOptimized_high
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: lstm_const
Run is defaulting to part: xc7z020clg484-1
current_run [get_runs synth_6]
set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_6]
launch_runs impl_6
[Fri Jun 24 18:03:51 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Fri Jun 24 18:03:51 2016] Launched impl_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_6/runme.log
reset_run synth_6
launch_runs impl_6
[Fri Jun 24 18:09:54 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Fri Jun 24 18:09:54 2016] Launched impl_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_6/runme.log
reset_run synth_6
launch_runs impl_6
[Fri Jun 24 18:15:23 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Fri Jun 24 18:15:23 2016] Launched impl_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_6/runme.log
reset_run synth_6
launch_runs impl_6
[Fri Jun 24 18:21:19 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Fri Jun 24 18:21:19 2016] Launched impl_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_6/runme.log
reset_run synth_6
launch_runs impl_6
[Fri Jun 24 18:26:35 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Fri Jun 24 18:26:35 2016] Launched impl_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_6/runme.log
reset_run synth_6
launch_runs impl_6
[Fri Jun 24 18:33:36 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Fri Jun 24 18:33:36 2016] Launched impl_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_6/runme.log
reset_run synth_6
launch_runs impl_6
[Fri Jun 24 18:39:54 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Fri Jun 24 18:39:54 2016] Launched impl_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_6/runme.log
reset_run synth_6
launch_runs impl_6
[Fri Jun 24 18:45:29 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Fri Jun 24 18:45:29 2016] Launched impl_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_6/runme.log
reset_run synth_6
launch_runs impl_6
[Fri Jun 24 18:50:46 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Fri Jun 24 18:50:46 2016] Launched impl_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_6/runme.log
reset_run synth_6
launch_runs impl_6
[Fri Jun 24 20:30:24 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Fri Jun 24 20:30:24 2016] Launched impl_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_6/runme.log
reset_run synth_6
launch_runs impl_6
[Fri Jun 24 20:35:29 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Fri Jun 24 20:35:29 2016] Launched impl_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_6/runme.log
reset_run synth_6
launch_runs impl_6
[Fri Jun 24 21:00:49 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Fri Jun 24 21:00:49 2016] Launched impl_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_6/runme.log
reset_run synth_6
launch_runs impl_6
[Fri Jun 24 21:08:21 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Fri Jun 24 21:08:21 2016] Launched impl_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_6/runme.log
reset_run synth_6
launch_runs impl_6
[Fri Jun 24 21:25:09 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Fri Jun 24 21:25:09 2016] Launched impl_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_6/runme.log
open_run impl_6
INFO: [Netlist 29-17] Analyzing 1299 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/josefonseca/Documents/thesis/verilog/network/.Xil/Vivado-10780-desktop4480/dcp/top_network.xdc]
Finished Parsing XDC File [/home/josefonseca/Documents/thesis/verilog/network/.Xil/Vivado-10780-desktop4480/dcp/top_network.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 6168.203 ; gain = 29.672 ; free physical = 1968 ; free virtual = 8675
Restored from archive | CPU: 2.230000 secs | Memory: 27.047516 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 6168.203 ; gain = 29.672 ; free physical = 1968 ; free virtual = 8675
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 6295.766 ; gain = 383.898 ; free physical = 1867 ; free virtual = 8541
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
close_design
reset_run synth_6
launch_runs impl_6
[Fri Jun 24 21:40:45 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Fri Jun 24 21:40:45 2016] Launched impl_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_6/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_6
launch_runs impl_6
[Fri Jun 24 21:46:49 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Fri Jun 24 21:46:49 2016] Launched impl_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_6/runme.log
reset_run synth_6
launch_runs impl_6
[Fri Jun 24 22:12:09 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Fri Jun 24 22:12:09 2016] Launched impl_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_6/runme.log
reset_run impl_6 -noclean_dir 
reset_run synth_6
launch_runs impl_6
[Fri Jun 24 22:17:10 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Fri Jun 24 22:17:10 2016] Launched impl_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_6/runme.log
reset_run synth_6
launch_runs impl_6
[Fri Jun 24 22:45:29 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Fri Jun 24 22:45:29 2016] Launched impl_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_6/runme.log
create_run impl_7 -parent_run synth_6 -flow {Vivado Implementation 2015} -strategy {Vivado Implementation Defaults}
Run is defaulting to parent run srcset: sources_1
Run is defaulting to parent run constrset: lstm_const
Run is defaulting to parent run part: xc7z020clg484-1
current_run [get_runs impl_7]
set_property strategy Performance_ExplorePostRoutePhysOpt [get_runs impl_7]
launch_runs impl_7
[Fri Jun 24 22:52:21 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
reset_run synth_6
launch_runs impl_7
[Fri Jun 24 22:58:21 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Fri Jun 24 22:58:21 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
reset_run synth_6
launch_runs impl_7
[Fri Jun 24 23:02:55 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Fri Jun 24 23:02:55 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
reset_run synth_6
launch_runs impl_7
[Fri Jun 24 23:06:36 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Fri Jun 24 23:06:36 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
reset_run synth_6
launch_runs impl_7
[Fri Jun 24 23:11:15 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Fri Jun 24 23:11:15 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
reset_run synth_6
launch_runs impl_7
[Fri Jun 24 23:16:29 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Fri Jun 24 23:16:29 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
reset_run synth_6
launch_runs impl_7
[Fri Jun 24 23:23:18 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Fri Jun 24 23:23:18 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
reset_run synth_6
launch_runs impl_7
[Fri Jun 24 23:54:46 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Fri Jun 24 23:54:47 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
reset_run synth_6
launch_runs synth_6
INFO: [HDL 9-2216] Analyzing Verilog file "/home/josefonseca/Documents/thesis/verilog/network/array_prod.v" into library work [/home/josefonseca/Documents/thesis/verilog/network/array_prod.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/josefonseca/Documents/thesis/verilog/network/dot_prod.v" into library work [/home/josefonseca/Documents/thesis/verilog/network/dot_prod.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/josefonseca/Documents/thesis/verilog/network/gate.v" into library work [/home/josefonseca/Documents/thesis/verilog/network/gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/josefonseca/Documents/thesis/verilog/network/network.v" into library work [/home/josefonseca/Documents/thesis/verilog/network/network.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/josefonseca/Documents/thesis/verilog/network/sigmoid.v" into library work [/home/josefonseca/Documents/thesis/verilog/network/sigmoid.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/josefonseca/Documents/thesis/verilog/network/tanh.v" into library work [/home/josefonseca/Documents/thesis/verilog/network/tanh.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/josefonseca/Documents/thesis/verilog/network/test.v" into library work [/home/josefonseca/Documents/thesis/verilog/network/test.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/josefonseca/Documents/thesis/verilog/network/top_network.v" into library work [/home/josefonseca/Documents/thesis/verilog/network/top_network.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/josefonseca/Documents/thesis/verilog/network/weightRAM.v" into library work [/home/josefonseca/Documents/thesis/verilog/network/weightRAM.v:1]
[Sat Jun 25 00:24:49 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
launch_runs impl_7
[Sat Jun 25 00:27:21 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
reset_run synth_6
launch_runs impl_7
[Sat Jun 25 00:34:56 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Sat Jun 25 00:34:56 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
reset_run synth_6
launch_runs impl_7
[Sat Jun 25 00:45:13 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Sat Jun 25 00:45:13 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
reset_run synth_6
launch_runs impl_7
[Sat Jun 25 00:56:08 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Sat Jun 25 00:56:08 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
reset_run synth_6
launch_runs impl_7
[Sat Jun 25 01:05:24 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Sat Jun 25 01:05:24 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
reset_run synth_6
launch_runs impl_7
[Sat Jun 25 11:10:08 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Sat Jun 25 11:10:08 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
launch_runs: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:20 . Memory (MB): peak = 6623.641 ; gain = 0.000 ; free physical = 2791 ; free virtual = 6818
reset_run synth_6
launch_runs impl_7
[Sat Jun 25 11:16:02 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Sat Jun 25 11:16:02 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
reset_run synth_6
launch_runs impl_7
[Sat Jun 25 11:26:20 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Sat Jun 25 11:26:20 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
reset_run synth_6
launch_runs impl_7
[Sat Jun 25 11:36:01 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Sat Jun 25 11:36:01 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
reset_run synth_6
launch_runs impl_7
[Sat Jun 25 11:48:00 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Sat Jun 25 11:48:00 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
reset_run synth_6
launch_runs impl_7
[Sat Jun 25 11:48:30 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Sat Jun 25 11:48:30 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
reset_run synth_6
launch_runs impl_7
[Sat Jun 25 11:59:03 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Sat Jun 25 11:59:03 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
reset_run synth_6
launch_runs impl_7
[Sat Jun 25 12:07:34 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Sat Jun 25 12:07:34 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
reset_run synth_6
launch_runs impl_7
[Sat Jun 25 12:17:01 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Sat Jun 25 12:17:01 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
reset_run synth_6
launch_runs impl_7
[Sat Jun 25 12:31:33 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Sat Jun 25 12:31:33 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
reset_run synth_6
launch_runs impl_7
[Sat Jun 25 12:36:45 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Sat Jun 25 12:36:45 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
reset_run synth_6
launch_runs impl_7
[Sat Jun 25 12:46:38 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Sat Jun 25 12:46:38 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
reset_run synth_6
launch_runs impl_7
[Sat Jun 25 13:20:54 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Sat Jun 25 13:20:54 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
reset_run synth_6
launch_runs impl_7
[Sat Jun 25 13:27:13 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Sat Jun 25 13:27:13 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
reset_run synth_6
launch_runs impl_7
[Sat Jun 25 13:36:48 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Sat Jun 25 13:36:48 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
reset_run synth_6
launch_runs impl_7
[Sat Jun 25 13:42:43 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Sat Jun 25 13:42:43 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
reset_run impl_7
launch_runs impl_7
[Sat Jun 25 13:54:06 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
reset_run synth_6
launch_runs impl_7
[Sat Jun 25 14:04:15 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Sat Jun 25 14:04:15 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
reset_run synth_6
launch_runs impl_7
[Sat Jun 25 14:14:52 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Sat Jun 25 14:14:52 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
reset_run synth_6
launch_runs impl_7
[Sat Jun 25 14:42:09 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Sat Jun 25 14:42:09 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
reset_run synth_6
launch_runs impl_7
[Sat Jun 25 15:09:15 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Sat Jun 25 15:09:15 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
create_run synth_7 -flow {Vivado Synthesis 2015} -strategy Flow_PerfOptimized_high
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: lstm_const
Run is defaulting to part: xc7z020clg484-1
set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_7]
current_run [get_runs synth_7]
set_property strategy Flow_AreaOptimized_high [get_runs synth_7]
launch_runs impl_8
[Sat Jun 25 15:15:59 2016] Launched synth_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_7/runme.log
[Sat Jun 25 15:15:59 2016] Launched impl_8...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_8/runme.log
current_run [get_runs synth_6]
current_run [get_runs impl_7]
reset_run synth_6
launch_runs impl_7
[Sat Jun 25 15:33:25 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Sat Jun 25 15:33:25 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
reset_run synth_6
launch_runs impl_7
[Sat Jun 25 15:36:05 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Sat Jun 25 15:36:05 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
reset_run synth_6
launch_runs impl_7
[Sat Jun 25 15:42:09 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Sat Jun 25 15:42:09 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
reset_run synth_6
launch_runs impl_7
[Sat Jun 25 15:48:34 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Sat Jun 25 15:48:34 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
reset_run synth_6
launch_runs impl_7
[Sat Jun 25 15:51:50 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Sat Jun 25 15:51:50 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
reset_run synth_6
launch_runs impl_7
[Sat Jun 25 16:03:48 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Sat Jun 25 16:03:48 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
reset_run synth_6
launch_runs impl_7
[Sat Jun 25 16:08:49 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Sat Jun 25 16:08:49 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
reset_run synth_6
launch_runs impl_7
[Sat Jun 25 16:13:24 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Sat Jun 25 16:13:24 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
reset_run synth_6
launch_runs impl_7
[Sat Jun 25 16:20:54 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Sat Jun 25 16:20:54 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
reset_run synth_6
launch_runs impl_7
[Sat Jun 25 16:51:24 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Sat Jun 25 16:51:24 2016] Launched impl_7...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun 25 17:28:00 2016...
