|voter_3bit
clock => vote~reg0.CLK
reset => vote~reg0.ACLR
voter_en => vote~reg0.ENA
d[0] => vote.IN1
d[1] => vote.IN0
d[1] => vote.IN0
d[2] => vote.IN1
d[2] => vote.IN1
vote <= vote~reg0.DB_MAX_OUTPUT_PORT_TYPE


