<HTML>
<HEAD>
<link type="text/css" rel="stylesheet" href="../../imc.css"></link>
<script type="text/javascript" src="../../sortable.js"></script>
<TITLE>IMC Report: ./cov_report_html</TITLE></HEAD>
<BODY>
<A NAME="_topcov"></A>
<P class="summary_title">Coverage   Summary Report, Instance-Based</P>

<P class="fs"><A STYLE="float: left" class="namet" HREF="../../index.html">Top Level Summary</A><A STYLE="float: right" class="namet" HREF="../../legend.html">Legend and Help</A></P>
<BR>
<TABLE class="detail_header"><TR class="detail"><TD>

<B>Instance name: </B><A HREF="../dir_1/summ_5_t1.html" class="namet">zmc_axi4_top</A><A HREF="../dir_1/summ_7_t1.html" class="namet">.mem_ctrl_inst</A><A HREF="../dir_1/summ_15_t1.html" class="namet">.CSR_registers_inst</A><A HREF="../dir_1/summ_16_t1.html" class="namet">.u_adapter</A>.u_adapter_common<BR>

<B>Type name: </B>rggen_adapter_common<BR>

<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_adapter_common.v" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_adapter_common.v</A><BR>

</TD></TR></TABLE>

<BR>
<P class="subtitle">Coverage Summary Report, Instance-Based</P>
<TABLE class="sortable sml summary_table" id="totalTable">


<TR><TH class="wht">Overall</TH>
<TH class="wht">Overall Covered</TH>
<TH class="wht">Block</TH>
<TH class="wht">Expression</TH>
<TH class="wht">Toggle</TH>
<TH class="wht">FSM&nbsp;State</TH>
<TH class="wht">FSM&nbsp;Transition</TH>
<TH class="wht">Assertion</TH>
<TH class="wht">CoverGroup</TH>
<TH class="wht">CoverGroup Covered</TH>
<TH class="wht">name</TH>

</TR>

<TR><TD class="range40to44"><A HREF="">43.07%</A></TD>
<TD class="range10to14"><A HREF="">11.13%&nbsp;(57/512/3)</A></TD>
<TD class="range80to84"><A HREF="#_Blockcov">84.21%&nbsp;(16/19)</A></TD>
<TD class="range35to39"><A HREF="#_Expressioncov">38.71%&nbsp;(12/31/3)</A></TD>
<TD class="range05to09"><A HREF="#_Togglecov">6.28%&nbsp;(29/462)</A></TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="namecell">u_adapter_common</TD>

</TR>


</TABLE>
<A NAME="_Blockcov"></A>
<P class="detail_title">     Uncovered Block Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common<BR>
<B>Type name: </B>rggen_adapter_common<BR>
<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_adapter_common.v" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_adapter_common.v</A><BR><B>Number of uncovered blocks: </B>3 of 19<BR>
<B>Number of unreachable blocks: </B>0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
0      5     51    false part of        48     else if (i_bus_valid) begin    
0      6     51    true part of         51     else if (i_bus_valid) begin    
0      8     64    code block           59     begin                          

</PRE>
<A NAME="_Expressioncov"></A>
<P class="detail_title">     Uncovered Expression Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common<BR>
<B>Type name: </B>rggen_adapter_common<BR>
<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_adapter_common.v" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_adapter_common.v</A><BR><B>Number of uncovered expressions: </B>19 of 31<BR>
<B>Number of unreachable expressions: </B>0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
2.1    | 50.00% (1/2/1) | 57     | (PRE_DECODE != 0) ? pre_decode() : 1'b1            
3.1    | 0.00% (0/3)   | 67     | (address &gt;= begin_address) && (address &lt;= end_address) 
3.2    | 0.00% (0/2)   | 67     | (address &gt;= begin_address)                      
3.3    | 0.00% (0/2)   | 67     | (address &lt;= end_address)                        
4.1    | 50.00% (2/4)  | 72     | (i_bus_valid && w_inside_range) && (! r_busy)      
5.1    | 33.33% (1/3/1) | 80     | w_register_inactive ? DEFAULT_STATUS : w_register_status 
6.1    | 66.67% (2/3/1) | 81     | w_register_inactive ? DEFAULT_READ_DATA : w_register_read_data 
7.1    | 33.33% (1/3)  | 83     | (i_register_active == {REGISTERS{1'b0}}) || (! w_inside_range) 
7.2    | 50.00% (1/2)  | 83     | (i_register_active == {REGISTERS{1'b0}})           
8.1    | 50.00% (1/2)  | 84     | i_register_ready != {REGISTERS{1'b0}}              
9.1    | 33.33% (1/3)  | 85     | w_register_ready || w_register_inactive            

<B>index: </B><B>2.1</B><B> grade: </B><B>50.00% (1/2/1)</B><B> line: </B><B>57</B><B> source: </B><B>assign  w_inside_range  = (PRE_DECODE != 0) ? pre_decode(i_bus_address) : 1'b1;</B>

(PRE_DECODE != 0) ? pre_decode() : 1'b1<BR>
 <B><</B>---<B>1</B>----<B>></B>         <B><</B>----<B>3</B>-----<B>></B>

index     | hit   | rval | &lt;1&gt; &lt;3&gt; 
-----------------------------------
2.1.1     | 0     | 1    | -   1   

<B>index: </B><B>3.1</B><B> grade: </B><B>0.00% (0/3)</B><B> line: </B><B>67</B><B> source: </B><B>pre_decode    = (address >= begin_address) && (address <= end_address);</B>

(address >= begin_address) && (address <= end_address)<BR>
<B><</B>-----------<B>1</B>------------<B>></B>    <B><</B>----------<B>2</B>-----------<B>></B>

index     | hit   | &lt;1&gt; &lt;2&gt; 
---------------------------- '&&'
3.1.1     | 0     | 0   -   
3.1.2     | 0     | -   0   
3.1.3     | 0     | 1   1   

<B>index: </B><B>3.2</B><B> grade: </B><B>0.00% (0/2)</B><B> line: </B><B>67</B><B> source: </B><B>pre_decode    = (address >= begin_address) && (address <= end_address);</B>

(address >= begin_address)<BR>
 <B><</B>--<B>3</B>--<B>></B>    <B><</B>-----<B>4</B>-----<B>></B>

index     | hit   | &lt;3&gt; &lt;4&gt; 
-------------------------------- '>='
3.2.1     | 0     | lhs &lt; rhs 
3.2.2     | 0     | lhs &gt;= rhs 

<B>index: </B><B>3.3</B><B> grade: </B><B>0.00% (0/2)</B><B> line: </B><B>67</B><B> source: </B><B>pre_decode    = (address >= begin_address) && (address <= end_address);</B>

(address <= end_address)<BR>
 <B><</B>--<B>5</B>--<B>></B>    <B><</B>----<B>6</B>----<B>></B>

index     | hit   | &lt;5&gt; &lt;6&gt; 
-------------------------------- '<='
3.3.1     | 0     | lhs &gt; rhs 
3.3.2     | 0     | lhs &lt;= rhs 

<B>index: </B><B>4.1</B><B> grade: </B><B>50.00% (2/4)</B><B> line: </B><B>72</B><B> source: </B><B>assign  o_register_valid      = i_bus_valid && w_inside_range && (!r_busy);</B>

(i_bus_valid && w_inside_range) && (! r_busy)<BR>
 <B><</B>----<B>1</B>----<B>></B>    <B><</B>-----<B>2</B>------<B>></B>        <B><</B>-<B>3</B>--<B>></B>

index     | hit   | rval | &lt;1&gt; &lt;2&gt; &lt;3&gt; 
---------------------------------------
4.1.2     | 0     | 0    | -   -   1   
4.1.3     | 0     | 0    | -   0   -   

<B>index: </B><B>5.1</B><B> grade: </B><B>33.33% (1/3/1)</B><B> line: </B><B>80</B><B> source: </B><B>assign  o_bus_status    = (w_register_inactive) ? DEFAULT_STATUS    : w_register_status;</B>

w_register_inactive ? DEFAULT_STATUS : w_register_status<BR>
<B><</B>--------<B>1</B>--------<B>></B>   <B><</B>-----<B>2</B>------<B>></B>   <B><</B>-------<B>3</B>-------<B>></B>

index     | hit   | rval | &lt;1&gt; &lt;2&gt; &lt;3&gt; 
---------------------------------------
5.1.1     | 0     | 1    | 0   -   1   
5.1.4     | 0     | 0    | 1   0   -   

<B>index: </B><B>6.1</B><B> grade: </B><B>66.67% (2/3/1)</B><B> line: </B><B>81</B><B> source: </B><B>assign  o_bus_read_data = (w_register_inactive) ? DEFAULT_READ_DATA : w_register_read_data;</B>

w_register_inactive ? DEFAULT_READ_DATA : w_register_read_data<BR>
<B><</B>--------<B>1</B>--------<B>></B>   <B><</B>-------<B>2</B>-------<B>></B>   <B><</B>--------<B>3</B>---------<B>></B>

index     | hit   | rval | &lt;1&gt; &lt;2&gt; &lt;3&gt; 
---------------------------------------
6.1.4     | 0     | 0    | 1   0   -   

<B>index: </B><B>7.1</B><B> grade: </B><B>33.33% (1/3)</B><B> line: </B><B>83</B><B> source: </B><B>assign  w_register_inactive = (i_register_active == {REGISTERS{1'b0}}) || (!w_inside_range);</B>

(i_register_active == {REGISTERS{1'b0}}) || (! w_inside_range)<BR>
<B><</B>------------------<B>1</B>-------------------<B>></B>       <B><</B>-----<B>2</B>------<B>></B>

index     | hit   | rval | &lt;1&gt; &lt;2&gt; 
-----------------------------------
7.1.1     | 0     | 1    | -   0   
7.1.2     | 0     | 1    | 1   -   

<B>index: </B><B>7.2</B><B> grade: </B><B>50.00% (1/2)</B><B> line: </B><B>83</B><B> source: </B><B>assign  w_register_inactive = (i_register_active == {REGISTERS{1'b0}}) || (!w_inside_range);</B>

(i_register_active == {REGISTERS{1'b0}})<BR>
 <B><</B>-------<B>3</B>-------<B>></B>    <B><</B>-------<B>4</B>-------<B>></B>

index     | hit   | &lt;3&gt; &lt;4&gt; 
-------------------------------- '=='
7.2.1     | 0     | lhs == rhs  

<B>index: </B><B>8.1</B><B> grade: </B><B>50.00% (1/2)</B><B> line: </B><B>84</B><B> source: </B><B>assign  w_register_ready    = (i_register_ready  != {REGISTERS{1'b0}});</B>

i_register_ready != {REGISTERS{1'b0}}<BR>
<B><</B>------<B>1</B>-------<B>></B>    <B><</B>-------<B>2</B>-------<B>></B>

index     | hit   | &lt;1&gt; &lt;2&gt; 
-------------------------------- '!='
8.1.1     | 0     | lhs == rhs  

<B>index: </B><B>9.1</B><B> grade: </B><B>33.33% (1/3)</B><B> line: </B><B>85</B><B> source: </B><B>assign  w_bus_ready         = w_register_ready || w_register_inactive;</B>

w_register_ready || w_register_inactive<BR>
<B><</B>------<B>1</B>-------<B>></B>    <B><</B>--------<B>2</B>--------<B>></B>

index     | hit   | &lt;1&gt; &lt;2&gt; 
---------------------------- '||'
9.1.2     | 0     | -   1   
9.1.3     | 0     | 0   0   


</PRE>
<A NAME="_Togglecov"></A>
<P class="detail_title">     Uncovered Toggle Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common<BR>
<B>Type name: </B>rggen_adapter_common<BR>
<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_adapter_common.v" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_adapter_common.v</A><BR><B>Number of uncovered signal bits: </B>433 of 462<BR>
<B>Number of unreachable signal bits: </B>0<BR>
<B>Number of signal bits partially toggled(rise): </B>7 of 462<BR>
<B>Number of signal bits partially toggled(fall): </B>0 of 462<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          i_rst_n                   
0          0          0          i_bus_access[1]           
0          0          0          i_bus_address[9]          
0          0          0          i_bus_address[8]          
0          0          0          i_bus_address[7]          
0          0          0          i_bus_address[6]          
0          0          0          i_bus_address[5]          
0          0          0          i_bus_address[4]          
0          0          0          i_bus_address[1]          
0          0          0          i_bus_address[0]          
0          0          0          i_bus_write_data[31]      
0          0          0          i_bus_write_data[30]      
0          0          0          i_bus_write_data[29]      
0          0          0          i_bus_write_data[28]      
0          0          0          i_bus_write_data[27]      
0          0          0          i_bus_write_data[26]      
0          0          0          i_bus_write_data[25]      
0          0          0          i_bus_write_data[24]      
0          0          0          i_bus_write_data[23]      
0          0          0          i_bus_write_data[22]      
0          0          0          i_bus_write_data[21]      
0          0          0          i_bus_write_data[20]      
0          0          0          i_bus_write_data[19]      
0          0          0          i_bus_write_data[18]      
0          0          0          i_bus_write_data[17]      
0          0          0          i_bus_write_data[16]      
0          0          0          i_bus_write_data[15]      
0          0          0          i_bus_write_data[14]      
0          0          0          i_bus_write_data[13]      
0          0          0          i_bus_write_data[12]      
0          0          0          i_bus_write_data[11]      
0          0          0          i_bus_write_data[10]      
0          0          0          i_bus_write_data[9]       
0          0          0          i_bus_write_data[8]       
0          0          0          i_bus_write_data[7]       
0          0          0          i_bus_write_data[6]       
0          0          0          i_bus_write_data[5]       
0          0          0          i_bus_write_data[4]       
0          0          0          i_bus_write_data[3]       
0          0          0          i_bus_write_data[2]       
0          0          0          o_bus_ready               
0          0          0          o_bus_status[1]           
0          0          0          o_bus_status[0]           
0          0          0          o_bus_read_data[31]       
0          0          0          o_bus_read_data[30]       
0          0          0          o_bus_read_data[29]       
0          0          0          o_bus_read_data[28]       
0          0          0          o_bus_read_data[27]       
0          0          0          o_bus_read_data[26]       
0          0          0          o_bus_read_data[25]       
0          0          0          o_bus_read_data[24]       
0          0          0          o_bus_read_data[23]       
0          0          0          o_bus_read_data[22]       
0          0          0          o_bus_read_data[21]       
0          0          0          o_bus_read_data[20]       
0          0          0          o_bus_read_data[19]       
0          0          0          o_bus_read_data[18]       
0          0          0          o_bus_read_data[17]       
0          0          0          o_bus_read_data[16]       
0          0          0          o_bus_read_data[15]       
0          0          0          o_bus_read_data[14]       
0          0          0          o_bus_read_data[13]       
0          0          0          o_bus_read_data[12]       
0          0          0          o_bus_read_data[11]       
0          0          0          o_bus_read_data[10]       
0          0          0          o_bus_read_data[9]        
0          0          0          o_bus_read_data[8]        
0          0          0          o_bus_read_data[7]        
0          0          0          o_bus_read_data[6]        
0          0          0          o_bus_read_data[5]        
0          0          0          o_bus_read_data[4]        
0          0          0          o_bus_read_data[3]        
0          0          0          o_bus_read_data[2]        
0          1          0          o_bus_read_data[1]        
0          0          0          o_register_access[1]      
0          0          0          o_register_address[9]     
0          0          0          o_register_address[8]     
0          0          0          o_register_address[7]     
0          0          0          o_register_address[6]     
0          0          0          o_register_address[5]     
0          0          0          o_register_address[4]     
0          0          0          o_register_address[1]     
0          0          0          o_register_address[0]     
0          0          0          o_register_write_data[31] 
0          0          0          o_register_write_data[30] 
0          0          0          o_register_write_data[29] 
0          0          0          o_register_write_data[28] 
0          0          0          o_register_write_data[27] 
0          0          0          o_register_write_data[26] 
0          0          0          o_register_write_data[25] 
0          0          0          o_register_write_data[24] 
0          0          0          o_register_write_data[23] 
0          0          0          o_register_write_data[22] 
0          0          0          o_register_write_data[21] 
0          0          0          o_register_write_data[20] 
0          0          0          o_register_write_data[19] 
0          0          0          o_register_write_data[18] 
0          0          0          o_register_write_data[17] 
0          0          0          o_register_write_data[16] 
0          0          0          o_register_write_data[15] 
0          0          0          o_register_write_data[14] 
0          0          0          o_register_write_data[13] 
0          0          0          o_register_write_data[12] 
0          0          0          o_register_write_data[11] 
0          0          0          o_register_write_data[10] 
0          0          0          o_register_write_data[9]  
0          0          0          o_register_write_data[8]  
0          0          0          o_register_write_data[7]  
0          0          0          o_register_write_data[6]  
0          0          0          o_register_write_data[5]  
0          0          0          o_register_write_data[4]  
0          0          0          o_register_write_data[3]  
0          0          0          o_register_write_data[2]  
0          0          0          i_register_active[7]      
0          0          0          i_register_active[6]      
0          0          0          i_register_active[5]      
0          0          0          i_register_active[4]      
0          0          0          i_register_active[3]      
0          0          0          i_register_ready[7]       
0          0          0          i_register_ready[6]       
0          0          0          i_register_ready[5]       
0          0          0          i_register_ready[4]       
0          0          0          i_register_ready[3]       
0          0          0          i_register_status[15]     
0          0          0          i_register_status[14]     
0          0          0          i_register_status[13]     
0          0          0          i_register_status[12]     
0          0          0          i_register_status[11]     
0          0          0          i_register_status[10]     
0          0          0          i_register_status[9]      
0          0          0          i_register_status[8]      
0          0          0          i_register_status[7]      
0          0          0          i_register_status[6]      
0          0          0          i_register_status[5]      
0          0          0          i_register_status[4]      
0          0          0          i_register_status[3]      
0          0          0          i_register_status[2]      
0          0          0          i_register_status[1]      
0          0          0          i_register_status[0]      
0          0          0          i_register_read_data[255] 
0          0          0          i_register_read_data[254] 
0          0          0          i_register_read_data[253] 
0          0          0          i_register_read_data[252] 
0          0          0          i_register_read_data[251] 
0          0          0          i_register_read_data[250] 
0          0          0          i_register_read_data[249] 
0          0          0          i_register_read_data[248] 
0          0          0          i_register_read_data[247] 
0          0          0          i_register_read_data[246] 
0          0          0          i_register_read_data[245] 
0          0          0          i_register_read_data[244] 
0          0          0          i_register_read_data[243] 
0          0          0          i_register_read_data[242] 
0          0          0          i_register_read_data[241] 
0          0          0          i_register_read_data[240] 
0          0          0          i_register_read_data[239] 
0          0          0          i_register_read_data[238] 
0          0          0          i_register_read_data[237] 
0          0          0          i_register_read_data[236] 
0          0          0          i_register_read_data[235] 
0          0          0          i_register_read_data[234] 
0          0          0          i_register_read_data[233] 
0          0          0          i_register_read_data[232] 
0          0          0          i_register_read_data[231] 
0          0          0          i_register_read_data[230] 
0          0          0          i_register_read_data[229] 
0          0          0          i_register_read_data[228] 
0          0          0          i_register_read_data[227] 
0          0          0          i_register_read_data[226] 
0          0          0          i_register_read_data[225] 
0          0          0          i_register_read_data[224] 
0          0          0          i_register_read_data[223] 
0          0          0          i_register_read_data[222] 
0          0          0          i_register_read_data[221] 
0          0          0          i_register_read_data[220] 
0          0          0          i_register_read_data[219] 
0          0          0          i_register_read_data[218] 
0          0          0          i_register_read_data[217] 
0          0          0          i_register_read_data[216] 
0          0          0          i_register_read_data[215] 
0          0          0          i_register_read_data[214] 
0          0          0          i_register_read_data[213] 
0          0          0          i_register_read_data[212] 
0          0          0          i_register_read_data[211] 
0          0          0          i_register_read_data[210] 
0          0          0          i_register_read_data[209] 
0          0          0          i_register_read_data[208] 
0          0          0          i_register_read_data[207] 
0          0          0          i_register_read_data[206] 
0          0          0          i_register_read_data[205] 
0          0          0          i_register_read_data[204] 
0          0          0          i_register_read_data[203] 
0          0          0          i_register_read_data[202] 
0          0          0          i_register_read_data[201] 
0          0          0          i_register_read_data[200] 
0          0          0          i_register_read_data[199] 
0          0          0          i_register_read_data[198] 
0          0          0          i_register_read_data[197] 
0          0          0          i_register_read_data[196] 
0          0          0          i_register_read_data[195] 
0          0          0          i_register_read_data[194] 
0          0          0          i_register_read_data[193] 
0          0          0          i_register_read_data[192] 
0          0          0          i_register_read_data[191] 
0          0          0          i_register_read_data[190] 
0          0          0          i_register_read_data[189] 
0          0          0          i_register_read_data[188] 
0          0          0          i_register_read_data[187] 
0          0          0          i_register_read_data[186] 
0          0          0          i_register_read_data[185] 
0          0          0          i_register_read_data[184] 
0          0          0          i_register_read_data[183] 
0          0          0          i_register_read_data[182] 
0          0          0          i_register_read_data[181] 
0          0          0          i_register_read_data[180] 
0          0          0          i_register_read_data[179] 
0          0          0          i_register_read_data[178] 
0          0          0          i_register_read_data[177] 
0          0          0          i_register_read_data[176] 
0          0          0          i_register_read_data[175] 
0          0          0          i_register_read_data[174] 
0          0          0          i_register_read_data[173] 
0          0          0          i_register_read_data[172] 
0          0          0          i_register_read_data[171] 
0          0          0          i_register_read_data[170] 
0          0          0          i_register_read_data[169] 
0          0          0          i_register_read_data[168] 
0          0          0          i_register_read_data[167] 
0          0          0          i_register_read_data[166] 
0          0          0          i_register_read_data[165] 
0          0          0          i_register_read_data[164] 
0          0          0          i_register_read_data[163] 
0          0          0          i_register_read_data[162] 
0          0          0          i_register_read_data[161] 
0          0          0          i_register_read_data[160] 
0          0          0          i_register_read_data[159] 
0          0          0          i_register_read_data[158] 
0          0          0          i_register_read_data[157] 
0          0          0          i_register_read_data[156] 
0          0          0          i_register_read_data[155] 
0          0          0          i_register_read_data[154] 
0          0          0          i_register_read_data[153] 
0          0          0          i_register_read_data[152] 
0          0          0          i_register_read_data[151] 
0          0          0          i_register_read_data[150] 
0          0          0          i_register_read_data[149] 
0          0          0          i_register_read_data[148] 
0          0          0          i_register_read_data[147] 
0          0          0          i_register_read_data[146] 
0          0          0          i_register_read_data[145] 
0          0          0          i_register_read_data[144] 
0          0          0          i_register_read_data[143] 
0          0          0          i_register_read_data[142] 
0          0          0          i_register_read_data[141] 
0          0          0          i_register_read_data[140] 
0          0          0          i_register_read_data[139] 
0          0          0          i_register_read_data[138] 
0          0          0          i_register_read_data[137] 
0          0          0          i_register_read_data[136] 
0          0          0          i_register_read_data[135] 
0          0          0          i_register_read_data[134] 
0          0          0          i_register_read_data[133] 
0          0          0          i_register_read_data[132] 
0          0          0          i_register_read_data[131] 
0          0          0          i_register_read_data[130] 
0          0          0          i_register_read_data[129] 
0          0          0          i_register_read_data[128] 
0          0          0          i_register_read_data[127] 
0          0          0          i_register_read_data[126] 
0          0          0          i_register_read_data[125] 
0          0          0          i_register_read_data[124] 
0          0          0          i_register_read_data[123] 
0          0          0          i_register_read_data[122] 
0          0          0          i_register_read_data[121] 
0          0          0          i_register_read_data[120] 
0          0          0          i_register_read_data[119] 
0          0          0          i_register_read_data[118] 
0          0          0          i_register_read_data[117] 
0          0          0          i_register_read_data[116] 
0          0          0          i_register_read_data[115] 
0          0          0          i_register_read_data[114] 
0          0          0          i_register_read_data[113] 
0          0          0          i_register_read_data[112] 
0          0          0          i_register_read_data[111] 
0          0          0          i_register_read_data[110] 
0          0          0          i_register_read_data[109] 
0          0          0          i_register_read_data[108] 
0          0          0          i_register_read_data[107] 
0          0          0          i_register_read_data[106] 
0          0          0          i_register_read_data[105] 
0          0          0          i_register_read_data[104] 
0          0          0          i_register_read_data[103] 
0          0          0          i_register_read_data[102] 
0          0          0          i_register_read_data[101] 
0          0          0          i_register_read_data[100] 
0          0          0          i_register_read_data[99]  
0          0          0          i_register_read_data[98]  
0          0          0          i_register_read_data[97]  
0          0          0          i_register_read_data[96]  
0          0          0          i_register_read_data[95]  
0          0          0          i_register_read_data[94]  
0          0          0          i_register_read_data[93]  
0          0          0          i_register_read_data[92]  
0          0          0          i_register_read_data[91]  
0          0          0          i_register_read_data[90]  
0          0          0          i_register_read_data[89]  
0          0          0          i_register_read_data[88]  
0          0          0          i_register_read_data[87]  
0          0          0          i_register_read_data[86]  
0          0          0          i_register_read_data[85]  
0          0          0          i_register_read_data[84]  
0          0          0          i_register_read_data[83]  
0          0          0          i_register_read_data[82]  
0          0          0          i_register_read_data[81]  
0          0          0          i_register_read_data[80]  
0          0          0          i_register_read_data[79]  
0          0          0          i_register_read_data[78]  
0          0          0          i_register_read_data[77]  
0          0          0          i_register_read_data[76]  
0          0          0          i_register_read_data[75]  
0          0          0          i_register_read_data[74]  
0          0          0          i_register_read_data[73]  
0          0          0          i_register_read_data[72]  
0          0          0          i_register_read_data[71]  
0          0          0          i_register_read_data[70]  
0          0          0          i_register_read_data[69]  
0          0          0          i_register_read_data[68]  
0          0          0          i_register_read_data[67]  
0          0          0          i_register_read_data[66]  
0          0          0          i_register_read_data[65]  
0          1          0          i_register_read_data[64]  
0          0          0          i_register_read_data[63]  
0          0          0          i_register_read_data[62]  
0          0          0          i_register_read_data[61]  
0          0          0          i_register_read_data[60]  
0          0          0          i_register_read_data[59]  
0          0          0          i_register_read_data[58]  
0          0          0          i_register_read_data[57]  
0          0          0          i_register_read_data[56]  
0          0          0          i_register_read_data[55]  
0          0          0          i_register_read_data[54]  
0          0          0          i_register_read_data[53]  
0          0          0          i_register_read_data[52]  
0          0          0          i_register_read_data[51]  
0          0          0          i_register_read_data[50]  
0          0          0          i_register_read_data[49]  
0          0          0          i_register_read_data[48]  
0          0          0          i_register_read_data[47]  
0          0          0          i_register_read_data[46]  
0          0          0          i_register_read_data[45]  
0          0          0          i_register_read_data[44]  
0          0          0          i_register_read_data[43]  
0          0          0          i_register_read_data[42]  
0          0          0          i_register_read_data[41]  
0          0          0          i_register_read_data[40]  
0          0          0          i_register_read_data[39]  
0          0          0          i_register_read_data[38]  
0          0          0          i_register_read_data[37]  
0          0          0          i_register_read_data[36]  
0          0          0          i_register_read_data[35]  
0          0          0          i_register_read_data[34]  
0          0          0          i_register_read_data[33]  
0          1          0          i_register_read_data[32]  
0          0          0          i_register_read_data[31]  
0          0          0          i_register_read_data[30]  
0          0          0          i_register_read_data[29]  
0          0          0          i_register_read_data[28]  
0          0          0          i_register_read_data[27]  
0          0          0          i_register_read_data[26]  
0          0          0          i_register_read_data[25]  
0          0          0          i_register_read_data[24]  
0          0          0          i_register_read_data[23]  
0          0          0          i_register_read_data[22]  
0          0          0          i_register_read_data[21]  
0          0          0          i_register_read_data[20]  
0          0          0          i_register_read_data[19]  
0          0          0          i_register_read_data[18]  
0          0          0          i_register_read_data[17]  
0          0          0          i_register_read_data[16]  
0          0          0          i_register_read_data[15]  
0          0          0          i_register_read_data[14]  
0          0          0          i_register_read_data[13]  
0          0          0          i_register_read_data[12]  
0          0          0          i_register_read_data[11]  
0          0          0          i_register_read_data[10]  
0          0          0          i_register_read_data[9]   
0          0          0          i_register_read_data[8]   
0          0          0          i_register_read_data[7]   
0          0          0          i_register_read_data[6]   
0          0          0          i_register_read_data[5]   
0          0          0          i_register_read_data[4]   
0          0          0          i_register_read_data[3]   
0          0          0          i_register_read_data[2]   
0          1          0          i_register_read_data[1]   
0          1          0          i_register_read_data[0]   
0          0          0          r_busy                    
0          0          0          w_inside_range            
0          0          0          w_register_ready          
0          0          0          w_register_inactive       
0          0          0          w_register_status[1]      
0          0          0          w_register_status[0]      
0          0          0          w_register_read_data[31]  
0          0          0          w_register_read_data[30]  
0          0          0          w_register_read_data[29]  
0          0          0          w_register_read_data[28]  
0          0          0          w_register_read_data[27]  
0          0          0          w_register_read_data[26]  
0          0          0          w_register_read_data[25]  
0          0          0          w_register_read_data[24]  
0          0          0          w_register_read_data[23]  
0          0          0          w_register_read_data[22]  
0          0          0          w_register_read_data[21]  
0          0          0          w_register_read_data[20]  
0          0          0          w_register_read_data[19]  
0          0          0          w_register_read_data[18]  
0          0          0          w_register_read_data[17]  
0          0          0          w_register_read_data[16]  
0          0          0          w_register_read_data[15]  
0          0          0          w_register_read_data[14]  
0          0          0          w_register_read_data[13]  
0          0          0          w_register_read_data[12]  
0          0          0          w_register_read_data[11]  
0          0          0          w_register_read_data[10]  
0          0          0          w_register_read_data[9]   
0          0          0          w_register_read_data[8]   
0          0          0          w_register_read_data[7]   
0          0          0          w_register_read_data[6]   
0          0          0          w_register_read_data[5]   
0          0          0          w_register_read_data[4]   
0          0          0          w_register_read_data[3]   
0          0          0          w_register_read_data[2]   
0          1          0          w_register_read_data[1]   
0          0          0          w_bus_ready               

</PRE>
<A NAME="_Fsmcov"></A>
<P class="detail_title">     Uncovered Fsm Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common<BR>
<B>Type name: </B>rggen_adapter_common<BR>
<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_adapter_common.v" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_adapter_common.v</A><BR>

</TD></TR></TABLE>

<PRE class="detail_report_text">

0 items found

</PRE>
<A NAME="_Assertioncov"></A>
<P class="detail_title">     Uncovered Assertion Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common<BR>
<B>Type name: </B>rggen_adapter_common<BR>
<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_adapter_common.v" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_adapter_common.v</A><BR><B>Number of uncovered assertions: </B>0 of 0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Finished Failed Assertion                      Line  Source Code                    
------------------------------------------------------------------------------------

0 items found

</PRE>
<A NAME="_CoverGroupcov"></A>
<P class="detail_title">     Covered+Uncovered+Excluded+UNR CoverGroup Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common<BR>
<B>Type name: </B>rggen_adapter_common<BR>
<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_adapter_common.v" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_adapter_common.v</A><BR><B>Number of covered cover bins: </B>0 of 0<BR>
<B>Number of uncovered cover bins: </B>0 of 0<BR>
<B>Number of excluded cover bins: </B>0<BR>


</TD></TR></TABLE>

</TD></TR></TABLE>

<PRE class="detail_report_text">

0 items found

</PRE>
