# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../../../Downloads/bi_directional_counter.v" \
"../../../../../clock_divider/clock_divider.srcs/sources_1/new/clk_divider.v" \
"../../../../wrap_around_leds.srcs/sources_1/new/wrap_around_leds.v" \
"../../../../wrap_around_leds.srcs/sim_1/new/wrap_round_leds_testbech.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
