---
layout: default
title: My Goals
---

### My primary goals for my designs for F4PGA
* Create 15 working designs for F4PGA
* Have one of these designs be a fully-working RISC-V processor
* Document every significant design by adding it to the F4PGA repository

### Current Things I am working on
*Last updated on 5/31/2022*
* Comparing the vivado netlist and the reversed netlist of Regfile.v.
* Find out if a RAM32X1D could be causing the issue with yosys.
* Create a design utilizing RAM32's.
