multiline_comment|/*&n; * ibm_ocp.h&n; *&n; *&t;This was dirived from the ppc4xx.h and all 405GP specific definition and board&n; *&t;inclusions where moved here.&n; *&n; * &t;Current Maintainer&n; *      Armin Kuster akuster@mvista.com&n; *      Nov, 2001&n; *&n; *&n; * Copyright 2001 MontaVista Softare Inc.&n; *&n; * This program is free software; you can redistribute  it and/or modify it&n; *  under  the terms of  the GNU General  Public License as published by the&n; *  Free Software Foundation;  either version 2 of the  License, or (at your&n; *  option) any later version.&n; *&n; *  THIS  SOFTWARE  IS PROVIDED   ``AS  IS&squot;&squot; AND   ANY  EXPRESS OR   IMPLIED&n; *  WARRANTIES,   INCLUDING, BUT NOT  LIMITED  TO, THE IMPLIED WARRANTIES OF&n; *  MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN&n; *  NO  EVENT  SHALL   THE AUTHOR  BE    LIABLE FOR ANY   DIRECT,  INDIRECT,&n; *  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT&n; *  NOT LIMITED   TO, PROCUREMENT OF  SUBSTITUTE GOODS  OR SERVICES; LOSS OF&n; *  USE, DATA,  OR PROFITS; OR  BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON&n; *  ANY THEORY OF LIABILITY, WHETHER IN  CONTRACT, STRICT LIABILITY, OR TORT&n; *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF&n; *  THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.&n; *&n; *  You should have received a copy of the  GNU General Public License along&n; *  with this program; if not, write  to the Free Software Foundation, Inc.,&n; *  675 Mass Ave, Cambridge, MA 02139, USA.&n; *&n; *&t;Version 1.0 (01/11/26) - A. Kuster&n; *&t;Initial version&t; -&n; */
macro_line|#ifdef __KERNEL__
macro_line|#ifndef __ASM_IBM_OCP_H__
DECL|macro|__ASM_IBM_OCP_H__
mdefine_line|#define __ASM_IBM_OCP_H__
macro_line|#ifndef __ASSEMBLY__
macro_line|#include &lt;linux/types.h&gt;
multiline_comment|/* PCI 32 */
DECL|struct|pmm_regs
r_struct
id|pmm_regs
(brace
DECL|member|la
id|u32
id|la
suffix:semicolon
DECL|member|ma
id|u32
id|ma
suffix:semicolon
DECL|member|pcila
id|u32
id|pcila
suffix:semicolon
DECL|member|pciha
id|u32
id|pciha
suffix:semicolon
)brace
suffix:semicolon
DECL|struct|pcil0_regs
r_typedef
r_struct
id|pcil0_regs
(brace
DECL|member|pmm
r_struct
id|pmm_regs
id|pmm
(braket
l_int|3
)braket
suffix:semicolon
DECL|member|ptm1ms
id|u32
id|ptm1ms
suffix:semicolon
DECL|member|ptm1la
id|u32
id|ptm1la
suffix:semicolon
DECL|member|ptm2ms
id|u32
id|ptm2ms
suffix:semicolon
DECL|member|ptm2la
id|u32
id|ptm2la
suffix:semicolon
DECL|typedef|pci0_t
)brace
id|pci0_t
suffix:semicolon
multiline_comment|/* Serial Ports */
DECL|macro|thr
mdefine_line|#define thr rbr
DECL|macro|iir
mdefine_line|#define iir fcr
DECL|macro|dll
mdefine_line|#define dll rbr
DECL|macro|dlm
mdefine_line|#define dlm ier
DECL|struct|NS16550
r_typedef
r_struct
id|NS16550
(brace
DECL|member|rbr
id|u8
id|rbr
suffix:semicolon
multiline_comment|/* 0 */
DECL|member|ier
id|u8
id|ier
suffix:semicolon
multiline_comment|/* 1 */
DECL|member|fcr
id|u8
id|fcr
suffix:semicolon
multiline_comment|/* 2 */
DECL|member|lcr
id|u8
id|lcr
suffix:semicolon
multiline_comment|/* 3 */
DECL|member|mcr
id|u8
id|mcr
suffix:semicolon
multiline_comment|/* 4 */
DECL|member|lsr
id|u8
id|lsr
suffix:semicolon
multiline_comment|/* 5 */
DECL|member|msr
id|u8
id|msr
suffix:semicolon
multiline_comment|/* 6 */
DECL|member|scr
id|u8
id|scr
suffix:semicolon
multiline_comment|/* 7 */
DECL|typedef|uart_t
)brace
id|uart_t
suffix:semicolon
multiline_comment|/* I2c */
DECL|struct|iic_regs
r_typedef
r_struct
id|iic_regs
(brace
DECL|member|mdbuf
id|u16
id|mdbuf
suffix:semicolon
DECL|member|sbbuf
id|u16
id|sbbuf
suffix:semicolon
DECL|member|lmadr
id|u8
id|lmadr
suffix:semicolon
DECL|member|hmadr
id|u8
id|hmadr
suffix:semicolon
DECL|member|cntl
id|u8
id|cntl
suffix:semicolon
DECL|member|mdcntl
id|u8
id|mdcntl
suffix:semicolon
DECL|member|sts
id|u8
id|sts
suffix:semicolon
DECL|member|extsts
id|u8
id|extsts
suffix:semicolon
DECL|member|lsadr
id|u8
id|lsadr
suffix:semicolon
DECL|member|hsadr
id|u8
id|hsadr
suffix:semicolon
DECL|member|clkdiv
id|u8
id|clkdiv
suffix:semicolon
DECL|member|intmsk
id|u8
id|intmsk
suffix:semicolon
DECL|member|xfrcnt
id|u8
id|xfrcnt
suffix:semicolon
DECL|member|xtcntlss
id|u8
id|xtcntlss
suffix:semicolon
DECL|member|directcntl
id|u8
id|directcntl
suffix:semicolon
DECL|typedef|iic_t
)brace
id|iic_t
suffix:semicolon
multiline_comment|/* OPB arbiter */
DECL|struct|opb
r_typedef
r_struct
id|opb
(brace
DECL|member|pr
id|u8
id|pr
suffix:semicolon
DECL|member|cr
id|u8
id|cr
suffix:semicolon
DECL|typedef|opb_t
)brace
id|opb_t
suffix:semicolon
multiline_comment|/* General purpose i/o */
DECL|struct|gpio_regs
r_typedef
r_struct
id|gpio_regs
(brace
DECL|member|or
id|u32
op_logical_or
suffix:semicolon
DECL|member|tcr
id|u32
id|tcr
suffix:semicolon
DECL|member|pad
id|u32
id|pad
(braket
l_int|4
)braket
suffix:semicolon
DECL|member|odr
id|u32
id|odr
suffix:semicolon
DECL|member|ir
id|u32
id|ir
suffix:semicolon
DECL|typedef|gpio_t
)brace
id|gpio_t
suffix:semicolon
multiline_comment|/* Emac */
DECL|struct|emac_regs
r_typedef
r_struct
id|emac_regs
(brace
DECL|member|em0mr0
r_volatile
id|u32
id|em0mr0
suffix:semicolon
DECL|member|em0mr1
r_volatile
id|u32
id|em0mr1
suffix:semicolon
DECL|member|em0tmr0
r_volatile
id|u32
id|em0tmr0
suffix:semicolon
DECL|member|em0tmr1
r_volatile
id|u32
id|em0tmr1
suffix:semicolon
DECL|member|em0rmr
r_volatile
id|u32
id|em0rmr
suffix:semicolon
DECL|member|em0isr
r_volatile
id|u32
id|em0isr
suffix:semicolon
DECL|member|em0iser
r_volatile
id|u32
id|em0iser
suffix:semicolon
DECL|member|em0iahr
r_volatile
id|u32
id|em0iahr
suffix:semicolon
DECL|member|em0ialr
r_volatile
id|u32
id|em0ialr
suffix:semicolon
DECL|member|em0vtpid
r_volatile
id|u32
id|em0vtpid
suffix:semicolon
DECL|member|em0vtci
r_volatile
id|u32
id|em0vtci
suffix:semicolon
DECL|member|em0ptr
r_volatile
id|u32
id|em0ptr
suffix:semicolon
DECL|member|em0iaht1
r_volatile
id|u32
id|em0iaht1
suffix:semicolon
DECL|member|em0iaht2
r_volatile
id|u32
id|em0iaht2
suffix:semicolon
DECL|member|em0iaht3
r_volatile
id|u32
id|em0iaht3
suffix:semicolon
DECL|member|em0iaht4
r_volatile
id|u32
id|em0iaht4
suffix:semicolon
DECL|member|em0gaht1
r_volatile
id|u32
id|em0gaht1
suffix:semicolon
DECL|member|em0gaht2
r_volatile
id|u32
id|em0gaht2
suffix:semicolon
DECL|member|em0gaht3
r_volatile
id|u32
id|em0gaht3
suffix:semicolon
DECL|member|em0gaht4
r_volatile
id|u32
id|em0gaht4
suffix:semicolon
DECL|member|em0lsal
r_volatile
id|u32
id|em0lsal
suffix:semicolon
DECL|member|em0lsah
r_volatile
id|u32
id|em0lsah
suffix:semicolon
DECL|member|em0ipgvr
r_volatile
id|u32
id|em0ipgvr
suffix:semicolon
DECL|member|em0stacr
r_volatile
id|u32
id|em0stacr
suffix:semicolon
DECL|member|em0trtr
r_volatile
id|u32
id|em0trtr
suffix:semicolon
DECL|member|em0rwmr
r_volatile
id|u32
id|em0rwmr
suffix:semicolon
DECL|typedef|emac_t
)brace
id|emac_t
suffix:semicolon
multiline_comment|/* ZMII bridge */
DECL|struct|zmii_regs
r_typedef
r_struct
id|zmii_regs
(brace
DECL|member|fer
id|u32
id|fer
suffix:semicolon
multiline_comment|/* Function enable reg */
DECL|member|ssr
id|u32
id|ssr
suffix:semicolon
multiline_comment|/* Spedd select reg */
DECL|member|smiirs
id|u32
id|smiirs
suffix:semicolon
multiline_comment|/* SMII status reg */
DECL|typedef|zmii_t
)brace
id|zmii_t
suffix:semicolon
multiline_comment|/* Structure of the memory mapped IDE control.&n;*/
DECL|struct|ide_regs
r_typedef
r_struct
id|ide_regs
(brace
DECL|member|si_stat
r_int
r_int
id|si_stat
suffix:semicolon
multiline_comment|/* IDE status */
DECL|member|si_intenable
r_int
r_int
id|si_intenable
suffix:semicolon
multiline_comment|/* IDE interrupt enable */
DECL|member|si_control
r_int
r_int
id|si_control
suffix:semicolon
multiline_comment|/* IDE control */
DECL|member|pad0
r_int
r_int
id|pad0
(braket
l_int|0x3d
)braket
suffix:semicolon
DECL|member|si_c0rt
r_int
r_int
id|si_c0rt
suffix:semicolon
multiline_comment|/* Chan 0 Register transfer timing */
DECL|member|si_c0fpt
r_int
r_int
id|si_c0fpt
suffix:semicolon
multiline_comment|/* Chan 0 Fast PIO transfer timing */
DECL|member|si_c0timo
r_int
r_int
id|si_c0timo
suffix:semicolon
multiline_comment|/* Chan 0 timeout */
DECL|member|pad1
r_int
r_int
id|pad1
(braket
l_int|2
)braket
suffix:semicolon
DECL|member|si_c0d0u
r_int
r_int
id|si_c0d0u
suffix:semicolon
multiline_comment|/* Chan 0 UDMA transfer timing */
DECL|macro|si_c0d0m
mdefine_line|#define si_c0d0m si_c0d0u&t;/* Chan 0 Multiword DMA timing */
DECL|member|pad2
r_int
r_int
id|pad2
suffix:semicolon
DECL|member|si_c0d1u
r_int
r_int
id|si_c0d1u
suffix:semicolon
multiline_comment|/* Chan 0 dev 1 UDMA timing */
DECL|macro|si_c0d1m
mdefine_line|#define si_c0d1m si_c0d1u&t;/* Chan 0 dev 1 Multiword DMA timing */
DECL|member|si_c0c
r_int
r_int
id|si_c0c
suffix:semicolon
multiline_comment|/* Chan 0 Control */
DECL|member|si_c0s0
r_int
r_int
id|si_c0s0
suffix:semicolon
multiline_comment|/* Chan 0 Status 0 */
DECL|member|si_c0ie
r_int
r_int
id|si_c0ie
suffix:semicolon
multiline_comment|/* Chan 0 Interrupt Enable */
DECL|member|si_c0s1
r_int
r_int
id|si_c0s1
suffix:semicolon
multiline_comment|/* Chan 0 Status 0 */
DECL|member|pad4
r_int
r_int
id|pad4
(braket
l_int|4
)braket
suffix:semicolon
DECL|member|si_c0dcm
r_int
r_int
id|si_c0dcm
suffix:semicolon
multiline_comment|/* Chan 0 DMA Command */
DECL|member|si_c0tb
r_int
r_int
id|si_c0tb
suffix:semicolon
multiline_comment|/* Chan 0 PRD Table base address */
DECL|member|si_c0dct
r_int
r_int
id|si_c0dct
suffix:semicolon
multiline_comment|/* Chan 0 DMA Count */
DECL|member|si_c0da
r_int
r_int
id|si_c0da
suffix:semicolon
multiline_comment|/* Chan 0 DMA Address */
DECL|member|si_c0sr
r_int
r_int
id|si_c0sr
suffix:semicolon
multiline_comment|/* Chan 0 Slew Rate Output Control */
DECL|member|pad5
r_int
r_char
id|pad5
(braket
l_int|0xa2
)braket
suffix:semicolon
DECL|member|si_c0adc
r_int
r_int
id|si_c0adc
suffix:semicolon
multiline_comment|/* Chan 0 Alt status/control */
DECL|member|si_c0d
r_int
r_char
id|si_c0d
suffix:semicolon
multiline_comment|/* Chan 0 data */
DECL|member|si_c0ef
r_int
r_char
id|si_c0ef
suffix:semicolon
multiline_comment|/* Chan 0 error/features */
DECL|member|si_c0sct
r_int
r_char
id|si_c0sct
suffix:semicolon
multiline_comment|/* Chan 0 sector count */
DECL|member|si_c0sn
r_int
r_char
id|si_c0sn
suffix:semicolon
multiline_comment|/* Chan 0 sector number */
DECL|member|si_c0cl
r_int
r_char
id|si_c0cl
suffix:semicolon
multiline_comment|/* Chan 0 cylinder low */
DECL|member|si_c0ch
r_int
r_char
id|si_c0ch
suffix:semicolon
multiline_comment|/* Chan 0 cylinder high */
DECL|member|si_c0dh
r_int
r_char
id|si_c0dh
suffix:semicolon
multiline_comment|/* Chan 0 device/head */
DECL|member|si_c0scm
r_int
r_char
id|si_c0scm
suffix:semicolon
multiline_comment|/* Chan 0 status/command */
DECL|typedef|ide_t
)brace
id|ide_t
suffix:semicolon
macro_line|#endif&t;&t;&t;&t;/* __ASSEMBLY__ */
macro_line|#endif&t;&t;&t;&t;/* __ASM_IBM_OCP_H__ */
macro_line|#endif&t;&t;&t;&t;/* __KERNEL__ */
eof
