<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="VGA_DRIVER.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CTRLCIR_T_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CTRLCIR_T_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="CTRLCIR_T_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CTRLCIR_T_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CTRL_CIRCUIT.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CTRL_CIRCUIT.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CTRL_CIRCUIT.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CTRL_CIRCUIT.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CTRL_CIRCUIT.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CTRL_CIRCUIT.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CTRL_CIRCUIT.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CTRL_CIRCUIT.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CTRL_CIRCUIT_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CTRL_CIRCUIT_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CTRL_CIRCUIT_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LATCH.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="LATCH.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="LATCH.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/CTRL_CIRCUIT_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/CTRL_CIRCUIT_synthesis.v"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testlatch_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testlatch_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testlatch_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testlatch_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1467202651" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1467202651">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1467206406" xil_pn:in_ck="-1796443788792714711" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1467206406">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CMP.v"/>
      <outfile xil_pn:name="CTRLCIR_T.v"/>
      <outfile xil_pn:name="CTRL_CIRCUIT.v"/>
      <outfile xil_pn:name="LATCH.v"/>
    </transform>
    <transform xil_pn:end_ts="1467202651" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8032745576722439139" xil_pn:start_ts="1467202651">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1467202651" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-565151375412239969" xil_pn:start_ts="1467202651">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1467204222" xil_pn:in_ck="4726642162808754304" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="872987008198388679" xil_pn:start_ts="1467204221">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/COUNTER.ngc"/>
      <outfile xil_pn:name="ipcore_dir/COUNTER.v"/>
      <outfile xil_pn:name="ipcore_dir/COUNTER2.ngc"/>
      <outfile xil_pn:name="ipcore_dir/COUNTER2.v"/>
    </transform>
    <transform xil_pn:end_ts="1467206406" xil_pn:in_ck="-5902963205026585311" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1467206406">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CMP.v"/>
      <outfile xil_pn:name="CTRLCIR_T.v"/>
      <outfile xil_pn:name="CTRL_CIRCUIT.v"/>
      <outfile xil_pn:name="LATCH.v"/>
      <outfile xil_pn:name="ipcore_dir/COUNTER.v"/>
      <outfile xil_pn:name="ipcore_dir/COUNTER2.v"/>
    </transform>
    <transform xil_pn:end_ts="1467206408" xil_pn:in_ck="-5902963205026585311" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6240145736722965989" xil_pn:start_ts="1467206406">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CTRLCIR_T_beh.prj"/>
      <outfile xil_pn:name="CTRLCIR_T_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1467206408" xil_pn:in_ck="404163730098106197" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3396577806381888066" xil_pn:start_ts="1467206408">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CTRLCIR_T_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1467202173" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1467202173">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1467202173" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="777388337641063328" xil_pn:start_ts="1467202173">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1467204173" xil_pn:in_ck="4726642162808754304" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="872987008198388679" xil_pn:start_ts="1467204173">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/COUNTER.ngc"/>
      <outfile xil_pn:name="ipcore_dir/COUNTER.v"/>
      <outfile xil_pn:name="ipcore_dir/COUNTER2.ngc"/>
      <outfile xil_pn:name="ipcore_dir/COUNTER2.v"/>
    </transform>
    <transform xil_pn:end_ts="1467202173" xil_pn:in_ck="77250500950823926" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1467202173">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1467202173" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6051102434859277150" xil_pn:start_ts="1467202173">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1467202173" xil_pn:in_ck="77250500950823926" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1467202173">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1467202173" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7646340717629914577" xil_pn:start_ts="1467202173">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1467277141" xil_pn:in_ck="785733223120347233" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="1149472715026707834" xil_pn:start_ts="1467277135">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="CTRL_CIRCUIT.lso"/>
      <outfile xil_pn:name="CTRL_CIRCUIT.ngc"/>
      <outfile xil_pn:name="CTRL_CIRCUIT.ngr"/>
      <outfile xil_pn:name="CTRL_CIRCUIT.prj"/>
      <outfile xil_pn:name="CTRL_CIRCUIT.stx"/>
      <outfile xil_pn:name="CTRL_CIRCUIT.syr"/>
      <outfile xil_pn:name="CTRL_CIRCUIT.xst"/>
      <outfile xil_pn:name="CTRL_CIRCUIT_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1467202179" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8855367827336020745" xil_pn:start_ts="1467202179">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1467277142" xil_pn:in_ck="426776910360371401" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-8953291862316876997" xil_pn:start_ts="1467277141">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/CTRL_CIRCUIT_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/CTRL_CIRCUIT_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
