

================================================================
== Vitis HLS Report for 'IDST7B8'
================================================================
* Date:           Tue Dec  9 15:04:46 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        idst7_dir
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.027 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                             |                                  |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                   Instance                  |              Module              |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_IDST7B8_Pipeline_VITIS_LOOP_21_1_fu_158  |IDST7B8_Pipeline_VITIS_LOOP_21_1  |       12|       12|  0.120 us|  0.120 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     381|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|    16|     462|    1523|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      86|    -|
|Register         |        -|     -|     446|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    16|     908|    1990|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+----+-----+------+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------+----------------------------------+---------+----+-----+------+-----+
    |grp_IDST7B8_Pipeline_VITIS_LOOP_21_1_fu_158  |IDST7B8_Pipeline_VITIS_LOOP_21_1  |        0|  16|  462|  1523|    0|
    +---------------------------------------------+----------------------------------+---------+----+-----+------+-----+
    |Total                                        |                                  |        0|  16|  462|  1523|    0|
    +---------------------------------------------+----------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln17_fu_227_p2     |         +|   0|  0|  40|          33|           2|
    |cutoff_fu_272_p2       |         -|   0|  0|  39|           4|          32|
    |sub_i_i_i_i_fu_288_p2  |         -|   0|  0|  39|           1|          32|
    |sub_ln17_fu_245_p2     |         -|   0|  0|  39|           1|          32|
    |rndFactor_fu_251_p2    |      lshr|   0|  0|  96|           1|          32|
    |rndFactor_2_fu_263_p3  |    select|   0|  0|  32|           1|          32|
    |rndFactor_1_fu_257_p2  |       shl|   0|  0|  96|           1|          32|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 381|          42|         194|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  14|          3|    1|          3|
    |dst_0      |   9|          2|   32|         64|
    |dst_1      |   9|          2|   32|         64|
    |dst_2      |   9|          2|   32|         64|
    |dst_3      |   9|          2|   32|         64|
    |dst_4      |   9|          2|   32|         64|
    |dst_5      |   9|          2|   32|         64|
    |dst_6      |   9|          2|   32|         64|
    |dst_7      |   9|          2|   32|         64|
    +-----------+----+-----------+-----+-----------+
    |Total      |  86|         19|  257|        515|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                 |   2|   0|    2|          0|
    |cutoff_reg_388                                            |  32|   0|   32|          0|
    |dst_0_reg                                                 |  32|   0|   32|          0|
    |dst_1_reg                                                 |  32|   0|   32|          0|
    |dst_2_reg                                                 |  32|   0|   32|          0|
    |dst_3_reg                                                 |  32|   0|   32|          0|
    |dst_4_reg                                                 |  32|   0|   32|          0|
    |dst_5_reg                                                 |  32|   0|   32|          0|
    |dst_6_reg                                                 |  32|   0|   32|          0|
    |dst_7_reg                                                 |  32|   0|   32|          0|
    |grp_IDST7B8_Pipeline_VITIS_LOOP_21_1_fu_158_ap_start_reg  |   1|   0|    1|          0|
    |rndFactor_2_reg_383                                       |  32|   0|   32|          0|
    |sub_i_i_i_i_reg_398                                       |  32|   0|   32|          0|
    |tmp_4_reg_393                                             |   1|   0|    1|          0|
    |tmp_5_reg_403                                             |  31|   0|   31|          0|
    |tmp_6_reg_408                                             |  30|   0|   30|          0|
    |tmp_7_reg_413                                             |  29|   0|   29|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     | 446|   0|  446|          0|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|       IDST7B8|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|       IDST7B8|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|       IDST7B8|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|       IDST7B8|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|       IDST7B8|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|       IDST7B8|  return value|
|src_0_val     |   in|   32|     ap_none|     src_0_val|        scalar|
|src_1_val     |   in|   32|     ap_none|     src_1_val|        scalar|
|src_2_val     |   in|   32|     ap_none|     src_2_val|        scalar|
|src_3_val     |   in|   32|     ap_none|     src_3_val|        scalar|
|src_4_val     |   in|   32|     ap_none|     src_4_val|        scalar|
|src_5_val     |   in|   32|     ap_none|     src_5_val|        scalar|
|src_6_val     |   in|   32|     ap_none|     src_6_val|        scalar|
|src_7_val     |   in|   32|     ap_none|     src_7_val|        scalar|
|dst_0         |  out|   32|      ap_vld|         dst_0|       pointer|
|dst_0_ap_vld  |  out|    1|      ap_vld|         dst_0|       pointer|
|dst_1         |  out|   32|      ap_vld|         dst_1|       pointer|
|dst_1_ap_vld  |  out|    1|      ap_vld|         dst_1|       pointer|
|dst_2         |  out|   32|      ap_vld|         dst_2|       pointer|
|dst_2_ap_vld  |  out|    1|      ap_vld|         dst_2|       pointer|
|dst_3         |  out|   32|      ap_vld|         dst_3|       pointer|
|dst_3_ap_vld  |  out|    1|      ap_vld|         dst_3|       pointer|
|dst_4         |  out|   32|      ap_vld|         dst_4|       pointer|
|dst_4_ap_vld  |  out|    1|      ap_vld|         dst_4|       pointer|
|dst_5         |  out|   32|      ap_vld|         dst_5|       pointer|
|dst_5_ap_vld  |  out|    1|      ap_vld|         dst_5|       pointer|
|dst_6         |  out|   32|      ap_vld|         dst_6|       pointer|
|dst_6_ap_vld  |  out|    1|      ap_vld|         dst_6|       pointer|
|dst_7         |  out|   32|      ap_vld|         dst_7|       pointer|
|dst_7_ap_vld  |  out|    1|      ap_vld|         dst_7|       pointer|
|shift         |   in|   32|     ap_none|         shift|        scalar|
|skipLine2     |   in|   32|     ap_none|     skipLine2|        scalar|
|oMin          |   in|   32|     ap_none|          oMin|        scalar|
|oMax          |   in|   32|     ap_none|          oMax|        scalar|
+--------------+-----+-----+------------+--------------+--------------+

