##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for JoyStickADC_IntClock
		4.3::Critical Path Report for bleUart1_IntClock
		4.4::Critical Path Report for puttyUart1_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. JoyStickADC_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. bleUart1_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. puttyUart1_IntClock:R)
		5.5::Critical Path Report for (JoyStickADC_IntClock:R vs. CyBUS_CLK:R)
		5.6::Critical Path Report for (JoyStickADC_IntClock:R vs. JoyStickADC_IntClock:R)
		5.7::Critical Path Report for (bleUart1_IntClock:R vs. bleUart1_IntClock:R)
		5.8::Critical Path Report for (puttyUart1_IntClock:R vs. puttyUart1_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: Clock_1                       | N/A                   | Target: 0.02 MHz   | 
Clock: CyBUS_CLK                     | Frequency: 55.53 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                         | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                         | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                  | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                     | N/A                   | Target: 24.00 MHz  | 
Clock: JoyStickADC_IntClock          | Frequency: 27.69 MHz  | Target: 1.85 MHz   | 
Clock: JoyStickADC_IntClock(routed)  | N/A                   | Target: 1.85 MHz   | 
Clock: bleUart1_IntClock             | Frequency: 47.95 MHz  | Target: 0.31 MHz   | 
Clock: puttyUart1_IntClock           | Frequency: 52.40 MHz  | Target: 0.31 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK             CyBUS_CLK             41666.7          34231       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             JoyStickADC_IntClock  41666.7          34221       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             bleUart1_IntClock     41666.7          24113       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             puttyUart1_IntClock   41666.7          23658       N/A              N/A         N/A              N/A         N/A              N/A         
JoyStickADC_IntClock  CyBUS_CLK             41666.7          34679       N/A              N/A         N/A              N/A         N/A              N/A         
JoyStickADC_IntClock  JoyStickADC_IntClock  541667           505553      N/A              N/A         N/A              N/A         N/A              N/A         
bleUart1_IntClock     bleUart1_IntClock     3.25e+006        3229143     N/A              N/A         N/A              N/A         N/A              N/A         
puttyUart1_IntClock   puttyUart1_IntClock   3.25e+006        3230916     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name       Setup to Clk  Clock Name:Phase  
--------------  ------------  ----------------  
MotorEN(0)_PAD  17955         Clock_1:R         


                       3.2::Clock to Out
                       -----------------

Port Name     Clock to Out  Clock Name:Phase       
------------  ------------  ---------------------  
Tx_1(0)_PAD   31505         puttyUart1_IntClock:R  
bleTx(0)_PAD  32939         bleUart1_IntClock:R    


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 55.53 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \puttyUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23658p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14539
-------------------------------------   ----- 
End-of-path arrival time (ps)           14539
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                    iocell2         2009   2009  23658  RISE       1
\puttyUart1:BUART:rx_postpoll\/main_1         macrocell15     6948   8957  23658  RISE       1
\puttyUart1:BUART:rx_postpoll\/q              macrocell15     3350  12307  23658  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2231  14539  23658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for JoyStickADC_IntClock
**************************************************
Clock: JoyStickADC_IntClock
Frequency: 27.69 MHz | Target: 1.85 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 505553p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32604
-------------------------------------   ----- 
End-of-path arrival time (ps)           32604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell81  13817  32604  505553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell81         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for bleUart1_IntClock
***********************************************
Clock: bleUart1_IntClock
Frequency: 47.95 MHz | Target: 0.31 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3229143p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14667
-------------------------------------   ----- 
End-of-path arrival time (ps)           14667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2    190    190  3229143  RISE       1
\bleUart1:BUART:counter_load_not\/main_2           macrocell3      6733   6923  3229143  RISE       1
\bleUart1:BUART:counter_load_not\/q                macrocell3      3350  10273  3229143  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   4394  14667  3229143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for puttyUart1_IntClock
*************************************************
Clock: puttyUart1_IntClock
Frequency: 52.40 MHz | Target: 0.31 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:pollcount_0\/q
Path End       : \puttyUart1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \puttyUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3230916p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3470
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15614
-------------------------------------   ----- 
End-of-path arrival time (ps)           15614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_0\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:pollcount_0\/q              macrocell49     1250   1250  3230916  RISE       1
\puttyUart1:BUART:rx_postpoll\/main_2         macrocell15     8782  10032  3230916  RISE       1
\puttyUart1:BUART:rx_postpoll\/q              macrocell15     3350  13382  3230916  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2231  15614  3230916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34231p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3925
-------------------------------------   ---- 
End-of-path arrival time (ps)           3925
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell123        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell123   1250   1250  34231  RISE       1
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell123   2675   3925  34231  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell123        0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. JoyStickADC_IntClock:R)
**********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_62/main_0
Capture Clock  : Net_62/clock_0
Path slack     : 34221p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. JoyStickADC_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell123        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell123   1250   1250  34221  RISE       1
Net_62/main_0                             macrocell122   2686   3936  34221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_62/clock_0                                             macrocell122        0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. bleUart1_IntClock:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bleRx(0)/fb
Path End       : \bleUart1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \bleUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24113p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. bleUart1_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14083
-------------------------------------   ----- 
End-of-path arrival time (ps)           14083
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bleRx(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
bleRx(0)/fb                                 iocell1         2485   2485  24113  RISE       1
\bleUart1:BUART:rx_postpoll\/main_0         macrocell7      5933   8418  24113  RISE       1
\bleUart1:BUART:rx_postpoll\/q              macrocell7      3350  11768  24113  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2316  14083  24113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. puttyUart1_IntClock:R)
*********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \puttyUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23658p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14539
-------------------------------------   ----- 
End-of-path arrival time (ps)           14539
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                    iocell2         2009   2009  23658  RISE       1
\puttyUart1:BUART:rx_postpoll\/main_1         macrocell15     6948   8957  23658  RISE       1
\puttyUart1:BUART:rx_postpoll\/q              macrocell15     3350  12307  23658  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2231  14539  23658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1


5.5::Critical Path Report for (JoyStickADC_IntClock:R vs. CyBUS_CLK:R)
**********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_62/q
Path End       : \JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34679p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3478
-------------------------------------   ---- 
End-of-path arrival time (ps)           3478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_62/clock_0                                             macrocell122        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_62/q                                       macrocell122   1250   1250  34679  RISE       1
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell123   2228   3478  34679  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell123        0      0  RISE       1


5.6::Critical Path Report for (JoyStickADC_IntClock:R vs. JoyStickADC_IntClock:R)
*********************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 505553p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32604
-------------------------------------   ----- 
End-of-path arrival time (ps)           32604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell81  13817  32604  505553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell81         0      0  RISE       1


5.7::Critical Path Report for (bleUart1_IntClock:R vs. bleUart1_IntClock:R)
***************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3229143p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14667
-------------------------------------   ----- 
End-of-path arrival time (ps)           14667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2    190    190  3229143  RISE       1
\bleUart1:BUART:counter_load_not\/main_2           macrocell3      6733   6923  3229143  RISE       1
\bleUart1:BUART:counter_load_not\/q                macrocell3      3350  10273  3229143  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   4394  14667  3229143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1


5.8::Critical Path Report for (puttyUart1_IntClock:R vs. puttyUart1_IntClock:R)
*******************************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:pollcount_0\/q
Path End       : \puttyUart1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \puttyUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3230916p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3470
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15614
-------------------------------------   ----- 
End-of-path arrival time (ps)           15614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_0\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:pollcount_0\/q              macrocell49     1250   1250  3230916  RISE       1
\puttyUart1:BUART:rx_postpoll\/main_2         macrocell15     8782  10032  3230916  RISE       1
\puttyUart1:BUART:rx_postpoll\/q              macrocell15     3350  13382  3230916  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2231  15614  3230916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \puttyUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23658p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14539
-------------------------------------   ----- 
End-of-path arrival time (ps)           14539
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                    iocell2         2009   2009  23658  RISE       1
\puttyUart1:BUART:rx_postpoll\/main_1         macrocell15     6948   8957  23658  RISE       1
\puttyUart1:BUART:rx_postpoll\/q              macrocell15     3350  12307  23658  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2231  14539  23658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bleRx(0)/fb
Path End       : \bleUart1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \bleUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24113p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. bleUart1_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14083
-------------------------------------   ----- 
End-of-path arrival time (ps)           14083
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bleRx(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
bleRx(0)/fb                                 iocell1         2485   2485  24113  RISE       1
\bleUart1:BUART:rx_postpoll\/main_0         macrocell7      5933   8418  24113  RISE       1
\bleUart1:BUART:rx_postpoll\/q              macrocell7      3350  11768  24113  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2316  14083  24113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:pollcount_0\/main_2
Capture Clock  : \puttyUart1:BUART:pollcount_0\/clock_0
Path slack     : 29036p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9120
-------------------------------------   ---- 
End-of-path arrival time (ps)           9120
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell2       2009   2009  23658  RISE       1
\puttyUart1:BUART:pollcount_0\/main_2  macrocell49   7111   9120  29036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_0\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bleRx(0)/fb
Path End       : MODIN3_1/main_0
Capture Clock  : MODIN3_1/clock_0
Path slack     : 29739p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. bleUart1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8418
-------------------------------------   ---- 
End-of-path arrival time (ps)           8418
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bleRx(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
bleRx(0)/fb      iocell1       2485   2485  24113  RISE       1
MODIN3_1/main_0  macrocell32   5933   8418  29739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bleRx(0)/fb
Path End       : MODIN3_0/main_0
Capture Clock  : MODIN3_0/clock_0
Path slack     : 29739p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. bleUart1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8418
-------------------------------------   ---- 
End-of-path arrival time (ps)           8418
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bleRx(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
bleRx(0)/fb      iocell1       2485   2485  24113  RISE       1
MODIN3_0/main_0  macrocell33   5933   8418  29739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bleRx(0)/fb
Path End       : \bleUart1:BUART:rx_state_0\/main_0
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 30653p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. bleUart1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7504
-------------------------------------   ---- 
End-of-path arrival time (ps)           7504
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bleRx(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
bleRx(0)/fb                         iocell1       2485   2485  24113  RISE       1
\bleUart1:BUART:rx_state_0\/main_0  macrocell26   5019   7504  30653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bleRx(0)/fb
Path End       : \bleUart1:BUART:rx_status_3\/main_0
Capture Clock  : \bleUart1:BUART:rx_status_3\/clock_0
Path slack     : 30653p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. bleUart1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7504
-------------------------------------   ---- 
End-of-path arrival time (ps)           7504
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bleRx(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
bleRx(0)/fb                          iocell1       2485   2485  24113  RISE       1
\bleUart1:BUART:rx_status_3\/main_0  macrocell34   5019   7504  30653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bleRx(0)/fb
Path End       : \bleUart1:BUART:rx_last\/main_0
Capture Clock  : \bleUart1:BUART:rx_last\/clock_0
Path slack     : 30653p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. bleUart1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7504
-------------------------------------   ---- 
End-of-path arrival time (ps)           7504
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bleRx(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
bleRx(0)/fb                      iocell1       2485   2485  24113  RISE       1
\bleUart1:BUART:rx_last\/main_0  macrocell35   5019   7504  30653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_last\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bleRx(0)/fb
Path End       : \bleUart1:BUART:rx_state_2\/main_0
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 30667p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. bleUart1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7490
-------------------------------------   ---- 
End-of-path arrival time (ps)           7490
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bleRx(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
bleRx(0)/fb                         iocell1       2485   2485  24113  RISE       1
\bleUart1:BUART:rx_state_2\/main_0  macrocell29   5005   7490  30667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:pollcount_1\/main_3
Capture Clock  : \puttyUart1:BUART:pollcount_1\/clock_0
Path slack     : 30682p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7475
-------------------------------------   ---- 
End-of-path arrival time (ps)           7475
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell2       2009   2009  23658  RISE       1
\puttyUart1:BUART:pollcount_1\/main_3  macrocell48   5466   7475  30682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_1\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:rx_state_0\/main_9
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 30888p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7269
-------------------------------------   ---- 
End-of-path arrival time (ps)           7269
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                            iocell2       2009   2009  23658  RISE       1
\puttyUart1:BUART:rx_state_0\/main_9  macrocell42   5260   7269  30888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:rx_status_3\/main_6
Capture Clock  : \puttyUart1:BUART:rx_status_3\/clock_0
Path slack     : 30888p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7269
-------------------------------------   ---- 
End-of-path arrival time (ps)           7269
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell2       2009   2009  23658  RISE       1
\puttyUart1:BUART:rx_status_3\/main_6  macrocell50   5260   7269  30888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:rx_state_2\/main_8
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 30895p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7262
-------------------------------------   ---- 
End-of-path arrival time (ps)           7262
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                            iocell2       2009   2009  23658  RISE       1
\puttyUart1:BUART:rx_state_2\/main_8  macrocell45   5253   7262  30895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:rx_last\/main_0
Capture Clock  : \puttyUart1:BUART:rx_last\/clock_0
Path slack     : 30895p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7262
-------------------------------------   ---- 
End-of-path arrival time (ps)           7262
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell2       2009   2009  23658  RISE       1
\puttyUart1:BUART:rx_last\/main_0  macrocell51   5253   7262  30895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_last\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_62/main_0
Capture Clock  : Net_62/clock_0
Path slack     : 34221p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. JoyStickADC_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell123        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell123   1250   1250  34221  RISE       1
Net_62/main_0                             macrocell122   2686   3936  34221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_62/clock_0                                             macrocell122        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \JoyStickADC:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \JoyStickADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 34221p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. JoyStickADC_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell123        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell123   1250   1250  34221  RISE       1
\JoyStickADC:bSAR_SEQ:nrq_reg\/main_0     macrocell124   2686   3936  34221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:nrq_reg\/clock_0                     macrocell124        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34231p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3925
-------------------------------------   ---- 
End-of-path arrival time (ps)           3925
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell123        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell123   1250   1250  34231  RISE       1
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell123   2675   3925  34231  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell123        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_62/q
Path End       : \JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34679p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3478
-------------------------------------   ---- 
End-of-path arrival time (ps)           3478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_62/clock_0                                             macrocell122        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_62/q                                       macrocell122   1250   1250  34679  RISE       1
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell123   2228   3478  34679  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell123        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:Sync:genblk1[0]:INST\/out
Path End       : \JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34864p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3292
-------------------------------------   ---- 
End-of-path arrival time (ps)           3292
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JoyStickADC:Sync:genblk1[0]:INST\/clock                    synccell            0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\JoyStickADC:Sync:genblk1[0]:INST\/out         synccell       1020   1020  34864  RISE       1
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell123   2272   3292  34864  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell123        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 505553p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32604
-------------------------------------   ----- 
End-of-path arrival time (ps)           32604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell81  13817  32604  505553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell81         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 505553p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32604
-------------------------------------   ----- 
End-of-path arrival time (ps)           32604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell103  13817  32604  505553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell103        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 505553p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32604
-------------------------------------   ----- 
End-of-path arrival time (ps)           32604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell110  13817  32604  505553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell110        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 506880p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31276
-------------------------------------   ----- 
End-of-path arrival time (ps)           31276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell90  12489  31276  506880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell90         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 506880p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31276
-------------------------------------   ----- 
End-of-path arrival time (ps)           31276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell109  12489  31276  506880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell109        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 506880p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31276
-------------------------------------   ----- 
End-of-path arrival time (ps)           31276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell114  12489  31276  506880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell114        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 507147p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31010
-------------------------------------   ----- 
End-of-path arrival time (ps)           31010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell89  12223  31010  507147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell89         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 507147p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31010
-------------------------------------   ----- 
End-of-path arrival time (ps)           31010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell107  12223  31010  507147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell107        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 507162p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30995
-------------------------------------   ----- 
End-of-path arrival time (ps)           30995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell71  12207  30995  507162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell71         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 507592p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30564
-------------------------------------   ----- 
End-of-path arrival time (ps)           30564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell60  11777  30564  507592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell60         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 507592p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30564
-------------------------------------   ----- 
End-of-path arrival time (ps)           30564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell73  11777  30564  507592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell73         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 507592p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30564
-------------------------------------   ----- 
End-of-path arrival time (ps)           30564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell86  11777  30564  507592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell86         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 507599p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30557
-------------------------------------   ----- 
End-of-path arrival time (ps)           30557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell85  11770  30557  507599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell85         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 507599p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30557
-------------------------------------   ----- 
End-of-path arrival time (ps)           30557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell99  11770  30557  507599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell99         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 507718p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30439
-------------------------------------   ----- 
End-of-path arrival time (ps)           30439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell65  11652  30439  507718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell65         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 507718p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30439
-------------------------------------   ----- 
End-of-path arrival time (ps)           30439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell74  11652  30439  507718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell74         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 508274p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29882
-------------------------------------   ----- 
End-of-path arrival time (ps)           29882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell66  11095  29882  508274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell66         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 508274p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29882
-------------------------------------   ----- 
End-of-path arrival time (ps)           29882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell78  11095  29882  508274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell78         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 508274p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29882
-------------------------------------   ----- 
End-of-path arrival time (ps)           29882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell95  11095  29882  508274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell95         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 508274p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29882
-------------------------------------   ----- 
End-of-path arrival time (ps)           29882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell120  11095  29882  508274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell120        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 508658p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29499
-------------------------------------   ----- 
End-of-path arrival time (ps)           29499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell75  10712  29499  508658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell75         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 508658p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29499
-------------------------------------   ----- 
End-of-path arrival time (ps)           29499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell100  10712  29499  508658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell100        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 508658p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29499
-------------------------------------   ----- 
End-of-path arrival time (ps)           29499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell106  10712  29499  508658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell106        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 508658p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29499
-------------------------------------   ----- 
End-of-path arrival time (ps)           29499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell111  10712  29499  508658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell111        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 508706p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29451
-------------------------------------   ----- 
End-of-path arrival time (ps)           29451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell79  10664  29451  508706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell79         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 508723p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29433
-------------------------------------   ----- 
End-of-path arrival time (ps)           29433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell67  10646  29433  508723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell67         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 508723p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29433
-------------------------------------   ----- 
End-of-path arrival time (ps)           29433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell77  10646  29433  508723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell77         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 508723p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29433
-------------------------------------   ----- 
End-of-path arrival time (ps)           29433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell101  10646  29433  508723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell101        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 508723p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29433
-------------------------------------   ----- 
End-of-path arrival time (ps)           29433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell108  10646  29433  508723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell108        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 509779p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28378
-------------------------------------   ----- 
End-of-path arrival time (ps)           28378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell76   9590  28378  509779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell76         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 509779p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28378
-------------------------------------   ----- 
End-of-path arrival time (ps)           28378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell113   9590  28378  509779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell113        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 509779p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28378
-------------------------------------   ----- 
End-of-path arrival time (ps)           28378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell116   9590  28378  509779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell116        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 509780p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28377
-------------------------------------   ----- 
End-of-path arrival time (ps)           28377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell63   9590  28377  509780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell63         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 509780p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28377
-------------------------------------   ----- 
End-of-path arrival time (ps)           28377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell69   9590  28377  509780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell69         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 509780p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28377
-------------------------------------   ----- 
End-of-path arrival time (ps)           28377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell72   9590  28377  509780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell72         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 509780p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28377
-------------------------------------   ----- 
End-of-path arrival time (ps)           28377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell84   9590  28377  509780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell84         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 510469p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27688
-------------------------------------   ----- 
End-of-path arrival time (ps)           27688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell62   8901  27688  510469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell62         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 510469p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27688
-------------------------------------   ----- 
End-of-path arrival time (ps)           27688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell82   8901  27688  510469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell82         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 510469p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27688
-------------------------------------   ----- 
End-of-path arrival time (ps)           27688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell118   8901  27688  510469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell118        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 510469p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27688
-------------------------------------   ----- 
End-of-path arrival time (ps)           27688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell119   8901  27688  510469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell119        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 510979p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27178
-------------------------------------   ----- 
End-of-path arrival time (ps)           27178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell58   8391  27178  510979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell58         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 510979p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27178
-------------------------------------   ----- 
End-of-path arrival time (ps)           27178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell80   8391  27178  510979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell80         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 510979p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27178
-------------------------------------   ----- 
End-of-path arrival time (ps)           27178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell87   8391  27178  510979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell87         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 510982p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27175
-------------------------------------   ----- 
End-of-path arrival time (ps)           27175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell92   8387  27175  510982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell92         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 510982p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27175
-------------------------------------   ----- 
End-of-path arrival time (ps)           27175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell102   8387  27175  510982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell102        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 510991p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27165
-------------------------------------   ----- 
End-of-path arrival time (ps)           27165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell68   8378  27165  510991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell68         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 510991p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27165
-------------------------------------   ----- 
End-of-path arrival time (ps)           27165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell94   8378  27165  510991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell94         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 510991p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27165
-------------------------------------   ----- 
End-of-path arrival time (ps)           27165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell96   8378  27165  510991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell96         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 511283p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26874
-------------------------------------   ----- 
End-of-path arrival time (ps)           26874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell61   8087  26874  511283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell61         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 511283p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26874
-------------------------------------   ----- 
End-of-path arrival time (ps)           26874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell70   8087  26874  511283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell70         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 511283p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26874
-------------------------------------   ----- 
End-of-path arrival time (ps)           26874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell105   8087  26874  511283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell105        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 511536p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26621
-------------------------------------   ----- 
End-of-path arrival time (ps)           26621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell59   7834  26621  511536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell59         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 511536p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26621
-------------------------------------   ----- 
End-of-path arrival time (ps)           26621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell64   7834  26621  511536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell64         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 511536p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26621
-------------------------------------   ----- 
End-of-path arrival time (ps)           26621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell88   7834  26621  511536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell88         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 511536p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26621
-------------------------------------   ----- 
End-of-path arrival time (ps)           26621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell104   7834  26621  511536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell104        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 512821p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25335
-------------------------------------   ----- 
End-of-path arrival time (ps)           25335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell121   6548  25335  512821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell121        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 514223p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23934
-------------------------------------   ----- 
End-of-path arrival time (ps)           23934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell115   5146  23934  514223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell115        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 514336p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23820
-------------------------------------   ----- 
End-of-path arrival time (ps)           23820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell93   5033  23820  514336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell93         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 514336p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23820
-------------------------------------   ----- 
End-of-path arrival time (ps)           23820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell97   5033  23820  514336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell97         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 514336p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23820
-------------------------------------   ----- 
End-of-path arrival time (ps)           23820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell117   5033  23820  514336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell117        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 515136p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23021
-------------------------------------   ----- 
End-of-path arrival time (ps)           23021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell112   4233  23021  515136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell112        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 515140p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23017
-------------------------------------   ----- 
End-of-path arrival time (ps)           23017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell83   4230  23017  515140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell83         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 515140p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23017
-------------------------------------   ----- 
End-of-path arrival time (ps)           23017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell91   4230  23017  515140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell91         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 515140p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23017
-------------------------------------   ----- 
End-of-path arrival time (ps)           23017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7920   9170  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12520  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2917  15437  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18787  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell98   4230  23017  515140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell98         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 519693p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18464
-------------------------------------   ----- 
End-of-path arrival time (ps)           18464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell81  17214  18464  519693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell81         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 519693p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18464
-------------------------------------   ----- 
End-of-path arrival time (ps)           18464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell103  17214  18464  519693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell103        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 519693p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18464
-------------------------------------   ----- 
End-of-path arrival time (ps)           18464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell110  17214  18464  519693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell110        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 520596p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17561
-------------------------------------   ----- 
End-of-path arrival time (ps)           17561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell89  16311  17561  520596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell89         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 520596p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17561
-------------------------------------   ----- 
End-of-path arrival time (ps)           17561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell107  16311  17561  520596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell107        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 521059p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17098
-------------------------------------   ----- 
End-of-path arrival time (ps)           17098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53   1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell85  15848  17098  521059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell85         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 521059p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17098
-------------------------------------   ----- 
End-of-path arrival time (ps)           17098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53   1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell99  15848  17098  521059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell99         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 521152p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17004
-------------------------------------   ----- 
End-of-path arrival time (ps)           17004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell90  15754  17004  521152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell90         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 521152p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17004
-------------------------------------   ----- 
End-of-path arrival time (ps)           17004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell109  15754  17004  521152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell109        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 521152p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17004
-------------------------------------   ----- 
End-of-path arrival time (ps)           17004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell114  15754  17004  521152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell114        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 521574p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16583
-------------------------------------   ----- 
End-of-path arrival time (ps)           16583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell71  15333  16583  521574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell71         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 521595p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16562
-------------------------------------   ----- 
End-of-path arrival time (ps)           16562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell53   1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell60  15312  16562  521595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell60         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 521595p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16562
-------------------------------------   ----- 
End-of-path arrival time (ps)           16562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53   1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell73  15312  16562  521595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell73         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 521595p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16562
-------------------------------------   ----- 
End-of-path arrival time (ps)           16562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53   1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell86  15312  16562  521595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell86         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 522090p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16067
-------------------------------------   ----- 
End-of-path arrival time (ps)           16067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell60  14817  16067  522090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell60         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 522090p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16067
-------------------------------------   ----- 
End-of-path arrival time (ps)           16067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell73  14817  16067  522090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell73         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 522090p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16067
-------------------------------------   ----- 
End-of-path arrival time (ps)           16067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell86  14817  16067  522090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell86         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 522095p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16061
-------------------------------------   ----- 
End-of-path arrival time (ps)           16061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell85  14811  16061  522095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell85         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 522095p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16061
-------------------------------------   ----- 
End-of-path arrival time (ps)           16061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell99  14811  16061  522095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell99         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 523142p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15015
-------------------------------------   ----- 
End-of-path arrival time (ps)           15015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell75  13765  15015  523142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell75         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 523142p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15015
-------------------------------------   ----- 
End-of-path arrival time (ps)           15015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell100  13765  15015  523142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell100        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 523142p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15015
-------------------------------------   ----- 
End-of-path arrival time (ps)           15015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell106  13765  15015  523142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell106        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 523142p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15015
-------------------------------------   ----- 
End-of-path arrival time (ps)           15015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell111  13765  15015  523142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell111        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 523391p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14766
-------------------------------------   ----- 
End-of-path arrival time (ps)           14766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53   1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell75  13516  14766  523391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell75         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 523391p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14766
-------------------------------------   ----- 
End-of-path arrival time (ps)           14766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53    1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell100  13516  14766  523391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell100        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 523391p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14766
-------------------------------------   ----- 
End-of-path arrival time (ps)           14766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53    1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell106  13516  14766  523391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell106        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 523391p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14766
-------------------------------------   ----- 
End-of-path arrival time (ps)           14766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53    1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell111  13516  14766  523391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell111        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 524320p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13836
-------------------------------------   ----- 
End-of-path arrival time (ps)           13836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53   1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell90  12586  13836  524320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell90         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 524320p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13836
-------------------------------------   ----- 
End-of-path arrival time (ps)           13836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53    1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell109  12586  13836  524320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell109        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 524320p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13836
-------------------------------------   ----- 
End-of-path arrival time (ps)           13836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53    1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell114  12586  13836  524320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell114        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 524322p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13834
-------------------------------------   ----- 
End-of-path arrival time (ps)           13834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53   1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell71  12584  13834  524322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell71         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 524419p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13737
-------------------------------------   ----- 
End-of-path arrival time (ps)           13737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57   1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell81  12487  13737  524419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell81         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 524419p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13737
-------------------------------------   ----- 
End-of-path arrival time (ps)           13737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57    1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell103  12487  13737  524419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell103        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 524419p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13737
-------------------------------------   ----- 
End-of-path arrival time (ps)           13737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57    1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell110  12487  13737  524419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell110        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 524503p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13654
-------------------------------------   ----- 
End-of-path arrival time (ps)           13654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell65  12404  13654  524503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell65         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 524503p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13654
-------------------------------------   ----- 
End-of-path arrival time (ps)           13654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell74  12404  13654  524503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell74         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 524599p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13558
-------------------------------------   ----- 
End-of-path arrival time (ps)           13558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell63  12308  13558  524599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell63         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 524599p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13558
-------------------------------------   ----- 
End-of-path arrival time (ps)           13558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell69  12308  13558  524599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell69         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 524599p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13558
-------------------------------------   ----- 
End-of-path arrival time (ps)           13558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell72  12308  13558  524599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell72         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 524599p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13558
-------------------------------------   ----- 
End-of-path arrival time (ps)           13558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell84  12308  13558  524599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell84         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 524600p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13557
-------------------------------------   ----- 
End-of-path arrival time (ps)           13557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell62  12307  13557  524600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell62         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 524600p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13557
-------------------------------------   ----- 
End-of-path arrival time (ps)           13557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell82  12307  13557  524600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell82         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 524600p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13557
-------------------------------------   ----- 
End-of-path arrival time (ps)           13557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell118  12307  13557  524600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell118        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 524600p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13557
-------------------------------------   ----- 
End-of-path arrival time (ps)           13557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell119  12307  13557  524600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell119        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 524779p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13377
-------------------------------------   ----- 
End-of-path arrival time (ps)           13377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell76  12127  13377  524779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell76         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 524779p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13377
-------------------------------------   ----- 
End-of-path arrival time (ps)           13377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell113  12127  13377  524779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell113        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 524779p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13377
-------------------------------------   ----- 
End-of-path arrival time (ps)           13377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell116  12127  13377  524779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell116        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 524850p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13307
-------------------------------------   ----- 
End-of-path arrival time (ps)           13307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell56   1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell60  12057  13307  524850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell60         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 524850p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13307
-------------------------------------   ----- 
End-of-path arrival time (ps)           13307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56   1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell73  12057  13307  524850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell73         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 524850p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13307
-------------------------------------   ----- 
End-of-path arrival time (ps)           13307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56   1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell86  12057  13307  524850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell86         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 524862p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13295
-------------------------------------   ----- 
End-of-path arrival time (ps)           13295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56   1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell85  12045  13295  524862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell85         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 524862p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13295
-------------------------------------   ----- 
End-of-path arrival time (ps)           13295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56   1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell99  12045  13295  524862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell99         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 524929p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13227
-------------------------------------   ----- 
End-of-path arrival time (ps)           13227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57   1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell85  11977  13227  524929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell85         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 524929p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13227
-------------------------------------   ----- 
End-of-path arrival time (ps)           13227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57   1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell99  11977  13227  524929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell99         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 525027p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13130
-------------------------------------   ----- 
End-of-path arrival time (ps)           13130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53   1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell89  11880  13130  525027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell89         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 525027p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13130
-------------------------------------   ----- 
End-of-path arrival time (ps)           13130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53    1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell107  11880  13130  525027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell107        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 525038p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13119
-------------------------------------   ----- 
End-of-path arrival time (ps)           13119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell66  11869  13119  525038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell66         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 525038p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13119
-------------------------------------   ----- 
End-of-path arrival time (ps)           13119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell78  11869  13119  525038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell78         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 525038p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13119
-------------------------------------   ----- 
End-of-path arrival time (ps)           13119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell95  11869  13119  525038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell95         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 525038p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13119
-------------------------------------   ----- 
End-of-path arrival time (ps)           13119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell120  11869  13119  525038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell120        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 525221p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12936
-------------------------------------   ----- 
End-of-path arrival time (ps)           12936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell55   1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell60  11686  12936  525221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell60         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 525221p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12936
-------------------------------------   ----- 
End-of-path arrival time (ps)           12936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55   1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell73  11686  12936  525221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell73         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 525221p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12936
-------------------------------------   ----- 
End-of-path arrival time (ps)           12936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55   1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell86  11686  12936  525221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell86         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 525228p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12928
-------------------------------------   ----- 
End-of-path arrival time (ps)           12928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55   1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell85  11678  12928  525228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell85         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 525228p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12928
-------------------------------------   ----- 
End-of-path arrival time (ps)           12928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55   1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell99  11678  12928  525228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell99         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 525321p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12836
-------------------------------------   ----- 
End-of-path arrival time (ps)           12836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57   1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell89  11586  12836  525321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell89         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 525321p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12836
-------------------------------------   ----- 
End-of-path arrival time (ps)           12836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57    1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell107  11586  12836  525321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell107        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 525336p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12820
-------------------------------------   ----- 
End-of-path arrival time (ps)           12820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57   1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell71  11570  12820  525336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell71         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 525347p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12810
-------------------------------------   ----- 
End-of-path arrival time (ps)           12810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57   1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell90  11560  12810  525347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell90         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 525347p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12810
-------------------------------------   ----- 
End-of-path arrival time (ps)           12810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57    1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell109  11560  12810  525347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell109        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 525347p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12810
-------------------------------------   ----- 
End-of-path arrival time (ps)           12810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57    1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell114  11560  12810  525347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell114        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 525380p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12777
-------------------------------------   ----- 
End-of-path arrival time (ps)           12777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell52   1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell60  11527  12777  525380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell60         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 525380p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12777
-------------------------------------   ----- 
End-of-path arrival time (ps)           12777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52   1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell73  11527  12777  525380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell73         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 525380p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12777
-------------------------------------   ----- 
End-of-path arrival time (ps)           12777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52   1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell86  11527  12777  525380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell86         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 525388p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12769
-------------------------------------   ----- 
End-of-path arrival time (ps)           12769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52   1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell85  11519  12769  525388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell85         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 525388p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12769
-------------------------------------   ----- 
End-of-path arrival time (ps)           12769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52   1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell99  11519  12769  525388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell99         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 525466p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12691
-------------------------------------   ----- 
End-of-path arrival time (ps)           12691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell57   1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell60  11441  12691  525466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell60         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 525466p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12691
-------------------------------------   ----- 
End-of-path arrival time (ps)           12691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57   1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell73  11441  12691  525466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell73         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 525466p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12691
-------------------------------------   ----- 
End-of-path arrival time (ps)           12691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57   1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell86  11441  12691  525466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell86         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 525912p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12245
-------------------------------------   ----- 
End-of-path arrival time (ps)           12245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56   1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell75  10995  12245  525912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell75         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 525912p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12245
-------------------------------------   ----- 
End-of-path arrival time (ps)           12245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56    1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell100  10995  12245  525912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell100        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 525912p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12245
-------------------------------------   ----- 
End-of-path arrival time (ps)           12245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56    1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell106  10995  12245  525912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell106        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 525912p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12245
-------------------------------------   ----- 
End-of-path arrival time (ps)           12245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56    1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell111  10995  12245  525912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell111        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 525958p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12199
-------------------------------------   ----- 
End-of-path arrival time (ps)           12199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell56   1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell65  10949  12199  525958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell65         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 525958p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12199
-------------------------------------   ----- 
End-of-path arrival time (ps)           12199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56   1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell74  10949  12199  525958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell74         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 525981p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12176
-------------------------------------   ----- 
End-of-path arrival time (ps)           12176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56   1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell81  10926  12176  525981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell81         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 525981p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12176
-------------------------------------   ----- 
End-of-path arrival time (ps)           12176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56    1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell103  10926  12176  525981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell103        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 525981p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12176
-------------------------------------   ----- 
End-of-path arrival time (ps)           12176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56    1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell110  10926  12176  525981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell110        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 526283p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11874
-------------------------------------   ----- 
End-of-path arrival time (ps)           11874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55   1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell81  10624  11874  526283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell81         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 526283p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11874
-------------------------------------   ----- 
End-of-path arrival time (ps)           11874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55    1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell103  10624  11874  526283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell103        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 526283p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11874
-------------------------------------   ----- 
End-of-path arrival time (ps)           11874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55    1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell110  10624  11874  526283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell110        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 526284p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11873
-------------------------------------   ----- 
End-of-path arrival time (ps)           11873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55   1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell75  10623  11873  526284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell75         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 526284p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11873
-------------------------------------   ----- 
End-of-path arrival time (ps)           11873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55    1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell100  10623  11873  526284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell100        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 526284p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11873
-------------------------------------   ----- 
End-of-path arrival time (ps)           11873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55    1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell106  10623  11873  526284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell106        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 526284p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11873
-------------------------------------   ----- 
End-of-path arrival time (ps)           11873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55    1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell111  10623  11873  526284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell111        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 526411p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11745
-------------------------------------   ----- 
End-of-path arrival time (ps)           11745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52   1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell71  10495  11745  526411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell71         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 526443p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11714
-------------------------------------   ----- 
End-of-path arrival time (ps)           11714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52   1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell75  10464  11714  526443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell75         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 526443p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11714
-------------------------------------   ----- 
End-of-path arrival time (ps)           11714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52    1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell100  10464  11714  526443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell100        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 526443p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11714
-------------------------------------   ----- 
End-of-path arrival time (ps)           11714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52    1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell106  10464  11714  526443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell106        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 526443p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11714
-------------------------------------   ----- 
End-of-path arrival time (ps)           11714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52    1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell111  10464  11714  526443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell111        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 526484p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11672
-------------------------------------   ----- 
End-of-path arrival time (ps)           11672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell56   1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell66  10422  11672  526484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell66         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 526484p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11672
-------------------------------------   ----- 
End-of-path arrival time (ps)           11672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56   1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell78  10422  11672  526484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell78         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 526484p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11672
-------------------------------------   ----- 
End-of-path arrival time (ps)           11672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56   1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell95  10422  11672  526484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell95         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 526484p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11672
-------------------------------------   ----- 
End-of-path arrival time (ps)           11672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56    1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell120  10422  11672  526484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell120        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 526609p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11548
-------------------------------------   ----- 
End-of-path arrival time (ps)           11548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell92  10298  11548  526609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell92         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 526609p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11548
-------------------------------------   ----- 
End-of-path arrival time (ps)           11548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell102  10298  11548  526609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell102        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 526657p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11499
-------------------------------------   ----- 
End-of-path arrival time (ps)           11499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56   1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell71  10249  11499  526657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell71         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 526658p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11498
-------------------------------------   ----- 
End-of-path arrival time (ps)           11498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56   1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell90  10248  11498  526658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell90         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 526658p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11498
-------------------------------------   ----- 
End-of-path arrival time (ps)           11498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56    1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell109  10248  11498  526658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell109        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 526658p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11498
-------------------------------------   ----- 
End-of-path arrival time (ps)           11498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56    1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell114  10248  11498  526658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell114        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 526843p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11313
-------------------------------------   ----- 
End-of-path arrival time (ps)           11313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56   1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell89  10063  11313  526843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell89         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 526843p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11313
-------------------------------------   ----- 
End-of-path arrival time (ps)           11313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56    1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell107  10063  11313  526843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell107        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 526854p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11302
-------------------------------------   ----- 
End-of-path arrival time (ps)           11302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell61  10052  11302  526854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell61         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 526854p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11302
-------------------------------------   ----- 
End-of-path arrival time (ps)           11302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell70  10052  11302  526854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell70         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 526854p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11302
-------------------------------------   ----- 
End-of-path arrival time (ps)           11302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell105  10052  11302  526854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell105        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 526967p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11190
-------------------------------------   ----- 
End-of-path arrival time (ps)           11190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52   1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell89   9940  11190  526967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell89         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 526967p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11190
-------------------------------------   ----- 
End-of-path arrival time (ps)           11190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52    1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell107   9940  11190  526967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell107        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 526985p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11171
-------------------------------------   ----- 
End-of-path arrival time (ps)           11171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57   1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell75   9921  11171  526985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell75         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 526985p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11171
-------------------------------------   ----- 
End-of-path arrival time (ps)           11171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57    1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell100   9921  11171  526985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell100        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 526985p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11171
-------------------------------------   ----- 
End-of-path arrival time (ps)           11171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57    1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell106   9921  11171  526985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell106        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 526985p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11171
-------------------------------------   ----- 
End-of-path arrival time (ps)           11171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57    1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell111   9921  11171  526985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell111        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 526994p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11163
-------------------------------------   ----- 
End-of-path arrival time (ps)           11163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53   1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell81   9913  11163  526994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell81         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 526994p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11163
-------------------------------------   ----- 
End-of-path arrival time (ps)           11163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53    1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell103   9913  11163  526994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell103        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 526994p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11163
-------------------------------------   ----- 
End-of-path arrival time (ps)           11163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53    1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell110   9913  11163  526994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell110        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 527071p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11086
-------------------------------------   ----- 
End-of-path arrival time (ps)           11086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55   1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell71   9836  11086  527071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell71         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 527073p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11084
-------------------------------------   ----- 
End-of-path arrival time (ps)           11084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55   1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell90   9834  11084  527073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell90         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 527073p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11084
-------------------------------------   ----- 
End-of-path arrival time (ps)           11084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55    1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell109   9834  11084  527073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell109        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 527073p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11084
-------------------------------------   ----- 
End-of-path arrival time (ps)           11084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55    1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell114   9834  11084  527073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell114        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 527185p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10972
-------------------------------------   ----- 
End-of-path arrival time (ps)           10972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55   1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell89   9722  10972  527185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell89         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 527185p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10972
-------------------------------------   ----- 
End-of-path arrival time (ps)           10972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55    1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell107   9722  10972  527185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell107        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 527280p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10876
-------------------------------------   ----- 
End-of-path arrival time (ps)           10876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell55   1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell61   9626  10876  527280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell61         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 527280p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10876
-------------------------------------   ----- 
End-of-path arrival time (ps)           10876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55   1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell70   9626  10876  527280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell70         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 527280p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10876
-------------------------------------   ----- 
End-of-path arrival time (ps)           10876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55    1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell105   9626  10876  527280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell105        0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 527285p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10872
-------------------------------------   ----- 
End-of-path arrival time (ps)           10872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55   1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell76   9622  10872  527285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell76         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 527285p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10872
-------------------------------------   ----- 
End-of-path arrival time (ps)           10872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55    1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell113   9622  10872  527285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell113        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 527285p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10872
-------------------------------------   ----- 
End-of-path arrival time (ps)           10872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55    1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell116   9622  10872  527285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell116        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 527285p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10871
-------------------------------------   ----- 
End-of-path arrival time (ps)           10871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52   1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell76   9621  10871  527285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell76         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 527285p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10871
-------------------------------------   ----- 
End-of-path arrival time (ps)           10871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52    1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell113   9621  10871  527285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell113        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 527285p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10871
-------------------------------------   ----- 
End-of-path arrival time (ps)           10871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52    1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell116   9621  10871  527285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell116        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 527296p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10860
-------------------------------------   ----- 
End-of-path arrival time (ps)           10860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell55   1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell62   9610  10860  527296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell62         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 527296p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10860
-------------------------------------   ----- 
End-of-path arrival time (ps)           10860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55   1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell82   9610  10860  527296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell82         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 527296p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10860
-------------------------------------   ----- 
End-of-path arrival time (ps)           10860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55    1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell118   9610  10860  527296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell118        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 527296p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10860
-------------------------------------   ----- 
End-of-path arrival time (ps)           10860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55    1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell119   9610  10860  527296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell119        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 527298p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10859
-------------------------------------   ----- 
End-of-path arrival time (ps)           10859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell52   1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell62   9609  10859  527298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell62         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 527298p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10859
-------------------------------------   ----- 
End-of-path arrival time (ps)           10859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52   1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell82   9609  10859  527298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell82         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 527298p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10859
-------------------------------------   ----- 
End-of-path arrival time (ps)           10859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52    1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell118   9609  10859  527298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell118        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 527298p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10859
-------------------------------------   ----- 
End-of-path arrival time (ps)           10859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52    1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell119   9609  10859  527298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell119        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 527312p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10845
-------------------------------------   ----- 
End-of-path arrival time (ps)           10845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell56   1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell63   9595  10845  527312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell63         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 527312p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10845
-------------------------------------   ----- 
End-of-path arrival time (ps)           10845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56   1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell69   9595  10845  527312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell69         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 527312p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10845
-------------------------------------   ----- 
End-of-path arrival time (ps)           10845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56   1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell72   9595  10845  527312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell72         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 527312p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10845
-------------------------------------   ----- 
End-of-path arrival time (ps)           10845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56   1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell84   9595  10845  527312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell84         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 527368p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10789
-------------------------------------   ----- 
End-of-path arrival time (ps)           10789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52   1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell90   9539  10789  527368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell90         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 527368p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10789
-------------------------------------   ----- 
End-of-path arrival time (ps)           10789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52    1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell109   9539  10789  527368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell109        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 527368p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10789
-------------------------------------   ----- 
End-of-path arrival time (ps)           10789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52    1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell114   9539  10789  527368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell114        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 527402p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10754
-------------------------------------   ----- 
End-of-path arrival time (ps)           10754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53   1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell68   9504  10754  527402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell68         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 527402p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10754
-------------------------------------   ----- 
End-of-path arrival time (ps)           10754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53   1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell94   9504  10754  527402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell94         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 527402p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10754
-------------------------------------   ----- 
End-of-path arrival time (ps)           10754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53   1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell96   9504  10754  527402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell96         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 527530p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10626
-------------------------------------   ----- 
End-of-path arrival time (ps)           10626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell93   9376  10626  527530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell93         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 527530p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10626
-------------------------------------   ----- 
End-of-path arrival time (ps)           10626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell97   9376  10626  527530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell97         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 527530p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10626
-------------------------------------   ----- 
End-of-path arrival time (ps)           10626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell117   9376  10626  527530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell117        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 527606p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10551
-------------------------------------   ----- 
End-of-path arrival time (ps)           10551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell52   1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell66   9301  10551  527606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell66         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 527606p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10551
-------------------------------------   ----- 
End-of-path arrival time (ps)           10551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52   1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell78   9301  10551  527606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell78         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 527606p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10551
-------------------------------------   ----- 
End-of-path arrival time (ps)           10551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52   1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell95   9301  10551  527606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell95         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 527606p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10551
-------------------------------------   ----- 
End-of-path arrival time (ps)           10551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52    1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell120   9301  10551  527606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell120        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 527616p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10541
-------------------------------------   ----- 
End-of-path arrival time (ps)           10541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell52   1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell65   9291  10541  527616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell65         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 527616p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10541
-------------------------------------   ----- 
End-of-path arrival time (ps)           10541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52   1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell74   9291  10541  527616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell74         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \JoyStickADC:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \JoyStickADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 527744p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -4060
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           537607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9862
-------------------------------------   ---- 
End-of-path arrival time (ps)           9862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:bSAR_SEQ:CtrlReg\/control_1      controlcell1   1210   1210  527744  RISE       1
\JoyStickADC:bSAR_SEQ:cnt_enable\/main_1      macrocell19    2994   4204  527744  RISE       1
\JoyStickADC:bSAR_SEQ:cnt_enable\/q           macrocell19    3350   7554  527744  RISE       1
\JoyStickADC:bSAR_SEQ:ChannelCounter\/enable  count7cell     2308   9862  527744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 527750p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10407
-------------------------------------   ----- 
End-of-path arrival time (ps)           10407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell55   1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell66   9157  10407  527750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell66         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 527750p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10407
-------------------------------------   ----- 
End-of-path arrival time (ps)           10407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55   1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell78   9157  10407  527750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell78         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 527750p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10407
-------------------------------------   ----- 
End-of-path arrival time (ps)           10407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55   1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell95   9157  10407  527750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell95         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 527750p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10407
-------------------------------------   ----- 
End-of-path arrival time (ps)           10407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55    1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell120   9157  10407  527750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell120        0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 527760p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10397
-------------------------------------   ----- 
End-of-path arrival time (ps)           10397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell55   1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell65   9147  10397  527760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell65         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 527760p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10397
-------------------------------------   ----- 
End-of-path arrival time (ps)           10397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55   1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell74   9147  10397  527760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell74         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 527856p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10301
-------------------------------------   ----- 
End-of-path arrival time (ps)           10301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell52   1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell63   9051  10301  527856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell63         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 527856p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10301
-------------------------------------   ----- 
End-of-path arrival time (ps)           10301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52   1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell69   9051  10301  527856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell69         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 527856p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10301
-------------------------------------   ----- 
End-of-path arrival time (ps)           10301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52   1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell72   9051  10301  527856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell72         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 527856p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10301
-------------------------------------   ----- 
End-of-path arrival time (ps)           10301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52   1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell84   9051  10301  527856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell84         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 527861p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10296
-------------------------------------   ----- 
End-of-path arrival time (ps)           10296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell56   1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell62   9046  10296  527861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell62         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 527861p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10296
-------------------------------------   ----- 
End-of-path arrival time (ps)           10296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56   1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell82   9046  10296  527861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell82         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 527861p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10296
-------------------------------------   ----- 
End-of-path arrival time (ps)           10296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56    1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell118   9046  10296  527861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell118        0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 527861p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10296
-------------------------------------   ----- 
End-of-path arrival time (ps)           10296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56    1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell119   9046  10296  527861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell119        0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 527957p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10200
-------------------------------------   ----- 
End-of-path arrival time (ps)           10200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53   1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell92   8950  10200  527957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell92         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 527957p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10200
-------------------------------------   ----- 
End-of-path arrival time (ps)           10200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53    1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell102   8950  10200  527957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell102        0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 528139p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10018
-------------------------------------   ----- 
End-of-path arrival time (ps)           10018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell55   1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell63   8768  10018  528139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell63         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 528139p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10018
-------------------------------------   ----- 
End-of-path arrival time (ps)           10018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55   1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell69   8768  10018  528139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell69         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 528139p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10018
-------------------------------------   ----- 
End-of-path arrival time (ps)           10018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55   1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell72   8768  10018  528139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell72         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 528139p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10018
-------------------------------------   ----- 
End-of-path arrival time (ps)           10018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55   1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell84   8768  10018  528139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell84         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 528259p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9898
-------------------------------------   ---- 
End-of-path arrival time (ps)           9898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56   1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell76   8648   9898  528259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell76         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 528259p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9898
-------------------------------------   ---- 
End-of-path arrival time (ps)           9898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56    1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell113   8648   9898  528259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell113        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 528259p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9898
-------------------------------------   ---- 
End-of-path arrival time (ps)           9898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56    1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell116   8648   9898  528259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell116        0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 528261p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9896
-------------------------------------   ---- 
End-of-path arrival time (ps)           9896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell56   1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell61   8646   9896  528261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell61         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 528261p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9896
-------------------------------------   ---- 
End-of-path arrival time (ps)           9896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56   1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell70   8646   9896  528261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell70         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 528261p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9896
-------------------------------------   ---- 
End-of-path arrival time (ps)           9896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56    1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell105   8646   9896  528261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell105        0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 528271p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9886
-------------------------------------   ---- 
End-of-path arrival time (ps)           9886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56   1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell92   8636   9886  528271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell92         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 528271p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9886
-------------------------------------   ---- 
End-of-path arrival time (ps)           9886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56    1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell102   8636   9886  528271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell102        0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 528273p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9884
-------------------------------------   ---- 
End-of-path arrival time (ps)           9884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell56   1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell58   8634   9884  528273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell58         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 528273p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9884
-------------------------------------   ---- 
End-of-path arrival time (ps)           9884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56   1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell80   8634   9884  528273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell80         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 528273p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9884
-------------------------------------   ---- 
End-of-path arrival time (ps)           9884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56   1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell87   8634   9884  528273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell87         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 528286p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9871
-------------------------------------   ---- 
End-of-path arrival time (ps)           9871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell115   8621   9871  528286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell115        0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 528286p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9871
-------------------------------------   ---- 
End-of-path arrival time (ps)           9871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell79   8621   9871  528286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell79         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 528299p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9858
-------------------------------------   ---- 
End-of-path arrival time (ps)           9858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56   1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell68   8608   9858  528299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell68         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 528299p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9858
-------------------------------------   ---- 
End-of-path arrival time (ps)           9858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56   1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell94   8608   9858  528299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell94         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 528299p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9858
-------------------------------------   ---- 
End-of-path arrival time (ps)           9858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56   1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell96   8608   9858  528299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell96         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 528301p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9856
-------------------------------------   ---- 
End-of-path arrival time (ps)           9856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell56   1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell59   8606   9856  528301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell59         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 528301p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9856
-------------------------------------   ---- 
End-of-path arrival time (ps)           9856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell56   1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell64   8606   9856  528301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell64         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 528301p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9856
-------------------------------------   ---- 
End-of-path arrival time (ps)           9856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56   1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell88   8606   9856  528301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell88         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 528301p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9856
-------------------------------------   ---- 
End-of-path arrival time (ps)           9856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56    1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell104   8606   9856  528301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell104        0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 528337p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9820
-------------------------------------   ---- 
End-of-path arrival time (ps)           9820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell52   1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell61   8570   9820  528337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell61         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 528337p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9820
-------------------------------------   ---- 
End-of-path arrival time (ps)           9820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52   1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell70   8570   9820  528337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell70         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 528337p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9820
-------------------------------------   ---- 
End-of-path arrival time (ps)           9820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52    1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell105   8570   9820  528337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell105        0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 528368p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9788
-------------------------------------   ---- 
End-of-path arrival time (ps)           9788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell53   1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell58   8538   9788  528368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell58         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 528368p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9788
-------------------------------------   ---- 
End-of-path arrival time (ps)           9788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53   1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell80   8538   9788  528368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell80         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 528368p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9788
-------------------------------------   ---- 
End-of-path arrival time (ps)           9788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53   1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell87   8538   9788  528368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell87         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 528411p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9746
-------------------------------------   ---- 
End-of-path arrival time (ps)           9746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell53   1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell59   8496   9746  528411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell59         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 528411p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9746
-------------------------------------   ---- 
End-of-path arrival time (ps)           9746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell53   1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell64   8496   9746  528411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell64         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 528411p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9746
-------------------------------------   ---- 
End-of-path arrival time (ps)           9746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53   1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell88   8496   9746  528411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell88         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 528411p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9746
-------------------------------------   ---- 
End-of-path arrival time (ps)           9746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53    1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell104   8496   9746  528411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell104        0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 528431p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9726
-------------------------------------   ---- 
End-of-path arrival time (ps)           9726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell67   8476   9726  528431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell67         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 528431p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9726
-------------------------------------   ---- 
End-of-path arrival time (ps)           9726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell77   8476   9726  528431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell77         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 528431p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9726
-------------------------------------   ---- 
End-of-path arrival time (ps)           9726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell101   8476   9726  528431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell101        0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 528431p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9726
-------------------------------------   ---- 
End-of-path arrival time (ps)           9726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell108   8476   9726  528431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell108        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 528472p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9685
-------------------------------------   ---- 
End-of-path arrival time (ps)           9685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell57   1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell65   8435   9685  528472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell65         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 528472p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9685
-------------------------------------   ---- 
End-of-path arrival time (ps)           9685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57   1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell74   8435   9685  528472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell74         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 528502p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9655
-------------------------------------   ---- 
End-of-path arrival time (ps)           9655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57   1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell68   8405   9655  528502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell68         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 528502p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9655
-------------------------------------   ---- 
End-of-path arrival time (ps)           9655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57   1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell94   8405   9655  528502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell94         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 528502p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9655
-------------------------------------   ---- 
End-of-path arrival time (ps)           9655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57   1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell96   8405   9655  528502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell96         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 528516p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9641
-------------------------------------   ---- 
End-of-path arrival time (ps)           9641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell57   1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell58   8391   9641  528516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell58         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 528516p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9641
-------------------------------------   ---- 
End-of-path arrival time (ps)           9641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57   1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell80   8391   9641  528516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell80         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 528516p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9641
-------------------------------------   ---- 
End-of-path arrival time (ps)           9641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57   1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell87   8391   9641  528516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell87         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 528824p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9333
-------------------------------------   ---- 
End-of-path arrival time (ps)           9333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52   1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell79   8083   9333  528824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell79         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 528825p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9332
-------------------------------------   ---- 
End-of-path arrival time (ps)           9332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52    1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell115   8082   9332  528825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell115        0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 528839p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9317
-------------------------------------   ---- 
End-of-path arrival time (ps)           9317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52   1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell81   8067   9317  528839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell81         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 528839p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9317
-------------------------------------   ---- 
End-of-path arrival time (ps)           9317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52    1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell103   8067   9317  528839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell103        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 528839p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9317
-------------------------------------   ---- 
End-of-path arrival time (ps)           9317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52    1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell110   8067   9317  528839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell110        0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 528842p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9314
-------------------------------------   ---- 
End-of-path arrival time (ps)           9314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell52   1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell67   8064   9314  528842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell67         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 528842p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9314
-------------------------------------   ---- 
End-of-path arrival time (ps)           9314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52   1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell77   8064   9314  528842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell77         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 528842p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9314
-------------------------------------   ---- 
End-of-path arrival time (ps)           9314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52    1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell101   8064   9314  528842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell101        0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 528842p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9314
-------------------------------------   ---- 
End-of-path arrival time (ps)           9314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52    1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell108   8064   9314  528842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell108        0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 529224p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8933
-------------------------------------   ---- 
End-of-path arrival time (ps)           8933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57   1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell92   7683   8933  529224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell92         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 529224p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8933
-------------------------------------   ---- 
End-of-path arrival time (ps)           8933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57    1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell102   7683   8933  529224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell102        0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 529351p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8806
-------------------------------------   ---- 
End-of-path arrival time (ps)           8806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57   1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell76   7556   8806  529351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell76         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 529351p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8806
-------------------------------------   ---- 
End-of-path arrival time (ps)           8806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57    1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell113   7556   8806  529351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell113        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 529351p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8806
-------------------------------------   ---- 
End-of-path arrival time (ps)           8806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57    1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell116   7556   8806  529351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell116        0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 529359p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8798
-------------------------------------   ---- 
End-of-path arrival time (ps)           8798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55    1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell115   7548   8798  529359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell115        0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 529364p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8793
-------------------------------------   ---- 
End-of-path arrival time (ps)           8793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell57   1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell63   7543   8793  529364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell63         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 529364p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8793
-------------------------------------   ---- 
End-of-path arrival time (ps)           8793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57   1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell69   7543   8793  529364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell69         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 529364p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8793
-------------------------------------   ---- 
End-of-path arrival time (ps)           8793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57   1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell72   7543   8793  529364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell72         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 529364p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8793
-------------------------------------   ---- 
End-of-path arrival time (ps)           8793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57   1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell84   7543   8793  529364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell84         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 529371p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8785
-------------------------------------   ---- 
End-of-path arrival time (ps)           8785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell55   1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell67   7535   8785  529371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell67         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 529371p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8785
-------------------------------------   ---- 
End-of-path arrival time (ps)           8785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55   1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell77   7535   8785  529371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell77         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 529371p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8785
-------------------------------------   ---- 
End-of-path arrival time (ps)           8785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55    1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell101   7535   8785  529371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell101        0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 529371p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8785
-------------------------------------   ---- 
End-of-path arrival time (ps)           8785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55    1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell108   7535   8785  529371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell108        0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 529521p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8636
-------------------------------------   ---- 
End-of-path arrival time (ps)           8636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56   1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell79   7386   8636  529521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell79         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 529681p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8476
-------------------------------------   ---- 
End-of-path arrival time (ps)           8476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56    1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell121   7226   8476  529681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell121        0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 529696p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8461
-------------------------------------   ---- 
End-of-path arrival time (ps)           8461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56    1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell112   7211   8461  529696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell112        0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 529700p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8456
-------------------------------------   ---- 
End-of-path arrival time (ps)           8456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56   1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell93   7206   8456  529700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell93         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 529700p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8456
-------------------------------------   ---- 
End-of-path arrival time (ps)           8456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56   1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell97   7206   8456  529700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell97         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 529700p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8456
-------------------------------------   ---- 
End-of-path arrival time (ps)           8456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56    1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell117   7206   8456  529700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell117        0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 529822p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8334
-------------------------------------   ---- 
End-of-path arrival time (ps)           8334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell57   1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell59   7084   8334  529822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell59         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 529822p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8334
-------------------------------------   ---- 
End-of-path arrival time (ps)           8334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell57   1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell64   7084   8334  529822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell64         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 529822p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8334
-------------------------------------   ---- 
End-of-path arrival time (ps)           8334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57   1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell88   7084   8334  529822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell88         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 529822p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8334
-------------------------------------   ---- 
End-of-path arrival time (ps)           8334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57    1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell104   7084   8334  529822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell104        0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 529851p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8306
-------------------------------------   ---- 
End-of-path arrival time (ps)           8306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57    1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell112   7056   8306  529851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell112        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 529857p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8300
-------------------------------------   ---- 
End-of-path arrival time (ps)           8300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57    1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell121   7050   8300  529857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell121        0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 529892p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8265
-------------------------------------   ---- 
End-of-path arrival time (ps)           8265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  509284  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell54   6325   8265  529892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 529988p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8169
-------------------------------------   ---- 
End-of-path arrival time (ps)           8169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57   1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell93   6919   8169  529988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell93         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 529988p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8169
-------------------------------------   ---- 
End-of-path arrival time (ps)           8169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57   1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell97   6919   8169  529988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell97         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 529988p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8169
-------------------------------------   ---- 
End-of-path arrival time (ps)           8169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57    1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell117   6919   8169  529988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell117        0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 530059p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8098
-------------------------------------   ---- 
End-of-path arrival time (ps)           8098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56    1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell115   6848   8098  530059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell115        0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 530202p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7954
-------------------------------------   ---- 
End-of-path arrival time (ps)           7954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53   1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell83   6704   7954  530202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell83         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 530202p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7954
-------------------------------------   ---- 
End-of-path arrival time (ps)           7954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53   1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell91   6704   7954  530202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell91         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 530202p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7954
-------------------------------------   ---- 
End-of-path arrival time (ps)           7954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53   1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell98   6704   7954  530202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell98         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 530223p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7934
-------------------------------------   ---- 
End-of-path arrival time (ps)           7934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53    1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell121   6684   7934  530223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell121        0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 530225p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7931
-------------------------------------   ---- 
End-of-path arrival time (ps)           7931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell57   1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell66   6681   7931  530225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell66         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 530225p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7931
-------------------------------------   ---- 
End-of-path arrival time (ps)           7931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57   1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell78   6681   7931  530225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell78         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 530225p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7931
-------------------------------------   ---- 
End-of-path arrival time (ps)           7931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57   1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell95   6681   7931  530225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell95         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 530225p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7931
-------------------------------------   ---- 
End-of-path arrival time (ps)           7931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57    1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell120   6681   7931  530225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell120        0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 530578p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7579
-------------------------------------   ---- 
End-of-path arrival time (ps)           7579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57   1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell83   6329   7579  530578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell83         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 530578p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7579
-------------------------------------   ---- 
End-of-path arrival time (ps)           7579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57   1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell91   6329   7579  530578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell91         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 530578p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7579
-------------------------------------   ---- 
End-of-path arrival time (ps)           7579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57   1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell98   6329   7579  530578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell98         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 530597p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7560
-------------------------------------   ---- 
End-of-path arrival time (ps)           7560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell53   1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell66   6310   7560  530597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell66         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 530597p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7560
-------------------------------------   ---- 
End-of-path arrival time (ps)           7560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53   1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell78   6310   7560  530597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell78         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 530597p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7560
-------------------------------------   ---- 
End-of-path arrival time (ps)           7560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53   1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell95   6310   7560  530597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell95         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 530597p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7560
-------------------------------------   ---- 
End-of-path arrival time (ps)           7560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53    1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell120   6310   7560  530597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell120        0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 530608p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7549
-------------------------------------   ---- 
End-of-path arrival time (ps)           7549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell53   1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell65   6299   7549  530608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell65         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 530608p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7549
-------------------------------------   ---- 
End-of-path arrival time (ps)           7549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53   1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell74   6299   7549  530608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell74         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 530691p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7465
-------------------------------------   ---- 
End-of-path arrival time (ps)           7465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55   1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell79   6215   7465  530691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell79         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 530743p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7414
-------------------------------------   ---- 
End-of-path arrival time (ps)           7414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55   1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell68   6164   7414  530743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell68         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 530743p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7414
-------------------------------------   ---- 
End-of-path arrival time (ps)           7414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55   1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell94   6164   7414  530743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell94         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 530743p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7414
-------------------------------------   ---- 
End-of-path arrival time (ps)           7414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55   1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell96   6164   7414  530743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell96         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 531020p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7137
-------------------------------------   ---- 
End-of-path arrival time (ps)           7137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell56   1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell67   5887   7137  531020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell67         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 531020p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7137
-------------------------------------   ---- 
End-of-path arrival time (ps)           7137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56   1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell77   5887   7137  531020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell77         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 531020p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7137
-------------------------------------   ---- 
End-of-path arrival time (ps)           7137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56    1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell101   5887   7137  531020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell101        0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 531020p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7137
-------------------------------------   ---- 
End-of-path arrival time (ps)           7137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56    1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell108   5887   7137  531020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell108        0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 531063p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7094
-------------------------------------   ---- 
End-of-path arrival time (ps)           7094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell52   1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell58   5844   7094  531063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell58         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 531063p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7094
-------------------------------------   ---- 
End-of-path arrival time (ps)           7094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52   1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell80   5844   7094  531063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell80         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 531063p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7094
-------------------------------------   ---- 
End-of-path arrival time (ps)           7094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52   1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell87   5844   7094  531063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell87         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 531082p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7075
-------------------------------------   ---- 
End-of-path arrival time (ps)           7075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell52   1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell59   5825   7075  531082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell59         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 531082p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7075
-------------------------------------   ---- 
End-of-path arrival time (ps)           7075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell52   1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell64   5825   7075  531082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell64         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 531082p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7075
-------------------------------------   ---- 
End-of-path arrival time (ps)           7075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52   1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell88   5825   7075  531082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell88         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 531082p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7075
-------------------------------------   ---- 
End-of-path arrival time (ps)           7075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52    1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell104   5825   7075  531082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell104        0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 531116p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7040
-------------------------------------   ---- 
End-of-path arrival time (ps)           7040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell57   1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell61   5790   7040  531116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell61         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 531116p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7040
-------------------------------------   ---- 
End-of-path arrival time (ps)           7040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57   1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell70   5790   7040  531116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell70         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 531116p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7040
-------------------------------------   ---- 
End-of-path arrival time (ps)           7040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57    1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell105   5790   7040  531116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell105        0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 531134p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7023
-------------------------------------   ---- 
End-of-path arrival time (ps)           7023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell57   1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell62   5773   7023  531134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell62         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 531134p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7023
-------------------------------------   ---- 
End-of-path arrival time (ps)           7023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57   1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell82   5773   7023  531134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell82         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 531134p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7023
-------------------------------------   ---- 
End-of-path arrival time (ps)           7023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57    1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell118   5773   7023  531134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell118        0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 531134p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7023
-------------------------------------   ---- 
End-of-path arrival time (ps)           7023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57    1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell119   5773   7023  531134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell119        0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 531231p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6926
-------------------------------------   ---- 
End-of-path arrival time (ps)           6926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  509293  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell55   4986   6926  531231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 531293p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6863
-------------------------------------   ---- 
End-of-path arrival time (ps)           6863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55   1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell92   5613   6863  531293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell92         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 531293p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6863
-------------------------------------   ---- 
End-of-path arrival time (ps)           6863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55    1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell102   5613   6863  531293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell102        0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 531553p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6604
-------------------------------------   ---- 
End-of-path arrival time (ps)           6604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell58   5354   6604  531553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell58         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 531553p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6604
-------------------------------------   ---- 
End-of-path arrival time (ps)           6604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell80   5354   6604  531553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell80         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 531553p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6604
-------------------------------------   ---- 
End-of-path arrival time (ps)           6604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell87   5354   6604  531553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell87         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 531572p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6585
-------------------------------------   ---- 
End-of-path arrival time (ps)           6585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell59   5335   6585  531572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell59         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 531572p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6585
-------------------------------------   ---- 
End-of-path arrival time (ps)           6585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell64   5335   6585  531572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell64         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 531572p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6585
-------------------------------------   ---- 
End-of-path arrival time (ps)           6585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell88   5335   6585  531572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell88         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 531572p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6585
-------------------------------------   ---- 
End-of-path arrival time (ps)           6585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell104   5335   6585  531572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell104        0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 531572p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6584
-------------------------------------   ---- 
End-of-path arrival time (ps)           6584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell68   5334   6584  531572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell68         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 531572p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6584
-------------------------------------   ---- 
End-of-path arrival time (ps)           6584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell94   5334   6584  531572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell94         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 531572p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6584
-------------------------------------   ---- 
End-of-path arrival time (ps)           6584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell96   5334   6584  531572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell96         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 531658p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6499
-------------------------------------   ---- 
End-of-path arrival time (ps)           6499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53   1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell76   5249   6499  531658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell76         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 531658p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6499
-------------------------------------   ---- 
End-of-path arrival time (ps)           6499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53    1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell113   5249   6499  531658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell113        0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 531658p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6499
-------------------------------------   ---- 
End-of-path arrival time (ps)           6499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53    1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell116   5249   6499  531658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell116        0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 531662p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6495
-------------------------------------   ---- 
End-of-path arrival time (ps)           6495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell53   1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell61   5245   6495  531662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell61         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 531662p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6495
-------------------------------------   ---- 
End-of-path arrival time (ps)           6495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53   1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell70   5245   6495  531662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell70         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 531662p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6495
-------------------------------------   ---- 
End-of-path arrival time (ps)           6495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53    1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell105   5245   6495  531662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell105        0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 531678p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6479
-------------------------------------   ---- 
End-of-path arrival time (ps)           6479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell53   1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell62   5229   6479  531678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell62         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 531678p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6479
-------------------------------------   ---- 
End-of-path arrival time (ps)           6479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53   1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell82   5229   6479  531678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell82         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 531678p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6479
-------------------------------------   ---- 
End-of-path arrival time (ps)           6479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53    1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell118   5229   6479  531678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell118        0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 531678p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6479
-------------------------------------   ---- 
End-of-path arrival time (ps)           6479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53    1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell119   5229   6479  531678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell119        0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 531683p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6474
-------------------------------------   ---- 
End-of-path arrival time (ps)           6474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell53   1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell63   5224   6474  531683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell63         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 531683p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6474
-------------------------------------   ---- 
End-of-path arrival time (ps)           6474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53   1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell69   5224   6474  531683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell69         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 531683p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6474
-------------------------------------   ---- 
End-of-path arrival time (ps)           6474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53   1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell72   5224   6474  531683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell72         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 531683p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6474
-------------------------------------   ---- 
End-of-path arrival time (ps)           6474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53   1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell84   5224   6474  531683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell84         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 531702p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6455
-------------------------------------   ---- 
End-of-path arrival time (ps)           6455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell55   1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell58   5205   6455  531702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell58         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 531702p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6455
-------------------------------------   ---- 
End-of-path arrival time (ps)           6455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55   1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell80   5205   6455  531702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell80         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 531702p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6455
-------------------------------------   ---- 
End-of-path arrival time (ps)           6455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55   1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell87   5205   6455  531702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell87         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 531726p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6431
-------------------------------------   ---- 
End-of-path arrival time (ps)           6431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52   1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell92   5181   6431  531726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell92         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 531726p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6431
-------------------------------------   ---- 
End-of-path arrival time (ps)           6431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52    1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell102   5181   6431  531726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell102        0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 531728p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6429
-------------------------------------   ---- 
End-of-path arrival time (ps)           6429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56   1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell83   5179   6429  531728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell83         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 531728p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6429
-------------------------------------   ---- 
End-of-path arrival time (ps)           6429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56   1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell91   5179   6429  531728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell91         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 531728p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6429
-------------------------------------   ---- 
End-of-path arrival time (ps)           6429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell56   1250   1250  507182  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell98   5179   6429  531728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell98         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 531750p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6407
-------------------------------------   ---- 
End-of-path arrival time (ps)           6407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52   1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell68   5157   6407  531750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell68         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 531750p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6407
-------------------------------------   ---- 
End-of-path arrival time (ps)           6407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52   1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell94   5157   6407  531750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell94         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 531750p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6407
-------------------------------------   ---- 
End-of-path arrival time (ps)           6407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52   1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell96   5157   6407  531750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell96         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 531751p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6406
-------------------------------------   ---- 
End-of-path arrival time (ps)           6406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell55   1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell59   5156   6406  531751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell59         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 531751p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6406
-------------------------------------   ---- 
End-of-path arrival time (ps)           6406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell55   1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell64   5156   6406  531751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell64         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 531751p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6406
-------------------------------------   ---- 
End-of-path arrival time (ps)           6406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55   1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell88   5156   6406  531751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell88         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 531751p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6406
-------------------------------------   ---- 
End-of-path arrival time (ps)           6406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55    1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell104   5156   6406  531751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell104        0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 531838p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6319
-------------------------------------   ---- 
End-of-path arrival time (ps)           6319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell83   5069   6319  531838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell83         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 531838p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6319
-------------------------------------   ---- 
End-of-path arrival time (ps)           6319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell91   5069   6319  531838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell91         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 531838p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6319
-------------------------------------   ---- 
End-of-path arrival time (ps)           6319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54   1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell98   5069   6319  531838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell98         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \JoyStickADC:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \JoyStickADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 532073p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -5360
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           536307

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4233
-------------------------------------   ---- 
End-of-path arrival time (ps)           4233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:bSAR_SEQ:CtrlReg\/control_1    controlcell1   1210   1210  527744  RISE       1
\JoyStickADC:bSAR_SEQ:ChannelCounter\/load  count7cell     3023   4233  532073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 532092p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6064
-------------------------------------   ---- 
End-of-path arrival time (ps)           6064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53   1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell93   4814   6064  532092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell93         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 532092p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6064
-------------------------------------   ---- 
End-of-path arrival time (ps)           6064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53   1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell97   4814   6064  532092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell97         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 532092p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6064
-------------------------------------   ---- 
End-of-path arrival time (ps)           6064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53    1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell117   4814   6064  532092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell117        0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 532096p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6061
-------------------------------------   ---- 
End-of-path arrival time (ps)           6061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53    1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell112   4811   6061  532096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell112        0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 532136p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6021
-------------------------------------   ---- 
End-of-path arrival time (ps)           6021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53   1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell79   4771   6021  532136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell79         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 532138p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6019
-------------------------------------   ---- 
End-of-path arrival time (ps)           6019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52   1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell93   4769   6019  532138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell93         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 532138p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6019
-------------------------------------   ---- 
End-of-path arrival time (ps)           6019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52   1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell97   4769   6019  532138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell97         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 532138p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6019
-------------------------------------   ---- 
End-of-path arrival time (ps)           6019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52    1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell117   4769   6019  532138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell117        0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 532142p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6015
-------------------------------------   ---- 
End-of-path arrival time (ps)           6015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52    1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell121   4765   6015  532142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell121        0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 532268p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5889
-------------------------------------   ---- 
End-of-path arrival time (ps)           5889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  509898  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell52   3949   5889  532268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 532390p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5767
-------------------------------------   ---- 
End-of-path arrival time (ps)           5767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell121   4517   5767  532390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell121        0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 532530p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5627
-------------------------------------   ---- 
End-of-path arrival time (ps)           5627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell54    1250   1250  505553  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell112   4377   5627  532530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell112        0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 532803p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5354
-------------------------------------   ---- 
End-of-path arrival time (ps)           5354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52   1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell83   4104   5354  532803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell83         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 532803p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5354
-------------------------------------   ---- 
End-of-path arrival time (ps)           5354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52   1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell91   4104   5354  532803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell91         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 532803p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5354
-------------------------------------   ---- 
End-of-path arrival time (ps)           5354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52   1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell98   4104   5354  532803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell98         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 532827p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5329
-------------------------------------   ---- 
End-of-path arrival time (ps)           5329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell52         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell52    1250   1250  506248  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell112   4079   5329  532827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell112        0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 533001p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5155
-------------------------------------   ---- 
End-of-path arrival time (ps)           5155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  509563  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell56   3215   5155  533001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell56         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 533115p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5042
-------------------------------------   ---- 
End-of-path arrival time (ps)           5042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell53   1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell67   3792   5042  533115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell67         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 533115p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5042
-------------------------------------   ---- 
End-of-path arrival time (ps)           5042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53   1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell77   3792   5042  533115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell77         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 533115p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5042
-------------------------------------   ---- 
End-of-path arrival time (ps)           5042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53    1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell101   3792   5042  533115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell101        0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 533115p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5042
-------------------------------------   ---- 
End-of-path arrival time (ps)           5042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53    1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell108   3792   5042  533115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell108        0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 533140p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5017
-------------------------------------   ---- 
End-of-path arrival time (ps)           5017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  509719  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell57   3077   5017  533140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 533147p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell53    1250   1250  509276  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell115   3760   5010  533147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell115        0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 533149p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  509733  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell53   3067   5007  533149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell53         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 533338p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4818
-------------------------------------   ---- 
End-of-path arrival time (ps)           4818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55    1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell121   3568   4818  533338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell121        0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 533344p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55    1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell112   3563   4813  533344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell112        0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 533453p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4704
-------------------------------------   ---- 
End-of-path arrival time (ps)           4704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55   1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell93   3454   4704  533453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell93         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 533453p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4704
-------------------------------------   ---- 
End-of-path arrival time (ps)           4704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55   1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell97   3454   4704  533453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell97         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 533453p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4704
-------------------------------------   ---- 
End-of-path arrival time (ps)           4704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55    1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell117   3454   4704  533453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell117        0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 533457p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4700
-------------------------------------   ---- 
End-of-path arrival time (ps)           4700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55   1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell83   3450   4700  533457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell83         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 533457p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4700
-------------------------------------   ---- 
End-of-path arrival time (ps)           4700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55   1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell91   3450   4700  533457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell91         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 533457p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4700
-------------------------------------   ---- 
End-of-path arrival time (ps)           4700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell55   1250   1250  506642  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell98   3450   4700  533457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell98         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 533645p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4511
-------------------------------------   ---- 
End-of-path arrival time (ps)           4511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57    1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell115   3261   4511  533645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell115        0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 533662p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4495
-------------------------------------   ---- 
End-of-path arrival time (ps)           4495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell57   1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell67   3245   4495  533662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell67         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 533662p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4495
-------------------------------------   ---- 
End-of-path arrival time (ps)           4495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57   1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell77   3245   4495  533662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell77         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 533662p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4495
-------------------------------------   ---- 
End-of-path arrival time (ps)           4495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57    1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell101   3245   4495  533662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell101        0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 533662p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4495
-------------------------------------   ---- 
End-of-path arrival time (ps)           4495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57    1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell108   3245   4495  533662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell108        0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 533665p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell57   1250   1250  510208  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell79   3242   4492  533665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell79         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_62/q
Path End       : \JoyStickADC:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \JoyStickADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 533968p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           541167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7199
-------------------------------------   ---- 
End-of-path arrival time (ps)           7199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_62/clock_0                                             macrocell122        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
Net_62/q                                macrocell122   1250   1250  533968  RISE       1
\JoyStickADC:bSAR_SEQ:EOCSts\/status_0  statuscell1    5949   7199  533968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:EOCSts\/clock                        statuscell1         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \JoyStickADC:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \JoyStickADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 534265p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -2100
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           539567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5302
-------------------------------------   ---- 
End-of-path arrival time (ps)           5302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  534265  RISE       1
\JoyStickADC:bSAR_SEQ:EOCSts\/clk_en      statuscell1    4092   5302  534265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:EOCSts\/clock                        statuscell1         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:nrq_reg\/q
Path End       : Net_62/main_1
Capture Clock  : Net_62/clock_0
Path slack     : 534669p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:nrq_reg\/clock_0                     macrocell124        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:bSAR_SEQ:nrq_reg\/q  macrocell124   1250   1250  534669  RISE       1
Net_62/main_1                     macrocell122   2237   3487  534669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_62/clock_0                                             macrocell122        0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \JoyStickADC:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \JoyStickADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 535192p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -2100
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           539567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4375
-------------------------------------   ---- 
End-of-path arrival time (ps)           4375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:bSAR_SEQ:CtrlReg\/control_0      controlcell1   1210   1210  534265  RISE       1
\JoyStickADC:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     3165   4375  535192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_62/clk_en
Capture Clock  : Net_62/clock_0
Path slack     : 536119p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -2100
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           539567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3447
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  534265  RISE       1
Net_62/clk_en                             macrocell122   2237   3447  536119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_62/clock_0                                             macrocell122        0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \JoyStickADC:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \JoyStickADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 536119p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   541667
- Setup time                                                              -2100
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           539567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3447
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  534265  RISE       1
\JoyStickADC:bSAR_SEQ:nrq_reg\/clk_en     macrocell124   2237   3447  536119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:nrq_reg\/clock_0                     macrocell124        0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3229143p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14667
-------------------------------------   ----- 
End-of-path arrival time (ps)           14667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2    190    190  3229143  RISE       1
\bleUart1:BUART:counter_load_not\/main_2           macrocell3      6733   6923  3229143  RISE       1
\bleUart1:BUART:counter_load_not\/q                macrocell3      3350  10273  3229143  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   4394  14667  3229143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \bleUart1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \bleUart1:BUART:sRX:RxBitCounter\/clock
Path slack     : 3229163p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3244640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15477
-------------------------------------   ----- 
End-of-path arrival time (ps)           15477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_ctrl_mark_last\/q     macrocell25   1250   1250  3229163  RISE       1
\bleUart1:BUART:rx_counter_load\/main_0  macrocell6    7948   9198  3229163  RISE       1
\bleUart1:BUART:rx_counter_load\/q       macrocell6    3350  12548  3229163  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/load   count7cell    2929  15477  3229163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_0\/q
Path End       : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3232323p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3243810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11487
-------------------------------------   ----- 
End-of-path arrival time (ps)           11487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_0\/q                      macrocell38     1250   1250  3232323  RISE       1
\puttyUart1:BUART:counter_load_not\/main_1           macrocell11     4595   5845  3232323  RISE       1
\puttyUart1:BUART:counter_load_not\/q                macrocell11     3350   9195  3232323  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2293  11487  3232323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \puttyUart1:BUART:sTX:TxSts\/status_0
Capture Clock  : \puttyUart1:BUART:sTX:TxSts\/clock
Path slack     : 3232351p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17149
-------------------------------------   ----- 
End-of-path arrival time (ps)           17149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  3232351  RISE       1
\puttyUart1:BUART:tx_status_0\/main_3                 macrocell12     3981   7561  3232351  RISE       1
\puttyUart1:BUART:tx_status_0\/q                      macrocell12     3350  10911  3232351  RISE       1
\puttyUart1:BUART:sTX:TxSts\/status_0                 statusicell3    6239  17149  3232351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:TxSts\/clock                         statusicell3        0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_bitclk_enable\/q
Path End       : \puttyUart1:BUART:rx_state_0\/main_2
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3233054p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13436
-------------------------------------   ----- 
End-of-path arrival time (ps)           13436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_bitclk_enable\/q  macrocell46   1250   1250  3233054  RISE       1
\puttyUart1:BUART:rx_state_0\/main_2   macrocell42  12186  13436  3233054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_bitclk_enable\/q
Path End       : \puttyUart1:BUART:rx_load_fifo\/main_2
Capture Clock  : \puttyUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3233054p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13436
-------------------------------------   ----- 
End-of-path arrival time (ps)           13436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_bitclk_enable\/q   macrocell46   1250   1250  3233054  RISE       1
\puttyUart1:BUART:rx_load_fifo\/main_2  macrocell43  12186  13436  3233054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell43         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_bitclk_enable\/q
Path End       : \puttyUart1:BUART:rx_state_3\/main_2
Capture Clock  : \puttyUart1:BUART:rx_state_3\/clock_0
Path slack     : 3233054p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13436
-------------------------------------   ----- 
End-of-path arrival time (ps)           13436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_bitclk_enable\/q  macrocell46   1250   1250  3233054  RISE       1
\puttyUart1:BUART:rx_state_3\/main_2   macrocell44  12186  13436  3233054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_bitclk_enable\/q
Path End       : \puttyUart1:BUART:rx_status_3\/main_2
Capture Clock  : \puttyUart1:BUART:rx_status_3\/clock_0
Path slack     : 3233054p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13436
-------------------------------------   ----- 
End-of-path arrival time (ps)           13436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_bitclk_enable\/q  macrocell46   1250   1250  3233054  RISE       1
\puttyUart1:BUART:rx_status_3\/main_2  macrocell50  12186  13436  3233054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_bitclk_enable\/q
Path End       : \puttyUart1:BUART:rx_state_2\/main_2
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3233059p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13431
-------------------------------------   ----- 
End-of-path arrival time (ps)           13431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_bitclk_enable\/q  macrocell46   1250   1250  3233054  RISE       1
\puttyUart1:BUART:rx_state_2\/main_2   macrocell45  12181  13431  3233059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \puttyUart1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \puttyUart1:BUART:sRX:RxBitCounter\/clock
Path slack     : 3233232p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3244640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11408
-------------------------------------   ----- 
End-of-path arrival time (ps)           11408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_ctrl_mark_last\/clock_0               macrocell41         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_ctrl_mark_last\/q     macrocell41   1250   1250  3233232  RISE       1
\puttyUart1:BUART:rx_counter_load\/main_0  macrocell14   4558   5808  3233232  RISE       1
\puttyUart1:BUART:rx_counter_load\/q       macrocell14   3350   9158  3233232  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/load   count7cell    2250  11408  3233232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_bitclk_enable\/q
Path End       : \puttyUart1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \puttyUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3233550p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3243990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10440
-------------------------------------   ----- 
End-of-path arrival time (ps)           10440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell46         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_bitclk_enable\/q          macrocell46     1250   1250  3233054  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   9190  10440  3233550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_load_fifo\/q
Path End       : \puttyUart1:BUART:sRX:RxSts\/status_4
Capture Clock  : \puttyUart1:BUART:sRX:RxSts\/clock
Path slack     : 3234666p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14834
-------------------------------------   ----- 
End-of-path arrival time (ps)           14834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell43         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_load_fifo\/q      macrocell43    1250   1250  3234666  RISE       1
\puttyUart1:BUART:rx_status_4\/main_0  macrocell16    7355   8605  3234666  RISE       1
\puttyUart1:BUART:rx_status_4\/q       macrocell16    3350  11955  3234666  RISE       1
\puttyUart1:BUART:sRX:RxSts\/status_4  statusicell4   2879  14834  3234666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxSts\/clock                         statusicell4        0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_0\/q
Path End       : \puttyUart1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \puttyUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3235172p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8818
-------------------------------------   ---- 
End-of-path arrival time (ps)           8818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_0\/q                macrocell42     1250   1250  3233542  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   7568   8818  3235172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \bleUart1:BUART:sTX:TxSts\/status_0
Capture Clock  : \bleUart1:BUART:sTX:TxSts\/clock
Path slack     : 3235746p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13754
-------------------------------------   ----- 
End-of-path arrival time (ps)           13754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3229143  RISE       1
\bleUart1:BUART:tx_status_0\/main_2              macrocell4      7305   7495  3235746  RISE       1
\bleUart1:BUART:tx_status_0\/q                   macrocell4      3350  10845  3235746  RISE       1
\bleUart1:BUART:sTX:TxSts\/status_0              statusicell1    2909  13754  3235746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:TxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \puttyUart1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \puttyUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3235984p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8006
-------------------------------------   ---- 
End-of-path arrival time (ps)           8006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_ctrl_mark_last\/clock_0               macrocell41         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_ctrl_mark_last\/q         macrocell41     1250   1250  3233232  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   6756   8006  3235984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \bleUart1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \bleUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3236635p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7355
-------------------------------------   ---- 
End-of-path arrival time (ps)           7355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell25         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_ctrl_mark_last\/q         macrocell25     1250   1250  3229163  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   6105   7355  3236635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \bleUart1:BUART:rx_state_0\/main_1
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3236725p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9765
-------------------------------------   ---- 
End-of-path arrival time (ps)           9765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_ctrl_mark_last\/q  macrocell25   1250   1250  3229163  RISE       1
\bleUart1:BUART:rx_state_0\/main_1    macrocell26   8515   9765  3236725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \bleUart1:BUART:rx_load_fifo\/main_0
Capture Clock  : \bleUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3236725p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9765
-------------------------------------   ---- 
End-of-path arrival time (ps)           9765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_ctrl_mark_last\/q  macrocell25   1250   1250  3229163  RISE       1
\bleUart1:BUART:rx_load_fifo\/main_0  macrocell27   8515   9765  3236725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \bleUart1:BUART:rx_status_3\/main_1
Capture Clock  : \bleUart1:BUART:rx_status_3\/clock_0
Path slack     : 3236725p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9765
-------------------------------------   ---- 
End-of-path arrival time (ps)           9765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_ctrl_mark_last\/q  macrocell25   1250   1250  3229163  RISE       1
\bleUart1:BUART:rx_status_3\/main_1   macrocell34   8515   9765  3236725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \bleUart1:BUART:rx_state_3\/main_0
Capture Clock  : \bleUart1:BUART:rx_state_3\/clock_0
Path slack     : 3237292p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9198
-------------------------------------   ---- 
End-of-path arrival time (ps)           9198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_ctrl_mark_last\/q  macrocell25   1250   1250  3229163  RISE       1
\bleUart1:BUART:rx_state_3\/main_0    macrocell28   7948   9198  3237292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \bleUart1:BUART:rx_state_2\/main_1
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3237292p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9198
-------------------------------------   ---- 
End-of-path arrival time (ps)           9198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_ctrl_mark_last\/q  macrocell25   1250   1250  3229163  RISE       1
\bleUart1:BUART:rx_state_2\/main_1    macrocell29   7948   9198  3237292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \bleUart1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \bleUart1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3237292p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9198
-------------------------------------   ---- 
End-of-path arrival time (ps)           9198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell25         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_ctrl_mark_last\/q        macrocell25   1250   1250  3229163  RISE       1
\bleUart1:BUART:rx_state_stop1_reg\/main_0  macrocell31   7948   9198  3237292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_stop1_reg\/clock_0                macrocell31         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \bleUart1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \bleUart1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3237318p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6672
-------------------------------------   ---- 
End-of-path arrival time (ps)           6672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3229143  RISE       1
\bleUart1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   6482   6672  3237318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \bleUart1:BUART:sRX:RxSts\/status_4
Capture Clock  : \bleUart1:BUART:sRX:RxSts\/clock
Path slack     : 3237364p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12136
-------------------------------------   ----- 
End-of-path arrival time (ps)           12136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  3237364  RISE       1
\bleUart1:BUART:rx_status_4\/main_1                 macrocell8      2315   5895  3237364  RISE       1
\bleUart1:BUART:rx_status_4\/q                      macrocell8      3350   9245  3237364  RISE       1
\bleUart1:BUART:sRX:RxSts\/status_4                 statusicell2    2891  12136  3237364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \puttyUart1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \puttyUart1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3237694p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6296
-------------------------------------   ---- 
End-of-path arrival time (ps)           6296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3234185  RISE       1
\puttyUart1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   6106   6296  3237694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_load_fifo\/q
Path End       : \puttyUart1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \puttyUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3237735p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3130
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9135
-------------------------------------   ---- 
End-of-path arrival time (ps)           9135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell43         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_load_fifo\/q            macrocell43     1250   1250  3234666  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   7885   9135  3237735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_1\/q
Path End       : \puttyUart1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \puttyUart1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3238240p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5750
-------------------------------------   ---- 
End-of-path arrival time (ps)           5750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_1\/q                macrocell37     1250   1250  3232492  RISE       1
\puttyUart1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   4500   5750  3238240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_0\/q
Path End       : \puttyUart1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \puttyUart1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3238249p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5741
-------------------------------------   ---- 
End-of-path arrival time (ps)           5741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_0\/q                macrocell38     1250   1250  3232323  RISE       1
\puttyUart1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   4491   5741  3238249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \bleUart1:BUART:tx_state_0\/main_3
Capture Clock  : \bleUart1:BUART:tx_state_0\/clock_0
Path slack     : 3238534p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7956
-------------------------------------   ---- 
End-of-path arrival time (ps)           7956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  3235835  RISE       1
\bleUart1:BUART:tx_state_0\/main_3                  macrocell22     4376   7956  3238534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_2
Path End       : \puttyUart1:BUART:pollcount_0\/main_0
Capture Clock  : \puttyUart1:BUART:pollcount_0\/clock_0
Path slack     : 3238574p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7916
-------------------------------------   ---- 
End-of-path arrival time (ps)           7916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3238574  RISE       1
\puttyUart1:BUART:pollcount_0\/main_0        macrocell49   5976   7916  3238574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_0\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : \bleUart1:BUART:rx_state_0\/main_6
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3238576p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7914
-------------------------------------   ---- 
End-of-path arrival time (ps)           7914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN3_1/q                          macrocell32   1250   1250  3235218  RISE       1
\bleUart1:BUART:rx_state_0\/main_6  macrocell26   6664   7914  3238576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : \bleUart1:BUART:rx_status_3\/main_6
Capture Clock  : \bleUart1:BUART:rx_status_3\/clock_0
Path slack     : 3238576p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7914
-------------------------------------   ---- 
End-of-path arrival time (ps)           7914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN3_1/q                           macrocell32   1250   1250  3235218  RISE       1
\bleUart1:BUART:rx_status_3\/main_6  macrocell34   6664   7914  3238576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_0
Path End       : \puttyUart1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \puttyUart1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3238734p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7756
-------------------------------------   ---- 
End-of-path arrival time (ps)           7756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  3238734  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/main_2   macrocell46   5816   7756  3238734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell46         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_1\/q
Path End       : \bleUart1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \bleUart1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3238750p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5240
-------------------------------------   ---- 
End-of-path arrival time (ps)           5240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_1\/q                macrocell21     1250   1250  3231736  RISE       1
\bleUart1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3990   5240  3238750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_0\/q
Path End       : \bleUart1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \bleUart1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3238877p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5113
-------------------------------------   ---- 
End-of-path arrival time (ps)           5113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_0\/q                macrocell22     1250   1250  3231865  RISE       1
\bleUart1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3863   5113  3238877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \bleUart1:BUART:tx_state_1\/main_2
Capture Clock  : \bleUart1:BUART:tx_state_1\/clock_0
Path slack     : 3238995p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7495
-------------------------------------   ---- 
End-of-path arrival time (ps)           7495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3229143  RISE       1
\bleUart1:BUART:tx_state_1\/main_2               macrocell21     7305   7495  3238995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \bleUart1:BUART:tx_state_2\/main_2
Capture Clock  : \bleUart1:BUART:tx_state_2\/clock_0
Path slack     : 3238995p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7495
-------------------------------------   ---- 
End-of-path arrival time (ps)           7495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3229143  RISE       1
\bleUart1:BUART:tx_state_2\/main_2               macrocell23     7305   7495  3238995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \bleUart1:BUART:tx_bitclk\/main_2
Capture Clock  : \bleUart1:BUART:tx_bitclk\/clock_0
Path slack     : 3238995p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7495
-------------------------------------   ---- 
End-of-path arrival time (ps)           7495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3229143  RISE       1
\bleUart1:BUART:tx_bitclk\/main_2                macrocell24     7305   7495  3238995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_bitclk\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_2
Path End       : \puttyUart1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \puttyUart1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3239140p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7350
-------------------------------------   ---- 
End-of-path arrival time (ps)           7350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3238574  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/main_0   macrocell46   5410   7350  3239140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell46         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \puttyUart1:BUART:txn\/main_3
Capture Clock  : \puttyUart1:BUART:txn\/clock_0
Path slack     : 3239203p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7287
-------------------------------------   ---- 
End-of-path arrival time (ps)           7287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  3239203  RISE       1
\puttyUart1:BUART:txn\/main_3                macrocell36     2917   7287  3239203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:txn\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \bleUart1:BUART:txn\/main_3
Capture Clock  : \bleUart1:BUART:txn\/clock_0
Path slack     : 3239204p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7286
-------------------------------------   ---- 
End-of-path arrival time (ps)           7286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  3239204  RISE       1
\bleUart1:BUART:txn\/main_3                macrocell20     2916   7286  3239204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:txn\/clock_0                               macrocell20         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_0\/q
Path End       : \bleUart1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \bleUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3239234p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_0\/q                macrocell26     1250   1250  3234526  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3506   4756  3239234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:pollcount_0\/q
Path End       : \puttyUart1:BUART:rx_state_0\/main_10
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3239246p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7244
-------------------------------------   ---- 
End-of-path arrival time (ps)           7244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_0\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:pollcount_0\/q       macrocell49   1250   1250  3230916  RISE       1
\puttyUart1:BUART:rx_state_0\/main_10  macrocell42   5994   7244  3239246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:pollcount_0\/q
Path End       : \puttyUart1:BUART:rx_status_3\/main_7
Capture Clock  : \puttyUart1:BUART:rx_status_3\/clock_0
Path slack     : 3239246p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7244
-------------------------------------   ---- 
End-of-path arrival time (ps)           7244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_0\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:pollcount_0\/q       macrocell49   1250   1250  3230916  RISE       1
\puttyUart1:BUART:rx_status_3\/main_7  macrocell50   5994   7244  3239246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \puttyUart1:BUART:tx_state_0\/main_3
Capture Clock  : \puttyUart1:BUART:tx_state_0\/clock_0
Path slack     : 3239481p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7009
-------------------------------------   ---- 
End-of-path arrival time (ps)           7009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  3232351  RISE       1
\puttyUart1:BUART:tx_state_0\/main_3                  macrocell38     3429   7009  3239481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_0\/q
Path End       : \puttyUart1:BUART:rx_state_0\/main_1
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3239490p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7000
-------------------------------------   ---- 
End-of-path arrival time (ps)           7000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_0\/q       macrocell42   1250   1250  3233542  RISE       1
\puttyUart1:BUART:rx_state_0\/main_1  macrocell42   5750   7000  3239490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_0\/q
Path End       : \puttyUart1:BUART:rx_load_fifo\/main_1
Capture Clock  : \puttyUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3239490p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7000
-------------------------------------   ---- 
End-of-path arrival time (ps)           7000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_0\/q         macrocell42   1250   1250  3233542  RISE       1
\puttyUart1:BUART:rx_load_fifo\/main_1  macrocell43   5750   7000  3239490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell43         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_0\/q
Path End       : \puttyUart1:BUART:rx_state_3\/main_1
Capture Clock  : \puttyUart1:BUART:rx_state_3\/clock_0
Path slack     : 3239490p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7000
-------------------------------------   ---- 
End-of-path arrival time (ps)           7000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_0\/q       macrocell42   1250   1250  3233542  RISE       1
\puttyUart1:BUART:rx_state_3\/main_1  macrocell44   5750   7000  3239490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_0\/q
Path End       : \puttyUart1:BUART:rx_status_3\/main_1
Capture Clock  : \puttyUart1:BUART:rx_status_3\/clock_0
Path slack     : 3239490p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7000
-------------------------------------   ---- 
End-of-path arrival time (ps)           7000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_0\/q        macrocell42   1250   1250  3233542  RISE       1
\puttyUart1:BUART:rx_status_3\/main_1  macrocell50   5750   7000  3239490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \bleUart1:BUART:tx_state_0\/main_2
Capture Clock  : \bleUart1:BUART:tx_state_0\/clock_0
Path slack     : 3239567p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6923
-------------------------------------   ---- 
End-of-path arrival time (ps)           6923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3229143  RISE       1
\bleUart1:BUART:tx_state_0\/main_2               macrocell22     6733   6923  3239567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_1
Path End       : \puttyUart1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \puttyUart1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3239757p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6733
-------------------------------------   ---- 
End-of-path arrival time (ps)           6733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3239757  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/main_1   macrocell46   4793   6733  3239757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell46         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_1
Path End       : \puttyUart1:BUART:pollcount_0\/main_1
Capture Clock  : \puttyUart1:BUART:pollcount_0\/clock_0
Path slack     : 3239766p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6724
-------------------------------------   ---- 
End-of-path arrival time (ps)           6724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3239757  RISE       1
\puttyUart1:BUART:pollcount_0\/main_1        macrocell49   4784   6724  3239766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_0\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_1\/q
Path End       : \puttyUart1:BUART:tx_bitclk\/main_0
Capture Clock  : \puttyUart1:BUART:tx_bitclk\/clock_0
Path slack     : 3239816p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6674
-------------------------------------   ---- 
End-of-path arrival time (ps)           6674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_1\/q      macrocell37   1250   1250  3232492  RISE       1
\puttyUart1:BUART:tx_bitclk\/main_0  macrocell40   5424   6674  3239816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_bitclk\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:pollcount_0\/q
Path End       : \puttyUart1:BUART:pollcount_1\/main_4
Capture Clock  : \puttyUart1:BUART:pollcount_1\/clock_0
Path slack     : 3240145p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6345
-------------------------------------   ---- 
End-of-path arrival time (ps)           6345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_0\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:pollcount_0\/q       macrocell49   1250   1250  3230916  RISE       1
\puttyUart1:BUART:pollcount_1\/main_4  macrocell48   5095   6345  3240145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_1\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \puttyUart1:BUART:rx_state_0\/main_0
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3240158p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6332
-------------------------------------   ---- 
End-of-path arrival time (ps)           6332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_ctrl_mark_last\/clock_0               macrocell41         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_ctrl_mark_last\/q  macrocell41   1250   1250  3233232  RISE       1
\puttyUart1:BUART:rx_state_0\/main_0    macrocell42   5082   6332  3240158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \puttyUart1:BUART:rx_load_fifo\/main_0
Capture Clock  : \puttyUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3240158p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6332
-------------------------------------   ---- 
End-of-path arrival time (ps)           6332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_ctrl_mark_last\/clock_0               macrocell41         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_ctrl_mark_last\/q  macrocell41   1250   1250  3233232  RISE       1
\puttyUart1:BUART:rx_load_fifo\/main_0  macrocell43   5082   6332  3240158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell43         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \puttyUart1:BUART:rx_state_3\/main_0
Capture Clock  : \puttyUart1:BUART:rx_state_3\/clock_0
Path slack     : 3240158p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6332
-------------------------------------   ---- 
End-of-path arrival time (ps)           6332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_ctrl_mark_last\/clock_0               macrocell41         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_ctrl_mark_last\/q  macrocell41   1250   1250  3233232  RISE       1
\puttyUart1:BUART:rx_state_3\/main_0    macrocell44   5082   6332  3240158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \puttyUart1:BUART:rx_status_3\/main_0
Capture Clock  : \puttyUart1:BUART:rx_status_3\/clock_0
Path slack     : 3240158p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6332
-------------------------------------   ---- 
End-of-path arrival time (ps)           6332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_ctrl_mark_last\/clock_0               macrocell41         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_ctrl_mark_last\/q  macrocell41   1250   1250  3233232  RISE       1
\puttyUart1:BUART:rx_status_3\/main_0   macrocell50   5082   6332  3240158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \puttyUart1:BUART:tx_state_1\/main_2
Capture Clock  : \puttyUart1:BUART:tx_state_1\/clock_0
Path slack     : 3240195p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6295
-------------------------------------   ---- 
End-of-path arrival time (ps)           6295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3234185  RISE       1
\puttyUart1:BUART:tx_state_1\/main_2               macrocell37     6105   6295  3240195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \puttyUart1:BUART:tx_state_0\/main_2
Capture Clock  : \puttyUart1:BUART:tx_state_0\/clock_0
Path slack     : 3240195p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6295
-------------------------------------   ---- 
End-of-path arrival time (ps)           6295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3234185  RISE       1
\puttyUart1:BUART:tx_state_0\/main_2               macrocell38     6105   6295  3240195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \puttyUart1:BUART:tx_state_2\/main_2
Capture Clock  : \puttyUart1:BUART:tx_state_2\/clock_0
Path slack     : 3240195p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6295
-------------------------------------   ---- 
End-of-path arrival time (ps)           6295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3234185  RISE       1
\puttyUart1:BUART:tx_state_2\/main_2               macrocell39     6105   6295  3240195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \bleUart1:BUART:txn\/main_5
Capture Clock  : \bleUart1:BUART:txn\/clock_0
Path slack     : 3240410p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6080
-------------------------------------   ---- 
End-of-path arrival time (ps)           6080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  3240410  RISE       1
\bleUart1:BUART:txn\/main_5                      macrocell20     5890   6080  3240410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:txn\/clock_0                               macrocell20         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_bitclk_enable\/q
Path End       : \bleUart1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \bleUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3240413p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3577
-------------------------------------   ---- 
End-of-path arrival time (ps)           3577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell30         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_bitclk_enable\/q          macrocell30     1250   1250  3240413  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   2327   3577  3240413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_bitclk_enable\/q
Path End       : \bleUart1:BUART:rx_state_0\/main_3
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3240449p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6041
-------------------------------------   ---- 
End-of-path arrival time (ps)           6041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_bitclk_enable\/q  macrocell30   1250   1250  3240413  RISE       1
\bleUart1:BUART:rx_state_0\/main_3   macrocell26   4791   6041  3240449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_bitclk_enable\/q
Path End       : \bleUart1:BUART:rx_load_fifo\/main_2
Capture Clock  : \bleUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3240449p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6041
-------------------------------------   ---- 
End-of-path arrival time (ps)           6041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_bitclk_enable\/q   macrocell30   1250   1250  3240413  RISE       1
\bleUart1:BUART:rx_load_fifo\/main_2  macrocell27   4791   6041  3240449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_bitclk_enable\/q
Path End       : \bleUart1:BUART:rx_status_3\/main_3
Capture Clock  : \bleUart1:BUART:rx_status_3\/clock_0
Path slack     : 3240449p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6041
-------------------------------------   ---- 
End-of-path arrival time (ps)           6041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_bitclk_enable\/q  macrocell30   1250   1250  3240413  RISE       1
\bleUart1:BUART:rx_status_3\/main_3  macrocell34   4791   6041  3240449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_0\/q
Path End       : \puttyUart1:BUART:tx_bitclk\/main_1
Capture Clock  : \puttyUart1:BUART:tx_bitclk\/clock_0
Path slack     : 3240633p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5857
-------------------------------------   ---- 
End-of-path arrival time (ps)           5857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_0\/q      macrocell38   1250   1250  3232323  RISE       1
\puttyUart1:BUART:tx_bitclk\/main_1  macrocell40   4607   5857  3240633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_bitclk\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_0\/q
Path End       : \puttyUart1:BUART:txn\/main_2
Capture Clock  : \puttyUart1:BUART:txn\/clock_0
Path slack     : 3240645p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5845
-------------------------------------   ---- 
End-of-path arrival time (ps)           5845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_0\/q  macrocell38   1250   1250  3232323  RISE       1
\puttyUart1:BUART:txn\/main_2    macrocell36   4595   5845  3240645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:txn\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:pollcount_1\/q
Path End       : \puttyUart1:BUART:rx_state_0\/main_8
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3240658p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5832
-------------------------------------   ---- 
End-of-path arrival time (ps)           5832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_1\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:pollcount_1\/q      macrocell48   1250   1250  3232608  RISE       1
\puttyUart1:BUART:rx_state_0\/main_8  macrocell42   4582   5832  3240658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:pollcount_1\/q
Path End       : \puttyUart1:BUART:rx_status_3\/main_5
Capture Clock  : \puttyUart1:BUART:rx_status_3\/clock_0
Path slack     : 3240658p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5832
-------------------------------------   ---- 
End-of-path arrival time (ps)           5832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_1\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:pollcount_1\/q       macrocell48   1250   1250  3232608  RISE       1
\puttyUart1:BUART:rx_status_3\/main_5  macrocell50   4582   5832  3240658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \puttyUart1:BUART:rx_state_2\/main_0
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3240682p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5808
-------------------------------------   ---- 
End-of-path arrival time (ps)           5808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_ctrl_mark_last\/clock_0               macrocell41         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_ctrl_mark_last\/q  macrocell41   1250   1250  3233232  RISE       1
\puttyUart1:BUART:rx_state_2\/main_0    macrocell45   4558   5808  3240682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \puttyUart1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \puttyUart1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3240682p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5808
-------------------------------------   ---- 
End-of-path arrival time (ps)           5808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_ctrl_mark_last\/clock_0               macrocell41         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_ctrl_mark_last\/q        macrocell41   1250   1250  3233232  RISE       1
\puttyUart1:BUART:rx_state_stop1_reg\/main_0  macrocell47   4558   5808  3240682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_stop1_reg\/clock_0              macrocell47         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \bleUart1:BUART:rx_state_0\/main_7
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3240730p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5760
-------------------------------------   ---- 
End-of-path arrival time (ps)           5760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN3_0/q                          macrocell33   1250   1250  3236441  RISE       1
\bleUart1:BUART:rx_state_0\/main_7  macrocell26   4510   5760  3240730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \bleUart1:BUART:rx_status_3\/main_7
Capture Clock  : \bleUart1:BUART:rx_status_3\/clock_0
Path slack     : 3240730p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5760
-------------------------------------   ---- 
End-of-path arrival time (ps)           5760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN3_0/q                           macrocell33   1250   1250  3236441  RISE       1
\bleUart1:BUART:rx_status_3\/main_7  macrocell34   4510   5760  3240730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_1\/q
Path End       : \puttyUart1:BUART:txn\/main_1
Capture Clock  : \puttyUart1:BUART:txn\/clock_0
Path slack     : 3240815p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5675
-------------------------------------   ---- 
End-of-path arrival time (ps)           5675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_1\/q  macrocell37   1250   1250  3232492  RISE       1
\puttyUart1:BUART:txn\/main_1    macrocell36   4425   5675  3240815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:txn\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : MODIN3_1/main_3
Capture Clock  : MODIN3_1/clock_0
Path slack     : 3240844p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5646
-------------------------------------   ---- 
End-of-path arrival time (ps)           5646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell32         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN3_1/q       macrocell32   1250   1250  3235218  RISE       1
MODIN3_1/main_3  macrocell32   4396   5646  3240844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \bleUart1:BUART:tx_state_1\/main_4
Capture Clock  : \bleUart1:BUART:tx_state_1\/clock_0
Path slack     : 3240981p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5509
-------------------------------------   ---- 
End-of-path arrival time (ps)           5509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  3240410  RISE       1
\bleUart1:BUART:tx_state_1\/main_4               macrocell21     5319   5509  3240981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \bleUart1:BUART:tx_state_2\/main_4
Capture Clock  : \bleUart1:BUART:tx_state_2\/clock_0
Path slack     : 3240981p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5509
-------------------------------------   ---- 
End-of-path arrival time (ps)           5509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  3240410  RISE       1
\bleUart1:BUART:tx_state_2\/main_4               macrocell23     5319   5509  3240981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_0\/q
Path End       : \puttyUart1:BUART:rx_state_2\/main_1
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3240992p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5498
-------------------------------------   ---- 
End-of-path arrival time (ps)           5498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_0\/q       macrocell42   1250   1250  3233542  RISE       1
\puttyUart1:BUART:rx_state_2\/main_1  macrocell45   4248   5498  3240992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_0\/q
Path End       : \puttyUart1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \puttyUart1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3240992p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5498
-------------------------------------   ---- 
End-of-path arrival time (ps)           5498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_0\/q               macrocell42   1250   1250  3233542  RISE       1
\puttyUart1:BUART:rx_state_stop1_reg\/main_1  macrocell47   4248   5498  3240992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_stop1_reg\/clock_0              macrocell47         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_bitclk_enable\/q
Path End       : \bleUart1:BUART:rx_state_3\/main_2
Capture Clock  : \bleUart1:BUART:rx_state_3\/clock_0
Path slack     : 3241013p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5477
-------------------------------------   ---- 
End-of-path arrival time (ps)           5477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_bitclk_enable\/q  macrocell30   1250   1250  3240413  RISE       1
\bleUart1:BUART:rx_state_3\/main_2   macrocell28   4227   5477  3241013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_bitclk_enable\/q
Path End       : \bleUart1:BUART:rx_state_2\/main_3
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3241013p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5477
-------------------------------------   ---- 
End-of-path arrival time (ps)           5477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_bitclk_enable\/q  macrocell30   1250   1250  3240413  RISE       1
\bleUart1:BUART:rx_state_2\/main_3   macrocell29   4227   5477  3241013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_load_fifo\/q
Path End       : \bleUart1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \bleUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3241253p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5617
-------------------------------------   ---- 
End-of-path arrival time (ps)           5617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_load_fifo\/q            macrocell27     1250   1250  3238206  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4367   5617  3241253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_5
Path End       : \bleUart1:BUART:rx_state_3\/main_6
Capture Clock  : \bleUart1:BUART:rx_state_3\/clock_0
Path slack     : 3241297p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5193
-------------------------------------   ---- 
End-of-path arrival time (ps)           5193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241297  RISE       1
\bleUart1:BUART:rx_state_3\/main_6         macrocell28   3253   5193  3241297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_5
Path End       : \bleUart1:BUART:rx_state_2\/main_8
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3241297p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5193
-------------------------------------   ---- 
End-of-path arrival time (ps)           5193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241297  RISE       1
\bleUart1:BUART:rx_state_2\/main_8         macrocell29   3253   5193  3241297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_5
Path End       : \bleUart1:BUART:rx_state_0\/main_9
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3241302p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5188
-------------------------------------   ---- 
End-of-path arrival time (ps)           5188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241297  RISE       1
\bleUart1:BUART:rx_state_0\/main_9         macrocell26   3248   5188  3241302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_5
Path End       : \bleUart1:BUART:rx_load_fifo\/main_6
Capture Clock  : \bleUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3241302p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5188
-------------------------------------   ---- 
End-of-path arrival time (ps)           5188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241297  RISE       1
\bleUart1:BUART:rx_load_fifo\/main_6       macrocell27   3248   5188  3241302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_1
Path End       : \puttyUart1:BUART:pollcount_1\/main_1
Capture Clock  : \puttyUart1:BUART:pollcount_1\/clock_0
Path slack     : 3241424p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5066
-------------------------------------   ---- 
End-of-path arrival time (ps)           5066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3239757  RISE       1
\puttyUart1:BUART:pollcount_1\/main_1        macrocell48   3126   5066  3241424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_1\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_4
Path End       : \bleUart1:BUART:rx_state_3\/main_7
Capture Clock  : \bleUart1:BUART:rx_state_3\/clock_0
Path slack     : 3241428p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241428  RISE       1
\bleUart1:BUART:rx_state_3\/main_7         macrocell28   3122   5062  3241428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_4
Path End       : \bleUart1:BUART:rx_state_2\/main_9
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3241428p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241428  RISE       1
\bleUart1:BUART:rx_state_2\/main_9         macrocell29   3122   5062  3241428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_4
Path End       : \bleUart1:BUART:rx_state_0\/main_10
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3241436p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5054
-------------------------------------   ---- 
End-of-path arrival time (ps)           5054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241428  RISE       1
\bleUart1:BUART:rx_state_0\/main_10        macrocell26   3114   5054  3241436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_4
Path End       : \bleUart1:BUART:rx_load_fifo\/main_7
Capture Clock  : \bleUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3241436p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5054
-------------------------------------   ---- 
End-of-path arrival time (ps)           5054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241428  RISE       1
\bleUart1:BUART:rx_load_fifo\/main_7       macrocell27   3114   5054  3241436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_6
Path End       : \bleUart1:BUART:rx_state_3\/main_5
Capture Clock  : \bleUart1:BUART:rx_state_3\/clock_0
Path slack     : 3241437p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241437  RISE       1
\bleUart1:BUART:rx_state_3\/main_5         macrocell28   3113   5053  3241437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_6
Path End       : \bleUart1:BUART:rx_state_2\/main_7
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3241437p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241437  RISE       1
\bleUart1:BUART:rx_state_2\/main_7         macrocell29   3113   5053  3241437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_6
Path End       : \bleUart1:BUART:rx_state_0\/main_8
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3241452p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5038
-------------------------------------   ---- 
End-of-path arrival time (ps)           5038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241437  RISE       1
\bleUart1:BUART:rx_state_0\/main_8         macrocell26   3098   5038  3241452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_6
Path End       : \bleUart1:BUART:rx_load_fifo\/main_5
Capture Clock  : \bleUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3241452p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5038
-------------------------------------   ---- 
End-of-path arrival time (ps)           5038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241437  RISE       1
\bleUart1:BUART:rx_load_fifo\/main_5       macrocell27   3098   5038  3241452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_2\/q
Path End       : \puttyUart1:BUART:tx_bitclk\/main_3
Capture Clock  : \puttyUart1:BUART:tx_bitclk\/clock_0
Path slack     : 3241546p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4944
-------------------------------------   ---- 
End-of-path arrival time (ps)           4944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_2\/q      macrocell39   1250   1250  3233234  RISE       1
\puttyUart1:BUART:tx_bitclk\/main_3  macrocell40   3694   4944  3241546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_bitclk\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_2\/q
Path End       : \puttyUart1:BUART:txn\/main_4
Capture Clock  : \puttyUart1:BUART:txn\/clock_0
Path slack     : 3241557p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4933
-------------------------------------   ---- 
End-of-path arrival time (ps)           4933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_2\/q  macrocell39   1250   1250  3233234  RISE       1
\puttyUart1:BUART:txn\/main_4    macrocell36   3683   4933  3241557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:txn\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_2
Path End       : \puttyUart1:BUART:pollcount_1\/main_0
Capture Clock  : \puttyUart1:BUART:pollcount_1\/clock_0
Path slack     : 3241713p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4777
-------------------------------------   ---- 
End-of-path arrival time (ps)           4777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3238574  RISE       1
\puttyUart1:BUART:pollcount_1\/main_0        macrocell48   2837   4777  3241713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_1\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_1\/q
Path End       : \puttyUart1:BUART:tx_state_1\/main_0
Capture Clock  : \puttyUart1:BUART:tx_state_1\/clock_0
Path slack     : 3241730p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_1\/q       macrocell37   1250   1250  3232492  RISE       1
\puttyUart1:BUART:tx_state_1\/main_0  macrocell37   3510   4760  3241730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_1\/q
Path End       : \puttyUart1:BUART:tx_state_0\/main_0
Capture Clock  : \puttyUart1:BUART:tx_state_0\/clock_0
Path slack     : 3241730p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_1\/q       macrocell37   1250   1250  3232492  RISE       1
\puttyUart1:BUART:tx_state_0\/main_0  macrocell38   3510   4760  3241730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_1\/q
Path End       : \puttyUart1:BUART:tx_state_2\/main_0
Capture Clock  : \puttyUart1:BUART:tx_state_2\/clock_0
Path slack     : 3241730p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_1\/q       macrocell37   1250   1250  3232492  RISE       1
\puttyUart1:BUART:tx_state_2\/main_0  macrocell39   3510   4760  3241730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_0\/q
Path End       : \puttyUart1:BUART:tx_state_1\/main_1
Capture Clock  : \puttyUart1:BUART:tx_state_1\/clock_0
Path slack     : 3241734p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_0\/q       macrocell38   1250   1250  3232323  RISE       1
\puttyUart1:BUART:tx_state_1\/main_1  macrocell37   3506   4756  3241734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_0\/q
Path End       : \puttyUart1:BUART:tx_state_0\/main_1
Capture Clock  : \puttyUart1:BUART:tx_state_0\/clock_0
Path slack     : 3241734p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_0\/q       macrocell38   1250   1250  3232323  RISE       1
\puttyUart1:BUART:tx_state_0\/main_1  macrocell38   3506   4756  3241734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_0\/q
Path End       : \puttyUart1:BUART:tx_state_2\/main_1
Capture Clock  : \puttyUart1:BUART:tx_state_2\/clock_0
Path slack     : 3241734p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_0\/q       macrocell38   1250   1250  3232323  RISE       1
\puttyUart1:BUART:tx_state_2\/main_1  macrocell39   3506   4756  3241734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:pollcount_0\/q
Path End       : \puttyUart1:BUART:pollcount_0\/main_3
Capture Clock  : \puttyUart1:BUART:pollcount_0\/clock_0
Path slack     : 3241803p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4687
-------------------------------------   ---- 
End-of-path arrival time (ps)           4687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_0\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:pollcount_0\/q       macrocell49   1250   1250  3230916  RISE       1
\puttyUart1:BUART:pollcount_0\/main_3  macrocell49   3437   4687  3241803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_0\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_5
Path End       : \puttyUart1:BUART:rx_state_0\/main_6
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3241845p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241845  RISE       1
\puttyUart1:BUART:rx_state_0\/main_6         macrocell42   2705   4645  3241845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_5
Path End       : \puttyUart1:BUART:rx_load_fifo\/main_6
Capture Clock  : \puttyUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3241845p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241845  RISE       1
\puttyUart1:BUART:rx_load_fifo\/main_6       macrocell43   2705   4645  3241845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell43         0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_5
Path End       : \puttyUart1:BUART:rx_state_3\/main_6
Capture Clock  : \puttyUart1:BUART:rx_state_3\/clock_0
Path slack     : 3241845p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241845  RISE       1
\puttyUart1:BUART:rx_state_3\/main_6         macrocell44   2705   4645  3241845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_5
Path End       : \puttyUart1:BUART:rx_state_2\/main_6
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3241850p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241845  RISE       1
\puttyUart1:BUART:rx_state_2\/main_6         macrocell45   2700   4640  3241850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_bitclk\/q
Path End       : \puttyUart1:BUART:tx_state_1\/main_5
Capture Clock  : \puttyUart1:BUART:tx_state_1\/clock_0
Path slack     : 3241861p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_bitclk\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_bitclk\/q        macrocell40   1250   1250  3241861  RISE       1
\puttyUart1:BUART:tx_state_1\/main_5  macrocell37   3379   4629  3241861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_bitclk\/q
Path End       : \puttyUart1:BUART:tx_state_0\/main_5
Capture Clock  : \puttyUart1:BUART:tx_state_0\/clock_0
Path slack     : 3241861p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_bitclk\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_bitclk\/q        macrocell40   1250   1250  3241861  RISE       1
\puttyUart1:BUART:tx_state_0\/main_5  macrocell38   3379   4629  3241861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_bitclk\/q
Path End       : \puttyUart1:BUART:tx_state_2\/main_5
Capture Clock  : \puttyUart1:BUART:tx_state_2\/clock_0
Path slack     : 3241861p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_bitclk\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_bitclk\/q        macrocell40   1250   1250  3241861  RISE       1
\puttyUart1:BUART:tx_state_2\/main_5  macrocell39   3379   4629  3241861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_status_3\/q
Path End       : \puttyUart1:BUART:sRX:RxSts\/status_3
Capture Clock  : \puttyUart1:BUART:sRX:RxSts\/clock
Path slack     : 3241890p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3249500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7610
-------------------------------------   ---- 
End-of-path arrival time (ps)           7610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_status_3\/q       macrocell50    1250   1250  3241890  RISE       1
\puttyUart1:BUART:sRX:RxSts\/status_3  statusicell4   6360   7610  3241890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxSts\/clock                         statusicell4        0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_4
Path End       : \puttyUart1:BUART:rx_state_0\/main_7
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3241973p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4517
-------------------------------------   ---- 
End-of-path arrival time (ps)           4517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241973  RISE       1
\puttyUart1:BUART:rx_state_0\/main_7         macrocell42   2577   4517  3241973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_4
Path End       : \puttyUart1:BUART:rx_load_fifo\/main_7
Capture Clock  : \puttyUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3241973p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4517
-------------------------------------   ---- 
End-of-path arrival time (ps)           4517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241973  RISE       1
\puttyUart1:BUART:rx_load_fifo\/main_7       macrocell43   2577   4517  3241973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell43         0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_4
Path End       : \puttyUart1:BUART:rx_state_3\/main_7
Capture Clock  : \puttyUart1:BUART:rx_state_3\/clock_0
Path slack     : 3241973p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4517
-------------------------------------   ---- 
End-of-path arrival time (ps)           4517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241973  RISE       1
\puttyUart1:BUART:rx_state_3\/main_7         macrocell44   2577   4517  3241973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:pollcount_1\/q
Path End       : \puttyUart1:BUART:pollcount_1\/main_2
Capture Clock  : \puttyUart1:BUART:pollcount_1\/clock_0
Path slack     : 3241975p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4515
-------------------------------------   ---- 
End-of-path arrival time (ps)           4515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_1\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:pollcount_1\/q       macrocell48   1250   1250  3232608  RISE       1
\puttyUart1:BUART:pollcount_1\/main_2  macrocell48   3265   4515  3241975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_1\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_6
Path End       : \puttyUart1:BUART:rx_state_0\/main_5
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3241981p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4509
-------------------------------------   ---- 
End-of-path arrival time (ps)           4509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241981  RISE       1
\puttyUart1:BUART:rx_state_0\/main_5         macrocell42   2569   4509  3241981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_6
Path End       : \puttyUart1:BUART:rx_load_fifo\/main_5
Capture Clock  : \puttyUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3241981p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4509
-------------------------------------   ---- 
End-of-path arrival time (ps)           4509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241981  RISE       1
\puttyUart1:BUART:rx_load_fifo\/main_5       macrocell43   2569   4509  3241981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell43         0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_6
Path End       : \puttyUart1:BUART:rx_state_3\/main_5
Capture Clock  : \puttyUart1:BUART:rx_state_3\/clock_0
Path slack     : 3241981p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4509
-------------------------------------   ---- 
End-of-path arrival time (ps)           4509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241981  RISE       1
\puttyUart1:BUART:rx_state_3\/main_5         macrocell44   2569   4509  3241981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_4
Path End       : \puttyUart1:BUART:rx_state_2\/main_7
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3241982p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4508
-------------------------------------   ---- 
End-of-path arrival time (ps)           4508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241973  RISE       1
\puttyUart1:BUART:rx_state_2\/main_7         macrocell45   2568   4508  3241982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_6
Path End       : \puttyUart1:BUART:rx_state_2\/main_5
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3241994p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241981  RISE       1
\puttyUart1:BUART:rx_state_2\/main_5         macrocell45   2556   4496  3241994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_1/main_4
Capture Clock  : MODIN3_1/clock_0
Path slack     : 3242067p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell33         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN3_0/q       macrocell33   1250   1250  3236441  RISE       1
MODIN3_1/main_4  macrocell32   3173   4423  3242067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_0/main_3
Capture Clock  : MODIN3_0/clock_0
Path slack     : 3242067p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell33         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN3_0/q       macrocell33   1250   1250  3236441  RISE       1
MODIN3_0/main_3  macrocell33   3173   4423  3242067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_bitclk\/q
Path End       : \bleUart1:BUART:tx_state_0\/main_5
Capture Clock  : \bleUart1:BUART:tx_state_0\/clock_0
Path slack     : 3242135p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_bitclk\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_bitclk\/q        macrocell24   1250   1250  3242135  RISE       1
\bleUart1:BUART:tx_state_0\/main_5  macrocell22   3105   4355  3242135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_bitclk\/q
Path End       : \bleUart1:BUART:txn\/main_6
Capture Clock  : \bleUart1:BUART:txn\/clock_0
Path slack     : 3242140p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4350
-------------------------------------   ---- 
End-of-path arrival time (ps)           4350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_bitclk\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_bitclk\/q  macrocell24   1250   1250  3242135  RISE       1
\bleUart1:BUART:txn\/main_6   macrocell20   3100   4350  3242140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:txn\/clock_0                               macrocell20         0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_0\/q
Path End       : \bleUart1:BUART:txn\/main_2
Capture Clock  : \bleUart1:BUART:txn\/clock_0
Path slack     : 3242152p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_0\/q  macrocell22   1250   1250  3231865  RISE       1
\bleUart1:BUART:txn\/main_2    macrocell20   3088   4338  3242152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:txn\/clock_0                               macrocell20         0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_0\/q
Path End       : \bleUart1:BUART:tx_state_1\/main_1
Capture Clock  : \bleUart1:BUART:tx_state_1\/clock_0
Path slack     : 3242153p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_0\/q       macrocell22   1250   1250  3231865  RISE       1
\bleUart1:BUART:tx_state_1\/main_1  macrocell21   3087   4337  3242153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_0\/q
Path End       : \bleUart1:BUART:tx_state_2\/main_1
Capture Clock  : \bleUart1:BUART:tx_state_2\/clock_0
Path slack     : 3242153p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_0\/q       macrocell22   1250   1250  3231865  RISE       1
\bleUart1:BUART:tx_state_2\/main_1  macrocell23   3087   4337  3242153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_0\/q
Path End       : \bleUart1:BUART:tx_bitclk\/main_1
Capture Clock  : \bleUart1:BUART:tx_bitclk\/clock_0
Path slack     : 3242153p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_0\/q      macrocell22   1250   1250  3231865  RISE       1
\bleUart1:BUART:tx_bitclk\/main_1  macrocell24   3087   4337  3242153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_bitclk\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_1\/q
Path End       : \bleUart1:BUART:tx_state_0\/main_0
Capture Clock  : \bleUart1:BUART:tx_state_0\/clock_0
Path slack     : 3242160p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4330
-------------------------------------   ---- 
End-of-path arrival time (ps)           4330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_1\/q       macrocell21   1250   1250  3231736  RISE       1
\bleUart1:BUART:tx_state_0\/main_0  macrocell22   3080   4330  3242160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_1\/q
Path End       : \bleUart1:BUART:tx_state_1\/main_0
Capture Clock  : \bleUart1:BUART:tx_state_1\/clock_0
Path slack     : 3242160p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4330
-------------------------------------   ---- 
End-of-path arrival time (ps)           4330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_1\/q       macrocell21   1250   1250  3231736  RISE       1
\bleUart1:BUART:tx_state_1\/main_0  macrocell21   3080   4330  3242160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_1\/q
Path End       : \bleUart1:BUART:tx_state_2\/main_0
Capture Clock  : \bleUart1:BUART:tx_state_2\/clock_0
Path slack     : 3242160p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4330
-------------------------------------   ---- 
End-of-path arrival time (ps)           4330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_1\/q       macrocell21   1250   1250  3231736  RISE       1
\bleUart1:BUART:tx_state_2\/main_0  macrocell23   3080   4330  3242160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_1\/q
Path End       : \bleUart1:BUART:tx_bitclk\/main_0
Capture Clock  : \bleUart1:BUART:tx_bitclk\/clock_0
Path slack     : 3242160p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4330
-------------------------------------   ---- 
End-of-path arrival time (ps)           4330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_1\/q      macrocell21   1250   1250  3231736  RISE       1
\bleUart1:BUART:tx_bitclk\/main_0  macrocell24   3080   4330  3242160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_bitclk\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_2\/q
Path End       : \bleUart1:BUART:txn\/main_4
Capture Clock  : \bleUart1:BUART:txn\/clock_0
Path slack     : 3242174p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4316
-------------------------------------   ---- 
End-of-path arrival time (ps)           4316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_2\/q  macrocell23   1250   1250  3231756  RISE       1
\bleUart1:BUART:txn\/main_4    macrocell20   3066   4316  3242174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:txn\/clock_0                               macrocell20         0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_2\/q
Path End       : \bleUart1:BUART:tx_state_0\/main_4
Capture Clock  : \bleUart1:BUART:tx_state_0\/clock_0
Path slack     : 3242180p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4310
-------------------------------------   ---- 
End-of-path arrival time (ps)           4310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_2\/q       macrocell23   1250   1250  3231756  RISE       1
\bleUart1:BUART:tx_state_0\/main_4  macrocell22   3060   4310  3242180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_2
Path End       : \bleUart1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \bleUart1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3242238p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3242238  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/main_0   macrocell30   2312   4252  3242238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell30         0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN3_1/main_1
Capture Clock  : MODIN3_1/clock_0
Path slack     : 3242238p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3242238  RISE       1
MODIN3_1/main_1                            macrocell32   2312   4252  3242238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN3_0/main_1
Capture Clock  : MODIN3_0/clock_0
Path slack     : 3242238p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3242238  RISE       1
MODIN3_0/main_1                            macrocell33   2312   4252  3242238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_1
Path End       : \bleUart1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \bleUart1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3242240p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3242240  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/main_1   macrocell30   2310   4250  3242240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell30         0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN3_1/main_2
Capture Clock  : MODIN3_1/clock_0
Path slack     : 3242240p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3242240  RISE       1
MODIN3_1/main_2                            macrocell32   2310   4250  3242240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN3_0/main_2
Capture Clock  : MODIN3_0/clock_0
Path slack     : 3242240p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3242240  RISE       1
MODIN3_0/main_2                            macrocell33   2310   4250  3242240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_0
Path End       : \bleUart1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \bleUart1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3242245p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  3242245  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/main_2   macrocell30   2305   4245  3242245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell30         0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_1\/q
Path End       : \bleUart1:BUART:txn\/main_1
Capture Clock  : \bleUart1:BUART:txn\/clock_0
Path slack     : 3242278p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4212
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_1\/q  macrocell21   1250   1250  3231736  RISE       1
\bleUart1:BUART:txn\/main_1    macrocell20   2962   4212  3242278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:txn\/clock_0                               macrocell20         0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_0\/q
Path End       : \bleUart1:BUART:tx_state_0\/main_1
Capture Clock  : \bleUart1:BUART:tx_state_0\/clock_0
Path slack     : 3242289p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_0\/q       macrocell22   1250   1250  3231865  RISE       1
\bleUart1:BUART:tx_state_0\/main_1  macrocell22   2951   4201  3242289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_bitclk\/q
Path End       : \bleUart1:BUART:tx_state_1\/main_5
Capture Clock  : \bleUart1:BUART:tx_state_1\/clock_0
Path slack     : 3242299p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4191
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_bitclk\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_bitclk\/q        macrocell24   1250   1250  3242135  RISE       1
\bleUart1:BUART:tx_state_1\/main_5  macrocell21   2941   4191  3242299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_bitclk\/q
Path End       : \bleUart1:BUART:tx_state_2\/main_5
Capture Clock  : \bleUart1:BUART:tx_state_2\/clock_0
Path slack     : 3242299p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4191
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_bitclk\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_bitclk\/q        macrocell24   1250   1250  3242135  RISE       1
\bleUart1:BUART:tx_state_2\/main_5  macrocell23   2941   4191  3242299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_2\/q
Path End       : \bleUart1:BUART:tx_state_1\/main_3
Capture Clock  : \bleUart1:BUART:tx_state_1\/clock_0
Path slack     : 3242314p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_2\/q       macrocell23   1250   1250  3231756  RISE       1
\bleUart1:BUART:tx_state_1\/main_3  macrocell21   2926   4176  3242314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_2\/q
Path End       : \bleUart1:BUART:tx_state_2\/main_3
Capture Clock  : \bleUart1:BUART:tx_state_2\/clock_0
Path slack     : 3242314p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_2\/q       macrocell23   1250   1250  3231756  RISE       1
\bleUart1:BUART:tx_state_2\/main_3  macrocell23   2926   4176  3242314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_2\/q
Path End       : \bleUart1:BUART:tx_bitclk\/main_3
Capture Clock  : \bleUart1:BUART:tx_bitclk\/clock_0
Path slack     : 3242314p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_2\/q      macrocell23   1250   1250  3231756  RISE       1
\bleUart1:BUART:tx_bitclk\/main_3  macrocell24   2926   4176  3242314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_bitclk\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_bitclk\/q
Path End       : \puttyUart1:BUART:txn\/main_6
Capture Clock  : \puttyUart1:BUART:txn\/clock_0
Path slack     : 3242636p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_bitclk\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_bitclk\/q  macrocell40   1250   1250  3241861  RISE       1
\puttyUart1:BUART:txn\/main_6   macrocell36   2604   3854  3242636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:txn\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_3\/q
Path End       : \bleUart1:BUART:rx_state_0\/main_4
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3242643p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_3\/q       macrocell28   1250   1250  3234523  RISE       1
\bleUart1:BUART:rx_state_0\/main_4  macrocell26   2597   3847  3242643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_3\/q
Path End       : \bleUart1:BUART:rx_load_fifo\/main_3
Capture Clock  : \bleUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3242643p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_3\/q         macrocell28   1250   1250  3234523  RISE       1
\bleUart1:BUART:rx_load_fifo\/main_3  macrocell27   2597   3847  3242643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_3\/q
Path End       : \bleUart1:BUART:rx_status_3\/main_4
Capture Clock  : \bleUart1:BUART:rx_status_3\/clock_0
Path slack     : 3242643p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_3\/q        macrocell28   1250   1250  3234523  RISE       1
\bleUart1:BUART:rx_status_3\/main_4  macrocell34   2597   3847  3242643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_2\/q
Path End       : \bleUart1:BUART:rx_state_0\/main_5
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3242644p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_2\/q       macrocell29   1250   1250  3234517  RISE       1
\bleUart1:BUART:rx_state_0\/main_5  macrocell26   2596   3846  3242644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_2\/q
Path End       : \bleUart1:BUART:rx_load_fifo\/main_4
Capture Clock  : \bleUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3242644p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_2\/q         macrocell29   1250   1250  3234517  RISE       1
\bleUart1:BUART:rx_load_fifo\/main_4  macrocell27   2596   3846  3242644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_2\/q
Path End       : \bleUart1:BUART:rx_status_3\/main_5
Capture Clock  : \bleUart1:BUART:rx_status_3\/clock_0
Path slack     : 3242644p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_2\/q        macrocell29   1250   1250  3234517  RISE       1
\bleUart1:BUART:rx_status_3\/main_5  macrocell34   2596   3846  3242644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_2\/q
Path End       : \puttyUart1:BUART:tx_state_1\/main_3
Capture Clock  : \puttyUart1:BUART:tx_state_1\/clock_0
Path slack     : 3242644p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_2\/q       macrocell39   1250   1250  3233234  RISE       1
\puttyUart1:BUART:tx_state_1\/main_3  macrocell37   2596   3846  3242644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_2\/q
Path End       : \puttyUart1:BUART:tx_state_0\/main_4
Capture Clock  : \puttyUart1:BUART:tx_state_0\/clock_0
Path slack     : 3242644p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_2\/q       macrocell39   1250   1250  3233234  RISE       1
\puttyUart1:BUART:tx_state_0\/main_4  macrocell38   2596   3846  3242644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_2\/q
Path End       : \puttyUart1:BUART:tx_state_2\/main_3
Capture Clock  : \puttyUart1:BUART:tx_state_2\/clock_0
Path slack     : 3242644p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_2\/q       macrocell39   1250   1250  3233234  RISE       1
\puttyUart1:BUART:tx_state_2\/main_3  macrocell39   2596   3846  3242644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_2\/q
Path End       : \bleUart1:BUART:rx_state_3\/main_4
Capture Clock  : \bleUart1:BUART:rx_state_3\/clock_0
Path slack     : 3242646p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_2\/q       macrocell29   1250   1250  3234517  RISE       1
\bleUart1:BUART:rx_state_3\/main_4  macrocell28   2594   3844  3242646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_2\/q
Path End       : \bleUart1:BUART:rx_state_2\/main_5
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3242646p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_2\/q       macrocell29   1250   1250  3234517  RISE       1
\bleUart1:BUART:rx_state_2\/main_5  macrocell29   2594   3844  3242646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_2\/q
Path End       : \bleUart1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \bleUart1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242646p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_2\/q               macrocell29   1250   1250  3234517  RISE       1
\bleUart1:BUART:rx_state_stop1_reg\/main_3  macrocell31   2594   3844  3242646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_stop1_reg\/clock_0                macrocell31         0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:txn\/q
Path End       : \puttyUart1:BUART:txn\/main_0
Capture Clock  : \puttyUart1:BUART:txn\/clock_0
Path slack     : 3242649p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:txn\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:txn\/q       macrocell36   1250   1250  3242649  RISE       1
\puttyUart1:BUART:txn\/main_0  macrocell36   2591   3841  3242649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:txn\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_3\/q
Path End       : \bleUart1:BUART:rx_state_3\/main_3
Capture Clock  : \bleUart1:BUART:rx_state_3\/clock_0
Path slack     : 3242652p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_3\/q       macrocell28   1250   1250  3234523  RISE       1
\bleUart1:BUART:rx_state_3\/main_3  macrocell28   2588   3838  3242652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_3\/q
Path End       : \bleUart1:BUART:rx_state_2\/main_4
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3242652p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_3\/q       macrocell28   1250   1250  3234523  RISE       1
\bleUart1:BUART:rx_state_2\/main_4  macrocell29   2588   3838  3242652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_3\/q
Path End       : \bleUart1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \bleUart1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242652p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_3\/q               macrocell28   1250   1250  3234523  RISE       1
\bleUart1:BUART:rx_state_stop1_reg\/main_2  macrocell31   2588   3838  3242652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_stop1_reg\/clock_0                macrocell31         0      0  RISE       1



++++ Path 650 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_0\/q
Path End       : \bleUart1:BUART:rx_state_3\/main_1
Capture Clock  : \bleUart1:BUART:rx_state_3\/clock_0
Path slack     : 3242654p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_0\/q       macrocell26   1250   1250  3234526  RISE       1
\bleUart1:BUART:rx_state_3\/main_1  macrocell28   2586   3836  3242654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 651 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_0\/q
Path End       : \bleUart1:BUART:rx_state_2\/main_2
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3242654p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_0\/q       macrocell26   1250   1250  3234526  RISE       1
\bleUart1:BUART:rx_state_2\/main_2  macrocell29   2586   3836  3242654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 652 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_0\/q
Path End       : \bleUart1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \bleUart1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242654p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_0\/q               macrocell26   1250   1250  3234526  RISE       1
\bleUart1:BUART:rx_state_stop1_reg\/main_1  macrocell31   2586   3836  3242654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_stop1_reg\/clock_0                macrocell31         0      0  RISE       1



++++ Path 653 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_0\/q
Path End       : \bleUart1:BUART:rx_state_0\/main_2
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3242655p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_0\/q       macrocell26   1250   1250  3234526  RISE       1
\bleUart1:BUART:rx_state_0\/main_2  macrocell26   2585   3835  3242655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 654 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_0\/q
Path End       : \bleUart1:BUART:rx_load_fifo\/main_1
Capture Clock  : \bleUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3242655p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_0\/q         macrocell26   1250   1250  3234526  RISE       1
\bleUart1:BUART:rx_load_fifo\/main_1  macrocell27   2585   3835  3242655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 655 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_0\/q
Path End       : \bleUart1:BUART:rx_status_3\/main_2
Capture Clock  : \bleUart1:BUART:rx_status_3\/clock_0
Path slack     : 3242655p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_0\/q        macrocell26   1250   1250  3234526  RISE       1
\bleUart1:BUART:rx_status_3\/main_2  macrocell34   2585   3835  3242655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 656 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_3\/q
Path End       : \puttyUart1:BUART:rx_state_2\/main_3
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3242703p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3787
-------------------------------------   ---- 
End-of-path arrival time (ps)           3787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_3\/q       macrocell44   1250   1250  3235253  RISE       1
\puttyUart1:BUART:rx_state_2\/main_3  macrocell45   2537   3787  3242703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 657 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_3\/q
Path End       : \puttyUart1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \puttyUart1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242703p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3787
-------------------------------------   ---- 
End-of-path arrival time (ps)           3787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell44         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_3\/q               macrocell44   1250   1250  3235253  RISE       1
\puttyUart1:BUART:rx_state_stop1_reg\/main_2  macrocell47   2537   3787  3242703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_stop1_reg\/clock_0              macrocell47         0      0  RISE       1



++++ Path 658 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_2\/q
Path End       : \puttyUart1:BUART:rx_state_2\/main_4
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3242705p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_2\/q       macrocell45   1250   1250  3235255  RISE       1
\puttyUart1:BUART:rx_state_2\/main_4  macrocell45   2535   3785  3242705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 659 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_2\/q
Path End       : \puttyUart1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \puttyUart1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242705p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_2\/q               macrocell45   1250   1250  3235255  RISE       1
\puttyUart1:BUART:rx_state_stop1_reg\/main_3  macrocell47   2535   3785  3242705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_stop1_reg\/clock_0              macrocell47         0      0  RISE       1



++++ Path 660 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_2\/q
Path End       : \puttyUart1:BUART:rx_state_0\/main_4
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3242706p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_2\/q       macrocell45   1250   1250  3235255  RISE       1
\puttyUart1:BUART:rx_state_0\/main_4  macrocell42   2534   3784  3242706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 661 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_2\/q
Path End       : \puttyUart1:BUART:rx_load_fifo\/main_4
Capture Clock  : \puttyUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3242706p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_2\/q         macrocell45   1250   1250  3235255  RISE       1
\puttyUart1:BUART:rx_load_fifo\/main_4  macrocell43   2534   3784  3242706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell43         0      0  RISE       1



++++ Path 662 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_2\/q
Path End       : \puttyUart1:BUART:rx_state_3\/main_4
Capture Clock  : \puttyUart1:BUART:rx_state_3\/clock_0
Path slack     : 3242706p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_2\/q       macrocell45   1250   1250  3235255  RISE       1
\puttyUart1:BUART:rx_state_3\/main_4  macrocell44   2534   3784  3242706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 663 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_2\/q
Path End       : \puttyUart1:BUART:rx_status_3\/main_4
Capture Clock  : \puttyUart1:BUART:rx_status_3\/clock_0
Path slack     : 3242706p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_2\/q        macrocell45   1250   1250  3235255  RISE       1
\puttyUart1:BUART:rx_status_3\/main_4  macrocell50   2534   3784  3242706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 664 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_3\/q
Path End       : \puttyUart1:BUART:rx_state_0\/main_3
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3242712p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_3\/q       macrocell44   1250   1250  3235253  RISE       1
\puttyUart1:BUART:rx_state_0\/main_3  macrocell42   2528   3778  3242712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 665 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_3\/q
Path End       : \puttyUart1:BUART:rx_load_fifo\/main_3
Capture Clock  : \puttyUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3242712p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell44         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_3\/q         macrocell44   1250   1250  3235253  RISE       1
\puttyUart1:BUART:rx_load_fifo\/main_3  macrocell43   2528   3778  3242712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell43         0      0  RISE       1



++++ Path 666 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_3\/q
Path End       : \puttyUart1:BUART:rx_state_3\/main_3
Capture Clock  : \puttyUart1:BUART:rx_state_3\/clock_0
Path slack     : 3242712p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_3\/q       macrocell44   1250   1250  3235253  RISE       1
\puttyUart1:BUART:rx_state_3\/main_3  macrocell44   2528   3778  3242712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 667 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_3\/q
Path End       : \puttyUart1:BUART:rx_status_3\/main_3
Capture Clock  : \puttyUart1:BUART:rx_status_3\/clock_0
Path slack     : 3242712p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_3\/q        macrocell44   1250   1250  3235253  RISE       1
\puttyUart1:BUART:rx_status_3\/main_3  macrocell50   2528   3778  3242712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 668 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_last\/q
Path End       : \bleUart1:BUART:rx_state_2\/main_6
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3242954p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_last\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_last\/q          macrocell35   1250   1250  3242954  RISE       1
\bleUart1:BUART:rx_state_2\/main_6  macrocell29   2286   3536  3242954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 669 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:txn\/q
Path End       : \bleUart1:BUART:txn\/main_0
Capture Clock  : \bleUart1:BUART:txn\/clock_0
Path slack     : 3242958p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3532
-------------------------------------   ---- 
End-of-path arrival time (ps)           3532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:txn\/clock_0                               macrocell20         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:txn\/q       macrocell20   1250   1250  3242958  RISE       1
\bleUart1:BUART:txn\/main_0  macrocell20   2282   3532  3242958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:txn\/clock_0                               macrocell20         0      0  RISE       1



++++ Path 670 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_last\/q
Path End       : \puttyUart1:BUART:rx_state_2\/main_9
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3242999p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3491
-------------------------------------   ---- 
End-of-path arrival time (ps)           3491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_last\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_last\/q          macrocell51   1250   1250  3242999  RISE       1
\puttyUart1:BUART:rx_state_2\/main_9  macrocell45   2241   3491  3242999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 671 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \puttyUart1:BUART:tx_state_1\/main_4
Capture Clock  : \puttyUart1:BUART:tx_state_1\/clock_0
Path slack     : 3243122p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3368
-------------------------------------   ---- 
End-of-path arrival time (ps)           3368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  3243122  RISE       1
\puttyUart1:BUART:tx_state_1\/main_4               macrocell37     3178   3368  3243122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 672 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \puttyUart1:BUART:tx_state_2\/main_4
Capture Clock  : \puttyUart1:BUART:tx_state_2\/clock_0
Path slack     : 3243122p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3368
-------------------------------------   ---- 
End-of-path arrival time (ps)           3368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  3243122  RISE       1
\puttyUart1:BUART:tx_state_2\/main_4               macrocell39     3178   3368  3243122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 673 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \puttyUart1:BUART:tx_bitclk\/main_2
Capture Clock  : \puttyUart1:BUART:tx_bitclk\/clock_0
Path slack     : 3243493p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2997
-------------------------------------   ---- 
End-of-path arrival time (ps)           2997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3234185  RISE       1
\puttyUart1:BUART:tx_bitclk\/main_2                macrocell40     2807   2997  3243493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_bitclk\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 674 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \puttyUart1:BUART:txn\/main_5
Capture Clock  : \puttyUart1:BUART:txn\/clock_0
Path slack     : 3244008p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2482
-------------------------------------   ---- 
End-of-path arrival time (ps)           2482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  3243122  RISE       1
\puttyUart1:BUART:txn\/main_5                      macrocell36     2292   2482  3244008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:txn\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 675 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_status_3\/q
Path End       : \bleUart1:BUART:sRX:RxSts\/status_3
Capture Clock  : \bleUart1:BUART:sRX:RxSts\/clock
Path slack     : 3245915p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3249500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3585
-------------------------------------   ---- 
End-of-path arrival time (ps)           3585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_status_3\/q       macrocell34    1250   1250  3245915  RISE       1
\bleUart1:BUART:sRX:RxSts\/status_3  statusicell2   2335   3585  3245915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

