$date
	Tue May 05 00:46:37 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module subtracttest $end
$scope module subtract $end
$var wire 32 ! busA [31:0] $end
$var wire 32 " busB [31:0] $end
$var wire 32 # busSUB [31:0] $end
$var wire 1 $ cSUB $end
$var wire 1 % carryOut $end
$var wire 1 & nSUB $end
$var wire 1 ' oSUB $end
$var wire 1 ( zSUB $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
1%
1$
b0 #
b1000000010000000100000001 "
b1000000010000000100000001 !
$end
#60
1%
1&
b11111110111111101111111011111100 #
b11111111111111111111111111111101 "
#120
0$
0%
0&
b1000000101111111011111110 #
b1000000011111111111111111 "
b11111111111111110000000100000001 !
#180
0$
0%
1&
b11111111111111111011101110111100 #
0'
b11111111111111111011101110111011 "
b11111111111111111111111111111111 !
#240
1&
b11111111111111111011101110111100 #
1'
b1111111111111111011101110111011 "
b1111111111111111111111111111111 !
#300
