#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000024dd16765c0 .scope module, "tb_testbench" "tb_testbench" 2 6;
 .timescale -9 -12;
v0000024dd16819e0_0 .net "A", 1 0, v0000024dd1681a80_0;  1 drivers
v0000024dd1681bc0_0 .net "Y", 3 0, L_0000024dd16816c0;  1 drivers
E_0000024dd163b260 .event anyedge, v0000024dd1637120_0, v0000024dd1636f50_0;
S_0000024dd163dd30 .scope module, "dut" "decoder" 2 14, 3 1 0, S_0000024dd16765c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "A";
    .port_info 1 /OUTPUT 4 "Y";
v0000024dd1636f50_0 .net "A", 1 0, v0000024dd1681a80_0;  alias, 1 drivers
v0000024dd1637120_0 .net "Y", 3 0, L_0000024dd16816c0;  alias, 1 drivers
v0000024dd1686620_0 .net *"_ivl_10", 0 0, L_0000024dd16818a0;  1 drivers
L_0000024dd16cfa68 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000024dd163dec0_0 .net/2u *"_ivl_14", 1 0, L_0000024dd16cfa68;  1 drivers
v0000024dd1636be0_0 .net *"_ivl_16", 0 0, L_0000024dd16811c0;  1 drivers
L_0000024dd16cf9d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024dd163df60_0 .net/2u *"_ivl_2", 1 0, L_0000024dd16cf9d8;  1 drivers
L_0000024dd16cfab0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000024dd163e000_0 .net/2u *"_ivl_21", 1 0, L_0000024dd16cfab0;  1 drivers
v0000024dd163e0a0_0 .net *"_ivl_23", 0 0, L_0000024dd1680f40;  1 drivers
v0000024dd1681800_0 .net *"_ivl_4", 0 0, L_0000024dd1681d00;  1 drivers
L_0000024dd16cfa20 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000024dd1681620_0 .net/2u *"_ivl_8", 1 0, L_0000024dd16cfa20;  1 drivers
L_0000024dd1681d00 .cmp/eq 2, v0000024dd1681a80_0, L_0000024dd16cf9d8;
L_0000024dd16818a0 .cmp/eq 2, v0000024dd1681a80_0, L_0000024dd16cfa20;
L_0000024dd16811c0 .cmp/eq 2, v0000024dd1681a80_0, L_0000024dd16cfa68;
L_0000024dd16816c0 .concat8 [ 1 1 1 1], L_0000024dd1681d00, L_0000024dd16818a0, L_0000024dd16811c0, L_0000024dd1680f40;
L_0000024dd1680f40 .cmp/eq 2, v0000024dd1681a80_0, L_0000024dd16cfab0;
S_0000024dd16cf840 .scope module, "tester" "decoder_test" 2 11, 4 1 0, S_0000024dd16765c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "t1";
    .port_info 1 /INPUT 4 "t2";
v0000024dd1681a80_0 .var "t1", 1 0;
v0000024dd1681da0_0 .net "t2", 3 0, L_0000024dd16816c0;  alias, 1 drivers
    .scope S_0000024dd16cf840;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024dd1681a80_0, 0;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000024dd1681a80_0, 0;
    %delay 100000, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000024dd1681a80_0, 0;
    %delay 100000, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000024dd1681a80_0, 0;
    %delay 100000, 0;
    %vpi_call 4 21 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000024dd16765c0;
T_1 ;
    %wait E_0000024dd163b260;
    %delay 1000, 0;
    %vpi_call 2 19 "$display", "%2b %4b", v0000024dd16819e0_0, v0000024dd1681bc0_0 {0 0 0};
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000024dd16765c0;
T_2 ;
    %vpi_call 2 23 "$dumpfile", "tb_test_out.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000024dd163dd30 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_testbench.v";
    "decoder.v";
    "decoder_test.v";
