
---------- Begin Simulation Statistics ----------
final_tick                               165509872000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 462899                       # Simulator instruction rate (inst/s)
host_mem_usage                                 710900                       # Number of bytes of host memory used
host_op_rate                                   462915                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   216.03                       # Real time elapsed on the host
host_tick_rate                              766143686                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003445                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.165510                       # Number of seconds simulated
sim_ticks                                165509872000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.499448                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  596736                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               599738                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               843                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            599943                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                164                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             373                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              209                       # Number of indirect misses.
system.cpu.branchPred.lookups                  602040                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     562                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          114                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003445                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.655099                       # CPI: cycles per instruction
system.cpu.discardedOps                          2595                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49412182                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          36901226                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13094393                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        51960461                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.604194                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        165509872                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50006868     50.01%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                5      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::MemRead               36900855     36.90%     86.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13095630     13.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003445                       # Class of committed instruction
system.cpu.tickCycles                       113549411                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       367968                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        740212                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           33                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       372003                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          179                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       744310                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            180                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 165509872000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                275                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       367882                       # Transaction distribution
system.membus.trans_dist::CleanEvict               86                       # Transaction distribution
system.membus.trans_dist::ReadExReq            371969                       # Transaction distribution
system.membus.trans_dist::ReadExResp           371969                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           275                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1112456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1112456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    189472256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               189472256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            372244                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  372244    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              372244                       # Request fanout histogram
system.membus.respLayer1.occupancy         6476177750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6626324000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 165509872000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               338                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       739739                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           86                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             325                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           371970                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          371970                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           264                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           74                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          614                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1116004                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1116618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        89600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    190438656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              190528256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          368148                       # Total snoops (count)
system.tol2bus.snoopTraffic                  94177792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           740456                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000290                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017117                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 740242     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    213      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             740456                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3719854000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3348398997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2376000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 165509872000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   36                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   25                       # number of demand (read+write) hits
system.l2.demand_hits::total                       61                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  36                       # number of overall hits
system.l2.overall_hits::.cpu.data                  25                       # number of overall hits
system.l2.overall_hits::total                      61                       # number of overall hits
system.l2.demand_misses::.cpu.inst                228                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             372019                       # number of demand (read+write) misses
system.l2.demand_misses::total                 372247                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               228                       # number of overall misses
system.l2.overall_misses::.cpu.data            372019                       # number of overall misses
system.l2.overall_misses::total                372247                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     26018000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  44796974000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      44822992000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     26018000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  44796974000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     44822992000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              264                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           372044                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               372308                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             264                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          372044                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              372308                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.863636                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999933                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999836                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.863636                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999933                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999836                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 114114.035088                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 120415.822848                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 120411.963025                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 114114.035088                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 120415.822848                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 120411.963025                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              367882                       # number of writebacks
system.l2.writebacks::total                    367882                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           228                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        372016                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            372244                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          228                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       372016                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           372244                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     21458000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  37356380000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  37377838000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     21458000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  37356380000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  37377838000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.863636                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999925                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999828                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.863636                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999925                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999828                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 94114.035088                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 100416.057374                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100412.197376                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 94114.035088                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 100416.057374                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 100412.197376                       # average overall mshr miss latency
system.l2.replacements                         368148                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       371857                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           371857                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       371857                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       371857                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           77                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               77                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           77                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           77                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          371969                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              371969                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  44791048000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   44791048000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        371970                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            371970                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999997                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999997                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 120416.077684                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 120416.077684                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       371969                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         371969                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  37351668000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  37351668000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999997                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999997                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 100416.077684                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100416.077684                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             36                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 36                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          228                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              228                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     26018000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     26018000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          264                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            264                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.863636                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.863636                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 114114.035088                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 114114.035088                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          228                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          228                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     21458000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     21458000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.863636                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.863636                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 94114.035088                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 94114.035088                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            24                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                24                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           50                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              50                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      5926000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      5926000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           74                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            74                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.675676                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.675676                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data       118520                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total       118520                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           47                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           47                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      4712000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      4712000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.635135                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.635135                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 100255.319149                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100255.319149                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 165509872000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4075.436192                       # Cycle average of tags in use
system.l2.tags.total_refs                      744274                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    372244                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999425                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         2.280402                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4073.155790                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000557                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.994423                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994980                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          202                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1848                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6326460                       # Number of tag accesses
system.l2.tags.data_accesses                  6326460                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 165509872000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          58368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95236096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95294464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        58368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         58368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     94177792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        94177792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             228                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          372016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              372244                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       367882                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             367882                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            352656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         575410366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             575763022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       352656                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           352656                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      569016161                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            569016161                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      569016161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           352656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        575410366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1144779183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1471528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       912.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1488064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000369466750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        73575                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        73575                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2271484                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1397926                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      372244                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     367882                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1488976                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1471528                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             93000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            92996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            92940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            92952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             91924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             91928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             91972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             92036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             92032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             92032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             92032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             92032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             92032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             91969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            91904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            91904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            91904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            91904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            91916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            91980                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  33894595750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7444880000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             61812895750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     22763.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41513.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1338573                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1323692                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.95                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1488976                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1471528                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  372218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  372219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  372221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  372224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  73576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  73576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  73576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  73576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  73576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  73576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  73576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  73576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  73576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  73576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  73576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  73576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  73575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  73575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  73575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  73575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  73575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  73575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  73575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  73575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       298211                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    635.354699                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   509.394976                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   373.672030                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3285      1.10%      1.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3285      1.10%      2.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       132029     44.27%     46.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2299      0.77%     47.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9836      3.30%     50.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2299      0.77%     51.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7077      2.37%     53.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3616      1.21%     54.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       134485     45.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       298211                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        73575                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.237363                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.003495                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     63.207806                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        73574    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         73575                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        73575                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.000014                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.000013                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.003687                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            73574    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         73575                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95294464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                94176064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95294464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             94177792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       575.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       569.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    575.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    569.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  165509676000                       # Total gap between requests
system.mem_ctrls.avgGap                     223623.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        58368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95236096                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     94176064                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 352655.701407345652                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 575410365.854189038277                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 569005720.698037862778                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          912                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1488064                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1471528                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     32156000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  61780739750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3893165280250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35258.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41517.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2645661.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1064259840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            565663725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5313673680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3839377860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13064787840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      36921877110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      32463684000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        93233324055                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        563.309747                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  83019170250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5526560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  76964141750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1064973840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            566047020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5317614960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3841857360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13064787840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      36949257060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      32440627200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        93245165280                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        563.381291                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  82958583000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5526560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  77024729000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    165509872000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 165509872000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2982580                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2982580                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2982580                       # number of overall hits
system.cpu.icache.overall_hits::total         2982580                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          264                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            264                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          264                       # number of overall misses
system.cpu.icache.overall_misses::total           264                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     28309000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     28309000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     28309000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     28309000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2982844                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2982844                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2982844                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2982844                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000089                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000089                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000089                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000089                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 107231.060606                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 107231.060606                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 107231.060606                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 107231.060606                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           86                       # number of writebacks
system.cpu.icache.writebacks::total                86                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          264                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          264                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          264                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          264                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     27781000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     27781000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     27781000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     27781000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000089                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000089                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000089                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000089                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 105231.060606                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 105231.060606                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 105231.060606                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 105231.060606                       # average overall mshr miss latency
system.cpu.icache.replacements                     86                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2982580                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2982580                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          264                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           264                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     28309000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     28309000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2982844                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2982844                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000089                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000089                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 107231.060606                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 107231.060606                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          264                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          264                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     27781000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     27781000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 105231.060606                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 105231.060606                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 165509872000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           177.975856                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2982844                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               264                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11298.651515                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   177.975856                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.695218                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.695218                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          178                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          178                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.695312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5965952                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5965952                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 165509872000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 165509872000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 165509872000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     48062438                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         48062438                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     48062478                       # number of overall hits
system.cpu.dcache.overall_hits::total        48062478                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       744000                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         744000                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       744012                       # number of overall misses
system.cpu.dcache.overall_misses::total        744012                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  91596073000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  91596073000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  91596073000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  91596073000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48806438                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48806438                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48806490                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48806490                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015244                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015244                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015244                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015244                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 123113.001344                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 123113.001344                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 123111.015683                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 123111.015683                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       371857                       # number of writebacks
system.cpu.dcache.writebacks::total            371857                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       371963                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       371963                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       371963                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       371963                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       372037                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       372037                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       372043                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       372043                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  45912814000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  45912814000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  45913571000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  45913571000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007623                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007623                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007623                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007623                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 123409.268433                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 123409.268433                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 123409.312902                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 123409.312902                       # average overall mshr miss latency
system.cpu.dcache.replacements                 371916                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35710849                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35710849                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           72                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            72                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      6524000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      6524000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35710921                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35710921                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 90611.111111                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 90611.111111                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           67                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           67                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5835000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5835000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 87089.552239                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87089.552239                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12351589                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12351589                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       743928                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       743928                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  91589549000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  91589549000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13095517                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13095517                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.056808                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.056808                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 123116.146993                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 123116.146993                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       371958                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       371958                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       371970                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       371970                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  45906979000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  45906979000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.028404                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.028404                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 123415.810415                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 123415.810415                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           40                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            40                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.230769                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.230769                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       757000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       757000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.115385                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.115385                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 126166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 126166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       110000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       110000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       110000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       110000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       108000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       108000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       108000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       108000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 165509872000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.966238                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48434549                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            372044                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            130.185002                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            285000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.966238                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999736                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999736                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          97985080                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         97985080                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 165509872000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 165509872000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
