// Seed: 3898273158
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = 1;
  wire id_6;
  module_0();
  wire id_7;
endmodule
module module_2 (
    output wand id_0
    , id_12,
    output supply1 id_1,
    input wor id_2
    , id_13,
    input wor id_3,
    input uwire id_4
    , id_14,
    output supply1 id_5,
    output tri1 id_6,
    input wor id_7,
    input supply1 id_8,
    input tri0 id_9,
    output wor id_10
);
  wire id_15, id_16;
  module_0();
endmodule
