<profile>

<section name = "Vivado HLS Report for 'up_sampling2d_fix16'" level="0">
<item name = "Date">Tue Dec 31 13:49:18 2019
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">HLS</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67, 6.380, 1.67</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1576, 12552, 1576, 12552, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">1573, 12549, 7, 1, 1, 1568 ~ 12544, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 3, -, -, -</column>
<column name="Expression">-, 0, 0, 378, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 99, -</column>
<column name="Register">0, -, 391, 64, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="network_mac_muladd_8ns_5ns_4ns_12_1_1_U98">network_mac_muladd_8ns_5ns_4ns_12_1_1, i0 + i1 * i2</column>
<column name="network_mac_muladd_9ns_6ns_5ns_14_1_1_U99">network_mac_muladd_9ns_6ns_5ns_14_1_1, i0 + i1 * i2</column>
<column name="network_mul_mul_10ns_5ns_15_1_1_U97">network_mul_mul_10ns_5ns_15_1_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="mul_ln18_1_fu_234_p2">*, 0, 0, 26, 5, 6</column>
<column name="mul_ln18_2_fu_324_p2">*, 0, 0, 17, 5, 5</column>
<column name="mul_ln18_3_fu_329_p2">*, 0, 0, 26, 5, 6</column>
<column name="mul_ln18_fu_229_p2">*, 0, 0, 17, 5, 5</column>
<column name="mul_ln6_fu_185_p2">*, 0, 0, 17, 5, 5</column>
<column name="add_ln14_fu_244_p2">+, 0, 0, 21, 15, 1</column>
<column name="add_ln15_1_fu_269_p2">+, 0, 0, 14, 10, 1</column>
<column name="out_d_fu_250_p2">+, 0, 0, 15, 5, 1</column>
<column name="out_h_fu_345_p2">+, 0, 0, 15, 5, 1</column>
<column name="out_w_fu_444_p2">+, 0, 0, 15, 5, 1</column>
<column name="tmp2_fu_306_p2">+, 0, 0, 15, 9, 9</column>
<column name="tmp2_mid1_fu_431_p2">+, 0, 0, 15, 9, 9</column>
<column name="tmp_fu_301_p2">+, 0, 0, 15, 8, 8</column>
<column name="tmp_mid1_fu_418_p2">+, 0, 0, 15, 8, 8</column>
<column name="icmp_ln14_fu_239_p2">icmp, 0, 0, 13, 15, 15</column>
<column name="icmp_ln15_fu_256_p2">icmp, 0, 0, 13, 10, 10</column>
<column name="icmp_ln16_1_fu_334_p2">icmp, 0, 0, 11, 5, 5</column>
<column name="icmp_ln16_fu_216_p2">icmp, 0, 0, 11, 5, 1</column>
<column name="or_ln18_fu_351_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln14_fu_261_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln15_1_fu_275_p3">select, 0, 0, 10, 1, 1</column>
<column name="select_ln15_fu_364_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln18_1_fu_382_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln18_2_fu_387_p3">select, 0, 0, 9, 1, 9</column>
<column name="select_ln18_3_fu_392_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln18_4_fu_397_p3">select, 0, 0, 9, 1, 9</column>
<column name="select_ln18_5_fu_339_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln18_6_fu_356_p3">select, 0, 0, 5, 1, 1</column>
<column name="select_ln18_7_fu_424_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln18_8_fu_437_p3">select, 0, 0, 9, 1, 9</column>
<column name="select_ln18_fu_311_p3">select, 0, 0, 5, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter6">9, 2, 1, 2</column>
<column name="ap_phi_mux_out_w_0_phi_fu_162_p4">9, 2, 5, 10</column>
<column name="indvar_flatten31_reg_114">9, 2, 15, 30</column>
<column name="indvar_flatten_reg_136">9, 2, 10, 20</column>
<column name="out_d_0_reg_125">9, 2, 5, 10</column>
<column name="out_h_0_reg_147">9, 2, 5, 10</column>
<column name="out_w_0_reg_158">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln18_1_reg_661">14, 0, 14, 0</column>
<column name="add_ln18_reg_656">12, 0, 12, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="empty_11_reg_528">5, 0, 12, 7</column>
<column name="empty_reg_499">5, 0, 5, 0</column>
<column name="icmp_ln14_reg_555">1, 0, 1, 0</column>
<column name="icmp_ln15_reg_570">1, 0, 1, 0</column>
<column name="icmp_ln15_reg_570_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln16_reg_538">1, 0, 1, 0</column>
<column name="indvar_flatten31_reg_114">15, 0, 15, 0</column>
<column name="indvar_flatten_reg_136">10, 0, 10, 0</column>
<column name="input_load_reg_671">16, 0, 16, 0</column>
<column name="lshr_ln18_1_reg_636">4, 0, 4, 0</column>
<column name="lshr_ln18_1_reg_636_pp0_iter2_reg">4, 0, 4, 0</column>
<column name="mul_ln18_1_reg_549">9, 0, 9, 0</column>
<column name="mul_ln18_1_reg_549_pp0_iter1_reg">9, 0, 9, 0</column>
<column name="mul_ln18_2_reg_601">8, 0, 8, 0</column>
<column name="mul_ln18_3_reg_607">9, 0, 9, 0</column>
<column name="mul_ln18_reg_543">8, 0, 8, 0</column>
<column name="mul_ln18_reg_543_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="mul_ln6_1_reg_533">15, 0, 15, 0</column>
<column name="mul_ln6_reg_505">10, 0, 10, 0</column>
<column name="out_d_0_reg_125">5, 0, 5, 0</column>
<column name="out_d_reg_564">5, 0, 5, 0</column>
<column name="out_h_0_reg_147">5, 0, 5, 0</column>
<column name="out_h_reg_619">5, 0, 5, 0</column>
<column name="out_w_0_reg_158">5, 0, 5, 0</column>
<column name="select_ln18_5_reg_613">1, 0, 1, 0</column>
<column name="select_ln18_6_reg_625">5, 0, 5, 0</column>
<column name="select_ln18_6_reg_625_pp0_iter2_reg">5, 0, 5, 0</column>
<column name="select_ln18_7_reg_641">8, 0, 8, 0</column>
<column name="select_ln18_8_reg_646">9, 0, 9, 0</column>
<column name="tmp2_reg_596">9, 0, 9, 0</column>
<column name="tmp_reg_591">8, 0, 8, 0</column>
<column name="zext_ln18_1_reg_517">6, 0, 9, 3</column>
<column name="zext_ln18_3_cast_reg_523">6, 0, 14, 8</column>
<column name="zext_ln18_reg_511">5, 0, 8, 3</column>
<column name="add_ln18_1_reg_661">64, 32, 14, 0</column>
<column name="icmp_ln14_reg_555">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, up_sampling2d_fix16, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, up_sampling2d_fix16, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, up_sampling2d_fix16, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, up_sampling2d_fix16, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, up_sampling2d_fix16, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, up_sampling2d_fix16, return value</column>
<column name="input_height">in, 5, ap_none, input_height, scalar</column>
<column name="input_width">in, 5, ap_none, input_width, scalar</column>
<column name="input_r_address0">out, 14, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="output_depth">in, 6, ap_none, output_depth, scalar</column>
<column name="output_height">in, 6, ap_none, output_height, scalar</column>
<column name="output_width">in, 6, ap_none, output_width, scalar</column>
<column name="output_r_address0">out, 14, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 16, ap_memory, output_r, array</column>
</table>
</item>
</section>
</profile>
