==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'HLS_MAXHEAP_HTA/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 19023 ; free virtual = 33227
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 19023 ; free virtual = 33227
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 375.711 ; gain = 0.148 ; free physical = 18987 ; free virtual = 33196
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 375.711 ; gain = 0.148 ; free physical = 18984 ; free virtual = 33194
INFO: [XFORM 203-101] Partitioning array 'HTA_heap' (HLS_MAXHEAP_HTA/solution1/top.cc:92) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_MAXHEAP_HTA/solution1/top.cc:184:13) to (HLS_MAXHEAP_HTA/solution1/top.cc:198:2) in function 'HLS_MAXHEAP_HTA'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_MAXHEAP_HTA/solution1/top.cc:212:9) to (HLS_MAXHEAP_HTA/solution1/top.cc:124:18) in function 'HLS_MAXHEAP_HTA'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_MAXHEAP_HTA/solution1/top.cc:272:2) to (HLS_MAXHEAP_HTA/solution1/top.cc:272:2) in function 'HLS_MAXHEAP_HTA'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HLS_MAXHEAP_HTA/solution1/top.cc:295:13) in function 'HLS_MAXHEAP_HTA'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_MAXHEAP_HTA/solution1/top.cc:232:9) to (HLS_MAXHEAP_HTA/solution1/top.cc:235:9) in function 'HLS_MAXHEAP_HTA'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_MAXHEAP_HTA/solution1/top.cc:240:9) to (HLS_MAXHEAP_HTA/solution1/top.cc:253:9) in function 'HLS_MAXHEAP_HTA'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_MAXHEAP_HTA/solution1/top.cc:256:9) to (HLS_MAXHEAP_HTA/solution1/top.cc:272:2) in function 'HLS_MAXHEAP_HTA'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 18960 ; free virtual = 33170
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 18930 ; free virtual = 33141
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_MAXHEAP_HTA' ...
WARNING: [SYN 201-103] Legalizing function name 'HLS_malloc<1>' to 'HLS_malloc_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'HLS_malloc<2>' to 'HLS_malloc_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'HLS_malloc<3>' to 'HLS_malloc_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'HLS_free<1>' to 'HLS_free_1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_malloc_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_malloc<1>'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.36 seconds; current allocated memory: 114.917 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 114.963 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_malloc_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_malloc<2>'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 115.071 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 115.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_malloc_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_malloc<3>'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 115.162 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 115.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_free_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_free<1>'.
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_free<1>'.
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_free<1>'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 115.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 115.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_MAXHEAP_HTA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 116.926 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 118.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_malloc_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'HLS_malloc_1_s'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HLS_MAXHEAP_HTA/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 18321 ; free virtual = 32542
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 18321 ; free virtual = 32542
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.711 ; gain = 0.148 ; free physical = 18322 ; free virtual = 32543
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.711 ; gain = 0.148 ; free physical = 18314 ; free virtual = 32535
INFO: [XFORM 203-101] Partitioning array 'HTA_heap' (HLS_MAXHEAP_HTA/solution1/top.cc:92) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_MAXHEAP_HTA/solution1/top.cc:212:9) to (HLS_MAXHEAP_HTA/solution1/top.cc:124:18) in function 'HLS_MAXHEAP_HTA'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_MAXHEAP_HTA/solution1/top.cc:277:13) to (HLS_MAXHEAP_HTA/solution1/top.cc:295:13) in function 'HLS_MAXHEAP_HTA'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 18290 ; free virtual = 32512
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 18257 ; free virtual = 32479
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_MAXHEAP_HTA' ...
WARNING: [SYN 201-103] Legalizing function name 'HLS_malloc<1>' to 'HLS_malloc_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'HLS_malloc<2>' to 'HLS_malloc_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'HLS_malloc<3>' to 'HLS_malloc_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'HLS_free<1>' to 'HLS_free_1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_malloc_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_malloc<1>'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.5 seconds; current allocated memory: 118.030 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 118.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_malloc_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_malloc<2>'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 118.200 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 118.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_malloc_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_malloc<3>'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 118.290 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 118.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_free_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_free<1>'.
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_free<1>'.
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_free<1>'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 118.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 118.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_MAXHEAP_HTA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 120.941 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 122.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_malloc_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'HLS_malloc_1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 123.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_malloc_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'HLS_malloc_2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 123.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_malloc_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'HLS_malloc_3_s'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 123.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_free_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HLS_MAXHEAP_HTA/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 17062 ; free virtual = 31826
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 17062 ; free virtual = 31826
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.707 ; gain = 0.148 ; free physical = 17048 ; free virtual = 31813
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.707 ; gain = 0.148 ; free physical = 17045 ; free virtual = 31810
INFO: [XFORM 203-101] Partitioning array 'HTA_heap' (HLS_MAXHEAP_HTA/solution1/top.cc:92) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_MAXHEAP_HTA/solution1/top.cc:184:13) to (HLS_MAXHEAP_HTA/solution1/top.cc:198:2) in function 'HLS_MAXHEAP_HTA'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_MAXHEAP_HTA/solution1/top.cc:212:9) to (HLS_MAXHEAP_HTA/solution1/top.cc:124:18) in function 'HLS_MAXHEAP_HTA'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_MAXHEAP_HTA/solution1/top.cc:272:2) to (HLS_MAXHEAP_HTA/solution1/top.cc:272:2) in function 'HLS_MAXHEAP_HTA'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_MAXHEAP_HTA/solution1/top.cc:277:13) to (HLS_MAXHEAP_HTA/solution1/top.cc:295:13) in function 'HLS_MAXHEAP_HTA'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_MAXHEAP_HTA/solution1/top.cc:232:9) to (HLS_MAXHEAP_HTA/solution1/top.cc:253:9) in function 'HLS_MAXHEAP_HTA'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_MAXHEAP_HTA/solution1/top.cc:256:9) to (HLS_MAXHEAP_HTA/solution1/top.cc:272:2) in function 'HLS_MAXHEAP_HTA'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 17040 ; free virtual = 31804
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 17011 ; free virtual = 31776
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_MAXHEAP_HTA' ...
WARNING: [SYN 201-103] Legalizing function name 'HLS_malloc<1>' to 'HLS_malloc_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'HLS_malloc<2>' to 'HLS_malloc_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'HLS_malloc<3>' to 'HLS_malloc_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'HLS_free<1>' to 'HLS_free_1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_malloc_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_malloc<1>'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.39 seconds; current allocated memory: 113.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 113.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_malloc_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_malloc<2>'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 113.329 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 113.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_malloc_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_malloc<3>'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 113.420 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 113.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_free_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_free<1>'.
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_free<1>'.
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_free<1>'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 113.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 113.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_MAXHEAP_HTA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 114.838 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 115.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_malloc_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'HLS_malloc_1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 116.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_malloc_2_s' 
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HLS_MAXHEAP_HTA/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 15192 ; free virtual = 30388
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 15192 ; free virtual = 30388
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.711 ; gain = 0.148 ; free physical = 15169 ; free virtual = 30365
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.711 ; gain = 0.148 ; free physical = 15184 ; free virtual = 30381
INFO: [XFORM 203-101] Partitioning array 'HTA_heap' (HLS_MAXHEAP_HTA/solution1/top.cc:68) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_MAXHEAP_HTA/solution1/top.cc:160:13) to (HLS_MAXHEAP_HTA/solution1/top.cc:174:2) in function 'HLS_MAXHEAP_HTA'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_MAXHEAP_HTA/solution1/top.cc:188:9) to (HLS_MAXHEAP_HTA/solution1/top.cc:100:18) in function 'HLS_MAXHEAP_HTA'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_MAXHEAP_HTA/solution1/top.cc:248:2) to (HLS_MAXHEAP_HTA/solution1/top.cc:248:2) in function 'HLS_MAXHEAP_HTA'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_MAXHEAP_HTA/solution1/top.cc:253:13) to (HLS_MAXHEAP_HTA/solution1/top.cc:271:13) in function 'HLS_MAXHEAP_HTA'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_MAXHEAP_HTA/solution1/top.cc:208:9) to (HLS_MAXHEAP_HTA/solution1/top.cc:229:9) in function 'HLS_MAXHEAP_HTA'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_MAXHEAP_HTA/solution1/top.cc:232:9) to (HLS_MAXHEAP_HTA/solution1/top.cc:248:2) in function 'HLS_MAXHEAP_HTA'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 15143 ; free virtual = 30341
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 15132 ; free virtual = 30330
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_MAXHEAP_HTA' ...
WARNING: [SYN 201-103] Legalizing function name 'HLS_malloc<1>' to 'HLS_malloc_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'HLS_malloc<2>' to 'HLS_malloc_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'HLS_malloc<3>' to 'HLS_malloc_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'HLS_free<1>' to 'HLS_free_1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_malloc_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_malloc<1>'.
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_malloc<1>'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.25 seconds; current allocated memory: 113.206 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 113.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_malloc_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_malloc<2>'.
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_malloc<2>'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 113.392 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 113.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_malloc_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_malloc<3>'.
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_malloc<3>'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 113.494 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 113.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_free_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_free<1>'.
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_free<1>'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 113.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 113.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_MAXHEAP_HTA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 114.914 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 116.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_malloc_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'HLS_malloc_1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 116.304 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

