
*** Running vivado
    with args -log system_wrapper.rdi -applog -m64 -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2013.4 (64-bit)
  **** SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
Loading parts and site information from D:/xlinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [D:/xlinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/xlinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source system_wrapper.tcl -notrace
Command: open_checkpoint F:/emd/lab1/lab1.runs/impl_1/system_wrapper.dcp
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from D:/xlinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from D:/xlinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from D:/xlinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from D:/xlinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from D:/xlinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from D:/xlinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml
Parsing XDC File [F:/emd/lab1/lab1.runs/impl_1/.Xil/Vivado-10352-/dcp/system_wrapper_board.xdc]
Finished Parsing XDC File [F:/emd/lab1/lab1.runs/impl_1/.Xil/Vivado-10352-/dcp/system_wrapper_board.xdc]
Parsing XDC File [F:/emd/lab1/lab1.runs/impl_1/.Xil/Vivado-10352-/dcp/system_wrapper_early.xdc]
Finished Parsing XDC File [F:/emd/lab1/lab1.runs/impl_1/.Xil/Vivado-10352-/dcp/system_wrapper_early.xdc]
Parsing XDC File [F:/emd/lab1/lab1.runs/impl_1/.Xil/Vivado-10352-/dcp/system_wrapper.xdc]
Finished Parsing XDC File [F:/emd/lab1/lab1.runs/impl_1/.Xil/Vivado-10352-/dcp/system_wrapper.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 840.031 ; gain = 0.000
Restoring placement.
Restored 139 out of 139 XDEF sites from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 4 instances

INFO: [Project 1-484] Checkpoint was created with build 353583
open_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 840.031 ; gain = 656.813
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.201 . Memory (MB): peak = 843.109 ; gain = 3.078

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 180964849

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.279 . Memory (MB): peak = 847.926 ; gain = 4.816

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 152 cells.
Phase 2 Constant Propagation | Checksum: e5328264

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.576 . Memory (MB): peak = 847.926 ; gain = 4.816

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 192 unconnected nets.
INFO: [Opt 31-11] Eliminated 193 unconnected cells.
Phase 3 Sweep | Checksum: 217031d64

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.848 . Memory (MB): peak = 847.926 ; gain = 4.816
Ending Logic Optimization Task | Checksum: 217031d64

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.869 . Memory (MB): peak = 847.926 ; gain = 4.816
Implement Debug Cores | Checksum: 180964849
Logic Optimization | Checksum: 180964849

Starting Power Optimization Task
Ending Power Optimization Task | Checksum: 217031d64

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 847.926 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 850.367 ; gain = 0.035
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 852.641 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 852.641 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: a259a421

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.162 . Memory (MB): peak = 852.641 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: a259a421

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.169 . Memory (MB): peak = 852.641 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: a259a421

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.169 . Memory (MB): peak = 852.641 ; gain = 0.000

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: 19664bb3f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.322 . Memory (MB): peak = 852.641 ; gain = 0.000

Phase 1.1.5 Implementation Feasibility check
Phase 1.1.5 Implementation Feasibility check | Checksum: 19664bb3f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.558 . Memory (MB): peak = 852.641 ; gain = 0.000

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: 19664bb3f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.573 . Memory (MB): peak = 852.641 ; gain = 0.000

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1b55a0887

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 852.664 ; gain = 0.023

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 1fadcf8e6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 853.777 ; gain = 1.137
Phase 1.1.8.1 Place Init Design | Checksum: 1dd19367f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 853.777 ; gain = 1.137
Phase 1.1.8 Build Placer Netlist Model | Checksum: 1dd19367f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 853.777 ; gain = 1.137

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 1dd19367f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 853.777 ; gain = 1.137
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 1dd19367f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 853.777 ; gain = 1.137
Phase 1.1 Placer Initialization Core | Checksum: 1dd19367f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 853.777 ; gain = 1.137
Phase 1 Placer Initialization | Checksum: 1dd19367f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 853.777 ; gain = 1.137

Phase 2 Global Placement

Phase 2.1 Run Budgeter
Phase 2.1 Run Budgeter | Checksum: 283f1f69c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 856.574 ; gain = 3.934
Phase 2 Global Placement | Checksum: 2a74f0561

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 856.926 ; gain = 4.285

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2a74f0561

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 856.926 ; gain = 4.285

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 30b8fe156

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 866.141 ; gain = 13.500

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 28eff60ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 866.141 ; gain = 13.500

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 2b507e60f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 866.973 ; gain = 14.332

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 2654aab49

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 867.043 ; gain = 14.402

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2654aab49

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 867.105 ; gain = 14.465
Phase 3 Detail Placement | Checksum: 2654aab49

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 867.105 ; gain = 14.465

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 15842e0ed

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 867.105 ; gain = 14.465

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 17e981489

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 867.316 ; gain = 14.676
Phase 4.2 Post Placement Optimization | Checksum: 17e981489

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 867.316 ; gain = 14.676

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 17e981489

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 867.316 ; gain = 14.676

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: 17e981489

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 867.316 ; gain = 14.676

Phase 4.4.2 updateTiming final
Phase 4.4.2 updateTiming final | Checksum: 1b1f1b1ee

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 868.504 ; gain = 15.863

Phase 4.4.3 Dump Critical Paths 
Phase 4.4.3 Dump Critical Paths  | Checksum: 1b1f1b1ee

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 868.504 ; gain = 15.863

Phase 4.4.4 Restore STA
Phase 4.4.4 Restore STA | Checksum: 1b1f1b1ee

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 868.504 ; gain = 15.863

Phase 4.4.5 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=3.784  | TNS=0.000  |

Phase 4.4.5 Print Final WNS | Checksum: 1b1f1b1ee

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 868.504 ; gain = 15.863
Phase 4.4 Placer Reporting | Checksum: 1b1f1b1ee

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 868.504 ; gain = 15.863

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 20d5ef53d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 868.504 ; gain = 15.863
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20d5ef53d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 868.504 ; gain = 15.863
Ending Placer Task | Checksum: 124ab1ad2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 868.504 ; gain = 15.863
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0 secs 

report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 876.070 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.212 . Memory (MB): peak = 876.070 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
Phase 1.1 Build Netlist & NodeGraph | Checksum: 124ab1ad2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 957.164 ; gain = 75.988
Phase 1 Build RT Design | Checksum: e87d7e73

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 957.164 ; gain = 75.988

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e87d7e73

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 957.164 ; gain = 75.988

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: e87d7e73

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 962.137 ; gain = 80.961

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: e435a27b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 967.867 ; gain = 86.691

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: e435a27b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 967.867 ; gain = 86.691

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: e435a27b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 967.867 ; gain = 86.691
Phase 2.5.1 Update timing with NCN CRPR | Checksum: e435a27b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 967.867 ; gain = 86.691
Phase 2.5 Update Timing | Checksum: e435a27b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 967.867 ; gain = 86.691
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.81   | TNS=0      | WHS=-0.144 | THS=-17.2  |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: e435a27b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 967.867 ; gain = 86.691
Phase 2 Router Initialization | Checksum: e435a27b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 967.867 ; gain = 86.691

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 92fb509b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 967.867 ; gain = 86.691

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: b5057e3b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 967.867 ; gain = 86.691

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: b5057e3b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 967.867 ; gain = 86.691
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.52   | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 152e9e180

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 967.867 ; gain = 86.691
Phase 4.1 Global Iteration 0 | Checksum: 152e9e180

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 967.867 ; gain = 86.691

Phase 4.2 Global Iteration 1

Phase 4.2.1 Remove Overlaps
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
Phase 4.2.1 Remove Overlaps | Checksum: aef8cd13

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 967.867 ; gain = 86.691

Phase 4.2.2 Update Timing
Phase 4.2.2 Update Timing | Checksum: aef8cd13

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 967.867 ; gain = 86.691
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.52   | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.2.3 collectNewHoldAndFix
Phase 4.2.3 collectNewHoldAndFix | Checksum: aef8cd13

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 967.867 ; gain = 86.691
Phase 4.2 Global Iteration 1 | Checksum: aef8cd13

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 967.867 ; gain = 86.691
Phase 4 Rip-up And Reroute | Checksum: aef8cd13

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 967.867 ; gain = 86.691

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: aef8cd13

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 967.867 ; gain = 86.691
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.63   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: aef8cd13

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 967.867 ; gain = 86.691

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: aef8cd13

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 967.867 ; gain = 86.691
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.63   | TNS=0      | WHS=0.049  | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: aef8cd13

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 967.867 ; gain = 86.691
Phase 6 Post Hold Fix | Checksum: aef8cd13

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 967.867 ; gain = 86.691

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.424127 %
  Global Horizontal Routing Utilization  = 0.683594 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: aef8cd13

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 968.957 ; gain = 87.781

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 15eb3a780

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 968.957 ; gain = 87.781

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=3.636  | TNS=0.000  | WHS=0.050  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 9 Post Router Timing | Checksum: 15eb3a780

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 968.957 ; gain = 87.781
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 15eb3a780

Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 968.957 ; gain = 87.781

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 968.957 ; gain = 87.781
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 968.957 ; gain = 92.887
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/emd/lab1/lab1.runs/impl_1/system_wrapper_drc_routed.rpt.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.234 . Memory (MB): peak = 968.957 ; gain = 0.000
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 131 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory for users of free Webpack licenses. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1234.875 ; gain = 265.918
INFO: [Common 17-206] Exiting Vivado at Mon Apr 20 21:57:24 2015...
