NDFramePage.OnPageTitleLoaded("File18:uvm_reg_predictor.svh","uvm_reg_predictor.svh");NDSummary.OnSummaryLoaded("File18:uvm_reg_predictor.svh",[["SystemVerilog","SystemVerilog"]],[["Classes","Class"],["Functions","Function"],["Groups","Group"],["Sections","Section"],["Variables","Variable"]],[[306,0,3,"Explicit Register Predictor","Explicit_Register_Predictor"],[307,0,0,"uvm_reg_predictor","uvm_reg_predictor"],[308,0,2,"Variables","uvm_reg_predictor.Variables"],[309,0,4,"bus_in","uvm_reg_predictor.bus_in"],[310,0,4,"reg_ap","uvm_reg_predictor.reg_ap"],[311,0,4,"map","uvm_reg_predictor.map"],[312,0,4,"adapter","uvm_reg_predictor.adapter"],[313,0,2,"Functions","uvm_reg_predictor.Functions"],[314,0,1,"new","uvm_reg_predictor.new"],[315,0,1,"pre_predict","uvm_reg_predictor.pre_predict"],[316,0,1,"check_phase","uvm_reg_predictor.check_phase"]]);