Array size: 10 x 10 logic blocks.

Routing:

Net 0 (Cin)

SOURCE (1,2)  Class: 1  
  OPIN (1,2)  Pin: 4  
 CHANX (1,1)  Track: 9  
 CHANY (0,1)  Track: 7  
  IPIN (0,1)  Pad: 0  
  SINK (0,1)  Pad: 0  


Net 1 (jump)

SOURCE (10,1)  Class: 1  
  OPIN (10,1)  Pin: 4  
 CHANX (10,0)  Track: 2  
 CHANY (10,1)  Track: 10  
  IPIN (11,1)  Pad: 0  
  SINK (11,1)  Pad: 0  
 CHANX (10,0)  Track: 2  
  IPIN (10,0)  Pad: 0  
  SINK (10,0)  Pad: 0  


Net 2 (new_n100_)

SOURCE (10,6)  Class: 1  
  OPIN (10,6)  Pin: 4  
 CHANX (10,5)  Track: 4  
 CHANY (10,6) to (10,7)  Track: 10  
  IPIN (11,7)  Pad: 0  
  SINK (11,7)  Pad: 0  


Net 3 (new_n102_)

SOURCE (7,4)  Class: 1  
  OPIN (7,4)  Pin: 4  
 CHANX (6,3) to (7,3)  Track: 9  
 CHANY (6,4) to (6,5)  Track: 10  
  IPIN (7,5)  Pin: 1  
  SINK (7,5)  Class: 0  


Net 4 (new_n103_)

SOURCE (7,5)  Class: 1  
  OPIN (7,5)  Pin: 4  
 CHANX (7,4) to (8,4)  Track: 4  
 CHANY (7,5) to (7,6)  Track: 6  
 CHANY (7,7) to (7,8)  Track: 6  
 CHANY (7,9) to (7,10)  Track: 6  
 CHANX (6,10) to (7,10)  Track: 3  
  IPIN (7,11)  Pad: 0  
  SINK (7,11)  Pad: 0  


Net 5 (new_n105_)

SOURCE (10,4)  Class: 1  
  OPIN (10,4)  Pin: 4  
 CHANX (10,3)  Track: 8  
 CHANY (10,4) to (10,5)  Track: 6  
  IPIN (10,5)  Pin: 3  
  SINK (10,5)  Class: 0  


Net 6 (new_n106_)

SOURCE (10,5)  Class: 1  
  OPIN (10,5)  Pin: 4  
 CHANX (10,4)  Track: 10  
 CHANY (10,5) to (10,6)  Track: 8  
 CHANY (10,7) to (10,8)  Track: 8  
 CHANY (10,9) to (10,10)  Track: 8  
  IPIN (11,10)  Pad: 0  
  SINK (11,10)  Pad: 0  


Net 7 (new_n108_)

SOURCE (4,7)  Class: 1  
  OPIN (4,7)  Pin: 4  
 CHANX (3,6) to (4,6)  Track: 5  
 CHANY (2,7) to (2,8)  Track: 0  
  IPIN (2,7)  Pin: 3  
  SINK (2,7)  Class: 0  


Net 8 (new_n109_)

SOURCE (2,7)  Class: 1  
  OPIN (2,7)  Pin: 4  
 CHANX (1,6) to (2,6)  Track: 1  
 CHANY (0,7) to (0,8)  Track: 0  
  IPIN (0,7)  Pad: 0  
  SINK (0,7)  Pad: 0  


Net 9 (new_n114_)

SOURCE (4,5)  Class: 1  
  OPIN (4,5)  Pin: 4  
 CHANX (3,4) to (4,4)  Track: 9  
 CHANY (2,5) to (2,6)  Track: 4  
 CHANY (2,7) to (2,8)  Track: 4  
 CHANY (2,9) to (2,10)  Track: 4  
 CHANX (3,10) to (4,10)  Track: 8  
  IPIN (3,11)  Pad: 0  
  SINK (3,11)  Pad: 0  


Net 10 (new_n116_)

SOURCE (3,2)  Class: 1  
  OPIN (3,2)  Pin: 4  
 CHANX (2,1) to (3,1)  Track: 5  
 CHANX (1,1)  Track: 5  
  IPIN (1,1)  Pin: 2  
  SINK (1,1)  Class: 0  
 CHANX (2,1) to (3,1)  Track: 5  
 CHANY (2,1)  Track: 7  
 CHANX (3,0) to (4,0)  Track: 0  
  IPIN (3,0)  Pad: 0  
  SINK (3,0)  Pad: 0  


Net 11 (new_n118_)

SOURCE (10,7)  Class: 1  
  OPIN (10,7)  Pin: 4  
 CHANX (10,6)  Track: 3  
 CHANY (9,7) to (9,8)  Track: 10  
 CHANY (9,9) to (9,10)  Track: 10  
 CHANX (10,10)  Track: 10  
  IPIN (10,11)  Pad: 0  
  SINK (10,11)  Pad: 0  


Net 12 (new_n120_)

SOURCE (9,6)  Class: 1  
  OPIN (9,6)  Pin: 4  
 CHANX (8,5) to (9,5)  Track: 9  
 CHANY (8,6) to (8,7)  Track: 10  
 CHANY (8,8) to (8,9)  Track: 10  
 CHANY (8,10)  Track: 10  
 CHANX (9,10) to (10,10)  Track: 8  
  IPIN (9,11)  Pad: 0  
  SINK (9,11)  Pad: 0  


Net 13 (new_n124_)

SOURCE (1,1)  Class: 1  
  OPIN (1,1)  Pin: 4  
 CHANX (1,0)  Track: 11  
 CHANY (0,1) to (0,2)  Track: 8  
 CHANX (1,2) to (2,2)  Track: 8  
  IPIN (1,3)  Pin: 0  
  SINK (1,3)  Class: 0  


Net 14 (new_n125_)

SOURCE (1,3)  Class: 1  
  OPIN (1,3)  Pin: 4  
 CHANX (1,2)  Track: 3  
 CHANY (0,1) to (0,2)  Track: 5  
  IPIN (0,2)  Pad: 0  
  SINK (0,2)  Pad: 0  
  OPIN (1,3)  Pin: 4  
 CHANX (1,2)  Track: 7  
  IPIN (1,2)  Pin: 2  
  SINK (1,2)  Class: 0  


Net 15 (new_n129_)

SOURCE (7,6)  Class: 1  
  OPIN (7,6)  Pin: 4  
 CHANX (6,5) to (7,5)  Track: 5  
 CHANY (5,6) to (5,7)  Track: 0  
  IPIN (5,6)  Pin: 3  
  SINK (5,6)  Class: 0  


Net 16 (new_n131_)

SOURCE (5,6)  Class: 1  
  OPIN (5,6)  Pin: 4  
 CHANX (4,5) to (5,5)  Track: 9  
 CHANY (4,6) to (4,7)  Track: 10  
 CHANY (4,8) to (4,9)  Track: 10  
 CHANY (4,10)  Track: 10  
 CHANX (5,10) to (6,10)  Track: 8  
  IPIN (5,11)  Pad: 0  
  SINK (5,11)  Pad: 0  


Net 17 (new_n33_)

SOURCE (10,3)  Class: 1  
  OPIN (10,3)  Pin: 4  
 CHANX (9,2) to (10,2)  Track: 5  
 CHANY (8,1) to (8,2)  Track: 1  
  IPIN (8,1)  Pin: 3  
  SINK (8,1)  Class: 0  
 CHANX (9,2) to (10,2)  Track: 5  
 CHANY (8,3) to (8,4)  Track: 0  
  IPIN (8,3)  Pin: 3  
  SINK (8,3)  Class: 0  
  OPIN (10,3)  Pin: 4  
 CHANX (10,2)  Track: 3  
 CHANX (8,2) to (9,2)  Track: 3  
  IPIN (8,2)  Pin: 2  
  SINK (8,2)  Class: 0  
  OPIN (10,3)  Pin: 4  
 CHANX (10,2)  Track: 2  
 CHANY (10,3) to (10,4)  Track: 4  
  IPIN (11,3)  Pad: 0  
  SINK (11,3)  Pad: 0  


Net 18 (new_n35_)

SOURCE (8,4)  Class: 1  
  OPIN (8,4)  Pin: 4  
 CHANX (7,3) to (8,3)  Track: 3  
  IPIN (7,3)  Pin: 2  
  SINK (7,3)  Class: 0  
  OPIN (8,4)  Pin: 4  
 CHANX (7,3) to (8,3)  Track: 7  
 CHANY (6,4) to (6,5)  Track: 2  
 CHANY (6,6) to (6,7)  Track: 2  
  IPIN (6,6)  Pin: 3  
  SINK (6,6)  Class: 0  
 CHANX (7,3) to (8,3)  Track: 7  
 CHANX (5,3) to (6,3)  Track: 7  
 CHANY (5,4) to (5,5)  Track: 4  
  IPIN (5,5)  Pin: 3  
  SINK (5,5)  Class: 0  
  OPIN (8,4)  Pin: 4  
 CHANX (7,3) to (8,3)  Track: 11  
 CHANY (6,4) to (6,5)  Track: 6  
  IPIN (6,5)  Pin: 3  
  SINK (6,5)  Class: 0  
 CHANX (5,3) to (6,3)  Track: 7  
 CHANY (4,4) to (4,5)  Track: 2  
  IPIN (4,4)  Pin: 3  
  SINK (4,4)  Class: 0  


Net 19 (new_n36_)

SOURCE (4,4)  Class: 1  
  OPIN (4,4)  Pin: 4  
 CHANX (3,3) to (4,3)  Track: 7  
 CHANY (2,4) to (2,5)  Track: 2  
  IPIN (2,4)  Pin: 3  
  SINK (2,4)  Class: 0  
  OPIN (4,4)  Pin: 4  
 CHANX (3,3) to (4,3)  Track: 11  
  IPIN (3,4)  Pin: 0  
  SINK (3,4)  Class: 0  
 CHANX (3,3) to (4,3)  Track: 11  
 CHANY (3,4) to (3,5)  Track: 8  
  IPIN (4,5)  Pin: 1  
  SINK (4,5)  Class: 0  


Net 20 (new_n37_)

SOURCE (3,4)  Class: 1  
  OPIN (3,4)  Pin: 4  
 CHANX (2,3) to (3,3)  Track: 9  
 CHANY (1,4) to (1,5)  Track: 4  
 CHANY (1,6) to (1,7)  Track: 4  
 CHANY (1,8) to (1,9)  Track: 4  
 CHANY (1,10)  Track: 4  
 CHANX (2,10) to (3,10)  Track: 10  
  IPIN (2,11)  Pad: 0  
  SINK (2,11)  Pad: 0  


Net 21 (new_n39_)

SOURCE (8,2)  Class: 1  
  OPIN (8,2)  Pin: 4  
 CHANX (7,1) to (8,1)  Track: 7  
 CHANY (6,2) to (6,3)  Track: 2  
  IPIN (6,2)  Pin: 3  
  SINK (6,2)  Class: 0  
  OPIN (8,2)  Pin: 4  
 CHANX (8,1) to (9,1)  Track: 8  
 CHANY (8,2) to (8,3)  Track: 10  
  IPIN (9,3)  Pin: 1  
  SINK (9,3)  Class: 0  


Net 22 (new_n40_)

SOURCE (9,3)  Class: 1  
  OPIN (9,3)  Pin: 4  
 CHANX (9,2) to (10,2)  Track: 8  
 CHANY (9,3) to (9,4)  Track: 10  
 CHANY (9,5) to (9,6)  Track: 10  
 CHANX (10,5)  Track: 8  
 CHANY (10,6) to (10,7)  Track: 6  
  IPIN (11,6)  Pad: 0  
  SINK (11,6)  Pad: 0  


Net 23 (new_n41_)

SOURCE (8,1)  Class: 1  
  OPIN (8,1)  Pin: 4  
 CHANX (7,0) to (8,0)  Track: 5  
  IPIN (8,0)  Pad: 0  
  SINK (8,0)  Pad: 0  
  OPIN (8,1)  Pin: 4  
 CHANX (7,0) to (8,0)  Track: 1  
  IPIN (7,0)  Pad: 0  
  SINK (7,0)  Pad: 0  
  OPIN (8,1)  Pin: 4  
 CHANX (8,0) to (9,0)  Track: 10  
 CHANX (10,0)  Track: 10  
  IPIN (10,1)  Pin: 0  
  SINK (10,1)  Class: 0  


Net 24 (new_n42_)

SOURCE (6,5)  Class: 1  
  OPIN (6,5)  Pin: 4  
 CHANX (5,4) to (6,4)  Track: 1  
  IPIN (5,4)  Pin: 2  
  SINK (5,4)  Class: 0  


Net 25 (new_n43_)

SOURCE (5,4)  Class: 1  
  OPIN (5,4)  Pin: 4  
 CHANX (4,3) to (5,3)  Track: 5  
  IPIN (5,3)  Pin: 2  
  SINK (5,3)  Class: 0  


Net 26 (new_n44_)

SOURCE (5,3)  Class: 1  
  OPIN (5,3)  Pin: 4  
 CHANX (4,2) to (5,2)  Track: 7  
  IPIN (5,2)  Pin: 2  
  SINK (5,2)  Class: 0  


Net 27 (new_n45_)

SOURCE (5,2)  Class: 1  
  OPIN (5,2)  Pin: 4  
 CHANX (4,1) to (5,1)  Track: 1  
  IPIN (4,1)  Pin: 2  
  SINK (4,1)  Class: 0  


Net 28 (new_n48_)

SOURCE (7,3)  Class: 1  
  OPIN (7,3)  Pin: 4  
 CHANX (6,2) to (7,2)  Track: 7  
  IPIN (7,2)  Pin: 2  
  SINK (7,2)  Class: 0  
 CHANX (6,2) to (7,2)  Track: 7  
 CHANY (6,3) to (6,4)  Track: 4  
  IPIN (6,4)  Pin: 3  
  SINK (6,4)  Class: 0  


Net 29 (new_n49_)

SOURCE (6,4)  Class: 1  
  OPIN (6,4)  Pin: 4  
 CHANX (5,3) to (6,3)  Track: 11  
 CHANY (4,4) to (4,5)  Track: 6  
 CHANY (4,6) to (4,7)  Track: 6  
 CHANX (5,7) to (6,7)  Track: 2  
  IPIN (5,7)  Pin: 2  
  SINK (5,7)  Class: 0  
 CHANY (4,6) to (4,7)  Track: 6  
  IPIN (4,7)  Pin: 3  
  SINK (4,7)  Class: 0  


Net 30 (new_n50_)

SOURCE (5,7)  Class: 1  
  OPIN (5,7)  Pin: 4  
 CHANX (5,6) to (6,6)  Track: 8  
 CHANY (5,7) to (5,8)  Track: 10  
 CHANY (5,9) to (5,10)  Track: 10  
 CHANX (4,10) to (5,10)  Track: 11  
  IPIN (4,11)  Pad: 0  
  SINK (4,11)  Pad: 0  


Net 31 (new_n53_)

SOURCE (6,2)  Class: 1  
  OPIN (6,2)  Pin: 4  
 CHANX (5,1) to (6,1)  Track: 7  
 CHANY (4,2) to (4,3)  Track: 2  
  IPIN (4,2)  Pin: 3  
  SINK (4,2)  Class: 0  


Net 32 (new_n54_)

SOURCE (4,2)  Class: 1  
  OPIN (4,2)  Pin: 4  
 CHANX (3,1) to (4,1)  Track: 3  
  IPIN (3,1)  Pin: 2  
  SINK (3,1)  Class: 0  


Net 33 (new_n57_)

SOURCE (2,4)  Class: 1  
  OPIN (2,4)  Pin: 4  
 CHANX (1,3) to (2,3)  Track: 11  
 CHANY (0,4) to (0,5)  Track: 10  
  IPIN (1,5)  Pin: 1  
  SINK (1,5)  Class: 0  
  OPIN (2,4)  Pin: 4  
 CHANX (1,3) to (2,3)  Track: 7  
  IPIN (2,3)  Pin: 2  
  SINK (2,3)  Class: 0  
 CHANX (1,3) to (2,3)  Track: 11  
 CHANY (1,4) to (1,5)  Track: 8  
  IPIN (2,5)  Pin: 1  
  SINK (2,5)  Class: 0  
 CHANX (1,3) to (2,3)  Track: 11  
 CHANY (0,2) to (0,3)  Track: 11  
 CHANY (0,1)  Track: 11  
 CHANX (1,0) to (2,0)  Track: 0  
  IPIN (1,0)  Pad: 0  
  SINK (1,0)  Pad: 0  


Net 34 (new_n58_)

SOURCE (2,5)  Class: 1  
  OPIN (2,5)  Pin: 4  
 CHANX (1,4) to (2,4)  Track: 5  
 CHANY (0,5) to (0,6)  Track: 8  
  IPIN (1,6)  Pin: 1  
  SINK (1,6)  Class: 0  


Net 35 (new_n59_)

SOURCE (1,6)  Class: 1  
  OPIN (1,6)  Pin: 4  
 CHANX (1,5)  Track: 9  
 CHANY (0,4) to (0,5)  Track: 7  
  IPIN (0,5)  Pad: 0  
  SINK (0,5)  Pad: 0  


Net 36 (new_n61_)

SOURCE (5,5)  Class: 1  
  OPIN (5,5)  Pin: 4  
 CHANX (4,4) to (5,4)  Track: 7  
 CHANY (3,5) to (3,6)  Track: 2  
  IPIN (3,5)  Pin: 3  
  SINK (3,5)  Class: 0  
 CHANX (4,4) to (5,4)  Track: 7  
 CHANY (4,5) to (4,6)  Track: 4  
  IPIN (4,6)  Pin: 3  
  SINK (4,6)  Class: 0  


Net 37 (new_n62_)

SOURCE (4,6)  Class: 1  
  OPIN (4,6)  Pin: 4  
 CHANX (3,5) to (4,5)  Track: 7  
 CHANY (2,6) to (2,7)  Track: 2  
  IPIN (2,6)  Pin: 3  
  SINK (2,6)  Class: 0  


Net 38 (new_n63_)

SOURCE (2,6)  Class: 1  
  OPIN (2,6)  Pin: 4  
 CHANX (1,5) to (2,5)  Track: 7  
 CHANY (0,6) to (0,7)  Track: 2  
  IPIN (0,6)  Pad: 0  
  SINK (0,6)  Pad: 0  


Net 39 (new_n64_)

SOURCE (9,1)  Class: 1  
  OPIN (9,1)  Pin: 4  
 CHANX (8,0) to (9,0)  Track: 11  
 CHANY (8,1)  Track: 10  
 CHANX (9,1) to (10,1)  Track: 10  
  IPIN (9,2)  Pin: 0  
  SINK (9,2)  Class: 0  


Net 40 (new_n65_)

SOURCE (9,2)  Class: 1  
  OPIN (9,2)  Pin: 4  
 CHANX (9,1) to (10,1)  Track: 2  
  IPIN (10,2)  Pin: 0  
  SINK (10,2)  Class: 0  
 CHANX (9,1) to (10,1)  Track: 2  
 CHANY (10,2) to (10,3)  Track: 6  
  IPIN (11,2)  Pad: 0  
  SINK (11,2)  Pad: 0  


Net 41 (new_n67_)

SOURCE (3,5)  Class: 1  
  OPIN (3,5)  Pin: 4  
 CHANX (2,4) to (3,4)  Track: 11  
 CHANY (2,5) to (2,6)  Track: 8  
  IPIN (3,6)  Pin: 1  
  SINK (3,6)  Class: 0  


Net 42 (new_n68_)

SOURCE (3,6)  Class: 1  
  OPIN (3,6)  Pin: 4  
 CHANX (2,5) to (3,5)  Track: 9  
 CHANY (2,6) to (2,7)  Track: 10  
  IPIN (3,7)  Pin: 1  
  SINK (3,7)  Class: 0  


Net 43 (new_n69_)

SOURCE (3,7)  Class: 1  
  OPIN (3,7)  Pin: 4  
 CHANX (2,6) to (3,6)  Track: 3  
 CHANX (1,6)  Track: 3  
 CHANY (0,7) to (0,8)  Track: 4  
  IPIN (0,8)  Pad: 0  
  SINK (0,8)  Pad: 0  


Net 44 (new_n71_)

SOURCE (8,3)  Class: 1  
  OPIN (8,3)  Pin: 4  
 CHANX (8,2) to (9,2)  Track: 10  
 CHANY (8,3) to (8,4)  Track: 8  
  IPIN (9,4)  Pin: 1  
  SINK (9,4)  Class: 0  
  OPIN (8,3)  Pin: 4  
 CHANX (7,2) to (8,2)  Track: 9  
 CHANX (5,2) to (6,2)  Track: 9  
 CHANX (3,2) to (4,2)  Track: 9  
 CHANX (1,2) to (2,2)  Track: 9  
 CHANY (1,3) to (1,4)  Track: 10  
 CHANY (1,5) to (1,6)  Track: 10  
 CHANY (1,7) to (1,8)  Track: 10  
 CHANX (1,7)  Track: 9  
 CHANY (0,8) to (0,9)  Track: 6  
  IPIN (0,9)  Pad: 0  
  SINK (0,9)  Pad: 0  
  OPIN (8,3)  Pin: 4  
 CHANX (7,2) to (8,2)  Track: 5  
 CHANX (5,2) to (6,2)  Track: 5  
 CHANX (3,2) to (4,2)  Track: 5  
 CHANX (1,2) to (2,2)  Track: 5  
 CHANY (0,3) to (0,4)  Track: 8  
  IPIN (1,4)  Pin: 1  
  SINK (1,4)  Class: 0  
  OPIN (8,3)  Pin: 4  
 CHANX (7,2) to (8,2)  Track: 1  
 CHANY (6,3) to (6,4)  Track: 8  
 CHANY (6,5) to (6,6)  Track: 8  
  IPIN (7,6)  Pin: 1  
  SINK (7,6)  Class: 0  


Net 45 (new_n72_)

SOURCE (1,4)  Class: 1  
  OPIN (1,4)  Pin: 4  
 CHANX (1,3)  Track: 1  
 CHANY (0,4) to (0,5)  Track: 2  
  IPIN (0,4)  Pad: 0  
  SINK (0,4)  Pad: 0  


Net 46 (new_n74_)

SOURCE (10,2)  Class: 1  
  OPIN (10,2)  Pin: 4  
 CHANX (10,1)  Track: 5  
 CHANY (9,2) to (9,3)  Track: 0  
 CHANY (9,4) to (9,5)  Track: 0  
 CHANY (9,6) to (9,7)  Track: 0  
 CHANX (10,7)  Track: 4  
 CHANY (10,8) to (10,9)  Track: 10  
  IPIN (11,9)  Pad: 0  
  SINK (11,9)  Pad: 0  


Net 47 (new_n76_)

SOURCE (8,6)  Class: 1  
  OPIN (8,6)  Pin: 4  
 CHANX (7,5) to (8,5)  Track: 7  
  IPIN (8,5)  Pin: 2  
  SINK (8,5)  Class: 0  


Net 48 (new_n77_)

SOURCE (8,5)  Class: 1  
  OPIN (8,5)  Pin: 4  
 CHANX (7,4) to (8,4)  Track: 9  
 CHANY (7,5) to (7,6)  Track: 10  
 CHANY (7,7) to (7,8)  Track: 10  
 CHANY (7,9) to (7,10)  Track: 10  
 CHANX (8,10) to (9,10)  Track: 10  
  IPIN (8,11)  Pad: 0  
  SINK (8,11)  Pad: 0  


Net 49 (new_n79_)

SOURCE (6,3)  Class: 1  
  OPIN (6,3)  Pin: 4  
 CHANX (5,2) to (6,2)  Track: 1  
 CHANX (3,2) to (4,2)  Track: 1  
  IPIN (4,3)  Pin: 0  
  SINK (4,3)  Class: 0  
 CHANX (3,2) to (4,2)  Track: 1  
  IPIN (3,2)  Pin: 2  
  SINK (3,2)  Class: 0  


Net 50 (new_n80_)

SOURCE (4,3)  Class: 1  
  OPIN (4,3)  Pin: 4  
 CHANX (4,2) to (5,2)  Track: 2  
 CHANY (4,3) to (4,4)  Track: 0  
 CHANX (3,3) to (4,3)  Track: 3  
  IPIN (3,3)  Pin: 2  
  SINK (3,3)  Class: 0  


Net 51 (new_n81_)

SOURCE (3,3)  Class: 1  
  OPIN (3,3)  Pin: 4  
 CHANX (2,2) to (3,2)  Track: 11  
 CHANY (1,3) to (1,4)  Track: 6  
 CHANY (1,5) to (1,6)  Track: 6  
 CHANY (1,7) to (1,8)  Track: 6  
 CHANY (1,9) to (1,10)  Track: 6  
 CHANX (1,10)  Track: 3  
  IPIN (1,11)  Pad: 0  
  SINK (1,11)  Pad: 0  
  OPIN (3,3)  Pin: 4  
 CHANX (2,2) to (3,2)  Track: 7  
 CHANY (1,3) to (1,4)  Track: 2  
 CHANX (1,4)  Track: 7  
 CHANY (0,3) to (0,4)  Track: 1  
  IPIN (0,3)  Pad: 0  
  SINK (0,3)  Pad: 0  


Net 52 (new_n83_)

SOURCE (6,6)  Class: 1  
  OPIN (6,6)  Pin: 4  
 CHANX (6,5) to (7,5)  Track: 4  
 CHANY (6,6) to (6,7)  Track: 6  
 CHANY (6,8) to (6,9)  Track: 6  
 CHANY (6,10)  Track: 6  
 CHANX (5,10) to (6,10)  Track: 1  
  IPIN (6,11)  Pad: 0  
  SINK (6,11)  Pad: 0  


Net 53 (new_n86_)

SOURCE (7,2)  Class: 1  
  OPIN (7,2)  Pin: 4  
 CHANX (6,1) to (7,1)  Track: 5  
  IPIN (7,1)  Pin: 2  
  SINK (7,1)  Class: 0  


Net 54 (new_n87_)

SOURCE (7,1)  Class: 1  
  OPIN (7,1)  Pin: 4  
 CHANX (6,0) to (7,0)  Track: 11  
  IPIN (6,1)  Pin: 0  
  SINK (6,1)  Class: 0  


Net 55 (new_n88_)

SOURCE (6,1)  Class: 1  
  OPIN (6,1)  Pin: 4  
 CHANX (5,0) to (6,0)  Track: 5  
  IPIN (6,0)  Pad: 0  
  SINK (6,0)  Pad: 0  


Net 56 (new_n90_)

SOURCE (5,1)  Class: 1  
  OPIN (5,1)  Pin: 4  
 CHANX (4,0) to (5,0)  Track: 7  
  IPIN (5,0)  Pad: 0  
  SINK (5,0)  Pad: 0  


Net 57 (new_n92_)

SOURCE (1,5)  Class: 1  
  OPIN (1,5)  Pin: 4  
 CHANX (1,4)  Track: 2  
 CHANY (1,5) to (1,6)  Track: 2  
 CHANY (1,7) to (1,8)  Track: 2  
 CHANY (1,9) to (1,10)  Track: 2  
 CHANX (1,10)  Track: 7  
 CHANY (0,10)  Track: 3  
  IPIN (0,10)  Pad: 0  
  SINK (0,10)  Pad: 0  


Net 58 (new_n94_)

SOURCE (2,3)  Class: 1  
  OPIN (2,3)  Pin: 4  
 CHANX (2,2) to (3,2)  Track: 2  
  IPIN (2,2)  Pin: 2  
  SINK (2,2)  Class: 0  


Net 59 (new_n95_)

SOURCE (2,2)  Class: 1  
  OPIN (2,2)  Pin: 4  
 CHANX (1,1) to (2,1)  Track: 7  
  IPIN (2,1)  Pin: 2  
  SINK (2,1)  Class: 0  


Net 60 (new_n96_)

SOURCE (2,1)  Class: 1  
  OPIN (2,1)  Pin: 4  
 CHANX (1,0) to (2,0)  Track: 5  
  IPIN (2,0)  Pad: 0  
  SINK (2,0)  Pad: 0  


Net 61 (new_n98_)

SOURCE (9,4)  Class: 1  
  OPIN (9,4)  Pin: 4  
 CHANX (8,3) to (9,3)  Track: 9  
 CHANY (8,4) to (8,5)  Track: 10  
  IPIN (9,5)  Pin: 1  
  SINK (9,5)  Class: 0  


Net 62 (new_n99_)

SOURCE (9,5)  Class: 1  
  OPIN (9,5)  Pin: 4  
 CHANX (9,4) to (10,4)  Track: 8  
 CHANY (10,5) to (10,6)  Track: 4  
  IPIN (10,6)  Pin: 3  
  SINK (10,6)  Class: 0  


Net 63 (op_ext1)

SOURCE (9,0)  Pad: 1  
  OPIN (9,0)  Pad: 1  
 CHANX (9,0) to (10,0)  Track: 8  
  IPIN (9,1)  Pin: 0  
  SINK (9,1)  Class: 0  


Net 64 (opcode1)

SOURCE (11,5)  Pad: 1  
  OPIN (11,5)  Pad: 1  
 CHANY (10,4) to (10,5)  Track: 11  
 CHANX (9,3) to (10,3)  Track: 11  
 CHANY (9,2) to (9,3)  Track: 9  
 CHANX (8,2) to (9,2)  Track: 11  
 CHANX (6,2) to (7,2)  Track: 11  
  IPIN (6,3)  Pin: 0  
  SINK (6,3)  Class: 0  
  OPIN (11,5)  Pad: 1  
 CHANY (10,4) to (10,5)  Track: 7  
 CHANX (9,3) to (10,3)  Track: 7  
 CHANY (8,4) to (8,5)  Track: 2  
 CHANX (7,4) to (8,4)  Track: 1  
  IPIN (7,4)  Pin: 2  
  SINK (7,4)  Class: 0  


Net 65 (opcode2)

SOURCE (11,8)  Pad: 1  
  OPIN (11,8)  Pad: 1  
 CHANY (10,7) to (10,8)  Track: 1  
 CHANX (9,6) to (10,6)  Track: 1  
 CHANY (8,5) to (8,6)  Track: 5  
  IPIN (8,6)  Pin: 3  
  SINK (8,6)  Class: 0  
 CHANX (9,6) to (10,6)  Track: 1  
  IPIN (9,6)  Pin: 2  
  SINK (9,6)  Class: 0  
 CHANY (10,7) to (10,8)  Track: 1  
  IPIN (10,7)  Pin: 3  
  SINK (10,7)  Class: 0  


Net 66 (opcode4)

SOURCE (11,4)  Pad: 1  
  OPIN (11,4)  Pad: 1  
 CHANY (10,3) to (10,4)  Track: 9  
 CHANX (9,2) to (10,2)  Track: 9  
 CHANY (8,3) to (8,4)  Track: 4  
  IPIN (8,4)  Pin: 3  
  SINK (8,4)  Class: 0  
  OPIN (11,4)  Pad: 1  
 CHANY (10,3) to (10,4)  Track: 1  
  IPIN (10,3)  Pin: 3  
  SINK (10,3)  Class: 0  
  OPIN (11,4)  Pad: 1  
 CHANY (10,4) to (10,5)  Track: 2  
  IPIN (10,4)  Pin: 3  
  SINK (10,4)  Class: 0  


Net 67 (sel_alu_opB1)

SOURCE (4,1)  Class: 1  
  OPIN (4,1)  Pin: 4  
 CHANX (3,0) to (4,0)  Track: 5  
  IPIN (4,0)  Pad: 0  
  SINK (4,0)  Pad: 0  


Net 68 (sel_reg_dst1)

SOURCE (3,1)  Class: 1  
  OPIN (3,1)  Pin: 4  
 CHANX (3,0) to (4,0)  Track: 8  
 CHANX (5,0) to (6,0)  Track: 8  
  IPIN (5,1)  Pin: 0  
  SINK (5,1)  Class: 0  
