{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1400823031426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1400823031431 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 23 08:30:30 2014 " "Processing started: Fri May 23 08:30:30 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1400823031431 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1400823031431 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stupidcpu -c stupidcpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off stupidcpu -c stupidcpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1400823031433 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1400823032261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_tb_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb-behavior " "Found design unit 1: tb-behavior" {  } { { "alu_tb_1.vhd" "" { Text "/home/depmod/code/stupidcpu/alu_tb_1.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400823033999 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "alu_tb_1.vhd" "" { Text "/home/depmod/code/stupidcpu/alu_tb_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400823033999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400823033999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavioural " "Found design unit 1: alu-behavioural" {  } { { "alu.vhd" "" { Text "/home/depmod/code/stupidcpu/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400823034005 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/depmod/code/stupidcpu/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400823034005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400823034005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-behavioural " "Found design unit 1: cpu-behavioural" {  } { { "cpu.vhd" "" { Text "/home/depmod/code/stupidcpu/cpu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400823034009 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "/home/depmod/code/stupidcpu/cpu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400823034009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400823034009 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1400823034238 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "alu.vhd" "Div0" { Text "/home/depmod/code/stupidcpu/alu.vhd" 73 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400823035268 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "alu.vhd" "Mod0" { Text "/home/depmod/code/stupidcpu/alu.vhd" 71 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400823035268 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1400823035268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "alu.vhd" "" { Text "/home/depmod/code/stupidcpu/alu.vhd" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400823035710 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400823035711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400823035711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400823035711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400823035711 ""}  } { { "alu.vhd" "" { Text "/home/depmod/code/stupidcpu/alu.vhd" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400823035711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_egm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_egm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_egm " "Found entity 1: lpm_divide_egm" {  } { { "db/lpm_divide_egm.tdf" "" { Text "/home/depmod/code/stupidcpu/db/lpm_divide_egm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400823035873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400823035873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "/home/depmod/code/stupidcpu/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400823035892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400823035892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_93f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_93f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_93f " "Found entity 1: alt_u_div_93f" {  } { { "db/alt_u_div_93f.tdf" "" { Text "/home/depmod/code/stupidcpu/db/alt_u_div_93f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400823035928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400823035928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "/home/depmod/code/stupidcpu/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400823036203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400823036203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "/home/depmod/code/stupidcpu/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400823036351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400823036351 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "alu.vhd" "" { Text "/home/depmod/code/stupidcpu/alu.vhd" 71 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400823036386 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400823036386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400823036386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400823036386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400823036386 ""}  } { { "alu.vhd" "" { Text "/home/depmod/code/stupidcpu/alu.vhd" 71 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400823036386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h8m " "Found entity 1: lpm_divide_h8m" {  } { { "db/lpm_divide_h8m.tdf" "" { Text "/home/depmod/code/stupidcpu/db/lpm_divide_h8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400823036543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400823036543 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cf GND " "Pin \"cf\" is stuck at GND" {  } { { "alu.vhd" "" { Text "/home/depmod/code/stupidcpu/alu.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1400823038034 "|alu|cf"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1400823038034 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1400823038541 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1400823040301 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400823040301 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "247 " "Implemented 247 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1400823040899 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1400823040899 ""} { "Info" "ICUT_CUT_TM_LCELLS" "216 " "Implemented 216 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1400823040899 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1400823040899 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "400 " "Peak virtual memory: 400 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1400823040937 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 23 08:30:40 2014 " "Processing ended: Fri May 23 08:30:40 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1400823040937 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1400823040937 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1400823040937 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1400823040937 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1400823049966 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1400823049970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 23 08:30:46 2014 " "Processing started: Fri May 23 08:30:46 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1400823049970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1400823049970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off stupidcpu -c stupidcpu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off stupidcpu -c stupidcpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1400823049972 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1400823050100 ""}
{ "Info" "0" "" "Project  = stupidcpu" {  } {  } 0 0 "Project  = stupidcpu" 0 0 "Fitter" 0 0 1400823050104 ""}
{ "Info" "0" "" "Revision = stupidcpu" {  } {  } 0 0 "Revision = stupidcpu" 0 0 "Fitter" 0 0 1400823050105 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1400823050332 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "stupidcpu EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"stupidcpu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1400823050367 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1400823050560 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1400823050569 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1400823050569 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1400823051007 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1400823051084 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1400823051984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1400823051984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1400823051984 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1400823051984 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/depmod/code/stupidcpu/" { { 0 { 0 ""} 0 567 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1400823052032 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/depmod/code/stupidcpu/" { { 0 { 0 ""} 0 569 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1400823052032 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/depmod/code/stupidcpu/" { { 0 { 0 ""} 0 571 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1400823052032 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/depmod/code/stupidcpu/" { { 0 { 0 ""} 0 573 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1400823052032 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/depmod/code/stupidcpu/" { { 0 { 0 ""} 0 575 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1400823052032 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1400823052032 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1400823052050 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "31 31 " "No exact pin location assignment(s) for 31 pins of 31 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r\[0\] " "Pin r\[0\] not assigned to an exact location on the device" {  } { { "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" { r[0] } } } { "alu.vhd" "" { Text "/home/depmod/code/stupidcpu/alu.vhd" 10 0 0 } } { "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { r[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/depmod/code/stupidcpu/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1400823055209 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r\[1\] " "Pin r\[1\] not assigned to an exact location on the device" {  } { { "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" { r[1] } } } { "alu.vhd" "" { Text "/home/depmod/code/stupidcpu/alu.vhd" 10 0 0 } } { "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { r[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/depmod/code/stupidcpu/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1400823055209 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r\[2\] " "Pin r\[2\] not assigned to an exact location on the device" {  } { { "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" { r[2] } } } { "alu.vhd" "" { Text "/home/depmod/code/stupidcpu/alu.vhd" 10 0 0 } } { "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { r[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/depmod/code/stupidcpu/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1400823055209 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r\[3\] " "Pin r\[3\] not assigned to an exact location on the device" {  } { { "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" { r[3] } } } { "alu.vhd" "" { Text "/home/depmod/code/stupidcpu/alu.vhd" 10 0 0 } } { "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { r[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/depmod/code/stupidcpu/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1400823055209 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r\[4\] " "Pin r\[4\] not assigned to an exact location on the device" {  } { { "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" { r[4] } } } { "alu.vhd" "" { Text "/home/depmod/code/stupidcpu/alu.vhd" 10 0 0 } } { "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { r[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/depmod/code/stupidcpu/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1400823055209 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r\[5\] " "Pin r\[5\] not assigned to an exact location on the device" {  } { { "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" { r[5] } } } { "alu.vhd" "" { Text "/home/depmod/code/stupidcpu/alu.vhd" 10 0 0 } } { "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { r[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/depmod/code/stupidcpu/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1400823055209 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r\[6\] " "Pin r\[6\] not assigned to an exact location on the device" {  } { { "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" { r[6] } } } { "alu.vhd" "" { Text "/home/depmod/code/stupidcpu/alu.vhd" 10 0 0 } } { "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { r[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/depmod/code/stupidcpu/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1400823055209 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r\[7\] " "Pin r\[7\] not assigned to an exact location on the device" {  } { { "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" { r[7] } } } { "alu.vhd" "" { Text "/home/depmod/code/stupidcpu/alu.vhd" 10 0 0 } } { "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { r[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/depmod/code/stupidcpu/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1400823055209 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "zf " "Pin zf not assigned to an exact location on the device" {  } { { "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" { zf } } } { "alu.vhd" "" { Text "/home/depmod/code/stupidcpu/alu.vhd" 11 0 0 } } { "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { zf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/depmod/code/stupidcpu/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1400823055209 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cf " "Pin cf not assigned to an exact location on the device" {  } { { "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" { cf } } } { "alu.vhd" "" { Text "/home/depmod/code/stupidcpu/alu.vhd" 11 0 0 } } { "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/depmod/code/stupidcpu/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1400823055209 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[2\] " "Pin op\[2\] not assigned to an exact location on the device" {  } { { "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" { op[2] } } } { "alu.vhd" "" { Text "/home/depmod/code/stupidcpu/alu.vhd" 8 0 0 } } { "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { op[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/depmod/code/stupidcpu/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1400823055209 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[1\] " "Pin op\[1\] not assigned to an exact location on the device" {  } { { "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" { op[1] } } } { "alu.vhd" "" { Text "/home/depmod/code/stupidcpu/alu.vhd" 8 0 0 } } { "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { op[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/depmod/code/stupidcpu/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1400823055209 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[0\] " "Pin b\[0\] not assigned to an exact location on the device" {  } { { "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" { b[0] } } } { "alu.vhd" "" { Text "/home/depmod/code/stupidcpu/alu.vhd" 9 0 0 } } { "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/depmod/code/stupidcpu/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1400823055209 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[0\] " "Pin a\[0\] not assigned to an exact location on the device" {  } { { "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" { a[0] } } } { "alu.vhd" "" { Text "/home/depmod/code/stupidcpu/alu.vhd" 9 0 0 } } { "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/depmod/code/stupidcpu/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1400823055209 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[0\] " "Pin op\[0\] not assigned to an exact location on the device" {  } { { "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" { op[0] } } } { "alu.vhd" "" { Text "/home/depmod/code/stupidcpu/alu.vhd" 8 0 0 } } { "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { op[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/depmod/code/stupidcpu/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1400823055209 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[3\] " "Pin op\[3\] not assigned to an exact location on the device" {  } { { "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" { op[3] } } } { "alu.vhd" "" { Text "/home/depmod/code/stupidcpu/alu.vhd" 8 0 0 } } { "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { op[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/depmod/code/stupidcpu/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1400823055209 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[7\] " "Pin a\[7\] not assigned to an exact location on the device" {  } { { "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" { a[7] } } } { "alu.vhd" "" { Text "/home/depmod/code/stupidcpu/alu.vhd" 9 0 0 } } { "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/depmod/code/stupidcpu/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1400823055209 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[3\] " "Pin b\[3\] not assigned to an exact location on the device" {  } { { "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" { b[3] } } } { "alu.vhd" "" { Text "/home/depmod/code/stupidcpu/alu.vhd" 9 0 0 } } { "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/depmod/code/stupidcpu/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1400823055209 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[2\] " "Pin b\[2\] not assigned to an exact location on the device" {  } { { "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" { b[2] } } } { "alu.vhd" "" { Text "/home/depmod/code/stupidcpu/alu.vhd" 9 0 0 } } { "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/depmod/code/stupidcpu/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1400823055209 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[1\] " "Pin b\[1\] not assigned to an exact location on the device" {  } { { "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" { b[1] } } } { "alu.vhd" "" { Text "/home/depmod/code/stupidcpu/alu.vhd" 9 0 0 } } { "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/depmod/code/stupidcpu/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1400823055209 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[7\] " "Pin b\[7\] not assigned to an exact location on the device" {  } { { "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" { b[7] } } } { "alu.vhd" "" { Text "/home/depmod/code/stupidcpu/alu.vhd" 9 0 0 } } { "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/depmod/code/stupidcpu/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1400823055209 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[4\] " "Pin b\[4\] not assigned to an exact location on the device" {  } { { "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" { b[4] } } } { "alu.vhd" "" { Text "/home/depmod/code/stupidcpu/alu.vhd" 9 0 0 } } { "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/depmod/code/stupidcpu/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1400823055209 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[5\] " "Pin b\[5\] not assigned to an exact location on the device" {  } { { "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" { b[5] } } } { "alu.vhd" "" { Text "/home/depmod/code/stupidcpu/alu.vhd" 9 0 0 } } { "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/depmod/code/stupidcpu/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1400823055209 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[6\] " "Pin b\[6\] not assigned to an exact location on the device" {  } { { "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" { b[6] } } } { "alu.vhd" "" { Text "/home/depmod/code/stupidcpu/alu.vhd" 9 0 0 } } { "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/depmod/code/stupidcpu/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1400823055209 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[6\] " "Pin a\[6\] not assigned to an exact location on the device" {  } { { "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" { a[6] } } } { "alu.vhd" "" { Text "/home/depmod/code/stupidcpu/alu.vhd" 9 0 0 } } { "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/depmod/code/stupidcpu/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1400823055209 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[5\] " "Pin a\[5\] not assigned to an exact location on the device" {  } { { "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" { a[5] } } } { "alu.vhd" "" { Text "/home/depmod/code/stupidcpu/alu.vhd" 9 0 0 } } { "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/depmod/code/stupidcpu/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1400823055209 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[4\] " "Pin a\[4\] not assigned to an exact location on the device" {  } { { "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" { a[4] } } } { "alu.vhd" "" { Text "/home/depmod/code/stupidcpu/alu.vhd" 9 0 0 } } { "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/depmod/code/stupidcpu/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1400823055209 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[3\] " "Pin a\[3\] not assigned to an exact location on the device" {  } { { "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" { a[3] } } } { "alu.vhd" "" { Text "/home/depmod/code/stupidcpu/alu.vhd" 9 0 0 } } { "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/depmod/code/stupidcpu/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1400823055209 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[2\] " "Pin a\[2\] not assigned to an exact location on the device" {  } { { "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" { a[2] } } } { "alu.vhd" "" { Text "/home/depmod/code/stupidcpu/alu.vhd" 9 0 0 } } { "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/depmod/code/stupidcpu/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1400823055209 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[1\] " "Pin a\[1\] not assigned to an exact location on the device" {  } { { "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" { a[1] } } } { "alu.vhd" "" { Text "/home/depmod/code/stupidcpu/alu.vhd" 9 0 0 } } { "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/depmod/code/stupidcpu/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1400823055209 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/depmod/fpga/altera/13.1/quartus/linux/pin_planner.ppl" { clk } } } { "alu.vhd" "" { Text "/home/depmod/code/stupidcpu/alu.vhd" 7 0 0 } } { "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/depmod/code/stupidcpu/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1400823055209 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1400823055209 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "stupidcpu.sdc " "Synopsys Design Constraints File file not found: 'stupidcpu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1400823055825 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1400823055827 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1400823055846 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1400823055847 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1400823055849 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1400823056007 ""}  } { { "alu.vhd" "" { Text "/home/depmod/code/stupidcpu/alu.vhd" 7 0 0 } } { "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/depmod/fpga/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/depmod/code/stupidcpu/" { { 0 { 0 ""} 0 562 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1400823056007 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1400823056556 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1400823056560 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1400823056562 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1400823056570 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1400823056575 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1400823056579 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1400823056580 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1400823056582 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1400823056641 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1400823056644 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1400823056644 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "30 unused 2.5V 20 10 0 " "Number of I/O pins in group: 30 (unused VREF, 2.5V VCCIO, 20 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1400823056655 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1400823056655 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1400823056655 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 28 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1400823056662 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1400823056662 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1400823056662 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1400823056662 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1400823056662 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1400823056662 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1400823056662 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1400823056662 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1400823056662 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1400823056662 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1400823056822 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1400823060322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1400823060731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1400823060760 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1400823062379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1400823062379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1400823062984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X31_Y20 X41_Y29 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X31_Y20 to location X41_Y29" {  } { { "loc" "" { Generic "/home/depmod/code/stupidcpu/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X31_Y20 to location X41_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X31_Y20 to location X41_Y29"} 31 20 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1400823065316 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1400823065316 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1400823065571 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1400823065572 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1400823065572 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1400823065572 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.44 " "Total time spent on timing analysis during the Fitter is 0.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1400823065616 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1400823065749 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1400823066713 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1400823066804 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1400823067882 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1400823069077 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/depmod/code/stupidcpu/output_files/stupidcpu.fit.smsg " "Generated suppressed messages file /home/depmod/code/stupidcpu/output_files/stupidcpu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1400823072713 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "539 " "Peak virtual memory: 539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1400823073405 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 23 08:31:13 2014 " "Processing ended: Fri May 23 08:31:13 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1400823073405 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1400823073405 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1400823073405 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1400823073405 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1400823082819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1400823082825 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 23 08:31:22 2014 " "Processing started: Fri May 23 08:31:22 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1400823082825 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1400823082825 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off stupidcpu -c stupidcpu " "Command: quartus_asm --read_settings_files=off --write_settings_files=off stupidcpu -c stupidcpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1400823082827 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1400823085763 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1400823085869 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "379 " "Peak virtual memory: 379 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1400823087100 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 23 08:31:27 2014 " "Processing ended: Fri May 23 08:31:27 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1400823087100 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1400823087100 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1400823087100 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1400823087100 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1400823088167 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1400823097630 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1400823097633 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 23 08:31:36 2014 " "Processing started: Fri May 23 08:31:36 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1400823097633 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1400823097633 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta stupidcpu -c stupidcpu " "Command: quartus_sta stupidcpu -c stupidcpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1400823097635 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1400823097766 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1400823098378 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1400823098386 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1400823098781 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1400823098782 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "stupidcpu.sdc " "Synopsys Design Constraints File file not found: 'stupidcpu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1400823100285 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1400823100287 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1400823100300 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1400823100300 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1400823100312 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1400823100313 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1400823100316 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1400823100350 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1400823100355 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1400823100367 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1400823100370 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1400823100373 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1400823100375 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1400823100376 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1400823100376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400823100379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400823100379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -12.000 clk  " "   -3.000             -12.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400823100379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1400823100379 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1400823100482 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1400823100605 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1400823102462 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1400823102600 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1400823102602 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1400823102611 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1400823102619 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1400823102622 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1400823102626 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1400823102626 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1400823102626 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400823102630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400823102630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -12.000 clk  " "   -3.000             -12.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400823102630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1400823102630 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1400823102730 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1400823102988 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1400823102994 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1400823103006 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1400823103010 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1400823103028 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1400823103029 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1400823103029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400823103034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400823103034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -12.509 clk  " "   -3.000             -12.509 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400823103034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1400823103034 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1400823103667 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1400823103668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "382 " "Peak virtual memory: 382 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1400823104053 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 23 08:31:44 2014 " "Processing ended: Fri May 23 08:31:44 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1400823104053 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1400823104053 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1400823104053 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1400823104053 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1400823118443 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1400823118450 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 23 08:31:57 2014 " "Processing started: Fri May 23 08:31:57 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1400823118450 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1400823118450 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off stupidcpu -c stupidcpu " "Command: quartus_eda --read_settings_files=off --write_settings_files=off stupidcpu -c stupidcpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1400823118454 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "stupidcpu_6_1200mv_85c_slow.vho /home/depmod/code/stupidcpu/simulation/modelsim/ simulation " "Generated file stupidcpu_6_1200mv_85c_slow.vho in folder \"/home/depmod/code/stupidcpu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1400823120487 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "stupidcpu_6_1200mv_0c_slow.vho /home/depmod/code/stupidcpu/simulation/modelsim/ simulation " "Generated file stupidcpu_6_1200mv_0c_slow.vho in folder \"/home/depmod/code/stupidcpu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1400823120735 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "stupidcpu_min_1200mv_0c_fast.vho /home/depmod/code/stupidcpu/simulation/modelsim/ simulation " "Generated file stupidcpu_min_1200mv_0c_fast.vho in folder \"/home/depmod/code/stupidcpu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1400823120960 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "stupidcpu.vho /home/depmod/code/stupidcpu/simulation/modelsim/ simulation " "Generated file stupidcpu.vho in folder \"/home/depmod/code/stupidcpu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1400823121189 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "stupidcpu_6_1200mv_85c_vhd_slow.sdo /home/depmod/code/stupidcpu/simulation/modelsim/ simulation " "Generated file stupidcpu_6_1200mv_85c_vhd_slow.sdo in folder \"/home/depmod/code/stupidcpu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1400823121358 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "stupidcpu_6_1200mv_0c_vhd_slow.sdo /home/depmod/code/stupidcpu/simulation/modelsim/ simulation " "Generated file stupidcpu_6_1200mv_0c_vhd_slow.sdo in folder \"/home/depmod/code/stupidcpu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1400823121526 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "stupidcpu_min_1200mv_0c_vhd_fast.sdo /home/depmod/code/stupidcpu/simulation/modelsim/ simulation " "Generated file stupidcpu_min_1200mv_0c_vhd_fast.sdo in folder \"/home/depmod/code/stupidcpu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1400823121670 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "stupidcpu_vhd.sdo /home/depmod/code/stupidcpu/simulation/modelsim/ simulation " "Generated file stupidcpu_vhd.sdo in folder \"/home/depmod/code/stupidcpu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1400823121813 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "342 " "Peak virtual memory: 342 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1400823122004 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 23 08:32:02 2014 " "Processing ended: Fri May 23 08:32:02 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1400823122004 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1400823122004 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1400823122004 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1400823122004 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 13 s " "Quartus II Full Compilation was successful. 0 errors, 13 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1400823122897 ""}
