EESchema Schematic File Version 2
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:Lattice_iCE_FPGA
LIBS:xess
LIBS:xilinx6s
LIBS:xilinx6v
LIBS:xilinxultra
LIBS:HydroPWNics_Lib
LIBS:OnHand-Components-Sym
LIBS:ZyncMV-cache
EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 10
Title ""
Date "2016-12-23"
Rev "0.1a"
Comp "GhostPCB"
Comment1 "Designed By: Adam Vadala-Roth"
Comment2 "Engineer : Adam Vadala-Roth"
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 4700 1275 2275 2300
U 585AE0B8
F0 "Zync 7000 FPGA/SoC" 60
F1 "Zync_SoC.sch" 60
$EndSheet
$Sheet
S 8325 5850 1875 600 
U 585AE0DE
F0 "Power" 60
F1 "Power.sch" 60
$EndSheet
$Sheet
S 8350 1275 2000 1900
U 585AE0EB
F0 "OV04689-H67A CMOS Image Sensor" 60
F1 "OV04689_H67A.sch" 60
F2 "M_BUS" I L 8350 1350 60 
F3 "SIOC" I L 8350 1450 60 
F4 "STROBE" I L 8350 1550 60 
F5 "EXTCLK" I L 8350 1650 60 
F6 "SIOD" I L 8350 1750 60 
F7 "TM" I L 8350 1850 60 
F8 "HREF" I L 8350 1950 60 
F9 "VSYNC" I L 8350 2050 60 
F10 "SID" I L 8350 2150 60 
F11 "FREX" I L 8350 2250 60 
F12 "FSIN" I L 8350 2350 60 
F13 "CAM_VH" I L 8350 2450 60 
F14 "CAM_VN" I L 8350 2550 60 
F15 "CAM_PWDNB" I L 8350 2650 60 
F16 "ATESTO" I L 8350 2750 60 
F17 "XSHUTDOWN" I L 8350 2850 60 
F18 "GPIO" I L 8350 3050 60 
F19 "IL_PWM" I L 8350 2950 60 
$EndSheet
$Sheet
S 900  1275 2400 2000
U 585AE128
F0 "DDR3L Memory Module" 60
F1 "Memory.sch" 60
F2 "MEM_DATA_BUS" B R 3300 1600 60 
F3 "MEM_ADDR_BUS" B R 3300 1725 60 
F4 "DDR3L_VREF" B R 3300 1875 60 
F5 "DDR3L_CK" B R 3300 1975 60 
F6 "DDR3L_CK#" B R 3300 2075 60 
F7 "DDR3L_CKE" B R 3300 2175 60 
F8 "DDR3L_CS#" B R 3300 2275 60 
F9 "DDR3L_WE#" B R 3300 2375 60 
F10 "DDR3L_RAS#" B R 3300 2475 60 
F11 "DDR3L_CAS#" B R 3300 2575 60 
F12 "DDR3L_ODT" B R 3300 2675 60 
F13 "DDR3L_RESET#" B R 3300 2775 60 
F14 "DDR3L_DQS" B R 3300 2875 60 
F15 "DDR3L_DQS#" B R 3300 2975 60 
F16 "DDR3L_TDQS#" B R 3300 3075 60 
F17 "DDR3L_TDQS" B R 3300 3175 60 
$EndSheet
$Sheet
S 8350 3425 1900 700 
U 585AE27C
F0 "USB Device Transveiver" 60
F1 "USB_Transceiver.sch" 60
$EndSheet
Text Notes 3625 1050 0    197  ~ 39
ZyncMV: Realtime Machine Vision
$Sheet
S 900  4300 2400 1600
U 5878744A
F0 "Zync SoC PMIC" 60
F1 "SoC_PMIC.sch" 60
$EndSheet
$Sheet
S 900  6125 2400 1525
U 5878DB5C
F0 "Zync SoC PMIC 2" 60
F1 "SoC_PMIC_2.sch" 60
$EndSheet
Wire Bus Line
	3300 1600 4700 1600
Wire Bus Line
	3300 1725 4700 1725
Wire Wire Line
	3300 1875 4700 1875
Wire Wire Line
	3300 1975 4700 1975
Wire Wire Line
	3300 2075 4700 2075
Wire Wire Line
	3300 2175 4700 2175
Wire Wire Line
	3300 2275 4700 2275
Wire Wire Line
	3300 2375 4700 2375
Wire Wire Line
	3300 2475 4700 2475
Wire Wire Line
	3300 2575 4700 2575
Wire Wire Line
	3300 2675 4700 2675
Wire Wire Line
	3300 2775 4700 2775
Wire Wire Line
	3300 2875 4700 2875
Wire Wire Line
	3300 2975 4700 2975
Wire Wire Line
	3300 3075 4700 3075
Wire Wire Line
	3300 3175 4700 3175
$Sheet
S 4275 5800 2300 1750
U 5895E8EF
F0 "Zynq 7000 FPGA SoC Power" 60
F1 "Zynq_7000_Power.sch" 60
$EndSheet
$Sheet
S 8400 4450 1775 850 
U 5898ADD6
F0 "USB JTAG/UART" 60
F1 "USB_Programming.sch" 60
$EndSheet
$EndSCHEMATC
