0.7
2020.2
Jun 10 2021
20:04:57
C:/Users/asvam/vivado projects/full_adder/full_adder.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,uvm,,,,,,
C:/Users/asvam/vivado projects/full_adder/full_adder.srcs/sim_1/new/full_adder_tb.v,1632108077,verilog,,,,full_adder_tb,,uvm,,,,,,
C:/Users/asvam/vivado projects/full_adder/full_adder.srcs/sources_1/new/full_adder.sv,1632107296,systemVerilog,,,,full_adder,,uvm,,,,,,
