--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml cpu_16bit_top.twx cpu_16bit_top.ncd -o cpu_16bit_top.twr
cpu_16bit_top.pcf -ucf cpu_16bit_top.ucf

Design file:              cpu_16bit_top.ncd
Physical constraint file: cpu_16bit_top.pcf
Device,package,speed:     xc3s1200e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
data_1<0>   |    0.558(R)|    1.575(R)|clk_BUFGP         |   0.000|
data_1<1>   |    0.277(R)|    1.611(R)|clk_BUFGP         |   0.000|
data_1<2>   |    0.781(R)|    1.386(R)|clk_BUFGP         |   0.000|
data_1<3>   |    0.647(R)|    1.251(R)|clk_BUFGP         |   0.000|
data_1<4>   |    0.533(R)|    1.422(R)|clk_BUFGP         |   0.000|
data_1<5>   |    0.595(R)|    1.241(R)|clk_BUFGP         |   0.000|
data_1<6>   |    0.949(R)|    1.161(R)|clk_BUFGP         |   0.000|
data_1<7>   |    1.274(R)|    0.413(R)|clk_BUFGP         |   0.000|
data_1<8>   |    0.660(R)|    1.413(R)|clk_BUFGP         |   0.000|
data_1<9>   |    0.747(R)|    1.449(R)|clk_BUFGP         |   0.000|
data_1<10>  |   -0.132(R)|    1.405(R)|clk_BUFGP         |   0.000|
data_1<11>  |   -0.174(R)|    1.438(R)|clk_BUFGP         |   0.000|
data_1<12>  |    0.371(R)|    1.418(R)|clk_BUFGP         |   0.000|
data_1<13>  |    0.330(R)|    1.260(R)|clk_BUFGP         |   0.000|
data_1<14>  |    1.759(R)|   -0.065(R)|clk_BUFGP         |   0.000|
data_1<15>  |    1.437(R)|    0.113(R)|clk_BUFGP         |   0.000|
data_2<0>   |    2.604(R)|   -0.185(R)|clk_BUFGP         |   0.000|
data_2<1>   |    2.534(R)|   -0.102(R)|clk_BUFGP         |   0.000|
data_2<2>   |    2.550(R)|   -0.121(R)|clk_BUFGP         |   0.000|
data_2<3>   |    2.555(R)|   -0.127(R)|clk_BUFGP         |   0.000|
data_2<4>   |    2.612(R)|   -0.194(R)|clk_BUFGP         |   0.000|
data_2<5>   |    0.692(R)|    0.585(R)|clk_BUFGP         |   0.000|
data_2<6>   |    0.980(R)|    0.354(R)|clk_BUFGP         |   0.000|
data_2<7>   |    0.374(R)|    0.853(R)|clk_BUFGP         |   0.000|
data_2<8>   |    0.353(R)|    0.870(R)|clk_BUFGP         |   0.000|
data_2<9>   |    0.551(R)|    0.717(R)|clk_BUFGP         |   0.000|
data_2<10>  |    0.879(R)|    0.456(R)|clk_BUFGP         |   0.000|
data_2<11>  |    2.084(R)|   -0.530(R)|clk_BUFGP         |   0.000|
data_2<12>  |    1.224(R)|    0.159(R)|clk_BUFGP         |   0.000|
data_2<13>  |    1.217(R)|    0.161(R)|clk_BUFGP         |   0.000|
data_2<14>  |    1.249(R)|    0.136(R)|clk_BUFGP         |   0.000|
data_2<15>  |    0.664(R)|    0.610(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
led<0>      |    9.575(R)|clk_BUFGP         |   0.000|
led<1>      |   10.095(R)|clk_BUFGP         |   0.000|
led<2>      |    9.995(R)|clk_BUFGP         |   0.000|
led<3>      |    7.955(R)|clk_BUFGP         |   0.000|
led<4>      |   10.176(R)|clk_BUFGP         |   0.000|
led<5>      |    9.347(R)|clk_BUFGP         |   0.000|
led<6>      |    9.996(R)|clk_BUFGP         |   0.000|
led<7>      |    8.570(R)|clk_BUFGP         |   0.000|
led<8>      |    8.861(R)|clk_BUFGP         |   0.000|
led<9>      |    8.921(R)|clk_BUFGP         |   0.000|
led<10>     |    9.216(R)|clk_BUFGP         |   0.000|
led<11>     |   11.078(R)|clk_BUFGP         |   0.000|
led<12>     |   10.296(R)|clk_BUFGP         |   0.000|
led<13>     |   10.712(R)|clk_BUFGP         |   0.000|
led<14>     |    9.583(R)|clk_BUFGP         |   0.000|
led<15>     |   11.447(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.830|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Nov 26 22:51:42 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 196 MB



