-- File Name    : leftshiftregister0.vbe
-- Description  : Shift register left
-- Author       : Mas Adit
-- Date         : 29 Agustus 2001

ENTITY leftshiftregister0 IS
PORT(
  p     : IN BIT_VECTOR (16 DOWNTO 0);
  q     : IN BIT;
  r     : OUT BIT_VECTOR (33 DOWNTO 0);
  vdd   : IN  BIT;
  vss   : IN  BIT
);
END leftshiftregister0;

ARCHITECTURE VBE OF leftshiftregister0 IS
  SIGNAL s : BIT_VECTOR (33 DOWNTO 0);

BEGIN
  ASSERT ((vdd and not (vss)) = '1')
  REPORT "power supply is missing on leftshiftregister0"
  SEVERITY WARNING;

  s <= ('0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0'
        & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & p) WHEN (q = "1")
        ELSE "0000000000000000000000000000000000";
  r <= s;
END VBE;
