
G474_Orion_main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ee34  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c20  0800f018  0800f018  0001f018  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fc38  0800fc38  000201f0  2**0
                  CONTENTS
  4 .ARM          00000008  0800fc38  0800fc38  0001fc38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fc40  0800fc40  000201f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fc40  0800fc40  0001fc40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fc44  0800fc44  0001fc44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  0800fc48  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000f0c  200001f0  0800fe38  000201f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200010fc  0800fe38  000210fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020220  2**0
                  CONTENTS, READONLY
 13 .debug_info   00039808  00000000  00000000  00020263  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000062ab  00000000  00000000  00059a6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00016dc4  00000000  00000000  0005fd16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001828  00000000  00000000  00076ae0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00002cc9  00000000  00000000  00078308  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002dcc3  00000000  00000000  0007afd1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00037e24  00000000  00000000  000a8c94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0011eb39  00000000  00000000  000e0ab8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000065d0  00000000  00000000  001ff5f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000057  00000000  00000000  00205bc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001f0 	.word	0x200001f0
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800effc 	.word	0x0800effc

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001f4 	.word	0x200001f4
 800021c:	0800effc 	.word	0x0800effc

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b970 	b.w	8000fd0 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f806 	bl	8000d08 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__udivmoddi4>:
 8000d08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d0c:	9e08      	ldr	r6, [sp, #32]
 8000d0e:	460d      	mov	r5, r1
 8000d10:	4604      	mov	r4, r0
 8000d12:	460f      	mov	r7, r1
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d14a      	bne.n	8000dae <__udivmoddi4+0xa6>
 8000d18:	428a      	cmp	r2, r1
 8000d1a:	4694      	mov	ip, r2
 8000d1c:	d965      	bls.n	8000dea <__udivmoddi4+0xe2>
 8000d1e:	fab2 f382 	clz	r3, r2
 8000d22:	b143      	cbz	r3, 8000d36 <__udivmoddi4+0x2e>
 8000d24:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d28:	f1c3 0220 	rsb	r2, r3, #32
 8000d2c:	409f      	lsls	r7, r3
 8000d2e:	fa20 f202 	lsr.w	r2, r0, r2
 8000d32:	4317      	orrs	r7, r2
 8000d34:	409c      	lsls	r4, r3
 8000d36:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d3a:	fa1f f58c 	uxth.w	r5, ip
 8000d3e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d42:	0c22      	lsrs	r2, r4, #16
 8000d44:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d48:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d4c:	fb01 f005 	mul.w	r0, r1, r5
 8000d50:	4290      	cmp	r0, r2
 8000d52:	d90a      	bls.n	8000d6a <__udivmoddi4+0x62>
 8000d54:	eb1c 0202 	adds.w	r2, ip, r2
 8000d58:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d5c:	f080 811c 	bcs.w	8000f98 <__udivmoddi4+0x290>
 8000d60:	4290      	cmp	r0, r2
 8000d62:	f240 8119 	bls.w	8000f98 <__udivmoddi4+0x290>
 8000d66:	3902      	subs	r1, #2
 8000d68:	4462      	add	r2, ip
 8000d6a:	1a12      	subs	r2, r2, r0
 8000d6c:	b2a4      	uxth	r4, r4
 8000d6e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d72:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d76:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d7a:	fb00 f505 	mul.w	r5, r0, r5
 8000d7e:	42a5      	cmp	r5, r4
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x90>
 8000d82:	eb1c 0404 	adds.w	r4, ip, r4
 8000d86:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d8a:	f080 8107 	bcs.w	8000f9c <__udivmoddi4+0x294>
 8000d8e:	42a5      	cmp	r5, r4
 8000d90:	f240 8104 	bls.w	8000f9c <__udivmoddi4+0x294>
 8000d94:	4464      	add	r4, ip
 8000d96:	3802      	subs	r0, #2
 8000d98:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d9c:	1b64      	subs	r4, r4, r5
 8000d9e:	2100      	movs	r1, #0
 8000da0:	b11e      	cbz	r6, 8000daa <__udivmoddi4+0xa2>
 8000da2:	40dc      	lsrs	r4, r3
 8000da4:	2300      	movs	r3, #0
 8000da6:	e9c6 4300 	strd	r4, r3, [r6]
 8000daa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d908      	bls.n	8000dc4 <__udivmoddi4+0xbc>
 8000db2:	2e00      	cmp	r6, #0
 8000db4:	f000 80ed 	beq.w	8000f92 <__udivmoddi4+0x28a>
 8000db8:	2100      	movs	r1, #0
 8000dba:	e9c6 0500 	strd	r0, r5, [r6]
 8000dbe:	4608      	mov	r0, r1
 8000dc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dc4:	fab3 f183 	clz	r1, r3
 8000dc8:	2900      	cmp	r1, #0
 8000dca:	d149      	bne.n	8000e60 <__udivmoddi4+0x158>
 8000dcc:	42ab      	cmp	r3, r5
 8000dce:	d302      	bcc.n	8000dd6 <__udivmoddi4+0xce>
 8000dd0:	4282      	cmp	r2, r0
 8000dd2:	f200 80f8 	bhi.w	8000fc6 <__udivmoddi4+0x2be>
 8000dd6:	1a84      	subs	r4, r0, r2
 8000dd8:	eb65 0203 	sbc.w	r2, r5, r3
 8000ddc:	2001      	movs	r0, #1
 8000dde:	4617      	mov	r7, r2
 8000de0:	2e00      	cmp	r6, #0
 8000de2:	d0e2      	beq.n	8000daa <__udivmoddi4+0xa2>
 8000de4:	e9c6 4700 	strd	r4, r7, [r6]
 8000de8:	e7df      	b.n	8000daa <__udivmoddi4+0xa2>
 8000dea:	b902      	cbnz	r2, 8000dee <__udivmoddi4+0xe6>
 8000dec:	deff      	udf	#255	; 0xff
 8000dee:	fab2 f382 	clz	r3, r2
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	f040 8090 	bne.w	8000f18 <__udivmoddi4+0x210>
 8000df8:	1a8a      	subs	r2, r1, r2
 8000dfa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dfe:	fa1f fe8c 	uxth.w	lr, ip
 8000e02:	2101      	movs	r1, #1
 8000e04:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e08:	fb07 2015 	mls	r0, r7, r5, r2
 8000e0c:	0c22      	lsrs	r2, r4, #16
 8000e0e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e12:	fb0e f005 	mul.w	r0, lr, r5
 8000e16:	4290      	cmp	r0, r2
 8000e18:	d908      	bls.n	8000e2c <__udivmoddi4+0x124>
 8000e1a:	eb1c 0202 	adds.w	r2, ip, r2
 8000e1e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e22:	d202      	bcs.n	8000e2a <__udivmoddi4+0x122>
 8000e24:	4290      	cmp	r0, r2
 8000e26:	f200 80cb 	bhi.w	8000fc0 <__udivmoddi4+0x2b8>
 8000e2a:	4645      	mov	r5, r8
 8000e2c:	1a12      	subs	r2, r2, r0
 8000e2e:	b2a4      	uxth	r4, r4
 8000e30:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e34:	fb07 2210 	mls	r2, r7, r0, r2
 8000e38:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e3c:	fb0e fe00 	mul.w	lr, lr, r0
 8000e40:	45a6      	cmp	lr, r4
 8000e42:	d908      	bls.n	8000e56 <__udivmoddi4+0x14e>
 8000e44:	eb1c 0404 	adds.w	r4, ip, r4
 8000e48:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e4c:	d202      	bcs.n	8000e54 <__udivmoddi4+0x14c>
 8000e4e:	45a6      	cmp	lr, r4
 8000e50:	f200 80bb 	bhi.w	8000fca <__udivmoddi4+0x2c2>
 8000e54:	4610      	mov	r0, r2
 8000e56:	eba4 040e 	sub.w	r4, r4, lr
 8000e5a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e5e:	e79f      	b.n	8000da0 <__udivmoddi4+0x98>
 8000e60:	f1c1 0720 	rsb	r7, r1, #32
 8000e64:	408b      	lsls	r3, r1
 8000e66:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e6a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e6e:	fa05 f401 	lsl.w	r4, r5, r1
 8000e72:	fa20 f307 	lsr.w	r3, r0, r7
 8000e76:	40fd      	lsrs	r5, r7
 8000e78:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e7c:	4323      	orrs	r3, r4
 8000e7e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e82:	fa1f fe8c 	uxth.w	lr, ip
 8000e86:	fb09 5518 	mls	r5, r9, r8, r5
 8000e8a:	0c1c      	lsrs	r4, r3, #16
 8000e8c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e90:	fb08 f50e 	mul.w	r5, r8, lr
 8000e94:	42a5      	cmp	r5, r4
 8000e96:	fa02 f201 	lsl.w	r2, r2, r1
 8000e9a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e9e:	d90b      	bls.n	8000eb8 <__udivmoddi4+0x1b0>
 8000ea0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ea4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ea8:	f080 8088 	bcs.w	8000fbc <__udivmoddi4+0x2b4>
 8000eac:	42a5      	cmp	r5, r4
 8000eae:	f240 8085 	bls.w	8000fbc <__udivmoddi4+0x2b4>
 8000eb2:	f1a8 0802 	sub.w	r8, r8, #2
 8000eb6:	4464      	add	r4, ip
 8000eb8:	1b64      	subs	r4, r4, r5
 8000eba:	b29d      	uxth	r5, r3
 8000ebc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ec0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ec4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ec8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ecc:	45a6      	cmp	lr, r4
 8000ece:	d908      	bls.n	8000ee2 <__udivmoddi4+0x1da>
 8000ed0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ed4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ed8:	d26c      	bcs.n	8000fb4 <__udivmoddi4+0x2ac>
 8000eda:	45a6      	cmp	lr, r4
 8000edc:	d96a      	bls.n	8000fb4 <__udivmoddi4+0x2ac>
 8000ede:	3b02      	subs	r3, #2
 8000ee0:	4464      	add	r4, ip
 8000ee2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ee6:	fba3 9502 	umull	r9, r5, r3, r2
 8000eea:	eba4 040e 	sub.w	r4, r4, lr
 8000eee:	42ac      	cmp	r4, r5
 8000ef0:	46c8      	mov	r8, r9
 8000ef2:	46ae      	mov	lr, r5
 8000ef4:	d356      	bcc.n	8000fa4 <__udivmoddi4+0x29c>
 8000ef6:	d053      	beq.n	8000fa0 <__udivmoddi4+0x298>
 8000ef8:	b156      	cbz	r6, 8000f10 <__udivmoddi4+0x208>
 8000efa:	ebb0 0208 	subs.w	r2, r0, r8
 8000efe:	eb64 040e 	sbc.w	r4, r4, lr
 8000f02:	fa04 f707 	lsl.w	r7, r4, r7
 8000f06:	40ca      	lsrs	r2, r1
 8000f08:	40cc      	lsrs	r4, r1
 8000f0a:	4317      	orrs	r7, r2
 8000f0c:	e9c6 7400 	strd	r7, r4, [r6]
 8000f10:	4618      	mov	r0, r3
 8000f12:	2100      	movs	r1, #0
 8000f14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f18:	f1c3 0120 	rsb	r1, r3, #32
 8000f1c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f20:	fa20 f201 	lsr.w	r2, r0, r1
 8000f24:	fa25 f101 	lsr.w	r1, r5, r1
 8000f28:	409d      	lsls	r5, r3
 8000f2a:	432a      	orrs	r2, r5
 8000f2c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f30:	fa1f fe8c 	uxth.w	lr, ip
 8000f34:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f38:	fb07 1510 	mls	r5, r7, r0, r1
 8000f3c:	0c11      	lsrs	r1, r2, #16
 8000f3e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f42:	fb00 f50e 	mul.w	r5, r0, lr
 8000f46:	428d      	cmp	r5, r1
 8000f48:	fa04 f403 	lsl.w	r4, r4, r3
 8000f4c:	d908      	bls.n	8000f60 <__udivmoddi4+0x258>
 8000f4e:	eb1c 0101 	adds.w	r1, ip, r1
 8000f52:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f56:	d22f      	bcs.n	8000fb8 <__udivmoddi4+0x2b0>
 8000f58:	428d      	cmp	r5, r1
 8000f5a:	d92d      	bls.n	8000fb8 <__udivmoddi4+0x2b0>
 8000f5c:	3802      	subs	r0, #2
 8000f5e:	4461      	add	r1, ip
 8000f60:	1b49      	subs	r1, r1, r5
 8000f62:	b292      	uxth	r2, r2
 8000f64:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f68:	fb07 1115 	mls	r1, r7, r5, r1
 8000f6c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f70:	fb05 f10e 	mul.w	r1, r5, lr
 8000f74:	4291      	cmp	r1, r2
 8000f76:	d908      	bls.n	8000f8a <__udivmoddi4+0x282>
 8000f78:	eb1c 0202 	adds.w	r2, ip, r2
 8000f7c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f80:	d216      	bcs.n	8000fb0 <__udivmoddi4+0x2a8>
 8000f82:	4291      	cmp	r1, r2
 8000f84:	d914      	bls.n	8000fb0 <__udivmoddi4+0x2a8>
 8000f86:	3d02      	subs	r5, #2
 8000f88:	4462      	add	r2, ip
 8000f8a:	1a52      	subs	r2, r2, r1
 8000f8c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f90:	e738      	b.n	8000e04 <__udivmoddi4+0xfc>
 8000f92:	4631      	mov	r1, r6
 8000f94:	4630      	mov	r0, r6
 8000f96:	e708      	b.n	8000daa <__udivmoddi4+0xa2>
 8000f98:	4639      	mov	r1, r7
 8000f9a:	e6e6      	b.n	8000d6a <__udivmoddi4+0x62>
 8000f9c:	4610      	mov	r0, r2
 8000f9e:	e6fb      	b.n	8000d98 <__udivmoddi4+0x90>
 8000fa0:	4548      	cmp	r0, r9
 8000fa2:	d2a9      	bcs.n	8000ef8 <__udivmoddi4+0x1f0>
 8000fa4:	ebb9 0802 	subs.w	r8, r9, r2
 8000fa8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fac:	3b01      	subs	r3, #1
 8000fae:	e7a3      	b.n	8000ef8 <__udivmoddi4+0x1f0>
 8000fb0:	4645      	mov	r5, r8
 8000fb2:	e7ea      	b.n	8000f8a <__udivmoddi4+0x282>
 8000fb4:	462b      	mov	r3, r5
 8000fb6:	e794      	b.n	8000ee2 <__udivmoddi4+0x1da>
 8000fb8:	4640      	mov	r0, r8
 8000fba:	e7d1      	b.n	8000f60 <__udivmoddi4+0x258>
 8000fbc:	46d0      	mov	r8, sl
 8000fbe:	e77b      	b.n	8000eb8 <__udivmoddi4+0x1b0>
 8000fc0:	3d02      	subs	r5, #2
 8000fc2:	4462      	add	r2, ip
 8000fc4:	e732      	b.n	8000e2c <__udivmoddi4+0x124>
 8000fc6:	4608      	mov	r0, r1
 8000fc8:	e70a      	b.n	8000de0 <__udivmoddi4+0xd8>
 8000fca:	4464      	add	r4, ip
 8000fcc:	3802      	subs	r0, #2
 8000fce:	e742      	b.n	8000e56 <__udivmoddi4+0x14e>

08000fd0 <__aeabi_idiv0>:
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop

08000fd4 <actuator_motor1>:
  }
  float_to_uchar4(senddata_motor, duty);
  can2_send(motor_id, senddata_motor);
}

void actuator_motor1(float duty, float duty_limit) { motor_cmd_can1(0x100, duty, duty_limit); }
 8000fd4:	b500      	push	{lr}
  if (duty < -limit) {
 8000fd6:	eef1 7a60 	vneg.f32	s15, s1
 8000fda:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8000fde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
void actuator_motor1(float duty, float duty_limit) { motor_cmd_can1(0x100, duty, duty_limit); }
 8000fe2:	b083      	sub	sp, #12
  if (duty < -limit) {
 8000fe4:	d408      	bmi.n	8000ff8 <actuator_motor1+0x24>
  } else if (duty > limit) {
 8000fe6:	eeb4 0ae0 	vcmpe.f32	s0, s1
 8000fea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fee:	bf8c      	ite	hi
 8000ff0:	eef0 7a60 	vmovhi.f32	s15, s1
 8000ff4:	eef0 7a40 	vmovls.f32	s15, s0
  float_to_uchar4(senddata_motor, duty);
 8000ff8:	4668      	mov	r0, sp
 8000ffa:	eeb0 0a67 	vmov.f32	s0, s15
 8000ffe:	f004 ffcf 	bl	8005fa0 <float_to_uchar4>
  can1_send(motor_id, senddata_motor);
 8001002:	4669      	mov	r1, sp
 8001004:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001008:	f000 fdd0 	bl	8001bac <can1_send>
void actuator_motor1(float duty, float duty_limit) { motor_cmd_can1(0x100, duty, duty_limit); }
 800100c:	b003      	add	sp, #12
 800100e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001012:	bf00      	nop

08001014 <actuator_motor2>:
void actuator_motor2(float duty, float duty_limit) { motor_cmd_can1(0x101, duty, duty_limit); }
 8001014:	b500      	push	{lr}
  if (duty < -limit) {
 8001016:	eef1 7a60 	vneg.f32	s15, s1
 800101a:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800101e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
void actuator_motor2(float duty, float duty_limit) { motor_cmd_can1(0x101, duty, duty_limit); }
 8001022:	b083      	sub	sp, #12
  if (duty < -limit) {
 8001024:	d408      	bmi.n	8001038 <actuator_motor2+0x24>
  } else if (duty > limit) {
 8001026:	eeb4 0ae0 	vcmpe.f32	s0, s1
 800102a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800102e:	bf8c      	ite	hi
 8001030:	eef0 7a60 	vmovhi.f32	s15, s1
 8001034:	eef0 7a40 	vmovls.f32	s15, s0
  float_to_uchar4(senddata_motor, duty);
 8001038:	4668      	mov	r0, sp
 800103a:	eeb0 0a67 	vmov.f32	s0, s15
 800103e:	f004 ffaf 	bl	8005fa0 <float_to_uchar4>
  can1_send(motor_id, senddata_motor);
 8001042:	4669      	mov	r1, sp
 8001044:	f240 1001 	movw	r0, #257	; 0x101
 8001048:	f000 fdb0 	bl	8001bac <can1_send>
void actuator_motor2(float duty, float duty_limit) { motor_cmd_can1(0x101, duty, duty_limit); }
 800104c:	b003      	add	sp, #12
 800104e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001052:	bf00      	nop

08001054 <actuator_motor3>:
void actuator_motor3(float duty, float duty_limit) { motor_cmd_can2(0x102, duty, duty_limit); }
 8001054:	b500      	push	{lr}
  if (duty < -limit) {
 8001056:	eef1 7a60 	vneg.f32	s15, s1
 800105a:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800105e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
void actuator_motor3(float duty, float duty_limit) { motor_cmd_can2(0x102, duty, duty_limit); }
 8001062:	b083      	sub	sp, #12
  if (duty < -limit) {
 8001064:	d408      	bmi.n	8001078 <actuator_motor3+0x24>
  } else if (duty > limit) {
 8001066:	eeb4 0ae0 	vcmpe.f32	s0, s1
 800106a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800106e:	bf8c      	ite	hi
 8001070:	eef0 7a60 	vmovhi.f32	s15, s1
 8001074:	eef0 7a40 	vmovls.f32	s15, s0
  float_to_uchar4(senddata_motor, duty);
 8001078:	4668      	mov	r0, sp
 800107a:	eeb0 0a67 	vmov.f32	s0, s15
 800107e:	f004 ff8f 	bl	8005fa0 <float_to_uchar4>
  can2_send(motor_id, senddata_motor);
 8001082:	4669      	mov	r1, sp
 8001084:	f44f 7081 	mov.w	r0, #258	; 0x102
 8001088:	f000 fde0 	bl	8001c4c <can2_send>
void actuator_motor3(float duty, float duty_limit) { motor_cmd_can2(0x102, duty, duty_limit); }
 800108c:	b003      	add	sp, #12
 800108e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001092:	bf00      	nop

08001094 <actuator_motor4>:
void actuator_motor4(float duty, float duty_limit) { motor_cmd_can2(0x103, duty, duty_limit); }
 8001094:	b500      	push	{lr}
  if (duty < -limit) {
 8001096:	eef1 7a60 	vneg.f32	s15, s1
 800109a:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800109e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
void actuator_motor4(float duty, float duty_limit) { motor_cmd_can2(0x103, duty, duty_limit); }
 80010a2:	b083      	sub	sp, #12
  if (duty < -limit) {
 80010a4:	d408      	bmi.n	80010b8 <actuator_motor4+0x24>
  } else if (duty > limit) {
 80010a6:	eeb4 0ae0 	vcmpe.f32	s0, s1
 80010aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ae:	bf8c      	ite	hi
 80010b0:	eef0 7a60 	vmovhi.f32	s15, s1
 80010b4:	eef0 7a40 	vmovls.f32	s15, s0
  float_to_uchar4(senddata_motor, duty);
 80010b8:	4668      	mov	r0, sp
 80010ba:	eeb0 0a67 	vmov.f32	s0, s15
 80010be:	f004 ff6f 	bl	8005fa0 <float_to_uchar4>
  can2_send(motor_id, senddata_motor);
 80010c2:	4669      	mov	r1, sp
 80010c4:	f240 1003 	movw	r0, #259	; 0x103
 80010c8:	f000 fdc0 	bl	8001c4c <can2_send>
void actuator_motor4(float duty, float duty_limit) { motor_cmd_can2(0x103, duty, duty_limit); }
 80010cc:	b003      	add	sp, #12
 80010ce:	f85d fb04 	ldr.w	pc, [sp], #4
 80010d2:	bf00      	nop

080010d4 <actuator_motor5>:
void actuator_motor5(float duty, float duty_limit) { motor_cmd_can1(0x104, duty, duty_limit); }
 80010d4:	b500      	push	{lr}
  if (duty < -limit) {
 80010d6:	eef1 7a60 	vneg.f32	s15, s1
 80010da:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80010de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
void actuator_motor5(float duty, float duty_limit) { motor_cmd_can1(0x104, duty, duty_limit); }
 80010e2:	b083      	sub	sp, #12
  if (duty < -limit) {
 80010e4:	d408      	bmi.n	80010f8 <actuator_motor5+0x24>
  } else if (duty > limit) {
 80010e6:	eeb4 0ae0 	vcmpe.f32	s0, s1
 80010ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ee:	bf8c      	ite	hi
 80010f0:	eef0 7a60 	vmovhi.f32	s15, s1
 80010f4:	eef0 7a40 	vmovls.f32	s15, s0
  float_to_uchar4(senddata_motor, duty);
 80010f8:	4668      	mov	r0, sp
 80010fa:	eeb0 0a67 	vmov.f32	s0, s15
 80010fe:	f004 ff4f 	bl	8005fa0 <float_to_uchar4>
  can1_send(motor_id, senddata_motor);
 8001102:	4669      	mov	r1, sp
 8001104:	f44f 7082 	mov.w	r0, #260	; 0x104
 8001108:	f000 fd50 	bl	8001bac <can1_send>
void actuator_motor5(float duty, float duty_limit) { motor_cmd_can1(0x104, duty, duty_limit); }
 800110c:	b003      	add	sp, #12
 800110e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001112:	bf00      	nop

08001114 <actuator_dribbler_up>:

void actuator_dribbler_up() { motor_cmd_can1(0x105, 0.8, 1.0); }
 8001114:	b500      	push	{lr}
 8001116:	b083      	sub	sp, #12
  float_to_uchar4(senddata_motor, duty);
 8001118:	ed9f 0a06 	vldr	s0, [pc, #24]	; 8001134 <actuator_dribbler_up+0x20>
 800111c:	4668      	mov	r0, sp
 800111e:	f004 ff3f 	bl	8005fa0 <float_to_uchar4>
  can1_send(motor_id, senddata_motor);
 8001122:	4669      	mov	r1, sp
 8001124:	f240 1005 	movw	r0, #261	; 0x105
 8001128:	f000 fd40 	bl	8001bac <can1_send>
void actuator_dribbler_up() { motor_cmd_can1(0x105, 0.8, 1.0); }
 800112c:	b003      	add	sp, #12
 800112e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001132:	bf00      	nop
 8001134:	3f4ccccd 	.word	0x3f4ccccd

08001138 <actuator_dribbler_down>:
void actuator_dribbler_down() { motor_cmd_can1(0x105, 0, 1.0); }
 8001138:	b500      	push	{lr}
 800113a:	b083      	sub	sp, #12
  float_to_uchar4(senddata_motor, duty);
 800113c:	ed9f 0a06 	vldr	s0, [pc, #24]	; 8001158 <actuator_dribbler_down+0x20>
 8001140:	4668      	mov	r0, sp
 8001142:	f004 ff2d 	bl	8005fa0 <float_to_uchar4>
  can1_send(motor_id, senddata_motor);
 8001146:	4669      	mov	r1, sp
 8001148:	f240 1005 	movw	r0, #261	; 0x105
 800114c:	f000 fd2e 	bl	8001bac <can1_send>
void actuator_dribbler_down() { motor_cmd_can1(0x105, 0, 1.0); }
 8001150:	b003      	add	sp, #12
 8001152:	f85d fb04 	ldr.w	pc, [sp], #4
 8001156:	bf00      	nop
 8001158:	00000000 	.word	0x00000000

0800115c <actuator_kicker_voltage>:

void actuator_kicker_voltage(float voltage)
{
 800115c:	b500      	push	{lr}
 800115e:	b083      	sub	sp, #12
  uint8_t senddata_kick[8];
  float_to_uchar4(&senddata_kick[4], voltage);
 8001160:	a801      	add	r0, sp, #4
 8001162:	f004 ff1d 	bl	8005fa0 <float_to_uchar4>

  senddata_kick[0] = 0;
 8001166:	2300      	movs	r3, #0
  can1_send(0x110, senddata_kick);
 8001168:	4669      	mov	r1, sp
 800116a:	f44f 7088 	mov.w	r0, #272	; 0x110
  senddata_kick[0] = 0;
 800116e:	f88d 3000 	strb.w	r3, [sp]
  can1_send(0x110, senddata_kick);
 8001172:	f000 fd1b 	bl	8001bac <can1_send>
}
 8001176:	b003      	add	sp, #12
 8001178:	f85d fb04 	ldr.w	pc, [sp], #4

0800117c <actuator_kicker>:

void actuator_kicker(uint8_t id, uint8_t param)
{
 800117c:	b500      	push	{lr}
 800117e:	b083      	sub	sp, #12
 8001180:	4602      	mov	r2, r0
 8001182:	460b      	mov	r3, r1
	 * id 3: kick strength 0~255
	 * */
  uint8_t senddata_kick[8];
  senddata_kick[0] = id;
  senddata_kick[1] = param;
  can1_send(0x110, senddata_kick);
 8001184:	f44f 7088 	mov.w	r0, #272	; 0x110
 8001188:	4669      	mov	r1, sp
  senddata_kick[0] = id;
 800118a:	f88d 2000 	strb.w	r2, [sp]
  senddata_kick[1] = param;
 800118e:	f88d 3001 	strb.w	r3, [sp, #1]
  can1_send(0x110, senddata_kick);
 8001192:	f000 fd0b 	bl	8001bac <can1_send>
  can2_send(0x110, senddata_kick);
 8001196:	4669      	mov	r1, sp
 8001198:	f44f 7088 	mov.w	r0, #272	; 0x110
 800119c:	f000 fd56 	bl	8001c4c <can2_send>
}
 80011a0:	b003      	add	sp, #12
 80011a2:	f85d fb04 	ldr.w	pc, [sp], #4
 80011a6:	bf00      	nop

080011a8 <actuator_power_ONOFF>:

void actuator_power_ONOFF(uint8_t power_on)
{
 80011a8:	b500      	push	{lr}
 80011aa:	b083      	sub	sp, #12
 80011ac:	4603      	mov	r3, r0
  /*id 0=>off
	 *   1=>on
	 * */
  uint8_t senddata_power[8];
  senddata_power[0] = 0;
 80011ae:	2200      	movs	r2, #0
  senddata_power[1] = power_on;
  can1_send(0x010, senddata_power);
 80011b0:	4669      	mov	r1, sp
 80011b2:	2010      	movs	r0, #16
  senddata_power[0] = 0;
 80011b4:	f88d 2000 	strb.w	r2, [sp]
  senddata_power[1] = power_on;
 80011b8:	f88d 3001 	strb.w	r3, [sp, #1]
  can1_send(0x010, senddata_power);
 80011bc:	f000 fcf6 	bl	8001bac <can1_send>
  can2_send(0x010, senddata_power);
 80011c0:	4669      	mov	r1, sp
 80011c2:	2010      	movs	r0, #16
 80011c4:	f000 fd42 	bl	8001c4c <can2_send>
}
 80011c8:	b003      	add	sp, #12
 80011ca:	f85d fb04 	ldr.w	pc, [sp], #4
 80011ce:	bf00      	nop

080011d0 <actuator_power_param>:

void actuator_power_param(uint8_t id, float param)
{
 80011d0:	b500      	push	{lr}
 80011d2:	b083      	sub	sp, #12
 80011d4:	4603      	mov	r3, r0
 * */

  uint8_t senddata_power_param[8];

  senddata_power_param[0] = id;
  float_to_uchar4(&senddata_power_param[1], param);
 80011d6:	f10d 0001 	add.w	r0, sp, #1
  senddata_power_param[0] = id;
 80011da:	f88d 3000 	strb.w	r3, [sp]
  float_to_uchar4(&senddata_power_param[1], param);
 80011de:	f004 fedf 	bl	8005fa0 <float_to_uchar4>

  can1_send(0x010, senddata_power_param);
 80011e2:	4669      	mov	r1, sp
 80011e4:	2010      	movs	r0, #16
 80011e6:	f000 fce1 	bl	8001bac <can1_send>
}
 80011ea:	b003      	add	sp, #12
 80011ec:	f85d fb04 	ldr.w	pc, [sp], #4

080011f0 <actuator_buzzer>:
  send_data_param[0] = param5;
  can1_send(0x304, send_data_param);
}

void actuator_buzzer(uint16_t ontime, uint16_t offtime)
{
 80011f0:	b538      	push	{r3, r4, r5, lr}
  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, 250);
 80011f2:	4d07      	ldr	r5, [pc, #28]	; (8001210 <actuator_buzzer+0x20>)
 80011f4:	682b      	ldr	r3, [r5, #0]
 80011f6:	22fa      	movs	r2, #250	; 0xfa
 80011f8:	639a      	str	r2, [r3, #56]	; 0x38
{
 80011fa:	460c      	mov	r4, r1
  HAL_Delay(ontime);
 80011fc:	f005 f878 	bl	80062f0 <HAL_Delay>

  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, 0);
 8001200:	682b      	ldr	r3, [r5, #0]
 8001202:	2200      	movs	r2, #0
 8001204:	639a      	str	r2, [r3, #56]	; 0x38
  HAL_Delay(offtime);
 8001206:	4620      	mov	r0, r4
}
 8001208:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  HAL_Delay(offtime);
 800120c:	f005 b870 	b.w	80062f0 <HAL_Delay>
 8001210:	20000bdc 	.word	0x20000bdc

08001214 <actuator_buzzer_on>:

void actuator_buzzer_on()
{
  __HAL_TIM_SET_PRESCALER(&htim5, 170);
 8001214:	4b03      	ldr	r3, [pc, #12]	; (8001224 <actuator_buzzer_on+0x10>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	21aa      	movs	r1, #170	; 0xaa
  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, 250);
 800121a:	22fa      	movs	r2, #250	; 0xfa
  __HAL_TIM_SET_PRESCALER(&htim5, 170);
 800121c:	6299      	str	r1, [r3, #40]	; 0x28
  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, 250);
 800121e:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001220:	4770      	bx	lr
 8001222:	bf00      	nop
 8001224:	20000bdc 	.word	0x20000bdc

08001228 <actuator_buzzer_off>:

void actuator_buzzer_off() { __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, 0); }
 8001228:	4b02      	ldr	r3, [pc, #8]	; (8001234 <actuator_buzzer_off+0xc>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	2200      	movs	r2, #0
 800122e:	639a      	str	r2, [r3, #56]	; 0x38
 8001230:	4770      	bx	lr
 8001232:	bf00      	nop
 8001234:	20000bdc 	.word	0x20000bdc

08001238 <actuator_buzzer_frq>:

void actuator_buzzer_frq_on(float frq)
{
  __HAL_TIM_SET_PRESCALER(&htim5, 170 * 2000 / frq);
 8001238:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8001260 <actuator_buzzer_frq+0x28>
 800123c:	eec7 7a00 	vdiv.f32	s15, s14, s0
  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, 250);
}
void actuator_buzzer_frq(float frq, uint16_t time)
{
 8001240:	b510      	push	{r4, lr}
  __HAL_TIM_SET_PRESCALER(&htim5, 170 * 2000 / frq);
 8001242:	4c08      	ldr	r4, [pc, #32]	; (8001264 <actuator_buzzer_frq+0x2c>)
 8001244:	6823      	ldr	r3, [r4, #0]
  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, 250);
 8001246:	22fa      	movs	r2, #250	; 0xfa
  __HAL_TIM_SET_PRESCALER(&htim5, 170 * 2000 / frq);
 8001248:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800124c:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, 250);
 8001250:	639a      	str	r2, [r3, #56]	; 0x38
  actuator_buzzer_frq_on(frq);
  HAL_Delay(time);
 8001252:	f005 f84d 	bl	80062f0 <HAL_Delay>
void actuator_buzzer_off() { __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, 0); }
 8001256:	6823      	ldr	r3, [r4, #0]
 8001258:	2200      	movs	r2, #0
 800125a:	639a      	str	r2, [r3, #56]	; 0x38
  actuator_buzzer_off();
}
 800125c:	bd10      	pop	{r4, pc}
 800125e:	bf00      	nop
 8001260:	48a60400 	.word	0x48a60400
 8001264:	20000bdc 	.word	0x20000bdc

08001268 <actuator_motor_calib>:

  HAL_Delay(80);
}

void actuator_motor_calib(int board)
{
 8001268:	b500      	push	{lr}
  uint8_t dummy[8] = {0};
 800126a:	2300      	movs	r3, #0
{
 800126c:	b083      	sub	sp, #12
  uint8_t dummy[8] = {0};
 800126e:	e9cd 3300 	strd	r3, r3, [sp]
  if (board == 0) {
 8001272:	b120      	cbz	r0, 800127e <actuator_motor_calib+0x16>
    can1_send(0x310, dummy);
  } else if (board == 1) {
 8001274:	2801      	cmp	r0, #1
 8001276:	d00a      	beq.n	800128e <actuator_motor_calib+0x26>
    can2_send(0x310, dummy);
  }
}
 8001278:	b003      	add	sp, #12
 800127a:	f85d fb04 	ldr.w	pc, [sp], #4
    can1_send(0x310, dummy);
 800127e:	4669      	mov	r1, sp
 8001280:	f44f 7044 	mov.w	r0, #784	; 0x310
 8001284:	f000 fc92 	bl	8001bac <can1_send>
}
 8001288:	b003      	add	sp, #12
 800128a:	f85d fb04 	ldr.w	pc, [sp], #4
    can2_send(0x310, dummy);
 800128e:	4669      	mov	r1, sp
 8001290:	f44f 7044 	mov.w	r0, #784	; 0x310
 8001294:	f000 fcda 	bl	8001c4c <can2_send>
}
 8001298:	b003      	add	sp, #12
 800129a:	f85d fb04 	ldr.w	pc, [sp], #4
 800129e:	bf00      	nop

080012a0 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc3;
DMA_HandleTypeDef hdma_adc5;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80012a0:	b510      	push	{r4, lr}

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80012a2:	2400      	movs	r4, #0
{
 80012a4:	b08c      	sub	sp, #48	; 0x30
  ADC_ChannelConfTypeDef sConfig = {0};
 80012a6:	2220      	movs	r2, #32
 80012a8:	4621      	mov	r1, r4
 80012aa:	a804      	add	r0, sp, #16
  ADC_MultiModeTypeDef multimode = {0};
 80012ac:	e9cd 4401 	strd	r4, r4, [sp, #4]
 80012b0:	9403      	str	r4, [sp, #12]
  ADC_ChannelConfTypeDef sConfig = {0};
 80012b2:	f00a fd49 	bl	800bd48 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80012b6:	4823      	ldr	r0, [pc, #140]	; (8001344 <MX_ADC1_Init+0xa4>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80012b8:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80012bc:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.GainCompensation = 0;
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012c0:	2204      	movs	r2, #4
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80012c2:	e9c0 1300 	strd	r1, r3, [r0]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80012c6:	f44f 7380 	mov.w	r3, #256	; 0x100
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012ca:	6182      	str	r2, [r0, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80012cc:	8383      	strh	r3, [r0, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc1.Init.DMAContinuousRequests = ENABLE;
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
  hadc1.Init.OversamplingMode = ENABLE;
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_4;
 80012ce:	6442      	str	r2, [r0, #68]	; 0x44
  hadc1.Init.NbrOfConversion = 1;
 80012d0:	2301      	movs	r3, #1
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_2;
 80012d2:	2240      	movs	r2, #64	; 0x40
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012d4:	e9c0 4402 	strd	r4, r4, [r0, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80012d8:	e9c0 4404 	strd	r4, r4, [r0, #16]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012dc:	e9c0 440b 	strd	r4, r4, [r0, #44]	; 0x2c
  hadc1.Init.NbrOfConversion = 1;
 80012e0:	6203      	str	r3, [r0, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012e2:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80012e6:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80012ea:	63c4      	str	r4, [r0, #60]	; 0x3c
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 80012ec:	64c4      	str	r4, [r0, #76]	; 0x4c
  hadc1.Init.OversamplingMode = ENABLE;
 80012ee:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_2;
 80012f2:	6482      	str	r2, [r0, #72]	; 0x48
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 80012f4:	6503      	str	r3, [r0, #80]	; 0x50
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012f6:	f005 f80d 	bl	8006314 <HAL_ADC_Init>
 80012fa:	b9c8      	cbnz	r0, 8001330 <MX_ADC1_Init+0x90>
    Error_Handler();
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80012fc:	2300      	movs	r3, #0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80012fe:	4811      	ldr	r0, [pc, #68]	; (8001344 <MX_ADC1_Init+0xa4>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001300:	9301      	str	r3, [sp, #4]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001302:	a901      	add	r1, sp, #4
 8001304:	f005 fcce 	bl	8006ca4 <HAL_ADCEx_MultiModeConfigChannel>
 8001308:	b9c8      	cbnz	r0, 800133e <MX_ADC1_Init+0x9e>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 800130a:	4a0f      	ldr	r2, [pc, #60]	; (8001348 <MX_ADC1_Init+0xa8>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800130c:	480d      	ldr	r0, [pc, #52]	; (8001344 <MX_ADC1_Init+0xa4>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800130e:	2306      	movs	r3, #6
 8001310:	e9cd 2304 	strd	r2, r3, [sp, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001314:	2407      	movs	r4, #7
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001316:	237f      	movs	r3, #127	; 0x7f
 8001318:	e9cd 4306 	strd	r4, r3, [sp, #24]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800131c:	2204      	movs	r2, #4
  sConfig.Offset = 0;
 800131e:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001320:	a904      	add	r1, sp, #16
  sConfig.Offset = 0;
 8001322:	e9cd 2308 	strd	r2, r3, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001326:	f005 f96b 	bl	8006600 <HAL_ADC_ConfigChannel>
 800132a:	b920      	cbnz	r0, 8001336 <MX_ADC1_Init+0x96>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800132c:	b00c      	add	sp, #48	; 0x30
 800132e:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001330:	f002 fd34 	bl	8003d9c <Error_Handler>
 8001334:	e7e2      	b.n	80012fc <MX_ADC1_Init+0x5c>
    Error_Handler();
 8001336:	f002 fd31 	bl	8003d9c <Error_Handler>
}
 800133a:	b00c      	add	sp, #48	; 0x30
 800133c:	bd10      	pop	{r4, pc}
    Error_Handler();
 800133e:	f002 fd2d 	bl	8003d9c <Error_Handler>
 8001342:	e7e2      	b.n	800130a <MX_ADC1_Init+0x6a>
 8001344:	20000210 	.word	0x20000210
 8001348:	3ef08000 	.word	0x3ef08000

0800134c <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 800134c:	b510      	push	{r4, lr}

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800134e:	2400      	movs	r4, #0
{
 8001350:	b08c      	sub	sp, #48	; 0x30
  ADC_ChannelConfTypeDef sConfig = {0};
 8001352:	2220      	movs	r2, #32
 8001354:	4621      	mov	r1, r4
 8001356:	a804      	add	r0, sp, #16
  ADC_MultiModeTypeDef multimode = {0};
 8001358:	e9cd 4401 	strd	r4, r4, [sp, #4]
 800135c:	9403      	str	r4, [sp, #12]
  ADC_ChannelConfTypeDef sConfig = {0};
 800135e:	f00a fcf3 	bl	800bd48 <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8001362:	4823      	ldr	r0, [pc, #140]	; (80013f0 <MX_ADC3_Init+0xa4>)
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001364:	4923      	ldr	r1, [pc, #140]	; (80013f4 <MX_ADC3_Init+0xa8>)
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
  hadc3.Init.LowPowerAutoWait = DISABLE;
  hadc3.Init.ContinuousConvMode = ENABLE;
  hadc3.Init.NbrOfConversion = 1;
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001366:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800136a:	f44f 3340 	mov.w	r3, #196608	; 0x30000
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800136e:	2204      	movs	r2, #4
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001370:	e9c0 1300 	strd	r1, r3, [r0]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8001374:	f44f 7380 	mov.w	r3, #256	; 0x100
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001378:	6182      	str	r2, [r0, #24]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 800137a:	8383      	strh	r3, [r0, #28]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc3.Init.DMAContinuousRequests = ENABLE;
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
  hadc3.Init.OversamplingMode = ENABLE;
  hadc3.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_4;
 800137c:	6442      	str	r2, [r0, #68]	; 0x44
  hadc3.Init.NbrOfConversion = 1;
 800137e:	2301      	movs	r3, #1
  hadc3.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_2;
 8001380:	2240      	movs	r2, #64	; 0x40
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001382:	e9c0 4402 	strd	r4, r4, [r0, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001386:	e9c0 4404 	strd	r4, r4, [r0, #16]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800138a:	e9c0 440b 	strd	r4, r4, [r0, #44]	; 0x2c
  hadc3.Init.NbrOfConversion = 1;
 800138e:	6203      	str	r3, [r0, #32]
  hadc3.Init.DMAContinuousRequests = ENABLE;
 8001390:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001394:	63c4      	str	r4, [r0, #60]	; 0x3c
  hadc3.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8001396:	64c4      	str	r4, [r0, #76]	; 0x4c
  hadc3.Init.OversamplingMode = ENABLE;
 8001398:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  hadc3.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_2;
 800139c:	6482      	str	r2, [r0, #72]	; 0x48
  hadc3.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 800139e:	6503      	str	r3, [r0, #80]	; 0x50
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80013a0:	f004 ffb8 	bl	8006314 <HAL_ADC_Init>
 80013a4:	b9c8      	cbnz	r0, 80013da <MX_ADC3_Init+0x8e>
    Error_Handler();
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80013a6:	2300      	movs	r3, #0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 80013a8:	4811      	ldr	r0, [pc, #68]	; (80013f0 <MX_ADC3_Init+0xa4>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80013aa:	9301      	str	r3, [sp, #4]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 80013ac:	a901      	add	r1, sp, #4
 80013ae:	f005 fc79 	bl	8006ca4 <HAL_ADCEx_MultiModeConfigChannel>
 80013b2:	b9c8      	cbnz	r0, 80013e8 <MX_ADC3_Init+0x9c>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80013b4:	4a10      	ldr	r2, [pc, #64]	; (80013f8 <MX_ADC3_Init+0xac>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80013b6:	480e      	ldr	r0, [pc, #56]	; (80013f0 <MX_ADC3_Init+0xa4>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80013b8:	2306      	movs	r3, #6
 80013ba:	e9cd 2304 	strd	r2, r3, [sp, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80013be:	2407      	movs	r4, #7
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80013c0:	237f      	movs	r3, #127	; 0x7f
 80013c2:	e9cd 4306 	strd	r4, r3, [sp, #24]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80013c6:	2204      	movs	r2, #4
  sConfig.Offset = 0;
 80013c8:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80013ca:	a904      	add	r1, sp, #16
  sConfig.Offset = 0;
 80013cc:	e9cd 2308 	strd	r2, r3, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80013d0:	f005 f916 	bl	8006600 <HAL_ADC_ConfigChannel>
 80013d4:	b920      	cbnz	r0, 80013e0 <MX_ADC3_Init+0x94>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80013d6:	b00c      	add	sp, #48	; 0x30
 80013d8:	bd10      	pop	{r4, pc}
    Error_Handler();
 80013da:	f002 fcdf 	bl	8003d9c <Error_Handler>
 80013de:	e7e2      	b.n	80013a6 <MX_ADC3_Init+0x5a>
    Error_Handler();
 80013e0:	f002 fcdc 	bl	8003d9c <Error_Handler>
}
 80013e4:	b00c      	add	sp, #48	; 0x30
 80013e6:	bd10      	pop	{r4, pc}
    Error_Handler();
 80013e8:	f002 fcd8 	bl	8003d9c <Error_Handler>
 80013ec:	e7e2      	b.n	80013b4 <MX_ADC3_Init+0x68>
 80013ee:	bf00      	nop
 80013f0:	2000027c 	.word	0x2000027c
 80013f4:	50000400 	.word	0x50000400
 80013f8:	04300002 	.word	0x04300002

080013fc <MX_ADC5_Init>:
/* ADC5 init function */
void MX_ADC5_Init(void)
{
 80013fc:	b510      	push	{r4, lr}
 80013fe:	b088      	sub	sp, #32

  /* USER CODE BEGIN ADC5_Init 0 */

  /* USER CODE END ADC5_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001400:	2220      	movs	r2, #32
 8001402:	2100      	movs	r1, #0
 8001404:	4668      	mov	r0, sp
 8001406:	f00a fc9f 	bl	800bd48 <memset>
  /* USER CODE END ADC5_Init 1 */

  /** Common config
  */
  hadc5.Instance = ADC5;
  hadc5.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800140a:	4c1e      	ldr	r4, [pc, #120]	; (8001484 <MX_ADC5_Init+0x88>)
  hadc5.Instance = ADC5;
 800140c:	481e      	ldr	r0, [pc, #120]	; (8001488 <MX_ADC5_Init+0x8c>)
  hadc5.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800140e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
  hadc5.Init.Resolution = ADC_RESOLUTION_12B;
 8001412:	2300      	movs	r3, #0
  hadc5.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001414:	e9c0 4200 	strd	r4, r2, [r0]
  hadc5.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc5.Init.GainCompensation = 0;
  hadc5.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc5.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
  hadc5.Init.LowPowerAutoWait = DISABLE;
 8001418:	f44f 7280 	mov.w	r2, #256	; 0x100
  hadc5.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800141c:	2104      	movs	r1, #4
  hadc5.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800141e:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hadc5.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001422:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hadc5.Init.ContinuousConvMode = ENABLE;
  hadc5.Init.NbrOfConversion = 1;
  hadc5.Init.DiscontinuousConvMode = DISABLE;
  hadc5.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc5.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001426:	e9c0 330b 	strd	r3, r3, [r0, #44]	; 0x2c
  hadc5.Init.LowPowerAutoWait = DISABLE;
 800142a:	8382      	strh	r2, [r0, #28]
  hadc5.Init.DiscontinuousConvMode = DISABLE;
 800142c:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hadc5.Init.NbrOfConversion = 1;
 8001430:	2201      	movs	r2, #1
  hadc5.Init.DMAContinuousRequests = ENABLE;
  hadc5.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001432:	63c3      	str	r3, [r0, #60]	; 0x3c
  hadc5.Init.OversamplingMode = ENABLE;
  hadc5.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_4;
  hadc5.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_2;
  hadc5.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8001434:	64c3      	str	r3, [r0, #76]	; 0x4c
  hadc5.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_2;
 8001436:	2340      	movs	r3, #64	; 0x40
  hadc5.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001438:	6181      	str	r1, [r0, #24]
  hadc5.Init.NbrOfConversion = 1;
 800143a:	6202      	str	r2, [r0, #32]
  hadc5.Init.DMAContinuousRequests = ENABLE;
 800143c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  hadc5.Init.OversamplingMode = ENABLE;
 8001440:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
  hadc5.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_4;
 8001444:	6441      	str	r1, [r0, #68]	; 0x44
  hadc5.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_2;
 8001446:	6483      	str	r3, [r0, #72]	; 0x48
  hadc5.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 8001448:	6502      	str	r2, [r0, #80]	; 0x50
  if (HAL_ADC_Init(&hadc5) != HAL_OK)
 800144a:	f004 ff63 	bl	8006314 <HAL_ADC_Init>
 800144e:	b990      	cbnz	r0, 8001476 <MX_ADC5_Init+0x7a>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001450:	4a0e      	ldr	r2, [pc, #56]	; (800148c <MX_ADC5_Init+0x90>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc5, &sConfig) != HAL_OK)
 8001452:	480d      	ldr	r0, [pc, #52]	; (8001488 <MX_ADC5_Init+0x8c>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001454:	2306      	movs	r3, #6
 8001456:	e9cd 2300 	strd	r2, r3, [sp]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 800145a:	2407      	movs	r4, #7
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800145c:	237f      	movs	r3, #127	; 0x7f
 800145e:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001462:	2204      	movs	r2, #4
  sConfig.Offset = 0;
 8001464:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc5, &sConfig) != HAL_OK)
 8001466:	4669      	mov	r1, sp
  sConfig.Offset = 0;
 8001468:	e9cd 2304 	strd	r2, r3, [sp, #16]
  if (HAL_ADC_ConfigChannel(&hadc5, &sConfig) != HAL_OK)
 800146c:	f005 f8c8 	bl	8006600 <HAL_ADC_ConfigChannel>
 8001470:	b920      	cbnz	r0, 800147c <MX_ADC5_Init+0x80>
  }
  /* USER CODE BEGIN ADC5_Init 2 */

  /* USER CODE END ADC5_Init 2 */

}
 8001472:	b008      	add	sp, #32
 8001474:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001476:	f002 fc91 	bl	8003d9c <Error_Handler>
 800147a:	e7e9      	b.n	8001450 <MX_ADC5_Init+0x54>
    Error_Handler();
 800147c:	f002 fc8e 	bl	8003d9c <Error_Handler>
}
 8001480:	b008      	add	sp, #32
 8001482:	bd10      	pop	{r4, pc}
 8001484:	50000600 	.word	0x50000600
 8001488:	200002e8 	.word	0x200002e8
 800148c:	08600004 	.word	0x08600004

08001490 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC345_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001490:	b570      	push	{r4, r5, r6, lr}
 8001492:	4604      	mov	r4, r0
 8001494:	b0a0      	sub	sp, #128	; 0x80

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001496:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001498:	2254      	movs	r2, #84	; 0x54
 800149a:	a80b      	add	r0, sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800149c:	e9cd 1106 	strd	r1, r1, [sp, #24]
 80014a0:	e9cd 1108 	strd	r1, r1, [sp, #32]
 80014a4:	910a      	str	r1, [sp, #40]	; 0x28
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014a6:	f00a fc4f 	bl	800bd48 <memset>
  if(adcHandle->Instance==ADC1)
 80014aa:	6823      	ldr	r3, [r4, #0]
 80014ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80014b0:	d007      	beq.n	80014c2 <HAL_ADC_MspInit+0x32>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC3)
 80014b2:	4a5f      	ldr	r2, [pc, #380]	; (8001630 <HAL_ADC_MspInit+0x1a0>)
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d04a      	beq.n	800154e <HAL_ADC_MspInit+0xbe>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC5)
 80014b8:	4a5e      	ldr	r2, [pc, #376]	; (8001634 <HAL_ADC_MspInit+0x1a4>)
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d07a      	beq.n	80015b4 <HAL_ADC_MspInit+0x124>

  /* USER CODE BEGIN ADC5_MspInit 1 */

  /* USER CODE END ADC5_MspInit 1 */
  }
}
 80014be:	b020      	add	sp, #128	; 0x80
 80014c0:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80014c2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80014c6:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014ca:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80014cc:	920b      	str	r2, [sp, #44]	; 0x2c
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80014ce:	931c      	str	r3, [sp, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014d0:	f007 f804 	bl	80084dc <HAL_RCCEx_PeriphCLKConfig>
 80014d4:	2800      	cmp	r0, #0
 80014d6:	f040 80a2 	bne.w	800161e <HAL_ADC_MspInit+0x18e>
    __HAL_RCC_ADC12_CLK_ENABLE();
 80014da:	4b57      	ldr	r3, [pc, #348]	; (8001638 <HAL_ADC_MspInit+0x1a8>)
    HAL_GPIO_Init(V_SENSE_GPIO_Port, &GPIO_InitStruct);
 80014dc:	4857      	ldr	r0, [pc, #348]	; (800163c <HAL_ADC_MspInit+0x1ac>)
    __HAL_RCC_ADC12_CLK_ENABLE();
 80014de:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    hdma_adc1.Instance = DMA1_Channel5;
 80014e0:	4d57      	ldr	r5, [pc, #348]	; (8001640 <HAL_ADC_MspInit+0x1b0>)
    __HAL_RCC_ADC12_CLK_ENABLE();
 80014e2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80014e6:	64da      	str	r2, [r3, #76]	; 0x4c
 80014e8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80014ea:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80014ee:	9200      	str	r2, [sp, #0]
 80014f0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014f2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80014f4:	f042 0202 	orr.w	r2, r2, #2
 80014f8:	64da      	str	r2, [r3, #76]	; 0x4c
 80014fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014fc:	f003 0302 	and.w	r3, r3, #2
 8001500:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = V_SENSE_Pin;
 8001502:	2201      	movs	r2, #1
 8001504:	2303      	movs	r3, #3
    HAL_GPIO_Init(V_SENSE_GPIO_Port, &GPIO_InitStruct);
 8001506:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001508:	2600      	movs	r6, #0
    GPIO_InitStruct.Pin = V_SENSE_Pin;
 800150a:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150e:	9608      	str	r6, [sp, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001510:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(V_SENSE_GPIO_Port, &GPIO_InitStruct);
 8001512:	f006 faa9 	bl	8007a68 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel5;
 8001516:	4a4b      	ldr	r2, [pc, #300]	; (8001644 <HAL_ADC_MspInit+0x1b4>)
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001518:	2305      	movs	r3, #5
    hdma_adc5.Init.Request = DMA_REQUEST_ADC5;
 800151a:	e9c5 2300 	strd	r2, r3, [r5]
    hdma_adc5.Init.MemInc = DMA_MINC_ENABLE;
 800151e:	2280      	movs	r2, #128	; 0x80
    hdma_adc5.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001520:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001524:	e9c5 2304 	strd	r2, r3, [r5, #16]
    hdma_adc5.Init.Mode = DMA_CIRCULAR;
 8001528:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800152c:	2320      	movs	r3, #32
    hdma_adc5.Init.PeriphInc = DMA_PINC_DISABLE;
 800152e:	e9c5 6602 	strd	r6, r6, [r5, #8]
    hdma_adc5.Init.Mode = DMA_CIRCULAR;
 8001532:	e9c5 2306 	strd	r2, r3, [r5, #24]
    if (HAL_DMA_Init(&hdma_adc5) != HAL_OK)
 8001536:	4628      	mov	r0, r5
    hdma_adc5.Init.Priority = DMA_PRIORITY_LOW;
 8001538:	622e      	str	r6, [r5, #32]
    if (HAL_DMA_Init(&hdma_adc5) != HAL_OK)
 800153a:	f005 fcdb 	bl	8006ef4 <HAL_DMA_Init>
 800153e:	b918      	cbnz	r0, 8001548 <HAL_ADC_MspInit+0xb8>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc5);
 8001540:	6565      	str	r5, [r4, #84]	; 0x54
 8001542:	62ac      	str	r4, [r5, #40]	; 0x28
}
 8001544:	b020      	add	sp, #128	; 0x80
 8001546:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8001548:	f002 fc28 	bl	8003d9c <Error_Handler>
 800154c:	e7f8      	b.n	8001540 <HAL_ADC_MspInit+0xb0>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 800154e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8001552:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001556:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8001558:	920b      	str	r2, [sp, #44]	; 0x2c
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 800155a:	931d      	str	r3, [sp, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800155c:	f006 ffbe 	bl	80084dc <HAL_RCCEx_PeriphCLKConfig>
 8001560:	2800      	cmp	r0, #0
 8001562:	d15f      	bne.n	8001624 <HAL_ADC_MspInit+0x194>
    HAL_RCC_ADC345_CLK_ENABLED++;
 8001564:	4a38      	ldr	r2, [pc, #224]	; (8001648 <HAL_ADC_MspInit+0x1b8>)
 8001566:	6813      	ldr	r3, [r2, #0]
 8001568:	3301      	adds	r3, #1
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 800156a:	2b01      	cmp	r3, #1
    HAL_RCC_ADC345_CLK_ENABLED++;
 800156c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 800156e:	d109      	bne.n	8001584 <HAL_ADC_MspInit+0xf4>
      __HAL_RCC_ADC345_CLK_ENABLE();
 8001570:	4b31      	ldr	r3, [pc, #196]	; (8001638 <HAL_ADC_MspInit+0x1a8>)
 8001572:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001574:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001578:	64da      	str	r2, [r3, #76]	; 0x4c
 800157a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800157c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001580:	9302      	str	r3, [sp, #8]
 8001582:	9b02      	ldr	r3, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001584:	4b2c      	ldr	r3, [pc, #176]	; (8001638 <HAL_ADC_MspInit+0x1a8>)
    HAL_GPIO_Init(C_SENSE_GPIO_Port, &GPIO_InitStruct);
 8001586:	482d      	ldr	r0, [pc, #180]	; (800163c <HAL_ADC_MspInit+0x1ac>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001588:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    hdma_adc3.Instance = DMA1_Channel3;
 800158a:	4d30      	ldr	r5, [pc, #192]	; (800164c <HAL_ADC_MspInit+0x1bc>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800158c:	f042 0202 	orr.w	r2, r2, #2
 8001590:	64da      	str	r2, [r3, #76]	; 0x4c
 8001592:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001594:	f003 0302 	and.w	r3, r3, #2
 8001598:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = C_SENSE_Pin;
 800159a:	2202      	movs	r2, #2
 800159c:	2303      	movs	r3, #3
    HAL_GPIO_Init(C_SENSE_GPIO_Port, &GPIO_InitStruct);
 800159e:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a0:	2600      	movs	r6, #0
    GPIO_InitStruct.Pin = C_SENSE_Pin;
 80015a2:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a6:	9608      	str	r6, [sp, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015a8:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(C_SENSE_GPIO_Port, &GPIO_InitStruct);
 80015aa:	f006 fa5d 	bl	8007a68 <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA1_Channel3;
 80015ae:	4a28      	ldr	r2, [pc, #160]	; (8001650 <HAL_ADC_MspInit+0x1c0>)
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 80015b0:	2325      	movs	r3, #37	; 0x25
 80015b2:	e7b2      	b.n	800151a <HAL_ADC_MspInit+0x8a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 80015b4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 80015b8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015bc:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 80015be:	920b      	str	r2, [sp, #44]	; 0x2c
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 80015c0:	931d      	str	r3, [sp, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015c2:	f006 ff8b 	bl	80084dc <HAL_RCCEx_PeriphCLKConfig>
 80015c6:	2800      	cmp	r0, #0
 80015c8:	d12f      	bne.n	800162a <HAL_ADC_MspInit+0x19a>
    HAL_RCC_ADC345_CLK_ENABLED++;
 80015ca:	4a1f      	ldr	r2, [pc, #124]	; (8001648 <HAL_ADC_MspInit+0x1b8>)
 80015cc:	6813      	ldr	r3, [r2, #0]
 80015ce:	3301      	adds	r3, #1
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 80015d0:	2b01      	cmp	r3, #1
    HAL_RCC_ADC345_CLK_ENABLED++;
 80015d2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 80015d4:	d109      	bne.n	80015ea <HAL_ADC_MspInit+0x15a>
      __HAL_RCC_ADC345_CLK_ENABLE();
 80015d6:	4b18      	ldr	r3, [pc, #96]	; (8001638 <HAL_ADC_MspInit+0x1a8>)
 80015d8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80015da:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80015de:	64da      	str	r2, [r3, #76]	; 0x4c
 80015e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015e6:	9304      	str	r3, [sp, #16]
 80015e8:	9b04      	ldr	r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ea:	4b13      	ldr	r3, [pc, #76]	; (8001638 <HAL_ADC_MspInit+0x1a8>)
    hdma_adc5.Instance = DMA1_Channel4;
 80015ec:	4d19      	ldr	r5, [pc, #100]	; (8001654 <HAL_ADC_MspInit+0x1c4>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80015f0:	f042 0201 	orr.w	r2, r2, #1
 80015f4:	64da      	str	r2, [r3, #76]	; 0x4c
 80015f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015f8:	f003 0301 	and.w	r3, r3, #1
 80015fc:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80015fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001602:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001604:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001606:	2600      	movs	r6, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001608:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800160c:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001610:	9608      	str	r6, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001612:	9b05      	ldr	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001614:	f006 fa28 	bl	8007a68 <HAL_GPIO_Init>
    hdma_adc5.Instance = DMA1_Channel4;
 8001618:	4a0f      	ldr	r2, [pc, #60]	; (8001658 <HAL_ADC_MspInit+0x1c8>)
    hdma_adc5.Init.Request = DMA_REQUEST_ADC5;
 800161a:	2327      	movs	r3, #39	; 0x27
 800161c:	e77d      	b.n	800151a <HAL_ADC_MspInit+0x8a>
      Error_Handler();
 800161e:	f002 fbbd 	bl	8003d9c <Error_Handler>
 8001622:	e75a      	b.n	80014da <HAL_ADC_MspInit+0x4a>
      Error_Handler();
 8001624:	f002 fbba 	bl	8003d9c <Error_Handler>
 8001628:	e79c      	b.n	8001564 <HAL_ADC_MspInit+0xd4>
      Error_Handler();
 800162a:	f002 fbb7 	bl	8003d9c <Error_Handler>
 800162e:	e7cc      	b.n	80015ca <HAL_ADC_MspInit+0x13a>
 8001630:	50000400 	.word	0x50000400
 8001634:	50000600 	.word	0x50000600
 8001638:	40021000 	.word	0x40021000
 800163c:	48000400 	.word	0x48000400
 8001640:	20000354 	.word	0x20000354
 8001644:	40020058 	.word	0x40020058
 8001648:	2000020c 	.word	0x2000020c
 800164c:	200003b4 	.word	0x200003b4
 8001650:	40020030 	.word	0x40020030
 8001654:	20000414 	.word	0x20000414
 8001658:	40020044 	.word	0x40020044

0800165c <resetAiCmdData>:

#include "util.h"

void resetAiCmdData(ai_cmd_t * ai_cmd)
{
  ai_cmd->local_target_speed[0] = 0;
 800165c:	2300      	movs	r3, #0
  ai_cmd->local_target_speed[1] = 0;
  ai_cmd->global_vision_theta = 0;
  ai_cmd->target_theta = 0;
  ai_cmd->chip_en = false;
 800165e:	2200      	movs	r2, #0
  ai_cmd->ball_local_x = 0;
  ai_cmd->ball_local_y = 0;
  ai_cmd->ball_local_radius = 0;
  ai_cmd->ball_local_FPS = 0;*/

  ai_cmd->vision_lost_flag = true;
 8001660:	2101      	movs	r1, #1
  ai_cmd->local_target_speed[0] = 0;
 8001662:	6143      	str	r3, [r0, #20]
  ai_cmd->local_target_speed[1] = 0;
 8001664:	6183      	str	r3, [r0, #24]
  ai_cmd->global_vision_theta = 0;
 8001666:	6043      	str	r3, [r0, #4]
  ai_cmd->target_theta = 0;
 8001668:	6003      	str	r3, [r0, #0]
  ai_cmd->chip_en = false;
 800166a:	7402      	strb	r2, [r0, #16]
  ai_cmd->kick_power = 0;
 800166c:	60c3      	str	r3, [r0, #12]
  ai_cmd->drible_power = 0;
 800166e:	6083      	str	r3, [r0, #8]
  ai_cmd->allow_local_flags = 0;
 8001670:	f880 2034 	strb.w	r2, [r0, #52]	; 0x34
  ai_cmd->global_ball_position[0] = 0;
 8001674:	62c3      	str	r3, [r0, #44]	; 0x2c
  ai_cmd->global_ball_position[1] = 0;
 8001676:	6303      	str	r3, [r0, #48]	; 0x30
  ai_cmd->global_robot_position[0] = 0;
 8001678:	61c3      	str	r3, [r0, #28]
  ai_cmd->global_robot_position[1] = 0;
 800167a:	6203      	str	r3, [r0, #32]
  ai_cmd->global_target_position[0] = 0;
 800167c:	6243      	str	r3, [r0, #36]	; 0x24
  ai_cmd->global_target_position[1] = 0;
 800167e:	6283      	str	r3, [r0, #40]	; 0x28
  ai_cmd->vision_lost_flag = true;
 8001680:	6481      	str	r1, [r0, #72]	; 0x48
  ai_cmd->local_vision_en_flag = false;
  ai_cmd->keeper_mode_en_flag = false;
  ai_cmd->stop_request_flag = false;  //
}
 8001682:	4770      	bx	lr
 8001684:	0000      	movs	r0, r0
	...

08001688 <parseRxCmd>:

void parseRxCmd(connection_t * con, system_t * sys, ai_cmd_t * ai_cmd, integration_control_t * integ, uint8_t data[])
{
 8001688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800168a:	ed2d 8b02 	vpush	{d8}
 800168e:	9e08      	ldr	r6, [sp, #32]
 8001690:	4614      	mov	r4, r2
 8001692:	461f      	mov	r7, r3
  con->check_ver = data[1];
 8001694:	7872      	ldrb	r2, [r6, #1]

  if (con->check_ver != con->check_pre) {
 8001696:	7883      	ldrb	r3, [r0, #2]
  con->check_ver = data[1];
 8001698:	70c2      	strb	r2, [r0, #3]
  if (con->check_ver != con->check_pre) {
 800169a:	4293      	cmp	r3, r2
{
 800169c:	4605      	mov	r5, r0
    con->latest_ai_cmd_update_time = sys->system_time_ms;
 800169e:	694b      	ldr	r3, [r1, #20]
  if (con->check_ver != con->check_pre) {
 80016a0:	d005      	beq.n	80016ae <parseRxCmd+0x26>

    con->pre_vision_update_cycle_cnt = con->vision_update_cycle_cnt;
    con->vision_update_cycle_cnt = 0;

    con->check_pre = con->check_ver;
 80016a2:	7082      	strb	r2, [r0, #2]
    con->pre_vision_update_cycle_cnt = con->vision_update_cycle_cnt;
 80016a4:	6882      	ldr	r2, [r0, #8]
 80016a6:	60c2      	str	r2, [r0, #12]
    con->vision_update_cycle_cnt = 0;
 80016a8:	2200      	movs	r2, #0
    con->latest_ai_cmd_update_time = sys->system_time_ms;
 80016aa:	6103      	str	r3, [r0, #16]
    con->vision_update_cycle_cnt = 0;
 80016ac:	6082      	str	r2, [r0, #8]
  }

  float pre_update_time_ms = con->latest_cm4_cmd_update_time;
 80016ae:	ed95 7a05 	vldr	s14, [r5, #20]
  con->latest_cm4_cmd_update_time = sys->system_time_ms;
  con->cmd_rx_frq = (float)1000 / (con->latest_cm4_cmd_update_time - pre_update_time_ms);
 80016b2:	eddf 6a95 	vldr	s13, [pc, #596]	; 8001908 <parseRxCmd+0x280>
  con->latest_cm4_cmd_update_time = sys->system_time_ms;
 80016b6:	616b      	str	r3, [r5, #20]
  con->cmd_rx_frq = (float)1000 / (con->latest_cm4_cmd_update_time - pre_update_time_ms);
 80016b8:	ee07 3a90 	vmov	s15, r3
  float pre_update_time_ms = con->latest_cm4_cmd_update_time;
 80016bc:	eeb8 7a47 	vcvt.f32.u32	s14, s14
  con->cmd_rx_frq = (float)1000 / (con->latest_cm4_cmd_update_time - pre_update_time_ms);
 80016c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80016c4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80016c8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80016cc:	ed85 7a01 	vstr	s14, [r5, #4]

  // aiコマンドに関係なくカメラ情報は入れる(デバッグ用)
  ai_cmd->ball_local_x = data[RX_BUF_SIZE_ETHER - 7] << 8 | data[RX_BUF_SIZE_ETHER - 6];
 80016d0:	f8b6 3039 	ldrh.w	r3, [r6, #57]	; 0x39
 80016d4:	ba5b      	rev16	r3, r3
 80016d6:	b29b      	uxth	r3, r3
 80016d8:	63a3      	str	r3, [r4, #56]	; 0x38
  ai_cmd->ball_local_y = data[RX_BUF_SIZE_ETHER - 5] << 8 | data[RX_BUF_SIZE_ETHER - 4];
 80016da:	f8b6 203b 	ldrh.w	r2, [r6, #59]	; 0x3b
 80016de:	ba52      	rev16	r2, r2
 80016e0:	b292      	uxth	r2, r2
 80016e2:	63e2      	str	r2, [r4, #60]	; 0x3c
  ai_cmd->ball_local_radius = data[RX_BUF_SIZE_ETHER - 3] << 8 | data[RX_BUF_SIZE_ETHER - 2];
 80016e4:	f8b6 203d 	ldrh.w	r2, [r6, #61]	; 0x3d
 80016e8:	ba52      	rev16	r2, r2
 80016ea:	b292      	uxth	r2, r2
 80016ec:	6422      	str	r2, [r4, #64]	; 0x40
  ai_cmd->ball_local_FPS = data[RX_BUF_SIZE_ETHER - 1];

  // time out
  if (con->connected_ai == 0) {
 80016ee:	782a      	ldrb	r2, [r5, #0]
  ai_cmd->ball_local_FPS = data[RX_BUF_SIZE_ETHER - 1];
 80016f0:	f896 303f 	ldrb.w	r3, [r6, #63]	; 0x3f
 80016f4:	6463      	str	r3, [r4, #68]	; 0x44
  if (con->connected_ai == 0) {
 80016f6:	b9a2      	cbnz	r2, 8001722 <parseRxCmd+0x9a>
  ai_cmd->allow_local_flags = 0;
 80016f8:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
  }

  // 目標座標の移動量と更新時間から推測される区間速度
  integ->guess_target_speed[0] = (float)(ai_cmd->global_target_position[0] - integ->pre_global_target_position[0]) / con->pre_vision_update_cycle_cnt;
  integ->guess_target_speed[1] = (float)(ai_cmd->global_target_position[1] - integ->pre_global_target_position[1]) / con->pre_vision_update_cycle_cnt;
}
 80016fc:	ecbd 8b02 	vpop	{d8}
  ai_cmd->local_target_speed[0] = 0;
 8001700:	2300      	movs	r3, #0
  ai_cmd->vision_lost_flag = true;
 8001702:	2101      	movs	r1, #1
  ai_cmd->local_target_speed[0] = 0;
 8001704:	6163      	str	r3, [r4, #20]
  ai_cmd->local_target_speed[1] = 0;
 8001706:	61a3      	str	r3, [r4, #24]
  ai_cmd->global_vision_theta = 0;
 8001708:	6063      	str	r3, [r4, #4]
  ai_cmd->target_theta = 0;
 800170a:	6023      	str	r3, [r4, #0]
  ai_cmd->chip_en = false;
 800170c:	7422      	strb	r2, [r4, #16]
  ai_cmd->kick_power = 0;
 800170e:	60e3      	str	r3, [r4, #12]
  ai_cmd->drible_power = 0;
 8001710:	60a3      	str	r3, [r4, #8]
  ai_cmd->global_ball_position[0] = 0;
 8001712:	62e3      	str	r3, [r4, #44]	; 0x2c
  ai_cmd->global_ball_position[1] = 0;
 8001714:	6323      	str	r3, [r4, #48]	; 0x30
  ai_cmd->global_robot_position[0] = 0;
 8001716:	61e3      	str	r3, [r4, #28]
  ai_cmd->global_robot_position[1] = 0;
 8001718:	6223      	str	r3, [r4, #32]
  ai_cmd->global_target_position[0] = 0;
 800171a:	6263      	str	r3, [r4, #36]	; 0x24
  ai_cmd->global_target_position[1] = 0;
 800171c:	62a3      	str	r3, [r4, #40]	; 0x28
  ai_cmd->vision_lost_flag = true;
 800171e:	64a1      	str	r1, [r4, #72]	; 0x48
}
 8001720:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  ai_cmd->local_target_speed[0] = two_to_float(&data[2]) * AI_CMD_VEL_MAX_MPS;
 8001722:	1cb0      	adds	r0, r6, #2
 8001724:	f004 fd40 	bl	80061a8 <two_to_float>
 8001728:	eeb1 8a0c 	vmov.f32	s16, #28	; 0x40e00000  7.0
 800172c:	ee20 0a08 	vmul.f32	s0, s0, s16
  ai_cmd->local_target_speed[1] = two_to_float(&data[4]) * AI_CMD_VEL_MAX_MPS;
 8001730:	1d30      	adds	r0, r6, #4
  ai_cmd->local_target_speed[0] = two_to_float(&data[2]) * AI_CMD_VEL_MAX_MPS;
 8001732:	ed84 0a05 	vstr	s0, [r4, #20]
  ai_cmd->local_target_speed[1] = two_to_float(&data[4]) * AI_CMD_VEL_MAX_MPS;
 8001736:	f004 fd37 	bl	80061a8 <two_to_float>
 800173a:	ee20 0a08 	vmul.f32	s0, s0, s16
  ai_cmd->global_vision_theta = two_to_float(&data[6]) * M_PI;
 800173e:	1db0      	adds	r0, r6, #6
  ai_cmd->local_target_speed[1] = two_to_float(&data[4]) * AI_CMD_VEL_MAX_MPS;
 8001740:	ed84 0a06 	vstr	s0, [r4, #24]
  ai_cmd->global_vision_theta = two_to_float(&data[6]) * M_PI;
 8001744:	f004 fd30 	bl	80061a8 <two_to_float>
 8001748:	ee10 0a10 	vmov	r0, s0
 800174c:	f7fe ff24 	bl	8000598 <__aeabi_f2d>
 8001750:	a36b      	add	r3, pc, #428	; (adr r3, 8001900 <parseRxCmd+0x278>)
 8001752:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001756:	f7fe ff77 	bl	8000648 <__aeabi_dmul>
 800175a:	f7ff fa6d 	bl	8000c38 <__aeabi_d2f>
 800175e:	6060      	str	r0, [r4, #4]
  ai_cmd->target_theta = two_to_float(&data[8]) * M_PI;
 8001760:	f106 0008 	add.w	r0, r6, #8
 8001764:	f004 fd20 	bl	80061a8 <two_to_float>
 8001768:	ee10 0a10 	vmov	r0, s0
 800176c:	f7fe ff14 	bl	8000598 <__aeabi_f2d>
 8001770:	a363      	add	r3, pc, #396	; (adr r3, 8001900 <parseRxCmd+0x278>)
 8001772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001776:	f7fe ff67 	bl	8000648 <__aeabi_dmul>
 800177a:	f7ff fa5d 	bl	8000c38 <__aeabi_d2f>
 800177e:	6020      	str	r0, [r4, #0]
  if (data[10] >= 101) {
 8001780:	7ab3      	ldrb	r3, [r6, #10]
 8001782:	2b64      	cmp	r3, #100	; 0x64
 8001784:	f240 80ad 	bls.w	80018e2 <parseRxCmd+0x25a>
    ai_cmd->chip_en = true;
 8001788:	2301      	movs	r3, #1
 800178a:	7423      	strb	r3, [r4, #16]
    ai_cmd->kick_power = (float)(data[10] - 101) / 20;
 800178c:	7ab3      	ldrb	r3, [r6, #10]
 800178e:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 800190c <parseRxCmd+0x284>
 8001792:	3b65      	subs	r3, #101	; 0x65
 8001794:	ee07 3a90 	vmov	s15, r3
 8001798:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800179c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017a0:	edc4 7a03 	vstr	s15, [r4, #12]
  ai_cmd->drible_power = (float)data[11] / 20;
 80017a4:	7af3      	ldrb	r3, [r6, #11]
 80017a6:	ed9f 7a59 	vldr	s14, [pc, #356]	; 800190c <parseRxCmd+0x284>
  ai_cmd->global_ball_position[0] = (float)two_to_int(&data[13]) / 1000;
 80017aa:	ed9f 8a59 	vldr	s16, [pc, #356]	; 8001910 <parseRxCmd+0x288>
  ai_cmd->drible_power = (float)data[11] / 20;
 80017ae:	ee07 3a90 	vmov	s15, r3
 80017b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
  ai_cmd->global_ball_position[0] = (float)two_to_int(&data[13]) / 1000;
 80017b6:	f106 000d 	add.w	r0, r6, #13
  ai_cmd->drible_power = (float)data[11] / 20;
 80017ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017be:	edc4 7a02 	vstr	s15, [r4, #8]
  ai_cmd->allow_local_flags = data[12];
 80017c2:	7b33      	ldrb	r3, [r6, #12]
 80017c4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  integ->pre_global_target_position[0] = ai_cmd->global_target_position[0];
 80017c8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80017ca:	623b      	str	r3, [r7, #32]
  integ->pre_global_target_position[1] = ai_cmd->global_target_position[1];
 80017cc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80017ce:	627b      	str	r3, [r7, #36]	; 0x24
  ai_cmd->global_ball_position[0] = (float)two_to_int(&data[13]) / 1000;
 80017d0:	f004 fd0e 	bl	80061f0 <two_to_int>
 80017d4:	ee20 0a08 	vmul.f32	s0, s0, s16
  ai_cmd->global_ball_position[1] = (float)two_to_int(&data[15]) / 1000;
 80017d8:	f106 000f 	add.w	r0, r6, #15
  ai_cmd->global_ball_position[0] = (float)two_to_int(&data[13]) / 1000;
 80017dc:	ed84 0a0b 	vstr	s0, [r4, #44]	; 0x2c
  ai_cmd->global_ball_position[1] = (float)two_to_int(&data[15]) / 1000;
 80017e0:	f004 fd06 	bl	80061f0 <two_to_int>
 80017e4:	ee20 0a08 	vmul.f32	s0, s0, s16
  ai_cmd->global_robot_position[0] = (float)two_to_int(&data[17]) / 1000;
 80017e8:	f106 0011 	add.w	r0, r6, #17
  ai_cmd->global_ball_position[1] = (float)two_to_int(&data[15]) / 1000;
 80017ec:	ed84 0a0c 	vstr	s0, [r4, #48]	; 0x30
  ai_cmd->global_robot_position[0] = (float)two_to_int(&data[17]) / 1000;
 80017f0:	f004 fcfe 	bl	80061f0 <two_to_int>
 80017f4:	ee20 0a08 	vmul.f32	s0, s0, s16
  ai_cmd->global_robot_position[1] = (float)two_to_int(&data[19]) / 1000;
 80017f8:	f106 0013 	add.w	r0, r6, #19
  ai_cmd->global_robot_position[0] = (float)two_to_int(&data[17]) / 1000;
 80017fc:	ed84 0a07 	vstr	s0, [r4, #28]
  ai_cmd->global_robot_position[1] = (float)two_to_int(&data[19]) / 1000;
 8001800:	f004 fcf6 	bl	80061f0 <two_to_int>
 8001804:	ee20 0a08 	vmul.f32	s0, s0, s16
  ai_cmd->global_target_position[0] = (float)two_to_int(&data[21]) / 1000;
 8001808:	f106 0015 	add.w	r0, r6, #21
  ai_cmd->global_robot_position[1] = (float)two_to_int(&data[19]) / 1000;
 800180c:	ed84 0a08 	vstr	s0, [r4, #32]
  ai_cmd->global_target_position[0] = (float)two_to_int(&data[21]) / 1000;
 8001810:	f004 fcee 	bl	80061f0 <two_to_int>
 8001814:	ee20 0a08 	vmul.f32	s0, s0, s16
  ai_cmd->global_target_position[1] = (float)two_to_int(&data[23]) / 1000;
 8001818:	f106 0017 	add.w	r0, r6, #23
  ai_cmd->global_target_position[0] = (float)two_to_int(&data[21]) / 1000;
 800181c:	ed84 0a09 	vstr	s0, [r4, #36]	; 0x24
  ai_cmd->global_target_position[1] = (float)two_to_int(&data[23]) / 1000;
 8001820:	f004 fce6 	bl	80061f0 <two_to_int>
    if (ai_cmd->global_target_position[i] > 30.0 || ai_cmd->global_target_position[i] < -30) {
 8001824:	edd4 7a09 	vldr	s15, [r4, #36]	; 0x24
 8001828:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
  ai_cmd->global_target_position[1] = (float)two_to_int(&data[23]) / 1000;
 800182c:	ee20 8a08 	vmul.f32	s16, s0, s16
    if (ai_cmd->global_target_position[i] > 30.0 || ai_cmd->global_target_position[i] < -30) {
 8001830:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001834:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  ai_cmd->global_target_position[1] = (float)two_to_int(&data[23]) / 1000;
 8001838:	ed84 8a0a 	vstr	s16, [r4, #40]	; 0x28
    if (ai_cmd->global_target_position[i] > 30.0 || ai_cmd->global_target_position[i] < -30) {
 800183c:	dc4a      	bgt.n	80018d4 <parseRxCmd+0x24c>
 800183e:	eebb 7a0e 	vmov.f32	s14, #190	; 0xc1f00000 -30.0
 8001842:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001846:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800184a:	d443      	bmi.n	80018d4 <parseRxCmd+0x24c>
 800184c:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8001914 <parseRxCmd+0x28c>
 8001850:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8001854:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001858:	dc06      	bgt.n	8001868 <parseRxCmd+0x1e0>
 800185a:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8001918 <parseRxCmd+0x290>
 800185e:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8001862:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001866:	d505      	bpl.n	8001874 <parseRxCmd+0x1ec>
      ai_cmd->global_target_position[i] = 0;
 8001868:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 800191c <parseRxCmd+0x294>
 800186c:	eeb0 8a47 	vmov.f32	s16, s14
 8001870:	ed84 7a0a 	vstr	s14, [r4, #40]	; 0x28
  integ->guess_target_speed[0] = (float)(ai_cmd->global_target_position[0] - integ->pre_global_target_position[0]) / con->pre_vision_update_cycle_cnt;
 8001874:	ed95 7a03 	vldr	s14, [r5, #12]
  integ->guess_target_speed[1] = (float)(ai_cmd->global_target_position[1] - integ->pre_global_target_position[1]) / con->pre_vision_update_cycle_cnt;
 8001878:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
  integ->guess_target_speed[0] = (float)(ai_cmd->global_target_position[0] - integ->pre_global_target_position[0]) / con->pre_vision_update_cycle_cnt;
 800187c:	ed97 6a08 	vldr	s12, [r7, #32]
  if ((ai_cmd->allow_local_flags & FLAG_SSL_VISION_OK) != 0) {
 8001880:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
  integ->guess_target_speed[1] = (float)(ai_cmd->global_target_position[1] - integ->pre_global_target_position[1]) / con->pre_vision_update_cycle_cnt;
 8001884:	ee38 8a66 	vsub.f32	s16, s16, s13
  integ->guess_target_speed[0] = (float)(ai_cmd->global_target_position[0] - integ->pre_global_target_position[0]) / con->pre_vision_update_cycle_cnt;
 8001888:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800188c:	ee77 7ac6 	vsub.f32	s15, s15, s12
  if ((ai_cmd->allow_local_flags & FLAG_SSL_VISION_OK) != 0) {
 8001890:	43d9      	mvns	r1, r3
  integ->guess_target_speed[0] = (float)(ai_cmd->global_target_position[0] - integ->pre_global_target_position[0]) / con->pre_vision_update_cycle_cnt;
 8001892:	eec7 6a87 	vdiv.f32	s13, s15, s14
  if ((ai_cmd->allow_local_flags & FLAG_SSL_VISION_OK) != 0) {
 8001896:	f001 0101 	and.w	r1, r1, #1
 800189a:	2200      	movs	r2, #0
 800189c:	f361 0207 	bfi	r2, r1, #0, #8
  if ((ai_cmd->allow_local_flags & FLAG_ENABLE_LOCAL_VISION) != 0) {
 80018a0:	f3c3 01c0 	ubfx	r1, r3, #3, #1
 80018a4:	f361 220f 	bfi	r2, r1, #8, #8
  if ((ai_cmd->allow_local_flags & FLAG_ENABLE_KEEPER_MODE) != 0) {
 80018a8:	f3c3 0140 	ubfx	r1, r3, #1, #1
 80018ac:	f361 4217 	bfi	r2, r1, #16, #8
  if ((ai_cmd->allow_local_flags & FLAG_STOP_REQUEST) != 0) {
 80018b0:	f3c3 0180 	ubfx	r1, r3, #2, #1
 80018b4:	f361 621f 	bfi	r2, r1, #24, #8
  if ((ai_cmd->allow_local_flags & FLAG_DRIBBLER_UP) != 0) {
 80018b8:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80018bc:	64a2      	str	r2, [r4, #72]	; 0x48
 80018be:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
  integ->guess_target_speed[1] = (float)(ai_cmd->global_target_position[1] - integ->pre_global_target_position[1]) / con->pre_vision_update_cycle_cnt;
 80018c2:	eec8 7a07 	vdiv.f32	s15, s16, s14
}
 80018c6:	ecbd 8b02 	vpop	{d8}
  integ->guess_target_speed[0] = (float)(ai_cmd->global_target_position[0] - integ->pre_global_target_position[0]) / con->pre_vision_update_cycle_cnt;
 80018ca:	edc7 6a0a 	vstr	s13, [r7, #40]	; 0x28
  integ->guess_target_speed[1] = (float)(ai_cmd->global_target_position[1] - integ->pre_global_target_position[1]) / con->pre_vision_update_cycle_cnt;
 80018ce:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
}
 80018d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      ai_cmd->global_target_position[i] = 0;
 80018d4:	ed9f 7a11 	vldr	s14, [pc, #68]	; 800191c <parseRxCmd+0x294>
 80018d8:	eef0 7a47 	vmov.f32	s15, s14
 80018dc:	ed84 7a09 	vstr	s14, [r4, #36]	; 0x24
 80018e0:	e7b4      	b.n	800184c <parseRxCmd+0x1c4>
    ai_cmd->kick_power = (float)data[10] / 20;
 80018e2:	ee07 3a90 	vmov	s15, r3
 80018e6:	ed9f 7a09 	vldr	s14, [pc, #36]	; 800190c <parseRxCmd+0x284>
 80018ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
    ai_cmd->chip_en = false;
 80018ee:	2300      	movs	r3, #0
    ai_cmd->kick_power = (float)data[10] / 20;
 80018f0:	ee67 7a87 	vmul.f32	s15, s15, s14
    ai_cmd->chip_en = false;
 80018f4:	7423      	strb	r3, [r4, #16]
    ai_cmd->kick_power = (float)data[10] / 20;
 80018f6:	edc4 7a03 	vstr	s15, [r4, #12]
    ai_cmd->chip_en = false;
 80018fa:	e753      	b.n	80017a4 <parseRxCmd+0x11c>
 80018fc:	f3af 8000 	nop.w
 8001900:	54442d18 	.word	0x54442d18
 8001904:	400921fb 	.word	0x400921fb
 8001908:	447a0000 	.word	0x447a0000
 800190c:	3d4ccccd 	.word	0x3d4ccccd
 8001910:	3a83126f 	.word	0x3a83126f
 8001914:	46ea5fff 	.word	0x46ea5fff
 8001918:	c6ea5fff 	.word	0xc6ea5fff
 800191c:	00000000 	.word	0x00000000

08001920 <sendRobotInfo>:

void sendRobotInfo(can_raw_t * can_raw, system_t * sys, imu_t * imu, omni_t * omni, mouse_t * mouse, ai_cmd_t * ai_cmd, connection_t * con)
{
 8001920:	b470      	push	{r4, r5, r6}
 8001922:	9d05      	ldr	r5, [sp, #20]
  ring_counter = con->check_ver;
  char * temp;

  static uint8_t senddata[64];

  senddata[0] = 0xAB;
 8001924:	4c86      	ldr	r4, [pc, #536]	; (8001b40 <sendRobotInfo+0x220>)
  ring_counter = con->check_ver;
 8001926:	78ee      	ldrb	r6, [r5, #3]
  senddata[1] = 0xEA;
  senddata[2] = 10;
  senddata[3] = ring_counter;
 8001928:	70e6      	strb	r6, [r4, #3]
  senddata[0] = 0xAB;
 800192a:	f64e 26ab 	movw	r6, #60075	; 0xeaab
 800192e:	8026      	strh	r6, [r4, #0]
  senddata[2] = 10;
 8001930:	260a      	movs	r6, #10
 8001932:	70a6      	strb	r6, [r4, #2]
  temp = (char *)&imu->yaw_angle;
  senddata[4] = temp[0];
 8001934:	7816      	ldrb	r6, [r2, #0]
 8001936:	7126      	strb	r6, [r4, #4]
  senddata[5] = temp[1];
 8001938:	7856      	ldrb	r6, [r2, #1]
 800193a:	7166      	strb	r6, [r4, #5]
  senddata[10] = temp[2];
  senddata[11] = temp[3];
  senddata[12] = can_raw->ball_detection[0];
  senddata[13] = can_raw->ball_detection[1];
  senddata[14] = can_raw->ball_detection[2];
  senddata[15] = sys->kick_state / 10;
 800193c:	f8b1 c01c 	ldrh.w	ip, [r1, #28]
 8001940:	4e80      	ldr	r6, [pc, #512]	; (8001b44 <sendRobotInfo+0x224>)
 8001942:	fba6 6c0c 	umull	r6, ip, r6, ip
  senddata[6] = temp[2];
 8001946:	7896      	ldrb	r6, [r2, #2]
 8001948:	71a6      	strb	r6, [r4, #6]
  senddata[7] = temp[3];
 800194a:	78d6      	ldrb	r6, [r2, #3]
 800194c:	71e6      	strb	r6, [r4, #7]
  senddata[8] = temp[0];
 800194e:	f890 6044 	ldrb.w	r6, [r0, #68]	; 0x44
 8001952:	7226      	strb	r6, [r4, #8]
  senddata[9] = temp[1];
 8001954:	f890 6045 	ldrb.w	r6, [r0, #69]	; 0x45
 8001958:	7266      	strb	r6, [r4, #9]
  senddata[10] = temp[2];
 800195a:	f890 6046 	ldrb.w	r6, [r0, #70]	; 0x46
 800195e:	72a6      	strb	r6, [r4, #10]
  senddata[11] = temp[3];
 8001960:	f890 6047 	ldrb.w	r6, [r0, #71]	; 0x47
 8001964:	72e6      	strb	r6, [r4, #11]
  senddata[14] = can_raw->ball_detection[2];
 8001966:	f890 607e 	ldrb.w	r6, [r0, #126]	; 0x7e
 800196a:	73a6      	strb	r6, [r4, #14]
  senddata[15] = sys->kick_state / 10;
 800196c:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
  senddata[12] = can_raw->ball_detection[0];
 8001970:	f8b0 607c 	ldrh.w	r6, [r0, #124]	; 0x7c
  senddata[15] = sys->kick_state / 10;
 8001974:	f884 c00f 	strb.w	ip, [r4, #15]
  senddata[12] = can_raw->ball_detection[0];
 8001978:	81a6      	strh	r6, [r4, #12]

  senddata[16] = (uint8_t)(sys->error_id & 0xFF);
 800197a:	884e      	ldrh	r6, [r1, #2]
 800197c:	7426      	strb	r6, [r4, #16]
  senddata[17] = (uint8_t)((sys->error_id >> 8) & 0xFF);
 800197e:	f8b1 c002 	ldrh.w	ip, [r1, #2]
 8001982:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
 8001986:	f884 c011 	strb.w	ip, [r4, #17]
  senddata[18] = (uint8_t)(sys->error_info & 0xFF);
 800198a:	888e      	ldrh	r6, [r1, #4]
 800198c:	74a6      	strb	r6, [r4, #18]
  senddata[19] = (uint8_t)((sys->error_info >> 8) & 0xFF);
 800198e:	f8b1 c004 	ldrh.w	ip, [r1, #4]
  senddata[20] = temp[0];
  senddata[21] = temp[1];
  senddata[22] = temp[2];
  senddata[23] = temp[3];

  senddata[24] = (uint8_t)(can_raw->current[0] * 10);
 8001992:	ed90 6a1a 	vldr	s12, [r0, #104]	; 0x68
  senddata[25] = (uint8_t)(can_raw->current[1] * 10);
 8001996:	edd0 6a1b 	vldr	s13, [r0, #108]	; 0x6c
  senddata[26] = (uint8_t)(can_raw->current[2] * 10);
 800199a:	ed90 7a1c 	vldr	s14, [r0, #112]	; 0x70
  senddata[27] = (uint8_t)(can_raw->current[3] * 10);
 800199e:	edd0 7a1d 	vldr	s15, [r0, #116]	; 0x74

  senddata[28] = can_raw->ball_detection[3];

  senddata[29] = (uint8_t)can_raw->temperature[0];
 80019a2:	ed90 3a13 	vldr	s6, [r0, #76]	; 0x4c
  senddata[30] = (uint8_t)can_raw->temperature[1];
 80019a6:	edd0 3a14 	vldr	s7, [r0, #80]	; 0x50
  senddata[31] = (uint8_t)can_raw->temperature[2];
 80019aa:	ed90 4a15 	vldr	s8, [r0, #84]	; 0x54
  senddata[32] = (uint8_t)can_raw->temperature[3];
 80019ae:	edd0 4a16 	vldr	s9, [r0, #88]	; 0x58
  senddata[33] = (uint8_t)can_raw->temperature[4];
 80019b2:	ed90 5a17 	vldr	s10, [r0, #92]	; 0x5c
  senddata[19] = (uint8_t)((sys->error_info >> 8) & 0xFF);
 80019b6:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
 80019ba:	f884 c013 	strb.w	ip, [r4, #19]
  senddata[20] = temp[0];
 80019be:	7a0e      	ldrb	r6, [r1, #8]
 80019c0:	7526      	strb	r6, [r4, #20]
  senddata[21] = temp[1];
 80019c2:	7a4e      	ldrb	r6, [r1, #9]
 80019c4:	7566      	strb	r6, [r4, #21]
  senddata[24] = (uint8_t)(can_raw->current[0] * 10);
 80019c6:	eef2 5a04 	vmov.f32	s11, #36	; 0x41200000  10.0
 80019ca:	ee26 6a25 	vmul.f32	s12, s12, s11
  senddata[22] = temp[2];
 80019ce:	7a8e      	ldrb	r6, [r1, #10]
 80019d0:	75a6      	strb	r6, [r4, #22]
  senddata[25] = (uint8_t)(can_raw->current[1] * 10);
 80019d2:	ee66 6aa5 	vmul.f32	s13, s13, s11
  senddata[24] = (uint8_t)(can_raw->current[0] * 10);
 80019d6:	eebc 6ac6 	vcvt.u32.f32	s12, s12
  senddata[23] = temp[3];
 80019da:	7ac9      	ldrb	r1, [r1, #11]
 80019dc:	75e1      	strb	r1, [r4, #23]
  senddata[26] = (uint8_t)(can_raw->current[2] * 10);
 80019de:	ee27 7a25 	vmul.f32	s14, s14, s11
  senddata[24] = (uint8_t)(can_raw->current[0] * 10);
 80019e2:	ee16 1a10 	vmov	r1, s12
  senddata[25] = (uint8_t)(can_raw->current[1] * 10);
 80019e6:	eefc 6ae6 	vcvt.u32.f32	s13, s13
  senddata[24] = (uint8_t)(can_raw->current[0] * 10);
 80019ea:	7621      	strb	r1, [r4, #24]
  senddata[26] = (uint8_t)(can_raw->current[2] * 10);
 80019ec:	eebc 7ac7 	vcvt.u32.f32	s14, s14
  senddata[25] = (uint8_t)(can_raw->current[1] * 10);
 80019f0:	ee16 1a90 	vmov	r1, s13
  senddata[27] = (uint8_t)(can_raw->current[3] * 10);
 80019f4:	ee67 7aa5 	vmul.f32	s15, s15, s11
  senddata[25] = (uint8_t)(can_raw->current[1] * 10);
 80019f8:	7661      	strb	r1, [r4, #25]
  senddata[27] = (uint8_t)(can_raw->current[3] * 10);
 80019fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  senddata[26] = (uint8_t)(can_raw->current[2] * 10);
 80019fe:	ee17 1a10 	vmov	r1, s14
 8001a02:	76a1      	strb	r1, [r4, #26]
  senddata[27] = (uint8_t)(can_raw->current[3] * 10);
 8001a04:	ee17 1a90 	vmov	r1, s15
  senddata[29] = (uint8_t)can_raw->temperature[0];
 8001a08:	eefc 7ac3 	vcvt.u32.f32	s15, s6
  senddata[27] = (uint8_t)(can_raw->current[3] * 10);
 8001a0c:	76e1      	strb	r1, [r4, #27]
  senddata[29] = (uint8_t)can_raw->temperature[0];
 8001a0e:	ee17 1a90 	vmov	r1, s15
  senddata[30] = (uint8_t)can_raw->temperature[1];
 8001a12:	eefc 7ae3 	vcvt.u32.f32	s15, s7
  senddata[29] = (uint8_t)can_raw->temperature[0];
 8001a16:	7761      	strb	r1, [r4, #29]
  senddata[30] = (uint8_t)can_raw->temperature[1];
 8001a18:	ee17 1a90 	vmov	r1, s15
  senddata[31] = (uint8_t)can_raw->temperature[2];
 8001a1c:	eefc 7ac4 	vcvt.u32.f32	s15, s8
  senddata[30] = (uint8_t)can_raw->temperature[1];
 8001a20:	77a1      	strb	r1, [r4, #30]
  senddata[31] = (uint8_t)can_raw->temperature[2];
 8001a22:	ee17 1a90 	vmov	r1, s15
  senddata[32] = (uint8_t)can_raw->temperature[3];
 8001a26:	eefc 7ae4 	vcvt.u32.f32	s15, s9
  senddata[31] = (uint8_t)can_raw->temperature[2];
 8001a2a:	77e1      	strb	r1, [r4, #31]
  senddata[32] = (uint8_t)can_raw->temperature[3];
 8001a2c:	ee17 1a90 	vmov	r1, s15
  senddata[33] = (uint8_t)can_raw->temperature[4];
 8001a30:	eefc 7ac5 	vcvt.u32.f32	s15, s10
  senddata[32] = (uint8_t)can_raw->temperature[3];
 8001a34:	f884 1020 	strb.w	r1, [r4, #32]
  senddata[33] = (uint8_t)can_raw->temperature[4];
 8001a38:	ee17 1a90 	vmov	r1, s15
 8001a3c:	f884 1021 	strb.w	r1, [r4, #33]	; 0x21
  senddata[28] = can_raw->ball_detection[3];
 8001a40:	f890 107f 	ldrb.w	r1, [r0, #127]	; 0x7f
 8001a44:	7721      	strb	r1, [r4, #28]
  senddata[34] = (uint8_t)can_raw->temperature[5];
 8001a46:	ed90 7a18 	vldr	s14, [r0, #96]	; 0x60
  senddata[35] = (uint8_t)can_raw->temperature[6];
 8001a4a:	edd0 7a19 	vldr	s15, [r0, #100]	; 0x64
  senddata[34] = (uint8_t)can_raw->temperature[5];
 8001a4e:	eebc 7ac7 	vcvt.u32.f32	s14, s14
  senddata[35] = (uint8_t)can_raw->temperature[6];
 8001a52:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  senddata[34] = (uint8_t)can_raw->temperature[5];
 8001a56:	ee17 1a10 	vmov	r1, s14
 8001a5a:	f884 1022 	strb.w	r1, [r4, #34]	; 0x22
  senddata[35] = (uint8_t)can_raw->temperature[6];
 8001a5e:	ee17 1a90 	vmov	r1, s15
 8001a62:	f884 1023 	strb.w	r1, [r4, #35]	; 0x23

  msg.data.diff_angle = imu->yaw_angle - ai_cmd->global_vision_theta;
 8001a66:	edd2 7a00 	vldr	s15, [r2]
 8001a6a:	9a04      	ldr	r2, [sp, #16]
  senddata[36] = temp[0];
  senddata[37] = temp[1];
  senddata[38] = temp[2];
  senddata[39] = temp[3];
  temp = (char *)&(can_raw->power_voltage[6]);
  senddata[40] = temp[0];
 8001a6c:	f890 1048 	ldrb.w	r1, [r0, #72]	; 0x48
  msg.data.diff_angle = imu->yaw_angle - ai_cmd->global_vision_theta;
 8001a70:	ed92 7a01 	vldr	s14, [r2, #4]
  senddata[40] = temp[0];
 8001a74:	f884 1028 	strb.w	r1, [r4, #40]	; 0x28
  senddata[36] = temp[0];
 8001a78:	ee77 7ac7 	vsub.f32	s15, s15, s14
  senddata[41] = temp[1];
 8001a7c:	f890 1049 	ldrb.w	r1, [r0, #73]	; 0x49
 8001a80:	f884 1029 	strb.w	r1, [r4, #41]	; 0x29
  senddata[36] = temp[0];
 8001a84:	ee17 2a90 	vmov	r2, s15
  senddata[42] = temp[2];
 8001a88:	f890 104a 	ldrb.w	r1, [r0, #74]	; 0x4a
 8001a8c:	f884 102a 	strb.w	r1, [r4, #42]	; 0x2a
  senddata[43] = temp[3];
 8001a90:	f890 104b 	ldrb.w	r1, [r0, #75]	; 0x4b
 8001a94:	f884 102b 	strb.w	r1, [r4, #43]	; 0x2b
  senddata[37] = temp[1];
 8001a98:	f3c2 2107 	ubfx	r1, r2, #8, #8
  senddata[36] = temp[0];
 8001a9c:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
  senddata[37] = temp[1];
 8001aa0:	f884 1025 	strb.w	r1, [r4, #37]	; 0x25
  senddata[38] = temp[2];
 8001aa4:	f3c2 4107 	ubfx	r1, r2, #16, #8
  senddata[39] = temp[3];
 8001aa8:	f3c2 6207 	ubfx	r2, r2, #24, #8
  senddata[38] = temp[2];
 8001aac:	f884 1026 	strb.w	r1, [r4, #38]	; 0x26
  senddata[39] = temp[3];
 8001ab0:	f884 2027 	strb.w	r2, [r4, #39]	; 0x27
  temp = (char *)&omni->odom[0];
  senddata[44] = temp[0];
 8001ab4:	7e1a      	ldrb	r2, [r3, #24]
 8001ab6:	f884 202c 	strb.w	r2, [r4, #44]	; 0x2c
  senddata[45] = temp[1];
 8001aba:	7e5a      	ldrb	r2, [r3, #25]
 8001abc:	f884 202d 	strb.w	r2, [r4, #45]	; 0x2d
  senddata[46] = temp[2];
 8001ac0:	7e9a      	ldrb	r2, [r3, #26]
 8001ac2:	f884 202e 	strb.w	r2, [r4, #46]	; 0x2e
  senddata[47] = temp[3];
 8001ac6:	7eda      	ldrb	r2, [r3, #27]
 8001ac8:	f884 202f 	strb.w	r2, [r4, #47]	; 0x2f
  temp = (char *)&omni->odom[1];
  senddata[48] = temp[0];
 8001acc:	7f1a      	ldrb	r2, [r3, #28]
 8001ace:	f884 2030 	strb.w	r2, [r4, #48]	; 0x30
  senddata[49] = temp[1];
 8001ad2:	7f5a      	ldrb	r2, [r3, #29]
 8001ad4:	f884 2031 	strb.w	r2, [r4, #49]	; 0x31
  senddata[50] = temp[2];
 8001ad8:	7f9a      	ldrb	r2, [r3, #30]
 8001ada:	f884 2032 	strb.w	r2, [r4, #50]	; 0x32
  senddata[51] = temp[3];
 8001ade:	7fda      	ldrb	r2, [r3, #31]
 8001ae0:	f884 2033 	strb.w	r2, [r4, #51]	; 0x33
  temp = (char *)&omni->odom_speed[0];
  //temp = (char *)&integ.vision_based_position[0];
  senddata[52] = temp[0];
 8001ae4:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8001ae8:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
  senddata[53] = temp[1];
 8001aec:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 8001af0:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
  senddata[54] = temp[2];
 8001af4:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
 8001af8:	f884 2036 	strb.w	r2, [r4, #54]	; 0x36
  senddata[55] = temp[3];
 8001afc:	f893 2033 	ldrb.w	r2, [r3, #51]	; 0x33
 8001b00:	f884 2037 	strb.w	r2, [r4, #55]	; 0x37
  temp = (char *)&omni->odom_speed[1];
  //temp = (char *)&integ.vision_based_position[1];
  senddata[56] = temp[0];
 8001b04:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 8001b08:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
  senddata[57] = temp[1];
 8001b0c:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 8001b10:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
  senddata[58] = temp[2];
 8001b14:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
 8001b18:	f884 203a 	strb.w	r2, [r4, #58]	; 0x3a
  senddata[59] = temp[3];
 8001b1c:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8001b20:	f884 303b 	strb.w	r3, [r4, #59]	; 0x3b
  senddata[60] = con->check_ver;
 8001b24:	78e8      	ldrb	r0, [r5, #3]
 8001b26:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  senddata[61] = 0;
 8001b2a:	2300      	movs	r3, #0
  senddata[62] = 0;
  senddata[63] = 0;

  HAL_UART_Transmit_DMA(&huart2, senddata, sizeof(senddata));
 8001b2c:	4621      	mov	r1, r4
  senddata[61] = 0;
 8001b2e:	f8a4 303d 	strh.w	r3, [r4, #61]	; 0x3d
  senddata[63] = 0;
 8001b32:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
  HAL_UART_Transmit_DMA(&huart2, senddata, sizeof(senddata));
 8001b36:	4804      	ldr	r0, [pc, #16]	; (8001b48 <sendRobotInfo+0x228>)
 8001b38:	bc70      	pop	{r4, r5, r6}
  HAL_UART_Transmit_DMA(&huart2, senddata, sizeof(senddata));
 8001b3a:	2240      	movs	r2, #64	; 0x40
 8001b3c:	f008 b80c 	b.w	8009b58 <HAL_UART_Transmit_DMA>
 8001b40:	20000474 	.word	0x20000474
 8001b44:	cccccccd 	.word	0xcccccccd
 8001b48:	20000e88 	.word	0x20000e88
 8001b4c:	00000000 	.word	0x00000000

08001b50 <can1_init_ibis>:
FDCAN_TxHeaderTypeDef TxHeader;
FDCAN_FilterTypeDef sFilterConfig;

// power,FC,mose
void can1_init_ibis(FDCAN_HandleTypeDef * handler)
{
 8001b50:	b500      	push	{lr}
  FDCAN_FilterTypeDef sFilterConfig;
  sFilterConfig.IdType = FDCAN_STANDARD_ID;
  sFilterConfig.FilterIndex = 0;
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
  sFilterConfig.FilterID1 = 0x000;
 8001b52:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8001ba0 <can1_init_ibis+0x50>
{
 8001b56:	b087      	sub	sp, #28
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8001b58:	2102      	movs	r1, #2
  sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8001b5a:	2300      	movs	r3, #0
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8001b5c:	2201      	movs	r2, #1
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8001b5e:	9102      	str	r1, [sp, #8]
  sFilterConfig.FilterID2 = 0x000;
  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK) {
 8001b60:	4811      	ldr	r0, [pc, #68]	; (8001ba8 <can1_init_ibis+0x58>)
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8001b62:	9203      	str	r2, [sp, #12]
  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK) {
 8001b64:	4669      	mov	r1, sp
  sFilterConfig.FilterIndex = 0;
 8001b66:	e9cd 3300 	strd	r3, r3, [sp]
  sFilterConfig.FilterID1 = 0x000;
 8001b6a:	ed8d 7b04 	vstr	d7, [sp, #16]
  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK) {
 8001b6e:	f005 fcf5 	bl	800755c <HAL_FDCAN_ConfigFilter>
 8001b72:	b930      	cbnz	r0, 8001b82 <can1_init_ibis+0x32>
    Error_Handler();
  }
  if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 8001b74:	480c      	ldr	r0, [pc, #48]	; (8001ba8 <can1_init_ibis+0x58>)
 8001b76:	f005 fd23 	bl	80075c0 <HAL_FDCAN_Start>
 8001b7a:	b948      	cbnz	r0, 8001b90 <can1_init_ibis+0x40>
    Error_Handler();
  }
}
 8001b7c:	b007      	add	sp, #28
 8001b7e:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001b82:	f002 f90b 	bl	8003d9c <Error_Handler>
  if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 8001b86:	4808      	ldr	r0, [pc, #32]	; (8001ba8 <can1_init_ibis+0x58>)
 8001b88:	f005 fd1a 	bl	80075c0 <HAL_FDCAN_Start>
 8001b8c:	2800      	cmp	r0, #0
 8001b8e:	d0f5      	beq.n	8001b7c <can1_init_ibis+0x2c>
    Error_Handler();
 8001b90:	f002 f904 	bl	8003d9c <Error_Handler>
}
 8001b94:	b007      	add	sp, #28
 8001b96:	f85d fb04 	ldr.w	pc, [sp], #4
 8001b9a:	bf00      	nop
 8001b9c:	f3af 8000 	nop.w
	...
 8001ba8:	200004dc 	.word	0x200004dc

08001bac <can1_send>:

void can1_send(int id, uint8_t senddata[])
{
  TxHeader.Identifier = id;
 8001bac:	4b0d      	ldr	r3, [pc, #52]	; (8001be4 <can1_send+0x38>)
{
 8001bae:	b570      	push	{r4, r5, r6, lr}
  TxHeader.IdType = FDCAN_STANDARD_ID;
  TxHeader.TxFrameType = FDCAN_DATA_FRAME;
  TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8001bb0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  TxHeader.IdType = FDCAN_STANDARD_ID;
 8001bb4:	2500      	movs	r5, #0
 8001bb6:	e9c3 0500 	strd	r0, r5, [r3]
  TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8001bba:	e9c3 5202 	strd	r5, r2, [r3, #8]
  TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
  TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 8001bbe:	e9c3 5504 	strd	r5, r5, [r3, #16]
  TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
  TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8001bc2:	e9c3 5506 	strd	r5, r5, [r3, #24]
  TxHeader.MessageMarker = 0;

  /* Request transmission */
  //if (HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan1) == 3) return;
  while (HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan1) != 3) {
 8001bc6:	4c08      	ldr	r4, [pc, #32]	; (8001be8 <can1_send+0x3c>)
  TxHeader.MessageMarker = 0;
 8001bc8:	621d      	str	r5, [r3, #32]
{
 8001bca:	460e      	mov	r6, r1
  while (HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan1) != 3) {
 8001bcc:	4620      	mov	r0, r4
 8001bce:	f005 fdf9 	bl	80077c4 <HAL_FDCAN_GetTxFifoFreeLevel>
 8001bd2:	2803      	cmp	r0, #3
 8001bd4:	d1fa      	bne.n	8001bcc <can1_send+0x20>
  }
  HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, senddata);
 8001bd6:	4632      	mov	r2, r6
 8001bd8:	4902      	ldr	r1, [pc, #8]	; (8001be4 <can1_send+0x38>)
 8001bda:	4803      	ldr	r0, [pc, #12]	; (8001be8 <can1_send+0x3c>)
}
 8001bdc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, senddata);
 8001be0:	f005 bd06 	b.w	80075f0 <HAL_FDCAN_AddMessageToTxFifoQ>
 8001be4:	200004b4 	.word	0x200004b4
 8001be8:	200004dc 	.word	0x200004dc
 8001bec:	00000000 	.word	0x00000000

08001bf0 <can2_init_ibis>:

void can2_init_ibis(FDCAN_HandleTypeDef * handler)
{
 8001bf0:	b500      	push	{lr}
  FDCAN_FilterTypeDef sFilterConfig;
  sFilterConfig.IdType = FDCAN_STANDARD_ID;
  sFilterConfig.FilterIndex = 0;
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
  sFilterConfig.FilterID1 = 0x000;
 8001bf2:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8001c40 <can2_init_ibis+0x50>
{
 8001bf6:	b087      	sub	sp, #28
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8001bf8:	2102      	movs	r1, #2
  sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8001bfa:	2300      	movs	r3, #0
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8001bfc:	2201      	movs	r2, #1
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8001bfe:	9102      	str	r1, [sp, #8]
  sFilterConfig.FilterID2 = 0x000;
  if (HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig) != HAL_OK) {
 8001c00:	4811      	ldr	r0, [pc, #68]	; (8001c48 <can2_init_ibis+0x58>)
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8001c02:	9203      	str	r2, [sp, #12]
  if (HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig) != HAL_OK) {
 8001c04:	4669      	mov	r1, sp
  sFilterConfig.FilterIndex = 0;
 8001c06:	e9cd 3300 	strd	r3, r3, [sp]
  sFilterConfig.FilterID1 = 0x000;
 8001c0a:	ed8d 7b04 	vstr	d7, [sp, #16]
  if (HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig) != HAL_OK) {
 8001c0e:	f005 fca5 	bl	800755c <HAL_FDCAN_ConfigFilter>
 8001c12:	b930      	cbnz	r0, 8001c22 <can2_init_ibis+0x32>
    Error_Handler();
  }
  if (HAL_FDCAN_Start(&hfdcan2) != HAL_OK) {
 8001c14:	480c      	ldr	r0, [pc, #48]	; (8001c48 <can2_init_ibis+0x58>)
 8001c16:	f005 fcd3 	bl	80075c0 <HAL_FDCAN_Start>
 8001c1a:	b948      	cbnz	r0, 8001c30 <can2_init_ibis+0x40>
    Error_Handler();
  }
}
 8001c1c:	b007      	add	sp, #28
 8001c1e:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001c22:	f002 f8bb 	bl	8003d9c <Error_Handler>
  if (HAL_FDCAN_Start(&hfdcan2) != HAL_OK) {
 8001c26:	4808      	ldr	r0, [pc, #32]	; (8001c48 <can2_init_ibis+0x58>)
 8001c28:	f005 fcca 	bl	80075c0 <HAL_FDCAN_Start>
 8001c2c:	2800      	cmp	r0, #0
 8001c2e:	d0f5      	beq.n	8001c1c <can2_init_ibis+0x2c>
    Error_Handler();
 8001c30:	f002 f8b4 	bl	8003d9c <Error_Handler>
}
 8001c34:	b007      	add	sp, #28
 8001c36:	f85d fb04 	ldr.w	pc, [sp], #4
 8001c3a:	bf00      	nop
 8001c3c:	f3af 8000 	nop.w
	...
 8001c48:	20000540 	.word	0x20000540

08001c4c <can2_send>:

void can2_send(int id, uint8_t senddata[])
{
  TxHeader.Identifier = id;
 8001c4c:	4b0d      	ldr	r3, [pc, #52]	; (8001c84 <can2_send+0x38>)
{
 8001c4e:	b570      	push	{r4, r5, r6, lr}
  TxHeader.IdType = FDCAN_STANDARD_ID;
  TxHeader.TxFrameType = FDCAN_DATA_FRAME;
  TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8001c50:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  TxHeader.IdType = FDCAN_STANDARD_ID;
 8001c54:	2500      	movs	r5, #0
 8001c56:	e9c3 0500 	strd	r0, r5, [r3]
  TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8001c5a:	e9c3 5202 	strd	r5, r2, [r3, #8]
  TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
  TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 8001c5e:	e9c3 5504 	strd	r5, r5, [r3, #16]
  TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
  TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8001c62:	e9c3 5506 	strd	r5, r5, [r3, #24]
  TxHeader.MessageMarker = 0;

  /* Request transmission */
  //if (HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan2) == 3) return;
  while (HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan2) != 3) {
 8001c66:	4c08      	ldr	r4, [pc, #32]	; (8001c88 <can2_send+0x3c>)
  TxHeader.MessageMarker = 0;
 8001c68:	621d      	str	r5, [r3, #32]
{
 8001c6a:	460e      	mov	r6, r1
  while (HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan2) != 3) {
 8001c6c:	4620      	mov	r0, r4
 8001c6e:	f005 fda9 	bl	80077c4 <HAL_FDCAN_GetTxFifoFreeLevel>
 8001c72:	2803      	cmp	r0, #3
 8001c74:	d1fa      	bne.n	8001c6c <can2_send+0x20>
  }
  HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &TxHeader, senddata);
 8001c76:	4632      	mov	r2, r6
 8001c78:	4902      	ldr	r1, [pc, #8]	; (8001c84 <can2_send+0x38>)
 8001c7a:	4803      	ldr	r0, [pc, #12]	; (8001c88 <can2_send+0x3c>)
}
 8001c7c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &TxHeader, senddata);
 8001c80:	f005 bcb6 	b.w	80075f0 <HAL_FDCAN_AddMessageToTxFifoQ>
 8001c84:	200004b4 	.word	0x200004b4
 8001c88:	20000540 	.word	0x20000540
 8001c8c:	00000000 	.word	0x00000000

08001c90 <HAL_FDCAN_RxFifo0Callback>:
{
  uint8_t RxData[CAN_RX_DATA_SIZE];
  FDCAN_RxHeaderTypeDef RxHeader;
  uint16_t rx_can_id;

  if ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET) {
 8001c90:	07cb      	lsls	r3, r1, #31
 8001c92:	d400      	bmi.n	8001c96 <HAL_FDCAN_RxFifo0Callback+0x6>
 8001c94:	4770      	bx	lr
{
 8001c96:	b530      	push	{r4, r5, lr}
 8001c98:	b08d      	sub	sp, #52	; 0x34
    if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK) {
 8001c9a:	466b      	mov	r3, sp
 8001c9c:	aa02      	add	r2, sp, #8
 8001c9e:	2140      	movs	r1, #64	; 0x40
 8001ca0:	f005 fd0c 	bl	80076bc <HAL_FDCAN_GetRxMessage>
 8001ca4:	2800      	cmp	r0, #0
 8001ca6:	d134      	bne.n	8001d12 <HAL_FDCAN_RxFifo0Callback+0x82>
      Error_Handler();
    }
    rx_can_id = RxHeader.Identifier;
 8001ca8:	9b02      	ldr	r3, [sp, #8]
    switch (rx_can_id) {
 8001caa:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001cae:	4213      	tst	r3, r2
 8001cb0:	b29d      	uxth	r5, r3
 8001cb2:	f000 80a6 	beq.w	8001e02 <HAL_FDCAN_RxFifo0Callback+0x172>
 8001cb6:	f5a5 7400 	sub.w	r4, r5, #512	; 0x200
 8001cba:	2c41      	cmp	r4, #65	; 0x41
 8001cbc:	d827      	bhi.n	8001d0e <HAL_FDCAN_RxFifo0Callback+0x7e>
 8001cbe:	2c41      	cmp	r4, #65	; 0x41
 8001cc0:	d825      	bhi.n	8001d0e <HAL_FDCAN_RxFifo0Callback+0x7e>
 8001cc2:	e8df f004 	tbb	[pc, r4]
 8001cc6:	4a4a      	.short	0x4a4a
 8001cc8:	24704a4a 	.word	0x24704a4a
 8001ccc:	24242424 	.word	0x24242424
 8001cd0:	24242424 	.word	0x24242424
 8001cd4:	29292424 	.word	0x29292424
 8001cd8:	29292929 	.word	0x29292929
 8001cdc:	24242429 	.word	0x24242429
 8001ce0:	24242424 	.word	0x24242424
 8001ce4:	3f3f2424 	.word	0x3f3f2424
 8001ce8:	24843f3f 	.word	0x24843f3f
 8001cec:	24242424 	.word	0x24242424
 8001cf0:	24242424 	.word	0x24242424
 8001cf4:	34342424 	.word	0x34342424
 8001cf8:	24343434 	.word	0x24343434
 8001cfc:	24242424 	.word	0x24242424
 8001d00:	24242424 	.word	0x24242424
 8001d04:	77212424 	.word	0x77212424
        can_raw.current[rx_can_id - 0x230] = uchar4_to_float(RxData);
        break;

      // can_raw.ball_detection
      case 0x240:
        can_raw.ball_detection[0] = RxData[0];
 8001d08:	4b47      	ldr	r3, [pc, #284]	; (8001e28 <HAL_FDCAN_RxFifo0Callback+0x198>)
 8001d0a:	9a00      	ldr	r2, [sp, #0]
 8001d0c:	67da      	str	r2, [r3, #124]	; 0x7c
      case 0x502:
      case 0x503:
        break;
    }
  }
}
 8001d0e:	b00d      	add	sp, #52	; 0x34
 8001d10:	bd30      	pop	{r4, r5, pc}
      Error_Handler();
 8001d12:	f002 f843 	bl	8003d9c <Error_Handler>
 8001d16:	e7c7      	b.n	8001ca8 <HAL_FDCAN_RxFifo0Callback+0x18>
        can_raw.power_voltage[rx_can_id - 0x210] = uchar4_to_float(RxData);
 8001d18:	4668      	mov	r0, sp
 8001d1a:	f004 f93d 	bl	8005f98 <uchar4_to_float>
 8001d1e:	4b42      	ldr	r3, [pc, #264]	; (8001e28 <HAL_FDCAN_RxFifo0Callback+0x198>)
 8001d20:	f5a5 7501 	sub.w	r5, r5, #516	; 0x204
 8001d24:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 8001d28:	ed83 0a00 	vstr	s0, [r3]
        break;
 8001d2c:	e7ef      	b.n	8001d0e <HAL_FDCAN_RxFifo0Callback+0x7e>
        can_raw.current[rx_can_id - 0x230] = uchar4_to_float(RxData);
 8001d2e:	4668      	mov	r0, sp
 8001d30:	f004 f932 	bl	8005f98 <uchar4_to_float>
 8001d34:	4b3c      	ldr	r3, [pc, #240]	; (8001e28 <HAL_FDCAN_RxFifo0Callback+0x198>)
 8001d36:	f2a5 2516 	subw	r5, r5, #534	; 0x216
 8001d3a:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 8001d3e:	ed83 0a00 	vstr	s0, [r3]
        break;
 8001d42:	e7e4      	b.n	8001d0e <HAL_FDCAN_RxFifo0Callback+0x7e>
        can_raw.temperature[rx_can_id - 0x220] = uchar4_to_float(RxData);
 8001d44:	4668      	mov	r0, sp
 8001d46:	f004 f927 	bl	8005f98 <uchar4_to_float>
 8001d4a:	4b37      	ldr	r3, [pc, #220]	; (8001e28 <HAL_FDCAN_RxFifo0Callback+0x198>)
 8001d4c:	f2a5 250e 	subw	r5, r5, #526	; 0x20e
 8001d50:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 8001d54:	ed83 0a01 	vstr	s0, [r3, #4]
        break;
 8001d58:	e7d9      	b.n	8001d0e <HAL_FDCAN_RxFifo0Callback+0x7e>
        motor.enc_angle[rx_can_id - 0x200] = uchar4_to_float(&RxData[4]);
 8001d5a:	a801      	add	r0, sp, #4
 8001d5c:	f004 f91c 	bl	8005f98 <uchar4_to_float>
 8001d60:	4b32      	ldr	r3, [pc, #200]	; (8001e2c <HAL_FDCAN_RxFifo0Callback+0x19c>)
 8001d62:	eb03 0384 	add.w	r3, r3, r4, lsl #2
        can_raw.motor_feedback[rx_can_id - 0x200] = uchar4_to_float(RxData);
 8001d66:	4668      	mov	r0, sp
        motor.enc_angle[rx_can_id - 0x200] = uchar4_to_float(&RxData[4]);
 8001d68:	ed83 0a00 	vstr	s0, [r3]
        can_raw.motor_feedback[rx_can_id - 0x200] = uchar4_to_float(RxData);
 8001d6c:	f004 f914 	bl	8005f98 <uchar4_to_float>
 8001d70:	4c2d      	ldr	r4, [pc, #180]	; (8001e28 <HAL_FDCAN_RxFifo0Callback+0x198>)
 8001d72:	f5a5 73ff 	sub.w	r3, r5, #510	; 0x1fe
 8001d76:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001d7a:	ed83 0a00 	vstr	s0, [r3]
        can_raw.motor_feedback_velocity[rx_can_id - 0x200] = uchar4_to_float(RxData) * OMNI_DIAMETER * M_PI;
 8001d7e:	4668      	mov	r0, sp
 8001d80:	f004 f90a 	bl	8005f98 <uchar4_to_float>
 8001d84:	ee10 0a10 	vmov	r0, s0
 8001d88:	f7fe fc06 	bl	8000598 <__aeabi_f2d>
 8001d8c:	a324      	add	r3, pc, #144	; (adr r3, 8001e20 <HAL_FDCAN_RxFifo0Callback+0x190>)
 8001d8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d92:	f7fe fc59 	bl	8000648 <__aeabi_dmul>
 8001d96:	f7fe ff4f 	bl	8000c38 <__aeabi_d2f>
 8001d9a:	f5a5 75fd 	sub.w	r5, r5, #506	; 0x1fa
 8001d9e:	eb04 0485 	add.w	r4, r4, r5, lsl #2
 8001da2:	6060      	str	r0, [r4, #4]
        break;
 8001da4:	e7b3      	b.n	8001d0e <HAL_FDCAN_RxFifo0Callback+0x7e>
        can_raw.motor_feedback_velocity[4] = uchar4_to_float(RxData);
 8001da6:	4668      	mov	r0, sp
 8001da8:	f004 f8f6 	bl	8005f98 <uchar4_to_float>
 8001dac:	4b1e      	ldr	r3, [pc, #120]	; (8001e28 <HAL_FDCAN_RxFifo0Callback+0x198>)
 8001dae:	ed83 0a0b 	vstr	s0, [r3, #44]	; 0x2c
        break;
 8001db2:	e7ac      	b.n	8001d0e <HAL_FDCAN_RxFifo0Callback+0x7e>
        mouse.raw[0] = (int16_t)((RxData[1] << 8) | RxData[0]);
 8001db4:	4c1e      	ldr	r4, [pc, #120]	; (8001e30 <HAL_FDCAN_RxFifo0Callback+0x1a0>)
 8001db6:	9a00      	ldr	r2, [sp, #0]
        mouse.quality = (uint16_t)((RxData[5] << 8) | RxData[4]);
 8001db8:	f8bd 3004 	ldrh.w	r3, [sp, #4]
        mouse.raw[0] = (int16_t)((RxData[1] << 8) | RxData[0]);
 8001dbc:	6222      	str	r2, [r4, #32]
        mouse.quality = (uint16_t)((RxData[5] << 8) | RxData[4]);
 8001dbe:	85a3      	strh	r3, [r4, #44]	; 0x2c
        mouseOdometory();
 8001dc0:	f002 ff1e 	bl	8004c00 <mouseOdometory>
        mouse.loop_cnt_debug = mouse.integral_loop_cnt;
 8001dc4:	6b22      	ldr	r2, [r4, #48]	; 0x30
        mouse.integral_loop_cnt = 0;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	e9c4 320c 	strd	r3, r2, [r4, #48]	; 0x30
}
 8001dcc:	e79f      	b.n	8001d0e <HAL_FDCAN_RxFifo0Callback+0x7e>
        can_raw.temperature[4] = RxData[0];  // fet
 8001dce:	f89d 3000 	ldrb.w	r3, [sp]
 8001dd2:	ee06 3a90 	vmov	s13, r3
        can_raw.temperature[5] = RxData[1];  // coil 1
 8001dd6:	f89d 3001 	ldrb.w	r3, [sp, #1]
 8001dda:	ee07 3a10 	vmov	s14, r3
        can_raw.temperature[6] = RxData[2];  // coil 2
 8001dde:	f89d 3002 	ldrb.w	r3, [sp, #2]
 8001de2:	ee07 3a90 	vmov	s15, r3
        can_raw.temperature[4] = RxData[0];  // fet
 8001de6:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8001dea:	4b0f      	ldr	r3, [pc, #60]	; (8001e28 <HAL_FDCAN_RxFifo0Callback+0x198>)
        can_raw.temperature[5] = RxData[1];  // coil 1
 8001dec:	eeb8 7a47 	vcvt.f32.u32	s14, s14
        can_raw.temperature[6] = RxData[2];  // coil 2
 8001df0:	eef8 7a67 	vcvt.f32.u32	s15, s15
        can_raw.temperature[4] = RxData[0];  // fet
 8001df4:	edc3 6a17 	vstr	s13, [r3, #92]	; 0x5c
        can_raw.temperature[5] = RxData[1];  // coil 1
 8001df8:	ed83 7a18 	vstr	s14, [r3, #96]	; 0x60
        can_raw.temperature[6] = RxData[2];  // coil 2
 8001dfc:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
        break;
 8001e00:	e785      	b.n	8001d0e <HAL_FDCAN_RxFifo0Callback+0x7e>
        can_raw.error_no[0] = RxData[0];
 8001e02:	9b00      	ldr	r3, [sp, #0]
 8001e04:	4908      	ldr	r1, [pc, #32]	; (8001e28 <HAL_FDCAN_RxFifo0Callback+0x198>)
        sys.error_id = (uint16_t)((RxData[1] << 8) | RxData[0]);
 8001e06:	4c0b      	ldr	r4, [pc, #44]	; (8001e34 <HAL_FDCAN_RxFifo0Callback+0x1a4>)
        can_raw.error_no[0] = RxData[0];
 8001e08:	600b      	str	r3, [r1, #0]
        sys.error_info = (uint16_t)((RxData[3] << 8) | RxData[2]);
 8001e0a:	0c1a      	lsrs	r2, r3, #16
        sys.error_value = uchar4_to_float(&RxData[4]);
 8001e0c:	a801      	add	r0, sp, #4
        sys.error_id = (uint16_t)((RxData[1] << 8) | RxData[0]);
 8001e0e:	8063      	strh	r3, [r4, #2]
        sys.error_info = (uint16_t)((RxData[3] << 8) | RxData[2]);
 8001e10:	80a2      	strh	r2, [r4, #4]
        sys.error_value = uchar4_to_float(&RxData[4]);
 8001e12:	f004 f8c1 	bl	8005f98 <uchar4_to_float>
        sys.error_flag = true;
 8001e16:	2301      	movs	r3, #1
        sys.error_value = uchar4_to_float(&RxData[4]);
 8001e18:	ed84 0a02 	vstr	s0, [r4, #8]
        sys.error_flag = true;
 8001e1c:	7023      	strb	r3, [r4, #0]
        break;
 8001e1e:	e776      	b.n	8001d0e <HAL_FDCAN_RxFifo0Callback+0x7e>
 8001e20:	ffba038a 	.word	0xffba038a
 8001e24:	3fc684d8 	.word	0x3fc684d8
 8001e28:	200006b8 	.word	0x200006b8
 8001e2c:	20000830 	.word	0x20000830
 8001e30:	20000868 	.word	0x20000868
 8001e34:	20000b20 	.word	0x20000b20

08001e38 <MX_DMA_Init>:
  */
void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001e38:	4b27      	ldr	r3, [pc, #156]	; (8001ed8 <MX_DMA_Init+0xa0>)
{
 8001e3a:	b510      	push	{r4, lr}
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001e3c:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8001e3e:	f040 0004 	orr.w	r0, r0, #4
 8001e42:	6498      	str	r0, [r3, #72]	; 0x48
 8001e44:	6c9c      	ldr	r4, [r3, #72]	; 0x48
{
 8001e46:	b082      	sub	sp, #8
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001e48:	f004 0404 	and.w	r4, r4, #4
 8001e4c:	9400      	str	r4, [sp, #0]
 8001e4e:	9c00      	ldr	r4, [sp, #0]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001e50:	6c9c      	ldr	r4, [r3, #72]	; 0x48
 8001e52:	f044 0401 	orr.w	r4, r4, #1
 8001e56:	649c      	str	r4, [r3, #72]	; 0x48
 8001e58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e5a:	f003 0301 	and.w	r3, r3, #1

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8001e5e:	2200      	movs	r2, #0
 8001e60:	2105      	movs	r1, #5
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001e62:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8001e64:	200c      	movs	r0, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001e66:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8001e68:	f004 ffde 	bl	8006e28 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001e6c:	200c      	movs	r0, #12
 8001e6e:	f005 f819 	bl	8006ea4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 9, 0);
 8001e72:	2200      	movs	r2, #0
 8001e74:	2109      	movs	r1, #9
 8001e76:	200d      	movs	r0, #13
 8001e78:	f004 ffd6 	bl	8006e28 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001e7c:	200d      	movs	r0, #13
 8001e7e:	f005 f811 	bl	8006ea4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 10, 0);
 8001e82:	2200      	movs	r2, #0
 8001e84:	210a      	movs	r1, #10
 8001e86:	200e      	movs	r0, #14
 8001e88:	f004 ffce 	bl	8006e28 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001e8c:	200e      	movs	r0, #14
 8001e8e:	f005 f809 	bl	8006ea4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 11, 0);
 8001e92:	2200      	movs	r2, #0
 8001e94:	210b      	movs	r1, #11
 8001e96:	200f      	movs	r0, #15
 8001e98:	f004 ffc6 	bl	8006e28 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001e9c:	200f      	movs	r0, #15
 8001e9e:	f005 f801 	bl	8006ea4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 14, 0);
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	210e      	movs	r1, #14
 8001ea6:	2010      	movs	r0, #16
 8001ea8:	f004 ffbe 	bl	8006e28 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001eac:	2010      	movs	r0, #16
 8001eae:	f004 fff9 	bl	8006ea4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 15, 0);
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	210f      	movs	r1, #15
 8001eb6:	2011      	movs	r0, #17
 8001eb8:	f004 ffb6 	bl	8006e28 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001ebc:	2011      	movs	r0, #17
 8001ebe:	f004 fff1 	bl	8006ea4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel8_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel8_IRQn, 0, 0);
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	2060      	movs	r0, #96	; 0x60
 8001ec6:	4611      	mov	r1, r2
 8001ec8:	f004 ffae 	bl	8006e28 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel8_IRQn);
 8001ecc:	2060      	movs	r0, #96	; 0x60

}
 8001ece:	b002      	add	sp, #8
 8001ed0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_NVIC_EnableIRQ(DMA1_Channel8_IRQn);
 8001ed4:	f004 bfe6 	b.w	8006ea4 <HAL_NVIC_EnableIRQ>
 8001ed8:	40021000 	.word	0x40021000

08001edc <MX_FDCAN1_Init>:
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8001edc:	4810      	ldr	r0, [pc, #64]	; (8001f20 <MX_FDCAN1_Init+0x44>)
{
 8001ede:	b510      	push	{r4, lr}
  hfdcan1.Instance = FDCAN1;
 8001ee0:	4c10      	ldr	r4, [pc, #64]	; (8001f24 <MX_FDCAN1_Init+0x48>)
 8001ee2:	6004      	str	r4, [r0, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
  hfdcan1.Init.AutoRetransmission = ENABLE;
 8001ee4:	2201      	movs	r2, #1
  hfdcan1.Init.TransmitPause = DISABLE;
  hfdcan1.Init.ProtocolException = DISABLE;
  hfdcan1.Init.NominalPrescaler = 10;
 8001ee6:	210a      	movs	r1, #10
  hfdcan1.Init.NominalSyncJumpWidth = 1;
  hfdcan1.Init.NominalTimeSeg1 = 14;
 8001ee8:	240e      	movs	r4, #14
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8001eea:	2300      	movs	r3, #0
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8001eec:	e9c0 1205 	strd	r1, r2, [r0, #20]
  hfdcan1.Init.NominalTimeSeg1 = 14;
 8001ef0:	61c4      	str	r4, [r0, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
  hfdcan1.Init.DataPrescaler = 10;
 8001ef2:	6241      	str	r1, [r0, #36]	; 0x24
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8001ef4:	2402      	movs	r4, #2
  hfdcan1.Init.DataSyncJumpWidth = 1;
  hfdcan1.Init.DataTimeSeg1 = 12;
 8001ef6:	210c      	movs	r1, #12
  hfdcan1.Init.AutoRetransmission = ENABLE;
 8001ef8:	8202      	strh	r2, [r0, #16]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001efa:	e9c0 3301 	strd	r3, r3, [r0, #4]
  hfdcan1.Init.DataTimeSeg1 = 12;
 8001efe:	e9c0 210a 	strd	r2, r1, [r0, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg2 = 2;
  hfdcan1.Init.StdFiltersNbr = 0;
  hfdcan1.Init.ExtFiltersNbr = 0;
 8001f02:	e9c0 330d 	strd	r3, r3, [r0, #52]	; 0x34
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8001f06:	60c3      	str	r3, [r0, #12]
  hfdcan1.Init.ProtocolException = DISABLE;
 8001f08:	7483      	strb	r3, [r0, #18]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8001f0a:	6204      	str	r4, [r0, #32]
  hfdcan1.Init.DataTimeSeg2 = 2;
 8001f0c:	6304      	str	r4, [r0, #48]	; 0x30
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001f0e:	63c3      	str	r3, [r0, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8001f10:	f005 f9a6 	bl	8007260 <HAL_FDCAN_Init>
 8001f14:	b900      	cbnz	r0, 8001f18 <MX_FDCAN1_Init+0x3c>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8001f16:	bd10      	pop	{r4, pc}
 8001f18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8001f1c:	f001 bf3e 	b.w	8003d9c <Error_Handler>
 8001f20:	200004dc 	.word	0x200004dc
 8001f24:	40006400 	.word	0x40006400

08001f28 <MX_FDCAN2_Init>:
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8001f28:	4810      	ldr	r0, [pc, #64]	; (8001f6c <MX_FDCAN2_Init+0x44>)
{
 8001f2a:	b510      	push	{r4, lr}
  hfdcan2.Instance = FDCAN2;
 8001f2c:	4c10      	ldr	r4, [pc, #64]	; (8001f70 <MX_FDCAN2_Init+0x48>)
 8001f2e:	6004      	str	r4, [r0, #0]
  hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
  hfdcan2.Init.AutoRetransmission = ENABLE;
 8001f30:	2201      	movs	r2, #1
  hfdcan2.Init.TransmitPause = DISABLE;
  hfdcan2.Init.ProtocolException = DISABLE;
  hfdcan2.Init.NominalPrescaler = 10;
 8001f32:	210a      	movs	r1, #10
  hfdcan2.Init.NominalSyncJumpWidth = 1;
  hfdcan2.Init.NominalTimeSeg1 = 14;
 8001f34:	240e      	movs	r4, #14
  hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8001f36:	2300      	movs	r3, #0
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 8001f38:	e9c0 1205 	strd	r1, r2, [r0, #20]
  hfdcan2.Init.NominalTimeSeg1 = 14;
 8001f3c:	61c4      	str	r4, [r0, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
  hfdcan2.Init.DataPrescaler = 10;
 8001f3e:	6241      	str	r1, [r0, #36]	; 0x24
  hfdcan2.Init.NominalTimeSeg2 = 2;
 8001f40:	2402      	movs	r4, #2
  hfdcan2.Init.DataSyncJumpWidth = 1;
  hfdcan2.Init.DataTimeSeg1 = 12;
 8001f42:	210c      	movs	r1, #12
  hfdcan2.Init.AutoRetransmission = ENABLE;
 8001f44:	8202      	strh	r2, [r0, #16]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001f46:	e9c0 3301 	strd	r3, r3, [r0, #4]
  hfdcan2.Init.DataTimeSeg1 = 12;
 8001f4a:	e9c0 210a 	strd	r2, r1, [r0, #40]	; 0x28
  hfdcan2.Init.DataTimeSeg2 = 2;
  hfdcan2.Init.StdFiltersNbr = 0;
  hfdcan2.Init.ExtFiltersNbr = 0;
 8001f4e:	e9c0 330d 	strd	r3, r3, [r0, #52]	; 0x34
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8001f52:	60c3      	str	r3, [r0, #12]
  hfdcan2.Init.ProtocolException = DISABLE;
 8001f54:	7483      	strb	r3, [r0, #18]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 8001f56:	6204      	str	r4, [r0, #32]
  hfdcan2.Init.DataTimeSeg2 = 2;
 8001f58:	6304      	str	r4, [r0, #48]	; 0x30
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001f5a:	63c3      	str	r3, [r0, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8001f5c:	f005 f980 	bl	8007260 <HAL_FDCAN_Init>
 8001f60:	b900      	cbnz	r0, 8001f64 <MX_FDCAN2_Init+0x3c>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8001f62:	bd10      	pop	{r4, pc}
 8001f64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8001f68:	f001 bf18 	b.w	8003d9c <Error_Handler>
 8001f6c:	20000540 	.word	0x20000540
 8001f70:	40006800 	.word	0x40006800
 8001f74:	00000000 	.word	0x00000000

08001f78 <HAL_FDCAN_MspInit>:

static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8001f78:	b510      	push	{r4, lr}
 8001f7a:	4604      	mov	r4, r0
 8001f7c:	b09e      	sub	sp, #120	; 0x78

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f7e:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f80:	2254      	movs	r2, #84	; 0x54
 8001f82:	a809      	add	r0, sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f84:	e9cd 1104 	strd	r1, r1, [sp, #16]
 8001f88:	e9cd 1106 	strd	r1, r1, [sp, #24]
 8001f8c:	9108      	str	r1, [sp, #32]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f8e:	f009 fedb 	bl	800bd48 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8001f92:	6823      	ldr	r3, [r4, #0]
 8001f94:	4a52      	ldr	r2, [pc, #328]	; (80020e0 <HAL_FDCAN_MspInit+0x168>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d004      	beq.n	8001fa4 <HAL_FDCAN_MspInit+0x2c>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
  else if(fdcanHandle->Instance==FDCAN2)
 8001f9a:	4a52      	ldr	r2, [pc, #328]	; (80020e4 <HAL_FDCAN_MspInit+0x16c>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d047      	beq.n	8002030 <HAL_FDCAN_MspInit+0xb8>
    HAL_NVIC_EnableIRQ(FDCAN2_IT1_IRQn);
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 8001fa0:	b01e      	add	sp, #120	; 0x78
 8001fa2:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001fa4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8001fa8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001fac:	a809      	add	r0, sp, #36	; 0x24
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001fae:	9209      	str	r2, [sp, #36]	; 0x24
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8001fb0:	9317      	str	r3, [sp, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001fb2:	f006 fa93 	bl	80084dc <HAL_RCCEx_PeriphCLKConfig>
 8001fb6:	2800      	cmp	r0, #0
 8001fb8:	d17f      	bne.n	80020ba <HAL_FDCAN_MspInit+0x142>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8001fba:	4a4b      	ldr	r2, [pc, #300]	; (80020e8 <HAL_FDCAN_MspInit+0x170>)
 8001fbc:	6813      	ldr	r3, [r2, #0]
 8001fbe:	3301      	adds	r3, #1
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8001fc0:	2b01      	cmp	r3, #1
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8001fc2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8001fc4:	d109      	bne.n	8001fda <HAL_FDCAN_MspInit+0x62>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8001fc6:	4b49      	ldr	r3, [pc, #292]	; (80020ec <HAL_FDCAN_MspInit+0x174>)
 8001fc8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001fca:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8001fce:	659a      	str	r2, [r3, #88]	; 0x58
 8001fd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fd6:	9300      	str	r3, [sp, #0]
 8001fd8:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fda:	4b44      	ldr	r3, [pc, #272]	; (80020ec <HAL_FDCAN_MspInit+0x174>)
 8001fdc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001fde:	ed9f 7b3a 	vldr	d7, [pc, #232]	; 80020c8 <HAL_FDCAN_MspInit+0x150>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fe2:	f042 0201 	orr.w	r2, r2, #1
 8001fe6:	64da      	str	r2, [r3, #76]	; 0x4c
 8001fe8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001fea:	ed8d 7b04 	vstr	d7, [sp, #16]
 8001fee:	ed9f 7b38 	vldr	d7, [pc, #224]	; 80020d0 <HAL_FDCAN_MspInit+0x158>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ff2:	f003 0301 	and.w	r3, r3, #1
 8001ff6:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ff8:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001ffa:	2309      	movs	r3, #9
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ffc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002000:	ed8d 7b06 	vstr	d7, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8002004:	9308      	str	r3, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002006:	9a01      	ldr	r2, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002008:	f005 fd2e 	bl	8007a68 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 3, 0);
 800200c:	2200      	movs	r2, #0
 800200e:	2103      	movs	r1, #3
 8002010:	2015      	movs	r0, #21
 8002012:	f004 ff09 	bl	8006e28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8002016:	2015      	movs	r0, #21
 8002018:	f004 ff44 	bl	8006ea4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 4, 0);
 800201c:	2200      	movs	r2, #0
 800201e:	2104      	movs	r1, #4
 8002020:	2016      	movs	r0, #22
 8002022:	f004 ff01 	bl	8006e28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 8002026:	2016      	movs	r0, #22
 8002028:	f004 ff3c 	bl	8006ea4 <HAL_NVIC_EnableIRQ>
}
 800202c:	b01e      	add	sp, #120	; 0x78
 800202e:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002030:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8002034:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002038:	a809      	add	r0, sp, #36	; 0x24
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800203a:	9209      	str	r2, [sp, #36]	; 0x24
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 800203c:	9317      	str	r3, [sp, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800203e:	f006 fa4d 	bl	80084dc <HAL_RCCEx_PeriphCLKConfig>
 8002042:	2800      	cmp	r0, #0
 8002044:	d13c      	bne.n	80020c0 <HAL_FDCAN_MspInit+0x148>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8002046:	4a28      	ldr	r2, [pc, #160]	; (80020e8 <HAL_FDCAN_MspInit+0x170>)
 8002048:	6813      	ldr	r3, [r2, #0]
 800204a:	3301      	adds	r3, #1
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 800204c:	2b01      	cmp	r3, #1
    HAL_RCC_FDCAN_CLK_ENABLED++;
 800204e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8002050:	d109      	bne.n	8002066 <HAL_FDCAN_MspInit+0xee>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8002052:	4b26      	ldr	r3, [pc, #152]	; (80020ec <HAL_FDCAN_MspInit+0x174>)
 8002054:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002056:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 800205a:	659a      	str	r2, [r3, #88]	; 0x58
 800205c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800205e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002062:	9302      	str	r3, [sp, #8]
 8002064:	9b02      	ldr	r3, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002066:	4b21      	ldr	r3, [pc, #132]	; (80020ec <HAL_FDCAN_MspInit+0x174>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002068:	4821      	ldr	r0, [pc, #132]	; (80020f0 <HAL_FDCAN_MspInit+0x178>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800206a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800206c:	ed9f 7b1a 	vldr	d7, [pc, #104]	; 80020d8 <HAL_FDCAN_MspInit+0x160>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002070:	f042 0202 	orr.w	r2, r2, #2
 8002074:	64da      	str	r2, [r3, #76]	; 0x4c
 8002076:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8002078:	ed8d 7b04 	vstr	d7, [sp, #16]
 800207c:	ed9f 7b14 	vldr	d7, [pc, #80]	; 80020d0 <HAL_FDCAN_MspInit+0x158>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002080:	f003 0302 	and.w	r3, r3, #2
 8002084:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002086:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8002088:	2309      	movs	r3, #9
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800208a:	ed8d 7b06 	vstr	d7, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 800208e:	9308      	str	r3, [sp, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002090:	9a03      	ldr	r2, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002092:	f005 fce9 	bl	8007a68 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 6, 0);
 8002096:	2200      	movs	r2, #0
 8002098:	2106      	movs	r1, #6
 800209a:	2056      	movs	r0, #86	; 0x56
 800209c:	f004 fec4 	bl	8006e28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 80020a0:	2056      	movs	r0, #86	; 0x56
 80020a2:	f004 feff 	bl	8006ea4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN2_IT1_IRQn, 7, 0);
 80020a6:	2200      	movs	r2, #0
 80020a8:	2107      	movs	r1, #7
 80020aa:	2057      	movs	r0, #87	; 0x57
 80020ac:	f004 febc 	bl	8006e28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT1_IRQn);
 80020b0:	2057      	movs	r0, #87	; 0x57
 80020b2:	f004 fef7 	bl	8006ea4 <HAL_NVIC_EnableIRQ>
}
 80020b6:	b01e      	add	sp, #120	; 0x78
 80020b8:	bd10      	pop	{r4, pc}
      Error_Handler();
 80020ba:	f001 fe6f 	bl	8003d9c <Error_Handler>
 80020be:	e77c      	b.n	8001fba <HAL_FDCAN_MspInit+0x42>
      Error_Handler();
 80020c0:	f001 fe6c 	bl	8003d9c <Error_Handler>
 80020c4:	e7bf      	b.n	8002046 <HAL_FDCAN_MspInit+0xce>
 80020c6:	bf00      	nop
 80020c8:	00001800 	.word	0x00001800
 80020cc:	00000002 	.word	0x00000002
	...
 80020d8:	00003000 	.word	0x00003000
 80020dc:	00000002 	.word	0x00000002
 80020e0:	40006400 	.word	0x40006400
 80020e4:	40006800 	.word	0x40006800
 80020e8:	200004d8 	.word	0x200004d8
 80020ec:	40021000 	.word	0x40021000
 80020f0:	48000400 	.word	0x48000400

080020f4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80020f4:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020f6:	2400      	movs	r4, #0
{
 80020f8:	b08d      	sub	sp, #52	; 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020fa:	e9cd 4406 	strd	r4, r4, [sp, #24]
 80020fe:	e9cd 4408 	strd	r4, r4, [sp, #32]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002102:	4b46      	ldr	r3, [pc, #280]	; (800221c <MX_GPIO_Init+0x128>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002104:	940a      	str	r4, [sp, #40]	; 0x28
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002106:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_0|GPIO_PIN_5, GPIO_PIN_RESET);
 8002108:	4f45      	ldr	r7, [pc, #276]	; (8002220 <MX_GPIO_Init+0x12c>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CS_Pin|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_7, GPIO_PIN_RESET);
 800210a:	4d46      	ldr	r5, [pc, #280]	; (8002224 <MX_GPIO_Init+0x130>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800210c:	f042 0204 	orr.w	r2, r2, #4
 8002110:	64da      	str	r2, [r3, #76]	; 0x4c
 8002112:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002114:	f002 0204 	and.w	r2, r2, #4
 8002118:	9201      	str	r2, [sp, #4]
 800211a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800211c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800211e:	f042 0220 	orr.w	r2, r2, #32
 8002122:	64da      	str	r2, [r3, #76]	; 0x4c
 8002124:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002126:	f002 0220 	and.w	r2, r2, #32
 800212a:	9202      	str	r2, [sp, #8]
 800212c:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800212e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002130:	f042 0201 	orr.w	r2, r2, #1
 8002134:	64da      	str	r2, [r3, #76]	; 0x4c
 8002136:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002138:	f002 0201 	and.w	r2, r2, #1
 800213c:	9203      	str	r2, [sp, #12]
 800213e:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002140:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002142:	f042 0202 	orr.w	r2, r2, #2
 8002146:	64da      	str	r2, [r3, #76]	; 0x4c
 8002148:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800214a:	f002 0202 	and.w	r2, r2, #2
 800214e:	9204      	str	r2, [sp, #16]
 8002150:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002152:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002154:	f042 0208 	orr.w	r2, r2, #8
 8002158:	64da      	str	r2, [r3, #76]	; 0x4c
 800215a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800215c:	f003 0308 	and.w	r3, r3, #8
 8002160:	9305      	str	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_0|GPIO_PIN_5, GPIO_PIN_RESET);
 8002162:	4638      	mov	r0, r7
 8002164:	4622      	mov	r2, r4
 8002166:	f246 0121 	movw	r1, #24609	; 0x6021
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800216a:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_0|GPIO_PIN_5, GPIO_PIN_RESET);
 800216c:	f005 fd7c 	bl	8007c68 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, CS_Pin|GPIO_PIN_15, GPIO_PIN_RESET);
 8002170:	4622      	mov	r2, r4
 8002172:	f248 0110 	movw	r1, #32784	; 0x8010
 8002176:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800217a:	f005 fd75 	bl	8007c68 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_7, GPIO_PIN_RESET);
 800217e:	4622      	mov	r2, r4
 8002180:	4628      	mov	r0, r5
 8002182:	f244 4184 	movw	r1, #17540	; 0x4484
 8002186:	f005 fd6f 	bl	8007c68 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC0 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_0|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800218a:	2601      	movs	r6, #1
 800218c:	f246 0321 	movw	r3, #24609	; 0x6021
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002190:	a906      	add	r1, sp, #24
 8002192:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002194:	e9cd 3606 	strd	r3, r6, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002198:	e9cd 4408 	strd	r4, r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800219c:	f005 fc64 	bl	8007a68 <HAL_GPIO_Init>
  /*Configure GPIO pins : PAPin PA15 */
  GPIO_InitStruct.Pin = CS_Pin|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021a0:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = CS_Pin|GPIO_PIN_15;
 80021a2:	f248 0310 	movw	r3, #32784	; 0x8010
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = CS_Pin|GPIO_PIN_15;
 80021aa:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ac:	e9cd 6407 	strd	r6, r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021b0:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021b2:	f005 fc59 	bl	8007a68 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80021b6:	2210      	movs	r2, #16
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021b8:	4638      	mov	r0, r7
 80021ba:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80021bc:	2300      	movs	r3, #0
 80021be:	e9cd 2306 	strd	r2, r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c2:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021c4:	f005 fc50 	bl	8007a68 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB10 PB14 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_7;
 80021c8:	f244 4384 	movw	r3, #17540	; 0x4484
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021cc:	a906      	add	r1, sp, #24
 80021ce:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_7;
 80021d0:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d2:	e9cd 6407 	strd	r6, r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021d6:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021d8:	f005 fc46 	bl	8007a68 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80021dc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80021e0:	2300      	movs	r3, #0
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021e2:	a906      	add	r1, sp, #24
 80021e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80021e8:	e9cd 2306 	strd	r2, r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ec:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021ee:	f005 fc3b 	bl	8007a68 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80021f2:	2204      	movs	r2, #4
 80021f4:	2300      	movs	r3, #0
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021f6:	a906      	add	r1, sp, #24
 80021f8:	480b      	ldr	r0, [pc, #44]	; (8002228 <MX_GPIO_Init+0x134>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021fa:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80021fc:	e9cd 2306 	strd	r2, r3, [sp, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002200:	f005 fc32 	bl	8007a68 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002204:	2260      	movs	r2, #96	; 0x60
 8002206:	2300      	movs	r3, #0
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002208:	a906      	add	r1, sp, #24
 800220a:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800220c:	e9cd 2306 	strd	r2, r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002210:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002212:	f005 fc29 	bl	8007a68 <HAL_GPIO_Init>

}
 8002216:	b00d      	add	sp, #52	; 0x34
 8002218:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800221a:	bf00      	nop
 800221c:	40021000 	.word	0x40021000
 8002220:	48000800 	.word	0x48000800
 8002224:	48000400 	.word	0x48000400
 8002228:	48000c00 	.word	0x48000c00

0800222c <ICM20602_init>:
{
  return ICM20602_readByte(ICM20602_WHO_AM_I);  // Should return 0x68
}

void ICM20602_init()
{
 800222c:	b530      	push	{r4, r5, lr}
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, 1);
 800222e:	4870      	ldr	r0, [pc, #448]	; (80023f0 <ICM20602_init+0x1c4>)
{
 8002230:	b085      	sub	sp, #20
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, 1);
 8002232:	2201      	movs	r2, #1
 8002234:	2120      	movs	r1, #32
 8002236:	f005 fd17 	bl	8007c68 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 800223a:	2200      	movs	r2, #0
 800223c:	2110      	movs	r1, #16
 800223e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002242:	f005 fd11 	bl	8007c68 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002246:	f44f 64fa 	mov.w	r4, #2000	; 0x7d0
  send_data[0] = reg & 0x7F;
 800224a:	216b      	movs	r1, #107	; 0x6b
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800224c:	2301      	movs	r3, #1
 800224e:	aa03      	add	r2, sp, #12
  send_data[0] = reg & 0x7F;
 8002250:	f88d 1008 	strb.w	r1, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002254:	9400      	str	r4, [sp, #0]
 8002256:	a902      	add	r1, sp, #8
 8002258:	4866      	ldr	r0, [pc, #408]	; (80023f4 <ICM20602_init+0x1c8>)
 800225a:	f006 fc59 	bl	8008b10 <HAL_SPI_TransmitReceive>
  send_data[0] = data;
 800225e:	2500      	movs	r5, #0
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002260:	2301      	movs	r3, #1
 8002262:	9400      	str	r4, [sp, #0]
 8002264:	aa03      	add	r2, sp, #12
 8002266:	a902      	add	r1, sp, #8
 8002268:	4862      	ldr	r0, [pc, #392]	; (80023f4 <ICM20602_init+0x1c8>)
  send_data[0] = data;
 800226a:	f88d 5008 	strb.w	r5, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800226e:	f006 fc4f 	bl	8008b10 <HAL_SPI_TransmitReceive>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002272:	2201      	movs	r2, #1
 8002274:	2110      	movs	r1, #16
 8002276:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800227a:	f005 fcf5 	bl	8007c68 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 800227e:	462a      	mov	r2, r5
 8002280:	2110      	movs	r1, #16
 8002282:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002286:	f005 fcef 	bl	8007c68 <HAL_GPIO_WritePin>
  send_data[0] = reg & 0x7F;
 800228a:	2319      	movs	r3, #25
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800228c:	9400      	str	r4, [sp, #0]
  send_data[0] = reg & 0x7F;
 800228e:	f88d 3008 	strb.w	r3, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002292:	aa03      	add	r2, sp, #12
 8002294:	2301      	movs	r3, #1
 8002296:	a902      	add	r1, sp, #8
 8002298:	4856      	ldr	r0, [pc, #344]	; (80023f4 <ICM20602_init+0x1c8>)
 800229a:	f006 fc39 	bl	8008b10 <HAL_SPI_TransmitReceive>
  send_data[0] = data;
 800229e:	2307      	movs	r3, #7
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 80022a0:	9400      	str	r4, [sp, #0]
  send_data[0] = data;
 80022a2:	f88d 3008 	strb.w	r3, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 80022a6:	aa03      	add	r2, sp, #12
 80022a8:	2301      	movs	r3, #1
 80022aa:	a902      	add	r1, sp, #8
 80022ac:	4851      	ldr	r0, [pc, #324]	; (80023f4 <ICM20602_init+0x1c8>)
 80022ae:	f006 fc2f 	bl	8008b10 <HAL_SPI_TransmitReceive>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 80022b2:	2201      	movs	r2, #1
 80022b4:	2110      	movs	r1, #16
 80022b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022ba:	f005 fcd5 	bl	8007c68 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 80022be:	462a      	mov	r2, r5
 80022c0:	2110      	movs	r1, #16
 80022c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022c6:	f005 fccf 	bl	8007c68 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 80022ca:	2301      	movs	r3, #1
  send_data[0] = reg & 0x7F;
 80022cc:	211a      	movs	r1, #26
  send_data[0] = data;
 80022ce:	461d      	mov	r5, r3
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 80022d0:	aa03      	add	r2, sp, #12
  send_data[0] = reg & 0x7F;
 80022d2:	f88d 1008 	strb.w	r1, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 80022d6:	9400      	str	r4, [sp, #0]
 80022d8:	a902      	add	r1, sp, #8
 80022da:	4846      	ldr	r0, [pc, #280]	; (80023f4 <ICM20602_init+0x1c8>)
 80022dc:	f006 fc18 	bl	8008b10 <HAL_SPI_TransmitReceive>
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 80022e0:	462b      	mov	r3, r5
 80022e2:	9400      	str	r4, [sp, #0]
 80022e4:	a902      	add	r1, sp, #8
 80022e6:	aa03      	add	r2, sp, #12
 80022e8:	4842      	ldr	r0, [pc, #264]	; (80023f4 <ICM20602_init+0x1c8>)
  send_data[0] = data;
 80022ea:	f88d 5008 	strb.w	r5, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 80022ee:	f006 fc0f 	bl	8008b10 <HAL_SPI_TransmitReceive>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 80022f2:	462a      	mov	r2, r5
 80022f4:	2110      	movs	r1, #16
 80022f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022fa:	f005 fcb5 	bl	8007c68 <HAL_GPIO_WritePin>
  ICM20602_writeByte(ICM20602_PWR_MGMT_1, 0x00);  // CLK_SEL=0: internal 8MHz, TEMP_DIS=0, SLEEP=0
  ICM20602_writeByte(ICM20602_SMPLRT_DIV, 0x07);  // Gyro output sample rate = Gyro Output Rate/(1+SMPLRT_DIV)
  ICM20602_writeByte(ICM20602_CONFIG, 0x01);      //176Hz     // set TEMP_OUT_L, DLPF=3 (Fs=1KHz):0x03

  ICM20602_setAccRange(Ascale);
 80022fe:	4b3e      	ldr	r3, [pc, #248]	; (80023f8 <ICM20602_init+0x1cc>)
 8002300:	681c      	ldr	r4, [r3, #0]
}

// Calculates Acc resolution
float ICM20602_setAccRange(int Ascale)
{
  switch (Ascale) {
 8002302:	2c03      	cmp	r4, #3
 8002304:	d807      	bhi.n	8002316 <ICM20602_init+0xea>
 8002306:	e8df f004 	tbb	[pc, r4]
 800230a:	686d      	.short	0x686d
 800230c:	6302      	.short	0x6302
      break;
    case AFS_4G:
      aRes = 4.0 / 32768.0;
      break;
    case AFS_8G:
      aRes = 8.0 / 32768.0;
 800230e:	4b3b      	ldr	r3, [pc, #236]	; (80023fc <ICM20602_init+0x1d0>)
 8002310:	f04f 5266 	mov.w	r2, #964689920	; 0x39800000
 8002314:	601a      	str	r2, [r3, #0]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8002316:	2200      	movs	r2, #0
 8002318:	2110      	movs	r1, #16
 800231a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800231e:	f005 fca3 	bl	8007c68 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002322:	f44f 65fa 	mov.w	r5, #2000	; 0x7d0
  send_data[0] = reg & 0x7F;
 8002326:	221c      	movs	r2, #28
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002328:	2301      	movs	r3, #1
  send_data[0] = reg & 0x7F;
 800232a:	f88d 2008 	strb.w	r2, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800232e:	a902      	add	r1, sp, #8
 8002330:	aa03      	add	r2, sp, #12
 8002332:	4830      	ldr	r0, [pc, #192]	; (80023f4 <ICM20602_init+0x1c8>)
 8002334:	9500      	str	r5, [sp, #0]
 8002336:	f006 fbeb 	bl	8008b10 <HAL_SPI_TransmitReceive>
    case AFS_16G:
      aRes = 16.0 / 32768.0;
      break;
  }

  ICM20602_writeByte(ICM20602_ACCEL_CONFIG, Ascale << 3);  // bit[4:3] 0=+-2g,1=+-4g,2=+-8g,3=+-16g, ACC_HPF=On (5Hz)
 800233a:	00e4      	lsls	r4, r4, #3
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800233c:	2301      	movs	r3, #1
 800233e:	aa03      	add	r2, sp, #12
 8002340:	a902      	add	r1, sp, #8
 8002342:	482c      	ldr	r0, [pc, #176]	; (80023f4 <ICM20602_init+0x1c8>)
 8002344:	9500      	str	r5, [sp, #0]
  send_data[0] = data;
 8002346:	f88d 4008 	strb.w	r4, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800234a:	f006 fbe1 	bl	8008b10 <HAL_SPI_TransmitReceive>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 800234e:	2201      	movs	r2, #1
 8002350:	2110      	movs	r1, #16
 8002352:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002356:	f005 fc87 	bl	8007c68 <HAL_GPIO_WritePin>
  ICM20602_setGyroRange(Gscale);
 800235a:	4b29      	ldr	r3, [pc, #164]	; (8002400 <ICM20602_init+0x1d4>)
 800235c:	681c      	ldr	r4, [r3, #0]
}

// Calculates Gyro resolution
float ICM20602_setGyroRange(int Gscale)
{
  switch (Gscale) {
 800235e:	2c03      	cmp	r4, #3
 8002360:	d806      	bhi.n	8002370 <ICM20602_init+0x144>
 8002362:	e8df f004 	tbb	[pc, r4]
 8002366:	2d31      	.short	0x2d31
 8002368:	2902      	.short	0x2902
      break;
    case GFS_500DPS:
      gRes = 500.0 / 32768.0;
      break;
    case GFS_1000DPS:
      gRes = 1000.0 / 32768.0;
 800236a:	4b26      	ldr	r3, [pc, #152]	; (8002404 <ICM20602_init+0x1d8>)
 800236c:	4a26      	ldr	r2, [pc, #152]	; (8002408 <ICM20602_init+0x1dc>)
 800236e:	601a      	str	r2, [r3, #0]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8002370:	2200      	movs	r2, #0
 8002372:	2110      	movs	r1, #16
 8002374:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002378:	f005 fc76 	bl	8007c68 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800237c:	f44f 65fa 	mov.w	r5, #2000	; 0x7d0
  send_data[0] = reg & 0x7F;
 8002380:	221b      	movs	r2, #27
 8002382:	f88d 2008 	strb.w	r2, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002386:	a902      	add	r1, sp, #8
 8002388:	aa03      	add	r2, sp, #12
 800238a:	2301      	movs	r3, #1
 800238c:	9500      	str	r5, [sp, #0]
 800238e:	4819      	ldr	r0, [pc, #100]	; (80023f4 <ICM20602_init+0x1c8>)
 8002390:	f006 fbbe 	bl	8008b10 <HAL_SPI_TransmitReceive>
    case GFS_2000DPS:
      gRes = 2000.0 / 32768.0;
      break;
  }

  ICM20602_writeByte(ICM20602_GYRO_CONFIG, Gscale << 3);  // bit[4:3] 0=+-250d/s,1=+-500d/s,2=+-1000d/s,3=+-2000d/s
 8002394:	00e4      	lsls	r4, r4, #3
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002396:	aa03      	add	r2, sp, #12
 8002398:	a902      	add	r1, sp, #8
 800239a:	2301      	movs	r3, #1
 800239c:	9500      	str	r5, [sp, #0]
 800239e:	4815      	ldr	r0, [pc, #84]	; (80023f4 <ICM20602_init+0x1c8>)
  send_data[0] = data;
 80023a0:	f88d 4008 	strb.w	r4, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 80023a4:	f006 fbb4 	bl	8008b10 <HAL_SPI_TransmitReceive>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 80023a8:	2201      	movs	r2, #1
 80023aa:	2110      	movs	r1, #16
 80023ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023b0:	f005 fc5a 	bl	8007c68 <HAL_GPIO_WritePin>
}
 80023b4:	b005      	add	sp, #20
 80023b6:	bd30      	pop	{r4, r5, pc}
      gRes = 2000.0 / 32768.0;
 80023b8:	4b12      	ldr	r3, [pc, #72]	; (8002404 <ICM20602_init+0x1d8>)
 80023ba:	4a14      	ldr	r2, [pc, #80]	; (800240c <ICM20602_init+0x1e0>)
 80023bc:	601a      	str	r2, [r3, #0]
      break;
 80023be:	e7d7      	b.n	8002370 <ICM20602_init+0x144>
      gRes = 500.0 / 32768.0;
 80023c0:	4b10      	ldr	r3, [pc, #64]	; (8002404 <ICM20602_init+0x1d8>)
 80023c2:	4a13      	ldr	r2, [pc, #76]	; (8002410 <ICM20602_init+0x1e4>)
 80023c4:	601a      	str	r2, [r3, #0]
      break;
 80023c6:	e7d3      	b.n	8002370 <ICM20602_init+0x144>
      gRes = 250.0 / 32768.0;
 80023c8:	4b0e      	ldr	r3, [pc, #56]	; (8002404 <ICM20602_init+0x1d8>)
 80023ca:	4a12      	ldr	r2, [pc, #72]	; (8002414 <ICM20602_init+0x1e8>)
 80023cc:	601a      	str	r2, [r3, #0]
      break;
 80023ce:	e7cf      	b.n	8002370 <ICM20602_init+0x144>
      aRes = 16.0 / 32768.0;
 80023d0:	4b0a      	ldr	r3, [pc, #40]	; (80023fc <ICM20602_init+0x1d0>)
 80023d2:	f04f 5268 	mov.w	r2, #973078528	; 0x3a000000
 80023d6:	601a      	str	r2, [r3, #0]
      break;
 80023d8:	e79d      	b.n	8002316 <ICM20602_init+0xea>
      aRes = 4.0 / 32768.0;
 80023da:	4b08      	ldr	r3, [pc, #32]	; (80023fc <ICM20602_init+0x1d0>)
 80023dc:	f04f 5264 	mov.w	r2, #956301312	; 0x39000000
 80023e0:	601a      	str	r2, [r3, #0]
      break;
 80023e2:	e798      	b.n	8002316 <ICM20602_init+0xea>
      aRes = 2.0 / 32768.0;
 80023e4:	4b05      	ldr	r3, [pc, #20]	; (80023fc <ICM20602_init+0x1d0>)
 80023e6:	f04f 5262 	mov.w	r2, #947912704	; 0x38800000
 80023ea:	601a      	str	r2, [r3, #0]
      break;
 80023ec:	e793      	b.n	8002316 <ICM20602_init+0xea>
 80023ee:	bf00      	nop
 80023f0:	48000800 	.word	0x48000800
 80023f4:	20000b70 	.word	0x20000b70
 80023f8:	200005a4 	.word	0x200005a4
 80023fc:	200005a8 	.word	0x200005a8
 8002400:	20000000 	.word	0x20000000
 8002404:	200005f4 	.word	0x200005f4
 8002408:	3cfa0000 	.word	0x3cfa0000
 800240c:	3d7a0000 	.word	0x3d7a0000
 8002410:	3c7a0000 	.word	0x3c7a0000
 8002414:	3bfa0000 	.word	0x3bfa0000

08002418 <ICM20602_clearAngle>:
  return (val + val_prv) * dt / 2.0f;  // trapezoidal formula
}

void ICM20602_clearAngle(void)
{
  pitch_angle = 0.0f;
 8002418:	4803      	ldr	r0, [pc, #12]	; (8002428 <ICM20602_clearAngle+0x10>)
  roll_angle = 0.0f;
 800241a:	4904      	ldr	r1, [pc, #16]	; (800242c <ICM20602_clearAngle+0x14>)
  yaw_angle = 0.0f;
 800241c:	4a04      	ldr	r2, [pc, #16]	; (8002430 <ICM20602_clearAngle+0x18>)
  pitch_angle = 0.0f;
 800241e:	2300      	movs	r3, #0
 8002420:	6003      	str	r3, [r0, #0]
  roll_angle = 0.0f;
 8002422:	600b      	str	r3, [r1, #0]
  yaw_angle = 0.0f;
 8002424:	6013      	str	r3, [r2, #0]
}
 8002426:	4770      	bx	lr
 8002428:	20000650 	.word	0x20000650
 800242c:	20000654 	.word	0x20000654
 8002430:	20000658 	.word	0x20000658

08002434 <ICM20602_medianFilter>:

  float tmp;
  int8_t i, j, a, b;

  for (i = 0; i < 3; i++) {
    gyro_mdat[i][2] = gyro_mdat[i][1];
 8002434:	4a79      	ldr	r2, [pc, #484]	; (800261c <ICM20602_medianFilter+0x1e8>)
    gyro_mdat[i][1] = gyro_mdat[i][0];
    gyro_mdat[i][0] = gyro[i];
 8002436:	487a      	ldr	r0, [pc, #488]	; (8002620 <ICM20602_medianFilter+0x1ec>)

    acc_mdat[i][2] = acc_mdat[i][1];
 8002438:	4b7a      	ldr	r3, [pc, #488]	; (8002624 <ICM20602_medianFilter+0x1f0>)
    gyro_mdat[i][2] = gyro_mdat[i][1];
 800243a:	ed92 6a01 	vldr	s12, [r2, #4]
    gyro_mdat[i][0] = gyro[i];
 800243e:	edd0 5a00 	vldr	s11, [r0]
    acc_mdat[i][1] = acc_mdat[i][0];
    acc_mdat[i][0] = acc[i];
 8002442:	4979      	ldr	r1, [pc, #484]	; (8002628 <ICM20602_medianFilter+0x1f4>)
    gyro_mdat[i][1] = gyro_mdat[i][0];
 8002444:	ed92 7a00 	vldr	s14, [r2]
    acc_mdat[i][2] = acc_mdat[i][1];
 8002448:	ed93 5a01 	vldr	s10, [r3, #4]
    acc_mdat[i][1] = acc_mdat[i][0];
 800244c:	edd3 7a00 	vldr	s15, [r3]
    acc_mdat[i][0] = acc[i];
 8002450:	edd1 6a00 	vldr	s13, [r1]
    gyro_mdat[i][2] = gyro_mdat[i][1];
 8002454:	ed82 6a02 	vstr	s12, [r2, #8]

    a = 0;
    b = 2;

    for (j = 2; j >= 0; j--) {
      if (gyro_tmp[a] > gyro_tmp[b]) {
 8002458:	eef4 5ac6 	vcmpe.f32	s11, s12
 800245c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    gyro_mdat[i][1] = gyro_mdat[i][0];
 8002460:	ed82 7a01 	vstr	s14, [r2, #4]
    gyro_mdat[i][0] = gyro[i];
 8002464:	edc2 5a00 	vstr	s11, [r2]
    acc_mdat[i][2] = acc_mdat[i][1];
 8002468:	ed83 5a02 	vstr	s10, [r3, #8]
    acc_mdat[i][1] = acc_mdat[i][0];
 800246c:	edc3 7a01 	vstr	s15, [r3, #4]
    acc_mdat[i][0] = acc[i];
 8002470:	edc3 6a00 	vstr	s13, [r3]
      if (gyro_tmp[a] > gyro_tmp[b]) {
 8002474:	dc05      	bgt.n	8002482 <ICM20602_medianFilter+0x4e>
 8002476:	eef0 4a46 	vmov.f32	s9, s12
    gyro_mdat[i][0] = gyro[i];
 800247a:	eeb0 6a65 	vmov.f32	s12, s11
    gyro_mdat[i][2] = gyro_mdat[i][1];
 800247e:	eef0 5a64 	vmov.f32	s11, s9
        tmp = gyro_tmp[a];
        gyro_tmp[a] = gyro_tmp[b];
        gyro_tmp[b] = tmp;
      }
      if (acc_tmp[a] > acc_tmp[b]) {
 8002482:	eeb4 5ae6 	vcmpe.f32	s10, s13
 8002486:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800248a:	d405      	bmi.n	8002498 <ICM20602_medianFilter+0x64>
 800248c:	eef0 4a45 	vmov.f32	s9, s10
    acc_mdat[i][0] = acc[i];
 8002490:	eeb0 5a66 	vmov.f32	s10, s13
    acc_mdat[i][2] = acc_mdat[i][1];
 8002494:	eef0 6a64 	vmov.f32	s13, s9
        acc_tmp[b] = tmp;
      }
      a = j - 1;
      b = j;
    }
    gyro[i] = gyro_tmp[1];
 8002498:	eeb4 7ae5 	vcmpe.f32	s14, s11
 800249c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024a0:	bf88      	it	hi
 80024a2:	eeb0 7a65 	vmovhi.f32	s14, s11
 80024a6:	eeb4 7ac6 	vcmpe.f32	s14, s12
 80024aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    acc[i] = acc_tmp[1];
 80024ae:	eef4 7ae6 	vcmpe.f32	s15, s13
    gyro[i] = gyro_tmp[1];
 80024b2:	bfa8      	it	ge
 80024b4:	eeb0 6a47 	vmovge.f32	s12, s14
    acc[i] = acc_tmp[1];
 80024b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024bc:	bf98      	it	ls
 80024be:	eef0 6a67 	vmovls.f32	s13, s15
    gyro_mdat[i][2] = gyro_mdat[i][1];
 80024c2:	edd2 5a04 	vldr	s11, [r2, #16]
    gyro_mdat[i][0] = gyro[i];
 80024c6:	ed90 7a01 	vldr	s14, [r0, #4]
    gyro_mdat[i][1] = gyro_mdat[i][0];
 80024ca:	edd2 3a03 	vldr	s7, [r2, #12]
    acc_mdat[i][2] = acc_mdat[i][1];
 80024ce:	ed93 4a04 	vldr	s8, [r3, #16]
    acc_mdat[i][1] = acc_mdat[i][0];
 80024d2:	edd3 4a03 	vldr	s9, [r3, #12]
    acc_mdat[i][0] = acc[i];
 80024d6:	edd1 7a01 	vldr	s15, [r1, #4]
    gyro[i] = gyro_tmp[1];
 80024da:	ed80 6a00 	vstr	s12, [r0]
    acc[i] = acc_tmp[1];
 80024de:	eef4 6ac5 	vcmpe.f32	s13, s10
 80024e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      if (gyro_tmp[a] > gyro_tmp[b]) {
 80024e6:	eef4 5ac7 	vcmpe.f32	s11, s14
    acc[i] = acc_tmp[1];
 80024ea:	bfb8      	it	lt
 80024ec:	eef0 6a45 	vmovlt.f32	s13, s10
      if (gyro_tmp[a] > gyro_tmp[b]) {
 80024f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    acc[i] = acc_tmp[1];
 80024f4:	edc1 6a00 	vstr	s13, [r1]
    gyro_mdat[i][2] = gyro_mdat[i][1];
 80024f8:	edc2 5a05 	vstr	s11, [r2, #20]
    gyro_mdat[i][1] = gyro_mdat[i][0];
 80024fc:	edc2 3a04 	vstr	s7, [r2, #16]
    gyro_mdat[i][0] = gyro[i];
 8002500:	ed82 7a03 	vstr	s14, [r2, #12]
    acc_mdat[i][2] = acc_mdat[i][1];
 8002504:	ed83 4a05 	vstr	s8, [r3, #20]
    acc_mdat[i][1] = acc_mdat[i][0];
 8002508:	edc3 4a04 	vstr	s9, [r3, #16]
    acc_mdat[i][0] = acc[i];
 800250c:	edc3 7a03 	vstr	s15, [r3, #12]
      if (gyro_tmp[a] > gyro_tmp[b]) {
 8002510:	d405      	bmi.n	800251e <ICM20602_medianFilter+0xea>
 8002512:	eef0 6a65 	vmov.f32	s13, s11
    gyro_mdat[i][0] = gyro[i];
 8002516:	eef0 5a47 	vmov.f32	s11, s14
    gyro_mdat[i][2] = gyro_mdat[i][1];
 800251a:	eeb0 7a66 	vmov.f32	s14, s13
      if (acc_tmp[a] > acc_tmp[b]) {
 800251e:	eef4 7ac4 	vcmpe.f32	s15, s8
 8002522:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002526:	dc05      	bgt.n	8002534 <ICM20602_medianFilter+0x100>
 8002528:	eef0 6a44 	vmov.f32	s13, s8
    acc_mdat[i][0] = acc[i];
 800252c:	eeb0 4a67 	vmov.f32	s8, s15
    acc_mdat[i][2] = acc_mdat[i][1];
 8002530:	eef0 7a66 	vmov.f32	s15, s13
    gyro[i] = gyro_tmp[1];
 8002534:	eeb4 7ae3 	vcmpe.f32	s14, s7
 8002538:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800253c:	bf88      	it	hi
 800253e:	eeb0 7a63 	vmovhi.f32	s14, s7
 8002542:	eeb4 7ae5 	vcmpe.f32	s14, s11
 8002546:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    acc[i] = acc_tmp[1];
 800254a:	eef4 7ae4 	vcmpe.f32	s15, s9
    gyro[i] = gyro_tmp[1];
 800254e:	bfb4      	ite	lt
 8002550:	eef0 6a65 	vmovlt.f32	s13, s11
 8002554:	eef0 6a47 	vmovge.f32	s13, s14
    acc[i] = acc_tmp[1];
 8002558:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800255c:	bf8c      	ite	hi
 800255e:	eeb0 7a64 	vmovhi.f32	s14, s9
 8002562:	eeb0 7a67 	vmovls.f32	s14, s15
    gyro_mdat[i][2] = gyro_mdat[i][1];
 8002566:	edd2 4a07 	vldr	s9, [r2, #28]
    gyro_mdat[i][0] = gyro[i];
 800256a:	edd0 7a02 	vldr	s15, [r0, #8]
    gyro_mdat[i][1] = gyro_mdat[i][0];
 800256e:	edd2 3a06 	vldr	s7, [r2, #24]
    acc_mdat[i][2] = acc_mdat[i][1];
 8002572:	edd3 5a07 	vldr	s11, [r3, #28]
    acc_mdat[i][1] = acc_mdat[i][0];
 8002576:	ed93 6a06 	vldr	s12, [r3, #24]
    acc_mdat[i][0] = acc[i];
 800257a:	ed91 5a02 	vldr	s10, [r1, #8]
    gyro[i] = gyro_tmp[1];
 800257e:	edc0 6a01 	vstr	s13, [r0, #4]
    acc[i] = acc_tmp[1];
 8002582:	eeb4 7ac4 	vcmpe.f32	s14, s8
 8002586:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      if (gyro_tmp[a] > gyro_tmp[b]) {
 800258a:	eef4 7ae4 	vcmpe.f32	s15, s9
    acc[i] = acc_tmp[1];
 800258e:	bfb8      	it	lt
 8002590:	eeb0 7a44 	vmovlt.f32	s14, s8
      if (gyro_tmp[a] > gyro_tmp[b]) {
 8002594:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    acc[i] = acc_tmp[1];
 8002598:	ed81 7a01 	vstr	s14, [r1, #4]
    gyro_mdat[i][2] = gyro_mdat[i][1];
 800259c:	edc2 4a08 	vstr	s9, [r2, #32]
    gyro_mdat[i][1] = gyro_mdat[i][0];
 80025a0:	edc2 3a07 	vstr	s7, [r2, #28]
    gyro_mdat[i][0] = gyro[i];
 80025a4:	edc2 7a06 	vstr	s15, [r2, #24]
    acc_mdat[i][2] = acc_mdat[i][1];
 80025a8:	edc3 5a08 	vstr	s11, [r3, #32]
    acc_mdat[i][1] = acc_mdat[i][0];
 80025ac:	ed83 6a07 	vstr	s12, [r3, #28]
    acc_mdat[i][0] = acc[i];
 80025b0:	ed83 5a06 	vstr	s10, [r3, #24]
      if (gyro_tmp[a] > gyro_tmp[b]) {
 80025b4:	dc05      	bgt.n	80025c2 <ICM20602_medianFilter+0x18e>
 80025b6:	eeb0 7a64 	vmov.f32	s14, s9
    gyro_mdat[i][0] = gyro[i];
 80025ba:	eef0 4a67 	vmov.f32	s9, s15
    gyro_mdat[i][2] = gyro_mdat[i][1];
 80025be:	eef0 7a47 	vmov.f32	s15, s14
      if (acc_tmp[a] > acc_tmp[b]) {
 80025c2:	eef4 5ac5 	vcmpe.f32	s11, s10
 80025c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025ca:	d405      	bmi.n	80025d8 <ICM20602_medianFilter+0x1a4>
 80025cc:	eeb0 7a65 	vmov.f32	s14, s11
    acc_mdat[i][0] = acc[i];
 80025d0:	eef0 5a45 	vmov.f32	s11, s10
    acc_mdat[i][2] = acc_mdat[i][1];
 80025d4:	eeb0 5a47 	vmov.f32	s10, s14
    gyro[i] = gyro_tmp[1];
 80025d8:	eef4 7ae3 	vcmpe.f32	s15, s7
 80025dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025e0:	bf88      	it	hi
 80025e2:	eef0 7a63 	vmovhi.f32	s15, s7
 80025e6:	eef4 7ae4 	vcmpe.f32	s15, s9
 80025ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    acc[i] = acc_tmp[1];
 80025ee:	eeb4 6ac5 	vcmpe.f32	s12, s10
    gyro[i] = gyro_tmp[1];
 80025f2:	bfb8      	it	lt
 80025f4:	eef0 7a64 	vmovlt.f32	s15, s9
    acc[i] = acc_tmp[1];
 80025f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025fc:	bf88      	it	hi
 80025fe:	eeb0 6a45 	vmovhi.f32	s12, s10
 8002602:	eeb4 6ae5 	vcmpe.f32	s12, s11
 8002606:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800260a:	bfb8      	it	lt
 800260c:	eeb0 6a65 	vmovlt.f32	s12, s11
    gyro[i] = gyro_tmp[1];
 8002610:	edc0 7a02 	vstr	s15, [r0, #8]
    acc[i] = acc_tmp[1];
 8002614:	ed81 6a02 	vstr	s12, [r1, #8]
  }
}
 8002618:	4770      	bx	lr
 800261a:	bf00      	nop
 800261c:	20000610 	.word	0x20000610
 8002620:	200005f8 	.word	0x200005f8
 8002624:	200005c4 	.word	0x200005c4
 8002628:	200005ac 	.word	0x200005ac

0800262c <ICM20602_read_IMU_data>:
{
 800262c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002630:	ed2d 8b02 	vpush	{d8}
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8002634:	2200      	movs	r2, #0
{
 8002636:	b084      	sub	sp, #16
 8002638:	4606      	mov	r6, r0
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 800263a:	2110      	movs	r1, #16
 800263c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
{
 8002640:	eeb0 8a40 	vmov.f32	s16, s0
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002644:	f44f 65fa 	mov.w	r5, #2000	; 0x7d0
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8002648:	f005 fb0e 	bl	8007c68 <HAL_GPIO_WritePin>
  send_data[0] = reg | 0x80;
 800264c:	23c8      	movs	r3, #200	; 0xc8
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800264e:	9500      	str	r5, [sp, #0]
  send_data[0] = reg | 0x80;
 8002650:	f88d 3008 	strb.w	r3, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002654:	aa03      	add	r2, sp, #12
 8002656:	2301      	movs	r3, #1
 8002658:	a902      	add	r1, sp, #8
 800265a:	4889      	ldr	r0, [pc, #548]	; (8002880 <ICM20602_read_IMU_data+0x254>)
 800265c:	f006 fa58 	bl	8008b10 <HAL_SPI_TransmitReceive>
  send_data[0] = 0x00;
 8002660:	2700      	movs	r7, #0
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002662:	2301      	movs	r3, #1
 8002664:	9500      	str	r5, [sp, #0]
 8002666:	aa03      	add	r2, sp, #12
 8002668:	a902      	add	r1, sp, #8
 800266a:	4885      	ldr	r0, [pc, #532]	; (8002880 <ICM20602_read_IMU_data+0x254>)
  send_data[0] = 0x00;
 800266c:	f88d 7008 	strb.w	r7, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002670:	f006 fa4e 	bl	8008b10 <HAL_SPI_TransmitReceive>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002674:	2110      	movs	r1, #16
 8002676:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800267a:	2201      	movs	r2, #1
  val = RxBuffer[0];
 800267c:	f89d 400c 	ldrb.w	r4, [sp, #12]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002680:	f005 faf2 	bl	8007c68 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8002684:	463a      	mov	r2, r7
 8002686:	2110      	movs	r1, #16
 8002688:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800268c:	f005 faec 	bl	8007c68 <HAL_GPIO_WritePin>
  send_data[0] = reg | 0x80;
 8002690:	f04f 0cc7 	mov.w	ip, #199	; 0xc7
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002694:	9500      	str	r5, [sp, #0]
 8002696:	2301      	movs	r3, #1
 8002698:	aa03      	add	r2, sp, #12
 800269a:	a902      	add	r1, sp, #8
 800269c:	4878      	ldr	r0, [pc, #480]	; (8002880 <ICM20602_read_IMU_data+0x254>)
  send_data[0] = reg | 0x80;
 800269e:	f88d c008 	strb.w	ip, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 80026a2:	f006 fa35 	bl	8008b10 <HAL_SPI_TransmitReceive>
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 80026a6:	2301      	movs	r3, #1
 80026a8:	9500      	str	r5, [sp, #0]
 80026aa:	aa03      	add	r2, sp, #12
 80026ac:	a902      	add	r1, sp, #8
 80026ae:	4874      	ldr	r0, [pc, #464]	; (8002880 <ICM20602_read_IMU_data+0x254>)
  send_data[0] = 0x00;
 80026b0:	f88d 7008 	strb.w	r7, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 80026b4:	f006 fa2c 	bl	8008b10 <HAL_SPI_TransmitReceive>
  val = RxBuffer[0];
 80026b8:	f89d 800c 	ldrb.w	r8, [sp, #12]
  return ((HiByte << 8) | LoByte);
 80026bc:	ea44 2408 	orr.w	r4, r4, r8, lsl #8
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 80026c0:	2110      	movs	r1, #16
 80026c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80026c6:	2201      	movs	r2, #1
  gyro[2] = ICM20602_getGyrZvalue() * gRes;
 80026c8:	b224      	sxth	r4, r4
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 80026ca:	f005 facd 	bl	8007c68 <HAL_GPIO_WritePin>
  gyro[2] = ICM20602_getGyrZvalue() * gRes;
 80026ce:	4b6d      	ldr	r3, [pc, #436]	; (8002884 <ICM20602_read_IMU_data+0x258>)
 80026d0:	f8df 81e8 	ldr.w	r8, [pc, #488]	; 80028bc <ICM20602_read_IMU_data+0x290>
 80026d4:	ed93 7a00 	vldr	s14, [r3]
 80026d8:	ee07 4a90 	vmov	s15, r4
 80026dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  send_data[0] = reg | 0x80;
 80026e0:	24c2      	movs	r4, #194	; 0xc2
  gyro[2] = ICM20602_getGyrZvalue() * gRes;
 80026e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80026e6:	edc8 7a02 	vstr	s15, [r8, #8]
  ICM20602_medianFilter();
 80026ea:	f7ff fea3 	bl	8002434 <ICM20602_medianFilter>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 80026ee:	463a      	mov	r2, r7
 80026f0:	2110      	movs	r1, #16
 80026f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80026f6:	f005 fab7 	bl	8007c68 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 80026fa:	9500      	str	r5, [sp, #0]
 80026fc:	2301      	movs	r3, #1
 80026fe:	aa03      	add	r2, sp, #12
 8002700:	a902      	add	r1, sp, #8
 8002702:	485f      	ldr	r0, [pc, #380]	; (8002880 <ICM20602_read_IMU_data+0x254>)
  send_data[0] = reg | 0x80;
 8002704:	f88d 4008 	strb.w	r4, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002708:	f006 fa02 	bl	8008b10 <HAL_SPI_TransmitReceive>
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800270c:	2301      	movs	r3, #1
 800270e:	9500      	str	r5, [sp, #0]
 8002710:	aa03      	add	r2, sp, #12
 8002712:	a902      	add	r1, sp, #8
 8002714:	485a      	ldr	r0, [pc, #360]	; (8002880 <ICM20602_read_IMU_data+0x254>)
  send_data[0] = 0x00;
 8002716:	f88d 7008 	strb.w	r7, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800271a:	f006 f9f9 	bl	8008b10 <HAL_SPI_TransmitReceive>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 800271e:	2110      	movs	r1, #16
 8002720:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002724:	2201      	movs	r2, #1
  val = RxBuffer[0];
 8002726:	f89d 400c 	ldrb.w	r4, [sp, #12]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 800272a:	f005 fa9d 	bl	8007c68 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 800272e:	463a      	mov	r2, r7
 8002730:	2110      	movs	r1, #16
 8002732:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002736:	f005 fa97 	bl	8007c68 <HAL_GPIO_WritePin>
  send_data[0] = reg | 0x80;
 800273a:	f04f 0cc1 	mov.w	ip, #193	; 0xc1
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800273e:	9500      	str	r5, [sp, #0]
 8002740:	2301      	movs	r3, #1
 8002742:	aa03      	add	r2, sp, #12
 8002744:	a902      	add	r1, sp, #8
 8002746:	484e      	ldr	r0, [pc, #312]	; (8002880 <ICM20602_read_IMU_data+0x254>)
  send_data[0] = reg | 0x80;
 8002748:	f88d c008 	strb.w	ip, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800274c:	f006 f9e0 	bl	8008b10 <HAL_SPI_TransmitReceive>
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002750:	2301      	movs	r3, #1
 8002752:	9500      	str	r5, [sp, #0]
 8002754:	aa03      	add	r2, sp, #12
 8002756:	a902      	add	r1, sp, #8
 8002758:	4849      	ldr	r0, [pc, #292]	; (8002880 <ICM20602_read_IMU_data+0x254>)
  send_data[0] = 0x00;
 800275a:	f88d 7008 	strb.w	r7, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800275e:	f006 f9d7 	bl	8008b10 <HAL_SPI_TransmitReceive>
  val = RxBuffer[0];
 8002762:	f89d 500c 	ldrb.w	r5, [sp, #12]
  return ((HiByte << 8) | LoByte);
 8002766:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 800276a:	2201      	movs	r2, #1
 800276c:	2110      	movs	r1, #16
 800276e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  imu_temperature = (ICM20602_getIMUTemp() / 326.8f) + 25.0f;
 8002772:	b224      	sxth	r4, r4
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002774:	f005 fa78 	bl	8007c68 <HAL_GPIO_WritePin>
  imu_temperature = (ICM20602_getIMUTemp() / 326.8f) + 25.0f;
 8002778:	ee07 4a90 	vmov	s15, r4

void ICM20602_IMU_compensate(void)
{
  int k;
  for (k = 0; k < 3; k++) {
    acc_comp[k] = acc[k] - acc_off[k];
 800277c:	4942      	ldr	r1, [pc, #264]	; (8002888 <ICM20602_read_IMU_data+0x25c>)
 800277e:	4b43      	ldr	r3, [pc, #268]	; (800288c <ICM20602_read_IMU_data+0x260>)
  imu_temperature = (ICM20602_getIMUTemp() / 326.8f) + 25.0f;
 8002780:	ed9f 7a43 	vldr	s14, [pc, #268]	; 8002890 <ICM20602_read_IMU_data+0x264>
    acc_comp[k] = acc[k] - acc_off[k];
 8002784:	edd1 4a00 	vldr	s9, [r1]
 8002788:	edd1 5a02 	vldr	s11, [r1, #8]
 800278c:	ed91 5a01 	vldr	s10, [r1, #4]
    gyro_comp[k] = gyro[k] - gyro_off[k];
 8002790:	4940      	ldr	r1, [pc, #256]	; (8002894 <ICM20602_read_IMU_data+0x268>)
    acc_comp[k] = acc[k] - acc_off[k];
 8002792:	ed93 2a01 	vldr	s4, [r3, #4]
 8002796:	ed93 3a02 	vldr	s6, [r3, #8]
    gyro_comp[k] = gyro[k] - gyro_off[k];
 800279a:	edd8 6a02 	vldr	s13, [r8, #8]
  *yaw_input = *yaw_input + ICM20602_integral(gyro_comp[2], gyro_prv[2], imu_dt_sec) * 1;
 800279e:	4a3e      	ldr	r2, [pc, #248]	; (8002898 <ICM20602_read_IMU_data+0x26c>)
    gyro_comp[k] = gyro[k] - gyro_off[k];
 80027a0:	edd1 1a00 	vldr	s3, [r1]
 80027a4:	edd1 2a01 	vldr	s5, [r1, #4]
 80027a8:	edd8 3a00 	vldr	s7, [r8]
 80027ac:	ed98 4a01 	vldr	s8, [r8, #4]
  imu_temperature = (ICM20602_getIMUTemp() / 326.8f) + 25.0f;
 80027b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027b4:	eeb3 6a09 	vmov.f32	s12, #57	; 0x41c80000  25.0
 80027b8:	eea7 6a87 	vfma.f32	s12, s15, s14
    acc_comp[k] = acc[k] - acc_off[k];
 80027bc:	edd3 7a00 	vldr	s15, [r3]
  return (val + val_prv) * dt / 2.0f;  // trapezoidal formula
 80027c0:	ed92 7a02 	vldr	s14, [r2, #8]
    gyro_comp[k] = gyro[k] - gyro_off[k];
 80027c4:	4b35      	ldr	r3, [pc, #212]	; (800289c <ICM20602_read_IMU_data+0x270>)
    acc_comp[k] = acc[k] - acc_off[k];
 80027c6:	ee74 4ae7 	vsub.f32	s9, s9, s15
    gyro_comp[k] = gyro[k] - gyro_off[k];
 80027ca:	edd1 7a02 	vldr	s15, [r1, #8]
    acc_comp[k] = acc[k] - acc_off[k];
 80027ce:	4934      	ldr	r1, [pc, #208]	; (80028a0 <ICM20602_read_IMU_data+0x274>)
    gyro_comp[k] = gyro[k] - gyro_off[k];
 80027d0:	ee76 7ae7 	vsub.f32	s15, s13, s15
    acc_comp[k] = acc[k] - acc_off[k];
 80027d4:	ee35 5a42 	vsub.f32	s10, s10, s4
 80027d8:	ee75 6ac3 	vsub.f32	s13, s11, s6
 80027dc:	edc1 4a00 	vstr	s9, [r1]
    gyro_comp[k] = gyro[k] - gyro_off[k];
 80027e0:	ee34 4a62 	vsub.f32	s8, s8, s5
    acc_comp[k] = acc[k] - acc_off[k];
 80027e4:	ed81 5a01 	vstr	s10, [r1, #4]
 80027e8:	edc1 6a02 	vstr	s13, [r1, #8]
    gyro_comp[k] = gyro[k] - gyro_off[k];
 80027ec:	ee73 3ae1 	vsub.f32	s7, s7, s3
  imu_temperature = (ICM20602_getIMUTemp() / 326.8f) + 25.0f;
 80027f0:	492c      	ldr	r1, [pc, #176]	; (80028a4 <ICM20602_read_IMU_data+0x278>)
    gyro_comp[k] = gyro[k] - gyro_off[k];
 80027f2:	ed83 4a01 	vstr	s8, [r3, #4]
  return (val + val_prv) * dt / 2.0f;  // trapezoidal formula
 80027f6:	ee37 7a87 	vadd.f32	s14, s15, s14
    gyro_comp[k] = gyro[k] - gyro_off[k];
 80027fa:	edc3 3a00 	vstr	s7, [r3]
 80027fe:	edc3 7a02 	vstr	s15, [r3, #8]
  imu_temperature = (ICM20602_getIMUTemp() / 326.8f) + 25.0f;
 8002802:	ed81 6a00 	vstr	s12, [r1]
  *yaw_input = *yaw_input + ICM20602_integral(gyro_comp[2], gyro_prv[2], imu_dt_sec) * 1;
 8002806:	ee27 7a08 	vmul.f32	s14, s14, s16
 800280a:	edd6 7a00 	vldr	s15, [r6]
  while (deg < -180.0f) deg += 360.0f;
 800280e:	eddf 5a26 	vldr	s11, [pc, #152]	; 80028a8 <ICM20602_read_IMU_data+0x27c>
  *yaw_input = *yaw_input + ICM20602_integral(gyro_comp[2], gyro_prv[2], imu_dt_sec) * 1;
 8002812:	eeb6 4a00 	vmov.f32	s8, #96	; 0x3f000000  0.5
 8002816:	eee7 7a04 	vfma.f32	s15, s14, s8
  while (deg < -180.0f) deg += 360.0f;
 800281a:	eef4 7ae5 	vcmpe.f32	s15, s11
 800281e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002822:	d50c      	bpl.n	800283e <ICM20602_read_IMU_data+0x212>
 8002824:	ed9f 6a21 	vldr	s12, [pc, #132]	; 80028ac <ICM20602_read_IMU_data+0x280>
 8002828:	eddf 6a21 	vldr	s13, [pc, #132]	; 80028b0 <ICM20602_read_IMU_data+0x284>
 800282c:	eeb0 7a67 	vmov.f32	s14, s15
 8002830:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8002834:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002838:	ee77 7a86 	vadd.f32	s15, s15, s12
 800283c:	d4f6      	bmi.n	800282c <ICM20602_read_IMU_data+0x200>
  while (deg >= 180.0f) deg -= 360.0f;
 800283e:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80028b4 <ICM20602_read_IMU_data+0x288>
 8002842:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002846:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800284a:	db0c      	blt.n	8002866 <ICM20602_read_IMU_data+0x23a>
 800284c:	ed9f 6a17 	vldr	s12, [pc, #92]	; 80028ac <ICM20602_read_IMU_data+0x280>
 8002850:	eddf 6a19 	vldr	s13, [pc, #100]	; 80028b8 <ICM20602_read_IMU_data+0x28c>
 8002854:	eeb0 7a67 	vmov.f32	s14, s15
 8002858:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800285c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002860:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8002864:	daf6      	bge.n	8002854 <ICM20602_read_IMU_data+0x228>
  *yaw_input = ICM20602_normAngle(*yaw_input);
 8002866:	edc6 7a00 	vstr	s15, [r6]
  gyro_prv[0] = gyro_comp[0];
 800286a:	6818      	ldr	r0, [r3, #0]
  gyro_prv[1] = gyro_comp[1];
 800286c:	6859      	ldr	r1, [r3, #4]
  gyro_prv[2] = gyro_comp[2];
 800286e:	689b      	ldr	r3, [r3, #8]
  gyro_prv[0] = gyro_comp[0];
 8002870:	6010      	str	r0, [r2, #0]
  gyro_prv[1] = gyro_comp[1];
 8002872:	6051      	str	r1, [r2, #4]
  gyro_prv[2] = gyro_comp[2];
 8002874:	6093      	str	r3, [r2, #8]
}
 8002876:	b004      	add	sp, #16
 8002878:	ecbd 8b02 	vpop	{d8}
 800287c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002880:	20000b70 	.word	0x20000b70
 8002884:	200005f4 	.word	0x200005f4
 8002888:	200005ac 	.word	0x200005ac
 800288c:	200005e8 	.word	0x200005e8
 8002890:	3b4889df 	.word	0x3b4889df
 8002894:	20000634 	.word	0x20000634
 8002898:	20000640 	.word	0x20000640
 800289c:	20000604 	.word	0x20000604
 80028a0:	200005b8 	.word	0x200005b8
 80028a4:	2000064c 	.word	0x2000064c
 80028a8:	c3340000 	.word	0xc3340000
 80028ac:	43b40000 	.word	0x43b40000
 80028b0:	c4070000 	.word	0xc4070000
 80028b4:	43340000 	.word	0x43340000
 80028b8:	44070000 	.word	0x44070000
 80028bc:	200005f8 	.word	0x200005f8

080028c0 <ICM20602_IMU_calibration2>:
{
 80028c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80028c4:	ed2d 8b02 	vpush	{d8}
 80028c8:	b0d3      	sub	sp, #332	; 0x14c
  double acc_sum[3] = {0};
 80028ca:	2100      	movs	r1, #0
  double gyro_ave[3][10] = {{0.0}};
 80028cc:	22f0      	movs	r2, #240	; 0xf0
 80028ce:	a816      	add	r0, sp, #88	; 0x58
  double acc_sum[3] = {0};
 80028d0:	e9cd 110a 	strd	r1, r1, [sp, #40]	; 0x28
 80028d4:	e9cd 110c 	strd	r1, r1, [sp, #48]	; 0x30
 80028d8:	e9cd 110e 	strd	r1, r1, [sp, #56]	; 0x38
  double gyro_sum[3] = {0};
 80028dc:	e9cd 1110 	strd	r1, r1, [sp, #64]	; 0x40
 80028e0:	e9cd 1112 	strd	r1, r1, [sp, #72]	; 0x48
 80028e4:	e9cd 1114 	strd	r1, r1, [sp, #80]	; 0x50
  int cal_len = 0;
 80028e8:	9105      	str	r1, [sp, #20]
  double gyro_ave[3][10] = {{0.0}};
 80028ea:	f009 fa2d 	bl	800bd48 <memset>
  printf("put the IMU still!\n");
 80028ee:	48aa      	ldr	r0, [pc, #680]	; (8002b98 <ICM20602_IMU_calibration2+0x2d8>)
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 80028f0:	4faa      	ldr	r7, [pc, #680]	; (8002b9c <ICM20602_IMU_calibration2+0x2dc>)
  printf("put the IMU still!\n");
 80028f2:	f009 f871 	bl	800b9d8 <puts>
  HAL_Delay(200);
 80028f6:	20c8      	movs	r0, #200	; 0xc8
 80028f8:	f003 fcfa 	bl	80062f0 <HAL_Delay>
      acc_ave[j][0] = acc_sum[j] / cal_len;
 80028fc:	9805      	ldr	r0, [sp, #20]
 80028fe:	f8df b2c0 	ldr.w	fp, [pc, #704]	; 8002bc0 <ICM20602_IMU_calibration2+0x300>
 8002902:	f7fd fe37 	bl	8000574 <__aeabi_i2d>
 8002906:	460b      	mov	r3, r1
 8002908:	4602      	mov	r2, r0
 800290a:	49a5      	ldr	r1, [pc, #660]	; (8002ba0 <ICM20602_IMU_calibration2+0x2e0>)
 800290c:	2000      	movs	r0, #0
 800290e:	f7fd ffc5 	bl	800089c <__aeabi_ddiv>
 8002912:	4ba4      	ldr	r3, [pc, #656]	; (8002ba4 <ICM20602_IMU_calibration2+0x2e4>)
 8002914:	9304      	str	r3, [sp, #16]
 8002916:	ec41 0b18 	vmov	d8, r0, r1
 800291a:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 800291e:	f10d 0940 	add.w	r9, sp, #64	; 0x40
 8002922:	ac16      	add	r4, sp, #88	; 0x58
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8002924:	f04f 0a00 	mov.w	sl, #0
 8002928:	2200      	movs	r2, #0
 800292a:	2110      	movs	r1, #16
 800292c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002930:	f005 f99a 	bl	8007c68 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002934:	f44f 66fa 	mov.w	r6, #2000	; 0x7d0
  send_data[0] = reg | 0x80;
 8002938:	f06f 0337 	mvn.w	r3, #55	; 0x37
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800293c:	9600      	str	r6, [sp, #0]
  send_data[0] = reg | 0x80;
 800293e:	f88d 3020 	strb.w	r3, [sp, #32]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002942:	aa09      	add	r2, sp, #36	; 0x24
 8002944:	2301      	movs	r3, #1
 8002946:	a908      	add	r1, sp, #32
 8002948:	4638      	mov	r0, r7
 800294a:	f006 f8e1 	bl	8008b10 <HAL_SPI_TransmitReceive>
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800294e:	2301      	movs	r3, #1
 8002950:	9600      	str	r6, [sp, #0]
 8002952:	aa09      	add	r2, sp, #36	; 0x24
 8002954:	a908      	add	r1, sp, #32
 8002956:	4638      	mov	r0, r7
  send_data[0] = 0x00;
 8002958:	f88d a020 	strb.w	sl, [sp, #32]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800295c:	f006 f8d8 	bl	8008b10 <HAL_SPI_TransmitReceive>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002960:	2201      	movs	r2, #1
 8002962:	2110      	movs	r1, #16
 8002964:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  val = RxBuffer[0];
 8002968:	f89d 5024 	ldrb.w	r5, [sp, #36]	; 0x24
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 800296c:	f005 f97c 	bl	8007c68 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8002970:	2200      	movs	r2, #0
 8002972:	2110      	movs	r1, #16
 8002974:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002978:	f005 f976 	bl	8007c68 <HAL_GPIO_WritePin>
  send_data[0] = reg | 0x80;
 800297c:	20c7      	movs	r0, #199	; 0xc7
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800297e:	9600      	str	r6, [sp, #0]
 8002980:	2301      	movs	r3, #1
 8002982:	aa09      	add	r2, sp, #36	; 0x24
 8002984:	a908      	add	r1, sp, #32
  send_data[0] = reg | 0x80;
 8002986:	f88d 0020 	strb.w	r0, [sp, #32]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800298a:	4638      	mov	r0, r7
 800298c:	f006 f8c0 	bl	8008b10 <HAL_SPI_TransmitReceive>
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002990:	2301      	movs	r3, #1
 8002992:	9600      	str	r6, [sp, #0]
 8002994:	aa09      	add	r2, sp, #36	; 0x24
 8002996:	a908      	add	r1, sp, #32
 8002998:	4638      	mov	r0, r7
  send_data[0] = 0x00;
 800299a:	f88d a020 	strb.w	sl, [sp, #32]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800299e:	f006 f8b7 	bl	8008b10 <HAL_SPI_TransmitReceive>
  val = RxBuffer[0];
 80029a2:	f89d 6024 	ldrb.w	r6, [sp, #36]	; 0x24
  return ((HiByte << 8) | LoByte);
 80029a6:	ea45 2506 	orr.w	r5, r5, r6, lsl #8
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 80029aa:	2201      	movs	r2, #1
 80029ac:	2110      	movs	r1, #16
 80029ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
      gyro[2] = ICM20602_getGyrZvalue() * gRes;
 80029b2:	b22d      	sxth	r5, r5
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 80029b4:	f005 f958 	bl	8007c68 <HAL_GPIO_WritePin>
      gyro[2] = ICM20602_getGyrZvalue() * gRes;
 80029b8:	4b7b      	ldr	r3, [pc, #492]	; (8002ba8 <ICM20602_IMU_calibration2+0x2e8>)
      acc_sum[j] += acc[j];
 80029ba:	f85b 0b04 	ldr.w	r0, [fp], #4
      gyro[2] = ICM20602_getGyrZvalue() * gRes;
 80029be:	ed93 7a00 	vldr	s14, [r3]
 80029c2:	4b78      	ldr	r3, [pc, #480]	; (8002ba4 <ICM20602_IMU_calibration2+0x2e4>)
 80029c4:	ee07 5a90 	vmov	s15, r5
 80029c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    for (j = 0; j < 3; j++) {
 80029cc:	3450      	adds	r4, #80	; 0x50
      gyro[2] = ICM20602_getGyrZvalue() * gRes;
 80029ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029d2:	edc3 7a02 	vstr	s15, [r3, #8]
      acc_sum[j] += acc[j];
 80029d6:	e9d8 2300 	ldrd	r2, r3, [r8]
 80029da:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80029de:	f7fd fddb 	bl	8000598 <__aeabi_f2d>
 80029e2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80029e6:	f7fd fc79 	bl	80002dc <__adddf3>
      gyro_sum[j] += gyro[j];
 80029ea:	9b04      	ldr	r3, [sp, #16]
      acc_sum[j] += acc[j];
 80029ec:	e8e8 0102 	strd	r0, r1, [r8], #8
      gyro_sum[j] += gyro[j];
 80029f0:	f853 0b04 	ldr.w	r0, [r3], #4
 80029f4:	9304      	str	r3, [sp, #16]
 80029f6:	e9d9 2300 	ldrd	r2, r3, [r9]
 80029fa:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80029fe:	f7fd fdcb 	bl	8000598 <__aeabi_f2d>
 8002a02:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002a06:	f7fd fc69 	bl	80002dc <__adddf3>
 8002a0a:	4602      	mov	r2, r0
 8002a0c:	460b      	mov	r3, r1
 8002a0e:	e8e9 2302 	strd	r2, r3, [r9], #8
      gyro_ave[j][0] = gyro_sum[j] / cal_len;
 8002a12:	ec53 2b18 	vmov	r2, r3, d8
 8002a16:	f7fd fe17 	bl	8000648 <__aeabi_dmul>
        gyro_ave[j][i] = gyro_ave[j][i - 1];
 8002a1a:	e954 2304 	ldrd	r2, r3, [r4, #-16]
 8002a1e:	e944 2302 	strd	r2, r3, [r4, #-8]
 8002a22:	e954 2306 	ldrd	r2, r3, [r4, #-24]
 8002a26:	e944 2304 	strd	r2, r3, [r4, #-16]
 8002a2a:	e954 2308 	ldrd	r2, r3, [r4, #-32]
 8002a2e:	e944 2306 	strd	r2, r3, [r4, #-24]
 8002a32:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
 8002a36:	e944 2308 	strd	r2, r3, [r4, #-32]
 8002a3a:	e954 230c 	ldrd	r2, r3, [r4, #-48]	; 0x30
 8002a3e:	e944 230a 	strd	r2, r3, [r4, #-40]	; 0x28
 8002a42:	e954 230e 	ldrd	r2, r3, [r4, #-56]	; 0x38
 8002a46:	e944 230c 	strd	r2, r3, [r4, #-48]	; 0x30
 8002a4a:	e954 2310 	ldrd	r2, r3, [r4, #-64]	; 0x40
 8002a4e:	e944 230e 	strd	r2, r3, [r4, #-56]	; 0x38
 8002a52:	e954 2312 	ldrd	r2, r3, [r4, #-72]	; 0x48
 8002a56:	e944 2310 	strd	r2, r3, [r4, #-64]	; 0x40
    for (j = 0; j < 3; j++) {
 8002a5a:	ab10      	add	r3, sp, #64	; 0x40
 8002a5c:	4598      	cmp	r8, r3
      gyro_ave[j][0] = gyro_sum[j] / cal_len;
 8002a5e:	e944 0114 	strd	r0, r1, [r4, #-80]	; 0x50
        gyro_ave[j][i] = gyro_ave[j][i - 1];
 8002a62:	e944 0112 	strd	r0, r1, [r4, #-72]	; 0x48
    for (j = 0; j < 3; j++) {
 8002a66:	f47f af5f 	bne.w	8002928 <ICM20602_IMU_calibration2+0x68>
    cal_len++;
 8002a6a:	9c05      	ldr	r4, [sp, #20]
    if ((fabs(gyro_ave[2][9] - gyro_ave[2][0]) < SHRINK_ERROR) && cal_len > 1000) {
 8002a6c:	e9dd 233e 	ldrd	r2, r3, [sp, #248]	; 0xf8
 8002a70:	e9dd 0150 	ldrd	r0, r1, [sp, #320]	; 0x140
    cal_len++;
 8002a74:	3401      	adds	r4, #1
 8002a76:	9405      	str	r4, [sp, #20]
    if ((fabs(gyro_ave[2][9] - gyro_ave[2][0]) < SHRINK_ERROR) && cal_len > 1000) {
 8002a78:	f7fd fc2e 	bl	80002d8 <__aeabi_dsub>
 8002a7c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8002a80:	9307      	str	r3, [sp, #28]
 8002a82:	9006      	str	r0, [sp, #24]
 8002a84:	a342      	add	r3, pc, #264	; (adr r3, 8002b90 <ICM20602_IMU_calibration2+0x2d0>)
 8002a86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a8a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002a8e:	f7fe f84d 	bl	8000b2c <__aeabi_dcmplt>
 8002a92:	2800      	cmp	r0, #0
 8002a94:	d05f      	beq.n	8002b56 <ICM20602_IMU_calibration2+0x296>
 8002a96:	f5b4 7f7a 	cmp.w	r4, #1000	; 0x3e8
 8002a9a:	f77f af2f 	ble.w	80028fc <ICM20602_IMU_calibration2+0x3c>
  printf("length = %d\n", cal_len);
 8002a9e:	4621      	mov	r1, r4
 8002aa0:	4842      	ldr	r0, [pc, #264]	; (8002bac <ICM20602_IMU_calibration2+0x2ec>)
 8002aa2:	f008 ff33 	bl	800b90c <iprintf>
  printf("Gyro Yaw %+8.6f ", fabs(gyro_ave[2][9] - gyro_ave[2][0]));
 8002aa6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8002aaa:	4841      	ldr	r0, [pc, #260]	; (8002bb0 <ICM20602_IMU_calibration2+0x2f0>)
 8002aac:	f008 ff2e 	bl	800b90c <iprintf>
  if (cal_len == 5000 || cal_len == 1001) {
 8002ab0:	f241 3388 	movw	r3, #5000	; 0x1388
 8002ab4:	429c      	cmp	r4, r3
 8002ab6:	4646      	mov	r6, r8
 8002ab8:	d05b      	beq.n	8002b72 <ICM20602_IMU_calibration2+0x2b2>
 8002aba:	f240 33e9 	movw	r3, #1001	; 0x3e9
 8002abe:	429c      	cmp	r4, r3
 8002ac0:	d057      	beq.n	8002b72 <ICM20602_IMU_calibration2+0x2b2>
    acc_off[j] = acc_sum[j] / cal_len;
 8002ac2:	9805      	ldr	r0, [sp, #20]
 8002ac4:	4f3b      	ldr	r7, [pc, #236]	; (8002bb4 <ICM20602_IMU_calibration2+0x2f4>)
    gyro_off[j] = gyro_sum[j] / cal_len;
 8002ac6:	f8df 80fc 	ldr.w	r8, [pc, #252]	; 8002bc4 <ICM20602_IMU_calibration2+0x304>
    acc_off[j] = acc_sum[j] / cal_len;
 8002aca:	f7fd fd53 	bl	8000574 <__aeabi_i2d>
 8002ace:	4602      	mov	r2, r0
 8002ad0:	460b      	mov	r3, r1
 8002ad2:	2000      	movs	r0, #0
 8002ad4:	4932      	ldr	r1, [pc, #200]	; (8002ba0 <ICM20602_IMU_calibration2+0x2e0>)
 8002ad6:	f7fd fee1 	bl	800089c <__aeabi_ddiv>
 8002ada:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8002ade:	4604      	mov	r4, r0
 8002ae0:	460d      	mov	r5, r1
 8002ae2:	f7fd fdb1 	bl	8000648 <__aeabi_dmul>
 8002ae6:	f7fe f8a7 	bl	8000c38 <__aeabi_d2f>
    gyro_off[j] = gyro_sum[j] / cal_len;
 8002aea:	e9d6 2300 	ldrd	r2, r3, [r6]
    acc_off[j] = acc_sum[j] / cal_len;
 8002aee:	6038      	str	r0, [r7, #0]
    gyro_off[j] = gyro_sum[j] / cal_len;
 8002af0:	4629      	mov	r1, r5
 8002af2:	4620      	mov	r0, r4
 8002af4:	f7fd fda8 	bl	8000648 <__aeabi_dmul>
 8002af8:	f7fe f89e 	bl	8000c38 <__aeabi_d2f>
    acc_off[j] = acc_sum[j] / cal_len;
 8002afc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    gyro_off[j] = gyro_sum[j] / cal_len;
 8002b00:	f8c8 0000 	str.w	r0, [r8]
    acc_off[j] = acc_sum[j] / cal_len;
 8002b04:	4629      	mov	r1, r5
 8002b06:	4620      	mov	r0, r4
 8002b08:	f7fd fd9e 	bl	8000648 <__aeabi_dmul>
 8002b0c:	f7fe f894 	bl	8000c38 <__aeabi_d2f>
    gyro_off[j] = gyro_sum[j] / cal_len;
 8002b10:	e9d6 2302 	ldrd	r2, r3, [r6, #8]
    acc_off[j] = acc_sum[j] / cal_len;
 8002b14:	6078      	str	r0, [r7, #4]
    gyro_off[j] = gyro_sum[j] / cal_len;
 8002b16:	4629      	mov	r1, r5
 8002b18:	4620      	mov	r0, r4
 8002b1a:	f7fd fd95 	bl	8000648 <__aeabi_dmul>
 8002b1e:	f7fe f88b 	bl	8000c38 <__aeabi_d2f>
    acc_off[j] = acc_sum[j] / cal_len;
 8002b22:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
    gyro_off[j] = gyro_sum[j] / cal_len;
 8002b26:	f8c8 0004 	str.w	r0, [r8, #4]
    acc_off[j] = acc_sum[j] / cal_len;
 8002b2a:	4629      	mov	r1, r5
 8002b2c:	4620      	mov	r0, r4
 8002b2e:	f7fd fd8b 	bl	8000648 <__aeabi_dmul>
 8002b32:	f7fe f881 	bl	8000c38 <__aeabi_d2f>
    gyro_off[j] = gyro_sum[j] / cal_len;
 8002b36:	e9d6 2304 	ldrd	r2, r3, [r6, #16]
    acc_off[j] = acc_sum[j] / cal_len;
 8002b3a:	60b8      	str	r0, [r7, #8]
    gyro_off[j] = gyro_sum[j] / cal_len;
 8002b3c:	4629      	mov	r1, r5
 8002b3e:	4620      	mov	r0, r4
 8002b40:	f7fd fd82 	bl	8000648 <__aeabi_dmul>
 8002b44:	f7fe f878 	bl	8000c38 <__aeabi_d2f>
 8002b48:	f8c8 0008 	str.w	r0, [r8, #8]
}
 8002b4c:	b053      	add	sp, #332	; 0x14c
 8002b4e:	ecbd 8b02 	vpop	{d8}
 8002b52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  while (cal_len < 5000.0) {
 8002b56:	f241 3388 	movw	r3, #5000	; 0x1388
 8002b5a:	429c      	cmp	r4, r3
 8002b5c:	f47f aece 	bne.w	80028fc <ICM20602_IMU_calibration2+0x3c>
  printf("length = %d\n", cal_len);
 8002b60:	9905      	ldr	r1, [sp, #20]
 8002b62:	4812      	ldr	r0, [pc, #72]	; (8002bac <ICM20602_IMU_calibration2+0x2ec>)
 8002b64:	f008 fed2 	bl	800b90c <iprintf>
  printf("Gyro Yaw %+8.6f ", fabs(gyro_ave[2][9] - gyro_ave[2][0]));
 8002b68:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8002b6c:	4810      	ldr	r0, [pc, #64]	; (8002bb0 <ICM20602_IMU_calibration2+0x2f0>)
 8002b6e:	f008 fecd 	bl	800b90c <iprintf>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002b72:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002b76:	4910      	ldr	r1, [pc, #64]	; (8002bb8 <ICM20602_IMU_calibration2+0x2f8>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002b78:	4b10      	ldr	r3, [pc, #64]	; (8002bbc <ICM20602_IMU_calibration2+0x2fc>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002b7a:	68ca      	ldr	r2, [r1, #12]
 8002b7c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002b80:	4313      	orrs	r3, r2
 8002b82:	60cb      	str	r3, [r1, #12]
 8002b84:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002b88:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8002b8a:	e7fd      	b.n	8002b88 <ICM20602_IMU_calibration2+0x2c8>
 8002b8c:	f3af 8000 	nop.w
 8002b90:	eb1c432d 	.word	0xeb1c432d
 8002b94:	3f1a36e2 	.word	0x3f1a36e2
 8002b98:	0800f018 	.word	0x0800f018
 8002b9c:	20000b70 	.word	0x20000b70
 8002ba0:	3ff00000 	.word	0x3ff00000
 8002ba4:	200005f8 	.word	0x200005f8
 8002ba8:	200005f4 	.word	0x200005f4
 8002bac:	0800f02c 	.word	0x0800f02c
 8002bb0:	0800f03c 	.word	0x0800f03c
 8002bb4:	200005e8 	.word	0x200005e8
 8002bb8:	e000ed00 	.word	0xe000ed00
 8002bbc:	05fa0004 	.word	0x05fa0004
 8002bc0:	200005ac 	.word	0x200005ac
 8002bc4:	20000634 	.word	0x20000634

08002bc8 <HAL_GetTick>:
void send_accutuator_cmd_run();
void send_can_error();
void yawFilter();
void resetLocalSpeedControl();
//void resetAiCmdData();
uint32_t HAL_GetTick(void) { return uwTick; }
 8002bc8:	4b01      	ldr	r3, [pc, #4]	; (8002bd0 <HAL_GetTick+0x8>)
 8002bca:	6818      	ldr	r0, [r3, #0]
 8002bcc:	4770      	bx	lr
 8002bce:	bf00      	nop
 8002bd0:	20000fa8 	.word	0x20000fa8

08002bd4 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void __io_putchar(uint8_t ch) { HAL_UART_Transmit(&hlpuart1, &ch, 1, 1); }
 8002bd4:	b500      	push	{lr}
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	b083      	sub	sp, #12
 8002bda:	4684      	mov	ip, r0
 8002bdc:	461a      	mov	r2, r3
 8002bde:	f10d 0107 	add.w	r1, sp, #7
 8002be2:	4804      	ldr	r0, [pc, #16]	; (8002bf4 <__io_putchar+0x20>)
 8002be4:	f88d c007 	strb.w	ip, [sp, #7]
 8002be8:	f007 feec 	bl	800a9c4 <HAL_UART_Transmit>
 8002bec:	b003      	add	sp, #12
 8002bee:	f85d fb04 	ldr.w	pc, [sp], #4
 8002bf2:	bf00      	nop
 8002bf4:	20000df8 	.word	0x20000df8

08002bf8 <p>:

void p(const char * format, ...)
{
 8002bf8:	b40f      	push	{r0, r1, r2, r3}
 8002bfa:	b530      	push	{r4, r5, lr}
 8002bfc:	b085      	sub	sp, #20
 8002bfe:	ac08      	add	r4, sp, #32
  va_list args;
  va_start(args, format);
  vsprintf(printf_buffer + strlen(printf_buffer), format, args);
 8002c00:	4d08      	ldr	r5, [pc, #32]	; (8002c24 <p+0x2c>)
{
 8002c02:	f854 1b04 	ldr.w	r1, [r4], #4
 8002c06:	9101      	str	r1, [sp, #4]
  vsprintf(printf_buffer + strlen(printf_buffer), format, args);
 8002c08:	4628      	mov	r0, r5
  va_start(args, format);
 8002c0a:	9403      	str	r4, [sp, #12]
  vsprintf(printf_buffer + strlen(printf_buffer), format, args);
 8002c0c:	f7fd fb58 	bl	80002c0 <strlen>
 8002c10:	9901      	ldr	r1, [sp, #4]
 8002c12:	4622      	mov	r2, r4
 8002c14:	4428      	add	r0, r5
 8002c16:	f008 fff7 	bl	800bc08 <vsiprintf>
  va_end(args);
}
 8002c1a:	b005      	add	sp, #20
 8002c1c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002c20:	b004      	add	sp, #16
 8002c22:	4770      	bx	lr
 8002c24:	20000928 	.word	0x20000928

08002c28 <yawFilter>:
{
  return 15 - (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) + (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) << 1) + (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10) << 3) + (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_2) << 2));
}

void yawFilter()
{
 8002c28:	b5f0      	push	{r4, r5, r6, r7, lr}
  // 静止中に一気にvision角度を合わせるやつ
  static uint32_t yaw_angle_update_cnt = 0;
  imu.yaw_angle_diff_integral += fabs(imu.pre_yaw_angle - imu.yaw_angle);
 8002c2a:	4c75      	ldr	r4, [pc, #468]	; (8002e00 <yawFilter+0x1d8>)
  yaw_angle_update_cnt++;
 8002c2c:	4a75      	ldr	r2, [pc, #468]	; (8002e04 <yawFilter+0x1dc>)
  imu.yaw_angle_diff_integral += fabs(imu.pre_yaw_angle - imu.yaw_angle);
 8002c2e:	ed94 0a00 	vldr	s0, [r4]
 8002c32:	edd4 7a01 	vldr	s15, [r4, #4]
 8002c36:	ed94 7a04 	vldr	s14, [r4, #16]
  yaw_angle_update_cnt++;
 8002c3a:	6813      	ldr	r3, [r2, #0]
  imu.yaw_angle_diff_integral += fabs(imu.pre_yaw_angle - imu.yaw_angle);
 8002c3c:	ee77 7ac0 	vsub.f32	s15, s15, s0
{
 8002c40:	ed2d 8b02 	vpush	{d8}
  imu.yaw_angle_diff_integral += fabs(imu.pre_yaw_angle - imu.yaw_angle);
 8002c44:	eef0 7ae7 	vabs.f32	s15, s15
  yaw_angle_update_cnt++;
 8002c48:	3301      	adds	r3, #1
  imu.yaw_angle_diff_integral += fabs(imu.pre_yaw_angle - imu.yaw_angle);
 8002c4a:	ee77 7a87 	vadd.f32	s15, s15, s14
  if (yaw_angle_update_cnt > MAIN_LOOP_CYCLE / 2) {  // 2Hz
 8002c4e:	2bfa      	cmp	r3, #250	; 0xfa
{
 8002c50:	b083      	sub	sp, #12
  imu.yaw_angle_diff_integral += fabs(imu.pre_yaw_angle - imu.yaw_angle);
 8002c52:	edc4 7a04 	vstr	s15, [r4, #16]
  yaw_angle_update_cnt++;
 8002c56:	6013      	str	r3, [r2, #0]
  if (yaw_angle_update_cnt > MAIN_LOOP_CYCLE / 2) {  // 2Hz
 8002c58:	d83a      	bhi.n	8002cd0 <yawFilter+0xa8>
    if (imu.yaw_angle_diff_integral < 1) {
      // 機体が旋回していないとき
      debug.theta_override_flag = true;

      // visionとの角度差があるときにアプデ
      if (connection.connected_ai && !ai_cmd.vision_lost_flag && getAngleDiff(imu.yaw_angle, ai_cmd.global_vision_theta) > 10) {
 8002c5a:	4d6b      	ldr	r5, [pc, #428]	; (8002e08 <yawFilter+0x1e0>)
 8002c5c:	f895 6048 	ldrb.w	r6, [r5, #72]	; 0x48
      debug.theta_override_flag = false;
    }
    imu.yaw_angle_diff_integral = 0;
  }

  imu.pre_yaw_angle_rad = imu.yaw_angle_rad;
 8002c60:	68a3      	ldr	r3, [r4, #8]
  imu.pre_yaw_angle = imu.yaw_angle;
 8002c62:	ed84 0a01 	vstr	s0, [r4, #4]
  imu.pre_yaw_angle_rad = imu.yaw_angle_rad;
 8002c66:	60e3      	str	r3, [r4, #12]

  // vision更新されたときに強制更新するやつ
  if (ai_cmd.vision_lost_flag == false && ai_cmd.pre_vision_lost_flag == true) {
 8002c68:	b916      	cbnz	r6, 8002c70 <yawFilter+0x48>
 8002c6a:	f895 304d 	ldrb.w	r3, [r5, #77]	; 0x4d
 8002c6e:	b9e3      	cbnz	r3, 8002caa <yawFilter+0x82>
    imu.yaw_angle = ai_cmd.global_vision_theta * 180 / M_PI;
  }
  ai_cmd.pre_vision_lost_flag = ai_cmd.vision_lost_flag;

  ICM20602_read_IMU_data((float)1.0 / MAIN_LOOP_CYCLE, &(imu.yaw_angle));
 8002c70:	4863      	ldr	r0, [pc, #396]	; (8002e00 <yawFilter+0x1d8>)
 8002c72:	ed9f 0a66 	vldr	s0, [pc, #408]	; 8002e0c <yawFilter+0x1e4>
  ai_cmd.pre_vision_lost_flag = ai_cmd.vision_lost_flag;
 8002c76:	f885 604d 	strb.w	r6, [r5, #77]	; 0x4d
  ICM20602_read_IMU_data((float)1.0 / MAIN_LOOP_CYCLE, &(imu.yaw_angle));
 8002c7a:	f7ff fcd7 	bl	800262c <ICM20602_read_IMU_data>

  if (sys.main_mode == MAIN_MODE_CMD_DEBUG_MODE) {
 8002c7e:	4b64      	ldr	r3, [pc, #400]	; (8002e10 <yawFilter+0x1e8>)
 8002c80:	7c1b      	ldrb	r3, [r3, #16]
 8002c82:	2b02      	cmp	r3, #2
 8002c84:	d07e      	beq.n	8002d84 <yawFilter+0x15c>
    // デバッグ用、targetへ補正する
    imu.yaw_angle = imu.yaw_angle - (getAngleDiff(imu.yaw_angle * PI / 180.0, ai_cmd.target_theta) * 180.0 / PI) * 0.001;  // 0.001 : gain

  } else if (ai_cmd.vision_lost_flag) {
 8002c86:	f895 3048 	ldrb.w	r3, [r5, #72]	; 0x48
 8002c8a:	b39b      	cbz	r3, 8002cf4 <yawFilter+0xcc>
    imu.yaw_angle = imu.yaw_angle - (getAngleDiff(imu.yaw_angle * PI / 180.0, ai_cmd.target_theta) * 180.0 / PI) * 0.001;  // 0.001 : gain
 8002c8c:	6820      	ldr	r0, [r4, #0]

  } else {
    imu.yaw_angle = imu.yaw_angle - (getAngleDiff(imu.yaw_angle * PI / 180.0, ai_cmd.global_vision_theta) * 180.0 / PI) * 0.001;  // 0.001 : gain
  }

  imu.yaw_angle_rad = imu.yaw_angle * M_PI / 180;
 8002c8e:	f7fd fc83 	bl	8000598 <__aeabi_f2d>
 8002c92:	a353      	add	r3, pc, #332	; (adr r3, 8002de0 <yawFilter+0x1b8>)
 8002c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c98:	f7fd fcd6 	bl	8000648 <__aeabi_dmul>
 8002c9c:	f7fd ffcc 	bl	8000c38 <__aeabi_d2f>
 8002ca0:	60a0      	str	r0, [r4, #8]
}
 8002ca2:	b003      	add	sp, #12
 8002ca4:	ecbd 8b02 	vpop	{d8}
 8002ca8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    imu.yaw_angle = ai_cmd.global_vision_theta * 180 / M_PI;
 8002caa:	ed95 7a01 	vldr	s14, [r5, #4]
 8002cae:	eddf 7a59 	vldr	s15, [pc, #356]	; 8002e14 <yawFilter+0x1ec>
 8002cb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cb6:	ee17 0a90 	vmov	r0, s15
 8002cba:	f7fd fc6d 	bl	8000598 <__aeabi_f2d>
 8002cbe:	a34a      	add	r3, pc, #296	; (adr r3, 8002de8 <yawFilter+0x1c0>)
 8002cc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cc4:	f7fd fcc0 	bl	8000648 <__aeabi_dmul>
 8002cc8:	f7fd ffb6 	bl	8000c38 <__aeabi_d2f>
 8002ccc:	6020      	str	r0, [r4, #0]
 8002cce:	e7cf      	b.n	8002c70 <yawFilter+0x48>
    if (imu.yaw_angle_diff_integral < 1) {
 8002cd0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002cd4:	eef4 7ac7 	vcmpe.f32	s15, s14
    yaw_angle_update_cnt = 0;
 8002cd8:	2300      	movs	r3, #0
    if (imu.yaw_angle_diff_integral < 1) {
 8002cda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    yaw_angle_update_cnt = 0;
 8002cde:	6013      	str	r3, [r2, #0]
    if (imu.yaw_angle_diff_integral < 1) {
 8002ce0:	d43d      	bmi.n	8002d5e <yawFilter+0x136>
      if (connection.connected_ai && !ai_cmd.vision_lost_flag && getAngleDiff(imu.yaw_angle, ai_cmd.global_vision_theta) > 10) {
 8002ce2:	4d49      	ldr	r5, [pc, #292]	; (8002e08 <yawFilter+0x1e0>)
      debug.theta_override_flag = false;
 8002ce4:	4a4c      	ldr	r2, [pc, #304]	; (8002e18 <yawFilter+0x1f0>)
      if (connection.connected_ai && !ai_cmd.vision_lost_flag && getAngleDiff(imu.yaw_angle, ai_cmd.global_vision_theta) > 10) {
 8002ce6:	f895 6048 	ldrb.w	r6, [r5, #72]	; 0x48
      debug.theta_override_flag = false;
 8002cea:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
    imu.yaw_angle_diff_integral = 0;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	6123      	str	r3, [r4, #16]
 8002cf2:	e7b5      	b.n	8002c60 <yawFilter+0x38>
    imu.yaw_angle = imu.yaw_angle - (getAngleDiff(imu.yaw_angle * PI / 180.0, ai_cmd.global_vision_theta) * 180.0 / PI) * 0.001;  // 0.001 : gain
 8002cf4:	ed94 8a00 	vldr	s16, [r4]
 8002cf8:	eddf 7a48 	vldr	s15, [pc, #288]	; 8002e1c <yawFilter+0x1f4>
 8002cfc:	edd5 0a01 	vldr	s1, [r5, #4]
 8002d00:	edcd 0a01 	vstr	s1, [sp, #4]
 8002d04:	ee68 7a27 	vmul.f32	s15, s16, s15
 8002d08:	ee17 0a90 	vmov	r0, s15
 8002d0c:	f7fd fc44 	bl	8000598 <__aeabi_f2d>
 8002d10:	a337      	add	r3, pc, #220	; (adr r3, 8002df0 <yawFilter+0x1c8>)
 8002d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d16:	f7fd fc97 	bl	8000648 <__aeabi_dmul>
 8002d1a:	f7fd ff8d 	bl	8000c38 <__aeabi_d2f>
 8002d1e:	eddd 0a01 	vldr	s1, [sp, #4]
 8002d22:	ee00 0a10 	vmov	s0, r0
 8002d26:	f003 f93f 	bl	8005fa8 <getAngleDiff>
 8002d2a:	ee18 0a10 	vmov	r0, s16
 8002d2e:	ee10 5a10 	vmov	r5, s0
 8002d32:	f7fd fc31 	bl	8000598 <__aeabi_f2d>
 8002d36:	4606      	mov	r6, r0
 8002d38:	4628      	mov	r0, r5
 8002d3a:	460f      	mov	r7, r1
 8002d3c:	f7fd fc2c 	bl	8000598 <__aeabi_f2d>
 8002d40:	a32d      	add	r3, pc, #180	; (adr r3, 8002df8 <yawFilter+0x1d0>)
 8002d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d46:	f7fd fc7f 	bl	8000648 <__aeabi_dmul>
 8002d4a:	4602      	mov	r2, r0
 8002d4c:	460b      	mov	r3, r1
 8002d4e:	4630      	mov	r0, r6
 8002d50:	4639      	mov	r1, r7
 8002d52:	f7fd fac1 	bl	80002d8 <__aeabi_dsub>
 8002d56:	f7fd ff6f 	bl	8000c38 <__aeabi_d2f>
 8002d5a:	6020      	str	r0, [r4, #0]
 8002d5c:	e797      	b.n	8002c8e <yawFilter+0x66>
      if (connection.connected_ai && !ai_cmd.vision_lost_flag && getAngleDiff(imu.yaw_angle, ai_cmd.global_vision_theta) > 10) {
 8002d5e:	4b30      	ldr	r3, [pc, #192]	; (8002e20 <yawFilter+0x1f8>)
      debug.theta_override_flag = true;
 8002d60:	4a2d      	ldr	r2, [pc, #180]	; (8002e18 <yawFilter+0x1f0>)
      if (connection.connected_ai && !ai_cmd.vision_lost_flag && getAngleDiff(imu.yaw_angle, ai_cmd.global_vision_theta) > 10) {
 8002d62:	4d29      	ldr	r5, [pc, #164]	; (8002e08 <yawFilter+0x1e0>)
 8002d64:	781b      	ldrb	r3, [r3, #0]
 8002d66:	f895 6048 	ldrb.w	r6, [r5, #72]	; 0x48
      debug.theta_override_flag = true;
 8002d6a:	2101      	movs	r1, #1
 8002d6c:	f882 1032 	strb.w	r1, [r2, #50]	; 0x32
      if (connection.connected_ai && !ai_cmd.vision_lost_flag && getAngleDiff(imu.yaw_angle, ai_cmd.global_vision_theta) > 10) {
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d0bc      	beq.n	8002cee <yawFilter+0xc6>
 8002d74:	b16e      	cbz	r6, 8002d92 <yawFilter+0x16a>
  imu.pre_yaw_angle_rad = imu.yaw_angle_rad;
 8002d76:	68a3      	ldr	r3, [r4, #8]
 8002d78:	60e3      	str	r3, [r4, #12]
    imu.yaw_angle_diff_integral = 0;
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	6122      	str	r2, [r4, #16]
  imu.pre_yaw_angle = imu.yaw_angle;
 8002d7e:	ed84 0a01 	vstr	s0, [r4, #4]
  if (ai_cmd.vision_lost_flag == false && ai_cmd.pre_vision_lost_flag == true) {
 8002d82:	e775      	b.n	8002c70 <yawFilter+0x48>
    imu.yaw_angle = imu.yaw_angle - (getAngleDiff(imu.yaw_angle * PI / 180.0, ai_cmd.target_theta) * 180.0 / PI) * 0.001;  // 0.001 : gain
 8002d84:	ed94 8a00 	vldr	s16, [r4]
 8002d88:	eddf 7a24 	vldr	s15, [pc, #144]	; 8002e1c <yawFilter+0x1f4>
 8002d8c:	edd5 0a00 	vldr	s1, [r5]
 8002d90:	e7b6      	b.n	8002d00 <yawFilter+0xd8>
      if (connection.connected_ai && !ai_cmd.vision_lost_flag && getAngleDiff(imu.yaw_angle, ai_cmd.global_vision_theta) > 10) {
 8002d92:	edd5 0a01 	vldr	s1, [r5, #4]
 8002d96:	f003 f907 	bl	8005fa8 <getAngleDiff>
 8002d9a:	eef2 7a04 	vmov.f32	s15, #36	; 0x41200000  10.0
 8002d9e:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8002da2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002da6:	dc04      	bgt.n	8002db2 <yawFilter+0x18a>
  imu.pre_yaw_angle = imu.yaw_angle;
 8002da8:	ed94 0a00 	vldr	s0, [r4]
  if (ai_cmd.vision_lost_flag == false && ai_cmd.pre_vision_lost_flag == true) {
 8002dac:	f895 6048 	ldrb.w	r6, [r5, #72]	; 0x48
 8002db0:	e79d      	b.n	8002cee <yawFilter+0xc6>
        imu.yaw_angle = ai_cmd.global_vision_theta * 180 / M_PI;
 8002db2:	ed95 7a01 	vldr	s14, [r5, #4]
 8002db6:	eddf 7a17 	vldr	s15, [pc, #92]	; 8002e14 <yawFilter+0x1ec>
 8002dba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002dbe:	ee17 0a90 	vmov	r0, s15
 8002dc2:	f7fd fbe9 	bl	8000598 <__aeabi_f2d>
 8002dc6:	a308      	add	r3, pc, #32	; (adr r3, 8002de8 <yawFilter+0x1c0>)
 8002dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dcc:	f7fd fc3c 	bl	8000648 <__aeabi_dmul>
 8002dd0:	f7fd ff32 	bl	8000c38 <__aeabi_d2f>
  if (ai_cmd.vision_lost_flag == false && ai_cmd.pre_vision_lost_flag == true) {
 8002dd4:	f895 6048 	ldrb.w	r6, [r5, #72]	; 0x48
        imu.yaw_angle = ai_cmd.global_vision_theta * 180 / M_PI;
 8002dd8:	6020      	str	r0, [r4, #0]
 8002dda:	ee00 0a10 	vmov	s0, r0
 8002dde:	e786      	b.n	8002cee <yawFilter+0xc6>
 8002de0:	a2529d39 	.word	0xa2529d39
 8002de4:	3f91df46 	.word	0x3f91df46
 8002de8:	6dc9c883 	.word	0x6dc9c883
 8002dec:	3fd45f30 	.word	0x3fd45f30
 8002df0:	16c16c17 	.word	0x16c16c17
 8002df4:	3f76c16c 	.word	0x3f76c16c
 8002df8:	48b81fe5 	.word	0x48b81fe5
 8002dfc:	3fad55df 	.word	0x3fad55df
 8002e00:	200007d8 	.word	0x200007d8
 8002e04:	20000b6c 	.word	0x20000b6c
 8002e08:	2000065c 	.word	0x2000065c
 8002e0c:	3b03126f 	.word	0x3b03126f
 8002e10:	20000b20 	.word	0x20000b20
 8002e14:	43340000 	.word	0x43340000
 8002e18:	20000794 	.word	0x20000794
 8002e1c:	40490fdb 	.word	0x40490fdb
 8002e20:	2000073c 	.word	0x2000073c

08002e24 <speed_control>:
  }
  //output.omega = 0;
}

void speed_control()
{
 8002e24:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  static float diff_local[2] = {0, 0};

  target.local_velocity[0] = target.velocity[0];
 8002e28:	4cde      	ldr	r4, [pc, #888]	; (80031a4 <speed_control+0x380>)
  target.local_velocity[1] = target.velocity[1];

  // 500Hz, m/s -> m / cycle
  for (int i = 0; i < 2; i++) {
    // 加速度制限
    output.accel_limit[i] = ACCEL_LIMIT / MAIN_LOOP_CYCLE;
 8002e2a:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 80031cc <speed_control+0x3a8>
    if (target.local_velocity[i] < target.local_velocity_current[i] && i == 0) {  // バック時だけ加速度制限変更
 8002e2e:	edd4 7a06 	vldr	s15, [r4, #24]
    output.accel_limit[i] = ACCEL_LIMIT / MAIN_LOOP_CYCLE;
 8002e32:	4bdd      	ldr	r3, [pc, #884]	; (80031a8 <speed_control+0x384>)
 8002e34:	f8ca 3014 	str.w	r3, [sl, #20]
{
 8002e38:	ed2d 8b0a 	vpush	{d8-d12}
  target.local_velocity[0] = target.velocity[0];
 8002e3c:	ed94 8a02 	vldr	s16, [r4, #8]
  target.local_velocity[1] = target.velocity[1];
 8002e40:	edd4 8a03 	vldr	s17, [r4, #12]
  target.local_velocity[0] = target.velocity[0];
 8002e44:	ed84 8a04 	vstr	s16, [r4, #16]
    if (target.local_velocity[i] < target.local_velocity_current[i] && i == 0) {  // バック時だけ加速度制限変更
 8002e48:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8002e4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      output.accel_limit[i] = ACCEL_LIMIT_BACK / MAIN_LOOP_CYCLE;
    }

    // 減速方向は摩擦を使えるので制動力上げる
    if (fabs(target.local_velocity[i]) < fabs(target.local_velocity_current[i])) {
 8002e50:	eeb0 7ac8 	vabs.f32	s14, s16
 8002e54:	eef0 6ae7 	vabs.f32	s13, s15
      output.accel_limit[i] = ACCEL_LIMIT_BACK / MAIN_LOOP_CYCLE;
 8002e58:	bf44      	itt	mi
 8002e5a:	4bd4      	ldrmi	r3, [pc, #848]	; (80031ac <speed_control+0x388>)
 8002e5c:	f8ca 3014 	strmi.w	r3, [sl, #20]
    if (fabs(target.local_velocity[i]) < fabs(target.local_velocity_current[i])) {
 8002e60:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8002e64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  target.local_velocity[1] = target.velocity[1];
 8002e68:	edc4 8a05 	vstr	s17, [r4, #20]
    if (fabs(target.local_velocity[i]) < fabs(target.local_velocity_current[i])) {
 8002e6c:	d505      	bpl.n	8002e7a <speed_control+0x56>
      output.accel_limit[i] *= 2;
 8002e6e:	ed9a 7a05 	vldr	s14, [sl, #20]
 8002e72:	ee37 7a07 	vadd.f32	s14, s14, s14
 8002e76:	ed8a 7a05 	vstr	s14, [sl, #20]

    // 目標移動位置を追い越してしまっている場合、目標移動位置側を追従させる。
    // 速度ではないのはノイズが多いから
    // ノイズ対策であまりodom情報でアップデートはできないが、最大加速度側を増やして追従する
    // local_velocityに対して追従するlocal_velocity_currentの追従を早める
    if (diff_local[i] > 0 && target.local_velocity[i] > 0) {
 8002e7a:	4bcd      	ldr	r3, [pc, #820]	; (80031b0 <speed_control+0x38c>)
 8002e7c:	ed93 7a00 	vldr	s14, [r3]
 8002e80:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8002e84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e88:	dd0c      	ble.n	8002ea4 <speed_control+0x80>
 8002e8a:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8002e8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e92:	dd07      	ble.n	8002ea4 <speed_control+0x80>
      output.accel_limit[i] *= 5;
 8002e94:	edda 6a05 	vldr	s13, [sl, #20]
 8002e98:	eeb1 6a04 	vmov.f32	s12, #20	; 0x40a00000  5.0
 8002e9c:	ee66 6a86 	vmul.f32	s13, s13, s12
 8002ea0:	edca 6a05 	vstr	s13, [sl, #20]
    }
    if (diff_local[i] < 0 && target.local_velocity[i] < 0) {
 8002ea4:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8002ea8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eac:	f100 81b2 	bmi.w	8003214 <speed_control+0x3f0>
      output.accel_limit[i] = 0;
      //output.local_velocity_current[i] = 0;
    }*/

    // 加速度→速度変換
    if (target.local_velocity[i] >= target.local_velocity_current[i]) {
 8002eb0:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8002eb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      if (target.local_velocity_current[i] + output.accel_limit[i] > target.local_velocity[i]) {
 8002eb8:	ed9a 7a05 	vldr	s14, [sl, #20]
    if (target.local_velocity[i] >= target.local_velocity_current[i]) {
 8002ebc:	f280 818a 	bge.w	80031d4 <speed_control+0x3b0>
        target.local_velocity_current[i] = target.local_velocity[i];
      } else {
        target.local_velocity_current[i] += output.accel_limit[i];
      }
    } else {
      if (target.local_velocity_current[i] - output.accel_limit[i] < target.local_velocity[i]) {
 8002ec0:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8002ec4:	eeb4 8ac7 	vcmpe.f32	s16, s14
 8002ec8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ecc:	f340 8151 	ble.w	8003172 <speed_control+0x34e>
    if (target.local_velocity[i] < target.local_velocity_current[i] && i == 0) {  // バック時だけ加速度制限変更
 8002ed0:	ee18 0a10 	vmov	r0, s16
 8002ed4:	edd4 7a07 	vldr	s15, [r4, #28]
    output.accel_limit[i] = ACCEL_LIMIT / MAIN_LOOP_CYCLE;
 8002ed8:	4bb3      	ldr	r3, [pc, #716]	; (80031a8 <speed_control+0x384>)
        target.local_velocity_current[i] += output.accel_limit[i];
 8002eda:	61a0      	str	r0, [r4, #24]
    if (fabs(target.local_velocity[i]) < fabs(target.local_velocity_current[i])) {
 8002edc:	eeb0 7ae8 	vabs.f32	s14, s17
 8002ee0:	eef0 6ae7 	vabs.f32	s13, s15
 8002ee4:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8002ee8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    output.accel_limit[i] = ACCEL_LIMIT / MAIN_LOOP_CYCLE;
 8002eec:	f8ca 3018 	str.w	r3, [sl, #24]
    if (fabs(target.local_velocity[i]) < fabs(target.local_velocity_current[i])) {
 8002ef0:	d505      	bpl.n	8002efe <speed_control+0xda>
      output.accel_limit[i] *= 2;
 8002ef2:	ed9a 7a06 	vldr	s14, [sl, #24]
 8002ef6:	ee37 7a07 	vadd.f32	s14, s14, s14
 8002efa:	ed8a 7a06 	vstr	s14, [sl, #24]
    if (diff_local[i] > 0 && target.local_velocity[i] > 0) {
 8002efe:	4bac      	ldr	r3, [pc, #688]	; (80031b0 <speed_control+0x38c>)
 8002f00:	ed93 7a01 	vldr	s14, [r3, #4]
 8002f04:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8002f08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f0c:	dd0c      	ble.n	8002f28 <speed_control+0x104>
 8002f0e:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8002f12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f16:	dd07      	ble.n	8002f28 <speed_control+0x104>
      output.accel_limit[i] *= 5;
 8002f18:	edda 6a06 	vldr	s13, [sl, #24]
 8002f1c:	eeb1 6a04 	vmov.f32	s12, #20	; 0x40a00000  5.0
 8002f20:	ee66 6a86 	vmul.f32	s13, s13, s12
 8002f24:	edca 6a06 	vstr	s13, [sl, #24]
    if (diff_local[i] < 0 && target.local_velocity[i] < 0) {
 8002f28:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8002f2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f30:	f100 817f 	bmi.w	8003232 <speed_control+0x40e>
    if (target.local_velocity[i] >= target.local_velocity_current[i]) {
 8002f34:	eef4 8ae7 	vcmpe.f32	s17, s15
 8002f38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      if (target.local_velocity_current[i] + output.accel_limit[i] > target.local_velocity[i]) {
 8002f3c:	ed9a 7a06 	vldr	s14, [sl, #24]
    if (target.local_velocity[i] >= target.local_velocity_current[i]) {
 8002f40:	f2c0 8157 	blt.w	80031f2 <speed_control+0x3ce>
      if (target.local_velocity_current[i] + output.accel_limit[i] > target.local_velocity[i]) {
 8002f44:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002f48:	eef4 8ac7 	vcmpe.f32	s17, s14
 8002f4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f50:	f100 815d 	bmi.w	800320e <speed_control+0x3ea>
        target.local_velocity_current[i] += output.accel_limit[i];
 8002f54:	ed9a 7a06 	vldr	s14, [sl, #24]
 8002f58:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002f5c:	ee17 6a90 	vmov	r6, s15
 8002f60:	61e6      	str	r6, [r4, #28]
      }
    }
  }

  // ローカル→グローバル座標系
  output.local_velocity_current[0] = target.local_velocity_current[0] * cos(imu.yaw_angle_rad) - target.local_velocity_current[1] * sin(imu.yaw_angle_rad);
 8002f62:	f7fd fb19 	bl	8000598 <__aeabi_f2d>
 8002f66:	4b93      	ldr	r3, [pc, #588]	; (80031b4 <speed_control+0x390>)
  // ここから位置制御
  for (int i = 0; i < 2; i++) {
    // targetとodomの差分に上限をつける(吹っ飛び対策)
    // 出力が上限に張り付いたら、出力制限でそれ以上の加速度は出しようがないのでそれに合わせる
    float odom_diff_max = (float)OUTPUT_XY_LIMIT / OMNI_OUTPUT_GAIN_KP;
    if (target.position[i] - omni.odom[i] > odom_diff_max) {
 8002f68:	f8df b264 	ldr.w	fp, [pc, #612]	; 80031d0 <speed_control+0x3ac>
  output.local_velocity_current[0] = target.local_velocity_current[0] * cos(imu.yaw_angle_rad) - target.local_velocity_current[1] * sin(imu.yaw_angle_rad);
 8002f6c:	689d      	ldr	r5, [r3, #8]
 8002f6e:	4680      	mov	r8, r0
 8002f70:	4628      	mov	r0, r5
 8002f72:	4689      	mov	r9, r1
 8002f74:	f7fd fb10 	bl	8000598 <__aeabi_f2d>
 8002f78:	ec41 0b10 	vmov	d0, r0, r1
 8002f7c:	ec41 0b19 	vmov	d9, r0, r1
 8002f80:	f00a febe 	bl	800dd00 <cos>
 8002f84:	4630      	mov	r0, r6
 8002f86:	eeb0 aa40 	vmov.f32	s20, s0
 8002f8a:	eef0 aa60 	vmov.f32	s21, s1
 8002f8e:	f7fd fb03 	bl	8000598 <__aeabi_f2d>
 8002f92:	eeb0 0a49 	vmov.f32	s0, s18
 8002f96:	eef0 0a69 	vmov.f32	s1, s19
 8002f9a:	4606      	mov	r6, r0
 8002f9c:	460f      	mov	r7, r1
 8002f9e:	f00a ff03 	bl	800dda8 <sin>
 8002fa2:	ec53 2b1a 	vmov	r2, r3, d10
 8002fa6:	eeb0 9a40 	vmov.f32	s18, s0
 8002faa:	eef0 9a60 	vmov.f32	s19, s1
 8002fae:	4640      	mov	r0, r8
 8002fb0:	4649      	mov	r1, r9
 8002fb2:	eeb0 ca40 	vmov.f32	s24, s0
 8002fb6:	eef0 ca60 	vmov.f32	s25, s1
 8002fba:	f7fd fb45 	bl	8000648 <__aeabi_dmul>
 8002fbe:	ec53 2b19 	vmov	r2, r3, d9
 8002fc2:	ec41 0b1b 	vmov	d11, r0, r1
 8002fc6:	4630      	mov	r0, r6
 8002fc8:	4639      	mov	r1, r7
 8002fca:	f7fd fb3d 	bl	8000648 <__aeabi_dmul>
 8002fce:	4602      	mov	r2, r0
 8002fd0:	460b      	mov	r3, r1
 8002fd2:	ec51 0b1b 	vmov	r0, r1, d11
 8002fd6:	f7fd f97f 	bl	80002d8 <__aeabi_dsub>
 8002fda:	f7fd fe2d 	bl	8000c38 <__aeabi_d2f>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	f8ca 3008 	str.w	r3, [sl, #8]
  output.local_velocity_current[1] = target.local_velocity_current[0] * sin(imu.yaw_angle_rad) + target.local_velocity_current[1] * cos(imu.yaw_angle_rad);
 8002fe4:	4640      	mov	r0, r8
 8002fe6:	ec53 2b19 	vmov	r2, r3, d9
 8002fea:	4649      	mov	r1, r9
 8002fec:	f7fd fb2c 	bl	8000648 <__aeabi_dmul>
 8002ff0:	4632      	mov	r2, r6
 8002ff2:	463b      	mov	r3, r7
 8002ff4:	4606      	mov	r6, r0
 8002ff6:	460f      	mov	r7, r1
 8002ff8:	ec51 0b1a 	vmov	r0, r1, d10
 8002ffc:	f7fd fb24 	bl	8000648 <__aeabi_dmul>
 8003000:	4602      	mov	r2, r0
 8003002:	460b      	mov	r3, r1
 8003004:	4630      	mov	r0, r6
 8003006:	4639      	mov	r1, r7
 8003008:	f7fd f968 	bl	80002dc <__adddf3>
 800300c:	f7fd fe14 	bl	8000c38 <__aeabi_d2f>
 8003010:	f8ca 000c 	str.w	r0, [sl, #12]
  target.position[0] += output.local_velocity_current[0] / MAIN_LOOP_CYCLE;  // speed to position
 8003014:	eddf 7a68 	vldr	s15, [pc, #416]	; 80031b8 <speed_control+0x394>
 8003018:	ed9a 7a02 	vldr	s14, [sl, #8]
 800301c:	edd4 6a00 	vldr	s13, [r4]
  target.position[1] += output.local_velocity_current[1] / MAIN_LOOP_CYCLE;  // speed to position
 8003020:	edda 5a03 	vldr	s11, [sl, #12]
    if (target.position[i] - omni.odom[i] > odom_diff_max) {
 8003024:	ed9b 6a06 	vldr	s12, [fp, #24]
  target.position[0] += output.local_velocity_current[0] / MAIN_LOOP_CYCLE;  // speed to position
 8003028:	eee7 6a27 	vfma.f32	s13, s14, s15
  target.position[1] += output.local_velocity_current[1] / MAIN_LOOP_CYCLE;  // speed to position
 800302c:	ed94 7a01 	vldr	s14, [r4, #4]
  target.position[0] += output.local_velocity_current[0] / MAIN_LOOP_CYCLE;  // speed to position
 8003030:	edc4 6a00 	vstr	s13, [r4]
  target.position[1] += output.local_velocity_current[1] / MAIN_LOOP_CYCLE;  // speed to position
 8003034:	eea5 7aa7 	vfma.f32	s14, s11, s15
    if (target.position[i] - omni.odom[i] > odom_diff_max) {
 8003038:	ee76 5ac6 	vsub.f32	s11, s13, s12
 800303c:	eddf 7a5f 	vldr	s15, [pc, #380]	; 80031bc <speed_control+0x398>
  target.position[1] += output.local_velocity_current[1] / MAIN_LOOP_CYCLE;  // speed to position
 8003040:	ed84 7a01 	vstr	s14, [r4, #4]
    if (target.position[i] - omni.odom[i] > odom_diff_max) {
 8003044:	eef4 5ae7 	vcmpe.f32	s11, s15
 8003048:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800304c:	f300 80a4 	bgt.w	8003198 <speed_control+0x374>
      target.position[i] = omni.odom[i] + odom_diff_max;
    } else if (target.position[i] - omni.odom[i] < -odom_diff_max) {
 8003050:	ed9f 5a5b 	vldr	s10, [pc, #364]	; 80031c0 <speed_control+0x39c>
 8003054:	eef4 5ac5 	vcmpe.f32	s11, s10
 8003058:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      target.position[i] = omni.odom[i] - odom_diff_max;
    }

    // odom基準の絶対座標系
    omni.odom_floor_diff[i] = omni.odom[i] - target.position[i];
 800305c:	bf54      	ite	pl
 800305e:	ee76 7a66 	vsubpl.f32	s15, s12, s13
      target.position[i] = omni.odom[i] - odom_diff_max;
 8003062:	ee36 6a67 	vsubmi.f32	s12, s12, s15
    omni.odom_floor_diff[i] = omni.odom[i] - target.position[i];
 8003066:	ee17 0a90 	vmov	r0, s15
      target.position[i] = omni.odom[i] - odom_diff_max;
 800306a:	bf48      	it	mi
 800306c:	ed84 6a00 	vstrmi	s12, [r4]
    if (target.position[i] - omni.odom[i] > odom_diff_max) {
 8003070:	eddb 7a07 	vldr	s15, [fp, #28]
 8003074:	eddf 6a51 	vldr	s13, [pc, #324]	; 80031bc <speed_control+0x398>
    omni.odom_floor_diff[i] = omni.odom[i] - target.position[i];
 8003078:	f8cb 0008 	str.w	r0, [fp, #8]
    if (target.position[i] - omni.odom[i] > odom_diff_max) {
 800307c:	ee37 6a67 	vsub.f32	s12, s14, s15
 8003080:	eeb4 6ae6 	vcmpe.f32	s12, s13
 8003084:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003088:	dd7a      	ble.n	8003180 <speed_control+0x35c>
      target.position[i] = omni.odom[i] + odom_diff_max;
 800308a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800308e:	edc4 7a01 	vstr	s15, [r4, #4]
 8003092:	4c4c      	ldr	r4, [pc, #304]	; (80031c4 <speed_control+0x3a0>)
    omni.odom_floor_diff[i] = omni.odom[i] - target.position[i];
 8003094:	f8cb 400c 	str.w	r4, [fp, #12]
  }

  // グローバル→ローカル座標系
  omni.robot_pos_diff[0] = omni.odom_floor_diff[0] * cos(-imu.yaw_angle_rad) - omni.odom_floor_diff[1] * sin(-imu.yaw_angle_rad);
 8003098:	f7fd fa7e 	bl	8000598 <__aeabi_f2d>
 800309c:	4606      	mov	r6, r0
 800309e:	f085 4000 	eor.w	r0, r5, #2147483648	; 0x80000000
 80030a2:	460f      	mov	r7, r1
 80030a4:	f7fd fa78 	bl	8000598 <__aeabi_f2d>
 80030a8:	ec41 0b10 	vmov	d0, r0, r1
 80030ac:	ec41 0b19 	vmov	d9, r0, r1
 80030b0:	f00a fe26 	bl	800dd00 <cos>
 80030b4:	4620      	mov	r0, r4
 80030b6:	eeb0 aa40 	vmov.f32	s20, s0
 80030ba:	eef0 aa60 	vmov.f32	s21, s1
 80030be:	f7fd fa6b 	bl	8000598 <__aeabi_f2d>
 80030c2:	ec53 2b1a 	vmov	r2, r3, d10
 80030c6:	4604      	mov	r4, r0
 80030c8:	460d      	mov	r5, r1
 80030ca:	4630      	mov	r0, r6
 80030cc:	4639      	mov	r1, r7
 80030ce:	f7fd fabb 	bl	8000648 <__aeabi_dmul>
 80030d2:	4622      	mov	r2, r4
 80030d4:	462b      	mov	r3, r5
 80030d6:	4680      	mov	r8, r0
 80030d8:	4689      	mov	r9, r1
 80030da:	ec51 0b1c 	vmov	r0, r1, d12
 80030de:	f7fd fab3 	bl	8000648 <__aeabi_dmul>
 80030e2:	4602      	mov	r2, r0
 80030e4:	460b      	mov	r3, r1
 80030e6:	4640      	mov	r0, r8
 80030e8:	4649      	mov	r1, r9
 80030ea:	f7fd f8f7 	bl	80002dc <__adddf3>
 80030ee:	f7fd fda3 	bl	8000c38 <__aeabi_d2f>
  omni.robot_pos_diff[1] = omni.odom_floor_diff[0] * sin(-imu.yaw_angle_rad) + omni.odom_floor_diff[1] * cos(-imu.yaw_angle_rad);
 80030f2:	eeb0 0a49 	vmov.f32	s0, s18
 80030f6:	eef0 0a69 	vmov.f32	s1, s19
  omni.robot_pos_diff[0] = omni.odom_floor_diff[0] * cos(-imu.yaw_angle_rad) - omni.odom_floor_diff[1] * sin(-imu.yaw_angle_rad);
 80030fa:	f8cb 0010 	str.w	r0, [fp, #16]
 80030fe:	ee09 0a10 	vmov	s18, r0
  omni.robot_pos_diff[1] = omni.odom_floor_diff[0] * sin(-imu.yaw_angle_rad) + omni.odom_floor_diff[1] * cos(-imu.yaw_angle_rad);
 8003102:	f00a fe51 	bl	800dda8 <sin>
 8003106:	4630      	mov	r0, r6
 8003108:	ec53 2b10 	vmov	r2, r3, d0
 800310c:	4639      	mov	r1, r7
 800310e:	f7fd fa9b 	bl	8000648 <__aeabi_dmul>
 8003112:	4622      	mov	r2, r4
 8003114:	462b      	mov	r3, r5
 8003116:	4604      	mov	r4, r0
 8003118:	460d      	mov	r5, r1
 800311a:	ec51 0b1a 	vmov	r0, r1, d10
 800311e:	f7fd fa93 	bl	8000648 <__aeabi_dmul>
 8003122:	460b      	mov	r3, r1
 8003124:	4602      	mov	r2, r0
 8003126:	4629      	mov	r1, r5
 8003128:	4620      	mov	r0, r4
 800312a:	f7fd f8d7 	bl	80002dc <__adddf3>
 800312e:	f7fd fd83 	bl	8000c38 <__aeabi_d2f>
 8003132:	ed9b 7a0f 	vldr	s14, [fp, #60]	; 0x3c
 8003136:	eddb 6a0e 	vldr	s13, [fp, #56]	; 0x38

  diff_local[0] = omni.robot_pos_diff[0];
 800313a:	4b1d      	ldr	r3, [pc, #116]	; (80031b0 <speed_control+0x38c>)
  omni.robot_pos_diff[1] = omni.odom_floor_diff[0] * sin(-imu.yaw_angle_rad) + omni.odom_floor_diff[1] * cos(-imu.yaw_angle_rad);
 800313c:	f8cb 0014 	str.w	r0, [fp, #20]
  diff_local[0] = omni.robot_pos_diff[0];
 8003140:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8003144:	eee7 8a67 	vfms.f32	s17, s14, s15
  diff_local[1] = omni.robot_pos_diff[1];
 8003148:	6058      	str	r0, [r3, #4]
 800314a:	eea6 8ae7 	vfms.f32	s16, s13, s15

  output.velocity[0] = -omni.robot_pos_diff[0] * OMNI_OUTPUT_GAIN_KP - omni.local_odom_speed[0] * OMNI_OUTPUT_GAIN_KD + target.local_velocity[0] * OMNI_OUTPUT_GAIN_FF;
 800314e:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 80031c8 <speed_control+0x3a4>
  diff_local[0] = omni.robot_pos_diff[0];
 8003152:	ed83 9a00 	vstr	s18, [r3]
  omni.robot_pos_diff[1] = omni.odom_floor_diff[0] * sin(-imu.yaw_angle_rad) + omni.odom_floor_diff[1] * cos(-imu.yaw_angle_rad);
 8003156:	ee07 0a90 	vmov	s15, r0
  output.velocity[0] = -omni.robot_pos_diff[0] * OMNI_OUTPUT_GAIN_KP - omni.local_odom_speed[0] * OMNI_OUTPUT_GAIN_KD + target.local_velocity[0] * OMNI_OUTPUT_GAIN_FF;
 800315a:	eea9 8a07 	vfma.f32	s16, s18, s14
  output.velocity[1] = -omni.robot_pos_diff[1] * OMNI_OUTPUT_GAIN_KP - omni.local_odom_speed[1] * OMNI_OUTPUT_GAIN_KD + target.local_velocity[1] * OMNI_OUTPUT_GAIN_FF;
 800315e:	eee7 8a87 	vfma.f32	s17, s15, s14
  output.velocity[0] = -omni.robot_pos_diff[0] * OMNI_OUTPUT_GAIN_KP - omni.local_odom_speed[0] * OMNI_OUTPUT_GAIN_KD + target.local_velocity[0] * OMNI_OUTPUT_GAIN_FF;
 8003162:	ed8a 8a00 	vstr	s16, [sl]
  output.velocity[1] = -omni.robot_pos_diff[1] * OMNI_OUTPUT_GAIN_KP - omni.local_odom_speed[1] * OMNI_OUTPUT_GAIN_KD + target.local_velocity[1] * OMNI_OUTPUT_GAIN_FF;
 8003166:	edca 8a01 	vstr	s17, [sl, #4]
}
 800316a:	ecbd 8b0a 	vpop	{d8-d12}
 800316e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        target.local_velocity_current[i] -= output.accel_limit[i];
 8003172:	ed9a 7a05 	vldr	s14, [sl, #20]
 8003176:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800317a:	ee17 0a90 	vmov	r0, s15
 800317e:	e6a9      	b.n	8002ed4 <speed_control+0xb0>
    } else if (target.position[i] - omni.odom[i] < -odom_diff_max) {
 8003180:	eddf 5a0f 	vldr	s11, [pc, #60]	; 80031c0 <speed_control+0x39c>
 8003184:	eeb4 6ae5 	vcmpe.f32	s12, s11
 8003188:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800318c:	d460      	bmi.n	8003250 <speed_control+0x42c>
    omni.odom_floor_diff[i] = omni.odom[i] - target.position[i];
 800318e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003192:	ee17 4a90 	vmov	r4, s15
 8003196:	e77d      	b.n	8003094 <speed_control+0x270>
      target.position[i] = omni.odom[i] + odom_diff_max;
 8003198:	ee36 6a27 	vadd.f32	s12, s12, s15
 800319c:	4809      	ldr	r0, [pc, #36]	; (80031c4 <speed_control+0x3a0>)
 800319e:	ed84 6a00 	vstr	s12, [r4]
 80031a2:	e765      	b.n	8003070 <speed_control+0x24c>
 80031a4:	20000b44 	.word	0x20000b44
 80031a8:	3c23d70a 	.word	0x3c23d70a
 80031ac:	3bc49ba6 	.word	0x3bc49ba6
 80031b0:	200007d0 	.word	0x200007d0
 80031b4:	200007d8 	.word	0x200007d8
 80031b8:	3b03126f 	.word	0x3b03126f
 80031bc:	3d888889 	.word	0x3d888889
 80031c0:	bd888889 	.word	0xbd888889
 80031c4:	bd888889 	.word	0xbd888889
 80031c8:	c3160000 	.word	0xc3160000
 80031cc:	200008f8 	.word	0x200008f8
 80031d0:	200008a8 	.word	0x200008a8
      if (target.local_velocity_current[i] + output.accel_limit[i] > target.local_velocity[i]) {
 80031d4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80031d8:	eeb4 8ac7 	vcmpe.f32	s16, s14
 80031dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031e0:	f53f ae76 	bmi.w	8002ed0 <speed_control+0xac>
        target.local_velocity_current[i] += output.accel_limit[i];
 80031e4:	ed9a 7a05 	vldr	s14, [sl, #20]
 80031e8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80031ec:	ee17 0a90 	vmov	r0, s15
 80031f0:	e670      	b.n	8002ed4 <speed_control+0xb0>
      if (target.local_velocity_current[i] - output.accel_limit[i] < target.local_velocity[i]) {
 80031f2:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80031f6:	eef4 8ac7 	vcmpe.f32	s17, s14
 80031fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031fe:	dc06      	bgt.n	800320e <speed_control+0x3ea>
        target.local_velocity_current[i] -= output.accel_limit[i];
 8003200:	ed9a 7a06 	vldr	s14, [sl, #24]
 8003204:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003208:	ee17 6a90 	vmov	r6, s15
 800320c:	e6a8      	b.n	8002f60 <speed_control+0x13c>
    if (target.local_velocity[i] < target.local_velocity_current[i] && i == 0) {  // バック時だけ加速度制限変更
 800320e:	ee18 6a90 	vmov	r6, s17
 8003212:	e6a5      	b.n	8002f60 <speed_control+0x13c>
    if (diff_local[i] < 0 && target.local_velocity[i] < 0) {
 8003214:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8003218:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800321c:	f57f ae48 	bpl.w	8002eb0 <speed_control+0x8c>
      output.accel_limit[i] *= 5;
 8003220:	ed9a 7a05 	vldr	s14, [sl, #20]
 8003224:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 8003228:	ee27 7a26 	vmul.f32	s14, s14, s13
 800322c:	ed8a 7a05 	vstr	s14, [sl, #20]
 8003230:	e63e      	b.n	8002eb0 <speed_control+0x8c>
    if (diff_local[i] < 0 && target.local_velocity[i] < 0) {
 8003232:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8003236:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800323a:	f57f ae7b 	bpl.w	8002f34 <speed_control+0x110>
      output.accel_limit[i] *= 5;
 800323e:	ed9a 7a06 	vldr	s14, [sl, #24]
 8003242:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 8003246:	ee27 7a26 	vmul.f32	s14, s14, s13
 800324a:	ed8a 7a06 	vstr	s14, [sl, #24]
 800324e:	e671      	b.n	8002f34 <speed_control+0x110>
      target.position[i] = omni.odom[i] - odom_diff_max;
 8003250:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8003254:	edc4 7a01 	vstr	s15, [r4, #4]
 8003258:	ee16 4a90 	vmov	r4, s13
 800325c:	e71a      	b.n	8003094 <speed_control+0x270>
 800325e:	bf00      	nop

08003260 <output_limit>:

void output_limit()
{
  if (debug.acc_step_down_flag) {
 8003260:	4a3c      	ldr	r2, [pc, #240]	; (8003354 <output_limit+0xf4>)
 8003262:	f892 3031 	ldrb.w	r3, [r2, #49]	; 0x31
 8003266:	b38b      	cbz	r3, 80032cc <output_limit+0x6c>
    debug.limited_output = 0;  //スリップしてたら移動出力を0にする(仮)
 8003268:	2300      	movs	r3, #0
 800326a:	62d3      	str	r3, [r2, #44]	; 0x2c
  } else {
    debug.limited_output = OUTPUT_XY_LIMIT;
  }

  float limit_gain = 0;
  if (output.velocity[0] > debug.limited_output) {
 800326c:	4b3a      	ldr	r3, [pc, #232]	; (8003358 <output_limit+0xf8>)
 800326e:	ed93 7a00 	vldr	s14, [r3]
 8003272:	edd2 7a0b 	vldr	s15, [r2, #44]	; 0x2c
 8003276:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800327a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800327e:	dd48      	ble.n	8003312 <output_limit+0xb2>
    limit_gain = output.velocity[0] / debug.limited_output;
 8003280:	edd3 6a00 	vldr	s13, [r3]
 8003284:	ed92 7a0b 	vldr	s14, [r2, #44]	; 0x2c
    output.velocity[0] = debug.limited_output;
 8003288:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800328a:	6019      	str	r1, [r3, #0]
    output.velocity[1] /= limit_gain;
 800328c:	ed93 6a01 	vldr	s12, [r3, #4]
 8003290:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8003294:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003298:	edc3 7a01 	vstr	s15, [r3, #4]
    limit_gain = -output.velocity[0] / debug.limited_output;
    output.velocity[0] = -debug.limited_output;
    output.velocity[1] /= limit_gain;
  }

  if (output.velocity[1] > debug.limited_output) {
 800329c:	ed93 7a01 	vldr	s14, [r3, #4]
 80032a0:	edd2 7a0b 	vldr	s15, [r2, #44]	; 0x2c
 80032a4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80032a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032ac:	dd11      	ble.n	80032d2 <output_limit+0x72>
    limit_gain = output.velocity[1] / debug.limited_output;
 80032ae:	edd3 6a01 	vldr	s13, [r3, #4]
 80032b2:	ed92 7a0b 	vldr	s14, [r2, #44]	; 0x2c
    output.velocity[1] = debug.limited_output;
 80032b6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80032b8:	605a      	str	r2, [r3, #4]
    output.velocity[0] /= limit_gain;
 80032ba:	ed93 6a00 	vldr	s12, [r3]
 80032be:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80032c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80032c6:	edc3 7a00 	vstr	s15, [r3]
 80032ca:	4770      	bx	lr
    debug.limited_output = OUTPUT_XY_LIMIT;
 80032cc:	4b23      	ldr	r3, [pc, #140]	; (800335c <output_limit+0xfc>)
 80032ce:	62d3      	str	r3, [r2, #44]	; 0x2c
 80032d0:	e7cc      	b.n	800326c <output_limit+0xc>
  } else if (output.velocity[1] < -debug.limited_output) {
 80032d2:	ed93 7a01 	vldr	s14, [r3, #4]
 80032d6:	edd2 7a0b 	vldr	s15, [r2, #44]	; 0x2c
 80032da:	eef1 7a67 	vneg.f32	s15, s15
 80032de:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80032e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032e6:	d513      	bpl.n	8003310 <output_limit+0xb0>
    limit_gain = -output.velocity[1] / debug.limited_output;
 80032e8:	ed93 6a01 	vldr	s12, [r3, #4]
 80032ec:	edd2 6a0b 	vldr	s13, [r2, #44]	; 0x2c
    output.velocity[1] = -debug.limited_output;
 80032f0:	edd2 7a0b 	vldr	s15, [r2, #44]	; 0x2c
 80032f4:	eef1 7a67 	vneg.f32	s15, s15
 80032f8:	edc3 7a01 	vstr	s15, [r3, #4]
    output.velocity[0] /= limit_gain;
 80032fc:	ed93 7a00 	vldr	s14, [r3]
 8003300:	eeb1 7a47 	vneg.f32	s14, s14
 8003304:	eec7 7a06 	vdiv.f32	s15, s14, s12
 8003308:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800330c:	edc3 7a00 	vstr	s15, [r3]
  }
}
 8003310:	4770      	bx	lr
  } else if (output.velocity[0] < -debug.limited_output) {
 8003312:	ed93 7a00 	vldr	s14, [r3]
 8003316:	edd2 7a0b 	vldr	s15, [r2, #44]	; 0x2c
 800331a:	eef1 7a67 	vneg.f32	s15, s15
 800331e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003322:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003326:	d5b9      	bpl.n	800329c <output_limit+0x3c>
    limit_gain = -output.velocity[0] / debug.limited_output;
 8003328:	ed93 6a00 	vldr	s12, [r3]
 800332c:	edd2 6a0b 	vldr	s13, [r2, #44]	; 0x2c
    output.velocity[0] = -debug.limited_output;
 8003330:	edd2 7a0b 	vldr	s15, [r2, #44]	; 0x2c
 8003334:	eef1 7a67 	vneg.f32	s15, s15
 8003338:	edc3 7a00 	vstr	s15, [r3]
    output.velocity[1] /= limit_gain;
 800333c:	ed93 7a01 	vldr	s14, [r3, #4]
 8003340:	eeb1 7a47 	vneg.f32	s14, s14
 8003344:	eec7 7a06 	vdiv.f32	s15, s14, s12
 8003348:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800334c:	edc3 7a01 	vstr	s15, [r3, #4]
 8003350:	e7a4      	b.n	800329c <output_limit+0x3c>
 8003352:	bf00      	nop
 8003354:	20000794 	.word	0x20000794
 8003358:	200008f8 	.word	0x200008f8
 800335c:	41200000 	.word	0x41200000

08003360 <send_accutuator_cmd_run>:

  send_accutuator_cmd_run();
}

void send_accutuator_cmd_run()
{
 8003360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (ai_cmd.kick_power > 0) {
 8003362:	4c3d      	ldr	r4, [pc, #244]	; (8003458 <send_accutuator_cmd_run+0xf8>)
 8003364:	edd4 7a03 	vldr	s15, [r4, #12]
 8003368:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800336c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003370:	dd07      	ble.n	8003382 <send_accutuator_cmd_run+0x22>
    if (sys.kick_state == 0) {
 8003372:	4d3a      	ldr	r5, [pc, #232]	; (800345c <send_accutuator_cmd_run+0xfc>)
 8003374:	8bab      	ldrh	r3, [r5, #28]
 8003376:	b98b      	cbnz	r3, 800339c <send_accutuator_cmd_run+0x3c>
      if (can_raw.ball_detection[0] == 1) {
 8003378:	4b39      	ldr	r3, [pc, #228]	; (8003460 <send_accutuator_cmd_run+0x100>)
 800337a:	f893 607c 	ldrb.w	r6, [r3, #124]	; 0x7c
 800337e:	2e01      	cmp	r6, #1
 8003380:	d038      	beq.n	80033f4 <send_accutuator_cmd_run+0x94>
    }
  }

  static uint8_t can_sending_index = 0;

  can_sending_index++;
 8003382:	4a38      	ldr	r2, [pc, #224]	; (8003464 <send_accutuator_cmd_run+0x104>)
 8003384:	7813      	ldrb	r3, [r2, #0]
 8003386:	3301      	adds	r3, #1
 8003388:	b2db      	uxtb	r3, r3
  switch (can_sending_index) {
 800338a:	1e59      	subs	r1, r3, #1
  can_sending_index++;
 800338c:	7013      	strb	r3, [r2, #0]
  switch (can_sending_index) {
 800338e:	2904      	cmp	r1, #4
 8003390:	d809      	bhi.n	80033a6 <send_accutuator_cmd_run+0x46>
 8003392:	e8df f001 	tbb	[pc, r1]
 8003396:	130a      	.short	0x130a
 8003398:	231d      	.short	0x231d
 800339a:	0b          	.byte	0x0b
 800339b:	00          	.byte	0x00
      if (sys.kick_state > MAIN_LOOP_CYCLE / 2) {
 800339c:	2bfa      	cmp	r3, #250	; 0xfa
 800339e:	d823      	bhi.n	80033e8 <send_accutuator_cmd_run+0x88>
        sys.kick_state++;
 80033a0:	3301      	adds	r3, #1
 80033a2:	83ab      	strh	r3, [r5, #28]
 80033a4:	e7ed      	b.n	8003382 <send_accutuator_cmd_run+0x22>
    case 5:
      actuator_motor5(ai_cmd.drible_power, 1.0);
      break;

    default:
      can_sending_index = 0;
 80033a6:	2300      	movs	r3, #0
 80033a8:	7013      	strb	r3, [r2, #0]
      break;
  }
}
 80033aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      actuator_motor5(ai_cmd.drible_power, 1.0);
 80033ac:	ed94 0a02 	vldr	s0, [r4, #8]
 80033b0:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
}
 80033b4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      actuator_motor5(ai_cmd.drible_power, 1.0);
 80033b8:	f7fd be8c 	b.w	80010d4 <actuator_motor5>
      if (ai_cmd.chip_en == true || ai_cmd.dribbler_up_flag) {
 80033bc:	7c23      	ldrb	r3, [r4, #16]
 80033be:	b91b      	cbnz	r3, 80033c8 <send_accutuator_cmd_run+0x68>
 80033c0:	f894 304c 	ldrb.w	r3, [r4, #76]	; 0x4c
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d03f      	beq.n	8003448 <send_accutuator_cmd_run+0xe8>
}
 80033c8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
        actuator_dribbler_up();
 80033cc:	f7fd bea2 	b.w	8001114 <actuator_dribbler_up>
      actuator_kicker(1, 1);
 80033d0:	2101      	movs	r1, #1
}
 80033d2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      actuator_kicker(1, 1);
 80033d6:	4608      	mov	r0, r1
 80033d8:	f7fd bed0 	b.w	800117c <actuator_kicker>
}
 80033dc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      actuator_kicker_voltage(300.0);
 80033e0:	ed9f 0a21 	vldr	s0, [pc, #132]	; 8003468 <send_accutuator_cmd_run+0x108>
 80033e4:	f7fd beba 	b.w	800115c <actuator_kicker_voltage>
        if (can_raw.ball_detection[0] == 0) {
 80033e8:	4b1d      	ldr	r3, [pc, #116]	; (8003460 <send_accutuator_cmd_run+0x100>)
 80033ea:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d1c7      	bne.n	8003382 <send_accutuator_cmd_run+0x22>
 80033f2:	e7d6      	b.n	80033a2 <send_accutuator_cmd_run+0x42>
        uint8_t kick_power_param = (float)ai_cmd.kick_power * 255.0;
 80033f4:	ee17 0a90 	vmov	r0, s15
 80033f8:	f7fd f8ce 	bl	8000598 <__aeabi_f2d>
 80033fc:	a314      	add	r3, pc, #80	; (adr r3, 8003450 <send_accutuator_cmd_run+0xf0>)
 80033fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003402:	f7fd f921 	bl	8000648 <__aeabi_dmul>
 8003406:	f7fd fbf7 	bl	8000bf8 <__aeabi_d2uiz>
 800340a:	b2c7      	uxtb	r7, r0
        printf(" kick=%d\r\n", kick_power_param);
 800340c:	4639      	mov	r1, r7
 800340e:	4817      	ldr	r0, [pc, #92]	; (800346c <send_accutuator_cmd_run+0x10c>)
 8003410:	f008 fa7c 	bl	800b90c <iprintf>
        if (ai_cmd.chip_en == true) {
 8003414:	7c21      	ldrb	r1, [r4, #16]
 8003416:	b991      	cbnz	r1, 800343e <send_accutuator_cmd_run+0xde>
          actuator_kicker(2, 0);
 8003418:	2002      	movs	r0, #2
 800341a:	f7fd feaf 	bl	800117c <actuator_kicker>
        actuator_kicker(3, (uint8_t)kick_power_param);
 800341e:	4639      	mov	r1, r7
 8003420:	2003      	movs	r0, #3
 8003422:	f7fd feab 	bl	800117c <actuator_kicker>
    target.position[i] = omni.odom[i];
 8003426:	4a12      	ldr	r2, [pc, #72]	; (8003470 <send_accutuator_cmd_run+0x110>)
 8003428:	4b12      	ldr	r3, [pc, #72]	; (8003474 <send_accutuator_cmd_run+0x114>)
 800342a:	6991      	ldr	r1, [r2, #24]
 800342c:	69d2      	ldr	r2, [r2, #28]
 800342e:	605a      	str	r2, [r3, #4]
 8003430:	6019      	str	r1, [r3, #0]
        sys.kick_state = 1;
 8003432:	2201      	movs	r2, #1
    ai_cmd.local_target_speed[i] = 0;
 8003434:	2300      	movs	r3, #0
        sys.kick_state = 1;
 8003436:	83aa      	strh	r2, [r5, #28]
    ai_cmd.local_target_speed[i] = 0;
 8003438:	6163      	str	r3, [r4, #20]
 800343a:	61a3      	str	r3, [r4, #24]
        sys.kick_state = 1;
 800343c:	e7a1      	b.n	8003382 <send_accutuator_cmd_run+0x22>
          actuator_kicker(2, 1);
 800343e:	4631      	mov	r1, r6
 8003440:	2002      	movs	r0, #2
 8003442:	f7fd fe9b 	bl	800117c <actuator_kicker>
 8003446:	e7ea      	b.n	800341e <send_accutuator_cmd_run+0xbe>
}
 8003448:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
        actuator_dribbler_down();
 800344c:	f7fd be74 	b.w	8001138 <actuator_dribbler_down>
 8003450:	00000000 	.word	0x00000000
 8003454:	406fe000 	.word	0x406fe000
 8003458:	2000065c 	.word	0x2000065c
 800345c:	20000b20 	.word	0x20000b20
 8003460:	200006b8 	.word	0x200006b8
 8003464:	20000738 	.word	0x20000738
 8003468:	43960000 	.word	0x43960000
 800346c:	0800f050 	.word	0x0800f050
 8003470:	200008a8 	.word	0x200008a8
 8003474:	20000b44 	.word	0x20000b44

08003478 <maintask_run>:
{
 8003478:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if (debug.latency_check_mode == false) {
 800347c:	4cd5      	ldr	r4, [pc, #852]	; (80037d4 <maintask_run+0x35c>)
{
 800347e:	ed2d 8b06 	vpush	{d8-d10}
  if (debug.latency_check_mode == false) {
 8003482:	f894 3033 	ldrb.w	r3, [r4, #51]	; 0x33
{
 8003486:	b083      	sub	sp, #12
  if (debug.latency_check_mode == false) {
 8003488:	2b00      	cmp	r3, #0
 800348a:	f000 8188 	beq.w	800379e <maintask_run+0x326>
 800348e:	4bd2      	ldr	r3, [pc, #840]	; (80037d8 <maintask_run+0x360>)
 8003490:	4ed2      	ldr	r6, [pc, #840]	; (80037dc <maintask_run+0x364>)
 8003492:	9301      	str	r3, [sp, #4]
  if (ai_cmd.local_vision_en_flag == false /* && ai_cmd.stop_request_flag == false*/) {
 8003494:	4dd2      	ldr	r5, [pc, #840]	; (80037e0 <maintask_run+0x368>)
 8003496:	f895 3049 	ldrb.w	r3, [r5, #73]	; 0x49
 800349a:	2b00      	cmp	r3, #0
 800349c:	f000 80a2 	beq.w	80035e4 <maintask_run+0x16c>
    target.position[i] = omni.odom[i];
 80034a0:	f8df a368 	ldr.w	sl, [pc, #872]	; 800380c <maintask_run+0x394>
 80034a4:	4acf      	ldr	r2, [pc, #828]	; (80037e4 <maintask_run+0x36c>)
    ai_cmd.local_target_speed[i] = 0;
 80034a6:	2300      	movs	r3, #0
 80034a8:	616b      	str	r3, [r5, #20]
 80034aa:	61ab      	str	r3, [r5, #24]
    target.velocity[0] = 0;
 80034ac:	f8ca 3008 	str.w	r3, [sl, #8]
    target.velocity[1] = 0;
 80034b0:	f8ca 300c 	str.w	r3, [sl, #12]
    target.position[i] = omni.odom[i];
 80034b4:	6993      	ldr	r3, [r2, #24]
 80034b6:	f8ca 3000 	str.w	r3, [sl]
 80034ba:	69d3      	ldr	r3, [r2, #28]
 80034bc:	f8ca 3004 	str.w	r3, [sl, #4]
  speed_control();
 80034c0:	f7ff fcb0 	bl	8002e24 <speed_control>
  output_limit();
 80034c4:	f7ff fecc 	bl	8003260 <output_limit>
  if (debug.latency_check_mode) {
 80034c8:	f894 3033 	ldrb.w	r3, [r4, #51]	; 0x33
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	f000 8161 	beq.w	8003794 <maintask_run+0x31c>
    if (debug.latency_check_mode_cnt > 0) {
 80034d2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	dd70      	ble.n	80035ba <maintask_run+0x142>
      debug.latency_check_mode_cnt--;
 80034d8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80034da:	3b01      	subs	r3, #1
 80034dc:	6363      	str	r3, [r4, #52]	; 0x34
    debug.rotation_target_theta += (float)1 / MAIN_LOOP_CYCLE;  // 1 rad/s
 80034de:	edd4 7a0e 	vldr	s15, [r4, #56]	; 0x38
 80034e2:	ed9f 7ac1 	vldr	s14, [pc, #772]	; 80037e8 <maintask_run+0x370>
  output.omega = (getAngleDiff(target_theta, imu.yaw_angle_rad) * OMEGA_GAIN_KP) - (getAngleDiff(imu.yaw_angle_rad, imu.pre_yaw_angle_rad) * OMEGA_GAIN_KD);
 80034e6:	edd6 0a02 	vldr	s1, [r6, #8]
    debug.rotation_target_theta += (float)1 / MAIN_LOOP_CYCLE;  // 1 rad/s
 80034ea:	ee77 7a87 	vadd.f32	s15, s15, s14
 80034ee:	edc4 7a0e 	vstr	s15, [r4, #56]	; 0x38
    theta_control(debug.rotation_target_theta);
 80034f2:	ed94 0a0e 	vldr	s0, [r4, #56]	; 0x38
  output.omega = (getAngleDiff(target_theta, imu.yaw_angle_rad) * OMEGA_GAIN_KP) - (getAngleDiff(imu.yaw_angle_rad, imu.pre_yaw_angle_rad) * OMEGA_GAIN_KD);
 80034f6:	f002 fd57 	bl	8005fa8 <getAngleDiff>
 80034fa:	edd6 0a03 	vldr	s1, [r6, #12]
 80034fe:	ee10 4a10 	vmov	r4, s0
 8003502:	ed96 0a02 	vldr	s0, [r6, #8]
 8003506:	f002 fd4f 	bl	8005fa8 <getAngleDiff>
 800350a:	4620      	mov	r0, r4
 800350c:	ee10 4a10 	vmov	r4, s0
 8003510:	f7fd f842 	bl	8000598 <__aeabi_f2d>
 8003514:	4bb5      	ldr	r3, [pc, #724]	; (80037ec <maintask_run+0x374>)
 8003516:	2200      	movs	r2, #0
 8003518:	f7fd f896 	bl	8000648 <__aeabi_dmul>
 800351c:	4606      	mov	r6, r0
 800351e:	4620      	mov	r0, r4
 8003520:	460f      	mov	r7, r1
 8003522:	f7fd f839 	bl	8000598 <__aeabi_f2d>
 8003526:	4bb2      	ldr	r3, [pc, #712]	; (80037f0 <maintask_run+0x378>)
 8003528:	2200      	movs	r2, #0
 800352a:	f7fd f88d 	bl	8000648 <__aeabi_dmul>
 800352e:	4602      	mov	r2, r0
 8003530:	460b      	mov	r3, r1
 8003532:	4630      	mov	r0, r6
 8003534:	4639      	mov	r1, r7
 8003536:	f7fc fecf 	bl	80002d8 <__aeabi_dsub>
 800353a:	f7fd fb7d 	bl	8000c38 <__aeabi_d2f>
 800353e:	4bad      	ldr	r3, [pc, #692]	; (80037f4 <maintask_run+0x37c>)
  if (sys.main_mode != MAIN_MODE_CMD_DEBUG_MODE && (ai_cmd.stop_request_flag || ai_cmd.vision_lost_flag)) {
 8003540:	9a01      	ldr	r2, [sp, #4]
  output.omega = (getAngleDiff(target_theta, imu.yaw_angle_rad) * OMEGA_GAIN_KP) - (getAngleDiff(imu.yaw_angle_rad, imu.pre_yaw_angle_rad) * OMEGA_GAIN_KD);
 8003542:	6118      	str	r0, [r3, #16]
  if (output.omega > OMEGA_LIMIT) {
 8003544:	ed93 7a04 	vldr	s14, [r3, #16]
 8003548:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 800354c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003550:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    output.omega = OMEGA_LIMIT;
 8003554:	bfc8      	it	gt
 8003556:	edc3 7a04 	vstrgt	s15, [r3, #16]
  if (output.omega < -OMEGA_LIMIT) {
 800355a:	ed93 7a04 	vldr	s14, [r3, #16]
 800355e:	eefb 7a04 	vmov.f32	s15, #180	; 0xc1a00000 -20.0
 8003562:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003566:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    output.omega = -OMEGA_LIMIT;
 800356a:	bf48      	it	mi
 800356c:	edc3 7a04 	vstrmi	s15, [r3, #16]
  if (sys.main_mode != MAIN_MODE_CMD_DEBUG_MODE && (ai_cmd.stop_request_flag || ai_cmd.vision_lost_flag)) {
 8003570:	7c12      	ldrb	r2, [r2, #16]
 8003572:	2a02      	cmp	r2, #2
 8003574:	d025      	beq.n	80035c2 <maintask_run+0x14a>
 8003576:	6caa      	ldr	r2, [r5, #72]	; 0x48
 8003578:	f422 027f 	bic.w	r2, r2, #16711680	; 0xff0000
 800357c:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8003580:	b1fa      	cbz	r2, 80035c2 <maintask_run+0x14a>
    target.position[i] = omni.odom[i];
 8003582:	4b98      	ldr	r3, [pc, #608]	; (80037e4 <maintask_run+0x36c>)
    ai_cmd.local_target_speed[i] = 0;
 8003584:	eddf 1a9c 	vldr	s3, [pc, #624]	; 80037f8 <maintask_run+0x380>
    target.position[i] = omni.odom[i];
 8003588:	699a      	ldr	r2, [r3, #24]
 800358a:	69db      	ldr	r3, [r3, #28]
 800358c:	f8ca 2000 	str.w	r2, [sl]
    omni_move(0.0, 0.0, 0.0, 0.0);
 8003590:	eeb0 1a61 	vmov.f32	s2, s3
 8003594:	eef0 0a61 	vmov.f32	s1, s3
 8003598:	eeb0 0a61 	vmov.f32	s0, s3
    target.position[i] = omni.odom[i];
 800359c:	f8ca 3004 	str.w	r3, [sl, #4]
    ai_cmd.local_target_speed[i] = 0;
 80035a0:	edc5 1a05 	vstr	s3, [r5, #20]
 80035a4:	edc5 1a06 	vstr	s3, [r5, #24]
    omni_move(0.0, 0.0, 0.0, 0.0);
 80035a8:	f001 fe76 	bl	8005298 <omni_move>
}
 80035ac:	b003      	add	sp, #12
 80035ae:	ecbd 8b06 	vpop	{d8-d10}
 80035b2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  send_accutuator_cmd_run();
 80035b6:	f7ff bed3 	b.w	8003360 <send_accutuator_cmd_run>
      debug.latency_check_mode = false;
 80035ba:	2300      	movs	r3, #0
 80035bc:	f884 3033 	strb.w	r3, [r4, #51]	; 0x33
 80035c0:	e78d      	b.n	80034de <maintask_run+0x66>
    omni_move(output.velocity[0], output.velocity[1], output.omega, OMNI_OUTPUT_LIMIT);
 80035c2:	ed93 0a00 	vldr	s0, [r3]
 80035c6:	edd3 0a01 	vldr	s1, [r3, #4]
 80035ca:	ed93 1a04 	vldr	s2, [r3, #16]
 80035ce:	eef3 1a04 	vmov.f32	s3, #52	; 0x41a00000  20.0
 80035d2:	f001 fe61 	bl	8005298 <omni_move>
}
 80035d6:	b003      	add	sp, #12
 80035d8:	ecbd 8b06 	vpop	{d8-d10}
 80035dc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  send_accutuator_cmd_run();
 80035e0:	f7ff bebe 	b.w	8003360 <send_accutuator_cmd_run>
    integ.local_target_diff[0] = integ.position_diff[0] * cos(-imu.yaw_angle_rad) - integ.position_diff[1] * sin(-imu.yaw_angle_rad);
 80035e4:	4f85      	ldr	r7, [pc, #532]	; (80037fc <maintask_run+0x384>)
 80035e6:	69b8      	ldr	r0, [r7, #24]
 80035e8:	f7fc ffd6 	bl	8000598 <__aeabi_f2d>
 80035ec:	f8d6 8008 	ldr.w	r8, [r6, #8]
 80035f0:	4682      	mov	sl, r0
 80035f2:	f088 4000 	eor.w	r0, r8, #2147483648	; 0x80000000
 80035f6:	468b      	mov	fp, r1
 80035f8:	f7fc ffce 	bl	8000598 <__aeabi_f2d>
 80035fc:	ec41 0b10 	vmov	d0, r0, r1
 8003600:	ec41 0b18 	vmov	d8, r0, r1
 8003604:	f00a fb7c 	bl	800dd00 <cos>
 8003608:	69f8      	ldr	r0, [r7, #28]
 800360a:	eeb0 aa40 	vmov.f32	s20, s0
 800360e:	eef0 aa60 	vmov.f32	s21, s1
 8003612:	f7fc ffc1 	bl	8000598 <__aeabi_f2d>
 8003616:	4602      	mov	r2, r0
 8003618:	460b      	mov	r3, r1
 800361a:	4640      	mov	r0, r8
 800361c:	ec43 2b19 	vmov	d9, r2, r3
 8003620:	f7fc ffba 	bl	8000598 <__aeabi_f2d>
 8003624:	ec41 0b10 	vmov	d0, r0, r1
 8003628:	f00a fbbe 	bl	800dda8 <sin>
 800362c:	ec53 2b1a 	vmov	r2, r3, d10
 8003630:	4659      	mov	r1, fp
 8003632:	4650      	mov	r0, sl
 8003634:	ec59 8b10 	vmov	r8, r9, d0
 8003638:	f7fd f806 	bl	8000648 <__aeabi_dmul>
 800363c:	4642      	mov	r2, r8
 800363e:	464b      	mov	r3, r9
 8003640:	4680      	mov	r8, r0
 8003642:	4689      	mov	r9, r1
 8003644:	ec51 0b19 	vmov	r0, r1, d9
 8003648:	f7fc fffe 	bl	8000648 <__aeabi_dmul>
 800364c:	4602      	mov	r2, r0
 800364e:	460b      	mov	r3, r1
 8003650:	4640      	mov	r0, r8
 8003652:	4649      	mov	r1, r9
 8003654:	f7fc fe42 	bl	80002dc <__adddf3>
 8003658:	f7fd faee 	bl	8000c38 <__aeabi_d2f>
    integ.local_target_diff[1] = integ.position_diff[0] * sin(-imu.yaw_angle_rad) + integ.position_diff[1] * cos(-imu.yaw_angle_rad);
 800365c:	eeb0 0a48 	vmov.f32	s0, s16
 8003660:	eef0 0a68 	vmov.f32	s1, s17
    integ.local_target_diff[0] = integ.position_diff[0] * cos(-imu.yaw_angle_rad) - integ.position_diff[1] * sin(-imu.yaw_angle_rad);
 8003664:	63b8      	str	r0, [r7, #56]	; 0x38
 8003666:	ee08 0a90 	vmov	s17, r0
    integ.local_target_diff[1] = integ.position_diff[0] * sin(-imu.yaw_angle_rad) + integ.position_diff[1] * cos(-imu.yaw_angle_rad);
 800366a:	f00a fb9d 	bl	800dda8 <sin>
 800366e:	4659      	mov	r1, fp
 8003670:	ec53 2b10 	vmov	r2, r3, d0
 8003674:	4650      	mov	r0, sl
 8003676:	f7fc ffe7 	bl	8000648 <__aeabi_dmul>
 800367a:	ec53 2b19 	vmov	r2, r3, d9
 800367e:	4680      	mov	r8, r0
 8003680:	4689      	mov	r9, r1
 8003682:	ec51 0b1a 	vmov	r0, r1, d10
 8003686:	f7fc ffdf 	bl	8000648 <__aeabi_dmul>
 800368a:	460b      	mov	r3, r1
 800368c:	4602      	mov	r2, r0
 800368e:	4649      	mov	r1, r9
 8003690:	4640      	mov	r0, r8
 8003692:	f7fc fe23 	bl	80002dc <__adddf3>
 8003696:	f7fd facf 	bl	8000c38 <__aeabi_d2f>
      if (integ.local_target_diff[i] < CMB_CTRL_DIFF_DEAD_ZONE && integ.local_target_diff[i] > -CMB_CTRL_DIFF_DEAD_ZONE) {
 800369a:	eddf 7a59 	vldr	s15, [pc, #356]	; 8003800 <maintask_run+0x388>
      if (sys.main_mode == MAIN_MODE_COMBINATION_CONTROL) {
 800369e:	9b01      	ldr	r3, [sp, #4]
    integ.local_target_diff[1] = integ.position_diff[0] * sin(-imu.yaw_angle_rad) + integ.position_diff[1] * cos(-imu.yaw_angle_rad);
 80036a0:	63f8      	str	r0, [r7, #60]	; 0x3c
      if (integ.local_target_diff[i] < CMB_CTRL_DIFF_DEAD_ZONE && integ.local_target_diff[i] > -CMB_CTRL_DIFF_DEAD_ZONE) {
 80036a2:	eef4 8ae7 	vcmpe.f32	s17, s15
 80036a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    integ.local_target_diff[1] = integ.position_diff[0] * sin(-imu.yaw_angle_rad) + integ.position_diff[1] * cos(-imu.yaw_angle_rad);
 80036aa:	ee08 0a10 	vmov	s16, r0
      if (sys.main_mode == MAIN_MODE_COMBINATION_CONTROL) {
 80036ae:	f893 b010 	ldrb.w	fp, [r3, #16]
      if (integ.local_target_diff[i] < CMB_CTRL_DIFF_DEAD_ZONE && integ.local_target_diff[i] > -CMB_CTRL_DIFF_DEAD_ZONE) {
 80036b2:	d507      	bpl.n	80036c4 <maintask_run+0x24c>
 80036b4:	eddf 7a53 	vldr	s15, [pc, #332]	; 8003804 <maintask_run+0x38c>
 80036b8:	eef4 8ae7 	vcmpe.f32	s17, s15
 80036bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036c0:	f300 80d0 	bgt.w	8003864 <maintask_run+0x3ec>
      if (integ.local_target_diff[i] < -CMB_CTRL_DIFF_LIMIT) {
 80036c4:	eddf 7a4f 	vldr	s15, [pc, #316]	; 8003804 <maintask_run+0x38c>
 80036c8:	eef4 8ae7 	vcmpe.f32	s17, s15
 80036cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036d0:	f140 80d8 	bpl.w	8003884 <maintask_run+0x40c>
        integ.local_target_diff[i] = -CMB_CTRL_DIFF_LIMIT;
 80036d4:	eef0 8a67 	vmov.f32	s17, s15
 80036d8:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
      if (sys.main_mode == MAIN_MODE_COMBINATION_CONTROL) {
 80036dc:	f1bb 0f00 	cmp.w	fp, #0
 80036e0:	f000 8096 	beq.w	8003810 <maintask_run+0x398>
        if (ai_cmd.local_target_speed[i] * integ.local_target_diff[i] < 0) {                                       // 位置フィードバック項が制動方向の場合
 80036e4:	ed95 9a05 	vldr	s18, [r5, #20]
      if (integ.local_target_diff[i] < CMB_CTRL_DIFF_DEAD_ZONE && integ.local_target_diff[i] > -CMB_CTRL_DIFF_DEAD_ZONE) {
 80036e8:	eddf 7a45 	vldr	s15, [pc, #276]	; 8003800 <maintask_run+0x388>
          target.velocity[i] = ai_cmd.local_target_speed[i];  // ローカル統合制御なし
 80036ec:	f8df a11c 	ldr.w	sl, [pc, #284]	; 800380c <maintask_run+0x394>
      if (integ.local_target_diff[i] < CMB_CTRL_DIFF_DEAD_ZONE && integ.local_target_diff[i] > -CMB_CTRL_DIFF_DEAD_ZONE) {
 80036f0:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80036f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
          target.velocity[i] = ai_cmd.local_target_speed[i];  // ローカル統合制御なし
 80036f8:	ed8a 9a02 	vstr	s18, [sl, #8]
      if (integ.local_target_diff[i] < CMB_CTRL_DIFF_DEAD_ZONE && integ.local_target_diff[i] > -CMB_CTRL_DIFF_DEAD_ZONE) {
 80036fc:	d506      	bpl.n	800370c <maintask_run+0x294>
 80036fe:	eddf 7a41 	vldr	s15, [pc, #260]	; 8003804 <maintask_run+0x38c>
 8003702:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8003706:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800370a:	dc34      	bgt.n	8003776 <maintask_run+0x2fe>
      if (integ.local_target_diff[i] < -CMB_CTRL_DIFF_LIMIT) {
 800370c:	eddf 7a3d 	vldr	s15, [pc, #244]	; 8003804 <maintask_run+0x38c>
 8003710:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8003714:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003718:	f140 80a7 	bpl.w	800386a <maintask_run+0x3f2>
        integ.local_target_diff[i] = CMB_CTRL_DIFF_LIMIT;
 800371c:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
 8003720:	eeb0 8a67 	vmov.f32	s16, s15
      if (sys.main_mode == MAIN_MODE_COMBINATION_CONTROL) {
 8003724:	f1bb 0f00 	cmp.w	fp, #0
 8003728:	d127      	bne.n	800377a <maintask_run+0x302>
        if (ai_cmd.local_target_speed[i] * integ.local_target_diff[i] < 0) {                                       // 位置フィードバック項が制動方向の場合
 800372a:	edd5 8a06 	vldr	s17, [r5, #24]
 800372e:	ee68 7a88 	vmul.f32	s15, s17, s16
 8003732:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003736:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800373a:	d520      	bpl.n	800377e <maintask_run+0x306>
          target.velocity[i] = ai_cmd.local_target_speed[i] + (integ.local_target_diff[i] * CMB_CTRL_GAIN) * 0.5;  //ローカル統合制御あり
 800373c:	eef2 7a04 	vmov.f32	s15, #36	; 0x41200000  10.0
 8003740:	ee68 7a27 	vmul.f32	s15, s16, s15
 8003744:	ee17 0a90 	vmov	r0, s15
 8003748:	f7fc ff26 	bl	8000598 <__aeabi_f2d>
 800374c:	4b2e      	ldr	r3, [pc, #184]	; (8003808 <maintask_run+0x390>)
 800374e:	2200      	movs	r2, #0
 8003750:	f7fc ff7a 	bl	8000648 <__aeabi_dmul>
 8003754:	4680      	mov	r8, r0
 8003756:	ee18 0a90 	vmov	r0, s17
 800375a:	4689      	mov	r9, r1
 800375c:	f7fc ff1c 	bl	8000598 <__aeabi_f2d>
 8003760:	4602      	mov	r2, r0
 8003762:	460b      	mov	r3, r1
 8003764:	4640      	mov	r0, r8
 8003766:	4649      	mov	r1, r9
 8003768:	f7fc fdb8 	bl	80002dc <__adddf3>
 800376c:	f7fd fa64 	bl	8000c38 <__aeabi_d2f>
 8003770:	ee08 0a90 	vmov	s17, r0
 8003774:	e003      	b.n	800377e <maintask_run+0x306>
        integ.local_target_diff[i] = 0;
 8003776:	2300      	movs	r3, #0
 8003778:	63fb      	str	r3, [r7, #60]	; 0x3c
        target.velocity[i] = ai_cmd.local_target_speed[i];  // ローカル統合制御なし
 800377a:	edd5 8a06 	vldr	s17, [r5, #24]
          target.velocity[i] = ai_cmd.local_target_speed[i];  // ローカル統合制御なし
 800377e:	edca 8a03 	vstr	s17, [sl, #12]
  speed_control();
 8003782:	f7ff fb4f 	bl	8002e24 <speed_control>
  output_limit();
 8003786:	f7ff fd6b 	bl	8003260 <output_limit>
  if (debug.latency_check_mode) {
 800378a:	f894 3033 	ldrb.w	r3, [r4, #51]	; 0x33
 800378e:	2b00      	cmp	r3, #0
 8003790:	f47f ae9f 	bne.w	80034d2 <maintask_run+0x5a>
  output.omega = (getAngleDiff(target_theta, imu.yaw_angle_rad) * OMEGA_GAIN_KP) - (getAngleDiff(imu.yaw_angle_rad, imu.pre_yaw_angle_rad) * OMEGA_GAIN_KD);
 8003794:	edd6 0a02 	vldr	s1, [r6, #8]
 8003798:	ed95 0a00 	vldr	s0, [r5]
 800379c:	e6ab      	b.n	80034f6 <maintask_run+0x7e>
    if (decode_SW(sys.sw_data) & 0b00000001) {
 800379e:	4b0e      	ldr	r3, [pc, #56]	; (80037d8 <maintask_run+0x360>)
 80037a0:	9301      	str	r3, [sp, #4]
 80037a2:	8c18      	ldrh	r0, [r3, #32]
 80037a4:	f002 fcd8 	bl	8006158 <decode_SW>
 80037a8:	f010 0001 	ands.w	r0, r0, #1
 80037ac:	d057      	beq.n	800385e <maintask_run+0x3e6>
      debug.latency_check_mode_cnt++;
 80037ae:	6b63      	ldr	r3, [r4, #52]	; 0x34
        debug.rotation_target_theta = imu.yaw_angle;
 80037b0:	4e0a      	ldr	r6, [pc, #40]	; (80037dc <maintask_run+0x364>)
      debug.latency_check_mode_cnt++;
 80037b2:	3301      	adds	r3, #1
 80037b4:	6363      	str	r3, [r4, #52]	; 0x34
      if (debug.latency_check_mode_cnt > 1000) {
 80037b6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80037b8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80037bc:	f77f ae6a 	ble.w	8003494 <maintask_run+0x1c>
        debug.rotation_target_theta = imu.yaw_angle;
 80037c0:	6833      	ldr	r3, [r6, #0]
        debug.latency_check_mode = true;
 80037c2:	2101      	movs	r1, #1
        debug.latency_check_mode_cnt = MAIN_LOOP_CYCLE * 10;
 80037c4:	f241 3288 	movw	r2, #5000	; 0x1388
        debug.latency_check_mode = true;
 80037c8:	f884 1033 	strb.w	r1, [r4, #51]	; 0x33
        debug.latency_check_mode_cnt = MAIN_LOOP_CYCLE * 10;
 80037cc:	6362      	str	r2, [r4, #52]	; 0x34
        debug.rotation_target_theta = imu.yaw_angle;
 80037ce:	63a3      	str	r3, [r4, #56]	; 0x38
 80037d0:	e660      	b.n	8003494 <maintask_run+0x1c>
 80037d2:	bf00      	nop
 80037d4:	20000794 	.word	0x20000794
 80037d8:	20000b20 	.word	0x20000b20
 80037dc:	200007d8 	.word	0x200007d8
 80037e0:	2000065c 	.word	0x2000065c
 80037e4:	200008a8 	.word	0x200008a8
 80037e8:	3b03126f 	.word	0x3b03126f
 80037ec:	40640000 	.word	0x40640000
 80037f0:	40af4000 	.word	0x40af4000
 80037f4:	200008f8 	.word	0x200008f8
 80037f8:	00000000 	.word	0x00000000
 80037fc:	200007ec 	.word	0x200007ec
 8003800:	3e99999a 	.word	0x3e99999a
 8003804:	be99999a 	.word	0xbe99999a
 8003808:	3fe00000 	.word	0x3fe00000
 800380c:	20000b44 	.word	0x20000b44
        if (ai_cmd.local_target_speed[i] * integ.local_target_diff[i] < 0) {                                       // 位置フィードバック項が制動方向の場合
 8003810:	ed95 9a05 	vldr	s18, [r5, #20]
 8003814:	ee69 7a28 	vmul.f32	s15, s18, s17
 8003818:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800381c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003820:	f57f af62 	bpl.w	80036e8 <maintask_run+0x270>
          target.velocity[i] = ai_cmd.local_target_speed[i] + (integ.local_target_diff[i] * CMB_CTRL_GAIN) * 0.5;  //ローカル統合制御あり
 8003824:	eef2 7a04 	vmov.f32	s15, #36	; 0x41200000  10.0
 8003828:	ee68 7aa7 	vmul.f32	s15, s17, s15
 800382c:	ee17 0a90 	vmov	r0, s15
 8003830:	f7fc feb2 	bl	8000598 <__aeabi_f2d>
 8003834:	4b19      	ldr	r3, [pc, #100]	; (800389c <maintask_run+0x424>)
 8003836:	2200      	movs	r2, #0
 8003838:	f7fc ff06 	bl	8000648 <__aeabi_dmul>
 800383c:	4680      	mov	r8, r0
 800383e:	ee19 0a10 	vmov	r0, s18
 8003842:	4689      	mov	r9, r1
 8003844:	f7fc fea8 	bl	8000598 <__aeabi_f2d>
 8003848:	4602      	mov	r2, r0
 800384a:	460b      	mov	r3, r1
 800384c:	4640      	mov	r0, r8
 800384e:	4649      	mov	r1, r9
 8003850:	f7fc fd44 	bl	80002dc <__adddf3>
 8003854:	f7fd f9f0 	bl	8000c38 <__aeabi_d2f>
 8003858:	ee09 0a10 	vmov	s18, r0
 800385c:	e744      	b.n	80036e8 <maintask_run+0x270>
      debug.latency_check_mode_cnt = 0;
 800385e:	4e10      	ldr	r6, [pc, #64]	; (80038a0 <maintask_run+0x428>)
 8003860:	6360      	str	r0, [r4, #52]	; 0x34
 8003862:	e617      	b.n	8003494 <maintask_run+0x1c>
        integ.local_target_diff[i] = 0;
 8003864:	2300      	movs	r3, #0
 8003866:	63bb      	str	r3, [r7, #56]	; 0x38
      if (sys.main_mode == MAIN_MODE_COMBINATION_CONTROL) {
 8003868:	e73c      	b.n	80036e4 <maintask_run+0x26c>
      } else if (integ.local_target_diff[i] > CMB_CTRL_DIFF_LIMIT) {
 800386a:	eddf 7a0e 	vldr	s15, [pc, #56]	; 80038a4 <maintask_run+0x42c>
 800386e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8003872:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003876:	f73f af51 	bgt.w	800371c <maintask_run+0x2a4>
      if (sys.main_mode == MAIN_MODE_COMBINATION_CONTROL) {
 800387a:	f1bb 0f00 	cmp.w	fp, #0
 800387e:	f47f af7c 	bne.w	800377a <maintask_run+0x302>
 8003882:	e752      	b.n	800372a <maintask_run+0x2b2>
      } else if (integ.local_target_diff[i] > CMB_CTRL_DIFF_LIMIT) {
 8003884:	eddf 7a07 	vldr	s15, [pc, #28]	; 80038a4 <maintask_run+0x42c>
 8003888:	eef4 8ae7 	vcmpe.f32	s17, s15
 800388c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003890:	f73f af20 	bgt.w	80036d4 <maintask_run+0x25c>
      if (sys.main_mode == MAIN_MODE_COMBINATION_CONTROL) {
 8003894:	f1bb 0f00 	cmp.w	fp, #0
 8003898:	d0ba      	beq.n	8003810 <maintask_run+0x398>
 800389a:	e723      	b.n	80036e4 <maintask_run+0x26c>
 800389c:	3fe00000 	.word	0x3fe00000
 80038a0:	200007d8 	.word	0x200007d8
 80038a4:	3e99999a 	.word	0x3e99999a

080038a8 <HAL_TIM_PeriodElapsedCallback>:
{
 80038a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  mouse.integral_loop_cnt++;
 80038ac:	49b5      	ldr	r1, [pc, #724]	; (8003b84 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
  sys.system_time_ms += (1000 / MAIN_LOOP_CYCLE);
 80038ae:	4db6      	ldr	r5, [pc, #728]	; (8003b88 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
  mouse.integral_loop_cnt++;
 80038b0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  sys.system_time_ms += (1000 / MAIN_LOOP_CYCLE);
 80038b2:	696a      	ldr	r2, [r5, #20]
  pre_sw_mode = sw_mode;
 80038b4:	4eb5      	ldr	r6, [pc, #724]	; (8003b8c <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 80038b6:	4fb6      	ldr	r7, [pc, #728]	; (8003b90 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
  return 15 - (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) + (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) << 1) + (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10) << 3) + (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_2) << 2));
 80038b8:	48b6      	ldr	r0, [pc, #728]	; (8003b94 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
  mouse.integral_loop_cnt++;
 80038ba:	3301      	adds	r3, #1
  sys.system_time_ms += (1000 / MAIN_LOOP_CYCLE);
 80038bc:	3202      	adds	r2, #2
{
 80038be:	b082      	sub	sp, #8
  mouse.integral_loop_cnt++;
 80038c0:	630b      	str	r3, [r1, #48]	; 0x30
  pre_sw_mode = sw_mode;
 80038c2:	7833      	ldrb	r3, [r6, #0]
 80038c4:	703b      	strb	r3, [r7, #0]
  return 15 - (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) + (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) << 1) + (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10) << 3) + (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_2) << 2));
 80038c6:	2120      	movs	r1, #32
  sys.system_time_ms += (1000 / MAIN_LOOP_CYCLE);
 80038c8:	616a      	str	r2, [r5, #20]
  return 15 - (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) + (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) << 1) + (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10) << 3) + (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_2) << 2));
 80038ca:	f004 f9c7 	bl	8007c5c <HAL_GPIO_ReadPin>
 80038ce:	2140      	movs	r1, #64	; 0x40
 80038d0:	4604      	mov	r4, r0
 80038d2:	48b0      	ldr	r0, [pc, #704]	; (8003b94 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 80038d4:	f004 f9c2 	bl	8007c5c <HAL_GPIO_ReadPin>
 80038d8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80038dc:	4680      	mov	r8, r0
 80038de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80038e2:	f004 f9bb 	bl	8007c5c <HAL_GPIO_ReadPin>
 80038e6:	f1c4 040f 	rsb	r4, r4, #15
 80038ea:	eba4 0448 	sub.w	r4, r4, r8, lsl #1
 80038ee:	2104      	movs	r1, #4
 80038f0:	4680      	mov	r8, r0
 80038f2:	48a9      	ldr	r0, [pc, #676]	; (8003b98 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 80038f4:	f004 f9b2 	bl	8007c5c <HAL_GPIO_ReadPin>
 80038f8:	b2e4      	uxtb	r4, r4
 80038fa:	eba4 04c8 	sub.w	r4, r4, r8, lsl #3
 80038fe:	eba4 0080 	sub.w	r0, r4, r0, lsl #2
  if (sys.error_flag) {
 8003902:	782b      	ldrb	r3, [r5, #0]
  return 15 - (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) + (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) << 1) + (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10) << 3) + (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_2) << 2));
 8003904:	b2c0      	uxtb	r0, r0
  sw_mode = getModeSwitch();
 8003906:	7030      	strb	r0, [r6, #0]
  if (sys.error_flag) {
 8003908:	2b00      	cmp	r3, #0
 800390a:	d074      	beq.n	80039f6 <HAL_TIM_PeriodElapsedCallback+0x14e>
    if (sys.error_id < 4 && sys.error_info == BLDC_ERROR_OVER_CURRENT && sys.error_resume_cnt < 10) {
 800390c:	886b      	ldrh	r3, [r5, #2]
 800390e:	2b03      	cmp	r3, #3
 8003910:	d95d      	bls.n	80039ce <HAL_TIM_PeriodElapsedCallback+0x126>
    target.position[i] = omni.odom[i];
 8003912:	48a2      	ldr	r0, [pc, #648]	; (8003b9c <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8003914:	49a2      	ldr	r1, [pc, #648]	; (8003ba0 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8003916:	6984      	ldr	r4, [r0, #24]
    ai_cmd.local_target_speed[i] = 0;
 8003918:	4ba2      	ldr	r3, [pc, #648]	; (8003ba4 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
    target.position[i] = omni.odom[i];
 800391a:	69c0      	ldr	r0, [r0, #28]
 800391c:	600c      	str	r4, [r1, #0]
    ai_cmd.local_target_speed[i] = 0;
 800391e:	2200      	movs	r2, #0
      sys.main_mode = MAIN_MODE_ERROR;
 8003920:	2409      	movs	r4, #9
 8003922:	742c      	strb	r4, [r5, #16]
    ai_cmd.local_target_speed[i] = 0;
 8003924:	615a      	str	r2, [r3, #20]
    target.position[i] = omni.odom[i];
 8003926:	6048      	str	r0, [r1, #4]
    ai_cmd.local_target_speed[i] = 0;
 8003928:	619a      	str	r2, [r3, #24]
  if (sys.system_time_ms < sys.stop_flag_request_time) {
 800392a:	e9d5 2305 	ldrd	r2, r3, [r5, #20]
 800392e:	429a      	cmp	r2, r3
 8003930:	d275      	bcs.n	8003a1e <HAL_TIM_PeriodElapsedCallback+0x176>
    target.position[i] = omni.odom[i];
 8003932:	489a      	ldr	r0, [pc, #616]	; (8003b9c <HAL_TIM_PeriodElapsedCallback+0x2f4>)
    ai_cmd.local_target_speed[i] = 0;
 8003934:	4b9b      	ldr	r3, [pc, #620]	; (8003ba4 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
    target.position[i] = omni.odom[i];
 8003936:	499a      	ldr	r1, [pc, #616]	; (8003ba0 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8003938:	6984      	ldr	r4, [r0, #24]
 800393a:	69c0      	ldr	r0, [r0, #28]
 800393c:	600c      	str	r4, [r1, #0]
    ai_cmd.local_target_speed[i] = 0;
 800393e:	2200      	movs	r2, #0
 8003940:	615a      	str	r2, [r3, #20]
 8003942:	619a      	str	r2, [r3, #24]
    target.position[i] = omni.odom[i];
 8003944:	6048      	str	r0, [r1, #4]
    sys.stop_flag = true;
 8003946:	2301      	movs	r3, #1
 8003948:	706b      	strb	r3, [r5, #1]
  yawFilter();
 800394a:	f7ff f96d 	bl	8002c28 <yawFilter>
  omniOdometory();
 800394e:	f001 fa37 	bl	8004dc0 <omniOdometory>
  debug.true_out_total_spi += output.motor_voltage[0] + output.motor_voltage[1] + output.motor_voltage[2] + output.motor_voltage[3];
 8003952:	4b95      	ldr	r3, [pc, #596]	; (8003ba8 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8003954:	4c95      	ldr	r4, [pc, #596]	; (8003bac <HAL_TIM_PeriodElapsedCallback+0x304>)
 8003956:	edd3 7a07 	vldr	s15, [r3, #28]
 800395a:	edd3 6a08 	vldr	s13, [r3, #32]
 800395e:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
  debug.true_fb_toral_spin += can_raw.motor_feedback[0] + can_raw.motor_feedback[1] + can_raw.motor_feedback[2] + can_raw.motor_feedback[3];
 8003962:	4f93      	ldr	r7, [pc, #588]	; (8003bb0 <HAL_TIM_PeriodElapsedCallback+0x308>)
  switch (sys.main_mode) {
 8003964:	7c2a      	ldrb	r2, [r5, #16]
  debug.true_out_total_spi += output.motor_voltage[0] + output.motor_voltage[1] + output.motor_voltage[2] + output.motor_voltage[3];
 8003966:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800396a:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 800396e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003972:	ed94 7a08 	vldr	s14, [r4, #32]
 8003976:	ee77 7aa6 	vadd.f32	s15, s15, s13
  debug.true_fb_toral_spin += can_raw.motor_feedback[0] + can_raw.motor_feedback[1] + can_raw.motor_feedback[2] + can_raw.motor_feedback[3];
 800397a:	edd7 6a02 	vldr	s13, [r7, #8]
  debug.true_out_total_spi += output.motor_voltage[0] + output.motor_voltage[1] + output.motor_voltage[2] + output.motor_voltage[3];
 800397e:	ee77 7a87 	vadd.f32	s15, s15, s14
  debug.true_fb_toral_spin += can_raw.motor_feedback[0] + can_raw.motor_feedback[1] + can_raw.motor_feedback[2] + can_raw.motor_feedback[3];
 8003982:	ed97 7a03 	vldr	s14, [r7, #12]
  debug.true_out_total_spi += output.motor_voltage[0] + output.motor_voltage[1] + output.motor_voltage[2] + output.motor_voltage[3];
 8003986:	edc4 7a08 	vstr	s15, [r4, #32]
  debug.true_fb_toral_spin += can_raw.motor_feedback[0] + can_raw.motor_feedback[1] + can_raw.motor_feedback[2] + can_raw.motor_feedback[3];
 800398a:	edd4 7a09 	vldr	s15, [r4, #36]	; 0x24
 800398e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003992:	edd7 6a04 	vldr	s13, [r7, #16]
 8003996:	ee77 7a87 	vadd.f32	s15, s15, s14
 800399a:	ed97 7a05 	vldr	s14, [r7, #20]
 800399e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80039a2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80039a6:	edc4 7a09 	vstr	s15, [r4, #36]	; 0x24
  debug.true_cycle_cnt++;
 80039aa:	68a3      	ldr	r3, [r4, #8]
 80039ac:	3301      	adds	r3, #1
 80039ae:	60a3      	str	r3, [r4, #8]
  switch (sys.main_mode) {
 80039b0:	2a09      	cmp	r2, #9
 80039b2:	f200 8113 	bhi.w	8003bdc <HAL_TIM_PeriodElapsedCallback+0x334>
 80039b6:	e8df f012 	tbh	[pc, r2, lsl #1]
 80039ba:	0034      	.short	0x0034
 80039bc:	01090034 	.word	0x01090034
 80039c0:	00ce00df 	.word	0x00ce00df
 80039c4:	00d800c7 	.word	0x00d800c7
 80039c8:	00d30111 	.word	0x00d30111
 80039cc:	0056      	.short	0x0056
    if (sys.error_id < 4 && sys.error_info == BLDC_ERROR_OVER_CURRENT && sys.error_resume_cnt < 10) {
 80039ce:	88ab      	ldrh	r3, [r5, #4]
 80039d0:	2b02      	cmp	r3, #2
 80039d2:	d19e      	bne.n	8003912 <HAL_TIM_PeriodElapsedCallback+0x6a>
 80039d4:	68eb      	ldr	r3, [r5, #12]
 80039d6:	2b09      	cmp	r3, #9
 80039d8:	d89b      	bhi.n	8003912 <HAL_TIM_PeriodElapsedCallback+0x6a>
      sys.stop_flag_request_time = sys.system_time_ms + 3000;
 80039da:	696a      	ldr	r2, [r5, #20]
      sys.error_flag = 0;
 80039dc:	2000      	movs	r0, #0
      sys.error_value = 0;
 80039de:	2100      	movs	r1, #0
      sys.error_resume_cnt++;
 80039e0:	3301      	adds	r3, #1
      sys.stop_flag_request_time = sys.system_time_ms + 3000;
 80039e2:	f602 32b8 	addw	r2, r2, #3000	; 0xbb8
      sys.error_flag = 0;
 80039e6:	7028      	strb	r0, [r5, #0]
      sys.error_info = 0;
 80039e8:	80a8      	strh	r0, [r5, #4]
      sys.error_value = 0;
 80039ea:	60a9      	str	r1, [r5, #8]
      sys.error_resume_cnt++;
 80039ec:	60eb      	str	r3, [r5, #12]
      sys.stop_flag_request_time = sys.system_time_ms + 3000;
 80039ee:	61aa      	str	r2, [r5, #24]
      actuator_power_ONOFF(0);
 80039f0:	f7fd fbda 	bl	80011a8 <actuator_power_ONOFF>
 80039f4:	e799      	b.n	800392a <HAL_TIM_PeriodElapsedCallback+0x82>
  } else if (sw_mode != pre_sw_mode) {  // reset
 80039f6:	783b      	ldrb	r3, [r7, #0]
 80039f8:	4283      	cmp	r3, r0
 80039fa:	f000 814f 	beq.w	8003c9c <HAL_TIM_PeriodElapsedCallback+0x3f4>
    ai_cmd.local_target_speed[i] = 0;
 80039fe:	4b69      	ldr	r3, [pc, #420]	; (8003ba4 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
    target.position[i] = omni.odom[i];
 8003a00:	4866      	ldr	r0, [pc, #408]	; (8003b9c <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8003a02:	4967      	ldr	r1, [pc, #412]	; (8003ba0 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8003a04:	6984      	ldr	r4, [r0, #24]
 8003a06:	600c      	str	r4, [r1, #0]
    ai_cmd.local_target_speed[i] = 0;
 8003a08:	2200      	movs	r2, #0
 8003a0a:	615a      	str	r2, [r3, #20]
 8003a0c:	619a      	str	r2, [r3, #24]
  if (sys.system_time_ms < sys.stop_flag_request_time) {
 8003a0e:	e9d5 2305 	ldrd	r2, r3, [r5, #20]
    target.position[i] = omni.odom[i];
 8003a12:	69c0      	ldr	r0, [r0, #28]
 8003a14:	6048      	str	r0, [r1, #4]
    sys.main_mode = MAIN_MODE_NONE;
 8003a16:	2407      	movs	r4, #7
  if (sys.system_time_ms < sys.stop_flag_request_time) {
 8003a18:	429a      	cmp	r2, r3
    sys.main_mode = MAIN_MODE_NONE;
 8003a1a:	742c      	strb	r4, [r5, #16]
  if (sys.system_time_ms < sys.stop_flag_request_time) {
 8003a1c:	d389      	bcc.n	8003932 <HAL_TIM_PeriodElapsedCallback+0x8a>
    sys.stop_flag = false;
 8003a1e:	2300      	movs	r3, #0
 8003a20:	e792      	b.n	8003948 <HAL_TIM_PeriodElapsedCallback+0xa0>
      if (connection.connected_ai == false || sys.stop_flag) {
 8003a22:	4e64      	ldr	r6, [pc, #400]	; (8003bb4 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8003a24:	7833      	ldrb	r3, [r6, #0]
 8003a26:	b11b      	cbz	r3, 8003a30 <HAL_TIM_PeriodElapsedCallback+0x188>
 8003a28:	786b      	ldrb	r3, [r5, #1]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	f000 80d3 	beq.w	8003bd6 <HAL_TIM_PeriodElapsedCallback+0x32e>

void maintask_stop()
{
  omni_move(0.0, 0.0, 0.0, 0.0);
 8003a30:	eddf 1a61 	vldr	s3, [pc, #388]	; 8003bb8 <HAL_TIM_PeriodElapsedCallback+0x310>
 8003a34:	eef0 0a61 	vmov.f32	s1, s3
 8003a38:	eeb0 0a61 	vmov.f32	s0, s3
 8003a3c:	eeb0 1a61 	vmov.f32	s2, s3
 8003a40:	f001 fc2a 	bl	8005298 <omni_move>
  actuator_motor5(0.0, 0.0);
 8003a44:	eddf 0a5c 	vldr	s1, [pc, #368]	; 8003bb8 <HAL_TIM_PeriodElapsedCallback+0x310>
 8003a48:	eeb0 0a60 	vmov.f32	s0, s1
 8003a4c:	f7fd fb42 	bl	80010d4 <actuator_motor5>
  actuator_kicker(1, 0);
 8003a50:	2100      	movs	r1, #0
 8003a52:	2001      	movs	r0, #1
 8003a54:	f7fd fb92 	bl	800117c <actuator_kicker>
  actuator_kicker_voltage(0.0);
 8003a58:	ed9f 0a57 	vldr	s0, [pc, #348]	; 8003bb8 <HAL_TIM_PeriodElapsedCallback+0x310>
 8003a5c:	f7fd fb7e 	bl	800115c <actuator_kicker_voltage>
  actuator_dribbler_down();
 8003a60:	f7fd fb6a 	bl	8001138 <actuator_dribbler_down>
}
 8003a64:	e028      	b.n	8003ab8 <HAL_TIM_PeriodElapsedCallback+0x210>
  omni_move(0.0, 0.0, 0.0, 0.0);
 8003a66:	eddf 1a54 	vldr	s3, [pc, #336]	; 8003bb8 <HAL_TIM_PeriodElapsedCallback+0x310>
 8003a6a:	4e52      	ldr	r6, [pc, #328]	; (8003bb4 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8003a6c:	eef0 0a61 	vmov.f32	s1, s3
 8003a70:	eeb0 0a61 	vmov.f32	s0, s3
 8003a74:	eeb0 1a61 	vmov.f32	s2, s3
 8003a78:	f001 fc0e 	bl	8005298 <omni_move>
  actuator_motor5(0.0, 0.0);
 8003a7c:	eddf 0a4e 	vldr	s1, [pc, #312]	; 8003bb8 <HAL_TIM_PeriodElapsedCallback+0x310>
 8003a80:	eeb0 0a60 	vmov.f32	s0, s1
 8003a84:	f7fd fb26 	bl	80010d4 <actuator_motor5>
  actuator_kicker(1, 0);
 8003a88:	2100      	movs	r1, #0
 8003a8a:	2001      	movs	r0, #1
 8003a8c:	f7fd fb76 	bl	800117c <actuator_kicker>
  actuator_kicker_voltage(0.0);
 8003a90:	ed9f 0a49 	vldr	s0, [pc, #292]	; 8003bb8 <HAL_TIM_PeriodElapsedCallback+0x310>
 8003a94:	f7fd fb62 	bl	800115c <actuator_kicker_voltage>
  actuator_dribbler_down();
 8003a98:	f7fd fb4e 	bl	8001138 <actuator_dribbler_down>

void send_can_error()
{
  uint8_t senddata_error[8];
  can1_send(0x000, senddata_error);
 8003a9c:	4669      	mov	r1, sp
 8003a9e:	2000      	movs	r0, #0
 8003aa0:	f7fe f884 	bl	8001bac <can1_send>
  can2_send(0x000, senddata_error);
 8003aa4:	4669      	mov	r1, sp
 8003aa6:	2000      	movs	r0, #0
 8003aa8:	f7fe f8d0 	bl	8001c4c <can2_send>

  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 1);
 8003aac:	4839      	ldr	r0, [pc, #228]	; (8003b94 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8003aae:	2201      	movs	r2, #1
 8003ab0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003ab4:	f004 f8d8 	bl	8007c68 <HAL_GPIO_WritePin>
  if (can_raw.power_voltage[5] < LOW_VOLTAGE_LIMIT && can_raw.power_voltage[5] != 0.0) {
 8003ab8:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8003abc:	eeb3 7a06 	vmov.f32	s14, #54	; 0x41b00000  22.0
 8003ac0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003ac4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ac8:	f140 80a4 	bpl.w	8003c14 <HAL_TIM_PeriodElapsedCallback+0x36c>
 8003acc:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003ad0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ad4:	f000 809e 	beq.w	8003c14 <HAL_TIM_PeriodElapsedCallback+0x36c>
    buzzer_cnt++;
 8003ad8:	4a38      	ldr	r2, [pc, #224]	; (8003bbc <HAL_TIM_PeriodElapsedCallback+0x314>)
 8003ada:	6813      	ldr	r3, [r2, #0]
 8003adc:	3301      	adds	r3, #1
    if (buzzer_cnt > 100) {
 8003ade:	2b64      	cmp	r3, #100	; 0x64
 8003ae0:	f240 80a0 	bls.w	8003c24 <HAL_TIM_PeriodElapsedCallback+0x37c>
      buzzer_cnt = 0;
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	6013      	str	r3, [r2, #0]
      if (buzzer_state == false) {
 8003ae8:	4b35      	ldr	r3, [pc, #212]	; (8003bc0 <HAL_TIM_PeriodElapsedCallback+0x318>)
 8003aea:	781a      	ldrb	r2, [r3, #0]
 8003aec:	2a00      	cmp	r2, #0
 8003aee:	f040 80c2 	bne.w	8003c76 <HAL_TIM_PeriodElapsedCallback+0x3ce>
        buzzer_state = true;
 8003af2:	2201      	movs	r2, #1
 8003af4:	701a      	strb	r2, [r3, #0]
        actuator_buzzer_on();
 8003af6:	f7fd fb8d 	bl	8001214 <actuator_buzzer_on>
  if (sys.system_time_ms - connection.latest_ai_cmd_update_time < MAIN_LOOP_CYCLE * 0.5) {  // AI コマンドタイムアウト
 8003afa:	696b      	ldr	r3, [r5, #20]
 8003afc:	6932      	ldr	r2, [r6, #16]
 8003afe:	1a9b      	subs	r3, r3, r2
 8003b00:	2bf9      	cmp	r3, #249	; 0xf9
 8003b02:	f200 8096 	bhi.w	8003c32 <HAL_TIM_PeriodElapsedCallback+0x38a>
    connection.connected_ai = true;
 8003b06:	2201      	movs	r2, #1
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 8003b08:	482e      	ldr	r0, [pc, #184]	; (8003bc4 <HAL_TIM_PeriodElapsedCallback+0x31c>)
    connection.connected_ai = true;
 8003b0a:	7032      	strb	r2, [r6, #0]
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 8003b0c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003b10:	f004 f8aa 	bl	8007c68 <HAL_GPIO_WritePin>
    if (connection.vision_update_cycle_cnt < MAIN_LOOP_CYCLE * 2) {
 8003b14:	68b2      	ldr	r2, [r6, #8]
 8003b16:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
      connection.vision_update_cycle_cnt++;
 8003b1a:	bf37      	itett	cc
 8003b1c:	3201      	addcc	r2, #1
  if (sys.system_time_ms - connection.latest_cm4_cmd_update_time < MAIN_LOOP_CYCLE * 0.2) {  // CM4 コマンドタイムアウト
 8003b1e:	696b      	ldrcs	r3, [r5, #20]
 8003b20:	696b      	ldrcc	r3, [r5, #20]
      connection.vision_update_cycle_cnt++;
 8003b22:	60b2      	strcc	r2, [r6, #8]
  if (sys.system_time_ms - connection.latest_cm4_cmd_update_time < MAIN_LOOP_CYCLE * 0.2) {  // CM4 コマンドタイムアウト
 8003b24:	6972      	ldr	r2, [r6, #20]
 8003b26:	1a9b      	subs	r3, r3, r2
 8003b28:	2b63      	cmp	r3, #99	; 0x63
 8003b2a:	f200 8099 	bhi.w	8003c60 <HAL_TIM_PeriodElapsedCallback+0x3b8>
    connection.connected_cm4 = true;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	7073      	strb	r3, [r6, #1]
  cnt_time_50Hz++;
 8003b32:	4a25      	ldr	r2, [pc, #148]	; (8003bc8 <HAL_TIM_PeriodElapsedCallback+0x320>)
 8003b34:	8813      	ldrh	r3, [r2, #0]
 8003b36:	3301      	adds	r3, #1
 8003b38:	b29b      	uxth	r3, r3
  if (cnt_time_50Hz > 10) {
 8003b3a:	2b0a      	cmp	r3, #10
 8003b3c:	f200 80a0 	bhi.w	8003c80 <HAL_TIM_PeriodElapsedCallback+0x3d8>
  cnt_time_50Hz++;
 8003b40:	8013      	strh	r3, [r2, #0]
}
 8003b42:	b002      	add	sp, #8
 8003b44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      kicker_test(&sys, &can_raw, false);
 8003b48:	4919      	ldr	r1, [pc, #100]	; (8003bb0 <HAL_TIM_PeriodElapsedCallback+0x308>)
 8003b4a:	480f      	ldr	r0, [pc, #60]	; (8003b88 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8003b4c:	4e19      	ldr	r6, [pc, #100]	; (8003bb4 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8003b4e:	2200      	movs	r2, #0
 8003b50:	f001 fe46 	bl	80057e0 <kicker_test>
      break;
 8003b54:	e7b0      	b.n	8003ab8 <HAL_TIM_PeriodElapsedCallback+0x210>
      dribbler_test(&sys);
 8003b56:	480c      	ldr	r0, [pc, #48]	; (8003b88 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8003b58:	4e16      	ldr	r6, [pc, #88]	; (8003bb4 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8003b5a:	f001 fe11 	bl	8005780 <dribbler_test>
      break;
 8003b5e:	e7ab      	b.n	8003ab8 <HAL_TIM_PeriodElapsedCallback+0x210>
      motor_calibration(&sys);
 8003b60:	4809      	ldr	r0, [pc, #36]	; (8003b88 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8003b62:	4e14      	ldr	r6, [pc, #80]	; (8003bb4 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8003b64:	f001 feee 	bl	8005944 <motor_calibration>
      break;
 8003b68:	e7a6      	b.n	8003ab8 <HAL_TIM_PeriodElapsedCallback+0x210>
      kicker_test(&sys, &can_raw, true);
 8003b6a:	4911      	ldr	r1, [pc, #68]	; (8003bb0 <HAL_TIM_PeriodElapsedCallback+0x308>)
 8003b6c:	4806      	ldr	r0, [pc, #24]	; (8003b88 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8003b6e:	4e11      	ldr	r6, [pc, #68]	; (8003bb4 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8003b70:	2201      	movs	r2, #1
 8003b72:	f001 fe35 	bl	80057e0 <kicker_test>
      break;
 8003b76:	e79f      	b.n	8003ab8 <HAL_TIM_PeriodElapsedCallback+0x210>
      motor_test(&sys);
 8003b78:	4803      	ldr	r0, [pc, #12]	; (8003b88 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8003b7a:	4e0e      	ldr	r6, [pc, #56]	; (8003bb4 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8003b7c:	f001 fd92 	bl	80056a4 <motor_test>
      break;
 8003b80:	e79a      	b.n	8003ab8 <HAL_TIM_PeriodElapsedCallback+0x210>
 8003b82:	bf00      	nop
 8003b84:	20000868 	.word	0x20000868
 8003b88:	20000b20 	.word	0x20000b20
 8003b8c:	20000b1c 	.word	0x20000b1c
 8003b90:	20000924 	.word	0x20000924
 8003b94:	48000400 	.word	0x48000400
 8003b98:	48000c00 	.word	0x48000c00
 8003b9c:	200008a8 	.word	0x200008a8
 8003ba0:	20000b44 	.word	0x20000b44
 8003ba4:	2000065c 	.word	0x2000065c
 8003ba8:	200008f8 	.word	0x200008f8
 8003bac:	20000794 	.word	0x20000794
 8003bb0:	200006b8 	.word	0x200006b8
 8003bb4:	2000073c 	.word	0x2000073c
 8003bb8:	00000000 	.word	0x00000000
 8003bbc:	200006b0 	.word	0x200006b0
 8003bc0:	200006b4 	.word	0x200006b4
 8003bc4:	48000800 	.word	0x48000800
 8003bc8:	2000073a 	.word	0x2000073a
      if (sys.stop_flag) {
 8003bcc:	786b      	ldrb	r3, [r5, #1]
 8003bce:	4e34      	ldr	r6, [pc, #208]	; (8003ca0 <HAL_TIM_PeriodElapsedCallback+0x3f8>)
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	f47f af2d 	bne.w	8003a30 <HAL_TIM_PeriodElapsedCallback+0x188>
        maintask_run();
 8003bd6:	f7ff fc4f 	bl	8003478 <maintask_run>
 8003bda:	e76d      	b.n	8003ab8 <HAL_TIM_PeriodElapsedCallback+0x210>
  omni_move(0.0, 0.0, 0.0, 0.0);
 8003bdc:	eddf 1a31 	vldr	s3, [pc, #196]	; 8003ca4 <HAL_TIM_PeriodElapsedCallback+0x3fc>
 8003be0:	4e2f      	ldr	r6, [pc, #188]	; (8003ca0 <HAL_TIM_PeriodElapsedCallback+0x3f8>)
 8003be2:	eef0 0a61 	vmov.f32	s1, s3
 8003be6:	eeb0 0a61 	vmov.f32	s0, s3
 8003bea:	eeb0 1a61 	vmov.f32	s2, s3
 8003bee:	f001 fb53 	bl	8005298 <omni_move>
  actuator_motor5(0.0, 0.0);
 8003bf2:	eddf 0a2c 	vldr	s1, [pc, #176]	; 8003ca4 <HAL_TIM_PeriodElapsedCallback+0x3fc>
 8003bf6:	eeb0 0a60 	vmov.f32	s0, s1
 8003bfa:	f7fd fa6b 	bl	80010d4 <actuator_motor5>
  actuator_kicker(1, 0);
 8003bfe:	2100      	movs	r1, #0
 8003c00:	2001      	movs	r0, #1
 8003c02:	f7fd fabb 	bl	800117c <actuator_kicker>
  actuator_kicker_voltage(0.0);
 8003c06:	ed9f 0a27 	vldr	s0, [pc, #156]	; 8003ca4 <HAL_TIM_PeriodElapsedCallback+0x3fc>
 8003c0a:	f7fd faa7 	bl	800115c <actuator_kicker_voltage>
  actuator_dribbler_down();
 8003c0e:	f7fd fa93 	bl	8001138 <actuator_dribbler_down>
}
 8003c12:	e751      	b.n	8003ab8 <HAL_TIM_PeriodElapsedCallback+0x210>
  } else if (sys.error_flag) {
 8003c14:	782b      	ldrb	r3, [r5, #0]
 8003c16:	b34b      	cbz	r3, 8003c6c <HAL_TIM_PeriodElapsedCallback+0x3c4>
    buzzer_cnt++;
 8003c18:	4a23      	ldr	r2, [pc, #140]	; (8003ca8 <HAL_TIM_PeriodElapsedCallback+0x400>)
 8003c1a:	6813      	ldr	r3, [r2, #0]
 8003c1c:	3301      	adds	r3, #1
    if (buzzer_cnt > 20) {
 8003c1e:	2b14      	cmp	r3, #20
 8003c20:	f63f af60 	bhi.w	8003ae4 <HAL_TIM_PeriodElapsedCallback+0x23c>
    buzzer_cnt++;
 8003c24:	6013      	str	r3, [r2, #0]
  if (sys.system_time_ms - connection.latest_ai_cmd_update_time < MAIN_LOOP_CYCLE * 0.5) {  // AI コマンドタイムアウト
 8003c26:	696b      	ldr	r3, [r5, #20]
 8003c28:	6932      	ldr	r2, [r6, #16]
 8003c2a:	1a9b      	subs	r3, r3, r2
 8003c2c:	2bf9      	cmp	r3, #249	; 0xf9
 8003c2e:	f67f af6a 	bls.w	8003b06 <HAL_TIM_PeriodElapsedCallback+0x25e>
    connection.connected_ai = false;
 8003c32:	2700      	movs	r7, #0
    connection.cmd_rx_frq = 0;
 8003c34:	2300      	movs	r3, #0
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 8003c36:	463a      	mov	r2, r7
 8003c38:	481c      	ldr	r0, [pc, #112]	; (8003cac <HAL_TIM_PeriodElapsedCallback+0x404>)
    connection.cmd_rx_frq = 0;
 8003c3a:	6073      	str	r3, [r6, #4]
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 8003c3c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
    connection.connected_ai = false;
 8003c40:	7037      	strb	r7, [r6, #0]
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 8003c42:	f004 f811 	bl	8007c68 <HAL_GPIO_WritePin>
    resetAiCmdData(&ai_cmd);
 8003c46:	481a      	ldr	r0, [pc, #104]	; (8003cb0 <HAL_TIM_PeriodElapsedCallback+0x408>)
 8003c48:	f7fd fd08 	bl	800165c <resetAiCmdData>
    sys.stop_flag_request_time = sys.system_time_ms + MAIN_LOOP_CYCLE;  // 前回のタイムアウト時から1.0s間は動かさない
 8003c4c:	696b      	ldr	r3, [r5, #20]
    connection.vision_update_cycle_cnt = 0;
 8003c4e:	60b7      	str	r7, [r6, #8]
    sys.stop_flag_request_time = sys.system_time_ms + MAIN_LOOP_CYCLE;  // 前回のタイムアウト時から1.0s間は動かさない
 8003c50:	f503 72fa 	add.w	r2, r3, #500	; 0x1f4
 8003c54:	61aa      	str	r2, [r5, #24]
  if (sys.system_time_ms - connection.latest_cm4_cmd_update_time < MAIN_LOOP_CYCLE * 0.2) {  // CM4 コマンドタイムアウト
 8003c56:	6972      	ldr	r2, [r6, #20]
 8003c58:	1a9b      	subs	r3, r3, r2
 8003c5a:	2b63      	cmp	r3, #99	; 0x63
 8003c5c:	f67f af67 	bls.w	8003b2e <HAL_TIM_PeriodElapsedCallback+0x286>
    connection.connected_ai = false;
 8003c60:	2300      	movs	r3, #0
    resetAiCmdData(&ai_cmd);
 8003c62:	4813      	ldr	r0, [pc, #76]	; (8003cb0 <HAL_TIM_PeriodElapsedCallback+0x408>)
    connection.connected_ai = false;
 8003c64:	8033      	strh	r3, [r6, #0]
    resetAiCmdData(&ai_cmd);
 8003c66:	f7fd fcf9 	bl	800165c <resetAiCmdData>
 8003c6a:	e762      	b.n	8003b32 <HAL_TIM_PeriodElapsedCallback+0x28a>
  } else if (buzzer_state) {
 8003c6c:	4b11      	ldr	r3, [pc, #68]	; (8003cb4 <HAL_TIM_PeriodElapsedCallback+0x40c>)
 8003c6e:	781a      	ldrb	r2, [r3, #0]
 8003c70:	2a00      	cmp	r2, #0
 8003c72:	f43f af42 	beq.w	8003afa <HAL_TIM_PeriodElapsedCallback+0x252>
        buzzer_state = false;
 8003c76:	2200      	movs	r2, #0
 8003c78:	701a      	strb	r2, [r3, #0]
        actuator_buzzer_off();
 8003c7a:	f7fd fad5 	bl	8001228 <actuator_buzzer_off>
 8003c7e:	e73c      	b.n	8003afa <HAL_TIM_PeriodElapsedCallback+0x252>
    debug.print_flag = true;
 8003c80:	2001      	movs	r0, #1
    cnt_time_50Hz = 0;
 8003c82:	2300      	movs	r3, #0
    debug.print_flag = true;
 8003c84:	f884 0030 	strb.w	r0, [r4, #48]	; 0x30
    cnt_time_50Hz = 0;
 8003c88:	8013      	strh	r3, [r2, #0]
    actuator_power_ONOFF(1);
 8003c8a:	f7fd fa8d 	bl	80011a8 <actuator_power_ONOFF>
    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 8003c8e:	480a      	ldr	r0, [pc, #40]	; (8003cb8 <HAL_TIM_PeriodElapsedCallback+0x410>)
 8003c90:	2180      	movs	r1, #128	; 0x80
}
 8003c92:	b002      	add	sp, #8
 8003c94:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 8003c98:	f003 bfec 	b.w	8007c74 <HAL_GPIO_TogglePin>
    sys.main_mode = sw_mode;
 8003c9c:	742b      	strb	r3, [r5, #16]
 8003c9e:	e644      	b.n	800392a <HAL_TIM_PeriodElapsedCallback+0x82>
 8003ca0:	2000073c 	.word	0x2000073c
 8003ca4:	00000000 	.word	0x00000000
 8003ca8:	200006b0 	.word	0x200006b0
 8003cac:	48000800 	.word	0x48000800
 8003cb0:	2000065c 	.word	0x2000065c
 8003cb4:	200006b4 	.word	0x200006b4
 8003cb8:	48000400 	.word	0x48000400

08003cbc <HAL_UART_RxCpltCallback>:
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef * huart)
{
 8003cbc:	b570      	push	{r4, r5, r6, lr}
  static int32_t uart_rx_cmd_idx = 0;
  uint8_t rx_data_tmp;

  if (huart->Instance == USART2) {
 8003cbe:	4a27      	ldr	r2, [pc, #156]	; (8003d5c <HAL_UART_RxCpltCallback+0xa0>)
 8003cc0:	6803      	ldr	r3, [r0, #0]
 8003cc2:	4293      	cmp	r3, r2
{
 8003cc4:	b084      	sub	sp, #16
  if (huart->Instance == USART2) {
 8003cc6:	d005      	beq.n	8003cd4 <HAL_UART_RxCpltCallback+0x18>
      parseRxCmd(&connection, &sys, &ai_cmd, &integ, data_from_cm4);
      sendRobotInfo(&can_raw, &sys, &imu, &omni, &mouse, &ai_cmd, &connection);
    }
  }

  if (huart->Instance == hlpuart1.Instance) {
 8003cc8:	4825      	ldr	r0, [pc, #148]	; (8003d60 <HAL_UART_RxCpltCallback+0xa4>)
 8003cca:	6802      	ldr	r2, [r0, #0]
 8003ccc:	429a      	cmp	r2, r3
 8003cce:	d02e      	beq.n	8003d2e <HAL_UART_RxCpltCallback+0x72>
    debug.print_idx++;
    HAL_UART_Receive_IT(&hlpuart1, &lpuart1_rx_it_buffer, 1);
  }
}
 8003cd0:	b004      	add	sp, #16
 8003cd2:	bd70      	pop	{r4, r5, r6, pc}
    rx_data_tmp = uart2_rx_it_buffer;
 8003cd4:	4923      	ldr	r1, [pc, #140]	; (8003d64 <HAL_UART_RxCpltCallback+0xa8>)
 8003cd6:	4604      	mov	r4, r0
    HAL_UART_Receive_IT(&huart2, &uart2_rx_it_buffer, 1);
 8003cd8:	2201      	movs	r2, #1
 8003cda:	4823      	ldr	r0, [pc, #140]	; (8003d68 <HAL_UART_RxCpltCallback+0xac>)
    rx_data_tmp = uart2_rx_it_buffer;
 8003cdc:	780d      	ldrb	r5, [r1, #0]
    HAL_UART_Receive_IT(&huart2, &uart2_rx_it_buffer, 1);
 8003cde:	f005 fe6f 	bl	80099c0 <HAL_UART_Receive_IT>
    if (uart_rx_cmd_idx >= 0 && uart_rx_cmd_idx < RX_BUF_SIZE_ETHER) {
 8003ce2:	4922      	ldr	r1, [pc, #136]	; (8003d6c <HAL_UART_RxCpltCallback+0xb0>)
 8003ce4:	680b      	ldr	r3, [r1, #0]
 8003ce6:	2b3f      	cmp	r3, #63	; 0x3f
 8003ce8:	d82c      	bhi.n	8003d44 <HAL_UART_RxCpltCallback+0x88>
      data_from_cm4[uart_rx_cmd_idx] = rx_data_tmp;
 8003cea:	4a21      	ldr	r2, [pc, #132]	; (8003d70 <HAL_UART_RxCpltCallback+0xb4>)
 8003cec:	54d5      	strb	r5, [r2, r3]
      uart_rx_cmd_idx++;
 8003cee:	3301      	adds	r3, #1
 8003cf0:	600b      	str	r3, [r1, #0]
    if (uart_rx_cmd_idx == RX_BUF_SIZE_ETHER) {
 8003cf2:	2b40      	cmp	r3, #64	; 0x40
 8003cf4:	d116      	bne.n	8003d24 <HAL_UART_RxCpltCallback+0x68>
      parseRxCmd(&connection, &sys, &ai_cmd, &integ, data_from_cm4);
 8003cf6:	4d1f      	ldr	r5, [pc, #124]	; (8003d74 <HAL_UART_RxCpltCallback+0xb8>)
 8003cf8:	4e1f      	ldr	r6, [pc, #124]	; (8003d78 <HAL_UART_RxCpltCallback+0xbc>)
 8003cfa:	4a1d      	ldr	r2, [pc, #116]	; (8003d70 <HAL_UART_RxCpltCallback+0xb4>)
 8003cfc:	9200      	str	r2, [sp, #0]
      uart_rx_cmd_idx = -1;
 8003cfe:	f04f 33ff 	mov.w	r3, #4294967295
 8003d02:	600b      	str	r3, [r1, #0]
      parseRxCmd(&connection, &sys, &ai_cmd, &integ, data_from_cm4);
 8003d04:	462a      	mov	r2, r5
 8003d06:	4b1d      	ldr	r3, [pc, #116]	; (8003d7c <HAL_UART_RxCpltCallback+0xc0>)
 8003d08:	491d      	ldr	r1, [pc, #116]	; (8003d80 <HAL_UART_RxCpltCallback+0xc4>)
 8003d0a:	4630      	mov	r0, r6
 8003d0c:	f7fd fcbc 	bl	8001688 <parseRxCmd>
      sendRobotInfo(&can_raw, &sys, &imu, &omni, &mouse, &ai_cmd, &connection);
 8003d10:	481c      	ldr	r0, [pc, #112]	; (8003d84 <HAL_UART_RxCpltCallback+0xc8>)
 8003d12:	9000      	str	r0, [sp, #0]
 8003d14:	e9cd 5601 	strd	r5, r6, [sp, #4]
 8003d18:	4b1b      	ldr	r3, [pc, #108]	; (8003d88 <HAL_UART_RxCpltCallback+0xcc>)
 8003d1a:	4a1c      	ldr	r2, [pc, #112]	; (8003d8c <HAL_UART_RxCpltCallback+0xd0>)
 8003d1c:	4918      	ldr	r1, [pc, #96]	; (8003d80 <HAL_UART_RxCpltCallback+0xc4>)
 8003d1e:	481c      	ldr	r0, [pc, #112]	; (8003d90 <HAL_UART_RxCpltCallback+0xd4>)
 8003d20:	f7fd fdfe 	bl	8001920 <sendRobotInfo>
  if (huart->Instance == hlpuart1.Instance) {
 8003d24:	480e      	ldr	r0, [pc, #56]	; (8003d60 <HAL_UART_RxCpltCallback+0xa4>)
 8003d26:	6823      	ldr	r3, [r4, #0]
 8003d28:	6802      	ldr	r2, [r0, #0]
 8003d2a:	429a      	cmp	r2, r3
 8003d2c:	d1d0      	bne.n	8003cd0 <HAL_UART_RxCpltCallback+0x14>
    debug.print_idx++;
 8003d2e:	4c19      	ldr	r4, [pc, #100]	; (8003d94 <HAL_UART_RxCpltCallback+0xd8>)
    HAL_UART_Receive_IT(&hlpuart1, &lpuart1_rx_it_buffer, 1);
 8003d30:	4919      	ldr	r1, [pc, #100]	; (8003d98 <HAL_UART_RxCpltCallback+0xdc>)
    debug.print_idx++;
 8003d32:	6823      	ldr	r3, [r4, #0]
    HAL_UART_Receive_IT(&hlpuart1, &lpuart1_rx_it_buffer, 1);
 8003d34:	2201      	movs	r2, #1
    debug.print_idx++;
 8003d36:	4413      	add	r3, r2
 8003d38:	6023      	str	r3, [r4, #0]
}
 8003d3a:	b004      	add	sp, #16
 8003d3c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UART_Receive_IT(&hlpuart1, &lpuart1_rx_it_buffer, 1);
 8003d40:	f005 be3e 	b.w	80099c0 <HAL_UART_Receive_IT>
    if (uart_rx_cmd_idx == -1 && rx_data_tmp == 254) {
 8003d44:	1c5a      	adds	r2, r3, #1
 8003d46:	d104      	bne.n	8003d52 <HAL_UART_RxCpltCallback+0x96>
 8003d48:	2dfe      	cmp	r5, #254	; 0xfe
      uart_rx_cmd_idx++;
 8003d4a:	bf04      	itt	eq
 8003d4c:	2301      	moveq	r3, #1
 8003d4e:	600b      	streq	r3, [r1, #0]
    if (uart_rx_cmd_idx == RX_BUF_SIZE_ETHER) {
 8003d50:	e7e8      	b.n	8003d24 <HAL_UART_RxCpltCallback+0x68>
    if (uart_rx_cmd_idx != -1 && uart_rx_cmd_idx < RX_BUF_SIZE_ETHER) {
 8003d52:	2b3f      	cmp	r3, #63	; 0x3f
 8003d54:	dccd      	bgt.n	8003cf2 <HAL_UART_RxCpltCallback+0x36>
      uart_rx_cmd_idx++;
 8003d56:	3301      	adds	r3, #1
 8003d58:	e7ca      	b.n	8003cf0 <HAL_UART_RxCpltCallback+0x34>
 8003d5a:	bf00      	nop
 8003d5c:	40004400 	.word	0x40004400
 8003d60:	20000df8 	.word	0x20000df8
 8003d64:	20000b64 	.word	0x20000b64
 8003d68:	20000e88 	.word	0x20000e88
 8003d6c:	20000b68 	.word	0x20000b68
 8003d70:	20000754 	.word	0x20000754
 8003d74:	2000065c 	.word	0x2000065c
 8003d78:	2000073c 	.word	0x2000073c
 8003d7c:	200007ec 	.word	0x200007ec
 8003d80:	20000b20 	.word	0x20000b20
 8003d84:	20000868 	.word	0x20000868
 8003d88:	200008a8 	.word	0x200008a8
 8003d8c:	200007d8 	.word	0x200007d8
 8003d90:	200006b8 	.word	0x200006b8
 8003d94:	20000794 	.word	0x20000794
 8003d98:	2000082c 	.word	0x2000082c

08003d9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003d9c:	b508      	push	{r3, lr}
  omni_move(0.0, 0.0, 0.0, 0.0);
 8003d9e:	ed9f 8a14 	vldr	s16, [pc, #80]	; 8003df0 <Error_Handler+0x54>
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while (1) {
    maintask_stop(255, 0);
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 1);
 8003da2:	4c14      	ldr	r4, [pc, #80]	; (8003df4 <Error_Handler+0x58>)
  omni_move(0.0, 0.0, 0.0, 0.0);
 8003da4:	ed9f 1a12 	vldr	s2, [pc, #72]	; 8003df0 <Error_Handler+0x54>
 8003da8:	eef0 1a48 	vmov.f32	s3, s16
 8003dac:	eeb0 0a41 	vmov.f32	s0, s2
 8003db0:	eef0 0a41 	vmov.f32	s1, s2
 8003db4:	f001 fa70 	bl	8005298 <omni_move>
  actuator_motor5(0.0, 0.0);
 8003db8:	eef0 0a48 	vmov.f32	s1, s16
 8003dbc:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8003df0 <Error_Handler+0x54>
 8003dc0:	f7fd f988 	bl	80010d4 <actuator_motor5>
  actuator_kicker(1, 0);
 8003dc4:	2100      	movs	r1, #0
 8003dc6:	2001      	movs	r0, #1
 8003dc8:	f7fd f9d8 	bl	800117c <actuator_kicker>
  actuator_kicker_voltage(0.0);
 8003dcc:	eeb0 0a48 	vmov.f32	s0, s16
 8003dd0:	f7fd f9c4 	bl	800115c <actuator_kicker_voltage>
  actuator_dribbler_down();
 8003dd4:	f7fd f9b0 	bl	8001138 <actuator_dribbler_down>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 1);
 8003dd8:	4620      	mov	r0, r4
 8003dda:	2201      	movs	r2, #1
 8003ddc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003de0:	f003 ff42 	bl	8007c68 <HAL_GPIO_WritePin>
    actuator_buzzer(200, 200);
 8003de4:	21c8      	movs	r1, #200	; 0xc8
 8003de6:	4608      	mov	r0, r1
 8003de8:	f7fd fa02 	bl	80011f0 <actuator_buzzer>
  while (1) {
 8003dec:	e7da      	b.n	8003da4 <Error_Handler+0x8>
 8003dee:	bf00      	nop
 8003df0:	00000000 	.word	0x00000000
 8003df4:	48000400 	.word	0x48000400

08003df8 <SystemClock_Config>:
{
 8003df8:	b510      	push	{r4, lr}
 8003dfa:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003dfc:	2238      	movs	r2, #56	; 0x38
 8003dfe:	2100      	movs	r1, #0
 8003e00:	a806      	add	r0, sp, #24
 8003e02:	f007 ffa1 	bl	800bd48 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003e06:	2000      	movs	r0, #0
 8003e08:	e9cd 0001 	strd	r0, r0, [sp, #4]
 8003e0c:	e9cd 0003 	strd	r0, r0, [sp, #12]
 8003e10:	9005      	str	r0, [sp, #20]
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8003e12:	f003 ff39 	bl	8007c88 <HAL_PWREx_ControlVoltageScaling>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003e16:	2001      	movs	r0, #1
 8003e18:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003e1c:	2302      	movs	r3, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003e1e:	e9cd 0106 	strd	r0, r1, [sp, #24]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003e22:	2403      	movs	r4, #3
  RCC_OscInitStruct.PLL.PLLN = 85;
 8003e24:	2255      	movs	r2, #85	; 0x55
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8003e26:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003e28:	e9cd 340d 	strd	r3, r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLN = 85;
 8003e2c:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003e30:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003e34:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8003e36:	f003 ffa5 	bl	8007d84 <HAL_RCC_OscConfig>
 8003e3a:	b970      	cbnz	r0, 8003e5a <SystemClock_Config+0x62>
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8003e3c:	2104      	movs	r1, #4
 8003e3e:	4603      	mov	r3, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003e40:	220f      	movs	r2, #15
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8003e42:	eb0d 0001 	add.w	r0, sp, r1
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003e46:	e9cd 2401 	strd	r2, r4, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003e4a:	e9cd 3303 	strd	r3, r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003e4e:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8003e50:	f004 fa1c 	bl	800828c <HAL_RCC_ClockConfig>
 8003e54:	b908      	cbnz	r0, 8003e5a <SystemClock_Config+0x62>
}
 8003e56:	b014      	add	sp, #80	; 0x50
 8003e58:	bd10      	pop	{r4, pc}
    Error_Handler();
 8003e5a:	f7ff ff9f 	bl	8003d9c <Error_Handler>
 8003e5e:	bf00      	nop

08003e60 <main>:
{
 8003e60:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8003e64:	b08d      	sub	sp, #52	; 0x34
  HAL_Init();
 8003e66:	f002 fa27 	bl	80062b8 <HAL_Init>
  SystemClock_Config();
 8003e6a:	f7ff ffc5 	bl	8003df8 <SystemClock_Config>
  MX_GPIO_Init();
 8003e6e:	f7fe f941 	bl	80020f4 <MX_GPIO_Init>
  MX_DMA_Init();
 8003e72:	f7fd ffe1 	bl	8001e38 <MX_DMA_Init>
  MX_FDCAN1_Init();
 8003e76:	f7fe f831 	bl	8001edc <MX_FDCAN1_Init>
  MX_LPUART1_UART_Init();
 8003e7a:	f001 fe61 	bl	8005b40 <MX_LPUART1_UART_Init>
  MX_USART2_UART_Init();
 8003e7e:	f001 fead 	bl	8005bdc <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8003e82:	f001 fef3 	bl	8005c6c <MX_USART3_UART_Init>
  MX_SPI1_Init();
 8003e86:	f001 fae3 	bl	8005450 <MX_SPI1_Init>
  MX_TIM5_Init();
 8003e8a:	f001 fd89 	bl	80059a0 <MX_TIM5_Init>
  MX_TIM7_Init();
 8003e8e:	f001 fdf5 	bl	8005a7c <MX_TIM7_Init>
  MX_ADC5_Init();
 8003e92:	f7fd fab3 	bl	80013fc <MX_ADC5_Init>
  MX_ADC3_Init();
 8003e96:	f7fd fa59 	bl	800134c <MX_ADC3_Init>
  MX_FDCAN2_Init();
 8003e9a:	f7fe f845 	bl	8001f28 <MX_FDCAN2_Init>
  MX_ADC1_Init();
 8003e9e:	f7fd f9ff 	bl	80012a0 <MX_ADC1_Init>
  integ.odom_log[0] = initRingBuffer(SPEED_LOG_BUF_SIZE);
 8003ea2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003ea6:	f001 fa71 	bl	800538c <initRingBuffer>
 8003eaa:	4cd3      	ldr	r4, [pc, #844]	; (80041f8 <main+0x398>)
  omni.local_speed_log[0] = initRingBuffer(SPEED_MOVING_AVERAGE_FILTER_BUF_SIZE);
 8003eac:	4dd3      	ldr	r5, [pc, #844]	; (80041fc <main+0x39c>)
  sys.kick_state = 0;
 8003eae:	f8df 93d8 	ldr.w	r9, [pc, #984]	; 8004288 <main+0x428>
  ai_cmd.latency_time_ms = 100;
 8003eb2:	4ed3      	ldr	r6, [pc, #844]	; (8004200 <main+0x3a0>)
  integ.odom_log[0] = initRingBuffer(SPEED_LOG_BUF_SIZE);
 8003eb4:	4603      	mov	r3, r0
 8003eb6:	6023      	str	r3, [r4, #0]
  integ.odom_log[1] = initRingBuffer(SPEED_LOG_BUF_SIZE);
 8003eb8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003ebc:	f001 fa66 	bl	800538c <initRingBuffer>
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	6063      	str	r3, [r4, #4]
  omni.local_speed_log[0] = initRingBuffer(SPEED_MOVING_AVERAGE_FILTER_BUF_SIZE);
 8003ec4:	200a      	movs	r0, #10
 8003ec6:	f001 fa61 	bl	800538c <initRingBuffer>
 8003eca:	4603      	mov	r3, r0
 8003ecc:	642b      	str	r3, [r5, #64]	; 0x40
  omni.local_speed_log[1] = initRingBuffer(SPEED_MOVING_AVERAGE_FILTER_BUF_SIZE);
 8003ece:	200a      	movs	r0, #10
 8003ed0:	f001 fa5c 	bl	800538c <initRingBuffer>
  sys.kick_state = 0;
 8003ed4:	2400      	movs	r4, #0
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2);
 8003ed6:	2104      	movs	r1, #4
  omni.local_speed_log[1] = initRingBuffer(SPEED_MOVING_AVERAGE_FILTER_BUF_SIZE);
 8003ed8:	6468      	str	r0, [r5, #68]	; 0x44
  ai_cmd.latency_time_ms = 100;
 8003eda:	2764      	movs	r7, #100	; 0x64
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2);
 8003edc:	48c9      	ldr	r0, [pc, #804]	; (8004204 <main+0x3a4>)
  ai_cmd.latency_time_ms = 100;
 8003ede:	6537      	str	r7, [r6, #80]	; 0x50
  sys.kick_state = 0;
 8003ee0:	f8a9 401c 	strh.w	r4, [r9, #28]
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2);
 8003ee4:	f005 f9f2 	bl	80092cc <HAL_TIM_PWM_Start>
  actuator_buzzer_frq(1046, 50);  //C5
 8003ee8:	ed9f 0ac7 	vldr	s0, [pc, #796]	; 8004208 <main+0x3a8>
  setbuf(stdin, NULL);
 8003eec:	4dc7      	ldr	r5, [pc, #796]	; (800420c <main+0x3ac>)
  actuator_buzzer_frq(1046, 50);  //C5
 8003eee:	2032      	movs	r0, #50	; 0x32
 8003ef0:	f7fd f9a2 	bl	8001238 <actuator_buzzer_frq>
  actuator_buzzer_frq(1174, 50);  //D5
 8003ef4:	ed9f 0ac6 	vldr	s0, [pc, #792]	; 8004210 <main+0x3b0>
 8003ef8:	2032      	movs	r0, #50	; 0x32
 8003efa:	f7fd f99d 	bl	8001238 <actuator_buzzer_frq>
  actuator_buzzer_frq(1318, 50);  //E5
 8003efe:	ed9f 0ac5 	vldr	s0, [pc, #788]	; 8004214 <main+0x3b4>
 8003f02:	2032      	movs	r0, #50	; 0x32
 8003f04:	f7fd f998 	bl	8001238 <actuator_buzzer_frq>
  actuator_buzzer_frq(1396, 50);  //F5
 8003f08:	ed9f 0ac3 	vldr	s0, [pc, #780]	; 8004218 <main+0x3b8>
 8003f0c:	2032      	movs	r0, #50	; 0x32
 8003f0e:	f7fd f993 	bl	8001238 <actuator_buzzer_frq>
  setbuf(stdin, NULL);
 8003f12:	682b      	ldr	r3, [r5, #0]
 8003f14:	4621      	mov	r1, r4
 8003f16:	6858      	ldr	r0, [r3, #4]
 8003f18:	f007 fd66 	bl	800b9e8 <setbuf>
  setbuf(stdout, NULL);
 8003f1c:	682b      	ldr	r3, [r5, #0]
 8003f1e:	4621      	mov	r1, r4
 8003f20:	6898      	ldr	r0, [r3, #8]
 8003f22:	f007 fd61 	bl	800b9e8 <setbuf>
  setbuf(stderr, NULL);
 8003f26:	682b      	ldr	r3, [r5, #0]
 8003f28:	4621      	mov	r1, r4
 8003f2a:	68d8      	ldr	r0, [r3, #12]
 8003f2c:	f007 fd5c 	bl	800b9e8 <setbuf>
  HAL_UART_Init(&hlpuart1);
 8003f30:	48ba      	ldr	r0, [pc, #744]	; (800421c <main+0x3bc>)
 8003f32:	f006 fe0d 	bl	800ab50 <HAL_UART_Init>
  HAL_UART_Init(&huart2);
 8003f36:	48ba      	ldr	r0, [pc, #744]	; (8004220 <main+0x3c0>)
 8003f38:	f006 fe0a 	bl	800ab50 <HAL_UART_Init>
  printf("orion main start %s %s\r\n", __DATE__, __TIME__);
 8003f3c:	4ab9      	ldr	r2, [pc, #740]	; (8004224 <main+0x3c4>)
 8003f3e:	49ba      	ldr	r1, [pc, #744]	; (8004228 <main+0x3c8>)
 8003f40:	48ba      	ldr	r0, [pc, #744]	; (800422c <main+0x3cc>)
 8003f42:	f007 fce3 	bl	800b90c <iprintf>
  HAL_UART_Receive_IT(&huart2, &uart2_rx_it_buffer, 1);
 8003f46:	49ba      	ldr	r1, [pc, #744]	; (8004230 <main+0x3d0>)
 8003f48:	48b5      	ldr	r0, [pc, #724]	; (8004220 <main+0x3c0>)
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	f005 fd38 	bl	80099c0 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&hlpuart1, &lpuart1_rx_it_buffer, 1);
 8003f50:	49b8      	ldr	r1, [pc, #736]	; (8004234 <main+0x3d4>)
 8003f52:	48b2      	ldr	r0, [pc, #712]	; (800421c <main+0x3bc>)
 8003f54:	2201      	movs	r2, #1
 8003f56:	f005 fd33 	bl	80099c0 <HAL_UART_Receive_IT>
  HAL_ADC_Start_DMA(&hadc5, &sys.sw_data, 1);
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	f109 0120 	add.w	r1, r9, #32
 8003f60:	48b5      	ldr	r0, [pc, #724]	; (8004238 <main+0x3d8>)
 8003f62:	f002 fe15 	bl	8006b90 <HAL_ADC_Start_DMA>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 8003f66:	48b5      	ldr	r0, [pc, #724]	; (800423c <main+0x3dc>)
 8003f68:	2201      	movs	r2, #1
 8003f6a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003f6e:	f003 fe7b 	bl	8007c68 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 1);
 8003f72:	2201      	movs	r2, #1
 8003f74:	4611      	mov	r1, r2
 8003f76:	48b1      	ldr	r0, [pc, #708]	; (800423c <main+0x3dc>)
 8003f78:	f003 fe76 	bl	8007c68 <HAL_GPIO_WritePin>
  ICM20602_init();
 8003f7c:	f7fe f956 	bl	800222c <ICM20602_init>
  ICM20602_init();
 8003f80:	f7fe f954 	bl	800222c <ICM20602_init>
  ICM20602_IMU_calibration2();
 8003f84:	f7fe fc9c 	bl	80028c0 <ICM20602_IMU_calibration2>
  ICM20602_clearAngle();
 8003f88:	f7fe fa46 	bl	8002418 <ICM20602_clearAngle>
  printf("\n\rcomplete imu init\r\n");
 8003f8c:	48ac      	ldr	r0, [pc, #688]	; (8004240 <main+0x3e0>)
 8003f8e:	f007 fd23 	bl	800b9d8 <puts>
  can1_init_ibis(&hfdcan1);
 8003f92:	48ac      	ldr	r0, [pc, #688]	; (8004244 <main+0x3e4>)
 8003f94:	f7fd fddc 	bl	8001b50 <can1_init_ibis>
  can2_init_ibis(&hfdcan2);
 8003f98:	48ab      	ldr	r0, [pc, #684]	; (8004248 <main+0x3e8>)
 8003f9a:	f7fd fe29 	bl	8001bf0 <can2_init_ibis>
  printf("\n\rstart can1\r\n");
 8003f9e:	48ab      	ldr	r0, [pc, #684]	; (800424c <main+0x3ec>)
 8003fa0:	f007 fd1a 	bl	800b9d8 <puts>
  HAL_FDCAN_Start(&hfdcan1);
 8003fa4:	48a7      	ldr	r0, [pc, #668]	; (8004244 <main+0x3e4>)
 8003fa6:	f003 fb0b 	bl	80075c0 <HAL_FDCAN_Start>
  if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 8003faa:	48a6      	ldr	r0, [pc, #664]	; (8004244 <main+0x3e4>)
 8003fac:	4622      	mov	r2, r4
 8003fae:	2101      	movs	r1, #1
 8003fb0:	f003 fc0e 	bl	80077d0 <HAL_FDCAN_ActivateNotification>
 8003fb4:	2800      	cmp	r0, #0
 8003fb6:	f040 817d 	bne.w	80042b4 <main+0x454>
  printf("\n\rstart can2\r\n");
 8003fba:	4604      	mov	r4, r0
 8003fbc:	48a4      	ldr	r0, [pc, #656]	; (8004250 <main+0x3f0>)
 8003fbe:	f007 fd0b 	bl	800b9d8 <puts>
  HAL_FDCAN_Start(&hfdcan2);
 8003fc2:	48a1      	ldr	r0, [pc, #644]	; (8004248 <main+0x3e8>)
 8003fc4:	f003 fafc 	bl	80075c0 <HAL_FDCAN_Start>
  if (HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 8003fc8:	4622      	mov	r2, r4
 8003fca:	489f      	ldr	r0, [pc, #636]	; (8004248 <main+0x3e8>)
 8003fcc:	2101      	movs	r1, #1
 8003fce:	f003 fbff 	bl	80077d0 <HAL_FDCAN_ActivateNotification>
 8003fd2:	4604      	mov	r4, r0
 8003fd4:	2800      	cmp	r0, #0
 8003fd6:	f040 816d 	bne.w	80042b4 <main+0x454>
  actuator_power_ONOFF(0);
 8003fda:	f7fd f8e5 	bl	80011a8 <actuator_power_ONOFF>
  HAL_Delay(20);
 8003fde:	2014      	movs	r0, #20
 8003fe0:	f002 f986 	bl	80062f0 <HAL_Delay>
  actuator_motor1(0.0, 0.0);
 8003fe4:	eddf 0a9b 	vldr	s1, [pc, #620]	; 8004254 <main+0x3f4>
      if (fabs(debug.true_yaw_speed - debug.true_fb_toral_spin) > 100 && fabs(ai_cmd.target_theta - imu.yaw_angle) > 5) {
 8003fe8:	ed9f 8a9b 	vldr	s16, [pc, #620]	; 8004258 <main+0x3f8>
          p("TPx %+4.1f TPy %+4.1f TW %+6.1f ", ai_cmd.global_target_position[0], ai_cmd.global_target_position[1], ai_cmd.target_theta * 180 / M_PI);
 8003fec:	eddf 8a9b 	vldr	s17, [pc, #620]	; 800425c <main+0x3fc>
 8003ff0:	f8df a298 	ldr.w	sl, [pc, #664]	; 800428c <main+0x42c>
 8003ff4:	4d9a      	ldr	r5, [pc, #616]	; (8004260 <main+0x400>)
 8003ff6:	f8df b298 	ldr.w	fp, [pc, #664]	; 8004290 <main+0x430>
 8003ffa:	f8df 8298 	ldr.w	r8, [pc, #664]	; 8004294 <main+0x434>
  actuator_motor1(0.0, 0.0);
 8003ffe:	eeb0 0a60 	vmov.f32	s0, s1
 8004002:	f7fc ffe7 	bl	8000fd4 <actuator_motor1>
  actuator_motor2(0.0, 0.0);
 8004006:	eddf 0a93 	vldr	s1, [pc, #588]	; 8004254 <main+0x3f4>
 800400a:	eeb0 0a60 	vmov.f32	s0, s1
 800400e:	f7fd f801 	bl	8001014 <actuator_motor2>
  actuator_motor3(0.0, 0.0);
 8004012:	eddf 0a90 	vldr	s1, [pc, #576]	; 8004254 <main+0x3f4>
 8004016:	eeb0 0a60 	vmov.f32	s0, s1
 800401a:	f7fd f81b 	bl	8001054 <actuator_motor3>
  actuator_motor4(0.0, 0.0);
 800401e:	eddf 0a8d 	vldr	s1, [pc, #564]	; 8004254 <main+0x3f4>
 8004022:	eeb0 0a60 	vmov.f32	s0, s1
 8004026:	f7fd f835 	bl	8001094 <actuator_motor4>
  actuator_motor5(0.0, 0.0);
 800402a:	eddf 0a8a 	vldr	s1, [pc, #552]	; 8004254 <main+0x3f4>
 800402e:	eeb0 0a60 	vmov.f32	s0, s1
 8004032:	f7fd f84f 	bl	80010d4 <actuator_motor5>
  actuator_kicker(1, 1);
 8004036:	2101      	movs	r1, #1
 8004038:	4608      	mov	r0, r1
 800403a:	f7fd f89f 	bl	800117c <actuator_kicker>
  actuator_kicker_voltage(0.0);
 800403e:	ed9f 0a85 	vldr	s0, [pc, #532]	; 8004254 <main+0x3f4>
 8004042:	f7fd f88b 	bl	800115c <actuator_kicker_voltage>
  actuator_power_param(1, 15.0);  // min voltage
 8004046:	eeb2 0a0e 	vmov.f32	s0, #46	; 0x41700000  15.0
 800404a:	2001      	movs	r0, #1
 800404c:	f7fd f8c0 	bl	80011d0 <actuator_power_param>
  actuator_power_param(2, 35.0);  // max voltage
 8004050:	ed9f 0a84 	vldr	s0, [pc, #528]	; 8004264 <main+0x404>
 8004054:	2002      	movs	r0, #2
 8004056:	f7fd f8bb 	bl	80011d0 <actuator_power_param>
  actuator_power_param(3, 50.0);  // max can_raw.current
 800405a:	ed9f 0a83 	vldr	s0, [pc, #524]	; 8004268 <main+0x408>
 800405e:	2003      	movs	r0, #3
 8004060:	f7fd f8b6 	bl	80011d0 <actuator_power_param>
  actuator_power_param(4, 90.0);  // max temp(fet)
 8004064:	ed9f 0a81 	vldr	s0, [pc, #516]	; 800426c <main+0x40c>
 8004068:	2004      	movs	r0, #4
 800406a:	f7fd f8b1 	bl	80011d0 <actuator_power_param>
  actuator_power_param(5, 90.0);  // max temp(solenoid)
 800406e:	ed9f 0a7f 	vldr	s0, [pc, #508]	; 800426c <main+0x40c>
 8004072:	2005      	movs	r0, #5
 8004074:	f7fd f8ac 	bl	80011d0 <actuator_power_param>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 8004078:	4622      	mov	r2, r4
 800407a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800407e:	486f      	ldr	r0, [pc, #444]	; (800423c <main+0x3dc>)
 8004080:	f003 fdf2 	bl	8007c68 <HAL_GPIO_WritePin>
  actuator_power_ONOFF(1);
 8004084:	2001      	movs	r0, #1
 8004086:	f7fd f88f 	bl	80011a8 <actuator_power_ONOFF>
  actuator_buzzer_frq(1046, 50);  //C5
 800408a:	ed9f 0a5f 	vldr	s0, [pc, #380]	; 8004208 <main+0x3a8>
 800408e:	2032      	movs	r0, #50	; 0x32
 8004090:	f7fd f8d2 	bl	8001238 <actuator_buzzer_frq>
  actuator_buzzer_frq(1174, 50);  //D5
 8004094:	ed9f 0a5e 	vldr	s0, [pc, #376]	; 8004210 <main+0x3b0>
 8004098:	2032      	movs	r0, #50	; 0x32
 800409a:	f7fd f8cd 	bl	8001238 <actuator_buzzer_frq>
  actuator_buzzer_frq(1046, 50);  //C5
 800409e:	ed9f 0a5a 	vldr	s0, [pc, #360]	; 8004208 <main+0x3a8>
 80040a2:	2032      	movs	r0, #50	; 0x32
 80040a4:	f7fd f8c8 	bl	8001238 <actuator_buzzer_frq>
  actuator_buzzer_frq(1174, 50);  //D5
 80040a8:	ed9f 0a59 	vldr	s0, [pc, #356]	; 8004210 <main+0x3b0>
 80040ac:	2032      	movs	r0, #50	; 0x32
 80040ae:	f7fd f8c3 	bl	8001238 <actuator_buzzer_frq>
  actuator_buzzer_frq(1318, 50);  //E5
 80040b2:	ed9f 0a58 	vldr	s0, [pc, #352]	; 8004214 <main+0x3b4>
 80040b6:	2032      	movs	r0, #50	; 0x32
 80040b8:	f7fd f8be 	bl	8001238 <actuator_buzzer_frq>
  actuator_buzzer_frq(1396, 50);  //F5
 80040bc:	ed9f 0a56 	vldr	s0, [pc, #344]	; 8004218 <main+0x3b8>
 80040c0:	2032      	movs	r0, #50	; 0x32
 80040c2:	f7fd f8b9 	bl	8001238 <actuator_buzzer_frq>
  actuator_power_ONOFF(1);
 80040c6:	2001      	movs	r0, #1
 80040c8:	f7fd f86e 	bl	80011a8 <actuator_power_ONOFF>
  sys.stop_flag_request_time = 1000;  // !!注意!! TIM7の割り込みがはじまってから1000ms間停止
 80040cc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  HAL_Delay(100);
 80040d0:	4638      	mov	r0, r7
  sys.stop_flag_request_time = 1000;  // !!注意!! TIM7の割り込みがはじまってから1000ms間停止
 80040d2:	f8c9 3018 	str.w	r3, [r9, #24]
  sys.system_time_ms = 0;
 80040d6:	f8c9 4014 	str.w	r4, [r9, #20]
  HAL_Delay(100);
 80040da:	f002 f909 	bl	80062f0 <HAL_Delay>
  HAL_TIM_Base_Start_IT(&htim7);
 80040de:	4864      	ldr	r0, [pc, #400]	; (8004270 <main+0x410>)
 80040e0:	4c64      	ldr	r4, [pc, #400]	; (8004274 <main+0x414>)
 80040e2:	4f65      	ldr	r7, [pc, #404]	; (8004278 <main+0x418>)
 80040e4:	f005 f816 	bl	8009114 <HAL_TIM_Base_Start_IT>
  HAL_Delay(500);
 80040e8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80040ec:	f002 f900 	bl	80062f0 <HAL_Delay>
    debug.main_loop_cnt++;
 80040f0:	6863      	ldr	r3, [r4, #4]
 80040f2:	3301      	adds	r3, #1
 80040f4:	6063      	str	r3, [r4, #4]
    if (debug.print_flag) {
 80040f6:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d0f8      	beq.n	80040f0 <main+0x290>
      debug.print_flag = false;
 80040fe:	2300      	movs	r3, #0
      printf_buffer[0] = 0;
 8004100:	703b      	strb	r3, [r7, #0]
      p("\e[0m");
 8004102:	485e      	ldr	r0, [pc, #376]	; (800427c <main+0x41c>)
      debug.print_flag = false;
 8004104:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
      p("\e[0m");
 8004108:	f7fe fd76 	bl	8002bf8 <p>
      p("yaw=%+6.1f ", imu.yaw_angle);
 800410c:	f8da 0000 	ldr.w	r0, [sl]
 8004110:	f7fc fa42 	bl	8000598 <__aeabi_f2d>
 8004114:	4602      	mov	r2, r0
 8004116:	460b      	mov	r3, r1
 8004118:	4859      	ldr	r0, [pc, #356]	; (8004280 <main+0x420>)
 800411a:	f7fe fd6d 	bl	8002bf8 <p>
      if (can_raw.power_voltage[5] < LOW_VOLTAGE_LIMIT) {
 800411e:	edd5 7a11 	vldr	s15, [r5, #68]	; 0x44
 8004122:	eeb3 7a06 	vmov.f32	s14, #54	; 0x41b00000  22.0
 8004126:	eef4 7ac7 	vcmpe.f32	s15, s14
 800412a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
        p("\e[33mBatt=%3.1f\e[37m ", can_raw.power_voltage[5]);
 800412e:	ee17 0a90 	vmov	r0, s15
      if (can_raw.power_voltage[5] < LOW_VOLTAGE_LIMIT) {
 8004132:	f140 8499 	bpl.w	8004a68 <main+0xc08>
        p("\e[33mBatt=%3.1f\e[37m ", can_raw.power_voltage[5]);
 8004136:	f7fc fa2f 	bl	8000598 <__aeabi_f2d>
 800413a:	4602      	mov	r2, r0
 800413c:	460b      	mov	r3, r1
 800413e:	4851      	ldr	r0, [pc, #324]	; (8004284 <main+0x424>)
 8004140:	f7fe fd5a 	bl	8002bf8 <p>
      debug.out_total_spin = output.motor_voltage[0] + output.motor_voltage[1] + output.motor_voltage[2] + output.motor_voltage[3];
 8004144:	eddb 7a07 	vldr	s15, [fp, #28]
 8004148:	ed9b 6a08 	vldr	s12, [fp, #32]
      debug.fb_total_spin = (can_raw.motor_feedback[0] + can_raw.motor_feedback[1] + can_raw.motor_feedback[2] + can_raw.motor_feedback[3]) / 1.5;
 800414c:	edd5 6a03 	vldr	s13, [r5, #12]
      debug.out_total_spin = output.motor_voltage[0] + output.motor_voltage[1] + output.motor_voltage[2] + output.motor_voltage[3];
 8004150:	eddb 5a09 	vldr	s11, [fp, #36]	; 0x24
      debug.fb_total_spin = (can_raw.motor_feedback[0] + can_raw.motor_feedback[1] + can_raw.motor_feedback[2] + can_raw.motor_feedback[3]) / 1.5;
 8004154:	ed95 7a02 	vldr	s14, [r5, #8]
      debug.out_total_spin = output.motor_voltage[0] + output.motor_voltage[1] + output.motor_voltage[2] + output.motor_voltage[3];
 8004158:	ee77 7a86 	vadd.f32	s15, s15, s12
      debug.fb_total_spin = (can_raw.motor_feedback[0] + can_raw.motor_feedback[1] + can_raw.motor_feedback[2] + can_raw.motor_feedback[3]) / 1.5;
 800415c:	ee37 7a26 	vadd.f32	s14, s14, s13
      debug.out_total_spin = output.motor_voltage[0] + output.motor_voltage[1] + output.motor_voltage[2] + output.motor_voltage[3];
 8004160:	ed9b 6a0a 	vldr	s12, [fp, #40]	; 0x28
      debug.fb_total_spin = (can_raw.motor_feedback[0] + can_raw.motor_feedback[1] + can_raw.motor_feedback[2] + can_raw.motor_feedback[3]) / 1.5;
 8004164:	edd5 6a04 	vldr	s13, [r5, #16]
      debug.out_total_spin = output.motor_voltage[0] + output.motor_voltage[1] + output.motor_voltage[2] + output.motor_voltage[3];
 8004168:	ee77 7aa5 	vadd.f32	s15, s15, s11
      debug.fb_total_spin = (can_raw.motor_feedback[0] + can_raw.motor_feedback[1] + can_raw.motor_feedback[2] + can_raw.motor_feedback[3]) / 1.5;
 800416c:	ee37 7a26 	vadd.f32	s14, s14, s13
      debug.out_total_spin = output.motor_voltage[0] + output.motor_voltage[1] + output.motor_voltage[2] + output.motor_voltage[3];
 8004170:	ee77 7a86 	vadd.f32	s15, s15, s12
      debug.fb_total_spin = (can_raw.motor_feedback[0] + can_raw.motor_feedback[1] + can_raw.motor_feedback[2] + can_raw.motor_feedback[3]) / 1.5;
 8004174:	edd5 6a05 	vldr	s13, [r5, #20]
      debug.out_total_spin = output.motor_voltage[0] + output.motor_voltage[1] + output.motor_voltage[2] + output.motor_voltage[3];
 8004178:	edc4 7a05 	vstr	s15, [r4, #20]
      debug.fb_total_spin = (can_raw.motor_feedback[0] + can_raw.motor_feedback[1] + can_raw.motor_feedback[2] + can_raw.motor_feedback[3]) / 1.5;
 800417c:	ee77 7a26 	vadd.f32	s15, s14, s13
 8004180:	ee17 0a90 	vmov	r0, s15
 8004184:	f7fc fa08 	bl	8000598 <__aeabi_f2d>
 8004188:	a319      	add	r3, pc, #100	; (adr r3, 80041f0 <main+0x390>)
 800418a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800418e:	f7fc fa5b 	bl	8000648 <__aeabi_dmul>
 8004192:	f7fc fd51 	bl	8000c38 <__aeabi_d2f>
 8004196:	61a0      	str	r0, [r4, #24]
      debug.true_yaw_speed = imu.yaw_angle - debug.pre_yaw_angle;
 8004198:	edd4 7a07 	vldr	s15, [r4, #28]
 800419c:	ed9a 7a00 	vldr	s14, [sl]
 80041a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80041a4:	edc4 7a0a 	vstr	s15, [r4, #40]	; 0x28
      if (fabs(debug.true_yaw_speed - debug.true_fb_toral_spin) > 100 && fabs(ai_cmd.target_theta - imu.yaw_angle) > 5) {
 80041a8:	edd4 7a0a 	vldr	s15, [r4, #40]	; 0x28
 80041ac:	edd4 6a09 	vldr	s13, [r4, #36]	; 0x24
 80041b0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80041b4:	eef0 7ae7 	vabs.f32	s15, s15
 80041b8:	eef4 7ac8 	vcmpe.f32	s15, s16
 80041bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041c0:	dd0c      	ble.n	80041dc <main+0x37c>
 80041c2:	edd6 7a00 	vldr	s15, [r6]
 80041c6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80041ca:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 80041ce:	eef0 7ae7 	vabs.f32	s15, s15
 80041d2:	eef4 7ae6 	vcmpe.f32	s15, s13
 80041d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041da:	dc02      	bgt.n	80041e2 <main+0x382>
        debug.acc_step_down_flag = false;
 80041dc:	2300      	movs	r3, #0
 80041de:	f884 3031 	strb.w	r3, [r4, #49]	; 0x31
      if (sys.main_mode == MAIN_MODE_ERROR) {
 80041e2:	f899 3010 	ldrb.w	r3, [r9, #16]
 80041e6:	2b09      	cmp	r3, #9
 80041e8:	f000 8447 	beq.w	8004a7a <main+0xc1a>
 80041ec:	e054      	b.n	8004298 <main+0x438>
 80041ee:	bf00      	nop
 80041f0:	55555555 	.word	0x55555555
 80041f4:	3fe55555 	.word	0x3fe55555
 80041f8:	200007ec 	.word	0x200007ec
 80041fc:	200008a8 	.word	0x200008a8
 8004200:	2000065c 	.word	0x2000065c
 8004204:	20000bdc 	.word	0x20000bdc
 8004208:	4482c000 	.word	0x4482c000
 800420c:	2000006c 	.word	0x2000006c
 8004210:	4492c000 	.word	0x4492c000
 8004214:	44a4c000 	.word	0x44a4c000
 8004218:	44ae8000 	.word	0x44ae8000
 800421c:	20000df8 	.word	0x20000df8
 8004220:	20000e88 	.word	0x20000e88
 8004224:	0800f05c 	.word	0x0800f05c
 8004228:	0800f068 	.word	0x0800f068
 800422c:	0800f074 	.word	0x0800f074
 8004230:	20000b64 	.word	0x20000b64
 8004234:	2000082c 	.word	0x2000082c
 8004238:	200002e8 	.word	0x200002e8
 800423c:	48000800 	.word	0x48000800
 8004240:	0800f090 	.word	0x0800f090
 8004244:	200004dc 	.word	0x200004dc
 8004248:	20000540 	.word	0x20000540
 800424c:	0800f0a8 	.word	0x0800f0a8
 8004250:	0800f0b8 	.word	0x0800f0b8
 8004254:	00000000 	.word	0x00000000
 8004258:	42c80000 	.word	0x42c80000
 800425c:	43340000 	.word	0x43340000
 8004260:	200006b8 	.word	0x200006b8
 8004264:	420c0000 	.word	0x420c0000
 8004268:	42480000 	.word	0x42480000
 800426c:	42b40000 	.word	0x42b40000
 8004270:	20000c28 	.word	0x20000c28
 8004274:	20000794 	.word	0x20000794
 8004278:	20000928 	.word	0x20000928
 800427c:	0800f0c8 	.word	0x0800f0c8
 8004280:	0800f0d0 	.word	0x0800f0d0
 8004284:	0800f0dc 	.word	0x0800f0dc
 8004288:	20000b20 	.word	0x20000b20
 800428c:	200007d8 	.word	0x200007d8
 8004290:	200008f8 	.word	0x200008f8
 8004294:	20000868 	.word	0x20000868
      switch (debug.print_idx) {
 8004298:	6823      	ldr	r3, [r4, #0]
 800429a:	2b07      	cmp	r3, #7
 800429c:	f200 847a 	bhi.w	8004b94 <main+0xd34>
 80042a0:	e8df f013 	tbh	[pc, r3, lsl #1]
 80042a4:	0292033c 	.word	0x0292033c
 80042a8:	02310272 	.word	0x02310272
 80042ac:	00c40188 	.word	0x00c40188
 80042b0:	000a0051 	.word	0x000a0051
    Error_Handler();
 80042b4:	f7ff fd72 	bl	8003d9c <Error_Handler>
          p("LATENCY ");
 80042b8:	48a9      	ldr	r0, [pc, #676]	; (8004560 <main+0x700>)
 80042ba:	f7fe fc9d 	bl	8002bf8 <p>
          p("SW0x%4x EN%d cnt %4d target %+5.2f diff %+5.2f", decode_SW(sys.sw_data), debug.latency_check_mode, debug.latency_check_mode_cnt, debug.rotation_target_theta,
 80042be:	f8b9 0020 	ldrh.w	r0, [r9, #32]
 80042c2:	f001 ff49 	bl	8006158 <decode_SW>
 80042c6:	f894 3033 	ldrb.w	r3, [r4, #51]	; 0x33
            getAngleDiff(debug.rotation_target_theta, imu.yaw_angle_rad));
 80042ca:	edda 0a02 	vldr	s1, [sl, #8]
          p("SW0x%4x EN%d cnt %4d target %+5.2f diff %+5.2f", decode_SW(sys.sw_data), debug.latency_check_mode, debug.latency_check_mode_cnt, debug.rotation_target_theta,
 80042ce:	b2da      	uxtb	r2, r3
 80042d0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80042d2:	ed94 9a0e 	vldr	s18, [r4, #56]	; 0x38
            getAngleDiff(debug.rotation_target_theta, imu.yaw_angle_rad));
 80042d6:	ed94 0a0e 	vldr	s0, [r4, #56]	; 0x38
          p("SW0x%4x EN%d cnt %4d target %+5.2f diff %+5.2f", decode_SW(sys.sw_data), debug.latency_check_mode, debug.latency_check_mode_cnt, debug.rotation_target_theta,
 80042da:	920b      	str	r2, [sp, #44]	; 0x2c
 80042dc:	9308      	str	r3, [sp, #32]
 80042de:	ee09 0a90 	vmov	s19, r0
            getAngleDiff(debug.rotation_target_theta, imu.yaw_angle_rad));
 80042e2:	f001 fe61 	bl	8005fa8 <getAngleDiff>
 80042e6:	ee10 0a10 	vmov	r0, s0
          p("SW0x%4x EN%d cnt %4d target %+5.2f diff %+5.2f", decode_SW(sys.sw_data), debug.latency_check_mode, debug.latency_check_mode_cnt, debug.rotation_target_theta,
 80042ea:	f7fc f955 	bl	8000598 <__aeabi_f2d>
 80042ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80042f2:	ee19 0a10 	vmov	r0, s18
 80042f6:	f7fc f94f 	bl	8000598 <__aeabi_f2d>
 80042fa:	9b08      	ldr	r3, [sp, #32]
 80042fc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80042fe:	e9cd 0100 	strd	r0, r1, [sp]
 8004302:	ee19 1a90 	vmov	r1, s19
 8004306:	4897      	ldr	r0, [pc, #604]	; (8004564 <main+0x704>)
 8004308:	f7fe fc76 	bl	8002bf8 <p>
      if (debug.main_loop_cnt < 100000) {
 800430c:	6862      	ldr	r2, [r4, #4]
 800430e:	4b96      	ldr	r3, [pc, #600]	; (8004568 <main+0x708>)
 8004310:	429a      	cmp	r2, r3
 8004312:	d803      	bhi.n	800431c <main+0x4bc>
        p("loop %6d", debug.main_loop_cnt);
 8004314:	6861      	ldr	r1, [r4, #4]
 8004316:	4895      	ldr	r0, [pc, #596]	; (800456c <main+0x70c>)
 8004318:	f7fe fc6e 	bl	8002bf8 <p>
      p("\n");
 800431c:	4894      	ldr	r0, [pc, #592]	; (8004570 <main+0x710>)
 800431e:	f7fe fc6b 	bl	8002bf8 <p>
      HAL_UART_Transmit_DMA(&hlpuart1, (uint8_t *)printf_buffer, strlen(printf_buffer));
 8004322:	4638      	mov	r0, r7
 8004324:	f7fb ffcc 	bl	80002c0 <strlen>
 8004328:	4639      	mov	r1, r7
 800432a:	b282      	uxth	r2, r0
 800432c:	4891      	ldr	r0, [pc, #580]	; (8004574 <main+0x714>)
 800432e:	f005 fc13 	bl	8009b58 <HAL_UART_Transmit_DMA>
      debug.true_fb_toral_spin = 0;
 8004332:	2300      	movs	r3, #0
      debug.main_loop_cnt = 0;
 8004334:	2200      	movs	r2, #0
      debug.pre_yaw_angle = imu.yaw_angle;
 8004336:	f8da 1000 	ldr.w	r1, [sl]
      debug.main_loop_cnt = 0;
 800433a:	6062      	str	r2, [r4, #4]
      debug.pre_yaw_angle = imu.yaw_angle;
 800433c:	61e1      	str	r1, [r4, #28]
      debug.true_cycle_cnt = 0;
 800433e:	60a2      	str	r2, [r4, #8]
      debug.true_fb_toral_spin = 0;
 8004340:	6263      	str	r3, [r4, #36]	; 0x24
      debug.true_out_total_spi = 0;
 8004342:	6223      	str	r3, [r4, #32]
 8004344:	e6d4      	b.n	80040f0 <main+0x290>
          p("CMD-ALL ");
 8004346:	488c      	ldr	r0, [pc, #560]	; (8004578 <main+0x718>)
 8004348:	f7fe fc56 	bl	8002bf8 <p>
          p("AIcmd Vx %+4.1f Vy %+4.1f ", ai_cmd.local_target_speed[0], ai_cmd.local_target_speed[1]);
 800434c:	6970      	ldr	r0, [r6, #20]
 800434e:	f7fc f923 	bl	8000598 <__aeabi_f2d>
 8004352:	4602      	mov	r2, r0
 8004354:	460b      	mov	r3, r1
 8004356:	69b0      	ldr	r0, [r6, #24]
 8004358:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800435c:	f7fc f91c 	bl	8000598 <__aeabi_f2d>
 8004360:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004364:	e9cd 0100 	strd	r0, r1, [sp]
 8004368:	4884      	ldr	r0, [pc, #528]	; (800457c <main+0x71c>)
 800436a:	f7fe fc45 	bl	8002bf8 <p>
          p("TPx %+4.1f TPy %+4.1f TW %+6.1f ", ai_cmd.global_target_position[0], ai_cmd.global_target_position[1], ai_cmd.target_theta * 180 / M_PI);
 800436e:	6a70      	ldr	r0, [r6, #36]	; 0x24
 8004370:	f7fc f912 	bl	8000598 <__aeabi_f2d>
 8004374:	edd6 7a00 	vldr	s15, [r6]
 8004378:	ee67 7aa8 	vmul.f32	s15, s15, s17
 800437c:	ec41 0b19 	vmov	d9, r0, r1
 8004380:	ee17 0a90 	vmov	r0, s15
 8004384:	f7fc f908 	bl	8000598 <__aeabi_f2d>
 8004388:	a373      	add	r3, pc, #460	; (adr r3, 8004558 <main+0x6f8>)
 800438a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800438e:	f7fc f95b 	bl	8000648 <__aeabi_dmul>
 8004392:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004396:	6ab0      	ldr	r0, [r6, #40]	; 0x28
 8004398:	f7fc f8fe 	bl	8000598 <__aeabi_f2d>
 800439c:	ec53 2b19 	vmov	r2, r3, d9
 80043a0:	e9cd 0100 	strd	r0, r1, [sp]
 80043a4:	4876      	ldr	r0, [pc, #472]	; (8004580 <main+0x720>)
 80043a6:	f7fe fc27 	bl	8002bf8 <p>
          p("Vision Gbrl-robot X %+6.2f Y %+6.2f Theta %+6.1f ", ai_cmd.global_robot_position[0], ai_cmd.global_robot_position[1], ai_cmd.global_vision_theta);
 80043aa:	69f0      	ldr	r0, [r6, #28]
 80043ac:	f7fc f8f4 	bl	8000598 <__aeabi_f2d>
 80043b0:	4602      	mov	r2, r0
 80043b2:	460b      	mov	r3, r1
 80043b4:	6870      	ldr	r0, [r6, #4]
 80043b6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80043ba:	f7fc f8ed 	bl	8000598 <__aeabi_f2d>
 80043be:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80043c2:	6a30      	ldr	r0, [r6, #32]
 80043c4:	f7fc f8e8 	bl	8000598 <__aeabi_f2d>
 80043c8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80043cc:	e9cd 0100 	strd	r0, r1, [sp]
 80043d0:	486c      	ldr	r0, [pc, #432]	; (8004584 <main+0x724>)
 80043d2:	f7fe fc11 	bl	8002bf8 <p>
          p("Gbrl-ball X %+6.2f Y %+6.2f ", ai_cmd.global_ball_position[0], ai_cmd.global_ball_position[1]);
 80043d6:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 80043d8:	f7fc f8de 	bl	8000598 <__aeabi_f2d>
 80043dc:	4602      	mov	r2, r0
 80043de:	460b      	mov	r3, r1
 80043e0:	6b30      	ldr	r0, [r6, #48]	; 0x30
 80043e2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80043e6:	f7fc f8d7 	bl	8000598 <__aeabi_f2d>
 80043ea:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80043ee:	e9cd 0100 	strd	r0, r1, [sp]
 80043f2:	4865      	ldr	r0, [pc, #404]	; (8004588 <main+0x728>)
 80043f4:	f7fe fc00 	bl	8002bf8 <p>
          p("lost %d stop %d kic %3.2f chp %d dri %3.2f kpr %d lcl %d ", ai_cmd.vision_lost_flag, ai_cmd.stop_request_flag, ai_cmd.kick_power, ai_cmd.chip_en, ai_cmd.drible_power,
 80043f8:	f896 3049 	ldrb.w	r3, [r6, #73]	; 0x49
 80043fc:	9307      	str	r3, [sp, #28]
 80043fe:	68b0      	ldr	r0, [r6, #8]
 8004400:	f896 304a 	ldrb.w	r3, [r6, #74]	; 0x4a
 8004404:	9306      	str	r3, [sp, #24]
 8004406:	f7fc f8c7 	bl	8000598 <__aeabi_f2d>
 800440a:	7c33      	ldrb	r3, [r6, #16]
 800440c:	9302      	str	r3, [sp, #8]
 800440e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004412:	68f0      	ldr	r0, [r6, #12]
 8004414:	f7fc f8c0 	bl	8000598 <__aeabi_f2d>
 8004418:	f896 204b 	ldrb.w	r2, [r6, #75]	; 0x4b
 800441c:	e9cd 0100 	strd	r0, r1, [sp]
 8004420:	f896 1048 	ldrb.w	r1, [r6, #72]	; 0x48
 8004424:	4859      	ldr	r0, [pc, #356]	; (800458c <main+0x72c>)
 8004426:	f7fe fbe7 	bl	8002bf8 <p>
          break;
 800442a:	e76f      	b.n	800430c <main+0x4ac>
          p("ODOM ");
 800442c:	4858      	ldr	r0, [pc, #352]	; (8004590 <main+0x730>)
          p("omni X %+8.2f Y %+8.2f ", omni.odom[0] * 1000, omni.odom[1] * 1000);
 800442e:	ed9f 9a59 	vldr	s18, [pc, #356]	; 8004594 <main+0x734>
          p("ODOM ");
 8004432:	f7fe fbe1 	bl	8002bf8 <p>
          p("ENC angle %+6.3f %+6.3f %+6.3f %+6.3f ", motor.enc_angle[0], motor.enc_angle[1], motor.enc_angle[2], motor.enc_angle[3]);
 8004436:	4b58      	ldr	r3, [pc, #352]	; (8004598 <main+0x738>)
 8004438:	6818      	ldr	r0, [r3, #0]
 800443a:	f7fc f8ad 	bl	8000598 <__aeabi_f2d>
 800443e:	4602      	mov	r2, r0
 8004440:	460b      	mov	r3, r1
 8004442:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004446:	4b54      	ldr	r3, [pc, #336]	; (8004598 <main+0x738>)
 8004448:	68d8      	ldr	r0, [r3, #12]
 800444a:	f7fc f8a5 	bl	8000598 <__aeabi_f2d>
 800444e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004452:	4b51      	ldr	r3, [pc, #324]	; (8004598 <main+0x738>)
 8004454:	6898      	ldr	r0, [r3, #8]
 8004456:	f7fc f89f 	bl	8000598 <__aeabi_f2d>
 800445a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800445e:	4b4e      	ldr	r3, [pc, #312]	; (8004598 <main+0x738>)
 8004460:	6858      	ldr	r0, [r3, #4]
 8004462:	f7fc f899 	bl	8000598 <__aeabi_f2d>
 8004466:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800446a:	e9cd 0100 	strd	r0, r1, [sp]
 800446e:	484b      	ldr	r0, [pc, #300]	; (800459c <main+0x73c>)
 8004470:	f7fe fbc2 	bl	8002bf8 <p>
          p("omni X %+8.2f Y %+8.2f ", omni.odom[0] * 1000, omni.odom[1] * 1000);
 8004474:	4b4a      	ldr	r3, [pc, #296]	; (80045a0 <main+0x740>)
 8004476:	edd3 7a06 	vldr	s15, [r3, #24]
 800447a:	ee67 7a89 	vmul.f32	s15, s15, s18
 800447e:	ee17 0a90 	vmov	r0, s15
 8004482:	f7fc f889 	bl	8000598 <__aeabi_f2d>
 8004486:	4b46      	ldr	r3, [pc, #280]	; (80045a0 <main+0x740>)
 8004488:	edd3 7a07 	vldr	s15, [r3, #28]
 800448c:	ee67 7a89 	vmul.f32	s15, s15, s18
 8004490:	4602      	mov	r2, r0
 8004492:	460b      	mov	r3, r1
 8004494:	ee17 0a90 	vmov	r0, s15
 8004498:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800449c:	f7fc f87c 	bl	8000598 <__aeabi_f2d>
 80044a0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80044a4:	e9cd 0100 	strd	r0, r1, [sp]
 80044a8:	483e      	ldr	r0, [pc, #248]	; (80045a4 <main+0x744>)
 80044aa:	f7fe fba5 	bl	8002bf8 <p>
          p("diff X %+8.2f Y %+8.2f ", omni.odom_floor_diff[0] * 1000, omni.odom_floor_diff[1] * 1000);
 80044ae:	4b3c      	ldr	r3, [pc, #240]	; (80045a0 <main+0x740>)
 80044b0:	edd3 7a02 	vldr	s15, [r3, #8]
 80044b4:	ee67 7a89 	vmul.f32	s15, s15, s18
 80044b8:	ee17 0a90 	vmov	r0, s15
 80044bc:	f7fc f86c 	bl	8000598 <__aeabi_f2d>
 80044c0:	4b37      	ldr	r3, [pc, #220]	; (80045a0 <main+0x740>)
 80044c2:	edd3 7a03 	vldr	s15, [r3, #12]
 80044c6:	ee67 7a89 	vmul.f32	s15, s15, s18
 80044ca:	4602      	mov	r2, r0
 80044cc:	460b      	mov	r3, r1
 80044ce:	ee17 0a90 	vmov	r0, s15
 80044d2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80044d6:	f7fc f85f 	bl	8000598 <__aeabi_f2d>
 80044da:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80044de:	e9cd 0100 	strd	r0, r1, [sp]
 80044e2:	4831      	ldr	r0, [pc, #196]	; (80045a8 <main+0x748>)
 80044e4:	f7fe fb88 	bl	8002bf8 <p>
          p("speedX %+8.1f speedY %+8.1f ", omni.local_odom_speed_mvf[0] * 1000, omni.local_odom_speed_mvf[1] * 1000);
 80044e8:	4b2d      	ldr	r3, [pc, #180]	; (80045a0 <main+0x740>)
 80044ea:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 80044ee:	ee67 7a89 	vmul.f32	s15, s15, s18
 80044f2:	ee17 0a90 	vmov	r0, s15
 80044f6:	f7fc f84f 	bl	8000598 <__aeabi_f2d>
 80044fa:	4b29      	ldr	r3, [pc, #164]	; (80045a0 <main+0x740>)
 80044fc:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8004500:	ee67 7a89 	vmul.f32	s15, s15, s18
 8004504:	4602      	mov	r2, r0
 8004506:	460b      	mov	r3, r1
 8004508:	ee17 0a90 	vmov	r0, s15
 800450c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004510:	f7fc f842 	bl	8000598 <__aeabi_f2d>
 8004514:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004518:	e9cd 0100 	strd	r0, r1, [sp]
 800451c:	4823      	ldr	r0, [pc, #140]	; (80045ac <main+0x74c>)
 800451e:	f7fe fb6b 	bl	8002bf8 <p>
          p("out %+5.2f %+5.2f ", output.velocity[0], output.velocity[1]);
 8004522:	f8db 0000 	ldr.w	r0, [fp]
 8004526:	f8db 3004 	ldr.w	r3, [fp, #4]
 800452a:	9308      	str	r3, [sp, #32]
 800452c:	f7fc f834 	bl	8000598 <__aeabi_f2d>
 8004530:	9b08      	ldr	r3, [sp, #32]
 8004532:	460a      	mov	r2, r1
 8004534:	4601      	mov	r1, r0
 8004536:	4618      	mov	r0, r3
 8004538:	4613      	mov	r3, r2
 800453a:	460a      	mov	r2, r1
 800453c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004540:	f7fc f82a 	bl	8000598 <__aeabi_f2d>
 8004544:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004548:	e9cd 0100 	strd	r0, r1, [sp]
 800454c:	4818      	ldr	r0, [pc, #96]	; (80045b0 <main+0x750>)
 800454e:	f7fe fb53 	bl	8002bf8 <p>
          break;
 8004552:	e6db      	b.n	800430c <main+0x4ac>
 8004554:	f3af 8000 	nop.w
 8004558:	6dc9c883 	.word	0x6dc9c883
 800455c:	3fd45f30 	.word	0x3fd45f30
 8004560:	0800f63c 	.word	0x0800f63c
 8004564:	0800f648 	.word	0x0800f648
 8004568:	0001869f 	.word	0x0001869f
 800456c:	0800f678 	.word	0x0800f678
 8004570:	0800f684 	.word	0x0800f684
 8004574:	20000df8 	.word	0x20000df8
 8004578:	0800f560 	.word	0x0800f560
 800457c:	0800f56c 	.word	0x0800f56c
 8004580:	0800f588 	.word	0x0800f588
 8004584:	0800f5ac 	.word	0x0800f5ac
 8004588:	0800f5e0 	.word	0x0800f5e0
 800458c:	0800f600 	.word	0x0800f600
 8004590:	0800f4e4 	.word	0x0800f4e4
 8004594:	447a0000 	.word	0x447a0000
 8004598:	20000830 	.word	0x20000830
 800459c:	0800f4ec 	.word	0x0800f4ec
 80045a0:	200008a8 	.word	0x200008a8
 80045a4:	0800f514 	.word	0x0800f514
 80045a8:	0800f498 	.word	0x0800f498
 80045ac:	0800f52c 	.word	0x0800f52c
 80045b0:	0800f54c 	.word	0x0800f54c
          p("MOUSE ");
 80045b4:	48c0      	ldr	r0, [pc, #768]	; (80048b8 <main+0xa58>)
          p("raw_odom X %+8.3f Y %+8.3f ", -mouse.raw_odom[0] * 1000, -mouse.raw_odom[1] * 1000);
 80045b6:	ed9f 9ac1 	vldr	s18, [pc, #772]	; 80048bc <main+0xa5c>
          p("Error X %+8.2f Y %+8.2f ", (omni.odom[0] + mouse.odom[0]) * 1000, (omni.odom[1] + mouse.odom[1]) * 1000);
 80045ba:	eddf 9ac1 	vldr	s19, [pc, #772]	; 80048c0 <main+0xa60>
          p("MOUSE ");
 80045be:	f7fe fb1b 	bl	8002bf8 <p>
          p("raw_odom X %+8.3f Y %+8.3f ", -mouse.raw_odom[0] * 1000, -mouse.raw_odom[1] * 1000);
 80045c2:	edd8 7a02 	vldr	s15, [r8, #8]
 80045c6:	ee67 7a89 	vmul.f32	s15, s15, s18
 80045ca:	ee17 0a90 	vmov	r0, s15
 80045ce:	f7fb ffe3 	bl	8000598 <__aeabi_f2d>
 80045d2:	edd8 7a03 	vldr	s15, [r8, #12]
 80045d6:	ee67 7a89 	vmul.f32	s15, s15, s18
 80045da:	4602      	mov	r2, r0
 80045dc:	460b      	mov	r3, r1
 80045de:	ee17 0a90 	vmov	r0, s15
 80045e2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80045e6:	f7fb ffd7 	bl	8000598 <__aeabi_f2d>
 80045ea:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80045ee:	e9cd 0100 	strd	r0, r1, [sp]
 80045f2:	48b4      	ldr	r0, [pc, #720]	; (80048c4 <main+0xa64>)
 80045f4:	f7fe fb00 	bl	8002bf8 <p>
          p("mouse floor X %+8.3f Y %+8.3f ", -mouse.floor_odom[0] * 1000, -mouse.floor_odom[1] * 1000);
 80045f8:	edd8 7a04 	vldr	s15, [r8, #16]
 80045fc:	ee67 7a89 	vmul.f32	s15, s15, s18
 8004600:	ee17 0a90 	vmov	r0, s15
 8004604:	f7fb ffc8 	bl	8000598 <__aeabi_f2d>
 8004608:	edd8 7a05 	vldr	s15, [r8, #20]
 800460c:	ee67 7a89 	vmul.f32	s15, s15, s18
 8004610:	4602      	mov	r2, r0
 8004612:	460b      	mov	r3, r1
 8004614:	ee17 0a90 	vmov	r0, s15
 8004618:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800461c:	f7fb ffbc 	bl	8000598 <__aeabi_f2d>
 8004620:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004624:	e9cd 0100 	strd	r0, r1, [sp]
 8004628:	48a7      	ldr	r0, [pc, #668]	; (80048c8 <main+0xa68>)
 800462a:	f7fe fae5 	bl	8002bf8 <p>
          p("mouse X %+8.2f Y %+8.2f ", -mouse.odom[0] * 1000, -mouse.odom[1] * 1000);
 800462e:	edd8 7a06 	vldr	s15, [r8, #24]
 8004632:	ee67 7a89 	vmul.f32	s15, s15, s18
 8004636:	ee17 0a90 	vmov	r0, s15
 800463a:	f7fb ffad 	bl	8000598 <__aeabi_f2d>
 800463e:	edd8 7a07 	vldr	s15, [r8, #28]
 8004642:	ee67 7a89 	vmul.f32	s15, s15, s18
 8004646:	4602      	mov	r2, r0
 8004648:	460b      	mov	r3, r1
 800464a:	ee17 0a90 	vmov	r0, s15
 800464e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004652:	f7fb ffa1 	bl	8000598 <__aeabi_f2d>
 8004656:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800465a:	e9cd 0100 	strd	r0, r1, [sp]
 800465e:	489b      	ldr	r0, [pc, #620]	; (80048cc <main+0xa6c>)
 8004660:	f7fe faca 	bl	8002bf8 <p>
          p("Error X %+8.2f Y %+8.2f ", (omni.odom[0] + mouse.odom[0]) * 1000, (omni.odom[1] + mouse.odom[1]) * 1000);
 8004664:	4b9a      	ldr	r3, [pc, #616]	; (80048d0 <main+0xa70>)
 8004666:	ed98 7a06 	vldr	s14, [r8, #24]
 800466a:	edd3 7a06 	vldr	s15, [r3, #24]
 800466e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004672:	ee67 7aa9 	vmul.f32	s15, s15, s19
 8004676:	ee17 0a90 	vmov	r0, s15
 800467a:	f7fb ff8d 	bl	8000598 <__aeabi_f2d>
 800467e:	4b94      	ldr	r3, [pc, #592]	; (80048d0 <main+0xa70>)
 8004680:	ed98 7a07 	vldr	s14, [r8, #28]
 8004684:	edd3 7a07 	vldr	s15, [r3, #28]
 8004688:	ee77 7a87 	vadd.f32	s15, s15, s14
 800468c:	4602      	mov	r2, r0
 800468e:	ee67 7aa9 	vmul.f32	s15, s15, s19
 8004692:	460b      	mov	r3, r1
 8004694:	ee17 0a90 	vmov	r0, s15
 8004698:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800469c:	f7fb ff7c 	bl	8000598 <__aeabi_f2d>
 80046a0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80046a4:	e9cd 0100 	strd	r0, r1, [sp]
 80046a8:	488a      	ldr	r0, [pc, #552]	; (80048d4 <main+0xa74>)
 80046aa:	f7fe faa5 	bl	8002bf8 <p>
          p("diff X %+8.2f Y %+8.2f ", mouse.raw_diff[0] * 1000, mouse.raw_diff[1] * 1000);
 80046ae:	edd8 7a09 	vldr	s15, [r8, #36]	; 0x24
 80046b2:	ee67 7aa9 	vmul.f32	s15, s15, s19
 80046b6:	ee17 0a90 	vmov	r0, s15
 80046ba:	f7fb ff6d 	bl	8000598 <__aeabi_f2d>
 80046be:	edd8 7a0a 	vldr	s15, [r8, #40]	; 0x28
 80046c2:	ee67 7aa9 	vmul.f32	s15, s15, s19
 80046c6:	4602      	mov	r2, r0
 80046c8:	460b      	mov	r3, r1
 80046ca:	ee17 0a90 	vmov	r0, s15
 80046ce:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80046d2:	f7fb ff61 	bl	8000598 <__aeabi_f2d>
 80046d6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80046da:	e9cd 0100 	strd	r0, r1, [sp]
 80046de:	487e      	ldr	r0, [pc, #504]	; (80048d8 <main+0xa78>)
 80046e0:	f7fe fa8a 	bl	8002bf8 <p>
          p("mouseRaw X %+8.1f Y %+8.1f ", mouse.raw[0], mouse.raw[1]);
 80046e4:	f9b8 2022 	ldrsh.w	r2, [r8, #34]	; 0x22
 80046e8:	f9b8 1020 	ldrsh.w	r1, [r8, #32]
 80046ec:	487b      	ldr	r0, [pc, #492]	; (80048dc <main+0xa7c>)
 80046ee:	f7fe fa83 	bl	8002bf8 <p>
          p("raw X %+4d Y %+4d Q %6d", mouse.raw[0], mouse.raw[1], mouse.quality);
 80046f2:	f8b8 302c 	ldrh.w	r3, [r8, #44]	; 0x2c
 80046f6:	f9b8 2022 	ldrsh.w	r2, [r8, #34]	; 0x22
 80046fa:	f9b8 1020 	ldrsh.w	r1, [r8, #32]
 80046fe:	4878      	ldr	r0, [pc, #480]	; (80048e0 <main+0xa80>)
 8004700:	f7fe fa7a 	bl	8002bf8 <p>
          break;
 8004704:	e602      	b.n	800430c <main+0x4ac>
          p("KICKER ");
 8004706:	4877      	ldr	r0, [pc, #476]	; (80048e4 <main+0xa84>)
 8004708:	f7fe fa76 	bl	8002bf8 <p>
          p("Batt(Pw) %3.1f Cap=%3.0f BattC %+6.1f Batt(Sub) %3.1f / ", can_raw.power_voltage[5], can_raw.power_voltage[6], can_raw.current[4], can_raw.power_voltage[4]);
 800470c:	6c68      	ldr	r0, [r5, #68]	; 0x44
 800470e:	f7fb ff43 	bl	8000598 <__aeabi_f2d>
 8004712:	4602      	mov	r2, r0
 8004714:	460b      	mov	r3, r1
 8004716:	6c28      	ldr	r0, [r5, #64]	; 0x40
 8004718:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800471c:	f7fb ff3c 	bl	8000598 <__aeabi_f2d>
 8004720:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004724:	6fa8      	ldr	r0, [r5, #120]	; 0x78
 8004726:	f7fb ff37 	bl	8000598 <__aeabi_f2d>
 800472a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800472e:	6ca8      	ldr	r0, [r5, #72]	; 0x48
 8004730:	f7fb ff32 	bl	8000598 <__aeabi_f2d>
 8004734:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004738:	e9cd 0100 	strd	r0, r1, [sp]
 800473c:	486a      	ldr	r0, [pc, #424]	; (80048e8 <main+0xa88>)
 800473e:	f7fe fa5b 	bl	8002bf8 <p>
          p("FET=%5.1f L1=%5.1f L2=%5.1f / ", can_raw.temperature[4], can_raw.temperature[5], can_raw.temperature[6]);
 8004742:	6de8      	ldr	r0, [r5, #92]	; 0x5c
 8004744:	f7fb ff28 	bl	8000598 <__aeabi_f2d>
 8004748:	4602      	mov	r2, r0
 800474a:	460b      	mov	r3, r1
 800474c:	6e68      	ldr	r0, [r5, #100]	; 0x64
 800474e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004752:	f7fb ff21 	bl	8000598 <__aeabi_f2d>
 8004756:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800475a:	6e28      	ldr	r0, [r5, #96]	; 0x60
 800475c:	f7fb ff1c 	bl	8000598 <__aeabi_f2d>
 8004760:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004764:	e9cd 0100 	strd	r0, r1, [sp]
 8004768:	4860      	ldr	r0, [pc, #384]	; (80048ec <main+0xa8c>)
 800476a:	f7fe fa45 	bl	8002bf8 <p>
          p("ball_sensor %d %d / ESC Spd %+5.0f ", can_raw.ball_detection[0], can_raw.ball_detection[1], can_raw.motor_feedback_velocity[4]);
 800476e:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 8004770:	f7fb ff12 	bl	8000598 <__aeabi_f2d>
 8004774:	e9cd 0100 	strd	r0, r1, [sp]
 8004778:	485d      	ldr	r0, [pc, #372]	; (80048f0 <main+0xa90>)
 800477a:	f895 207d 	ldrb.w	r2, [r5, #125]	; 0x7d
 800477e:	f895 107c 	ldrb.w	r1, [r5, #124]	; 0x7c
 8004782:	f7fe fa39 	bl	8002bf8 <p>
          break;
 8004786:	e5c1      	b.n	800430c <main+0x4ac>
          p("DRIBBLER ");
 8004788:	485a      	ldr	r0, [pc, #360]	; (80048f4 <main+0xa94>)
 800478a:	f7fe fa35 	bl	8002bf8 <p>
          p("Batt(Sub) %3.1f / ", can_raw.power_voltage[4]);
 800478e:	6c28      	ldr	r0, [r5, #64]	; 0x40
 8004790:	f7fb ff02 	bl	8000598 <__aeabi_f2d>
 8004794:	4602      	mov	r2, r0
 8004796:	460b      	mov	r3, r1
 8004798:	4857      	ldr	r0, [pc, #348]	; (80048f8 <main+0xa98>)
 800479a:	f7fe fa2d 	bl	8002bf8 <p>
          p("ball_sensor %d %d / ESC Spd %+5.0f / ", can_raw.ball_detection[0], can_raw.ball_detection[1], can_raw.motor_feedback_velocity[4]);
 800479e:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 80047a0:	f7fb fefa 	bl	8000598 <__aeabi_f2d>
 80047a4:	e9cd 0100 	strd	r0, r1, [sp]
 80047a8:	4854      	ldr	r0, [pc, #336]	; (80048fc <main+0xa9c>)
 80047aa:	f895 207d 	ldrb.w	r2, [r5, #125]	; 0x7d
 80047ae:	f895 107c 	ldrb.w	r1, [r5, #124]	; 0x7c
 80047b2:	f7fe fa21 	bl	8002bf8 <p>
          p("local_vision x=%3d y=%3d radius=%3d FPS=%3d ", ai_cmd.ball_local_x, ai_cmd.ball_local_y, ai_cmd.ball_local_radius, ai_cmd.ball_local_FPS);
 80047b6:	6c73      	ldr	r3, [r6, #68]	; 0x44
 80047b8:	9300      	str	r3, [sp, #0]
 80047ba:	6bb1      	ldr	r1, [r6, #56]	; 0x38
 80047bc:	4850      	ldr	r0, [pc, #320]	; (8004900 <main+0xaa0>)
 80047be:	e9d6 230f 	ldrd	r2, r3, [r6, #60]	; 0x3c
 80047c2:	f7fe fa19 	bl	8002bf8 <p>
          break;
 80047c6:	e5a1      	b.n	800430c <main+0x4ac>
          p("MOTOR ");
 80047c8:	484e      	ldr	r0, [pc, #312]	; (8004904 <main+0xaa4>)
 80047ca:	f7fe fa15 	bl	8002bf8 <p>
          p("SW %2d ", decode_SW(sys.sw_data));
 80047ce:	f8b9 0020 	ldrh.w	r0, [r9, #32]
 80047d2:	f001 fcc1 	bl	8006158 <decode_SW>
 80047d6:	4601      	mov	r1, r0
 80047d8:	484b      	ldr	r0, [pc, #300]	; (8004908 <main+0xaa8>)
 80047da:	f7fe fa0d 	bl	8002bf8 <p>
          p("Spd M0=%+6.1f M1=%+6.1f M2=%+6.1f M3=%+6.1f / ", can_raw.motor_feedback[0], can_raw.motor_feedback[1], can_raw.motor_feedback[2], can_raw.motor_feedback[3]);
 80047de:	68a8      	ldr	r0, [r5, #8]
 80047e0:	f7fb feda 	bl	8000598 <__aeabi_f2d>
 80047e4:	4602      	mov	r2, r0
 80047e6:	460b      	mov	r3, r1
 80047e8:	6968      	ldr	r0, [r5, #20]
 80047ea:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80047ee:	f7fb fed3 	bl	8000598 <__aeabi_f2d>
 80047f2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80047f6:	6928      	ldr	r0, [r5, #16]
 80047f8:	f7fb fece 	bl	8000598 <__aeabi_f2d>
 80047fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004800:	68e8      	ldr	r0, [r5, #12]
 8004802:	f7fb fec9 	bl	8000598 <__aeabi_f2d>
 8004806:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800480a:	e9cd 0100 	strd	r0, r1, [sp]
 800480e:	483f      	ldr	r0, [pc, #252]	; (800490c <main+0xaac>)
 8004810:	f7fe f9f2 	bl	8002bf8 <p>
          p("Pw v0=%5.1f v1=%5.1f v2=%5.1f v3=%5.1f / ", can_raw.power_voltage[0], can_raw.power_voltage[1], can_raw.power_voltage[2], can_raw.power_voltage[3]);
 8004814:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8004816:	f7fb febf 	bl	8000598 <__aeabi_f2d>
 800481a:	4602      	mov	r2, r0
 800481c:	460b      	mov	r3, r1
 800481e:	6be8      	ldr	r0, [r5, #60]	; 0x3c
 8004820:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004824:	f7fb feb8 	bl	8000598 <__aeabi_f2d>
 8004828:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800482c:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 800482e:	f7fb feb3 	bl	8000598 <__aeabi_f2d>
 8004832:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004836:	6b68      	ldr	r0, [r5, #52]	; 0x34
 8004838:	f7fb feae 	bl	8000598 <__aeabi_f2d>
 800483c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004840:	e9cd 0100 	strd	r0, r1, [sp]
 8004844:	4832      	ldr	r0, [pc, #200]	; (8004910 <main+0xab0>)
 8004846:	f7fe f9d7 	bl	8002bf8 <p>
          p("Im i0=%+5.1f i1=%+5.1f i2=%+5.1f i3=%+5.1f / ", can_raw.current[0], can_raw.current[1], can_raw.current[2], can_raw.current[3]);
 800484a:	6ea8      	ldr	r0, [r5, #104]	; 0x68
 800484c:	f7fb fea4 	bl	8000598 <__aeabi_f2d>
 8004850:	4602      	mov	r2, r0
 8004852:	460b      	mov	r3, r1
 8004854:	6f68      	ldr	r0, [r5, #116]	; 0x74
 8004856:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800485a:	f7fb fe9d 	bl	8000598 <__aeabi_f2d>
 800485e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004862:	6f28      	ldr	r0, [r5, #112]	; 0x70
 8004864:	f7fb fe98 	bl	8000598 <__aeabi_f2d>
 8004868:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800486c:	6ee8      	ldr	r0, [r5, #108]	; 0x6c
 800486e:	f7fb fe93 	bl	8000598 <__aeabi_f2d>
 8004872:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004876:	e9cd 0100 	strd	r0, r1, [sp]
 800487a:	4826      	ldr	r0, [pc, #152]	; (8004914 <main+0xab4>)
 800487c:	f7fe f9bc 	bl	8002bf8 <p>
          p("Temp m0=%3.0f m1=%3.0f m2=%3.0f m3=%3.0f ", can_raw.temperature[0], can_raw.temperature[1], can_raw.temperature[2], can_raw.temperature[3]);
 8004880:	6ce8      	ldr	r0, [r5, #76]	; 0x4c
 8004882:	f7fb fe89 	bl	8000598 <__aeabi_f2d>
 8004886:	4602      	mov	r2, r0
 8004888:	460b      	mov	r3, r1
 800488a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800488c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004890:	f7fb fe82 	bl	8000598 <__aeabi_f2d>
 8004894:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004898:	6d68      	ldr	r0, [r5, #84]	; 0x54
 800489a:	f7fb fe7d 	bl	8000598 <__aeabi_f2d>
 800489e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80048a2:	6d28      	ldr	r0, [r5, #80]	; 0x50
 80048a4:	f7fb fe78 	bl	8000598 <__aeabi_f2d>
 80048a8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80048ac:	e9cd 0100 	strd	r0, r1, [sp]
 80048b0:	4819      	ldr	r0, [pc, #100]	; (8004918 <main+0xab8>)
 80048b2:	f7fe f9a1 	bl	8002bf8 <p>
          break;
 80048b6:	e529      	b.n	800430c <main+0x4ac>
 80048b8:	0800f41c 	.word	0x0800f41c
 80048bc:	c47a0000 	.word	0xc47a0000
 80048c0:	447a0000 	.word	0x447a0000
 80048c4:	0800f424 	.word	0x0800f424
 80048c8:	0800f440 	.word	0x0800f440
 80048cc:	0800f460 	.word	0x0800f460
 80048d0:	200008a8 	.word	0x200008a8
 80048d4:	0800f47c 	.word	0x0800f47c
 80048d8:	0800f498 	.word	0x0800f498
 80048dc:	0800f4b0 	.word	0x0800f4b0
 80048e0:	0800f4cc 	.word	0x0800f4cc
 80048e4:	0800f394 	.word	0x0800f394
 80048e8:	0800f39c 	.word	0x0800f39c
 80048ec:	0800f3d8 	.word	0x0800f3d8
 80048f0:	0800f3f8 	.word	0x0800f3f8
 80048f4:	0800f31c 	.word	0x0800f31c
 80048f8:	0800f328 	.word	0x0800f328
 80048fc:	0800f33c 	.word	0x0800f33c
 8004900:	0800f364 	.word	0x0800f364
 8004904:	0800f254 	.word	0x0800f254
 8004908:	0800f25c 	.word	0x0800f25c
 800490c:	0800f264 	.word	0x0800f264
 8004910:	0800f294 	.word	0x0800f294
 8004914:	0800f2c0 	.word	0x0800f2c0
 8004918:	0800f2f0 	.word	0x0800f2f0
          p("CMD ");
 800491c:	48a4      	ldr	r0, [pc, #656]	; (8004bb0 <main+0xd50>)
 800491e:	f7fe f96b 	bl	8002bf8 <p>
          if (connection.connected_ai) {
 8004922:	4ba4      	ldr	r3, [pc, #656]	; (8004bb4 <main+0xd54>)
 8004924:	781b      	ldrb	r3, [r3, #0]
 8004926:	2b00      	cmp	r3, #0
 8004928:	f040 80c1 	bne.w	8004aae <main+0xc4e>
          } else if (connection.connected_cm4) {
 800492c:	4aa1      	ldr	r2, [pc, #644]	; (8004bb4 <main+0xd54>)
 800492e:	7853      	ldrb	r3, [r2, #1]
 8004930:	2b00      	cmp	r3, #0
 8004932:	f000 80b0 	beq.w	8004a96 <main+0xc36>
            p("\e[33m%3d,%3.0f\e[37m ", connection.check_ver, connection.cmd_rx_frq);
 8004936:	6850      	ldr	r0, [r2, #4]
 8004938:	f7fb fe2e 	bl	8000598 <__aeabi_f2d>
 800493c:	460b      	mov	r3, r1
 800493e:	499d      	ldr	r1, [pc, #628]	; (8004bb4 <main+0xd54>)
 8004940:	4602      	mov	r2, r0
 8004942:	78c9      	ldrb	r1, [r1, #3]
 8004944:	489c      	ldr	r0, [pc, #624]	; (8004bb8 <main+0xd58>)
 8004946:	f7fe f957 	bl	8002bf8 <p>
          p("AIcmd Vx %+4.1f Vy %+4.1f Tw %+6.1f ", ai_cmd.local_target_speed[0], ai_cmd.local_target_speed[1], ai_cmd.target_theta * 180 / M_PI);
 800494a:	6970      	ldr	r0, [r6, #20]
 800494c:	f7fb fe24 	bl	8000598 <__aeabi_f2d>
 8004950:	edd6 7a00 	vldr	s15, [r6]
 8004954:	ee67 7aa8 	vmul.f32	s15, s15, s17
 8004958:	ec41 0b19 	vmov	d9, r0, r1
 800495c:	ee17 0a90 	vmov	r0, s15
 8004960:	f7fb fe1a 	bl	8000598 <__aeabi_f2d>
 8004964:	a38e      	add	r3, pc, #568	; (adr r3, 8004ba0 <main+0xd40>)
 8004966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800496a:	f7fb fe6d 	bl	8000648 <__aeabi_dmul>
 800496e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004972:	69b0      	ldr	r0, [r6, #24]
 8004974:	f7fb fe10 	bl	8000598 <__aeabi_f2d>
 8004978:	ec53 2b19 	vmov	r2, r3, d9
 800497c:	e9cd 0100 	strd	r0, r1, [sp]
 8004980:	488e      	ldr	r0, [pc, #568]	; (8004bbc <main+0xd5c>)
 8004982:	f7fe f939 	bl	8002bf8 <p>
          if (sys.main_mode != MAIN_MODE_CMD_DEBUG_MODE) {
 8004986:	f899 3010 	ldrb.w	r3, [r9, #16]
 800498a:	2b02      	cmp	r3, #2
 800498c:	f000 809f 	beq.w	8004ace <main+0xc6e>
            if (ai_cmd.vision_lost_flag) {  // SSL-Vision (Robot)
 8004990:	f896 3048 	ldrb.w	r3, [r6, #72]	; 0x48
 8004994:	2b00      	cmp	r3, #0
 8004996:	f040 8096 	bne.w	8004ac6 <main+0xc66>
            p("Vision X %+6.1f Y %+6.1f W %+4.1f ", ai_cmd.global_robot_position[0] * 1000, ai_cmd.global_robot_position[1] * 1000, ai_cmd.global_vision_theta);
 800499a:	edd6 7a07 	vldr	s15, [r6, #28]
 800499e:	ed9f 9a88 	vldr	s18, [pc, #544]	; 8004bc0 <main+0xd60>
 80049a2:	ee67 7a89 	vmul.f32	s15, s15, s18
 80049a6:	ee17 0a90 	vmov	r0, s15
 80049aa:	f7fb fdf5 	bl	8000598 <__aeabi_f2d>
 80049ae:	4602      	mov	r2, r0
 80049b0:	460b      	mov	r3, r1
 80049b2:	6870      	ldr	r0, [r6, #4]
 80049b4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80049b8:	f7fb fdee 	bl	8000598 <__aeabi_f2d>
 80049bc:	edd6 7a08 	vldr	s15, [r6, #32]
 80049c0:	ee67 7a89 	vmul.f32	s15, s15, s18
 80049c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80049c8:	ee17 0a90 	vmov	r0, s15
 80049cc:	f7fb fde4 	bl	8000598 <__aeabi_f2d>
 80049d0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80049d4:	e9cd 0100 	strd	r0, r1, [sp]
 80049d8:	487a      	ldr	r0, [pc, #488]	; (8004bc4 <main+0xd64>)
 80049da:	f7fe f90d 	bl	8002bf8 <p>
            p("AIcmd X %+6.2f Y %+6.2f ", ai_cmd.global_target_position[0], ai_cmd.global_target_position[1]);
 80049de:	6a70      	ldr	r0, [r6, #36]	; 0x24
 80049e0:	f7fb fdda 	bl	8000598 <__aeabi_f2d>
 80049e4:	4602      	mov	r2, r0
 80049e6:	460b      	mov	r3, r1
 80049e8:	6ab0      	ldr	r0, [r6, #40]	; 0x28
 80049ea:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80049ee:	f7fb fdd3 	bl	8000598 <__aeabi_f2d>
 80049f2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80049f6:	e9cd 0100 	strd	r0, r1, [sp]
 80049fa:	4873      	ldr	r0, [pc, #460]	; (8004bc8 <main+0xd68>)
 80049fc:	f7fe f8fc 	bl	8002bf8 <p>
            p("Wdidd %+5.1f", (getAngleDiff(imu.yaw_angle * PI / 180.0, ai_cmd.global_vision_theta) * 180 / M_PI));
 8004a00:	ed9a 7a00 	vldr	s14, [sl]
 8004a04:	eddf 7a71 	vldr	s15, [pc, #452]	; 8004bcc <main+0xd6c>
 8004a08:	edd6 0a01 	vldr	s1, [r6, #4]
 8004a0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a10:	edcd 0a08 	vstr	s1, [sp, #32]
 8004a14:	ee17 0a90 	vmov	r0, s15
 8004a18:	f7fb fdbe 	bl	8000598 <__aeabi_f2d>
 8004a1c:	a362      	add	r3, pc, #392	; (adr r3, 8004ba8 <main+0xd48>)
 8004a1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a22:	f7fb fe11 	bl	8000648 <__aeabi_dmul>
 8004a26:	f7fc f907 	bl	8000c38 <__aeabi_d2f>
 8004a2a:	eddd 0a08 	vldr	s1, [sp, #32]
 8004a2e:	ee00 0a10 	vmov	s0, r0
 8004a32:	f001 fab9 	bl	8005fa8 <getAngleDiff>
 8004a36:	ee60 7a28 	vmul.f32	s15, s0, s17
 8004a3a:	ee17 0a90 	vmov	r0, s15
 8004a3e:	f7fb fdab 	bl	8000598 <__aeabi_f2d>
 8004a42:	a357      	add	r3, pc, #348	; (adr r3, 8004ba0 <main+0xd40>)
 8004a44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a48:	f7fb fdfe 	bl	8000648 <__aeabi_dmul>
 8004a4c:	4602      	mov	r2, r0
 8004a4e:	460b      	mov	r3, r1
 8004a50:	485f      	ldr	r0, [pc, #380]	; (8004bd0 <main+0xd70>)
 8004a52:	f7fe f8d1 	bl	8002bf8 <p>
            p("\e[37m ");  // end color
 8004a56:	485f      	ldr	r0, [pc, #380]	; (8004bd4 <main+0xd74>)
 8004a58:	f7fe f8ce 	bl	8002bf8 <p>
            p("update %d ", debug.theta_override_flag);
 8004a5c:	f894 1032 	ldrb.w	r1, [r4, #50]	; 0x32
 8004a60:	485d      	ldr	r0, [pc, #372]	; (8004bd8 <main+0xd78>)
 8004a62:	f7fe f8c9 	bl	8002bf8 <p>
 8004a66:	e451      	b.n	800430c <main+0x4ac>
        p("Batt=%3.1f ", can_raw.power_voltage[5]);
 8004a68:	f7fb fd96 	bl	8000598 <__aeabi_f2d>
 8004a6c:	4602      	mov	r2, r0
 8004a6e:	460b      	mov	r3, r1
 8004a70:	485a      	ldr	r0, [pc, #360]	; (8004bdc <main+0xd7c>)
 8004a72:	f7fe f8c1 	bl	8002bf8 <p>
 8004a76:	f7ff bb65 	b.w	8004144 <main+0x2e4>
        p("\e[31m error : ID %5d / Info %5d / Value %+8.3f \e[31m", sys.error_id, sys.error_info, sys.error_value);
 8004a7a:	f8d9 0008 	ldr.w	r0, [r9, #8]
 8004a7e:	f7fb fd8b 	bl	8000598 <__aeabi_f2d>
 8004a82:	f8b9 2004 	ldrh.w	r2, [r9, #4]
 8004a86:	e9cd 0100 	strd	r0, r1, [sp]
 8004a8a:	f8b9 1002 	ldrh.w	r1, [r9, #2]
 8004a8e:	4854      	ldr	r0, [pc, #336]	; (8004be0 <main+0xd80>)
 8004a90:	f7fe f8b2 	bl	8002bf8 <p>
 8004a94:	e400      	b.n	8004298 <main+0x438>
            p("\e[31m%3d,%3.0f\e[37m ", connection.check_ver, connection.cmd_rx_frq);
 8004a96:	4b47      	ldr	r3, [pc, #284]	; (8004bb4 <main+0xd54>)
 8004a98:	6858      	ldr	r0, [r3, #4]
 8004a9a:	f7fb fd7d 	bl	8000598 <__aeabi_f2d>
 8004a9e:	460b      	mov	r3, r1
 8004aa0:	4944      	ldr	r1, [pc, #272]	; (8004bb4 <main+0xd54>)
 8004aa2:	4602      	mov	r2, r0
 8004aa4:	78c9      	ldrb	r1, [r1, #3]
 8004aa6:	484f      	ldr	r0, [pc, #316]	; (8004be4 <main+0xd84>)
 8004aa8:	f7fe f8a6 	bl	8002bf8 <p>
 8004aac:	e74d      	b.n	800494a <main+0xaea>
            p("\e[32m%3d,%3.0f\e[37m ", connection.check_ver, connection.cmd_rx_frq);
 8004aae:	4b41      	ldr	r3, [pc, #260]	; (8004bb4 <main+0xd54>)
 8004ab0:	6858      	ldr	r0, [r3, #4]
 8004ab2:	f7fb fd71 	bl	8000598 <__aeabi_f2d>
 8004ab6:	460b      	mov	r3, r1
 8004ab8:	493e      	ldr	r1, [pc, #248]	; (8004bb4 <main+0xd54>)
 8004aba:	4602      	mov	r2, r0
 8004abc:	78c9      	ldrb	r1, [r1, #3]
 8004abe:	484a      	ldr	r0, [pc, #296]	; (8004be8 <main+0xd88>)
 8004ac0:	f7fe f89a 	bl	8002bf8 <p>
 8004ac4:	e741      	b.n	800494a <main+0xaea>
              p("\e[33m");
 8004ac6:	4849      	ldr	r0, [pc, #292]	; (8004bec <main+0xd8c>)
 8004ac8:	f7fe f896 	bl	8002bf8 <p>
 8004acc:	e765      	b.n	800499a <main+0xb3a>
            p("omni X %+8.3f Y %+8.3f ", omni.odom[0] * 1000, omni.odom[1] * 1000);
 8004ace:	4b48      	ldr	r3, [pc, #288]	; (8004bf0 <main+0xd90>)
 8004ad0:	ed9f 9a3b 	vldr	s18, [pc, #236]	; 8004bc0 <main+0xd60>
 8004ad4:	edd3 7a06 	vldr	s15, [r3, #24]
 8004ad8:	ee67 7a89 	vmul.f32	s15, s15, s18
 8004adc:	ee17 0a90 	vmov	r0, s15
 8004ae0:	f7fb fd5a 	bl	8000598 <__aeabi_f2d>
 8004ae4:	4b42      	ldr	r3, [pc, #264]	; (8004bf0 <main+0xd90>)
 8004ae6:	edd3 7a07 	vldr	s15, [r3, #28]
 8004aea:	ee67 7a89 	vmul.f32	s15, s15, s18
 8004aee:	4602      	mov	r2, r0
 8004af0:	460b      	mov	r3, r1
 8004af2:	ee17 0a90 	vmov	r0, s15
 8004af6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004afa:	f7fb fd4d 	bl	8000598 <__aeabi_f2d>
 8004afe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004b02:	e9cd 0100 	strd	r0, r1, [sp]
 8004b06:	483b      	ldr	r0, [pc, #236]	; (8004bf4 <main+0xd94>)
 8004b08:	f7fe f876 	bl	8002bf8 <p>
            p("Wdidd %+5.1f", (getAngleDiff(imu.yaw_angle * PI / 180.0, ai_cmd.global_vision_theta) * 180 / M_PI));
 8004b0c:	ed9a 7a00 	vldr	s14, [sl]
 8004b10:	eddf 7a2e 	vldr	s15, [pc, #184]	; 8004bcc <main+0xd6c>
 8004b14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b18:	ee17 0a90 	vmov	r0, s15
 8004b1c:	f7fb fd3c 	bl	8000598 <__aeabi_f2d>
 8004b20:	a321      	add	r3, pc, #132	; (adr r3, 8004ba8 <main+0xd48>)
 8004b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b26:	f7fb fd8f 	bl	8000648 <__aeabi_dmul>
 8004b2a:	f7fc f885 	bl	8000c38 <__aeabi_d2f>
 8004b2e:	edd6 0a01 	vldr	s1, [r6, #4]
 8004b32:	ee00 0a10 	vmov	s0, r0
 8004b36:	f001 fa37 	bl	8005fa8 <getAngleDiff>
 8004b3a:	ee60 7a28 	vmul.f32	s15, s0, s17
 8004b3e:	ee17 0a90 	vmov	r0, s15
 8004b42:	f7fb fd29 	bl	8000598 <__aeabi_f2d>
 8004b46:	a316      	add	r3, pc, #88	; (adr r3, 8004ba0 <main+0xd40>)
 8004b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b4c:	f7fb fd7c 	bl	8000648 <__aeabi_dmul>
 8004b50:	4602      	mov	r2, r0
 8004b52:	460b      	mov	r3, r1
 8004b54:	481e      	ldr	r0, [pc, #120]	; (8004bd0 <main+0xd70>)
 8004b56:	f7fe f84f 	bl	8002bf8 <p>
            p("Temp %3.0f %3.0f %3.0f %3.0f", can_raw.temperature[0], can_raw.temperature[1], can_raw.temperature[2], can_raw.temperature[3]);
 8004b5a:	6ce8      	ldr	r0, [r5, #76]	; 0x4c
 8004b5c:	f7fb fd1c 	bl	8000598 <__aeabi_f2d>
 8004b60:	4602      	mov	r2, r0
 8004b62:	460b      	mov	r3, r1
 8004b64:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004b66:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004b6a:	f7fb fd15 	bl	8000598 <__aeabi_f2d>
 8004b6e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004b72:	6d68      	ldr	r0, [r5, #84]	; 0x54
 8004b74:	f7fb fd10 	bl	8000598 <__aeabi_f2d>
 8004b78:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004b7c:	6d28      	ldr	r0, [r5, #80]	; 0x50
 8004b7e:	f7fb fd0b 	bl	8000598 <__aeabi_f2d>
 8004b82:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004b86:	e9cd 0100 	strd	r0, r1, [sp]
 8004b8a:	481b      	ldr	r0, [pc, #108]	; (8004bf8 <main+0xd98>)
 8004b8c:	f7fe f834 	bl	8002bf8 <p>
 8004b90:	f7ff bbbc 	b.w	800430c <main+0x4ac>
          debug.print_idx = 0;
 8004b94:	2300      	movs	r3, #0
 8004b96:	6023      	str	r3, [r4, #0]
          break;
 8004b98:	f7ff bbb8 	b.w	800430c <main+0x4ac>
 8004b9c:	f3af 8000 	nop.w
 8004ba0:	6dc9c883 	.word	0x6dc9c883
 8004ba4:	3fd45f30 	.word	0x3fd45f30
 8004ba8:	16c16c17 	.word	0x16c16c17
 8004bac:	3f76c16c 	.word	0x3f76c16c
 8004bb0:	0800f138 	.word	0x0800f138
 8004bb4:	2000073c 	.word	0x2000073c
 8004bb8:	0800f158 	.word	0x0800f158
 8004bbc:	0800f188 	.word	0x0800f188
 8004bc0:	447a0000 	.word	0x447a0000
 8004bc4:	0800f1b8 	.word	0x0800f1b8
 8004bc8:	0800f1dc 	.word	0x0800f1dc
 8004bcc:	40490fdb 	.word	0x40490fdb
 8004bd0:	0800f1f8 	.word	0x0800f1f8
 8004bd4:	0800f208 	.word	0x0800f208
 8004bd8:	0800f210 	.word	0x0800f210
 8004bdc:	0800f0f4 	.word	0x0800f0f4
 8004be0:	0800f100 	.word	0x0800f100
 8004be4:	0800f170 	.word	0x0800f170
 8004be8:	0800f140 	.word	0x0800f140
 8004bec:	0800f1b0 	.word	0x0800f1b0
 8004bf0:	200008a8 	.word	0x200008a8
 8004bf4:	0800f21c 	.word	0x0800f21c
 8004bf8:	0800f234 	.word	0x0800f234
 8004bfc:	00000000 	.word	0x00000000

08004c00 <mouseOdometory>:

#include "management.h"
#include "ring_buffer.h"

void mouseOdometory()
{
 8004c00:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  mouse.raw_diff[0] = (float)mouse.raw[0] / 500;
 8004c04:	4c68      	ldr	r4, [pc, #416]	; (8004da8 <mouseOdometory+0x1a8>)
 8004c06:	ed9f 7a69 	vldr	s14, [pc, #420]	; 8004dac <mouseOdometory+0x1ac>
 8004c0a:	f9b4 3020 	ldrsh.w	r3, [r4, #32]
  mouse.raw_diff[1] = (float)mouse.raw[1] / 500;

  mouse.raw_odom[0] += mouse.raw_diff[0];
 8004c0e:	edd4 6a02 	vldr	s13, [r4, #8]
  mouse.raw_diff[0] = (float)mouse.raw[0] / 500;
 8004c12:	ee07 3a90 	vmov	s15, r3
  mouse.raw_diff[1] = (float)mouse.raw[1] / 500;
 8004c16:	f9b4 3022 	ldrsh.w	r3, [r4, #34]	; 0x22
{
 8004c1a:	ed2d 8b04 	vpush	{d8-d9}
  mouse.raw_diff[1] = (float)mouse.raw[1] / 500;
 8004c1e:	ee08 3a10 	vmov	s16, r3
  mouse.raw_diff[0] = (float)mouse.raw[0] / 500;
 8004c22:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  mouse.raw_diff[1] = (float)mouse.raw[1] / 500;
 8004c26:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
  mouse.raw_diff[0] = (float)mouse.raw[0] / 500;
 8004c2a:	ee67 7a87 	vmul.f32	s15, s15, s14
  mouse.raw_diff[1] = (float)mouse.raw[1] / 500;
 8004c2e:	ee28 8a07 	vmul.f32	s16, s16, s14
  mouse.raw_odom[1] += mouse.raw_diff[1];
 8004c32:	ed94 7a03 	vldr	s14, [r4, #12]
  mouse.raw_diff[0] = (float)mouse.raw[0] / 500;
 8004c36:	edc4 7a09 	vstr	s15, [r4, #36]	; 0x24
  mouse.raw_odom[1] += mouse.raw_diff[1];
 8004c3a:	ee37 7a08 	vadd.f32	s14, s14, s16
  mouse.raw_odom[0] += mouse.raw_diff[0];
 8004c3e:	ee76 6aa7 	vadd.f32	s13, s13, s15

  mouse.floor_odom[0] += ((float)mouse.raw_diff[0] * cos(imu.yaw_angle_rad) - (float)mouse.raw_diff[1] * sin(imu.yaw_angle_rad)) / 2;
 8004c42:	ee17 0a90 	vmov	r0, s15
  mouse.raw_odom[0] += mouse.raw_diff[0];
 8004c46:	edc4 6a02 	vstr	s13, [r4, #8]
  mouse.raw_odom[1] += mouse.raw_diff[1];
 8004c4a:	ed84 7a03 	vstr	s14, [r4, #12]
  mouse.raw_diff[1] = (float)mouse.raw[1] / 500;
 8004c4e:	ed84 8a0a 	vstr	s16, [r4, #40]	; 0x28
  mouse.floor_odom[0] += ((float)mouse.raw_diff[0] * cos(imu.yaw_angle_rad) - (float)mouse.raw_diff[1] * sin(imu.yaw_angle_rad)) / 2;
 8004c52:	f7fb fca1 	bl	8000598 <__aeabi_f2d>
 8004c56:	4b56      	ldr	r3, [pc, #344]	; (8004db0 <mouseOdometory+0x1b0>)
 8004c58:	689d      	ldr	r5, [r3, #8]
 8004c5a:	4606      	mov	r6, r0
 8004c5c:	4628      	mov	r0, r5
 8004c5e:	460f      	mov	r7, r1
 8004c60:	f7fb fc9a 	bl	8000598 <__aeabi_f2d>
 8004c64:	ec41 0b10 	vmov	d0, r0, r1
 8004c68:	ec41 0b19 	vmov	d9, r0, r1
 8004c6c:	f009 f848 	bl	800dd00 <cos>
 8004c70:	ee18 0a10 	vmov	r0, s16
 8004c74:	ec5b ab10 	vmov	sl, fp, d0
 8004c78:	f7fb fc8e 	bl	8000598 <__aeabi_f2d>
 8004c7c:	eeb0 0a49 	vmov.f32	s0, s18
 8004c80:	eef0 0a69 	vmov.f32	s1, s19
 8004c84:	ec41 0b18 	vmov	d8, r0, r1
 8004c88:	f009 f88e 	bl	800dda8 <sin>
 8004c8c:	4652      	mov	r2, sl
 8004c8e:	465b      	mov	r3, fp
 8004c90:	4630      	mov	r0, r6
 8004c92:	4639      	mov	r1, r7
 8004c94:	eeb0 9a40 	vmov.f32	s18, s0
 8004c98:	eef0 9a60 	vmov.f32	s19, s1
 8004c9c:	f7fb fcd4 	bl	8000648 <__aeabi_dmul>
 8004ca0:	ec53 2b19 	vmov	r2, r3, d9
 8004ca4:	4680      	mov	r8, r0
 8004ca6:	4689      	mov	r9, r1
 8004ca8:	ec51 0b18 	vmov	r0, r1, d8
 8004cac:	f7fb fccc 	bl	8000648 <__aeabi_dmul>
 8004cb0:	4602      	mov	r2, r0
 8004cb2:	460b      	mov	r3, r1
 8004cb4:	4640      	mov	r0, r8
 8004cb6:	4649      	mov	r1, r9
 8004cb8:	f7fb fb0e 	bl	80002d8 <__aeabi_dsub>
 8004cbc:	4b3d      	ldr	r3, [pc, #244]	; (8004db4 <mouseOdometory+0x1b4>)
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	f7fb fcc2 	bl	8000648 <__aeabi_dmul>
 8004cc4:	4680      	mov	r8, r0
 8004cc6:	6920      	ldr	r0, [r4, #16]
 8004cc8:	4689      	mov	r9, r1
 8004cca:	f7fb fc65 	bl	8000598 <__aeabi_f2d>
 8004cce:	4602      	mov	r2, r0
 8004cd0:	460b      	mov	r3, r1
 8004cd2:	4640      	mov	r0, r8
 8004cd4:	4649      	mov	r1, r9
 8004cd6:	f7fb fb01 	bl	80002dc <__adddf3>
 8004cda:	f7fb ffad 	bl	8000c38 <__aeabi_d2f>
 8004cde:	4603      	mov	r3, r0
  mouse.floor_odom[1] += ((float)mouse.raw_diff[0] * sin(imu.yaw_angle_rad) + (float)mouse.raw_diff[1] * cos(imu.yaw_angle_rad)) / 2;
 8004ce0:	4639      	mov	r1, r7
 8004ce2:	4630      	mov	r0, r6
  mouse.floor_odom[0] += ((float)mouse.raw_diff[0] * cos(imu.yaw_angle_rad) - (float)mouse.raw_diff[1] * sin(imu.yaw_angle_rad)) / 2;
 8004ce4:	6123      	str	r3, [r4, #16]
 8004ce6:	461e      	mov	r6, r3
  mouse.floor_odom[1] += ((float)mouse.raw_diff[0] * sin(imu.yaw_angle_rad) + (float)mouse.raw_diff[1] * cos(imu.yaw_angle_rad)) / 2;
 8004ce8:	ec53 2b19 	vmov	r2, r3, d9
 8004cec:	f7fb fcac 	bl	8000648 <__aeabi_dmul>
 8004cf0:	ec53 2b18 	vmov	r2, r3, d8
 8004cf4:	4680      	mov	r8, r0
 8004cf6:	4689      	mov	r9, r1
 8004cf8:	4650      	mov	r0, sl
 8004cfa:	4659      	mov	r1, fp
 8004cfc:	f7fb fca4 	bl	8000648 <__aeabi_dmul>
 8004d00:	4602      	mov	r2, r0
 8004d02:	460b      	mov	r3, r1
 8004d04:	4640      	mov	r0, r8
 8004d06:	4649      	mov	r1, r9
 8004d08:	f7fb fae8 	bl	80002dc <__adddf3>
 8004d0c:	4b29      	ldr	r3, [pc, #164]	; (8004db4 <mouseOdometory+0x1b4>)
 8004d0e:	2200      	movs	r2, #0
 8004d10:	f7fb fc9a 	bl	8000648 <__aeabi_dmul>
 8004d14:	4680      	mov	r8, r0
 8004d16:	6960      	ldr	r0, [r4, #20]
 8004d18:	4689      	mov	r9, r1
 8004d1a:	f7fb fc3d 	bl	8000598 <__aeabi_f2d>
 8004d1e:	4602      	mov	r2, r0
 8004d20:	460b      	mov	r3, r1
 8004d22:	4640      	mov	r0, r8
 8004d24:	4649      	mov	r1, r9
 8004d26:	f7fb fad9 	bl	80002dc <__adddf3>
 8004d2a:	f7fb ff85 	bl	8000c38 <__aeabi_d2f>

  // 旋回ぶん補正 X方向は誤差に埋もれてしまう。パラメーター調整を省略するために無効化
  mouse.odom[0] = mouse.floor_odom[0] - (0.066 * cos(imu.yaw_angle_rad) - 0.066);
 8004d2e:	4652      	mov	r2, sl
 8004d30:	465b      	mov	r3, fp
  mouse.floor_odom[1] += ((float)mouse.raw_diff[0] * sin(imu.yaw_angle_rad) + (float)mouse.raw_diff[1] * cos(imu.yaw_angle_rad)) / 2;
 8004d32:	4680      	mov	r8, r0
 8004d34:	6160      	str	r0, [r4, #20]
  mouse.odom[0] = mouse.floor_odom[0] - (0.066 * cos(imu.yaw_angle_rad) - 0.066);
 8004d36:	4920      	ldr	r1, [pc, #128]	; (8004db8 <mouseOdometory+0x1b8>)
 8004d38:	2000      	movs	r0, #0
 8004d3a:	f7fb facd 	bl	80002d8 <__aeabi_dsub>
 8004d3e:	a318      	add	r3, pc, #96	; (adr r3, 8004da0 <mouseOdometory+0x1a0>)
 8004d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d44:	f7fb fc80 	bl	8000648 <__aeabi_dmul>
 8004d48:	4602      	mov	r2, r0
 8004d4a:	4630      	mov	r0, r6
 8004d4c:	460f      	mov	r7, r1
 8004d4e:	4616      	mov	r6, r2
 8004d50:	f7fb fc22 	bl	8000598 <__aeabi_f2d>
 8004d54:	4602      	mov	r2, r0
 8004d56:	460b      	mov	r3, r1
 8004d58:	4630      	mov	r0, r6
 8004d5a:	4639      	mov	r1, r7
 8004d5c:	f7fb fabe 	bl	80002dc <__adddf3>
 8004d60:	f7fb ff6a 	bl	8000c38 <__aeabi_d2f>
 8004d64:	61a0      	str	r0, [r4, #24]
  //  +(0.009 * sin(imu.yaw_angle_rad));
  mouse.odom[1] = mouse.floor_odom[1] - (0.066 * sin(imu.yaw_angle_rad));
 8004d66:	4640      	mov	r0, r8
 8004d68:	f7fb fc16 	bl	8000598 <__aeabi_f2d>
 8004d6c:	a30c      	add	r3, pc, #48	; (adr r3, 8004da0 <mouseOdometory+0x1a0>)
 8004d6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d72:	4606      	mov	r6, r0
 8004d74:	460f      	mov	r7, r1
 8004d76:	ec51 0b19 	vmov	r0, r1, d9
 8004d7a:	f7fb fc65 	bl	8000648 <__aeabi_dmul>
 8004d7e:	4602      	mov	r2, r0
 8004d80:	460b      	mov	r3, r1
 8004d82:	4630      	mov	r0, r6
 8004d84:	4639      	mov	r1, r7
 8004d86:	f7fb faa7 	bl	80002d8 <__aeabi_dsub>
 8004d8a:	f7fb ff55 	bl	8000c38 <__aeabi_d2f>
  //  +(0.009 * cos(imu.yaw_angle_rad) - 0.009);

  mouse.pre_yaw_angle_rad = imu.yaw_angle_rad;
}
 8004d8e:	ecbd 8b04 	vpop	{d8-d9}
  mouse.pre_yaw_angle_rad = imu.yaw_angle_rad;
 8004d92:	63a5      	str	r5, [r4, #56]	; 0x38
  mouse.odom[1] = mouse.floor_odom[1] - (0.066 * sin(imu.yaw_angle_rad));
 8004d94:	61e0      	str	r0, [r4, #28]
}
 8004d96:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d9a:	bf00      	nop
 8004d9c:	f3af 8000 	nop.w
 8004da0:	4189374c 	.word	0x4189374c
 8004da4:	3fb0e560 	.word	0x3fb0e560
 8004da8:	20000868 	.word	0x20000868
 8004dac:	3b03126f 	.word	0x3b03126f
 8004db0:	200007d8 	.word	0x200007d8
 8004db4:	3fe00000 	.word	0x3fe00000
 8004db8:	3ff00000 	.word	0x3ff00000
 8004dbc:	00000000 	.word	0x00000000

08004dc0 <omniOdometory>:

void omniOdometory()
{
 8004dc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004dc4:	ed2d 8b0a 	vpush	{d8-d12}
 8004dc8:	4eeb      	ldr	r6, [pc, #940]	; (8005178 <omniOdometory+0x3b8>)
 8004dca:	b087      	sub	sp, #28
 8004dcc:	4634      	mov	r4, r6
 8004dce:	f106 0510 	add.w	r5, r6, #16

  for (int i = 0; i < 4; i++) {
    if (isnan(motor.enc_angle[i])) {
      motor.enc_angle[i] = 0;
    }
    motor.angle_diff[i] = getAngleDiff(motor.enc_angle[i], motor.pre_enc_angle[i]);
 8004dd2:	ecb4 0a01 	vldmia	r4!, {s0}
 8004dd6:	edd4 0a04 	vldr	s1, [r4, #16]
 8004dda:	f001 f8e5 	bl	8005fa8 <getAngleDiff>
    motor.pre_enc_angle[i] = motor.enc_angle[i];
 8004dde:	f854 3c04 	ldr.w	r3, [r4, #-4]
    motor.angle_diff[i] = getAngleDiff(motor.enc_angle[i], motor.pre_enc_angle[i]);
 8004de2:	ed84 0a09 	vstr	s0, [r4, #36]	; 0x24
  for (int i = 0; i < 4; i++) {
 8004de6:	42ac      	cmp	r4, r5
    motor.pre_enc_angle[i] = motor.enc_angle[i];
 8004de8:	6123      	str	r3, [r4, #16]
  for (int i = 0; i < 4; i++) {
 8004dea:	d1f2      	bne.n	8004dd2 <omniOdometory+0x12>
  }

  // float robot_rotation_adj;
  // robot_rotation_adj = normalizeAngle(imu.yaw_angle_rad - imu.pre_yaw_angle_rad) * OMNI_ROTATION_LENGTH;  // mm

  omni.travel_distance[0] = motor.angle_diff[1] * OMNI_DIAMETER;
 8004dec:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 8004dee:	f8df a3b0 	ldr.w	sl, [pc, #944]	; 80051a0 <omniOdometory+0x3e0>
  omni.local_odom_speed[0] = omni.odom_speed[0] * cos(-imu.yaw_angle_rad) - omni.odom_speed[1] * sin(-imu.yaw_angle_rad);
  omni.local_odom_speed[1] = omni.odom_speed[0] * sin(-imu.yaw_angle_rad) + omni.odom_speed[1] * cos(-imu.yaw_angle_rad);

  for (int i = 0; i < 2; i++) {
    enqueue(omni.local_speed_log[i], omni.local_odom_speed[i]);
    omni.local_odom_speed_mvf[i] = sumNewestN(omni.local_speed_log[i], SPEED_MOVING_AVERAGE_FILTER_BUF_SIZE) / SPEED_MOVING_AVERAGE_FILTER_BUF_SIZE;
 8004df2:	eddf 9ae2 	vldr	s19, [pc, #904]	; 800517c <omniOdometory+0x3bc>
  // vision座標だけ更新されているが、vision_update_cycle_cntが0になっていない場合に、1cycleだけpositionが飛ぶ

  float latency_cycle = ai_cmd.latency_time_ms / (1000 / MAIN_LOOP_CYCLE);
  for (int i = 0; i < 2; i++) {
    enqueue(integ.odom_log[i], omni.odom_speed[i]);
    integ.global_odom_vision_diff[i] = sumNewestN(integ.odom_log[i], latency_cycle + connection.vision_update_cycle_cnt) / MAIN_LOOP_CYCLE;
 8004df6:	ed9f 9ae2 	vldr	s18, [pc, #904]	; 8005180 <omniOdometory+0x3c0>
 8004dfa:	f8df b3a8 	ldr.w	fp, [pc, #936]	; 80051a4 <omniOdometory+0x3e4>
  omni.travel_distance[0] = motor.angle_diff[1] * OMNI_DIAMETER;
 8004dfe:	f7fb fbcb 	bl	8000598 <__aeabi_f2d>
 8004e02:	a3d5      	add	r3, pc, #852	; (adr r3, 8005158 <omniOdometory+0x398>)
 8004e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e08:	f7fb fc1e 	bl	8000648 <__aeabi_dmul>
 8004e0c:	f7fb ff14 	bl	8000c38 <__aeabi_d2f>
 8004e10:	4605      	mov	r5, r0
  omni.travel_distance[1] = motor.angle_diff[2] * OMNI_DIAMETER;
 8004e12:	6b30      	ldr	r0, [r6, #48]	; 0x30
  omni.travel_distance[0] = motor.angle_diff[1] * OMNI_DIAMETER;
 8004e14:	f8ca 5000 	str.w	r5, [sl]
  omni.travel_distance[1] = motor.angle_diff[2] * OMNI_DIAMETER;
 8004e18:	f7fb fbbe 	bl	8000598 <__aeabi_f2d>
 8004e1c:	a3ce      	add	r3, pc, #824	; (adr r3, 8005158 <omniOdometory+0x398>)
 8004e1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e22:	f7fb fc11 	bl	8000648 <__aeabi_dmul>
 8004e26:	f7fb ff07 	bl	8000c38 <__aeabi_d2f>
 8004e2a:	4604      	mov	r4, r0
  omni.odom_raw[0] += omni.travel_distance[0] * cos(imu.yaw_angle_rad) + omni.travel_distance[1] * sin(imu.yaw_angle_rad);
 8004e2c:	4628      	mov	r0, r5
  omni.travel_distance[1] = motor.angle_diff[2] * OMNI_DIAMETER;
 8004e2e:	f8ca 4004 	str.w	r4, [sl, #4]
  omni.odom_raw[0] += omni.travel_distance[0] * cos(imu.yaw_angle_rad) + omni.travel_distance[1] * sin(imu.yaw_angle_rad);
 8004e32:	f7fb fbb1 	bl	8000598 <__aeabi_f2d>
 8004e36:	4bd3      	ldr	r3, [pc, #844]	; (8005184 <omniOdometory+0x3c4>)
 8004e38:	edd3 7a02 	vldr	s15, [r3, #8]
 8004e3c:	4680      	mov	r8, r0
 8004e3e:	ee17 0a90 	vmov	r0, s15
 8004e42:	edcd 7a00 	vstr	s15, [sp]
 8004e46:	4689      	mov	r9, r1
 8004e48:	f7fb fba6 	bl	8000598 <__aeabi_f2d>
 8004e4c:	ec41 0b10 	vmov	d0, r0, r1
 8004e50:	ec41 0b18 	vmov	d8, r0, r1
 8004e54:	f008 ff54 	bl	800dd00 <cos>
 8004e58:	f10a 0330 	add.w	r3, sl, #48	; 0x30
 8004e5c:	9304      	str	r3, [sp, #16]
 8004e5e:	4bca      	ldr	r3, [pc, #808]	; (8005188 <omniOdometory+0x3c8>)
 8004e60:	eeb0 ca40 	vmov.f32	s24, s0
 8004e64:	eef0 ca60 	vmov.f32	s25, s1
 8004e68:	f103 021c 	add.w	r2, r3, #28
 8004e6c:	4620      	mov	r0, r4
 8004e6e:	9205      	str	r2, [sp, #20]
 8004e70:	f7fb fb92 	bl	8000598 <__aeabi_f2d>
 8004e74:	eeb0 0a48 	vmov.f32	s0, s16
 8004e78:	eef0 0a68 	vmov.f32	s1, s17
 8004e7c:	4606      	mov	r6, r0
 8004e7e:	460f      	mov	r7, r1
 8004e80:	f008 ff92 	bl	800dda8 <sin>
 8004e84:	ec53 2b1c 	vmov	r2, r3, d12
 8004e88:	eeb0 ba40 	vmov.f32	s22, s0
 8004e8c:	eef0 ba60 	vmov.f32	s23, s1
 8004e90:	4640      	mov	r0, r8
 8004e92:	4649      	mov	r1, r9
 8004e94:	f7fb fbd8 	bl	8000648 <__aeabi_dmul>
 8004e98:	ec53 2b1b 	vmov	r2, r3, d11
 8004e9c:	4604      	mov	r4, r0
 8004e9e:	460d      	mov	r5, r1
 8004ea0:	4630      	mov	r0, r6
 8004ea2:	4639      	mov	r1, r7
 8004ea4:	f7fb fbd0 	bl	8000648 <__aeabi_dmul>
 8004ea8:	4602      	mov	r2, r0
 8004eaa:	460b      	mov	r3, r1
 8004eac:	4620      	mov	r0, r4
 8004eae:	4629      	mov	r1, r5
 8004eb0:	f7fb fa14 	bl	80002dc <__adddf3>
 8004eb4:	4604      	mov	r4, r0
 8004eb6:	f8da 0028 	ldr.w	r0, [sl, #40]	; 0x28
 8004eba:	460d      	mov	r5, r1
 8004ebc:	f7fb fb6c 	bl	8000598 <__aeabi_f2d>
 8004ec0:	4602      	mov	r2, r0
 8004ec2:	460b      	mov	r3, r1
 8004ec4:	4620      	mov	r0, r4
 8004ec6:	4629      	mov	r1, r5
 8004ec8:	f7fb fa08 	bl	80002dc <__adddf3>
 8004ecc:	f7fb feb4 	bl	8000c38 <__aeabi_d2f>
 8004ed0:	9003      	str	r0, [sp, #12]
 8004ed2:	f8ca 0028 	str.w	r0, [sl, #40]	; 0x28
  omni.odom_raw[1] += omni.travel_distance[0] * sin(imu.yaw_angle_rad) - omni.travel_distance[1] * cos(imu.yaw_angle_rad);
 8004ed6:	f8da 002c 	ldr.w	r0, [sl, #44]	; 0x2c
 8004eda:	f7fb fb5d 	bl	8000598 <__aeabi_f2d>
 8004ede:	ec53 2b1b 	vmov	r2, r3, d11
 8004ee2:	4604      	mov	r4, r0
 8004ee4:	460d      	mov	r5, r1
 8004ee6:	4640      	mov	r0, r8
 8004ee8:	4649      	mov	r1, r9
 8004eea:	f7fb fbad 	bl	8000648 <__aeabi_dmul>
 8004eee:	4602      	mov	r2, r0
 8004ef0:	460b      	mov	r3, r1
 8004ef2:	4620      	mov	r0, r4
 8004ef4:	4629      	mov	r1, r5
 8004ef6:	f7fb f9f1 	bl	80002dc <__adddf3>
 8004efa:	4632      	mov	r2, r6
 8004efc:	463b      	mov	r3, r7
 8004efe:	4604      	mov	r4, r0
 8004f00:	460d      	mov	r5, r1
 8004f02:	ec51 0b1c 	vmov	r0, r1, d12
 8004f06:	f7fb fb9f 	bl	8000648 <__aeabi_dmul>
 8004f0a:	4602      	mov	r2, r0
 8004f0c:	460b      	mov	r3, r1
 8004f0e:	4620      	mov	r0, r4
 8004f10:	4629      	mov	r1, r5
 8004f12:	f7fb f9e1 	bl	80002d8 <__aeabi_dsub>
 8004f16:	f7fb fe8f 	bl	8000c38 <__aeabi_d2f>
  omni.pre_odom[0] = omni.odom[0];
 8004f1a:	ed9a aa06 	vldr	s20, [sl, #24]
  omni.pre_odom[1] = omni.odom[1];
 8004f1e:	edda 8a07 	vldr	s17, [sl, #28]
  omni.odom_raw[1] += omni.travel_distance[0] * sin(imu.yaw_angle_rad) - omni.travel_distance[1] * cos(imu.yaw_angle_rad);
 8004f22:	4604      	mov	r4, r0
  omni.odom[0] = ((omni.odom_raw[0] * cos(M_PI * 3 / 4) - omni.odom_raw[1] * sin(M_PI * 3 / 4)) / 2) + (0.107 * cos(imu.yaw_angle_rad) - 0.107);
 8004f24:	9803      	ldr	r0, [sp, #12]
  omni.odom_raw[1] += omni.travel_distance[0] * sin(imu.yaw_angle_rad) - omni.travel_distance[1] * cos(imu.yaw_angle_rad);
 8004f26:	f8ca 402c 	str.w	r4, [sl, #44]	; 0x2c
  omni.pre_odom[0] = omni.odom[0];
 8004f2a:	ed8a aa08 	vstr	s20, [sl, #32]
  omni.pre_odom[1] = omni.odom[1];
 8004f2e:	edca 8a09 	vstr	s17, [sl, #36]	; 0x24
  omni.odom[0] = ((omni.odom_raw[0] * cos(M_PI * 3 / 4) - omni.odom_raw[1] * sin(M_PI * 3 / 4)) / 2) + (0.107 * cos(imu.yaw_angle_rad) - 0.107);
 8004f32:	f7fb fb31 	bl	8000598 <__aeabi_f2d>
 8004f36:	4606      	mov	r6, r0
 8004f38:	4620      	mov	r0, r4
 8004f3a:	460f      	mov	r7, r1
 8004f3c:	f7fb fb2c 	bl	8000598 <__aeabi_f2d>
 8004f40:	a387      	add	r3, pc, #540	; (adr r3, 8005160 <omniOdometory+0x3a0>)
 8004f42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f46:	4680      	mov	r8, r0
 8004f48:	4689      	mov	r9, r1
 8004f4a:	4630      	mov	r0, r6
 8004f4c:	4639      	mov	r1, r7
 8004f4e:	f7fb fb7b 	bl	8000648 <__aeabi_dmul>
 8004f52:	a385      	add	r3, pc, #532	; (adr r3, 8005168 <omniOdometory+0x3a8>)
 8004f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f58:	4604      	mov	r4, r0
 8004f5a:	460d      	mov	r5, r1
 8004f5c:	4640      	mov	r0, r8
 8004f5e:	4649      	mov	r1, r9
 8004f60:	f7fb fb72 	bl	8000648 <__aeabi_dmul>
 8004f64:	4602      	mov	r2, r0
 8004f66:	460b      	mov	r3, r1
 8004f68:	4620      	mov	r0, r4
 8004f6a:	4629      	mov	r1, r5
 8004f6c:	f7fb f9b4 	bl	80002d8 <__aeabi_dsub>
 8004f70:	4b86      	ldr	r3, [pc, #536]	; (800518c <omniOdometory+0x3cc>)
 8004f72:	2200      	movs	r2, #0
 8004f74:	f7fb fb68 	bl	8000648 <__aeabi_dmul>
 8004f78:	4b85      	ldr	r3, [pc, #532]	; (8005190 <omniOdometory+0x3d0>)
 8004f7a:	4604      	mov	r4, r0
 8004f7c:	460d      	mov	r5, r1
 8004f7e:	2200      	movs	r2, #0
 8004f80:	ec51 0b1c 	vmov	r0, r1, d12
 8004f84:	f7fb f9a8 	bl	80002d8 <__aeabi_dsub>
 8004f88:	a379      	add	r3, pc, #484	; (adr r3, 8005170 <omniOdometory+0x3b0>)
 8004f8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f8e:	f7fb fb5b 	bl	8000648 <__aeabi_dmul>
 8004f92:	4602      	mov	r2, r0
 8004f94:	460b      	mov	r3, r1
 8004f96:	4620      	mov	r0, r4
 8004f98:	4629      	mov	r1, r5
 8004f9a:	f7fb f99f 	bl	80002dc <__adddf3>
 8004f9e:	f7fb fe4b 	bl	8000c38 <__aeabi_d2f>
 8004fa2:	ee08 0a10 	vmov	s16, r0
  omni.odom[1] = ((omni.odom_raw[0] * sin(M_PI * 3 / 4) + omni.odom_raw[1] * cos(M_PI * 3 / 4)) / 2) + (0.107 * sin(imu.yaw_angle_rad));
 8004fa6:	a370      	add	r3, pc, #448	; (adr r3, 8005168 <omniOdometory+0x3a8>)
 8004fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fac:	4630      	mov	r0, r6
 8004fae:	4639      	mov	r1, r7
  omni.odom[0] = ((omni.odom_raw[0] * cos(M_PI * 3 / 4) - omni.odom_raw[1] * sin(M_PI * 3 / 4)) / 2) + (0.107 * cos(imu.yaw_angle_rad) - 0.107);
 8004fb0:	ed8a 8a06 	vstr	s16, [sl, #24]
  omni.odom[1] = ((omni.odom_raw[0] * sin(M_PI * 3 / 4) + omni.odom_raw[1] * cos(M_PI * 3 / 4)) / 2) + (0.107 * sin(imu.yaw_angle_rad));
 8004fb4:	f7fb fb48 	bl	8000648 <__aeabi_dmul>
 8004fb8:	a369      	add	r3, pc, #420	; (adr r3, 8005160 <omniOdometory+0x3a0>)
 8004fba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fbe:	4604      	mov	r4, r0
 8004fc0:	460d      	mov	r5, r1
 8004fc2:	4640      	mov	r0, r8
 8004fc4:	4649      	mov	r1, r9
 8004fc6:	f7fb fb3f 	bl	8000648 <__aeabi_dmul>
 8004fca:	4602      	mov	r2, r0
 8004fcc:	460b      	mov	r3, r1
 8004fce:	4620      	mov	r0, r4
 8004fd0:	4629      	mov	r1, r5
 8004fd2:	f7fb f983 	bl	80002dc <__adddf3>
 8004fd6:	4b6d      	ldr	r3, [pc, #436]	; (800518c <omniOdometory+0x3cc>)
 8004fd8:	2200      	movs	r2, #0
 8004fda:	f7fb fb35 	bl	8000648 <__aeabi_dmul>
 8004fde:	a364      	add	r3, pc, #400	; (adr r3, 8005170 <omniOdometory+0x3b0>)
 8004fe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fe4:	4604      	mov	r4, r0
 8004fe6:	460d      	mov	r5, r1
 8004fe8:	ec51 0b1b 	vmov	r0, r1, d11
 8004fec:	f7fb fb2c 	bl	8000648 <__aeabi_dmul>
 8004ff0:	4602      	mov	r2, r0
 8004ff2:	460b      	mov	r3, r1
 8004ff4:	4620      	mov	r0, r4
 8004ff6:	4629      	mov	r1, r5
 8004ff8:	f7fb f970 	bl	80002dc <__adddf3>
 8004ffc:	f7fb fe1c 	bl	8000c38 <__aeabi_d2f>
 8005000:	ee07 0a10 	vmov	s14, r0
  omni.odom_speed[0] = (omni.odom[0] - omni.pre_odom[0]) * MAIN_LOOP_CYCLE;
 8005004:	eddf 6a63 	vldr	s13, [pc, #396]	; 8005194 <omniOdometory+0x3d4>
  omni.odom[1] = ((omni.odom_raw[0] * sin(M_PI * 3 / 4) + omni.odom_raw[1] * cos(M_PI * 3 / 4)) / 2) + (0.107 * sin(imu.yaw_angle_rad));
 8005008:	f8ca 001c 	str.w	r0, [sl, #28]
  omni.odom_speed[0] = (omni.odom[0] - omni.pre_odom[0]) * MAIN_LOOP_CYCLE;
 800500c:	ee78 7a4a 	vsub.f32	s15, s16, s20
  omni.odom_speed[1] = (omni.odom[1] - omni.pre_odom[1]) * MAIN_LOOP_CYCLE;
 8005010:	ee37 8a68 	vsub.f32	s16, s14, s17
  omni.odom_speed[0] = (omni.odom[0] - omni.pre_odom[0]) * MAIN_LOOP_CYCLE;
 8005014:	ee67 7aa6 	vmul.f32	s15, s15, s13
  omni.odom_speed[1] = (omni.odom[1] - omni.pre_odom[1]) * MAIN_LOOP_CYCLE;
 8005018:	ee28 8a26 	vmul.f32	s16, s16, s13
  omni.local_odom_speed[0] = omni.odom_speed[0] * cos(-imu.yaw_angle_rad) - omni.odom_speed[1] * sin(-imu.yaw_angle_rad);
 800501c:	ee17 0a90 	vmov	r0, s15
  omni.odom_speed[0] = (omni.odom[0] - omni.pre_odom[0]) * MAIN_LOOP_CYCLE;
 8005020:	edca 7a0c 	vstr	s15, [sl, #48]	; 0x30
  omni.odom_speed[1] = (omni.odom[1] - omni.pre_odom[1]) * MAIN_LOOP_CYCLE;
 8005024:	ed8a 8a0d 	vstr	s16, [sl, #52]	; 0x34
  omni.local_odom_speed[0] = omni.odom_speed[0] * cos(-imu.yaw_angle_rad) - omni.odom_speed[1] * sin(-imu.yaw_angle_rad);
 8005028:	f7fb fab6 	bl	8000598 <__aeabi_f2d>
 800502c:	460f      	mov	r7, r1
 800502e:	9900      	ldr	r1, [sp, #0]
 8005030:	4606      	mov	r6, r0
 8005032:	f081 4000 	eor.w	r0, r1, #2147483648	; 0x80000000
 8005036:	f7fb faaf 	bl	8000598 <__aeabi_f2d>
 800503a:	ec41 0b10 	vmov	d0, r0, r1
 800503e:	ec41 0b1a 	vmov	d10, r0, r1
 8005042:	f008 fe5d 	bl	800dd00 <cos>
 8005046:	ee18 0a10 	vmov	r0, s16
 800504a:	eeb0 ca40 	vmov.f32	s24, s0
 800504e:	eef0 ca60 	vmov.f32	s25, s1
 8005052:	f7fb faa1 	bl	8000598 <__aeabi_f2d>
 8005056:	ec53 2b1c 	vmov	r2, r3, d12
 800505a:	4604      	mov	r4, r0
 800505c:	460d      	mov	r5, r1
 800505e:	4630      	mov	r0, r6
 8005060:	4639      	mov	r1, r7
 8005062:	f7fb faf1 	bl	8000648 <__aeabi_dmul>
 8005066:	4622      	mov	r2, r4
 8005068:	462b      	mov	r3, r5
 800506a:	4680      	mov	r8, r0
 800506c:	4689      	mov	r9, r1
 800506e:	ec51 0b1b 	vmov	r0, r1, d11
 8005072:	f7fb fae9 	bl	8000648 <__aeabi_dmul>
 8005076:	4602      	mov	r2, r0
 8005078:	460b      	mov	r3, r1
 800507a:	4640      	mov	r0, r8
 800507c:	4649      	mov	r1, r9
 800507e:	f7fb f92d 	bl	80002dc <__adddf3>
 8005082:	f7fb fdd9 	bl	8000c38 <__aeabi_d2f>
  omni.local_odom_speed[1] = omni.odom_speed[0] * sin(-imu.yaw_angle_rad) + omni.odom_speed[1] * cos(-imu.yaw_angle_rad);
 8005086:	eeb0 0a4a 	vmov.f32	s0, s20
 800508a:	eef0 0a6a 	vmov.f32	s1, s21
  omni.local_odom_speed[0] = omni.odom_speed[0] * cos(-imu.yaw_angle_rad) - omni.odom_speed[1] * sin(-imu.yaw_angle_rad);
 800508e:	ee08 0a10 	vmov	s16, r0
 8005092:	f8ca 0038 	str.w	r0, [sl, #56]	; 0x38
  omni.local_odom_speed[1] = omni.odom_speed[0] * sin(-imu.yaw_angle_rad) + omni.odom_speed[1] * cos(-imu.yaw_angle_rad);
 8005096:	f008 fe87 	bl	800dda8 <sin>
 800509a:	4630      	mov	r0, r6
 800509c:	ec53 2b10 	vmov	r2, r3, d0
 80050a0:	4639      	mov	r1, r7
 80050a2:	f7fb fad1 	bl	8000648 <__aeabi_dmul>
 80050a6:	4622      	mov	r2, r4
 80050a8:	462b      	mov	r3, r5
 80050aa:	4604      	mov	r4, r0
 80050ac:	460d      	mov	r5, r1
 80050ae:	ec51 0b1c 	vmov	r0, r1, d12
 80050b2:	f7fb fac9 	bl	8000648 <__aeabi_dmul>
 80050b6:	460b      	mov	r3, r1
 80050b8:	4602      	mov	r2, r0
 80050ba:	4629      	mov	r1, r5
 80050bc:	4620      	mov	r0, r4
 80050be:	f7fb f90d 	bl	80002dc <__adddf3>
 80050c2:	f7fb fdb9 	bl	8000c38 <__aeabi_d2f>
    enqueue(omni.local_speed_log[i], omni.local_odom_speed[i]);
 80050c6:	eeb0 0a48 	vmov.f32	s0, s16
  omni.local_odom_speed[1] = omni.odom_speed[0] * sin(-imu.yaw_angle_rad) + omni.odom_speed[1] * cos(-imu.yaw_angle_rad);
 80050ca:	f8ca 003c 	str.w	r0, [sl, #60]	; 0x3c
    enqueue(omni.local_speed_log[i], omni.local_odom_speed[i]);
 80050ce:	f8da 0040 	ldr.w	r0, [sl, #64]	; 0x40
 80050d2:	f000 f96f 	bl	80053b4 <enqueue>
    omni.local_odom_speed_mvf[i] = sumNewestN(omni.local_speed_log[i], SPEED_MOVING_AVERAGE_FILTER_BUF_SIZE) / SPEED_MOVING_AVERAGE_FILTER_BUF_SIZE;
 80050d6:	210a      	movs	r1, #10
 80050d8:	f8da 0040 	ldr.w	r0, [sl, #64]	; 0x40
 80050dc:	f000 f994 	bl	8005408 <sumNewestN>
 80050e0:	ee60 7a29 	vmul.f32	s15, s0, s19
    enqueue(omni.local_speed_log[i], omni.local_odom_speed[i]);
 80050e4:	f8da 0044 	ldr.w	r0, [sl, #68]	; 0x44
 80050e8:	ed9a 0a0f 	vldr	s0, [sl, #60]	; 0x3c
    omni.local_odom_speed_mvf[i] = sumNewestN(omni.local_speed_log[i], SPEED_MOVING_AVERAGE_FILTER_BUF_SIZE) / SPEED_MOVING_AVERAGE_FILTER_BUF_SIZE;
 80050ec:	edca 7a12 	vstr	s15, [sl, #72]	; 0x48
    enqueue(omni.local_speed_log[i], omni.local_odom_speed[i]);
 80050f0:	f000 f960 	bl	80053b4 <enqueue>
    omni.local_odom_speed_mvf[i] = sumNewestN(omni.local_speed_log[i], SPEED_MOVING_AVERAGE_FILTER_BUF_SIZE) / SPEED_MOVING_AVERAGE_FILTER_BUF_SIZE;
 80050f4:	f8da 0044 	ldr.w	r0, [sl, #68]	; 0x44
 80050f8:	210a      	movs	r1, #10
 80050fa:	f000 f985 	bl	8005408 <sumNewestN>
  float latency_cycle = ai_cmd.latency_time_ms / (1000 / MAIN_LOOP_CYCLE);
 80050fe:	4b22      	ldr	r3, [pc, #136]	; (8005188 <omniOdometory+0x3c8>)
 8005100:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005102:	085b      	lsrs	r3, r3, #1
 8005104:	ee07 3a90 	vmov	s15, r3
    omni.local_odom_speed_mvf[i] = sumNewestN(omni.local_speed_log[i], SPEED_MOVING_AVERAGE_FILTER_BUF_SIZE) / SPEED_MOVING_AVERAGE_FILTER_BUF_SIZE;
 8005108:	ee20 0a29 	vmul.f32	s0, s0, s19
  float latency_cycle = ai_cmd.latency_time_ms / (1000 / MAIN_LOOP_CYCLE);
 800510c:	e9dd 5404 	ldrd	r5, r4, [sp, #16]
 8005110:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
    omni.local_odom_speed_mvf[i] = sumNewestN(omni.local_speed_log[i], SPEED_MOVING_AVERAGE_FILTER_BUF_SIZE) / SPEED_MOVING_AVERAGE_FILTER_BUF_SIZE;
 8005114:	ed8a 0a13 	vstr	s0, [sl, #76]	; 0x4c
    enqueue(integ.odom_log[i], omni.odom_speed[i]);
 8005118:	ecb5 0a01 	vldmia	r5!, {s0}
 800511c:	f8db 0000 	ldr.w	r0, [fp]
 8005120:	f000 f948 	bl	80053b4 <enqueue>
    integ.global_odom_vision_diff[i] = sumNewestN(integ.odom_log[i], latency_cycle + connection.vision_update_cycle_cnt) / MAIN_LOOP_CYCLE;
 8005124:	4b1c      	ldr	r3, [pc, #112]	; (8005198 <omniOdometory+0x3d8>)
 8005126:	f85b 0b04 	ldr.w	r0, [fp], #4
 800512a:	689b      	ldr	r3, [r3, #8]
 800512c:	9300      	str	r3, [sp, #0]
 800512e:	ee07 3a90 	vmov	s15, r3
 8005132:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005136:	ee77 7a88 	vadd.f32	s15, s15, s16
 800513a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800513e:	ee17 1a90 	vmov	r1, s15
 8005142:	f000 f961 	bl	8005408 <sumNewestN>
    integ.vision_based_position[i] = ai_cmd.global_robot_position[i] + integ.global_odom_vision_diff[i];
 8005146:	ecf4 7a01 	vldmia	r4!, {s15}
  for (int i = 0; i < 2; i++) {
 800514a:	4b14      	ldr	r3, [pc, #80]	; (800519c <omniOdometory+0x3dc>)
    integ.position_diff[i] = ai_cmd.global_target_position[i] - integ.vision_based_position[i];
 800514c:	ed94 7a01 	vldr	s14, [r4, #4]
 8005150:	e02a      	b.n	80051a8 <omniOdometory+0x3e8>
 8005152:	bf00      	nop
 8005154:	f3af 8000 	nop.w
 8005158:	3126e979 	.word	0x3126e979
 800515c:	3facac08 	.word	0x3facac08
 8005160:	667f3bcc 	.word	0x667f3bcc
 8005164:	bfe6a09e 	.word	0xbfe6a09e
 8005168:	667f3bcd 	.word	0x667f3bcd
 800516c:	3fe6a09e 	.word	0x3fe6a09e
 8005170:	1cac0831 	.word	0x1cac0831
 8005174:	3fbb645a 	.word	0x3fbb645a
 8005178:	20000830 	.word	0x20000830
 800517c:	3dcccccd 	.word	0x3dcccccd
 8005180:	3b03126f 	.word	0x3b03126f
 8005184:	200007d8 	.word	0x200007d8
 8005188:	2000065c 	.word	0x2000065c
 800518c:	3fe00000 	.word	0x3fe00000
 8005190:	3ff00000 	.word	0x3ff00000
 8005194:	43fa0000 	.word	0x43fa0000
 8005198:	2000073c 	.word	0x2000073c
 800519c:	200007f4 	.word	0x200007f4
 80051a0:	200008a8 	.word	0x200008a8
 80051a4:	200007ec 	.word	0x200007ec
    integ.global_odom_vision_diff[i] = sumNewestN(integ.odom_log[i], latency_cycle + connection.vision_update_cycle_cnt) / MAIN_LOOP_CYCLE;
 80051a8:	ee20 0a09 	vmul.f32	s0, s0, s18
  for (int i = 0; i < 2; i++) {
 80051ac:	459b      	cmp	fp, r3
    integ.vision_based_position[i] = ai_cmd.global_robot_position[i] + integ.global_odom_vision_diff[i];
 80051ae:	ee70 7a27 	vadd.f32	s15, s0, s15
    integ.global_odom_vision_diff[i] = sumNewestN(integ.odom_log[i], latency_cycle + connection.vision_update_cycle_cnt) / MAIN_LOOP_CYCLE;
 80051b2:	ed8b 0a01 	vstr	s0, [fp, #4]
    integ.position_diff[i] = ai_cmd.global_target_position[i] - integ.vision_based_position[i];
 80051b6:	ee37 7a67 	vsub.f32	s14, s14, s15
    integ.vision_based_position[i] = ai_cmd.global_robot_position[i] + integ.global_odom_vision_diff[i];
 80051ba:	edcb 7a03 	vstr	s15, [fp, #12]
    integ.position_diff[i] = ai_cmd.global_target_position[i] - integ.vision_based_position[i];
 80051be:	ed8b 7a05 	vstr	s14, [fp, #20]
  for (int i = 0; i < 2; i++) {
 80051c2:	d1a9      	bne.n	8005118 <omniOdometory+0x358>
  }

  float target_diff[2], move_diff[2];
  for (int i = 0; i < 2; i++) {
    target_diff[i] = ai_cmd.global_robot_position[i] - ai_cmd.global_target_position[i];  // Visionが更新された時点での現在地とtargetの距離
 80051c4:	4c31      	ldr	r4, [pc, #196]	; (800528c <omniOdometory+0x4cc>)
 80051c6:	ed94 7a07 	vldr	s14, [r4, #28]
 80051ca:	edd4 7a09 	vldr	s15, [r4, #36]	; 0x24
    move_diff[i] = ai_cmd.global_robot_position[i] - integ.vision_based_position[i];      // Visionとtargetが更新されてからの移動量
  }

  integ.targed_dist_diff = sqrt(pow(target_diff[0], 2) + pow(target_diff[1], 2));
 80051ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80051d2:	ee17 0a90 	vmov	r0, s15
 80051d6:	f7fb f9df 	bl	8000598 <__aeabi_f2d>
    target_diff[i] = ai_cmd.global_robot_position[i] - ai_cmd.global_target_position[i];  // Visionが更新された時点での現在地とtargetの距離
 80051da:	ed94 7a08 	vldr	s14, [r4, #32]
 80051de:	edd4 7a0a 	vldr	s15, [r4, #40]	; 0x28
  integ.targed_dist_diff = sqrt(pow(target_diff[0], 2) + pow(target_diff[1], 2));
 80051e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80051e6:	4602      	mov	r2, r0
 80051e8:	460b      	mov	r3, r1
 80051ea:	ee17 0a90 	vmov	r0, s15
 80051ee:	e9cd 2300 	strd	r2, r3, [sp]
 80051f2:	f7fb f9d1 	bl	8000598 <__aeabi_f2d>
 80051f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80051fa:	4606      	mov	r6, r0
 80051fc:	460f      	mov	r7, r1
 80051fe:	4610      	mov	r0, r2
 8005200:	4619      	mov	r1, r3
 8005202:	f7fb fa21 	bl	8000648 <__aeabi_dmul>
 8005206:	4632      	mov	r2, r6
 8005208:	4604      	mov	r4, r0
 800520a:	460d      	mov	r5, r1
 800520c:	463b      	mov	r3, r7
 800520e:	4630      	mov	r0, r6
 8005210:	4639      	mov	r1, r7
 8005212:	f7fb fa19 	bl	8000648 <__aeabi_dmul>
 8005216:	4602      	mov	r2, r0
 8005218:	460b      	mov	r3, r1
 800521a:	4620      	mov	r0, r4
 800521c:	4629      	mov	r1, r5
 800521e:	f7fb f85d 	bl	80002dc <__adddf3>
 8005222:	ec41 0b10 	vmov	d0, r0, r1
 8005226:	f008 fd3f 	bl	800dca8 <sqrt>
 800522a:	ec51 0b10 	vmov	r0, r1, d0
 800522e:	f7fb fd03 	bl	8000c38 <__aeabi_d2f>
  integ.move_dist = sqrt(pow(integ.position_diff[0], 2) + pow(integ.position_diff[1], 2));
 8005232:	4c17      	ldr	r4, [pc, #92]	; (8005290 <omniOdometory+0x4d0>)
  integ.targed_dist_diff = sqrt(pow(target_diff[0], 2) + pow(target_diff[1], 2));
 8005234:	4603      	mov	r3, r0
 8005236:	6363      	str	r3, [r4, #52]	; 0x34
  integ.move_dist = sqrt(pow(integ.position_diff[0], 2) + pow(integ.position_diff[1], 2));
 8005238:	69a0      	ldr	r0, [r4, #24]
 800523a:	f7fb f9ad 	bl	8000598 <__aeabi_f2d>
 800523e:	4606      	mov	r6, r0
 8005240:	69e0      	ldr	r0, [r4, #28]
 8005242:	460f      	mov	r7, r1
 8005244:	f7fb f9a8 	bl	8000598 <__aeabi_f2d>
 8005248:	4602      	mov	r2, r0
 800524a:	460b      	mov	r3, r1
 800524c:	f7fb f9fc 	bl	8000648 <__aeabi_dmul>
 8005250:	4632      	mov	r2, r6
 8005252:	4604      	mov	r4, r0
 8005254:	460d      	mov	r5, r1
 8005256:	463b      	mov	r3, r7
 8005258:	4630      	mov	r0, r6
 800525a:	4639      	mov	r1, r7
 800525c:	f7fb f9f4 	bl	8000648 <__aeabi_dmul>
 8005260:	4602      	mov	r2, r0
 8005262:	460b      	mov	r3, r1
 8005264:	4620      	mov	r0, r4
 8005266:	4629      	mov	r1, r5
 8005268:	f7fb f838 	bl	80002dc <__adddf3>
 800526c:	ec41 0b10 	vmov	d0, r0, r1
 8005270:	f008 fd1a 	bl	800dca8 <sqrt>
 8005274:	ec51 0b10 	vmov	r0, r1, d0
 8005278:	f7fb fcde 	bl	8000c38 <__aeabi_d2f>
 800527c:	4c04      	ldr	r4, [pc, #16]	; (8005290 <omniOdometory+0x4d0>)
 800527e:	6320      	str	r0, [r4, #48]	; 0x30
 8005280:	b007      	add	sp, #28
 8005282:	ecbd 8b0a 	vpop	{d8-d12}
 8005286:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800528a:	bf00      	nop
 800528c:	2000065c 	.word	0x2000065c
 8005290:	200007ec 	.word	0x200007ec
 8005294:	00000000 	.word	0x00000000

08005298 <omni_move>:

const float sinM4 = sin(150 * M_PI / 180);
const float cosM4 = cos(150 * M_PI / 180);

void omni_move(float vel_y_robot, float vel_x_robot, float omega_roboot, float duty_limit)
{
 8005298:	b510      	push	{r4, lr}
 800529a:	ee11 0a10 	vmov	r0, s2
 800529e:	ed2d 8b04 	vpush	{d8-d9}
 80052a2:	eef0 8a61 	vmov.f32	s17, s3
 80052a6:	eeb0 8a60 	vmov.f32	s16, s1
 80052aa:	eeb0 9a40 	vmov.f32	s18, s0
  float rotation_omega_motor;

  rotation_omega_motor = ROBOT_RADIUS * omega_roboot;
 80052ae:	f7fb f973 	bl	8000598 <__aeabi_f2d>
 80052b2:	a334      	add	r3, pc, #208	; (adr r3, 8005384 <omni_move+0xec>)
 80052b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052b8:	f7fb f9c6 	bl	8000648 <__aeabi_dmul>
 80052bc:	f7fb fcbc 	bl	8000c38 <__aeabi_d2f>

  output.motor_voltage[0] = ((vel_x_robot * sinM1) + (vel_y_robot * cosM1) + rotation_omega_motor) / rotation_length_omni;
 80052c0:	4b2b      	ldr	r3, [pc, #172]	; (8005370 <omni_move+0xd8>)
 80052c2:	eddf 7a2c 	vldr	s15, [pc, #176]	; 8005374 <omni_move+0xdc>
 80052c6:	ed93 7a00 	vldr	s14, [r3]
 80052ca:	eddf 4a2b 	vldr	s9, [pc, #172]	; 8005378 <omni_move+0xe0>
 80052ce:	4c2b      	ldr	r4, [pc, #172]	; (800537c <omni_move+0xe4>)
 80052d0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80052d4:	eec6 5a87 	vdiv.f32	s11, s13, s14
  output.motor_voltage[1] = ((vel_x_robot * sinM2) + (vel_y_robot * cosM2) + rotation_omega_motor) / rotation_length_omni;
 80052d8:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8005380 <omni_move+0xe8>
  output.motor_voltage[0] = ((vel_x_robot * sinM1) + (vel_y_robot * cosM1) + rotation_omega_motor) / rotation_length_omni;
 80052dc:	ee69 7a27 	vmul.f32	s15, s18, s15
  output.motor_voltage[1] = ((vel_x_robot * sinM2) + (vel_y_robot * cosM2) + rotation_omega_motor) / rotation_length_omni;
 80052e0:	ee29 7a07 	vmul.f32	s14, s18, s14
 80052e4:	eeb6 5a00 	vmov.f32	s10, #96	; 0x3f000000  0.5
 80052e8:	eeb0 6a67 	vmov.f32	s12, s15
 80052ec:	eea8 7a24 	vfma.f32	s14, s16, s9
 80052f0:	eea8 6a05 	vfma.f32	s12, s16, s10
 80052f4:	eed8 7a05 	vfnms.f32	s15, s16, s10
  output.motor_voltage[2] = ((vel_x_robot * sinM3) + (vel_y_robot * cosM3) + rotation_omega_motor) / rotation_length_omni;
 80052f8:	ee38 0a09 	vadd.f32	s0, s16, s18
 80052fc:	ee05 0a10 	vmov	s10, r0
  rotation_omega_motor = ROBOT_RADIUS * omega_roboot;
 8005300:	ee06 0a90 	vmov	s13, r0
  output.motor_voltage[2] = ((vel_x_robot * sinM3) + (vel_y_robot * cosM3) + rotation_omega_motor) / rotation_length_omni;
 8005304:	eea0 5a24 	vfma.f32	s10, s0, s9
  output.motor_voltage[0] = ((vel_x_robot * sinM1) + (vel_y_robot * cosM1) + rotation_omega_motor) / rotation_length_omni;
 8005308:	ee36 6a86 	vadd.f32	s12, s13, s12
  output.motor_voltage[1] = ((vel_x_robot * sinM2) + (vel_y_robot * cosM2) + rotation_omega_motor) / rotation_length_omni;
 800530c:	ee36 7a87 	vadd.f32	s14, s13, s14
  output.motor_voltage[3] = ((vel_x_robot * sinM4) + (vel_y_robot * cosM4) + rotation_omega_motor) / rotation_length_omni;
 8005310:	ee77 7aa6 	vadd.f32	s15, s15, s13
  output.motor_voltage[1] = ((vel_x_robot * sinM2) + (vel_y_robot * cosM2) + rotation_omega_motor) / rotation_length_omni;
 8005314:	ee27 7a25 	vmul.f32	s14, s14, s11
  output.motor_voltage[0] = ((vel_x_robot * sinM1) + (vel_y_robot * cosM1) + rotation_omega_motor) / rotation_length_omni;
 8005318:	ee66 6a25 	vmul.f32	s13, s12, s11
  output.motor_voltage[3] = ((vel_x_robot * sinM4) + (vel_y_robot * cosM4) + rotation_omega_motor) / rotation_length_omni;
 800531c:	ee67 7aa5 	vmul.f32	s15, s15, s11
  output.motor_voltage[2] = ((vel_x_robot * sinM3) + (vel_y_robot * cosM3) + rotation_omega_motor) / rotation_length_omni;
 8005320:	ee25 6a25 	vmul.f32	s12, s10, s11
  output.motor_voltage[0] = ((vel_x_robot * sinM1) + (vel_y_robot * cosM1) + rotation_omega_motor) / rotation_length_omni;
 8005324:	edc4 6a07 	vstr	s13, [r4, #28]
  output.motor_voltage[1] = ((vel_x_robot * sinM2) + (vel_y_robot * cosM2) + rotation_omega_motor) / rotation_length_omni;
 8005328:	ed84 7a08 	vstr	s14, [r4, #32]
  output.motor_voltage[2] = ((vel_x_robot * sinM3) + (vel_y_robot * cosM3) + rotation_omega_motor) / rotation_length_omni;
 800532c:	ed84 6a09 	vstr	s12, [r4, #36]	; 0x24
  output.motor_voltage[3] = ((vel_x_robot * sinM4) + (vel_y_robot * cosM4) + rotation_omega_motor) / rotation_length_omni;
 8005330:	edc4 7a0a 	vstr	s15, [r4, #40]	; 0x28

  actuator_motor1(output.motor_voltage[0], duty_limit);
 8005334:	ed94 0a07 	vldr	s0, [r4, #28]
 8005338:	eef0 0a68 	vmov.f32	s1, s17
 800533c:	f7fb fe4a 	bl	8000fd4 <actuator_motor1>
  actuator_motor2(output.motor_voltage[1], duty_limit);
 8005340:	ed94 0a08 	vldr	s0, [r4, #32]
 8005344:	eef0 0a68 	vmov.f32	s1, s17
 8005348:	f7fb fe64 	bl	8001014 <actuator_motor2>
  actuator_motor3(output.motor_voltage[2], duty_limit);
 800534c:	ed94 0a09 	vldr	s0, [r4, #36]	; 0x24
 8005350:	eef0 0a68 	vmov.f32	s1, s17
 8005354:	f7fb fe7e 	bl	8001054 <actuator_motor3>
  actuator_motor4(output.motor_voltage[3], duty_limit);
 8005358:	eef0 0a68 	vmov.f32	s1, s17
}
 800535c:	ecbd 8b04 	vpop	{d8-d9}
  actuator_motor4(output.motor_voltage[3], duty_limit);
 8005360:	ed94 0a0a 	vldr	s0, [r4, #40]	; 0x28
}
 8005364:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  actuator_motor4(output.motor_voltage[3], duty_limit);
 8005368:	f7fb be94 	b.w	8001094 <actuator_motor4>
 800536c:	f3af 8000 	nop.w
 8005370:	20000004 	.word	0x20000004
 8005374:	3f5db3d7 	.word	0x3f5db3d7
 8005378:	bf3504f3 	.word	0xbf3504f3
 800537c:	200008f8 	.word	0x200008f8
 8005380:	3f3504f3 	.word	0x3f3504f3
 8005384:	47ae147b 	.word	0x47ae147b
 8005388:	3fb47ae1 	.word	0x3fb47ae1

0800538c <initRingBuffer>:



// リングバッファの初期化
RingBuffer * initRingBuffer(int size)
{
 800538c:	b538      	push	{r3, r4, r5, lr}
 800538e:	4605      	mov	r5, r0
  RingBuffer * rb = (RingBuffer *)malloc(sizeof(RingBuffer));
 8005390:	2014      	movs	r0, #20
 8005392:	f005 fcf1 	bl	800ad78 <malloc>
 8005396:	4604      	mov	r4, r0
  rb->buffer = (float *)malloc(size * sizeof(float));
 8005398:	00a8      	lsls	r0, r5, #2
 800539a:	f005 fced 	bl	800ad78 <malloc>
  rb->size = size;
  rb->front = 0;
 800539e:	2300      	movs	r3, #0
  rb->rear = -1;
 80053a0:	f04f 32ff 	mov.w	r2, #4294967295
  rb->size = size;
 80053a4:	e9c4 0500 	strd	r0, r5, [r4]
  rb->rear = -1;
 80053a8:	e9c4 3202 	strd	r3, r2, [r4, #8]
  rb->count = 0;
 80053ac:	6123      	str	r3, [r4, #16]
  return rb;
}
 80053ae:	4620      	mov	r0, r4
 80053b0:	bd38      	pop	{r3, r4, r5, pc}
 80053b2:	bf00      	nop

080053b4 <enqueue>:

// リングバッファに要素を追加
void enqueue(RingBuffer * rb, float data)
{
  if (rb->count < rb->size) {
 80053b4:	6901      	ldr	r1, [r0, #16]
 80053b6:	6843      	ldr	r3, [r0, #4]
 80053b8:	4299      	cmp	r1, r3
 80053ba:	da0e      	bge.n	80053da <enqueue+0x26>
    rb->rear = (rb->rear + 1) % rb->size;
 80053bc:	68c2      	ldr	r2, [r0, #12]
 80053be:	3201      	adds	r2, #1
 80053c0:	fb92 fcf3 	sdiv	ip, r2, r3
 80053c4:	fb03 231c 	mls	r3, r3, ip, r2
    rb->buffer[rb->rear] = data;
 80053c8:	6802      	ldr	r2, [r0, #0]
    rb->rear = (rb->rear + 1) % rb->size;
 80053ca:	60c3      	str	r3, [r0, #12]
    rb->count++;
 80053cc:	3101      	adds	r1, #1
    rb->buffer[rb->rear] = data;
 80053ce:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80053d2:	ed82 0a00 	vstr	s0, [r2]
    rb->count++;
 80053d6:	6101      	str	r1, [r0, #16]
 80053d8:	4770      	bx	lr
  } else {
    // バッファがいっぱいの場合は古いデータを上書き
    rb->rear = (rb->rear + 1) % rb->size;
    rb->front = (rb->front + 1) % rb->size;
 80053da:	e9d0 1202 	ldrd	r1, r2, [r0, #8]
{
 80053de:	b410      	push	{r4}
    rb->rear = (rb->rear + 1) % rb->size;
 80053e0:	3201      	adds	r2, #1
    rb->buffer[rb->rear] = data;
 80053e2:	6804      	ldr	r4, [r0, #0]
    rb->rear = (rb->rear + 1) % rb->size;
 80053e4:	fb92 fcf3 	sdiv	ip, r2, r3
    rb->front = (rb->front + 1) % rb->size;
 80053e8:	3101      	adds	r1, #1
    rb->rear = (rb->rear + 1) % rb->size;
 80053ea:	fb03 221c 	mls	r2, r3, ip, r2
 80053ee:	60c2      	str	r2, [r0, #12]
    rb->front = (rb->front + 1) % rb->size;
 80053f0:	fb91 fcf3 	sdiv	ip, r1, r3
    rb->buffer[rb->rear] = data;
 80053f4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
    rb->front = (rb->front + 1) % rb->size;
 80053f8:	fb03 111c 	mls	r1, r3, ip, r1
 80053fc:	6081      	str	r1, [r0, #8]
  }
}
 80053fe:	f85d 4b04 	ldr.w	r4, [sp], #4
    rb->buffer[rb->rear] = data;
 8005402:	ed82 0a00 	vstr	s0, [r2]
}
 8005406:	4770      	bx	lr

08005408 <sumNewestN>:
}

// リングバッファ上のデータを新しい順にn個加算した結果を取得
float sumNewestN(RingBuffer * rb, int n)
{
  if (n <= 0 || n > rb->count) {
 8005408:	2900      	cmp	r1, #0
 800540a:	dd1b      	ble.n	8005444 <sumNewestN+0x3c>
 800540c:	6903      	ldr	r3, [r0, #16]
 800540e:	428b      	cmp	r3, r1
 8005410:	db18      	blt.n	8005444 <sumNewestN+0x3c>
{
 8005412:	b410      	push	{r4}
    // 無効なnの値の場合はエラーとして0.0を返す
    return 0.0;
  }

  int index = rb->rear;
 8005414:	68c3      	ldr	r3, [r0, #12]
  float sum = 0.0;
 8005416:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 800544c <sumNewestN+0x44>
  for (int i = 0; i < n; i++) {
    sum += rb->buffer[index];
    index = (index - 1 + rb->size) % rb->size;
 800541a:	e9d0 4000 	ldrd	r4, r0, [r0]
  for (int i = 0; i < n; i++) {
 800541e:	2200      	movs	r2, #0
    sum += rb->buffer[index];
 8005420:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
 8005424:	eddc 7a00 	vldr	s15, [ip]
    index = (index - 1 + rb->size) % rb->size;
 8005428:	3b01      	subs	r3, #1
  for (int i = 0; i < n; i++) {
 800542a:	3201      	adds	r2, #1
    index = (index - 1 + rb->size) % rb->size;
 800542c:	4403      	add	r3, r0
  for (int i = 0; i < n; i++) {
 800542e:	4291      	cmp	r1, r2
    index = (index - 1 + rb->size) % rb->size;
 8005430:	fb93 fcf0 	sdiv	ip, r3, r0
    sum += rb->buffer[index];
 8005434:	ee30 0a27 	vadd.f32	s0, s0, s15
    index = (index - 1 + rb->size) % rb->size;
 8005438:	fb00 331c 	mls	r3, r0, ip, r3
  for (int i = 0; i < n; i++) {
 800543c:	d1f0      	bne.n	8005420 <sumNewestN+0x18>
  }
  return sum;
}
 800543e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005442:	4770      	bx	lr
    return 0.0;
 8005444:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800544c <sumNewestN+0x44>
}
 8005448:	4770      	bx	lr
 800544a:	bf00      	nop
 800544c:	00000000 	.word	0x00000000

08005450 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8005450:	b510      	push	{r4, lr}
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8005452:	4811      	ldr	r0, [pc, #68]	; (8005498 <MX_SPI1_Init+0x48>)
 8005454:	4c11      	ldr	r4, [pc, #68]	; (800549c <MX_SPI1_Init+0x4c>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8005456:	f44f 7282 	mov.w	r2, #260	; 0x104
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800545a:	2300      	movs	r3, #0
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800545c:	e9c0 4200 	strd	r4, r2, [r0]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8005460:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8005464:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8005468:	e9c0 3102 	strd	r3, r1, [r0, #8]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800546c:	2420      	movs	r4, #32
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800546e:	6182      	str	r2, [r0, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi1.Init.CRCPolynomial = 7;
 8005470:	2107      	movs	r1, #7
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8005472:	2208      	movs	r2, #8
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005474:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005478:	e9c0 4307 	strd	r4, r3, [r0, #28]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800547c:	e9c0 3309 	strd	r3, r3, [r0, #36]	; 0x24
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8005480:	e9c0 130b 	strd	r1, r3, [r0, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8005484:	6342      	str	r2, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8005486:	f003 fac5 	bl	8008a14 <HAL_SPI_Init>
 800548a:	b900      	cbnz	r0, 800548e <MX_SPI1_Init+0x3e>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800548c:	bd10      	pop	{r4, pc}
 800548e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8005492:	f7fe bc83 	b.w	8003d9c <Error_Handler>
 8005496:	bf00      	nop
 8005498:	20000b70 	.word	0x20000b70
 800549c:	40013000 	.word	0x40013000

080054a0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80054a0:	b500      	push	{lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(spiHandle->Instance==SPI1)
 80054a2:	4a1b      	ldr	r2, [pc, #108]	; (8005510 <HAL_SPI_MspInit+0x70>)
 80054a4:	6801      	ldr	r1, [r0, #0]
{
 80054a6:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80054a8:	2300      	movs	r3, #0
  if(spiHandle->Instance==SPI1)
 80054aa:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80054ac:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80054b0:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80054b4:	9306      	str	r3, [sp, #24]
  if(spiHandle->Instance==SPI1)
 80054b6:	d002      	beq.n	80054be <HAL_SPI_MspInit+0x1e>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80054b8:	b009      	add	sp, #36	; 0x24
 80054ba:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_SPI1_CLK_ENABLE();
 80054be:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80054c2:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80054c6:	ed9f 7b10 	vldr	d7, [pc, #64]	; 8005508 <HAL_SPI_MspInit+0x68>
    __HAL_RCC_SPI1_CLK_ENABLE();
 80054ca:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80054cc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80054d0:	661a      	str	r2, [r3, #96]	; 0x60
 80054d2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80054d4:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80054d8:	9200      	str	r2, [sp, #0]
 80054da:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80054dc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80054de:	f042 0201 	orr.w	r2, r2, #1
 80054e2:	64da      	str	r2, [r3, #76]	; 0x4c
 80054e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054e6:	f003 0301 	and.w	r3, r3, #1
 80054ea:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80054ec:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80054ee:	2305      	movs	r3, #5
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80054f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80054f4:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80054f8:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80054fa:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80054fc:	f002 fab4 	bl	8007a68 <HAL_GPIO_Init>
}
 8005500:	b009      	add	sp, #36	; 0x24
 8005502:	f85d fb04 	ldr.w	pc, [sp], #4
 8005506:	bf00      	nop
 8005508:	000000e0 	.word	0x000000e0
 800550c:	00000002 	.word	0x00000002
 8005510:	40013000 	.word	0x40013000

08005514 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005514:	4b0b      	ldr	r3, [pc, #44]	; (8005544 <HAL_MspInit+0x30>)
 8005516:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005518:	f042 0201 	orr.w	r2, r2, #1
 800551c:	661a      	str	r2, [r3, #96]	; 0x60
 800551e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 8005520:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005522:	f002 0201 	and.w	r2, r2, #1
 8005526:	9200      	str	r2, [sp, #0]
 8005528:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800552a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800552c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005530:	659a      	str	r2, [r3, #88]	; 0x58
 8005532:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005534:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005538:	9301      	str	r3, [sp, #4]
 800553a:	9b01      	ldr	r3, [sp, #4]
  HAL_PWREx_DisableUCPDDeadBattery();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800553c:	b002      	add	sp, #8
  HAL_PWREx_DisableUCPDDeadBattery();
 800553e:	f002 bc19 	b.w	8007d74 <HAL_PWREx_DisableUCPDDeadBattery>
 8005542:	bf00      	nop
 8005544:	40021000 	.word	0x40021000

08005548 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8005548:	4770      	bx	lr
 800554a:	bf00      	nop

0800554c <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800554c:	e7fe      	b.n	800554c <HardFault_Handler>
 800554e:	bf00      	nop

08005550 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005550:	e7fe      	b.n	8005550 <MemManage_Handler>
 8005552:	bf00      	nop

08005554 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005554:	e7fe      	b.n	8005554 <BusFault_Handler>
 8005556:	bf00      	nop

08005558 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005558:	e7fe      	b.n	8005558 <UsageFault_Handler>
 800555a:	bf00      	nop

0800555c <SVC_Handler>:
 800555c:	4770      	bx	lr
 800555e:	bf00      	nop

08005560 <DebugMon_Handler>:
 8005560:	4770      	bx	lr
 8005562:	bf00      	nop

08005564 <PendSV_Handler>:
 8005564:	4770      	bx	lr
 8005566:	bf00      	nop

08005568 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005568:	f000 beb6 	b.w	80062d8 <HAL_IncTick>

0800556c <DMA1_Channel2_IRQHandler>:
void DMA1_Channel2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 800556c:	4801      	ldr	r0, [pc, #4]	; (8005574 <DMA1_Channel2_IRQHandler+0x8>)
 800556e:	f001 be29 	b.w	80071c4 <HAL_DMA_IRQHandler>
 8005572:	bf00      	nop
 8005574:	20000d94 	.word	0x20000d94

08005578 <DMA1_Channel3_IRQHandler>:
void DMA1_Channel3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8005578:	4801      	ldr	r0, [pc, #4]	; (8005580 <DMA1_Channel3_IRQHandler+0x8>)
 800557a:	f001 be23 	b.w	80071c4 <HAL_DMA_IRQHandler>
 800557e:	bf00      	nop
 8005580:	200003b4 	.word	0x200003b4

08005584 <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc5);
 8005584:	4801      	ldr	r0, [pc, #4]	; (800558c <DMA1_Channel4_IRQHandler+0x8>)
 8005586:	f001 be1d 	b.w	80071c4 <HAL_DMA_IRQHandler>
 800558a:	bf00      	nop
 800558c:	20000414 	.word	0x20000414

08005590 <DMA1_Channel5_IRQHandler>:
void DMA1_Channel5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8005590:	4801      	ldr	r0, [pc, #4]	; (8005598 <DMA1_Channel5_IRQHandler+0x8>)
 8005592:	f001 be17 	b.w	80071c4 <HAL_DMA_IRQHandler>
 8005596:	bf00      	nop
 8005598:	20000354 	.word	0x20000354

0800559c <DMA1_Channel6_IRQHandler>:
void DMA1_Channel6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 800559c:	4801      	ldr	r0, [pc, #4]	; (80055a4 <DMA1_Channel6_IRQHandler+0x8>)
 800559e:	f001 be11 	b.w	80071c4 <HAL_DMA_IRQHandler>
 80055a2:	bf00      	nop
 80055a4:	20000c74 	.word	0x20000c74

080055a8 <DMA1_Channel7_IRQHandler>:
void DMA1_Channel7_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 80055a8:	4801      	ldr	r0, [pc, #4]	; (80055b0 <DMA1_Channel7_IRQHandler+0x8>)
 80055aa:	f001 be0b 	b.w	80071c4 <HAL_DMA_IRQHandler>
 80055ae:	bf00      	nop
 80055b0:	20000cd4 	.word	0x20000cd4

080055b4 <FDCAN1_IT0_IRQHandler>:
void FDCAN1_IT0_IRQHandler(void)
{
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 80055b4:	4801      	ldr	r0, [pc, #4]	; (80055bc <FDCAN1_IT0_IRQHandler+0x8>)
 80055b6:	f002 b993 	b.w	80078e0 <HAL_FDCAN_IRQHandler>
 80055ba:	bf00      	nop
 80055bc:	200004dc 	.word	0x200004dc

080055c0 <FDCAN1_IT1_IRQHandler>:
 80055c0:	4801      	ldr	r0, [pc, #4]	; (80055c8 <FDCAN1_IT1_IRQHandler+0x8>)
 80055c2:	f002 b98d 	b.w	80078e0 <HAL_FDCAN_IRQHandler>
 80055c6:	bf00      	nop
 80055c8:	200004dc 	.word	0x200004dc

080055cc <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80055cc:	4801      	ldr	r0, [pc, #4]	; (80055d4 <USART2_IRQHandler+0x8>)
 80055ce:	f004 bbbf 	b.w	8009d50 <HAL_UART_IRQHandler>
 80055d2:	bf00      	nop
 80055d4:	20000e88 	.word	0x20000e88

080055d8 <TIM7_DAC_IRQHandler>:
void TIM7_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_DAC_IRQn 0 */

  /* USER CODE END TIM7_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80055d8:	4801      	ldr	r0, [pc, #4]	; (80055e0 <TIM7_DAC_IRQHandler+0x8>)
 80055da:	f003 bf31 	b.w	8009440 <HAL_TIM_IRQHandler>
 80055de:	bf00      	nop
 80055e0:	20000c28 	.word	0x20000c28

080055e4 <FDCAN2_IT0_IRQHandler>:
void FDCAN2_IT0_IRQHandler(void)
{
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 80055e4:	4801      	ldr	r0, [pc, #4]	; (80055ec <FDCAN2_IT0_IRQHandler+0x8>)
 80055e6:	f002 b97b 	b.w	80078e0 <HAL_FDCAN_IRQHandler>
 80055ea:	bf00      	nop
 80055ec:	20000540 	.word	0x20000540

080055f0 <FDCAN2_IT1_IRQHandler>:
 80055f0:	4801      	ldr	r0, [pc, #4]	; (80055f8 <FDCAN2_IT1_IRQHandler+0x8>)
 80055f2:	f002 b975 	b.w	80078e0 <HAL_FDCAN_IRQHandler>
 80055f6:	bf00      	nop
 80055f8:	20000540 	.word	0x20000540

080055fc <LPUART1_IRQHandler>:
void LPUART1_IRQHandler(void)
{
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 80055fc:	4801      	ldr	r0, [pc, #4]	; (8005604 <LPUART1_IRQHandler+0x8>)
 80055fe:	f004 bba7 	b.w	8009d50 <HAL_UART_IRQHandler>
 8005602:	bf00      	nop
 8005604:	20000df8 	.word	0x20000df8

08005608 <DMA1_Channel8_IRQHandler>:
void DMA1_Channel8_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel8_IRQn 0 */

  /* USER CODE END DMA1_Channel8_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8005608:	4801      	ldr	r0, [pc, #4]	; (8005610 <DMA1_Channel8_IRQHandler+0x8>)
 800560a:	f001 bddb 	b.w	80071c4 <HAL_DMA_IRQHandler>
 800560e:	bf00      	nop
 8005610:	20000d34 	.word	0x20000d34

08005614 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8005614:	2001      	movs	r0, #1
 8005616:	4770      	bx	lr

08005618 <_kill>:

int _kill(int pid, int sig)
{
 8005618:	b508      	push	{r3, lr}
	errno = EINVAL;
 800561a:	f006 fbf7 	bl	800be0c <__errno>
 800561e:	2316      	movs	r3, #22
 8005620:	6003      	str	r3, [r0, #0]
	return -1;
}
 8005622:	f04f 30ff 	mov.w	r0, #4294967295
 8005626:	bd08      	pop	{r3, pc}

08005628 <_exit>:

void _exit (int status)
{
 8005628:	b508      	push	{r3, lr}
	errno = EINVAL;
 800562a:	f006 fbef 	bl	800be0c <__errno>
 800562e:	2316      	movs	r3, #22
 8005630:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 8005632:	e7fe      	b.n	8005632 <_exit+0xa>

08005634 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005634:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005636:	1e16      	subs	r6, r2, #0
 8005638:	dd07      	ble.n	800564a <_read+0x16>
 800563a:	460c      	mov	r4, r1
 800563c:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 800563e:	f3af 8000 	nop.w
 8005642:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005646:	42a5      	cmp	r5, r4
 8005648:	d1f9      	bne.n	800563e <_read+0xa>
	}

return len;
}
 800564a:	4630      	mov	r0, r6
 800564c:	bd70      	pop	{r4, r5, r6, pc}
 800564e:	bf00      	nop

08005650 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005650:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005652:	1e16      	subs	r6, r2, #0
 8005654:	dd07      	ble.n	8005666 <_write+0x16>
 8005656:	460c      	mov	r4, r1
 8005658:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 800565a:	f814 0b01 	ldrb.w	r0, [r4], #1
 800565e:	f7fd fab9 	bl	8002bd4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005662:	42ac      	cmp	r4, r5
 8005664:	d1f9      	bne.n	800565a <_write+0xa>
	}
	return len;
}
 8005666:	4630      	mov	r0, r6
 8005668:	bd70      	pop	{r4, r5, r6, pc}
 800566a:	bf00      	nop

0800566c <_close>:

int _close(int file)
{
	return -1;
}
 800566c:	f04f 30ff 	mov.w	r0, #4294967295
 8005670:	4770      	bx	lr
 8005672:	bf00      	nop

08005674 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8005674:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005678:	604b      	str	r3, [r1, #4]
	return 0;
}
 800567a:	2000      	movs	r0, #0
 800567c:	4770      	bx	lr
 800567e:	bf00      	nop

08005680 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8005680:	2001      	movs	r0, #1
 8005682:	4770      	bx	lr

08005684 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8005684:	2000      	movs	r0, #0
 8005686:	4770      	bx	lr

08005688 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005688:	4b05      	ldr	r3, [pc, #20]	; (80056a0 <SystemInit+0x18>)
 800568a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800568e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005692:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8005696:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800569a:	6099      	str	r1, [r3, #8]
#endif
}
 800569c:	4770      	bx	lr
 800569e:	bf00      	nop
 80056a0:	e000ed00 	.word	0xe000ed00

080056a4 <motor_test>:
#include "test_func.h"

void motor_test(system_t * sys)
{
 80056a4:	b510      	push	{r4, lr}
 80056a6:	4604      	mov	r4, r0
  if (decode_SW(sys->sw_data) & 0b00000001) {
 80056a8:	8c00      	ldrh	r0, [r0, #32]
 80056aa:	f000 fd55 	bl	8006158 <decode_SW>
 80056ae:	07c0      	lsls	r0, r0, #31
 80056b0:	d517      	bpl.n	80056e2 <motor_test+0x3e>
    omni_move(4.0, 0.0, 0.0, 4.0);  // fwd
 80056b2:	ed9f 1a31 	vldr	s2, [pc, #196]	; 8005778 <motor_test+0xd4>
 80056b6:	eef1 1a00 	vmov.f32	s3, #16	; 0x40800000  4.0
 80056ba:	eef0 0a41 	vmov.f32	s1, s2
 80056be:	eeb0 0a61 	vmov.f32	s0, s3
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1);
  } else if (decode_SW(sys->sw_data) & 0b00000010) {
    omni_move(-4.0, 0.0, 0.0, 4.0);  // back
 80056c2:	f7ff fde9 	bl	8005298 <omni_move>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1);
 80056c6:	482d      	ldr	r0, [pc, #180]	; (800577c <motor_test+0xd8>)
 80056c8:	2201      	movs	r2, #1
 80056ca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80056ce:	f002 facb 	bl	8007c68 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1);
  } else {
    omni_move(0.0, 0.0, 0.0, 0.0);
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 0);
  }
  actuator_motor5(0.0, 0.0);
 80056d2:	eddf 0a29 	vldr	s1, [pc, #164]	; 8005778 <motor_test+0xd4>
}
 80056d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  actuator_motor5(0.0, 0.0);
 80056da:	eeb0 0a60 	vmov.f32	s0, s1
 80056de:	f7fb bcf9 	b.w	80010d4 <actuator_motor5>
  } else if (decode_SW(sys->sw_data) & 0b00000010) {
 80056e2:	8c20      	ldrh	r0, [r4, #32]
 80056e4:	f000 fd38 	bl	8006158 <decode_SW>
 80056e8:	0781      	lsls	r1, r0, #30
 80056ea:	d508      	bpl.n	80056fe <motor_test+0x5a>
    omni_move(-4.0, 0.0, 0.0, 4.0);  // back
 80056ec:	ed9f 1a22 	vldr	s2, [pc, #136]	; 8005778 <motor_test+0xd4>
 80056f0:	eef1 1a00 	vmov.f32	s3, #16	; 0x40800000  4.0
 80056f4:	eef0 0a41 	vmov.f32	s1, s2
 80056f8:	eeb9 0a00 	vmov.f32	s0, #144	; 0xc0800000 -4.0
 80056fc:	e7e1      	b.n	80056c2 <motor_test+0x1e>
  } else if (decode_SW(sys->sw_data) & 0b00000100) {
 80056fe:	8c20      	ldrh	r0, [r4, #32]
 8005700:	f000 fd2a 	bl	8006158 <decode_SW>
 8005704:	0742      	lsls	r2, r0, #29
 8005706:	d40d      	bmi.n	8005724 <motor_test+0x80>
  } else if (decode_SW(sys->sw_data) & 0b00001000) {
 8005708:	8c20      	ldrh	r0, [r4, #32]
 800570a:	f000 fd25 	bl	8006158 <decode_SW>
 800570e:	0703      	lsls	r3, r0, #28
 8005710:	d511      	bpl.n	8005736 <motor_test+0x92>
    omni_move(0.0, 4.0, 0.0, 4.0);  // right
 8005712:	ed9f 1a19 	vldr	s2, [pc, #100]	; 8005778 <motor_test+0xd4>
 8005716:	eef1 1a00 	vmov.f32	s3, #16	; 0x40800000  4.0
 800571a:	eef0 0a61 	vmov.f32	s1, s3
 800571e:	eeb0 0a41 	vmov.f32	s0, s2
 8005722:	e7ce      	b.n	80056c2 <motor_test+0x1e>
    omni_move(0.0, -4.0, 0.0, 4.0);  // left
 8005724:	ed9f 1a14 	vldr	s2, [pc, #80]	; 8005778 <motor_test+0xd4>
 8005728:	eef1 1a00 	vmov.f32	s3, #16	; 0x40800000  4.0
 800572c:	eef9 0a00 	vmov.f32	s1, #144	; 0xc0800000 -4.0
 8005730:	eeb0 0a41 	vmov.f32	s0, s2
 8005734:	e7c5      	b.n	80056c2 <motor_test+0x1e>
  } else if (decode_SW(sys->sw_data) & 0b00010000) {
 8005736:	8c20      	ldrh	r0, [r4, #32]
 8005738:	f000 fd0e 	bl	8006158 <decode_SW>
 800573c:	f010 0410 	ands.w	r4, r0, #16
 8005740:	d008      	beq.n	8005754 <motor_test+0xb0>
    omni_move(0.0, 0.0, 20.0, 4.0);  // spin
 8005742:	eddf 0a0d 	vldr	s1, [pc, #52]	; 8005778 <motor_test+0xd4>
 8005746:	eef1 1a00 	vmov.f32	s3, #16	; 0x40800000  4.0
 800574a:	eeb3 1a04 	vmov.f32	s2, #52	; 0x41a00000  20.0
 800574e:	eeb0 0a60 	vmov.f32	s0, s1
 8005752:	e7b6      	b.n	80056c2 <motor_test+0x1e>
    omni_move(0.0, 0.0, 0.0, 0.0);
 8005754:	eddf 1a08 	vldr	s3, [pc, #32]	; 8005778 <motor_test+0xd4>
 8005758:	eeb0 1a61 	vmov.f32	s2, s3
 800575c:	eef0 0a61 	vmov.f32	s1, s3
 8005760:	eeb0 0a61 	vmov.f32	s0, s3
 8005764:	f7ff fd98 	bl	8005298 <omni_move>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 0);
 8005768:	4804      	ldr	r0, [pc, #16]	; (800577c <motor_test+0xd8>)
 800576a:	4622      	mov	r2, r4
 800576c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005770:	f002 fa7a 	bl	8007c68 <HAL_GPIO_WritePin>
 8005774:	e7ad      	b.n	80056d2 <motor_test+0x2e>
 8005776:	bf00      	nop
 8005778:	00000000 	.word	0x00000000
 800577c:	48000800 	.word	0x48000800

08005780 <dribbler_test>:

void dribbler_test(system_t * sys)
{
 8005780:	b510      	push	{r4, lr}
  if (decode_SW(sys->sw_data) & 0b00010000) {
 8005782:	8c00      	ldrh	r0, [r0, #32]
 8005784:	f000 fce8 	bl	8006158 <decode_SW>
 8005788:	f010 0410 	ands.w	r4, r0, #16
 800578c:	d017      	beq.n	80057be <dribbler_test+0x3e>
    actuator_motor5(0.5, 1.0);
 800578e:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8005792:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8005796:	f7fb fc9d 	bl	80010d4 <actuator_motor5>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1);
 800579a:	480f      	ldr	r0, [pc, #60]	; (80057d8 <dribbler_test+0x58>)
 800579c:	2201      	movs	r2, #1
 800579e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80057a2:	f002 fa61 	bl	8007c68 <HAL_GPIO_WritePin>
  } else {
    actuator_motor5(0.0, 0.0);
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 0);
  }
  omni_move(0.0, 0.0, 0.0, 0.0);
 80057a6:	eddf 1a0d 	vldr	s3, [pc, #52]	; 80057dc <dribbler_test+0x5c>
}
 80057aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  omni_move(0.0, 0.0, 0.0, 0.0);
 80057ae:	eeb0 1a61 	vmov.f32	s2, s3
 80057b2:	eef0 0a61 	vmov.f32	s1, s3
 80057b6:	eeb0 0a61 	vmov.f32	s0, s3
 80057ba:	f7ff bd6d 	b.w	8005298 <omni_move>
    actuator_motor5(0.0, 0.0);
 80057be:	eddf 0a07 	vldr	s1, [pc, #28]	; 80057dc <dribbler_test+0x5c>
 80057c2:	eeb0 0a60 	vmov.f32	s0, s1
 80057c6:	f7fb fc85 	bl	80010d4 <actuator_motor5>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 0);
 80057ca:	4803      	ldr	r0, [pc, #12]	; (80057d8 <dribbler_test+0x58>)
 80057cc:	4622      	mov	r2, r4
 80057ce:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80057d2:	f002 fa49 	bl	8007c68 <HAL_GPIO_WritePin>
 80057d6:	e7e6      	b.n	80057a6 <dribbler_test+0x26>
 80057d8:	48000800 	.word	0x48000800
 80057dc:	00000000 	.word	0x00000000

080057e0 <kicker_test>:

void kicker_test(system_t * sys, can_raw_t * can_raw, bool manual_mode)
{
 80057e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  static bool dribbler_up = false;

  if (sys->kick_state != 0) {
 80057e2:	8b83      	ldrh	r3, [r0, #28]
{
 80057e4:	4604      	mov	r4, r0
 80057e6:	460e      	mov	r6, r1
 80057e8:	4617      	mov	r7, r2
  if (sys->kick_state != 0) {
 80057ea:	b11b      	cbz	r3, 80057f4 <kicker_test+0x14>
    if (sys->kick_state > MAIN_LOOP_CYCLE / 2) {
 80057ec:	2bfa      	cmp	r3, #250	; 0xfa
 80057ee:	d825      	bhi.n	800583c <kicker_test+0x5c>
      if (can_raw->ball_detection[0] == 0) {
        sys->kick_state = 0;
      }
    } else {
      sys->kick_state++;
 80057f0:	3301      	adds	r3, #1
 80057f2:	83a3      	strh	r3, [r4, #28]
    }
  }

  if (dribbler_up == false && decode_SW(sys->sw_data) & 0b00000100) {
 80057f4:	4d4f      	ldr	r5, [pc, #316]	; (8005934 <kicker_test+0x154>)
 80057f6:	782b      	ldrb	r3, [r5, #0]
 80057f8:	b343      	cbz	r3, 800584c <kicker_test+0x6c>
    dribbler_up = true;
    actuator_dribbler_down();
  } else if (dribbler_up == true && decode_SW(sys->sw_data) & 0b00001000) {
 80057fa:	8c20      	ldrh	r0, [r4, #32]
 80057fc:	f000 fcac 	bl	8006158 <decode_SW>
 8005800:	0701      	lsls	r1, r0, #28
 8005802:	d45c      	bmi.n	80058be <kicker_test+0xde>
    dribbler_up = false;
    actuator_dribbler_up();
  }

  if (decode_SW(sys->sw_data) & 0b00010000) {
 8005804:	8c20      	ldrh	r0, [r4, #32]
 8005806:	f000 fca7 	bl	8006158 <decode_SW>
 800580a:	06c3      	lsls	r3, r0, #27
 800580c:	d52b      	bpl.n	8005866 <kicker_test+0x86>
    if (!manual_mode) {
 800580e:	2f00      	cmp	r7, #0
 8005810:	d044      	beq.n	800589c <kicker_test+0xbc>
      actuator_motor5(0.5, 1.0);
    }
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1);
 8005812:	4849      	ldr	r0, [pc, #292]	; (8005938 <kicker_test+0x158>)
 8005814:	2201      	movs	r2, #1
 8005816:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800581a:	f002 fa25 	bl	8007c68 <HAL_GPIO_WritePin>
    if (can_raw->ball_detection[0] == 1 || manual_mode) {
      if (sys->kick_state == 0) {
 800581e:	8ba1      	ldrh	r1, [r4, #28]
 8005820:	2900      	cmp	r1, #0
 8005822:	d062      	beq.n	80058ea <kicker_test+0x10a>
    actuator_motor5(0.0, 0.0);
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 0);
    actuator_kicker(1, 1);  // charge enable
    actuator_kicker_voltage(300.0);
  }
  omni_move(0.0, 0.0, 0.0, 0.0);
 8005824:	eddf 1a45 	vldr	s3, [pc, #276]	; 800593c <kicker_test+0x15c>
}
 8005828:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  omni_move(0.0, 0.0, 0.0, 0.0);
 800582c:	eeb0 1a61 	vmov.f32	s2, s3
 8005830:	eef0 0a61 	vmov.f32	s1, s3
 8005834:	eeb0 0a61 	vmov.f32	s0, s3
 8005838:	f7ff bd2e 	b.w	8005298 <omni_move>
      if (can_raw->ball_detection[0] == 0) {
 800583c:	f891 307c 	ldrb.w	r3, [r1, #124]	; 0x7c
 8005840:	2b00      	cmp	r3, #0
 8005842:	d0d6      	beq.n	80057f2 <kicker_test+0x12>
  if (dribbler_up == false && decode_SW(sys->sw_data) & 0b00000100) {
 8005844:	4d3b      	ldr	r5, [pc, #236]	; (8005934 <kicker_test+0x154>)
 8005846:	782b      	ldrb	r3, [r5, #0]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d1d6      	bne.n	80057fa <kicker_test+0x1a>
 800584c:	8c20      	ldrh	r0, [r4, #32]
 800584e:	f000 fc83 	bl	8006158 <decode_SW>
 8005852:	0742      	lsls	r2, r0, #29
 8005854:	d468      	bmi.n	8005928 <kicker_test+0x148>
  } else if (dribbler_up == true && decode_SW(sys->sw_data) & 0b00001000) {
 8005856:	782b      	ldrb	r3, [r5, #0]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d1ce      	bne.n	80057fa <kicker_test+0x1a>
  if (decode_SW(sys->sw_data) & 0b00010000) {
 800585c:	8c20      	ldrh	r0, [r4, #32]
 800585e:	f000 fc7b 	bl	8006158 <decode_SW>
 8005862:	06c3      	lsls	r3, r0, #27
 8005864:	d4d3      	bmi.n	800580e <kicker_test+0x2e>
  } else if (decode_SW(sys->sw_data) & 0b00000010) {
 8005866:	8c20      	ldrh	r0, [r4, #32]
 8005868:	f000 fc76 	bl	8006158 <decode_SW>
 800586c:	f010 0502 	ands.w	r5, r0, #2
 8005870:	d045      	beq.n	80058fe <kicker_test+0x11e>
    if (!manual_mode) {
 8005872:	b34f      	cbz	r7, 80058c8 <kicker_test+0xe8>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1);
 8005874:	4830      	ldr	r0, [pc, #192]	; (8005938 <kicker_test+0x158>)
 8005876:	2201      	movs	r2, #1
 8005878:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800587c:	f002 f9f4 	bl	8007c68 <HAL_GPIO_WritePin>
      if (sys->kick_state == 0) {
 8005880:	8ba3      	ldrh	r3, [r4, #28]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d1ce      	bne.n	8005824 <kicker_test+0x44>
        actuator_kicker(2, 1);  // chip
 8005886:	2101      	movs	r1, #1
 8005888:	2002      	movs	r0, #2
 800588a:	f7fb fc77 	bl	800117c <actuator_kicker>
        actuator_kicker(3, 100);
 800588e:	2164      	movs	r1, #100	; 0x64
 8005890:	2003      	movs	r0, #3
 8005892:	f7fb fc73 	bl	800117c <actuator_kicker>
        sys->kick_state = 1;
 8005896:	2301      	movs	r3, #1
 8005898:	83a3      	strh	r3, [r4, #28]
 800589a:	e7c3      	b.n	8005824 <kicker_test+0x44>
      actuator_motor5(0.5, 1.0);
 800589c:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 80058a0:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 80058a4:	f7fb fc16 	bl	80010d4 <actuator_motor5>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1);
 80058a8:	4823      	ldr	r0, [pc, #140]	; (8005938 <kicker_test+0x158>)
 80058aa:	2201      	movs	r2, #1
 80058ac:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80058b0:	f002 f9da 	bl	8007c68 <HAL_GPIO_WritePin>
    if (can_raw->ball_detection[0] == 1 || manual_mode) {
 80058b4:	f896 307c 	ldrb.w	r3, [r6, #124]	; 0x7c
 80058b8:	2b01      	cmp	r3, #1
 80058ba:	d1b3      	bne.n	8005824 <kicker_test+0x44>
 80058bc:	e7af      	b.n	800581e <kicker_test+0x3e>
    dribbler_up = false;
 80058be:	2300      	movs	r3, #0
 80058c0:	702b      	strb	r3, [r5, #0]
    actuator_dribbler_up();
 80058c2:	f7fb fc27 	bl	8001114 <actuator_dribbler_up>
 80058c6:	e79d      	b.n	8005804 <kicker_test+0x24>
      actuator_motor5(0.5, 1.0);
 80058c8:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 80058cc:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 80058d0:	f7fb fc00 	bl	80010d4 <actuator_motor5>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1);
 80058d4:	4818      	ldr	r0, [pc, #96]	; (8005938 <kicker_test+0x158>)
 80058d6:	2201      	movs	r2, #1
 80058d8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80058dc:	f002 f9c4 	bl	8007c68 <HAL_GPIO_WritePin>
    if (can_raw->ball_detection[0] == 1 || manual_mode) {
 80058e0:	f896 307c 	ldrb.w	r3, [r6, #124]	; 0x7c
 80058e4:	2b01      	cmp	r3, #1
 80058e6:	d19d      	bne.n	8005824 <kicker_test+0x44>
 80058e8:	e7ca      	b.n	8005880 <kicker_test+0xa0>
        actuator_kicker(2, 0);  // straight
 80058ea:	2002      	movs	r0, #2
 80058ec:	f7fb fc46 	bl	800117c <actuator_kicker>
        actuator_kicker(3, 50);
 80058f0:	2132      	movs	r1, #50	; 0x32
 80058f2:	2003      	movs	r0, #3
 80058f4:	f7fb fc42 	bl	800117c <actuator_kicker>
        sys->kick_state = 1;
 80058f8:	2301      	movs	r3, #1
 80058fa:	83a3      	strh	r3, [r4, #28]
 80058fc:	e792      	b.n	8005824 <kicker_test+0x44>
    actuator_motor5(0.0, 0.0);
 80058fe:	eddf 0a0f 	vldr	s1, [pc, #60]	; 800593c <kicker_test+0x15c>
 8005902:	eeb0 0a60 	vmov.f32	s0, s1
 8005906:	f7fb fbe5 	bl	80010d4 <actuator_motor5>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 0);
 800590a:	462a      	mov	r2, r5
 800590c:	480a      	ldr	r0, [pc, #40]	; (8005938 <kicker_test+0x158>)
 800590e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005912:	f002 f9a9 	bl	8007c68 <HAL_GPIO_WritePin>
    actuator_kicker(1, 1);  // charge enable
 8005916:	2101      	movs	r1, #1
 8005918:	4608      	mov	r0, r1
 800591a:	f7fb fc2f 	bl	800117c <actuator_kicker>
    actuator_kicker_voltage(300.0);
 800591e:	ed9f 0a08 	vldr	s0, [pc, #32]	; 8005940 <kicker_test+0x160>
 8005922:	f7fb fc1b 	bl	800115c <actuator_kicker_voltage>
 8005926:	e77d      	b.n	8005824 <kicker_test+0x44>
    dribbler_up = true;
 8005928:	2301      	movs	r3, #1
 800592a:	702b      	strb	r3, [r5, #0]
    actuator_dribbler_down();
 800592c:	f7fb fc04 	bl	8001138 <actuator_dribbler_down>
 8005930:	e768      	b.n	8005804 <kicker_test+0x24>
 8005932:	bf00      	nop
 8005934:	20000bd8 	.word	0x20000bd8
 8005938:	48000800 	.word	0x48000800
 800593c:	00000000 	.word	0x00000000
 8005940:	43960000 	.word	0x43960000

08005944 <motor_calibration>:

void motor_calibration(system_t * sys)
{
 8005944:	b510      	push	{r4, lr}
 8005946:	4604      	mov	r4, r0
  static uint32_t calib_start_cnt = 0;
  if (decode_SW(sys->sw_data) & 0b00000100) {
 8005948:	8c00      	ldrh	r0, [r0, #32]
 800594a:	f000 fc05 	bl	8006158 <decode_SW>
 800594e:	0743      	lsls	r3, r0, #29
 8005950:	d50c      	bpl.n	800596c <motor_calibration+0x28>
    calib_start_cnt++;
 8005952:	4a11      	ldr	r2, [pc, #68]	; (8005998 <motor_calibration+0x54>)
 8005954:	6813      	ldr	r3, [r2, #0]
 8005956:	3301      	adds	r3, #1
    if (calib_start_cnt > 1000) {
 8005958:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
    calib_start_cnt++;
 800595c:	6013      	str	r3, [r2, #0]
    if (calib_start_cnt > 1000) {
 800595e:	d800      	bhi.n	8005962 <motor_calibration+0x1e>
      actuator_motor_calib(1);
    }
  } else {
    calib_start_cnt = 0;
  }
 8005960:	bd10      	pop	{r4, pc}
 8005962:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      actuator_motor_calib(0);
 8005966:	2000      	movs	r0, #0
 8005968:	f7fb bc7e 	b.w	8001268 <actuator_motor_calib>
  } else if (decode_SW(sys->sw_data) & 0b00001000) {
 800596c:	8c20      	ldrh	r0, [r4, #32]
 800596e:	f000 fbf3 	bl	8006158 <decode_SW>
 8005972:	f010 0008 	ands.w	r0, r0, #8
 8005976:	d00b      	beq.n	8005990 <motor_calibration+0x4c>
    calib_start_cnt++;
 8005978:	4a07      	ldr	r2, [pc, #28]	; (8005998 <motor_calibration+0x54>)
 800597a:	6813      	ldr	r3, [r2, #0]
 800597c:	3301      	adds	r3, #1
    if (calib_start_cnt > 1000) {
 800597e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
    calib_start_cnt++;
 8005982:	6013      	str	r3, [r2, #0]
    if (calib_start_cnt > 1000) {
 8005984:	d9ec      	bls.n	8005960 <motor_calibration+0x1c>
 8005986:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      actuator_motor_calib(1);
 800598a:	2001      	movs	r0, #1
 800598c:	f7fb bc6c 	b.w	8001268 <actuator_motor_calib>
    calib_start_cnt = 0;
 8005990:	4b01      	ldr	r3, [pc, #4]	; (8005998 <motor_calibration+0x54>)
 8005992:	6018      	str	r0, [r3, #0]
 8005994:	bd10      	pop	{r4, pc}
 8005996:	bf00      	nop
 8005998:	20000bd4 	.word	0x20000bd4
 800599c:	00000000 	.word	0x00000000

080059a0 <MX_TIM5_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim7;

/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80059a0:	b510      	push	{r4, lr}
  TIM_OC_InitTypeDef sConfigOC = {0};

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80059a2:	4c33      	ldr	r4, [pc, #204]	; (8005a70 <MX_TIM5_Init+0xd0>)
 80059a4:	4a33      	ldr	r2, [pc, #204]	; (8005a74 <MX_TIM5_Init+0xd4>)
 80059a6:	6022      	str	r2, [r4, #0]
{
 80059a8:	b092      	sub	sp, #72	; 0x48
  htim5.Init.Prescaler = 170;
 80059aa:	22aa      	movs	r2, #170	; 0xaa
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80059ac:	2300      	movs	r3, #0
  htim5.Init.Prescaler = 170;
 80059ae:	6062      	str	r2, [r4, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim5.Init.Period = 500;
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80059b0:	4620      	mov	r0, r4
  htim5.Init.Period = 500;
 80059b2:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80059b6:	e9cd 3301 	strd	r3, r3, [sp, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80059ba:	e9cd 330a 	strd	r3, r3, [sp, #40]	; 0x28
 80059be:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 80059c2:	e9cd 330e 	strd	r3, r3, [sp, #56]	; 0x38
  htim5.Init.Period = 500;
 80059c6:	e9c4 3202 	strd	r3, r2, [r4, #8]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80059ca:	9303      	str	r3, [sp, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80059cc:	9310      	str	r3, [sp, #64]	; 0x40
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80059ce:	6123      	str	r3, [r4, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80059d0:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80059d2:	f003 fbe1 	bl	8009198 <HAL_TIM_PWM_Init>
 80059d6:	bb00      	cbnz	r0, 8005a1a <MX_TIM5_Init+0x7a>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80059d8:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80059da:	4825      	ldr	r0, [pc, #148]	; (8005a70 <MX_TIM5_Init+0xd0>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80059dc:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80059de:	a901      	add	r1, sp, #4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80059e0:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80059e2:	f003 ff83 	bl	80098ec <HAL_TIMEx_MasterConfigSynchronization>
 80059e6:	b9f0      	cbnz	r0, 8005a26 <MX_TIM5_Init+0x86>
  {
    Error_Handler();
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80059e8:	ed9f 7b1d 	vldr	d7, [pc, #116]	; 8005a60 <MX_TIM5_Init+0xc0>
  sConfigOC.Pulse = 0;
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80059ec:	2300      	movs	r3, #0
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80059ee:	4820      	ldr	r0, [pc, #128]	; (8005a70 <MX_TIM5_Init+0xd0>)
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80059f0:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80059f2:	2204      	movs	r2, #4
 80059f4:	a90a      	add	r1, sp, #40	; 0x28
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80059f6:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80059fa:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80059fc:	f003 fe6c 	bl	80096d8 <HAL_TIM_PWM_ConfigChannel>
 8005a00:	b970      	cbnz	r0, 8005a20 <MX_TIM5_Init+0x80>
}
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(timHandle->Instance==TIM5)
 8005a02:	4a1c      	ldr	r2, [pc, #112]	; (8005a74 <MX_TIM5_Init+0xd4>)
 8005a04:	6821      	ldr	r1, [r4, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a06:	2300      	movs	r3, #0
  if(timHandle->Instance==TIM5)
 8005a08:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a0a:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8005a0e:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8005a12:	9308      	str	r3, [sp, #32]
  if(timHandle->Instance==TIM5)
 8005a14:	d00a      	beq.n	8005a2c <MX_TIM5_Init+0x8c>
}
 8005a16:	b012      	add	sp, #72	; 0x48
 8005a18:	bd10      	pop	{r4, pc}
    Error_Handler();
 8005a1a:	f7fe f9bf 	bl	8003d9c <Error_Handler>
 8005a1e:	e7db      	b.n	80059d8 <MX_TIM5_Init+0x38>
    Error_Handler();
 8005a20:	f7fe f9bc 	bl	8003d9c <Error_Handler>
 8005a24:	e7ed      	b.n	8005a02 <MX_TIM5_Init+0x62>
    Error_Handler();
 8005a26:	f7fe f9b9 	bl	8003d9c <Error_Handler>
 8005a2a:	e7dd      	b.n	80059e8 <MX_TIM5_Init+0x48>
  {
  /* USER CODE BEGIN TIM5_MspPostInit 0 */

  /* USER CODE END TIM5_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005a2c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005a30:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    /**TIM5 GPIO Configuration
    PC12     ------> TIM5_CH2
    */
    GPIO_InitStruct.Pin = TIM5_CH2_Buzzer_Pin;
 8005a34:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 8005a68 <MX_TIM5_Init+0xc8>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005a38:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM5;
    HAL_GPIO_Init(TIM5_CH2_Buzzer_GPIO_Port, &GPIO_InitStruct);
 8005a3a:	480f      	ldr	r0, [pc, #60]	; (8005a78 <MX_TIM5_Init+0xd8>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005a3c:	f042 0204 	orr.w	r2, r2, #4
 8005a40:	64da      	str	r2, [r3, #76]	; 0x4c
 8005a42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a44:	f003 0304 	and.w	r3, r3, #4
 8005a48:	9300      	str	r3, [sp, #0]
    HAL_GPIO_Init(TIM5_CH2_Buzzer_GPIO_Port, &GPIO_InitStruct);
 8005a4a:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM5;
 8005a4c:	2301      	movs	r3, #1
    GPIO_InitStruct.Pin = TIM5_CH2_Buzzer_Pin;
 8005a4e:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005a52:	9a00      	ldr	r2, [sp, #0]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM5;
 8005a54:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(TIM5_CH2_Buzzer_GPIO_Port, &GPIO_InitStruct);
 8005a56:	f002 f807 	bl	8007a68 <HAL_GPIO_Init>
}
 8005a5a:	b012      	add	sp, #72	; 0x48
 8005a5c:	bd10      	pop	{r4, pc}
 8005a5e:	bf00      	nop
 8005a60:	00000060 	.word	0x00000060
 8005a64:	00000000 	.word	0x00000000
 8005a68:	00001000 	.word	0x00001000
 8005a6c:	00000002 	.word	0x00000002
 8005a70:	20000bdc 	.word	0x20000bdc
 8005a74:	40000c00 	.word	0x40000c00
 8005a78:	48000800 	.word	0x48000800

08005a7c <MX_TIM7_Init>:
{
 8005a7c:	b500      	push	{lr}
  htim7.Instance = TIM7;
 8005a7e:	4812      	ldr	r0, [pc, #72]	; (8005ac8 <MX_TIM7_Init+0x4c>)
 8005a80:	4912      	ldr	r1, [pc, #72]	; (8005acc <MX_TIM7_Init+0x50>)
{
 8005a82:	b085      	sub	sp, #20
  htim7.Init.Prescaler = 170;
 8005a84:	22aa      	movs	r2, #170	; 0xaa
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005a86:	2300      	movs	r3, #0
  htim7.Init.Prescaler = 170;
 8005a88:	e9c0 1200 	strd	r1, r2, [r0]
  htim7.Init.Period = 2000;
 8005a8c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005a90:	e9cd 3301 	strd	r3, r3, [sp, #4]
  htim7.Init.Period = 2000;
 8005a94:	e9c0 3202 	strd	r3, r2, [r0, #8]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005a98:	9303      	str	r3, [sp, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005a9a:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8005a9c:	f003 faa0 	bl	8008fe0 <HAL_TIM_Base_Init>
 8005aa0:	b950      	cbnz	r0, 8005ab8 <MX_TIM7_Init+0x3c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005aa2:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005aa4:	4808      	ldr	r0, [pc, #32]	; (8005ac8 <MX_TIM7_Init+0x4c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005aa6:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005aa8:	a901      	add	r1, sp, #4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005aaa:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005aac:	f003 ff1e 	bl	80098ec <HAL_TIMEx_MasterConfigSynchronization>
 8005ab0:	b928      	cbnz	r0, 8005abe <MX_TIM7_Init+0x42>
}
 8005ab2:	b005      	add	sp, #20
 8005ab4:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8005ab8:	f7fe f970 	bl	8003d9c <Error_Handler>
 8005abc:	e7f1      	b.n	8005aa2 <MX_TIM7_Init+0x26>
    Error_Handler();
 8005abe:	f7fe f96d 	bl	8003d9c <Error_Handler>
}
 8005ac2:	b005      	add	sp, #20
 8005ac4:	f85d fb04 	ldr.w	pc, [sp], #4
 8005ac8:	20000c28 	.word	0x20000c28
 8005acc:	40001400 	.word	0x40001400

08005ad0 <HAL_TIM_PWM_MspInit>:
  if(tim_pwmHandle->Instance==TIM5)
 8005ad0:	4b09      	ldr	r3, [pc, #36]	; (8005af8 <HAL_TIM_PWM_MspInit+0x28>)
 8005ad2:	6802      	ldr	r2, [r0, #0]
 8005ad4:	429a      	cmp	r2, r3
 8005ad6:	d000      	beq.n	8005ada <HAL_TIM_PWM_MspInit+0xa>
 8005ad8:	4770      	bx	lr
    __HAL_RCC_TIM5_CLK_ENABLE();
 8005ada:	f503 3301 	add.w	r3, r3, #132096	; 0x20400
{
 8005ade:	b082      	sub	sp, #8
    __HAL_RCC_TIM5_CLK_ENABLE();
 8005ae0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005ae2:	f042 0208 	orr.w	r2, r2, #8
 8005ae6:	659a      	str	r2, [r3, #88]	; 0x58
 8005ae8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005aea:	f003 0308 	and.w	r3, r3, #8
 8005aee:	9301      	str	r3, [sp, #4]
 8005af0:	9b01      	ldr	r3, [sp, #4]
}
 8005af2:	b002      	add	sp, #8
 8005af4:	4770      	bx	lr
 8005af6:	bf00      	nop
 8005af8:	40000c00 	.word	0x40000c00

08005afc <HAL_TIM_Base_MspInit>:
  if(tim_baseHandle->Instance==TIM7)
 8005afc:	4b0e      	ldr	r3, [pc, #56]	; (8005b38 <HAL_TIM_Base_MspInit+0x3c>)
 8005afe:	6802      	ldr	r2, [r0, #0]
 8005b00:	429a      	cmp	r2, r3
 8005b02:	d000      	beq.n	8005b06 <HAL_TIM_Base_MspInit+0xa>
 8005b04:	4770      	bx	lr
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005b06:	f503 33fe 	add.w	r3, r3, #130048	; 0x1fc00
{
 8005b0a:	b500      	push	{lr}
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005b0c:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8005b0e:	f041 0120 	orr.w	r1, r1, #32
 8005b12:	6599      	str	r1, [r3, #88]	; 0x58
 8005b14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
{
 8005b16:	b083      	sub	sp, #12
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005b18:	f003 0320 	and.w	r3, r3, #32
 8005b1c:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_DAC_IRQn, 8, 0);
 8005b1e:	2037      	movs	r0, #55	; 0x37
 8005b20:	2200      	movs	r2, #0
 8005b22:	2108      	movs	r1, #8
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005b24:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_DAC_IRQn, 8, 0);
 8005b26:	f001 f97f 	bl	8006e28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
 8005b2a:	2037      	movs	r0, #55	; 0x37
}
 8005b2c:	b003      	add	sp, #12
 8005b2e:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
 8005b32:	f001 b9b7 	b.w	8006ea4 <HAL_NVIC_EnableIRQ>
 8005b36:	bf00      	nop
 8005b38:	40001400 	.word	0x40001400
 8005b3c:	00000000 	.word	0x00000000

08005b40 <MX_LPUART1_UART_Init>:
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
  hlpuart1.Init.Parity = UART_PARITY_NONE;
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005b40:	ed9f 7b21 	vldr	d7, [pc, #132]	; 8005bc8 <MX_LPUART1_UART_Init+0x88>
  hlpuart1.Instance = LPUART1;
 8005b44:	4822      	ldr	r0, [pc, #136]	; (8005bd0 <MX_LPUART1_UART_Init+0x90>)
 8005b46:	4923      	ldr	r1, [pc, #140]	; (8005bd4 <MX_LPUART1_UART_Init+0x94>)
  hlpuart1.Init.BaudRate = 2000000;
 8005b48:	4a23      	ldr	r2, [pc, #140]	; (8005bd8 <MX_LPUART1_UART_Init+0x98>)
{
 8005b4a:	b510      	push	{r4, lr}
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005b4c:	2300      	movs	r3, #0
  hlpuart1.Init.BaudRate = 2000000;
 8005b4e:	e9c0 1200 	strd	r1, r2, [r0]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8005b52:	240c      	movs	r4, #12
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 8005b54:	2120      	movs	r1, #32
  hlpuart1.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 8005b56:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005b5a:	ed80 7b08 	vstr	d7, [r0, #32]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8005b5e:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8005b62:	e9c0 3404 	strd	r3, r4, [r0, #16]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005b66:	6183      	str	r3, [r0, #24]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 8005b68:	6281      	str	r1, [r0, #40]	; 0x28
  hlpuart1.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 8005b6a:	6402      	str	r2, [r0, #64]	; 0x40
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8005b6c:	f004 fff0 	bl	800ab50 <HAL_UART_Init>
 8005b70:	b970      	cbnz	r0, 8005b90 <MX_LPUART1_UART_Init+0x50>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005b72:	4817      	ldr	r0, [pc, #92]	; (8005bd0 <MX_LPUART1_UART_Init+0x90>)
 8005b74:	2100      	movs	r1, #0
 8005b76:	f005 f87b 	bl	800ac70 <HAL_UARTEx_SetTxFifoThreshold>
 8005b7a:	b988      	cbnz	r0, 8005ba0 <MX_LPUART1_UART_Init+0x60>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005b7c:	4814      	ldr	r0, [pc, #80]	; (8005bd0 <MX_LPUART1_UART_Init+0x90>)
 8005b7e:	2100      	movs	r1, #0
 8005b80:	f005 f8b8 	bl	800acf4 <HAL_UARTEx_SetRxFifoThreshold>
 8005b84:	b9a0      	cbnz	r0, 8005bb0 <MX_LPUART1_UART_Init+0x70>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8005b86:	4812      	ldr	r0, [pc, #72]	; (8005bd0 <MX_LPUART1_UART_Init+0x90>)
 8005b88:	f005 f854 	bl	800ac34 <HAL_UARTEx_DisableFifoMode>
 8005b8c:	b9b8      	cbnz	r0, 8005bbe <MX_LPUART1_UART_Init+0x7e>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8005b8e:	bd10      	pop	{r4, pc}
    Error_Handler();
 8005b90:	f7fe f904 	bl	8003d9c <Error_Handler>
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005b94:	480e      	ldr	r0, [pc, #56]	; (8005bd0 <MX_LPUART1_UART_Init+0x90>)
 8005b96:	2100      	movs	r1, #0
 8005b98:	f005 f86a 	bl	800ac70 <HAL_UARTEx_SetTxFifoThreshold>
 8005b9c:	2800      	cmp	r0, #0
 8005b9e:	d0ed      	beq.n	8005b7c <MX_LPUART1_UART_Init+0x3c>
    Error_Handler();
 8005ba0:	f7fe f8fc 	bl	8003d9c <Error_Handler>
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005ba4:	480a      	ldr	r0, [pc, #40]	; (8005bd0 <MX_LPUART1_UART_Init+0x90>)
 8005ba6:	2100      	movs	r1, #0
 8005ba8:	f005 f8a4 	bl	800acf4 <HAL_UARTEx_SetRxFifoThreshold>
 8005bac:	2800      	cmp	r0, #0
 8005bae:	d0ea      	beq.n	8005b86 <MX_LPUART1_UART_Init+0x46>
    Error_Handler();
 8005bb0:	f7fe f8f4 	bl	8003d9c <Error_Handler>
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8005bb4:	4806      	ldr	r0, [pc, #24]	; (8005bd0 <MX_LPUART1_UART_Init+0x90>)
 8005bb6:	f005 f83d 	bl	800ac34 <HAL_UARTEx_DisableFifoMode>
 8005bba:	2800      	cmp	r0, #0
 8005bbc:	d0e7      	beq.n	8005b8e <MX_LPUART1_UART_Init+0x4e>
}
 8005bbe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8005bc2:	f7fe b8eb 	b.w	8003d9c <Error_Handler>
 8005bc6:	bf00      	nop
	...
 8005bd0:	20000df8 	.word	0x20000df8
 8005bd4:	40008000 	.word	0x40008000
 8005bd8:	001e8480 	.word	0x001e8480

08005bdc <MX_USART2_UART_Init>:
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005bdc:	4821      	ldr	r0, [pc, #132]	; (8005c64 <MX_USART2_UART_Init+0x88>)
 8005bde:	4922      	ldr	r1, [pc, #136]	; (8005c68 <MX_USART2_UART_Init+0x8c>)
  huart2.Init.BaudRate = 921600;
 8005be0:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
{
 8005be4:	b510      	push	{r4, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005be6:	2300      	movs	r3, #0
  huart2.Init.BaudRate = 921600;
 8005be8:	e9c0 1200 	strd	r1, r2, [r0]
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005bec:	240c      	movs	r4, #12
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_SWAP_INIT;
 8005bee:	2108      	movs	r1, #8
  huart2.AdvancedInit.Swap = UART_ADVFEATURE_SWAP_ENABLE;
 8005bf0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005bf4:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005bf8:	e9c0 3404 	strd	r3, r4, [r0, #16]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005bfc:	e9c0 3306 	strd	r3, r3, [r0, #24]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005c00:	e9c0 3308 	strd	r3, r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_SWAP_INIT;
 8005c04:	6281      	str	r1, [r0, #40]	; 0x28
  huart2.AdvancedInit.Swap = UART_ADVFEATURE_SWAP_ENABLE;
 8005c06:	6382      	str	r2, [r0, #56]	; 0x38
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005c08:	f004 ffa2 	bl	800ab50 <HAL_UART_Init>
 8005c0c:	b970      	cbnz	r0, 8005c2c <MX_USART2_UART_Init+0x50>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005c0e:	4815      	ldr	r0, [pc, #84]	; (8005c64 <MX_USART2_UART_Init+0x88>)
 8005c10:	2100      	movs	r1, #0
 8005c12:	f005 f82d 	bl	800ac70 <HAL_UARTEx_SetTxFifoThreshold>
 8005c16:	b988      	cbnz	r0, 8005c3c <MX_USART2_UART_Init+0x60>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005c18:	4812      	ldr	r0, [pc, #72]	; (8005c64 <MX_USART2_UART_Init+0x88>)
 8005c1a:	2100      	movs	r1, #0
 8005c1c:	f005 f86a 	bl	800acf4 <HAL_UARTEx_SetRxFifoThreshold>
 8005c20:	b9a0      	cbnz	r0, 8005c4c <MX_USART2_UART_Init+0x70>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8005c22:	4810      	ldr	r0, [pc, #64]	; (8005c64 <MX_USART2_UART_Init+0x88>)
 8005c24:	f005 f806 	bl	800ac34 <HAL_UARTEx_DisableFifoMode>
 8005c28:	b9b8      	cbnz	r0, 8005c5a <MX_USART2_UART_Init+0x7e>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005c2a:	bd10      	pop	{r4, pc}
    Error_Handler();
 8005c2c:	f7fe f8b6 	bl	8003d9c <Error_Handler>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005c30:	480c      	ldr	r0, [pc, #48]	; (8005c64 <MX_USART2_UART_Init+0x88>)
 8005c32:	2100      	movs	r1, #0
 8005c34:	f005 f81c 	bl	800ac70 <HAL_UARTEx_SetTxFifoThreshold>
 8005c38:	2800      	cmp	r0, #0
 8005c3a:	d0ed      	beq.n	8005c18 <MX_USART2_UART_Init+0x3c>
    Error_Handler();
 8005c3c:	f7fe f8ae 	bl	8003d9c <Error_Handler>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005c40:	4808      	ldr	r0, [pc, #32]	; (8005c64 <MX_USART2_UART_Init+0x88>)
 8005c42:	2100      	movs	r1, #0
 8005c44:	f005 f856 	bl	800acf4 <HAL_UARTEx_SetRxFifoThreshold>
 8005c48:	2800      	cmp	r0, #0
 8005c4a:	d0ea      	beq.n	8005c22 <MX_USART2_UART_Init+0x46>
    Error_Handler();
 8005c4c:	f7fe f8a6 	bl	8003d9c <Error_Handler>
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8005c50:	4804      	ldr	r0, [pc, #16]	; (8005c64 <MX_USART2_UART_Init+0x88>)
 8005c52:	f004 ffef 	bl	800ac34 <HAL_UARTEx_DisableFifoMode>
 8005c56:	2800      	cmp	r0, #0
 8005c58:	d0e7      	beq.n	8005c2a <MX_USART2_UART_Init+0x4e>
}
 8005c5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8005c5e:	f7fe b89d 	b.w	8003d9c <Error_Handler>
 8005c62:	bf00      	nop
 8005c64:	20000e88 	.word	0x20000e88
 8005c68:	40004400 	.word	0x40004400

08005c6c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8005c6c:	b510      	push	{r4, lr}
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8005c6e:	481f      	ldr	r0, [pc, #124]	; (8005cec <MX_USART3_UART_Init+0x80>)
 8005c70:	4c1f      	ldr	r4, [pc, #124]	; (8005cf0 <MX_USART3_UART_Init+0x84>)
  huart3.Init.BaudRate = 115200;
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8005c72:	2300      	movs	r3, #0
  huart3.Init.BaudRate = 115200;
 8005c74:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
  huart3.Init.StopBits = UART_STOPBITS_1;
  huart3.Init.Parity = UART_PARITY_NONE;
  huart3.Init.Mode = UART_MODE_TX_RX;
 8005c78:	220c      	movs	r2, #12
  huart3.Init.BaudRate = 115200;
 8005c7a:	e9c0 4100 	strd	r4, r1, [r0]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8005c7e:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8005c82:	e9c0 3204 	strd	r3, r2, [r0, #16]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8005c86:	e9c0 3306 	strd	r3, r3, [r0, #24]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005c8a:	e9c0 3308 	strd	r3, r3, [r0, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005c8e:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8005c90:	f004 ff5e 	bl	800ab50 <HAL_UART_Init>
 8005c94:	b970      	cbnz	r0, 8005cb4 <MX_USART3_UART_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005c96:	4815      	ldr	r0, [pc, #84]	; (8005cec <MX_USART3_UART_Init+0x80>)
 8005c98:	2100      	movs	r1, #0
 8005c9a:	f004 ffe9 	bl	800ac70 <HAL_UARTEx_SetTxFifoThreshold>
 8005c9e:	b988      	cbnz	r0, 8005cc4 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005ca0:	4812      	ldr	r0, [pc, #72]	; (8005cec <MX_USART3_UART_Init+0x80>)
 8005ca2:	2100      	movs	r1, #0
 8005ca4:	f005 f826 	bl	800acf4 <HAL_UARTEx_SetRxFifoThreshold>
 8005ca8:	b9a0      	cbnz	r0, 8005cd4 <MX_USART3_UART_Init+0x68>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8005caa:	4810      	ldr	r0, [pc, #64]	; (8005cec <MX_USART3_UART_Init+0x80>)
 8005cac:	f004 ffc2 	bl	800ac34 <HAL_UARTEx_DisableFifoMode>
 8005cb0:	b9b8      	cbnz	r0, 8005ce2 <MX_USART3_UART_Init+0x76>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8005cb2:	bd10      	pop	{r4, pc}
    Error_Handler();
 8005cb4:	f7fe f872 	bl	8003d9c <Error_Handler>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005cb8:	480c      	ldr	r0, [pc, #48]	; (8005cec <MX_USART3_UART_Init+0x80>)
 8005cba:	2100      	movs	r1, #0
 8005cbc:	f004 ffd8 	bl	800ac70 <HAL_UARTEx_SetTxFifoThreshold>
 8005cc0:	2800      	cmp	r0, #0
 8005cc2:	d0ed      	beq.n	8005ca0 <MX_USART3_UART_Init+0x34>
    Error_Handler();
 8005cc4:	f7fe f86a 	bl	8003d9c <Error_Handler>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005cc8:	4808      	ldr	r0, [pc, #32]	; (8005cec <MX_USART3_UART_Init+0x80>)
 8005cca:	2100      	movs	r1, #0
 8005ccc:	f005 f812 	bl	800acf4 <HAL_UARTEx_SetRxFifoThreshold>
 8005cd0:	2800      	cmp	r0, #0
 8005cd2:	d0ea      	beq.n	8005caa <MX_USART3_UART_Init+0x3e>
    Error_Handler();
 8005cd4:	f7fe f862 	bl	8003d9c <Error_Handler>
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8005cd8:	4804      	ldr	r0, [pc, #16]	; (8005cec <MX_USART3_UART_Init+0x80>)
 8005cda:	f004 ffab 	bl	800ac34 <HAL_UARTEx_DisableFifoMode>
 8005cde:	2800      	cmp	r0, #0
 8005ce0:	d0e7      	beq.n	8005cb2 <MX_USART3_UART_Init+0x46>
}
 8005ce2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8005ce6:	f7fe b859 	b.w	8003d9c <Error_Handler>
 8005cea:	bf00      	nop
 8005cec:	20000f18 	.word	0x20000f18
 8005cf0:	40004800 	.word	0x40004800

08005cf4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005cf4:	b570      	push	{r4, r5, r6, lr}
 8005cf6:	4604      	mov	r4, r0
 8005cf8:	b0a0      	sub	sp, #128	; 0x80

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005cfa:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005cfc:	2254      	movs	r2, #84	; 0x54
 8005cfe:	a80b      	add	r0, sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d00:	e9cd 1106 	strd	r1, r1, [sp, #24]
 8005d04:	e9cd 1108 	strd	r1, r1, [sp, #32]
 8005d08:	910a      	str	r1, [sp, #40]	; 0x28
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005d0a:	f006 f81d 	bl	800bd48 <memset>
  if(uartHandle->Instance==LPUART1)
 8005d0e:	6823      	ldr	r3, [r4, #0]
 8005d10:	4a93      	ldr	r2, [pc, #588]	; (8005f60 <HAL_UART_MspInit+0x26c>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d008      	beq.n	8005d28 <HAL_UART_MspInit+0x34>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
  else if(uartHandle->Instance==USART2)
 8005d16:	4a93      	ldr	r2, [pc, #588]	; (8005f64 <HAL_UART_MspInit+0x270>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d067      	beq.n	8005dec <HAL_UART_MspInit+0xf8>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
  else if(uartHandle->Instance==USART3)
 8005d1c:	4a92      	ldr	r2, [pc, #584]	; (8005f68 <HAL_UART_MspInit+0x274>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	f000 80ba 	beq.w	8005e98 <HAL_UART_MspInit+0x1a4>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8005d24:	b020      	add	sp, #128	; 0x80
 8005d26:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8005d28:	2320      	movs	r3, #32
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005d2a:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8005d2c:	930b      	str	r3, [sp, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005d2e:	f002 fbd5 	bl	80084dc <HAL_RCCEx_PeriphCLKConfig>
 8005d32:	2800      	cmp	r0, #0
 8005d34:	f040 8104 	bne.w	8005f40 <HAL_UART_MspInit+0x24c>
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8005d38:	4b8c      	ldr	r3, [pc, #560]	; (8005f6c <HAL_UART_MspInit+0x278>)
    hdma_lpuart1_rx.Instance = DMA1_Channel6;
 8005d3a:	4e8d      	ldr	r6, [pc, #564]	; (8005f70 <HAL_UART_MspInit+0x27c>)
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8005d3c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005d3e:	f042 0201 	orr.w	r2, r2, #1
 8005d42:	65da      	str	r2, [r3, #92]	; 0x5c
 8005d44:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005d46:	f002 0201 	and.w	r2, r2, #1
 8005d4a:	9200      	str	r2, [sp, #0]
 8005d4c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005d4e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005d50:	f042 0201 	orr.w	r2, r2, #1
 8005d54:	64da      	str	r2, [r3, #76]	; 0x4c
 8005d56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d58:	f003 0301 	and.w	r3, r3, #1
 8005d5c:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005d5e:	220c      	movs	r2, #12
 8005d60:	2302      	movs	r3, #2
 8005d62:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005d66:	2201      	movs	r2, #1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005d68:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	e9cd 2308 	strd	r2, r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d70:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8005d72:	230c      	movs	r3, #12
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d74:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8005d78:	930a      	str	r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d7a:	f001 fe75 	bl	8007a68 <HAL_GPIO_Init>
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 8005d7e:	497d      	ldr	r1, [pc, #500]	; (8005f74 <HAL_UART_MspInit+0x280>)
 8005d80:	2222      	movs	r2, #34	; 0x22
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005d82:	2300      	movs	r3, #0
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 8005d84:	e9c6 1200 	strd	r1, r2, [r6]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8005d88:	4630      	mov	r0, r6
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005d8a:	2180      	movs	r1, #128	; 0x80
    hdma_lpuart1_rx.Init.Mode = DMA_CIRCULAR;
 8005d8c:	2220      	movs	r2, #32
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005d8e:	e9c6 3302 	strd	r3, r3, [r6, #8]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005d92:	e9c6 1304 	strd	r1, r3, [r6, #16]
    hdma_lpuart1_rx.Init.Mode = DMA_CIRCULAR;
 8005d96:	e9c6 3206 	strd	r3, r2, [r6, #24]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005d9a:	6233      	str	r3, [r6, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8005d9c:	f001 f8aa 	bl	8006ef4 <HAL_DMA_Init>
 8005da0:	2800      	cmp	r0, #0
 8005da2:	f040 80ca 	bne.w	8005f3a <HAL_UART_MspInit+0x246>
    hdma_lpuart1_tx.Instance = DMA1_Channel7;
 8005da6:	4d74      	ldr	r5, [pc, #464]	; (8005f78 <HAL_UART_MspInit+0x284>)
 8005da8:	4974      	ldr	r1, [pc, #464]	; (8005f7c <HAL_UART_MspInit+0x288>)
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 8005daa:	67e6      	str	r6, [r4, #124]	; 0x7c
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 8005dac:	2223      	movs	r2, #35	; 0x23
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005dae:	2300      	movs	r3, #0
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 8005db0:	e9c5 1200 	strd	r1, r2, [r5]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8005db4:	4628      	mov	r0, r5
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005db6:	2110      	movs	r1, #16
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005db8:	2280      	movs	r2, #128	; 0x80
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005dba:	e9c5 1302 	strd	r1, r3, [r5, #8]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005dbe:	e9c5 3305 	strd	r3, r3, [r5, #20]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005dc2:	e9c5 3307 	strd	r3, r3, [r5, #28]
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 8005dc6:	62b4      	str	r4, [r6, #40]	; 0x28
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005dc8:	612a      	str	r2, [r5, #16]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8005dca:	f001 f893 	bl	8006ef4 <HAL_DMA_Init>
 8005dce:	2800      	cmp	r0, #0
 8005dd0:	f040 80b0 	bne.w	8005f34 <HAL_UART_MspInit+0x240>
    HAL_NVIC_SetPriority(LPUART1_IRQn, 13, 0);
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	210d      	movs	r1, #13
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 8005dd8:	67a5      	str	r5, [r4, #120]	; 0x78
    HAL_NVIC_SetPriority(LPUART1_IRQn, 13, 0);
 8005dda:	205b      	movs	r0, #91	; 0x5b
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 8005ddc:	62ac      	str	r4, [r5, #40]	; 0x28
    HAL_NVIC_SetPriority(LPUART1_IRQn, 13, 0);
 8005dde:	f001 f823 	bl	8006e28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8005de2:	205b      	movs	r0, #91	; 0x5b
 8005de4:	f001 f85e 	bl	8006ea4 <HAL_NVIC_EnableIRQ>
}
 8005de8:	b020      	add	sp, #128	; 0x80
 8005dea:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8005dec:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005dee:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8005df0:	930b      	str	r3, [sp, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005df2:	f002 fb73 	bl	80084dc <HAL_RCCEx_PeriphCLKConfig>
 8005df6:	2800      	cmp	r0, #0
 8005df8:	f040 80a5 	bne.w	8005f46 <HAL_UART_MspInit+0x252>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005dfc:	4b5b      	ldr	r3, [pc, #364]	; (8005f6c <HAL_UART_MspInit+0x278>)
    HAL_GPIO_Init(UART2_TX_ETH_GPIO_Port, &GPIO_InitStruct);
 8005dfe:	4860      	ldr	r0, [pc, #384]	; (8005f80 <HAL_UART_MspInit+0x28c>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8005e00:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    hdma_usart2_tx.Instance = DMA1_Channel8;
 8005e02:	4d60      	ldr	r5, [pc, #384]	; (8005f84 <HAL_UART_MspInit+0x290>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8005e04:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005e08:	659a      	str	r2, [r3, #88]	; 0x58
 8005e0a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005e0c:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8005e10:	9202      	str	r2, [sp, #8]
 8005e12:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005e14:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005e16:	f042 0202 	orr.w	r2, r2, #2
 8005e1a:	64da      	str	r2, [r3, #76]	; 0x4c
 8005e1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e1e:	f003 0302 	and.w	r3, r3, #2
 8005e22:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = UART2_TX_ETH_Pin;
 8005e24:	2208      	movs	r2, #8
 8005e26:	2302      	movs	r3, #2
 8005e28:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005e2c:	2607      	movs	r6, #7
    GPIO_InitStruct.Pin = UART2_TX_ETH_Pin;
 8005e2e:	2200      	movs	r2, #0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005e30:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005e32:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Pin = UART2_TX_ETH_Pin;
 8005e34:	2300      	movs	r3, #0
    HAL_GPIO_Init(UART2_TX_ETH_GPIO_Port, &GPIO_InitStruct);
 8005e36:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = UART2_TX_ETH_Pin;
 8005e38:	e9cd 2308 	strd	r2, r3, [sp, #32]
    HAL_GPIO_Init(UART2_TX_ETH_GPIO_Port, &GPIO_InitStruct);
 8005e3c:	f001 fe14 	bl	8007a68 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = UART2_RX_ETH_Pin;
 8005e40:	2210      	movs	r2, #16
 8005e42:	2302      	movs	r3, #2
 8005e44:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(UART2_RX_ETH_GPIO_Port, &GPIO_InitStruct);
 8005e48:	484d      	ldr	r0, [pc, #308]	; (8005f80 <HAL_UART_MspInit+0x28c>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005e4a:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Pin = UART2_RX_ETH_Pin;
 8005e4c:	2201      	movs	r2, #1
 8005e4e:	2300      	movs	r3, #0
    HAL_GPIO_Init(UART2_RX_ETH_GPIO_Port, &GPIO_InitStruct);
 8005e50:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = UART2_RX_ETH_Pin;
 8005e52:	e9cd 2308 	strd	r2, r3, [sp, #32]
    HAL_GPIO_Init(UART2_RX_ETH_GPIO_Port, &GPIO_InitStruct);
 8005e56:	f001 fe07 	bl	8007a68 <HAL_GPIO_Init>
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8005e5a:	494b      	ldr	r1, [pc, #300]	; (8005f88 <HAL_UART_MspInit+0x294>)
 8005e5c:	221b      	movs	r2, #27
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005e5e:	2300      	movs	r3, #0
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8005e60:	e9c5 1200 	strd	r1, r2, [r5]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8005e64:	4628      	mov	r0, r5
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005e66:	2110      	movs	r1, #16
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005e68:	2280      	movs	r2, #128	; 0x80
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005e6a:	e9c5 1302 	strd	r1, r3, [r5, #8]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005e6e:	e9c5 3305 	strd	r3, r3, [r5, #20]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005e72:	e9c5 3307 	strd	r3, r3, [r5, #28]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005e76:	612a      	str	r2, [r5, #16]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8005e78:	f001 f83c 	bl	8006ef4 <HAL_DMA_Init>
 8005e7c:	2800      	cmp	r0, #0
 8005e7e:	d165      	bne.n	8005f4c <HAL_UART_MspInit+0x258>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8005e80:	2200      	movs	r2, #0
 8005e82:	4611      	mov	r1, r2
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8005e84:	67a5      	str	r5, [r4, #120]	; 0x78
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8005e86:	2026      	movs	r0, #38	; 0x26
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8005e88:	62ac      	str	r4, [r5, #40]	; 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8005e8a:	f000 ffcd 	bl	8006e28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005e8e:	2026      	movs	r0, #38	; 0x26
 8005e90:	f001 f808 	bl	8006ea4 <HAL_NVIC_EnableIRQ>
}
 8005e94:	b020      	add	sp, #128	; 0x80
 8005e96:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8005e98:	2304      	movs	r3, #4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005e9a:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8005e9c:	930b      	str	r3, [sp, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005e9e:	f002 fb1d 	bl	80084dc <HAL_RCCEx_PeriphCLKConfig>
 8005ea2:	2800      	cmp	r0, #0
 8005ea4:	d158      	bne.n	8005f58 <HAL_UART_MspInit+0x264>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005ea6:	4b31      	ldr	r3, [pc, #196]	; (8005f6c <HAL_UART_MspInit+0x278>)
    HAL_GPIO_Init(UART3_TX_SBC_GPIO_Port, &GPIO_InitStruct);
 8005ea8:	4838      	ldr	r0, [pc, #224]	; (8005f8c <HAL_UART_MspInit+0x298>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8005eaa:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    hdma_usart3_rx.Instance = DMA1_Channel2;
 8005eac:	4d38      	ldr	r5, [pc, #224]	; (8005f90 <HAL_UART_MspInit+0x29c>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8005eae:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8005eb2:	659a      	str	r2, [r3, #88]	; 0x58
 8005eb4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005eb6:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8005eba:	9204      	str	r2, [sp, #16]
 8005ebc:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005ebe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005ec0:	f042 0204 	orr.w	r2, r2, #4
 8005ec4:	64da      	str	r2, [r3, #76]	; 0x4c
 8005ec6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ec8:	f003 0304 	and.w	r3, r3, #4
 8005ecc:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pin = UART3_TX_SBC_Pin;
 8005ece:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005ed2:	2302      	movs	r3, #2
 8005ed4:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005ed8:	2607      	movs	r6, #7
    GPIO_InitStruct.Pin = UART3_TX_SBC_Pin;
 8005eda:	2200      	movs	r2, #0
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005edc:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005ede:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Pin = UART3_TX_SBC_Pin;
 8005ee0:	2300      	movs	r3, #0
    HAL_GPIO_Init(UART3_TX_SBC_GPIO_Port, &GPIO_InitStruct);
 8005ee2:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = UART3_TX_SBC_Pin;
 8005ee4:	e9cd 2308 	strd	r2, r3, [sp, #32]
    HAL_GPIO_Init(UART3_TX_SBC_GPIO_Port, &GPIO_InitStruct);
 8005ee8:	f001 fdbe 	bl	8007a68 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = UART3_RX_SBC_Pin;
 8005eec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005ef0:	2302      	movs	r3, #2
 8005ef2:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(UART3_RX_SBC_GPIO_Port, &GPIO_InitStruct);
 8005ef6:	4825      	ldr	r0, [pc, #148]	; (8005f8c <HAL_UART_MspInit+0x298>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005ef8:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Pin = UART3_RX_SBC_Pin;
 8005efa:	2201      	movs	r2, #1
 8005efc:	2300      	movs	r3, #0
    HAL_GPIO_Init(UART3_RX_SBC_GPIO_Port, &GPIO_InitStruct);
 8005efe:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = UART3_RX_SBC_Pin;
 8005f00:	e9cd 2308 	strd	r2, r3, [sp, #32]
    HAL_GPIO_Init(UART3_RX_SBC_GPIO_Port, &GPIO_InitStruct);
 8005f04:	f001 fdb0 	bl	8007a68 <HAL_GPIO_Init>
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8005f08:	4922      	ldr	r1, [pc, #136]	; (8005f94 <HAL_UART_MspInit+0x2a0>)
 8005f0a:	221c      	movs	r2, #28
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005f0c:	2300      	movs	r3, #0
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8005f0e:	e9c5 1200 	strd	r1, r2, [r5]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8005f12:	4628      	mov	r0, r5
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005f14:	2180      	movs	r1, #128	; 0x80
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8005f16:	2220      	movs	r2, #32
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005f18:	e9c5 3302 	strd	r3, r3, [r5, #8]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005f1c:	e9c5 1304 	strd	r1, r3, [r5, #16]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8005f20:	e9c5 3206 	strd	r3, r2, [r5, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005f24:	622b      	str	r3, [r5, #32]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8005f26:	f000 ffe5 	bl	8006ef4 <HAL_DMA_Init>
 8005f2a:	b990      	cbnz	r0, 8005f52 <HAL_UART_MspInit+0x25e>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8005f2c:	67e5      	str	r5, [r4, #124]	; 0x7c
 8005f2e:	62ac      	str	r4, [r5, #40]	; 0x28
}
 8005f30:	b020      	add	sp, #128	; 0x80
 8005f32:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8005f34:	f7fd ff32 	bl	8003d9c <Error_Handler>
 8005f38:	e74c      	b.n	8005dd4 <HAL_UART_MspInit+0xe0>
      Error_Handler();
 8005f3a:	f7fd ff2f 	bl	8003d9c <Error_Handler>
 8005f3e:	e732      	b.n	8005da6 <HAL_UART_MspInit+0xb2>
      Error_Handler();
 8005f40:	f7fd ff2c 	bl	8003d9c <Error_Handler>
 8005f44:	e6f8      	b.n	8005d38 <HAL_UART_MspInit+0x44>
      Error_Handler();
 8005f46:	f7fd ff29 	bl	8003d9c <Error_Handler>
 8005f4a:	e757      	b.n	8005dfc <HAL_UART_MspInit+0x108>
      Error_Handler();
 8005f4c:	f7fd ff26 	bl	8003d9c <Error_Handler>
 8005f50:	e796      	b.n	8005e80 <HAL_UART_MspInit+0x18c>
      Error_Handler();
 8005f52:	f7fd ff23 	bl	8003d9c <Error_Handler>
 8005f56:	e7e9      	b.n	8005f2c <HAL_UART_MspInit+0x238>
      Error_Handler();
 8005f58:	f7fd ff20 	bl	8003d9c <Error_Handler>
 8005f5c:	e7a3      	b.n	8005ea6 <HAL_UART_MspInit+0x1b2>
 8005f5e:	bf00      	nop
 8005f60:	40008000 	.word	0x40008000
 8005f64:	40004400 	.word	0x40004400
 8005f68:	40004800 	.word	0x40004800
 8005f6c:	40021000 	.word	0x40021000
 8005f70:	20000c74 	.word	0x20000c74
 8005f74:	4002006c 	.word	0x4002006c
 8005f78:	20000cd4 	.word	0x20000cd4
 8005f7c:	40020080 	.word	0x40020080
 8005f80:	48000400 	.word	0x48000400
 8005f84:	20000d34 	.word	0x20000d34
 8005f88:	40020094 	.word	0x40020094
 8005f8c:	48000800 	.word	0x48000800
 8005f90:	20000d94 	.word	0x20000d94
 8005f94:	4002001c 	.word	0x4002001c

08005f98 <uchar4_to_float>:
  Float_char4 tmp;
  tmp.char4_value[0] = value[0];
  tmp.char4_value[1] = value[1];
  tmp.char4_value[2] = value[2];
  tmp.char4_value[3] = value[3];
  return tmp.float_value;
 8005f98:	6803      	ldr	r3, [r0, #0]
 8005f9a:	ee00 3a10 	vmov	s0, r3
}
 8005f9e:	4770      	bx	lr

08005fa0 <float_to_uchar4>:

void float_to_uchar4(unsigned char * value, float float_value)
{
  Float_char4 tmp;
  tmp.float_value = float_value;
  value[0] = tmp.char4_value[0];
 8005fa0:	ee10 3a10 	vmov	r3, s0
 8005fa4:	6003      	str	r3, [r0, #0]
  value[1] = tmp.char4_value[1];
  value[2] = tmp.char4_value[2];
  value[3] = tmp.char4_value[3];
}
 8005fa6:	4770      	bx	lr

08005fa8 <getAngleDiff>:
  }
  return angle_rad;
}

float getAngleDiff(float angle_rad1, float angle_rad2)
{
 8005fa8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  while (angle_rad > M_PI) {
 8005fac:	ee10 0a10 	vmov	r0, s0
{
 8005fb0:	ed2d 8b04 	vpush	{d8-d9}
 8005fb4:	eeb0 8a40 	vmov.f32	s16, s0
 8005fb8:	eef0 8a60 	vmov.f32	s17, s1
  while (angle_rad > M_PI) {
 8005fbc:	f7fa faec 	bl	8000598 <__aeabi_f2d>
 8005fc0:	a35f      	add	r3, pc, #380	; (adr r3, 8006140 <getAngleDiff+0x198>)
 8005fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fc6:	4606      	mov	r6, r0
 8005fc8:	460f      	mov	r7, r1
 8005fca:	f7fa fdcd 	bl	8000b68 <__aeabi_dcmpgt>
 8005fce:	b1d0      	cbz	r0, 8006006 <getAngleDiff+0x5e>
    angle_rad -= 2.0f * M_PI;
 8005fd0:	f20f 1974 	addw	r9, pc, #372	; 0x174
 8005fd4:	e9d9 8900 	ldrd	r8, r9, [r9]
  while (angle_rad > M_PI) {
 8005fd8:	a559      	add	r5, pc, #356	; (adr r5, 8006140 <getAngleDiff+0x198>)
 8005fda:	e9d5 4500 	ldrd	r4, r5, [r5]
    angle_rad -= 2.0f * M_PI;
 8005fde:	4642      	mov	r2, r8
 8005fe0:	464b      	mov	r3, r9
 8005fe2:	4630      	mov	r0, r6
 8005fe4:	4639      	mov	r1, r7
 8005fe6:	f7fa f977 	bl	80002d8 <__aeabi_dsub>
 8005fea:	f7fa fe25 	bl	8000c38 <__aeabi_d2f>
 8005fee:	ee08 0a10 	vmov	s16, r0
  while (angle_rad > M_PI) {
 8005ff2:	f7fa fad1 	bl	8000598 <__aeabi_f2d>
 8005ff6:	4622      	mov	r2, r4
 8005ff8:	462b      	mov	r3, r5
 8005ffa:	4606      	mov	r6, r0
 8005ffc:	460f      	mov	r7, r1
 8005ffe:	f7fa fdb3 	bl	8000b68 <__aeabi_dcmpgt>
 8006002:	2800      	cmp	r0, #0
 8006004:	d1eb      	bne.n	8005fde <getAngleDiff+0x36>
  while (angle_rad < -M_PI) {
 8006006:	a352      	add	r3, pc, #328	; (adr r3, 8006150 <getAngleDiff+0x1a8>)
 8006008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800600c:	4630      	mov	r0, r6
 800600e:	4639      	mov	r1, r7
 8006010:	f7fa fd8c 	bl	8000b2c <__aeabi_dcmplt>
 8006014:	b1d0      	cbz	r0, 800604c <getAngleDiff+0xa4>
    angle_rad += 2.0f * M_PI;
 8006016:	f20f 1930 	addw	r9, pc, #304	; 0x130
 800601a:	e9d9 8900 	ldrd	r8, r9, [r9]
  while (angle_rad < -M_PI) {
 800601e:	a54c      	add	r5, pc, #304	; (adr r5, 8006150 <getAngleDiff+0x1a8>)
 8006020:	e9d5 4500 	ldrd	r4, r5, [r5]
    angle_rad += 2.0f * M_PI;
 8006024:	4642      	mov	r2, r8
 8006026:	464b      	mov	r3, r9
 8006028:	4630      	mov	r0, r6
 800602a:	4639      	mov	r1, r7
 800602c:	f7fa f956 	bl	80002dc <__adddf3>
 8006030:	f7fa fe02 	bl	8000c38 <__aeabi_d2f>
 8006034:	ee08 0a10 	vmov	s16, r0
  while (angle_rad < -M_PI) {
 8006038:	f7fa faae 	bl	8000598 <__aeabi_f2d>
 800603c:	4622      	mov	r2, r4
 800603e:	462b      	mov	r3, r5
 8006040:	4606      	mov	r6, r0
 8006042:	460f      	mov	r7, r1
 8006044:	f7fa fd72 	bl	8000b2c <__aeabi_dcmplt>
 8006048:	2800      	cmp	r0, #0
 800604a:	d1eb      	bne.n	8006024 <getAngleDiff+0x7c>
  while (angle_rad > M_PI) {
 800604c:	ee18 0a90 	vmov	r0, s17
 8006050:	f7fa faa2 	bl	8000598 <__aeabi_f2d>
 8006054:	a33a      	add	r3, pc, #232	; (adr r3, 8006140 <getAngleDiff+0x198>)
 8006056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800605a:	4604      	mov	r4, r0
 800605c:	460d      	mov	r5, r1
 800605e:	f7fa fd83 	bl	8000b68 <__aeabi_dcmpgt>
 8006062:	b1d8      	cbz	r0, 800609c <getAngleDiff+0xf4>
    angle_rad -= 2.0f * M_PI;
 8006064:	f20f 09e0 	addw	r9, pc, #224	; 0xe0
 8006068:	e9d9 8900 	ldrd	r8, r9, [r9]
  while (angle_rad > M_PI) {
 800606c:	f20f 0bd0 	addw	fp, pc, #208	; 0xd0
 8006070:	e9db ab00 	ldrd	sl, fp, [fp]
    angle_rad -= 2.0f * M_PI;
 8006074:	4642      	mov	r2, r8
 8006076:	464b      	mov	r3, r9
 8006078:	4620      	mov	r0, r4
 800607a:	4629      	mov	r1, r5
 800607c:	f7fa f92c 	bl	80002d8 <__aeabi_dsub>
 8006080:	f7fa fdda 	bl	8000c38 <__aeabi_d2f>
 8006084:	ee08 0a90 	vmov	s17, r0
  while (angle_rad > M_PI) {
 8006088:	f7fa fa86 	bl	8000598 <__aeabi_f2d>
 800608c:	4652      	mov	r2, sl
 800608e:	465b      	mov	r3, fp
 8006090:	4604      	mov	r4, r0
 8006092:	460d      	mov	r5, r1
 8006094:	f7fa fd68 	bl	8000b68 <__aeabi_dcmpgt>
 8006098:	2800      	cmp	r0, #0
 800609a:	d1eb      	bne.n	8006074 <getAngleDiff+0xcc>
  while (angle_rad < -M_PI) {
 800609c:	a32c      	add	r3, pc, #176	; (adr r3, 8006150 <getAngleDiff+0x1a8>)
 800609e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060a2:	4620      	mov	r0, r4
 80060a4:	4629      	mov	r1, r5
 80060a6:	f7fa fd41 	bl	8000b2c <__aeabi_dcmplt>
 80060aa:	b1d8      	cbz	r0, 80060e4 <getAngleDiff+0x13c>
    angle_rad += 2.0f * M_PI;
 80060ac:	f20f 0998 	addw	r9, pc, #152	; 0x98
 80060b0:	e9d9 8900 	ldrd	r8, r9, [r9]
  while (angle_rad < -M_PI) {
 80060b4:	f20f 0b98 	addw	fp, pc, #152	; 0x98
 80060b8:	e9db ab00 	ldrd	sl, fp, [fp]
    angle_rad += 2.0f * M_PI;
 80060bc:	4642      	mov	r2, r8
 80060be:	464b      	mov	r3, r9
 80060c0:	4620      	mov	r0, r4
 80060c2:	4629      	mov	r1, r5
 80060c4:	f7fa f90a 	bl	80002dc <__adddf3>
 80060c8:	f7fa fdb6 	bl	8000c38 <__aeabi_d2f>
 80060cc:	ee08 0a90 	vmov	s17, r0
  while (angle_rad < -M_PI) {
 80060d0:	f7fa fa62 	bl	8000598 <__aeabi_f2d>
 80060d4:	4652      	mov	r2, sl
 80060d6:	465b      	mov	r3, fp
 80060d8:	4604      	mov	r4, r0
 80060da:	460d      	mov	r5, r1
 80060dc:	f7fa fd26 	bl	8000b2c <__aeabi_dcmplt>
 80060e0:	2800      	cmp	r0, #0
 80060e2:	d1eb      	bne.n	80060bc <getAngleDiff+0x114>
  angle_rad1 = normalizeAngle(angle_rad1);
  angle_rad2 = normalizeAngle(angle_rad2);
  if (fabs(angle_rad1 - angle_rad2) > M_PI) {
 80060e4:	ee38 9a68 	vsub.f32	s18, s16, s17
 80060e8:	eef0 7ac9 	vabs.f32	s15, s18
 80060ec:	ee17 0a90 	vmov	r0, s15
 80060f0:	f7fa fa52 	bl	8000598 <__aeabi_f2d>
 80060f4:	a312      	add	r3, pc, #72	; (adr r3, 8006140 <getAngleDiff+0x198>)
 80060f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060fa:	f7fa fd35 	bl	8000b68 <__aeabi_dcmpgt>
 80060fe:	b198      	cbz	r0, 8006128 <getAngleDiff+0x180>
    if (angle_rad1 > angle_rad2) {
 8006100:	eef4 8ac8 	vcmpe.f32	s17, s16
 8006104:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      return angle_rad1 - (angle_rad2 + 2 * M_PI);
 8006108:	a30f      	add	r3, pc, #60	; (adr r3, 8006148 <getAngleDiff+0x1a0>)
 800610a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800610e:	4630      	mov	r0, r6
 8006110:	4639      	mov	r1, r7
    if (angle_rad1 > angle_rad2) {
 8006112:	d40f      	bmi.n	8006134 <getAngleDiff+0x18c>
    } else {
      return (angle_rad1 + 2 * M_PI) - angle_rad2;
 8006114:	f7fa f8e2 	bl	80002dc <__adddf3>
 8006118:	4622      	mov	r2, r4
 800611a:	462b      	mov	r3, r5
 800611c:	f7fa f8dc 	bl	80002d8 <__aeabi_dsub>
 8006120:	f7fa fd8a 	bl	8000c38 <__aeabi_d2f>
 8006124:	ee09 0a10 	vmov	s18, r0
    }
  } else {
    return angle_rad1 - angle_rad2;
  }
}
 8006128:	eeb0 0a49 	vmov.f32	s0, s18
 800612c:	ecbd 8b04 	vpop	{d8-d9}
 8006130:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      return angle_rad1 - (angle_rad2 + 2 * M_PI);
 8006134:	f7fa f8d0 	bl	80002d8 <__aeabi_dsub>
 8006138:	e7ee      	b.n	8006118 <getAngleDiff+0x170>
 800613a:	bf00      	nop
 800613c:	f3af 8000 	nop.w
 8006140:	54442d18 	.word	0x54442d18
 8006144:	400921fb 	.word	0x400921fb
 8006148:	54442d18 	.word	0x54442d18
 800614c:	401921fb 	.word	0x401921fb
 8006150:	54442d18 	.word	0x54442d18
 8006154:	c00921fb 	.word	0xc00921fb

08006158 <decode_SW>:

uint8_t decode_SW(uint16_t sw_raw_data)
{
  int data;
  sw_raw_data = sw_raw_data & 0xFFFF;
  if (sw_raw_data < 100) {
 8006158:	2863      	cmp	r0, #99	; 0x63
 800615a:	d906      	bls.n	800616a <decode_SW+0x12>
    data = 0b00010000;  // C
  } else if (sw_raw_data < 500 && sw_raw_data > 100) {
 800615c:	f1a0 0365 	sub.w	r3, r0, #101	; 0x65
 8006160:	f5b3 7fc7 	cmp.w	r3, #398	; 0x18e
 8006164:	d803      	bhi.n	800616e <decode_SW+0x16>
 8006166:	2002      	movs	r0, #2
 8006168:	4770      	bx	lr
 800616a:	2010      	movs	r0, #16
 800616c:	4770      	bx	lr
    data = 0b00000010;  // B
  } else if (sw_raw_data < 2000 && sw_raw_data > 500) {
 800616e:	f46f 72fa 	mvn.w	r2, #500	; 0x1f4
 8006172:	1883      	adds	r3, r0, r2
 8006174:	b29b      	uxth	r3, r3
 8006176:	f240 52da 	movw	r2, #1498	; 0x5da
 800617a:	4293      	cmp	r3, r2
 800617c:	d910      	bls.n	80061a0 <decode_SW+0x48>
    data = 0b00000100;  // R
  } else if (sw_raw_data < 3000 && sw_raw_data > 2000) {
 800617e:	f46f 63fa 	mvn.w	r3, #2000	; 0x7d0
 8006182:	18c3      	adds	r3, r0, r3
 8006184:	b29b      	uxth	r3, r3
 8006186:	f240 32e6 	movw	r2, #998	; 0x3e6
 800618a:	4293      	cmp	r3, r2
 800618c:	d90a      	bls.n	80061a4 <decode_SW+0x4c>
    data = 0b00000001;  // F
  } else if (sw_raw_data < 4000 && sw_raw_data > 3000) {
 800618e:	f6a0 30b9 	subw	r0, r0, #3001	; 0xbb9
 8006192:	b280      	uxth	r0, r0
 8006194:	4290      	cmp	r0, r2
 8006196:	bf8c      	ite	hi
 8006198:	2000      	movhi	r0, #0
 800619a:	2001      	movls	r0, #1
    data = 0b00001000;  // L
  } else {
    data = 0b00000000;
  }
  return data;
 800619c:	00c0      	lsls	r0, r0, #3
 800619e:	4770      	bx	lr
 80061a0:	2004      	movs	r0, #4
 80061a2:	4770      	bx	lr
 80061a4:	2001      	movs	r0, #1
}
 80061a6:	4770      	bx	lr

080061a8 <two_to_float>:

float two_to_float(uint8_t data[2]) { return (float)((data[0] << 8 | data[1]) - 32767.0) / 32767.0; }
 80061a8:	b508      	push	{r3, lr}
 80061aa:	8800      	ldrh	r0, [r0, #0]
 80061ac:	ba40      	rev16	r0, r0
 80061ae:	b280      	uxth	r0, r0
 80061b0:	f7fa f9e0 	bl	8000574 <__aeabi_i2d>
 80061b4:	a30a      	add	r3, pc, #40	; (adr r3, 80061e0 <two_to_float+0x38>)
 80061b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061ba:	f7fa f88d 	bl	80002d8 <__aeabi_dsub>
 80061be:	f7fa fd3b 	bl	8000c38 <__aeabi_d2f>
 80061c2:	f7fa f9e9 	bl	8000598 <__aeabi_f2d>
 80061c6:	a308      	add	r3, pc, #32	; (adr r3, 80061e8 <two_to_float+0x40>)
 80061c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061cc:	f7fa fa3c 	bl	8000648 <__aeabi_dmul>
 80061d0:	f7fa fd32 	bl	8000c38 <__aeabi_d2f>
 80061d4:	ee00 0a10 	vmov	s0, r0
 80061d8:	bd08      	pop	{r3, pc}
 80061da:	bf00      	nop
 80061dc:	f3af 8000 	nop.w
 80061e0:	00000000 	.word	0x00000000
 80061e4:	40dfffc0 	.word	0x40dfffc0
 80061e8:	00400080 	.word	0x00400080
 80061ec:	3f000020 	.word	0x3f000020

080061f0 <two_to_int>:
float two_to_int(uint8_t data[2]) { return ((data[0] << 8 | data[1]) - 32767.0); }
 80061f0:	b508      	push	{r3, lr}
 80061f2:	8800      	ldrh	r0, [r0, #0]
 80061f4:	ba40      	rev16	r0, r0
 80061f6:	b280      	uxth	r0, r0
 80061f8:	f7fa f9bc 	bl	8000574 <__aeabi_i2d>
 80061fc:	a304      	add	r3, pc, #16	; (adr r3, 8006210 <two_to_int+0x20>)
 80061fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006202:	f7fa f869 	bl	80002d8 <__aeabi_dsub>
 8006206:	f7fa fd17 	bl	8000c38 <__aeabi_d2f>
 800620a:	ee00 0a10 	vmov	s0, r0
 800620e:	bd08      	pop	{r3, pc}
 8006210:	00000000 	.word	0x00000000
 8006214:	40dfffc0 	.word	0x40dfffc0

08006218 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8006218:	480d      	ldr	r0, [pc, #52]	; (8006250 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800621a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800621c:	480d      	ldr	r0, [pc, #52]	; (8006254 <LoopForever+0x6>)
  ldr r1, =_edata
 800621e:	490e      	ldr	r1, [pc, #56]	; (8006258 <LoopForever+0xa>)
  ldr r2, =_sidata
 8006220:	4a0e      	ldr	r2, [pc, #56]	; (800625c <LoopForever+0xe>)
  movs r3, #0
 8006222:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8006224:	e002      	b.n	800622c <LoopCopyDataInit>

08006226 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006226:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006228:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800622a:	3304      	adds	r3, #4

0800622c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800622c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800622e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006230:	d3f9      	bcc.n	8006226 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006232:	4a0b      	ldr	r2, [pc, #44]	; (8006260 <LoopForever+0x12>)
  ldr r4, =_ebss
 8006234:	4c0b      	ldr	r4, [pc, #44]	; (8006264 <LoopForever+0x16>)
  movs r3, #0
 8006236:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006238:	e001      	b.n	800623e <LoopFillZerobss>

0800623a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800623a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800623c:	3204      	adds	r2, #4

0800623e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800623e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006240:	d3fb      	bcc.n	800623a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8006242:	f7ff fa21 	bl	8005688 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006246:	f005 fde7 	bl	800be18 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800624a:	f7fd fe09 	bl	8003e60 <main>

0800624e <LoopForever>:

LoopForever:
    b LoopForever
 800624e:	e7fe      	b.n	800624e <LoopForever>
  ldr   r0, =_estack
 8006250:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8006254:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006258:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 800625c:	0800fc48 	.word	0x0800fc48
  ldr r2, =_sbss
 8006260:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8006264:	200010fc 	.word	0x200010fc

08006268 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006268:	e7fe      	b.n	8006268 <ADC1_2_IRQHandler>
	...

0800626c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800626c:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 800626e:	4b0f      	ldr	r3, [pc, #60]	; (80062ac <HAL_InitTick+0x40>)
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	b90b      	cbnz	r3, 8006278 <HAL_InitTick+0xc>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8006274:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8006276:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8006278:	490d      	ldr	r1, [pc, #52]	; (80062b0 <HAL_InitTick+0x44>)
 800627a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800627e:	4605      	mov	r5, r0
 8006280:	fbb2 f3f3 	udiv	r3, r2, r3
 8006284:	6808      	ldr	r0, [r1, #0]
 8006286:	fbb0 f0f3 	udiv	r0, r0, r3
 800628a:	f000 fe19 	bl	8006ec0 <HAL_SYSTICK_Config>
 800628e:	4604      	mov	r4, r0
 8006290:	2800      	cmp	r0, #0
 8006292:	d1ef      	bne.n	8006274 <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006294:	2d0f      	cmp	r5, #15
 8006296:	d8ed      	bhi.n	8006274 <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006298:	4602      	mov	r2, r0
 800629a:	4629      	mov	r1, r5
 800629c:	f04f 30ff 	mov.w	r0, #4294967295
 80062a0:	f000 fdc2 	bl	8006e28 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80062a4:	4b03      	ldr	r3, [pc, #12]	; (80062b4 <HAL_InitTick+0x48>)
 80062a6:	4620      	mov	r0, r4
 80062a8:	601d      	str	r5, [r3, #0]
}
 80062aa:	bd38      	pop	{r3, r4, r5, pc}
 80062ac:	2000000c 	.word	0x2000000c
 80062b0:	20000008 	.word	0x20000008
 80062b4:	20000010 	.word	0x20000010

080062b8 <HAL_Init>:
{
 80062b8:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80062ba:	2003      	movs	r0, #3
 80062bc:	f000 fda2 	bl	8006e04 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80062c0:	2000      	movs	r0, #0
 80062c2:	f7ff ffd3 	bl	800626c <HAL_InitTick>
 80062c6:	b110      	cbz	r0, 80062ce <HAL_Init+0x16>
    status = HAL_ERROR;
 80062c8:	2401      	movs	r4, #1
}
 80062ca:	4620      	mov	r0, r4
 80062cc:	bd10      	pop	{r4, pc}
 80062ce:	4604      	mov	r4, r0
    HAL_MspInit();
 80062d0:	f7ff f920 	bl	8005514 <HAL_MspInit>
}
 80062d4:	4620      	mov	r0, r4
 80062d6:	bd10      	pop	{r4, pc}

080062d8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80062d8:	4a03      	ldr	r2, [pc, #12]	; (80062e8 <HAL_IncTick+0x10>)
 80062da:	4904      	ldr	r1, [pc, #16]	; (80062ec <HAL_IncTick+0x14>)
 80062dc:	6813      	ldr	r3, [r2, #0]
 80062de:	6809      	ldr	r1, [r1, #0]
 80062e0:	440b      	add	r3, r1
 80062e2:	6013      	str	r3, [r2, #0]
}
 80062e4:	4770      	bx	lr
 80062e6:	bf00      	nop
 80062e8:	20000fa8 	.word	0x20000fa8
 80062ec:	2000000c 	.word	0x2000000c

080062f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80062f0:	b538      	push	{r3, r4, r5, lr}
 80062f2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80062f4:	f7fc fc68 	bl	8002bc8 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80062f8:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 80062fa:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 80062fc:	d002      	beq.n	8006304 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80062fe:	4b04      	ldr	r3, [pc, #16]	; (8006310 <HAL_Delay+0x20>)
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006304:	f7fc fc60 	bl	8002bc8 <HAL_GetTick>
 8006308:	1b43      	subs	r3, r0, r5
 800630a:	42a3      	cmp	r3, r4
 800630c:	d3fa      	bcc.n	8006304 <HAL_Delay+0x14>
  {
  }
}
 800630e:	bd38      	pop	{r3, r4, r5, pc}
 8006310:	2000000c 	.word	0x2000000c

08006314 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006314:	b530      	push	{r4, r5, lr}
 8006316:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8006318:	2300      	movs	r3, #0
 800631a:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800631c:	2800      	cmp	r0, #0
 800631e:	f000 80d4 	beq.w	80064ca <HAL_ADC_Init+0x1b6>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006322:	6dc5      	ldr	r5, [r0, #92]	; 0x5c
 8006324:	4604      	mov	r4, r0
 8006326:	2d00      	cmp	r5, #0
 8006328:	f000 809d 	beq.w	8006466 <HAL_ADC_Init+0x152>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800632c:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800632e:	6893      	ldr	r3, [r2, #8]
 8006330:	009d      	lsls	r5, r3, #2
 8006332:	d505      	bpl.n	8006340 <HAL_ADC_Init+0x2c>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8006334:	6893      	ldr	r3, [r2, #8]
 8006336:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800633a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800633e:	6093      	str	r3, [r2, #8]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006340:	6893      	ldr	r3, [r2, #8]
 8006342:	00d8      	lsls	r0, r3, #3
 8006344:	d419      	bmi.n	800637a <HAL_ADC_Init+0x66>
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006346:	4b7e      	ldr	r3, [pc, #504]	; (8006540 <HAL_ADC_Init+0x22c>)
 8006348:	487e      	ldr	r0, [pc, #504]	; (8006544 <HAL_ADC_Init+0x230>)
 800634a:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 800634c:	6891      	ldr	r1, [r2, #8]
 800634e:	099b      	lsrs	r3, r3, #6
 8006350:	fba0 0303 	umull	r0, r3, r0, r3
 8006354:	f021 4110 	bic.w	r1, r1, #2415919104	; 0x90000000
 8006358:	099b      	lsrs	r3, r3, #6
 800635a:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 800635e:	3301      	adds	r3, #1
 8006360:	005b      	lsls	r3, r3, #1
 8006362:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8006366:	6091      	str	r1, [r2, #8]
 8006368:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800636a:	9b01      	ldr	r3, [sp, #4]
 800636c:	b12b      	cbz	r3, 800637a <HAL_ADC_Init+0x66>
    {
      wait_loop_index--;
 800636e:	9b01      	ldr	r3, [sp, #4]
 8006370:	3b01      	subs	r3, #1
 8006372:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8006374:	9b01      	ldr	r3, [sp, #4]
 8006376:	2b00      	cmp	r3, #0
 8006378:	d1f9      	bne.n	800636e <HAL_ADC_Init+0x5a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800637a:	6893      	ldr	r3, [r2, #8]
 800637c:	00d9      	lsls	r1, r3, #3
 800637e:	d464      	bmi.n	800644a <HAL_ADC_Init+0x136>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006380:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8006382:	f043 0310 	orr.w	r3, r3, #16
 8006386:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006388:	6e23      	ldr	r3, [r4, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 800638a:	2001      	movs	r0, #1
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800638c:	4303      	orrs	r3, r0
 800638e:	6623      	str	r3, [r4, #96]	; 0x60
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006390:	6893      	ldr	r3, [r2, #8]
 8006392:	f013 0f04 	tst.w	r3, #4
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006396:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8006398:	d15e      	bne.n	8006458 <HAL_ADC_Init+0x144>
 800639a:	06db      	lsls	r3, r3, #27
 800639c:	d45c      	bmi.n	8006458 <HAL_ADC_Init+0x144>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800639e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80063a0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80063a4:	f043 0302 	orr.w	r3, r3, #2
 80063a8:	65e3      	str	r3, [r4, #92]	; 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80063aa:	6893      	ldr	r3, [r2, #8]
 80063ac:	07dd      	lsls	r5, r3, #31
 80063ae:	d419      	bmi.n	80063e4 <HAL_ADC_Init+0xd0>
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80063b0:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 80063b4:	4b64      	ldr	r3, [pc, #400]	; (8006548 <HAL_ADC_Init+0x234>)
 80063b6:	f000 80a0 	beq.w	80064fa <HAL_ADC_Init+0x1e6>
 80063ba:	429a      	cmp	r2, r3
 80063bc:	f000 80a5 	beq.w	800650a <HAL_ADC_Init+0x1f6>
 80063c0:	4962      	ldr	r1, [pc, #392]	; (800654c <HAL_ADC_Init+0x238>)
 80063c2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80063c6:	6889      	ldr	r1, [r1, #8]
 80063c8:	689b      	ldr	r3, [r3, #8]
 80063ca:	430b      	orrs	r3, r1
 80063cc:	4960      	ldr	r1, [pc, #384]	; (8006550 <HAL_ADC_Init+0x23c>)
 80063ce:	6889      	ldr	r1, [r1, #8]
 80063d0:	430b      	orrs	r3, r1
 80063d2:	07d9      	lsls	r1, r3, #31
 80063d4:	d406      	bmi.n	80063e4 <HAL_ADC_Init+0xd0>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80063d6:	495f      	ldr	r1, [pc, #380]	; (8006554 <HAL_ADC_Init+0x240>)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80063d8:	688b      	ldr	r3, [r1, #8]
 80063da:	6865      	ldr	r5, [r4, #4]
 80063dc:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80063e0:	432b      	orrs	r3, r5
 80063e2:	608b      	str	r3, [r1, #8]
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                hadc->Init.Overrun                                                     |
                hadc->Init.DataAlign                                                   |
 80063e4:	68e5      	ldr	r5, [r4, #12]
 80063e6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
                hadc->Init.Resolution                                                  |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80063e8:	f894 1024 	ldrb.w	r1, [r4, #36]	; 0x24
                hadc->Init.DataAlign                                                   |
 80063ec:	432b      	orrs	r3, r5
 80063ee:	68a5      	ldr	r5, [r4, #8]
 80063f0:	432b      	orrs	r3, r5
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80063f2:	7f65      	ldrb	r5, [r4, #29]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80063f4:	2901      	cmp	r1, #1
                hadc->Init.DataAlign                                                   |
 80063f6:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80063fa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80063fe:	d05f      	beq.n	80064c0 <HAL_ADC_Init+0x1ac>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006400:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8006402:	b121      	cbz	r1, 800640e <HAL_ADC_Init+0xfa>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                  | hadc->Init.ExternalTrigConvEdge
 8006404:	6b25      	ldr	r5, [r4, #48]	; 0x30
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006406:	f401 7178 	and.w	r1, r1, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800640a:	4329      	orrs	r1, r5
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800640c:	430b      	orrs	r3, r1
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800640e:	68d5      	ldr	r5, [r2, #12]
 8006410:	4951      	ldr	r1, [pc, #324]	; (8006558 <HAL_ADC_Init+0x244>)
 8006412:	4029      	ands	r1, r5
 8006414:	4319      	orrs	r1, r3
 8006416:	60d1      	str	r1, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8006418:	6913      	ldr	r3, [r2, #16]
 800641a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800641c:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8006420:	430b      	orrs	r3, r1
 8006422:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006424:	6893      	ldr	r3, [r2, #8]
 8006426:	075b      	lsls	r3, r3, #29
 8006428:	d523      	bpl.n	8006472 <HAL_ADC_Init+0x15e>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800642a:	6893      	ldr	r3, [r2, #8]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800642c:	6963      	ldr	r3, [r4, #20]
 800642e:	2b01      	cmp	r3, #1
 8006430:	d04e      	beq.n	80064d0 <HAL_ADC_Init+0x1bc>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8006432:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8006434:	f023 030f 	bic.w	r3, r3, #15
 8006438:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800643a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800643c:	f023 0303 	bic.w	r3, r3, #3
 8006440:	f043 0301 	orr.w	r3, r3, #1
 8006444:	65e3      	str	r3, [r4, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 8006446:	b003      	add	sp, #12
 8006448:	bd30      	pop	{r4, r5, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800644a:	6893      	ldr	r3, [r2, #8]
 800644c:	f013 0f04 	tst.w	r3, #4
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006450:	f04f 0000 	mov.w	r0, #0
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006454:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8006456:	d0a0      	beq.n	800639a <HAL_ADC_Init+0x86>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006458:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
 800645a:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800645c:	f043 0310 	orr.w	r3, r3, #16
 8006460:	65e3      	str	r3, [r4, #92]	; 0x5c
}
 8006462:	b003      	add	sp, #12
 8006464:	bd30      	pop	{r4, r5, pc}
    HAL_ADC_MspInit(hadc);
 8006466:	f7fb f813 	bl	8001490 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 800646a:	6625      	str	r5, [r4, #96]	; 0x60
    hadc->Lock = HAL_UNLOCKED;
 800646c:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
 8006470:	e75c      	b.n	800632c <HAL_ADC_Init+0x18>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006472:	6893      	ldr	r3, [r2, #8]
 8006474:	071d      	lsls	r5, r3, #28
 8006476:	d4d9      	bmi.n	800642c <HAL_ADC_Init+0x118>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8006478:	68d1      	ldr	r1, [r2, #12]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800647a:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800647e:	7f25      	ldrb	r5, [r4, #28]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8006480:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006484:	005b      	lsls	r3, r3, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8006486:	f021 0102 	bic.w	r1, r1, #2
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800648a:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800648e:	430b      	orrs	r3, r1
      if (hadc->Init.GainCompensation != 0UL)
 8006490:	6921      	ldr	r1, [r4, #16]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8006492:	60d3      	str	r3, [r2, #12]
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006494:	6913      	ldr	r3, [r2, #16]
      if (hadc->Init.GainCompensation != 0UL)
 8006496:	bb19      	cbnz	r1, 80064e0 <HAL_ADC_Init+0x1cc>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006498:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800649c:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800649e:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 80064a2:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80064a6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80064aa:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      if (hadc->Init.OversamplingMode == ENABLE)
 80064ae:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 80064b2:	2b01      	cmp	r3, #1
 80064b4:	d032      	beq.n	800651c <HAL_ADC_Init+0x208>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80064b6:	6913      	ldr	r3, [r2, #16]
 80064b8:	f023 0301 	bic.w	r3, r3, #1
 80064bc:	6113      	str	r3, [r2, #16]
 80064be:	e7b5      	b.n	800642c <HAL_ADC_Init+0x118>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80064c0:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80064c2:	3901      	subs	r1, #1
 80064c4:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 80064c8:	e79a      	b.n	8006400 <HAL_ADC_Init+0xec>
    return HAL_ERROR;
 80064ca:	2001      	movs	r0, #1
}
 80064cc:	b003      	add	sp, #12
 80064ce:	bd30      	pop	{r4, r5, pc}
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80064d0:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80064d2:	6a23      	ldr	r3, [r4, #32]
 80064d4:	f021 010f 	bic.w	r1, r1, #15
 80064d8:	3b01      	subs	r3, #1
 80064da:	430b      	orrs	r3, r1
 80064dc:	6313      	str	r3, [r2, #48]	; 0x30
 80064de:	e7ac      	b.n	800643a <HAL_ADC_Init+0x126>
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80064e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80064e4:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80064e6:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 80064ea:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80064ee:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80064f2:	430b      	orrs	r3, r1
 80064f4:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 80064f8:	e7d9      	b.n	80064ae <HAL_ADC_Init+0x19a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80064fa:	6891      	ldr	r1, [r2, #8]
 80064fc:	689b      	ldr	r3, [r3, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80064fe:	430b      	orrs	r3, r1
 8006500:	07db      	lsls	r3, r3, #31
 8006502:	f53f af6f 	bmi.w	80063e4 <HAL_ADC_Init+0xd0>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8006506:	4915      	ldr	r1, [pc, #84]	; (800655c <HAL_ADC_Init+0x248>)
 8006508:	e766      	b.n	80063d8 <HAL_ADC_Init+0xc4>
 800650a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800650e:	689b      	ldr	r3, [r3, #8]
 8006510:	6891      	ldr	r1, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006512:	430b      	orrs	r3, r1
 8006514:	07d9      	lsls	r1, r3, #31
 8006516:	f53f af65 	bmi.w	80063e4 <HAL_ADC_Init+0xd0>
 800651a:	e7f4      	b.n	8006506 <HAL_ADC_Init+0x1f2>
        MODIFY_REG(hadc->Instance->CFGR2,
 800651c:	6911      	ldr	r1, [r2, #16]
 800651e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006520:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 8006522:	f421 61ff 	bic.w	r1, r1, #2040	; 0x7f8
 8006526:	f021 0104 	bic.w	r1, r1, #4
 800652a:	432b      	orrs	r3, r5
 800652c:	430b      	orrs	r3, r1
 800652e:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8006530:	430b      	orrs	r3, r1
 8006532:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8006534:	430b      	orrs	r3, r1
 8006536:	f043 0301 	orr.w	r3, r3, #1
 800653a:	6113      	str	r3, [r2, #16]
 800653c:	e776      	b.n	800642c <HAL_ADC_Init+0x118>
 800653e:	bf00      	nop
 8006540:	20000008 	.word	0x20000008
 8006544:	053e2d63 	.word	0x053e2d63
 8006548:	50000100 	.word	0x50000100
 800654c:	50000400 	.word	0x50000400
 8006550:	50000600 	.word	0x50000600
 8006554:	50000700 	.word	0x50000700
 8006558:	fff04007 	.word	0xfff04007
 800655c:	50000300 	.word	0x50000300

08006560 <HAL_ADC_ConvCpltCallback>:
 8006560:	4770      	bx	lr
 8006562:	bf00      	nop

08006564 <HAL_ADC_ConvHalfCpltCallback>:
 8006564:	4770      	bx	lr
 8006566:	bf00      	nop

08006568 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8006568:	b508      	push	{r3, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800656a:	6a80      	ldr	r0, [r0, #40]	; 0x28
 800656c:	f7ff fffa 	bl	8006564 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006570:	bd08      	pop	{r3, pc}
 8006572:	bf00      	nop

08006574 <HAL_ADC_ErrorCallback>:
 8006574:	4770      	bx	lr
 8006576:	bf00      	nop

08006578 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006578:	6a83      	ldr	r3, [r0, #40]	; 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800657a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800657c:	f012 0f50 	tst.w	r2, #80	; 0x50
{
 8006580:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006582:	6dda      	ldr	r2, [r3, #92]	; 0x5c
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8006584:	d11d      	bne.n	80065c2 <ADC_DMAConvCplt+0x4a>
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8006586:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006588:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800658c:	65da      	str	r2, [r3, #92]	; 0x5c
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800658e:	680a      	ldr	r2, [r1, #0]
 8006590:	f012 0f08 	tst.w	r2, #8
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8006594:	68ca      	ldr	r2, [r1, #12]
 8006596:	d01b      	beq.n	80065d0 <ADC_DMAConvCplt+0x58>
 8006598:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 800659c:	d10d      	bne.n	80065ba <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800659e:	68ca      	ldr	r2, [r1, #12]
 80065a0:	0494      	lsls	r4, r2, #18
 80065a2:	d40a      	bmi.n	80065ba <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80065a4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80065a6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80065aa:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80065ac:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80065ae:	04d1      	lsls	r1, r2, #19
 80065b0:	d403      	bmi.n	80065ba <ADC_DMAConvCplt+0x42>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80065b2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80065b4:	f042 0201 	orr.w	r2, r2, #1
 80065b8:	65da      	str	r2, [r3, #92]	; 0x5c
    HAL_ADC_ConvCpltCallback(hadc);
 80065ba:	4618      	mov	r0, r3
 80065bc:	f7ff ffd0 	bl	8006560 <HAL_ADC_ConvCpltCallback>
}
 80065c0:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80065c2:	06d2      	lsls	r2, r2, #27
 80065c4:	d40a      	bmi.n	80065dc <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80065c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 80065c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80065cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065ce:	4718      	bx	r3
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80065d0:	0790      	lsls	r0, r2, #30
 80065d2:	d5e7      	bpl.n	80065a4 <ADC_DMAConvCplt+0x2c>
    HAL_ADC_ConvCpltCallback(hadc);
 80065d4:	4618      	mov	r0, r3
 80065d6:	f7ff ffc3 	bl	8006560 <HAL_ADC_ConvCpltCallback>
 80065da:	e7f1      	b.n	80065c0 <ADC_DMAConvCplt+0x48>
      HAL_ADC_ErrorCallback(hadc);
 80065dc:	4618      	mov	r0, r3
 80065de:	f7ff ffc9 	bl	8006574 <HAL_ADC_ErrorCallback>
}
 80065e2:	bd10      	pop	{r4, pc}

080065e4 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80065e4:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 80065e6:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80065e8:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 80065ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80065ee:	65c3      	str	r3, [r0, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80065f0:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80065f2:	f043 0304 	orr.w	r3, r3, #4
 80065f6:	6603      	str	r3, [r0, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80065f8:	f7ff ffbc 	bl	8006574 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80065fc:	bd08      	pop	{r3, pc}
 80065fe:	bf00      	nop

08006600 <HAL_ADC_ConfigChannel>:
{
 8006600:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 8006602:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
{
 8006606:	b083      	sub	sp, #12
 8006608:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 800660a:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0UL;
 800660c:	f04f 0000 	mov.w	r0, #0
 8006610:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8006612:	f000 8174 	beq.w	80068fe <HAL_ADC_ConfigChannel+0x2fe>
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006616:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 8006618:	2001      	movs	r0, #1
 800661a:	f883 0058 	strb.w	r0, [r3, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800661e:	6894      	ldr	r4, [r2, #8]
 8006620:	0766      	lsls	r6, r4, #29
 8006622:	d45e      	bmi.n	80066e2 <HAL_ADC_ConfigChannel+0xe2>
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8006624:	6848      	ldr	r0, [r1, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8006626:	ea4f 1e90 	mov.w	lr, r0, lsr #6
  MODIFY_REG(*preg,
 800662a:	f000 0c1f 	and.w	ip, r0, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800662e:	f00e 0e0c 	and.w	lr, lr, #12
  MODIFY_REG(*preg,
 8006632:	6808      	ldr	r0, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8006634:	f102 0430 	add.w	r4, r2, #48	; 0x30
  MODIFY_REG(*preg,
 8006638:	f3c0 6084 	ubfx	r0, r0, #26, #5
 800663c:	f854 500e 	ldr.w	r5, [r4, lr]
 8006640:	261f      	movs	r6, #31
 8006642:	fa00 f00c 	lsl.w	r0, r0, ip
 8006646:	fa06 fc0c 	lsl.w	ip, r6, ip
 800664a:	ea25 0c0c 	bic.w	ip, r5, ip
 800664e:	ea40 000c 	orr.w	r0, r0, ip
 8006652:	f844 000e 	str.w	r0, [r4, lr]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006656:	6890      	ldr	r0, [r2, #8]
 8006658:	0745      	lsls	r5, r0, #29
 800665a:	d572      	bpl.n	8006742 <HAL_ADC_ConfigChannel+0x142>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800665c:	6890      	ldr	r0, [r2, #8]
 800665e:	6808      	ldr	r0, [r1, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006660:	6894      	ldr	r4, [r2, #8]
 8006662:	f014 0f01 	tst.w	r4, #1
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8006666:	4604      	mov	r4, r0
 8006668:	d10c      	bne.n	8006684 <HAL_ADC_ConfigChannel+0x84>
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 800666a:	4dbd      	ldr	r5, [pc, #756]	; (8006960 <HAL_ADC_ConfigChannel+0x360>)
 800666c:	68ce      	ldr	r6, [r1, #12]
 800666e:	42ae      	cmp	r6, r5
 8006670:	f000 80eb 	beq.w	800684a <HAL_ADC_ConfigChannel+0x24a>
    CLEAR_BIT(ADCx->DIFSEL,
 8006674:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 8006678:	f3c0 0012 	ubfx	r0, r0, #0, #19
 800667c:	ea21 0100 	bic.w	r1, r1, r0
 8006680:	f8c2 10b0 	str.w	r1, [r2, #176]	; 0xb0
    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006684:	49b7      	ldr	r1, [pc, #732]	; (8006964 <HAL_ADC_ConfigChannel+0x364>)
 8006686:	420c      	tst	r4, r1
 8006688:	d059      	beq.n	800673e <HAL_ADC_ConfigChannel+0x13e>
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800668a:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 800668e:	f000 8134 	beq.w	80068fa <HAL_ADC_ConfigChannel+0x2fa>
 8006692:	4db5      	ldr	r5, [pc, #724]	; (8006968 <HAL_ADC_ConfigChannel+0x368>)
 8006694:	49b5      	ldr	r1, [pc, #724]	; (800696c <HAL_ADC_ConfigChannel+0x36c>)
 8006696:	48b6      	ldr	r0, [pc, #728]	; (8006970 <HAL_ADC_ConfigChannel+0x370>)
 8006698:	42aa      	cmp	r2, r5
 800669a:	bf18      	it	ne
 800669c:	4601      	movne	r1, r0
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800669e:	6888      	ldr	r0, [r1, #8]
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80066a0:	49b4      	ldr	r1, [pc, #720]	; (8006974 <HAL_ADC_ConfigChannel+0x374>)
 80066a2:	428c      	cmp	r4, r1
 80066a4:	f000 75e0 	and.w	r5, r0, #29360128	; 0x1c00000
 80066a8:	d024      	beq.n	80066f4 <HAL_ADC_ConfigChannel+0xf4>
 80066aa:	49b3      	ldr	r1, [pc, #716]	; (8006978 <HAL_ADC_ConfigChannel+0x378>)
 80066ac:	428c      	cmp	r4, r1
 80066ae:	d021      	beq.n	80066f4 <HAL_ADC_ConfigChannel+0xf4>
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80066b0:	49b2      	ldr	r1, [pc, #712]	; (800697c <HAL_ADC_ConfigChannel+0x37c>)
 80066b2:	428c      	cmp	r4, r1
 80066b4:	f040 8139 	bne.w	800692a <HAL_ADC_ConfigChannel+0x32a>
 80066b8:	01c4      	lsls	r4, r0, #7
 80066ba:	d440      	bmi.n	800673e <HAL_ADC_ConfigChannel+0x13e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80066bc:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 80066c0:	f000 8215 	beq.w	8006aee <HAL_ADC_ConfigChannel+0x4ee>
 80066c4:	4ca8      	ldr	r4, [pc, #672]	; (8006968 <HAL_ADC_ConfigChannel+0x368>)
 80066c6:	49a9      	ldr	r1, [pc, #676]	; (800696c <HAL_ADC_ConfigChannel+0x36c>)
 80066c8:	48a9      	ldr	r0, [pc, #676]	; (8006970 <HAL_ADC_ConfigChannel+0x370>)
 80066ca:	42a2      	cmp	r2, r4
 80066cc:	bf18      	it	ne
 80066ce:	4601      	movne	r1, r0
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80066d0:	688a      	ldr	r2, [r1, #8]
 80066d2:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 80066d6:	432a      	orrs	r2, r5
 80066d8:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80066dc:	2000      	movs	r0, #0
 80066de:	608a      	str	r2, [r1, #8]
}
 80066e0:	e003      	b.n	80066ea <HAL_ADC_ConfigChannel+0xea>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80066e2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80066e4:	f042 0220 	orr.w	r2, r2, #32
 80066e8:	65da      	str	r2, [r3, #92]	; 0x5c
  __HAL_UNLOCK(hadc);
 80066ea:	2200      	movs	r2, #0
 80066ec:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
}
 80066f0:	b003      	add	sp, #12
 80066f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80066f4:	0201      	lsls	r1, r0, #8
 80066f6:	d422      	bmi.n	800673e <HAL_ADC_ConfigChannel+0x13e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80066f8:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 80066fc:	f000 8113 	beq.w	8006926 <HAL_ADC_ConfigChannel+0x326>
 8006700:	499f      	ldr	r1, [pc, #636]	; (8006980 <HAL_ADC_ConfigChannel+0x380>)
 8006702:	428a      	cmp	r2, r1
 8006704:	d11b      	bne.n	800673e <HAL_ADC_ConfigChannel+0x13e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006706:	489a      	ldr	r0, [pc, #616]	; (8006970 <HAL_ADC_ConfigChannel+0x370>)
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006708:	4a9e      	ldr	r2, [pc, #632]	; (8006984 <HAL_ADC_ConfigChannel+0x384>)
 800670a:	4c9f      	ldr	r4, [pc, #636]	; (8006988 <HAL_ADC_ConfigChannel+0x388>)
 800670c:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800670e:	6881      	ldr	r1, [r0, #8]
 8006710:	0992      	lsrs	r2, r2, #6
 8006712:	fba4 4202 	umull	r4, r2, r4, r2
 8006716:	0992      	lsrs	r2, r2, #6
 8006718:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 800671c:	3201      	adds	r2, #1
 800671e:	4329      	orrs	r1, r5
 8006720:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8006724:	0092      	lsls	r2, r2, #2
 8006726:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800672a:	6081      	str	r1, [r0, #8]
 800672c:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 800672e:	9a01      	ldr	r2, [sp, #4]
 8006730:	b12a      	cbz	r2, 800673e <HAL_ADC_ConfigChannel+0x13e>
            wait_loop_index--;
 8006732:	9a01      	ldr	r2, [sp, #4]
 8006734:	3a01      	subs	r2, #1
 8006736:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8006738:	9a01      	ldr	r2, [sp, #4]
 800673a:	2a00      	cmp	r2, #0
 800673c:	d1f9      	bne.n	8006732 <HAL_ADC_ConfigChannel+0x132>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800673e:	2000      	movs	r0, #0
 8006740:	e7d3      	b.n	80066ea <HAL_ADC_ConfigChannel+0xea>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006742:	6890      	ldr	r0, [r2, #8]
 8006744:	0700      	lsls	r0, r0, #28
 8006746:	d47e      	bmi.n	8006846 <HAL_ADC_ConfigChannel+0x246>
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8006748:	6888      	ldr	r0, [r1, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800674a:	680d      	ldr	r5, [r1, #0]
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800674c:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
 8006750:	f000 8120 	beq.w	8006994 <HAL_ADC_ConfigChannel+0x394>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8006754:	0dee      	lsrs	r6, r5, #23
 8006756:	f102 0c14 	add.w	ip, r2, #20
 800675a:	f006 0604 	and.w	r6, r6, #4
  MODIFY_REG(*preg,
 800675e:	f3c5 5504 	ubfx	r5, r5, #20, #5
 8006762:	f85c 4006 	ldr.w	r4, [ip, r6]
 8006766:	2707      	movs	r7, #7
 8006768:	40a8      	lsls	r0, r5
 800676a:	fa07 f505 	lsl.w	r5, r7, r5
 800676e:	ea24 0405 	bic.w	r4, r4, r5
 8006772:	4320      	orrs	r0, r4
 8006774:	f84c 0006 	str.w	r0, [ip, r6]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8006778:	6950      	ldr	r0, [r2, #20]
 800677a:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800677e:	6150      	str	r0, [r2, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006780:	e9d1 5604 	ldrd	r5, r6, [r1, #16]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006784:	2d04      	cmp	r5, #4
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006786:	68d0      	ldr	r0, [r2, #12]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006788:	d02d      	beq.n	80067e6 <HAL_ADC_ConfigChannel+0x1e6>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800678a:	f102 0460 	add.w	r4, r2, #96	; 0x60
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800678e:	f3c0 00c1 	ubfx	r0, r0, #3, #2
 8006792:	0040      	lsls	r0, r0, #1
  MODIFY_REG(*preg,
 8006794:	f854 c025 	ldr.w	ip, [r4, r5, lsl #2]
 8006798:	4f7c      	ldr	r7, [pc, #496]	; (800698c <HAL_ADC_ConfigChannel+0x38c>)
 800679a:	4086      	lsls	r6, r0
 800679c:	6808      	ldr	r0, [r1, #0]
 800679e:	ea0c 0707 	and.w	r7, ip, r7
 80067a2:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80067a6:	4338      	orrs	r0, r7
 80067a8:	4330      	orrs	r0, r6
 80067aa:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 80067ae:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80067b2:	690d      	ldr	r5, [r1, #16]
  MODIFY_REG(*preg,
 80067b4:	698e      	ldr	r6, [r1, #24]
 80067b6:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 80067ba:	f020 7080 	bic.w	r0, r0, #16777216	; 0x1000000
 80067be:	4330      	orrs	r0, r6
 80067c0:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80067c4:	690e      	ldr	r6, [r1, #16]
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80067c6:	7f0d      	ldrb	r5, [r1, #28]
  MODIFY_REG(*preg,
 80067c8:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 80067cc:	f1a5 0501 	sub.w	r5, r5, #1
 80067d0:	fab5 f585 	clz	r5, r5
 80067d4:	096d      	lsrs	r5, r5, #5
 80067d6:	f020 7000 	bic.w	r0, r0, #33554432	; 0x2000000
 80067da:	ea40 6045 	orr.w	r0, r0, r5, lsl #25
 80067de:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
 80067e2:	6808      	ldr	r0, [r1, #0]
}
 80067e4:	e73c      	b.n	8006660 <HAL_ADC_ConfigChannel+0x60>
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80067e6:	6808      	ldr	r0, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80067e8:	6e14      	ldr	r4, [r2, #96]	; 0x60
 80067ea:	6e14      	ldr	r4, [r2, #96]	; 0x60
 80067ec:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80067f0:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80067f4:	2d00      	cmp	r5, #0
 80067f6:	f040 80df 	bne.w	80069b8 <HAL_ADC_ConfigChannel+0x3b8>
 80067fa:	f3c0 6584 	ubfx	r5, r0, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80067fe:	42ac      	cmp	r4, r5
 8006800:	f000 813d 	beq.w	8006a7e <HAL_ADC_ConfigChannel+0x47e>
 8006804:	6e54      	ldr	r4, [r2, #100]	; 0x64
 8006806:	6e56      	ldr	r6, [r2, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006808:	f102 0460 	add.w	r4, r2, #96	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800680c:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8006810:	f102 0764 	add.w	r7, r2, #100	; 0x64
 8006814:	42ae      	cmp	r6, r5
 8006816:	f000 8158 	beq.w	8006aca <HAL_ADC_ConfigChannel+0x4ca>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800681a:	68a6      	ldr	r6, [r4, #8]
 800681c:	68a6      	ldr	r6, [r4, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800681e:	f104 0708 	add.w	r7, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006822:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8006826:	42ae      	cmp	r6, r5
 8006828:	f000 813d 	beq.w	8006aa6 <HAL_ADC_ConfigChannel+0x4a6>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800682c:	68e6      	ldr	r6, [r4, #12]
 800682e:	68e6      	ldr	r6, [r4, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006830:	f104 070c 	add.w	r7, r4, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006834:	f3c6 6484 	ubfx	r4, r6, #26, #5
 8006838:	42a5      	cmp	r5, r4
 800683a:	f47f af11 	bne.w	8006660 <HAL_ADC_ConfigChannel+0x60>
  MODIFY_REG(*preg,
 800683e:	6838      	ldr	r0, [r7, #0]
 8006840:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8006844:	6038      	str	r0, [r7, #0]
 8006846:	6808      	ldr	r0, [r1, #0]
}
 8006848:	e70a      	b.n	8006660 <HAL_ADC_ConfigChannel+0x60>
    SET_BIT(ADCx->DIFSEL,
 800684a:	f8d2 40b0 	ldr.w	r4, [r2, #176]	; 0xb0
 800684e:	f3c0 0512 	ubfx	r5, r0, #0, #19
 8006852:	432c      	orrs	r4, r5
 8006854:	f8c2 40b0 	str.w	r4, [r2, #176]	; 0xb0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006858:	2d00      	cmp	r5, #0
 800685a:	d053      	beq.n	8006904 <HAL_ADC_ConfigChannel+0x304>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800685c:	fa90 f4a0 	rbit	r4, r0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8006860:	2c00      	cmp	r4, #0
 8006862:	f000 80e8 	beq.w	8006a36 <HAL_ADC_ConfigChannel+0x436>
  {
    return 32U;
  }
  return __builtin_clz(value);
 8006866:	fab4 f484 	clz	r4, r4
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800686a:	3401      	adds	r4, #1
 800686c:	f004 041f 	and.w	r4, r4, #31
 8006870:	2c09      	cmp	r4, #9
 8006872:	f240 80e0 	bls.w	8006a36 <HAL_ADC_ConfigChannel+0x436>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006876:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 800687a:	2c00      	cmp	r4, #0
 800687c:	f000 813d 	beq.w	8006afa <HAL_ADC_ConfigChannel+0x4fa>
  return __builtin_clz(value);
 8006880:	fab4 f484 	clz	r4, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006884:	3401      	adds	r4, #1
 8006886:	06a4      	lsls	r4, r4, #26
 8006888:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800688c:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8006890:	2d00      	cmp	r5, #0
 8006892:	f000 8130 	beq.w	8006af6 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8006896:	fab5 f585 	clz	r5, r5
 800689a:	3501      	adds	r5, #1
 800689c:	f005 051f 	and.w	r5, r5, #31
 80068a0:	2601      	movs	r6, #1
 80068a2:	fa06 f505 	lsl.w	r5, r6, r5
 80068a6:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80068a8:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 80068ac:	2800      	cmp	r0, #0
 80068ae:	f000 8120 	beq.w	8006af2 <HAL_ADC_ConfigChannel+0x4f2>
  return __builtin_clz(value);
 80068b2:	fab0 f080 	clz	r0, r0
 80068b6:	1c45      	adds	r5, r0, #1
 80068b8:	f005 051f 	and.w	r5, r5, #31
 80068bc:	2003      	movs	r0, #3
 80068be:	f06f 061d 	mvn.w	r6, #29
 80068c2:	fb10 6005 	smlabb	r0, r0, r5, r6
 80068c6:	0500      	lsls	r0, r0, #20
 80068c8:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80068cc:	4320      	orrs	r0, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80068ce:	0dc5      	lsrs	r5, r0, #23
  MODIFY_REG(*preg,
 80068d0:	688c      	ldr	r4, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80068d2:	f005 0504 	and.w	r5, r5, #4
 80068d6:	f102 0614 	add.w	r6, r2, #20
  MODIFY_REG(*preg,
 80068da:	f3c0 5004 	ubfx	r0, r0, #20, #5
 80068de:	fa04 fc00 	lsl.w	ip, r4, r0
 80068e2:	f04f 0e07 	mov.w	lr, #7
 80068e6:	5974      	ldr	r4, [r6, r5]
 80068e8:	fa0e f000 	lsl.w	r0, lr, r0
 80068ec:	ea24 0000 	bic.w	r0, r4, r0
 80068f0:	ea40 000c 	orr.w	r0, r0, ip
 80068f4:	5170      	str	r0, [r6, r5]
    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80068f6:	680c      	ldr	r4, [r1, #0]
}
 80068f8:	e6c4      	b.n	8006684 <HAL_ADC_ConfigChannel+0x84>
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80068fa:	491c      	ldr	r1, [pc, #112]	; (800696c <HAL_ADC_ConfigChannel+0x36c>)
 80068fc:	e6cf      	b.n	800669e <HAL_ADC_ConfigChannel+0x9e>
  __HAL_LOCK(hadc);
 80068fe:	2002      	movs	r0, #2
}
 8006900:	b003      	add	sp, #12
 8006902:	bdf0      	pop	{r4, r5, r6, r7, pc}
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006904:	0e80      	lsrs	r0, r0, #26
 8006906:	3001      	adds	r0, #1
 8006908:	f000 051f 	and.w	r5, r0, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800690c:	2d09      	cmp	r5, #9
 800690e:	f200 8084 	bhi.w	8006a1a <HAL_ADC_ConfigChannel+0x41a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006912:	0684      	lsls	r4, r0, #26
 8006914:	2001      	movs	r0, #1
 8006916:	40a8      	lsls	r0, r5
 8006918:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 800691c:	4304      	orrs	r4, r0
 800691e:	eb05 0045 	add.w	r0, r5, r5, lsl #1
 8006922:	0500      	lsls	r0, r0, #20
 8006924:	e7d2      	b.n	80068cc <HAL_ADC_ConfigChannel+0x2cc>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006926:	4811      	ldr	r0, [pc, #68]	; (800696c <HAL_ADC_ConfigChannel+0x36c>)
 8006928:	e6ee      	b.n	8006708 <HAL_ADC_ConfigChannel+0x108>
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800692a:	4919      	ldr	r1, [pc, #100]	; (8006990 <HAL_ADC_ConfigChannel+0x390>)
 800692c:	428c      	cmp	r4, r1
 800692e:	f47f af06 	bne.w	800673e <HAL_ADC_ConfigChannel+0x13e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006932:	f410 0080 	ands.w	r0, r0, #4194304	; 0x400000
 8006936:	f47f af02 	bne.w	800673e <HAL_ADC_ConfigChannel+0x13e>
        if (ADC_VREFINT_INSTANCE(hadc))
 800693a:	490b      	ldr	r1, [pc, #44]	; (8006968 <HAL_ADC_ConfigChannel+0x368>)
 800693c:	428a      	cmp	r2, r1
 800693e:	f43f aefe 	beq.w	800673e <HAL_ADC_ConfigChannel+0x13e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006942:	4c0b      	ldr	r4, [pc, #44]	; (8006970 <HAL_ADC_ConfigChannel+0x370>)
 8006944:	f501 7100 	add.w	r1, r1, #512	; 0x200
 8006948:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 800694c:	bf18      	it	ne
 800694e:	4621      	movne	r1, r4
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8006950:	688a      	ldr	r2, [r1, #8]
 8006952:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8006956:	432a      	orrs	r2, r5
 8006958:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800695c:	608a      	str	r2, [r1, #8]
}
 800695e:	e6c4      	b.n	80066ea <HAL_ADC_ConfigChannel+0xea>
 8006960:	407f0000 	.word	0x407f0000
 8006964:	80080000 	.word	0x80080000
 8006968:	50000100 	.word	0x50000100
 800696c:	50000300 	.word	0x50000300
 8006970:	50000700 	.word	0x50000700
 8006974:	c3210000 	.word	0xc3210000
 8006978:	90c00010 	.word	0x90c00010
 800697c:	c7520000 	.word	0xc7520000
 8006980:	50000600 	.word	0x50000600
 8006984:	20000008 	.word	0x20000008
 8006988:	053e2d63 	.word	0x053e2d63
 800698c:	03fff000 	.word	0x03fff000
 8006990:	cb840000 	.word	0xcb840000
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8006994:	0de8      	lsrs	r0, r5, #23
 8006996:	f000 0004 	and.w	r0, r0, #4
 800699a:	f102 0414 	add.w	r4, r2, #20
  MODIFY_REG(*preg,
 800699e:	f3c5 5504 	ubfx	r5, r5, #20, #5
 80069a2:	2607      	movs	r6, #7
 80069a4:	40ae      	lsls	r6, r5
 80069a6:	5825      	ldr	r5, [r4, r0]
 80069a8:	ea25 0506 	bic.w	r5, r5, r6
 80069ac:	5025      	str	r5, [r4, r0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80069ae:	6950      	ldr	r0, [r2, #20]
 80069b0:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 80069b4:	6150      	str	r0, [r2, #20]
}
 80069b6:	e6e3      	b.n	8006780 <HAL_ADC_ConfigChannel+0x180>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069b8:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80069bc:	b11d      	cbz	r5, 80069c6 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 80069be:	fab5 f585 	clz	r5, r5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80069c2:	42ac      	cmp	r4, r5
 80069c4:	d05b      	beq.n	8006a7e <HAL_ADC_ConfigChannel+0x47e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80069c6:	6e54      	ldr	r4, [r2, #100]	; 0x64
 80069c8:	6e56      	ldr	r6, [r2, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80069ca:	f102 0460 	add.w	r4, r2, #96	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80069ce:	f3c6 6684 	ubfx	r6, r6, #26, #5
 80069d2:	f102 0764 	add.w	r7, r2, #100	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069d6:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80069da:	b11d      	cbz	r5, 80069e4 <HAL_ADC_ConfigChannel+0x3e4>
  return __builtin_clz(value);
 80069dc:	fab5 f585 	clz	r5, r5
 80069e0:	42ae      	cmp	r6, r5
 80069e2:	d072      	beq.n	8006aca <HAL_ADC_ConfigChannel+0x4ca>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80069e4:	68a5      	ldr	r5, [r4, #8]
 80069e6:	68a6      	ldr	r6, [r4, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80069e8:	f104 0708 	add.w	r7, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80069ec:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069f0:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80069f4:	b11d      	cbz	r5, 80069fe <HAL_ADC_ConfigChannel+0x3fe>
  return __builtin_clz(value);
 80069f6:	fab5 f585 	clz	r5, r5
 80069fa:	42ae      	cmp	r6, r5
 80069fc:	d053      	beq.n	8006aa6 <HAL_ADC_ConfigChannel+0x4a6>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80069fe:	68e5      	ldr	r5, [r4, #12]
 8006a00:	68e5      	ldr	r5, [r4, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006a02:	f104 070c 	add.w	r7, r4, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006a06:	f3c5 6484 	ubfx	r4, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a0a:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8006a0e:	2d00      	cmp	r5, #0
 8006a10:	f43f ae26 	beq.w	8006660 <HAL_ADC_ConfigChannel+0x60>
  return __builtin_clz(value);
 8006a14:	fab5 f585 	clz	r5, r5
 8006a18:	e70e      	b.n	8006838 <HAL_ADC_ConfigChannel+0x238>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006a1a:	0684      	lsls	r4, r0, #26
 8006a1c:	eb05 0045 	add.w	r0, r5, r5, lsl #1
 8006a20:	381e      	subs	r0, #30
 8006a22:	2601      	movs	r6, #1
 8006a24:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 8006a28:	0500      	lsls	r0, r0, #20
 8006a2a:	fa06 f505 	lsl.w	r5, r6, r5
 8006a2e:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
 8006a32:	432c      	orrs	r4, r5
 8006a34:	e74a      	b.n	80068cc <HAL_ADC_ConfigChannel+0x2cc>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a36:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8006a3a:	2c00      	cmp	r4, #0
 8006a3c:	d065      	beq.n	8006b0a <HAL_ADC_ConfigChannel+0x50a>
  return __builtin_clz(value);
 8006a3e:	fab4 f484 	clz	r4, r4
 8006a42:	3401      	adds	r4, #1
 8006a44:	06a4      	lsls	r4, r4, #26
 8006a46:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a4a:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8006a4e:	2d00      	cmp	r5, #0
 8006a50:	d059      	beq.n	8006b06 <HAL_ADC_ConfigChannel+0x506>
  return __builtin_clz(value);
 8006a52:	fab5 f585 	clz	r5, r5
 8006a56:	3501      	adds	r5, #1
 8006a58:	f005 051f 	and.w	r5, r5, #31
 8006a5c:	2601      	movs	r6, #1
 8006a5e:	fa06 f505 	lsl.w	r5, r6, r5
 8006a62:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a64:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8006a68:	2800      	cmp	r0, #0
 8006a6a:	d049      	beq.n	8006b00 <HAL_ADC_ConfigChannel+0x500>
  return __builtin_clz(value);
 8006a6c:	fab0 f080 	clz	r0, r0
 8006a70:	3001      	adds	r0, #1
 8006a72:	f000 001f 	and.w	r0, r0, #31
 8006a76:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8006a7a:	0500      	lsls	r0, r0, #20
 8006a7c:	e726      	b.n	80068cc <HAL_ADC_ConfigChannel+0x2cc>
  MODIFY_REG(*preg,
 8006a7e:	6e10      	ldr	r0, [r2, #96]	; 0x60
 8006a80:	4614      	mov	r4, r2
 8006a82:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8006a86:	f844 0f60 	str.w	r0, [r4, #96]!
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006a8a:	6e50      	ldr	r0, [r2, #100]	; 0x64
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006a8c:	6808      	ldr	r0, [r1, #0]
 8006a8e:	6e56      	ldr	r6, [r2, #100]	; 0x64
 8006a90:	f3c0 0512 	ubfx	r5, r0, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006a94:	f102 0764 	add.w	r7, r2, #100	; 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006a98:	f3c6 6684 	ubfx	r6, r6, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006a9c:	2d00      	cmp	r5, #0
 8006a9e:	d19a      	bne.n	80069d6 <HAL_ADC_ConfigChannel+0x3d6>
 8006aa0:	f3c0 6584 	ubfx	r5, r0, #26, #5
 8006aa4:	e6b6      	b.n	8006814 <HAL_ADC_ConfigChannel+0x214>
  MODIFY_REG(*preg,
 8006aa6:	6838      	ldr	r0, [r7, #0]
 8006aa8:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8006aac:	6038      	str	r0, [r7, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006aae:	68e0      	ldr	r0, [r4, #12]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006ab0:	6808      	ldr	r0, [r1, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006ab2:	f104 070c 	add.w	r7, r4, #12
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006ab6:	68e4      	ldr	r4, [r4, #12]
 8006ab8:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006abc:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006ac0:	2d00      	cmp	r5, #0
 8006ac2:	d1a2      	bne.n	8006a0a <HAL_ADC_ConfigChannel+0x40a>
 8006ac4:	f3c0 6584 	ubfx	r5, r0, #26, #5
 8006ac8:	e6b6      	b.n	8006838 <HAL_ADC_ConfigChannel+0x238>
  MODIFY_REG(*preg,
 8006aca:	6838      	ldr	r0, [r7, #0]
 8006acc:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8006ad0:	6038      	str	r0, [r7, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006ad2:	68a0      	ldr	r0, [r4, #8]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006ad4:	6808      	ldr	r0, [r1, #0]
 8006ad6:	68a6      	ldr	r6, [r4, #8]
 8006ad8:	f3c0 0512 	ubfx	r5, r0, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006adc:	f104 0708 	add.w	r7, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006ae0:	f3c6 6684 	ubfx	r6, r6, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006ae4:	2d00      	cmp	r5, #0
 8006ae6:	d183      	bne.n	80069f0 <HAL_ADC_ConfigChannel+0x3f0>
 8006ae8:	f3c0 6584 	ubfx	r5, r0, #26, #5
 8006aec:	e69b      	b.n	8006826 <HAL_ADC_ConfigChannel+0x226>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006aee:	4908      	ldr	r1, [pc, #32]	; (8006b10 <HAL_ADC_ConfigChannel+0x510>)
 8006af0:	e5ee      	b.n	80066d0 <HAL_ADC_ConfigChannel+0xd0>
 8006af2:	4808      	ldr	r0, [pc, #32]	; (8006b14 <HAL_ADC_ConfigChannel+0x514>)
 8006af4:	e6ea      	b.n	80068cc <HAL_ADC_ConfigChannel+0x2cc>
 8006af6:	2502      	movs	r5, #2
 8006af8:	e6d5      	b.n	80068a6 <HAL_ADC_ConfigChannel+0x2a6>
 8006afa:	f04f 6480 	mov.w	r4, #67108864	; 0x4000000
 8006afe:	e6c5      	b.n	800688c <HAL_ADC_ConfigChannel+0x28c>
 8006b00:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 8006b04:	e6e2      	b.n	80068cc <HAL_ADC_ConfigChannel+0x2cc>
 8006b06:	2502      	movs	r5, #2
 8006b08:	e7ab      	b.n	8006a62 <HAL_ADC_ConfigChannel+0x462>
 8006b0a:	f04f 6480 	mov.w	r4, #67108864	; 0x4000000
 8006b0e:	e79c      	b.n	8006a4a <HAL_ADC_ConfigChannel+0x44a>
 8006b10:	50000300 	.word	0x50000300
 8006b14:	fe500000 	.word	0xfe500000

08006b18 <ADC_Enable>:
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006b18:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006b1a:	689a      	ldr	r2, [r3, #8]
 8006b1c:	07d2      	lsls	r2, r2, #31
 8006b1e:	d501      	bpl.n	8006b24 <ADC_Enable+0xc>
  return HAL_OK;
 8006b20:	2000      	movs	r0, #0
}
 8006b22:	4770      	bx	lr
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8006b24:	6899      	ldr	r1, [r3, #8]
 8006b26:	4a18      	ldr	r2, [pc, #96]	; (8006b88 <ADC_Enable+0x70>)
 8006b28:	4211      	tst	r1, r2
{
 8006b2a:	b570      	push	{r4, r5, r6, lr}
 8006b2c:	4606      	mov	r6, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8006b2e:	d008      	beq.n	8006b42 <ADC_Enable+0x2a>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006b30:	6df3      	ldr	r3, [r6, #92]	; 0x5c
 8006b32:	f043 0310 	orr.w	r3, r3, #16
 8006b36:	65f3      	str	r3, [r6, #92]	; 0x5c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006b38:	6e33      	ldr	r3, [r6, #96]	; 0x60
          return HAL_ERROR;
 8006b3a:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006b3c:	4303      	orrs	r3, r0
 8006b3e:	6633      	str	r3, [r6, #96]	; 0x60
}
 8006b40:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG(ADCx->CR,
 8006b42:	689a      	ldr	r2, [r3, #8]
 8006b44:	4d11      	ldr	r5, [pc, #68]	; (8006b8c <ADC_Enable+0x74>)
 8006b46:	402a      	ands	r2, r5
 8006b48:	f042 0201 	orr.w	r2, r2, #1
 8006b4c:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8006b4e:	f7fc f83b 	bl	8002bc8 <HAL_GetTick>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006b52:	6833      	ldr	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8006b54:	4604      	mov	r4, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006b56:	681a      	ldr	r2, [r3, #0]
 8006b58:	07d0      	lsls	r0, r2, #31
 8006b5a:	d413      	bmi.n	8006b84 <ADC_Enable+0x6c>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006b5c:	689a      	ldr	r2, [r3, #8]
 8006b5e:	07d1      	lsls	r1, r2, #31
 8006b60:	d404      	bmi.n	8006b6c <ADC_Enable+0x54>
  MODIFY_REG(ADCx->CR,
 8006b62:	689a      	ldr	r2, [r3, #8]
 8006b64:	402a      	ands	r2, r5
 8006b66:	f042 0201 	orr.w	r2, r2, #1
 8006b6a:	609a      	str	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006b6c:	f7fc f82c 	bl	8002bc8 <HAL_GetTick>
 8006b70:	1b03      	subs	r3, r0, r4
 8006b72:	2b02      	cmp	r3, #2
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006b74:	6833      	ldr	r3, [r6, #0]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006b76:	d9ee      	bls.n	8006b56 <ADC_Enable+0x3e>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006b78:	681a      	ldr	r2, [r3, #0]
 8006b7a:	07d2      	lsls	r2, r2, #31
 8006b7c:	d5d8      	bpl.n	8006b30 <ADC_Enable+0x18>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006b7e:	681a      	ldr	r2, [r3, #0]
 8006b80:	07d0      	lsls	r0, r2, #31
 8006b82:	d5eb      	bpl.n	8006b5c <ADC_Enable+0x44>
  return HAL_OK;
 8006b84:	2000      	movs	r0, #0
}
 8006b86:	bd70      	pop	{r4, r5, r6, pc}
 8006b88:	8000003f 	.word	0x8000003f
 8006b8c:	7fffffc0 	.word	0x7fffffc0

08006b90 <HAL_ADC_Start_DMA>:
{
 8006b90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006b94:	6805      	ldr	r5, [r0, #0]
 8006b96:	f1b5 4fa0 	cmp.w	r5, #1342177280	; 0x50000000
{
 8006b9a:	4604      	mov	r4, r0
 8006b9c:	460e      	mov	r6, r1
 8006b9e:	4617      	mov	r7, r2
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006ba0:	d022      	beq.n	8006be8 <HAL_ADC_Start_DMA+0x58>
 8006ba2:	4a39      	ldr	r2, [pc, #228]	; (8006c88 <HAL_ADC_Start_DMA+0xf8>)
 8006ba4:	4839      	ldr	r0, [pc, #228]	; (8006c8c <HAL_ADC_Start_DMA+0xfc>)
 8006ba6:	4b3a      	ldr	r3, [pc, #232]	; (8006c90 <HAL_ADC_Start_DMA+0x100>)
 8006ba8:	4295      	cmp	r5, r2
 8006baa:	bf08      	it	eq
 8006bac:	4618      	moveq	r0, r3
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8006bae:	6882      	ldr	r2, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006bb0:	68ab      	ldr	r3, [r5, #8]
 8006bb2:	075b      	lsls	r3, r3, #29
 8006bb4:	d415      	bmi.n	8006be2 <HAL_ADC_Start_DMA+0x52>
    __HAL_LOCK(hadc);
 8006bb6:	f894 3058 	ldrb.w	r3, [r4, #88]	; 0x58
 8006bba:	2b01      	cmp	r3, #1
 8006bbc:	d011      	beq.n	8006be2 <HAL_ADC_Start_DMA+0x52>
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8006bbe:	4b35      	ldr	r3, [pc, #212]	; (8006c94 <HAL_ADC_Start_DMA+0x104>)
    __HAL_LOCK(hadc);
 8006bc0:	2001      	movs	r0, #1
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8006bc2:	429d      	cmp	r5, r3
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8006bc4:	f002 081f 	and.w	r8, r2, #31
    __HAL_LOCK(hadc);
 8006bc8:	f884 0058 	strb.w	r0, [r4, #88]	; 0x58
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8006bcc:	d00e      	beq.n	8006bec <HAL_ADC_Start_DMA+0x5c>
 8006bce:	f240 2321 	movw	r3, #545	; 0x221
 8006bd2:	fa23 f308 	lsr.w	r3, r3, r8
 8006bd6:	4003      	ands	r3, r0
 8006bd8:	d108      	bne.n	8006bec <HAL_ADC_Start_DMA+0x5c>
      __HAL_UNLOCK(hadc);
 8006bda:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
}
 8006bde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    tmp_hal_status = HAL_BUSY;
 8006be2:	2002      	movs	r0, #2
}
 8006be4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006be8:	4829      	ldr	r0, [pc, #164]	; (8006c90 <HAL_ADC_Start_DMA+0x100>)
 8006bea:	e7e0      	b.n	8006bae <HAL_ADC_Start_DMA+0x1e>
      tmp_hal_status = ADC_Enable(hadc);
 8006bec:	4620      	mov	r0, r4
 8006bee:	f7ff ff93 	bl	8006b18 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 8006bf2:	2800      	cmp	r0, #0
 8006bf4:	d13f      	bne.n	8006c76 <HAL_ADC_Start_DMA+0xe6>
        ADC_STATE_CLR_SET(hadc->State,
 8006bf6:	6de3      	ldr	r3, [r4, #92]	; 0x5c
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006bf8:	6821      	ldr	r1, [r4, #0]
        ADC_STATE_CLR_SET(hadc->State,
 8006bfa:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006bfe:	f023 0301 	bic.w	r3, r3, #1
 8006c02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006c06:	65e3      	str	r3, [r4, #92]	; 0x5c
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006c08:	4b1f      	ldr	r3, [pc, #124]	; (8006c88 <HAL_ADC_Start_DMA+0xf8>)
 8006c0a:	4299      	cmp	r1, r3
 8006c0c:	d038      	beq.n	8006c80 <HAL_ADC_Start_DMA+0xf0>
 8006c0e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006c12:	4299      	cmp	r1, r3
 8006c14:	d034      	beq.n	8006c80 <HAL_ADC_Start_DMA+0xf0>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006c16:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8006c18:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006c1c:	65e3      	str	r3, [r4, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8006c1e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8006c20:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006c22:	4d1d      	ldr	r5, [pc, #116]	; (8006c98 <HAL_ADC_Start_DMA+0x108>)
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8006c24:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8006c28:	bf1c      	itt	ne
 8006c2a:	6e23      	ldrne	r3, [r4, #96]	; 0x60
 8006c2c:	f023 0306 	bicne.w	r3, r3, #6
          ADC_CLEAR_ERRORCODE(hadc);
 8006c30:	6623      	str	r3, [r4, #96]	; 0x60
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8006c32:	62c5      	str	r5, [r0, #44]	; 0x2c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8006c34:	4d19      	ldr	r5, [pc, #100]	; (8006c9c <HAL_ADC_Start_DMA+0x10c>)
 8006c36:	6305      	str	r5, [r0, #48]	; 0x30
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8006c38:	4d19      	ldr	r5, [pc, #100]	; (8006ca0 <HAL_ADC_Start_DMA+0x110>)
 8006c3a:	6345      	str	r5, [r0, #52]	; 0x34
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006c3c:	251c      	movs	r5, #28
 8006c3e:	600d      	str	r5, [r1, #0]
        __HAL_UNLOCK(hadc);
 8006c40:	2500      	movs	r5, #0
 8006c42:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8006c46:	684d      	ldr	r5, [r1, #4]
 8006c48:	f045 0510 	orr.w	r5, r5, #16
 8006c4c:	604d      	str	r5, [r1, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8006c4e:	68cd      	ldr	r5, [r1, #12]
 8006c50:	f045 0501 	orr.w	r5, r5, #1
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8006c54:	463b      	mov	r3, r7
 8006c56:	4632      	mov	r2, r6
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8006c58:	60cd      	str	r5, [r1, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8006c5a:	3140      	adds	r1, #64	; 0x40
 8006c5c:	f000 f9e0 	bl	8007020 <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 8006c60:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8006c62:	6893      	ldr	r3, [r2, #8]
 8006c64:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006c68:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006c6c:	f043 0304 	orr.w	r3, r3, #4
 8006c70:	6093      	str	r3, [r2, #8]
}
 8006c72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_UNLOCK(hadc);
 8006c76:	2300      	movs	r3, #0
 8006c78:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
}
 8006c7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006c80:	f1b8 0f00 	cmp.w	r8, #0
 8006c84:	d1cb      	bne.n	8006c1e <HAL_ADC_Start_DMA+0x8e>
 8006c86:	e7c6      	b.n	8006c16 <HAL_ADC_Start_DMA+0x86>
 8006c88:	50000100 	.word	0x50000100
 8006c8c:	50000700 	.word	0x50000700
 8006c90:	50000300 	.word	0x50000300
 8006c94:	50000600 	.word	0x50000600
 8006c98:	08006579 	.word	0x08006579
 8006c9c:	08006569 	.word	0x08006569
 8006ca0:	080065e5 	.word	0x080065e5

08006ca4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8006ca4:	b470      	push	{r4, r5, r6}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006ca6:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006caa:	680e      	ldr	r6, [r1, #0]
  __HAL_LOCK(hadc);
 8006cac:	2a01      	cmp	r2, #1
{
 8006cae:	b09d      	sub	sp, #116	; 0x74
  __HAL_LOCK(hadc);
 8006cb0:	d056      	beq.n	8006d60 <HAL_ADCEx_MultiModeConfigChannel+0xbc>

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8006cb2:	6802      	ldr	r2, [r0, #0]
 8006cb4:	4603      	mov	r3, r0
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8006cb6:	2400      	movs	r4, #0
  __HAL_LOCK(hadc);
 8006cb8:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8006cba:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8006cbe:	9418      	str	r4, [sp, #96]	; 0x60
  __HAL_LOCK(hadc);
 8006cc0:	f883 0058 	strb.w	r0, [r3, #88]	; 0x58
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8006cc4:	9419      	str	r4, [sp, #100]	; 0x64
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8006cc6:	d00b      	beq.n	8006ce0 <HAL_ADCEx_MultiModeConfigChannel+0x3c>
 8006cc8:	4d48      	ldr	r5, [pc, #288]	; (8006dec <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8006cca:	42aa      	cmp	r2, r5
 8006ccc:	d046      	beq.n	8006d5c <HAL_ADCEx_MultiModeConfigChannel+0xb8>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006cce:	6dda      	ldr	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006cd0:	f883 4058 	strb.w	r4, [r3, #88]	; 0x58
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006cd4:	f042 0220 	orr.w	r2, r2, #32
 8006cd8:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8006cda:	b01d      	add	sp, #116	; 0x74
 8006cdc:	bc70      	pop	{r4, r5, r6}
 8006cde:	4770      	bx	lr
 8006ce0:	4843      	ldr	r0, [pc, #268]	; (8006df0 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006ce2:	6880      	ldr	r0, [r0, #8]
 8006ce4:	0740      	lsls	r0, r0, #29
 8006ce6:	d50b      	bpl.n	8006d00 <HAL_ADCEx_MultiModeConfigChannel+0x5c>
 8006ce8:	6892      	ldr	r2, [r2, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006cea:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006cec:	f042 0220 	orr.w	r2, r2, #32
    tmp_hal_status = HAL_ERROR;
 8006cf0:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006cf2:	65da      	str	r2, [r3, #92]	; 0x5c
  __HAL_UNLOCK(hadc);
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
}
 8006cfa:	b01d      	add	sp, #116	; 0x74
 8006cfc:	bc70      	pop	{r4, r5, r6}
 8006cfe:	4770      	bx	lr
 8006d00:	6890      	ldr	r0, [r2, #8]
 8006d02:	0744      	lsls	r4, r0, #29
 8006d04:	d4f1      	bmi.n	8006cea <HAL_ADCEx_MultiModeConfigChannel+0x46>
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8006d06:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8006d0a:	d02d      	beq.n	8006d68 <HAL_ADCEx_MultiModeConfigChannel+0xc4>
 8006d0c:	4838      	ldr	r0, [pc, #224]	; (8006df0 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8006d0e:	4282      	cmp	r2, r0
 8006d10:	d02a      	beq.n	8006d68 <HAL_ADCEx_MultiModeConfigChannel+0xc4>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006d12:	2e00      	cmp	r6, #0
 8006d14:	d058      	beq.n	8006dc8 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8006d16:	4837      	ldr	r0, [pc, #220]	; (8006df4 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8006d18:	684c      	ldr	r4, [r1, #4]
 8006d1a:	6882      	ldr	r2, [r0, #8]
 8006d1c:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8006d20:	4322      	orrs	r2, r4
 8006d22:	f893 4038 	ldrb.w	r4, [r3, #56]	; 0x38
 8006d26:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 8006d2a:	6082      	str	r2, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006d2c:	4a2f      	ldr	r2, [pc, #188]	; (8006dec <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8006d2e:	6894      	ldr	r4, [r2, #8]
 8006d30:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8006d34:	6892      	ldr	r2, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006d36:	4322      	orrs	r2, r4
 8006d38:	4c2f      	ldr	r4, [pc, #188]	; (8006df8 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8006d3a:	68a4      	ldr	r4, [r4, #8]
 8006d3c:	4322      	orrs	r2, r4
 8006d3e:	43d2      	mvns	r2, r2
 8006d40:	f002 0201 	and.w	r2, r2, #1
 8006d44:	b142      	cbz	r2, 8006d58 <HAL_ADCEx_MultiModeConfigChannel+0xb4>
        MODIFY_REG(tmpADC_Common->CCR,
 8006d46:	6884      	ldr	r4, [r0, #8]
 8006d48:	688a      	ldr	r2, [r1, #8]
 8006d4a:	f424 6171 	bic.w	r1, r4, #3856	; 0xf10
 8006d4e:	4332      	orrs	r2, r6
 8006d50:	f021 010f 	bic.w	r1, r1, #15
 8006d54:	430a      	orrs	r2, r1
 8006d56:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006d58:	2000      	movs	r0, #0
 8006d5a:	e7cb      	b.n	8006cf4 <HAL_ADCEx_MultiModeConfigChannel+0x50>
 8006d5c:	4827      	ldr	r0, [pc, #156]	; (8006dfc <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8006d5e:	e7c0      	b.n	8006ce2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
  __HAL_LOCK(hadc);
 8006d60:	2002      	movs	r0, #2
}
 8006d62:	b01d      	add	sp, #116	; 0x74
 8006d64:	bc70      	pop	{r4, r5, r6}
 8006d66:	4770      	bx	lr
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006d68:	b1ae      	cbz	r6, 8006d96 <HAL_ADCEx_MultiModeConfigChannel+0xf2>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8006d6a:	4825      	ldr	r0, [pc, #148]	; (8006e00 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8006d6c:	684c      	ldr	r4, [r1, #4]
 8006d6e:	6882      	ldr	r2, [r0, #8]
 8006d70:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8006d74:	4322      	orrs	r2, r4
 8006d76:	f893 4038 	ldrb.w	r4, [r3, #56]	; 0x38
 8006d7a:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 8006d7e:	6082      	str	r2, [r0, #8]
 8006d80:	4a1b      	ldr	r2, [pc, #108]	; (8006df0 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8006d82:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8006d86:	6880      	ldr	r0, [r0, #8]
 8006d88:	6892      	ldr	r2, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006d8a:	4302      	orrs	r2, r0
 8006d8c:	43d2      	mvns	r2, r2
 8006d8e:	481c      	ldr	r0, [pc, #112]	; (8006e00 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8006d90:	f002 0201 	and.w	r2, r2, #1
 8006d94:	e7d6      	b.n	8006d44 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8006d96:	491a      	ldr	r1, [pc, #104]	; (8006e00 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8006d98:	688a      	ldr	r2, [r1, #8]
 8006d9a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8006d9e:	608a      	str	r2, [r1, #8]
 8006da0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8006da4:	4a12      	ldr	r2, [pc, #72]	; (8006df0 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8006da6:	6880      	ldr	r0, [r0, #8]
 8006da8:	6892      	ldr	r2, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006daa:	4915      	ldr	r1, [pc, #84]	; (8006e00 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8006dac:	4302      	orrs	r2, r0
 8006dae:	43d2      	mvns	r2, r2
 8006db0:	f002 0201 	and.w	r2, r2, #1
 8006db4:	2a00      	cmp	r2, #0
 8006db6:	d0cf      	beq.n	8006d58 <HAL_ADCEx_MultiModeConfigChannel+0xb4>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8006db8:	688a      	ldr	r2, [r1, #8]
 8006dba:	f422 6271 	bic.w	r2, r2, #3856	; 0xf10
 8006dbe:	f022 020f 	bic.w	r2, r2, #15
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006dc2:	2000      	movs	r0, #0
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8006dc4:	608a      	str	r2, [r1, #8]
 8006dc6:	e795      	b.n	8006cf4 <HAL_ADCEx_MultiModeConfigChannel+0x50>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8006dc8:	490a      	ldr	r1, [pc, #40]	; (8006df4 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8006dca:	4808      	ldr	r0, [pc, #32]	; (8006dec <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8006dcc:	688a      	ldr	r2, [r1, #8]
 8006dce:	4c0b      	ldr	r4, [pc, #44]	; (8006dfc <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8006dd0:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8006dd4:	608a      	str	r2, [r1, #8]
 8006dd6:	6880      	ldr	r0, [r0, #8]
 8006dd8:	68a2      	ldr	r2, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006dda:	4302      	orrs	r2, r0
 8006ddc:	4806      	ldr	r0, [pc, #24]	; (8006df8 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8006dde:	6880      	ldr	r0, [r0, #8]
 8006de0:	4302      	orrs	r2, r0
 8006de2:	43d2      	mvns	r2, r2
 8006de4:	f002 0201 	and.w	r2, r2, #1
 8006de8:	e7e4      	b.n	8006db4 <HAL_ADCEx_MultiModeConfigChannel+0x110>
 8006dea:	bf00      	nop
 8006dec:	50000400 	.word	0x50000400
 8006df0:	50000100 	.word	0x50000100
 8006df4:	50000700 	.word	0x50000700
 8006df8:	50000600 	.word	0x50000600
 8006dfc:	50000500 	.word	0x50000500
 8006e00:	50000300 	.word	0x50000300

08006e04 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006e04:	4907      	ldr	r1, [pc, #28]	; (8006e24 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8006e06:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006e08:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006e0a:	f64f 00ff 	movw	r0, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006e0e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006e12:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006e14:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006e16:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006e1a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8006e1e:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8006e20:	4770      	bx	lr
 8006e22:	bf00      	nop
 8006e24:	e000ed00 	.word	0xe000ed00

08006e28 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006e28:	4b1c      	ldr	r3, [pc, #112]	; (8006e9c <HAL_NVIC_SetPriority+0x74>)
 8006e2a:	68db      	ldr	r3, [r3, #12]
 8006e2c:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006e30:	b500      	push	{lr}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006e32:	f1c3 0e07 	rsb	lr, r3, #7
 8006e36:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006e3a:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006e3e:	bf28      	it	cs
 8006e40:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006e44:	f1bc 0f06 	cmp.w	ip, #6
 8006e48:	d91b      	bls.n	8006e82 <HAL_NVIC_SetPriority+0x5a>
 8006e4a:	3b03      	subs	r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006e4c:	f04f 3cff 	mov.w	ip, #4294967295
 8006e50:	fa0c fc03 	lsl.w	ip, ip, r3
 8006e54:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006e58:	f04f 3cff 	mov.w	ip, #4294967295
 8006e5c:	fa0c fc0e 	lsl.w	ip, ip, lr
 8006e60:	ea21 010c 	bic.w	r1, r1, ip
 8006e64:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8006e66:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006e68:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 8006e6c:	db0c      	blt.n	8006e88 <HAL_NVIC_SetPriority+0x60>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006e6e:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8006e72:	0109      	lsls	r1, r1, #4
 8006e74:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8006e78:	b2c9      	uxtb	r1, r1
 8006e7a:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8006e7e:	f85d fb04 	ldr.w	pc, [sp], #4
 8006e82:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006e84:	4613      	mov	r3, r2
 8006e86:	e7e7      	b.n	8006e58 <HAL_NVIC_SetPriority+0x30>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006e88:	4b05      	ldr	r3, [pc, #20]	; (8006ea0 <HAL_NVIC_SetPriority+0x78>)
 8006e8a:	f000 000f 	and.w	r0, r0, #15
 8006e8e:	0109      	lsls	r1, r1, #4
 8006e90:	4403      	add	r3, r0
 8006e92:	b2c9      	uxtb	r1, r1
 8006e94:	7619      	strb	r1, [r3, #24]
 8006e96:	f85d fb04 	ldr.w	pc, [sp], #4
 8006e9a:	bf00      	nop
 8006e9c:	e000ed00 	.word	0xe000ed00
 8006ea0:	e000ecfc 	.word	0xe000ecfc

08006ea4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8006ea4:	2800      	cmp	r0, #0
 8006ea6:	db07      	blt.n	8006eb8 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006ea8:	4a04      	ldr	r2, [pc, #16]	; (8006ebc <HAL_NVIC_EnableIRQ+0x18>)
 8006eaa:	0941      	lsrs	r1, r0, #5
 8006eac:	2301      	movs	r3, #1
 8006eae:	f000 001f 	and.w	r0, r0, #31
 8006eb2:	4083      	lsls	r3, r0
 8006eb4:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8006eb8:	4770      	bx	lr
 8006eba:	bf00      	nop
 8006ebc:	e000e100 	.word	0xe000e100

08006ec0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006ec0:	3801      	subs	r0, #1
 8006ec2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8006ec6:	d210      	bcs.n	8006eea <HAL_SYSTICK_Config+0x2a>
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006ec8:	b410      	push	{r4}
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006eca:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006ece:	4c08      	ldr	r4, [pc, #32]	; (8006ef0 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006ed0:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006ed2:	f04f 0cf0 	mov.w	ip, #240	; 0xf0
 8006ed6:	f884 c023 	strb.w	ip, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006eda:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006edc:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006ede:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006ee0:	619a      	str	r2, [r3, #24]
   return SysTick_Config(TicksNumb);
}
 8006ee2:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006ee6:	6119      	str	r1, [r3, #16]
 8006ee8:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8006eea:	2001      	movs	r0, #1
 8006eec:	4770      	bx	lr
 8006eee:	bf00      	nop
 8006ef0:	e000ed00 	.word	0xe000ed00

08006ef4 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8006ef4:	2800      	cmp	r0, #0
 8006ef6:	d078      	beq.n	8006fea <HAL_DMA_Init+0xf6>
{
 8006ef8:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006efa:	4b3d      	ldr	r3, [pc, #244]	; (8006ff0 <HAL_DMA_Init+0xfc>)
 8006efc:	6804      	ldr	r4, [r0, #0]
 8006efe:	429c      	cmp	r4, r3
 8006f00:	d95f      	bls.n	8006fc2 <HAL_DMA_Init+0xce>
    hdma->DmaBaseAddress = DMA1;
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8006f02:	4a3c      	ldr	r2, [pc, #240]	; (8006ff4 <HAL_DMA_Init+0x100>)
 8006f04:	4b3c      	ldr	r3, [pc, #240]	; (8006ff8 <HAL_DMA_Init+0x104>)
    hdma->DmaBaseAddress = DMA2;
 8006f06:	493d      	ldr	r1, [pc, #244]	; (8006ffc <HAL_DMA_Init+0x108>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8006f08:	4422      	add	r2, r4
 8006f0a:	fba3 3202 	umull	r3, r2, r3, r2
 8006f0e:	0912      	lsrs	r2, r2, #4
 8006f10:	0092      	lsls	r2, r2, #2
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006f12:	2302      	movs	r3, #2
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006f14:	6885      	ldr	r5, [r0, #8]
  hdma->State = HAL_DMA_STATE_BUSY;
 8006f16:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
  tmp |=  hdma->Init.Direction        |
 8006f1a:	68c3      	ldr	r3, [r0, #12]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8006f1c:	4e36      	ldr	r6, [pc, #216]	; (8006ff8 <HAL_DMA_Init+0x104>)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8006f1e:	4f34      	ldr	r7, [pc, #208]	; (8006ff0 <HAL_DMA_Init+0xfc>)
 8006f20:	e9c0 1210 	strd	r1, r2, [r0, #64]	; 0x40
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006f24:	6901      	ldr	r1, [r0, #16]
  tmp |=  hdma->Init.Direction        |
 8006f26:	432b      	orrs	r3, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006f28:	430b      	orrs	r3, r1
 8006f2a:	6941      	ldr	r1, [r0, #20]
 8006f2c:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006f2e:	6981      	ldr	r1, [r0, #24]
 8006f30:	430b      	orrs	r3, r1
  tmp = hdma->Instance->CCR;
 8006f32:	6821      	ldr	r1, [r4, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006f34:	f421 4cff 	bic.w	ip, r1, #32640	; 0x7f80
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006f38:	69c1      	ldr	r1, [r0, #28]
 8006f3a:	430b      	orrs	r3, r1
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8006f3c:	b2e1      	uxtb	r1, r4
 8006f3e:	3908      	subs	r1, #8
 8006f40:	fba6 6101 	umull	r6, r1, r6, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8006f44:	6a06      	ldr	r6, [r0, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006f46:	f02c 0c70 	bic.w	ip, ip, #112	; 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 8006f4a:	4333      	orrs	r3, r6
  tmp |=  hdma->Init.Direction        |
 8006f4c:	ea43 030c 	orr.w	r3, r3, ip
  hdma->Instance->CCR = tmp;
 8006f50:	6023      	str	r3, [r4, #0]
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8006f52:	4e2b      	ldr	r6, [pc, #172]	; (8007000 <HAL_DMA_Init+0x10c>)
 8006f54:	4b2b      	ldr	r3, [pc, #172]	; (8007004 <HAL_DMA_Init+0x110>)
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8006f56:	f3c1 1104 	ubfx	r1, r1, #4, #5
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8006f5a:	42bc      	cmp	r4, r7
 8006f5c:	bf98      	it	ls
 8006f5e:	4633      	movls	r3, r6
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8006f60:	f04f 0c01 	mov.w	ip, #1
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006f64:	4c28      	ldr	r4, [pc, #160]	; (8007008 <HAL_DMA_Init+0x114>)
 8006f66:	64c4      	str	r4, [r0, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8006f68:	fa0c f101 	lsl.w	r1, ip, r1
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8006f6c:	18d4      	adds	r4, r2, r3
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006f6e:	f5b5 4f80 	cmp.w	r5, #16384	; 0x4000
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8006f72:	6501      	str	r1, [r0, #80]	; 0x50
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8006f74:	6484      	str	r4, [r0, #72]	; 0x48
 8006f76:	ea4f 0292 	mov.w	r2, r2, lsr #2
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006f7a:	d02b      	beq.n	8006fd4 <HAL_DMA_Init+0xe0>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006f7c:	6845      	ldr	r5, [r0, #4]
 8006f7e:	b2ec      	uxtb	r4, r5
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8006f80:	3d01      	subs	r5, #1
 8006f82:	2d03      	cmp	r5, #3
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006f84:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006f88:	f8c6 1084 	str.w	r1, [r6, #132]	; 0x84
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8006f8c:	d828      	bhi.n	8006fe0 <HAL_DMA_Init+0xec>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006f8e:	4b1f      	ldr	r3, [pc, #124]	; (800700c <HAL_DMA_Init+0x118>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006f90:	4d1f      	ldr	r5, [pc, #124]	; (8007010 <HAL_DMA_Init+0x11c>)
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006f92:	4a20      	ldr	r2, [pc, #128]	; (8007014 <HAL_DMA_Init+0x120>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006f94:	4423      	add	r3, r4

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8006f96:	3c01      	subs	r4, #1
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006f98:	009b      	lsls	r3, r3, #2
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8006f9a:	f004 041f 	and.w	r4, r4, #31
 8006f9e:	fa0c f404 	lsl.w	r4, ip, r4
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8006fa2:	2100      	movs	r1, #0
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006fa4:	e9c0 3515 	strd	r3, r5, [r0, #84]	; 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8006fa8:	65c4      	str	r4, [r0, #92]	; 0x5c
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8006faa:	6019      	str	r1, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006fac:	6454      	str	r4, [r2, #68]	; 0x44
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006fae:	2300      	movs	r3, #0
  hdma->State  = HAL_DMA_STATE_READY;
 8006fb0:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006fb2:	63c3      	str	r3, [r0, #60]	; 0x3c
  hdma->Lock = HAL_UNLOCKED;
 8006fb4:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hdma->State  = HAL_DMA_STATE_READY;
 8006fb8:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
}
 8006fbc:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 8006fbe:	4618      	mov	r0, r3
}
 8006fc0:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8006fc2:	4a15      	ldr	r2, [pc, #84]	; (8007018 <HAL_DMA_Init+0x124>)
 8006fc4:	4b0c      	ldr	r3, [pc, #48]	; (8006ff8 <HAL_DMA_Init+0x104>)
    hdma->DmaBaseAddress = DMA1;
 8006fc6:	4915      	ldr	r1, [pc, #84]	; (800701c <HAL_DMA_Init+0x128>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8006fc8:	4422      	add	r2, r4
 8006fca:	fba3 3202 	umull	r3, r2, r3, r2
 8006fce:	0912      	lsrs	r2, r2, #4
 8006fd0:	0092      	lsls	r2, r2, #2
    hdma->DmaBaseAddress = DMA1;
 8006fd2:	e79e      	b.n	8006f12 <HAL_DMA_Init+0x1e>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006fd4:	2400      	movs	r4, #0
 8006fd6:	6044      	str	r4, [r0, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006fd8:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006fdc:	f8c6 1084 	str.w	r1, [r6, #132]	; 0x84
    hdma->DMAmuxRequestGen = 0U;
 8006fe0:	2300      	movs	r3, #0
    hdma->DMAmuxRequestGenStatus = 0U;
 8006fe2:	e9c0 3315 	strd	r3, r3, [r0, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8006fe6:	65c3      	str	r3, [r0, #92]	; 0x5c
 8006fe8:	e7e1      	b.n	8006fae <HAL_DMA_Init+0xba>
    return HAL_ERROR;
 8006fea:	2001      	movs	r0, #1
}
 8006fec:	4770      	bx	lr
 8006fee:	bf00      	nop
 8006ff0:	40020407 	.word	0x40020407
 8006ff4:	bffdfbf8 	.word	0xbffdfbf8
 8006ff8:	cccccccd 	.word	0xcccccccd
 8006ffc:	40020400 	.word	0x40020400
 8007000:	40020800 	.word	0x40020800
 8007004:	40020820 	.word	0x40020820
 8007008:	40020880 	.word	0x40020880
 800700c:	1000823f 	.word	0x1000823f
 8007010:	40020940 	.word	0x40020940
 8007014:	40020900 	.word	0x40020900
 8007018:	bffdfff8 	.word	0xbffdfff8
 800701c:	40020000 	.word	0x40020000

08007020 <HAL_DMA_Start_IT>:
{
 8007020:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hdma);
 8007022:	f890 4024 	ldrb.w	r4, [r0, #36]	; 0x24
 8007026:	2c01      	cmp	r4, #1
 8007028:	d051      	beq.n	80070ce <HAL_DMA_Start_IT+0xae>
 800702a:	2401      	movs	r4, #1
 800702c:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
  if (HAL_DMA_STATE_READY == hdma->State)
 8007030:	f890 4025 	ldrb.w	r4, [r0, #37]	; 0x25
 8007034:	2c01      	cmp	r4, #1
 8007036:	d005      	beq.n	8007044 <HAL_DMA_Start_IT+0x24>
    __HAL_UNLOCK(hdma);
 8007038:	2300      	movs	r3, #0
 800703a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
}
 800703e:	bcf0      	pop	{r4, r5, r6, r7}
    status = HAL_BUSY;
 8007040:	2002      	movs	r0, #2
}
 8007042:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 8007044:	2402      	movs	r4, #2
 8007046:	f880 4025 	strb.w	r4, [r0, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800704a:	2400      	movs	r4, #0
 800704c:	63c4      	str	r4, [r0, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 800704e:	6804      	ldr	r4, [r0, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007050:	6cc6      	ldr	r6, [r0, #76]	; 0x4c
    __HAL_DMA_DISABLE(hdma);
 8007052:	6825      	ldr	r5, [r4, #0]
 8007054:	f025 0501 	bic.w	r5, r5, #1
 8007058:	6025      	str	r5, [r4, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800705a:	e9d0 7514 	ldrd	r7, r5, [r0, #80]	; 0x50
 800705e:	6077      	str	r7, [r6, #4]
  if (hdma->DMAmuxRequestGen != 0U)
 8007060:	b115      	cbz	r5, 8007068 <HAL_DMA_Start_IT+0x48>
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007062:	e9d0 6716 	ldrd	r6, r7, [r0, #88]	; 0x58
 8007066:	6077      	str	r7, [r6, #4]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007068:	6c46      	ldr	r6, [r0, #68]	; 0x44
 800706a:	6c07      	ldr	r7, [r0, #64]	; 0x40
 800706c:	f006 0c1f 	and.w	ip, r6, #31
 8007070:	2601      	movs	r6, #1
 8007072:	fa06 f60c 	lsl.w	r6, r6, ip
 8007076:	607e      	str	r6, [r7, #4]
  hdma->Instance->CNDTR = DataLength;
 8007078:	6063      	str	r3, [r4, #4]
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800707a:	6883      	ldr	r3, [r0, #8]
 800707c:	2b10      	cmp	r3, #16
    if (NULL != hdma->XferHalfCpltCallback)
 800707e:	6b03      	ldr	r3, [r0, #48]	; 0x30
    hdma->Instance->CPAR = DstAddress;
 8007080:	bf0b      	itete	eq
 8007082:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->CPAR = SrcAddress;
 8007084:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8007086:	60e1      	streq	r1, [r4, #12]
    hdma->Instance->CMAR = DstAddress;
 8007088:	60e2      	strne	r2, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 800708a:	b1bb      	cbz	r3, 80070bc <HAL_DMA_Start_IT+0x9c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800708c:	6823      	ldr	r3, [r4, #0]
 800708e:	f043 030e 	orr.w	r3, r3, #14
 8007092:	6023      	str	r3, [r4, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007094:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8007096:	681a      	ldr	r2, [r3, #0]
 8007098:	03d2      	lsls	r2, r2, #15
 800709a:	d503      	bpl.n	80070a4 <HAL_DMA_Start_IT+0x84>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800709c:	681a      	ldr	r2, [r3, #0]
 800709e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80070a2:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 80070a4:	b11d      	cbz	r5, 80070ae <HAL_DMA_Start_IT+0x8e>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80070a6:	682b      	ldr	r3, [r5, #0]
 80070a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80070ac:	602b      	str	r3, [r5, #0]
    __HAL_DMA_ENABLE(hdma);
 80070ae:	6823      	ldr	r3, [r4, #0]
 80070b0:	f043 0301 	orr.w	r3, r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 80070b4:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 80070b6:	6023      	str	r3, [r4, #0]
}
 80070b8:	bcf0      	pop	{r4, r5, r6, r7}
 80070ba:	4770      	bx	lr
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80070bc:	6823      	ldr	r3, [r4, #0]
 80070be:	f023 0304 	bic.w	r3, r3, #4
 80070c2:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80070c4:	6823      	ldr	r3, [r4, #0]
 80070c6:	f043 030a 	orr.w	r3, r3, #10
 80070ca:	6023      	str	r3, [r4, #0]
 80070cc:	e7e2      	b.n	8007094 <HAL_DMA_Start_IT+0x74>
  __HAL_LOCK(hdma);
 80070ce:	2002      	movs	r0, #2
}
 80070d0:	bcf0      	pop	{r4, r5, r6, r7}
 80070d2:	4770      	bx	lr

080070d4 <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80070d4:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 80070d8:	2a02      	cmp	r2, #2
{
 80070da:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80070dc:	d009      	beq.n	80070f2 <HAL_DMA_Abort+0x1e>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80070de:	2204      	movs	r2, #4
 80070e0:	63c2      	str	r2, [r0, #60]	; 0x3c
  hdma->State = HAL_DMA_STATE_READY;
 80070e2:	2101      	movs	r1, #1
  __HAL_UNLOCK(hdma);
 80070e4:	2200      	movs	r2, #0
    status = HAL_ERROR;
 80070e6:	2001      	movs	r0, #1
  hdma->State = HAL_DMA_STATE_READY;
 80070e8:	f883 1025 	strb.w	r1, [r3, #37]	; 0x25
  __HAL_UNLOCK(hdma);
 80070ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
}
 80070f0:	4770      	bx	lr
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80070f2:	6802      	ldr	r2, [r0, #0]
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80070f4:	6c59      	ldr	r1, [r3, #68]	; 0x44
{
 80070f6:	b430      	push	{r4, r5}
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80070f8:	6c84      	ldr	r4, [r0, #72]	; 0x48
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80070fa:	6810      	ldr	r0, [r2, #0]
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80070fc:	6c1d      	ldr	r5, [r3, #64]	; 0x40
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80070fe:	f020 000e 	bic.w	r0, r0, #14
 8007102:	6010      	str	r0, [r2, #0]
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007104:	6820      	ldr	r0, [r4, #0]
 8007106:	f420 7080 	bic.w	r0, r0, #256	; 0x100
 800710a:	6020      	str	r0, [r4, #0]
     __HAL_DMA_DISABLE(hdma);
 800710c:	6810      	ldr	r0, [r2, #0]
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800710e:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
     __HAL_DMA_DISABLE(hdma);
 8007110:	f020 0001 	bic.w	r0, r0, #1
 8007114:	6010      	str	r0, [r2, #0]
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007116:	f001 011f 	and.w	r1, r1, #31
 800711a:	2201      	movs	r2, #1
 800711c:	408a      	lsls	r2, r1
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800711e:	e9d3 1014 	ldrd	r1, r0, [r3, #80]	; 0x50
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007122:	606a      	str	r2, [r5, #4]
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007124:	6061      	str	r1, [r4, #4]
     if (hdma->DMAmuxRequestGen != 0U)
 8007126:	b138      	cbz	r0, 8007138 <HAL_DMA_Abort+0x64>
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007128:	6802      	ldr	r2, [r0, #0]
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800712a:	e9d3 1416 	ldrd	r1, r4, [r3, #88]	; 0x58
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800712e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007132:	6002      	str	r2, [r0, #0]
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007134:	604c      	str	r4, [r1, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007136:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8007138:	2101      	movs	r1, #1
  __HAL_UNLOCK(hdma);
 800713a:	2200      	movs	r2, #0
  hdma->State = HAL_DMA_STATE_READY;
 800713c:	f883 1025 	strb.w	r1, [r3, #37]	; 0x25
  __HAL_UNLOCK(hdma);
 8007140:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
}
 8007144:	bc30      	pop	{r4, r5}
 8007146:	4770      	bx	lr

08007148 <HAL_DMA_Abort_IT>:
{
 8007148:	b538      	push	{r3, r4, r5, lr}
  if (HAL_DMA_STATE_BUSY != hdma->State)
 800714a:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 800714e:	2b02      	cmp	r3, #2
 8007150:	d009      	beq.n	8007166 <HAL_DMA_Abort_IT+0x1e>
    hdma->State = HAL_DMA_STATE_READY;
 8007152:	2301      	movs	r3, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007154:	2104      	movs	r1, #4
    __HAL_UNLOCK(hdma);
 8007156:	2200      	movs	r2, #0
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007158:	63c1      	str	r1, [r0, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 800715a:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
    hdma->State = HAL_DMA_STATE_READY;
 800715e:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    status = HAL_ERROR;
 8007162:	4618      	mov	r0, r3
}
 8007164:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007166:	6803      	ldr	r3, [r0, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007168:	6c84      	ldr	r4, [r0, #72]	; 0x48
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800716a:	6819      	ldr	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800716c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800716e:	6c05      	ldr	r5, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007170:	f021 010e 	bic.w	r1, r1, #14
 8007174:	6019      	str	r1, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8007176:	6819      	ldr	r1, [r3, #0]
 8007178:	f021 0101 	bic.w	r1, r1, #1
 800717c:	6019      	str	r1, [r3, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800717e:	6823      	ldr	r3, [r4, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007180:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007182:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007186:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007188:	f002 021f 	and.w	r2, r2, #31
 800718c:	2301      	movs	r3, #1
 800718e:	4093      	lsls	r3, r2
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007190:	e9d0 4214 	ldrd	r4, r2, [r0, #80]	; 0x50
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007194:	606b      	str	r3, [r5, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007196:	604c      	str	r4, [r1, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 8007198:	b132      	cbz	r2, 80071a8 <HAL_DMA_Abort_IT+0x60>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800719a:	6813      	ldr	r3, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800719c:	e9d0 1416 	ldrd	r1, r4, [r0, #88]	; 0x58
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80071a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80071a4:	6013      	str	r3, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80071a6:	604c      	str	r4, [r1, #4]
    if (hdma->XferAbortCallback != NULL)
 80071a8:	6b83      	ldr	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 80071aa:	2201      	movs	r2, #1
    __HAL_UNLOCK(hdma);
 80071ac:	2400      	movs	r4, #0
    hdma->State = HAL_DMA_STATE_READY;
 80071ae:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 80071b2:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
    if (hdma->XferAbortCallback != NULL)
 80071b6:	b113      	cbz	r3, 80071be <HAL_DMA_Abort_IT+0x76>
      hdma->XferAbortCallback(hdma);
 80071b8:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 80071ba:	4620      	mov	r0, r4
}
 80071bc:	bd38      	pop	{r3, r4, r5, pc}
  HAL_StatusTypeDef status = HAL_OK;
 80071be:	4618      	mov	r0, r3
}
 80071c0:	bd38      	pop	{r3, r4, r5, pc}
 80071c2:	bf00      	nop

080071c4 <HAL_DMA_IRQHandler>:
{
 80071c4:	b470      	push	{r4, r5, r6}
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80071c6:	6c43      	ldr	r3, [r0, #68]	; 0x44
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80071c8:	6c06      	ldr	r6, [r0, #64]	; 0x40
  uint32_t source_it = hdma->Instance->CCR;
 80071ca:	6805      	ldr	r5, [r0, #0]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80071cc:	6831      	ldr	r1, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80071ce:	682c      	ldr	r4, [r5, #0]
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80071d0:	f003 031f 	and.w	r3, r3, #31
 80071d4:	2204      	movs	r2, #4
 80071d6:	409a      	lsls	r2, r3
 80071d8:	420a      	tst	r2, r1
 80071da:	d00e      	beq.n	80071fa <HAL_DMA_IRQHandler+0x36>
 80071dc:	f014 0f04 	tst.w	r4, #4
 80071e0:	d00b      	beq.n	80071fa <HAL_DMA_IRQHandler+0x36>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80071e2:	682b      	ldr	r3, [r5, #0]
 80071e4:	069b      	lsls	r3, r3, #26
 80071e6:	d403      	bmi.n	80071f0 <HAL_DMA_IRQHandler+0x2c>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80071e8:	682b      	ldr	r3, [r5, #0]
 80071ea:	f023 0304 	bic.w	r3, r3, #4
 80071ee:	602b      	str	r3, [r5, #0]
    if (hdma->XferHalfCpltCallback != NULL)
 80071f0:	6b03      	ldr	r3, [r0, #48]	; 0x30
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80071f2:	6072      	str	r2, [r6, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 80071f4:	b1cb      	cbz	r3, 800722a <HAL_DMA_IRQHandler+0x66>
}
 80071f6:	bc70      	pop	{r4, r5, r6}
      hdma->XferCpltCallback(hdma);
 80071f8:	4718      	bx	r3
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80071fa:	2202      	movs	r2, #2
 80071fc:	409a      	lsls	r2, r3
 80071fe:	420a      	tst	r2, r1
 8007200:	d015      	beq.n	800722e <HAL_DMA_IRQHandler+0x6a>
           && (0U != (source_it & DMA_IT_TC)))
 8007202:	f014 0f02 	tst.w	r4, #2
 8007206:	d012      	beq.n	800722e <HAL_DMA_IRQHandler+0x6a>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007208:	682b      	ldr	r3, [r5, #0]
 800720a:	0699      	lsls	r1, r3, #26
 800720c:	d406      	bmi.n	800721c <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800720e:	682b      	ldr	r3, [r5, #0]
 8007210:	f023 030a 	bic.w	r3, r3, #10
 8007214:	602b      	str	r3, [r5, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8007216:	2301      	movs	r3, #1
 8007218:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    if (hdma->XferCpltCallback != NULL)
 800721c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800721e:	6072      	str	r2, [r6, #4]
    __HAL_UNLOCK(hdma);
 8007220:	2100      	movs	r1, #0
 8007222:	f880 1024 	strb.w	r1, [r0, #36]	; 0x24
    if (hdma->XferCpltCallback != NULL)
 8007226:	2b00      	cmp	r3, #0
 8007228:	d1e5      	bne.n	80071f6 <HAL_DMA_IRQHandler+0x32>
}
 800722a:	bc70      	pop	{r4, r5, r6}
 800722c:	4770      	bx	lr
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800722e:	2208      	movs	r2, #8
 8007230:	409a      	lsls	r2, r3
 8007232:	420a      	tst	r2, r1
 8007234:	d0f9      	beq.n	800722a <HAL_DMA_IRQHandler+0x66>
           && (0U != (source_it & DMA_IT_TE)))
 8007236:	0722      	lsls	r2, r4, #28
 8007238:	d5f7      	bpl.n	800722a <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800723a:	682a      	ldr	r2, [r5, #0]
    if (hdma->XferErrorCallback != NULL)
 800723c:	6b41      	ldr	r1, [r0, #52]	; 0x34
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800723e:	f022 020e 	bic.w	r2, r2, #14
 8007242:	602a      	str	r2, [r5, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007244:	2201      	movs	r2, #1
 8007246:	fa02 f303 	lsl.w	r3, r2, r3
    __HAL_UNLOCK(hdma);
 800724a:	2400      	movs	r4, #0
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800724c:	6073      	str	r3, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800724e:	63c2      	str	r2, [r0, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 8007250:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
    hdma->State = HAL_DMA_STATE_READY;
 8007254:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    if (hdma->XferErrorCallback != NULL)
 8007258:	2900      	cmp	r1, #0
 800725a:	d0e6      	beq.n	800722a <HAL_DMA_IRQHandler+0x66>
}
 800725c:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 800725e:	4708      	bx	r1

08007260 <HAL_FDCAN_Init>:
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8007260:	2800      	cmp	r0, #0
 8007262:	f000 814c 	beq.w	80074fe <HAL_FDCAN_Init+0x29e>
{
 8007266:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800726a:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 800726e:	4604      	mov	r4, r0
 8007270:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007274:	2b00      	cmp	r3, #0
 8007276:	d073      	beq.n	8007360 <HAL_FDCAN_Init+0x100>
    HAL_FDCAN_MspInit(hfdcan);
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8007278:	6822      	ldr	r2, [r4, #0]
 800727a:	6993      	ldr	r3, [r2, #24]
 800727c:	f023 0310 	bic.w	r3, r3, #16
 8007280:	6193      	str	r3, [r2, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007282:	f7fb fca1 	bl	8002bc8 <HAL_GetTick>
 8007286:	4605      	mov	r5, r0

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8007288:	e004      	b.n	8007294 <HAL_FDCAN_Init+0x34>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800728a:	f7fb fc9d 	bl	8002bc8 <HAL_GetTick>
 800728e:	1b43      	subs	r3, r0, r5
 8007290:	2b0a      	cmp	r3, #10
 8007292:	d85b      	bhi.n	800734c <HAL_FDCAN_Init+0xec>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8007294:	6823      	ldr	r3, [r4, #0]
 8007296:	699a      	ldr	r2, [r3, #24]
 8007298:	0711      	lsls	r1, r2, #28
 800729a:	d4f6      	bmi.n	800728a <HAL_FDCAN_Init+0x2a>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800729c:	699a      	ldr	r2, [r3, #24]
 800729e:	f042 0201 	orr.w	r2, r2, #1
 80072a2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80072a4:	f7fb fc90 	bl	8002bc8 <HAL_GetTick>
 80072a8:	4605      	mov	r5, r0

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80072aa:	e004      	b.n	80072b6 <HAL_FDCAN_Init+0x56>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80072ac:	f7fb fc8c 	bl	8002bc8 <HAL_GetTick>
 80072b0:	1b40      	subs	r0, r0, r5
 80072b2:	280a      	cmp	r0, #10
 80072b4:	d84a      	bhi.n	800734c <HAL_FDCAN_Init+0xec>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80072b6:	6823      	ldr	r3, [r4, #0]
 80072b8:	699a      	ldr	r2, [r3, #24]
 80072ba:	07d2      	lsls	r2, r2, #31
 80072bc:	d5f6      	bpl.n	80072ac <HAL_FDCAN_Init+0x4c>
      return HAL_ERROR;
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80072be:	699a      	ldr	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80072c0:	4998      	ldr	r1, [pc, #608]	; (8007524 <HAL_FDCAN_Init+0x2c4>)
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80072c2:	f042 0202 	orr.w	r2, r2, #2
  if (hfdcan->Instance == FDCAN1)
 80072c6:	428b      	cmp	r3, r1
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80072c8:	619a      	str	r2, [r3, #24]
  if (hfdcan->Instance == FDCAN1)
 80072ca:	f000 8113 	beq.w	80074f4 <HAL_FDCAN_Init+0x294>
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80072ce:	7c22      	ldrb	r2, [r4, #16]
 80072d0:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80072d2:	699a      	ldr	r2, [r3, #24]
 80072d4:	bf0c      	ite	eq
 80072d6:	f022 0240 	biceq.w	r2, r2, #64	; 0x40
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80072da:	f042 0240 	orrne.w	r2, r2, #64	; 0x40
 80072de:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80072e0:	7c62      	ldrb	r2, [r4, #17]
 80072e2:	2a01      	cmp	r2, #1
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80072e4:	699a      	ldr	r2, [r3, #24]
 80072e6:	bf0c      	ite	eq
 80072e8:	f442 4280 	orreq.w	r2, r2, #16384	; 0x4000
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80072ec:	f422 4280 	bicne.w	r2, r2, #16384	; 0x4000
 80072f0:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80072f2:	7ca2      	ldrb	r2, [r4, #18]
 80072f4:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80072f6:	699a      	ldr	r2, [r3, #24]
 80072f8:	bf0c      	ite	eq
 80072fa:	f422 5280 	biceq.w	r2, r2, #4096	; 0x1000
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80072fe:	f442 5280 	orrne.w	r2, r2, #4096	; 0x1000
 8007302:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8007304:	699a      	ldr	r2, [r3, #24]
 8007306:	68a0      	ldr	r0, [r4, #8]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8007308:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800730a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800730e:	4302      	orrs	r2, r0
 8007310:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8007312:	699a      	ldr	r2, [r3, #24]
 8007314:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8007318:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800731a:	691a      	ldr	r2, [r3, #16]
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800731c:	2901      	cmp	r1, #1
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800731e:	f022 0210 	bic.w	r2, r2, #16
 8007322:	611a      	str	r2, [r3, #16]
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8007324:	d021      	beq.n	800736a <HAL_FDCAN_Init+0x10a>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8007326:	b321      	cbz	r1, 8007372 <HAL_FDCAN_Init+0x112>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8007328:	2902      	cmp	r1, #2
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800732a:	699a      	ldr	r2, [r3, #24]
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800732c:	f000 80f5 	beq.w	800751a <HAL_FDCAN_Init+0x2ba>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8007330:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007334:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007336:	691a      	ldr	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8007338:	2903      	cmp	r1, #3
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800733a:	f042 0210 	orr.w	r2, r2, #16
 800733e:	611a      	str	r2, [r3, #16]
      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8007340:	d117      	bne.n	8007372 <HAL_FDCAN_Init+0x112>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8007342:	699a      	ldr	r2, [r3, #24]
 8007344:	f042 0220 	orr.w	r2, r2, #32
 8007348:	619a      	str	r2, [r3, #24]
 800734a:	e012      	b.n	8007372 <HAL_FDCAN_Init+0x112>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800734c:	6e23      	ldr	r3, [r4, #96]	; 0x60
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800734e:	2203      	movs	r2, #3
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8007350:	f043 0301 	orr.w	r3, r3, #1
 8007354:	6623      	str	r3, [r4, #96]	; 0x60
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007356:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
      return HAL_ERROR;
 800735a:	2001      	movs	r0, #1
  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;

  /* Return function status */
  return HAL_OK;
}
 800735c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    hfdcan->Lock = HAL_UNLOCKED;
 8007360:	f880 205d 	strb.w	r2, [r0, #93]	; 0x5d
    HAL_FDCAN_MspInit(hfdcan);
 8007364:	f7fa fe08 	bl	8001f78 <HAL_FDCAN_MspInit>
 8007368:	e786      	b.n	8007278 <HAL_FDCAN_Init+0x18>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800736a:	699a      	ldr	r2, [r3, #24]
 800736c:	f042 0204 	orr.w	r2, r2, #4
 8007370:	619a      	str	r2, [r3, #24]
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007372:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8007376:	3a01      	subs	r2, #1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007378:	3901      	subs	r1, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800737a:	0212      	lsls	r2, r2, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800737c:	ea42 6241 	orr.w	r2, r2, r1, lsl #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8007380:	6a21      	ldr	r1, [r4, #32]
 8007382:	3901      	subs	r1, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8007384:	430a      	orrs	r2, r1
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8007386:	6961      	ldr	r1, [r4, #20]
 8007388:	3901      	subs	r1, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800738a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800738e:	f5b0 7f40 	cmp.w	r0, #768	; 0x300
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007392:	61da      	str	r2, [r3, #28]
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8007394:	d10e      	bne.n	80073b4 <HAL_FDCAN_Init+0x154>
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8007396:	e9d4 020b 	ldrd	r0, r2, [r4, #44]	; 0x2c
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800739a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800739c:	3a01      	subs	r2, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800739e:	3801      	subs	r0, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80073a0:	0112      	lsls	r2, r2, #4
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80073a2:	3901      	subs	r1, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80073a4:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80073a8:	430a      	orrs	r2, r1
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80073aa:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80073ac:	3901      	subs	r1, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80073ae:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80073b2:	60da      	str	r2, [r3, #12]
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80073b4:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 80073b8:	6be0      	ldr	r0, [r4, #60]	; 0x3c
{
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 80073ba:	495b      	ldr	r1, [pc, #364]	; (8007528 <HAL_FDCAN_Init+0x2c8>)
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80073bc:	4302      	orrs	r2, r0
  if (hfdcan->Instance == FDCAN2)
 80073be:	428b      	cmp	r3, r1
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80073c0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  if (hfdcan->Instance == FDCAN2)
 80073c4:	f000 809d 	beq.w	8007502 <HAL_FDCAN_Init+0x2a2>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 80073c8:	4a58      	ldr	r2, [pc, #352]	; (800752c <HAL_FDCAN_Init+0x2cc>)
 80073ca:	4e59      	ldr	r6, [pc, #356]	; (8007530 <HAL_FDCAN_Init+0x2d0>)
 80073cc:	4f59      	ldr	r7, [pc, #356]	; (8007534 <HAL_FDCAN_Init+0x2d4>)
 80073ce:	4d5a      	ldr	r5, [pc, #360]	; (8007538 <HAL_FDCAN_Init+0x2d8>)
 80073d0:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80073d4:	428b      	cmp	r3, r1
 80073d6:	bf18      	it	ne
 80073d8:	4691      	movne	r9, r2
 80073da:	f501 517d 	add.w	r1, r1, #16192	; 0x3f40
 80073de:	f1a2 0218 	sub.w	r2, r2, #24
 80073e2:	f101 0110 	add.w	r1, r1, #16
 80073e6:	bf18      	it	ne
 80073e8:	4616      	movne	r6, r2
 80073ea:	f1a2 02d8 	sub.w	r2, r2, #216	; 0xd8
 80073ee:	bf14      	ite	ne
 80073f0:	4617      	movne	r7, r2
 80073f2:	468e      	moveq	lr, r1
 80073f4:	f1a2 02d8 	sub.w	r2, r2, #216	; 0xd8
 80073f8:	f1a1 0140 	sub.w	r1, r1, #64	; 0x40
 80073fc:	bf14      	ite	ne
 80073fe:	4696      	movne	lr, r2
 8007400:	4688      	moveq	r8, r1
 8007402:	f1a2 0240 	sub.w	r2, r2, #64	; 0x40
 8007406:	f501 7138 	add.w	r1, r1, #736	; 0x2e0
 800740a:	bf14      	ite	ne
 800740c:	4690      	movne	r8, r2
 800740e:	468c      	moveq	ip, r1
 8007410:	f502 7238 	add.w	r2, r2, #736	; 0x2e0
 8007414:	f5a1 611f 	sub.w	r1, r1, #2544	; 0x9f0
 8007418:	bf14      	ite	ne
 800741a:	4694      	movne	ip, r2
 800741c:	46a9      	moveq	r9, r5
 800741e:	f502 7254 	add.w	r2, r2, #848	; 0x350
 8007422:	bf18      	it	ne
 8007424:	460a      	movne	r2, r1

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8007426:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
 800742a:	6b61      	ldr	r1, [r4, #52]	; 0x34
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 800742c:	6422      	str	r2, [r4, #64]	; 0x40
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 800742e:	f420 10f8 	bic.w	r0, r0, #2031616	; 0x1f0000
 8007432:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8007436:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 800743a:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
 800743e:	6ba5      	ldr	r5, [r4, #56]	; 0x38
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8007440:	f8c4 8044 	str.w	r8, [r4, #68]	; 0x44
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8007444:	f020 6070 	bic.w	r0, r0, #251658240	; 0xf000000
 8007448:	ea40 6005 	orr.w	r0, r0, r5, lsl #24
 800744c:	f10c 31ff 	add.w	r1, ip, #4294967295
 8007450:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8007454:	1a89      	subs	r1, r1, r2
 8007456:	1c53      	adds	r3, r2, #1
 8007458:	4563      	cmp	r3, ip
 800745a:	ea4f 0391 	mov.w	r3, r1, lsr #2
 800745e:	f103 0301 	add.w	r3, r3, #1
 8007462:	bf98      	it	ls
 8007464:	461d      	movls	r5, r3

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8007466:	e9c4 e712 	strd	lr, r7, [r4, #72]	; 0x48

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 800746a:	e9c4 6914 	strd	r6, r9, [r4, #80]	; 0x50

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800746e:	bf88      	it	hi
 8007470:	2501      	movhi	r5, #1
 8007472:	f3c2 0380 	ubfx	r3, r2, #2, #1
 8007476:	d81a      	bhi.n	80074ae <HAL_FDCAN_Init+0x24e>
 8007478:	2917      	cmp	r1, #23
 800747a:	bf8c      	ite	hi
 800747c:	2100      	movhi	r1, #0
 800747e:	2101      	movls	r1, #1
 8007480:	b9a9      	cbnz	r1, 80074ae <HAL_FDCAN_Init+0x24e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8007482:	4616      	mov	r6, r2
 8007484:	b10b      	cbz	r3, 800748a <HAL_FDCAN_Init+0x22a>
 8007486:	f846 1b04 	str.w	r1, [r6], #4
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800748a:	1aed      	subs	r5, r5, r3
 800748c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007490:	086a      	lsrs	r2, r5, #1
 8007492:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8007496:	2000      	movs	r0, #0
 8007498:	2100      	movs	r1, #0
 800749a:	e8e3 0102 	strd	r0, r1, [r3], #8
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800749e:	429a      	cmp	r2, r3
 80074a0:	d1fb      	bne.n	800749a <HAL_FDCAN_Init+0x23a>
 80074a2:	f025 0301 	bic.w	r3, r5, #1
 80074a6:	429d      	cmp	r5, r3
 80074a8:	eb06 0283 	add.w	r2, r6, r3, lsl #2
 80074ac:	d01a      	beq.n	80074e4 <HAL_FDCAN_Init+0x284>
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80074ae:	4611      	mov	r1, r2
 80074b0:	2300      	movs	r3, #0
 80074b2:	f841 3b04 	str.w	r3, [r1], #4
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80074b6:	458c      	cmp	ip, r1
 80074b8:	d914      	bls.n	80074e4 <HAL_FDCAN_Init+0x284>
 80074ba:	f102 0108 	add.w	r1, r2, #8
 80074be:	458c      	cmp	ip, r1
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80074c0:	6053      	str	r3, [r2, #4]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80074c2:	d90f      	bls.n	80074e4 <HAL_FDCAN_Init+0x284>
 80074c4:	f102 010c 	add.w	r1, r2, #12
 80074c8:	458c      	cmp	ip, r1
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80074ca:	6093      	str	r3, [r2, #8]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80074cc:	d90a      	bls.n	80074e4 <HAL_FDCAN_Init+0x284>
 80074ce:	f102 0110 	add.w	r1, r2, #16
 80074d2:	458c      	cmp	ip, r1
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80074d4:	60d3      	str	r3, [r2, #12]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80074d6:	d905      	bls.n	80074e4 <HAL_FDCAN_Init+0x284>
 80074d8:	f102 0114 	add.w	r1, r2, #20
 80074dc:	458c      	cmp	ip, r1
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80074de:	6113      	str	r3, [r2, #16]
 80074e0:	bf88      	it	hi
 80074e2:	6153      	strhi	r3, [r2, #20]
  hfdcan->LatestTxFifoQRequest = 0U;
 80074e4:	2000      	movs	r0, #0
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80074e6:	2301      	movs	r3, #1
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80074e8:	6620      	str	r0, [r4, #96]	; 0x60
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80074ea:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  hfdcan->LatestTxFifoQRequest = 0U;
 80074ee:	65a0      	str	r0, [r4, #88]	; 0x58
}
 80074f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80074f4:	4a11      	ldr	r2, [pc, #68]	; (800753c <HAL_FDCAN_Init+0x2dc>)
 80074f6:	6861      	ldr	r1, [r4, #4]
 80074f8:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500
 80074fc:	e6e7      	b.n	80072ce <HAL_FDCAN_Init+0x6e>
    return HAL_ERROR;
 80074fe:	2001      	movs	r0, #1
}
 8007500:	4770      	bx	lr
 8007502:	f8df 9048 	ldr.w	r9, [pc, #72]	; 800754c <HAL_FDCAN_Init+0x2ec>
 8007506:	4e0e      	ldr	r6, [pc, #56]	; (8007540 <HAL_FDCAN_Init+0x2e0>)
 8007508:	4f0e      	ldr	r7, [pc, #56]	; (8007544 <HAL_FDCAN_Init+0x2e4>)
 800750a:	f8df e044 	ldr.w	lr, [pc, #68]	; 8007550 <HAL_FDCAN_Init+0x2f0>
 800750e:	f8df 8044 	ldr.w	r8, [pc, #68]	; 8007554 <HAL_FDCAN_Init+0x2f4>
 8007512:	f8df c044 	ldr.w	ip, [pc, #68]	; 8007558 <HAL_FDCAN_Init+0x2f8>
    SramCanInstanceBase += SRAMCAN_SIZE;
 8007516:	4a0c      	ldr	r2, [pc, #48]	; (8007548 <HAL_FDCAN_Init+0x2e8>)
 8007518:	e785      	b.n	8007426 <HAL_FDCAN_Init+0x1c6>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800751a:	f042 0220 	orr.w	r2, r2, #32
 800751e:	619a      	str	r2, [r3, #24]
 8007520:	e727      	b.n	8007372 <HAL_FDCAN_Init+0x112>
 8007522:	bf00      	nop
 8007524:	40006400 	.word	0x40006400
 8007528:	40006800 	.word	0x40006800
 800752c:	4000a678 	.word	0x4000a678
 8007530:	4000ad00 	.word	0x4000ad00
 8007534:	4000ac28 	.word	0x4000ac28
 8007538:	4000ad18 	.word	0x4000ad18
 800753c:	40006000 	.word	0x40006000
 8007540:	4000a9b0 	.word	0x4000a9b0
 8007544:	4000a8d8 	.word	0x4000a8d8
 8007548:	4000a750 	.word	0x4000a750
 800754c:	4000a9c8 	.word	0x4000a9c8
 8007550:	4000a800 	.word	0x4000a800
 8007554:	4000a7c0 	.word	0x4000a7c0
 8007558:	4000aaa0 	.word	0x4000aaa0

0800755c <HAL_FDCAN_ConfigFilter>:
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800755c:	f890 205c 	ldrb.w	r2, [r0, #92]	; 0x5c
  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8007560:	3a01      	subs	r2, #1
 8007562:	2a01      	cmp	r2, #1
{
 8007564:	4603      	mov	r3, r0
  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8007566:	d905      	bls.n	8007574 <HAL_FDCAN_ConfigFilter+0x18>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8007568:	6e02      	ldr	r2, [r0, #96]	; 0x60
 800756a:	f042 0202 	orr.w	r2, r2, #2
    return HAL_ERROR;
 800756e:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8007570:	661a      	str	r2, [r3, #96]	; 0x60
}
 8007572:	4770      	bx	lr
    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8007574:	6808      	ldr	r0, [r1, #0]
{
 8007576:	b430      	push	{r4, r5}
    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8007578:	b978      	cbnz	r0, 800759a <HAL_FDCAN_ConfigFilter+0x3e>
                         (sFilterConfig->FilterConfig << 27U) |
 800757a:	e9d1 4202 	ldrd	r4, r2, [r1, #8]
 800757e:	06d2      	lsls	r2, r2, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007580:	ea42 7284 	orr.w	r2, r2, r4, lsl #30
      *FilterAddress = FilterElementW1;
 8007584:	6c1c      	ldr	r4, [r3, #64]	; 0x40
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007586:	694b      	ldr	r3, [r1, #20]
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8007588:	684d      	ldr	r5, [r1, #4]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800758a:	4313      	orrs	r3, r2
                         (sFilterConfig->FilterID1 << 16U)    |
 800758c:	690a      	ldr	r2, [r1, #16]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800758e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
      *FilterAddress = FilterElementW1;
 8007592:	f844 3025 	str.w	r3, [r4, r5, lsl #2]
}
 8007596:	bc30      	pop	{r4, r5}
 8007598:	4770      	bx	lr
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 800759a:	6c58      	ldr	r0, [r3, #68]	; 0x44
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 800759c:	688a      	ldr	r2, [r1, #8]
 800759e:	694b      	ldr	r3, [r1, #20]
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 80075a0:	684c      	ldr	r4, [r1, #4]
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 80075a2:	ea43 7382 	orr.w	r3, r3, r2, lsl #30
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 80075a6:	e9d1 5203 	ldrd	r5, r2, [r1, #12]
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 80075aa:	eb00 0cc4 	add.w	ip, r0, r4, lsl #3
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 80075ae:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
      *FilterAddress = FilterElementW1;
 80075b2:	f840 2034 	str.w	r2, [r0, r4, lsl #3]
    return HAL_OK;
 80075b6:	2000      	movs	r0, #0
}
 80075b8:	bc30      	pop	{r4, r5}
      *FilterAddress = FilterElementW2;
 80075ba:	f8cc 3004 	str.w	r3, [ip, #4]
}
 80075be:	4770      	bx	lr

080075c0 <HAL_FDCAN_Start>:
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80075c0:	f890 205c 	ldrb.w	r2, [r0, #92]	; 0x5c
 80075c4:	2a01      	cmp	r2, #1
{
 80075c6:	4603      	mov	r3, r0
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80075c8:	d005      	beq.n	80075d6 <HAL_FDCAN_Start+0x16>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80075ca:	6e02      	ldr	r2, [r0, #96]	; 0x60
 80075cc:	f042 0204 	orr.w	r2, r2, #4
    return HAL_ERROR;
 80075d0:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80075d2:	661a      	str	r2, [r3, #96]	; 0x60
}
 80075d4:	4770      	bx	lr
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80075d6:	6800      	ldr	r0, [r0, #0]
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80075d8:	2202      	movs	r2, #2
 80075da:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80075de:	6982      	ldr	r2, [r0, #24]
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80075e0:	2100      	movs	r1, #0
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80075e2:	f022 0201 	bic.w	r2, r2, #1
 80075e6:	6182      	str	r2, [r0, #24]
    return HAL_OK;
 80075e8:	4608      	mov	r0, r1
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80075ea:	6619      	str	r1, [r3, #96]	; 0x60
    return HAL_OK;
 80075ec:	4770      	bx	lr
 80075ee:	bf00      	nop

080075f0 <HAL_FDCAN_AddMessageToTxFifoQ>:
{
 80075f0:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80075f2:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 80075f6:	2b02      	cmp	r3, #2
{
 80075f8:	4686      	mov	lr, r0
  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80075fa:	d10c      	bne.n	8007616 <HAL_FDCAN_AddMessageToTxFifoQ+0x26>
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 80075fc:	6805      	ldr	r5, [r0, #0]
 80075fe:	f8d5 30c4 	ldr.w	r3, [r5, #196]	; 0xc4
 8007602:	f413 1c00 	ands.w	ip, r3, #2097152	; 0x200000
 8007606:	d00d      	beq.n	8007624 <HAL_FDCAN_AddMessageToTxFifoQ+0x34>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8007608:	6e03      	ldr	r3, [r0, #96]	; 0x60
 800760a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
      return HAL_ERROR;
 800760e:	2001      	movs	r0, #1
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8007610:	f8ce 3060 	str.w	r3, [lr, #96]	; 0x60
}
 8007614:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8007616:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8007618:	f043 0308 	orr.w	r3, r3, #8
    return HAL_ERROR;
 800761c:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800761e:	f8ce 3060 	str.w	r3, [lr, #96]	; 0x60
}
 8007622:	bdf0      	pop	{r4, r5, r6, r7, pc}
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8007624:	f8d5 60c4 	ldr.w	r6, [r5, #196]	; 0xc4
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8007628:	684b      	ldr	r3, [r1, #4]
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 800762a:	f3c6 4601 	ubfx	r6, r6, #16, #2
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 800762e:	2b00      	cmp	r3, #0
 8007630:	d139      	bne.n	80076a6 <HAL_FDCAN_AddMessageToTxFifoQ+0xb6>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
                   FDCAN_STANDARD_ID |
 8007632:	688b      	ldr	r3, [r1, #8]
 8007634:	690f      	ldr	r7, [r1, #16]
 8007636:	431f      	orrs	r7, r3
                   pTxHeader->TxFrameType |
                   (pTxHeader->Identifier << 18U));
 8007638:	680b      	ldr	r3, [r1, #0]
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800763a:	ea47 4783 	orr.w	r7, r7, r3, lsl #18
                   pTxHeader->TxFrameType |
                   pTxHeader->Identifier);
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800763e:	e9d1 0306 	ldrd	r0, r3, [r1, #24]
 8007642:	4303      	orrs	r3, r0
 8007644:	6948      	ldr	r0, [r1, #20]
 8007646:	6a0c      	ldr	r4, [r1, #32]
 8007648:	4303      	orrs	r3, r0
 800764a:	68c8      	ldr	r0, [r1, #12]
 800764c:	4303      	orrs	r3, r0
 800764e:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
                 pTxHeader->FDFormat |
                 pTxHeader->BitRateSwitch |
                 pTxHeader->DataLength);

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8007652:	f8de 0054 	ldr.w	r0, [lr, #84]	; 0x54
 8007656:	eb06 04c6 	add.w	r4, r6, r6, lsl #3

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 800765a:	f840 7034 	str.w	r7, [r0, r4, lsl #3]
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 800765e:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
  TxAddress++;
  *TxAddress = TxElementW2;
  TxAddress++;

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8007662:	4c15      	ldr	r4, [pc, #84]	; (80076b8 <HAL_FDCAN_AddMessageToTxFifoQ+0xc8>)
  *TxAddress = TxElementW2;
 8007664:	6043      	str	r3, [r0, #4]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8007666:	89cb      	ldrh	r3, [r1, #14]
 8007668:	5ce3      	ldrb	r3, [r4, r3]
 800766a:	b1a3      	cbz	r3, 8007696 <HAL_FDCAN_AddMessageToTxFifoQ+0xa6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800766c:	7893      	ldrb	r3, [r2, #2]
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800766e:	78d7      	ldrb	r7, [r2, #3]
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8007670:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8007672:	ea43 6307 	orr.w	r3, r3, r7, lsl #24
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
                  (uint32_t)pTxData[ByteCounter]);
 8007676:	7817      	ldrb	r7, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8007678:	433b      	orrs	r3, r7
 800767a:	7857      	ldrb	r7, [r2, #1]
 800767c:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8007680:	eb00 070c 	add.w	r7, r0, ip
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8007684:	f10c 0c04 	add.w	ip, ip, #4
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8007688:	60bb      	str	r3, [r7, #8]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 800768a:	89cb      	ldrh	r3, [r1, #14]
 800768c:	5ce3      	ldrb	r3, [r4, r3]
 800768e:	459c      	cmp	ip, r3
 8007690:	f102 0204 	add.w	r2, r2, #4
 8007694:	d3ea      	bcc.n	800766c <HAL_FDCAN_AddMessageToTxFifoQ+0x7c>
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8007696:	2301      	movs	r3, #1
 8007698:	40b3      	lsls	r3, r6
 800769a:	f8c5 30cc 	str.w	r3, [r5, #204]	; 0xcc
    return HAL_OK;
 800769e:	2000      	movs	r0, #0
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 80076a0:	f8ce 3058 	str.w	r3, [lr, #88]	; 0x58
}
 80076a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
                   pTxHeader->TxFrameType |
 80076a6:	690b      	ldr	r3, [r1, #16]
 80076a8:	6808      	ldr	r0, [r1, #0]
 80076aa:	ea43 0700 	orr.w	r7, r3, r0
 80076ae:	688b      	ldr	r3, [r1, #8]
 80076b0:	431f      	orrs	r7, r3
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80076b2:	f047 4780 	orr.w	r7, r7, #1073741824	; 0x40000000
 80076b6:	e7c2      	b.n	800763e <HAL_FDCAN_AddMessageToTxFifoQ+0x4e>
 80076b8:	0800f6a0 	.word	0x0800f6a0

080076bc <HAL_FDCAN_GetRxMessage>:
{
 80076bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80076be:	4604      	mov	r4, r0
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80076c0:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
  if (state == HAL_FDCAN_STATE_BUSY)
 80076c4:	2802      	cmp	r0, #2
 80076c6:	d10d      	bne.n	80076e4 <HAL_FDCAN_GetRxMessage+0x28>
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80076c8:	2940      	cmp	r1, #64	; 0x40
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80076ca:	f8d4 c000 	ldr.w	ip, [r4]
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80076ce:	d00f      	beq.n	80076f0 <HAL_FDCAN_GetRxMessage+0x34>
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 80076d0:	f8dc 0098 	ldr.w	r0, [ip, #152]	; 0x98
 80076d4:	0700      	lsls	r0, r0, #28
 80076d6:	d160      	bne.n	800779a <HAL_FDCAN_GetRxMessage+0xde>
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80076d8:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80076da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
        return HAL_ERROR;
 80076de:	2001      	movs	r0, #1
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80076e0:	6623      	str	r3, [r4, #96]	; 0x60
}
 80076e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80076e4:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80076e6:	f043 0308 	orr.w	r3, r3, #8
    return HAL_ERROR;
 80076ea:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80076ec:	6623      	str	r3, [r4, #96]	; 0x60
}
 80076ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80076f0:	f8dc 0090 	ldr.w	r0, [ip, #144]	; 0x90
 80076f4:	0705      	lsls	r5, r0, #28
 80076f6:	d0ef      	beq.n	80076d8 <HAL_FDCAN_GetRxMessage+0x1c>
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80076f8:	f8dc 7090 	ldr.w	r7, [ip, #144]	; 0x90
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 80076fc:	6ca5      	ldr	r5, [r4, #72]	; 0x48
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80076fe:	f3c7 2701 	ubfx	r7, r7, #8, #2
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8007702:	eb07 00c7 	add.w	r0, r7, r7, lsl #3
 8007706:	eb05 05c0 	add.w	r5, r5, r0, lsl #3
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800770a:	6828      	ldr	r0, [r5, #0]
 800770c:	f000 4080 	and.w	r0, r0, #1073741824	; 0x40000000
 8007710:	6050      	str	r0, [r2, #4]
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8007712:	2800      	cmp	r0, #0
 8007714:	d150      	bne.n	80077b8 <HAL_FDCAN_GetRxMessage+0xfc>
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8007716:	6828      	ldr	r0, [r5, #0]
 8007718:	f3c0 408a 	ubfx	r0, r0, #18, #11
 800771c:	6010      	str	r0, [r2, #0]
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800771e:	6828      	ldr	r0, [r5, #0]
 8007720:	f000 5000 	and.w	r0, r0, #536870912	; 0x20000000
 8007724:	6090      	str	r0, [r2, #8]
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8007726:	6828      	ldr	r0, [r5, #0]
 8007728:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800772c:	6110      	str	r0, [r2, #16]
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800772e:	88a8      	ldrh	r0, [r5, #4]
 8007730:	61d0      	str	r0, [r2, #28]
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 8007732:	6868      	ldr	r0, [r5, #4]
 8007734:	f400 2070 	and.w	r0, r0, #983040	; 0xf0000
 8007738:	60d0      	str	r0, [r2, #12]
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800773a:	686e      	ldr	r6, [r5, #4]
 800773c:	f406 1680 	and.w	r6, r6, #1048576	; 0x100000
 8007740:	6156      	str	r6, [r2, #20]
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8007742:	686e      	ldr	r6, [r5, #4]
 8007744:	f406 1600 	and.w	r6, r6, #2097152	; 0x200000
 8007748:	6196      	str	r6, [r2, #24]
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800774a:	79ee      	ldrb	r6, [r5, #7]
 800774c:	f006 067f 	and.w	r6, r6, #127	; 0x7f
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8007750:	0c00      	lsrs	r0, r0, #16
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8007752:	6216      	str	r6, [r2, #32]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8007754:	4e1a      	ldr	r6, [pc, #104]	; (80077c0 <HAL_FDCAN_GetRxMessage+0x104>)
 8007756:	f816 e000 	ldrb.w	lr, [r6, r0]
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800775a:	6868      	ldr	r0, [r5, #4]
 800775c:	0fc0      	lsrs	r0, r0, #31
 800775e:	6250      	str	r0, [r2, #36]	; 0x24
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8007760:	f1be 0f00 	cmp.w	lr, #0
 8007764:	d011      	beq.n	800778a <HAL_FDCAN_GetRxMessage+0xce>
 8007766:	3b01      	subs	r3, #1
 8007768:	f105 0e07 	add.w	lr, r5, #7
      pRxData[ByteCounter] = pData[ByteCounter];
 800776c:	46f4      	mov	ip, lr
 800776e:	f81e 0f01 	ldrb.w	r0, [lr, #1]!
 8007772:	f803 0f01 	strb.w	r0, [r3, #1]!
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8007776:	89d0      	ldrh	r0, [r2, #14]
 8007778:	f1ac 0c06 	sub.w	ip, ip, #6
 800777c:	5c30      	ldrb	r0, [r6, r0]
 800777e:	ebac 0c05 	sub.w	ip, ip, r5
 8007782:	4560      	cmp	r0, ip
 8007784:	d8f2      	bhi.n	800776c <HAL_FDCAN_GetRxMessage+0xb0>
 8007786:	f8d4 c000 	ldr.w	ip, [r4]
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800778a:	2940      	cmp	r1, #64	; 0x40
      hfdcan->Instance->RXF0A = GetIndex;
 800778c:	bf0c      	ite	eq
 800778e:	f8cc 7094 	streq.w	r7, [ip, #148]	; 0x94
      hfdcan->Instance->RXF1A = GetIndex;
 8007792:	f8cc 709c 	strne.w	r7, [ip, #156]	; 0x9c
    return HAL_OK;
 8007796:	2000      	movs	r0, #0
}
 8007798:	bdf0      	pop	{r4, r5, r6, r7, pc}
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 800779a:	f8dc 7098 	ldr.w	r7, [ip, #152]	; 0x98
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 800779e:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80077a0:	f3c7 2701 	ubfx	r7, r7, #8, #2
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 80077a4:	eb07 00c7 	add.w	r0, r7, r7, lsl #3
 80077a8:	eb05 05c0 	add.w	r5, r5, r0, lsl #3
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80077ac:	6828      	ldr	r0, [r5, #0]
 80077ae:	f000 4080 	and.w	r0, r0, #1073741824	; 0x40000000
 80077b2:	6050      	str	r0, [r2, #4]
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80077b4:	2800      	cmp	r0, #0
 80077b6:	d0ae      	beq.n	8007716 <HAL_FDCAN_GetRxMessage+0x5a>
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80077b8:	6828      	ldr	r0, [r5, #0]
 80077ba:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
 80077be:	e7ad      	b.n	800771c <HAL_FDCAN_GetRxMessage+0x60>
 80077c0:	0800f6a0 	.word	0x0800f6a0

080077c4 <HAL_FDCAN_GetTxFifoFreeLevel>:
  FreeLevel = hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFFL;
 80077c4:	6803      	ldr	r3, [r0, #0]
 80077c6:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
}
 80077ca:	f000 0007 	and.w	r0, r0, #7
 80077ce:	4770      	bx	lr

080077d0 <HAL_FDCAN_ActivateNotification>:
{
 80077d0:	4603      	mov	r3, r0
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80077d2:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80077d6:	3801      	subs	r0, #1
 80077d8:	2801      	cmp	r0, #1
 80077da:	d905      	bls.n	80077e8 <HAL_FDCAN_ActivateNotification+0x18>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80077dc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80077de:	f042 0202 	orr.w	r2, r2, #2
    return HAL_ERROR;
 80077e2:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80077e4:	661a      	str	r2, [r3, #96]	; 0x60
}
 80077e6:	4770      	bx	lr
    ITs_lines_selection = hfdcan->Instance->ILS;
 80077e8:	681b      	ldr	r3, [r3, #0]
{
 80077ea:	b430      	push	{r4, r5}
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 80077ec:	f011 0507 	ands.w	r5, r1, #7
    ITs_lines_selection = hfdcan->Instance->ILS;
 80077f0:	6d98      	ldr	r0, [r3, #88]	; 0x58
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 80077f2:	d03d      	beq.n	8007870 <HAL_FDCAN_ActivateNotification+0xa0>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80077f4:	07c4      	lsls	r4, r0, #31
 80077f6:	d43b      	bmi.n	8007870 <HAL_FDCAN_ActivateNotification+0xa0>
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80077f8:	6ddc      	ldr	r4, [r3, #92]	; 0x5c
 80077fa:	f044 0401 	orr.w	r4, r4, #1
 80077fe:	65dc      	str	r4, [r3, #92]	; 0x5c
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8007800:	b1cd      	cbz	r5, 8007836 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8007802:	07c5      	lsls	r5, r0, #31
 8007804:	d517      	bpl.n	8007836 <HAL_FDCAN_ActivateNotification+0x66>
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8007806:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
 8007808:	f040 0002 	orr.w	r0, r0, #2
 800780c:	65d8      	str	r0, [r3, #92]	; 0x5c
    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 800780e:	060c      	lsls	r4, r1, #24
 8007810:	d504      	bpl.n	800781c <HAL_FDCAN_ActivateNotification+0x4c>
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8007812:	f8d3 00dc 	ldr.w	r0, [r3, #220]	; 0xdc
 8007816:	4310      	orrs	r0, r2
 8007818:	f8c3 00dc 	str.w	r0, [r3, #220]	; 0xdc
    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 800781c:	05c8      	lsls	r0, r1, #23
 800781e:	d504      	bpl.n	800782a <HAL_FDCAN_ActivateNotification+0x5a>
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8007820:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 8007824:	4302      	orrs	r2, r0
 8007826:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 800782a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800782c:	430a      	orrs	r2, r1
    return HAL_OK;
 800782e:	2000      	movs	r0, #0
}
 8007830:	bc30      	pop	{r4, r5}
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8007832:	655a      	str	r2, [r3, #84]	; 0x54
}
 8007834:	4770      	bx	lr
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8007836:	f011 0f38 	tst.w	r1, #56	; 0x38
 800783a:	d001      	beq.n	8007840 <HAL_FDCAN_ActivateNotification+0x70>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 800783c:	0784      	lsls	r4, r0, #30
 800783e:	d4e2      	bmi.n	8007806 <HAL_FDCAN_ActivateNotification+0x36>
 8007840:	f411 7fe0 	tst.w	r1, #448	; 0x1c0
 8007844:	d131      	bne.n	80078aa <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8007846:	f411 5ff0 	tst.w	r1, #7680	; 0x1e00
 800784a:	d001      	beq.n	8007850 <HAL_FDCAN_ActivateNotification+0x80>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 800784c:	0704      	lsls	r4, r0, #28
 800784e:	d4da      	bmi.n	8007806 <HAL_FDCAN_ActivateNotification+0x36>
 8007850:	f411 4f60 	tst.w	r1, #57344	; 0xe000
 8007854:	d001      	beq.n	800785a <HAL_FDCAN_ActivateNotification+0x8a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8007856:	06c5      	lsls	r5, r0, #27
 8007858:	d4d5      	bmi.n	8007806 <HAL_FDCAN_ActivateNotification+0x36>
 800785a:	f411 3f40 	tst.w	r1, #196608	; 0x30000
 800785e:	d001      	beq.n	8007864 <HAL_FDCAN_ActivateNotification+0x94>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8007860:	0684      	lsls	r4, r0, #26
 8007862:	d4d0      	bmi.n	8007806 <HAL_FDCAN_ActivateNotification+0x36>
 8007864:	f411 0f7c 	tst.w	r1, #16515072	; 0xfc0000
 8007868:	d0d1      	beq.n	800780e <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 800786a:	0645      	lsls	r5, r0, #25
 800786c:	d5cf      	bpl.n	800780e <HAL_FDCAN_ActivateNotification+0x3e>
 800786e:	e7ca      	b.n	8007806 <HAL_FDCAN_ActivateNotification+0x36>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8007870:	f011 0f38 	tst.w	r1, #56	; 0x38
 8007874:	d001      	beq.n	800787a <HAL_FDCAN_ActivateNotification+0xaa>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8007876:	0784      	lsls	r4, r0, #30
 8007878:	d5be      	bpl.n	80077f8 <HAL_FDCAN_ActivateNotification+0x28>
 800787a:	f411 7fe0 	tst.w	r1, #448	; 0x1c0
 800787e:	d117      	bne.n	80078b0 <HAL_FDCAN_ActivateNotification+0xe0>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8007880:	f411 5ff0 	tst.w	r1, #7680	; 0x1e00
 8007884:	d001      	beq.n	800788a <HAL_FDCAN_ActivateNotification+0xba>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8007886:	0704      	lsls	r4, r0, #28
 8007888:	d5b6      	bpl.n	80077f8 <HAL_FDCAN_ActivateNotification+0x28>
 800788a:	f411 4f60 	tst.w	r1, #57344	; 0xe000
 800788e:	d001      	beq.n	8007894 <HAL_FDCAN_ActivateNotification+0xc4>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8007890:	06c4      	lsls	r4, r0, #27
 8007892:	d5b1      	bpl.n	80077f8 <HAL_FDCAN_ActivateNotification+0x28>
 8007894:	f411 3f40 	tst.w	r1, #196608	; 0x30000
 8007898:	d001      	beq.n	800789e <HAL_FDCAN_ActivateNotification+0xce>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 800789a:	0684      	lsls	r4, r0, #26
 800789c:	d5ac      	bpl.n	80077f8 <HAL_FDCAN_ActivateNotification+0x28>
 800789e:	f411 0f7c 	tst.w	r1, #16515072	; 0xfc0000
 80078a2:	d0ad      	beq.n	8007800 <HAL_FDCAN_ActivateNotification+0x30>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 80078a4:	0644      	lsls	r4, r0, #25
 80078a6:	d4ab      	bmi.n	8007800 <HAL_FDCAN_ActivateNotification+0x30>
 80078a8:	e7a6      	b.n	80077f8 <HAL_FDCAN_ActivateNotification+0x28>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80078aa:	0745      	lsls	r5, r0, #29
 80078ac:	d4ab      	bmi.n	8007806 <HAL_FDCAN_ActivateNotification+0x36>
 80078ae:	e7ca      	b.n	8007846 <HAL_FDCAN_ActivateNotification+0x76>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80078b0:	0744      	lsls	r4, r0, #29
 80078b2:	d5a1      	bpl.n	80077f8 <HAL_FDCAN_ActivateNotification+0x28>
 80078b4:	e7e4      	b.n	8007880 <HAL_FDCAN_ActivateNotification+0xb0>
 80078b6:	bf00      	nop

080078b8 <HAL_FDCAN_TxEventFifoCallback>:
}
 80078b8:	4770      	bx	lr
 80078ba:	bf00      	nop

080078bc <HAL_FDCAN_RxFifo1Callback>:
 80078bc:	4770      	bx	lr
 80078be:	bf00      	nop

080078c0 <HAL_FDCAN_TxFifoEmptyCallback>:
 80078c0:	4770      	bx	lr
 80078c2:	bf00      	nop

080078c4 <HAL_FDCAN_TxBufferCompleteCallback>:
 80078c4:	4770      	bx	lr
 80078c6:	bf00      	nop

080078c8 <HAL_FDCAN_TxBufferAbortCallback>:
 80078c8:	4770      	bx	lr
 80078ca:	bf00      	nop

080078cc <HAL_FDCAN_TimestampWraparoundCallback>:
 80078cc:	4770      	bx	lr
 80078ce:	bf00      	nop

080078d0 <HAL_FDCAN_TimeoutOccurredCallback>:
 80078d0:	4770      	bx	lr
 80078d2:	bf00      	nop

080078d4 <HAL_FDCAN_HighPriorityMessageCallback>:
 80078d4:	4770      	bx	lr
 80078d6:	bf00      	nop

080078d8 <HAL_FDCAN_ErrorCallback>:
 80078d8:	4770      	bx	lr
 80078da:	bf00      	nop

080078dc <HAL_FDCAN_ErrorStatusCallback>:
 80078dc:	4770      	bx	lr
 80078de:	bf00      	nop

080078e0 <HAL_FDCAN_IRQHandler>:
{
 80078e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 80078e4:	6803      	ldr	r3, [r0, #0]
 80078e6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 80078e8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80078ea:	ea02 0901 	and.w	r9, r2, r1
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 80078ee:	6d1a      	ldr	r2, [r3, #80]	; 0x50
  RxFifo0ITs &= hfdcan->Instance->IE;
 80078f0:	6d59      	ldr	r1, [r3, #84]	; 0x54
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 80078f2:	6d1f      	ldr	r7, [r3, #80]	; 0x50
  RxFifo0ITs &= hfdcan->Instance->IE;
 80078f4:	ea02 0801 	and.w	r8, r2, r1
  RxFifo1ITs &= hfdcan->Instance->IE;
 80078f8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80078fa:	6d1d      	ldr	r5, [r3, #80]	; 0x50
  RxFifo1ITs &= hfdcan->Instance->IE;
 80078fc:	4017      	ands	r7, r2
  Errors &= hfdcan->Instance->IE;
 80078fe:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8007900:	6d1e      	ldr	r6, [r3, #80]	; 0x50
  Errors &= hfdcan->Instance->IE;
 8007902:	4015      	ands	r5, r2
  ErrorStatusITs &= hfdcan->Instance->IE;
 8007904:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007906:	4016      	ands	r6, r2
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 8007908:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800790a:	0652      	lsls	r2, r2, #25
{
 800790c:	4604      	mov	r4, r0
  TxEventFifoITs &= hfdcan->Instance->IE;
 800790e:	f409 59e0 	and.w	r9, r9, #7168	; 0x1c00
  RxFifo0ITs &= hfdcan->Instance->IE;
 8007912:	f008 0807 	and.w	r8, r8, #7
  RxFifo1ITs &= hfdcan->Instance->IE;
 8007916:	f007 0738 	and.w	r7, r7, #56	; 0x38
  Errors &= hfdcan->Instance->IE;
 800791a:	f405 0571 	and.w	r5, r5, #15794176	; 0xf10000
  ErrorStatusITs &= hfdcan->Instance->IE;
 800791e:	f406 2660 	and.w	r6, r6, #917504	; 0xe0000
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 8007922:	d502      	bpl.n	800792a <HAL_FDCAN_IRQHandler+0x4a>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
 8007924:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007926:	0651      	lsls	r1, r2, #25
 8007928:	d473      	bmi.n	8007a12 <HAL_FDCAN_IRQHandler+0x132>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 800792a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800792c:	05d2      	lsls	r2, r2, #23
 800792e:	d502      	bpl.n	8007936 <HAL_FDCAN_IRQHandler+0x56>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8007930:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007932:	05d0      	lsls	r0, r2, #23
 8007934:	d45d      	bmi.n	80079f2 <HAL_FDCAN_IRQHandler+0x112>
  if (TxEventFifoITs != 0U)
 8007936:	f1b9 0f00 	cmp.w	r9, #0
 800793a:	d14a      	bne.n	80079d2 <HAL_FDCAN_IRQHandler+0xf2>
  if (RxFifo0ITs != 0U)
 800793c:	f1b8 0f00 	cmp.w	r8, #0
 8007940:	d137      	bne.n	80079b2 <HAL_FDCAN_IRQHandler+0xd2>
  if (RxFifo1ITs != 0U)
 8007942:	2f00      	cmp	r7, #0
 8007944:	d13e      	bne.n	80079c4 <HAL_FDCAN_IRQHandler+0xe4>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 8007946:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007948:	0591      	lsls	r1, r2, #22
 800794a:	d502      	bpl.n	8007952 <HAL_FDCAN_IRQHandler+0x72>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
 800794c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800794e:	0592      	lsls	r2, r2, #22
 8007950:	d475      	bmi.n	8007a3e <HAL_FDCAN_IRQHandler+0x15e>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 8007952:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007954:	0617      	lsls	r7, r2, #24
 8007956:	d502      	bpl.n	800795e <HAL_FDCAN_IRQHandler+0x7e>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
 8007958:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800795a:	0610      	lsls	r0, r2, #24
 800795c:	d477      	bmi.n	8007a4e <HAL_FDCAN_IRQHandler+0x16e>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 800795e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007960:	0491      	lsls	r1, r2, #18
 8007962:	d502      	bpl.n	800796a <HAL_FDCAN_IRQHandler+0x8a>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
 8007964:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007966:	0492      	lsls	r2, r2, #18
 8007968:	d459      	bmi.n	8007a1e <HAL_FDCAN_IRQHandler+0x13e>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 800796a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800796c:	0417      	lsls	r7, r2, #16
 800796e:	d502      	bpl.n	8007976 <HAL_FDCAN_IRQHandler+0x96>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
 8007970:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007972:	0410      	lsls	r0, r2, #16
 8007974:	d45b      	bmi.n	8007a2e <HAL_FDCAN_IRQHandler+0x14e>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 8007976:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007978:	0451      	lsls	r1, r2, #17
 800797a:	d509      	bpl.n	8007990 <HAL_FDCAN_IRQHandler+0xb0>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
 800797c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800797e:	0452      	lsls	r2, r2, #17
 8007980:	d506      	bpl.n	8007990 <HAL_FDCAN_IRQHandler+0xb0>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8007982:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8007986:	651a      	str	r2, [r3, #80]	; 0x50
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8007988:	6e22      	ldr	r2, [r4, #96]	; 0x60
 800798a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800798e:	6622      	str	r2, [r4, #96]	; 0x60
  if (ErrorStatusITs != 0U)
 8007990:	b94e      	cbnz	r6, 80079a6 <HAL_FDCAN_IRQHandler+0xc6>
  if (Errors != 0U)
 8007992:	b125      	cbz	r5, 800799e <HAL_FDCAN_IRQHandler+0xbe>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8007994:	6823      	ldr	r3, [r4, #0]
 8007996:	651d      	str	r5, [r3, #80]	; 0x50
    hfdcan->ErrorCode |= Errors;
 8007998:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800799a:	432b      	orrs	r3, r5
 800799c:	6623      	str	r3, [r4, #96]	; 0x60
  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 800799e:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80079a0:	bb13      	cbnz	r3, 80079e8 <HAL_FDCAN_IRQHandler+0x108>
}
 80079a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 80079a6:	651e      	str	r6, [r3, #80]	; 0x50
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 80079a8:	4631      	mov	r1, r6
 80079aa:	4620      	mov	r0, r4
 80079ac:	f7ff ff96 	bl	80078dc <HAL_FDCAN_ErrorStatusCallback>
 80079b0:	e7ef      	b.n	8007992 <HAL_FDCAN_IRQHandler+0xb2>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 80079b2:	f8c3 8050 	str.w	r8, [r3, #80]	; 0x50
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 80079b6:	4641      	mov	r1, r8
 80079b8:	4620      	mov	r0, r4
 80079ba:	f7fa f969 	bl	8001c90 <HAL_FDCAN_RxFifo0Callback>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 80079be:	6823      	ldr	r3, [r4, #0]
  if (RxFifo1ITs != 0U)
 80079c0:	2f00      	cmp	r7, #0
 80079c2:	d0c0      	beq.n	8007946 <HAL_FDCAN_IRQHandler+0x66>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 80079c4:	651f      	str	r7, [r3, #80]	; 0x50
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 80079c6:	4639      	mov	r1, r7
 80079c8:	4620      	mov	r0, r4
 80079ca:	f7ff ff77 	bl	80078bc <HAL_FDCAN_RxFifo1Callback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 80079ce:	6823      	ldr	r3, [r4, #0]
 80079d0:	e7b9      	b.n	8007946 <HAL_FDCAN_IRQHandler+0x66>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 80079d2:	f8c3 9050 	str.w	r9, [r3, #80]	; 0x50
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 80079d6:	4649      	mov	r1, r9
 80079d8:	4620      	mov	r0, r4
 80079da:	f7ff ff6d 	bl	80078b8 <HAL_FDCAN_TxEventFifoCallback>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 80079de:	6823      	ldr	r3, [r4, #0]
  if (RxFifo0ITs != 0U)
 80079e0:	f1b8 0f00 	cmp.w	r8, #0
 80079e4:	d0ad      	beq.n	8007942 <HAL_FDCAN_IRQHandler+0x62>
 80079e6:	e7e4      	b.n	80079b2 <HAL_FDCAN_IRQHandler+0xd2>
    HAL_FDCAN_ErrorCallback(hfdcan);
 80079e8:	4620      	mov	r0, r4
 80079ea:	f7ff ff75 	bl	80078d8 <HAL_FDCAN_ErrorCallback>
}
 80079ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      AbortedBuffers = hfdcan->Instance->TXBCF;
 80079f2:	f8d3 10d8 	ldr.w	r1, [r3, #216]	; 0xd8
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 80079f6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 80079fa:	4011      	ands	r1, r2
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 80079fc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007a00:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8007a02:	4620      	mov	r0, r4
 8007a04:	f7ff ff60 	bl	80078c8 <HAL_FDCAN_TxBufferAbortCallback>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8007a08:	6823      	ldr	r3, [r4, #0]
  if (TxEventFifoITs != 0U)
 8007a0a:	f1b9 0f00 	cmp.w	r9, #0
 8007a0e:	d095      	beq.n	800793c <HAL_FDCAN_IRQHandler+0x5c>
 8007a10:	e7df      	b.n	80079d2 <HAL_FDCAN_IRQHandler+0xf2>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8007a12:	2240      	movs	r2, #64	; 0x40
 8007a14:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8007a16:	f7ff ff5d 	bl	80078d4 <HAL_FDCAN_HighPriorityMessageCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 8007a1a:	6823      	ldr	r3, [r4, #0]
 8007a1c:	e785      	b.n	800792a <HAL_FDCAN_IRQHandler+0x4a>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8007a1e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007a22:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8007a24:	4620      	mov	r0, r4
 8007a26:	f7ff ff51 	bl	80078cc <HAL_FDCAN_TimestampWraparoundCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 8007a2a:	6823      	ldr	r3, [r4, #0]
 8007a2c:	e79d      	b.n	800796a <HAL_FDCAN_IRQHandler+0x8a>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8007a2e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8007a32:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8007a34:	4620      	mov	r0, r4
 8007a36:	f7ff ff4b 	bl	80078d0 <HAL_FDCAN_TimeoutOccurredCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 8007a3a:	6823      	ldr	r3, [r4, #0]
 8007a3c:	e79b      	b.n	8007976 <HAL_FDCAN_IRQHandler+0x96>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8007a3e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007a42:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8007a44:	4620      	mov	r0, r4
 8007a46:	f7ff ff3b 	bl	80078c0 <HAL_FDCAN_TxFifoEmptyCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 8007a4a:	6823      	ldr	r3, [r4, #0]
 8007a4c:	e781      	b.n	8007952 <HAL_FDCAN_IRQHandler+0x72>
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8007a4e:	f8d3 10d4 	ldr.w	r1, [r3, #212]	; 0xd4
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8007a52:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8007a56:	4011      	ands	r1, r2
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8007a58:	2280      	movs	r2, #128	; 0x80
 8007a5a:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8007a5c:	4620      	mov	r0, r4
 8007a5e:	f7ff ff31 	bl	80078c4 <HAL_FDCAN_TxBufferCompleteCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 8007a62:	6823      	ldr	r3, [r4, #0]
 8007a64:	e77b      	b.n	800795e <HAL_FDCAN_IRQHandler+0x7e>
 8007a66:	bf00      	nop

08007a68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007a68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007a6c:	680c      	ldr	r4, [r1, #0]
{
 8007a6e:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007a70:	2c00      	cmp	r4, #0
 8007a72:	d07d      	beq.n	8007b70 <HAL_GPIO_Init+0x108>
 8007a74:	f04f 0c00 	mov.w	ip, #0
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007a78:	4e71      	ldr	r6, [pc, #452]	; (8007c40 <HAL_GPIO_Init+0x1d8>)
  uint32_t position = 0x00U;
 8007a7a:	4663      	mov	r3, ip
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007a7c:	f04f 0b01 	mov.w	fp, #1
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007a80:	468e      	mov	lr, r1
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007a82:	fa0b f703 	lsl.w	r7, fp, r3
    if (iocurrent != 0x00u)
 8007a86:	ea17 0a04 	ands.w	sl, r7, r4
 8007a8a:	d06b      	beq.n	8007b64 <HAL_GPIO_Init+0xfc>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007a8c:	f8de 1004 	ldr.w	r1, [lr, #4]
 8007a90:	f001 0203 	and.w	r2, r1, #3
 8007a94:	1e55      	subs	r5, r2, #1
 8007a96:	2d01      	cmp	r5, #1
 8007a98:	d96d      	bls.n	8007b76 <HAL_GPIO_Init+0x10e>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007a9a:	2a03      	cmp	r2, #3
 8007a9c:	f040 80b1 	bne.w	8007c02 <HAL_GPIO_Init+0x19a>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007aa0:	fa02 f20c 	lsl.w	r2, r2, ip
 8007aa4:	43d5      	mvns	r5, r2
      temp = GPIOx->MODER;
 8007aa6:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007aa8:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007aaa:	432a      	orrs	r2, r5
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007aac:	f411 3f40 	tst.w	r1, #196608	; 0x30000
      GPIOx->MODER = temp;
 8007ab0:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007ab2:	d057      	beq.n	8007b64 <HAL_GPIO_Init+0xfc>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007ab4:	4d63      	ldr	r5, [pc, #396]	; (8007c44 <HAL_GPIO_Init+0x1dc>)
 8007ab6:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 8007ab8:	f042 0201 	orr.w	r2, r2, #1
 8007abc:	662a      	str	r2, [r5, #96]	; 0x60
 8007abe:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 8007ac0:	f002 0201 	and.w	r2, r2, #1
 8007ac4:	9203      	str	r2, [sp, #12]
 8007ac6:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 8007ac8:	f023 0203 	bic.w	r2, r3, #3
 8007acc:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8007ad0:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007ad4:	f003 0703 	and.w	r7, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8007ad8:	6895      	ldr	r5, [r2, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007ada:	00bf      	lsls	r7, r7, #2
 8007adc:	f04f 080f 	mov.w	r8, #15
 8007ae0:	fa08 f807 	lsl.w	r8, r8, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007ae4:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007ae8:	ea25 0908 	bic.w	r9, r5, r8
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007aec:	d01a      	beq.n	8007b24 <HAL_GPIO_Init+0xbc>
 8007aee:	4d56      	ldr	r5, [pc, #344]	; (8007c48 <HAL_GPIO_Init+0x1e0>)
 8007af0:	42a8      	cmp	r0, r5
 8007af2:	f000 8092 	beq.w	8007c1a <HAL_GPIO_Init+0x1b2>
 8007af6:	4d55      	ldr	r5, [pc, #340]	; (8007c4c <HAL_GPIO_Init+0x1e4>)
 8007af8:	42a8      	cmp	r0, r5
 8007afa:	f000 8093 	beq.w	8007c24 <HAL_GPIO_Init+0x1bc>
 8007afe:	4d54      	ldr	r5, [pc, #336]	; (8007c50 <HAL_GPIO_Init+0x1e8>)
 8007b00:	42a8      	cmp	r0, r5
 8007b02:	f000 8083 	beq.w	8007c0c <HAL_GPIO_Init+0x1a4>
 8007b06:	4d53      	ldr	r5, [pc, #332]	; (8007c54 <HAL_GPIO_Init+0x1ec>)
 8007b08:	42a8      	cmp	r0, r5
 8007b0a:	f000 8092 	beq.w	8007c32 <HAL_GPIO_Init+0x1ca>
 8007b0e:	4d52      	ldr	r5, [pc, #328]	; (8007c58 <HAL_GPIO_Init+0x1f0>)
 8007b10:	42a8      	cmp	r0, r5
 8007b12:	bf0c      	ite	eq
 8007b14:	f04f 0805 	moveq.w	r8, #5
 8007b18:	f04f 0806 	movne.w	r8, #6
 8007b1c:	fa08 f707 	lsl.w	r7, r8, r7
 8007b20:	ea49 0907 	orr.w	r9, r9, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007b24:	f8c2 9008 	str.w	r9, [r2, #8]
        temp = EXTI->RTSR1;
 8007b28:	68b2      	ldr	r2, [r6, #8]
        temp &= ~(iocurrent);
 8007b2a:	ea6f 050a 	mvn.w	r5, sl
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007b2e:	02cf      	lsls	r7, r1, #11
        temp &= ~(iocurrent);
 8007b30:	bf54      	ite	pl
 8007b32:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 8007b34:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->RTSR1 = temp;
 8007b38:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR1;
 8007b3a:	68f2      	ldr	r2, [r6, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007b3c:	028f      	lsls	r7, r1, #10
        temp &= ~(iocurrent);
 8007b3e:	bf54      	ite	pl
 8007b40:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 8007b42:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->FTSR1 = temp;
 8007b46:	60f2      	str	r2, [r6, #12]

        temp = EXTI->EMR1;
 8007b48:	6872      	ldr	r2, [r6, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007b4a:	038f      	lsls	r7, r1, #14
        temp &= ~(iocurrent);
 8007b4c:	bf54      	ite	pl
 8007b4e:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 8007b50:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->EMR1 = temp;
 8007b54:	6072      	str	r2, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8007b56:	6832      	ldr	r2, [r6, #0]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007b58:	03c9      	lsls	r1, r1, #15
        temp &= ~(iocurrent);
 8007b5a:	bf54      	ite	pl
 8007b5c:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 8007b5e:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->IMR1 = temp;
 8007b62:	6032      	str	r2, [r6, #0]
      }
    }

    position++;
 8007b64:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007b66:	fa34 f203 	lsrs.w	r2, r4, r3
 8007b6a:	f10c 0c02 	add.w	ip, ip, #2
 8007b6e:	d188      	bne.n	8007a82 <HAL_GPIO_Init+0x1a>
  }
}
 8007b70:	b005      	add	sp, #20
 8007b72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 8007b76:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007b7a:	f8de 500c 	ldr.w	r5, [lr, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007b7e:	f04f 0803 	mov.w	r8, #3
 8007b82:	fa08 f80c 	lsl.w	r8, r8, ip
 8007b86:	ea29 0908 	bic.w	r9, r9, r8
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007b8a:	fa05 f50c 	lsl.w	r5, r5, ip
 8007b8e:	ea45 0509 	orr.w	r5, r5, r9
        GPIOx->OSPEEDR = temp;
 8007b92:	6085      	str	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007b94:	ea6f 0508 	mvn.w	r5, r8
        temp = GPIOx->OTYPER;
 8007b98:	f8d0 8004 	ldr.w	r8, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007b9c:	ea28 0807 	bic.w	r8, r8, r7
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007ba0:	f3c1 1700 	ubfx	r7, r1, #4, #1
 8007ba4:	409f      	lsls	r7, r3
 8007ba6:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = temp;
 8007baa:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 8007bac:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007bae:	ea07 0805 	and.w	r8, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007bb2:	f8de 7008 	ldr.w	r7, [lr, #8]
 8007bb6:	fa07 f70c 	lsl.w	r7, r7, ip
 8007bba:	ea47 0708 	orr.w	r7, r7, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007bbe:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 8007bc0:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007bc2:	fa02 f20c 	lsl.w	r2, r2, ip
 8007bc6:	f47f af6e 	bne.w	8007aa6 <HAL_GPIO_Init+0x3e>
        temp = GPIOx->AFR[position >> 3U];
 8007bca:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 8007bce:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007bd2:	f003 0807 	and.w	r8, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8007bd6:	f8d9 7020 	ldr.w	r7, [r9, #32]
 8007bda:	9700      	str	r7, [sp, #0]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007bdc:	f8de 7010 	ldr.w	r7, [lr, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007be0:	ea4f 0888 	mov.w	r8, r8, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007be4:	fa07 f708 	lsl.w	r7, r7, r8
 8007be8:	9701      	str	r7, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007bea:	270f      	movs	r7, #15
 8007bec:	fa07 f808 	lsl.w	r8, r7, r8
 8007bf0:	9f00      	ldr	r7, [sp, #0]
 8007bf2:	ea27 0808 	bic.w	r8, r7, r8
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007bf6:	9f01      	ldr	r7, [sp, #4]
 8007bf8:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->AFR[position >> 3U] = temp;
 8007bfc:	f8c9 7020 	str.w	r7, [r9, #32]
 8007c00:	e751      	b.n	8007aa6 <HAL_GPIO_Init+0x3e>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007c02:	2503      	movs	r5, #3
 8007c04:	fa05 f50c 	lsl.w	r5, r5, ip
 8007c08:	43ed      	mvns	r5, r5
 8007c0a:	e7cf      	b.n	8007bac <HAL_GPIO_Init+0x144>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007c0c:	f04f 0803 	mov.w	r8, #3
 8007c10:	fa08 f707 	lsl.w	r7, r8, r7
 8007c14:	ea49 0907 	orr.w	r9, r9, r7
 8007c18:	e784      	b.n	8007b24 <HAL_GPIO_Init+0xbc>
 8007c1a:	fa0b f707 	lsl.w	r7, fp, r7
 8007c1e:	ea49 0907 	orr.w	r9, r9, r7
 8007c22:	e77f      	b.n	8007b24 <HAL_GPIO_Init+0xbc>
 8007c24:	f04f 0802 	mov.w	r8, #2
 8007c28:	fa08 f707 	lsl.w	r7, r8, r7
 8007c2c:	ea49 0907 	orr.w	r9, r9, r7
 8007c30:	e778      	b.n	8007b24 <HAL_GPIO_Init+0xbc>
 8007c32:	f04f 0804 	mov.w	r8, #4
 8007c36:	fa08 f707 	lsl.w	r7, r8, r7
 8007c3a:	ea49 0907 	orr.w	r9, r9, r7
 8007c3e:	e771      	b.n	8007b24 <HAL_GPIO_Init+0xbc>
 8007c40:	40010400 	.word	0x40010400
 8007c44:	40021000 	.word	0x40021000
 8007c48:	48000400 	.word	0x48000400
 8007c4c:	48000800 	.word	0x48000800
 8007c50:	48000c00 	.word	0x48000c00
 8007c54:	48001000 	.word	0x48001000
 8007c58:	48001400 	.word	0x48001400

08007c5c <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8007c5c:	6903      	ldr	r3, [r0, #16]
 8007c5e:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8007c60:	bf14      	ite	ne
 8007c62:	2001      	movne	r0, #1
 8007c64:	2000      	moveq	r0, #0
 8007c66:	4770      	bx	lr

08007c68 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007c68:	b10a      	cbz	r2, 8007c6e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007c6a:	6181      	str	r1, [r0, #24]
 8007c6c:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8007c6e:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8007c70:	4770      	bx	lr
 8007c72:	bf00      	nop

08007c74 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007c74:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007c76:	ea01 0203 	and.w	r2, r1, r3
 8007c7a:	ea21 0103 	bic.w	r1, r1, r3
 8007c7e:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007c82:	6181      	str	r1, [r0, #24]
}
 8007c84:	4770      	bx	lr
 8007c86:	bf00      	nop

08007c88 <HAL_PWREx_ControlVoltageScaling>:
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007c88:	4a37      	ldr	r2, [pc, #220]	; (8007d68 <HAL_PWREx_ControlVoltageScaling+0xe0>)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8007c8a:	b960      	cbnz	r0, 8007ca6 <HAL_PWREx_ControlVoltageScaling+0x1e>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007c8c:	6813      	ldr	r3, [r2, #0]
 8007c8e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007c92:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007c96:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007c9a:	d01d      	beq.n	8007cd8 <HAL_PWREx_ControlVoltageScaling+0x50>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007c9c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007ca0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8007ca4:	4770      	bx	lr
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007ca6:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8007caa:	d007      	beq.n	8007cbc <HAL_PWREx_ControlVoltageScaling+0x34>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007cac:	6813      	ldr	r3, [r2, #0]
 8007cae:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007cb2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8007cb6:	2000      	movs	r0, #0
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007cb8:	6013      	str	r3, [r2, #0]
}
 8007cba:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007cbc:	6813      	ldr	r3, [r2, #0]
 8007cbe:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007cc2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007cc6:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007cca:	d02b      	beq.n	8007d24 <HAL_PWREx_ControlVoltageScaling+0x9c>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007ccc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  return HAL_OK;
 8007cd0:	2000      	movs	r0, #0
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007cd2:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8007cd6:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007cd8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007cdc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007ce0:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007ce2:	4822      	ldr	r0, [pc, #136]	; (8007d6c <HAL_PWREx_ControlVoltageScaling+0xe4>)
 8007ce4:	4922      	ldr	r1, [pc, #136]	; (8007d70 <HAL_PWREx_ControlVoltageScaling+0xe8>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007ce6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007cea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007cee:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007cf0:	6803      	ldr	r3, [r0, #0]
 8007cf2:	2032      	movs	r0, #50	; 0x32
 8007cf4:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007cf8:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007cfa:	fba1 1303 	umull	r1, r3, r1, r3
 8007cfe:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007d00:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007d02:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007d06:	d506      	bpl.n	8007d16 <HAL_PWREx_ControlVoltageScaling+0x8e>
 8007d08:	e000      	b.n	8007d0c <HAL_PWREx_ControlVoltageScaling+0x84>
 8007d0a:	b123      	cbz	r3, 8007d16 <HAL_PWREx_ControlVoltageScaling+0x8e>
 8007d0c:	6951      	ldr	r1, [r2, #20]
 8007d0e:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8007d10:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007d14:	d4f9      	bmi.n	8007d0a <HAL_PWREx_ControlVoltageScaling+0x82>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007d16:	4b14      	ldr	r3, [pc, #80]	; (8007d68 <HAL_PWREx_ControlVoltageScaling+0xe0>)
 8007d18:	695b      	ldr	r3, [r3, #20]
 8007d1a:	055b      	lsls	r3, r3, #21
  return HAL_OK;
 8007d1c:	bf54      	ite	pl
 8007d1e:	2000      	movpl	r0, #0
        return HAL_TIMEOUT;
 8007d20:	2003      	movmi	r0, #3
 8007d22:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007d24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007d28:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007d2c:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007d2e:	480f      	ldr	r0, [pc, #60]	; (8007d6c <HAL_PWREx_ControlVoltageScaling+0xe4>)
 8007d30:	490f      	ldr	r1, [pc, #60]	; (8007d70 <HAL_PWREx_ControlVoltageScaling+0xe8>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007d32:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007d36:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007d3a:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007d3c:	6803      	ldr	r3, [r0, #0]
 8007d3e:	2032      	movs	r0, #50	; 0x32
 8007d40:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007d44:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007d46:	fba1 1303 	umull	r1, r3, r1, r3
 8007d4a:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007d4c:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007d4e:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007d52:	d5e0      	bpl.n	8007d16 <HAL_PWREx_ControlVoltageScaling+0x8e>
 8007d54:	e001      	b.n	8007d5a <HAL_PWREx_ControlVoltageScaling+0xd2>
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d0dd      	beq.n	8007d16 <HAL_PWREx_ControlVoltageScaling+0x8e>
 8007d5a:	6951      	ldr	r1, [r2, #20]
 8007d5c:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8007d5e:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007d62:	d5d8      	bpl.n	8007d16 <HAL_PWREx_ControlVoltageScaling+0x8e>
 8007d64:	e7f7      	b.n	8007d56 <HAL_PWREx_ControlVoltageScaling+0xce>
 8007d66:	bf00      	nop
 8007d68:	40007000 	.word	0x40007000
 8007d6c:	20000008 	.word	0x20000008
 8007d70:	431bde83 	.word	0x431bde83

08007d74 <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8007d74:	4a02      	ldr	r2, [pc, #8]	; (8007d80 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 8007d76:	6893      	ldr	r3, [r2, #8]
 8007d78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007d7c:	6093      	str	r3, [r2, #8]
}
 8007d7e:	4770      	bx	lr
 8007d80:	40007000 	.word	0x40007000

08007d84 <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007d84:	2800      	cmp	r0, #0
 8007d86:	f000 81c3 	beq.w	8008110 <HAL_RCC_OscConfig+0x38c>
{
 8007d8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007d8e:	6803      	ldr	r3, [r0, #0]
 8007d90:	07d9      	lsls	r1, r3, #31
{
 8007d92:	b082      	sub	sp, #8
 8007d94:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007d96:	d52d      	bpl.n	8007df4 <HAL_RCC_OscConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007d98:	49a6      	ldr	r1, [pc, #664]	; (8008034 <HAL_RCC_OscConfig+0x2b0>)
 8007d9a:	688a      	ldr	r2, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007d9c:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007d9e:	f002 020c 	and.w	r2, r2, #12

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8007da2:	2a0c      	cmp	r2, #12
 8007da4:	f000 810a 	beq.w	8007fbc <HAL_RCC_OscConfig+0x238>
 8007da8:	2a08      	cmp	r2, #8
 8007daa:	f000 810c 	beq.w	8007fc6 <HAL_RCC_OscConfig+0x242>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007dae:	6863      	ldr	r3, [r4, #4]
 8007db0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007db4:	f000 8133 	beq.w	800801e <HAL_RCC_OscConfig+0x29a>
 8007db8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007dbc:	f000 819b 	beq.w	80080f6 <HAL_RCC_OscConfig+0x372>
 8007dc0:	4d9c      	ldr	r5, [pc, #624]	; (8008034 <HAL_RCC_OscConfig+0x2b0>)
 8007dc2:	682a      	ldr	r2, [r5, #0]
 8007dc4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007dc8:	602a      	str	r2, [r5, #0]
 8007dca:	682a      	ldr	r2, [r5, #0]
 8007dcc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007dd0:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	f040 8128 	bne.w	8008028 <HAL_RCC_OscConfig+0x2a4>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007dd8:	f7fa fef6 	bl	8002bc8 <HAL_GetTick>
 8007ddc:	4606      	mov	r6, r0

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007dde:	e005      	b.n	8007dec <HAL_RCC_OscConfig+0x68>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007de0:	f7fa fef2 	bl	8002bc8 <HAL_GetTick>
 8007de4:	1b80      	subs	r0, r0, r6
 8007de6:	2864      	cmp	r0, #100	; 0x64
 8007de8:	f200 8142 	bhi.w	8008070 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007dec:	682b      	ldr	r3, [r5, #0]
 8007dee:	039f      	lsls	r7, r3, #14
 8007df0:	d4f6      	bmi.n	8007de0 <HAL_RCC_OscConfig+0x5c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007df2:	6823      	ldr	r3, [r4, #0]
 8007df4:	079e      	lsls	r6, r3, #30
 8007df6:	d528      	bpl.n	8007e4a <HAL_RCC_OscConfig+0xc6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007df8:	4a8e      	ldr	r2, [pc, #568]	; (8008034 <HAL_RCC_OscConfig+0x2b0>)
 8007dfa:	6893      	ldr	r3, [r2, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007dfc:	68d2      	ldr	r2, [r2, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007dfe:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8007e02:	2b0c      	cmp	r3, #12
 8007e04:	f000 80ec 	beq.w	8007fe0 <HAL_RCC_OscConfig+0x25c>
 8007e08:	2b04      	cmp	r3, #4
 8007e0a:	f000 80ee 	beq.w	8007fea <HAL_RCC_OscConfig+0x266>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007e0e:	68e3      	ldr	r3, [r4, #12]
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007e10:	4d88      	ldr	r5, [pc, #544]	; (8008034 <HAL_RCC_OscConfig+0x2b0>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	f000 811d 	beq.w	8008052 <HAL_RCC_OscConfig+0x2ce>
        __HAL_RCC_HSI_ENABLE();
 8007e18:	682b      	ldr	r3, [r5, #0]
 8007e1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007e1e:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e20:	f7fa fed2 	bl	8002bc8 <HAL_GetTick>
 8007e24:	4606      	mov	r6, r0

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007e26:	e005      	b.n	8007e34 <HAL_RCC_OscConfig+0xb0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007e28:	f7fa fece 	bl	8002bc8 <HAL_GetTick>
 8007e2c:	1b80      	subs	r0, r0, r6
 8007e2e:	2802      	cmp	r0, #2
 8007e30:	f200 811e 	bhi.w	8008070 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007e34:	682b      	ldr	r3, [r5, #0]
 8007e36:	0558      	lsls	r0, r3, #21
 8007e38:	d5f6      	bpl.n	8007e28 <HAL_RCC_OscConfig+0xa4>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007e3a:	686b      	ldr	r3, [r5, #4]
 8007e3c:	6922      	ldr	r2, [r4, #16]
 8007e3e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8007e42:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8007e46:	606b      	str	r3, [r5, #4]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007e48:	6823      	ldr	r3, [r4, #0]
 8007e4a:	071a      	lsls	r2, r3, #28
 8007e4c:	d519      	bpl.n	8007e82 <HAL_RCC_OscConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007e4e:	6963      	ldr	r3, [r4, #20]
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007e50:	4d78      	ldr	r5, [pc, #480]	; (8008034 <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	f000 809e 	beq.w	8007f94 <HAL_RCC_OscConfig+0x210>
      __HAL_RCC_LSI_ENABLE();
 8007e58:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8007e5c:	f043 0301 	orr.w	r3, r3, #1
 8007e60:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007e64:	f7fa feb0 	bl	8002bc8 <HAL_GetTick>
 8007e68:	4606      	mov	r6, r0

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007e6a:	e005      	b.n	8007e78 <HAL_RCC_OscConfig+0xf4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007e6c:	f7fa feac 	bl	8002bc8 <HAL_GetTick>
 8007e70:	1b80      	subs	r0, r0, r6
 8007e72:	2802      	cmp	r0, #2
 8007e74:	f200 80fc 	bhi.w	8008070 <HAL_RCC_OscConfig+0x2ec>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007e78:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8007e7c:	079f      	lsls	r7, r3, #30
 8007e7e:	d5f5      	bpl.n	8007e6c <HAL_RCC_OscConfig+0xe8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007e80:	6823      	ldr	r3, [r4, #0]
 8007e82:	0759      	lsls	r1, r3, #29
 8007e84:	d541      	bpl.n	8007f0a <HAL_RCC_OscConfig+0x186>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007e86:	4b6b      	ldr	r3, [pc, #428]	; (8008034 <HAL_RCC_OscConfig+0x2b0>)
 8007e88:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007e8a:	00d2      	lsls	r2, r2, #3
 8007e8c:	f100 80f4 	bmi.w	8008078 <HAL_RCC_OscConfig+0x2f4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007e90:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007e92:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8007e96:	659a      	str	r2, [r3, #88]	; 0x58
 8007e98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007e9e:	9301      	str	r3, [sp, #4]
 8007ea0:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8007ea2:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007ea4:	4e64      	ldr	r6, [pc, #400]	; (8008038 <HAL_RCC_OscConfig+0x2b4>)
 8007ea6:	6833      	ldr	r3, [r6, #0]
 8007ea8:	05df      	lsls	r7, r3, #23
 8007eaa:	f140 8113 	bpl.w	80080d4 <HAL_RCC_OscConfig+0x350>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007eae:	68a3      	ldr	r3, [r4, #8]
 8007eb0:	2b01      	cmp	r3, #1
 8007eb2:	f000 80e3 	beq.w	800807c <HAL_RCC_OscConfig+0x2f8>
 8007eb6:	2b05      	cmp	r3, #5
 8007eb8:	f000 8169 	beq.w	800818e <HAL_RCC_OscConfig+0x40a>
 8007ebc:	4e5d      	ldr	r6, [pc, #372]	; (8008034 <HAL_RCC_OscConfig+0x2b0>)
 8007ebe:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 8007ec2:	f022 0201 	bic.w	r2, r2, #1
 8007ec6:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90
 8007eca:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 8007ece:	f022 0204 	bic.w	r2, r2, #4
 8007ed2:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	f040 80d7 	bne.w	800808a <HAL_RCC_OscConfig+0x306>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007edc:	f7fa fe74 	bl	8002bc8 <HAL_GetTick>

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007ee0:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8007ee4:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007ee6:	e005      	b.n	8007ef4 <HAL_RCC_OscConfig+0x170>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007ee8:	f7fa fe6e 	bl	8002bc8 <HAL_GetTick>
 8007eec:	1bc0      	subs	r0, r0, r7
 8007eee:	4540      	cmp	r0, r8
 8007ef0:	f200 80be 	bhi.w	8008070 <HAL_RCC_OscConfig+0x2ec>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007ef4:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 8007ef8:	079a      	lsls	r2, r3, #30
 8007efa:	d4f5      	bmi.n	8007ee8 <HAL_RCC_OscConfig+0x164>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007efc:	b125      	cbz	r5, 8007f08 <HAL_RCC_OscConfig+0x184>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007efe:	4a4d      	ldr	r2, [pc, #308]	; (8008034 <HAL_RCC_OscConfig+0x2b0>)
 8007f00:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8007f02:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007f06:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007f08:	6823      	ldr	r3, [r4, #0]
 8007f0a:	069b      	lsls	r3, r3, #26
 8007f0c:	d518      	bpl.n	8007f40 <HAL_RCC_OscConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007f0e:	69a3      	ldr	r3, [r4, #24]
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007f10:	4d48      	ldr	r5, [pc, #288]	; (8008034 <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	f000 80ca 	beq.w	80080ac <HAL_RCC_OscConfig+0x328>
      __HAL_RCC_HSI48_ENABLE();
 8007f18:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8007f1c:	f043 0301 	orr.w	r3, r3, #1
 8007f20:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007f24:	f7fa fe50 	bl	8002bc8 <HAL_GetTick>
 8007f28:	4606      	mov	r6, r0

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007f2a:	e005      	b.n	8007f38 <HAL_RCC_OscConfig+0x1b4>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007f2c:	f7fa fe4c 	bl	8002bc8 <HAL_GetTick>
 8007f30:	1b80      	subs	r0, r0, r6
 8007f32:	2802      	cmp	r0, #2
 8007f34:	f200 809c 	bhi.w	8008070 <HAL_RCC_OscConfig+0x2ec>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007f38:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8007f3c:	079f      	lsls	r7, r3, #30
 8007f3e:	d5f5      	bpl.n	8007f2c <HAL_RCC_OscConfig+0x1a8>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007f40:	69e0      	ldr	r0, [r4, #28]
 8007f42:	b318      	cbz	r0, 8007f8c <HAL_RCC_OscConfig+0x208>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007f44:	4d3b      	ldr	r5, [pc, #236]	; (8008034 <HAL_RCC_OscConfig+0x2b0>)
 8007f46:	68ab      	ldr	r3, [r5, #8]
 8007f48:	f003 030c 	and.w	r3, r3, #12
 8007f4c:	2b0c      	cmp	r3, #12
 8007f4e:	f000 812c 	beq.w	80081aa <HAL_RCC_OscConfig+0x426>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007f52:	682b      	ldr	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007f54:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8007f56:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007f5a:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007f5c:	f000 80da 	beq.w	8008114 <HAL_RCC_OscConfig+0x390>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8007f60:	68eb      	ldr	r3, [r5, #12]
 8007f62:	f023 0303 	bic.w	r3, r3, #3
 8007f66:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8007f68:	68eb      	ldr	r3, [r5, #12]
 8007f6a:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8007f6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007f72:	60eb      	str	r3, [r5, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f74:	f7fa fe28 	bl	8002bc8 <HAL_GetTick>
 8007f78:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007f7a:	e004      	b.n	8007f86 <HAL_RCC_OscConfig+0x202>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007f7c:	f7fa fe24 	bl	8002bc8 <HAL_GetTick>
 8007f80:	1b00      	subs	r0, r0, r4
 8007f82:	2802      	cmp	r0, #2
 8007f84:	d874      	bhi.n	8008070 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007f86:	682b      	ldr	r3, [r5, #0]
 8007f88:	019b      	lsls	r3, r3, #6
 8007f8a:	d4f7      	bmi.n	8007f7c <HAL_RCC_OscConfig+0x1f8>
      }
    }
  }
  }

  return HAL_OK;
 8007f8c:	2000      	movs	r0, #0
}
 8007f8e:	b002      	add	sp, #8
 8007f90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 8007f94:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8007f98:	f023 0301 	bic.w	r3, r3, #1
 8007f9c:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
      tickstart = HAL_GetTick();
 8007fa0:	f7fa fe12 	bl	8002bc8 <HAL_GetTick>
 8007fa4:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007fa6:	e004      	b.n	8007fb2 <HAL_RCC_OscConfig+0x22e>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007fa8:	f7fa fe0e 	bl	8002bc8 <HAL_GetTick>
 8007fac:	1b80      	subs	r0, r0, r6
 8007fae:	2802      	cmp	r0, #2
 8007fb0:	d85e      	bhi.n	8008070 <HAL_RCC_OscConfig+0x2ec>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007fb2:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8007fb6:	0798      	lsls	r0, r3, #30
 8007fb8:	d4f6      	bmi.n	8007fa8 <HAL_RCC_OscConfig+0x224>
 8007fba:	e761      	b.n	8007e80 <HAL_RCC_OscConfig+0xfc>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007fbc:	f001 0103 	and.w	r1, r1, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8007fc0:	2903      	cmp	r1, #3
 8007fc2:	f47f aef4 	bne.w	8007dae <HAL_RCC_OscConfig+0x2a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007fc6:	4a1b      	ldr	r2, [pc, #108]	; (8008034 <HAL_RCC_OscConfig+0x2b0>)
 8007fc8:	6812      	ldr	r2, [r2, #0]
 8007fca:	0392      	lsls	r2, r2, #14
 8007fcc:	f57f af12 	bpl.w	8007df4 <HAL_RCC_OscConfig+0x70>
 8007fd0:	6862      	ldr	r2, [r4, #4]
 8007fd2:	2a00      	cmp	r2, #0
 8007fd4:	f47f af0e 	bne.w	8007df4 <HAL_RCC_OscConfig+0x70>
        return HAL_ERROR;
 8007fd8:	2001      	movs	r0, #1
}
 8007fda:	b002      	add	sp, #8
 8007fdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007fe0:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8007fe4:	2a02      	cmp	r2, #2
 8007fe6:	f47f af12 	bne.w	8007e0e <HAL_RCC_OscConfig+0x8a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007fea:	4b12      	ldr	r3, [pc, #72]	; (8008034 <HAL_RCC_OscConfig+0x2b0>)
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	055d      	lsls	r5, r3, #21
 8007ff0:	d502      	bpl.n	8007ff8 <HAL_RCC_OscConfig+0x274>
 8007ff2:	68e3      	ldr	r3, [r4, #12]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d0ef      	beq.n	8007fd8 <HAL_RCC_OscConfig+0x254>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007ff8:	4a0e      	ldr	r2, [pc, #56]	; (8008034 <HAL_RCC_OscConfig+0x2b0>)
 8007ffa:	6920      	ldr	r0, [r4, #16]
 8007ffc:	6853      	ldr	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007ffe:	490f      	ldr	r1, [pc, #60]	; (800803c <HAL_RCC_OscConfig+0x2b8>)
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008000:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8008004:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8008008:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800800a:	6808      	ldr	r0, [r1, #0]
 800800c:	f7fe f92e 	bl	800626c <HAL_InitTick>
 8008010:	2800      	cmp	r0, #0
 8008012:	d1e1      	bne.n	8007fd8 <HAL_RCC_OscConfig+0x254>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008014:	6823      	ldr	r3, [r4, #0]
 8008016:	071a      	lsls	r2, r3, #28
 8008018:	f57f af33 	bpl.w	8007e82 <HAL_RCC_OscConfig+0xfe>
 800801c:	e717      	b.n	8007e4e <HAL_RCC_OscConfig+0xca>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800801e:	4a05      	ldr	r2, [pc, #20]	; (8008034 <HAL_RCC_OscConfig+0x2b0>)
 8008020:	6813      	ldr	r3, [r2, #0]
 8008022:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008026:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8008028:	f7fa fdce 	bl	8002bc8 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800802c:	4e01      	ldr	r6, [pc, #4]	; (8008034 <HAL_RCC_OscConfig+0x2b0>)
        tickstart = HAL_GetTick();
 800802e:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008030:	e00b      	b.n	800804a <HAL_RCC_OscConfig+0x2c6>
 8008032:	bf00      	nop
 8008034:	40021000 	.word	0x40021000
 8008038:	40007000 	.word	0x40007000
 800803c:	20000010 	.word	0x20000010
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008040:	f7fa fdc2 	bl	8002bc8 <HAL_GetTick>
 8008044:	1b40      	subs	r0, r0, r5
 8008046:	2864      	cmp	r0, #100	; 0x64
 8008048:	d812      	bhi.n	8008070 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800804a:	6833      	ldr	r3, [r6, #0]
 800804c:	039b      	lsls	r3, r3, #14
 800804e:	d5f7      	bpl.n	8008040 <HAL_RCC_OscConfig+0x2bc>
 8008050:	e6cf      	b.n	8007df2 <HAL_RCC_OscConfig+0x6e>
        __HAL_RCC_HSI_DISABLE();
 8008052:	682b      	ldr	r3, [r5, #0]
 8008054:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008058:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800805a:	f7fa fdb5 	bl	8002bc8 <HAL_GetTick>
 800805e:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008060:	682b      	ldr	r3, [r5, #0]
 8008062:	0559      	lsls	r1, r3, #21
 8008064:	d5d6      	bpl.n	8008014 <HAL_RCC_OscConfig+0x290>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008066:	f7fa fdaf 	bl	8002bc8 <HAL_GetTick>
 800806a:	1b80      	subs	r0, r0, r6
 800806c:	2802      	cmp	r0, #2
 800806e:	d9f7      	bls.n	8008060 <HAL_RCC_OscConfig+0x2dc>
            return HAL_TIMEOUT;
 8008070:	2003      	movs	r0, #3
}
 8008072:	b002      	add	sp, #8
 8008074:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    FlagStatus       pwrclkchanged = RESET;
 8008078:	2500      	movs	r5, #0
 800807a:	e713      	b.n	8007ea4 <HAL_RCC_OscConfig+0x120>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800807c:	4a65      	ldr	r2, [pc, #404]	; (8008214 <HAL_RCC_OscConfig+0x490>)
 800807e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8008082:	f043 0301 	orr.w	r3, r3, #1
 8008086:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      tickstart = HAL_GetTick();
 800808a:	f7fa fd9d 	bl	8002bc8 <HAL_GetTick>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800808e:	4f61      	ldr	r7, [pc, #388]	; (8008214 <HAL_RCC_OscConfig+0x490>)
      tickstart = HAL_GetTick();
 8008090:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008092:	f241 3888 	movw	r8, #5000	; 0x1388
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008096:	e004      	b.n	80080a2 <HAL_RCC_OscConfig+0x31e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008098:	f7fa fd96 	bl	8002bc8 <HAL_GetTick>
 800809c:	1b80      	subs	r0, r0, r6
 800809e:	4540      	cmp	r0, r8
 80080a0:	d8e6      	bhi.n	8008070 <HAL_RCC_OscConfig+0x2ec>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80080a2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80080a6:	0799      	lsls	r1, r3, #30
 80080a8:	d5f6      	bpl.n	8008098 <HAL_RCC_OscConfig+0x314>
 80080aa:	e727      	b.n	8007efc <HAL_RCC_OscConfig+0x178>
      __HAL_RCC_HSI48_DISABLE();
 80080ac:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 80080b0:	f023 0301 	bic.w	r3, r3, #1
 80080b4:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98
      tickstart = HAL_GetTick();
 80080b8:	f7fa fd86 	bl	8002bc8 <HAL_GetTick>
 80080bc:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80080be:	e004      	b.n	80080ca <HAL_RCC_OscConfig+0x346>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80080c0:	f7fa fd82 	bl	8002bc8 <HAL_GetTick>
 80080c4:	1b80      	subs	r0, r0, r6
 80080c6:	2802      	cmp	r0, #2
 80080c8:	d8d2      	bhi.n	8008070 <HAL_RCC_OscConfig+0x2ec>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80080ca:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 80080ce:	0798      	lsls	r0, r3, #30
 80080d0:	d4f6      	bmi.n	80080c0 <HAL_RCC_OscConfig+0x33c>
 80080d2:	e735      	b.n	8007f40 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80080d4:	6833      	ldr	r3, [r6, #0]
 80080d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80080da:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80080dc:	f7fa fd74 	bl	8002bc8 <HAL_GetTick>
 80080e0:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80080e2:	6833      	ldr	r3, [r6, #0]
 80080e4:	05d8      	lsls	r0, r3, #23
 80080e6:	f53f aee2 	bmi.w	8007eae <HAL_RCC_OscConfig+0x12a>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80080ea:	f7fa fd6d 	bl	8002bc8 <HAL_GetTick>
 80080ee:	1bc0      	subs	r0, r0, r7
 80080f0:	2802      	cmp	r0, #2
 80080f2:	d9f6      	bls.n	80080e2 <HAL_RCC_OscConfig+0x35e>
 80080f4:	e7bc      	b.n	8008070 <HAL_RCC_OscConfig+0x2ec>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80080f6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80080fa:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 80080fe:	681a      	ldr	r2, [r3, #0]
 8008100:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8008104:	601a      	str	r2, [r3, #0]
 8008106:	681a      	ldr	r2, [r3, #0]
 8008108:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800810c:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800810e:	e78b      	b.n	8008028 <HAL_RCC_OscConfig+0x2a4>
    return HAL_ERROR;
 8008110:	2001      	movs	r0, #1
}
 8008112:	4770      	bx	lr
        tickstart = HAL_GetTick();
 8008114:	f7fa fd58 	bl	8002bc8 <HAL_GetTick>
 8008118:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800811a:	e004      	b.n	8008126 <HAL_RCC_OscConfig+0x3a2>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800811c:	f7fa fd54 	bl	8002bc8 <HAL_GetTick>
 8008120:	1b80      	subs	r0, r0, r6
 8008122:	2802      	cmp	r0, #2
 8008124:	d8a4      	bhi.n	8008070 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008126:	682b      	ldr	r3, [r5, #0]
 8008128:	0199      	lsls	r1, r3, #6
 800812a:	d4f7      	bmi.n	800811c <HAL_RCC_OscConfig+0x398>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800812c:	68e9      	ldr	r1, [r5, #12]
 800812e:	4b3a      	ldr	r3, [pc, #232]	; (8008218 <HAL_RCC_OscConfig+0x494>)
 8008130:	6a22      	ldr	r2, [r4, #32]
 8008132:	6a60      	ldr	r0, [r4, #36]	; 0x24
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008134:	4e37      	ldr	r6, [pc, #220]	; (8008214 <HAL_RCC_OscConfig+0x490>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008136:	400b      	ands	r3, r1
 8008138:	4313      	orrs	r3, r2
 800813a:	e9d4 120a 	ldrd	r1, r2, [r4, #40]	; 0x28
 800813e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8008142:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 8008146:	e9d4 120c 	ldrd	r1, r2, [r4, #48]	; 0x30
 800814a:	3801      	subs	r0, #1
 800814c:	0849      	lsrs	r1, r1, #1
 800814e:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8008152:	3901      	subs	r1, #1
 8008154:	0852      	lsrs	r2, r2, #1
 8008156:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 800815a:	3a01      	subs	r2, #1
 800815c:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8008160:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 8008162:	682b      	ldr	r3, [r5, #0]
 8008164:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008168:	602b      	str	r3, [r5, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800816a:	68eb      	ldr	r3, [r5, #12]
 800816c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008170:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 8008172:	f7fa fd29 	bl	8002bc8 <HAL_GetTick>
 8008176:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008178:	e005      	b.n	8008186 <HAL_RCC_OscConfig+0x402>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800817a:	f7fa fd25 	bl	8002bc8 <HAL_GetTick>
 800817e:	1b00      	subs	r0, r0, r4
 8008180:	2802      	cmp	r0, #2
 8008182:	f63f af75 	bhi.w	8008070 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008186:	6833      	ldr	r3, [r6, #0]
 8008188:	019a      	lsls	r2, r3, #6
 800818a:	d5f6      	bpl.n	800817a <HAL_RCC_OscConfig+0x3f6>
 800818c:	e6fe      	b.n	8007f8c <HAL_RCC_OscConfig+0x208>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800818e:	4b21      	ldr	r3, [pc, #132]	; (8008214 <HAL_RCC_OscConfig+0x490>)
 8008190:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8008194:	f042 0204 	orr.w	r2, r2, #4
 8008198:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800819c:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80081a0:	f042 0201 	orr.w	r2, r2, #1
 80081a4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80081a8:	e76f      	b.n	800808a <HAL_RCC_OscConfig+0x306>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80081aa:	2801      	cmp	r0, #1
 80081ac:	f43f aeef 	beq.w	8007f8e <HAL_RCC_OscConfig+0x20a>
      temp_pllckcfg = RCC->PLLCFGR;
 80081b0:	68eb      	ldr	r3, [r5, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80081b2:	6a22      	ldr	r2, [r4, #32]
 80081b4:	f003 0103 	and.w	r1, r3, #3
 80081b8:	4291      	cmp	r1, r2
 80081ba:	f47f af0d 	bne.w	8007fd8 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80081be:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80081c0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80081c4:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80081c6:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 80081ca:	f47f af05 	bne.w	8007fd8 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80081ce:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80081d0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80081d4:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 80081d8:	f47f aefe 	bne.w	8007fd8 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80081dc:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80081de:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80081e2:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 80081e6:	f47f aef7 	bne.w	8007fd8 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80081ea:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80081ec:	0852      	lsrs	r2, r2, #1
 80081ee:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 80081f2:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80081f4:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 80081f8:	f47f aeee 	bne.w	8007fd8 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80081fc:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80081fe:	0852      	lsrs	r2, r2, #1
 8008200:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8008204:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008206:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
    return HAL_ERROR;
 800820a:	bf14      	ite	ne
 800820c:	2001      	movne	r0, #1
 800820e:	2000      	moveq	r0, #0
 8008210:	e6bd      	b.n	8007f8e <HAL_RCC_OscConfig+0x20a>
 8008212:	bf00      	nop
 8008214:	40021000 	.word	0x40021000
 8008218:	019f800c 	.word	0x019f800c

0800821c <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800821c:	4b18      	ldr	r3, [pc, #96]	; (8008280 <HAL_RCC_GetSysClockFreq+0x64>)
 800821e:	689a      	ldr	r2, [r3, #8]
 8008220:	f002 020c 	and.w	r2, r2, #12
 8008224:	2a04      	cmp	r2, #4
 8008226:	d026      	beq.n	8008276 <HAL_RCC_GetSysClockFreq+0x5a>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8008228:	689a      	ldr	r2, [r3, #8]
 800822a:	f002 020c 	and.w	r2, r2, #12
 800822e:	2a08      	cmp	r2, #8
 8008230:	d023      	beq.n	800827a <HAL_RCC_GetSysClockFreq+0x5e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8008232:	689a      	ldr	r2, [r3, #8]
 8008234:	f002 020c 	and.w	r2, r2, #12
 8008238:	2a0c      	cmp	r2, #12
 800823a:	d001      	beq.n	8008240 <HAL_RCC_GetSysClockFreq+0x24>
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
    sysclockfreq = pllvco/pllr;
  }
  else
  {
    sysclockfreq = 0U;
 800823c:	2000      	movs	r0, #0
  }

  return sysclockfreq;
}
 800823e:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008240:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008242:	68da      	ldr	r2, [r3, #12]
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008244:	68d8      	ldr	r0, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008246:	f001 0103 	and.w	r1, r1, #3
    switch (pllsource)
 800824a:	2903      	cmp	r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800824c:	f3c2 1203 	ubfx	r2, r2, #4, #4
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008250:	f3c0 2006 	ubfx	r0, r0, #8, #7
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008254:	bf0c      	ite	eq
 8008256:	4b0b      	ldreq	r3, [pc, #44]	; (8008284 <HAL_RCC_GetSysClockFreq+0x68>)
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008258:	4b0b      	ldrne	r3, [pc, #44]	; (8008288 <HAL_RCC_GetSysClockFreq+0x6c>)
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800825a:	3201      	adds	r2, #1
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800825c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008260:	fb03 f000 	mul.w	r0, r3, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008264:	4b06      	ldr	r3, [pc, #24]	; (8008280 <HAL_RCC_GetSysClockFreq+0x64>)
 8008266:	68db      	ldr	r3, [r3, #12]
 8008268:	f3c3 6341 	ubfx	r3, r3, #25, #2
 800826c:	3301      	adds	r3, #1
 800826e:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8008270:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 8008274:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 8008276:	4804      	ldr	r0, [pc, #16]	; (8008288 <HAL_RCC_GetSysClockFreq+0x6c>)
 8008278:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 800827a:	4802      	ldr	r0, [pc, #8]	; (8008284 <HAL_RCC_GetSysClockFreq+0x68>)
 800827c:	4770      	bx	lr
 800827e:	bf00      	nop
 8008280:	40021000 	.word	0x40021000
 8008284:	007a1200 	.word	0x007a1200
 8008288:	00f42400 	.word	0x00f42400

0800828c <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 800828c:	2800      	cmp	r0, #0
 800828e:	f000 80ee 	beq.w	800846e <HAL_RCC_ClockConfig+0x1e2>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008292:	4a78      	ldr	r2, [pc, #480]	; (8008474 <HAL_RCC_ClockConfig+0x1e8>)
{
 8008294:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008298:	6813      	ldr	r3, [r2, #0]
 800829a:	f003 030f 	and.w	r3, r3, #15
 800829e:	428b      	cmp	r3, r1
 80082a0:	460d      	mov	r5, r1
 80082a2:	4604      	mov	r4, r0
 80082a4:	d20c      	bcs.n	80082c0 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80082a6:	6813      	ldr	r3, [r2, #0]
 80082a8:	f023 030f 	bic.w	r3, r3, #15
 80082ac:	430b      	orrs	r3, r1
 80082ae:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80082b0:	6813      	ldr	r3, [r2, #0]
 80082b2:	f003 030f 	and.w	r3, r3, #15
 80082b6:	428b      	cmp	r3, r1
 80082b8:	d002      	beq.n	80082c0 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 80082ba:	2001      	movs	r0, #1
}
 80082bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80082c0:	6823      	ldr	r3, [r4, #0]
 80082c2:	07df      	lsls	r7, r3, #31
 80082c4:	d569      	bpl.n	800839a <HAL_RCC_ClockConfig+0x10e>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80082c6:	6867      	ldr	r7, [r4, #4]
 80082c8:	2f03      	cmp	r7, #3
 80082ca:	f000 80a0 	beq.w	800840e <HAL_RCC_ClockConfig+0x182>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80082ce:	4b6a      	ldr	r3, [pc, #424]	; (8008478 <HAL_RCC_ClockConfig+0x1ec>)
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80082d0:	2f02      	cmp	r7, #2
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80082d2:	681b      	ldr	r3, [r3, #0]
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80082d4:	f000 8097 	beq.w	8008406 <HAL_RCC_ClockConfig+0x17a>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80082d8:	055b      	lsls	r3, r3, #21
 80082da:	d5ee      	bpl.n	80082ba <HAL_RCC_ClockConfig+0x2e>
      pllfreq = HAL_RCC_GetSysClockFreq();
 80082dc:	f7ff ff9e 	bl	800821c <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 80082e0:	4b66      	ldr	r3, [pc, #408]	; (800847c <HAL_RCC_ClockConfig+0x1f0>)
 80082e2:	4298      	cmp	r0, r3
 80082e4:	f240 80c0 	bls.w	8008468 <HAL_RCC_ClockConfig+0x1dc>
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80082e8:	4a63      	ldr	r2, [pc, #396]	; (8008478 <HAL_RCC_ClockConfig+0x1ec>)
 80082ea:	6893      	ldr	r3, [r2, #8]
 80082ec:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80082f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80082f4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80082f6:	f04f 0980 	mov.w	r9, #128	; 0x80
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80082fa:	4e5f      	ldr	r6, [pc, #380]	; (8008478 <HAL_RCC_ClockConfig+0x1ec>)
 80082fc:	68b3      	ldr	r3, [r6, #8]
 80082fe:	f023 0303 	bic.w	r3, r3, #3
 8008302:	433b      	orrs	r3, r7
 8008304:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8008306:	f7fa fc5f 	bl	8002bc8 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800830a:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 800830e:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008310:	e004      	b.n	800831c <HAL_RCC_ClockConfig+0x90>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008312:	f7fa fc59 	bl	8002bc8 <HAL_GetTick>
 8008316:	1bc0      	subs	r0, r0, r7
 8008318:	4540      	cmp	r0, r8
 800831a:	d871      	bhi.n	8008400 <HAL_RCC_ClockConfig+0x174>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800831c:	68b3      	ldr	r3, [r6, #8]
 800831e:	6862      	ldr	r2, [r4, #4]
 8008320:	f003 030c 	and.w	r3, r3, #12
 8008324:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8008328:	d1f3      	bne.n	8008312 <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800832a:	6823      	ldr	r3, [r4, #0]
 800832c:	079f      	lsls	r7, r3, #30
 800832e:	d436      	bmi.n	800839e <HAL_RCC_ClockConfig+0x112>
    if(hpre == RCC_SYSCLK_DIV2)
 8008330:	f1b9 0f00 	cmp.w	r9, #0
 8008334:	d003      	beq.n	800833e <HAL_RCC_ClockConfig+0xb2>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8008336:	68b3      	ldr	r3, [r6, #8]
 8008338:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800833c:	60b3      	str	r3, [r6, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800833e:	4e4d      	ldr	r6, [pc, #308]	; (8008474 <HAL_RCC_ClockConfig+0x1e8>)
 8008340:	6833      	ldr	r3, [r6, #0]
 8008342:	f003 030f 	and.w	r3, r3, #15
 8008346:	42ab      	cmp	r3, r5
 8008348:	d846      	bhi.n	80083d8 <HAL_RCC_ClockConfig+0x14c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800834a:	6823      	ldr	r3, [r4, #0]
 800834c:	075a      	lsls	r2, r3, #29
 800834e:	d506      	bpl.n	800835e <HAL_RCC_ClockConfig+0xd2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008350:	4949      	ldr	r1, [pc, #292]	; (8008478 <HAL_RCC_ClockConfig+0x1ec>)
 8008352:	68e0      	ldr	r0, [r4, #12]
 8008354:	688a      	ldr	r2, [r1, #8]
 8008356:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800835a:	4302      	orrs	r2, r0
 800835c:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800835e:	071b      	lsls	r3, r3, #28
 8008360:	d507      	bpl.n	8008372 <HAL_RCC_ClockConfig+0xe6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008362:	4a45      	ldr	r2, [pc, #276]	; (8008478 <HAL_RCC_ClockConfig+0x1ec>)
 8008364:	6921      	ldr	r1, [r4, #16]
 8008366:	6893      	ldr	r3, [r2, #8]
 8008368:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800836c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8008370:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008372:	f7ff ff53 	bl	800821c <HAL_RCC_GetSysClockFreq>
 8008376:	4a40      	ldr	r2, [pc, #256]	; (8008478 <HAL_RCC_ClockConfig+0x1ec>)
 8008378:	4c41      	ldr	r4, [pc, #260]	; (8008480 <HAL_RCC_ClockConfig+0x1f4>)
 800837a:	6892      	ldr	r2, [r2, #8]
 800837c:	4941      	ldr	r1, [pc, #260]	; (8008484 <HAL_RCC_ClockConfig+0x1f8>)
 800837e:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8008382:	4603      	mov	r3, r0
 8008384:	5ca2      	ldrb	r2, [r4, r2]
  return HAL_InitTick(uwTickPrio);
 8008386:	4840      	ldr	r0, [pc, #256]	; (8008488 <HAL_RCC_ClockConfig+0x1fc>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008388:	f002 021f 	and.w	r2, r2, #31
 800838c:	40d3      	lsrs	r3, r2
 800838e:	600b      	str	r3, [r1, #0]
  return HAL_InitTick(uwTickPrio);
 8008390:	6800      	ldr	r0, [r0, #0]
}
 8008392:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 8008396:	f7fd bf69 	b.w	800626c <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800839a:	079e      	lsls	r6, r3, #30
 800839c:	d5cf      	bpl.n	800833e <HAL_RCC_ClockConfig+0xb2>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800839e:	0758      	lsls	r0, r3, #29
 80083a0:	d504      	bpl.n	80083ac <HAL_RCC_ClockConfig+0x120>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80083a2:	4935      	ldr	r1, [pc, #212]	; (8008478 <HAL_RCC_ClockConfig+0x1ec>)
 80083a4:	688a      	ldr	r2, [r1, #8]
 80083a6:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 80083aa:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80083ac:	0719      	lsls	r1, r3, #28
 80083ae:	d506      	bpl.n	80083be <HAL_RCC_ClockConfig+0x132>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80083b0:	4a31      	ldr	r2, [pc, #196]	; (8008478 <HAL_RCC_ClockConfig+0x1ec>)
 80083b2:	6893      	ldr	r3, [r2, #8]
 80083b4:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80083b8:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80083bc:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80083be:	4a2e      	ldr	r2, [pc, #184]	; (8008478 <HAL_RCC_ClockConfig+0x1ec>)
 80083c0:	68a1      	ldr	r1, [r4, #8]
 80083c2:	6893      	ldr	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80083c4:	4e2b      	ldr	r6, [pc, #172]	; (8008474 <HAL_RCC_ClockConfig+0x1e8>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80083c6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80083ca:	430b      	orrs	r3, r1
 80083cc:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80083ce:	6833      	ldr	r3, [r6, #0]
 80083d0:	f003 030f 	and.w	r3, r3, #15
 80083d4:	42ab      	cmp	r3, r5
 80083d6:	d9b8      	bls.n	800834a <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80083d8:	6833      	ldr	r3, [r6, #0]
 80083da:	f023 030f 	bic.w	r3, r3, #15
 80083de:	432b      	orrs	r3, r5
 80083e0:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80083e2:	f7fa fbf1 	bl	8002bc8 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80083e6:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80083ea:	4607      	mov	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80083ec:	6833      	ldr	r3, [r6, #0]
 80083ee:	f003 030f 	and.w	r3, r3, #15
 80083f2:	42ab      	cmp	r3, r5
 80083f4:	d0a9      	beq.n	800834a <HAL_RCC_ClockConfig+0xbe>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80083f6:	f7fa fbe7 	bl	8002bc8 <HAL_GetTick>
 80083fa:	1bc0      	subs	r0, r0, r7
 80083fc:	4540      	cmp	r0, r8
 80083fe:	d9f5      	bls.n	80083ec <HAL_RCC_ClockConfig+0x160>
        return HAL_TIMEOUT;
 8008400:	2003      	movs	r0, #3
}
 8008402:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008406:	039a      	lsls	r2, r3, #14
 8008408:	f53f af68 	bmi.w	80082dc <HAL_RCC_ClockConfig+0x50>
 800840c:	e755      	b.n	80082ba <HAL_RCC_ClockConfig+0x2e>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800840e:	4a1a      	ldr	r2, [pc, #104]	; (8008478 <HAL_RCC_ClockConfig+0x1ec>)
 8008410:	6811      	ldr	r1, [r2, #0]
 8008412:	0188      	lsls	r0, r1, #6
 8008414:	f57f af51 	bpl.w	80082ba <HAL_RCC_ClockConfig+0x2e>
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008418:	68d0      	ldr	r0, [r2, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800841a:	68d1      	ldr	r1, [r2, #12]
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800841c:	68d2      	ldr	r2, [r2, #12]
      if(pllfreq > 80000000U)
 800841e:	4e17      	ldr	r6, [pc, #92]	; (800847c <HAL_RCC_ClockConfig+0x1f0>)
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008420:	f000 0003 	and.w	r0, r0, #3
  switch (pllsource)
 8008424:	2803      	cmp	r0, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008426:	f3c1 1103 	ubfx	r1, r1, #4, #4
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800842a:	bf0c      	ite	eq
 800842c:	4817      	ldreq	r0, [pc, #92]	; (800848c <HAL_RCC_ClockConfig+0x200>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800842e:	4818      	ldrne	r0, [pc, #96]	; (8008490 <HAL_RCC_ClockConfig+0x204>)
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008430:	3101      	adds	r1, #1
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008432:	fbb0 f1f1 	udiv	r1, r0, r1
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008436:	4810      	ldr	r0, [pc, #64]	; (8008478 <HAL_RCC_ClockConfig+0x1ec>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008438:	f3c2 2206 	ubfx	r2, r2, #8, #7
 800843c:	fb01 f202 	mul.w	r2, r1, r2
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008440:	68c1      	ldr	r1, [r0, #12]
 8008442:	f3c1 6141 	ubfx	r1, r1, #25, #2
 8008446:	3101      	adds	r1, #1
 8008448:	0049      	lsls	r1, r1, #1
  sysclockfreq = pllvco/pllr;
 800844a:	fbb2 f2f1 	udiv	r2, r2, r1
      if(pllfreq > 80000000U)
 800844e:	42b2      	cmp	r2, r6
 8008450:	d90a      	bls.n	8008468 <HAL_RCC_ClockConfig+0x1dc>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008452:	6882      	ldr	r2, [r0, #8]
 8008454:	f012 0ff0 	tst.w	r2, #240	; 0xf0
 8008458:	f43f af46 	beq.w	80082e8 <HAL_RCC_ClockConfig+0x5c>
 800845c:	0799      	lsls	r1, r3, #30
 800845e:	d503      	bpl.n	8008468 <HAL_RCC_ClockConfig+0x1dc>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008460:	68a3      	ldr	r3, [r4, #8]
 8008462:	2b00      	cmp	r3, #0
 8008464:	f43f af40 	beq.w	80082e8 <HAL_RCC_ClockConfig+0x5c>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8008468:	f04f 0900 	mov.w	r9, #0
 800846c:	e745      	b.n	80082fa <HAL_RCC_ClockConfig+0x6e>
    return HAL_ERROR;
 800846e:	2001      	movs	r0, #1
}
 8008470:	4770      	bx	lr
 8008472:	bf00      	nop
 8008474:	40022000 	.word	0x40022000
 8008478:	40021000 	.word	0x40021000
 800847c:	04c4b400 	.word	0x04c4b400
 8008480:	0800f688 	.word	0x0800f688
 8008484:	20000008 	.word	0x20000008
 8008488:	20000010 	.word	0x20000010
 800848c:	007a1200 	.word	0x007a1200
 8008490:	00f42400 	.word	0x00f42400

08008494 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8008494:	4b05      	ldr	r3, [pc, #20]	; (80084ac <HAL_RCC_GetPCLK1Freq+0x18>)
 8008496:	4a06      	ldr	r2, [pc, #24]	; (80084b0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8008498:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 800849a:	4906      	ldr	r1, [pc, #24]	; (80084b4 <HAL_RCC_GetPCLK1Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800849c:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80084a0:	6808      	ldr	r0, [r1, #0]
 80084a2:	5cd3      	ldrb	r3, [r2, r3]
 80084a4:	f003 031f 	and.w	r3, r3, #31
}
 80084a8:	40d8      	lsrs	r0, r3
 80084aa:	4770      	bx	lr
 80084ac:	40021000 	.word	0x40021000
 80084b0:	0800f698 	.word	0x0800f698
 80084b4:	20000008 	.word	0x20000008

080084b8 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80084b8:	4b05      	ldr	r3, [pc, #20]	; (80084d0 <HAL_RCC_GetPCLK2Freq+0x18>)
 80084ba:	4a06      	ldr	r2, [pc, #24]	; (80084d4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80084bc:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 80084be:	4906      	ldr	r1, [pc, #24]	; (80084d8 <HAL_RCC_GetPCLK2Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80084c0:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80084c4:	6808      	ldr	r0, [r1, #0]
 80084c6:	5cd3      	ldrb	r3, [r2, r3]
 80084c8:	f003 031f 	and.w	r3, r3, #31
}
 80084cc:	40d8      	lsrs	r0, r3
 80084ce:	4770      	bx	lr
 80084d0:	40021000 	.word	0x40021000
 80084d4:	0800f698 	.word	0x0800f698
 80084d8:	20000008 	.word	0x20000008

080084dc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80084dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80084e0:	6803      	ldr	r3, [r0, #0]
{
 80084e2:	4604      	mov	r4, r0
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80084e4:	f413 2000 	ands.w	r0, r3, #524288	; 0x80000
{
 80084e8:	b082      	sub	sp, #8
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80084ea:	d056      	beq.n	800859a <HAL_RCCEx_PeriphCLKConfig+0xbe>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80084ec:	4bac      	ldr	r3, [pc, #688]	; (80087a0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80084ee:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80084f0:	00d5      	lsls	r5, r2, #3
 80084f2:	f140 813e 	bpl.w	8008772 <HAL_RCCEx_PeriphCLKConfig+0x296>
    FlagStatus       pwrclkchanged = RESET;
 80084f6:	2700      	movs	r7, #0
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80084f8:	4daa      	ldr	r5, [pc, #680]	; (80087a4 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80084fa:	682b      	ldr	r3, [r5, #0]
 80084fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008500:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008502:	f7fa fb61 	bl	8002bc8 <HAL_GetTick>
 8008506:	4606      	mov	r6, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008508:	e005      	b.n	8008516 <HAL_RCCEx_PeriphCLKConfig+0x3a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800850a:	f7fa fb5d 	bl	8002bc8 <HAL_GetTick>
 800850e:	1b83      	subs	r3, r0, r6
 8008510:	2b02      	cmp	r3, #2
 8008512:	f200 8139 	bhi.w	8008788 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008516:	682b      	ldr	r3, [r5, #0]
 8008518:	05d8      	lsls	r0, r3, #23
 800851a:	d5f6      	bpl.n	800850a <HAL_RCCEx_PeriphCLKConfig+0x2e>
    }

    if(ret == HAL_OK)
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800851c:	4da0      	ldr	r5, [pc, #640]	; (80087a0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800851e:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008522:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8008526:	d027      	beq.n	8008578 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8008528:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800852a:	429a      	cmp	r2, r3
 800852c:	d025      	beq.n	800857a <HAL_RCCEx_PeriphCLKConfig+0x9e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800852e:	f8d5 1090 	ldr.w	r1, [r5, #144]	; 0x90
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008532:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8008536:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800853a:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800853e:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8008542:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008546:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800854a:	f421 7340 	bic.w	r3, r1, #768	; 0x300
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800854e:	07c9      	lsls	r1, r1, #31
        RCC->BDCR = tmpregister;
 8008550:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008554:	f140 8148 	bpl.w	80087e8 <HAL_RCCEx_PeriphCLKConfig+0x30c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008558:	f7fa fb36 	bl	8002bc8 <HAL_GetTick>

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800855c:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8008560:	4606      	mov	r6, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008562:	e005      	b.n	8008570 <HAL_RCCEx_PeriphCLKConfig+0x94>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008564:	f7fa fb30 	bl	8002bc8 <HAL_GetTick>
 8008568:	1b80      	subs	r0, r0, r6
 800856a:	4540      	cmp	r0, r8
 800856c:	f200 810c 	bhi.w	8008788 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008570:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8008574:	079b      	lsls	r3, r3, #30
 8008576:	d5f5      	bpl.n	8008564 <HAL_RCCEx_PeriphCLKConfig+0x88>
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008578:	6d23      	ldr	r3, [r4, #80]	; 0x50
      }
      
      if(ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800857a:	4989      	ldr	r1, [pc, #548]	; (80087a0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800857c:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8008580:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8008584:	4313      	orrs	r3, r2
 8008586:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800858a:	2000      	movs	r0, #0
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800858c:	b127      	cbz	r7, 8008598 <HAL_RCCEx_PeriphCLKConfig+0xbc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800858e:	4a84      	ldr	r2, [pc, #528]	; (80087a0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008590:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8008592:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008596:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008598:	6823      	ldr	r3, [r4, #0]
 800859a:	07dd      	lsls	r5, r3, #31
 800859c:	d508      	bpl.n	80085b0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800859e:	4980      	ldr	r1, [pc, #512]	; (80087a0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80085a0:	6865      	ldr	r5, [r4, #4]
 80085a2:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80085a6:	f022 0203 	bic.w	r2, r2, #3
 80085aa:	432a      	orrs	r2, r5
 80085ac:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80085b0:	0799      	lsls	r1, r3, #30
 80085b2:	d508      	bpl.n	80085c6 <HAL_RCCEx_PeriphCLKConfig+0xea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80085b4:	497a      	ldr	r1, [pc, #488]	; (80087a0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80085b6:	68a5      	ldr	r5, [r4, #8]
 80085b8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80085bc:	f022 020c 	bic.w	r2, r2, #12
 80085c0:	432a      	orrs	r2, r5
 80085c2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80085c6:	075a      	lsls	r2, r3, #29
 80085c8:	d508      	bpl.n	80085dc <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80085ca:	4975      	ldr	r1, [pc, #468]	; (80087a0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80085cc:	68e5      	ldr	r5, [r4, #12]
 80085ce:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80085d2:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80085d6:	432a      	orrs	r2, r5
 80085d8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80085dc:	071f      	lsls	r7, r3, #28
 80085de:	d508      	bpl.n	80085f2 <HAL_RCCEx_PeriphCLKConfig+0x116>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80085e0:	496f      	ldr	r1, [pc, #444]	; (80087a0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80085e2:	6925      	ldr	r5, [r4, #16]
 80085e4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80085e8:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80085ec:	432a      	orrs	r2, r5
 80085ee:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80085f2:	06de      	lsls	r6, r3, #27
 80085f4:	d508      	bpl.n	8008608 <HAL_RCCEx_PeriphCLKConfig+0x12c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80085f6:	496a      	ldr	r1, [pc, #424]	; (80087a0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80085f8:	6965      	ldr	r5, [r4, #20]
 80085fa:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80085fe:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8008602:	432a      	orrs	r2, r5
 8008604:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008608:	069d      	lsls	r5, r3, #26
 800860a:	d508      	bpl.n	800861e <HAL_RCCEx_PeriphCLKConfig+0x142>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800860c:	4964      	ldr	r1, [pc, #400]	; (80087a0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800860e:	69a5      	ldr	r5, [r4, #24]
 8008610:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8008614:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8008618:	432a      	orrs	r2, r5
 800861a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800861e:	0659      	lsls	r1, r3, #25
 8008620:	d508      	bpl.n	8008634 <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008622:	495f      	ldr	r1, [pc, #380]	; (80087a0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008624:	69e5      	ldr	r5, [r4, #28]
 8008626:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800862a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800862e:	432a      	orrs	r2, r5
 8008630:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008634:	061a      	lsls	r2, r3, #24
 8008636:	d508      	bpl.n	800864a <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008638:	4959      	ldr	r1, [pc, #356]	; (80087a0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800863a:	6a25      	ldr	r5, [r4, #32]
 800863c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8008640:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8008644:	432a      	orrs	r2, r5
 8008646:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800864a:	05df      	lsls	r7, r3, #23
 800864c:	d508      	bpl.n	8008660 <HAL_RCCEx_PeriphCLKConfig+0x184>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800864e:	4954      	ldr	r1, [pc, #336]	; (80087a0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008650:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008652:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8008656:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800865a:	432a      	orrs	r2, r5
 800865c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008660:	039e      	lsls	r6, r3, #14
 8008662:	d508      	bpl.n	8008676 <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008664:	494e      	ldr	r1, [pc, #312]	; (80087a0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008666:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8008668:	f8d1 209c 	ldr.w	r2, [r1, #156]	; 0x9c
 800866c:	f022 0203 	bic.w	r2, r2, #3
 8008670:	432a      	orrs	r2, r5
 8008672:	f8c1 209c 	str.w	r2, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008676:	059d      	lsls	r5, r3, #22
 8008678:	d508      	bpl.n	800868c <HAL_RCCEx_PeriphCLKConfig+0x1b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800867a:	4949      	ldr	r1, [pc, #292]	; (80087a0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800867c:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 800867e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8008682:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8008686:	432a      	orrs	r2, r5
 8008688:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800868c:	0559      	lsls	r1, r3, #21
 800868e:	d50b      	bpl.n	80086a8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008690:	4943      	ldr	r1, [pc, #268]	; (80087a0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008692:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8008694:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8008698:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800869c:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800869e:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80086a2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80086a6:	d071      	beq.n	800878c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80086a8:	051a      	lsls	r2, r3, #20
 80086aa:	d50b      	bpl.n	80086c4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80086ac:	493c      	ldr	r1, [pc, #240]	; (80087a0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80086ae:	6b65      	ldr	r5, [r4, #52]	; 0x34
 80086b0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80086b4:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 80086b8:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80086ba:	f5b5 0f80 	cmp.w	r5, #4194304	; 0x400000
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80086be:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80086c2:	d068      	beq.n	8008796 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80086c4:	04df      	lsls	r7, r3, #19
 80086c6:	d50b      	bpl.n	80086e0 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80086c8:	4935      	ldr	r1, [pc, #212]	; (80087a0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80086ca:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 80086cc:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80086d0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80086d4:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80086d6:	f1b5 7f80 	cmp.w	r5, #16777216	; 0x1000000
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80086da:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80086de:	d063      	beq.n	80087a8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80086e0:	049e      	lsls	r6, r3, #18
 80086e2:	d50b      	bpl.n	80086fc <HAL_RCCEx_PeriphCLKConfig+0x220>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80086e4:	492e      	ldr	r1, [pc, #184]	; (80087a0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80086e6:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 80086e8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80086ec:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 80086f0:	432a      	orrs	r2, r5

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80086f2:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80086f6:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80086fa:	d05a      	beq.n	80087b2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80086fc:	045d      	lsls	r5, r3, #17
 80086fe:	d50b      	bpl.n	8008718 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008700:	4927      	ldr	r1, [pc, #156]	; (80087a0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008702:	6c25      	ldr	r5, [r4, #64]	; 0x40
 8008704:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8008708:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 800870c:	432a      	orrs	r2, r5

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800870e:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008712:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8008716:	d051      	beq.n	80087bc <HAL_RCCEx_PeriphCLKConfig+0x2e0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8008718:	0419      	lsls	r1, r3, #16
 800871a:	d50b      	bpl.n	8008734 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800871c:	4920      	ldr	r1, [pc, #128]	; (80087a0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800871e:	6c65      	ldr	r5, [r4, #68]	; 0x44
 8008720:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8008724:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8008728:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800872a:	f1b5 5f80 	cmp.w	r5, #268435456	; 0x10000000
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800872e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8008732:	d048      	beq.n	80087c6 <HAL_RCCEx_PeriphCLKConfig+0x2ea>
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8008734:	03da      	lsls	r2, r3, #15
 8008736:	d50b      	bpl.n	8008750 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8008738:	4919      	ldr	r1, [pc, #100]	; (80087a0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800873a:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 800873c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8008740:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 8008744:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8008746:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800874a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800874e:	d03f      	beq.n	80087d0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8008750:	035b      	lsls	r3, r3, #13
 8008752:	d50b      	bpl.n	800876c <HAL_RCCEx_PeriphCLKConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8008754:	4a12      	ldr	r2, [pc, #72]	; (80087a0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008756:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8008758:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 800875c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8008760:	430b      	orrs	r3, r1

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8008762:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8008766:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800876a:	d036      	beq.n	80087da <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  }

#endif /* QUADSPI */

  return status;
}
 800876c:	b002      	add	sp, #8
 800876e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 8008772:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008774:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8008778:	659a      	str	r2, [r3, #88]	; 0x58
 800877a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800877c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008780:	9301      	str	r3, [sp, #4]
 8008782:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8008784:	2701      	movs	r7, #1
 8008786:	e6b7      	b.n	80084f8 <HAL_RCCEx_PeriphCLKConfig+0x1c>
      status = ret;
 8008788:	2003      	movs	r0, #3
 800878a:	e6ff      	b.n	800858c <HAL_RCCEx_PeriphCLKConfig+0xb0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800878c:	68ca      	ldr	r2, [r1, #12]
 800878e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8008792:	60ca      	str	r2, [r1, #12]
 8008794:	e788      	b.n	80086a8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008796:	68ca      	ldr	r2, [r1, #12]
 8008798:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800879c:	60ca      	str	r2, [r1, #12]
 800879e:	e791      	b.n	80086c4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80087a0:	40021000 	.word	0x40021000
 80087a4:	40007000 	.word	0x40007000
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80087a8:	68ca      	ldr	r2, [r1, #12]
 80087aa:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80087ae:	60ca      	str	r2, [r1, #12]
 80087b0:	e796      	b.n	80086e0 <HAL_RCCEx_PeriphCLKConfig+0x204>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80087b2:	68ca      	ldr	r2, [r1, #12]
 80087b4:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80087b8:	60ca      	str	r2, [r1, #12]
 80087ba:	e79f      	b.n	80086fc <HAL_RCCEx_PeriphCLKConfig+0x220>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80087bc:	68ca      	ldr	r2, [r1, #12]
 80087be:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80087c2:	60ca      	str	r2, [r1, #12]
 80087c4:	e7a8      	b.n	8008718 <HAL_RCCEx_PeriphCLKConfig+0x23c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80087c6:	68ca      	ldr	r2, [r1, #12]
 80087c8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80087cc:	60ca      	str	r2, [r1, #12]
 80087ce:	e7b1      	b.n	8008734 <HAL_RCCEx_PeriphCLKConfig+0x258>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80087d0:	68ca      	ldr	r2, [r1, #12]
 80087d2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80087d6:	60ca      	str	r2, [r1, #12]
 80087d8:	e7ba      	b.n	8008750 <HAL_RCCEx_PeriphCLKConfig+0x274>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80087da:	68d3      	ldr	r3, [r2, #12]
 80087dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80087e0:	60d3      	str	r3, [r2, #12]
}
 80087e2:	b002      	add	sp, #8
 80087e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80087e8:	4613      	mov	r3, r2
 80087ea:	e6c6      	b.n	800857a <HAL_RCCEx_PeriphCLKConfig+0x9e>

080087ec <SPI_WaitFifoStateUntilTimeout.constprop.0>:
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 80087ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087f0:	b082      	sub	sp, #8
{
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80087f2:	2300      	movs	r3, #0
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 80087f4:	4617      	mov	r7, r2
 80087f6:	460d      	mov	r5, r1
  __IO uint8_t  tmpreg8 = 0;
 80087f8:	f88d 3003 	strb.w	r3, [sp, #3]
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 80087fc:	4606      	mov	r6, r0

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80087fe:	f7fa f9e3 	bl	8002bc8 <HAL_GetTick>
 8008802:	442f      	add	r7, r5
 8008804:	1a3f      	subs	r7, r7, r0
  tmp_tickstart = HAL_GetTick();
 8008806:	f7fa f9df 	bl	8002bc8 <HAL_GetTick>

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800880a:	4b31      	ldr	r3, [pc, #196]	; (80088d0 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xe4>)
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800880c:	6834      	ldr	r4, [r6, #0]
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8008814:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8008818:	0d1b      	lsrs	r3, r3, #20
 800881a:	fb07 f303 	mul.w	r3, r7, r3
  tmp_tickstart = HAL_GetTick();
 800881e:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8008820:	9301      	str	r3, [sp, #4]

  while ((hspi->Instance->SR & Fifo) != State)
 8008822:	4622      	mov	r2, r4
 8008824:	1c69      	adds	r1, r5, #1
 8008826:	6893      	ldr	r3, [r2, #8]
 8008828:	d110      	bne.n	800884c <SPI_WaitFifoStateUntilTimeout.constprop.0+0x60>
 800882a:	f413 6fc0 	tst.w	r3, #1536	; 0x600
 800882e:	d009      	beq.n	8008844 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x58>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8008830:	7b23      	ldrb	r3, [r4, #12]
 8008832:	b2db      	uxtb	r3, r3
 8008834:	f88d 3003 	strb.w	r3, [sp, #3]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8008838:	f89d 3003 	ldrb.w	r3, [sp, #3]
  while ((hspi->Instance->SR & Fifo) != State)
 800883c:	6893      	ldr	r3, [r2, #8]
 800883e:	f413 6fc0 	tst.w	r3, #1536	; 0x600
 8008842:	d1f5      	bne.n	8008830 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x44>
      }
      count--;
    }
  }

  return HAL_OK;
 8008844:	2000      	movs	r0, #0
}
 8008846:	b002      	add	sp, #8
 8008848:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  while ((hspi->Instance->SR & Fifo) != State)
 800884c:	f413 6fc0 	tst.w	r3, #1536	; 0x600
 8008850:	d0f8      	beq.n	8008844 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x58>
      tmpreg8 = *ptmpreg8;
 8008852:	7b23      	ldrb	r3, [r4, #12]
 8008854:	b2db      	uxtb	r3, r3
 8008856:	f88d 3003 	strb.w	r3, [sp, #3]
      UNUSED(tmpreg8);
 800885a:	f89d 3003 	ldrb.w	r3, [sp, #3]
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800885e:	f7fa f9b3 	bl	8002bc8 <HAL_GetTick>
 8008862:	eba0 0008 	sub.w	r0, r0, r8
 8008866:	42b8      	cmp	r0, r7
 8008868:	d209      	bcs.n	800887e <SPI_WaitFifoStateUntilTimeout.constprop.0+0x92>
      if (count == 0U)
 800886a:	9b01      	ldr	r3, [sp, #4]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800886c:	6832      	ldr	r2, [r6, #0]
        tmp_timeout = 0U;
 800886e:	2b00      	cmp	r3, #0
      count--;
 8008870:	9b01      	ldr	r3, [sp, #4]
 8008872:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 8008876:	bf08      	it	eq
 8008878:	2700      	moveq	r7, #0
      count--;
 800887a:	9301      	str	r3, [sp, #4]
 800887c:	e7d2      	b.n	8008824 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x38>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800887e:	e9d6 3100 	ldrd	r3, r1, [r6]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008882:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008884:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008888:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800888c:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800888e:	d013      	beq.n	80088b8 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xcc>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008890:	6ab2      	ldr	r2, [r6, #40]	; 0x28
 8008892:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8008896:	d107      	bne.n	80088a8 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xbc>
          SPI_RESET_CRC(hspi);
 8008898:	681a      	ldr	r2, [r3, #0]
 800889a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800889e:	601a      	str	r2, [r3, #0]
 80088a0:	681a      	ldr	r2, [r3, #0]
 80088a2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80088a6:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 80088a8:	2201      	movs	r2, #1
        __HAL_UNLOCK(hspi);
 80088aa:	2300      	movs	r3, #0
        hspi->State = HAL_SPI_STATE_READY;
 80088ac:	f886 205d 	strb.w	r2, [r6, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 80088b0:	f886 305c 	strb.w	r3, [r6, #92]	; 0x5c
        return HAL_TIMEOUT;
 80088b4:	2003      	movs	r0, #3
 80088b6:	e7c6      	b.n	8008846 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x5a>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80088b8:	68b2      	ldr	r2, [r6, #8]
 80088ba:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80088be:	d002      	beq.n	80088c6 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xda>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80088c0:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80088c4:	d1e4      	bne.n	8008890 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xa4>
          __HAL_SPI_DISABLE(hspi);
 80088c6:	681a      	ldr	r2, [r3, #0]
 80088c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80088cc:	601a      	str	r2, [r3, #0]
 80088ce:	e7df      	b.n	8008890 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xa4>
 80088d0:	20000008 	.word	0x20000008

080088d4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80088d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088d8:	b085      	sub	sp, #20
  __IO uint8_t  tmpreg8 = 0;
 80088da:	2300      	movs	r3, #0
 80088dc:	f88d 3007 	strb.w	r3, [sp, #7]
 80088e0:	eb01 0902 	add.w	r9, r1, r2
{
 80088e4:	460e      	mov	r6, r1
 80088e6:	4617      	mov	r7, r2
 80088e8:	4605      	mov	r5, r0
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80088ea:	f7fa f96d 	bl	8002bc8 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80088ee:	f8df 8120 	ldr.w	r8, [pc, #288]	; 8008a10 <SPI_EndRxTxTransaction+0x13c>
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80088f2:	eba9 0a00 	sub.w	sl, r9, r0
  tmp_tickstart = HAL_GetTick();
 80088f6:	f7fa f967 	bl	8002bc8 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80088fa:	f8d8 3000 	ldr.w	r3, [r8]
 80088fe:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8008902:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8008906:	0d1b      	lsrs	r3, r3, #20
 8008908:	fb0a f303 	mul.w	r3, sl, r3
  tmp_tickstart = HAL_GetTick();
 800890c:	4683      	mov	fp, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800890e:	9302      	str	r3, [sp, #8]
  while ((hspi->Instance->SR & Fifo) != State)
 8008910:	1c70      	adds	r0, r6, #1
 8008912:	682c      	ldr	r4, [r5, #0]
 8008914:	d120      	bne.n	8008958 <SPI_EndRxTxTransaction+0x84>
 8008916:	68a3      	ldr	r3, [r4, #8]
 8008918:	f413 5fc0 	tst.w	r3, #6144	; 0x1800
 800891c:	d1fb      	bne.n	8008916 <SPI_EndRxTxTransaction+0x42>
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800891e:	f7fa f953 	bl	8002bc8 <HAL_GetTick>
 8008922:	eba9 0900 	sub.w	r9, r9, r0
  tmp_tickstart = HAL_GetTick();
 8008926:	f7fa f94f 	bl	8002bc8 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800892a:	f8d8 3000 	ldr.w	r3, [r8]
 800892e:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 8008932:	fb09 f303 	mul.w	r3, r9, r3
  tmp_tickstart = HAL_GetTick();
 8008936:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008938:	9303      	str	r3, [sp, #12]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800893a:	1c71      	adds	r1, r6, #1
 800893c:	682c      	ldr	r4, [r5, #0]
 800893e:	d11f      	bne.n	8008980 <SPI_EndRxTxTransaction+0xac>
 8008940:	68a3      	ldr	r3, [r4, #8]
 8008942:	061a      	lsls	r2, r3, #24
 8008944:	d4fc      	bmi.n	8008940 <SPI_EndRxTxTransaction+0x6c>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008946:	463a      	mov	r2, r7
 8008948:	4631      	mov	r1, r6
 800894a:	4628      	mov	r0, r5
 800894c:	f7ff ff4e 	bl	80087ec <SPI_WaitFifoStateUntilTimeout.constprop.0>
 8008950:	bb48      	cbnz	r0, 80089a6 <SPI_EndRxTxTransaction+0xd2>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 8008952:	b005      	add	sp, #20
 8008954:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  while ((hspi->Instance->SR & Fifo) != State)
 8008958:	68a3      	ldr	r3, [r4, #8]
 800895a:	f413 5fc0 	tst.w	r3, #6144	; 0x1800
 800895e:	d0de      	beq.n	800891e <SPI_EndRxTxTransaction+0x4a>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008960:	f7fa f932 	bl	8002bc8 <HAL_GetTick>
 8008964:	eba0 000b 	sub.w	r0, r0, fp
 8008968:	4550      	cmp	r0, sl
 800896a:	d222      	bcs.n	80089b2 <SPI_EndRxTxTransaction+0xde>
      if (count == 0U)
 800896c:	9a02      	ldr	r2, [sp, #8]
      count--;
 800896e:	9b02      	ldr	r3, [sp, #8]
        tmp_timeout = 0U;
 8008970:	2a00      	cmp	r2, #0
      count--;
 8008972:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 8008976:	bf08      	it	eq
 8008978:	f04f 0a00 	moveq.w	sl, #0
      count--;
 800897c:	9302      	str	r3, [sp, #8]
 800897e:	e7c7      	b.n	8008910 <SPI_EndRxTxTransaction+0x3c>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008980:	68a3      	ldr	r3, [r4, #8]
 8008982:	061b      	lsls	r3, r3, #24
 8008984:	d5df      	bpl.n	8008946 <SPI_EndRxTxTransaction+0x72>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008986:	f7fa f91f 	bl	8002bc8 <HAL_GetTick>
 800898a:	eba0 0008 	sub.w	r0, r0, r8
 800898e:	4548      	cmp	r0, r9
 8008990:	d20f      	bcs.n	80089b2 <SPI_EndRxTxTransaction+0xde>
      if (count == 0U)
 8008992:	9a03      	ldr	r2, [sp, #12]
      count--;
 8008994:	9b03      	ldr	r3, [sp, #12]
        tmp_timeout = 0U;
 8008996:	2a00      	cmp	r2, #0
      count--;
 8008998:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 800899c:	bf08      	it	eq
 800899e:	f04f 0900 	moveq.w	r9, #0
      count--;
 80089a2:	9303      	str	r3, [sp, #12]
 80089a4:	e7c9      	b.n	800893a <SPI_EndRxTxTransaction+0x66>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80089a6:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 80089a8:	f043 0320 	orr.w	r3, r3, #32
    return HAL_TIMEOUT;
 80089ac:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80089ae:	662b      	str	r3, [r5, #96]	; 0x60
    return HAL_TIMEOUT;
 80089b0:	e7cf      	b.n	8008952 <SPI_EndRxTxTransaction+0x7e>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80089b2:	e9d5 3100 	ldrd	r3, r1, [r5]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80089b6:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80089b8:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80089bc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80089c0:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80089c2:	d019      	beq.n	80089f8 <SPI_EndRxTxTransaction+0x124>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80089c4:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 80089c6:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80089ca:	d107      	bne.n	80089dc <SPI_EndRxTxTransaction+0x108>
          SPI_RESET_CRC(hspi);
 80089cc:	681a      	ldr	r2, [r3, #0]
 80089ce:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80089d2:	601a      	str	r2, [r3, #0]
 80089d4:	681a      	ldr	r2, [r3, #0]
 80089d6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80089da:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 80089dc:	2301      	movs	r3, #1
 80089de:	f885 305d 	strb.w	r3, [r5, #93]	; 0x5d
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80089e2:	6e2b      	ldr	r3, [r5, #96]	; 0x60
        __HAL_UNLOCK(hspi);
 80089e4:	2200      	movs	r2, #0
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80089e6:	f043 0320 	orr.w	r3, r3, #32
    return HAL_TIMEOUT;
 80089ea:	2003      	movs	r0, #3
        __HAL_UNLOCK(hspi);
 80089ec:	f885 205c 	strb.w	r2, [r5, #92]	; 0x5c
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80089f0:	662b      	str	r3, [r5, #96]	; 0x60
}
 80089f2:	b005      	add	sp, #20
 80089f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80089f8:	68aa      	ldr	r2, [r5, #8]
 80089fa:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80089fe:	d002      	beq.n	8008a06 <SPI_EndRxTxTransaction+0x132>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008a00:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8008a04:	d1de      	bne.n	80089c4 <SPI_EndRxTxTransaction+0xf0>
          __HAL_SPI_DISABLE(hspi);
 8008a06:	681a      	ldr	r2, [r3, #0]
 8008a08:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008a0c:	601a      	str	r2, [r3, #0]
 8008a0e:	e7d9      	b.n	80089c4 <SPI_EndRxTxTransaction+0xf0>
 8008a10:	20000008 	.word	0x20000008

08008a14 <HAL_SPI_Init>:
  if (hspi == NULL)
 8008a14:	2800      	cmp	r0, #0
 8008a16:	d077      	beq.n	8008b08 <HAL_SPI_Init+0xf4>
{
 8008a18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008a1c:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008a1e:	4604      	mov	r4, r0
 8008a20:	2e00      	cmp	r6, #0
 8008a22:	d058      	beq.n	8008ad6 <HAL_SPI_Init+0xc2>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008a24:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008a26:	e9c0 3304 	strd	r3, r3, [r0, #16]
  if (hspi->State == HAL_SPI_STATE_RESET)
 8008a2a:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008a2e:	2200      	movs	r2, #0
 8008a30:	62a2      	str	r2, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8008a32:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d059      	beq.n	8008aee <HAL_SPI_Init+0xda>
  __HAL_SPI_DISABLE(hspi);
 8008a3a:	6821      	ldr	r1, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008a3c:	68e7      	ldr	r7, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 8008a3e:	2302      	movs	r3, #2
 8008a40:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 8008a44:	680a      	ldr	r2, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008a46:	f5b7 6fe0 	cmp.w	r7, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 8008a4a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008a4e:	600a      	str	r2, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008a50:	d947      	bls.n	8008ae2 <HAL_SPI_Init+0xce>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008a52:	f5b7 6f70 	cmp.w	r7, #3840	; 0xf00
 8008a56:	d159      	bne.n	8008b0c <HAL_SPI_Init+0xf8>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008a58:	6aa5      	ldr	r5, [r4, #40]	; 0x28
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008a5a:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008a5c:	f405 5500 	and.w	r5, r5, #8192	; 0x2000
 8008a60:	6862      	ldr	r2, [r4, #4]
 8008a62:	68a3      	ldr	r3, [r4, #8]
 8008a64:	f402 7282 	and.w	r2, r2, #260	; 0x104
 8008a68:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008a6c:	431a      	orrs	r2, r3
 8008a6e:	6923      	ldr	r3, [r4, #16]
 8008a70:	f003 0302 	and.w	r3, r3, #2
 8008a74:	4313      	orrs	r3, r2
 8008a76:	6962      	ldr	r2, [r4, #20]
 8008a78:	f002 0201 	and.w	r2, r2, #1
 8008a7c:	431a      	orrs	r2, r3
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008a7e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008a80:	f407 6770 	and.w	r7, r7, #3840	; 0xf00
 8008a84:	f003 0308 	and.w	r3, r3, #8
 8008a88:	ea43 0e07 	orr.w	lr, r3, r7
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008a8c:	69e3      	ldr	r3, [r4, #28]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008a8e:	f006 0c10 	and.w	ip, r6, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008a92:	f003 0838 	and.w	r8, r3, #56	; 0x38
 8008a96:	69a6      	ldr	r6, [r4, #24]
 8008a98:	6a23      	ldr	r3, [r4, #32]
 8008a9a:	f003 0780 	and.w	r7, r3, #128	; 0x80
 8008a9e:	f406 7300 	and.w	r3, r6, #512	; 0x200
 8008aa2:	4313      	orrs	r3, r2
 8008aa4:	ea43 0308 	orr.w	r3, r3, r8
 8008aa8:	433b      	orrs	r3, r7
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008aaa:	0c36      	lsrs	r6, r6, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008aac:	432b      	orrs	r3, r5
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008aae:	f006 0604 	and.w	r6, r6, #4
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008ab2:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008ab4:	ea4e 0306 	orr.w	r3, lr, r6
 8008ab8:	ea43 030c 	orr.w	r3, r3, ip
 8008abc:	4303      	orrs	r3, r0
 8008abe:	604b      	str	r3, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008ac0:	69cb      	ldr	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008ac2:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008ac4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  hspi->State     = HAL_SPI_STATE_READY;
 8008ac8:	2201      	movs	r2, #1
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008aca:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008acc:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008ace:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
}
 8008ad2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008ad6:	6843      	ldr	r3, [r0, #4]
 8008ad8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008adc:	d0a5      	beq.n	8008a2a <HAL_SPI_Init+0x16>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008ade:	61c6      	str	r6, [r0, #28]
 8008ae0:	e7a3      	b.n	8008a2a <HAL_SPI_Init+0x16>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008ae2:	d00b      	beq.n	8008afc <HAL_SPI_Init+0xe8>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008ae4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008ae8:	2500      	movs	r5, #0
 8008aea:	62a5      	str	r5, [r4, #40]	; 0x28
 8008aec:	e7b8      	b.n	8008a60 <HAL_SPI_Init+0x4c>
    hspi->Lock = HAL_UNLOCKED;
 8008aee:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 8008af2:	4620      	mov	r0, r4
 8008af4:	f7fc fcd4 	bl	80054a0 <HAL_SPI_MspInit>
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008af8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008afa:	e79e      	b.n	8008a3a <HAL_SPI_Init+0x26>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008afc:	6aa5      	ldr	r5, [r4, #40]	; 0x28
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008afe:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008b02:	f405 5500 	and.w	r5, r5, #8192	; 0x2000
 8008b06:	e7ab      	b.n	8008a60 <HAL_SPI_Init+0x4c>
    return HAL_ERROR;
 8008b08:	2001      	movs	r0, #1
}
 8008b0a:	4770      	bx	lr
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008b0c:	2000      	movs	r0, #0
 8008b0e:	e7eb      	b.n	8008ae8 <HAL_SPI_Init+0xd4>

08008b10 <HAL_SPI_TransmitReceive>:
{
 8008b10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b14:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8008b16:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
{
 8008b1a:	9e08      	ldr	r6, [sp, #32]
  __HAL_LOCK(hspi);
 8008b1c:	2801      	cmp	r0, #1
 8008b1e:	f000 8097 	beq.w	8008c50 <HAL_SPI_TransmitReceive+0x140>
 8008b22:	461f      	mov	r7, r3
 8008b24:	2301      	movs	r3, #1
 8008b26:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  tickstart = HAL_GetTick();
 8008b2a:	4689      	mov	r9, r1
 8008b2c:	4690      	mov	r8, r2
 8008b2e:	f7fa f84b 	bl	8002bc8 <HAL_GetTick>
 8008b32:	4605      	mov	r5, r0
  tmp_state           = hspi->State;
 8008b34:	f894 005d 	ldrb.w	r0, [r4, #93]	; 0x5d
  tmp_mode            = hspi->Init.Mode;
 8008b38:	6863      	ldr	r3, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008b3a:	2801      	cmp	r0, #1
  tmp_state           = hspi->State;
 8008b3c:	b2c1      	uxtb	r1, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008b3e:	d010      	beq.n	8008b62 <HAL_SPI_TransmitReceive+0x52>
 8008b40:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008b44:	d008      	beq.n	8008b58 <HAL_SPI_TransmitReceive+0x48>
    errorcode = HAL_BUSY;
 8008b46:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 8008b48:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 8008b4a:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 8008b4c:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8008b50:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 8008b54:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008b58:	68a2      	ldr	r2, [r4, #8]
 8008b5a:	2a00      	cmp	r2, #0
 8008b5c:	d1f3      	bne.n	8008b46 <HAL_SPI_TransmitReceive+0x36>
 8008b5e:	2904      	cmp	r1, #4
 8008b60:	d1f1      	bne.n	8008b46 <HAL_SPI_TransmitReceive+0x36>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008b62:	f1b9 0f00 	cmp.w	r9, #0
 8008b66:	d076      	beq.n	8008c56 <HAL_SPI_TransmitReceive+0x146>
 8008b68:	f1b8 0f00 	cmp.w	r8, #0
 8008b6c:	d073      	beq.n	8008c56 <HAL_SPI_TransmitReceive+0x146>
 8008b6e:	2f00      	cmp	r7, #0
 8008b70:	d071      	beq.n	8008c56 <HAL_SPI_TransmitReceive+0x146>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008b72:	f894 205d 	ldrb.w	r2, [r4, #93]	; 0x5d
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8008b76:	68e1      	ldr	r1, [r4, #12]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008b78:	f8c4 8040 	str.w	r8, [r4, #64]	; 0x40
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008b7c:	2a04      	cmp	r2, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008b7e:	bf1c      	itt	ne
 8008b80:	2205      	movne	r2, #5
 8008b82:	f884 205d 	strbne.w	r2, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008b86:	2200      	movs	r2, #0
 8008b88:	6622      	str	r2, [r4, #96]	; 0x60
  hspi->TxISR       = NULL;
 8008b8a:	e9c4 2213 	strd	r2, r2, [r4, #76]	; 0x4c
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008b8e:	6822      	ldr	r2, [r4, #0]
  hspi->RxXferCount = Size;
 8008b90:	f8a4 7046 	strh.w	r7, [r4, #70]	; 0x46
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8008b94:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
  hspi->TxXferCount = Size;
 8008b98:	87e7      	strh	r7, [r4, #62]	; 0x3e
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008b9a:	6851      	ldr	r1, [r2, #4]
  hspi->RxXferSize  = Size;
 8008b9c:	f8a4 7044 	strh.w	r7, [r4, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008ba0:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8008ba4:	87a7      	strh	r7, [r4, #60]	; 0x3c
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8008ba6:	d858      	bhi.n	8008c5a <HAL_SPI_TransmitReceive+0x14a>
 8008ba8:	2f01      	cmp	r7, #1
 8008baa:	f000 8124 	beq.w	8008df6 <HAL_SPI_TransmitReceive+0x2e6>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008bae:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 8008bb2:	6051      	str	r1, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008bb4:	6811      	ldr	r1, [r2, #0]
 8008bb6:	0649      	lsls	r1, r1, #25
 8008bb8:	f100 80e3 	bmi.w	8008d82 <HAL_SPI_TransmitReceive+0x272>
    __HAL_SPI_ENABLE(hspi);
 8008bbc:	6811      	ldr	r1, [r2, #0]
 8008bbe:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8008bc2:	6011      	str	r1, [r2, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	f000 80df 	beq.w	8008d88 <HAL_SPI_TransmitReceive+0x278>
 8008bca:	2f01      	cmp	r7, #1
 8008bcc:	f000 80dc 	beq.w	8008d88 <HAL_SPI_TransmitReceive+0x278>
        txallowed = 1U;
 8008bd0:	2701      	movs	r7, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008bd2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8008bd4:	b29b      	uxth	r3, r3
 8008bd6:	b92b      	cbnz	r3, 8008be4 <HAL_SPI_TransmitReceive+0xd4>
 8008bd8:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8008bdc:	b29b      	uxth	r3, r3
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	f000 8086 	beq.w	8008cf0 <HAL_SPI_TransmitReceive+0x1e0>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008be4:	6822      	ldr	r2, [r4, #0]
 8008be6:	6893      	ldr	r3, [r2, #8]
 8008be8:	0799      	lsls	r1, r3, #30
 8008bea:	d505      	bpl.n	8008bf8 <HAL_SPI_TransmitReceive+0xe8>
 8008bec:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8008bee:	b29b      	uxth	r3, r3
 8008bf0:	b113      	cbz	r3, 8008bf8 <HAL_SPI_TransmitReceive+0xe8>
 8008bf2:	2f00      	cmp	r7, #0
 8008bf4:	f040 80e4 	bne.w	8008dc0 <HAL_SPI_TransmitReceive+0x2b0>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008bf8:	6893      	ldr	r3, [r2, #8]
 8008bfa:	f013 0301 	ands.w	r3, r3, #1
 8008bfe:	d01e      	beq.n	8008c3e <HAL_SPI_TransmitReceive+0x12e>
 8008c00:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8008c04:	b289      	uxth	r1, r1
 8008c06:	b1d1      	cbz	r1, 8008c3e <HAL_SPI_TransmitReceive+0x12e>
        if (hspi->RxXferCount > 1U)
 8008c08:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8008c0c:	b289      	uxth	r1, r1
 8008c0e:	2901      	cmp	r1, #1
 8008c10:	f240 80c8 	bls.w	8008da4 <HAL_SPI_TransmitReceive+0x294>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008c14:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8008c16:	68d0      	ldr	r0, [r2, #12]
 8008c18:	f821 0b02 	strh.w	r0, [r1], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008c1c:	6421      	str	r1, [r4, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8008c1e:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8008c22:	3902      	subs	r1, #2
 8008c24:	b289      	uxth	r1, r1
 8008c26:	f8a4 1046 	strh.w	r1, [r4, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8008c2a:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8008c2e:	b289      	uxth	r1, r1
 8008c30:	2901      	cmp	r1, #1
        txallowed = 1U;
 8008c32:	461f      	mov	r7, r3
          if (hspi->RxXferCount <= 1U)
 8008c34:	d803      	bhi.n	8008c3e <HAL_SPI_TransmitReceive+0x12e>
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008c36:	6853      	ldr	r3, [r2, #4]
 8008c38:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8008c3c:	6053      	str	r3, [r2, #4]
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008c3e:	f7f9 ffc3 	bl	8002bc8 <HAL_GetTick>
 8008c42:	1b43      	subs	r3, r0, r5
 8008c44:	42b3      	cmp	r3, r6
 8008c46:	d3c4      	bcc.n	8008bd2 <HAL_SPI_TransmitReceive+0xc2>
 8008c48:	1c73      	adds	r3, r6, #1
 8008c4a:	d0c2      	beq.n	8008bd2 <HAL_SPI_TransmitReceive+0xc2>
        errorcode = HAL_TIMEOUT;
 8008c4c:	2003      	movs	r0, #3
 8008c4e:	e77b      	b.n	8008b48 <HAL_SPI_TransmitReceive+0x38>
  __HAL_LOCK(hspi);
 8008c50:	2002      	movs	r0, #2
}
 8008c52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    errorcode = HAL_ERROR;
 8008c56:	2001      	movs	r0, #1
 8008c58:	e776      	b.n	8008b48 <HAL_SPI_TransmitReceive+0x38>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008c5a:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 8008c5e:	6051      	str	r1, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008c60:	6811      	ldr	r1, [r2, #0]
 8008c62:	0648      	lsls	r0, r1, #25
 8008c64:	d403      	bmi.n	8008c6e <HAL_SPI_TransmitReceive+0x15e>
    __HAL_SPI_ENABLE(hspi);
 8008c66:	6811      	ldr	r1, [r2, #0]
 8008c68:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8008c6c:	6011      	str	r1, [r2, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d161      	bne.n	8008d36 <HAL_SPI_TransmitReceive+0x226>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008c72:	4649      	mov	r1, r9
 8008c74:	f831 3b02 	ldrh.w	r3, [r1], #2
 8008c78:	60d3      	str	r3, [r2, #12]
      hspi->TxXferCount--;
 8008c7a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008c7c:	63a1      	str	r1, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 8008c7e:	3b01      	subs	r3, #1
 8008c80:	b29b      	uxth	r3, r3
 8008c82:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8008c84:	1c72      	adds	r2, r6, #1
{
 8008c86:	f04f 0701 	mov.w	r7, #1
 8008c8a:	d028      	beq.n	8008cde <HAL_SPI_TransmitReceive+0x1ce>
 8008c8c:	e04e      	b.n	8008d2c <HAL_SPI_TransmitReceive+0x21c>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008c8e:	6822      	ldr	r2, [r4, #0]
 8008c90:	6893      	ldr	r3, [r2, #8]
 8008c92:	079b      	lsls	r3, r3, #30
 8008c94:	d50d      	bpl.n	8008cb2 <HAL_SPI_TransmitReceive+0x1a2>
 8008c96:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8008c98:	b29b      	uxth	r3, r3
 8008c9a:	b153      	cbz	r3, 8008cb2 <HAL_SPI_TransmitReceive+0x1a2>
 8008c9c:	b14f      	cbz	r7, 8008cb2 <HAL_SPI_TransmitReceive+0x1a2>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008c9e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8008ca0:	f831 3b02 	ldrh.w	r3, [r1], #2
 8008ca4:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount--;
 8008ca6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008ca8:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8008caa:	3b01      	subs	r3, #1
 8008cac:	b29b      	uxth	r3, r3
        txallowed = 0U;
 8008cae:	2700      	movs	r7, #0
        hspi->TxXferCount--;
 8008cb0:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008cb2:	6893      	ldr	r3, [r2, #8]
 8008cb4:	f013 0301 	ands.w	r3, r3, #1
 8008cb8:	d00f      	beq.n	8008cda <HAL_SPI_TransmitReceive+0x1ca>
 8008cba:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8008cbe:	b289      	uxth	r1, r1
 8008cc0:	b159      	cbz	r1, 8008cda <HAL_SPI_TransmitReceive+0x1ca>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008cc2:	68d1      	ldr	r1, [r2, #12]
 8008cc4:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8008cc6:	f822 1b02 	strh.w	r1, [r2], #2
        txallowed = 1U;
 8008cca:	461f      	mov	r7, r3
        hspi->RxXferCount--;
 8008ccc:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008cd0:	6422      	str	r2, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 8008cd2:	3b01      	subs	r3, #1
 8008cd4:	b29b      	uxth	r3, r3
 8008cd6:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008cda:	f7f9 ff75 	bl	8002bc8 <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008cde:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8008ce0:	b29b      	uxth	r3, r3
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d1d3      	bne.n	8008c8e <HAL_SPI_TransmitReceive+0x17e>
 8008ce6:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8008cea:	b29b      	uxth	r3, r3
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d1ce      	bne.n	8008c8e <HAL_SPI_TransmitReceive+0x17e>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008cf0:	462a      	mov	r2, r5
 8008cf2:	4631      	mov	r1, r6
 8008cf4:	4620      	mov	r0, r4
 8008cf6:	f7ff fded 	bl	80088d4 <SPI_EndRxTxTransaction>
 8008cfa:	2800      	cmp	r0, #0
 8008cfc:	f43f af24 	beq.w	8008b48 <HAL_SPI_TransmitReceive+0x38>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008d00:	2320      	movs	r3, #32
 8008d02:	6623      	str	r3, [r4, #96]	; 0x60
    errorcode = HAL_ERROR;
 8008d04:	2001      	movs	r0, #1
 8008d06:	e71f      	b.n	8008b48 <HAL_SPI_TransmitReceive+0x38>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008d08:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8008d0c:	b29b      	uxth	r3, r3
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d0ee      	beq.n	8008cf0 <HAL_SPI_TransmitReceive+0x1e0>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008d12:	6822      	ldr	r2, [r4, #0]
 8008d14:	6893      	ldr	r3, [r2, #8]
 8008d16:	0798      	lsls	r0, r3, #30
 8008d18:	d422      	bmi.n	8008d60 <HAL_SPI_TransmitReceive+0x250>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008d1a:	6893      	ldr	r3, [r2, #8]
 8008d1c:	f013 0301 	ands.w	r3, r3, #1
 8008d20:	d10c      	bne.n	8008d3c <HAL_SPI_TransmitReceive+0x22c>
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008d22:	f7f9 ff51 	bl	8002bc8 <HAL_GetTick>
 8008d26:	1b40      	subs	r0, r0, r5
 8008d28:	42b0      	cmp	r0, r6
 8008d2a:	d28f      	bcs.n	8008c4c <HAL_SPI_TransmitReceive+0x13c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008d2c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8008d2e:	b29b      	uxth	r3, r3
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d1ee      	bne.n	8008d12 <HAL_SPI_TransmitReceive+0x202>
 8008d34:	e7e8      	b.n	8008d08 <HAL_SPI_TransmitReceive+0x1f8>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008d36:	2f01      	cmp	r7, #1
 8008d38:	d1a4      	bne.n	8008c84 <HAL_SPI_TransmitReceive+0x174>
 8008d3a:	e79a      	b.n	8008c72 <HAL_SPI_TransmitReceive+0x162>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008d3c:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8008d40:	b289      	uxth	r1, r1
 8008d42:	2900      	cmp	r1, #0
 8008d44:	d0ed      	beq.n	8008d22 <HAL_SPI_TransmitReceive+0x212>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008d46:	68d1      	ldr	r1, [r2, #12]
 8008d48:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8008d4a:	f822 1b02 	strh.w	r1, [r2], #2
        txallowed = 1U;
 8008d4e:	461f      	mov	r7, r3
        hspi->RxXferCount--;
 8008d50:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008d54:	6422      	str	r2, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 8008d56:	3b01      	subs	r3, #1
 8008d58:	b29b      	uxth	r3, r3
 8008d5a:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
        txallowed = 1U;
 8008d5e:	e7e0      	b.n	8008d22 <HAL_SPI_TransmitReceive+0x212>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008d60:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8008d62:	b29b      	uxth	r3, r3
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d0d8      	beq.n	8008d1a <HAL_SPI_TransmitReceive+0x20a>
 8008d68:	2f00      	cmp	r7, #0
 8008d6a:	d0d6      	beq.n	8008d1a <HAL_SPI_TransmitReceive+0x20a>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008d6c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008d6e:	f833 1b02 	ldrh.w	r1, [r3], #2
 8008d72:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008d74:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8008d76:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8008d78:	3b01      	subs	r3, #1
 8008d7a:	b29b      	uxth	r3, r3
        txallowed = 0U;
 8008d7c:	2700      	movs	r7, #0
        hspi->TxXferCount--;
 8008d7e:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 8008d80:	e7cb      	b.n	8008d1a <HAL_SPI_TransmitReceive+0x20a>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	f47f af24 	bne.w	8008bd0 <HAL_SPI_TransmitReceive+0xc0>
      if (hspi->TxXferCount > 1U)
 8008d88:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8008d8a:	b29b      	uxth	r3, r3
 8008d8c:	2b01      	cmp	r3, #1
 8008d8e:	d93a      	bls.n	8008e06 <HAL_SPI_TransmitReceive+0x2f6>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008d90:	4649      	mov	r1, r9
 8008d92:	f831 3b02 	ldrh.w	r3, [r1], #2
 8008d96:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount -= 2U;
 8008d98:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008d9a:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8008d9c:	3b02      	subs	r3, #2
 8008d9e:	b29b      	uxth	r3, r3
 8008da0:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8008da2:	e715      	b.n	8008bd0 <HAL_SPI_TransmitReceive+0xc0>
        txallowed = 1U;
 8008da4:	461f      	mov	r7, r3
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008da6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008da8:	7b12      	ldrb	r2, [r2, #12]
 8008daa:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8008dac:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008dae:	3301      	adds	r3, #1
 8008db0:	6423      	str	r3, [r4, #64]	; 0x40
          hspi->RxXferCount--;
 8008db2:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8008db6:	3b01      	subs	r3, #1
 8008db8:	b29b      	uxth	r3, r3
 8008dba:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
 8008dbe:	e73e      	b.n	8008c3e <HAL_SPI_TransmitReceive+0x12e>
        if (hspi->TxXferCount > 1U)
 8008dc0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8008dc2:	b29b      	uxth	r3, r3
 8008dc4:	2b01      	cmp	r3, #1
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008dc6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
        if (hspi->TxXferCount > 1U)
 8008dc8:	d909      	bls.n	8008dde <HAL_SPI_TransmitReceive+0x2ce>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008dca:	f833 1b02 	ldrh.w	r1, [r3], #2
 8008dce:	60d1      	str	r1, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008dd0:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8008dd2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8008dd4:	3b02      	subs	r3, #2
 8008dd6:	b29b      	uxth	r3, r3
        txallowed = 0U;
 8008dd8:	2700      	movs	r7, #0
          hspi->TxXferCount -= 2U;
 8008dda:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8008ddc:	e70c      	b.n	8008bf8 <HAL_SPI_TransmitReceive+0xe8>
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008dde:	781b      	ldrb	r3, [r3, #0]
 8008de0:	7313      	strb	r3, [r2, #12]
          hspi->TxXferCount--;
 8008de2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
          hspi->pTxBuffPtr++;
 8008de4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 8008de6:	3b01      	subs	r3, #1
          hspi->pTxBuffPtr++;
 8008de8:	3201      	adds	r2, #1
          hspi->TxXferCount--;
 8008dea:	b29b      	uxth	r3, r3
          hspi->pTxBuffPtr++;
 8008dec:	63a2      	str	r2, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 8008dee:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008df0:	6822      	ldr	r2, [r4, #0]
        txallowed = 0U;
 8008df2:	2700      	movs	r7, #0
 8008df4:	e700      	b.n	8008bf8 <HAL_SPI_TransmitReceive+0xe8>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008df6:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 8008dfa:	6051      	str	r1, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008dfc:	6811      	ldr	r1, [r2, #0]
 8008dfe:	0649      	lsls	r1, r1, #25
 8008e00:	f57f aedc 	bpl.w	8008bbc <HAL_SPI_TransmitReceive+0xac>
 8008e04:	e7c0      	b.n	8008d88 <HAL_SPI_TransmitReceive+0x278>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008e06:	f899 3000 	ldrb.w	r3, [r9]
 8008e0a:	7313      	strb	r3, [r2, #12]
        hspi->TxXferCount--;
 8008e0c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr++;
 8008e0e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8008e10:	3b01      	subs	r3, #1
        hspi->pTxBuffPtr++;
 8008e12:	3201      	adds	r2, #1
        hspi->TxXferCount--;
 8008e14:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr++;
 8008e16:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8008e18:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8008e1a:	e6d9      	b.n	8008bd0 <HAL_SPI_TransmitReceive+0xc0>

08008e1c <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008e1c:	6a03      	ldr	r3, [r0, #32]
 8008e1e:	f023 0301 	bic.w	r3, r3, #1
 8008e22:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e24:	6a03      	ldr	r3, [r0, #32]
{
 8008e26:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e28:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008e2a:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008e2c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008e2e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008e32:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8008e36:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008e38:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8008e3a:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8008e3e:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008e40:	4d15      	ldr	r5, [pc, #84]	; (8008e98 <TIM_OC1_SetConfig+0x7c>)
 8008e42:	42a8      	cmp	r0, r5
 8008e44:	d013      	beq.n	8008e6e <TIM_OC1_SetConfig+0x52>
 8008e46:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8008e4a:	42a8      	cmp	r0, r5
 8008e4c:	d00f      	beq.n	8008e6e <TIM_OC1_SetConfig+0x52>
 8008e4e:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8008e52:	42a8      	cmp	r0, r5
 8008e54:	d00b      	beq.n	8008e6e <TIM_OC1_SetConfig+0x52>
 8008e56:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8008e5a:	42a8      	cmp	r0, r5
 8008e5c:	d007      	beq.n	8008e6e <TIM_OC1_SetConfig+0x52>
 8008e5e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8008e62:	42a8      	cmp	r0, r5
 8008e64:	d003      	beq.n	8008e6e <TIM_OC1_SetConfig+0x52>
 8008e66:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8008e6a:	42a8      	cmp	r0, r5
 8008e6c:	d10d      	bne.n	8008e8a <TIM_OC1_SetConfig+0x6e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008e6e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8008e70:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8008e74:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008e76:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008e7a:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8008e7e:	ea46 0c05 	orr.w	ip, r6, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8008e82:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8008e86:	ea4c 0404 	orr.w	r4, ip, r4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008e8a:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8008e8c:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8008e8e:	6182      	str	r2, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8008e90:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR1 = OC_Config->Pulse;
 8008e92:	6341      	str	r1, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;
 8008e94:	6203      	str	r3, [r0, #32]
}
 8008e96:	4770      	bx	lr
 8008e98:	40012c00 	.word	0x40012c00

08008e9c <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008e9c:	6a03      	ldr	r3, [r0, #32]
 8008e9e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008ea2:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008ea4:	6a03      	ldr	r3, [r0, #32]
{
 8008ea6:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008ea8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008eaa:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008eac:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008eae:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008eb2:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8008eb6:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008eb8:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8008eba:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008ebe:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008ec2:	4d1c      	ldr	r5, [pc, #112]	; (8008f34 <TIM_OC3_SetConfig+0x98>)
 8008ec4:	42a8      	cmp	r0, r5
 8008ec6:	d017      	beq.n	8008ef8 <TIM_OC3_SetConfig+0x5c>
 8008ec8:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8008ecc:	42a8      	cmp	r0, r5
 8008ece:	d013      	beq.n	8008ef8 <TIM_OC3_SetConfig+0x5c>
 8008ed0:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8008ed4:	42a8      	cmp	r0, r5
 8008ed6:	d025      	beq.n	8008f24 <TIM_OC3_SetConfig+0x88>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ed8:	4d17      	ldr	r5, [pc, #92]	; (8008f38 <TIM_OC3_SetConfig+0x9c>)
 8008eda:	42a8      	cmp	r0, r5
 8008edc:	d013      	beq.n	8008f06 <TIM_OC3_SetConfig+0x6a>
 8008ede:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8008ee2:	42a8      	cmp	r0, r5
 8008ee4:	d00f      	beq.n	8008f06 <TIM_OC3_SetConfig+0x6a>
 8008ee6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8008eea:	42a8      	cmp	r0, r5
 8008eec:	d00b      	beq.n	8008f06 <TIM_OC3_SetConfig+0x6a>
 8008eee:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8008ef2:	42a8      	cmp	r0, r5
 8008ef4:	d10f      	bne.n	8008f16 <TIM_OC3_SetConfig+0x7a>
 8008ef6:	e006      	b.n	8008f06 <TIM_OC3_SetConfig+0x6a>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008ef8:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8008efa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008efe:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8008f02:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008f06:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008f0a:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008f0e:	ea46 0c05 	orr.w	ip, r6, r5
 8008f12:	ea44 140c 	orr.w	r4, r4, ip, lsl #4

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008f16:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8008f18:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8008f1a:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8008f1c:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR3 = OC_Config->Pulse;
 8008f1e:	63c1      	str	r1, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 8008f20:	6203      	str	r3, [r0, #32]
}
 8008f22:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008f24:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8008f26:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008f2a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8008f2e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f32:	e7d1      	b.n	8008ed8 <TIM_OC3_SetConfig+0x3c>
 8008f34:	40012c00 	.word	0x40012c00
 8008f38:	40014000 	.word	0x40014000

08008f3c <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008f3c:	6a03      	ldr	r3, [r0, #32]
 8008f3e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008f42:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f44:	6a03      	ldr	r3, [r0, #32]
{
 8008f46:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f48:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008f4a:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008f4c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008f4e:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8008f52:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008f56:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008f5a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8008f5c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008f60:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8008f64:	4d1c      	ldr	r5, [pc, #112]	; (8008fd8 <TIM_OC4_SetConfig+0x9c>)
 8008f66:	42a8      	cmp	r0, r5
 8008f68:	d017      	beq.n	8008f9a <TIM_OC4_SetConfig+0x5e>
 8008f6a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8008f6e:	42a8      	cmp	r0, r5
 8008f70:	d013      	beq.n	8008f9a <TIM_OC4_SetConfig+0x5e>
 8008f72:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8008f76:	42a8      	cmp	r0, r5
 8008f78:	d025      	beq.n	8008fc6 <TIM_OC4_SetConfig+0x8a>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f7a:	4d18      	ldr	r5, [pc, #96]	; (8008fdc <TIM_OC4_SetConfig+0xa0>)
 8008f7c:	42a8      	cmp	r0, r5
 8008f7e:	d013      	beq.n	8008fa8 <TIM_OC4_SetConfig+0x6c>
 8008f80:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8008f84:	42a8      	cmp	r0, r5
 8008f86:	d00f      	beq.n	8008fa8 <TIM_OC4_SetConfig+0x6c>
 8008f88:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8008f8c:	42a8      	cmp	r0, r5
 8008f8e:	d00b      	beq.n	8008fa8 <TIM_OC4_SetConfig+0x6c>
 8008f90:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8008f94:	42a8      	cmp	r0, r5
 8008f96:	d10f      	bne.n	8008fb8 <TIM_OC4_SetConfig+0x7c>
 8008f98:	e006      	b.n	8008fa8 <TIM_OC4_SetConfig+0x6c>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8008f9a:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC4NP;
 8008f9c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8008fa0:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    tmpccer &= ~TIM_CCER_CC4NE;
 8008fa4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    tmpcr2 &= ~TIM_CR2_OIS4N;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8008fa8:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8008fac:	f424 4440 	bic.w	r4, r4, #49152	; 0xc000
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8008fb0:	ea46 0c05 	orr.w	ip, r6, r5
 8008fb4:	ea44 148c 	orr.w	r4, r4, ip, lsl #6

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008fb8:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8008fba:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8008fbc:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8008fbe:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR4 = OC_Config->Pulse;
 8008fc0:	6401      	str	r1, [r0, #64]	; 0x40
  TIMx->CCER = tmpccer;
 8008fc2:	6203      	str	r3, [r0, #32]
}
 8008fc4:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8008fc6:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC4NP;
 8008fc8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8008fcc:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    tmpccer &= ~TIM_CCER_CC4NE;
 8008fd0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008fd4:	e7d1      	b.n	8008f7a <TIM_OC4_SetConfig+0x3e>
 8008fd6:	bf00      	nop
 8008fd8:	40012c00 	.word	0x40012c00
 8008fdc:	40014000 	.word	0x40014000

08008fe0 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8008fe0:	2800      	cmp	r0, #0
 8008fe2:	f000 808c 	beq.w	80090fe <HAL_TIM_Base_Init+0x11e>
{
 8008fe6:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8008fe8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8008fec:	4604      	mov	r4, r0
 8008fee:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d078      	beq.n	80090e8 <HAL_TIM_Base_Init+0x108>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008ff6:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008ff8:	4944      	ldr	r1, [pc, #272]	; (800910c <HAL_TIM_Base_Init+0x12c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8008ffa:	2302      	movs	r3, #2
 8008ffc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009000:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8009002:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009004:	d05c      	beq.n	80090c0 <HAL_TIM_Base_Init+0xe0>
 8009006:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800900a:	d02c      	beq.n	8009066 <HAL_TIM_Base_Init+0x86>
 800900c:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 8009010:	428a      	cmp	r2, r1
 8009012:	d028      	beq.n	8009066 <HAL_TIM_Base_Init+0x86>
 8009014:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8009018:	428a      	cmp	r2, r1
 800901a:	d024      	beq.n	8009066 <HAL_TIM_Base_Init+0x86>
 800901c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8009020:	428a      	cmp	r2, r1
 8009022:	d020      	beq.n	8009066 <HAL_TIM_Base_Init+0x86>
 8009024:	f501 3194 	add.w	r1, r1, #75776	; 0x12800
 8009028:	428a      	cmp	r2, r1
 800902a:	d049      	beq.n	80090c0 <HAL_TIM_Base_Init+0xe0>
 800902c:	f501 51e0 	add.w	r1, r1, #7168	; 0x1c00
 8009030:	428a      	cmp	r2, r1
 8009032:	d066      	beq.n	8009102 <HAL_TIM_Base_Init+0x122>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009034:	4936      	ldr	r1, [pc, #216]	; (8009110 <HAL_TIM_Base_Init+0x130>)
 8009036:	428a      	cmp	r2, r1
 8009038:	d05b      	beq.n	80090f2 <HAL_TIM_Base_Init+0x112>
 800903a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800903e:	428a      	cmp	r2, r1
 8009040:	d057      	beq.n	80090f2 <HAL_TIM_Base_Init+0x112>
 8009042:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8009046:	428a      	cmp	r2, r1
 8009048:	d053      	beq.n	80090f2 <HAL_TIM_Base_Init+0x112>
 800904a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800904e:	428a      	cmp	r2, r1
 8009050:	d04f      	beq.n	80090f2 <HAL_TIM_Base_Init+0x112>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009052:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009054:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009056:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800905a:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 800905c:	6013      	str	r3, [r2, #0]
  TIMx->PSC = Structure->Prescaler;
 800905e:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009060:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8009062:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009064:	e010      	b.n	8009088 <HAL_TIM_Base_Init+0xa8>
    tmpcr1 |= Structure->CounterMode;
 8009066:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009068:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800906a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800906e:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8009070:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009074:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009076:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009078:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 800907c:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800907e:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8009080:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8009082:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009084:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8009086:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8009088:	2301      	movs	r3, #1
 800908a:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800908c:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009090:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8009094:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8009098:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800909c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 80090a0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80090a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80090a8:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80090ac:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80090b0:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 80090b4:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 80090b8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80090bc:	2000      	movs	r0, #0
}
 80090be:	bd10      	pop	{r4, pc}
    tmpcr1 |= Structure->CounterMode;
 80090c0:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80090c2:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80090c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80090c8:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 80090ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80090ce:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80090d0:	69a1      	ldr	r1, [r4, #24]
 80090d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80090d6:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 80090d8:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80090da:	68e3      	ldr	r3, [r4, #12]
 80090dc:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80090de:	6863      	ldr	r3, [r4, #4]
 80090e0:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80090e2:	6963      	ldr	r3, [r4, #20]
 80090e4:	6313      	str	r3, [r2, #48]	; 0x30
 80090e6:	e7cf      	b.n	8009088 <HAL_TIM_Base_Init+0xa8>
    htim->Lock = HAL_UNLOCKED;
 80090e8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80090ec:	f7fc fd06 	bl	8005afc <HAL_TIM_Base_MspInit>
 80090f0:	e781      	b.n	8008ff6 <HAL_TIM_Base_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80090f2:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80090f4:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 80090f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80090fa:	4303      	orrs	r3, r0
 80090fc:	e7e9      	b.n	80090d2 <HAL_TIM_Base_Init+0xf2>
    return HAL_ERROR;
 80090fe:	2001      	movs	r0, #1
}
 8009100:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8009102:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009104:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009108:	430b      	orrs	r3, r1
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800910a:	e793      	b.n	8009034 <HAL_TIM_Base_Init+0x54>
 800910c:	40012c00 	.word	0x40012c00
 8009110:	40014000 	.word	0x40014000

08009114 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8009114:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8009118:	2b01      	cmp	r3, #1
 800911a:	d132      	bne.n	8009182 <HAL_TIM_Base_Start_IT+0x6e>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800911c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800911e:	491b      	ldr	r1, [pc, #108]	; (800918c <HAL_TIM_Base_Start_IT+0x78>)
  htim->State = HAL_TIM_STATE_BUSY;
 8009120:	2202      	movs	r2, #2
 8009122:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009126:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009128:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800912a:	f042 0201 	orr.w	r2, r2, #1
 800912e:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009130:	d019      	beq.n	8009166 <HAL_TIM_Base_Start_IT+0x52>
 8009132:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009136:	d016      	beq.n	8009166 <HAL_TIM_Base_Start_IT+0x52>
 8009138:	4a15      	ldr	r2, [pc, #84]	; (8009190 <HAL_TIM_Base_Start_IT+0x7c>)
 800913a:	4293      	cmp	r3, r2
 800913c:	d013      	beq.n	8009166 <HAL_TIM_Base_Start_IT+0x52>
 800913e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009142:	4293      	cmp	r3, r2
 8009144:	d00f      	beq.n	8009166 <HAL_TIM_Base_Start_IT+0x52>
 8009146:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800914a:	4293      	cmp	r3, r2
 800914c:	d00b      	beq.n	8009166 <HAL_TIM_Base_Start_IT+0x52>
 800914e:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8009152:	4293      	cmp	r3, r2
 8009154:	d007      	beq.n	8009166 <HAL_TIM_Base_Start_IT+0x52>
 8009156:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800915a:	4293      	cmp	r3, r2
 800915c:	d003      	beq.n	8009166 <HAL_TIM_Base_Start_IT+0x52>
 800915e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8009162:	4293      	cmp	r3, r2
 8009164:	d107      	bne.n	8009176 <HAL_TIM_Base_Start_IT+0x62>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009166:	6899      	ldr	r1, [r3, #8]
 8009168:	4a0a      	ldr	r2, [pc, #40]	; (8009194 <HAL_TIM_Base_Start_IT+0x80>)
 800916a:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800916c:	2a06      	cmp	r2, #6
 800916e:	d00a      	beq.n	8009186 <HAL_TIM_Base_Start_IT+0x72>
 8009170:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8009174:	d007      	beq.n	8009186 <HAL_TIM_Base_Start_IT+0x72>
    __HAL_TIM_ENABLE(htim);
 8009176:	681a      	ldr	r2, [r3, #0]
 8009178:	f042 0201 	orr.w	r2, r2, #1
  return HAL_OK;
 800917c:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 800917e:	601a      	str	r2, [r3, #0]
 8009180:	4770      	bx	lr
    return HAL_ERROR;
 8009182:	2001      	movs	r0, #1
 8009184:	4770      	bx	lr
  return HAL_OK;
 8009186:	2000      	movs	r0, #0
}
 8009188:	4770      	bx	lr
 800918a:	bf00      	nop
 800918c:	40012c00 	.word	0x40012c00
 8009190:	40000400 	.word	0x40000400
 8009194:	00010007 	.word	0x00010007

08009198 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8009198:	2800      	cmp	r0, #0
 800919a:	f000 808c 	beq.w	80092b6 <HAL_TIM_PWM_Init+0x11e>
{
 800919e:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 80091a0:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80091a4:	4604      	mov	r4, r0
 80091a6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d078      	beq.n	80092a0 <HAL_TIM_PWM_Init+0x108>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80091ae:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80091b0:	4944      	ldr	r1, [pc, #272]	; (80092c4 <HAL_TIM_PWM_Init+0x12c>)
  htim->State = HAL_TIM_STATE_BUSY;
 80091b2:	2302      	movs	r3, #2
 80091b4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80091b8:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 80091ba:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80091bc:	d05c      	beq.n	8009278 <HAL_TIM_PWM_Init+0xe0>
 80091be:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 80091c2:	d02c      	beq.n	800921e <HAL_TIM_PWM_Init+0x86>
 80091c4:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 80091c8:	428a      	cmp	r2, r1
 80091ca:	d028      	beq.n	800921e <HAL_TIM_PWM_Init+0x86>
 80091cc:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80091d0:	428a      	cmp	r2, r1
 80091d2:	d024      	beq.n	800921e <HAL_TIM_PWM_Init+0x86>
 80091d4:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80091d8:	428a      	cmp	r2, r1
 80091da:	d020      	beq.n	800921e <HAL_TIM_PWM_Init+0x86>
 80091dc:	f501 3194 	add.w	r1, r1, #75776	; 0x12800
 80091e0:	428a      	cmp	r2, r1
 80091e2:	d049      	beq.n	8009278 <HAL_TIM_PWM_Init+0xe0>
 80091e4:	f501 51e0 	add.w	r1, r1, #7168	; 0x1c00
 80091e8:	428a      	cmp	r2, r1
 80091ea:	d066      	beq.n	80092ba <HAL_TIM_PWM_Init+0x122>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80091ec:	4936      	ldr	r1, [pc, #216]	; (80092c8 <HAL_TIM_PWM_Init+0x130>)
 80091ee:	428a      	cmp	r2, r1
 80091f0:	d05b      	beq.n	80092aa <HAL_TIM_PWM_Init+0x112>
 80091f2:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80091f6:	428a      	cmp	r2, r1
 80091f8:	d057      	beq.n	80092aa <HAL_TIM_PWM_Init+0x112>
 80091fa:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80091fe:	428a      	cmp	r2, r1
 8009200:	d053      	beq.n	80092aa <HAL_TIM_PWM_Init+0x112>
 8009202:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009206:	428a      	cmp	r2, r1
 8009208:	d04f      	beq.n	80092aa <HAL_TIM_PWM_Init+0x112>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800920a:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800920c:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800920e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009212:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 8009214:	6013      	str	r3, [r2, #0]
  TIMx->PSC = Structure->Prescaler;
 8009216:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009218:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800921a:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800921c:	e010      	b.n	8009240 <HAL_TIM_PWM_Init+0xa8>
    tmpcr1 |= Structure->CounterMode;
 800921e:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009220:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009222:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009226:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8009228:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800922c:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800922e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009230:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009234:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009236:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8009238:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 800923a:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800923c:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800923e:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8009240:	2301      	movs	r3, #1
 8009242:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009244:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009248:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800924c:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8009250:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8009254:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8009258:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800925c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009260:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8009264:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009268:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800926c:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8009270:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8009274:	2000      	movs	r0, #0
}
 8009276:	bd10      	pop	{r4, pc}
    tmpcr1 |= Structure->CounterMode;
 8009278:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800927a:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800927c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009280:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8009282:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009286:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009288:	69a1      	ldr	r1, [r4, #24]
 800928a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800928e:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8009290:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009292:	68e3      	ldr	r3, [r4, #12]
 8009294:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8009296:	6863      	ldr	r3, [r4, #4]
 8009298:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 800929a:	6963      	ldr	r3, [r4, #20]
 800929c:	6313      	str	r3, [r2, #48]	; 0x30
 800929e:	e7cf      	b.n	8009240 <HAL_TIM_PWM_Init+0xa8>
    htim->Lock = HAL_UNLOCKED;
 80092a0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80092a4:	f7fc fc14 	bl	8005ad0 <HAL_TIM_PWM_MspInit>
 80092a8:	e781      	b.n	80091ae <HAL_TIM_PWM_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80092aa:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80092ac:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 80092ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80092b2:	4303      	orrs	r3, r0
 80092b4:	e7e9      	b.n	800928a <HAL_TIM_PWM_Init+0xf2>
    return HAL_ERROR;
 80092b6:	2001      	movs	r0, #1
}
 80092b8:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 80092ba:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80092bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80092c0:	430b      	orrs	r3, r1
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80092c2:	e793      	b.n	80091ec <HAL_TIM_PWM_Init+0x54>
 80092c4:	40012c00 	.word	0x40012c00
 80092c8:	40014000 	.word	0x40014000

080092cc <HAL_TIM_PWM_Start>:
 80092cc:	2910      	cmp	r1, #16
 80092ce:	d80a      	bhi.n	80092e6 <HAL_TIM_PWM_Start+0x1a>
 80092d0:	e8df f001 	tbb	[pc, r1]
 80092d4:	09090961 	.word	0x09090961
 80092d8:	09090967 	.word	0x09090967
 80092dc:	0909096f 	.word	0x0909096f
 80092e0:	09090974 	.word	0x09090974
 80092e4:	7d          	.byte	0x7d
 80092e5:	00          	.byte	0x00
 80092e6:	f890 3043 	ldrb.w	r3, [r0, #67]	; 0x43
 80092ea:	2b01      	cmp	r3, #1
 80092ec:	d157      	bne.n	800939e <HAL_TIM_PWM_Start+0xd2>
 80092ee:	2910      	cmp	r1, #16
 80092f0:	d80a      	bhi.n	8009308 <HAL_TIM_PWM_Start+0x3c>
 80092f2:	e8df f001 	tbb	[pc, r1]
 80092f6:	0993      	.short	0x0993
 80092f8:	095a0909 	.word	0x095a0909
 80092fc:	097c0909 	.word	0x097c0909
 8009300:	09780909 	.word	0x09780909
 8009304:	0909      	.short	0x0909
 8009306:	74          	.byte	0x74
 8009307:	00          	.byte	0x00
 8009308:	2302      	movs	r3, #2
 800930a:	f880 3043 	strb.w	r3, [r0, #67]	; 0x43
 800930e:	6803      	ldr	r3, [r0, #0]
 8009310:	2201      	movs	r2, #1
 8009312:	6a18      	ldr	r0, [r3, #32]
 8009314:	f001 011f 	and.w	r1, r1, #31
 8009318:	fa02 f101 	lsl.w	r1, r2, r1
 800931c:	ea20 0001 	bic.w	r0, r0, r1
 8009320:	6218      	str	r0, [r3, #32]
 8009322:	6a18      	ldr	r0, [r3, #32]
 8009324:	4a3f      	ldr	r2, [pc, #252]	; (8009424 <HAL_TIM_PWM_Start+0x158>)
 8009326:	4301      	orrs	r1, r0
 8009328:	4293      	cmp	r3, r2
 800932a:	6219      	str	r1, [r3, #32]
 800932c:	d063      	beq.n	80093f6 <HAL_TIM_PWM_Start+0x12a>
 800932e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009332:	4293      	cmp	r3, r2
 8009334:	d06d      	beq.n	8009412 <HAL_TIM_PWM_Start+0x146>
 8009336:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800933a:	4293      	cmp	r3, r2
 800933c:	d069      	beq.n	8009412 <HAL_TIM_PWM_Start+0x146>
 800933e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009342:	4293      	cmp	r3, r2
 8009344:	d065      	beq.n	8009412 <HAL_TIM_PWM_Start+0x146>
 8009346:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800934a:	4293      	cmp	r3, r2
 800934c:	d061      	beq.n	8009412 <HAL_TIM_PWM_Start+0x146>
 800934e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009352:	4293      	cmp	r3, r2
 8009354:	d05d      	beq.n	8009412 <HAL_TIM_PWM_Start+0x146>
 8009356:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800935a:	d050      	beq.n	80093fe <HAL_TIM_PWM_Start+0x132>
 800935c:	4a32      	ldr	r2, [pc, #200]	; (8009428 <HAL_TIM_PWM_Start+0x15c>)
 800935e:	4293      	cmp	r3, r2
 8009360:	d04d      	beq.n	80093fe <HAL_TIM_PWM_Start+0x132>
 8009362:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009366:	4293      	cmp	r3, r2
 8009368:	d049      	beq.n	80093fe <HAL_TIM_PWM_Start+0x132>
 800936a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800936e:	4293      	cmp	r3, r2
 8009370:	d045      	beq.n	80093fe <HAL_TIM_PWM_Start+0x132>
 8009372:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8009376:	4293      	cmp	r3, r2
 8009378:	d041      	beq.n	80093fe <HAL_TIM_PWM_Start+0x132>
 800937a:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800937e:	4293      	cmp	r3, r2
 8009380:	d03d      	beq.n	80093fe <HAL_TIM_PWM_Start+0x132>
 8009382:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8009386:	4293      	cmp	r3, r2
 8009388:	d039      	beq.n	80093fe <HAL_TIM_PWM_Start+0x132>
 800938a:	681a      	ldr	r2, [r3, #0]
 800938c:	f042 0201 	orr.w	r2, r2, #1
 8009390:	2000      	movs	r0, #0
 8009392:	601a      	str	r2, [r3, #0]
 8009394:	4770      	bx	lr
 8009396:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 800939a:	2b01      	cmp	r3, #1
 800939c:	d03e      	beq.n	800941c <HAL_TIM_PWM_Start+0x150>
 800939e:	2001      	movs	r0, #1
 80093a0:	4770      	bx	lr
 80093a2:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 80093a6:	2b01      	cmp	r3, #1
 80093a8:	d1f9      	bne.n	800939e <HAL_TIM_PWM_Start+0xd2>
 80093aa:	2302      	movs	r3, #2
 80093ac:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
 80093b0:	e7ad      	b.n	800930e <HAL_TIM_PWM_Start+0x42>
 80093b2:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80093b6:	2b01      	cmp	r3, #1
 80093b8:	d099      	beq.n	80092ee <HAL_TIM_PWM_Start+0x22>
 80093ba:	e7f0      	b.n	800939e <HAL_TIM_PWM_Start+0xd2>
 80093bc:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80093c0:	3b01      	subs	r3, #1
 80093c2:	bf18      	it	ne
 80093c4:	2301      	movne	r3, #1
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d091      	beq.n	80092ee <HAL_TIM_PWM_Start+0x22>
 80093ca:	2001      	movs	r0, #1
 80093cc:	4770      	bx	lr
 80093ce:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 80093d2:	3b01      	subs	r3, #1
 80093d4:	bf18      	it	ne
 80093d6:	2301      	movne	r3, #1
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d088      	beq.n	80092ee <HAL_TIM_PWM_Start+0x22>
 80093dc:	e7f5      	b.n	80093ca <HAL_TIM_PWM_Start+0xfe>
 80093de:	2302      	movs	r3, #2
 80093e0:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
 80093e4:	e793      	b.n	800930e <HAL_TIM_PWM_Start+0x42>
 80093e6:	2302      	movs	r3, #2
 80093e8:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
 80093ec:	e78f      	b.n	800930e <HAL_TIM_PWM_Start+0x42>
 80093ee:	2302      	movs	r3, #2
 80093f0:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 80093f4:	e78b      	b.n	800930e <HAL_TIM_PWM_Start+0x42>
 80093f6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80093f8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80093fc:	645a      	str	r2, [r3, #68]	; 0x44
 80093fe:	6899      	ldr	r1, [r3, #8]
 8009400:	4a0a      	ldr	r2, [pc, #40]	; (800942c <HAL_TIM_PWM_Start+0x160>)
 8009402:	400a      	ands	r2, r1
 8009404:	2a06      	cmp	r2, #6
 8009406:	d002      	beq.n	800940e <HAL_TIM_PWM_Start+0x142>
 8009408:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800940c:	d1bd      	bne.n	800938a <HAL_TIM_PWM_Start+0xbe>
 800940e:	2000      	movs	r0, #0
 8009410:	4770      	bx	lr
 8009412:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009414:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009418:	645a      	str	r2, [r3, #68]	; 0x44
 800941a:	e79c      	b.n	8009356 <HAL_TIM_PWM_Start+0x8a>
 800941c:	2302      	movs	r3, #2
 800941e:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
 8009422:	e774      	b.n	800930e <HAL_TIM_PWM_Start+0x42>
 8009424:	40012c00 	.word	0x40012c00
 8009428:	40000400 	.word	0x40000400
 800942c:	00010007 	.word	0x00010007

08009430 <HAL_TIM_OC_DelayElapsedCallback>:
 8009430:	4770      	bx	lr
 8009432:	bf00      	nop

08009434 <HAL_TIM_IC_CaptureCallback>:
 8009434:	4770      	bx	lr
 8009436:	bf00      	nop

08009438 <HAL_TIM_PWM_PulseFinishedCallback>:
 8009438:	4770      	bx	lr
 800943a:	bf00      	nop

0800943c <HAL_TIM_TriggerCallback>:
 800943c:	4770      	bx	lr
 800943e:	bf00      	nop

08009440 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009440:	6803      	ldr	r3, [r0, #0]
 8009442:	691a      	ldr	r2, [r3, #16]
 8009444:	0791      	lsls	r1, r2, #30
{
 8009446:	b510      	push	{r4, lr}
 8009448:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800944a:	d503      	bpl.n	8009454 <HAL_TIM_IRQHandler+0x14>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800944c:	68da      	ldr	r2, [r3, #12]
 800944e:	0792      	lsls	r2, r2, #30
 8009450:	f100 808a 	bmi.w	8009568 <HAL_TIM_IRQHandler+0x128>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009454:	691a      	ldr	r2, [r3, #16]
 8009456:	0752      	lsls	r2, r2, #29
 8009458:	d502      	bpl.n	8009460 <HAL_TIM_IRQHandler+0x20>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800945a:	68da      	ldr	r2, [r3, #12]
 800945c:	0750      	lsls	r0, r2, #29
 800945e:	d470      	bmi.n	8009542 <HAL_TIM_IRQHandler+0x102>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009460:	691a      	ldr	r2, [r3, #16]
 8009462:	0711      	lsls	r1, r2, #28
 8009464:	d502      	bpl.n	800946c <HAL_TIM_IRQHandler+0x2c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009466:	68da      	ldr	r2, [r3, #12]
 8009468:	0712      	lsls	r2, r2, #28
 800946a:	d458      	bmi.n	800951e <HAL_TIM_IRQHandler+0xde>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800946c:	691a      	ldr	r2, [r3, #16]
 800946e:	06d1      	lsls	r1, r2, #27
 8009470:	d502      	bpl.n	8009478 <HAL_TIM_IRQHandler+0x38>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009472:	68da      	ldr	r2, [r3, #12]
 8009474:	06d2      	lsls	r2, r2, #27
 8009476:	d43e      	bmi.n	80094f6 <HAL_TIM_IRQHandler+0xb6>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009478:	691a      	ldr	r2, [r3, #16]
 800947a:	07d0      	lsls	r0, r2, #31
 800947c:	d503      	bpl.n	8009486 <HAL_TIM_IRQHandler+0x46>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800947e:	68da      	ldr	r2, [r3, #12]
 8009480:	07d1      	lsls	r1, r2, #31
 8009482:	f100 808a 	bmi.w	800959a <HAL_TIM_IRQHandler+0x15a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009486:	691a      	ldr	r2, [r3, #16]
 8009488:	0612      	lsls	r2, r2, #24
 800948a:	d503      	bpl.n	8009494 <HAL_TIM_IRQHandler+0x54>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800948c:	68da      	ldr	r2, [r3, #12]
 800948e:	0610      	lsls	r0, r2, #24
 8009490:	f100 808b 	bmi.w	80095aa <HAL_TIM_IRQHandler+0x16a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8009494:	691a      	ldr	r2, [r3, #16]
 8009496:	05d1      	lsls	r1, r2, #23
 8009498:	d503      	bpl.n	80094a2 <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800949a:	68da      	ldr	r2, [r3, #12]
 800949c:	0612      	lsls	r2, r2, #24
 800949e:	f100 808c 	bmi.w	80095ba <HAL_TIM_IRQHandler+0x17a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80094a2:	691a      	ldr	r2, [r3, #16]
 80094a4:	0650      	lsls	r0, r2, #25
 80094a6:	d503      	bpl.n	80094b0 <HAL_TIM_IRQHandler+0x70>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80094a8:	68da      	ldr	r2, [r3, #12]
 80094aa:	0651      	lsls	r1, r2, #25
 80094ac:	f100 808d 	bmi.w	80095ca <HAL_TIM_IRQHandler+0x18a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80094b0:	691a      	ldr	r2, [r3, #16]
 80094b2:	0692      	lsls	r2, r2, #26
 80094b4:	d503      	bpl.n	80094be <HAL_TIM_IRQHandler+0x7e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80094b6:	68da      	ldr	r2, [r3, #12]
 80094b8:	0690      	lsls	r0, r2, #26
 80094ba:	f100 808e 	bmi.w	80095da <HAL_TIM_IRQHandler+0x19a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 80094be:	691a      	ldr	r2, [r3, #16]
 80094c0:	02d1      	lsls	r1, r2, #11
 80094c2:	d503      	bpl.n	80094cc <HAL_TIM_IRQHandler+0x8c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 80094c4:	68da      	ldr	r2, [r3, #12]
 80094c6:	02d2      	lsls	r2, r2, #11
 80094c8:	f100 808f 	bmi.w	80095ea <HAL_TIM_IRQHandler+0x1aa>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 80094cc:	691a      	ldr	r2, [r3, #16]
 80094ce:	0290      	lsls	r0, r2, #10
 80094d0:	d503      	bpl.n	80094da <HAL_TIM_IRQHandler+0x9a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 80094d2:	68da      	ldr	r2, [r3, #12]
 80094d4:	0291      	lsls	r1, r2, #10
 80094d6:	f100 8090 	bmi.w	80095fa <HAL_TIM_IRQHandler+0x1ba>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 80094da:	691a      	ldr	r2, [r3, #16]
 80094dc:	0252      	lsls	r2, r2, #9
 80094de:	d503      	bpl.n	80094e8 <HAL_TIM_IRQHandler+0xa8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 80094e0:	68da      	ldr	r2, [r3, #12]
 80094e2:	0250      	lsls	r0, r2, #9
 80094e4:	f100 8091 	bmi.w	800960a <HAL_TIM_IRQHandler+0x1ca>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 80094e8:	691a      	ldr	r2, [r3, #16]
 80094ea:	0211      	lsls	r1, r2, #8
 80094ec:	d502      	bpl.n	80094f4 <HAL_TIM_IRQHandler+0xb4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 80094ee:	68da      	ldr	r2, [r3, #12]
 80094f0:	0212      	lsls	r2, r2, #8
 80094f2:	d44a      	bmi.n	800958a <HAL_TIM_IRQHandler+0x14a>
}
 80094f4:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80094f6:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80094fa:	2208      	movs	r2, #8
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80094fc:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80094fe:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009500:	69db      	ldr	r3, [r3, #28]
 8009502:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8009506:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009508:	f040 8090 	bne.w	800962c <HAL_TIM_IRQHandler+0x1ec>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800950c:	f7ff ff90 	bl	8009430 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009510:	4620      	mov	r0, r4
 8009512:	f7ff ff91 	bl	8009438 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009516:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009518:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800951a:	7722      	strb	r2, [r4, #28]
 800951c:	e7ac      	b.n	8009478 <HAL_TIM_IRQHandler+0x38>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800951e:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009522:	2204      	movs	r2, #4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009524:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009526:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009528:	69db      	ldr	r3, [r3, #28]
 800952a:	079b      	lsls	r3, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 800952c:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800952e:	d17a      	bne.n	8009626 <HAL_TIM_IRQHandler+0x1e6>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009530:	f7ff ff7e 	bl	8009430 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009534:	4620      	mov	r0, r4
 8009536:	f7ff ff7f 	bl	8009438 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800953a:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800953c:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800953e:	7722      	strb	r2, [r4, #28]
 8009540:	e794      	b.n	800946c <HAL_TIM_IRQHandler+0x2c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009542:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009546:	2202      	movs	r2, #2
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009548:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800954a:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800954c:	699b      	ldr	r3, [r3, #24]
 800954e:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8009552:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009554:	d164      	bne.n	8009620 <HAL_TIM_IRQHandler+0x1e0>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009556:	f7ff ff6b 	bl	8009430 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800955a:	4620      	mov	r0, r4
 800955c:	f7ff ff6c 	bl	8009438 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009560:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009562:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009564:	7722      	strb	r2, [r4, #28]
 8009566:	e77b      	b.n	8009460 <HAL_TIM_IRQHandler+0x20>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009568:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800956c:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800956e:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009570:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009572:	699b      	ldr	r3, [r3, #24]
 8009574:	0799      	lsls	r1, r3, #30
 8009576:	d150      	bne.n	800961a <HAL_TIM_IRQHandler+0x1da>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009578:	f7ff ff5a 	bl	8009430 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800957c:	4620      	mov	r0, r4
 800957e:	f7ff ff5b 	bl	8009438 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009582:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009584:	6823      	ldr	r3, [r4, #0]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009586:	7722      	strb	r2, [r4, #28]
 8009588:	e764      	b.n	8009454 <HAL_TIM_IRQHandler+0x14>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800958a:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
      HAL_TIMEx_TransitionErrorCallback(htim);
 800958e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8009590:	611a      	str	r2, [r3, #16]
}
 8009592:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_TransitionErrorCallback(htim);
 8009596:	f000 ba11 	b.w	80099bc <HAL_TIMEx_TransitionErrorCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800959a:	f06f 0201 	mvn.w	r2, #1
 800959e:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80095a0:	4620      	mov	r0, r4
 80095a2:	f7fa f981 	bl	80038a8 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80095a6:	6823      	ldr	r3, [r4, #0]
 80095a8:	e76d      	b.n	8009486 <HAL_TIM_IRQHandler+0x46>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80095aa:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80095ae:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80095b0:	4620      	mov	r0, r4
 80095b2:	f000 f9f9 	bl	80099a8 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80095b6:	6823      	ldr	r3, [r4, #0]
 80095b8:	e76c      	b.n	8009494 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80095ba:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80095be:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 80095c0:	4620      	mov	r0, r4
 80095c2:	f000 f9f3 	bl	80099ac <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80095c6:	6823      	ldr	r3, [r4, #0]
 80095c8:	e76b      	b.n	80094a2 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80095ca:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80095ce:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80095d0:	4620      	mov	r0, r4
 80095d2:	f7ff ff33 	bl	800943c <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80095d6:	6823      	ldr	r3, [r4, #0]
 80095d8:	e76a      	b.n	80094b0 <HAL_TIM_IRQHandler+0x70>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80095da:	f06f 0220 	mvn.w	r2, #32
 80095de:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 80095e0:	4620      	mov	r0, r4
 80095e2:	f000 f9df 	bl	80099a4 <HAL_TIMEx_CommutCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 80095e6:	6823      	ldr	r3, [r4, #0]
 80095e8:	e769      	b.n	80094be <HAL_TIM_IRQHandler+0x7e>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 80095ea:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 80095ee:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_EncoderIndexCallback(htim);
 80095f0:	4620      	mov	r0, r4
 80095f2:	f000 f9dd 	bl	80099b0 <HAL_TIMEx_EncoderIndexCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 80095f6:	6823      	ldr	r3, [r4, #0]
 80095f8:	e768      	b.n	80094cc <HAL_TIM_IRQHandler+0x8c>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 80095fa:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 80095fe:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_DirectionChangeCallback(htim);
 8009600:	4620      	mov	r0, r4
 8009602:	f000 f9d7 	bl	80099b4 <HAL_TIMEx_DirectionChangeCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8009606:	6823      	ldr	r3, [r4, #0]
 8009608:	e767      	b.n	80094da <HAL_TIM_IRQHandler+0x9a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800960a:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800960e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_IndexErrorCallback(htim);
 8009610:	4620      	mov	r0, r4
 8009612:	f000 f9d1 	bl	80099b8 <HAL_TIMEx_IndexErrorCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8009616:	6823      	ldr	r3, [r4, #0]
 8009618:	e766      	b.n	80094e8 <HAL_TIM_IRQHandler+0xa8>
          HAL_TIM_IC_CaptureCallback(htim);
 800961a:	f7ff ff0b 	bl	8009434 <HAL_TIM_IC_CaptureCallback>
 800961e:	e7b0      	b.n	8009582 <HAL_TIM_IRQHandler+0x142>
        HAL_TIM_IC_CaptureCallback(htim);
 8009620:	f7ff ff08 	bl	8009434 <HAL_TIM_IC_CaptureCallback>
 8009624:	e79c      	b.n	8009560 <HAL_TIM_IRQHandler+0x120>
        HAL_TIM_IC_CaptureCallback(htim);
 8009626:	f7ff ff05 	bl	8009434 <HAL_TIM_IC_CaptureCallback>
 800962a:	e786      	b.n	800953a <HAL_TIM_IRQHandler+0xfa>
        HAL_TIM_IC_CaptureCallback(htim);
 800962c:	f7ff ff02 	bl	8009434 <HAL_TIM_IC_CaptureCallback>
 8009630:	e771      	b.n	8009516 <HAL_TIM_IRQHandler+0xd6>
 8009632:	bf00      	nop

08009634 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009634:	6a03      	ldr	r3, [r0, #32]
 8009636:	f023 0310 	bic.w	r3, r3, #16
 800963a:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 800963c:	6a03      	ldr	r3, [r0, #32]
{
 800963e:	b470      	push	{r4, r5, r6}
  tmpcr2 =  TIMx->CR2;
 8009640:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8009642:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009644:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009646:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 800964a:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800964e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009652:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8009654:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009658:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800965c:	4d1c      	ldr	r5, [pc, #112]	; (80096d0 <TIM_OC2_SetConfig+0x9c>)
 800965e:	42a8      	cmp	r0, r5
 8009660:	d017      	beq.n	8009692 <TIM_OC2_SetConfig+0x5e>
 8009662:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8009666:	42a8      	cmp	r0, r5
 8009668:	d013      	beq.n	8009692 <TIM_OC2_SetConfig+0x5e>
 800966a:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 800966e:	42a8      	cmp	r0, r5
 8009670:	d025      	beq.n	80096be <TIM_OC2_SetConfig+0x8a>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009672:	4d18      	ldr	r5, [pc, #96]	; (80096d4 <TIM_OC2_SetConfig+0xa0>)
 8009674:	42a8      	cmp	r0, r5
 8009676:	d013      	beq.n	80096a0 <TIM_OC2_SetConfig+0x6c>
 8009678:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800967c:	42a8      	cmp	r0, r5
 800967e:	d00f      	beq.n	80096a0 <TIM_OC2_SetConfig+0x6c>
 8009680:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8009684:	42a8      	cmp	r0, r5
 8009686:	d00b      	beq.n	80096a0 <TIM_OC2_SetConfig+0x6c>
 8009688:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800968c:	42a8      	cmp	r0, r5
 800968e:	d10f      	bne.n	80096b0 <TIM_OC2_SetConfig+0x7c>
 8009690:	e006      	b.n	80096a0 <TIM_OC2_SetConfig+0x6c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009692:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8009694:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009698:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 800969c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80096a0:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80096a4:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80096a8:	ea46 0c05 	orr.w	ip, r6, r5
 80096ac:	ea44 048c 	orr.w	r4, r4, ip, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 80096b0:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80096b2:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80096b4:	6182      	str	r2, [r0, #24]
}
 80096b6:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR2 = OC_Config->Pulse;
 80096b8:	6381      	str	r1, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80096ba:	6203      	str	r3, [r0, #32]
}
 80096bc:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80096be:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 80096c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80096c4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 80096c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80096cc:	e7d1      	b.n	8009672 <TIM_OC2_SetConfig+0x3e>
 80096ce:	bf00      	nop
 80096d0:	40012c00 	.word	0x40012c00
 80096d4:	40014000 	.word	0x40014000

080096d8 <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 80096d8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80096dc:	2b01      	cmp	r3, #1
 80096de:	f000 80ff 	beq.w	80098e0 <HAL_TIM_PWM_ConfigChannel+0x208>
 80096e2:	2301      	movs	r3, #1
{
 80096e4:	b570      	push	{r4, r5, r6, lr}
 80096e6:	4604      	mov	r4, r0
 80096e8:	460d      	mov	r5, r1
  __HAL_LOCK(htim);
 80096ea:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 80096ee:	2a14      	cmp	r2, #20
 80096f0:	d80c      	bhi.n	800970c <HAL_TIM_PWM_ConfigChannel+0x34>
 80096f2:	e8df f002 	tbb	[pc, r2]
 80096f6:	0b59      	.short	0x0b59
 80096f8:	0b6e0b0b 	.word	0x0b6e0b0b
 80096fc:	0b840b0b 	.word	0x0b840b0b
 8009700:	0b990b0b 	.word	0x0b990b0b
 8009704:	0baf0b0b 	.word	0x0baf0b0b
 8009708:	0b0b      	.short	0x0b0b
 800970a:	11          	.byte	0x11
 800970b:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 800970c:	2300      	movs	r3, #0
  switch (Channel)
 800970e:	2201      	movs	r2, #1
  __HAL_UNLOCK(htim);
 8009710:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8009714:	4610      	mov	r0, r2
 8009716:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009718:	6803      	ldr	r3, [r0, #0]
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800971a:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800971c:	6a1a      	ldr	r2, [r3, #32]
 800971e:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8009722:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8009724:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8009726:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 8009728:	6d19      	ldr	r1, [r3, #80]	; 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800972a:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 800972e:	f421 41e0 	bic.w	r1, r1, #28672	; 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009732:	ea41 2106 	orr.w	r1, r1, r6, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009736:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009738:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800973c:	ea42 5206 	orr.w	r2, r2, r6, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009740:	4e69      	ldr	r6, [pc, #420]	; (80098e8 <HAL_TIM_PWM_ConfigChannel+0x210>)
 8009742:	42b3      	cmp	r3, r6
 8009744:	d013      	beq.n	800976e <HAL_TIM_PWM_ConfigChannel+0x96>
 8009746:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 800974a:	42b3      	cmp	r3, r6
 800974c:	d00f      	beq.n	800976e <HAL_TIM_PWM_ConfigChannel+0x96>
 800974e:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8009752:	42b3      	cmp	r3, r6
 8009754:	d00b      	beq.n	800976e <HAL_TIM_PWM_ConfigChannel+0x96>
 8009756:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800975a:	42b3      	cmp	r3, r6
 800975c:	d007      	beq.n	800976e <HAL_TIM_PWM_ConfigChannel+0x96>
 800975e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8009762:	42b3      	cmp	r3, r6
 8009764:	d003      	beq.n	800976e <HAL_TIM_PWM_ConfigChannel+0x96>
 8009766:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 800976a:	42b3      	cmp	r3, r6
 800976c:	d104      	bne.n	8009778 <HAL_TIM_PWM_ConfigChannel+0xa0>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800976e:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009770:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009774:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009778:	6058      	str	r0, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800977a:	6519      	str	r1, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800977c:	6869      	ldr	r1, [r5, #4]
 800977e:	64d9      	str	r1, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009780:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009782:	6d1a      	ldr	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009784:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009786:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800978a:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800978c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800978e:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8009792:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009794:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8009796:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
 800979a:	6519      	str	r1, [r3, #80]	; 0x50
  __HAL_UNLOCK(htim);
 800979c:	2300      	movs	r3, #0
  HAL_StatusTypeDef status = HAL_OK;
 800979e:	2200      	movs	r2, #0
  __HAL_UNLOCK(htim);
 80097a0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 80097a4:	4610      	mov	r0, r2
 80097a6:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80097a8:	6800      	ldr	r0, [r0, #0]
 80097aa:	f7ff fb37 	bl	8008e1c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80097ae:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80097b0:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80097b2:	f043 0308 	orr.w	r3, r3, #8
 80097b6:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80097b8:	6983      	ldr	r3, [r0, #24]
 80097ba:	f023 0304 	bic.w	r3, r3, #4
 80097be:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80097c0:	6983      	ldr	r3, [r0, #24]
 80097c2:	430b      	orrs	r3, r1
 80097c4:	6183      	str	r3, [r0, #24]
  __HAL_UNLOCK(htim);
 80097c6:	2300      	movs	r3, #0
  HAL_StatusTypeDef status = HAL_OK;
 80097c8:	2200      	movs	r2, #0
  __HAL_UNLOCK(htim);
 80097ca:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 80097ce:	4610      	mov	r0, r2
 80097d0:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80097d2:	6800      	ldr	r0, [r0, #0]
 80097d4:	f7ff ff2e 	bl	8009634 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80097d8:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80097da:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80097dc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80097e0:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80097e2:	6983      	ldr	r3, [r0, #24]
 80097e4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80097e8:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80097ea:	6983      	ldr	r3, [r0, #24]
 80097ec:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80097f0:	6183      	str	r3, [r0, #24]
  __HAL_UNLOCK(htim);
 80097f2:	2300      	movs	r3, #0
  HAL_StatusTypeDef status = HAL_OK;
 80097f4:	2200      	movs	r2, #0
  __HAL_UNLOCK(htim);
 80097f6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 80097fa:	4610      	mov	r0, r2
 80097fc:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80097fe:	6800      	ldr	r0, [r0, #0]
 8009800:	f7ff fb4c 	bl	8008e9c <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009804:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009806:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009808:	f043 0308 	orr.w	r3, r3, #8
 800980c:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800980e:	69c3      	ldr	r3, [r0, #28]
 8009810:	f023 0304 	bic.w	r3, r3, #4
 8009814:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009816:	69c3      	ldr	r3, [r0, #28]
 8009818:	430b      	orrs	r3, r1
 800981a:	61c3      	str	r3, [r0, #28]
  __HAL_UNLOCK(htim);
 800981c:	2300      	movs	r3, #0
  HAL_StatusTypeDef status = HAL_OK;
 800981e:	2200      	movs	r2, #0
  __HAL_UNLOCK(htim);
 8009820:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8009824:	4610      	mov	r0, r2
 8009826:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009828:	6800      	ldr	r0, [r0, #0]
 800982a:	f7ff fb87 	bl	8008f3c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800982e:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009830:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009832:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8009836:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009838:	69c3      	ldr	r3, [r0, #28]
 800983a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800983e:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009840:	69c3      	ldr	r3, [r0, #28]
 8009842:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8009846:	61c3      	str	r3, [r0, #28]
  __HAL_UNLOCK(htim);
 8009848:	2300      	movs	r3, #0
  HAL_StatusTypeDef status = HAL_OK;
 800984a:	2200      	movs	r2, #0
  __HAL_UNLOCK(htim);
 800984c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8009850:	4610      	mov	r0, r2
 8009852:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009854:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 8009856:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009858:	6a1a      	ldr	r2, [r3, #32]
 800985a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800985e:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8009860:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8009862:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 8009864:	6d19      	ldr	r1, [r3, #80]	; 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009866:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 800986a:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpccmrx |= OC_Config->OCMode;
 800986e:	4331      	orrs	r1, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009870:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 8009872:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009876:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800987a:	4e1b      	ldr	r6, [pc, #108]	; (80098e8 <HAL_TIM_PWM_ConfigChannel+0x210>)
 800987c:	42b3      	cmp	r3, r6
 800987e:	d013      	beq.n	80098a8 <HAL_TIM_PWM_ConfigChannel+0x1d0>
 8009880:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8009884:	42b3      	cmp	r3, r6
 8009886:	d00f      	beq.n	80098a8 <HAL_TIM_PWM_ConfigChannel+0x1d0>
 8009888:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 800988c:	42b3      	cmp	r3, r6
 800988e:	d00b      	beq.n	80098a8 <HAL_TIM_PWM_ConfigChannel+0x1d0>
 8009890:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8009894:	42b3      	cmp	r3, r6
 8009896:	d007      	beq.n	80098a8 <HAL_TIM_PWM_ConfigChannel+0x1d0>
 8009898:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800989c:	42b3      	cmp	r3, r6
 800989e:	d003      	beq.n	80098a8 <HAL_TIM_PWM_ConfigChannel+0x1d0>
 80098a0:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 80098a4:	42b3      	cmp	r3, r6
 80098a6:	d104      	bne.n	80098b2 <HAL_TIM_PWM_ConfigChannel+0x1da>
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80098a8:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 80098aa:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80098ae:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  TIMx->CR2 = tmpcr2;
 80098b2:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 80098b4:	6519      	str	r1, [r3, #80]	; 0x50
  TIMx->CCR5 = OC_Config->Pulse;
 80098b6:	6869      	ldr	r1, [r5, #4]
 80098b8:	6499      	str	r1, [r3, #72]	; 0x48
  TIMx->CCER = tmpccer;
 80098ba:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80098bc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80098be:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80098c0:	f042 0208 	orr.w	r2, r2, #8
 80098c4:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80098c6:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80098c8:	f021 0104 	bic.w	r1, r1, #4
 80098cc:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80098ce:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80098d0:	4301      	orrs	r1, r0
 80098d2:	6519      	str	r1, [r3, #80]	; 0x50
  __HAL_UNLOCK(htim);
 80098d4:	2300      	movs	r3, #0
  HAL_StatusTypeDef status = HAL_OK;
 80098d6:	2200      	movs	r2, #0
  __HAL_UNLOCK(htim);
 80098d8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 80098dc:	4610      	mov	r0, r2
 80098de:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(htim);
 80098e0:	2202      	movs	r2, #2
}
 80098e2:	4610      	mov	r0, r2
 80098e4:	4770      	bx	lr
 80098e6:	bf00      	nop
 80098e8:	40012c00 	.word	0x40012c00

080098ec <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80098ec:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80098f0:	2b01      	cmp	r3, #1
 80098f2:	d051      	beq.n	8009998 <HAL_TIMEx_MasterConfigSynchronization+0xac>
{
 80098f4:	b430      	push	{r4, r5}

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80098f6:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80098f8:	4d28      	ldr	r5, [pc, #160]	; (800999c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
  htim->State = HAL_TIM_STATE_BUSY;
 80098fa:	2302      	movs	r3, #2
 80098fc:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009900:	42aa      	cmp	r2, r5
  tmpcr2 = htim->Instance->CR2;
 8009902:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8009904:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009906:	d03b      	beq.n	8009980 <HAL_TIMEx_MasterConfigSynchronization+0x94>
 8009908:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800990c:	42aa      	cmp	r2, r5
 800990e:	d032      	beq.n	8009976 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
 8009910:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8009914:	42aa      	cmp	r2, r5
 8009916:	d02e      	beq.n	8009976 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009918:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 800991a:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800991e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009922:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009924:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->Instance->CR2 = tmpcr2;
 8009928:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800992a:	d016      	beq.n	800995a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800992c:	4b1c      	ldr	r3, [pc, #112]	; (80099a0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800992e:	429a      	cmp	r2, r3
 8009930:	d013      	beq.n	800995a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8009932:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009936:	429a      	cmp	r2, r3
 8009938:	d00f      	beq.n	800995a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800993a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800993e:	429a      	cmp	r2, r3
 8009940:	d00b      	beq.n	800995a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8009942:	f503 3394 	add.w	r3, r3, #75776	; 0x12800
 8009946:	429a      	cmp	r2, r3
 8009948:	d007      	beq.n	800995a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800994a:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 800994e:	429a      	cmp	r2, r3
 8009950:	d003      	beq.n	800995a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8009952:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009956:	429a      	cmp	r2, r3
 8009958:	d104      	bne.n	8009964 <HAL_TIMEx_MasterConfigSynchronization+0x78>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800995a:	688b      	ldr	r3, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800995c:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009960:	431c      	orrs	r4, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009962:	6094      	str	r4, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8009964:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8009966:	2201      	movs	r2, #1
 8009968:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800996c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
}
 8009970:	bc30      	pop	{r4, r5}
  return HAL_OK;
 8009972:	4618      	mov	r0, r3
}
 8009974:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009976:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009978:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800997c:	432b      	orrs	r3, r5
 800997e:	e7cb      	b.n	8009918 <HAL_TIMEx_MasterConfigSynchronization+0x2c>
 8009980:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009982:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009986:	432b      	orrs	r3, r5
  tmpcr2 &= ~TIM_CR2_MMS;
 8009988:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800998c:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 800998e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009992:	432b      	orrs	r3, r5
  htim->Instance->CR2 = tmpcr2;
 8009994:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009996:	e7e0      	b.n	800995a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
  __HAL_LOCK(htim);
 8009998:	2002      	movs	r0, #2
}
 800999a:	4770      	bx	lr
 800999c:	40012c00 	.word	0x40012c00
 80099a0:	40000400 	.word	0x40000400

080099a4 <HAL_TIMEx_CommutCallback>:
 80099a4:	4770      	bx	lr
 80099a6:	bf00      	nop

080099a8 <HAL_TIMEx_BreakCallback>:
 80099a8:	4770      	bx	lr
 80099aa:	bf00      	nop

080099ac <HAL_TIMEx_Break2Callback>:
 80099ac:	4770      	bx	lr
 80099ae:	bf00      	nop

080099b0 <HAL_TIMEx_EncoderIndexCallback>:
 80099b0:	4770      	bx	lr
 80099b2:	bf00      	nop

080099b4 <HAL_TIMEx_DirectionChangeCallback>:
 80099b4:	4770      	bx	lr
 80099b6:	bf00      	nop

080099b8 <HAL_TIMEx_IndexErrorCallback>:
 80099b8:	4770      	bx	lr
 80099ba:	bf00      	nop

080099bc <HAL_TIMEx_TransitionErrorCallback>:
 80099bc:	4770      	bx	lr
 80099be:	bf00      	nop

080099c0 <HAL_UART_Receive_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80099c0:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 80099c4:	2b20      	cmp	r3, #32
 80099c6:	d15f      	bne.n	8009a88 <HAL_UART_Receive_IT+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 80099c8:	2900      	cmp	r1, #0
 80099ca:	d05b      	beq.n	8009a84 <HAL_UART_Receive_IT+0xc4>
 80099cc:	2a00      	cmp	r2, #0
 80099ce:	d059      	beq.n	8009a84 <HAL_UART_Receive_IT+0xc4>
    {
      return HAL_ERROR;
    }

    __HAL_LOCK(huart);
 80099d0:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 80099d4:	2b01      	cmp	r3, #1
 80099d6:	d057      	beq.n	8009a88 <HAL_UART_Receive_IT+0xc8>
{
 80099d8:	b430      	push	{r4, r5}

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80099da:	6803      	ldr	r3, [r0, #0]
 80099dc:	4c59      	ldr	r4, [pc, #356]	; (8009b44 <HAL_UART_Receive_IT+0x184>)
    __HAL_LOCK(huart);
 80099de:	2501      	movs	r5, #1
 80099e0:	f880 5080 	strb.w	r5, [r0, #128]	; 0x80
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80099e4:	42a3      	cmp	r3, r4
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099e6:	f04f 0500 	mov.w	r5, #0
 80099ea:	66c5      	str	r5, [r0, #108]	; 0x6c
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80099ec:	d00a      	beq.n	8009a04 <HAL_UART_Receive_IT+0x44>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80099ee:	685c      	ldr	r4, [r3, #4]
 80099f0:	0224      	lsls	r4, r4, #8
 80099f2:	d507      	bpl.n	8009a04 <HAL_UART_Receive_IT+0x44>
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099f4:	e853 4f00 	ldrex	r4, [r3]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80099f8:	f044 6480 	orr.w	r4, r4, #67108864	; 0x4000000
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099fc:	e843 4500 	strex	r5, r4, [r3]
 8009a00:	2d00      	cmp	r5, #0
 8009a02:	d1f7      	bne.n	80099f4 <HAL_UART_Receive_IT+0x34>
  huart->RxXferSize  = Size;
  huart->RxXferCount = Size;
  huart->RxISR       = NULL;

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8009a04:	6885      	ldr	r5, [r0, #8]
  huart->pRxBuffPtr  = pData;
 8009a06:	6581      	str	r1, [r0, #88]	; 0x58
  huart->RxISR       = NULL;
 8009a08:	2400      	movs	r4, #0
  UART_MASK_COMPUTATION(huart);
 8009a0a:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
  huart->RxXferSize  = Size;
 8009a0e:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
  huart->RxXferCount = Size;
 8009a12:	f8a0 205e 	strh.w	r2, [r0, #94]	; 0x5e
  huart->RxISR       = NULL;
 8009a16:	6704      	str	r4, [r0, #112]	; 0x70
  UART_MASK_COMPUTATION(huart);
 8009a18:	d04f      	beq.n	8009aba <HAL_UART_Receive_IT+0xfa>
 8009a1a:	2d00      	cmp	r5, #0
 8009a1c:	d177      	bne.n	8009b0e <HAL_UART_Receive_IT+0x14e>
 8009a1e:	6901      	ldr	r1, [r0, #16]
 8009a20:	2900      	cmp	r1, #0
 8009a22:	bf14      	ite	ne
 8009a24:	247f      	movne	r4, #127	; 0x7f
 8009a26:	24ff      	moveq	r4, #255	; 0xff

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a28:	2100      	movs	r1, #0
 8009a2a:	f8c0 108c 	str.w	r1, [r0, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009a2e:	2122      	movs	r1, #34	; 0x22
  UART_MASK_COMPUTATION(huart);
 8009a30:	f8a0 4060 	strh.w	r4, [r0, #96]	; 0x60
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009a34:	f8c0 1088 	str.w	r1, [r0, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a38:	f103 0108 	add.w	r1, r3, #8
 8009a3c:	e851 1f00 	ldrex	r1, [r1]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a40:	f041 0101 	orr.w	r1, r1, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a44:	f103 0508 	add.w	r5, r3, #8
 8009a48:	e845 1400 	strex	r4, r1, [r5]
 8009a4c:	2c00      	cmp	r4, #0
 8009a4e:	d1f3      	bne.n	8009a38 <HAL_UART_Receive_IT+0x78>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8009a50:	6e41      	ldr	r1, [r0, #100]	; 0x64
 8009a52:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 8009a56:	d037      	beq.n	8009ac8 <HAL_UART_Receive_IT+0x108>
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009a58:	6882      	ldr	r2, [r0, #8]
 8009a5a:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8009a5e:	6902      	ldr	r2, [r0, #16]
 8009a60:	d014      	beq.n	8009a8c <HAL_UART_Receive_IT+0xcc>
    {
      huart->RxISR = UART_RxISR_16BIT;
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8009a62:	4c39      	ldr	r4, [pc, #228]	; (8009b48 <HAL_UART_Receive_IT+0x188>)
 8009a64:	6704      	str	r4, [r0, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8009a66:	2100      	movs	r1, #0
 8009a68:	f880 1080 	strb.w	r1, [r0, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8009a6c:	b1a2      	cbz	r2, 8009a98 <HAL_UART_Receive_IT+0xd8>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a6e:	e853 2f00 	ldrex	r2, [r3]
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8009a72:	f442 7290 	orr.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a76:	e843 2100 	strex	r1, r2, [r3]
 8009a7a:	2900      	cmp	r1, #0
 8009a7c:	d1f7      	bne.n	8009a6e <HAL_UART_Receive_IT+0xae>
    return (UART_Start_Receive_IT(huart, pData, Size));
 8009a7e:	2000      	movs	r0, #0
}
 8009a80:	bc30      	pop	{r4, r5}
 8009a82:	4770      	bx	lr
      return HAL_ERROR;
 8009a84:	2001      	movs	r0, #1
 8009a86:	4770      	bx	lr
    return HAL_BUSY;
 8009a88:	2002      	movs	r0, #2
}
 8009a8a:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009a8c:	2a00      	cmp	r2, #0
 8009a8e:	d147      	bne.n	8009b20 <HAL_UART_Receive_IT+0x160>
 8009a90:	492e      	ldr	r1, [pc, #184]	; (8009b4c <HAL_UART_Receive_IT+0x18c>)
 8009a92:	6701      	str	r1, [r0, #112]	; 0x70
    __HAL_UNLOCK(huart);
 8009a94:	f880 2080 	strb.w	r2, [r0, #128]	; 0x80
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a98:	e853 2f00 	ldrex	r2, [r3]
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009a9c:	f042 0220 	orr.w	r2, r2, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009aa0:	e843 2100 	strex	r1, r2, [r3]
 8009aa4:	2900      	cmp	r1, #0
 8009aa6:	d0ea      	beq.n	8009a7e <HAL_UART_Receive_IT+0xbe>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009aa8:	e853 2f00 	ldrex	r2, [r3]
 8009aac:	f042 0220 	orr.w	r2, r2, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ab0:	e843 2100 	strex	r1, r2, [r3]
 8009ab4:	2900      	cmp	r1, #0
 8009ab6:	d1ef      	bne.n	8009a98 <HAL_UART_Receive_IT+0xd8>
 8009ab8:	e7e1      	b.n	8009a7e <HAL_UART_Receive_IT+0xbe>
  UART_MASK_COMPUTATION(huart);
 8009aba:	6901      	ldr	r1, [r0, #16]
 8009abc:	2900      	cmp	r1, #0
 8009abe:	f240 14ff 	movw	r4, #511	; 0x1ff
 8009ac2:	bf18      	it	ne
 8009ac4:	24ff      	movne	r4, #255	; 0xff
 8009ac6:	e7af      	b.n	8009a28 <HAL_UART_Receive_IT+0x68>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8009ac8:	f8b0 1068 	ldrh.w	r1, [r0, #104]	; 0x68
 8009acc:	4291      	cmp	r1, r2
 8009ace:	d8c3      	bhi.n	8009a58 <HAL_UART_Receive_IT+0x98>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009ad0:	6882      	ldr	r2, [r0, #8]
 8009ad2:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8009ad6:	6902      	ldr	r2, [r0, #16]
 8009ad8:	d028      	beq.n	8009b2c <HAL_UART_Receive_IT+0x16c>
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8009ada:	491d      	ldr	r1, [pc, #116]	; (8009b50 <HAL_UART_Receive_IT+0x190>)
 8009adc:	6701      	str	r1, [r0, #112]	; 0x70
    __HAL_UNLOCK(huart);
 8009ade:	f880 4080 	strb.w	r4, [r0, #128]	; 0x80
    if (huart->Init.Parity != UART_PARITY_NONE)
 8009ae2:	b13a      	cbz	r2, 8009af4 <HAL_UART_Receive_IT+0x134>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ae4:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009ae8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009aec:	e843 2100 	strex	r1, r2, [r3]
 8009af0:	2900      	cmp	r1, #0
 8009af2:	d1f7      	bne.n	8009ae4 <HAL_UART_Receive_IT+0x124>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009af4:	f103 0208 	add.w	r2, r3, #8
 8009af8:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009afc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b00:	f103 0008 	add.w	r0, r3, #8
 8009b04:	e840 2100 	strex	r1, r2, [r0]
 8009b08:	2900      	cmp	r1, #0
 8009b0a:	d1f3      	bne.n	8009af4 <HAL_UART_Receive_IT+0x134>
 8009b0c:	e7b7      	b.n	8009a7e <HAL_UART_Receive_IT+0xbe>
  UART_MASK_COMPUTATION(huart);
 8009b0e:	f1b5 5f80 	cmp.w	r5, #268435456	; 0x10000000
 8009b12:	d189      	bne.n	8009a28 <HAL_UART_Receive_IT+0x68>
 8009b14:	6901      	ldr	r1, [r0, #16]
 8009b16:	2900      	cmp	r1, #0
 8009b18:	bf0c      	ite	eq
 8009b1a:	247f      	moveq	r4, #127	; 0x7f
 8009b1c:	243f      	movne	r4, #63	; 0x3f
 8009b1e:	e783      	b.n	8009a28 <HAL_UART_Receive_IT+0x68>
      huart->RxISR = UART_RxISR_8BIT;
 8009b20:	4909      	ldr	r1, [pc, #36]	; (8009b48 <HAL_UART_Receive_IT+0x188>)
 8009b22:	6701      	str	r1, [r0, #112]	; 0x70
    __HAL_UNLOCK(huart);
 8009b24:	2200      	movs	r2, #0
 8009b26:	f880 2080 	strb.w	r2, [r0, #128]	; 0x80
    if (huart->Init.Parity != UART_PARITY_NONE)
 8009b2a:	e7a0      	b.n	8009a6e <HAL_UART_Receive_IT+0xae>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009b2c:	b922      	cbnz	r2, 8009b38 <HAL_UART_Receive_IT+0x178>
 8009b2e:	4909      	ldr	r1, [pc, #36]	; (8009b54 <HAL_UART_Receive_IT+0x194>)
 8009b30:	6701      	str	r1, [r0, #112]	; 0x70
    __HAL_UNLOCK(huart);
 8009b32:	f880 2080 	strb.w	r2, [r0, #128]	; 0x80
    if (huart->Init.Parity != UART_PARITY_NONE)
 8009b36:	e7dd      	b.n	8009af4 <HAL_UART_Receive_IT+0x134>
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8009b38:	4a05      	ldr	r2, [pc, #20]	; (8009b50 <HAL_UART_Receive_IT+0x190>)
 8009b3a:	6702      	str	r2, [r0, #112]	; 0x70
    __HAL_UNLOCK(huart);
 8009b3c:	f880 4080 	strb.w	r4, [r0, #128]	; 0x80
    if (huart->Init.Parity != UART_PARITY_NONE)
 8009b40:	e7d0      	b.n	8009ae4 <HAL_UART_Receive_IT+0x124>
 8009b42:	bf00      	nop
 8009b44:	40008000 	.word	0x40008000
 8009b48:	0800a175 	.word	0x0800a175
 8009b4c:	0800a129 	.word	0x0800a129
 8009b50:	0800a1b5 	.word	0x0800a1b5
 8009b54:	0800a361 	.word	0x0800a361

08009b58 <HAL_UART_Transmit_DMA>:
{
 8009b58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (huart->gState == HAL_UART_STATE_READY)
 8009b5a:	f8d0 6084 	ldr.w	r6, [r0, #132]	; 0x84
 8009b5e:	2e20      	cmp	r6, #32
 8009b60:	d141      	bne.n	8009be6 <HAL_UART_Transmit_DMA+0x8e>
    if ((pData == NULL) || (Size == 0U))
 8009b62:	2900      	cmp	r1, #0
 8009b64:	d03d      	beq.n	8009be2 <HAL_UART_Transmit_DMA+0x8a>
 8009b66:	2a00      	cmp	r2, #0
 8009b68:	d03b      	beq.n	8009be2 <HAL_UART_Transmit_DMA+0x8a>
 8009b6a:	4604      	mov	r4, r0
    __HAL_LOCK(huart);
 8009b6c:	f890 0080 	ldrb.w	r0, [r0, #128]	; 0x80
 8009b70:	2801      	cmp	r0, #1
 8009b72:	d038      	beq.n	8009be6 <HAL_UART_Transmit_DMA+0x8e>
    if (huart->hdmatx != NULL)
 8009b74:	6fa0      	ldr	r0, [r4, #120]	; 0x78
    huart->TxXferCount = Size;
 8009b76:	f8a4 2056 	strh.w	r2, [r4, #86]	; 0x56
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b7a:	2700      	movs	r7, #0
    __HAL_LOCK(huart);
 8009b7c:	2501      	movs	r5, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009b7e:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b80:	f8c4 708c 	str.w	r7, [r4, #140]	; 0x8c
    huart->pTxBuffPtr  = pData;
 8009b84:	6521      	str	r1, [r4, #80]	; 0x50
    huart->TxXferSize  = Size;
 8009b86:	f8a4 2054 	strh.w	r2, [r4, #84]	; 0x54
    __HAL_LOCK(huart);
 8009b8a:	f884 5080 	strb.w	r5, [r4, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009b8e:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
    if (huart->hdmatx != NULL)
 8009b92:	b190      	cbz	r0, 8009bba <HAL_UART_Transmit_DMA+0x62>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8009b94:	f8df c064 	ldr.w	ip, [pc, #100]	; 8009bfc <HAL_UART_Transmit_DMA+0xa4>
      huart->hdmatx->XferAbortCallback = NULL;
 8009b98:	6387      	str	r7, [r0, #56]	; 0x38
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8009b9a:	4613      	mov	r3, r2
 8009b9c:	6822      	ldr	r2, [r4, #0]
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8009b9e:	f8c0 c02c 	str.w	ip, [r0, #44]	; 0x2c
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8009ba2:	f8df c05c 	ldr.w	ip, [pc, #92]	; 8009c00 <HAL_UART_Transmit_DMA+0xa8>
 8009ba6:	f8c0 c030 	str.w	ip, [r0, #48]	; 0x30
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8009baa:	f8df c058 	ldr.w	ip, [pc, #88]	; 8009c04 <HAL_UART_Transmit_DMA+0xac>
 8009bae:	f8c0 c034 	str.w	ip, [r0, #52]	; 0x34
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8009bb2:	3228      	adds	r2, #40	; 0x28
 8009bb4:	f7fd fa34 	bl	8007020 <HAL_DMA_Start_IT>
 8009bb8:	b9b8      	cbnz	r0, 8009bea <HAL_UART_Transmit_DMA+0x92>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8009bba:	6822      	ldr	r2, [r4, #0]
 8009bbc:	2140      	movs	r1, #64	; 0x40
    __HAL_UNLOCK(huart);
 8009bbe:	2300      	movs	r3, #0
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8009bc0:	6211      	str	r1, [r2, #32]
    __HAL_UNLOCK(huart);
 8009bc2:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bc6:	f102 0308 	add.w	r3, r2, #8
 8009bca:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009bce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bd2:	f102 0008 	add.w	r0, r2, #8
 8009bd6:	e840 3100 	strex	r1, r3, [r0]
 8009bda:	2900      	cmp	r1, #0
 8009bdc:	d1f3      	bne.n	8009bc6 <HAL_UART_Transmit_DMA+0x6e>
    return HAL_OK;
 8009bde:	2000      	movs	r0, #0
}
 8009be0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return HAL_ERROR;
 8009be2:	2001      	movs	r0, #1
}
 8009be4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_BUSY;
 8009be6:	2002      	movs	r0, #2
}
 8009be8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009bea:	2310      	movs	r3, #16
        __HAL_UNLOCK(huart);
 8009bec:	f884 7080 	strb.w	r7, [r4, #128]	; 0x80
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009bf0:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        return HAL_ERROR;
 8009bf4:	4628      	mov	r0, r5
        huart->gState = HAL_UART_STATE_READY;
 8009bf6:	f8c4 6084 	str.w	r6, [r4, #132]	; 0x84
}
 8009bfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009bfc:	08009c0d 	.word	0x08009c0d
 8009c00:	08009c55 	.word	0x08009c55
 8009c04:	08009c65 	.word	0x08009c65

08009c08 <HAL_UART_TxCpltCallback>:
 8009c08:	4770      	bx	lr
 8009c0a:	bf00      	nop

08009c0c <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009c0c:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8009c0e:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009c10:	6a80      	ldr	r0, [r0, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	f013 0320 	ands.w	r3, r3, #32
 8009c18:	d117      	bne.n	8009c4a <UART_DMATransmitCplt+0x3e>
  {
    huart->TxXferCount = 0U;
 8009c1a:	6802      	ldr	r2, [r0, #0]
 8009c1c:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c20:	f102 0308 	add.w	r3, r2, #8
 8009c24:	e853 3f00 	ldrex	r3, [r3]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009c28:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c2c:	f102 0008 	add.w	r0, r2, #8
 8009c30:	e840 3100 	strex	r1, r3, [r0]
 8009c34:	2900      	cmp	r1, #0
 8009c36:	d1f3      	bne.n	8009c20 <UART_DMATransmitCplt+0x14>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c38:	e852 3f00 	ldrex	r3, [r2]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009c3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c40:	e842 3100 	strex	r1, r3, [r2]
 8009c44:	2900      	cmp	r1, #0
 8009c46:	d1f7      	bne.n	8009c38 <UART_DMATransmitCplt+0x2c>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009c48:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 8009c4a:	f7ff ffdd 	bl	8009c08 <HAL_UART_TxCpltCallback>
}
 8009c4e:	bd08      	pop	{r3, pc}

08009c50 <HAL_UART_TxHalfCpltCallback>:
 8009c50:	4770      	bx	lr
 8009c52:	bf00      	nop

08009c54 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009c54:	b508      	push	{r3, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009c56:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8009c58:	f7ff fffa 	bl	8009c50 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009c5c:	bd08      	pop	{r3, pc}
 8009c5e:	bf00      	nop

08009c60 <HAL_UART_ErrorCallback>:
 8009c60:	4770      	bx	lr
 8009c62:	bf00      	nop

08009c64 <UART_DMAError>:
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009c64:	6a80      	ldr	r0, [r0, #40]	; 0x28

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009c66:	6803      	ldr	r3, [r0, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009c68:	f8d0 1084 	ldr.w	r1, [r0, #132]	; 0x84
{
 8009c6c:	b510      	push	{r4, lr}
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009c6e:	f8d0 4088 	ldr.w	r4, [r0, #136]	; 0x88
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009c72:	689a      	ldr	r2, [r3, #8]
 8009c74:	0612      	lsls	r2, r2, #24
 8009c76:	d501      	bpl.n	8009c7c <UART_DMAError+0x18>
 8009c78:	2921      	cmp	r1, #33	; 0x21
 8009c7a:	d00d      	beq.n	8009c98 <UART_DMAError+0x34>
    huart->TxXferCount = 0U;
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009c7c:	689a      	ldr	r2, [r3, #8]
 8009c7e:	0652      	lsls	r2, r2, #25
 8009c80:	d501      	bpl.n	8009c86 <UART_DMAError+0x22>
 8009c82:	2c22      	cmp	r4, #34	; 0x22
 8009c84:	d023      	beq.n	8009cce <UART_DMAError+0x6a>
  {
    huart->RxXferCount = 0U;
    UART_EndRxTransfer(huart);
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009c86:	f8d0 308c 	ldr.w	r3, [r0, #140]	; 0x8c
 8009c8a:	f043 0310 	orr.w	r3, r3, #16
 8009c8e:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009c92:	f7ff ffe5 	bl	8009c60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009c96:	bd10      	pop	{r4, pc}
    huart->TxXferCount = 0U;
 8009c98:	2200      	movs	r2, #0
 8009c9a:	f8a0 2056 	strh.w	r2, [r0, #86]	; 0x56
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c9e:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8009ca2:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ca6:	e843 2100 	strex	r1, r2, [r3]
 8009caa:	2900      	cmp	r1, #0
 8009cac:	d1f7      	bne.n	8009c9e <UART_DMAError+0x3a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cae:	f103 0208 	add.w	r2, r3, #8
 8009cb2:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8009cb6:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cba:	f103 0c08 	add.w	ip, r3, #8
 8009cbe:	e84c 2100 	strex	r1, r2, [ip]
 8009cc2:	2900      	cmp	r1, #0
 8009cc4:	d1f3      	bne.n	8009cae <UART_DMAError+0x4a>
  huart->gState = HAL_UART_STATE_READY;
 8009cc6:	2220      	movs	r2, #32
 8009cc8:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
}
 8009ccc:	e7d6      	b.n	8009c7c <UART_DMAError+0x18>
    huart->RxXferCount = 0U;
 8009cce:	2200      	movs	r2, #0
 8009cd0:	f8a0 205e 	strh.w	r2, [r0, #94]	; 0x5e
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cd4:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009cd8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cdc:	e843 2100 	strex	r1, r2, [r3]
 8009ce0:	2900      	cmp	r1, #0
 8009ce2:	d1f7      	bne.n	8009cd4 <UART_DMAError+0x70>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009ce4:	4c13      	ldr	r4, [pc, #76]	; (8009d34 <UART_DMAError+0xd0>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ce6:	f103 0208 	add.w	r2, r3, #8
 8009cea:	e852 2f00 	ldrex	r2, [r2]
 8009cee:	4022      	ands	r2, r4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cf0:	f103 0c08 	add.w	ip, r3, #8
 8009cf4:	e84c 2100 	strex	r1, r2, [ip]
 8009cf8:	2900      	cmp	r1, #0
 8009cfa:	d1f4      	bne.n	8009ce6 <UART_DMAError+0x82>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009cfc:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 8009cfe:	2a01      	cmp	r2, #1
 8009d00:	d006      	beq.n	8009d10 <UART_DMAError+0xac>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d02:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 8009d04:	2220      	movs	r2, #32
 8009d06:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  huart->RxISR = NULL;
 8009d0a:	6703      	str	r3, [r0, #112]	; 0x70
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d0c:	66c3      	str	r3, [r0, #108]	; 0x6c
}
 8009d0e:	e7ba      	b.n	8009c86 <UART_DMAError+0x22>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d10:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d14:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d18:	e843 2100 	strex	r1, r2, [r3]
 8009d1c:	2900      	cmp	r1, #0
 8009d1e:	d0f0      	beq.n	8009d02 <UART_DMAError+0x9e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d20:	e853 2f00 	ldrex	r2, [r3]
 8009d24:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d28:	e843 2100 	strex	r1, r2, [r3]
 8009d2c:	2900      	cmp	r1, #0
 8009d2e:	d1ef      	bne.n	8009d10 <UART_DMAError+0xac>
 8009d30:	e7e7      	b.n	8009d02 <UART_DMAError+0x9e>
 8009d32:	bf00      	nop
 8009d34:	effffffe 	.word	0xeffffffe

08009d38 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009d38:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009d3a:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 8009d3c:	2300      	movs	r3, #0
 8009d3e:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8009d42:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009d46:	f7ff ff8b 	bl	8009c60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009d4a:	bd08      	pop	{r3, pc}

08009d4c <HAL_UARTEx_RxEventCallback>:
}
 8009d4c:	4770      	bx	lr
 8009d4e:	bf00      	nop

08009d50 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009d50:	6803      	ldr	r3, [r0, #0]
 8009d52:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009d54:	6819      	ldr	r1, [r3, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009d56:	f640 0c0f 	movw	ip, #2063	; 0x80f
  if (errorflags == 0U)
 8009d5a:	ea12 0f0c 	tst.w	r2, ip
{
 8009d5e:	b570      	push	{r4, r5, r6, lr}
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009d60:	689d      	ldr	r5, [r3, #8]
{
 8009d62:	4604      	mov	r4, r0
  if (errorflags == 0U)
 8009d64:	f000 80eb 	beq.w	8009f3e <HAL_UART_IRQHandler+0x1ee>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8009d68:	489a      	ldr	r0, [pc, #616]	; (8009fd4 <HAL_UART_IRQHandler+0x284>)
 8009d6a:	ea05 0c00 	and.w	ip, r5, r0
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8009d6e:	489a      	ldr	r0, [pc, #616]	; (8009fd8 <HAL_UART_IRQHandler+0x288>)
 8009d70:	4008      	ands	r0, r1
 8009d72:	ea50 000c 	orrs.w	r0, r0, ip
 8009d76:	d155      	bne.n	8009e24 <HAL_UART_IRQHandler+0xd4>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009d78:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8009d7a:	2801      	cmp	r0, #1
 8009d7c:	d022      	beq.n	8009dc4 <HAL_UART_IRQHandler+0x74>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009d7e:	02d6      	lsls	r6, r2, #11
 8009d80:	d502      	bpl.n	8009d88 <HAL_UART_IRQHandler+0x38>
 8009d82:	0268      	lsls	r0, r5, #9
 8009d84:	f100 8104 	bmi.w	8009f90 <HAL_UART_IRQHandler+0x240>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009d88:	0616      	lsls	r6, r2, #24
 8009d8a:	d506      	bpl.n	8009d9a <HAL_UART_IRQHandler+0x4a>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009d8c:	f405 0500 	and.w	r5, r5, #8388608	; 0x800000
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009d90:	f001 0080 	and.w	r0, r1, #128	; 0x80
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009d94:	4328      	orrs	r0, r5
 8009d96:	f040 80f3 	bne.w	8009f80 <HAL_UART_IRQHandler+0x230>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009d9a:	0650      	lsls	r0, r2, #25
 8009d9c:	d534      	bpl.n	8009e08 <HAL_UART_IRQHandler+0xb8>
 8009d9e:	064e      	lsls	r6, r1, #25
 8009da0:	d532      	bpl.n	8009e08 <HAL_UART_IRQHandler+0xb8>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009da2:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009da6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009daa:	e843 2100 	strex	r1, r2, [r3]
 8009dae:	2900      	cmp	r1, #0
 8009db0:	d1f7      	bne.n	8009da2 <HAL_UART_IRQHandler+0x52>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009db2:	2220      	movs	r2, #32

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009db4:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8009db6:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  huart->TxISR = NULL;
 8009dba:	6763      	str	r3, [r4, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009dbc:	4620      	mov	r0, r4
 8009dbe:	f7ff ff23 	bl	8009c08 <HAL_UART_TxCpltCallback>
}
 8009dc2:	bd70      	pop	{r4, r5, r6, pc}
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009dc4:	06d6      	lsls	r6, r2, #27
 8009dc6:	d5da      	bpl.n	8009d7e <HAL_UART_IRQHandler+0x2e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009dc8:	06c8      	lsls	r0, r1, #27
 8009dca:	d5d8      	bpl.n	8009d7e <HAL_UART_IRQHandler+0x2e>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009dcc:	2210      	movs	r2, #16
 8009dce:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009dd0:	689a      	ldr	r2, [r3, #8]
 8009dd2:	0651      	lsls	r1, r2, #25
 8009dd4:	f140 8106 	bpl.w	8009fe4 <HAL_UART_IRQHandler+0x294>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009dd8:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8009dda:	6801      	ldr	r1, [r0, #0]
 8009ddc:	684a      	ldr	r2, [r1, #4]
 8009dde:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 8009de0:	2a00      	cmp	r2, #0
 8009de2:	d0ee      	beq.n	8009dc2 <HAL_UART_IRQHandler+0x72>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009de4:	f8b4 505c 	ldrh.w	r5, [r4, #92]	; 0x5c
 8009de8:	4295      	cmp	r5, r2
 8009dea:	d9ea      	bls.n	8009dc2 <HAL_UART_IRQHandler+0x72>
        huart->RxXferCount = nb_remaining_rx_data;
 8009dec:	f8a4 205e 	strh.w	r2, [r4, #94]	; 0x5e
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009df0:	680a      	ldr	r2, [r1, #0]
 8009df2:	0692      	lsls	r2, r2, #26
 8009df4:	f140 812b 	bpl.w	800a04e <HAL_UART_IRQHandler+0x2fe>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009df8:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8009dfc:	1ae9      	subs	r1, r5, r3
 8009dfe:	4620      	mov	r0, r4
 8009e00:	b289      	uxth	r1, r1
 8009e02:	f7ff ffa3 	bl	8009d4c <HAL_UARTEx_RxEventCallback>
}
 8009e06:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8009e08:	0215      	lsls	r5, r2, #8
 8009e0a:	d502      	bpl.n	8009e12 <HAL_UART_IRQHandler+0xc2>
 8009e0c:	0048      	lsls	r0, r1, #1
 8009e0e:	f100 80dc 	bmi.w	8009fca <HAL_UART_IRQHandler+0x27a>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8009e12:	01d3      	lsls	r3, r2, #7
 8009e14:	d5d5      	bpl.n	8009dc2 <HAL_UART_IRQHandler+0x72>
 8009e16:	2900      	cmp	r1, #0
 8009e18:	dad3      	bge.n	8009dc2 <HAL_UART_IRQHandler+0x72>
    HAL_UARTEx_RxFifoFullCallback(huart);
 8009e1a:	4620      	mov	r0, r4
}
 8009e1c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_RxFifoFullCallback(huart);
 8009e20:	f000 bf04 	b.w	800ac2c <HAL_UARTEx_RxFifoFullCallback>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009e24:	07d0      	lsls	r0, r2, #31
 8009e26:	d509      	bpl.n	8009e3c <HAL_UART_IRQHandler+0xec>
 8009e28:	05ce      	lsls	r6, r1, #23
 8009e2a:	d507      	bpl.n	8009e3c <HAL_UART_IRQHandler+0xec>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009e2c:	2001      	movs	r0, #1
 8009e2e:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009e30:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8009e34:	f040 0001 	orr.w	r0, r0, #1
 8009e38:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009e3c:	0790      	lsls	r0, r2, #30
 8009e3e:	f140 8090 	bpl.w	8009f62 <HAL_UART_IRQHandler+0x212>
 8009e42:	07ee      	lsls	r6, r5, #31
 8009e44:	d50a      	bpl.n	8009e5c <HAL_UART_IRQHandler+0x10c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009e46:	2002      	movs	r0, #2
 8009e48:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009e4a:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8009e4e:	f040 0004 	orr.w	r0, r0, #4
 8009e52:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009e56:	0750      	lsls	r0, r2, #29
 8009e58:	f100 8089 	bmi.w	8009f6e <HAL_UART_IRQHandler+0x21e>
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009e5c:	0716      	lsls	r6, r2, #28
 8009e5e:	d50c      	bpl.n	8009e7a <HAL_UART_IRQHandler+0x12a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009e60:	f001 0020 	and.w	r0, r1, #32
 8009e64:	ea50 000c 	orrs.w	r0, r0, ip
 8009e68:	d007      	beq.n	8009e7a <HAL_UART_IRQHandler+0x12a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009e6a:	2008      	movs	r0, #8
 8009e6c:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009e6e:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8009e72:	f040 0008 	orr.w	r0, r0, #8
 8009e76:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009e7a:	0510      	lsls	r0, r2, #20
 8009e7c:	d50a      	bpl.n	8009e94 <HAL_UART_IRQHandler+0x144>
 8009e7e:	014e      	lsls	r6, r1, #5
 8009e80:	d508      	bpl.n	8009e94 <HAL_UART_IRQHandler+0x144>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009e82:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8009e86:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009e88:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8009e8c:	f040 0020 	orr.w	r0, r0, #32
 8009e90:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009e94:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8009e98:	2800      	cmp	r0, #0
 8009e9a:	d092      	beq.n	8009dc2 <HAL_UART_IRQHandler+0x72>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009e9c:	0690      	lsls	r0, r2, #26
 8009e9e:	d50a      	bpl.n	8009eb6 <HAL_UART_IRQHandler+0x166>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009ea0:	f001 0120 	and.w	r1, r1, #32
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009ea4:	f005 5580 	and.w	r5, r5, #268435456	; 0x10000000
 8009ea8:	4329      	orrs	r1, r5
 8009eaa:	d004      	beq.n	8009eb6 <HAL_UART_IRQHandler+0x166>
        if (huart->RxISR != NULL)
 8009eac:	6f22      	ldr	r2, [r4, #112]	; 0x70
 8009eae:	b112      	cbz	r2, 8009eb6 <HAL_UART_IRQHandler+0x166>
          huart->RxISR(huart);
 8009eb0:	4620      	mov	r0, r4
 8009eb2:	4790      	blx	r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009eb4:	6823      	ldr	r3, [r4, #0]
      errorcode = huart->ErrorCode;
 8009eb6:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009eba:	689a      	ldr	r2, [r3, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009ebc:	f001 0128 	and.w	r1, r1, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009ec0:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8009ec4:	ea52 0501 	orrs.w	r5, r2, r1
 8009ec8:	f000 80f2 	beq.w	800a0b0 <HAL_UART_IRQHandler+0x360>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ecc:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009ed0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ed4:	e843 2100 	strex	r1, r2, [r3]
 8009ed8:	2900      	cmp	r1, #0
 8009eda:	d1f7      	bne.n	8009ecc <HAL_UART_IRQHandler+0x17c>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009edc:	483f      	ldr	r0, [pc, #252]	; (8009fdc <HAL_UART_IRQHandler+0x28c>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ede:	f103 0208 	add.w	r2, r3, #8
 8009ee2:	e852 2f00 	ldrex	r2, [r2]
 8009ee6:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ee8:	f103 0508 	add.w	r5, r3, #8
 8009eec:	e845 2100 	strex	r1, r2, [r5]
 8009ef0:	2900      	cmp	r1, #0
 8009ef2:	d1f4      	bne.n	8009ede <HAL_UART_IRQHandler+0x18e>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009ef4:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8009ef6:	2a01      	cmp	r2, #1
 8009ef8:	d052      	beq.n	8009fa0 <HAL_UART_IRQHandler+0x250>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009efa:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8009efc:	2120      	movs	r1, #32
 8009efe:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f02:	66e2      	str	r2, [r4, #108]	; 0x6c
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009f04:	6899      	ldr	r1, [r3, #8]
  huart->RxISR = NULL;
 8009f06:	6722      	str	r2, [r4, #112]	; 0x70
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009f08:	064a      	lsls	r2, r1, #25
 8009f0a:	d55a      	bpl.n	8009fc2 <HAL_UART_IRQHandler+0x272>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f0c:	f103 0208 	add.w	r2, r3, #8
 8009f10:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009f14:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f18:	f103 0008 	add.w	r0, r3, #8
 8009f1c:	e840 2100 	strex	r1, r2, [r0]
 8009f20:	2900      	cmp	r1, #0
 8009f22:	d1f3      	bne.n	8009f0c <HAL_UART_IRQHandler+0x1bc>
          if (huart->hdmarx != NULL)
 8009f24:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8009f26:	2800      	cmp	r0, #0
 8009f28:	d04b      	beq.n	8009fc2 <HAL_UART_IRQHandler+0x272>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009f2a:	4b2d      	ldr	r3, [pc, #180]	; (8009fe0 <HAL_UART_IRQHandler+0x290>)
 8009f2c:	6383      	str	r3, [r0, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009f2e:	f7fd f90b 	bl	8007148 <HAL_DMA_Abort_IT>
 8009f32:	2800      	cmp	r0, #0
 8009f34:	f43f af45 	beq.w	8009dc2 <HAL_UART_IRQHandler+0x72>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009f38:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8009f3a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8009f3c:	e00e      	b.n	8009f5c <HAL_UART_IRQHandler+0x20c>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009f3e:	0696      	lsls	r6, r2, #26
 8009f40:	f57f af1a 	bpl.w	8009d78 <HAL_UART_IRQHandler+0x28>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009f44:	f001 0c20 	and.w	ip, r1, #32
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009f48:	f005 5e80 	and.w	lr, r5, #268435456	; 0x10000000
 8009f4c:	ea5c 0c0e 	orrs.w	ip, ip, lr
 8009f50:	f43f af12 	beq.w	8009d78 <HAL_UART_IRQHandler+0x28>
      if (huart->RxISR != NULL)
 8009f54:	6f03      	ldr	r3, [r0, #112]	; 0x70
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	f43f af33 	beq.w	8009dc2 <HAL_UART_IRQHandler+0x72>
}
 8009f5c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009f60:	4718      	bx	r3
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009f62:	0756      	lsls	r6, r2, #29
 8009f64:	f57f af7a 	bpl.w	8009e5c <HAL_UART_IRQHandler+0x10c>
 8009f68:	07e8      	lsls	r0, r5, #31
 8009f6a:	f57f af77 	bpl.w	8009e5c <HAL_UART_IRQHandler+0x10c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009f6e:	2004      	movs	r0, #4
 8009f70:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009f72:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8009f76:	f040 0002 	orr.w	r0, r0, #2
 8009f7a:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
 8009f7e:	e76d      	b.n	8009e5c <HAL_UART_IRQHandler+0x10c>
    if (huart->TxISR != NULL)
 8009f80:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	f43f af1d 	beq.w	8009dc2 <HAL_UART_IRQHandler+0x72>
      huart->TxISR(huart);
 8009f88:	4620      	mov	r0, r4
}
 8009f8a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 8009f8e:	4718      	bx	r3
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009f90:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 8009f94:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009f96:	621a      	str	r2, [r3, #32]
}
 8009f98:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 8009f9c:	f000 be44 	b.w	800ac28 <HAL_UARTEx_WakeupCallback>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fa0:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009fa4:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fa8:	e843 2100 	strex	r1, r2, [r3]
 8009fac:	2900      	cmp	r1, #0
 8009fae:	d0a4      	beq.n	8009efa <HAL_UART_IRQHandler+0x1aa>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fb0:	e853 2f00 	ldrex	r2, [r3]
 8009fb4:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fb8:	e843 2100 	strex	r1, r2, [r3]
 8009fbc:	2900      	cmp	r1, #0
 8009fbe:	d1ef      	bne.n	8009fa0 <HAL_UART_IRQHandler+0x250>
 8009fc0:	e79b      	b.n	8009efa <HAL_UART_IRQHandler+0x1aa>
            HAL_UART_ErrorCallback(huart);
 8009fc2:	4620      	mov	r0, r4
 8009fc4:	f7ff fe4c 	bl	8009c60 <HAL_UART_ErrorCallback>
}
 8009fc8:	bd70      	pop	{r4, r5, r6, pc}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8009fca:	4620      	mov	r0, r4
}
 8009fcc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8009fd0:	f000 be2e 	b.w	800ac30 <HAL_UARTEx_TxFifoEmptyCallback>
 8009fd4:	10000001 	.word	0x10000001
 8009fd8:	04000120 	.word	0x04000120
 8009fdc:	effffffe 	.word	0xeffffffe
 8009fe0:	08009d39 	.word	0x08009d39
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009fe4:	f8b4 105e 	ldrh.w	r1, [r4, #94]	; 0x5e
      if ((huart->RxXferCount > 0U)
 8009fe8:	f8b4 205e 	ldrh.w	r2, [r4, #94]	; 0x5e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009fec:	f8b4 005c 	ldrh.w	r0, [r4, #92]	; 0x5c
      if ((huart->RxXferCount > 0U)
 8009ff0:	b292      	uxth	r2, r2
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009ff2:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 8009ff4:	2a00      	cmp	r2, #0
 8009ff6:	f43f aee4 	beq.w	8009dc2 <HAL_UART_IRQHandler+0x72>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009ffa:	1a41      	subs	r1, r0, r1
 8009ffc:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8009ffe:	2900      	cmp	r1, #0
 800a000:	f43f aedf 	beq.w	8009dc2 <HAL_UART_IRQHandler+0x72>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a004:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a008:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a00c:	e843 2000 	strex	r0, r2, [r3]
 800a010:	2800      	cmp	r0, #0
 800a012:	d1f7      	bne.n	800a004 <HAL_UART_IRQHandler+0x2b4>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a014:	4d29      	ldr	r5, [pc, #164]	; (800a0bc <HAL_UART_IRQHandler+0x36c>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a016:	f103 0208 	add.w	r2, r3, #8
 800a01a:	e852 2f00 	ldrex	r2, [r2]
 800a01e:	402a      	ands	r2, r5
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a020:	f103 0c08 	add.w	ip, r3, #8
 800a024:	e84c 2000 	strex	r0, r2, [ip]
 800a028:	2800      	cmp	r0, #0
 800a02a:	d1f4      	bne.n	800a016 <HAL_UART_IRQHandler+0x2c6>
        huart->RxState = HAL_UART_STATE_READY;
 800a02c:	2220      	movs	r2, #32
 800a02e:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
        huart->RxISR = NULL;
 800a032:	6720      	str	r0, [r4, #112]	; 0x70
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a034:	66e0      	str	r0, [r4, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a036:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a03a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a03e:	e843 2000 	strex	r0, r2, [r3]
 800a042:	2800      	cmp	r0, #0
 800a044:	d1f7      	bne.n	800a036 <HAL_UART_IRQHandler+0x2e6>
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a046:	4620      	mov	r0, r4
 800a048:	f7ff fe80 	bl	8009d4c <HAL_UARTEx_RxEventCallback>
}
 800a04c:	bd70      	pop	{r4, r5, r6, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a04e:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a052:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a056:	e843 2100 	strex	r1, r2, [r3]
 800a05a:	2900      	cmp	r1, #0
 800a05c:	d1f7      	bne.n	800a04e <HAL_UART_IRQHandler+0x2fe>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a05e:	f103 0208 	add.w	r2, r3, #8
 800a062:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a066:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a06a:	f103 0508 	add.w	r5, r3, #8
 800a06e:	e845 2100 	strex	r1, r2, [r5]
 800a072:	2900      	cmp	r1, #0
 800a074:	d1f3      	bne.n	800a05e <HAL_UART_IRQHandler+0x30e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a076:	f103 0208 	add.w	r2, r3, #8
 800a07a:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a07e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a082:	f103 0508 	add.w	r5, r3, #8
 800a086:	e845 2100 	strex	r1, r2, [r5]
 800a08a:	2900      	cmp	r1, #0
 800a08c:	d1f3      	bne.n	800a076 <HAL_UART_IRQHandler+0x326>
          huart->RxState = HAL_UART_STATE_READY;
 800a08e:	2220      	movs	r2, #32
 800a090:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a094:	66e1      	str	r1, [r4, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a096:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a09a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a09e:	e843 2100 	strex	r1, r2, [r3]
 800a0a2:	2900      	cmp	r1, #0
 800a0a4:	d1f7      	bne.n	800a096 <HAL_UART_IRQHandler+0x346>
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a0a6:	f7fd f815 	bl	80070d4 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a0aa:	f8b4 505c 	ldrh.w	r5, [r4, #92]	; 0x5c
 800a0ae:	e6a3      	b.n	8009df8 <HAL_UART_IRQHandler+0xa8>
        HAL_UART_ErrorCallback(huart);
 800a0b0:	4620      	mov	r0, r4
 800a0b2:	f7ff fdd5 	bl	8009c60 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a0b6:	f8c4 508c 	str.w	r5, [r4, #140]	; 0x8c
}
 800a0ba:	bd70      	pop	{r4, r5, r6, pc}
 800a0bc:	effffffe 	.word	0xeffffffe

0800a0c0 <UART_RxISR_16BIT.part.0>:
/**
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
 800a0c0:	b508      	push	{r3, lr}
 800a0c2:	6803      	ldr	r3, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0c4:	e853 2f00 	ldrex	r2, [r3]
    huart->RxXferCount--;

    if (huart->RxXferCount == 0U)
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a0c8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0cc:	e843 2100 	strex	r1, r2, [r3]
 800a0d0:	2900      	cmp	r1, #0
 800a0d2:	d1f7      	bne.n	800a0c4 <UART_RxISR_16BIT.part.0+0x4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0d4:	f103 0208 	add.w	r2, r3, #8
 800a0d8:	e852 2f00 	ldrex	r2, [r2]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a0dc:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0e0:	f103 0c08 	add.w	ip, r3, #8
 800a0e4:	e84c 2100 	strex	r1, r2, [ip]
 800a0e8:	2900      	cmp	r1, #0
 800a0ea:	d1f3      	bne.n	800a0d4 <UART_RxISR_16BIT.part.0+0x14>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a0ec:	2220      	movs	r2, #32
 800a0ee:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
      /* Clear RxISR function pointer */
      huart->RxISR = NULL;

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a0f2:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
      huart->RxISR = NULL;
 800a0f4:	6701      	str	r1, [r0, #112]	; 0x70
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a0f6:	2a01      	cmp	r2, #1
 800a0f8:	d112      	bne.n	800a120 <UART_RxISR_16BIT.part.0+0x60>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0fa:	66c1      	str	r1, [r0, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0fc:	e853 2f00 	ldrex	r2, [r3]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a100:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a104:	e843 2100 	strex	r1, r2, [r3]
 800a108:	2900      	cmp	r1, #0
 800a10a:	d1f7      	bne.n	800a0fc <UART_RxISR_16BIT.part.0+0x3c>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a10c:	69da      	ldr	r2, [r3, #28]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a10e:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a112:	06d2      	lsls	r2, r2, #27
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a114:	bf44      	itt	mi
 800a116:	2210      	movmi	r2, #16
 800a118:	621a      	strmi	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a11a:	f7ff fe17 	bl	8009d4c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a11e:	bd08      	pop	{r3, pc}
        HAL_UART_RxCpltCallback(huart);
 800a120:	f7f9 fdcc 	bl	8003cbc <HAL_UART_RxCpltCallback>
}
 800a124:	bd08      	pop	{r3, pc}
 800a126:	bf00      	nop

0800a128 <UART_RxISR_16BIT>:
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a128:	f8d0 1088 	ldr.w	r1, [r0, #136]	; 0x88
  uint16_t uhMask = huart->Mask;
 800a12c:	f8b0 2060 	ldrh.w	r2, [r0, #96]	; 0x60
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a130:	2922      	cmp	r1, #34	; 0x22
 800a132:	d005      	beq.n	800a140 <UART_RxISR_16BIT+0x18>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a134:	6802      	ldr	r2, [r0, #0]
 800a136:	6993      	ldr	r3, [r2, #24]
 800a138:	f043 0308 	orr.w	r3, r3, #8
 800a13c:	6193      	str	r3, [r2, #24]
 800a13e:	4770      	bx	lr
{
 800a140:	b410      	push	{r4}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a142:	6804      	ldr	r4, [r0, #0]
    *tmp = (uint16_t)(uhdata & uhMask);
 800a144:	6d81      	ldr	r1, [r0, #88]	; 0x58
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a146:	6a64      	ldr	r4, [r4, #36]	; 0x24
    *tmp = (uint16_t)(uhdata & uhMask);
 800a148:	4022      	ands	r2, r4
 800a14a:	f821 2b02 	strh.w	r2, [r1], #2
    huart->RxXferCount--;
 800a14e:	f8b0 205e 	ldrh.w	r2, [r0, #94]	; 0x5e
    huart->pRxBuffPtr += 2U;
 800a152:	6581      	str	r1, [r0, #88]	; 0x58
    huart->RxXferCount--;
 800a154:	3a01      	subs	r2, #1
 800a156:	b292      	uxth	r2, r2
 800a158:	f8a0 205e 	strh.w	r2, [r0, #94]	; 0x5e
    if (huart->RxXferCount == 0U)
 800a15c:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 800a160:	b29b      	uxth	r3, r3
 800a162:	b91b      	cbnz	r3, 800a16c <UART_RxISR_16BIT+0x44>
  }
}
 800a164:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a168:	f7ff bfaa 	b.w	800a0c0 <UART_RxISR_16BIT.part.0>
 800a16c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a170:	4770      	bx	lr
 800a172:	bf00      	nop

0800a174 <UART_RxISR_8BIT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a174:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
  uint16_t uhMask = huart->Mask;
 800a178:	f8b0 1060 	ldrh.w	r1, [r0, #96]	; 0x60
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a17c:	2a22      	cmp	r2, #34	; 0x22
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a17e:	6802      	ldr	r2, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a180:	d004      	beq.n	800a18c <UART_RxISR_8BIT+0x18>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a182:	6993      	ldr	r3, [r2, #24]
 800a184:	f043 0308 	orr.w	r3, r3, #8
 800a188:	6193      	str	r3, [r2, #24]
}
 800a18a:	4770      	bx	lr
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a18c:	6a52      	ldr	r2, [r2, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800a18e:	400a      	ands	r2, r1
 800a190:	6d81      	ldr	r1, [r0, #88]	; 0x58
 800a192:	700a      	strb	r2, [r1, #0]
    huart->RxXferCount--;
 800a194:	f8b0 205e 	ldrh.w	r2, [r0, #94]	; 0x5e
    huart->pRxBuffPtr++;
 800a198:	6d81      	ldr	r1, [r0, #88]	; 0x58
    huart->RxXferCount--;
 800a19a:	3a01      	subs	r2, #1
 800a19c:	b292      	uxth	r2, r2
 800a19e:	f8a0 205e 	strh.w	r2, [r0, #94]	; 0x5e
    if (huart->RxXferCount == 0U)
 800a1a2:	f8b0 205e 	ldrh.w	r2, [r0, #94]	; 0x5e
    huart->pRxBuffPtr++;
 800a1a6:	3101      	adds	r1, #1
    if (huart->RxXferCount == 0U)
 800a1a8:	b292      	uxth	r2, r2
    huart->pRxBuffPtr++;
 800a1aa:	6581      	str	r1, [r0, #88]	; 0x58
    if (huart->RxXferCount == 0U)
 800a1ac:	2a00      	cmp	r2, #0
 800a1ae:	d1ec      	bne.n	800a18a <UART_RxISR_8BIT+0x16>
 800a1b0:	f7ff bf86 	b.w	800a0c0 <UART_RxISR_16BIT.part.0>

0800a1b4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a1b4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800a1b8:	6802      	ldr	r2, [r0, #0]
  uint16_t  uhMask = huart->Mask;
 800a1ba:	f8b0 b060 	ldrh.w	fp, [r0, #96]	; 0x60
{
 800a1be:	4604      	mov	r4, r0
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800a1c0:	69d0      	ldr	r0, [r2, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800a1c2:	6817      	ldr	r7, [r2, #0]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800a1c4:	6896      	ldr	r6, [r2, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a1c6:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 800a1ca:	2922      	cmp	r1, #34	; 0x22
 800a1cc:	d006      	beq.n	800a1dc <UART_RxISR_8BIT_FIFOEN+0x28>
 800a1ce:	4613      	mov	r3, r2
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a1d0:	6992      	ldr	r2, [r2, #24]
 800a1d2:	f042 0208 	orr.w	r2, r2, #8
 800a1d6:	619a      	str	r2, [r3, #24]
  }
}
 800a1d8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a1dc:	f8b4 3068 	ldrh.w	r3, [r4, #104]	; 0x68
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	f000 80b5 	beq.w	800a350 <UART_RxISR_8BIT_FIFOEN+0x19c>
 800a1e6:	0685      	lsls	r5, r0, #26
 800a1e8:	d57b      	bpl.n	800a2e2 <UART_RxISR_8BIT_FIFOEN+0x12e>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a1ea:	f8df a170 	ldr.w	sl, [pc, #368]	; 800a35c <UART_RxISR_8BIT_FIFOEN+0x1a8>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a1ee:	f407 7780 	and.w	r7, r7, #256	; 0x100
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a1f2:	f006 0601 	and.w	r6, r6, #1
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800a1f6:	fa5f fb8b 	uxtb.w	fp, fp
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a1fa:	f04f 0800 	mov.w	r8, #0
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a1fe:	f04f 0904 	mov.w	r9, #4
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a202:	6a52      	ldr	r2, [r2, #36]	; 0x24
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800a204:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a206:	ea0b 0202 	and.w	r2, fp, r2
 800a20a:	701a      	strb	r2, [r3, #0]
      huart->RxXferCount--;
 800a20c:	f8b4 105e 	ldrh.w	r1, [r4, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800a210:	6823      	ldr	r3, [r4, #0]
      huart->pRxBuffPtr++;
 800a212:	6da2      	ldr	r2, [r4, #88]	; 0x58
      huart->RxXferCount--;
 800a214:	3901      	subs	r1, #1
 800a216:	b289      	uxth	r1, r1
 800a218:	f8a4 105e 	strh.w	r1, [r4, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800a21c:	69dd      	ldr	r5, [r3, #28]
      huart->pRxBuffPtr++;
 800a21e:	3201      	adds	r2, #1
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800a220:	0768      	lsls	r0, r5, #29
      huart->pRxBuffPtr++;
 800a222:	65a2      	str	r2, [r4, #88]	; 0x58
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800a224:	d01a      	beq.n	800a25c <UART_RxISR_8BIT_FIFOEN+0xa8>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a226:	07e9      	lsls	r1, r5, #31
 800a228:	d508      	bpl.n	800a23c <UART_RxISR_8BIT_FIFOEN+0x88>
 800a22a:	b13f      	cbz	r7, 800a23c <UART_RxISR_8BIT_FIFOEN+0x88>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a22c:	2201      	movs	r2, #1
 800a22e:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a230:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 800a234:	f042 0201 	orr.w	r2, r2, #1
 800a238:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a23c:	07aa      	lsls	r2, r5, #30
 800a23e:	d515      	bpl.n	800a26c <UART_RxISR_8BIT_FIFOEN+0xb8>
 800a240:	b14e      	cbz	r6, 800a256 <UART_RxISR_8BIT_FIFOEN+0xa2>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a242:	2202      	movs	r2, #2
 800a244:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a246:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a24a:	0768      	lsls	r0, r5, #29
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a24c:	f042 0204 	orr.w	r2, r2, #4
 800a250:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a254:	d40e      	bmi.n	800a274 <UART_RxISR_8BIT_FIFOEN+0xc0>
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a256:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 800a25a:	b9bb      	cbnz	r3, 800a28c <UART_RxISR_8BIT_FIFOEN+0xd8>
      if (huart->RxXferCount == 0U)
 800a25c:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800a260:	b29b      	uxth	r3, r3
 800a262:	b1eb      	cbz	r3, 800a2a0 <UART_RxISR_8BIT_FIFOEN+0xec>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a264:	06ab      	lsls	r3, r5, #26
 800a266:	d53c      	bpl.n	800a2e2 <UART_RxISR_8BIT_FIFOEN+0x12e>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a268:	6822      	ldr	r2, [r4, #0]
 800a26a:	e7ca      	b.n	800a202 <UART_RxISR_8BIT_FIFOEN+0x4e>
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a26c:	0769      	lsls	r1, r5, #29
 800a26e:	d5f2      	bpl.n	800a256 <UART_RxISR_8BIT_FIFOEN+0xa2>
 800a270:	2e00      	cmp	r6, #0
 800a272:	d0f0      	beq.n	800a256 <UART_RxISR_8BIT_FIFOEN+0xa2>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a274:	f8c3 9020 	str.w	r9, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a278:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 800a27c:	f043 0302 	orr.w	r3, r3, #2
 800a280:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a284:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d0e7      	beq.n	800a25c <UART_RxISR_8BIT_FIFOEN+0xa8>
          HAL_UART_ErrorCallback(huart);
 800a28c:	4620      	mov	r0, r4
 800a28e:	f7ff fce7 	bl	8009c60 <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a292:	f8c4 808c 	str.w	r8, [r4, #140]	; 0x8c
      if (huart->RxXferCount == 0U)
 800a296:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800a29a:	b29b      	uxth	r3, r3
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d1e1      	bne.n	800a264 <UART_RxISR_8BIT_FIFOEN+0xb0>
 800a2a0:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2a2:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a2a6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2aa:	e843 2100 	strex	r1, r2, [r3]
 800a2ae:	2900      	cmp	r1, #0
 800a2b0:	d1f7      	bne.n	800a2a2 <UART_RxISR_8BIT_FIFOEN+0xee>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2b2:	f103 0208 	add.w	r2, r3, #8
 800a2b6:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a2ba:	ea02 020a 	and.w	r2, r2, sl
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2be:	f103 0008 	add.w	r0, r3, #8
 800a2c2:	e840 2100 	strex	r1, r2, [r0]
 800a2c6:	2900      	cmp	r1, #0
 800a2c8:	d1f3      	bne.n	800a2b2 <UART_RxISR_8BIT_FIFOEN+0xfe>
        huart->RxState = HAL_UART_STATE_READY;
 800a2ca:	2220      	movs	r2, #32
 800a2cc:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a2d0:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
        huart->RxISR = NULL;
 800a2d2:	6721      	str	r1, [r4, #112]	; 0x70
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a2d4:	2a01      	cmp	r2, #1
 800a2d6:	d027      	beq.n	800a328 <UART_RxISR_8BIT_FIFOEN+0x174>
          HAL_UART_RxCpltCallback(huart);
 800a2d8:	4620      	mov	r0, r4
 800a2da:	f7f9 fcef 	bl	8003cbc <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a2de:	06ab      	lsls	r3, r5, #26
 800a2e0:	d4c2      	bmi.n	800a268 <UART_RxISR_8BIT_FIFOEN+0xb4>
    rxdatacount = huart->RxXferCount;
 800a2e2:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800a2e6:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	f43f af75 	beq.w	800a1d8 <UART_RxISR_8BIT_FIFOEN+0x24>
 800a2ee:	f8b4 2068 	ldrh.w	r2, [r4, #104]	; 0x68
 800a2f2:	429a      	cmp	r2, r3
 800a2f4:	f67f af70 	bls.w	800a1d8 <UART_RxISR_8BIT_FIFOEN+0x24>
 800a2f8:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2fa:	f103 0208 	add.w	r2, r3, #8
 800a2fe:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a302:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a306:	f103 0008 	add.w	r0, r3, #8
 800a30a:	e840 2100 	strex	r1, r2, [r0]
 800a30e:	2900      	cmp	r1, #0
 800a310:	d1f3      	bne.n	800a2fa <UART_RxISR_8BIT_FIFOEN+0x146>
      huart->RxISR = UART_RxISR_8BIT;
 800a312:	4a11      	ldr	r2, [pc, #68]	; (800a358 <UART_RxISR_8BIT_FIFOEN+0x1a4>)
 800a314:	6722      	str	r2, [r4, #112]	; 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a316:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a31a:	f042 0220 	orr.w	r2, r2, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a31e:	e843 2100 	strex	r1, r2, [r3]
 800a322:	2900      	cmp	r1, #0
 800a324:	d1f7      	bne.n	800a316 <UART_RxISR_8BIT_FIFOEN+0x162>
 800a326:	e757      	b.n	800a1d8 <UART_RxISR_8BIT_FIFOEN+0x24>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a328:	66e1      	str	r1, [r4, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a32a:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a32e:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a332:	e843 2100 	strex	r1, r2, [r3]
 800a336:	2900      	cmp	r1, #0
 800a338:	d1f7      	bne.n	800a32a <UART_RxISR_8BIT_FIFOEN+0x176>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a33a:	69da      	ldr	r2, [r3, #28]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a33c:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a340:	06d2      	lsls	r2, r2, #27
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a342:	bf44      	itt	mi
 800a344:	2210      	movmi	r2, #16
 800a346:	621a      	strmi	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a348:	4620      	mov	r0, r4
 800a34a:	f7ff fcff 	bl	8009d4c <HAL_UARTEx_RxEventCallback>
 800a34e:	e789      	b.n	800a264 <UART_RxISR_8BIT_FIFOEN+0xb0>
    rxdatacount = huart->RxXferCount;
 800a350:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a354:	e740      	b.n	800a1d8 <UART_RxISR_8BIT_FIFOEN+0x24>
 800a356:	bf00      	nop
 800a358:	0800a175 	.word	0x0800a175
 800a35c:	effffffe 	.word	0xeffffffe

0800a360 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a360:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800a364:	6803      	ldr	r3, [r0, #0]
  uint16_t  uhMask = huart->Mask;
 800a366:	f8b0 a060 	ldrh.w	sl, [r0, #96]	; 0x60
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800a36a:	69d9      	ldr	r1, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800a36c:	681e      	ldr	r6, [r3, #0]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800a36e:	689d      	ldr	r5, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a370:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 800a374:	2a22      	cmp	r2, #34	; 0x22
 800a376:	d005      	beq.n	800a384 <UART_RxISR_16BIT_FIFOEN+0x24>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a378:	699a      	ldr	r2, [r3, #24]
 800a37a:	f042 0208 	orr.w	r2, r2, #8
 800a37e:	619a      	str	r2, [r3, #24]
  }
}
 800a380:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a384:	f8b0 2068 	ldrh.w	r2, [r0, #104]	; 0x68
 800a388:	4683      	mov	fp, r0
 800a38a:	2a00      	cmp	r2, #0
 800a38c:	f000 80b9 	beq.w	800a502 <UART_RxISR_16BIT_FIFOEN+0x1a2>
 800a390:	068c      	lsls	r4, r1, #26
 800a392:	d57c      	bpl.n	800a48e <UART_RxISR_16BIT_FIFOEN+0x12e>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a394:	f8df 9174 	ldr.w	r9, [pc, #372]	; 800a50c <UART_RxISR_16BIT_FIFOEN+0x1ac>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a398:	f406 7680 	and.w	r6, r6, #256	; 0x100
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a39c:	f005 0501 	and.w	r5, r5, #1
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a3a0:	2700      	movs	r7, #0
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a3a2:	f04f 0804 	mov.w	r8, #4
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a3a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
      *tmp = (uint16_t)(uhdata & uhMask);
 800a3a8:	f8db 1058 	ldr.w	r1, [fp, #88]	; 0x58
 800a3ac:	ea0a 0202 	and.w	r2, sl, r2
 800a3b0:	f821 2b02 	strh.w	r2, [r1], #2
      huart->RxXferCount--;
 800a3b4:	f8bb 205e 	ldrh.w	r2, [fp, #94]	; 0x5e
      huart->pRxBuffPtr += 2U;
 800a3b8:	f8cb 1058 	str.w	r1, [fp, #88]	; 0x58
      huart->RxXferCount--;
 800a3bc:	3a01      	subs	r2, #1
 800a3be:	b292      	uxth	r2, r2
 800a3c0:	f8ab 205e 	strh.w	r2, [fp, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800a3c4:	69dc      	ldr	r4, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800a3c6:	0760      	lsls	r0, r4, #29
 800a3c8:	d01a      	beq.n	800a400 <UART_RxISR_16BIT_FIFOEN+0xa0>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a3ca:	07e1      	lsls	r1, r4, #31
 800a3cc:	d508      	bpl.n	800a3e0 <UART_RxISR_16BIT_FIFOEN+0x80>
 800a3ce:	b13e      	cbz	r6, 800a3e0 <UART_RxISR_16BIT_FIFOEN+0x80>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a3d0:	2201      	movs	r2, #1
 800a3d2:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a3d4:	f8db 208c 	ldr.w	r2, [fp, #140]	; 0x8c
 800a3d8:	f042 0201 	orr.w	r2, r2, #1
 800a3dc:	f8cb 208c 	str.w	r2, [fp, #140]	; 0x8c
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a3e0:	07a2      	lsls	r2, r4, #30
 800a3e2:	d516      	bpl.n	800a412 <UART_RxISR_16BIT_FIFOEN+0xb2>
 800a3e4:	b14d      	cbz	r5, 800a3fa <UART_RxISR_16BIT_FIFOEN+0x9a>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a3e6:	2202      	movs	r2, #2
 800a3e8:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a3ea:	f8db 208c 	ldr.w	r2, [fp, #140]	; 0x8c
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a3ee:	0760      	lsls	r0, r4, #29
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a3f0:	f042 0204 	orr.w	r2, r2, #4
 800a3f4:	f8cb 208c 	str.w	r2, [fp, #140]	; 0x8c
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a3f8:	d40f      	bmi.n	800a41a <UART_RxISR_16BIT_FIFOEN+0xba>
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a3fa:	f8db 308c 	ldr.w	r3, [fp, #140]	; 0x8c
 800a3fe:	b9c3      	cbnz	r3, 800a432 <UART_RxISR_16BIT_FIFOEN+0xd2>
      if (huart->RxXferCount == 0U)
 800a400:	f8bb 305e 	ldrh.w	r3, [fp, #94]	; 0x5e
 800a404:	b29b      	uxth	r3, r3
 800a406:	b1f3      	cbz	r3, 800a446 <UART_RxISR_16BIT_FIFOEN+0xe6>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a408:	06a3      	lsls	r3, r4, #26
 800a40a:	d540      	bpl.n	800a48e <UART_RxISR_16BIT_FIFOEN+0x12e>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a40c:	f8db 3000 	ldr.w	r3, [fp]
 800a410:	e7c9      	b.n	800a3a6 <UART_RxISR_16BIT_FIFOEN+0x46>
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a412:	0761      	lsls	r1, r4, #29
 800a414:	d5f1      	bpl.n	800a3fa <UART_RxISR_16BIT_FIFOEN+0x9a>
 800a416:	2d00      	cmp	r5, #0
 800a418:	d0ef      	beq.n	800a3fa <UART_RxISR_16BIT_FIFOEN+0x9a>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a41a:	f8c3 8020 	str.w	r8, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a41e:	f8db 308c 	ldr.w	r3, [fp, #140]	; 0x8c
 800a422:	f043 0302 	orr.w	r3, r3, #2
 800a426:	f8cb 308c 	str.w	r3, [fp, #140]	; 0x8c
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a42a:	f8db 308c 	ldr.w	r3, [fp, #140]	; 0x8c
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d0e6      	beq.n	800a400 <UART_RxISR_16BIT_FIFOEN+0xa0>
          HAL_UART_ErrorCallback(huart);
 800a432:	4658      	mov	r0, fp
 800a434:	f7ff fc14 	bl	8009c60 <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a438:	f8cb 708c 	str.w	r7, [fp, #140]	; 0x8c
      if (huart->RxXferCount == 0U)
 800a43c:	f8bb 305e 	ldrh.w	r3, [fp, #94]	; 0x5e
 800a440:	b29b      	uxth	r3, r3
 800a442:	2b00      	cmp	r3, #0
 800a444:	d1e0      	bne.n	800a408 <UART_RxISR_16BIT_FIFOEN+0xa8>
 800a446:	f8db 3000 	ldr.w	r3, [fp]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a44a:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a44e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a452:	e843 2100 	strex	r1, r2, [r3]
 800a456:	2900      	cmp	r1, #0
 800a458:	d1f7      	bne.n	800a44a <UART_RxISR_16BIT_FIFOEN+0xea>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a45a:	f103 0208 	add.w	r2, r3, #8
 800a45e:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a462:	ea02 0209 	and.w	r2, r2, r9
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a466:	f103 0008 	add.w	r0, r3, #8
 800a46a:	e840 2100 	strex	r1, r2, [r0]
 800a46e:	2900      	cmp	r1, #0
 800a470:	d1f3      	bne.n	800a45a <UART_RxISR_16BIT_FIFOEN+0xfa>
        huart->RxState = HAL_UART_STATE_READY;
 800a472:	2220      	movs	r2, #32
 800a474:	f8cb 2088 	str.w	r2, [fp, #136]	; 0x88
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a478:	f8db 206c 	ldr.w	r2, [fp, #108]	; 0x6c
        huart->RxISR = NULL;
 800a47c:	f8cb 1070 	str.w	r1, [fp, #112]	; 0x70
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a480:	2a01      	cmp	r2, #1
 800a482:	d029      	beq.n	800a4d8 <UART_RxISR_16BIT_FIFOEN+0x178>
          HAL_UART_RxCpltCallback(huart);
 800a484:	4658      	mov	r0, fp
 800a486:	f7f9 fc19 	bl	8003cbc <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a48a:	06a3      	lsls	r3, r4, #26
 800a48c:	d4be      	bmi.n	800a40c <UART_RxISR_16BIT_FIFOEN+0xac>
    rxdatacount = huart->RxXferCount;
 800a48e:	f8bb 305e 	ldrh.w	r3, [fp, #94]	; 0x5e
 800a492:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a494:	2b00      	cmp	r3, #0
 800a496:	f43f af73 	beq.w	800a380 <UART_RxISR_16BIT_FIFOEN+0x20>
 800a49a:	f8bb 2068 	ldrh.w	r2, [fp, #104]	; 0x68
 800a49e:	429a      	cmp	r2, r3
 800a4a0:	f67f af6e 	bls.w	800a380 <UART_RxISR_16BIT_FIFOEN+0x20>
 800a4a4:	f8db 3000 	ldr.w	r3, [fp]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4a8:	f103 0208 	add.w	r2, r3, #8
 800a4ac:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a4b0:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4b4:	f103 0008 	add.w	r0, r3, #8
 800a4b8:	e840 2100 	strex	r1, r2, [r0]
 800a4bc:	2900      	cmp	r1, #0
 800a4be:	d1f3      	bne.n	800a4a8 <UART_RxISR_16BIT_FIFOEN+0x148>
      huart->RxISR = UART_RxISR_16BIT;
 800a4c0:	4a11      	ldr	r2, [pc, #68]	; (800a508 <UART_RxISR_16BIT_FIFOEN+0x1a8>)
 800a4c2:	f8cb 2070 	str.w	r2, [fp, #112]	; 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4c6:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a4ca:	f042 0220 	orr.w	r2, r2, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4ce:	e843 2100 	strex	r1, r2, [r3]
 800a4d2:	2900      	cmp	r1, #0
 800a4d4:	d1f7      	bne.n	800a4c6 <UART_RxISR_16BIT_FIFOEN+0x166>
 800a4d6:	e753      	b.n	800a380 <UART_RxISR_16BIT_FIFOEN+0x20>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a4d8:	f8cb 106c 	str.w	r1, [fp, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4dc:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a4e0:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4e4:	e843 2100 	strex	r1, r2, [r3]
 800a4e8:	2900      	cmp	r1, #0
 800a4ea:	d1f7      	bne.n	800a4dc <UART_RxISR_16BIT_FIFOEN+0x17c>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a4ec:	69da      	ldr	r2, [r3, #28]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a4ee:	f8bb 105c 	ldrh.w	r1, [fp, #92]	; 0x5c
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a4f2:	06d2      	lsls	r2, r2, #27
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a4f4:	bf44      	itt	mi
 800a4f6:	2210      	movmi	r2, #16
 800a4f8:	621a      	strmi	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a4fa:	4658      	mov	r0, fp
 800a4fc:	f7ff fc26 	bl	8009d4c <HAL_UARTEx_RxEventCallback>
 800a500:	e782      	b.n	800a408 <UART_RxISR_16BIT_FIFOEN+0xa8>
    rxdatacount = huart->RxXferCount;
 800a502:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a506:	e73b      	b.n	800a380 <UART_RxISR_16BIT_FIFOEN+0x20>
 800a508:	0800a129 	.word	0x0800a129
 800a50c:	effffffe 	.word	0xeffffffe

0800a510 <UART_SetConfig>:
{
 800a510:	b538      	push	{r3, r4, r5, lr}
 800a512:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 800a514:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a516:	6882      	ldr	r2, [r0, #8]
 800a518:	6900      	ldr	r0, [r0, #16]
 800a51a:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a51c:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a51e:	4302      	orrs	r2, r0
 800a520:	430a      	orrs	r2, r1
 800a522:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a524:	49b2      	ldr	r1, [pc, #712]	; (800a7f0 <UART_SetConfig+0x2e0>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a526:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a528:	4029      	ands	r1, r5
 800a52a:	430a      	orrs	r2, r1
 800a52c:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a52e:	685a      	ldr	r2, [r3, #4]
 800a530:	68e1      	ldr	r1, [r4, #12]
 800a532:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800a536:	430a      	orrs	r2, r1
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a538:	49ae      	ldr	r1, [pc, #696]	; (800a7f4 <UART_SetConfig+0x2e4>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a53a:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a53c:	428b      	cmp	r3, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a53e:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a540:	6899      	ldr	r1, [r3, #8]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a542:	f000 8081 	beq.w	800a648 <UART_SetConfig+0x138>
    tmpreg |= huart->Init.OneBitSampling;
 800a546:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a548:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 800a54c:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
    tmpreg |= huart->Init.OneBitSampling;
 800a550:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a552:	430a      	orrs	r2, r1
 800a554:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a556:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a558:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800a55a:	f022 020f 	bic.w	r2, r2, #15
 800a55e:	430a      	orrs	r2, r1
 800a560:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a562:	4aa5      	ldr	r2, [pc, #660]	; (800a7f8 <UART_SetConfig+0x2e8>)
 800a564:	4293      	cmp	r3, r2
 800a566:	d027      	beq.n	800a5b8 <UART_SetConfig+0xa8>
 800a568:	4aa4      	ldr	r2, [pc, #656]	; (800a7fc <UART_SetConfig+0x2ec>)
 800a56a:	4293      	cmp	r3, r2
 800a56c:	d04b      	beq.n	800a606 <UART_SetConfig+0xf6>
 800a56e:	4aa4      	ldr	r2, [pc, #656]	; (800a800 <UART_SetConfig+0x2f0>)
 800a570:	4293      	cmp	r3, r2
 800a572:	f000 8111 	beq.w	800a798 <UART_SetConfig+0x288>
 800a576:	4aa3      	ldr	r2, [pc, #652]	; (800a804 <UART_SetConfig+0x2f4>)
 800a578:	4293      	cmp	r3, r2
 800a57a:	f000 80b9 	beq.w	800a6f0 <UART_SetConfig+0x1e0>
 800a57e:	4aa2      	ldr	r2, [pc, #648]	; (800a808 <UART_SetConfig+0x2f8>)
 800a580:	4293      	cmp	r3, r2
 800a582:	d111      	bne.n	800a5a8 <UART_SetConfig+0x98>
 800a584:	4ba1      	ldr	r3, [pc, #644]	; (800a80c <UART_SetConfig+0x2fc>)
 800a586:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a58a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a58e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a592:	f000 8126 	beq.w	800a7e2 <UART_SetConfig+0x2d2>
 800a596:	f200 80d5 	bhi.w	800a744 <UART_SetConfig+0x234>
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	f000 80d9 	beq.w	800a752 <UART_SetConfig+0x242>
 800a5a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a5a4:	f000 80b0 	beq.w	800a708 <UART_SetConfig+0x1f8>
        ret = HAL_ERROR;
 800a5a8:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 800a5aa:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 800a5ac:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  huart->TxISR = NULL;
 800a5b0:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70
  huart->NbRxDataToProcess = 1;
 800a5b4:	66a2      	str	r2, [r4, #104]	; 0x68
}
 800a5b6:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a5b8:	4b94      	ldr	r3, [pc, #592]	; (800a80c <UART_SetConfig+0x2fc>)
 800a5ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a5be:	f003 0303 	and.w	r3, r3, #3
 800a5c2:	3b01      	subs	r3, #1
 800a5c4:	2b02      	cmp	r3, #2
 800a5c6:	f240 808d 	bls.w	800a6e4 <UART_SetConfig+0x1d4>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a5ca:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800a5ce:	f000 8103 	beq.w	800a7d8 <UART_SetConfig+0x2c8>
        pclk = HAL_RCC_GetPCLK2Freq();
 800a5d2:	f7fd ff71 	bl	80084b8 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 800a5d6:	2800      	cmp	r0, #0
 800a5d8:	f000 80dc 	beq.w	800a794 <UART_SetConfig+0x284>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a5dc:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800a5de:	6862      	ldr	r2, [r4, #4]
 800a5e0:	4b8b      	ldr	r3, [pc, #556]	; (800a810 <UART_SetConfig+0x300>)
 800a5e2:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800a5e6:	fbb0 f3f3 	udiv	r3, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a5ea:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a5ee:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800a5f2:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a5f6:	f1a3 0210 	sub.w	r2, r3, #16
 800a5fa:	428a      	cmp	r2, r1
 800a5fc:	d8d4      	bhi.n	800a5a8 <UART_SetConfig+0x98>
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a5fe:	6822      	ldr	r2, [r4, #0]
 800a600:	2000      	movs	r0, #0
 800a602:	60d3      	str	r3, [r2, #12]
 800a604:	e7d1      	b.n	800a5aa <UART_SetConfig+0x9a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a606:	4b81      	ldr	r3, [pc, #516]	; (800a80c <UART_SetConfig+0x2fc>)
 800a608:	4a82      	ldr	r2, [pc, #520]	; (800a814 <UART_SetConfig+0x304>)
 800a60a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a60e:	f003 030c 	and.w	r3, r3, #12
 800a612:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a614:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800a618:	d07c      	beq.n	800a714 <UART_SetConfig+0x204>
    switch (clocksource)
 800a61a:	2b08      	cmp	r3, #8
 800a61c:	d8c4      	bhi.n	800a5a8 <UART_SetConfig+0x98>
 800a61e:	a201      	add	r2, pc, #4	; (adr r2, 800a624 <UART_SetConfig+0x114>)
 800a620:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a624:	0800a74d 	.word	0x0800a74d
 800a628:	0800a5d3 	.word	0x0800a5d3
 800a62c:	0800a7cf 	.word	0x0800a7cf
 800a630:	0800a5a9 	.word	0x0800a5a9
 800a634:	0800a70f 	.word	0x0800a70f
 800a638:	0800a5a9 	.word	0x0800a5a9
 800a63c:	0800a5a9 	.word	0x0800a5a9
 800a640:	0800a5a9 	.word	0x0800a5a9
 800a644:	0800a7bf 	.word	0x0800a7bf
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a648:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 800a64c:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
 800a650:	4311      	orrs	r1, r2
 800a652:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a654:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a656:	6a61      	ldr	r1, [r4, #36]	; 0x24
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a658:	486c      	ldr	r0, [pc, #432]	; (800a80c <UART_SetConfig+0x2fc>)
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a65a:	f022 020f 	bic.w	r2, r2, #15
 800a65e:	430a      	orrs	r2, r1
 800a660:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a662:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 800a666:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800a66a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a66e:	f000 80ac 	beq.w	800a7ca <UART_SetConfig+0x2ba>
 800a672:	d80b      	bhi.n	800a68c <UART_SetConfig+0x17c>
 800a674:	2b00      	cmp	r3, #0
 800a676:	d038      	beq.n	800a6ea <UART_SetConfig+0x1da>
 800a678:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a67c:	d194      	bne.n	800a5a8 <UART_SetConfig+0x98>
        pclk = HAL_RCC_GetSysClockFreq();
 800a67e:	f7fd fdcd 	bl	800821c <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 800a682:	2800      	cmp	r0, #0
 800a684:	f000 8086 	beq.w	800a794 <UART_SetConfig+0x284>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a688:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800a68a:	e004      	b.n	800a696 <UART_SetConfig+0x186>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a68c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a690:	d18a      	bne.n	800a5a8 <UART_SetConfig+0x98>
        pclk = (uint32_t) LSE_VALUE;
 800a692:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a696:	4b5e      	ldr	r3, [pc, #376]	; (800a810 <UART_SetConfig+0x300>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a698:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a69a:	f833 2011 	ldrh.w	r2, [r3, r1, lsl #1]
 800a69e:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a6a2:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 800a6a6:	4299      	cmp	r1, r3
 800a6a8:	f63f af7e 	bhi.w	800a5a8 <UART_SetConfig+0x98>
 800a6ac:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 800a6b0:	f63f af7a 	bhi.w	800a5a8 <UART_SetConfig+0x98>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a6b4:	2300      	movs	r3, #0
 800a6b6:	4619      	mov	r1, r3
 800a6b8:	f7f6 fb0e 	bl	8000cd8 <__aeabi_uldivmod>
 800a6bc:	086a      	lsrs	r2, r5, #1
 800a6be:	0203      	lsls	r3, r0, #8
 800a6c0:	0209      	lsls	r1, r1, #8
 800a6c2:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 800a6c6:	1898      	adds	r0, r3, r2
 800a6c8:	f141 0100 	adc.w	r1, r1, #0
 800a6cc:	462a      	mov	r2, r5
 800a6ce:	2300      	movs	r3, #0
 800a6d0:	f7f6 fb02 	bl	8000cd8 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a6d4:	4a50      	ldr	r2, [pc, #320]	; (800a818 <UART_SetConfig+0x308>)
 800a6d6:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 800a6da:	4291      	cmp	r1, r2
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a6dc:	4603      	mov	r3, r0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a6de:	f63f af63 	bhi.w	800a5a8 <UART_SetConfig+0x98>
 800a6e2:	e78c      	b.n	800a5fe <UART_SetConfig+0xee>
 800a6e4:	4a4d      	ldr	r2, [pc, #308]	; (800a81c <UART_SetConfig+0x30c>)
 800a6e6:	5cd3      	ldrb	r3, [r2, r3]
  if (UART_INSTANCE_LOWPOWER(huart))
 800a6e8:	e794      	b.n	800a614 <UART_SetConfig+0x104>
        pclk = HAL_RCC_GetPCLK1Freq();
 800a6ea:	f7fd fed3 	bl	8008494 <HAL_RCC_GetPCLK1Freq>
        break;
 800a6ee:	e7c8      	b.n	800a682 <UART_SetConfig+0x172>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a6f0:	4b46      	ldr	r3, [pc, #280]	; (800a80c <UART_SetConfig+0x2fc>)
 800a6f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a6f6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800a6fa:	2b80      	cmp	r3, #128	; 0x80
 800a6fc:	d071      	beq.n	800a7e2 <UART_SetConfig+0x2d2>
 800a6fe:	d861      	bhi.n	800a7c4 <UART_SetConfig+0x2b4>
 800a700:	b33b      	cbz	r3, 800a752 <UART_SetConfig+0x242>
 800a702:	2b40      	cmp	r3, #64	; 0x40
 800a704:	f47f af50 	bne.w	800a5a8 <UART_SetConfig+0x98>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a708:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800a70c:	d061      	beq.n	800a7d2 <UART_SetConfig+0x2c2>
        pclk = HAL_RCC_GetSysClockFreq();
 800a70e:	f7fd fd85 	bl	800821c <HAL_RCC_GetSysClockFreq>
        break;
 800a712:	e760      	b.n	800a5d6 <UART_SetConfig+0xc6>
    switch (clocksource)
 800a714:	2b08      	cmp	r3, #8
 800a716:	f63f af47 	bhi.w	800a5a8 <UART_SetConfig+0x98>
 800a71a:	a201      	add	r2, pc, #4	; (adr r2, 800a720 <UART_SetConfig+0x210>)
 800a71c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a720:	0800a759 	.word	0x0800a759
 800a724:	0800a7d9 	.word	0x0800a7d9
 800a728:	0800a7df 	.word	0x0800a7df
 800a72c:	0800a5a9 	.word	0x0800a5a9
 800a730:	0800a7d3 	.word	0x0800a7d3
 800a734:	0800a5a9 	.word	0x0800a5a9
 800a738:	0800a5a9 	.word	0x0800a5a9
 800a73c:	0800a5a9 	.word	0x0800a5a9
 800a740:	0800a761 	.word	0x0800a761
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a744:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a748:	d036      	beq.n	800a7b8 <UART_SetConfig+0x2a8>
 800a74a:	e72d      	b.n	800a5a8 <UART_SetConfig+0x98>
        pclk = HAL_RCC_GetPCLK1Freq();
 800a74c:	f7fd fea2 	bl	8008494 <HAL_RCC_GetPCLK1Freq>
        break;
 800a750:	e741      	b.n	800a5d6 <UART_SetConfig+0xc6>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a752:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800a756:	d1f9      	bne.n	800a74c <UART_SetConfig+0x23c>
        pclk = HAL_RCC_GetPCLK1Freq();
 800a758:	f7fd fe9c 	bl	8008494 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800a75c:	b1d0      	cbz	r0, 800a794 <UART_SetConfig+0x284>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a75e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800a760:	6862      	ldr	r2, [r4, #4]
 800a762:	4b2b      	ldr	r3, [pc, #172]	; (800a810 <UART_SetConfig+0x300>)
 800a764:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 800a768:	fbb0 f0f1 	udiv	r0, r0, r1
 800a76c:	0853      	lsrs	r3, r2, #1
 800a76e:	eb03 0340 	add.w	r3, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a772:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a776:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a77a:	f1a3 0210 	sub.w	r2, r3, #16
 800a77e:	428a      	cmp	r2, r1
 800a780:	f63f af12 	bhi.w	800a5a8 <UART_SetConfig+0x98>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a784:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 800a788:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a78a:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a78c:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 800a790:	4313      	orrs	r3, r2
 800a792:	60cb      	str	r3, [r1, #12]
 800a794:	2000      	movs	r0, #0
 800a796:	e708      	b.n	800a5aa <UART_SetConfig+0x9a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a798:	4b1c      	ldr	r3, [pc, #112]	; (800a80c <UART_SetConfig+0x2fc>)
 800a79a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a79e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800a7a2:	2b20      	cmp	r3, #32
 800a7a4:	d01d      	beq.n	800a7e2 <UART_SetConfig+0x2d2>
 800a7a6:	d804      	bhi.n	800a7b2 <UART_SetConfig+0x2a2>
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d0d2      	beq.n	800a752 <UART_SetConfig+0x242>
 800a7ac:	2b10      	cmp	r3, #16
 800a7ae:	d0ab      	beq.n	800a708 <UART_SetConfig+0x1f8>
 800a7b0:	e6fa      	b.n	800a5a8 <UART_SetConfig+0x98>
 800a7b2:	2b30      	cmp	r3, #48	; 0x30
 800a7b4:	f47f aef8 	bne.w	800a5a8 <UART_SetConfig+0x98>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a7b8:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800a7bc:	d0d0      	beq.n	800a760 <UART_SetConfig+0x250>
    switch (clocksource)
 800a7be:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800a7c2:	e70c      	b.n	800a5de <UART_SetConfig+0xce>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a7c4:	2bc0      	cmp	r3, #192	; 0xc0
 800a7c6:	d0f7      	beq.n	800a7b8 <UART_SetConfig+0x2a8>
 800a7c8:	e6ee      	b.n	800a5a8 <UART_SetConfig+0x98>
 800a7ca:	4815      	ldr	r0, [pc, #84]	; (800a820 <UART_SetConfig+0x310>)
 800a7cc:	e763      	b.n	800a696 <UART_SetConfig+0x186>
        pclk = (uint32_t) HSI_VALUE;
 800a7ce:	4814      	ldr	r0, [pc, #80]	; (800a820 <UART_SetConfig+0x310>)
 800a7d0:	e705      	b.n	800a5de <UART_SetConfig+0xce>
        pclk = HAL_RCC_GetSysClockFreq();
 800a7d2:	f7fd fd23 	bl	800821c <HAL_RCC_GetSysClockFreq>
        break;
 800a7d6:	e7c1      	b.n	800a75c <UART_SetConfig+0x24c>
        pclk = HAL_RCC_GetPCLK2Freq();
 800a7d8:	f7fd fe6e 	bl	80084b8 <HAL_RCC_GetPCLK2Freq>
        break;
 800a7dc:	e7be      	b.n	800a75c <UART_SetConfig+0x24c>
        pclk = (uint32_t) HSI_VALUE;
 800a7de:	4810      	ldr	r0, [pc, #64]	; (800a820 <UART_SetConfig+0x310>)
 800a7e0:	e7be      	b.n	800a760 <UART_SetConfig+0x250>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a7e2:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
        pclk = (uint32_t) HSI_VALUE;
 800a7e6:	480e      	ldr	r0, [pc, #56]	; (800a820 <UART_SetConfig+0x310>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a7e8:	f47f aef9 	bne.w	800a5de <UART_SetConfig+0xce>
 800a7ec:	e7b8      	b.n	800a760 <UART_SetConfig+0x250>
 800a7ee:	bf00      	nop
 800a7f0:	cfff69f3 	.word	0xcfff69f3
 800a7f4:	40008000 	.word	0x40008000
 800a7f8:	40013800 	.word	0x40013800
 800a7fc:	40004400 	.word	0x40004400
 800a800:	40004800 	.word	0x40004800
 800a804:	40004c00 	.word	0x40004c00
 800a808:	40005000 	.word	0x40005000
 800a80c:	40021000 	.word	0x40021000
 800a810:	0800f6c4 	.word	0x0800f6c4
 800a814:	0800f6b4 	.word	0x0800f6b4
 800a818:	000ffcff 	.word	0x000ffcff
 800a81c:	0800f6b0 	.word	0x0800f6b0
 800a820:	00f42400 	.word	0x00f42400

0800a824 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a824:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800a826:	07da      	lsls	r2, r3, #31
{
 800a828:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a82a:	d506      	bpl.n	800a83a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a82c:	6801      	ldr	r1, [r0, #0]
 800a82e:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800a830:	684a      	ldr	r2, [r1, #4]
 800a832:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800a836:	4322      	orrs	r2, r4
 800a838:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a83a:	079c      	lsls	r4, r3, #30
 800a83c:	d506      	bpl.n	800a84c <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a83e:	6801      	ldr	r1, [r0, #0]
 800a840:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800a842:	684a      	ldr	r2, [r1, #4]
 800a844:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800a848:	4322      	orrs	r2, r4
 800a84a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a84c:	0759      	lsls	r1, r3, #29
 800a84e:	d506      	bpl.n	800a85e <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a850:	6801      	ldr	r1, [r0, #0]
 800a852:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800a854:	684a      	ldr	r2, [r1, #4]
 800a856:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a85a:	4322      	orrs	r2, r4
 800a85c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a85e:	071a      	lsls	r2, r3, #28
 800a860:	d506      	bpl.n	800a870 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a862:	6801      	ldr	r1, [r0, #0]
 800a864:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800a866:	684a      	ldr	r2, [r1, #4]
 800a868:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a86c:	4322      	orrs	r2, r4
 800a86e:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a870:	06dc      	lsls	r4, r3, #27
 800a872:	d506      	bpl.n	800a882 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a874:	6801      	ldr	r1, [r0, #0]
 800a876:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800a878:	688a      	ldr	r2, [r1, #8]
 800a87a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800a87e:	4322      	orrs	r2, r4
 800a880:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a882:	0699      	lsls	r1, r3, #26
 800a884:	d506      	bpl.n	800a894 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a886:	6801      	ldr	r1, [r0, #0]
 800a888:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800a88a:	688a      	ldr	r2, [r1, #8]
 800a88c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a890:	4322      	orrs	r2, r4
 800a892:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a894:	065a      	lsls	r2, r3, #25
 800a896:	d509      	bpl.n	800a8ac <UART_AdvFeatureConfig+0x88>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a898:	6801      	ldr	r1, [r0, #0]
 800a89a:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800a89c:	684a      	ldr	r2, [r1, #4]
 800a89e:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800a8a2:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a8a4:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a8a8:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a8aa:	d00b      	beq.n	800a8c4 <UART_AdvFeatureConfig+0xa0>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a8ac:	061b      	lsls	r3, r3, #24
 800a8ae:	d506      	bpl.n	800a8be <UART_AdvFeatureConfig+0x9a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a8b0:	6802      	ldr	r2, [r0, #0]
 800a8b2:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 800a8b4:	6853      	ldr	r3, [r2, #4]
 800a8b6:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800a8ba:	430b      	orrs	r3, r1
 800a8bc:	6053      	str	r3, [r2, #4]
}
 800a8be:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a8c2:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a8c4:	684a      	ldr	r2, [r1, #4]
 800a8c6:	6c84      	ldr	r4, [r0, #72]	; 0x48
 800a8c8:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800a8cc:	4322      	orrs	r2, r4
 800a8ce:	604a      	str	r2, [r1, #4]
 800a8d0:	e7ec      	b.n	800a8ac <UART_AdvFeatureConfig+0x88>
 800a8d2:	bf00      	nop

0800a8d4 <UART_WaitOnFlagUntilTimeout>:
{
 800a8d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a8d8:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a8dc:	6804      	ldr	r4, [r0, #0]
{
 800a8de:	4607      	mov	r7, r0
 800a8e0:	460e      	mov	r6, r1
 800a8e2:	4615      	mov	r5, r2
 800a8e4:	4699      	mov	r9, r3
 800a8e6:	f1b8 3fff 	cmp.w	r8, #4294967295
 800a8ea:	d10a      	bne.n	800a902 <UART_WaitOnFlagUntilTimeout+0x2e>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a8ec:	69e3      	ldr	r3, [r4, #28]
 800a8ee:	ea36 0303 	bics.w	r3, r6, r3
 800a8f2:	bf0c      	ite	eq
 800a8f4:	2301      	moveq	r3, #1
 800a8f6:	2300      	movne	r3, #0
 800a8f8:	429d      	cmp	r5, r3
 800a8fa:	d0f7      	beq.n	800a8ec <UART_WaitOnFlagUntilTimeout+0x18>
  return HAL_OK;
 800a8fc:	2000      	movs	r0, #0
}
 800a8fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a902:	69e2      	ldr	r2, [r4, #28]
 800a904:	ea36 0202 	bics.w	r2, r6, r2
 800a908:	bf0c      	ite	eq
 800a90a:	2301      	moveq	r3, #1
 800a90c:	2300      	movne	r3, #0
 800a90e:	42ab      	cmp	r3, r5
 800a910:	d1f4      	bne.n	800a8fc <UART_WaitOnFlagUntilTimeout+0x28>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a912:	f7f8 f959 	bl	8002bc8 <HAL_GetTick>
 800a916:	eba0 0009 	sub.w	r0, r0, r9
 800a91a:	4540      	cmp	r0, r8
 800a91c:	d833      	bhi.n	800a986 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a91e:	f1b8 0f00 	cmp.w	r8, #0
 800a922:	d030      	beq.n	800a986 <UART_WaitOnFlagUntilTimeout+0xb2>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a924:	683c      	ldr	r4, [r7, #0]
 800a926:	6823      	ldr	r3, [r4, #0]
 800a928:	0758      	lsls	r0, r3, #29
 800a92a:	4622      	mov	r2, r4
 800a92c:	d5db      	bpl.n	800a8e6 <UART_WaitOnFlagUntilTimeout+0x12>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a92e:	69e3      	ldr	r3, [r4, #28]
 800a930:	0519      	lsls	r1, r3, #20
 800a932:	d5d8      	bpl.n	800a8e6 <UART_WaitOnFlagUntilTimeout+0x12>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a934:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800a938:	6223      	str	r3, [r4, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a93a:	e854 3f00 	ldrex	r3, [r4]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800a93e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a942:	e844 3100 	strex	r1, r3, [r4]
 800a946:	b139      	cbz	r1, 800a958 <UART_WaitOnFlagUntilTimeout+0x84>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a948:	e852 3f00 	ldrex	r3, [r2]
 800a94c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a950:	e842 3100 	strex	r1, r3, [r2]
 800a954:	2900      	cmp	r1, #0
 800a956:	d1f7      	bne.n	800a948 <UART_WaitOnFlagUntilTimeout+0x74>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a958:	f102 0308 	add.w	r3, r2, #8
 800a95c:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a960:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a964:	f102 0008 	add.w	r0, r2, #8
 800a968:	e840 3100 	strex	r1, r3, [r0]
 800a96c:	2900      	cmp	r1, #0
 800a96e:	d1f3      	bne.n	800a958 <UART_WaitOnFlagUntilTimeout+0x84>
          huart->gState = HAL_UART_STATE_READY;
 800a970:	2320      	movs	r3, #32
 800a972:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
          __HAL_UNLOCK(huart);
 800a976:	f887 1080 	strb.w	r1, [r7, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 800a97a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
          return HAL_TIMEOUT;
 800a97e:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a980:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          return HAL_TIMEOUT;
 800a984:	e7bb      	b.n	800a8fe <UART_WaitOnFlagUntilTimeout+0x2a>
 800a986:	683a      	ldr	r2, [r7, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a988:	e852 3f00 	ldrex	r3, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800a98c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a990:	e842 3100 	strex	r1, r3, [r2]
 800a994:	2900      	cmp	r1, #0
 800a996:	d1f7      	bne.n	800a988 <UART_WaitOnFlagUntilTimeout+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a998:	f102 0308 	add.w	r3, r2, #8
 800a99c:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a9a0:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9a4:	f102 0008 	add.w	r0, r2, #8
 800a9a8:	e840 3100 	strex	r1, r3, [r0]
 800a9ac:	2900      	cmp	r1, #0
 800a9ae:	d1f3      	bne.n	800a998 <UART_WaitOnFlagUntilTimeout+0xc4>
        huart->gState = HAL_UART_STATE_READY;
 800a9b0:	2320      	movs	r3, #32
 800a9b2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
        __HAL_UNLOCK(huart);
 800a9b6:	f887 1080 	strb.w	r1, [r7, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 800a9ba:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
        return HAL_TIMEOUT;
 800a9be:	2003      	movs	r0, #3
 800a9c0:	e79d      	b.n	800a8fe <UART_WaitOnFlagUntilTimeout+0x2a>
 800a9c2:	bf00      	nop

0800a9c4 <HAL_UART_Transmit>:
{
 800a9c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a9c8:	4605      	mov	r5, r0
  if (huart->gState == HAL_UART_STATE_READY)
 800a9ca:	f8d0 0084 	ldr.w	r0, [r0, #132]	; 0x84
 800a9ce:	2820      	cmp	r0, #32
{
 800a9d0:	b083      	sub	sp, #12
  if (huart->gState == HAL_UART_STATE_READY)
 800a9d2:	f040 8090 	bne.w	800aaf6 <HAL_UART_Transmit+0x132>
    if ((pData == NULL) || (Size == 0U))
 800a9d6:	4689      	mov	r9, r1
 800a9d8:	2900      	cmp	r1, #0
 800a9da:	d048      	beq.n	800aa6e <HAL_UART_Transmit+0xaa>
 800a9dc:	4614      	mov	r4, r2
 800a9de:	2a00      	cmp	r2, #0
 800a9e0:	d045      	beq.n	800aa6e <HAL_UART_Transmit+0xaa>
 800a9e2:	461e      	mov	r6, r3
    __HAL_LOCK(huart);
 800a9e4:	f895 3080 	ldrb.w	r3, [r5, #128]	; 0x80
 800a9e8:	2b01      	cmp	r3, #1
 800a9ea:	f000 8084 	beq.w	800aaf6 <HAL_UART_Transmit+0x132>
 800a9ee:	2301      	movs	r3, #1
 800a9f0:	f885 3080 	strb.w	r3, [r5, #128]	; 0x80
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a9f4:	f04f 0800 	mov.w	r8, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a9f8:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a9fa:	f8c5 808c 	str.w	r8, [r5, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a9fe:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
    tickstart = HAL_GetTick();
 800aa02:	f7f8 f8e1 	bl	8002bc8 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800aa06:	68ab      	ldr	r3, [r5, #8]
    huart->TxXferSize  = Size;
 800aa08:	f8a5 4054 	strh.w	r4, [r5, #84]	; 0x54
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800aa0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    huart->TxXferCount = Size;
 800aa10:	f8a5 4056 	strh.w	r4, [r5, #86]	; 0x56
    tickstart = HAL_GetTick();
 800aa14:	4607      	mov	r7, r0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800aa16:	d072      	beq.n	800aafe <HAL_UART_Transmit+0x13a>
    while (huart->TxXferCount > 0U)
 800aa18:	f8b5 3056 	ldrh.w	r3, [r5, #86]	; 0x56
    __HAL_UNLOCK(huart);
 800aa1c:	2200      	movs	r2, #0
    while (huart->TxXferCount > 0U)
 800aa1e:	b29b      	uxth	r3, r3
    __HAL_UNLOCK(huart);
 800aa20:	f885 2080 	strb.w	r2, [r5, #128]	; 0x80
    while (huart->TxXferCount > 0U)
 800aa24:	b1b3      	cbz	r3, 800aa54 <HAL_UART_Transmit+0x90>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800aa26:	682c      	ldr	r4, [r5, #0]
 800aa28:	1c71      	adds	r1, r6, #1
 800aa2a:	d124      	bne.n	800aa76 <HAL_UART_Transmit+0xb2>
 800aa2c:	69e2      	ldr	r2, [r4, #28]
 800aa2e:	0612      	lsls	r2, r2, #24
 800aa30:	d5fc      	bpl.n	800aa2c <HAL_UART_Transmit+0x68>
      if (pdata8bits == NULL)
 800aa32:	f1b9 0f00 	cmp.w	r9, #0
 800aa36:	d059      	beq.n	800aaec <HAL_UART_Transmit+0x128>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800aa38:	f819 3b01 	ldrb.w	r3, [r9], #1
 800aa3c:	62a3      	str	r3, [r4, #40]	; 0x28
      huart->TxXferCount--;
 800aa3e:	f8b5 3056 	ldrh.w	r3, [r5, #86]	; 0x56
 800aa42:	3b01      	subs	r3, #1
 800aa44:	b29b      	uxth	r3, r3
 800aa46:	f8a5 3056 	strh.w	r3, [r5, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800aa4a:	f8b5 3056 	ldrh.w	r3, [r5, #86]	; 0x56
 800aa4e:	b29b      	uxth	r3, r3
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d1e9      	bne.n	800aa28 <HAL_UART_Transmit+0x64>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800aa54:	9600      	str	r6, [sp, #0]
 800aa56:	463b      	mov	r3, r7
 800aa58:	2200      	movs	r2, #0
 800aa5a:	2140      	movs	r1, #64	; 0x40
 800aa5c:	4628      	mov	r0, r5
 800aa5e:	f7ff ff39 	bl	800a8d4 <UART_WaitOnFlagUntilTimeout>
 800aa62:	2800      	cmp	r0, #0
 800aa64:	d171      	bne.n	800ab4a <HAL_UART_Transmit+0x186>
    huart->gState = HAL_UART_STATE_READY;
 800aa66:	2320      	movs	r3, #32
 800aa68:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
    return HAL_OK;
 800aa6c:	e000      	b.n	800aa70 <HAL_UART_Transmit+0xac>
      return  HAL_ERROR;
 800aa6e:	2001      	movs	r0, #1
}
 800aa70:	b003      	add	sp, #12
 800aa72:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800aa76:	69e3      	ldr	r3, [r4, #28]
 800aa78:	061b      	lsls	r3, r3, #24
 800aa7a:	d4da      	bmi.n	800aa32 <HAL_UART_Transmit+0x6e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800aa7c:	f7f8 f8a4 	bl	8002bc8 <HAL_GetTick>
 800aa80:	1bc0      	subs	r0, r0, r7
 800aa82:	4286      	cmp	r6, r0
 800aa84:	d341      	bcc.n	800ab0a <HAL_UART_Transmit+0x146>
 800aa86:	2e00      	cmp	r6, #0
 800aa88:	d03f      	beq.n	800ab0a <HAL_UART_Transmit+0x146>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800aa8a:	682c      	ldr	r4, [r5, #0]
 800aa8c:	6822      	ldr	r2, [r4, #0]
 800aa8e:	0752      	lsls	r2, r2, #29
 800aa90:	4623      	mov	r3, r4
 800aa92:	d5c9      	bpl.n	800aa28 <HAL_UART_Transmit+0x64>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800aa94:	69e2      	ldr	r2, [r4, #28]
 800aa96:	0510      	lsls	r0, r2, #20
 800aa98:	d5c6      	bpl.n	800aa28 <HAL_UART_Transmit+0x64>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800aa9a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800aa9e:	6222      	str	r2, [r4, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aaa0:	e854 2f00 	ldrex	r2, [r4]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800aaa4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aaa8:	e844 2100 	strex	r1, r2, [r4]
 800aaac:	b139      	cbz	r1, 800aabe <HAL_UART_Transmit+0xfa>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aaae:	e853 2f00 	ldrex	r2, [r3]
 800aab2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aab6:	e843 2100 	strex	r1, r2, [r3]
 800aaba:	2900      	cmp	r1, #0
 800aabc:	d1f7      	bne.n	800aaae <HAL_UART_Transmit+0xea>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aabe:	f103 0208 	add.w	r2, r3, #8
 800aac2:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aac6:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aaca:	f103 0008 	add.w	r0, r3, #8
 800aace:	e840 2100 	strex	r1, r2, [r0]
 800aad2:	2900      	cmp	r1, #0
 800aad4:	d1f3      	bne.n	800aabe <HAL_UART_Transmit+0xfa>
          huart->gState = HAL_UART_STATE_READY;
 800aad6:	2320      	movs	r3, #32
 800aad8:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
          __HAL_UNLOCK(huart);
 800aadc:	f885 1080 	strb.w	r1, [r5, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 800aae0:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
        return HAL_TIMEOUT;
 800aae4:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800aae6:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
          return HAL_TIMEOUT;
 800aaea:	e7c1      	b.n	800aa70 <HAL_UART_Transmit+0xac>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800aaec:	f838 3b02 	ldrh.w	r3, [r8], #2
 800aaf0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aaf4:	e7a2      	b.n	800aa3c <HAL_UART_Transmit+0x78>
    return HAL_BUSY;
 800aaf6:	2002      	movs	r0, #2
}
 800aaf8:	b003      	add	sp, #12
 800aafa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800aafe:	692b      	ldr	r3, [r5, #16]
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d189      	bne.n	800aa18 <HAL_UART_Transmit+0x54>
 800ab04:	46c8      	mov	r8, r9
      pdata8bits  = NULL;
 800ab06:	4699      	mov	r9, r3
 800ab08:	e786      	b.n	800aa18 <HAL_UART_Transmit+0x54>
 800ab0a:	682b      	ldr	r3, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab0c:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800ab10:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab14:	e843 2100 	strex	r1, r2, [r3]
 800ab18:	2900      	cmp	r1, #0
 800ab1a:	d1f7      	bne.n	800ab0c <HAL_UART_Transmit+0x148>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab1c:	f103 0208 	add.w	r2, r3, #8
 800ab20:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ab24:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab28:	f103 0008 	add.w	r0, r3, #8
 800ab2c:	e840 2100 	strex	r1, r2, [r0]
 800ab30:	2900      	cmp	r1, #0
 800ab32:	d1f3      	bne.n	800ab1c <HAL_UART_Transmit+0x158>
        huart->gState = HAL_UART_STATE_READY;
 800ab34:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 800ab36:	2003      	movs	r0, #3
        huart->gState = HAL_UART_STATE_READY;
 800ab38:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
        __HAL_UNLOCK(huart);
 800ab3c:	f885 1080 	strb.w	r1, [r5, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 800ab40:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
}
 800ab44:	b003      	add	sp, #12
 800ab46:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      return HAL_TIMEOUT;
 800ab4a:	2003      	movs	r0, #3
 800ab4c:	e790      	b.n	800aa70 <HAL_UART_Transmit+0xac>
 800ab4e:	bf00      	nop

0800ab50 <HAL_UART_Init>:
  if (huart == NULL)
 800ab50:	2800      	cmp	r0, #0
 800ab52:	d066      	beq.n	800ac22 <HAL_UART_Init+0xd2>
{
 800ab54:	b570      	push	{r4, r5, r6, lr}
  if (huart->gState == HAL_UART_STATE_RESET)
 800ab56:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
{
 800ab5a:	b082      	sub	sp, #8
 800ab5c:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d04c      	beq.n	800abfc <HAL_UART_Init+0xac>
  __HAL_UART_DISABLE(huart);
 800ab62:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800ab64:	2324      	movs	r3, #36	; 0x24
 800ab66:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UART_DISABLE(huart);
 800ab6a:	6813      	ldr	r3, [r2, #0]
 800ab6c:	f023 0301 	bic.w	r3, r3, #1
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ab70:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 800ab72:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ab74:	f7ff fccc 	bl	800a510 <UART_SetConfig>
 800ab78:	2801      	cmp	r0, #1
 800ab7a:	d03c      	beq.n	800abf6 <HAL_UART_Init+0xa6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ab7c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d135      	bne.n	800abee <HAL_UART_Init+0x9e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ab82:	6823      	ldr	r3, [r4, #0]
 800ab84:	6859      	ldr	r1, [r3, #4]
 800ab86:	f421 4190 	bic.w	r1, r1, #18432	; 0x4800
 800ab8a:	6059      	str	r1, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ab8c:	6899      	ldr	r1, [r3, #8]
 800ab8e:	f021 012a 	bic.w	r1, r1, #42	; 0x2a
 800ab92:	6099      	str	r1, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800ab94:	6819      	ldr	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ab96:	2500      	movs	r5, #0
  __HAL_UART_ENABLE(huart);
 800ab98:	f041 0101 	orr.w	r1, r1, #1
 800ab9c:	6019      	str	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ab9e:	f8c4 508c 	str.w	r5, [r4, #140]	; 0x8c
  tickstart = HAL_GetTick();
 800aba2:	f7f8 f811 	bl	8002bc8 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800aba6:	6823      	ldr	r3, [r4, #0]
 800aba8:	681a      	ldr	r2, [r3, #0]
 800abaa:	0712      	lsls	r2, r2, #28
  tickstart = HAL_GetTick();
 800abac:	4606      	mov	r6, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800abae:	d40e      	bmi.n	800abce <HAL_UART_Init+0x7e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	075b      	lsls	r3, r3, #29
 800abb4:	d427      	bmi.n	800ac06 <HAL_UART_Init+0xb6>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800abb6:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 800abb8:	2220      	movs	r2, #32
 800abba:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 800abbe:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 800abc2:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  return HAL_OK;
 800abc6:	4618      	mov	r0, r3
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800abc8:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 800abca:	b002      	add	sp, #8
 800abcc:	bd70      	pop	{r4, r5, r6, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800abce:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800abd2:	9300      	str	r3, [sp, #0]
 800abd4:	462a      	mov	r2, r5
 800abd6:	4603      	mov	r3, r0
 800abd8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800abdc:	4620      	mov	r0, r4
 800abde:	f7ff fe79 	bl	800a8d4 <UART_WaitOnFlagUntilTimeout>
 800abe2:	b9e0      	cbnz	r0, 800ac1e <HAL_UART_Init+0xce>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800abe4:	6823      	ldr	r3, [r4, #0]
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	075b      	lsls	r3, r3, #29
 800abea:	d40c      	bmi.n	800ac06 <HAL_UART_Init+0xb6>
 800abec:	e7e3      	b.n	800abb6 <HAL_UART_Init+0x66>
    UART_AdvFeatureConfig(huart);
 800abee:	4620      	mov	r0, r4
 800abf0:	f7ff fe18 	bl	800a824 <UART_AdvFeatureConfig>
 800abf4:	e7c5      	b.n	800ab82 <HAL_UART_Init+0x32>
    return HAL_ERROR;
 800abf6:	2001      	movs	r0, #1
}
 800abf8:	b002      	add	sp, #8
 800abfa:	bd70      	pop	{r4, r5, r6, pc}
    huart->Lock = HAL_UNLOCKED;
 800abfc:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    HAL_UART_MspInit(huart);
 800ac00:	f7fb f878 	bl	8005cf4 <HAL_UART_MspInit>
 800ac04:	e7ad      	b.n	800ab62 <HAL_UART_Init+0x12>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ac06:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ac0a:	9300      	str	r3, [sp, #0]
 800ac0c:	2200      	movs	r2, #0
 800ac0e:	4633      	mov	r3, r6
 800ac10:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800ac14:	4620      	mov	r0, r4
 800ac16:	f7ff fe5d 	bl	800a8d4 <UART_WaitOnFlagUntilTimeout>
 800ac1a:	2800      	cmp	r0, #0
 800ac1c:	d0cb      	beq.n	800abb6 <HAL_UART_Init+0x66>
      return HAL_TIMEOUT;
 800ac1e:	2003      	movs	r0, #3
 800ac20:	e7d3      	b.n	800abca <HAL_UART_Init+0x7a>
    return HAL_ERROR;
 800ac22:	2001      	movs	r0, #1
}
 800ac24:	4770      	bx	lr
 800ac26:	bf00      	nop

0800ac28 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800ac28:	4770      	bx	lr
 800ac2a:	bf00      	nop

0800ac2c <HAL_UARTEx_RxFifoFullCallback>:
 800ac2c:	4770      	bx	lr
 800ac2e:	bf00      	nop

0800ac30 <HAL_UARTEx_TxFifoEmptyCallback>:
 800ac30:	4770      	bx	lr
 800ac32:	bf00      	nop

0800ac34 <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ac34:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 800ac38:	2b01      	cmp	r3, #1
 800ac3a:	d017      	beq.n	800ac6c <HAL_UARTEx_DisableFifoMode+0x38>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ac3c:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800ac3e:	2324      	movs	r3, #36	; 0x24
{
 800ac40:	b410      	push	{r4}
  huart->gState = HAL_UART_STATE_BUSY;
 800ac42:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ac46:	6811      	ldr	r1, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ac48:	6814      	ldr	r4, [r2, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800ac4a:	2300      	movs	r3, #0
  __HAL_UART_DISABLE(huart);
 800ac4c:	f024 0401 	bic.w	r4, r4, #1
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800ac50:	f021 5100 	bic.w	r1, r1, #536870912	; 0x20000000
  __HAL_UART_DISABLE(huart);
 800ac54:	6014      	str	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800ac56:	6643      	str	r3, [r0, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ac58:	6011      	str	r1, [r2, #0]

  huart->gState = HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ac5a:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_READY;
 800ac5e:	2220      	movs	r2, #32
 800ac60:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84

  return HAL_OK;
}
 800ac64:	f85d 4b04 	ldr.w	r4, [sp], #4
  return HAL_OK;
 800ac68:	4618      	mov	r0, r3
}
 800ac6a:	4770      	bx	lr
  __HAL_LOCK(huart);
 800ac6c:	2002      	movs	r0, #2
}
 800ac6e:	4770      	bx	lr

0800ac70 <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ac70:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 800ac74:	2a01      	cmp	r2, #1
 800ac76:	d037      	beq.n	800ace8 <HAL_UARTEx_SetTxFifoThreshold+0x78>

  huart->gState = HAL_UART_STATE_BUSY;
 800ac78:	4603      	mov	r3, r0

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ac7a:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800ac7c:	2024      	movs	r0, #36	; 0x24
{
 800ac7e:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 800ac80:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ac84:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ac86:	6810      	ldr	r0, [r2, #0]
 800ac88:	f020 0001 	bic.w	r0, r0, #1
 800ac8c:	6010      	str	r0, [r2, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ac8e:	6890      	ldr	r0, [r2, #8]
 800ac90:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
 800ac94:	4301      	orrs	r1, r0
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ac96:	6e58      	ldr	r0, [r3, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ac98:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ac9a:	b310      	cbz	r0, 800ace2 <HAL_UARTEx_SetTxFifoThreshold+0x72>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ac9c:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ac9e:	6890      	ldr	r0, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
 800aca0:	4d12      	ldr	r5, [pc, #72]	; (800acec <HAL_UARTEx_SetTxFifoThreshold+0x7c>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800aca2:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800aca6:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800acaa:	4911      	ldr	r1, [pc, #68]	; (800acf0 <HAL_UARTEx_SetTxFifoThreshold+0x80>)
 800acac:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800acb0:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 800acb4:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 800acb8:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800acbc:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800acbe:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800acc0:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800acc4:	fbb1 f1f5 	udiv	r1, r1, r5
 800acc8:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 800accc:	2100      	movs	r1, #0
 800acce:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  huart->gState = HAL_UART_STATE_READY;
 800acd2:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800acd4:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 800acd6:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
  return HAL_OK;
 800acda:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800acdc:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 800ace0:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 800ace2:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800ace4:	4608      	mov	r0, r1
 800ace6:	e7ef      	b.n	800acc8 <HAL_UARTEx_SetTxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 800ace8:	2002      	movs	r0, #2
}
 800acea:	4770      	bx	lr
 800acec:	0800f6dc 	.word	0x0800f6dc
 800acf0:	0800f6e4 	.word	0x0800f6e4

0800acf4 <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 800acf4:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 800acf8:	2a01      	cmp	r2, #1
 800acfa:	d037      	beq.n	800ad6c <HAL_UARTEx_SetRxFifoThreshold+0x78>
  huart->gState = HAL_UART_STATE_BUSY;
 800acfc:	4603      	mov	r3, r0
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800acfe:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800ad00:	2024      	movs	r0, #36	; 0x24
{
 800ad02:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 800ad04:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ad08:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 800ad0a:	6810      	ldr	r0, [r2, #0]
 800ad0c:	f020 0001 	bic.w	r0, r0, #1
 800ad10:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800ad12:	6890      	ldr	r0, [r2, #8]
 800ad14:	f020 6060 	bic.w	r0, r0, #234881024	; 0xe000000
 800ad18:	4301      	orrs	r1, r0
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ad1a:	6e58      	ldr	r0, [r3, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800ad1c:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ad1e:	b310      	cbz	r0, 800ad66 <HAL_UARTEx_SetRxFifoThreshold+0x72>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ad20:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ad22:	6890      	ldr	r0, [r2, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
 800ad24:	4d12      	ldr	r5, [pc, #72]	; (800ad70 <HAL_UARTEx_SetRxFifoThreshold+0x7c>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ad26:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ad2a:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ad2e:	4911      	ldr	r1, [pc, #68]	; (800ad74 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800ad30:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ad34:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 800ad38:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 800ad3c:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ad40:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ad42:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ad44:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ad48:	fbb1 f1f5 	udiv	r1, r1, r5
 800ad4c:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 800ad50:	2100      	movs	r1, #0
 800ad52:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  huart->gState = HAL_UART_STATE_READY;
 800ad56:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ad58:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 800ad5a:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
  return HAL_OK;
 800ad5e:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800ad60:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 800ad64:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 800ad66:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800ad68:	4608      	mov	r0, r1
 800ad6a:	e7ef      	b.n	800ad4c <HAL_UARTEx_SetRxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 800ad6c:	2002      	movs	r0, #2
}
 800ad6e:	4770      	bx	lr
 800ad70:	0800f6dc 	.word	0x0800f6dc
 800ad74:	0800f6e4 	.word	0x0800f6e4

0800ad78 <malloc>:
 800ad78:	4b02      	ldr	r3, [pc, #8]	; (800ad84 <malloc+0xc>)
 800ad7a:	4601      	mov	r1, r0
 800ad7c:	6818      	ldr	r0, [r3, #0]
 800ad7e:	f000 b823 	b.w	800adc8 <_malloc_r>
 800ad82:	bf00      	nop
 800ad84:	2000006c 	.word	0x2000006c

0800ad88 <sbrk_aligned>:
 800ad88:	b570      	push	{r4, r5, r6, lr}
 800ad8a:	4e0e      	ldr	r6, [pc, #56]	; (800adc4 <sbrk_aligned+0x3c>)
 800ad8c:	460c      	mov	r4, r1
 800ad8e:	6831      	ldr	r1, [r6, #0]
 800ad90:	4605      	mov	r5, r0
 800ad92:	b911      	cbnz	r1, 800ad9a <sbrk_aligned+0x12>
 800ad94:	f001 f818 	bl	800bdc8 <_sbrk_r>
 800ad98:	6030      	str	r0, [r6, #0]
 800ad9a:	4621      	mov	r1, r4
 800ad9c:	4628      	mov	r0, r5
 800ad9e:	f001 f813 	bl	800bdc8 <_sbrk_r>
 800ada2:	1c43      	adds	r3, r0, #1
 800ada4:	d00a      	beq.n	800adbc <sbrk_aligned+0x34>
 800ada6:	1cc4      	adds	r4, r0, #3
 800ada8:	f024 0403 	bic.w	r4, r4, #3
 800adac:	42a0      	cmp	r0, r4
 800adae:	d007      	beq.n	800adc0 <sbrk_aligned+0x38>
 800adb0:	1a21      	subs	r1, r4, r0
 800adb2:	4628      	mov	r0, r5
 800adb4:	f001 f808 	bl	800bdc8 <_sbrk_r>
 800adb8:	3001      	adds	r0, #1
 800adba:	d101      	bne.n	800adc0 <sbrk_aligned+0x38>
 800adbc:	f04f 34ff 	mov.w	r4, #4294967295
 800adc0:	4620      	mov	r0, r4
 800adc2:	bd70      	pop	{r4, r5, r6, pc}
 800adc4:	20000fb0 	.word	0x20000fb0

0800adc8 <_malloc_r>:
 800adc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800adcc:	1ccd      	adds	r5, r1, #3
 800adce:	f025 0503 	bic.w	r5, r5, #3
 800add2:	3508      	adds	r5, #8
 800add4:	2d0c      	cmp	r5, #12
 800add6:	bf38      	it	cc
 800add8:	250c      	movcc	r5, #12
 800adda:	2d00      	cmp	r5, #0
 800addc:	4607      	mov	r7, r0
 800adde:	db01      	blt.n	800ade4 <_malloc_r+0x1c>
 800ade0:	42a9      	cmp	r1, r5
 800ade2:	d905      	bls.n	800adf0 <_malloc_r+0x28>
 800ade4:	230c      	movs	r3, #12
 800ade6:	603b      	str	r3, [r7, #0]
 800ade8:	2600      	movs	r6, #0
 800adea:	4630      	mov	r0, r6
 800adec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800adf0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800aec4 <_malloc_r+0xfc>
 800adf4:	f000 f868 	bl	800aec8 <__malloc_lock>
 800adf8:	f8d8 3000 	ldr.w	r3, [r8]
 800adfc:	461c      	mov	r4, r3
 800adfe:	bb5c      	cbnz	r4, 800ae58 <_malloc_r+0x90>
 800ae00:	4629      	mov	r1, r5
 800ae02:	4638      	mov	r0, r7
 800ae04:	f7ff ffc0 	bl	800ad88 <sbrk_aligned>
 800ae08:	1c43      	adds	r3, r0, #1
 800ae0a:	4604      	mov	r4, r0
 800ae0c:	d155      	bne.n	800aeba <_malloc_r+0xf2>
 800ae0e:	f8d8 4000 	ldr.w	r4, [r8]
 800ae12:	4626      	mov	r6, r4
 800ae14:	2e00      	cmp	r6, #0
 800ae16:	d145      	bne.n	800aea4 <_malloc_r+0xdc>
 800ae18:	2c00      	cmp	r4, #0
 800ae1a:	d048      	beq.n	800aeae <_malloc_r+0xe6>
 800ae1c:	6823      	ldr	r3, [r4, #0]
 800ae1e:	4631      	mov	r1, r6
 800ae20:	4638      	mov	r0, r7
 800ae22:	eb04 0903 	add.w	r9, r4, r3
 800ae26:	f000 ffcf 	bl	800bdc8 <_sbrk_r>
 800ae2a:	4581      	cmp	r9, r0
 800ae2c:	d13f      	bne.n	800aeae <_malloc_r+0xe6>
 800ae2e:	6821      	ldr	r1, [r4, #0]
 800ae30:	1a6d      	subs	r5, r5, r1
 800ae32:	4629      	mov	r1, r5
 800ae34:	4638      	mov	r0, r7
 800ae36:	f7ff ffa7 	bl	800ad88 <sbrk_aligned>
 800ae3a:	3001      	adds	r0, #1
 800ae3c:	d037      	beq.n	800aeae <_malloc_r+0xe6>
 800ae3e:	6823      	ldr	r3, [r4, #0]
 800ae40:	442b      	add	r3, r5
 800ae42:	6023      	str	r3, [r4, #0]
 800ae44:	f8d8 3000 	ldr.w	r3, [r8]
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d038      	beq.n	800aebe <_malloc_r+0xf6>
 800ae4c:	685a      	ldr	r2, [r3, #4]
 800ae4e:	42a2      	cmp	r2, r4
 800ae50:	d12b      	bne.n	800aeaa <_malloc_r+0xe2>
 800ae52:	2200      	movs	r2, #0
 800ae54:	605a      	str	r2, [r3, #4]
 800ae56:	e00f      	b.n	800ae78 <_malloc_r+0xb0>
 800ae58:	6822      	ldr	r2, [r4, #0]
 800ae5a:	1b52      	subs	r2, r2, r5
 800ae5c:	d41f      	bmi.n	800ae9e <_malloc_r+0xd6>
 800ae5e:	2a0b      	cmp	r2, #11
 800ae60:	d917      	bls.n	800ae92 <_malloc_r+0xca>
 800ae62:	1961      	adds	r1, r4, r5
 800ae64:	42a3      	cmp	r3, r4
 800ae66:	6025      	str	r5, [r4, #0]
 800ae68:	bf18      	it	ne
 800ae6a:	6059      	strne	r1, [r3, #4]
 800ae6c:	6863      	ldr	r3, [r4, #4]
 800ae6e:	bf08      	it	eq
 800ae70:	f8c8 1000 	streq.w	r1, [r8]
 800ae74:	5162      	str	r2, [r4, r5]
 800ae76:	604b      	str	r3, [r1, #4]
 800ae78:	4638      	mov	r0, r7
 800ae7a:	f104 060b 	add.w	r6, r4, #11
 800ae7e:	f000 f829 	bl	800aed4 <__malloc_unlock>
 800ae82:	f026 0607 	bic.w	r6, r6, #7
 800ae86:	1d23      	adds	r3, r4, #4
 800ae88:	1af2      	subs	r2, r6, r3
 800ae8a:	d0ae      	beq.n	800adea <_malloc_r+0x22>
 800ae8c:	1b9b      	subs	r3, r3, r6
 800ae8e:	50a3      	str	r3, [r4, r2]
 800ae90:	e7ab      	b.n	800adea <_malloc_r+0x22>
 800ae92:	42a3      	cmp	r3, r4
 800ae94:	6862      	ldr	r2, [r4, #4]
 800ae96:	d1dd      	bne.n	800ae54 <_malloc_r+0x8c>
 800ae98:	f8c8 2000 	str.w	r2, [r8]
 800ae9c:	e7ec      	b.n	800ae78 <_malloc_r+0xb0>
 800ae9e:	4623      	mov	r3, r4
 800aea0:	6864      	ldr	r4, [r4, #4]
 800aea2:	e7ac      	b.n	800adfe <_malloc_r+0x36>
 800aea4:	4634      	mov	r4, r6
 800aea6:	6876      	ldr	r6, [r6, #4]
 800aea8:	e7b4      	b.n	800ae14 <_malloc_r+0x4c>
 800aeaa:	4613      	mov	r3, r2
 800aeac:	e7cc      	b.n	800ae48 <_malloc_r+0x80>
 800aeae:	230c      	movs	r3, #12
 800aeb0:	603b      	str	r3, [r7, #0]
 800aeb2:	4638      	mov	r0, r7
 800aeb4:	f000 f80e 	bl	800aed4 <__malloc_unlock>
 800aeb8:	e797      	b.n	800adea <_malloc_r+0x22>
 800aeba:	6025      	str	r5, [r4, #0]
 800aebc:	e7dc      	b.n	800ae78 <_malloc_r+0xb0>
 800aebe:	605b      	str	r3, [r3, #4]
 800aec0:	deff      	udf	#255	; 0xff
 800aec2:	bf00      	nop
 800aec4:	20000fac 	.word	0x20000fac

0800aec8 <__malloc_lock>:
 800aec8:	4801      	ldr	r0, [pc, #4]	; (800aed0 <__malloc_lock+0x8>)
 800aeca:	f000 bfc9 	b.w	800be60 <__retarget_lock_acquire_recursive>
 800aece:	bf00      	nop
 800aed0:	200010f4 	.word	0x200010f4

0800aed4 <__malloc_unlock>:
 800aed4:	4801      	ldr	r0, [pc, #4]	; (800aedc <__malloc_unlock+0x8>)
 800aed6:	f000 bfc4 	b.w	800be62 <__retarget_lock_release_recursive>
 800aeda:	bf00      	nop
 800aedc:	200010f4 	.word	0x200010f4

0800aee0 <__cvt>:
 800aee0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aee4:	ec55 4b10 	vmov	r4, r5, d0
 800aee8:	2d00      	cmp	r5, #0
 800aeea:	460e      	mov	r6, r1
 800aeec:	4619      	mov	r1, r3
 800aeee:	462b      	mov	r3, r5
 800aef0:	bfbb      	ittet	lt
 800aef2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800aef6:	461d      	movlt	r5, r3
 800aef8:	2300      	movge	r3, #0
 800aefa:	232d      	movlt	r3, #45	; 0x2d
 800aefc:	700b      	strb	r3, [r1, #0]
 800aefe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800af00:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800af04:	4691      	mov	r9, r2
 800af06:	f023 0820 	bic.w	r8, r3, #32
 800af0a:	bfbc      	itt	lt
 800af0c:	4622      	movlt	r2, r4
 800af0e:	4614      	movlt	r4, r2
 800af10:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800af14:	d005      	beq.n	800af22 <__cvt+0x42>
 800af16:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800af1a:	d100      	bne.n	800af1e <__cvt+0x3e>
 800af1c:	3601      	adds	r6, #1
 800af1e:	2102      	movs	r1, #2
 800af20:	e000      	b.n	800af24 <__cvt+0x44>
 800af22:	2103      	movs	r1, #3
 800af24:	ab03      	add	r3, sp, #12
 800af26:	9301      	str	r3, [sp, #4]
 800af28:	ab02      	add	r3, sp, #8
 800af2a:	9300      	str	r3, [sp, #0]
 800af2c:	ec45 4b10 	vmov	d0, r4, r5
 800af30:	4653      	mov	r3, sl
 800af32:	4632      	mov	r2, r6
 800af34:	f001 f820 	bl	800bf78 <_dtoa_r>
 800af38:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800af3c:	4607      	mov	r7, r0
 800af3e:	d102      	bne.n	800af46 <__cvt+0x66>
 800af40:	f019 0f01 	tst.w	r9, #1
 800af44:	d022      	beq.n	800af8c <__cvt+0xac>
 800af46:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800af4a:	eb07 0906 	add.w	r9, r7, r6
 800af4e:	d110      	bne.n	800af72 <__cvt+0x92>
 800af50:	783b      	ldrb	r3, [r7, #0]
 800af52:	2b30      	cmp	r3, #48	; 0x30
 800af54:	d10a      	bne.n	800af6c <__cvt+0x8c>
 800af56:	2200      	movs	r2, #0
 800af58:	2300      	movs	r3, #0
 800af5a:	4620      	mov	r0, r4
 800af5c:	4629      	mov	r1, r5
 800af5e:	f7f5 fddb 	bl	8000b18 <__aeabi_dcmpeq>
 800af62:	b918      	cbnz	r0, 800af6c <__cvt+0x8c>
 800af64:	f1c6 0601 	rsb	r6, r6, #1
 800af68:	f8ca 6000 	str.w	r6, [sl]
 800af6c:	f8da 3000 	ldr.w	r3, [sl]
 800af70:	4499      	add	r9, r3
 800af72:	2200      	movs	r2, #0
 800af74:	2300      	movs	r3, #0
 800af76:	4620      	mov	r0, r4
 800af78:	4629      	mov	r1, r5
 800af7a:	f7f5 fdcd 	bl	8000b18 <__aeabi_dcmpeq>
 800af7e:	b108      	cbz	r0, 800af84 <__cvt+0xa4>
 800af80:	f8cd 900c 	str.w	r9, [sp, #12]
 800af84:	2230      	movs	r2, #48	; 0x30
 800af86:	9b03      	ldr	r3, [sp, #12]
 800af88:	454b      	cmp	r3, r9
 800af8a:	d307      	bcc.n	800af9c <__cvt+0xbc>
 800af8c:	9b03      	ldr	r3, [sp, #12]
 800af8e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800af90:	1bdb      	subs	r3, r3, r7
 800af92:	4638      	mov	r0, r7
 800af94:	6013      	str	r3, [r2, #0]
 800af96:	b004      	add	sp, #16
 800af98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af9c:	1c59      	adds	r1, r3, #1
 800af9e:	9103      	str	r1, [sp, #12]
 800afa0:	701a      	strb	r2, [r3, #0]
 800afa2:	e7f0      	b.n	800af86 <__cvt+0xa6>

0800afa4 <__exponent>:
 800afa4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800afa6:	4603      	mov	r3, r0
 800afa8:	2900      	cmp	r1, #0
 800afaa:	bfb8      	it	lt
 800afac:	4249      	neglt	r1, r1
 800afae:	f803 2b02 	strb.w	r2, [r3], #2
 800afb2:	bfb4      	ite	lt
 800afb4:	222d      	movlt	r2, #45	; 0x2d
 800afb6:	222b      	movge	r2, #43	; 0x2b
 800afb8:	2909      	cmp	r1, #9
 800afba:	7042      	strb	r2, [r0, #1]
 800afbc:	dd2a      	ble.n	800b014 <__exponent+0x70>
 800afbe:	f10d 0207 	add.w	r2, sp, #7
 800afc2:	4617      	mov	r7, r2
 800afc4:	260a      	movs	r6, #10
 800afc6:	4694      	mov	ip, r2
 800afc8:	fb91 f5f6 	sdiv	r5, r1, r6
 800afcc:	fb06 1415 	mls	r4, r6, r5, r1
 800afd0:	3430      	adds	r4, #48	; 0x30
 800afd2:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800afd6:	460c      	mov	r4, r1
 800afd8:	2c63      	cmp	r4, #99	; 0x63
 800afda:	f102 32ff 	add.w	r2, r2, #4294967295
 800afde:	4629      	mov	r1, r5
 800afe0:	dcf1      	bgt.n	800afc6 <__exponent+0x22>
 800afe2:	3130      	adds	r1, #48	; 0x30
 800afe4:	f1ac 0402 	sub.w	r4, ip, #2
 800afe8:	f802 1c01 	strb.w	r1, [r2, #-1]
 800afec:	1c41      	adds	r1, r0, #1
 800afee:	4622      	mov	r2, r4
 800aff0:	42ba      	cmp	r2, r7
 800aff2:	d30a      	bcc.n	800b00a <__exponent+0x66>
 800aff4:	f10d 0209 	add.w	r2, sp, #9
 800aff8:	eba2 020c 	sub.w	r2, r2, ip
 800affc:	42bc      	cmp	r4, r7
 800affe:	bf88      	it	hi
 800b000:	2200      	movhi	r2, #0
 800b002:	4413      	add	r3, r2
 800b004:	1a18      	subs	r0, r3, r0
 800b006:	b003      	add	sp, #12
 800b008:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b00a:	f812 5b01 	ldrb.w	r5, [r2], #1
 800b00e:	f801 5f01 	strb.w	r5, [r1, #1]!
 800b012:	e7ed      	b.n	800aff0 <__exponent+0x4c>
 800b014:	2330      	movs	r3, #48	; 0x30
 800b016:	3130      	adds	r1, #48	; 0x30
 800b018:	7083      	strb	r3, [r0, #2]
 800b01a:	70c1      	strb	r1, [r0, #3]
 800b01c:	1d03      	adds	r3, r0, #4
 800b01e:	e7f1      	b.n	800b004 <__exponent+0x60>

0800b020 <_printf_float>:
 800b020:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b024:	ed2d 8b02 	vpush	{d8}
 800b028:	b08d      	sub	sp, #52	; 0x34
 800b02a:	460c      	mov	r4, r1
 800b02c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b030:	4616      	mov	r6, r2
 800b032:	461f      	mov	r7, r3
 800b034:	4605      	mov	r5, r0
 800b036:	f000 fe8f 	bl	800bd58 <_localeconv_r>
 800b03a:	f8d0 a000 	ldr.w	sl, [r0]
 800b03e:	4650      	mov	r0, sl
 800b040:	f7f5 f93e 	bl	80002c0 <strlen>
 800b044:	2300      	movs	r3, #0
 800b046:	930a      	str	r3, [sp, #40]	; 0x28
 800b048:	6823      	ldr	r3, [r4, #0]
 800b04a:	9305      	str	r3, [sp, #20]
 800b04c:	f8d8 3000 	ldr.w	r3, [r8]
 800b050:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b054:	3307      	adds	r3, #7
 800b056:	f023 0307 	bic.w	r3, r3, #7
 800b05a:	f103 0208 	add.w	r2, r3, #8
 800b05e:	f8c8 2000 	str.w	r2, [r8]
 800b062:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b066:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b06a:	9307      	str	r3, [sp, #28]
 800b06c:	f8cd 8018 	str.w	r8, [sp, #24]
 800b070:	ee08 0a10 	vmov	s16, r0
 800b074:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800b078:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b07c:	4b9e      	ldr	r3, [pc, #632]	; (800b2f8 <_printf_float+0x2d8>)
 800b07e:	f04f 32ff 	mov.w	r2, #4294967295
 800b082:	f7f5 fd7b 	bl	8000b7c <__aeabi_dcmpun>
 800b086:	bb88      	cbnz	r0, 800b0ec <_printf_float+0xcc>
 800b088:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b08c:	4b9a      	ldr	r3, [pc, #616]	; (800b2f8 <_printf_float+0x2d8>)
 800b08e:	f04f 32ff 	mov.w	r2, #4294967295
 800b092:	f7f5 fd55 	bl	8000b40 <__aeabi_dcmple>
 800b096:	bb48      	cbnz	r0, 800b0ec <_printf_float+0xcc>
 800b098:	2200      	movs	r2, #0
 800b09a:	2300      	movs	r3, #0
 800b09c:	4640      	mov	r0, r8
 800b09e:	4649      	mov	r1, r9
 800b0a0:	f7f5 fd44 	bl	8000b2c <__aeabi_dcmplt>
 800b0a4:	b110      	cbz	r0, 800b0ac <_printf_float+0x8c>
 800b0a6:	232d      	movs	r3, #45	; 0x2d
 800b0a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b0ac:	4a93      	ldr	r2, [pc, #588]	; (800b2fc <_printf_float+0x2dc>)
 800b0ae:	4b94      	ldr	r3, [pc, #592]	; (800b300 <_printf_float+0x2e0>)
 800b0b0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b0b4:	bf94      	ite	ls
 800b0b6:	4690      	movls	r8, r2
 800b0b8:	4698      	movhi	r8, r3
 800b0ba:	2303      	movs	r3, #3
 800b0bc:	6123      	str	r3, [r4, #16]
 800b0be:	9b05      	ldr	r3, [sp, #20]
 800b0c0:	f023 0304 	bic.w	r3, r3, #4
 800b0c4:	6023      	str	r3, [r4, #0]
 800b0c6:	f04f 0900 	mov.w	r9, #0
 800b0ca:	9700      	str	r7, [sp, #0]
 800b0cc:	4633      	mov	r3, r6
 800b0ce:	aa0b      	add	r2, sp, #44	; 0x2c
 800b0d0:	4621      	mov	r1, r4
 800b0d2:	4628      	mov	r0, r5
 800b0d4:	f000 f9da 	bl	800b48c <_printf_common>
 800b0d8:	3001      	adds	r0, #1
 800b0da:	f040 8090 	bne.w	800b1fe <_printf_float+0x1de>
 800b0de:	f04f 30ff 	mov.w	r0, #4294967295
 800b0e2:	b00d      	add	sp, #52	; 0x34
 800b0e4:	ecbd 8b02 	vpop	{d8}
 800b0e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0ec:	4642      	mov	r2, r8
 800b0ee:	464b      	mov	r3, r9
 800b0f0:	4640      	mov	r0, r8
 800b0f2:	4649      	mov	r1, r9
 800b0f4:	f7f5 fd42 	bl	8000b7c <__aeabi_dcmpun>
 800b0f8:	b140      	cbz	r0, 800b10c <_printf_float+0xec>
 800b0fa:	464b      	mov	r3, r9
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	bfbc      	itt	lt
 800b100:	232d      	movlt	r3, #45	; 0x2d
 800b102:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b106:	4a7f      	ldr	r2, [pc, #508]	; (800b304 <_printf_float+0x2e4>)
 800b108:	4b7f      	ldr	r3, [pc, #508]	; (800b308 <_printf_float+0x2e8>)
 800b10a:	e7d1      	b.n	800b0b0 <_printf_float+0x90>
 800b10c:	6863      	ldr	r3, [r4, #4]
 800b10e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b112:	9206      	str	r2, [sp, #24]
 800b114:	1c5a      	adds	r2, r3, #1
 800b116:	d13f      	bne.n	800b198 <_printf_float+0x178>
 800b118:	2306      	movs	r3, #6
 800b11a:	6063      	str	r3, [r4, #4]
 800b11c:	9b05      	ldr	r3, [sp, #20]
 800b11e:	6861      	ldr	r1, [r4, #4]
 800b120:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b124:	2300      	movs	r3, #0
 800b126:	9303      	str	r3, [sp, #12]
 800b128:	ab0a      	add	r3, sp, #40	; 0x28
 800b12a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b12e:	ab09      	add	r3, sp, #36	; 0x24
 800b130:	ec49 8b10 	vmov	d0, r8, r9
 800b134:	9300      	str	r3, [sp, #0]
 800b136:	6022      	str	r2, [r4, #0]
 800b138:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b13c:	4628      	mov	r0, r5
 800b13e:	f7ff fecf 	bl	800aee0 <__cvt>
 800b142:	9b06      	ldr	r3, [sp, #24]
 800b144:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b146:	2b47      	cmp	r3, #71	; 0x47
 800b148:	4680      	mov	r8, r0
 800b14a:	d108      	bne.n	800b15e <_printf_float+0x13e>
 800b14c:	1cc8      	adds	r0, r1, #3
 800b14e:	db02      	blt.n	800b156 <_printf_float+0x136>
 800b150:	6863      	ldr	r3, [r4, #4]
 800b152:	4299      	cmp	r1, r3
 800b154:	dd41      	ble.n	800b1da <_printf_float+0x1ba>
 800b156:	f1ab 0302 	sub.w	r3, fp, #2
 800b15a:	fa5f fb83 	uxtb.w	fp, r3
 800b15e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b162:	d820      	bhi.n	800b1a6 <_printf_float+0x186>
 800b164:	3901      	subs	r1, #1
 800b166:	465a      	mov	r2, fp
 800b168:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b16c:	9109      	str	r1, [sp, #36]	; 0x24
 800b16e:	f7ff ff19 	bl	800afa4 <__exponent>
 800b172:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b174:	1813      	adds	r3, r2, r0
 800b176:	2a01      	cmp	r2, #1
 800b178:	4681      	mov	r9, r0
 800b17a:	6123      	str	r3, [r4, #16]
 800b17c:	dc02      	bgt.n	800b184 <_printf_float+0x164>
 800b17e:	6822      	ldr	r2, [r4, #0]
 800b180:	07d2      	lsls	r2, r2, #31
 800b182:	d501      	bpl.n	800b188 <_printf_float+0x168>
 800b184:	3301      	adds	r3, #1
 800b186:	6123      	str	r3, [r4, #16]
 800b188:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	d09c      	beq.n	800b0ca <_printf_float+0xaa>
 800b190:	232d      	movs	r3, #45	; 0x2d
 800b192:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b196:	e798      	b.n	800b0ca <_printf_float+0xaa>
 800b198:	9a06      	ldr	r2, [sp, #24]
 800b19a:	2a47      	cmp	r2, #71	; 0x47
 800b19c:	d1be      	bne.n	800b11c <_printf_float+0xfc>
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d1bc      	bne.n	800b11c <_printf_float+0xfc>
 800b1a2:	2301      	movs	r3, #1
 800b1a4:	e7b9      	b.n	800b11a <_printf_float+0xfa>
 800b1a6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b1aa:	d118      	bne.n	800b1de <_printf_float+0x1be>
 800b1ac:	2900      	cmp	r1, #0
 800b1ae:	6863      	ldr	r3, [r4, #4]
 800b1b0:	dd0b      	ble.n	800b1ca <_printf_float+0x1aa>
 800b1b2:	6121      	str	r1, [r4, #16]
 800b1b4:	b913      	cbnz	r3, 800b1bc <_printf_float+0x19c>
 800b1b6:	6822      	ldr	r2, [r4, #0]
 800b1b8:	07d0      	lsls	r0, r2, #31
 800b1ba:	d502      	bpl.n	800b1c2 <_printf_float+0x1a2>
 800b1bc:	3301      	adds	r3, #1
 800b1be:	440b      	add	r3, r1
 800b1c0:	6123      	str	r3, [r4, #16]
 800b1c2:	65a1      	str	r1, [r4, #88]	; 0x58
 800b1c4:	f04f 0900 	mov.w	r9, #0
 800b1c8:	e7de      	b.n	800b188 <_printf_float+0x168>
 800b1ca:	b913      	cbnz	r3, 800b1d2 <_printf_float+0x1b2>
 800b1cc:	6822      	ldr	r2, [r4, #0]
 800b1ce:	07d2      	lsls	r2, r2, #31
 800b1d0:	d501      	bpl.n	800b1d6 <_printf_float+0x1b6>
 800b1d2:	3302      	adds	r3, #2
 800b1d4:	e7f4      	b.n	800b1c0 <_printf_float+0x1a0>
 800b1d6:	2301      	movs	r3, #1
 800b1d8:	e7f2      	b.n	800b1c0 <_printf_float+0x1a0>
 800b1da:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b1de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b1e0:	4299      	cmp	r1, r3
 800b1e2:	db05      	blt.n	800b1f0 <_printf_float+0x1d0>
 800b1e4:	6823      	ldr	r3, [r4, #0]
 800b1e6:	6121      	str	r1, [r4, #16]
 800b1e8:	07d8      	lsls	r0, r3, #31
 800b1ea:	d5ea      	bpl.n	800b1c2 <_printf_float+0x1a2>
 800b1ec:	1c4b      	adds	r3, r1, #1
 800b1ee:	e7e7      	b.n	800b1c0 <_printf_float+0x1a0>
 800b1f0:	2900      	cmp	r1, #0
 800b1f2:	bfd4      	ite	le
 800b1f4:	f1c1 0202 	rsble	r2, r1, #2
 800b1f8:	2201      	movgt	r2, #1
 800b1fa:	4413      	add	r3, r2
 800b1fc:	e7e0      	b.n	800b1c0 <_printf_float+0x1a0>
 800b1fe:	6823      	ldr	r3, [r4, #0]
 800b200:	055a      	lsls	r2, r3, #21
 800b202:	d407      	bmi.n	800b214 <_printf_float+0x1f4>
 800b204:	6923      	ldr	r3, [r4, #16]
 800b206:	4642      	mov	r2, r8
 800b208:	4631      	mov	r1, r6
 800b20a:	4628      	mov	r0, r5
 800b20c:	47b8      	blx	r7
 800b20e:	3001      	adds	r0, #1
 800b210:	d12c      	bne.n	800b26c <_printf_float+0x24c>
 800b212:	e764      	b.n	800b0de <_printf_float+0xbe>
 800b214:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b218:	f240 80e0 	bls.w	800b3dc <_printf_float+0x3bc>
 800b21c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b220:	2200      	movs	r2, #0
 800b222:	2300      	movs	r3, #0
 800b224:	f7f5 fc78 	bl	8000b18 <__aeabi_dcmpeq>
 800b228:	2800      	cmp	r0, #0
 800b22a:	d034      	beq.n	800b296 <_printf_float+0x276>
 800b22c:	4a37      	ldr	r2, [pc, #220]	; (800b30c <_printf_float+0x2ec>)
 800b22e:	2301      	movs	r3, #1
 800b230:	4631      	mov	r1, r6
 800b232:	4628      	mov	r0, r5
 800b234:	47b8      	blx	r7
 800b236:	3001      	adds	r0, #1
 800b238:	f43f af51 	beq.w	800b0de <_printf_float+0xbe>
 800b23c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b240:	429a      	cmp	r2, r3
 800b242:	db02      	blt.n	800b24a <_printf_float+0x22a>
 800b244:	6823      	ldr	r3, [r4, #0]
 800b246:	07d8      	lsls	r0, r3, #31
 800b248:	d510      	bpl.n	800b26c <_printf_float+0x24c>
 800b24a:	ee18 3a10 	vmov	r3, s16
 800b24e:	4652      	mov	r2, sl
 800b250:	4631      	mov	r1, r6
 800b252:	4628      	mov	r0, r5
 800b254:	47b8      	blx	r7
 800b256:	3001      	adds	r0, #1
 800b258:	f43f af41 	beq.w	800b0de <_printf_float+0xbe>
 800b25c:	f04f 0800 	mov.w	r8, #0
 800b260:	f104 091a 	add.w	r9, r4, #26
 800b264:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b266:	3b01      	subs	r3, #1
 800b268:	4543      	cmp	r3, r8
 800b26a:	dc09      	bgt.n	800b280 <_printf_float+0x260>
 800b26c:	6823      	ldr	r3, [r4, #0]
 800b26e:	079b      	lsls	r3, r3, #30
 800b270:	f100 8107 	bmi.w	800b482 <_printf_float+0x462>
 800b274:	68e0      	ldr	r0, [r4, #12]
 800b276:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b278:	4298      	cmp	r0, r3
 800b27a:	bfb8      	it	lt
 800b27c:	4618      	movlt	r0, r3
 800b27e:	e730      	b.n	800b0e2 <_printf_float+0xc2>
 800b280:	2301      	movs	r3, #1
 800b282:	464a      	mov	r2, r9
 800b284:	4631      	mov	r1, r6
 800b286:	4628      	mov	r0, r5
 800b288:	47b8      	blx	r7
 800b28a:	3001      	adds	r0, #1
 800b28c:	f43f af27 	beq.w	800b0de <_printf_float+0xbe>
 800b290:	f108 0801 	add.w	r8, r8, #1
 800b294:	e7e6      	b.n	800b264 <_printf_float+0x244>
 800b296:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b298:	2b00      	cmp	r3, #0
 800b29a:	dc39      	bgt.n	800b310 <_printf_float+0x2f0>
 800b29c:	4a1b      	ldr	r2, [pc, #108]	; (800b30c <_printf_float+0x2ec>)
 800b29e:	2301      	movs	r3, #1
 800b2a0:	4631      	mov	r1, r6
 800b2a2:	4628      	mov	r0, r5
 800b2a4:	47b8      	blx	r7
 800b2a6:	3001      	adds	r0, #1
 800b2a8:	f43f af19 	beq.w	800b0de <_printf_float+0xbe>
 800b2ac:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b2b0:	4313      	orrs	r3, r2
 800b2b2:	d102      	bne.n	800b2ba <_printf_float+0x29a>
 800b2b4:	6823      	ldr	r3, [r4, #0]
 800b2b6:	07d9      	lsls	r1, r3, #31
 800b2b8:	d5d8      	bpl.n	800b26c <_printf_float+0x24c>
 800b2ba:	ee18 3a10 	vmov	r3, s16
 800b2be:	4652      	mov	r2, sl
 800b2c0:	4631      	mov	r1, r6
 800b2c2:	4628      	mov	r0, r5
 800b2c4:	47b8      	blx	r7
 800b2c6:	3001      	adds	r0, #1
 800b2c8:	f43f af09 	beq.w	800b0de <_printf_float+0xbe>
 800b2cc:	f04f 0900 	mov.w	r9, #0
 800b2d0:	f104 0a1a 	add.w	sl, r4, #26
 800b2d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2d6:	425b      	negs	r3, r3
 800b2d8:	454b      	cmp	r3, r9
 800b2da:	dc01      	bgt.n	800b2e0 <_printf_float+0x2c0>
 800b2dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b2de:	e792      	b.n	800b206 <_printf_float+0x1e6>
 800b2e0:	2301      	movs	r3, #1
 800b2e2:	4652      	mov	r2, sl
 800b2e4:	4631      	mov	r1, r6
 800b2e6:	4628      	mov	r0, r5
 800b2e8:	47b8      	blx	r7
 800b2ea:	3001      	adds	r0, #1
 800b2ec:	f43f aef7 	beq.w	800b0de <_printf_float+0xbe>
 800b2f0:	f109 0901 	add.w	r9, r9, #1
 800b2f4:	e7ee      	b.n	800b2d4 <_printf_float+0x2b4>
 800b2f6:	bf00      	nop
 800b2f8:	7fefffff 	.word	0x7fefffff
 800b2fc:	0800f6ec 	.word	0x0800f6ec
 800b300:	0800f6f0 	.word	0x0800f6f0
 800b304:	0800f6f4 	.word	0x0800f6f4
 800b308:	0800f6f8 	.word	0x0800f6f8
 800b30c:	0800f6fc 	.word	0x0800f6fc
 800b310:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b312:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b314:	429a      	cmp	r2, r3
 800b316:	bfa8      	it	ge
 800b318:	461a      	movge	r2, r3
 800b31a:	2a00      	cmp	r2, #0
 800b31c:	4691      	mov	r9, r2
 800b31e:	dc37      	bgt.n	800b390 <_printf_float+0x370>
 800b320:	f04f 0b00 	mov.w	fp, #0
 800b324:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b328:	f104 021a 	add.w	r2, r4, #26
 800b32c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b32e:	9305      	str	r3, [sp, #20]
 800b330:	eba3 0309 	sub.w	r3, r3, r9
 800b334:	455b      	cmp	r3, fp
 800b336:	dc33      	bgt.n	800b3a0 <_printf_float+0x380>
 800b338:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b33c:	429a      	cmp	r2, r3
 800b33e:	db3b      	blt.n	800b3b8 <_printf_float+0x398>
 800b340:	6823      	ldr	r3, [r4, #0]
 800b342:	07da      	lsls	r2, r3, #31
 800b344:	d438      	bmi.n	800b3b8 <_printf_float+0x398>
 800b346:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b34a:	eba2 0903 	sub.w	r9, r2, r3
 800b34e:	9b05      	ldr	r3, [sp, #20]
 800b350:	1ad2      	subs	r2, r2, r3
 800b352:	4591      	cmp	r9, r2
 800b354:	bfa8      	it	ge
 800b356:	4691      	movge	r9, r2
 800b358:	f1b9 0f00 	cmp.w	r9, #0
 800b35c:	dc35      	bgt.n	800b3ca <_printf_float+0x3aa>
 800b35e:	f04f 0800 	mov.w	r8, #0
 800b362:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b366:	f104 0a1a 	add.w	sl, r4, #26
 800b36a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b36e:	1a9b      	subs	r3, r3, r2
 800b370:	eba3 0309 	sub.w	r3, r3, r9
 800b374:	4543      	cmp	r3, r8
 800b376:	f77f af79 	ble.w	800b26c <_printf_float+0x24c>
 800b37a:	2301      	movs	r3, #1
 800b37c:	4652      	mov	r2, sl
 800b37e:	4631      	mov	r1, r6
 800b380:	4628      	mov	r0, r5
 800b382:	47b8      	blx	r7
 800b384:	3001      	adds	r0, #1
 800b386:	f43f aeaa 	beq.w	800b0de <_printf_float+0xbe>
 800b38a:	f108 0801 	add.w	r8, r8, #1
 800b38e:	e7ec      	b.n	800b36a <_printf_float+0x34a>
 800b390:	4613      	mov	r3, r2
 800b392:	4631      	mov	r1, r6
 800b394:	4642      	mov	r2, r8
 800b396:	4628      	mov	r0, r5
 800b398:	47b8      	blx	r7
 800b39a:	3001      	adds	r0, #1
 800b39c:	d1c0      	bne.n	800b320 <_printf_float+0x300>
 800b39e:	e69e      	b.n	800b0de <_printf_float+0xbe>
 800b3a0:	2301      	movs	r3, #1
 800b3a2:	4631      	mov	r1, r6
 800b3a4:	4628      	mov	r0, r5
 800b3a6:	9205      	str	r2, [sp, #20]
 800b3a8:	47b8      	blx	r7
 800b3aa:	3001      	adds	r0, #1
 800b3ac:	f43f ae97 	beq.w	800b0de <_printf_float+0xbe>
 800b3b0:	9a05      	ldr	r2, [sp, #20]
 800b3b2:	f10b 0b01 	add.w	fp, fp, #1
 800b3b6:	e7b9      	b.n	800b32c <_printf_float+0x30c>
 800b3b8:	ee18 3a10 	vmov	r3, s16
 800b3bc:	4652      	mov	r2, sl
 800b3be:	4631      	mov	r1, r6
 800b3c0:	4628      	mov	r0, r5
 800b3c2:	47b8      	blx	r7
 800b3c4:	3001      	adds	r0, #1
 800b3c6:	d1be      	bne.n	800b346 <_printf_float+0x326>
 800b3c8:	e689      	b.n	800b0de <_printf_float+0xbe>
 800b3ca:	9a05      	ldr	r2, [sp, #20]
 800b3cc:	464b      	mov	r3, r9
 800b3ce:	4442      	add	r2, r8
 800b3d0:	4631      	mov	r1, r6
 800b3d2:	4628      	mov	r0, r5
 800b3d4:	47b8      	blx	r7
 800b3d6:	3001      	adds	r0, #1
 800b3d8:	d1c1      	bne.n	800b35e <_printf_float+0x33e>
 800b3da:	e680      	b.n	800b0de <_printf_float+0xbe>
 800b3dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b3de:	2a01      	cmp	r2, #1
 800b3e0:	dc01      	bgt.n	800b3e6 <_printf_float+0x3c6>
 800b3e2:	07db      	lsls	r3, r3, #31
 800b3e4:	d53a      	bpl.n	800b45c <_printf_float+0x43c>
 800b3e6:	2301      	movs	r3, #1
 800b3e8:	4642      	mov	r2, r8
 800b3ea:	4631      	mov	r1, r6
 800b3ec:	4628      	mov	r0, r5
 800b3ee:	47b8      	blx	r7
 800b3f0:	3001      	adds	r0, #1
 800b3f2:	f43f ae74 	beq.w	800b0de <_printf_float+0xbe>
 800b3f6:	ee18 3a10 	vmov	r3, s16
 800b3fa:	4652      	mov	r2, sl
 800b3fc:	4631      	mov	r1, r6
 800b3fe:	4628      	mov	r0, r5
 800b400:	47b8      	blx	r7
 800b402:	3001      	adds	r0, #1
 800b404:	f43f ae6b 	beq.w	800b0de <_printf_float+0xbe>
 800b408:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b40c:	2200      	movs	r2, #0
 800b40e:	2300      	movs	r3, #0
 800b410:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800b414:	f7f5 fb80 	bl	8000b18 <__aeabi_dcmpeq>
 800b418:	b9d8      	cbnz	r0, 800b452 <_printf_float+0x432>
 800b41a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800b41e:	f108 0201 	add.w	r2, r8, #1
 800b422:	4631      	mov	r1, r6
 800b424:	4628      	mov	r0, r5
 800b426:	47b8      	blx	r7
 800b428:	3001      	adds	r0, #1
 800b42a:	d10e      	bne.n	800b44a <_printf_float+0x42a>
 800b42c:	e657      	b.n	800b0de <_printf_float+0xbe>
 800b42e:	2301      	movs	r3, #1
 800b430:	4652      	mov	r2, sl
 800b432:	4631      	mov	r1, r6
 800b434:	4628      	mov	r0, r5
 800b436:	47b8      	blx	r7
 800b438:	3001      	adds	r0, #1
 800b43a:	f43f ae50 	beq.w	800b0de <_printf_float+0xbe>
 800b43e:	f108 0801 	add.w	r8, r8, #1
 800b442:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b444:	3b01      	subs	r3, #1
 800b446:	4543      	cmp	r3, r8
 800b448:	dcf1      	bgt.n	800b42e <_printf_float+0x40e>
 800b44a:	464b      	mov	r3, r9
 800b44c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b450:	e6da      	b.n	800b208 <_printf_float+0x1e8>
 800b452:	f04f 0800 	mov.w	r8, #0
 800b456:	f104 0a1a 	add.w	sl, r4, #26
 800b45a:	e7f2      	b.n	800b442 <_printf_float+0x422>
 800b45c:	2301      	movs	r3, #1
 800b45e:	4642      	mov	r2, r8
 800b460:	e7df      	b.n	800b422 <_printf_float+0x402>
 800b462:	2301      	movs	r3, #1
 800b464:	464a      	mov	r2, r9
 800b466:	4631      	mov	r1, r6
 800b468:	4628      	mov	r0, r5
 800b46a:	47b8      	blx	r7
 800b46c:	3001      	adds	r0, #1
 800b46e:	f43f ae36 	beq.w	800b0de <_printf_float+0xbe>
 800b472:	f108 0801 	add.w	r8, r8, #1
 800b476:	68e3      	ldr	r3, [r4, #12]
 800b478:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b47a:	1a5b      	subs	r3, r3, r1
 800b47c:	4543      	cmp	r3, r8
 800b47e:	dcf0      	bgt.n	800b462 <_printf_float+0x442>
 800b480:	e6f8      	b.n	800b274 <_printf_float+0x254>
 800b482:	f04f 0800 	mov.w	r8, #0
 800b486:	f104 0919 	add.w	r9, r4, #25
 800b48a:	e7f4      	b.n	800b476 <_printf_float+0x456>

0800b48c <_printf_common>:
 800b48c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b490:	4616      	mov	r6, r2
 800b492:	4699      	mov	r9, r3
 800b494:	688a      	ldr	r2, [r1, #8]
 800b496:	690b      	ldr	r3, [r1, #16]
 800b498:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b49c:	4293      	cmp	r3, r2
 800b49e:	bfb8      	it	lt
 800b4a0:	4613      	movlt	r3, r2
 800b4a2:	6033      	str	r3, [r6, #0]
 800b4a4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b4a8:	4607      	mov	r7, r0
 800b4aa:	460c      	mov	r4, r1
 800b4ac:	b10a      	cbz	r2, 800b4b2 <_printf_common+0x26>
 800b4ae:	3301      	adds	r3, #1
 800b4b0:	6033      	str	r3, [r6, #0]
 800b4b2:	6823      	ldr	r3, [r4, #0]
 800b4b4:	0699      	lsls	r1, r3, #26
 800b4b6:	bf42      	ittt	mi
 800b4b8:	6833      	ldrmi	r3, [r6, #0]
 800b4ba:	3302      	addmi	r3, #2
 800b4bc:	6033      	strmi	r3, [r6, #0]
 800b4be:	6825      	ldr	r5, [r4, #0]
 800b4c0:	f015 0506 	ands.w	r5, r5, #6
 800b4c4:	d106      	bne.n	800b4d4 <_printf_common+0x48>
 800b4c6:	f104 0a19 	add.w	sl, r4, #25
 800b4ca:	68e3      	ldr	r3, [r4, #12]
 800b4cc:	6832      	ldr	r2, [r6, #0]
 800b4ce:	1a9b      	subs	r3, r3, r2
 800b4d0:	42ab      	cmp	r3, r5
 800b4d2:	dc26      	bgt.n	800b522 <_printf_common+0x96>
 800b4d4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b4d8:	1e13      	subs	r3, r2, #0
 800b4da:	6822      	ldr	r2, [r4, #0]
 800b4dc:	bf18      	it	ne
 800b4de:	2301      	movne	r3, #1
 800b4e0:	0692      	lsls	r2, r2, #26
 800b4e2:	d42b      	bmi.n	800b53c <_printf_common+0xb0>
 800b4e4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b4e8:	4649      	mov	r1, r9
 800b4ea:	4638      	mov	r0, r7
 800b4ec:	47c0      	blx	r8
 800b4ee:	3001      	adds	r0, #1
 800b4f0:	d01e      	beq.n	800b530 <_printf_common+0xa4>
 800b4f2:	6823      	ldr	r3, [r4, #0]
 800b4f4:	6922      	ldr	r2, [r4, #16]
 800b4f6:	f003 0306 	and.w	r3, r3, #6
 800b4fa:	2b04      	cmp	r3, #4
 800b4fc:	bf02      	ittt	eq
 800b4fe:	68e5      	ldreq	r5, [r4, #12]
 800b500:	6833      	ldreq	r3, [r6, #0]
 800b502:	1aed      	subeq	r5, r5, r3
 800b504:	68a3      	ldr	r3, [r4, #8]
 800b506:	bf0c      	ite	eq
 800b508:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b50c:	2500      	movne	r5, #0
 800b50e:	4293      	cmp	r3, r2
 800b510:	bfc4      	itt	gt
 800b512:	1a9b      	subgt	r3, r3, r2
 800b514:	18ed      	addgt	r5, r5, r3
 800b516:	2600      	movs	r6, #0
 800b518:	341a      	adds	r4, #26
 800b51a:	42b5      	cmp	r5, r6
 800b51c:	d11a      	bne.n	800b554 <_printf_common+0xc8>
 800b51e:	2000      	movs	r0, #0
 800b520:	e008      	b.n	800b534 <_printf_common+0xa8>
 800b522:	2301      	movs	r3, #1
 800b524:	4652      	mov	r2, sl
 800b526:	4649      	mov	r1, r9
 800b528:	4638      	mov	r0, r7
 800b52a:	47c0      	blx	r8
 800b52c:	3001      	adds	r0, #1
 800b52e:	d103      	bne.n	800b538 <_printf_common+0xac>
 800b530:	f04f 30ff 	mov.w	r0, #4294967295
 800b534:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b538:	3501      	adds	r5, #1
 800b53a:	e7c6      	b.n	800b4ca <_printf_common+0x3e>
 800b53c:	18e1      	adds	r1, r4, r3
 800b53e:	1c5a      	adds	r2, r3, #1
 800b540:	2030      	movs	r0, #48	; 0x30
 800b542:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b546:	4422      	add	r2, r4
 800b548:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b54c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b550:	3302      	adds	r3, #2
 800b552:	e7c7      	b.n	800b4e4 <_printf_common+0x58>
 800b554:	2301      	movs	r3, #1
 800b556:	4622      	mov	r2, r4
 800b558:	4649      	mov	r1, r9
 800b55a:	4638      	mov	r0, r7
 800b55c:	47c0      	blx	r8
 800b55e:	3001      	adds	r0, #1
 800b560:	d0e6      	beq.n	800b530 <_printf_common+0xa4>
 800b562:	3601      	adds	r6, #1
 800b564:	e7d9      	b.n	800b51a <_printf_common+0x8e>
	...

0800b568 <_printf_i>:
 800b568:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b56c:	7e0f      	ldrb	r7, [r1, #24]
 800b56e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b570:	2f78      	cmp	r7, #120	; 0x78
 800b572:	4691      	mov	r9, r2
 800b574:	4680      	mov	r8, r0
 800b576:	460c      	mov	r4, r1
 800b578:	469a      	mov	sl, r3
 800b57a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b57e:	d807      	bhi.n	800b590 <_printf_i+0x28>
 800b580:	2f62      	cmp	r7, #98	; 0x62
 800b582:	d80a      	bhi.n	800b59a <_printf_i+0x32>
 800b584:	2f00      	cmp	r7, #0
 800b586:	f000 80d4 	beq.w	800b732 <_printf_i+0x1ca>
 800b58a:	2f58      	cmp	r7, #88	; 0x58
 800b58c:	f000 80c0 	beq.w	800b710 <_printf_i+0x1a8>
 800b590:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b594:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b598:	e03a      	b.n	800b610 <_printf_i+0xa8>
 800b59a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b59e:	2b15      	cmp	r3, #21
 800b5a0:	d8f6      	bhi.n	800b590 <_printf_i+0x28>
 800b5a2:	a101      	add	r1, pc, #4	; (adr r1, 800b5a8 <_printf_i+0x40>)
 800b5a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b5a8:	0800b601 	.word	0x0800b601
 800b5ac:	0800b615 	.word	0x0800b615
 800b5b0:	0800b591 	.word	0x0800b591
 800b5b4:	0800b591 	.word	0x0800b591
 800b5b8:	0800b591 	.word	0x0800b591
 800b5bc:	0800b591 	.word	0x0800b591
 800b5c0:	0800b615 	.word	0x0800b615
 800b5c4:	0800b591 	.word	0x0800b591
 800b5c8:	0800b591 	.word	0x0800b591
 800b5cc:	0800b591 	.word	0x0800b591
 800b5d0:	0800b591 	.word	0x0800b591
 800b5d4:	0800b719 	.word	0x0800b719
 800b5d8:	0800b641 	.word	0x0800b641
 800b5dc:	0800b6d3 	.word	0x0800b6d3
 800b5e0:	0800b591 	.word	0x0800b591
 800b5e4:	0800b591 	.word	0x0800b591
 800b5e8:	0800b73b 	.word	0x0800b73b
 800b5ec:	0800b591 	.word	0x0800b591
 800b5f0:	0800b641 	.word	0x0800b641
 800b5f4:	0800b591 	.word	0x0800b591
 800b5f8:	0800b591 	.word	0x0800b591
 800b5fc:	0800b6db 	.word	0x0800b6db
 800b600:	682b      	ldr	r3, [r5, #0]
 800b602:	1d1a      	adds	r2, r3, #4
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	602a      	str	r2, [r5, #0]
 800b608:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b60c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b610:	2301      	movs	r3, #1
 800b612:	e09f      	b.n	800b754 <_printf_i+0x1ec>
 800b614:	6820      	ldr	r0, [r4, #0]
 800b616:	682b      	ldr	r3, [r5, #0]
 800b618:	0607      	lsls	r7, r0, #24
 800b61a:	f103 0104 	add.w	r1, r3, #4
 800b61e:	6029      	str	r1, [r5, #0]
 800b620:	d501      	bpl.n	800b626 <_printf_i+0xbe>
 800b622:	681e      	ldr	r6, [r3, #0]
 800b624:	e003      	b.n	800b62e <_printf_i+0xc6>
 800b626:	0646      	lsls	r6, r0, #25
 800b628:	d5fb      	bpl.n	800b622 <_printf_i+0xba>
 800b62a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800b62e:	2e00      	cmp	r6, #0
 800b630:	da03      	bge.n	800b63a <_printf_i+0xd2>
 800b632:	232d      	movs	r3, #45	; 0x2d
 800b634:	4276      	negs	r6, r6
 800b636:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b63a:	485a      	ldr	r0, [pc, #360]	; (800b7a4 <_printf_i+0x23c>)
 800b63c:	230a      	movs	r3, #10
 800b63e:	e012      	b.n	800b666 <_printf_i+0xfe>
 800b640:	682b      	ldr	r3, [r5, #0]
 800b642:	6820      	ldr	r0, [r4, #0]
 800b644:	1d19      	adds	r1, r3, #4
 800b646:	6029      	str	r1, [r5, #0]
 800b648:	0605      	lsls	r5, r0, #24
 800b64a:	d501      	bpl.n	800b650 <_printf_i+0xe8>
 800b64c:	681e      	ldr	r6, [r3, #0]
 800b64e:	e002      	b.n	800b656 <_printf_i+0xee>
 800b650:	0641      	lsls	r1, r0, #25
 800b652:	d5fb      	bpl.n	800b64c <_printf_i+0xe4>
 800b654:	881e      	ldrh	r6, [r3, #0]
 800b656:	4853      	ldr	r0, [pc, #332]	; (800b7a4 <_printf_i+0x23c>)
 800b658:	2f6f      	cmp	r7, #111	; 0x6f
 800b65a:	bf0c      	ite	eq
 800b65c:	2308      	moveq	r3, #8
 800b65e:	230a      	movne	r3, #10
 800b660:	2100      	movs	r1, #0
 800b662:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b666:	6865      	ldr	r5, [r4, #4]
 800b668:	60a5      	str	r5, [r4, #8]
 800b66a:	2d00      	cmp	r5, #0
 800b66c:	bfa2      	ittt	ge
 800b66e:	6821      	ldrge	r1, [r4, #0]
 800b670:	f021 0104 	bicge.w	r1, r1, #4
 800b674:	6021      	strge	r1, [r4, #0]
 800b676:	b90e      	cbnz	r6, 800b67c <_printf_i+0x114>
 800b678:	2d00      	cmp	r5, #0
 800b67a:	d04b      	beq.n	800b714 <_printf_i+0x1ac>
 800b67c:	4615      	mov	r5, r2
 800b67e:	fbb6 f1f3 	udiv	r1, r6, r3
 800b682:	fb03 6711 	mls	r7, r3, r1, r6
 800b686:	5dc7      	ldrb	r7, [r0, r7]
 800b688:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b68c:	4637      	mov	r7, r6
 800b68e:	42bb      	cmp	r3, r7
 800b690:	460e      	mov	r6, r1
 800b692:	d9f4      	bls.n	800b67e <_printf_i+0x116>
 800b694:	2b08      	cmp	r3, #8
 800b696:	d10b      	bne.n	800b6b0 <_printf_i+0x148>
 800b698:	6823      	ldr	r3, [r4, #0]
 800b69a:	07de      	lsls	r6, r3, #31
 800b69c:	d508      	bpl.n	800b6b0 <_printf_i+0x148>
 800b69e:	6923      	ldr	r3, [r4, #16]
 800b6a0:	6861      	ldr	r1, [r4, #4]
 800b6a2:	4299      	cmp	r1, r3
 800b6a4:	bfde      	ittt	le
 800b6a6:	2330      	movle	r3, #48	; 0x30
 800b6a8:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b6ac:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b6b0:	1b52      	subs	r2, r2, r5
 800b6b2:	6122      	str	r2, [r4, #16]
 800b6b4:	f8cd a000 	str.w	sl, [sp]
 800b6b8:	464b      	mov	r3, r9
 800b6ba:	aa03      	add	r2, sp, #12
 800b6bc:	4621      	mov	r1, r4
 800b6be:	4640      	mov	r0, r8
 800b6c0:	f7ff fee4 	bl	800b48c <_printf_common>
 800b6c4:	3001      	adds	r0, #1
 800b6c6:	d14a      	bne.n	800b75e <_printf_i+0x1f6>
 800b6c8:	f04f 30ff 	mov.w	r0, #4294967295
 800b6cc:	b004      	add	sp, #16
 800b6ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b6d2:	6823      	ldr	r3, [r4, #0]
 800b6d4:	f043 0320 	orr.w	r3, r3, #32
 800b6d8:	6023      	str	r3, [r4, #0]
 800b6da:	4833      	ldr	r0, [pc, #204]	; (800b7a8 <_printf_i+0x240>)
 800b6dc:	2778      	movs	r7, #120	; 0x78
 800b6de:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b6e2:	6823      	ldr	r3, [r4, #0]
 800b6e4:	6829      	ldr	r1, [r5, #0]
 800b6e6:	061f      	lsls	r7, r3, #24
 800b6e8:	f851 6b04 	ldr.w	r6, [r1], #4
 800b6ec:	d402      	bmi.n	800b6f4 <_printf_i+0x18c>
 800b6ee:	065f      	lsls	r7, r3, #25
 800b6f0:	bf48      	it	mi
 800b6f2:	b2b6      	uxthmi	r6, r6
 800b6f4:	07df      	lsls	r7, r3, #31
 800b6f6:	bf48      	it	mi
 800b6f8:	f043 0320 	orrmi.w	r3, r3, #32
 800b6fc:	6029      	str	r1, [r5, #0]
 800b6fe:	bf48      	it	mi
 800b700:	6023      	strmi	r3, [r4, #0]
 800b702:	b91e      	cbnz	r6, 800b70c <_printf_i+0x1a4>
 800b704:	6823      	ldr	r3, [r4, #0]
 800b706:	f023 0320 	bic.w	r3, r3, #32
 800b70a:	6023      	str	r3, [r4, #0]
 800b70c:	2310      	movs	r3, #16
 800b70e:	e7a7      	b.n	800b660 <_printf_i+0xf8>
 800b710:	4824      	ldr	r0, [pc, #144]	; (800b7a4 <_printf_i+0x23c>)
 800b712:	e7e4      	b.n	800b6de <_printf_i+0x176>
 800b714:	4615      	mov	r5, r2
 800b716:	e7bd      	b.n	800b694 <_printf_i+0x12c>
 800b718:	682b      	ldr	r3, [r5, #0]
 800b71a:	6826      	ldr	r6, [r4, #0]
 800b71c:	6961      	ldr	r1, [r4, #20]
 800b71e:	1d18      	adds	r0, r3, #4
 800b720:	6028      	str	r0, [r5, #0]
 800b722:	0635      	lsls	r5, r6, #24
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	d501      	bpl.n	800b72c <_printf_i+0x1c4>
 800b728:	6019      	str	r1, [r3, #0]
 800b72a:	e002      	b.n	800b732 <_printf_i+0x1ca>
 800b72c:	0670      	lsls	r0, r6, #25
 800b72e:	d5fb      	bpl.n	800b728 <_printf_i+0x1c0>
 800b730:	8019      	strh	r1, [r3, #0]
 800b732:	2300      	movs	r3, #0
 800b734:	6123      	str	r3, [r4, #16]
 800b736:	4615      	mov	r5, r2
 800b738:	e7bc      	b.n	800b6b4 <_printf_i+0x14c>
 800b73a:	682b      	ldr	r3, [r5, #0]
 800b73c:	1d1a      	adds	r2, r3, #4
 800b73e:	602a      	str	r2, [r5, #0]
 800b740:	681d      	ldr	r5, [r3, #0]
 800b742:	6862      	ldr	r2, [r4, #4]
 800b744:	2100      	movs	r1, #0
 800b746:	4628      	mov	r0, r5
 800b748:	f7f4 fd6a 	bl	8000220 <memchr>
 800b74c:	b108      	cbz	r0, 800b752 <_printf_i+0x1ea>
 800b74e:	1b40      	subs	r0, r0, r5
 800b750:	6060      	str	r0, [r4, #4]
 800b752:	6863      	ldr	r3, [r4, #4]
 800b754:	6123      	str	r3, [r4, #16]
 800b756:	2300      	movs	r3, #0
 800b758:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b75c:	e7aa      	b.n	800b6b4 <_printf_i+0x14c>
 800b75e:	6923      	ldr	r3, [r4, #16]
 800b760:	462a      	mov	r2, r5
 800b762:	4649      	mov	r1, r9
 800b764:	4640      	mov	r0, r8
 800b766:	47d0      	blx	sl
 800b768:	3001      	adds	r0, #1
 800b76a:	d0ad      	beq.n	800b6c8 <_printf_i+0x160>
 800b76c:	6823      	ldr	r3, [r4, #0]
 800b76e:	079b      	lsls	r3, r3, #30
 800b770:	d413      	bmi.n	800b79a <_printf_i+0x232>
 800b772:	68e0      	ldr	r0, [r4, #12]
 800b774:	9b03      	ldr	r3, [sp, #12]
 800b776:	4298      	cmp	r0, r3
 800b778:	bfb8      	it	lt
 800b77a:	4618      	movlt	r0, r3
 800b77c:	e7a6      	b.n	800b6cc <_printf_i+0x164>
 800b77e:	2301      	movs	r3, #1
 800b780:	4632      	mov	r2, r6
 800b782:	4649      	mov	r1, r9
 800b784:	4640      	mov	r0, r8
 800b786:	47d0      	blx	sl
 800b788:	3001      	adds	r0, #1
 800b78a:	d09d      	beq.n	800b6c8 <_printf_i+0x160>
 800b78c:	3501      	adds	r5, #1
 800b78e:	68e3      	ldr	r3, [r4, #12]
 800b790:	9903      	ldr	r1, [sp, #12]
 800b792:	1a5b      	subs	r3, r3, r1
 800b794:	42ab      	cmp	r3, r5
 800b796:	dcf2      	bgt.n	800b77e <_printf_i+0x216>
 800b798:	e7eb      	b.n	800b772 <_printf_i+0x20a>
 800b79a:	2500      	movs	r5, #0
 800b79c:	f104 0619 	add.w	r6, r4, #25
 800b7a0:	e7f5      	b.n	800b78e <_printf_i+0x226>
 800b7a2:	bf00      	nop
 800b7a4:	0800f6fe 	.word	0x0800f6fe
 800b7a8:	0800f70f 	.word	0x0800f70f

0800b7ac <std>:
 800b7ac:	2300      	movs	r3, #0
 800b7ae:	b510      	push	{r4, lr}
 800b7b0:	4604      	mov	r4, r0
 800b7b2:	e9c0 3300 	strd	r3, r3, [r0]
 800b7b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b7ba:	6083      	str	r3, [r0, #8]
 800b7bc:	8181      	strh	r1, [r0, #12]
 800b7be:	6643      	str	r3, [r0, #100]	; 0x64
 800b7c0:	81c2      	strh	r2, [r0, #14]
 800b7c2:	6183      	str	r3, [r0, #24]
 800b7c4:	4619      	mov	r1, r3
 800b7c6:	2208      	movs	r2, #8
 800b7c8:	305c      	adds	r0, #92	; 0x5c
 800b7ca:	f000 fabd 	bl	800bd48 <memset>
 800b7ce:	4b05      	ldr	r3, [pc, #20]	; (800b7e4 <std+0x38>)
 800b7d0:	6263      	str	r3, [r4, #36]	; 0x24
 800b7d2:	4b05      	ldr	r3, [pc, #20]	; (800b7e8 <std+0x3c>)
 800b7d4:	62a3      	str	r3, [r4, #40]	; 0x28
 800b7d6:	4b05      	ldr	r3, [pc, #20]	; (800b7ec <std+0x40>)
 800b7d8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b7da:	4b05      	ldr	r3, [pc, #20]	; (800b7f0 <std+0x44>)
 800b7dc:	6224      	str	r4, [r4, #32]
 800b7de:	6323      	str	r3, [r4, #48]	; 0x30
 800b7e0:	bd10      	pop	{r4, pc}
 800b7e2:	bf00      	nop
 800b7e4:	0800bb55 	.word	0x0800bb55
 800b7e8:	0800bb77 	.word	0x0800bb77
 800b7ec:	0800bbaf 	.word	0x0800bbaf
 800b7f0:	0800bbd3 	.word	0x0800bbd3

0800b7f4 <stdio_exit_handler>:
 800b7f4:	4a02      	ldr	r2, [pc, #8]	; (800b800 <stdio_exit_handler+0xc>)
 800b7f6:	4903      	ldr	r1, [pc, #12]	; (800b804 <stdio_exit_handler+0x10>)
 800b7f8:	4803      	ldr	r0, [pc, #12]	; (800b808 <stdio_exit_handler+0x14>)
 800b7fa:	f000 b869 	b.w	800b8d0 <_fwalk_sglue>
 800b7fe:	bf00      	nop
 800b800:	20000014 	.word	0x20000014
 800b804:	0800d931 	.word	0x0800d931
 800b808:	20000020 	.word	0x20000020

0800b80c <cleanup_stdio>:
 800b80c:	6841      	ldr	r1, [r0, #4]
 800b80e:	4b0c      	ldr	r3, [pc, #48]	; (800b840 <cleanup_stdio+0x34>)
 800b810:	4299      	cmp	r1, r3
 800b812:	b510      	push	{r4, lr}
 800b814:	4604      	mov	r4, r0
 800b816:	d001      	beq.n	800b81c <cleanup_stdio+0x10>
 800b818:	f002 f88a 	bl	800d930 <_fflush_r>
 800b81c:	68a1      	ldr	r1, [r4, #8]
 800b81e:	4b09      	ldr	r3, [pc, #36]	; (800b844 <cleanup_stdio+0x38>)
 800b820:	4299      	cmp	r1, r3
 800b822:	d002      	beq.n	800b82a <cleanup_stdio+0x1e>
 800b824:	4620      	mov	r0, r4
 800b826:	f002 f883 	bl	800d930 <_fflush_r>
 800b82a:	68e1      	ldr	r1, [r4, #12]
 800b82c:	4b06      	ldr	r3, [pc, #24]	; (800b848 <cleanup_stdio+0x3c>)
 800b82e:	4299      	cmp	r1, r3
 800b830:	d004      	beq.n	800b83c <cleanup_stdio+0x30>
 800b832:	4620      	mov	r0, r4
 800b834:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b838:	f002 b87a 	b.w	800d930 <_fflush_r>
 800b83c:	bd10      	pop	{r4, pc}
 800b83e:	bf00      	nop
 800b840:	20000fb4 	.word	0x20000fb4
 800b844:	2000101c 	.word	0x2000101c
 800b848:	20001084 	.word	0x20001084

0800b84c <global_stdio_init.part.0>:
 800b84c:	b510      	push	{r4, lr}
 800b84e:	4b0b      	ldr	r3, [pc, #44]	; (800b87c <global_stdio_init.part.0+0x30>)
 800b850:	4c0b      	ldr	r4, [pc, #44]	; (800b880 <global_stdio_init.part.0+0x34>)
 800b852:	4a0c      	ldr	r2, [pc, #48]	; (800b884 <global_stdio_init.part.0+0x38>)
 800b854:	601a      	str	r2, [r3, #0]
 800b856:	4620      	mov	r0, r4
 800b858:	2200      	movs	r2, #0
 800b85a:	2104      	movs	r1, #4
 800b85c:	f7ff ffa6 	bl	800b7ac <std>
 800b860:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800b864:	2201      	movs	r2, #1
 800b866:	2109      	movs	r1, #9
 800b868:	f7ff ffa0 	bl	800b7ac <std>
 800b86c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800b870:	2202      	movs	r2, #2
 800b872:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b876:	2112      	movs	r1, #18
 800b878:	f7ff bf98 	b.w	800b7ac <std>
 800b87c:	200010ec 	.word	0x200010ec
 800b880:	20000fb4 	.word	0x20000fb4
 800b884:	0800b7f5 	.word	0x0800b7f5

0800b888 <__sfp_lock_acquire>:
 800b888:	4801      	ldr	r0, [pc, #4]	; (800b890 <__sfp_lock_acquire+0x8>)
 800b88a:	f000 bae9 	b.w	800be60 <__retarget_lock_acquire_recursive>
 800b88e:	bf00      	nop
 800b890:	200010f5 	.word	0x200010f5

0800b894 <__sfp_lock_release>:
 800b894:	4801      	ldr	r0, [pc, #4]	; (800b89c <__sfp_lock_release+0x8>)
 800b896:	f000 bae4 	b.w	800be62 <__retarget_lock_release_recursive>
 800b89a:	bf00      	nop
 800b89c:	200010f5 	.word	0x200010f5

0800b8a0 <__sinit>:
 800b8a0:	b510      	push	{r4, lr}
 800b8a2:	4604      	mov	r4, r0
 800b8a4:	f7ff fff0 	bl	800b888 <__sfp_lock_acquire>
 800b8a8:	6a23      	ldr	r3, [r4, #32]
 800b8aa:	b11b      	cbz	r3, 800b8b4 <__sinit+0x14>
 800b8ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b8b0:	f7ff bff0 	b.w	800b894 <__sfp_lock_release>
 800b8b4:	4b04      	ldr	r3, [pc, #16]	; (800b8c8 <__sinit+0x28>)
 800b8b6:	6223      	str	r3, [r4, #32]
 800b8b8:	4b04      	ldr	r3, [pc, #16]	; (800b8cc <__sinit+0x2c>)
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d1f5      	bne.n	800b8ac <__sinit+0xc>
 800b8c0:	f7ff ffc4 	bl	800b84c <global_stdio_init.part.0>
 800b8c4:	e7f2      	b.n	800b8ac <__sinit+0xc>
 800b8c6:	bf00      	nop
 800b8c8:	0800b80d 	.word	0x0800b80d
 800b8cc:	200010ec 	.word	0x200010ec

0800b8d0 <_fwalk_sglue>:
 800b8d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b8d4:	4607      	mov	r7, r0
 800b8d6:	4688      	mov	r8, r1
 800b8d8:	4614      	mov	r4, r2
 800b8da:	2600      	movs	r6, #0
 800b8dc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b8e0:	f1b9 0901 	subs.w	r9, r9, #1
 800b8e4:	d505      	bpl.n	800b8f2 <_fwalk_sglue+0x22>
 800b8e6:	6824      	ldr	r4, [r4, #0]
 800b8e8:	2c00      	cmp	r4, #0
 800b8ea:	d1f7      	bne.n	800b8dc <_fwalk_sglue+0xc>
 800b8ec:	4630      	mov	r0, r6
 800b8ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b8f2:	89ab      	ldrh	r3, [r5, #12]
 800b8f4:	2b01      	cmp	r3, #1
 800b8f6:	d907      	bls.n	800b908 <_fwalk_sglue+0x38>
 800b8f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b8fc:	3301      	adds	r3, #1
 800b8fe:	d003      	beq.n	800b908 <_fwalk_sglue+0x38>
 800b900:	4629      	mov	r1, r5
 800b902:	4638      	mov	r0, r7
 800b904:	47c0      	blx	r8
 800b906:	4306      	orrs	r6, r0
 800b908:	3568      	adds	r5, #104	; 0x68
 800b90a:	e7e9      	b.n	800b8e0 <_fwalk_sglue+0x10>

0800b90c <iprintf>:
 800b90c:	b40f      	push	{r0, r1, r2, r3}
 800b90e:	b507      	push	{r0, r1, r2, lr}
 800b910:	4906      	ldr	r1, [pc, #24]	; (800b92c <iprintf+0x20>)
 800b912:	ab04      	add	r3, sp, #16
 800b914:	6808      	ldr	r0, [r1, #0]
 800b916:	f853 2b04 	ldr.w	r2, [r3], #4
 800b91a:	6881      	ldr	r1, [r0, #8]
 800b91c:	9301      	str	r3, [sp, #4]
 800b91e:	f001 fe67 	bl	800d5f0 <_vfiprintf_r>
 800b922:	b003      	add	sp, #12
 800b924:	f85d eb04 	ldr.w	lr, [sp], #4
 800b928:	b004      	add	sp, #16
 800b92a:	4770      	bx	lr
 800b92c:	2000006c 	.word	0x2000006c

0800b930 <_puts_r>:
 800b930:	6a03      	ldr	r3, [r0, #32]
 800b932:	b570      	push	{r4, r5, r6, lr}
 800b934:	6884      	ldr	r4, [r0, #8]
 800b936:	4605      	mov	r5, r0
 800b938:	460e      	mov	r6, r1
 800b93a:	b90b      	cbnz	r3, 800b940 <_puts_r+0x10>
 800b93c:	f7ff ffb0 	bl	800b8a0 <__sinit>
 800b940:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b942:	07db      	lsls	r3, r3, #31
 800b944:	d405      	bmi.n	800b952 <_puts_r+0x22>
 800b946:	89a3      	ldrh	r3, [r4, #12]
 800b948:	0598      	lsls	r0, r3, #22
 800b94a:	d402      	bmi.n	800b952 <_puts_r+0x22>
 800b94c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b94e:	f000 fa87 	bl	800be60 <__retarget_lock_acquire_recursive>
 800b952:	89a3      	ldrh	r3, [r4, #12]
 800b954:	0719      	lsls	r1, r3, #28
 800b956:	d513      	bpl.n	800b980 <_puts_r+0x50>
 800b958:	6923      	ldr	r3, [r4, #16]
 800b95a:	b18b      	cbz	r3, 800b980 <_puts_r+0x50>
 800b95c:	3e01      	subs	r6, #1
 800b95e:	68a3      	ldr	r3, [r4, #8]
 800b960:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b964:	3b01      	subs	r3, #1
 800b966:	60a3      	str	r3, [r4, #8]
 800b968:	b9e9      	cbnz	r1, 800b9a6 <_puts_r+0x76>
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	da2e      	bge.n	800b9cc <_puts_r+0x9c>
 800b96e:	4622      	mov	r2, r4
 800b970:	210a      	movs	r1, #10
 800b972:	4628      	mov	r0, r5
 800b974:	f000 f952 	bl	800bc1c <__swbuf_r>
 800b978:	3001      	adds	r0, #1
 800b97a:	d007      	beq.n	800b98c <_puts_r+0x5c>
 800b97c:	250a      	movs	r5, #10
 800b97e:	e007      	b.n	800b990 <_puts_r+0x60>
 800b980:	4621      	mov	r1, r4
 800b982:	4628      	mov	r0, r5
 800b984:	f000 f988 	bl	800bc98 <__swsetup_r>
 800b988:	2800      	cmp	r0, #0
 800b98a:	d0e7      	beq.n	800b95c <_puts_r+0x2c>
 800b98c:	f04f 35ff 	mov.w	r5, #4294967295
 800b990:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b992:	07da      	lsls	r2, r3, #31
 800b994:	d405      	bmi.n	800b9a2 <_puts_r+0x72>
 800b996:	89a3      	ldrh	r3, [r4, #12]
 800b998:	059b      	lsls	r3, r3, #22
 800b99a:	d402      	bmi.n	800b9a2 <_puts_r+0x72>
 800b99c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b99e:	f000 fa60 	bl	800be62 <__retarget_lock_release_recursive>
 800b9a2:	4628      	mov	r0, r5
 800b9a4:	bd70      	pop	{r4, r5, r6, pc}
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	da04      	bge.n	800b9b4 <_puts_r+0x84>
 800b9aa:	69a2      	ldr	r2, [r4, #24]
 800b9ac:	429a      	cmp	r2, r3
 800b9ae:	dc06      	bgt.n	800b9be <_puts_r+0x8e>
 800b9b0:	290a      	cmp	r1, #10
 800b9b2:	d004      	beq.n	800b9be <_puts_r+0x8e>
 800b9b4:	6823      	ldr	r3, [r4, #0]
 800b9b6:	1c5a      	adds	r2, r3, #1
 800b9b8:	6022      	str	r2, [r4, #0]
 800b9ba:	7019      	strb	r1, [r3, #0]
 800b9bc:	e7cf      	b.n	800b95e <_puts_r+0x2e>
 800b9be:	4622      	mov	r2, r4
 800b9c0:	4628      	mov	r0, r5
 800b9c2:	f000 f92b 	bl	800bc1c <__swbuf_r>
 800b9c6:	3001      	adds	r0, #1
 800b9c8:	d1c9      	bne.n	800b95e <_puts_r+0x2e>
 800b9ca:	e7df      	b.n	800b98c <_puts_r+0x5c>
 800b9cc:	6823      	ldr	r3, [r4, #0]
 800b9ce:	250a      	movs	r5, #10
 800b9d0:	1c5a      	adds	r2, r3, #1
 800b9d2:	6022      	str	r2, [r4, #0]
 800b9d4:	701d      	strb	r5, [r3, #0]
 800b9d6:	e7db      	b.n	800b990 <_puts_r+0x60>

0800b9d8 <puts>:
 800b9d8:	4b02      	ldr	r3, [pc, #8]	; (800b9e4 <puts+0xc>)
 800b9da:	4601      	mov	r1, r0
 800b9dc:	6818      	ldr	r0, [r3, #0]
 800b9de:	f7ff bfa7 	b.w	800b930 <_puts_r>
 800b9e2:	bf00      	nop
 800b9e4:	2000006c 	.word	0x2000006c

0800b9e8 <setbuf>:
 800b9e8:	fab1 f281 	clz	r2, r1
 800b9ec:	0952      	lsrs	r2, r2, #5
 800b9ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b9f2:	0052      	lsls	r2, r2, #1
 800b9f4:	f000 b800 	b.w	800b9f8 <setvbuf>

0800b9f8 <setvbuf>:
 800b9f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b9fc:	461d      	mov	r5, r3
 800b9fe:	4b54      	ldr	r3, [pc, #336]	; (800bb50 <setvbuf+0x158>)
 800ba00:	681f      	ldr	r7, [r3, #0]
 800ba02:	4604      	mov	r4, r0
 800ba04:	460e      	mov	r6, r1
 800ba06:	4690      	mov	r8, r2
 800ba08:	b127      	cbz	r7, 800ba14 <setvbuf+0x1c>
 800ba0a:	6a3b      	ldr	r3, [r7, #32]
 800ba0c:	b913      	cbnz	r3, 800ba14 <setvbuf+0x1c>
 800ba0e:	4638      	mov	r0, r7
 800ba10:	f7ff ff46 	bl	800b8a0 <__sinit>
 800ba14:	f1b8 0f02 	cmp.w	r8, #2
 800ba18:	d006      	beq.n	800ba28 <setvbuf+0x30>
 800ba1a:	f1b8 0f01 	cmp.w	r8, #1
 800ba1e:	f200 8094 	bhi.w	800bb4a <setvbuf+0x152>
 800ba22:	2d00      	cmp	r5, #0
 800ba24:	f2c0 8091 	blt.w	800bb4a <setvbuf+0x152>
 800ba28:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ba2a:	07da      	lsls	r2, r3, #31
 800ba2c:	d405      	bmi.n	800ba3a <setvbuf+0x42>
 800ba2e:	89a3      	ldrh	r3, [r4, #12]
 800ba30:	059b      	lsls	r3, r3, #22
 800ba32:	d402      	bmi.n	800ba3a <setvbuf+0x42>
 800ba34:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ba36:	f000 fa13 	bl	800be60 <__retarget_lock_acquire_recursive>
 800ba3a:	4621      	mov	r1, r4
 800ba3c:	4638      	mov	r0, r7
 800ba3e:	f001 ff77 	bl	800d930 <_fflush_r>
 800ba42:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ba44:	b141      	cbz	r1, 800ba58 <setvbuf+0x60>
 800ba46:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ba4a:	4299      	cmp	r1, r3
 800ba4c:	d002      	beq.n	800ba54 <setvbuf+0x5c>
 800ba4e:	4638      	mov	r0, r7
 800ba50:	f001 f884 	bl	800cb5c <_free_r>
 800ba54:	2300      	movs	r3, #0
 800ba56:	6363      	str	r3, [r4, #52]	; 0x34
 800ba58:	2300      	movs	r3, #0
 800ba5a:	61a3      	str	r3, [r4, #24]
 800ba5c:	6063      	str	r3, [r4, #4]
 800ba5e:	89a3      	ldrh	r3, [r4, #12]
 800ba60:	0618      	lsls	r0, r3, #24
 800ba62:	d503      	bpl.n	800ba6c <setvbuf+0x74>
 800ba64:	6921      	ldr	r1, [r4, #16]
 800ba66:	4638      	mov	r0, r7
 800ba68:	f001 f878 	bl	800cb5c <_free_r>
 800ba6c:	89a3      	ldrh	r3, [r4, #12]
 800ba6e:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800ba72:	f023 0303 	bic.w	r3, r3, #3
 800ba76:	f1b8 0f02 	cmp.w	r8, #2
 800ba7a:	81a3      	strh	r3, [r4, #12]
 800ba7c:	d05f      	beq.n	800bb3e <setvbuf+0x146>
 800ba7e:	ab01      	add	r3, sp, #4
 800ba80:	466a      	mov	r2, sp
 800ba82:	4621      	mov	r1, r4
 800ba84:	4638      	mov	r0, r7
 800ba86:	f001 ff7b 	bl	800d980 <__swhatbuf_r>
 800ba8a:	89a3      	ldrh	r3, [r4, #12]
 800ba8c:	4318      	orrs	r0, r3
 800ba8e:	81a0      	strh	r0, [r4, #12]
 800ba90:	bb2d      	cbnz	r5, 800bade <setvbuf+0xe6>
 800ba92:	9d00      	ldr	r5, [sp, #0]
 800ba94:	4628      	mov	r0, r5
 800ba96:	f7ff f96f 	bl	800ad78 <malloc>
 800ba9a:	4606      	mov	r6, r0
 800ba9c:	2800      	cmp	r0, #0
 800ba9e:	d150      	bne.n	800bb42 <setvbuf+0x14a>
 800baa0:	f8dd 9000 	ldr.w	r9, [sp]
 800baa4:	45a9      	cmp	r9, r5
 800baa6:	d13e      	bne.n	800bb26 <setvbuf+0x12e>
 800baa8:	f04f 35ff 	mov.w	r5, #4294967295
 800baac:	2200      	movs	r2, #0
 800baae:	60a2      	str	r2, [r4, #8]
 800bab0:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800bab4:	6022      	str	r2, [r4, #0]
 800bab6:	6122      	str	r2, [r4, #16]
 800bab8:	2201      	movs	r2, #1
 800baba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800babe:	6162      	str	r2, [r4, #20]
 800bac0:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bac2:	f043 0302 	orr.w	r3, r3, #2
 800bac6:	07d1      	lsls	r1, r2, #31
 800bac8:	81a3      	strh	r3, [r4, #12]
 800baca:	d404      	bmi.n	800bad6 <setvbuf+0xde>
 800bacc:	059b      	lsls	r3, r3, #22
 800bace:	d402      	bmi.n	800bad6 <setvbuf+0xde>
 800bad0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bad2:	f000 f9c6 	bl	800be62 <__retarget_lock_release_recursive>
 800bad6:	4628      	mov	r0, r5
 800bad8:	b003      	add	sp, #12
 800bada:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bade:	2e00      	cmp	r6, #0
 800bae0:	d0d8      	beq.n	800ba94 <setvbuf+0x9c>
 800bae2:	6a3b      	ldr	r3, [r7, #32]
 800bae4:	b913      	cbnz	r3, 800baec <setvbuf+0xf4>
 800bae6:	4638      	mov	r0, r7
 800bae8:	f7ff feda 	bl	800b8a0 <__sinit>
 800baec:	f1b8 0f01 	cmp.w	r8, #1
 800baf0:	bf08      	it	eq
 800baf2:	89a3      	ldrheq	r3, [r4, #12]
 800baf4:	6026      	str	r6, [r4, #0]
 800baf6:	bf04      	itt	eq
 800baf8:	f043 0301 	orreq.w	r3, r3, #1
 800bafc:	81a3      	strheq	r3, [r4, #12]
 800bafe:	89a3      	ldrh	r3, [r4, #12]
 800bb00:	f013 0208 	ands.w	r2, r3, #8
 800bb04:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800bb08:	d01d      	beq.n	800bb46 <setvbuf+0x14e>
 800bb0a:	07da      	lsls	r2, r3, #31
 800bb0c:	bf41      	itttt	mi
 800bb0e:	2200      	movmi	r2, #0
 800bb10:	426d      	negmi	r5, r5
 800bb12:	60a2      	strmi	r2, [r4, #8]
 800bb14:	61a5      	strmi	r5, [r4, #24]
 800bb16:	bf58      	it	pl
 800bb18:	60a5      	strpl	r5, [r4, #8]
 800bb1a:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800bb1c:	f015 0501 	ands.w	r5, r5, #1
 800bb20:	d0d4      	beq.n	800bacc <setvbuf+0xd4>
 800bb22:	2500      	movs	r5, #0
 800bb24:	e7d7      	b.n	800bad6 <setvbuf+0xde>
 800bb26:	4648      	mov	r0, r9
 800bb28:	f7ff f926 	bl	800ad78 <malloc>
 800bb2c:	4606      	mov	r6, r0
 800bb2e:	2800      	cmp	r0, #0
 800bb30:	d0ba      	beq.n	800baa8 <setvbuf+0xb0>
 800bb32:	89a3      	ldrh	r3, [r4, #12]
 800bb34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bb38:	81a3      	strh	r3, [r4, #12]
 800bb3a:	464d      	mov	r5, r9
 800bb3c:	e7d1      	b.n	800bae2 <setvbuf+0xea>
 800bb3e:	2500      	movs	r5, #0
 800bb40:	e7b4      	b.n	800baac <setvbuf+0xb4>
 800bb42:	46a9      	mov	r9, r5
 800bb44:	e7f5      	b.n	800bb32 <setvbuf+0x13a>
 800bb46:	60a2      	str	r2, [r4, #8]
 800bb48:	e7e7      	b.n	800bb1a <setvbuf+0x122>
 800bb4a:	f04f 35ff 	mov.w	r5, #4294967295
 800bb4e:	e7c2      	b.n	800bad6 <setvbuf+0xde>
 800bb50:	2000006c 	.word	0x2000006c

0800bb54 <__sread>:
 800bb54:	b510      	push	{r4, lr}
 800bb56:	460c      	mov	r4, r1
 800bb58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb5c:	f000 f922 	bl	800bda4 <_read_r>
 800bb60:	2800      	cmp	r0, #0
 800bb62:	bfab      	itete	ge
 800bb64:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bb66:	89a3      	ldrhlt	r3, [r4, #12]
 800bb68:	181b      	addge	r3, r3, r0
 800bb6a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bb6e:	bfac      	ite	ge
 800bb70:	6563      	strge	r3, [r4, #84]	; 0x54
 800bb72:	81a3      	strhlt	r3, [r4, #12]
 800bb74:	bd10      	pop	{r4, pc}

0800bb76 <__swrite>:
 800bb76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb7a:	461f      	mov	r7, r3
 800bb7c:	898b      	ldrh	r3, [r1, #12]
 800bb7e:	05db      	lsls	r3, r3, #23
 800bb80:	4605      	mov	r5, r0
 800bb82:	460c      	mov	r4, r1
 800bb84:	4616      	mov	r6, r2
 800bb86:	d505      	bpl.n	800bb94 <__swrite+0x1e>
 800bb88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb8c:	2302      	movs	r3, #2
 800bb8e:	2200      	movs	r2, #0
 800bb90:	f000 f8f6 	bl	800bd80 <_lseek_r>
 800bb94:	89a3      	ldrh	r3, [r4, #12]
 800bb96:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bb9a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bb9e:	81a3      	strh	r3, [r4, #12]
 800bba0:	4632      	mov	r2, r6
 800bba2:	463b      	mov	r3, r7
 800bba4:	4628      	mov	r0, r5
 800bba6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bbaa:	f000 b91d 	b.w	800bde8 <_write_r>

0800bbae <__sseek>:
 800bbae:	b510      	push	{r4, lr}
 800bbb0:	460c      	mov	r4, r1
 800bbb2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bbb6:	f000 f8e3 	bl	800bd80 <_lseek_r>
 800bbba:	1c43      	adds	r3, r0, #1
 800bbbc:	89a3      	ldrh	r3, [r4, #12]
 800bbbe:	bf15      	itete	ne
 800bbc0:	6560      	strne	r0, [r4, #84]	; 0x54
 800bbc2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bbc6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bbca:	81a3      	strheq	r3, [r4, #12]
 800bbcc:	bf18      	it	ne
 800bbce:	81a3      	strhne	r3, [r4, #12]
 800bbd0:	bd10      	pop	{r4, pc}

0800bbd2 <__sclose>:
 800bbd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bbd6:	f000 b8c3 	b.w	800bd60 <_close_r>
	...

0800bbdc <_vsiprintf_r>:
 800bbdc:	b500      	push	{lr}
 800bbde:	b09b      	sub	sp, #108	; 0x6c
 800bbe0:	9100      	str	r1, [sp, #0]
 800bbe2:	9104      	str	r1, [sp, #16]
 800bbe4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800bbe8:	9105      	str	r1, [sp, #20]
 800bbea:	9102      	str	r1, [sp, #8]
 800bbec:	4905      	ldr	r1, [pc, #20]	; (800bc04 <_vsiprintf_r+0x28>)
 800bbee:	9103      	str	r1, [sp, #12]
 800bbf0:	4669      	mov	r1, sp
 800bbf2:	f001 fbd5 	bl	800d3a0 <_svfiprintf_r>
 800bbf6:	9b00      	ldr	r3, [sp, #0]
 800bbf8:	2200      	movs	r2, #0
 800bbfa:	701a      	strb	r2, [r3, #0]
 800bbfc:	b01b      	add	sp, #108	; 0x6c
 800bbfe:	f85d fb04 	ldr.w	pc, [sp], #4
 800bc02:	bf00      	nop
 800bc04:	ffff0208 	.word	0xffff0208

0800bc08 <vsiprintf>:
 800bc08:	4613      	mov	r3, r2
 800bc0a:	460a      	mov	r2, r1
 800bc0c:	4601      	mov	r1, r0
 800bc0e:	4802      	ldr	r0, [pc, #8]	; (800bc18 <vsiprintf+0x10>)
 800bc10:	6800      	ldr	r0, [r0, #0]
 800bc12:	f7ff bfe3 	b.w	800bbdc <_vsiprintf_r>
 800bc16:	bf00      	nop
 800bc18:	2000006c 	.word	0x2000006c

0800bc1c <__swbuf_r>:
 800bc1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc1e:	460e      	mov	r6, r1
 800bc20:	4614      	mov	r4, r2
 800bc22:	4605      	mov	r5, r0
 800bc24:	b118      	cbz	r0, 800bc2e <__swbuf_r+0x12>
 800bc26:	6a03      	ldr	r3, [r0, #32]
 800bc28:	b90b      	cbnz	r3, 800bc2e <__swbuf_r+0x12>
 800bc2a:	f7ff fe39 	bl	800b8a0 <__sinit>
 800bc2e:	69a3      	ldr	r3, [r4, #24]
 800bc30:	60a3      	str	r3, [r4, #8]
 800bc32:	89a3      	ldrh	r3, [r4, #12]
 800bc34:	071a      	lsls	r2, r3, #28
 800bc36:	d525      	bpl.n	800bc84 <__swbuf_r+0x68>
 800bc38:	6923      	ldr	r3, [r4, #16]
 800bc3a:	b31b      	cbz	r3, 800bc84 <__swbuf_r+0x68>
 800bc3c:	6823      	ldr	r3, [r4, #0]
 800bc3e:	6922      	ldr	r2, [r4, #16]
 800bc40:	1a98      	subs	r0, r3, r2
 800bc42:	6963      	ldr	r3, [r4, #20]
 800bc44:	b2f6      	uxtb	r6, r6
 800bc46:	4283      	cmp	r3, r0
 800bc48:	4637      	mov	r7, r6
 800bc4a:	dc04      	bgt.n	800bc56 <__swbuf_r+0x3a>
 800bc4c:	4621      	mov	r1, r4
 800bc4e:	4628      	mov	r0, r5
 800bc50:	f001 fe6e 	bl	800d930 <_fflush_r>
 800bc54:	b9e0      	cbnz	r0, 800bc90 <__swbuf_r+0x74>
 800bc56:	68a3      	ldr	r3, [r4, #8]
 800bc58:	3b01      	subs	r3, #1
 800bc5a:	60a3      	str	r3, [r4, #8]
 800bc5c:	6823      	ldr	r3, [r4, #0]
 800bc5e:	1c5a      	adds	r2, r3, #1
 800bc60:	6022      	str	r2, [r4, #0]
 800bc62:	701e      	strb	r6, [r3, #0]
 800bc64:	6962      	ldr	r2, [r4, #20]
 800bc66:	1c43      	adds	r3, r0, #1
 800bc68:	429a      	cmp	r2, r3
 800bc6a:	d004      	beq.n	800bc76 <__swbuf_r+0x5a>
 800bc6c:	89a3      	ldrh	r3, [r4, #12]
 800bc6e:	07db      	lsls	r3, r3, #31
 800bc70:	d506      	bpl.n	800bc80 <__swbuf_r+0x64>
 800bc72:	2e0a      	cmp	r6, #10
 800bc74:	d104      	bne.n	800bc80 <__swbuf_r+0x64>
 800bc76:	4621      	mov	r1, r4
 800bc78:	4628      	mov	r0, r5
 800bc7a:	f001 fe59 	bl	800d930 <_fflush_r>
 800bc7e:	b938      	cbnz	r0, 800bc90 <__swbuf_r+0x74>
 800bc80:	4638      	mov	r0, r7
 800bc82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bc84:	4621      	mov	r1, r4
 800bc86:	4628      	mov	r0, r5
 800bc88:	f000 f806 	bl	800bc98 <__swsetup_r>
 800bc8c:	2800      	cmp	r0, #0
 800bc8e:	d0d5      	beq.n	800bc3c <__swbuf_r+0x20>
 800bc90:	f04f 37ff 	mov.w	r7, #4294967295
 800bc94:	e7f4      	b.n	800bc80 <__swbuf_r+0x64>
	...

0800bc98 <__swsetup_r>:
 800bc98:	b538      	push	{r3, r4, r5, lr}
 800bc9a:	4b2a      	ldr	r3, [pc, #168]	; (800bd44 <__swsetup_r+0xac>)
 800bc9c:	4605      	mov	r5, r0
 800bc9e:	6818      	ldr	r0, [r3, #0]
 800bca0:	460c      	mov	r4, r1
 800bca2:	b118      	cbz	r0, 800bcac <__swsetup_r+0x14>
 800bca4:	6a03      	ldr	r3, [r0, #32]
 800bca6:	b90b      	cbnz	r3, 800bcac <__swsetup_r+0x14>
 800bca8:	f7ff fdfa 	bl	800b8a0 <__sinit>
 800bcac:	89a3      	ldrh	r3, [r4, #12]
 800bcae:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bcb2:	0718      	lsls	r0, r3, #28
 800bcb4:	d422      	bmi.n	800bcfc <__swsetup_r+0x64>
 800bcb6:	06d9      	lsls	r1, r3, #27
 800bcb8:	d407      	bmi.n	800bcca <__swsetup_r+0x32>
 800bcba:	2309      	movs	r3, #9
 800bcbc:	602b      	str	r3, [r5, #0]
 800bcbe:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800bcc2:	81a3      	strh	r3, [r4, #12]
 800bcc4:	f04f 30ff 	mov.w	r0, #4294967295
 800bcc8:	e034      	b.n	800bd34 <__swsetup_r+0x9c>
 800bcca:	0758      	lsls	r0, r3, #29
 800bccc:	d512      	bpl.n	800bcf4 <__swsetup_r+0x5c>
 800bcce:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bcd0:	b141      	cbz	r1, 800bce4 <__swsetup_r+0x4c>
 800bcd2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bcd6:	4299      	cmp	r1, r3
 800bcd8:	d002      	beq.n	800bce0 <__swsetup_r+0x48>
 800bcda:	4628      	mov	r0, r5
 800bcdc:	f000 ff3e 	bl	800cb5c <_free_r>
 800bce0:	2300      	movs	r3, #0
 800bce2:	6363      	str	r3, [r4, #52]	; 0x34
 800bce4:	89a3      	ldrh	r3, [r4, #12]
 800bce6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bcea:	81a3      	strh	r3, [r4, #12]
 800bcec:	2300      	movs	r3, #0
 800bcee:	6063      	str	r3, [r4, #4]
 800bcf0:	6923      	ldr	r3, [r4, #16]
 800bcf2:	6023      	str	r3, [r4, #0]
 800bcf4:	89a3      	ldrh	r3, [r4, #12]
 800bcf6:	f043 0308 	orr.w	r3, r3, #8
 800bcfa:	81a3      	strh	r3, [r4, #12]
 800bcfc:	6923      	ldr	r3, [r4, #16]
 800bcfe:	b94b      	cbnz	r3, 800bd14 <__swsetup_r+0x7c>
 800bd00:	89a3      	ldrh	r3, [r4, #12]
 800bd02:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bd06:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bd0a:	d003      	beq.n	800bd14 <__swsetup_r+0x7c>
 800bd0c:	4621      	mov	r1, r4
 800bd0e:	4628      	mov	r0, r5
 800bd10:	f001 fe5c 	bl	800d9cc <__smakebuf_r>
 800bd14:	89a0      	ldrh	r0, [r4, #12]
 800bd16:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bd1a:	f010 0301 	ands.w	r3, r0, #1
 800bd1e:	d00a      	beq.n	800bd36 <__swsetup_r+0x9e>
 800bd20:	2300      	movs	r3, #0
 800bd22:	60a3      	str	r3, [r4, #8]
 800bd24:	6963      	ldr	r3, [r4, #20]
 800bd26:	425b      	negs	r3, r3
 800bd28:	61a3      	str	r3, [r4, #24]
 800bd2a:	6923      	ldr	r3, [r4, #16]
 800bd2c:	b943      	cbnz	r3, 800bd40 <__swsetup_r+0xa8>
 800bd2e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800bd32:	d1c4      	bne.n	800bcbe <__swsetup_r+0x26>
 800bd34:	bd38      	pop	{r3, r4, r5, pc}
 800bd36:	0781      	lsls	r1, r0, #30
 800bd38:	bf58      	it	pl
 800bd3a:	6963      	ldrpl	r3, [r4, #20]
 800bd3c:	60a3      	str	r3, [r4, #8]
 800bd3e:	e7f4      	b.n	800bd2a <__swsetup_r+0x92>
 800bd40:	2000      	movs	r0, #0
 800bd42:	e7f7      	b.n	800bd34 <__swsetup_r+0x9c>
 800bd44:	2000006c 	.word	0x2000006c

0800bd48 <memset>:
 800bd48:	4402      	add	r2, r0
 800bd4a:	4603      	mov	r3, r0
 800bd4c:	4293      	cmp	r3, r2
 800bd4e:	d100      	bne.n	800bd52 <memset+0xa>
 800bd50:	4770      	bx	lr
 800bd52:	f803 1b01 	strb.w	r1, [r3], #1
 800bd56:	e7f9      	b.n	800bd4c <memset+0x4>

0800bd58 <_localeconv_r>:
 800bd58:	4800      	ldr	r0, [pc, #0]	; (800bd5c <_localeconv_r+0x4>)
 800bd5a:	4770      	bx	lr
 800bd5c:	20000160 	.word	0x20000160

0800bd60 <_close_r>:
 800bd60:	b538      	push	{r3, r4, r5, lr}
 800bd62:	4d06      	ldr	r5, [pc, #24]	; (800bd7c <_close_r+0x1c>)
 800bd64:	2300      	movs	r3, #0
 800bd66:	4604      	mov	r4, r0
 800bd68:	4608      	mov	r0, r1
 800bd6a:	602b      	str	r3, [r5, #0]
 800bd6c:	f7f9 fc7e 	bl	800566c <_close>
 800bd70:	1c43      	adds	r3, r0, #1
 800bd72:	d102      	bne.n	800bd7a <_close_r+0x1a>
 800bd74:	682b      	ldr	r3, [r5, #0]
 800bd76:	b103      	cbz	r3, 800bd7a <_close_r+0x1a>
 800bd78:	6023      	str	r3, [r4, #0]
 800bd7a:	bd38      	pop	{r3, r4, r5, pc}
 800bd7c:	200010f0 	.word	0x200010f0

0800bd80 <_lseek_r>:
 800bd80:	b538      	push	{r3, r4, r5, lr}
 800bd82:	4d07      	ldr	r5, [pc, #28]	; (800bda0 <_lseek_r+0x20>)
 800bd84:	4604      	mov	r4, r0
 800bd86:	4608      	mov	r0, r1
 800bd88:	4611      	mov	r1, r2
 800bd8a:	2200      	movs	r2, #0
 800bd8c:	602a      	str	r2, [r5, #0]
 800bd8e:	461a      	mov	r2, r3
 800bd90:	f7f9 fc78 	bl	8005684 <_lseek>
 800bd94:	1c43      	adds	r3, r0, #1
 800bd96:	d102      	bne.n	800bd9e <_lseek_r+0x1e>
 800bd98:	682b      	ldr	r3, [r5, #0]
 800bd9a:	b103      	cbz	r3, 800bd9e <_lseek_r+0x1e>
 800bd9c:	6023      	str	r3, [r4, #0]
 800bd9e:	bd38      	pop	{r3, r4, r5, pc}
 800bda0:	200010f0 	.word	0x200010f0

0800bda4 <_read_r>:
 800bda4:	b538      	push	{r3, r4, r5, lr}
 800bda6:	4d07      	ldr	r5, [pc, #28]	; (800bdc4 <_read_r+0x20>)
 800bda8:	4604      	mov	r4, r0
 800bdaa:	4608      	mov	r0, r1
 800bdac:	4611      	mov	r1, r2
 800bdae:	2200      	movs	r2, #0
 800bdb0:	602a      	str	r2, [r5, #0]
 800bdb2:	461a      	mov	r2, r3
 800bdb4:	f7f9 fc3e 	bl	8005634 <_read>
 800bdb8:	1c43      	adds	r3, r0, #1
 800bdba:	d102      	bne.n	800bdc2 <_read_r+0x1e>
 800bdbc:	682b      	ldr	r3, [r5, #0]
 800bdbe:	b103      	cbz	r3, 800bdc2 <_read_r+0x1e>
 800bdc0:	6023      	str	r3, [r4, #0]
 800bdc2:	bd38      	pop	{r3, r4, r5, pc}
 800bdc4:	200010f0 	.word	0x200010f0

0800bdc8 <_sbrk_r>:
 800bdc8:	b538      	push	{r3, r4, r5, lr}
 800bdca:	4d06      	ldr	r5, [pc, #24]	; (800bde4 <_sbrk_r+0x1c>)
 800bdcc:	2300      	movs	r3, #0
 800bdce:	4604      	mov	r4, r0
 800bdd0:	4608      	mov	r0, r1
 800bdd2:	602b      	str	r3, [r5, #0]
 800bdd4:	f003 f904 	bl	800efe0 <_sbrk>
 800bdd8:	1c43      	adds	r3, r0, #1
 800bdda:	d102      	bne.n	800bde2 <_sbrk_r+0x1a>
 800bddc:	682b      	ldr	r3, [r5, #0]
 800bdde:	b103      	cbz	r3, 800bde2 <_sbrk_r+0x1a>
 800bde0:	6023      	str	r3, [r4, #0]
 800bde2:	bd38      	pop	{r3, r4, r5, pc}
 800bde4:	200010f0 	.word	0x200010f0

0800bde8 <_write_r>:
 800bde8:	b538      	push	{r3, r4, r5, lr}
 800bdea:	4d07      	ldr	r5, [pc, #28]	; (800be08 <_write_r+0x20>)
 800bdec:	4604      	mov	r4, r0
 800bdee:	4608      	mov	r0, r1
 800bdf0:	4611      	mov	r1, r2
 800bdf2:	2200      	movs	r2, #0
 800bdf4:	602a      	str	r2, [r5, #0]
 800bdf6:	461a      	mov	r2, r3
 800bdf8:	f7f9 fc2a 	bl	8005650 <_write>
 800bdfc:	1c43      	adds	r3, r0, #1
 800bdfe:	d102      	bne.n	800be06 <_write_r+0x1e>
 800be00:	682b      	ldr	r3, [r5, #0]
 800be02:	b103      	cbz	r3, 800be06 <_write_r+0x1e>
 800be04:	6023      	str	r3, [r4, #0]
 800be06:	bd38      	pop	{r3, r4, r5, pc}
 800be08:	200010f0 	.word	0x200010f0

0800be0c <__errno>:
 800be0c:	4b01      	ldr	r3, [pc, #4]	; (800be14 <__errno+0x8>)
 800be0e:	6818      	ldr	r0, [r3, #0]
 800be10:	4770      	bx	lr
 800be12:	bf00      	nop
 800be14:	2000006c 	.word	0x2000006c

0800be18 <__libc_init_array>:
 800be18:	b570      	push	{r4, r5, r6, lr}
 800be1a:	4d0d      	ldr	r5, [pc, #52]	; (800be50 <__libc_init_array+0x38>)
 800be1c:	4c0d      	ldr	r4, [pc, #52]	; (800be54 <__libc_init_array+0x3c>)
 800be1e:	1b64      	subs	r4, r4, r5
 800be20:	10a4      	asrs	r4, r4, #2
 800be22:	2600      	movs	r6, #0
 800be24:	42a6      	cmp	r6, r4
 800be26:	d109      	bne.n	800be3c <__libc_init_array+0x24>
 800be28:	4d0b      	ldr	r5, [pc, #44]	; (800be58 <__libc_init_array+0x40>)
 800be2a:	4c0c      	ldr	r4, [pc, #48]	; (800be5c <__libc_init_array+0x44>)
 800be2c:	f003 f8e6 	bl	800effc <_init>
 800be30:	1b64      	subs	r4, r4, r5
 800be32:	10a4      	asrs	r4, r4, #2
 800be34:	2600      	movs	r6, #0
 800be36:	42a6      	cmp	r6, r4
 800be38:	d105      	bne.n	800be46 <__libc_init_array+0x2e>
 800be3a:	bd70      	pop	{r4, r5, r6, pc}
 800be3c:	f855 3b04 	ldr.w	r3, [r5], #4
 800be40:	4798      	blx	r3
 800be42:	3601      	adds	r6, #1
 800be44:	e7ee      	b.n	800be24 <__libc_init_array+0xc>
 800be46:	f855 3b04 	ldr.w	r3, [r5], #4
 800be4a:	4798      	blx	r3
 800be4c:	3601      	adds	r6, #1
 800be4e:	e7f2      	b.n	800be36 <__libc_init_array+0x1e>
 800be50:	0800fc40 	.word	0x0800fc40
 800be54:	0800fc40 	.word	0x0800fc40
 800be58:	0800fc40 	.word	0x0800fc40
 800be5c:	0800fc44 	.word	0x0800fc44

0800be60 <__retarget_lock_acquire_recursive>:
 800be60:	4770      	bx	lr

0800be62 <__retarget_lock_release_recursive>:
 800be62:	4770      	bx	lr

0800be64 <quorem>:
 800be64:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be68:	6903      	ldr	r3, [r0, #16]
 800be6a:	690c      	ldr	r4, [r1, #16]
 800be6c:	42a3      	cmp	r3, r4
 800be6e:	4607      	mov	r7, r0
 800be70:	db7e      	blt.n	800bf70 <quorem+0x10c>
 800be72:	3c01      	subs	r4, #1
 800be74:	f101 0814 	add.w	r8, r1, #20
 800be78:	f100 0514 	add.w	r5, r0, #20
 800be7c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800be80:	9301      	str	r3, [sp, #4]
 800be82:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800be86:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800be8a:	3301      	adds	r3, #1
 800be8c:	429a      	cmp	r2, r3
 800be8e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800be92:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800be96:	fbb2 f6f3 	udiv	r6, r2, r3
 800be9a:	d331      	bcc.n	800bf00 <quorem+0x9c>
 800be9c:	f04f 0e00 	mov.w	lr, #0
 800bea0:	4640      	mov	r0, r8
 800bea2:	46ac      	mov	ip, r5
 800bea4:	46f2      	mov	sl, lr
 800bea6:	f850 2b04 	ldr.w	r2, [r0], #4
 800beaa:	b293      	uxth	r3, r2
 800beac:	fb06 e303 	mla	r3, r6, r3, lr
 800beb0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800beb4:	0c1a      	lsrs	r2, r3, #16
 800beb6:	b29b      	uxth	r3, r3
 800beb8:	ebaa 0303 	sub.w	r3, sl, r3
 800bebc:	f8dc a000 	ldr.w	sl, [ip]
 800bec0:	fa13 f38a 	uxtah	r3, r3, sl
 800bec4:	fb06 220e 	mla	r2, r6, lr, r2
 800bec8:	9300      	str	r3, [sp, #0]
 800beca:	9b00      	ldr	r3, [sp, #0]
 800becc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800bed0:	b292      	uxth	r2, r2
 800bed2:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800bed6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800beda:	f8bd 3000 	ldrh.w	r3, [sp]
 800bede:	4581      	cmp	r9, r0
 800bee0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bee4:	f84c 3b04 	str.w	r3, [ip], #4
 800bee8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800beec:	d2db      	bcs.n	800bea6 <quorem+0x42>
 800beee:	f855 300b 	ldr.w	r3, [r5, fp]
 800bef2:	b92b      	cbnz	r3, 800bf00 <quorem+0x9c>
 800bef4:	9b01      	ldr	r3, [sp, #4]
 800bef6:	3b04      	subs	r3, #4
 800bef8:	429d      	cmp	r5, r3
 800befa:	461a      	mov	r2, r3
 800befc:	d32c      	bcc.n	800bf58 <quorem+0xf4>
 800befe:	613c      	str	r4, [r7, #16]
 800bf00:	4638      	mov	r0, r7
 800bf02:	f001 f8f3 	bl	800d0ec <__mcmp>
 800bf06:	2800      	cmp	r0, #0
 800bf08:	db22      	blt.n	800bf50 <quorem+0xec>
 800bf0a:	3601      	adds	r6, #1
 800bf0c:	4629      	mov	r1, r5
 800bf0e:	2000      	movs	r0, #0
 800bf10:	f858 2b04 	ldr.w	r2, [r8], #4
 800bf14:	f8d1 c000 	ldr.w	ip, [r1]
 800bf18:	b293      	uxth	r3, r2
 800bf1a:	1ac3      	subs	r3, r0, r3
 800bf1c:	0c12      	lsrs	r2, r2, #16
 800bf1e:	fa13 f38c 	uxtah	r3, r3, ip
 800bf22:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800bf26:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bf2a:	b29b      	uxth	r3, r3
 800bf2c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bf30:	45c1      	cmp	r9, r8
 800bf32:	f841 3b04 	str.w	r3, [r1], #4
 800bf36:	ea4f 4022 	mov.w	r0, r2, asr #16
 800bf3a:	d2e9      	bcs.n	800bf10 <quorem+0xac>
 800bf3c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bf40:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bf44:	b922      	cbnz	r2, 800bf50 <quorem+0xec>
 800bf46:	3b04      	subs	r3, #4
 800bf48:	429d      	cmp	r5, r3
 800bf4a:	461a      	mov	r2, r3
 800bf4c:	d30a      	bcc.n	800bf64 <quorem+0x100>
 800bf4e:	613c      	str	r4, [r7, #16]
 800bf50:	4630      	mov	r0, r6
 800bf52:	b003      	add	sp, #12
 800bf54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf58:	6812      	ldr	r2, [r2, #0]
 800bf5a:	3b04      	subs	r3, #4
 800bf5c:	2a00      	cmp	r2, #0
 800bf5e:	d1ce      	bne.n	800befe <quorem+0x9a>
 800bf60:	3c01      	subs	r4, #1
 800bf62:	e7c9      	b.n	800bef8 <quorem+0x94>
 800bf64:	6812      	ldr	r2, [r2, #0]
 800bf66:	3b04      	subs	r3, #4
 800bf68:	2a00      	cmp	r2, #0
 800bf6a:	d1f0      	bne.n	800bf4e <quorem+0xea>
 800bf6c:	3c01      	subs	r4, #1
 800bf6e:	e7eb      	b.n	800bf48 <quorem+0xe4>
 800bf70:	2000      	movs	r0, #0
 800bf72:	e7ee      	b.n	800bf52 <quorem+0xee>
 800bf74:	0000      	movs	r0, r0
	...

0800bf78 <_dtoa_r>:
 800bf78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf7c:	ed2d 8b04 	vpush	{d8-d9}
 800bf80:	69c5      	ldr	r5, [r0, #28]
 800bf82:	b093      	sub	sp, #76	; 0x4c
 800bf84:	ed8d 0b02 	vstr	d0, [sp, #8]
 800bf88:	ec57 6b10 	vmov	r6, r7, d0
 800bf8c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800bf90:	9107      	str	r1, [sp, #28]
 800bf92:	4604      	mov	r4, r0
 800bf94:	920a      	str	r2, [sp, #40]	; 0x28
 800bf96:	930d      	str	r3, [sp, #52]	; 0x34
 800bf98:	b975      	cbnz	r5, 800bfb8 <_dtoa_r+0x40>
 800bf9a:	2010      	movs	r0, #16
 800bf9c:	f7fe feec 	bl	800ad78 <malloc>
 800bfa0:	4602      	mov	r2, r0
 800bfa2:	61e0      	str	r0, [r4, #28]
 800bfa4:	b920      	cbnz	r0, 800bfb0 <_dtoa_r+0x38>
 800bfa6:	4bae      	ldr	r3, [pc, #696]	; (800c260 <_dtoa_r+0x2e8>)
 800bfa8:	21ef      	movs	r1, #239	; 0xef
 800bfaa:	48ae      	ldr	r0, [pc, #696]	; (800c264 <_dtoa_r+0x2ec>)
 800bfac:	f001 fd94 	bl	800dad8 <__assert_func>
 800bfb0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800bfb4:	6005      	str	r5, [r0, #0]
 800bfb6:	60c5      	str	r5, [r0, #12]
 800bfb8:	69e3      	ldr	r3, [r4, #28]
 800bfba:	6819      	ldr	r1, [r3, #0]
 800bfbc:	b151      	cbz	r1, 800bfd4 <_dtoa_r+0x5c>
 800bfbe:	685a      	ldr	r2, [r3, #4]
 800bfc0:	604a      	str	r2, [r1, #4]
 800bfc2:	2301      	movs	r3, #1
 800bfc4:	4093      	lsls	r3, r2
 800bfc6:	608b      	str	r3, [r1, #8]
 800bfc8:	4620      	mov	r0, r4
 800bfca:	f000 fe53 	bl	800cc74 <_Bfree>
 800bfce:	69e3      	ldr	r3, [r4, #28]
 800bfd0:	2200      	movs	r2, #0
 800bfd2:	601a      	str	r2, [r3, #0]
 800bfd4:	1e3b      	subs	r3, r7, #0
 800bfd6:	bfbb      	ittet	lt
 800bfd8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800bfdc:	9303      	strlt	r3, [sp, #12]
 800bfde:	2300      	movge	r3, #0
 800bfe0:	2201      	movlt	r2, #1
 800bfe2:	bfac      	ite	ge
 800bfe4:	f8c8 3000 	strge.w	r3, [r8]
 800bfe8:	f8c8 2000 	strlt.w	r2, [r8]
 800bfec:	4b9e      	ldr	r3, [pc, #632]	; (800c268 <_dtoa_r+0x2f0>)
 800bfee:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800bff2:	ea33 0308 	bics.w	r3, r3, r8
 800bff6:	d11b      	bne.n	800c030 <_dtoa_r+0xb8>
 800bff8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bffa:	f242 730f 	movw	r3, #9999	; 0x270f
 800bffe:	6013      	str	r3, [r2, #0]
 800c000:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800c004:	4333      	orrs	r3, r6
 800c006:	f000 8593 	beq.w	800cb30 <_dtoa_r+0xbb8>
 800c00a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c00c:	b963      	cbnz	r3, 800c028 <_dtoa_r+0xb0>
 800c00e:	4b97      	ldr	r3, [pc, #604]	; (800c26c <_dtoa_r+0x2f4>)
 800c010:	e027      	b.n	800c062 <_dtoa_r+0xea>
 800c012:	4b97      	ldr	r3, [pc, #604]	; (800c270 <_dtoa_r+0x2f8>)
 800c014:	9300      	str	r3, [sp, #0]
 800c016:	3308      	adds	r3, #8
 800c018:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c01a:	6013      	str	r3, [r2, #0]
 800c01c:	9800      	ldr	r0, [sp, #0]
 800c01e:	b013      	add	sp, #76	; 0x4c
 800c020:	ecbd 8b04 	vpop	{d8-d9}
 800c024:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c028:	4b90      	ldr	r3, [pc, #576]	; (800c26c <_dtoa_r+0x2f4>)
 800c02a:	9300      	str	r3, [sp, #0]
 800c02c:	3303      	adds	r3, #3
 800c02e:	e7f3      	b.n	800c018 <_dtoa_r+0xa0>
 800c030:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c034:	2200      	movs	r2, #0
 800c036:	ec51 0b17 	vmov	r0, r1, d7
 800c03a:	eeb0 8a47 	vmov.f32	s16, s14
 800c03e:	eef0 8a67 	vmov.f32	s17, s15
 800c042:	2300      	movs	r3, #0
 800c044:	f7f4 fd68 	bl	8000b18 <__aeabi_dcmpeq>
 800c048:	4681      	mov	r9, r0
 800c04a:	b160      	cbz	r0, 800c066 <_dtoa_r+0xee>
 800c04c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c04e:	2301      	movs	r3, #1
 800c050:	6013      	str	r3, [r2, #0]
 800c052:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c054:	2b00      	cmp	r3, #0
 800c056:	f000 8568 	beq.w	800cb2a <_dtoa_r+0xbb2>
 800c05a:	4b86      	ldr	r3, [pc, #536]	; (800c274 <_dtoa_r+0x2fc>)
 800c05c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c05e:	6013      	str	r3, [r2, #0]
 800c060:	3b01      	subs	r3, #1
 800c062:	9300      	str	r3, [sp, #0]
 800c064:	e7da      	b.n	800c01c <_dtoa_r+0xa4>
 800c066:	aa10      	add	r2, sp, #64	; 0x40
 800c068:	a911      	add	r1, sp, #68	; 0x44
 800c06a:	4620      	mov	r0, r4
 800c06c:	eeb0 0a48 	vmov.f32	s0, s16
 800c070:	eef0 0a68 	vmov.f32	s1, s17
 800c074:	f001 f8e0 	bl	800d238 <__d2b>
 800c078:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800c07c:	4682      	mov	sl, r0
 800c07e:	2d00      	cmp	r5, #0
 800c080:	d07f      	beq.n	800c182 <_dtoa_r+0x20a>
 800c082:	ee18 3a90 	vmov	r3, s17
 800c086:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c08a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800c08e:	ec51 0b18 	vmov	r0, r1, d8
 800c092:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c096:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800c09a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800c09e:	4619      	mov	r1, r3
 800c0a0:	2200      	movs	r2, #0
 800c0a2:	4b75      	ldr	r3, [pc, #468]	; (800c278 <_dtoa_r+0x300>)
 800c0a4:	f7f4 f918 	bl	80002d8 <__aeabi_dsub>
 800c0a8:	a367      	add	r3, pc, #412	; (adr r3, 800c248 <_dtoa_r+0x2d0>)
 800c0aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0ae:	f7f4 facb 	bl	8000648 <__aeabi_dmul>
 800c0b2:	a367      	add	r3, pc, #412	; (adr r3, 800c250 <_dtoa_r+0x2d8>)
 800c0b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0b8:	f7f4 f910 	bl	80002dc <__adddf3>
 800c0bc:	4606      	mov	r6, r0
 800c0be:	4628      	mov	r0, r5
 800c0c0:	460f      	mov	r7, r1
 800c0c2:	f7f4 fa57 	bl	8000574 <__aeabi_i2d>
 800c0c6:	a364      	add	r3, pc, #400	; (adr r3, 800c258 <_dtoa_r+0x2e0>)
 800c0c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0cc:	f7f4 fabc 	bl	8000648 <__aeabi_dmul>
 800c0d0:	4602      	mov	r2, r0
 800c0d2:	460b      	mov	r3, r1
 800c0d4:	4630      	mov	r0, r6
 800c0d6:	4639      	mov	r1, r7
 800c0d8:	f7f4 f900 	bl	80002dc <__adddf3>
 800c0dc:	4606      	mov	r6, r0
 800c0de:	460f      	mov	r7, r1
 800c0e0:	f7f4 fd62 	bl	8000ba8 <__aeabi_d2iz>
 800c0e4:	2200      	movs	r2, #0
 800c0e6:	4683      	mov	fp, r0
 800c0e8:	2300      	movs	r3, #0
 800c0ea:	4630      	mov	r0, r6
 800c0ec:	4639      	mov	r1, r7
 800c0ee:	f7f4 fd1d 	bl	8000b2c <__aeabi_dcmplt>
 800c0f2:	b148      	cbz	r0, 800c108 <_dtoa_r+0x190>
 800c0f4:	4658      	mov	r0, fp
 800c0f6:	f7f4 fa3d 	bl	8000574 <__aeabi_i2d>
 800c0fa:	4632      	mov	r2, r6
 800c0fc:	463b      	mov	r3, r7
 800c0fe:	f7f4 fd0b 	bl	8000b18 <__aeabi_dcmpeq>
 800c102:	b908      	cbnz	r0, 800c108 <_dtoa_r+0x190>
 800c104:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c108:	f1bb 0f16 	cmp.w	fp, #22
 800c10c:	d857      	bhi.n	800c1be <_dtoa_r+0x246>
 800c10e:	4b5b      	ldr	r3, [pc, #364]	; (800c27c <_dtoa_r+0x304>)
 800c110:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c114:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c118:	ec51 0b18 	vmov	r0, r1, d8
 800c11c:	f7f4 fd06 	bl	8000b2c <__aeabi_dcmplt>
 800c120:	2800      	cmp	r0, #0
 800c122:	d04e      	beq.n	800c1c2 <_dtoa_r+0x24a>
 800c124:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c128:	2300      	movs	r3, #0
 800c12a:	930c      	str	r3, [sp, #48]	; 0x30
 800c12c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c12e:	1b5b      	subs	r3, r3, r5
 800c130:	1e5a      	subs	r2, r3, #1
 800c132:	bf45      	ittet	mi
 800c134:	f1c3 0301 	rsbmi	r3, r3, #1
 800c138:	9305      	strmi	r3, [sp, #20]
 800c13a:	2300      	movpl	r3, #0
 800c13c:	2300      	movmi	r3, #0
 800c13e:	9206      	str	r2, [sp, #24]
 800c140:	bf54      	ite	pl
 800c142:	9305      	strpl	r3, [sp, #20]
 800c144:	9306      	strmi	r3, [sp, #24]
 800c146:	f1bb 0f00 	cmp.w	fp, #0
 800c14a:	db3c      	blt.n	800c1c6 <_dtoa_r+0x24e>
 800c14c:	9b06      	ldr	r3, [sp, #24]
 800c14e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800c152:	445b      	add	r3, fp
 800c154:	9306      	str	r3, [sp, #24]
 800c156:	2300      	movs	r3, #0
 800c158:	9308      	str	r3, [sp, #32]
 800c15a:	9b07      	ldr	r3, [sp, #28]
 800c15c:	2b09      	cmp	r3, #9
 800c15e:	d868      	bhi.n	800c232 <_dtoa_r+0x2ba>
 800c160:	2b05      	cmp	r3, #5
 800c162:	bfc4      	itt	gt
 800c164:	3b04      	subgt	r3, #4
 800c166:	9307      	strgt	r3, [sp, #28]
 800c168:	9b07      	ldr	r3, [sp, #28]
 800c16a:	f1a3 0302 	sub.w	r3, r3, #2
 800c16e:	bfcc      	ite	gt
 800c170:	2500      	movgt	r5, #0
 800c172:	2501      	movle	r5, #1
 800c174:	2b03      	cmp	r3, #3
 800c176:	f200 8085 	bhi.w	800c284 <_dtoa_r+0x30c>
 800c17a:	e8df f003 	tbb	[pc, r3]
 800c17e:	3b2e      	.short	0x3b2e
 800c180:	5839      	.short	0x5839
 800c182:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800c186:	441d      	add	r5, r3
 800c188:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800c18c:	2b20      	cmp	r3, #32
 800c18e:	bfc1      	itttt	gt
 800c190:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800c194:	fa08 f803 	lslgt.w	r8, r8, r3
 800c198:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800c19c:	fa26 f303 	lsrgt.w	r3, r6, r3
 800c1a0:	bfd6      	itet	le
 800c1a2:	f1c3 0320 	rsble	r3, r3, #32
 800c1a6:	ea48 0003 	orrgt.w	r0, r8, r3
 800c1aa:	fa06 f003 	lslle.w	r0, r6, r3
 800c1ae:	f7f4 f9d1 	bl	8000554 <__aeabi_ui2d>
 800c1b2:	2201      	movs	r2, #1
 800c1b4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800c1b8:	3d01      	subs	r5, #1
 800c1ba:	920e      	str	r2, [sp, #56]	; 0x38
 800c1bc:	e76f      	b.n	800c09e <_dtoa_r+0x126>
 800c1be:	2301      	movs	r3, #1
 800c1c0:	e7b3      	b.n	800c12a <_dtoa_r+0x1b2>
 800c1c2:	900c      	str	r0, [sp, #48]	; 0x30
 800c1c4:	e7b2      	b.n	800c12c <_dtoa_r+0x1b4>
 800c1c6:	9b05      	ldr	r3, [sp, #20]
 800c1c8:	eba3 030b 	sub.w	r3, r3, fp
 800c1cc:	9305      	str	r3, [sp, #20]
 800c1ce:	f1cb 0300 	rsb	r3, fp, #0
 800c1d2:	9308      	str	r3, [sp, #32]
 800c1d4:	2300      	movs	r3, #0
 800c1d6:	930b      	str	r3, [sp, #44]	; 0x2c
 800c1d8:	e7bf      	b.n	800c15a <_dtoa_r+0x1e2>
 800c1da:	2300      	movs	r3, #0
 800c1dc:	9309      	str	r3, [sp, #36]	; 0x24
 800c1de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	dc52      	bgt.n	800c28a <_dtoa_r+0x312>
 800c1e4:	2301      	movs	r3, #1
 800c1e6:	9301      	str	r3, [sp, #4]
 800c1e8:	9304      	str	r3, [sp, #16]
 800c1ea:	461a      	mov	r2, r3
 800c1ec:	920a      	str	r2, [sp, #40]	; 0x28
 800c1ee:	e00b      	b.n	800c208 <_dtoa_r+0x290>
 800c1f0:	2301      	movs	r3, #1
 800c1f2:	e7f3      	b.n	800c1dc <_dtoa_r+0x264>
 800c1f4:	2300      	movs	r3, #0
 800c1f6:	9309      	str	r3, [sp, #36]	; 0x24
 800c1f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c1fa:	445b      	add	r3, fp
 800c1fc:	9301      	str	r3, [sp, #4]
 800c1fe:	3301      	adds	r3, #1
 800c200:	2b01      	cmp	r3, #1
 800c202:	9304      	str	r3, [sp, #16]
 800c204:	bfb8      	it	lt
 800c206:	2301      	movlt	r3, #1
 800c208:	69e0      	ldr	r0, [r4, #28]
 800c20a:	2100      	movs	r1, #0
 800c20c:	2204      	movs	r2, #4
 800c20e:	f102 0614 	add.w	r6, r2, #20
 800c212:	429e      	cmp	r6, r3
 800c214:	d93d      	bls.n	800c292 <_dtoa_r+0x31a>
 800c216:	6041      	str	r1, [r0, #4]
 800c218:	4620      	mov	r0, r4
 800c21a:	f000 fceb 	bl	800cbf4 <_Balloc>
 800c21e:	9000      	str	r0, [sp, #0]
 800c220:	2800      	cmp	r0, #0
 800c222:	d139      	bne.n	800c298 <_dtoa_r+0x320>
 800c224:	4b16      	ldr	r3, [pc, #88]	; (800c280 <_dtoa_r+0x308>)
 800c226:	4602      	mov	r2, r0
 800c228:	f240 11af 	movw	r1, #431	; 0x1af
 800c22c:	e6bd      	b.n	800bfaa <_dtoa_r+0x32>
 800c22e:	2301      	movs	r3, #1
 800c230:	e7e1      	b.n	800c1f6 <_dtoa_r+0x27e>
 800c232:	2501      	movs	r5, #1
 800c234:	2300      	movs	r3, #0
 800c236:	9307      	str	r3, [sp, #28]
 800c238:	9509      	str	r5, [sp, #36]	; 0x24
 800c23a:	f04f 33ff 	mov.w	r3, #4294967295
 800c23e:	9301      	str	r3, [sp, #4]
 800c240:	9304      	str	r3, [sp, #16]
 800c242:	2200      	movs	r2, #0
 800c244:	2312      	movs	r3, #18
 800c246:	e7d1      	b.n	800c1ec <_dtoa_r+0x274>
 800c248:	636f4361 	.word	0x636f4361
 800c24c:	3fd287a7 	.word	0x3fd287a7
 800c250:	8b60c8b3 	.word	0x8b60c8b3
 800c254:	3fc68a28 	.word	0x3fc68a28
 800c258:	509f79fb 	.word	0x509f79fb
 800c25c:	3fd34413 	.word	0x3fd34413
 800c260:	0800f72d 	.word	0x0800f72d
 800c264:	0800f744 	.word	0x0800f744
 800c268:	7ff00000 	.word	0x7ff00000
 800c26c:	0800f729 	.word	0x0800f729
 800c270:	0800f720 	.word	0x0800f720
 800c274:	0800f6fd 	.word	0x0800f6fd
 800c278:	3ff80000 	.word	0x3ff80000
 800c27c:	0800f830 	.word	0x0800f830
 800c280:	0800f79c 	.word	0x0800f79c
 800c284:	2301      	movs	r3, #1
 800c286:	9309      	str	r3, [sp, #36]	; 0x24
 800c288:	e7d7      	b.n	800c23a <_dtoa_r+0x2c2>
 800c28a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c28c:	9301      	str	r3, [sp, #4]
 800c28e:	9304      	str	r3, [sp, #16]
 800c290:	e7ba      	b.n	800c208 <_dtoa_r+0x290>
 800c292:	3101      	adds	r1, #1
 800c294:	0052      	lsls	r2, r2, #1
 800c296:	e7ba      	b.n	800c20e <_dtoa_r+0x296>
 800c298:	69e3      	ldr	r3, [r4, #28]
 800c29a:	9a00      	ldr	r2, [sp, #0]
 800c29c:	601a      	str	r2, [r3, #0]
 800c29e:	9b04      	ldr	r3, [sp, #16]
 800c2a0:	2b0e      	cmp	r3, #14
 800c2a2:	f200 80a8 	bhi.w	800c3f6 <_dtoa_r+0x47e>
 800c2a6:	2d00      	cmp	r5, #0
 800c2a8:	f000 80a5 	beq.w	800c3f6 <_dtoa_r+0x47e>
 800c2ac:	f1bb 0f00 	cmp.w	fp, #0
 800c2b0:	dd38      	ble.n	800c324 <_dtoa_r+0x3ac>
 800c2b2:	4bc0      	ldr	r3, [pc, #768]	; (800c5b4 <_dtoa_r+0x63c>)
 800c2b4:	f00b 020f 	and.w	r2, fp, #15
 800c2b8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c2bc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800c2c0:	e9d3 6700 	ldrd	r6, r7, [r3]
 800c2c4:	ea4f 182b 	mov.w	r8, fp, asr #4
 800c2c8:	d019      	beq.n	800c2fe <_dtoa_r+0x386>
 800c2ca:	4bbb      	ldr	r3, [pc, #748]	; (800c5b8 <_dtoa_r+0x640>)
 800c2cc:	ec51 0b18 	vmov	r0, r1, d8
 800c2d0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c2d4:	f7f4 fae2 	bl	800089c <__aeabi_ddiv>
 800c2d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c2dc:	f008 080f 	and.w	r8, r8, #15
 800c2e0:	2503      	movs	r5, #3
 800c2e2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800c5b8 <_dtoa_r+0x640>
 800c2e6:	f1b8 0f00 	cmp.w	r8, #0
 800c2ea:	d10a      	bne.n	800c302 <_dtoa_r+0x38a>
 800c2ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c2f0:	4632      	mov	r2, r6
 800c2f2:	463b      	mov	r3, r7
 800c2f4:	f7f4 fad2 	bl	800089c <__aeabi_ddiv>
 800c2f8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c2fc:	e02b      	b.n	800c356 <_dtoa_r+0x3de>
 800c2fe:	2502      	movs	r5, #2
 800c300:	e7ef      	b.n	800c2e2 <_dtoa_r+0x36a>
 800c302:	f018 0f01 	tst.w	r8, #1
 800c306:	d008      	beq.n	800c31a <_dtoa_r+0x3a2>
 800c308:	4630      	mov	r0, r6
 800c30a:	4639      	mov	r1, r7
 800c30c:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c310:	f7f4 f99a 	bl	8000648 <__aeabi_dmul>
 800c314:	3501      	adds	r5, #1
 800c316:	4606      	mov	r6, r0
 800c318:	460f      	mov	r7, r1
 800c31a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c31e:	f109 0908 	add.w	r9, r9, #8
 800c322:	e7e0      	b.n	800c2e6 <_dtoa_r+0x36e>
 800c324:	f000 809f 	beq.w	800c466 <_dtoa_r+0x4ee>
 800c328:	f1cb 0600 	rsb	r6, fp, #0
 800c32c:	4ba1      	ldr	r3, [pc, #644]	; (800c5b4 <_dtoa_r+0x63c>)
 800c32e:	4fa2      	ldr	r7, [pc, #648]	; (800c5b8 <_dtoa_r+0x640>)
 800c330:	f006 020f 	and.w	r2, r6, #15
 800c334:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c33c:	ec51 0b18 	vmov	r0, r1, d8
 800c340:	f7f4 f982 	bl	8000648 <__aeabi_dmul>
 800c344:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c348:	1136      	asrs	r6, r6, #4
 800c34a:	2300      	movs	r3, #0
 800c34c:	2502      	movs	r5, #2
 800c34e:	2e00      	cmp	r6, #0
 800c350:	d17e      	bne.n	800c450 <_dtoa_r+0x4d8>
 800c352:	2b00      	cmp	r3, #0
 800c354:	d1d0      	bne.n	800c2f8 <_dtoa_r+0x380>
 800c356:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c358:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	f000 8084 	beq.w	800c46a <_dtoa_r+0x4f2>
 800c362:	4b96      	ldr	r3, [pc, #600]	; (800c5bc <_dtoa_r+0x644>)
 800c364:	2200      	movs	r2, #0
 800c366:	4640      	mov	r0, r8
 800c368:	4649      	mov	r1, r9
 800c36a:	f7f4 fbdf 	bl	8000b2c <__aeabi_dcmplt>
 800c36e:	2800      	cmp	r0, #0
 800c370:	d07b      	beq.n	800c46a <_dtoa_r+0x4f2>
 800c372:	9b04      	ldr	r3, [sp, #16]
 800c374:	2b00      	cmp	r3, #0
 800c376:	d078      	beq.n	800c46a <_dtoa_r+0x4f2>
 800c378:	9b01      	ldr	r3, [sp, #4]
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	dd39      	ble.n	800c3f2 <_dtoa_r+0x47a>
 800c37e:	4b90      	ldr	r3, [pc, #576]	; (800c5c0 <_dtoa_r+0x648>)
 800c380:	2200      	movs	r2, #0
 800c382:	4640      	mov	r0, r8
 800c384:	4649      	mov	r1, r9
 800c386:	f7f4 f95f 	bl	8000648 <__aeabi_dmul>
 800c38a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c38e:	9e01      	ldr	r6, [sp, #4]
 800c390:	f10b 37ff 	add.w	r7, fp, #4294967295
 800c394:	3501      	adds	r5, #1
 800c396:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c39a:	4628      	mov	r0, r5
 800c39c:	f7f4 f8ea 	bl	8000574 <__aeabi_i2d>
 800c3a0:	4642      	mov	r2, r8
 800c3a2:	464b      	mov	r3, r9
 800c3a4:	f7f4 f950 	bl	8000648 <__aeabi_dmul>
 800c3a8:	4b86      	ldr	r3, [pc, #536]	; (800c5c4 <_dtoa_r+0x64c>)
 800c3aa:	2200      	movs	r2, #0
 800c3ac:	f7f3 ff96 	bl	80002dc <__adddf3>
 800c3b0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800c3b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c3b8:	9303      	str	r3, [sp, #12]
 800c3ba:	2e00      	cmp	r6, #0
 800c3bc:	d158      	bne.n	800c470 <_dtoa_r+0x4f8>
 800c3be:	4b82      	ldr	r3, [pc, #520]	; (800c5c8 <_dtoa_r+0x650>)
 800c3c0:	2200      	movs	r2, #0
 800c3c2:	4640      	mov	r0, r8
 800c3c4:	4649      	mov	r1, r9
 800c3c6:	f7f3 ff87 	bl	80002d8 <__aeabi_dsub>
 800c3ca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c3ce:	4680      	mov	r8, r0
 800c3d0:	4689      	mov	r9, r1
 800c3d2:	f7f4 fbc9 	bl	8000b68 <__aeabi_dcmpgt>
 800c3d6:	2800      	cmp	r0, #0
 800c3d8:	f040 8296 	bne.w	800c908 <_dtoa_r+0x990>
 800c3dc:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800c3e0:	4640      	mov	r0, r8
 800c3e2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c3e6:	4649      	mov	r1, r9
 800c3e8:	f7f4 fba0 	bl	8000b2c <__aeabi_dcmplt>
 800c3ec:	2800      	cmp	r0, #0
 800c3ee:	f040 8289 	bne.w	800c904 <_dtoa_r+0x98c>
 800c3f2:	ed8d 8b02 	vstr	d8, [sp, #8]
 800c3f6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c3f8:	2b00      	cmp	r3, #0
 800c3fa:	f2c0 814e 	blt.w	800c69a <_dtoa_r+0x722>
 800c3fe:	f1bb 0f0e 	cmp.w	fp, #14
 800c402:	f300 814a 	bgt.w	800c69a <_dtoa_r+0x722>
 800c406:	4b6b      	ldr	r3, [pc, #428]	; (800c5b4 <_dtoa_r+0x63c>)
 800c408:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c40c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c410:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c412:	2b00      	cmp	r3, #0
 800c414:	f280 80dc 	bge.w	800c5d0 <_dtoa_r+0x658>
 800c418:	9b04      	ldr	r3, [sp, #16]
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	f300 80d8 	bgt.w	800c5d0 <_dtoa_r+0x658>
 800c420:	f040 826f 	bne.w	800c902 <_dtoa_r+0x98a>
 800c424:	4b68      	ldr	r3, [pc, #416]	; (800c5c8 <_dtoa_r+0x650>)
 800c426:	2200      	movs	r2, #0
 800c428:	4640      	mov	r0, r8
 800c42a:	4649      	mov	r1, r9
 800c42c:	f7f4 f90c 	bl	8000648 <__aeabi_dmul>
 800c430:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c434:	f7f4 fb8e 	bl	8000b54 <__aeabi_dcmpge>
 800c438:	9e04      	ldr	r6, [sp, #16]
 800c43a:	4637      	mov	r7, r6
 800c43c:	2800      	cmp	r0, #0
 800c43e:	f040 8245 	bne.w	800c8cc <_dtoa_r+0x954>
 800c442:	9d00      	ldr	r5, [sp, #0]
 800c444:	2331      	movs	r3, #49	; 0x31
 800c446:	f805 3b01 	strb.w	r3, [r5], #1
 800c44a:	f10b 0b01 	add.w	fp, fp, #1
 800c44e:	e241      	b.n	800c8d4 <_dtoa_r+0x95c>
 800c450:	07f2      	lsls	r2, r6, #31
 800c452:	d505      	bpl.n	800c460 <_dtoa_r+0x4e8>
 800c454:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c458:	f7f4 f8f6 	bl	8000648 <__aeabi_dmul>
 800c45c:	3501      	adds	r5, #1
 800c45e:	2301      	movs	r3, #1
 800c460:	1076      	asrs	r6, r6, #1
 800c462:	3708      	adds	r7, #8
 800c464:	e773      	b.n	800c34e <_dtoa_r+0x3d6>
 800c466:	2502      	movs	r5, #2
 800c468:	e775      	b.n	800c356 <_dtoa_r+0x3de>
 800c46a:	9e04      	ldr	r6, [sp, #16]
 800c46c:	465f      	mov	r7, fp
 800c46e:	e792      	b.n	800c396 <_dtoa_r+0x41e>
 800c470:	9900      	ldr	r1, [sp, #0]
 800c472:	4b50      	ldr	r3, [pc, #320]	; (800c5b4 <_dtoa_r+0x63c>)
 800c474:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c478:	4431      	add	r1, r6
 800c47a:	9102      	str	r1, [sp, #8]
 800c47c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c47e:	eeb0 9a47 	vmov.f32	s18, s14
 800c482:	eef0 9a67 	vmov.f32	s19, s15
 800c486:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800c48a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c48e:	2900      	cmp	r1, #0
 800c490:	d044      	beq.n	800c51c <_dtoa_r+0x5a4>
 800c492:	494e      	ldr	r1, [pc, #312]	; (800c5cc <_dtoa_r+0x654>)
 800c494:	2000      	movs	r0, #0
 800c496:	f7f4 fa01 	bl	800089c <__aeabi_ddiv>
 800c49a:	ec53 2b19 	vmov	r2, r3, d9
 800c49e:	f7f3 ff1b 	bl	80002d8 <__aeabi_dsub>
 800c4a2:	9d00      	ldr	r5, [sp, #0]
 800c4a4:	ec41 0b19 	vmov	d9, r0, r1
 800c4a8:	4649      	mov	r1, r9
 800c4aa:	4640      	mov	r0, r8
 800c4ac:	f7f4 fb7c 	bl	8000ba8 <__aeabi_d2iz>
 800c4b0:	4606      	mov	r6, r0
 800c4b2:	f7f4 f85f 	bl	8000574 <__aeabi_i2d>
 800c4b6:	4602      	mov	r2, r0
 800c4b8:	460b      	mov	r3, r1
 800c4ba:	4640      	mov	r0, r8
 800c4bc:	4649      	mov	r1, r9
 800c4be:	f7f3 ff0b 	bl	80002d8 <__aeabi_dsub>
 800c4c2:	3630      	adds	r6, #48	; 0x30
 800c4c4:	f805 6b01 	strb.w	r6, [r5], #1
 800c4c8:	ec53 2b19 	vmov	r2, r3, d9
 800c4cc:	4680      	mov	r8, r0
 800c4ce:	4689      	mov	r9, r1
 800c4d0:	f7f4 fb2c 	bl	8000b2c <__aeabi_dcmplt>
 800c4d4:	2800      	cmp	r0, #0
 800c4d6:	d164      	bne.n	800c5a2 <_dtoa_r+0x62a>
 800c4d8:	4642      	mov	r2, r8
 800c4da:	464b      	mov	r3, r9
 800c4dc:	4937      	ldr	r1, [pc, #220]	; (800c5bc <_dtoa_r+0x644>)
 800c4de:	2000      	movs	r0, #0
 800c4e0:	f7f3 fefa 	bl	80002d8 <__aeabi_dsub>
 800c4e4:	ec53 2b19 	vmov	r2, r3, d9
 800c4e8:	f7f4 fb20 	bl	8000b2c <__aeabi_dcmplt>
 800c4ec:	2800      	cmp	r0, #0
 800c4ee:	f040 80b6 	bne.w	800c65e <_dtoa_r+0x6e6>
 800c4f2:	9b02      	ldr	r3, [sp, #8]
 800c4f4:	429d      	cmp	r5, r3
 800c4f6:	f43f af7c 	beq.w	800c3f2 <_dtoa_r+0x47a>
 800c4fa:	4b31      	ldr	r3, [pc, #196]	; (800c5c0 <_dtoa_r+0x648>)
 800c4fc:	ec51 0b19 	vmov	r0, r1, d9
 800c500:	2200      	movs	r2, #0
 800c502:	f7f4 f8a1 	bl	8000648 <__aeabi_dmul>
 800c506:	4b2e      	ldr	r3, [pc, #184]	; (800c5c0 <_dtoa_r+0x648>)
 800c508:	ec41 0b19 	vmov	d9, r0, r1
 800c50c:	2200      	movs	r2, #0
 800c50e:	4640      	mov	r0, r8
 800c510:	4649      	mov	r1, r9
 800c512:	f7f4 f899 	bl	8000648 <__aeabi_dmul>
 800c516:	4680      	mov	r8, r0
 800c518:	4689      	mov	r9, r1
 800c51a:	e7c5      	b.n	800c4a8 <_dtoa_r+0x530>
 800c51c:	ec51 0b17 	vmov	r0, r1, d7
 800c520:	f7f4 f892 	bl	8000648 <__aeabi_dmul>
 800c524:	9b02      	ldr	r3, [sp, #8]
 800c526:	9d00      	ldr	r5, [sp, #0]
 800c528:	930f      	str	r3, [sp, #60]	; 0x3c
 800c52a:	ec41 0b19 	vmov	d9, r0, r1
 800c52e:	4649      	mov	r1, r9
 800c530:	4640      	mov	r0, r8
 800c532:	f7f4 fb39 	bl	8000ba8 <__aeabi_d2iz>
 800c536:	4606      	mov	r6, r0
 800c538:	f7f4 f81c 	bl	8000574 <__aeabi_i2d>
 800c53c:	3630      	adds	r6, #48	; 0x30
 800c53e:	4602      	mov	r2, r0
 800c540:	460b      	mov	r3, r1
 800c542:	4640      	mov	r0, r8
 800c544:	4649      	mov	r1, r9
 800c546:	f7f3 fec7 	bl	80002d8 <__aeabi_dsub>
 800c54a:	f805 6b01 	strb.w	r6, [r5], #1
 800c54e:	9b02      	ldr	r3, [sp, #8]
 800c550:	429d      	cmp	r5, r3
 800c552:	4680      	mov	r8, r0
 800c554:	4689      	mov	r9, r1
 800c556:	f04f 0200 	mov.w	r2, #0
 800c55a:	d124      	bne.n	800c5a6 <_dtoa_r+0x62e>
 800c55c:	4b1b      	ldr	r3, [pc, #108]	; (800c5cc <_dtoa_r+0x654>)
 800c55e:	ec51 0b19 	vmov	r0, r1, d9
 800c562:	f7f3 febb 	bl	80002dc <__adddf3>
 800c566:	4602      	mov	r2, r0
 800c568:	460b      	mov	r3, r1
 800c56a:	4640      	mov	r0, r8
 800c56c:	4649      	mov	r1, r9
 800c56e:	f7f4 fafb 	bl	8000b68 <__aeabi_dcmpgt>
 800c572:	2800      	cmp	r0, #0
 800c574:	d173      	bne.n	800c65e <_dtoa_r+0x6e6>
 800c576:	ec53 2b19 	vmov	r2, r3, d9
 800c57a:	4914      	ldr	r1, [pc, #80]	; (800c5cc <_dtoa_r+0x654>)
 800c57c:	2000      	movs	r0, #0
 800c57e:	f7f3 feab 	bl	80002d8 <__aeabi_dsub>
 800c582:	4602      	mov	r2, r0
 800c584:	460b      	mov	r3, r1
 800c586:	4640      	mov	r0, r8
 800c588:	4649      	mov	r1, r9
 800c58a:	f7f4 facf 	bl	8000b2c <__aeabi_dcmplt>
 800c58e:	2800      	cmp	r0, #0
 800c590:	f43f af2f 	beq.w	800c3f2 <_dtoa_r+0x47a>
 800c594:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800c596:	1e6b      	subs	r3, r5, #1
 800c598:	930f      	str	r3, [sp, #60]	; 0x3c
 800c59a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c59e:	2b30      	cmp	r3, #48	; 0x30
 800c5a0:	d0f8      	beq.n	800c594 <_dtoa_r+0x61c>
 800c5a2:	46bb      	mov	fp, r7
 800c5a4:	e04a      	b.n	800c63c <_dtoa_r+0x6c4>
 800c5a6:	4b06      	ldr	r3, [pc, #24]	; (800c5c0 <_dtoa_r+0x648>)
 800c5a8:	f7f4 f84e 	bl	8000648 <__aeabi_dmul>
 800c5ac:	4680      	mov	r8, r0
 800c5ae:	4689      	mov	r9, r1
 800c5b0:	e7bd      	b.n	800c52e <_dtoa_r+0x5b6>
 800c5b2:	bf00      	nop
 800c5b4:	0800f830 	.word	0x0800f830
 800c5b8:	0800f808 	.word	0x0800f808
 800c5bc:	3ff00000 	.word	0x3ff00000
 800c5c0:	40240000 	.word	0x40240000
 800c5c4:	401c0000 	.word	0x401c0000
 800c5c8:	40140000 	.word	0x40140000
 800c5cc:	3fe00000 	.word	0x3fe00000
 800c5d0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c5d4:	9d00      	ldr	r5, [sp, #0]
 800c5d6:	4642      	mov	r2, r8
 800c5d8:	464b      	mov	r3, r9
 800c5da:	4630      	mov	r0, r6
 800c5dc:	4639      	mov	r1, r7
 800c5de:	f7f4 f95d 	bl	800089c <__aeabi_ddiv>
 800c5e2:	f7f4 fae1 	bl	8000ba8 <__aeabi_d2iz>
 800c5e6:	9001      	str	r0, [sp, #4]
 800c5e8:	f7f3 ffc4 	bl	8000574 <__aeabi_i2d>
 800c5ec:	4642      	mov	r2, r8
 800c5ee:	464b      	mov	r3, r9
 800c5f0:	f7f4 f82a 	bl	8000648 <__aeabi_dmul>
 800c5f4:	4602      	mov	r2, r0
 800c5f6:	460b      	mov	r3, r1
 800c5f8:	4630      	mov	r0, r6
 800c5fa:	4639      	mov	r1, r7
 800c5fc:	f7f3 fe6c 	bl	80002d8 <__aeabi_dsub>
 800c600:	9e01      	ldr	r6, [sp, #4]
 800c602:	9f04      	ldr	r7, [sp, #16]
 800c604:	3630      	adds	r6, #48	; 0x30
 800c606:	f805 6b01 	strb.w	r6, [r5], #1
 800c60a:	9e00      	ldr	r6, [sp, #0]
 800c60c:	1bae      	subs	r6, r5, r6
 800c60e:	42b7      	cmp	r7, r6
 800c610:	4602      	mov	r2, r0
 800c612:	460b      	mov	r3, r1
 800c614:	d134      	bne.n	800c680 <_dtoa_r+0x708>
 800c616:	f7f3 fe61 	bl	80002dc <__adddf3>
 800c61a:	4642      	mov	r2, r8
 800c61c:	464b      	mov	r3, r9
 800c61e:	4606      	mov	r6, r0
 800c620:	460f      	mov	r7, r1
 800c622:	f7f4 faa1 	bl	8000b68 <__aeabi_dcmpgt>
 800c626:	b9c8      	cbnz	r0, 800c65c <_dtoa_r+0x6e4>
 800c628:	4642      	mov	r2, r8
 800c62a:	464b      	mov	r3, r9
 800c62c:	4630      	mov	r0, r6
 800c62e:	4639      	mov	r1, r7
 800c630:	f7f4 fa72 	bl	8000b18 <__aeabi_dcmpeq>
 800c634:	b110      	cbz	r0, 800c63c <_dtoa_r+0x6c4>
 800c636:	9b01      	ldr	r3, [sp, #4]
 800c638:	07db      	lsls	r3, r3, #31
 800c63a:	d40f      	bmi.n	800c65c <_dtoa_r+0x6e4>
 800c63c:	4651      	mov	r1, sl
 800c63e:	4620      	mov	r0, r4
 800c640:	f000 fb18 	bl	800cc74 <_Bfree>
 800c644:	2300      	movs	r3, #0
 800c646:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c648:	702b      	strb	r3, [r5, #0]
 800c64a:	f10b 0301 	add.w	r3, fp, #1
 800c64e:	6013      	str	r3, [r2, #0]
 800c650:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c652:	2b00      	cmp	r3, #0
 800c654:	f43f ace2 	beq.w	800c01c <_dtoa_r+0xa4>
 800c658:	601d      	str	r5, [r3, #0]
 800c65a:	e4df      	b.n	800c01c <_dtoa_r+0xa4>
 800c65c:	465f      	mov	r7, fp
 800c65e:	462b      	mov	r3, r5
 800c660:	461d      	mov	r5, r3
 800c662:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c666:	2a39      	cmp	r2, #57	; 0x39
 800c668:	d106      	bne.n	800c678 <_dtoa_r+0x700>
 800c66a:	9a00      	ldr	r2, [sp, #0]
 800c66c:	429a      	cmp	r2, r3
 800c66e:	d1f7      	bne.n	800c660 <_dtoa_r+0x6e8>
 800c670:	9900      	ldr	r1, [sp, #0]
 800c672:	2230      	movs	r2, #48	; 0x30
 800c674:	3701      	adds	r7, #1
 800c676:	700a      	strb	r2, [r1, #0]
 800c678:	781a      	ldrb	r2, [r3, #0]
 800c67a:	3201      	adds	r2, #1
 800c67c:	701a      	strb	r2, [r3, #0]
 800c67e:	e790      	b.n	800c5a2 <_dtoa_r+0x62a>
 800c680:	4ba3      	ldr	r3, [pc, #652]	; (800c910 <_dtoa_r+0x998>)
 800c682:	2200      	movs	r2, #0
 800c684:	f7f3 ffe0 	bl	8000648 <__aeabi_dmul>
 800c688:	2200      	movs	r2, #0
 800c68a:	2300      	movs	r3, #0
 800c68c:	4606      	mov	r6, r0
 800c68e:	460f      	mov	r7, r1
 800c690:	f7f4 fa42 	bl	8000b18 <__aeabi_dcmpeq>
 800c694:	2800      	cmp	r0, #0
 800c696:	d09e      	beq.n	800c5d6 <_dtoa_r+0x65e>
 800c698:	e7d0      	b.n	800c63c <_dtoa_r+0x6c4>
 800c69a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c69c:	2a00      	cmp	r2, #0
 800c69e:	f000 80ca 	beq.w	800c836 <_dtoa_r+0x8be>
 800c6a2:	9a07      	ldr	r2, [sp, #28]
 800c6a4:	2a01      	cmp	r2, #1
 800c6a6:	f300 80ad 	bgt.w	800c804 <_dtoa_r+0x88c>
 800c6aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c6ac:	2a00      	cmp	r2, #0
 800c6ae:	f000 80a5 	beq.w	800c7fc <_dtoa_r+0x884>
 800c6b2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c6b6:	9e08      	ldr	r6, [sp, #32]
 800c6b8:	9d05      	ldr	r5, [sp, #20]
 800c6ba:	9a05      	ldr	r2, [sp, #20]
 800c6bc:	441a      	add	r2, r3
 800c6be:	9205      	str	r2, [sp, #20]
 800c6c0:	9a06      	ldr	r2, [sp, #24]
 800c6c2:	2101      	movs	r1, #1
 800c6c4:	441a      	add	r2, r3
 800c6c6:	4620      	mov	r0, r4
 800c6c8:	9206      	str	r2, [sp, #24]
 800c6ca:	f000 fb89 	bl	800cde0 <__i2b>
 800c6ce:	4607      	mov	r7, r0
 800c6d0:	b165      	cbz	r5, 800c6ec <_dtoa_r+0x774>
 800c6d2:	9b06      	ldr	r3, [sp, #24]
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	dd09      	ble.n	800c6ec <_dtoa_r+0x774>
 800c6d8:	42ab      	cmp	r3, r5
 800c6da:	9a05      	ldr	r2, [sp, #20]
 800c6dc:	bfa8      	it	ge
 800c6de:	462b      	movge	r3, r5
 800c6e0:	1ad2      	subs	r2, r2, r3
 800c6e2:	9205      	str	r2, [sp, #20]
 800c6e4:	9a06      	ldr	r2, [sp, #24]
 800c6e6:	1aed      	subs	r5, r5, r3
 800c6e8:	1ad3      	subs	r3, r2, r3
 800c6ea:	9306      	str	r3, [sp, #24]
 800c6ec:	9b08      	ldr	r3, [sp, #32]
 800c6ee:	b1f3      	cbz	r3, 800c72e <_dtoa_r+0x7b6>
 800c6f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	f000 80a3 	beq.w	800c83e <_dtoa_r+0x8c6>
 800c6f8:	2e00      	cmp	r6, #0
 800c6fa:	dd10      	ble.n	800c71e <_dtoa_r+0x7a6>
 800c6fc:	4639      	mov	r1, r7
 800c6fe:	4632      	mov	r2, r6
 800c700:	4620      	mov	r0, r4
 800c702:	f000 fc2d 	bl	800cf60 <__pow5mult>
 800c706:	4652      	mov	r2, sl
 800c708:	4601      	mov	r1, r0
 800c70a:	4607      	mov	r7, r0
 800c70c:	4620      	mov	r0, r4
 800c70e:	f000 fb7d 	bl	800ce0c <__multiply>
 800c712:	4651      	mov	r1, sl
 800c714:	4680      	mov	r8, r0
 800c716:	4620      	mov	r0, r4
 800c718:	f000 faac 	bl	800cc74 <_Bfree>
 800c71c:	46c2      	mov	sl, r8
 800c71e:	9b08      	ldr	r3, [sp, #32]
 800c720:	1b9a      	subs	r2, r3, r6
 800c722:	d004      	beq.n	800c72e <_dtoa_r+0x7b6>
 800c724:	4651      	mov	r1, sl
 800c726:	4620      	mov	r0, r4
 800c728:	f000 fc1a 	bl	800cf60 <__pow5mult>
 800c72c:	4682      	mov	sl, r0
 800c72e:	2101      	movs	r1, #1
 800c730:	4620      	mov	r0, r4
 800c732:	f000 fb55 	bl	800cde0 <__i2b>
 800c736:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c738:	2b00      	cmp	r3, #0
 800c73a:	4606      	mov	r6, r0
 800c73c:	f340 8081 	ble.w	800c842 <_dtoa_r+0x8ca>
 800c740:	461a      	mov	r2, r3
 800c742:	4601      	mov	r1, r0
 800c744:	4620      	mov	r0, r4
 800c746:	f000 fc0b 	bl	800cf60 <__pow5mult>
 800c74a:	9b07      	ldr	r3, [sp, #28]
 800c74c:	2b01      	cmp	r3, #1
 800c74e:	4606      	mov	r6, r0
 800c750:	dd7a      	ble.n	800c848 <_dtoa_r+0x8d0>
 800c752:	f04f 0800 	mov.w	r8, #0
 800c756:	6933      	ldr	r3, [r6, #16]
 800c758:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c75c:	6918      	ldr	r0, [r3, #16]
 800c75e:	f000 faf1 	bl	800cd44 <__hi0bits>
 800c762:	f1c0 0020 	rsb	r0, r0, #32
 800c766:	9b06      	ldr	r3, [sp, #24]
 800c768:	4418      	add	r0, r3
 800c76a:	f010 001f 	ands.w	r0, r0, #31
 800c76e:	f000 8094 	beq.w	800c89a <_dtoa_r+0x922>
 800c772:	f1c0 0320 	rsb	r3, r0, #32
 800c776:	2b04      	cmp	r3, #4
 800c778:	f340 8085 	ble.w	800c886 <_dtoa_r+0x90e>
 800c77c:	9b05      	ldr	r3, [sp, #20]
 800c77e:	f1c0 001c 	rsb	r0, r0, #28
 800c782:	4403      	add	r3, r0
 800c784:	9305      	str	r3, [sp, #20]
 800c786:	9b06      	ldr	r3, [sp, #24]
 800c788:	4403      	add	r3, r0
 800c78a:	4405      	add	r5, r0
 800c78c:	9306      	str	r3, [sp, #24]
 800c78e:	9b05      	ldr	r3, [sp, #20]
 800c790:	2b00      	cmp	r3, #0
 800c792:	dd05      	ble.n	800c7a0 <_dtoa_r+0x828>
 800c794:	4651      	mov	r1, sl
 800c796:	461a      	mov	r2, r3
 800c798:	4620      	mov	r0, r4
 800c79a:	f000 fc3b 	bl	800d014 <__lshift>
 800c79e:	4682      	mov	sl, r0
 800c7a0:	9b06      	ldr	r3, [sp, #24]
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	dd05      	ble.n	800c7b2 <_dtoa_r+0x83a>
 800c7a6:	4631      	mov	r1, r6
 800c7a8:	461a      	mov	r2, r3
 800c7aa:	4620      	mov	r0, r4
 800c7ac:	f000 fc32 	bl	800d014 <__lshift>
 800c7b0:	4606      	mov	r6, r0
 800c7b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	d072      	beq.n	800c89e <_dtoa_r+0x926>
 800c7b8:	4631      	mov	r1, r6
 800c7ba:	4650      	mov	r0, sl
 800c7bc:	f000 fc96 	bl	800d0ec <__mcmp>
 800c7c0:	2800      	cmp	r0, #0
 800c7c2:	da6c      	bge.n	800c89e <_dtoa_r+0x926>
 800c7c4:	2300      	movs	r3, #0
 800c7c6:	4651      	mov	r1, sl
 800c7c8:	220a      	movs	r2, #10
 800c7ca:	4620      	mov	r0, r4
 800c7cc:	f000 fa74 	bl	800ccb8 <__multadd>
 800c7d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c7d2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c7d6:	4682      	mov	sl, r0
 800c7d8:	2b00      	cmp	r3, #0
 800c7da:	f000 81b0 	beq.w	800cb3e <_dtoa_r+0xbc6>
 800c7de:	2300      	movs	r3, #0
 800c7e0:	4639      	mov	r1, r7
 800c7e2:	220a      	movs	r2, #10
 800c7e4:	4620      	mov	r0, r4
 800c7e6:	f000 fa67 	bl	800ccb8 <__multadd>
 800c7ea:	9b01      	ldr	r3, [sp, #4]
 800c7ec:	2b00      	cmp	r3, #0
 800c7ee:	4607      	mov	r7, r0
 800c7f0:	f300 8096 	bgt.w	800c920 <_dtoa_r+0x9a8>
 800c7f4:	9b07      	ldr	r3, [sp, #28]
 800c7f6:	2b02      	cmp	r3, #2
 800c7f8:	dc59      	bgt.n	800c8ae <_dtoa_r+0x936>
 800c7fa:	e091      	b.n	800c920 <_dtoa_r+0x9a8>
 800c7fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c7fe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c802:	e758      	b.n	800c6b6 <_dtoa_r+0x73e>
 800c804:	9b04      	ldr	r3, [sp, #16]
 800c806:	1e5e      	subs	r6, r3, #1
 800c808:	9b08      	ldr	r3, [sp, #32]
 800c80a:	42b3      	cmp	r3, r6
 800c80c:	bfbf      	itttt	lt
 800c80e:	9b08      	ldrlt	r3, [sp, #32]
 800c810:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800c812:	9608      	strlt	r6, [sp, #32]
 800c814:	1af3      	sublt	r3, r6, r3
 800c816:	bfb4      	ite	lt
 800c818:	18d2      	addlt	r2, r2, r3
 800c81a:	1b9e      	subge	r6, r3, r6
 800c81c:	9b04      	ldr	r3, [sp, #16]
 800c81e:	bfbc      	itt	lt
 800c820:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800c822:	2600      	movlt	r6, #0
 800c824:	2b00      	cmp	r3, #0
 800c826:	bfb7      	itett	lt
 800c828:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800c82c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800c830:	1a9d      	sublt	r5, r3, r2
 800c832:	2300      	movlt	r3, #0
 800c834:	e741      	b.n	800c6ba <_dtoa_r+0x742>
 800c836:	9e08      	ldr	r6, [sp, #32]
 800c838:	9d05      	ldr	r5, [sp, #20]
 800c83a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800c83c:	e748      	b.n	800c6d0 <_dtoa_r+0x758>
 800c83e:	9a08      	ldr	r2, [sp, #32]
 800c840:	e770      	b.n	800c724 <_dtoa_r+0x7ac>
 800c842:	9b07      	ldr	r3, [sp, #28]
 800c844:	2b01      	cmp	r3, #1
 800c846:	dc19      	bgt.n	800c87c <_dtoa_r+0x904>
 800c848:	9b02      	ldr	r3, [sp, #8]
 800c84a:	b9bb      	cbnz	r3, 800c87c <_dtoa_r+0x904>
 800c84c:	9b03      	ldr	r3, [sp, #12]
 800c84e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c852:	b99b      	cbnz	r3, 800c87c <_dtoa_r+0x904>
 800c854:	9b03      	ldr	r3, [sp, #12]
 800c856:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c85a:	0d1b      	lsrs	r3, r3, #20
 800c85c:	051b      	lsls	r3, r3, #20
 800c85e:	b183      	cbz	r3, 800c882 <_dtoa_r+0x90a>
 800c860:	9b05      	ldr	r3, [sp, #20]
 800c862:	3301      	adds	r3, #1
 800c864:	9305      	str	r3, [sp, #20]
 800c866:	9b06      	ldr	r3, [sp, #24]
 800c868:	3301      	adds	r3, #1
 800c86a:	9306      	str	r3, [sp, #24]
 800c86c:	f04f 0801 	mov.w	r8, #1
 800c870:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c872:	2b00      	cmp	r3, #0
 800c874:	f47f af6f 	bne.w	800c756 <_dtoa_r+0x7de>
 800c878:	2001      	movs	r0, #1
 800c87a:	e774      	b.n	800c766 <_dtoa_r+0x7ee>
 800c87c:	f04f 0800 	mov.w	r8, #0
 800c880:	e7f6      	b.n	800c870 <_dtoa_r+0x8f8>
 800c882:	4698      	mov	r8, r3
 800c884:	e7f4      	b.n	800c870 <_dtoa_r+0x8f8>
 800c886:	d082      	beq.n	800c78e <_dtoa_r+0x816>
 800c888:	9a05      	ldr	r2, [sp, #20]
 800c88a:	331c      	adds	r3, #28
 800c88c:	441a      	add	r2, r3
 800c88e:	9205      	str	r2, [sp, #20]
 800c890:	9a06      	ldr	r2, [sp, #24]
 800c892:	441a      	add	r2, r3
 800c894:	441d      	add	r5, r3
 800c896:	9206      	str	r2, [sp, #24]
 800c898:	e779      	b.n	800c78e <_dtoa_r+0x816>
 800c89a:	4603      	mov	r3, r0
 800c89c:	e7f4      	b.n	800c888 <_dtoa_r+0x910>
 800c89e:	9b04      	ldr	r3, [sp, #16]
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	dc37      	bgt.n	800c914 <_dtoa_r+0x99c>
 800c8a4:	9b07      	ldr	r3, [sp, #28]
 800c8a6:	2b02      	cmp	r3, #2
 800c8a8:	dd34      	ble.n	800c914 <_dtoa_r+0x99c>
 800c8aa:	9b04      	ldr	r3, [sp, #16]
 800c8ac:	9301      	str	r3, [sp, #4]
 800c8ae:	9b01      	ldr	r3, [sp, #4]
 800c8b0:	b963      	cbnz	r3, 800c8cc <_dtoa_r+0x954>
 800c8b2:	4631      	mov	r1, r6
 800c8b4:	2205      	movs	r2, #5
 800c8b6:	4620      	mov	r0, r4
 800c8b8:	f000 f9fe 	bl	800ccb8 <__multadd>
 800c8bc:	4601      	mov	r1, r0
 800c8be:	4606      	mov	r6, r0
 800c8c0:	4650      	mov	r0, sl
 800c8c2:	f000 fc13 	bl	800d0ec <__mcmp>
 800c8c6:	2800      	cmp	r0, #0
 800c8c8:	f73f adbb 	bgt.w	800c442 <_dtoa_r+0x4ca>
 800c8cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c8ce:	9d00      	ldr	r5, [sp, #0]
 800c8d0:	ea6f 0b03 	mvn.w	fp, r3
 800c8d4:	f04f 0800 	mov.w	r8, #0
 800c8d8:	4631      	mov	r1, r6
 800c8da:	4620      	mov	r0, r4
 800c8dc:	f000 f9ca 	bl	800cc74 <_Bfree>
 800c8e0:	2f00      	cmp	r7, #0
 800c8e2:	f43f aeab 	beq.w	800c63c <_dtoa_r+0x6c4>
 800c8e6:	f1b8 0f00 	cmp.w	r8, #0
 800c8ea:	d005      	beq.n	800c8f8 <_dtoa_r+0x980>
 800c8ec:	45b8      	cmp	r8, r7
 800c8ee:	d003      	beq.n	800c8f8 <_dtoa_r+0x980>
 800c8f0:	4641      	mov	r1, r8
 800c8f2:	4620      	mov	r0, r4
 800c8f4:	f000 f9be 	bl	800cc74 <_Bfree>
 800c8f8:	4639      	mov	r1, r7
 800c8fa:	4620      	mov	r0, r4
 800c8fc:	f000 f9ba 	bl	800cc74 <_Bfree>
 800c900:	e69c      	b.n	800c63c <_dtoa_r+0x6c4>
 800c902:	2600      	movs	r6, #0
 800c904:	4637      	mov	r7, r6
 800c906:	e7e1      	b.n	800c8cc <_dtoa_r+0x954>
 800c908:	46bb      	mov	fp, r7
 800c90a:	4637      	mov	r7, r6
 800c90c:	e599      	b.n	800c442 <_dtoa_r+0x4ca>
 800c90e:	bf00      	nop
 800c910:	40240000 	.word	0x40240000
 800c914:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c916:	2b00      	cmp	r3, #0
 800c918:	f000 80c8 	beq.w	800caac <_dtoa_r+0xb34>
 800c91c:	9b04      	ldr	r3, [sp, #16]
 800c91e:	9301      	str	r3, [sp, #4]
 800c920:	2d00      	cmp	r5, #0
 800c922:	dd05      	ble.n	800c930 <_dtoa_r+0x9b8>
 800c924:	4639      	mov	r1, r7
 800c926:	462a      	mov	r2, r5
 800c928:	4620      	mov	r0, r4
 800c92a:	f000 fb73 	bl	800d014 <__lshift>
 800c92e:	4607      	mov	r7, r0
 800c930:	f1b8 0f00 	cmp.w	r8, #0
 800c934:	d05b      	beq.n	800c9ee <_dtoa_r+0xa76>
 800c936:	6879      	ldr	r1, [r7, #4]
 800c938:	4620      	mov	r0, r4
 800c93a:	f000 f95b 	bl	800cbf4 <_Balloc>
 800c93e:	4605      	mov	r5, r0
 800c940:	b928      	cbnz	r0, 800c94e <_dtoa_r+0x9d6>
 800c942:	4b83      	ldr	r3, [pc, #524]	; (800cb50 <_dtoa_r+0xbd8>)
 800c944:	4602      	mov	r2, r0
 800c946:	f240 21ef 	movw	r1, #751	; 0x2ef
 800c94a:	f7ff bb2e 	b.w	800bfaa <_dtoa_r+0x32>
 800c94e:	693a      	ldr	r2, [r7, #16]
 800c950:	3202      	adds	r2, #2
 800c952:	0092      	lsls	r2, r2, #2
 800c954:	f107 010c 	add.w	r1, r7, #12
 800c958:	300c      	adds	r0, #12
 800c95a:	f001 f8af 	bl	800dabc <memcpy>
 800c95e:	2201      	movs	r2, #1
 800c960:	4629      	mov	r1, r5
 800c962:	4620      	mov	r0, r4
 800c964:	f000 fb56 	bl	800d014 <__lshift>
 800c968:	9b00      	ldr	r3, [sp, #0]
 800c96a:	3301      	adds	r3, #1
 800c96c:	9304      	str	r3, [sp, #16]
 800c96e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c972:	4413      	add	r3, r2
 800c974:	9308      	str	r3, [sp, #32]
 800c976:	9b02      	ldr	r3, [sp, #8]
 800c978:	f003 0301 	and.w	r3, r3, #1
 800c97c:	46b8      	mov	r8, r7
 800c97e:	9306      	str	r3, [sp, #24]
 800c980:	4607      	mov	r7, r0
 800c982:	9b04      	ldr	r3, [sp, #16]
 800c984:	4631      	mov	r1, r6
 800c986:	3b01      	subs	r3, #1
 800c988:	4650      	mov	r0, sl
 800c98a:	9301      	str	r3, [sp, #4]
 800c98c:	f7ff fa6a 	bl	800be64 <quorem>
 800c990:	4641      	mov	r1, r8
 800c992:	9002      	str	r0, [sp, #8]
 800c994:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800c998:	4650      	mov	r0, sl
 800c99a:	f000 fba7 	bl	800d0ec <__mcmp>
 800c99e:	463a      	mov	r2, r7
 800c9a0:	9005      	str	r0, [sp, #20]
 800c9a2:	4631      	mov	r1, r6
 800c9a4:	4620      	mov	r0, r4
 800c9a6:	f000 fbbd 	bl	800d124 <__mdiff>
 800c9aa:	68c2      	ldr	r2, [r0, #12]
 800c9ac:	4605      	mov	r5, r0
 800c9ae:	bb02      	cbnz	r2, 800c9f2 <_dtoa_r+0xa7a>
 800c9b0:	4601      	mov	r1, r0
 800c9b2:	4650      	mov	r0, sl
 800c9b4:	f000 fb9a 	bl	800d0ec <__mcmp>
 800c9b8:	4602      	mov	r2, r0
 800c9ba:	4629      	mov	r1, r5
 800c9bc:	4620      	mov	r0, r4
 800c9be:	9209      	str	r2, [sp, #36]	; 0x24
 800c9c0:	f000 f958 	bl	800cc74 <_Bfree>
 800c9c4:	9b07      	ldr	r3, [sp, #28]
 800c9c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c9c8:	9d04      	ldr	r5, [sp, #16]
 800c9ca:	ea43 0102 	orr.w	r1, r3, r2
 800c9ce:	9b06      	ldr	r3, [sp, #24]
 800c9d0:	4319      	orrs	r1, r3
 800c9d2:	d110      	bne.n	800c9f6 <_dtoa_r+0xa7e>
 800c9d4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c9d8:	d029      	beq.n	800ca2e <_dtoa_r+0xab6>
 800c9da:	9b05      	ldr	r3, [sp, #20]
 800c9dc:	2b00      	cmp	r3, #0
 800c9de:	dd02      	ble.n	800c9e6 <_dtoa_r+0xa6e>
 800c9e0:	9b02      	ldr	r3, [sp, #8]
 800c9e2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800c9e6:	9b01      	ldr	r3, [sp, #4]
 800c9e8:	f883 9000 	strb.w	r9, [r3]
 800c9ec:	e774      	b.n	800c8d8 <_dtoa_r+0x960>
 800c9ee:	4638      	mov	r0, r7
 800c9f0:	e7ba      	b.n	800c968 <_dtoa_r+0x9f0>
 800c9f2:	2201      	movs	r2, #1
 800c9f4:	e7e1      	b.n	800c9ba <_dtoa_r+0xa42>
 800c9f6:	9b05      	ldr	r3, [sp, #20]
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	db04      	blt.n	800ca06 <_dtoa_r+0xa8e>
 800c9fc:	9907      	ldr	r1, [sp, #28]
 800c9fe:	430b      	orrs	r3, r1
 800ca00:	9906      	ldr	r1, [sp, #24]
 800ca02:	430b      	orrs	r3, r1
 800ca04:	d120      	bne.n	800ca48 <_dtoa_r+0xad0>
 800ca06:	2a00      	cmp	r2, #0
 800ca08:	dded      	ble.n	800c9e6 <_dtoa_r+0xa6e>
 800ca0a:	4651      	mov	r1, sl
 800ca0c:	2201      	movs	r2, #1
 800ca0e:	4620      	mov	r0, r4
 800ca10:	f000 fb00 	bl	800d014 <__lshift>
 800ca14:	4631      	mov	r1, r6
 800ca16:	4682      	mov	sl, r0
 800ca18:	f000 fb68 	bl	800d0ec <__mcmp>
 800ca1c:	2800      	cmp	r0, #0
 800ca1e:	dc03      	bgt.n	800ca28 <_dtoa_r+0xab0>
 800ca20:	d1e1      	bne.n	800c9e6 <_dtoa_r+0xa6e>
 800ca22:	f019 0f01 	tst.w	r9, #1
 800ca26:	d0de      	beq.n	800c9e6 <_dtoa_r+0xa6e>
 800ca28:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800ca2c:	d1d8      	bne.n	800c9e0 <_dtoa_r+0xa68>
 800ca2e:	9a01      	ldr	r2, [sp, #4]
 800ca30:	2339      	movs	r3, #57	; 0x39
 800ca32:	7013      	strb	r3, [r2, #0]
 800ca34:	462b      	mov	r3, r5
 800ca36:	461d      	mov	r5, r3
 800ca38:	3b01      	subs	r3, #1
 800ca3a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800ca3e:	2a39      	cmp	r2, #57	; 0x39
 800ca40:	d06c      	beq.n	800cb1c <_dtoa_r+0xba4>
 800ca42:	3201      	adds	r2, #1
 800ca44:	701a      	strb	r2, [r3, #0]
 800ca46:	e747      	b.n	800c8d8 <_dtoa_r+0x960>
 800ca48:	2a00      	cmp	r2, #0
 800ca4a:	dd07      	ble.n	800ca5c <_dtoa_r+0xae4>
 800ca4c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800ca50:	d0ed      	beq.n	800ca2e <_dtoa_r+0xab6>
 800ca52:	9a01      	ldr	r2, [sp, #4]
 800ca54:	f109 0301 	add.w	r3, r9, #1
 800ca58:	7013      	strb	r3, [r2, #0]
 800ca5a:	e73d      	b.n	800c8d8 <_dtoa_r+0x960>
 800ca5c:	9b04      	ldr	r3, [sp, #16]
 800ca5e:	9a08      	ldr	r2, [sp, #32]
 800ca60:	f803 9c01 	strb.w	r9, [r3, #-1]
 800ca64:	4293      	cmp	r3, r2
 800ca66:	d043      	beq.n	800caf0 <_dtoa_r+0xb78>
 800ca68:	4651      	mov	r1, sl
 800ca6a:	2300      	movs	r3, #0
 800ca6c:	220a      	movs	r2, #10
 800ca6e:	4620      	mov	r0, r4
 800ca70:	f000 f922 	bl	800ccb8 <__multadd>
 800ca74:	45b8      	cmp	r8, r7
 800ca76:	4682      	mov	sl, r0
 800ca78:	f04f 0300 	mov.w	r3, #0
 800ca7c:	f04f 020a 	mov.w	r2, #10
 800ca80:	4641      	mov	r1, r8
 800ca82:	4620      	mov	r0, r4
 800ca84:	d107      	bne.n	800ca96 <_dtoa_r+0xb1e>
 800ca86:	f000 f917 	bl	800ccb8 <__multadd>
 800ca8a:	4680      	mov	r8, r0
 800ca8c:	4607      	mov	r7, r0
 800ca8e:	9b04      	ldr	r3, [sp, #16]
 800ca90:	3301      	adds	r3, #1
 800ca92:	9304      	str	r3, [sp, #16]
 800ca94:	e775      	b.n	800c982 <_dtoa_r+0xa0a>
 800ca96:	f000 f90f 	bl	800ccb8 <__multadd>
 800ca9a:	4639      	mov	r1, r7
 800ca9c:	4680      	mov	r8, r0
 800ca9e:	2300      	movs	r3, #0
 800caa0:	220a      	movs	r2, #10
 800caa2:	4620      	mov	r0, r4
 800caa4:	f000 f908 	bl	800ccb8 <__multadd>
 800caa8:	4607      	mov	r7, r0
 800caaa:	e7f0      	b.n	800ca8e <_dtoa_r+0xb16>
 800caac:	9b04      	ldr	r3, [sp, #16]
 800caae:	9301      	str	r3, [sp, #4]
 800cab0:	9d00      	ldr	r5, [sp, #0]
 800cab2:	4631      	mov	r1, r6
 800cab4:	4650      	mov	r0, sl
 800cab6:	f7ff f9d5 	bl	800be64 <quorem>
 800caba:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800cabe:	9b00      	ldr	r3, [sp, #0]
 800cac0:	f805 9b01 	strb.w	r9, [r5], #1
 800cac4:	1aea      	subs	r2, r5, r3
 800cac6:	9b01      	ldr	r3, [sp, #4]
 800cac8:	4293      	cmp	r3, r2
 800caca:	dd07      	ble.n	800cadc <_dtoa_r+0xb64>
 800cacc:	4651      	mov	r1, sl
 800cace:	2300      	movs	r3, #0
 800cad0:	220a      	movs	r2, #10
 800cad2:	4620      	mov	r0, r4
 800cad4:	f000 f8f0 	bl	800ccb8 <__multadd>
 800cad8:	4682      	mov	sl, r0
 800cada:	e7ea      	b.n	800cab2 <_dtoa_r+0xb3a>
 800cadc:	9b01      	ldr	r3, [sp, #4]
 800cade:	2b00      	cmp	r3, #0
 800cae0:	bfc8      	it	gt
 800cae2:	461d      	movgt	r5, r3
 800cae4:	9b00      	ldr	r3, [sp, #0]
 800cae6:	bfd8      	it	le
 800cae8:	2501      	movle	r5, #1
 800caea:	441d      	add	r5, r3
 800caec:	f04f 0800 	mov.w	r8, #0
 800caf0:	4651      	mov	r1, sl
 800caf2:	2201      	movs	r2, #1
 800caf4:	4620      	mov	r0, r4
 800caf6:	f000 fa8d 	bl	800d014 <__lshift>
 800cafa:	4631      	mov	r1, r6
 800cafc:	4682      	mov	sl, r0
 800cafe:	f000 faf5 	bl	800d0ec <__mcmp>
 800cb02:	2800      	cmp	r0, #0
 800cb04:	dc96      	bgt.n	800ca34 <_dtoa_r+0xabc>
 800cb06:	d102      	bne.n	800cb0e <_dtoa_r+0xb96>
 800cb08:	f019 0f01 	tst.w	r9, #1
 800cb0c:	d192      	bne.n	800ca34 <_dtoa_r+0xabc>
 800cb0e:	462b      	mov	r3, r5
 800cb10:	461d      	mov	r5, r3
 800cb12:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cb16:	2a30      	cmp	r2, #48	; 0x30
 800cb18:	d0fa      	beq.n	800cb10 <_dtoa_r+0xb98>
 800cb1a:	e6dd      	b.n	800c8d8 <_dtoa_r+0x960>
 800cb1c:	9a00      	ldr	r2, [sp, #0]
 800cb1e:	429a      	cmp	r2, r3
 800cb20:	d189      	bne.n	800ca36 <_dtoa_r+0xabe>
 800cb22:	f10b 0b01 	add.w	fp, fp, #1
 800cb26:	2331      	movs	r3, #49	; 0x31
 800cb28:	e796      	b.n	800ca58 <_dtoa_r+0xae0>
 800cb2a:	4b0a      	ldr	r3, [pc, #40]	; (800cb54 <_dtoa_r+0xbdc>)
 800cb2c:	f7ff ba99 	b.w	800c062 <_dtoa_r+0xea>
 800cb30:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cb32:	2b00      	cmp	r3, #0
 800cb34:	f47f aa6d 	bne.w	800c012 <_dtoa_r+0x9a>
 800cb38:	4b07      	ldr	r3, [pc, #28]	; (800cb58 <_dtoa_r+0xbe0>)
 800cb3a:	f7ff ba92 	b.w	800c062 <_dtoa_r+0xea>
 800cb3e:	9b01      	ldr	r3, [sp, #4]
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	dcb5      	bgt.n	800cab0 <_dtoa_r+0xb38>
 800cb44:	9b07      	ldr	r3, [sp, #28]
 800cb46:	2b02      	cmp	r3, #2
 800cb48:	f73f aeb1 	bgt.w	800c8ae <_dtoa_r+0x936>
 800cb4c:	e7b0      	b.n	800cab0 <_dtoa_r+0xb38>
 800cb4e:	bf00      	nop
 800cb50:	0800f79c 	.word	0x0800f79c
 800cb54:	0800f6fc 	.word	0x0800f6fc
 800cb58:	0800f720 	.word	0x0800f720

0800cb5c <_free_r>:
 800cb5c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cb5e:	2900      	cmp	r1, #0
 800cb60:	d044      	beq.n	800cbec <_free_r+0x90>
 800cb62:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cb66:	9001      	str	r0, [sp, #4]
 800cb68:	2b00      	cmp	r3, #0
 800cb6a:	f1a1 0404 	sub.w	r4, r1, #4
 800cb6e:	bfb8      	it	lt
 800cb70:	18e4      	addlt	r4, r4, r3
 800cb72:	f7fe f9a9 	bl	800aec8 <__malloc_lock>
 800cb76:	4a1e      	ldr	r2, [pc, #120]	; (800cbf0 <_free_r+0x94>)
 800cb78:	9801      	ldr	r0, [sp, #4]
 800cb7a:	6813      	ldr	r3, [r2, #0]
 800cb7c:	b933      	cbnz	r3, 800cb8c <_free_r+0x30>
 800cb7e:	6063      	str	r3, [r4, #4]
 800cb80:	6014      	str	r4, [r2, #0]
 800cb82:	b003      	add	sp, #12
 800cb84:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cb88:	f7fe b9a4 	b.w	800aed4 <__malloc_unlock>
 800cb8c:	42a3      	cmp	r3, r4
 800cb8e:	d908      	bls.n	800cba2 <_free_r+0x46>
 800cb90:	6825      	ldr	r5, [r4, #0]
 800cb92:	1961      	adds	r1, r4, r5
 800cb94:	428b      	cmp	r3, r1
 800cb96:	bf01      	itttt	eq
 800cb98:	6819      	ldreq	r1, [r3, #0]
 800cb9a:	685b      	ldreq	r3, [r3, #4]
 800cb9c:	1949      	addeq	r1, r1, r5
 800cb9e:	6021      	streq	r1, [r4, #0]
 800cba0:	e7ed      	b.n	800cb7e <_free_r+0x22>
 800cba2:	461a      	mov	r2, r3
 800cba4:	685b      	ldr	r3, [r3, #4]
 800cba6:	b10b      	cbz	r3, 800cbac <_free_r+0x50>
 800cba8:	42a3      	cmp	r3, r4
 800cbaa:	d9fa      	bls.n	800cba2 <_free_r+0x46>
 800cbac:	6811      	ldr	r1, [r2, #0]
 800cbae:	1855      	adds	r5, r2, r1
 800cbb0:	42a5      	cmp	r5, r4
 800cbb2:	d10b      	bne.n	800cbcc <_free_r+0x70>
 800cbb4:	6824      	ldr	r4, [r4, #0]
 800cbb6:	4421      	add	r1, r4
 800cbb8:	1854      	adds	r4, r2, r1
 800cbba:	42a3      	cmp	r3, r4
 800cbbc:	6011      	str	r1, [r2, #0]
 800cbbe:	d1e0      	bne.n	800cb82 <_free_r+0x26>
 800cbc0:	681c      	ldr	r4, [r3, #0]
 800cbc2:	685b      	ldr	r3, [r3, #4]
 800cbc4:	6053      	str	r3, [r2, #4]
 800cbc6:	440c      	add	r4, r1
 800cbc8:	6014      	str	r4, [r2, #0]
 800cbca:	e7da      	b.n	800cb82 <_free_r+0x26>
 800cbcc:	d902      	bls.n	800cbd4 <_free_r+0x78>
 800cbce:	230c      	movs	r3, #12
 800cbd0:	6003      	str	r3, [r0, #0]
 800cbd2:	e7d6      	b.n	800cb82 <_free_r+0x26>
 800cbd4:	6825      	ldr	r5, [r4, #0]
 800cbd6:	1961      	adds	r1, r4, r5
 800cbd8:	428b      	cmp	r3, r1
 800cbda:	bf04      	itt	eq
 800cbdc:	6819      	ldreq	r1, [r3, #0]
 800cbde:	685b      	ldreq	r3, [r3, #4]
 800cbe0:	6063      	str	r3, [r4, #4]
 800cbe2:	bf04      	itt	eq
 800cbe4:	1949      	addeq	r1, r1, r5
 800cbe6:	6021      	streq	r1, [r4, #0]
 800cbe8:	6054      	str	r4, [r2, #4]
 800cbea:	e7ca      	b.n	800cb82 <_free_r+0x26>
 800cbec:	b003      	add	sp, #12
 800cbee:	bd30      	pop	{r4, r5, pc}
 800cbf0:	20000fac 	.word	0x20000fac

0800cbf4 <_Balloc>:
 800cbf4:	b570      	push	{r4, r5, r6, lr}
 800cbf6:	69c6      	ldr	r6, [r0, #28]
 800cbf8:	4604      	mov	r4, r0
 800cbfa:	460d      	mov	r5, r1
 800cbfc:	b976      	cbnz	r6, 800cc1c <_Balloc+0x28>
 800cbfe:	2010      	movs	r0, #16
 800cc00:	f7fe f8ba 	bl	800ad78 <malloc>
 800cc04:	4602      	mov	r2, r0
 800cc06:	61e0      	str	r0, [r4, #28]
 800cc08:	b920      	cbnz	r0, 800cc14 <_Balloc+0x20>
 800cc0a:	4b18      	ldr	r3, [pc, #96]	; (800cc6c <_Balloc+0x78>)
 800cc0c:	4818      	ldr	r0, [pc, #96]	; (800cc70 <_Balloc+0x7c>)
 800cc0e:	216b      	movs	r1, #107	; 0x6b
 800cc10:	f000 ff62 	bl	800dad8 <__assert_func>
 800cc14:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cc18:	6006      	str	r6, [r0, #0]
 800cc1a:	60c6      	str	r6, [r0, #12]
 800cc1c:	69e6      	ldr	r6, [r4, #28]
 800cc1e:	68f3      	ldr	r3, [r6, #12]
 800cc20:	b183      	cbz	r3, 800cc44 <_Balloc+0x50>
 800cc22:	69e3      	ldr	r3, [r4, #28]
 800cc24:	68db      	ldr	r3, [r3, #12]
 800cc26:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cc2a:	b9b8      	cbnz	r0, 800cc5c <_Balloc+0x68>
 800cc2c:	2101      	movs	r1, #1
 800cc2e:	fa01 f605 	lsl.w	r6, r1, r5
 800cc32:	1d72      	adds	r2, r6, #5
 800cc34:	0092      	lsls	r2, r2, #2
 800cc36:	4620      	mov	r0, r4
 800cc38:	f000 ff6c 	bl	800db14 <_calloc_r>
 800cc3c:	b160      	cbz	r0, 800cc58 <_Balloc+0x64>
 800cc3e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cc42:	e00e      	b.n	800cc62 <_Balloc+0x6e>
 800cc44:	2221      	movs	r2, #33	; 0x21
 800cc46:	2104      	movs	r1, #4
 800cc48:	4620      	mov	r0, r4
 800cc4a:	f000 ff63 	bl	800db14 <_calloc_r>
 800cc4e:	69e3      	ldr	r3, [r4, #28]
 800cc50:	60f0      	str	r0, [r6, #12]
 800cc52:	68db      	ldr	r3, [r3, #12]
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	d1e4      	bne.n	800cc22 <_Balloc+0x2e>
 800cc58:	2000      	movs	r0, #0
 800cc5a:	bd70      	pop	{r4, r5, r6, pc}
 800cc5c:	6802      	ldr	r2, [r0, #0]
 800cc5e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cc62:	2300      	movs	r3, #0
 800cc64:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cc68:	e7f7      	b.n	800cc5a <_Balloc+0x66>
 800cc6a:	bf00      	nop
 800cc6c:	0800f72d 	.word	0x0800f72d
 800cc70:	0800f7ad 	.word	0x0800f7ad

0800cc74 <_Bfree>:
 800cc74:	b570      	push	{r4, r5, r6, lr}
 800cc76:	69c6      	ldr	r6, [r0, #28]
 800cc78:	4605      	mov	r5, r0
 800cc7a:	460c      	mov	r4, r1
 800cc7c:	b976      	cbnz	r6, 800cc9c <_Bfree+0x28>
 800cc7e:	2010      	movs	r0, #16
 800cc80:	f7fe f87a 	bl	800ad78 <malloc>
 800cc84:	4602      	mov	r2, r0
 800cc86:	61e8      	str	r0, [r5, #28]
 800cc88:	b920      	cbnz	r0, 800cc94 <_Bfree+0x20>
 800cc8a:	4b09      	ldr	r3, [pc, #36]	; (800ccb0 <_Bfree+0x3c>)
 800cc8c:	4809      	ldr	r0, [pc, #36]	; (800ccb4 <_Bfree+0x40>)
 800cc8e:	218f      	movs	r1, #143	; 0x8f
 800cc90:	f000 ff22 	bl	800dad8 <__assert_func>
 800cc94:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cc98:	6006      	str	r6, [r0, #0]
 800cc9a:	60c6      	str	r6, [r0, #12]
 800cc9c:	b13c      	cbz	r4, 800ccae <_Bfree+0x3a>
 800cc9e:	69eb      	ldr	r3, [r5, #28]
 800cca0:	6862      	ldr	r2, [r4, #4]
 800cca2:	68db      	ldr	r3, [r3, #12]
 800cca4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cca8:	6021      	str	r1, [r4, #0]
 800ccaa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ccae:	bd70      	pop	{r4, r5, r6, pc}
 800ccb0:	0800f72d 	.word	0x0800f72d
 800ccb4:	0800f7ad 	.word	0x0800f7ad

0800ccb8 <__multadd>:
 800ccb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ccbc:	690d      	ldr	r5, [r1, #16]
 800ccbe:	4607      	mov	r7, r0
 800ccc0:	460c      	mov	r4, r1
 800ccc2:	461e      	mov	r6, r3
 800ccc4:	f101 0c14 	add.w	ip, r1, #20
 800ccc8:	2000      	movs	r0, #0
 800ccca:	f8dc 3000 	ldr.w	r3, [ip]
 800ccce:	b299      	uxth	r1, r3
 800ccd0:	fb02 6101 	mla	r1, r2, r1, r6
 800ccd4:	0c1e      	lsrs	r6, r3, #16
 800ccd6:	0c0b      	lsrs	r3, r1, #16
 800ccd8:	fb02 3306 	mla	r3, r2, r6, r3
 800ccdc:	b289      	uxth	r1, r1
 800ccde:	3001      	adds	r0, #1
 800cce0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cce4:	4285      	cmp	r5, r0
 800cce6:	f84c 1b04 	str.w	r1, [ip], #4
 800ccea:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ccee:	dcec      	bgt.n	800ccca <__multadd+0x12>
 800ccf0:	b30e      	cbz	r6, 800cd36 <__multadd+0x7e>
 800ccf2:	68a3      	ldr	r3, [r4, #8]
 800ccf4:	42ab      	cmp	r3, r5
 800ccf6:	dc19      	bgt.n	800cd2c <__multadd+0x74>
 800ccf8:	6861      	ldr	r1, [r4, #4]
 800ccfa:	4638      	mov	r0, r7
 800ccfc:	3101      	adds	r1, #1
 800ccfe:	f7ff ff79 	bl	800cbf4 <_Balloc>
 800cd02:	4680      	mov	r8, r0
 800cd04:	b928      	cbnz	r0, 800cd12 <__multadd+0x5a>
 800cd06:	4602      	mov	r2, r0
 800cd08:	4b0c      	ldr	r3, [pc, #48]	; (800cd3c <__multadd+0x84>)
 800cd0a:	480d      	ldr	r0, [pc, #52]	; (800cd40 <__multadd+0x88>)
 800cd0c:	21ba      	movs	r1, #186	; 0xba
 800cd0e:	f000 fee3 	bl	800dad8 <__assert_func>
 800cd12:	6922      	ldr	r2, [r4, #16]
 800cd14:	3202      	adds	r2, #2
 800cd16:	f104 010c 	add.w	r1, r4, #12
 800cd1a:	0092      	lsls	r2, r2, #2
 800cd1c:	300c      	adds	r0, #12
 800cd1e:	f000 fecd 	bl	800dabc <memcpy>
 800cd22:	4621      	mov	r1, r4
 800cd24:	4638      	mov	r0, r7
 800cd26:	f7ff ffa5 	bl	800cc74 <_Bfree>
 800cd2a:	4644      	mov	r4, r8
 800cd2c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cd30:	3501      	adds	r5, #1
 800cd32:	615e      	str	r6, [r3, #20]
 800cd34:	6125      	str	r5, [r4, #16]
 800cd36:	4620      	mov	r0, r4
 800cd38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cd3c:	0800f79c 	.word	0x0800f79c
 800cd40:	0800f7ad 	.word	0x0800f7ad

0800cd44 <__hi0bits>:
 800cd44:	0c03      	lsrs	r3, r0, #16
 800cd46:	041b      	lsls	r3, r3, #16
 800cd48:	b9d3      	cbnz	r3, 800cd80 <__hi0bits+0x3c>
 800cd4a:	0400      	lsls	r0, r0, #16
 800cd4c:	2310      	movs	r3, #16
 800cd4e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800cd52:	bf04      	itt	eq
 800cd54:	0200      	lsleq	r0, r0, #8
 800cd56:	3308      	addeq	r3, #8
 800cd58:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800cd5c:	bf04      	itt	eq
 800cd5e:	0100      	lsleq	r0, r0, #4
 800cd60:	3304      	addeq	r3, #4
 800cd62:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800cd66:	bf04      	itt	eq
 800cd68:	0080      	lsleq	r0, r0, #2
 800cd6a:	3302      	addeq	r3, #2
 800cd6c:	2800      	cmp	r0, #0
 800cd6e:	db05      	blt.n	800cd7c <__hi0bits+0x38>
 800cd70:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800cd74:	f103 0301 	add.w	r3, r3, #1
 800cd78:	bf08      	it	eq
 800cd7a:	2320      	moveq	r3, #32
 800cd7c:	4618      	mov	r0, r3
 800cd7e:	4770      	bx	lr
 800cd80:	2300      	movs	r3, #0
 800cd82:	e7e4      	b.n	800cd4e <__hi0bits+0xa>

0800cd84 <__lo0bits>:
 800cd84:	6803      	ldr	r3, [r0, #0]
 800cd86:	f013 0207 	ands.w	r2, r3, #7
 800cd8a:	d00c      	beq.n	800cda6 <__lo0bits+0x22>
 800cd8c:	07d9      	lsls	r1, r3, #31
 800cd8e:	d422      	bmi.n	800cdd6 <__lo0bits+0x52>
 800cd90:	079a      	lsls	r2, r3, #30
 800cd92:	bf49      	itett	mi
 800cd94:	085b      	lsrmi	r3, r3, #1
 800cd96:	089b      	lsrpl	r3, r3, #2
 800cd98:	6003      	strmi	r3, [r0, #0]
 800cd9a:	2201      	movmi	r2, #1
 800cd9c:	bf5c      	itt	pl
 800cd9e:	6003      	strpl	r3, [r0, #0]
 800cda0:	2202      	movpl	r2, #2
 800cda2:	4610      	mov	r0, r2
 800cda4:	4770      	bx	lr
 800cda6:	b299      	uxth	r1, r3
 800cda8:	b909      	cbnz	r1, 800cdae <__lo0bits+0x2a>
 800cdaa:	0c1b      	lsrs	r3, r3, #16
 800cdac:	2210      	movs	r2, #16
 800cdae:	b2d9      	uxtb	r1, r3
 800cdb0:	b909      	cbnz	r1, 800cdb6 <__lo0bits+0x32>
 800cdb2:	3208      	adds	r2, #8
 800cdb4:	0a1b      	lsrs	r3, r3, #8
 800cdb6:	0719      	lsls	r1, r3, #28
 800cdb8:	bf04      	itt	eq
 800cdba:	091b      	lsreq	r3, r3, #4
 800cdbc:	3204      	addeq	r2, #4
 800cdbe:	0799      	lsls	r1, r3, #30
 800cdc0:	bf04      	itt	eq
 800cdc2:	089b      	lsreq	r3, r3, #2
 800cdc4:	3202      	addeq	r2, #2
 800cdc6:	07d9      	lsls	r1, r3, #31
 800cdc8:	d403      	bmi.n	800cdd2 <__lo0bits+0x4e>
 800cdca:	085b      	lsrs	r3, r3, #1
 800cdcc:	f102 0201 	add.w	r2, r2, #1
 800cdd0:	d003      	beq.n	800cdda <__lo0bits+0x56>
 800cdd2:	6003      	str	r3, [r0, #0]
 800cdd4:	e7e5      	b.n	800cda2 <__lo0bits+0x1e>
 800cdd6:	2200      	movs	r2, #0
 800cdd8:	e7e3      	b.n	800cda2 <__lo0bits+0x1e>
 800cdda:	2220      	movs	r2, #32
 800cddc:	e7e1      	b.n	800cda2 <__lo0bits+0x1e>
	...

0800cde0 <__i2b>:
 800cde0:	b510      	push	{r4, lr}
 800cde2:	460c      	mov	r4, r1
 800cde4:	2101      	movs	r1, #1
 800cde6:	f7ff ff05 	bl	800cbf4 <_Balloc>
 800cdea:	4602      	mov	r2, r0
 800cdec:	b928      	cbnz	r0, 800cdfa <__i2b+0x1a>
 800cdee:	4b05      	ldr	r3, [pc, #20]	; (800ce04 <__i2b+0x24>)
 800cdf0:	4805      	ldr	r0, [pc, #20]	; (800ce08 <__i2b+0x28>)
 800cdf2:	f240 1145 	movw	r1, #325	; 0x145
 800cdf6:	f000 fe6f 	bl	800dad8 <__assert_func>
 800cdfa:	2301      	movs	r3, #1
 800cdfc:	6144      	str	r4, [r0, #20]
 800cdfe:	6103      	str	r3, [r0, #16]
 800ce00:	bd10      	pop	{r4, pc}
 800ce02:	bf00      	nop
 800ce04:	0800f79c 	.word	0x0800f79c
 800ce08:	0800f7ad 	.word	0x0800f7ad

0800ce0c <__multiply>:
 800ce0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce10:	4691      	mov	r9, r2
 800ce12:	690a      	ldr	r2, [r1, #16]
 800ce14:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ce18:	429a      	cmp	r2, r3
 800ce1a:	bfb8      	it	lt
 800ce1c:	460b      	movlt	r3, r1
 800ce1e:	460c      	mov	r4, r1
 800ce20:	bfbc      	itt	lt
 800ce22:	464c      	movlt	r4, r9
 800ce24:	4699      	movlt	r9, r3
 800ce26:	6927      	ldr	r7, [r4, #16]
 800ce28:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ce2c:	68a3      	ldr	r3, [r4, #8]
 800ce2e:	6861      	ldr	r1, [r4, #4]
 800ce30:	eb07 060a 	add.w	r6, r7, sl
 800ce34:	42b3      	cmp	r3, r6
 800ce36:	b085      	sub	sp, #20
 800ce38:	bfb8      	it	lt
 800ce3a:	3101      	addlt	r1, #1
 800ce3c:	f7ff feda 	bl	800cbf4 <_Balloc>
 800ce40:	b930      	cbnz	r0, 800ce50 <__multiply+0x44>
 800ce42:	4602      	mov	r2, r0
 800ce44:	4b44      	ldr	r3, [pc, #272]	; (800cf58 <__multiply+0x14c>)
 800ce46:	4845      	ldr	r0, [pc, #276]	; (800cf5c <__multiply+0x150>)
 800ce48:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800ce4c:	f000 fe44 	bl	800dad8 <__assert_func>
 800ce50:	f100 0514 	add.w	r5, r0, #20
 800ce54:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ce58:	462b      	mov	r3, r5
 800ce5a:	2200      	movs	r2, #0
 800ce5c:	4543      	cmp	r3, r8
 800ce5e:	d321      	bcc.n	800cea4 <__multiply+0x98>
 800ce60:	f104 0314 	add.w	r3, r4, #20
 800ce64:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800ce68:	f109 0314 	add.w	r3, r9, #20
 800ce6c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800ce70:	9202      	str	r2, [sp, #8]
 800ce72:	1b3a      	subs	r2, r7, r4
 800ce74:	3a15      	subs	r2, #21
 800ce76:	f022 0203 	bic.w	r2, r2, #3
 800ce7a:	3204      	adds	r2, #4
 800ce7c:	f104 0115 	add.w	r1, r4, #21
 800ce80:	428f      	cmp	r7, r1
 800ce82:	bf38      	it	cc
 800ce84:	2204      	movcc	r2, #4
 800ce86:	9201      	str	r2, [sp, #4]
 800ce88:	9a02      	ldr	r2, [sp, #8]
 800ce8a:	9303      	str	r3, [sp, #12]
 800ce8c:	429a      	cmp	r2, r3
 800ce8e:	d80c      	bhi.n	800ceaa <__multiply+0x9e>
 800ce90:	2e00      	cmp	r6, #0
 800ce92:	dd03      	ble.n	800ce9c <__multiply+0x90>
 800ce94:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ce98:	2b00      	cmp	r3, #0
 800ce9a:	d05b      	beq.n	800cf54 <__multiply+0x148>
 800ce9c:	6106      	str	r6, [r0, #16]
 800ce9e:	b005      	add	sp, #20
 800cea0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cea4:	f843 2b04 	str.w	r2, [r3], #4
 800cea8:	e7d8      	b.n	800ce5c <__multiply+0x50>
 800ceaa:	f8b3 a000 	ldrh.w	sl, [r3]
 800ceae:	f1ba 0f00 	cmp.w	sl, #0
 800ceb2:	d024      	beq.n	800cefe <__multiply+0xf2>
 800ceb4:	f104 0e14 	add.w	lr, r4, #20
 800ceb8:	46a9      	mov	r9, r5
 800ceba:	f04f 0c00 	mov.w	ip, #0
 800cebe:	f85e 2b04 	ldr.w	r2, [lr], #4
 800cec2:	f8d9 1000 	ldr.w	r1, [r9]
 800cec6:	fa1f fb82 	uxth.w	fp, r2
 800ceca:	b289      	uxth	r1, r1
 800cecc:	fb0a 110b 	mla	r1, sl, fp, r1
 800ced0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800ced4:	f8d9 2000 	ldr.w	r2, [r9]
 800ced8:	4461      	add	r1, ip
 800ceda:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800cede:	fb0a c20b 	mla	r2, sl, fp, ip
 800cee2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800cee6:	b289      	uxth	r1, r1
 800cee8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ceec:	4577      	cmp	r7, lr
 800ceee:	f849 1b04 	str.w	r1, [r9], #4
 800cef2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800cef6:	d8e2      	bhi.n	800cebe <__multiply+0xb2>
 800cef8:	9a01      	ldr	r2, [sp, #4]
 800cefa:	f845 c002 	str.w	ip, [r5, r2]
 800cefe:	9a03      	ldr	r2, [sp, #12]
 800cf00:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800cf04:	3304      	adds	r3, #4
 800cf06:	f1b9 0f00 	cmp.w	r9, #0
 800cf0a:	d021      	beq.n	800cf50 <__multiply+0x144>
 800cf0c:	6829      	ldr	r1, [r5, #0]
 800cf0e:	f104 0c14 	add.w	ip, r4, #20
 800cf12:	46ae      	mov	lr, r5
 800cf14:	f04f 0a00 	mov.w	sl, #0
 800cf18:	f8bc b000 	ldrh.w	fp, [ip]
 800cf1c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800cf20:	fb09 220b 	mla	r2, r9, fp, r2
 800cf24:	4452      	add	r2, sl
 800cf26:	b289      	uxth	r1, r1
 800cf28:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800cf2c:	f84e 1b04 	str.w	r1, [lr], #4
 800cf30:	f85c 1b04 	ldr.w	r1, [ip], #4
 800cf34:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800cf38:	f8be 1000 	ldrh.w	r1, [lr]
 800cf3c:	fb09 110a 	mla	r1, r9, sl, r1
 800cf40:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800cf44:	4567      	cmp	r7, ip
 800cf46:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800cf4a:	d8e5      	bhi.n	800cf18 <__multiply+0x10c>
 800cf4c:	9a01      	ldr	r2, [sp, #4]
 800cf4e:	50a9      	str	r1, [r5, r2]
 800cf50:	3504      	adds	r5, #4
 800cf52:	e799      	b.n	800ce88 <__multiply+0x7c>
 800cf54:	3e01      	subs	r6, #1
 800cf56:	e79b      	b.n	800ce90 <__multiply+0x84>
 800cf58:	0800f79c 	.word	0x0800f79c
 800cf5c:	0800f7ad 	.word	0x0800f7ad

0800cf60 <__pow5mult>:
 800cf60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cf64:	4615      	mov	r5, r2
 800cf66:	f012 0203 	ands.w	r2, r2, #3
 800cf6a:	4606      	mov	r6, r0
 800cf6c:	460f      	mov	r7, r1
 800cf6e:	d007      	beq.n	800cf80 <__pow5mult+0x20>
 800cf70:	4c25      	ldr	r4, [pc, #148]	; (800d008 <__pow5mult+0xa8>)
 800cf72:	3a01      	subs	r2, #1
 800cf74:	2300      	movs	r3, #0
 800cf76:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cf7a:	f7ff fe9d 	bl	800ccb8 <__multadd>
 800cf7e:	4607      	mov	r7, r0
 800cf80:	10ad      	asrs	r5, r5, #2
 800cf82:	d03d      	beq.n	800d000 <__pow5mult+0xa0>
 800cf84:	69f4      	ldr	r4, [r6, #28]
 800cf86:	b97c      	cbnz	r4, 800cfa8 <__pow5mult+0x48>
 800cf88:	2010      	movs	r0, #16
 800cf8a:	f7fd fef5 	bl	800ad78 <malloc>
 800cf8e:	4602      	mov	r2, r0
 800cf90:	61f0      	str	r0, [r6, #28]
 800cf92:	b928      	cbnz	r0, 800cfa0 <__pow5mult+0x40>
 800cf94:	4b1d      	ldr	r3, [pc, #116]	; (800d00c <__pow5mult+0xac>)
 800cf96:	481e      	ldr	r0, [pc, #120]	; (800d010 <__pow5mult+0xb0>)
 800cf98:	f240 11b3 	movw	r1, #435	; 0x1b3
 800cf9c:	f000 fd9c 	bl	800dad8 <__assert_func>
 800cfa0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cfa4:	6004      	str	r4, [r0, #0]
 800cfa6:	60c4      	str	r4, [r0, #12]
 800cfa8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800cfac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cfb0:	b94c      	cbnz	r4, 800cfc6 <__pow5mult+0x66>
 800cfb2:	f240 2171 	movw	r1, #625	; 0x271
 800cfb6:	4630      	mov	r0, r6
 800cfb8:	f7ff ff12 	bl	800cde0 <__i2b>
 800cfbc:	2300      	movs	r3, #0
 800cfbe:	f8c8 0008 	str.w	r0, [r8, #8]
 800cfc2:	4604      	mov	r4, r0
 800cfc4:	6003      	str	r3, [r0, #0]
 800cfc6:	f04f 0900 	mov.w	r9, #0
 800cfca:	07eb      	lsls	r3, r5, #31
 800cfcc:	d50a      	bpl.n	800cfe4 <__pow5mult+0x84>
 800cfce:	4639      	mov	r1, r7
 800cfd0:	4622      	mov	r2, r4
 800cfd2:	4630      	mov	r0, r6
 800cfd4:	f7ff ff1a 	bl	800ce0c <__multiply>
 800cfd8:	4639      	mov	r1, r7
 800cfda:	4680      	mov	r8, r0
 800cfdc:	4630      	mov	r0, r6
 800cfde:	f7ff fe49 	bl	800cc74 <_Bfree>
 800cfe2:	4647      	mov	r7, r8
 800cfe4:	106d      	asrs	r5, r5, #1
 800cfe6:	d00b      	beq.n	800d000 <__pow5mult+0xa0>
 800cfe8:	6820      	ldr	r0, [r4, #0]
 800cfea:	b938      	cbnz	r0, 800cffc <__pow5mult+0x9c>
 800cfec:	4622      	mov	r2, r4
 800cfee:	4621      	mov	r1, r4
 800cff0:	4630      	mov	r0, r6
 800cff2:	f7ff ff0b 	bl	800ce0c <__multiply>
 800cff6:	6020      	str	r0, [r4, #0]
 800cff8:	f8c0 9000 	str.w	r9, [r0]
 800cffc:	4604      	mov	r4, r0
 800cffe:	e7e4      	b.n	800cfca <__pow5mult+0x6a>
 800d000:	4638      	mov	r0, r7
 800d002:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d006:	bf00      	nop
 800d008:	0800f8f8 	.word	0x0800f8f8
 800d00c:	0800f72d 	.word	0x0800f72d
 800d010:	0800f7ad 	.word	0x0800f7ad

0800d014 <__lshift>:
 800d014:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d018:	460c      	mov	r4, r1
 800d01a:	6849      	ldr	r1, [r1, #4]
 800d01c:	6923      	ldr	r3, [r4, #16]
 800d01e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d022:	68a3      	ldr	r3, [r4, #8]
 800d024:	4607      	mov	r7, r0
 800d026:	4691      	mov	r9, r2
 800d028:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d02c:	f108 0601 	add.w	r6, r8, #1
 800d030:	42b3      	cmp	r3, r6
 800d032:	db0b      	blt.n	800d04c <__lshift+0x38>
 800d034:	4638      	mov	r0, r7
 800d036:	f7ff fddd 	bl	800cbf4 <_Balloc>
 800d03a:	4605      	mov	r5, r0
 800d03c:	b948      	cbnz	r0, 800d052 <__lshift+0x3e>
 800d03e:	4602      	mov	r2, r0
 800d040:	4b28      	ldr	r3, [pc, #160]	; (800d0e4 <__lshift+0xd0>)
 800d042:	4829      	ldr	r0, [pc, #164]	; (800d0e8 <__lshift+0xd4>)
 800d044:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800d048:	f000 fd46 	bl	800dad8 <__assert_func>
 800d04c:	3101      	adds	r1, #1
 800d04e:	005b      	lsls	r3, r3, #1
 800d050:	e7ee      	b.n	800d030 <__lshift+0x1c>
 800d052:	2300      	movs	r3, #0
 800d054:	f100 0114 	add.w	r1, r0, #20
 800d058:	f100 0210 	add.w	r2, r0, #16
 800d05c:	4618      	mov	r0, r3
 800d05e:	4553      	cmp	r3, sl
 800d060:	db33      	blt.n	800d0ca <__lshift+0xb6>
 800d062:	6920      	ldr	r0, [r4, #16]
 800d064:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d068:	f104 0314 	add.w	r3, r4, #20
 800d06c:	f019 091f 	ands.w	r9, r9, #31
 800d070:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d074:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d078:	d02b      	beq.n	800d0d2 <__lshift+0xbe>
 800d07a:	f1c9 0e20 	rsb	lr, r9, #32
 800d07e:	468a      	mov	sl, r1
 800d080:	2200      	movs	r2, #0
 800d082:	6818      	ldr	r0, [r3, #0]
 800d084:	fa00 f009 	lsl.w	r0, r0, r9
 800d088:	4310      	orrs	r0, r2
 800d08a:	f84a 0b04 	str.w	r0, [sl], #4
 800d08e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d092:	459c      	cmp	ip, r3
 800d094:	fa22 f20e 	lsr.w	r2, r2, lr
 800d098:	d8f3      	bhi.n	800d082 <__lshift+0x6e>
 800d09a:	ebac 0304 	sub.w	r3, ip, r4
 800d09e:	3b15      	subs	r3, #21
 800d0a0:	f023 0303 	bic.w	r3, r3, #3
 800d0a4:	3304      	adds	r3, #4
 800d0a6:	f104 0015 	add.w	r0, r4, #21
 800d0aa:	4584      	cmp	ip, r0
 800d0ac:	bf38      	it	cc
 800d0ae:	2304      	movcc	r3, #4
 800d0b0:	50ca      	str	r2, [r1, r3]
 800d0b2:	b10a      	cbz	r2, 800d0b8 <__lshift+0xa4>
 800d0b4:	f108 0602 	add.w	r6, r8, #2
 800d0b8:	3e01      	subs	r6, #1
 800d0ba:	4638      	mov	r0, r7
 800d0bc:	612e      	str	r6, [r5, #16]
 800d0be:	4621      	mov	r1, r4
 800d0c0:	f7ff fdd8 	bl	800cc74 <_Bfree>
 800d0c4:	4628      	mov	r0, r5
 800d0c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d0ca:	f842 0f04 	str.w	r0, [r2, #4]!
 800d0ce:	3301      	adds	r3, #1
 800d0d0:	e7c5      	b.n	800d05e <__lshift+0x4a>
 800d0d2:	3904      	subs	r1, #4
 800d0d4:	f853 2b04 	ldr.w	r2, [r3], #4
 800d0d8:	f841 2f04 	str.w	r2, [r1, #4]!
 800d0dc:	459c      	cmp	ip, r3
 800d0de:	d8f9      	bhi.n	800d0d4 <__lshift+0xc0>
 800d0e0:	e7ea      	b.n	800d0b8 <__lshift+0xa4>
 800d0e2:	bf00      	nop
 800d0e4:	0800f79c 	.word	0x0800f79c
 800d0e8:	0800f7ad 	.word	0x0800f7ad

0800d0ec <__mcmp>:
 800d0ec:	b530      	push	{r4, r5, lr}
 800d0ee:	6902      	ldr	r2, [r0, #16]
 800d0f0:	690c      	ldr	r4, [r1, #16]
 800d0f2:	1b12      	subs	r2, r2, r4
 800d0f4:	d10e      	bne.n	800d114 <__mcmp+0x28>
 800d0f6:	f100 0314 	add.w	r3, r0, #20
 800d0fa:	3114      	adds	r1, #20
 800d0fc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d100:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d104:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d108:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d10c:	42a5      	cmp	r5, r4
 800d10e:	d003      	beq.n	800d118 <__mcmp+0x2c>
 800d110:	d305      	bcc.n	800d11e <__mcmp+0x32>
 800d112:	2201      	movs	r2, #1
 800d114:	4610      	mov	r0, r2
 800d116:	bd30      	pop	{r4, r5, pc}
 800d118:	4283      	cmp	r3, r0
 800d11a:	d3f3      	bcc.n	800d104 <__mcmp+0x18>
 800d11c:	e7fa      	b.n	800d114 <__mcmp+0x28>
 800d11e:	f04f 32ff 	mov.w	r2, #4294967295
 800d122:	e7f7      	b.n	800d114 <__mcmp+0x28>

0800d124 <__mdiff>:
 800d124:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d128:	460c      	mov	r4, r1
 800d12a:	4606      	mov	r6, r0
 800d12c:	4611      	mov	r1, r2
 800d12e:	4620      	mov	r0, r4
 800d130:	4690      	mov	r8, r2
 800d132:	f7ff ffdb 	bl	800d0ec <__mcmp>
 800d136:	1e05      	subs	r5, r0, #0
 800d138:	d110      	bne.n	800d15c <__mdiff+0x38>
 800d13a:	4629      	mov	r1, r5
 800d13c:	4630      	mov	r0, r6
 800d13e:	f7ff fd59 	bl	800cbf4 <_Balloc>
 800d142:	b930      	cbnz	r0, 800d152 <__mdiff+0x2e>
 800d144:	4b3a      	ldr	r3, [pc, #232]	; (800d230 <__mdiff+0x10c>)
 800d146:	4602      	mov	r2, r0
 800d148:	f240 2137 	movw	r1, #567	; 0x237
 800d14c:	4839      	ldr	r0, [pc, #228]	; (800d234 <__mdiff+0x110>)
 800d14e:	f000 fcc3 	bl	800dad8 <__assert_func>
 800d152:	2301      	movs	r3, #1
 800d154:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d158:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d15c:	bfa4      	itt	ge
 800d15e:	4643      	movge	r3, r8
 800d160:	46a0      	movge	r8, r4
 800d162:	4630      	mov	r0, r6
 800d164:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d168:	bfa6      	itte	ge
 800d16a:	461c      	movge	r4, r3
 800d16c:	2500      	movge	r5, #0
 800d16e:	2501      	movlt	r5, #1
 800d170:	f7ff fd40 	bl	800cbf4 <_Balloc>
 800d174:	b920      	cbnz	r0, 800d180 <__mdiff+0x5c>
 800d176:	4b2e      	ldr	r3, [pc, #184]	; (800d230 <__mdiff+0x10c>)
 800d178:	4602      	mov	r2, r0
 800d17a:	f240 2145 	movw	r1, #581	; 0x245
 800d17e:	e7e5      	b.n	800d14c <__mdiff+0x28>
 800d180:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d184:	6926      	ldr	r6, [r4, #16]
 800d186:	60c5      	str	r5, [r0, #12]
 800d188:	f104 0914 	add.w	r9, r4, #20
 800d18c:	f108 0514 	add.w	r5, r8, #20
 800d190:	f100 0e14 	add.w	lr, r0, #20
 800d194:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800d198:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d19c:	f108 0210 	add.w	r2, r8, #16
 800d1a0:	46f2      	mov	sl, lr
 800d1a2:	2100      	movs	r1, #0
 800d1a4:	f859 3b04 	ldr.w	r3, [r9], #4
 800d1a8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800d1ac:	fa11 f88b 	uxtah	r8, r1, fp
 800d1b0:	b299      	uxth	r1, r3
 800d1b2:	0c1b      	lsrs	r3, r3, #16
 800d1b4:	eba8 0801 	sub.w	r8, r8, r1
 800d1b8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d1bc:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800d1c0:	fa1f f888 	uxth.w	r8, r8
 800d1c4:	1419      	asrs	r1, r3, #16
 800d1c6:	454e      	cmp	r6, r9
 800d1c8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800d1cc:	f84a 3b04 	str.w	r3, [sl], #4
 800d1d0:	d8e8      	bhi.n	800d1a4 <__mdiff+0x80>
 800d1d2:	1b33      	subs	r3, r6, r4
 800d1d4:	3b15      	subs	r3, #21
 800d1d6:	f023 0303 	bic.w	r3, r3, #3
 800d1da:	3304      	adds	r3, #4
 800d1dc:	3415      	adds	r4, #21
 800d1de:	42a6      	cmp	r6, r4
 800d1e0:	bf38      	it	cc
 800d1e2:	2304      	movcc	r3, #4
 800d1e4:	441d      	add	r5, r3
 800d1e6:	4473      	add	r3, lr
 800d1e8:	469e      	mov	lr, r3
 800d1ea:	462e      	mov	r6, r5
 800d1ec:	4566      	cmp	r6, ip
 800d1ee:	d30e      	bcc.n	800d20e <__mdiff+0xea>
 800d1f0:	f10c 0203 	add.w	r2, ip, #3
 800d1f4:	1b52      	subs	r2, r2, r5
 800d1f6:	f022 0203 	bic.w	r2, r2, #3
 800d1fa:	3d03      	subs	r5, #3
 800d1fc:	45ac      	cmp	ip, r5
 800d1fe:	bf38      	it	cc
 800d200:	2200      	movcc	r2, #0
 800d202:	4413      	add	r3, r2
 800d204:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800d208:	b17a      	cbz	r2, 800d22a <__mdiff+0x106>
 800d20a:	6107      	str	r7, [r0, #16]
 800d20c:	e7a4      	b.n	800d158 <__mdiff+0x34>
 800d20e:	f856 8b04 	ldr.w	r8, [r6], #4
 800d212:	fa11 f288 	uxtah	r2, r1, r8
 800d216:	1414      	asrs	r4, r2, #16
 800d218:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800d21c:	b292      	uxth	r2, r2
 800d21e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800d222:	f84e 2b04 	str.w	r2, [lr], #4
 800d226:	1421      	asrs	r1, r4, #16
 800d228:	e7e0      	b.n	800d1ec <__mdiff+0xc8>
 800d22a:	3f01      	subs	r7, #1
 800d22c:	e7ea      	b.n	800d204 <__mdiff+0xe0>
 800d22e:	bf00      	nop
 800d230:	0800f79c 	.word	0x0800f79c
 800d234:	0800f7ad 	.word	0x0800f7ad

0800d238 <__d2b>:
 800d238:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d23c:	460f      	mov	r7, r1
 800d23e:	2101      	movs	r1, #1
 800d240:	ec59 8b10 	vmov	r8, r9, d0
 800d244:	4616      	mov	r6, r2
 800d246:	f7ff fcd5 	bl	800cbf4 <_Balloc>
 800d24a:	4604      	mov	r4, r0
 800d24c:	b930      	cbnz	r0, 800d25c <__d2b+0x24>
 800d24e:	4602      	mov	r2, r0
 800d250:	4b24      	ldr	r3, [pc, #144]	; (800d2e4 <__d2b+0xac>)
 800d252:	4825      	ldr	r0, [pc, #148]	; (800d2e8 <__d2b+0xb0>)
 800d254:	f240 310f 	movw	r1, #783	; 0x30f
 800d258:	f000 fc3e 	bl	800dad8 <__assert_func>
 800d25c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d260:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d264:	bb2d      	cbnz	r5, 800d2b2 <__d2b+0x7a>
 800d266:	9301      	str	r3, [sp, #4]
 800d268:	f1b8 0300 	subs.w	r3, r8, #0
 800d26c:	d026      	beq.n	800d2bc <__d2b+0x84>
 800d26e:	4668      	mov	r0, sp
 800d270:	9300      	str	r3, [sp, #0]
 800d272:	f7ff fd87 	bl	800cd84 <__lo0bits>
 800d276:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d27a:	b1e8      	cbz	r0, 800d2b8 <__d2b+0x80>
 800d27c:	f1c0 0320 	rsb	r3, r0, #32
 800d280:	fa02 f303 	lsl.w	r3, r2, r3
 800d284:	430b      	orrs	r3, r1
 800d286:	40c2      	lsrs	r2, r0
 800d288:	6163      	str	r3, [r4, #20]
 800d28a:	9201      	str	r2, [sp, #4]
 800d28c:	9b01      	ldr	r3, [sp, #4]
 800d28e:	61a3      	str	r3, [r4, #24]
 800d290:	2b00      	cmp	r3, #0
 800d292:	bf14      	ite	ne
 800d294:	2202      	movne	r2, #2
 800d296:	2201      	moveq	r2, #1
 800d298:	6122      	str	r2, [r4, #16]
 800d29a:	b1bd      	cbz	r5, 800d2cc <__d2b+0x94>
 800d29c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d2a0:	4405      	add	r5, r0
 800d2a2:	603d      	str	r5, [r7, #0]
 800d2a4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d2a8:	6030      	str	r0, [r6, #0]
 800d2aa:	4620      	mov	r0, r4
 800d2ac:	b003      	add	sp, #12
 800d2ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d2b2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d2b6:	e7d6      	b.n	800d266 <__d2b+0x2e>
 800d2b8:	6161      	str	r1, [r4, #20]
 800d2ba:	e7e7      	b.n	800d28c <__d2b+0x54>
 800d2bc:	a801      	add	r0, sp, #4
 800d2be:	f7ff fd61 	bl	800cd84 <__lo0bits>
 800d2c2:	9b01      	ldr	r3, [sp, #4]
 800d2c4:	6163      	str	r3, [r4, #20]
 800d2c6:	3020      	adds	r0, #32
 800d2c8:	2201      	movs	r2, #1
 800d2ca:	e7e5      	b.n	800d298 <__d2b+0x60>
 800d2cc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d2d0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d2d4:	6038      	str	r0, [r7, #0]
 800d2d6:	6918      	ldr	r0, [r3, #16]
 800d2d8:	f7ff fd34 	bl	800cd44 <__hi0bits>
 800d2dc:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d2e0:	e7e2      	b.n	800d2a8 <__d2b+0x70>
 800d2e2:	bf00      	nop
 800d2e4:	0800f79c 	.word	0x0800f79c
 800d2e8:	0800f7ad 	.word	0x0800f7ad

0800d2ec <__ssputs_r>:
 800d2ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d2f0:	688e      	ldr	r6, [r1, #8]
 800d2f2:	461f      	mov	r7, r3
 800d2f4:	42be      	cmp	r6, r7
 800d2f6:	680b      	ldr	r3, [r1, #0]
 800d2f8:	4682      	mov	sl, r0
 800d2fa:	460c      	mov	r4, r1
 800d2fc:	4690      	mov	r8, r2
 800d2fe:	d82c      	bhi.n	800d35a <__ssputs_r+0x6e>
 800d300:	898a      	ldrh	r2, [r1, #12]
 800d302:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d306:	d026      	beq.n	800d356 <__ssputs_r+0x6a>
 800d308:	6965      	ldr	r5, [r4, #20]
 800d30a:	6909      	ldr	r1, [r1, #16]
 800d30c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d310:	eba3 0901 	sub.w	r9, r3, r1
 800d314:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d318:	1c7b      	adds	r3, r7, #1
 800d31a:	444b      	add	r3, r9
 800d31c:	106d      	asrs	r5, r5, #1
 800d31e:	429d      	cmp	r5, r3
 800d320:	bf38      	it	cc
 800d322:	461d      	movcc	r5, r3
 800d324:	0553      	lsls	r3, r2, #21
 800d326:	d527      	bpl.n	800d378 <__ssputs_r+0x8c>
 800d328:	4629      	mov	r1, r5
 800d32a:	f7fd fd4d 	bl	800adc8 <_malloc_r>
 800d32e:	4606      	mov	r6, r0
 800d330:	b360      	cbz	r0, 800d38c <__ssputs_r+0xa0>
 800d332:	6921      	ldr	r1, [r4, #16]
 800d334:	464a      	mov	r2, r9
 800d336:	f000 fbc1 	bl	800dabc <memcpy>
 800d33a:	89a3      	ldrh	r3, [r4, #12]
 800d33c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d340:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d344:	81a3      	strh	r3, [r4, #12]
 800d346:	6126      	str	r6, [r4, #16]
 800d348:	6165      	str	r5, [r4, #20]
 800d34a:	444e      	add	r6, r9
 800d34c:	eba5 0509 	sub.w	r5, r5, r9
 800d350:	6026      	str	r6, [r4, #0]
 800d352:	60a5      	str	r5, [r4, #8]
 800d354:	463e      	mov	r6, r7
 800d356:	42be      	cmp	r6, r7
 800d358:	d900      	bls.n	800d35c <__ssputs_r+0x70>
 800d35a:	463e      	mov	r6, r7
 800d35c:	6820      	ldr	r0, [r4, #0]
 800d35e:	4632      	mov	r2, r6
 800d360:	4641      	mov	r1, r8
 800d362:	f000 fb6f 	bl	800da44 <memmove>
 800d366:	68a3      	ldr	r3, [r4, #8]
 800d368:	1b9b      	subs	r3, r3, r6
 800d36a:	60a3      	str	r3, [r4, #8]
 800d36c:	6823      	ldr	r3, [r4, #0]
 800d36e:	4433      	add	r3, r6
 800d370:	6023      	str	r3, [r4, #0]
 800d372:	2000      	movs	r0, #0
 800d374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d378:	462a      	mov	r2, r5
 800d37a:	f000 fbf3 	bl	800db64 <_realloc_r>
 800d37e:	4606      	mov	r6, r0
 800d380:	2800      	cmp	r0, #0
 800d382:	d1e0      	bne.n	800d346 <__ssputs_r+0x5a>
 800d384:	6921      	ldr	r1, [r4, #16]
 800d386:	4650      	mov	r0, sl
 800d388:	f7ff fbe8 	bl	800cb5c <_free_r>
 800d38c:	230c      	movs	r3, #12
 800d38e:	f8ca 3000 	str.w	r3, [sl]
 800d392:	89a3      	ldrh	r3, [r4, #12]
 800d394:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d398:	81a3      	strh	r3, [r4, #12]
 800d39a:	f04f 30ff 	mov.w	r0, #4294967295
 800d39e:	e7e9      	b.n	800d374 <__ssputs_r+0x88>

0800d3a0 <_svfiprintf_r>:
 800d3a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3a4:	4698      	mov	r8, r3
 800d3a6:	898b      	ldrh	r3, [r1, #12]
 800d3a8:	061b      	lsls	r3, r3, #24
 800d3aa:	b09d      	sub	sp, #116	; 0x74
 800d3ac:	4607      	mov	r7, r0
 800d3ae:	460d      	mov	r5, r1
 800d3b0:	4614      	mov	r4, r2
 800d3b2:	d50e      	bpl.n	800d3d2 <_svfiprintf_r+0x32>
 800d3b4:	690b      	ldr	r3, [r1, #16]
 800d3b6:	b963      	cbnz	r3, 800d3d2 <_svfiprintf_r+0x32>
 800d3b8:	2140      	movs	r1, #64	; 0x40
 800d3ba:	f7fd fd05 	bl	800adc8 <_malloc_r>
 800d3be:	6028      	str	r0, [r5, #0]
 800d3c0:	6128      	str	r0, [r5, #16]
 800d3c2:	b920      	cbnz	r0, 800d3ce <_svfiprintf_r+0x2e>
 800d3c4:	230c      	movs	r3, #12
 800d3c6:	603b      	str	r3, [r7, #0]
 800d3c8:	f04f 30ff 	mov.w	r0, #4294967295
 800d3cc:	e0d0      	b.n	800d570 <_svfiprintf_r+0x1d0>
 800d3ce:	2340      	movs	r3, #64	; 0x40
 800d3d0:	616b      	str	r3, [r5, #20]
 800d3d2:	2300      	movs	r3, #0
 800d3d4:	9309      	str	r3, [sp, #36]	; 0x24
 800d3d6:	2320      	movs	r3, #32
 800d3d8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d3dc:	f8cd 800c 	str.w	r8, [sp, #12]
 800d3e0:	2330      	movs	r3, #48	; 0x30
 800d3e2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800d588 <_svfiprintf_r+0x1e8>
 800d3e6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d3ea:	f04f 0901 	mov.w	r9, #1
 800d3ee:	4623      	mov	r3, r4
 800d3f0:	469a      	mov	sl, r3
 800d3f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d3f6:	b10a      	cbz	r2, 800d3fc <_svfiprintf_r+0x5c>
 800d3f8:	2a25      	cmp	r2, #37	; 0x25
 800d3fa:	d1f9      	bne.n	800d3f0 <_svfiprintf_r+0x50>
 800d3fc:	ebba 0b04 	subs.w	fp, sl, r4
 800d400:	d00b      	beq.n	800d41a <_svfiprintf_r+0x7a>
 800d402:	465b      	mov	r3, fp
 800d404:	4622      	mov	r2, r4
 800d406:	4629      	mov	r1, r5
 800d408:	4638      	mov	r0, r7
 800d40a:	f7ff ff6f 	bl	800d2ec <__ssputs_r>
 800d40e:	3001      	adds	r0, #1
 800d410:	f000 80a9 	beq.w	800d566 <_svfiprintf_r+0x1c6>
 800d414:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d416:	445a      	add	r2, fp
 800d418:	9209      	str	r2, [sp, #36]	; 0x24
 800d41a:	f89a 3000 	ldrb.w	r3, [sl]
 800d41e:	2b00      	cmp	r3, #0
 800d420:	f000 80a1 	beq.w	800d566 <_svfiprintf_r+0x1c6>
 800d424:	2300      	movs	r3, #0
 800d426:	f04f 32ff 	mov.w	r2, #4294967295
 800d42a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d42e:	f10a 0a01 	add.w	sl, sl, #1
 800d432:	9304      	str	r3, [sp, #16]
 800d434:	9307      	str	r3, [sp, #28]
 800d436:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d43a:	931a      	str	r3, [sp, #104]	; 0x68
 800d43c:	4654      	mov	r4, sl
 800d43e:	2205      	movs	r2, #5
 800d440:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d444:	4850      	ldr	r0, [pc, #320]	; (800d588 <_svfiprintf_r+0x1e8>)
 800d446:	f7f2 feeb 	bl	8000220 <memchr>
 800d44a:	9a04      	ldr	r2, [sp, #16]
 800d44c:	b9d8      	cbnz	r0, 800d486 <_svfiprintf_r+0xe6>
 800d44e:	06d0      	lsls	r0, r2, #27
 800d450:	bf44      	itt	mi
 800d452:	2320      	movmi	r3, #32
 800d454:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d458:	0711      	lsls	r1, r2, #28
 800d45a:	bf44      	itt	mi
 800d45c:	232b      	movmi	r3, #43	; 0x2b
 800d45e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d462:	f89a 3000 	ldrb.w	r3, [sl]
 800d466:	2b2a      	cmp	r3, #42	; 0x2a
 800d468:	d015      	beq.n	800d496 <_svfiprintf_r+0xf6>
 800d46a:	9a07      	ldr	r2, [sp, #28]
 800d46c:	4654      	mov	r4, sl
 800d46e:	2000      	movs	r0, #0
 800d470:	f04f 0c0a 	mov.w	ip, #10
 800d474:	4621      	mov	r1, r4
 800d476:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d47a:	3b30      	subs	r3, #48	; 0x30
 800d47c:	2b09      	cmp	r3, #9
 800d47e:	d94d      	bls.n	800d51c <_svfiprintf_r+0x17c>
 800d480:	b1b0      	cbz	r0, 800d4b0 <_svfiprintf_r+0x110>
 800d482:	9207      	str	r2, [sp, #28]
 800d484:	e014      	b.n	800d4b0 <_svfiprintf_r+0x110>
 800d486:	eba0 0308 	sub.w	r3, r0, r8
 800d48a:	fa09 f303 	lsl.w	r3, r9, r3
 800d48e:	4313      	orrs	r3, r2
 800d490:	9304      	str	r3, [sp, #16]
 800d492:	46a2      	mov	sl, r4
 800d494:	e7d2      	b.n	800d43c <_svfiprintf_r+0x9c>
 800d496:	9b03      	ldr	r3, [sp, #12]
 800d498:	1d19      	adds	r1, r3, #4
 800d49a:	681b      	ldr	r3, [r3, #0]
 800d49c:	9103      	str	r1, [sp, #12]
 800d49e:	2b00      	cmp	r3, #0
 800d4a0:	bfbb      	ittet	lt
 800d4a2:	425b      	neglt	r3, r3
 800d4a4:	f042 0202 	orrlt.w	r2, r2, #2
 800d4a8:	9307      	strge	r3, [sp, #28]
 800d4aa:	9307      	strlt	r3, [sp, #28]
 800d4ac:	bfb8      	it	lt
 800d4ae:	9204      	strlt	r2, [sp, #16]
 800d4b0:	7823      	ldrb	r3, [r4, #0]
 800d4b2:	2b2e      	cmp	r3, #46	; 0x2e
 800d4b4:	d10c      	bne.n	800d4d0 <_svfiprintf_r+0x130>
 800d4b6:	7863      	ldrb	r3, [r4, #1]
 800d4b8:	2b2a      	cmp	r3, #42	; 0x2a
 800d4ba:	d134      	bne.n	800d526 <_svfiprintf_r+0x186>
 800d4bc:	9b03      	ldr	r3, [sp, #12]
 800d4be:	1d1a      	adds	r2, r3, #4
 800d4c0:	681b      	ldr	r3, [r3, #0]
 800d4c2:	9203      	str	r2, [sp, #12]
 800d4c4:	2b00      	cmp	r3, #0
 800d4c6:	bfb8      	it	lt
 800d4c8:	f04f 33ff 	movlt.w	r3, #4294967295
 800d4cc:	3402      	adds	r4, #2
 800d4ce:	9305      	str	r3, [sp, #20]
 800d4d0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800d598 <_svfiprintf_r+0x1f8>
 800d4d4:	7821      	ldrb	r1, [r4, #0]
 800d4d6:	2203      	movs	r2, #3
 800d4d8:	4650      	mov	r0, sl
 800d4da:	f7f2 fea1 	bl	8000220 <memchr>
 800d4de:	b138      	cbz	r0, 800d4f0 <_svfiprintf_r+0x150>
 800d4e0:	9b04      	ldr	r3, [sp, #16]
 800d4e2:	eba0 000a 	sub.w	r0, r0, sl
 800d4e6:	2240      	movs	r2, #64	; 0x40
 800d4e8:	4082      	lsls	r2, r0
 800d4ea:	4313      	orrs	r3, r2
 800d4ec:	3401      	adds	r4, #1
 800d4ee:	9304      	str	r3, [sp, #16]
 800d4f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d4f4:	4825      	ldr	r0, [pc, #148]	; (800d58c <_svfiprintf_r+0x1ec>)
 800d4f6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d4fa:	2206      	movs	r2, #6
 800d4fc:	f7f2 fe90 	bl	8000220 <memchr>
 800d500:	2800      	cmp	r0, #0
 800d502:	d038      	beq.n	800d576 <_svfiprintf_r+0x1d6>
 800d504:	4b22      	ldr	r3, [pc, #136]	; (800d590 <_svfiprintf_r+0x1f0>)
 800d506:	bb1b      	cbnz	r3, 800d550 <_svfiprintf_r+0x1b0>
 800d508:	9b03      	ldr	r3, [sp, #12]
 800d50a:	3307      	adds	r3, #7
 800d50c:	f023 0307 	bic.w	r3, r3, #7
 800d510:	3308      	adds	r3, #8
 800d512:	9303      	str	r3, [sp, #12]
 800d514:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d516:	4433      	add	r3, r6
 800d518:	9309      	str	r3, [sp, #36]	; 0x24
 800d51a:	e768      	b.n	800d3ee <_svfiprintf_r+0x4e>
 800d51c:	fb0c 3202 	mla	r2, ip, r2, r3
 800d520:	460c      	mov	r4, r1
 800d522:	2001      	movs	r0, #1
 800d524:	e7a6      	b.n	800d474 <_svfiprintf_r+0xd4>
 800d526:	2300      	movs	r3, #0
 800d528:	3401      	adds	r4, #1
 800d52a:	9305      	str	r3, [sp, #20]
 800d52c:	4619      	mov	r1, r3
 800d52e:	f04f 0c0a 	mov.w	ip, #10
 800d532:	4620      	mov	r0, r4
 800d534:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d538:	3a30      	subs	r2, #48	; 0x30
 800d53a:	2a09      	cmp	r2, #9
 800d53c:	d903      	bls.n	800d546 <_svfiprintf_r+0x1a6>
 800d53e:	2b00      	cmp	r3, #0
 800d540:	d0c6      	beq.n	800d4d0 <_svfiprintf_r+0x130>
 800d542:	9105      	str	r1, [sp, #20]
 800d544:	e7c4      	b.n	800d4d0 <_svfiprintf_r+0x130>
 800d546:	fb0c 2101 	mla	r1, ip, r1, r2
 800d54a:	4604      	mov	r4, r0
 800d54c:	2301      	movs	r3, #1
 800d54e:	e7f0      	b.n	800d532 <_svfiprintf_r+0x192>
 800d550:	ab03      	add	r3, sp, #12
 800d552:	9300      	str	r3, [sp, #0]
 800d554:	462a      	mov	r2, r5
 800d556:	4b0f      	ldr	r3, [pc, #60]	; (800d594 <_svfiprintf_r+0x1f4>)
 800d558:	a904      	add	r1, sp, #16
 800d55a:	4638      	mov	r0, r7
 800d55c:	f7fd fd60 	bl	800b020 <_printf_float>
 800d560:	1c42      	adds	r2, r0, #1
 800d562:	4606      	mov	r6, r0
 800d564:	d1d6      	bne.n	800d514 <_svfiprintf_r+0x174>
 800d566:	89ab      	ldrh	r3, [r5, #12]
 800d568:	065b      	lsls	r3, r3, #25
 800d56a:	f53f af2d 	bmi.w	800d3c8 <_svfiprintf_r+0x28>
 800d56e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d570:	b01d      	add	sp, #116	; 0x74
 800d572:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d576:	ab03      	add	r3, sp, #12
 800d578:	9300      	str	r3, [sp, #0]
 800d57a:	462a      	mov	r2, r5
 800d57c:	4b05      	ldr	r3, [pc, #20]	; (800d594 <_svfiprintf_r+0x1f4>)
 800d57e:	a904      	add	r1, sp, #16
 800d580:	4638      	mov	r0, r7
 800d582:	f7fd fff1 	bl	800b568 <_printf_i>
 800d586:	e7eb      	b.n	800d560 <_svfiprintf_r+0x1c0>
 800d588:	0800f904 	.word	0x0800f904
 800d58c:	0800f90e 	.word	0x0800f90e
 800d590:	0800b021 	.word	0x0800b021
 800d594:	0800d2ed 	.word	0x0800d2ed
 800d598:	0800f90a 	.word	0x0800f90a

0800d59c <__sfputc_r>:
 800d59c:	6893      	ldr	r3, [r2, #8]
 800d59e:	3b01      	subs	r3, #1
 800d5a0:	2b00      	cmp	r3, #0
 800d5a2:	b410      	push	{r4}
 800d5a4:	6093      	str	r3, [r2, #8]
 800d5a6:	da08      	bge.n	800d5ba <__sfputc_r+0x1e>
 800d5a8:	6994      	ldr	r4, [r2, #24]
 800d5aa:	42a3      	cmp	r3, r4
 800d5ac:	db01      	blt.n	800d5b2 <__sfputc_r+0x16>
 800d5ae:	290a      	cmp	r1, #10
 800d5b0:	d103      	bne.n	800d5ba <__sfputc_r+0x1e>
 800d5b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d5b6:	f7fe bb31 	b.w	800bc1c <__swbuf_r>
 800d5ba:	6813      	ldr	r3, [r2, #0]
 800d5bc:	1c58      	adds	r0, r3, #1
 800d5be:	6010      	str	r0, [r2, #0]
 800d5c0:	7019      	strb	r1, [r3, #0]
 800d5c2:	4608      	mov	r0, r1
 800d5c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d5c8:	4770      	bx	lr

0800d5ca <__sfputs_r>:
 800d5ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5cc:	4606      	mov	r6, r0
 800d5ce:	460f      	mov	r7, r1
 800d5d0:	4614      	mov	r4, r2
 800d5d2:	18d5      	adds	r5, r2, r3
 800d5d4:	42ac      	cmp	r4, r5
 800d5d6:	d101      	bne.n	800d5dc <__sfputs_r+0x12>
 800d5d8:	2000      	movs	r0, #0
 800d5da:	e007      	b.n	800d5ec <__sfputs_r+0x22>
 800d5dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d5e0:	463a      	mov	r2, r7
 800d5e2:	4630      	mov	r0, r6
 800d5e4:	f7ff ffda 	bl	800d59c <__sfputc_r>
 800d5e8:	1c43      	adds	r3, r0, #1
 800d5ea:	d1f3      	bne.n	800d5d4 <__sfputs_r+0xa>
 800d5ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d5f0 <_vfiprintf_r>:
 800d5f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5f4:	460d      	mov	r5, r1
 800d5f6:	b09d      	sub	sp, #116	; 0x74
 800d5f8:	4614      	mov	r4, r2
 800d5fa:	4698      	mov	r8, r3
 800d5fc:	4606      	mov	r6, r0
 800d5fe:	b118      	cbz	r0, 800d608 <_vfiprintf_r+0x18>
 800d600:	6a03      	ldr	r3, [r0, #32]
 800d602:	b90b      	cbnz	r3, 800d608 <_vfiprintf_r+0x18>
 800d604:	f7fe f94c 	bl	800b8a0 <__sinit>
 800d608:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d60a:	07d9      	lsls	r1, r3, #31
 800d60c:	d405      	bmi.n	800d61a <_vfiprintf_r+0x2a>
 800d60e:	89ab      	ldrh	r3, [r5, #12]
 800d610:	059a      	lsls	r2, r3, #22
 800d612:	d402      	bmi.n	800d61a <_vfiprintf_r+0x2a>
 800d614:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d616:	f7fe fc23 	bl	800be60 <__retarget_lock_acquire_recursive>
 800d61a:	89ab      	ldrh	r3, [r5, #12]
 800d61c:	071b      	lsls	r3, r3, #28
 800d61e:	d501      	bpl.n	800d624 <_vfiprintf_r+0x34>
 800d620:	692b      	ldr	r3, [r5, #16]
 800d622:	b99b      	cbnz	r3, 800d64c <_vfiprintf_r+0x5c>
 800d624:	4629      	mov	r1, r5
 800d626:	4630      	mov	r0, r6
 800d628:	f7fe fb36 	bl	800bc98 <__swsetup_r>
 800d62c:	b170      	cbz	r0, 800d64c <_vfiprintf_r+0x5c>
 800d62e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d630:	07dc      	lsls	r4, r3, #31
 800d632:	d504      	bpl.n	800d63e <_vfiprintf_r+0x4e>
 800d634:	f04f 30ff 	mov.w	r0, #4294967295
 800d638:	b01d      	add	sp, #116	; 0x74
 800d63a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d63e:	89ab      	ldrh	r3, [r5, #12]
 800d640:	0598      	lsls	r0, r3, #22
 800d642:	d4f7      	bmi.n	800d634 <_vfiprintf_r+0x44>
 800d644:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d646:	f7fe fc0c 	bl	800be62 <__retarget_lock_release_recursive>
 800d64a:	e7f3      	b.n	800d634 <_vfiprintf_r+0x44>
 800d64c:	2300      	movs	r3, #0
 800d64e:	9309      	str	r3, [sp, #36]	; 0x24
 800d650:	2320      	movs	r3, #32
 800d652:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d656:	f8cd 800c 	str.w	r8, [sp, #12]
 800d65a:	2330      	movs	r3, #48	; 0x30
 800d65c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800d810 <_vfiprintf_r+0x220>
 800d660:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d664:	f04f 0901 	mov.w	r9, #1
 800d668:	4623      	mov	r3, r4
 800d66a:	469a      	mov	sl, r3
 800d66c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d670:	b10a      	cbz	r2, 800d676 <_vfiprintf_r+0x86>
 800d672:	2a25      	cmp	r2, #37	; 0x25
 800d674:	d1f9      	bne.n	800d66a <_vfiprintf_r+0x7a>
 800d676:	ebba 0b04 	subs.w	fp, sl, r4
 800d67a:	d00b      	beq.n	800d694 <_vfiprintf_r+0xa4>
 800d67c:	465b      	mov	r3, fp
 800d67e:	4622      	mov	r2, r4
 800d680:	4629      	mov	r1, r5
 800d682:	4630      	mov	r0, r6
 800d684:	f7ff ffa1 	bl	800d5ca <__sfputs_r>
 800d688:	3001      	adds	r0, #1
 800d68a:	f000 80a9 	beq.w	800d7e0 <_vfiprintf_r+0x1f0>
 800d68e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d690:	445a      	add	r2, fp
 800d692:	9209      	str	r2, [sp, #36]	; 0x24
 800d694:	f89a 3000 	ldrb.w	r3, [sl]
 800d698:	2b00      	cmp	r3, #0
 800d69a:	f000 80a1 	beq.w	800d7e0 <_vfiprintf_r+0x1f0>
 800d69e:	2300      	movs	r3, #0
 800d6a0:	f04f 32ff 	mov.w	r2, #4294967295
 800d6a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d6a8:	f10a 0a01 	add.w	sl, sl, #1
 800d6ac:	9304      	str	r3, [sp, #16]
 800d6ae:	9307      	str	r3, [sp, #28]
 800d6b0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d6b4:	931a      	str	r3, [sp, #104]	; 0x68
 800d6b6:	4654      	mov	r4, sl
 800d6b8:	2205      	movs	r2, #5
 800d6ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d6be:	4854      	ldr	r0, [pc, #336]	; (800d810 <_vfiprintf_r+0x220>)
 800d6c0:	f7f2 fdae 	bl	8000220 <memchr>
 800d6c4:	9a04      	ldr	r2, [sp, #16]
 800d6c6:	b9d8      	cbnz	r0, 800d700 <_vfiprintf_r+0x110>
 800d6c8:	06d1      	lsls	r1, r2, #27
 800d6ca:	bf44      	itt	mi
 800d6cc:	2320      	movmi	r3, #32
 800d6ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d6d2:	0713      	lsls	r3, r2, #28
 800d6d4:	bf44      	itt	mi
 800d6d6:	232b      	movmi	r3, #43	; 0x2b
 800d6d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d6dc:	f89a 3000 	ldrb.w	r3, [sl]
 800d6e0:	2b2a      	cmp	r3, #42	; 0x2a
 800d6e2:	d015      	beq.n	800d710 <_vfiprintf_r+0x120>
 800d6e4:	9a07      	ldr	r2, [sp, #28]
 800d6e6:	4654      	mov	r4, sl
 800d6e8:	2000      	movs	r0, #0
 800d6ea:	f04f 0c0a 	mov.w	ip, #10
 800d6ee:	4621      	mov	r1, r4
 800d6f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d6f4:	3b30      	subs	r3, #48	; 0x30
 800d6f6:	2b09      	cmp	r3, #9
 800d6f8:	d94d      	bls.n	800d796 <_vfiprintf_r+0x1a6>
 800d6fa:	b1b0      	cbz	r0, 800d72a <_vfiprintf_r+0x13a>
 800d6fc:	9207      	str	r2, [sp, #28]
 800d6fe:	e014      	b.n	800d72a <_vfiprintf_r+0x13a>
 800d700:	eba0 0308 	sub.w	r3, r0, r8
 800d704:	fa09 f303 	lsl.w	r3, r9, r3
 800d708:	4313      	orrs	r3, r2
 800d70a:	9304      	str	r3, [sp, #16]
 800d70c:	46a2      	mov	sl, r4
 800d70e:	e7d2      	b.n	800d6b6 <_vfiprintf_r+0xc6>
 800d710:	9b03      	ldr	r3, [sp, #12]
 800d712:	1d19      	adds	r1, r3, #4
 800d714:	681b      	ldr	r3, [r3, #0]
 800d716:	9103      	str	r1, [sp, #12]
 800d718:	2b00      	cmp	r3, #0
 800d71a:	bfbb      	ittet	lt
 800d71c:	425b      	neglt	r3, r3
 800d71e:	f042 0202 	orrlt.w	r2, r2, #2
 800d722:	9307      	strge	r3, [sp, #28]
 800d724:	9307      	strlt	r3, [sp, #28]
 800d726:	bfb8      	it	lt
 800d728:	9204      	strlt	r2, [sp, #16]
 800d72a:	7823      	ldrb	r3, [r4, #0]
 800d72c:	2b2e      	cmp	r3, #46	; 0x2e
 800d72e:	d10c      	bne.n	800d74a <_vfiprintf_r+0x15a>
 800d730:	7863      	ldrb	r3, [r4, #1]
 800d732:	2b2a      	cmp	r3, #42	; 0x2a
 800d734:	d134      	bne.n	800d7a0 <_vfiprintf_r+0x1b0>
 800d736:	9b03      	ldr	r3, [sp, #12]
 800d738:	1d1a      	adds	r2, r3, #4
 800d73a:	681b      	ldr	r3, [r3, #0]
 800d73c:	9203      	str	r2, [sp, #12]
 800d73e:	2b00      	cmp	r3, #0
 800d740:	bfb8      	it	lt
 800d742:	f04f 33ff 	movlt.w	r3, #4294967295
 800d746:	3402      	adds	r4, #2
 800d748:	9305      	str	r3, [sp, #20]
 800d74a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800d820 <_vfiprintf_r+0x230>
 800d74e:	7821      	ldrb	r1, [r4, #0]
 800d750:	2203      	movs	r2, #3
 800d752:	4650      	mov	r0, sl
 800d754:	f7f2 fd64 	bl	8000220 <memchr>
 800d758:	b138      	cbz	r0, 800d76a <_vfiprintf_r+0x17a>
 800d75a:	9b04      	ldr	r3, [sp, #16]
 800d75c:	eba0 000a 	sub.w	r0, r0, sl
 800d760:	2240      	movs	r2, #64	; 0x40
 800d762:	4082      	lsls	r2, r0
 800d764:	4313      	orrs	r3, r2
 800d766:	3401      	adds	r4, #1
 800d768:	9304      	str	r3, [sp, #16]
 800d76a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d76e:	4829      	ldr	r0, [pc, #164]	; (800d814 <_vfiprintf_r+0x224>)
 800d770:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d774:	2206      	movs	r2, #6
 800d776:	f7f2 fd53 	bl	8000220 <memchr>
 800d77a:	2800      	cmp	r0, #0
 800d77c:	d03f      	beq.n	800d7fe <_vfiprintf_r+0x20e>
 800d77e:	4b26      	ldr	r3, [pc, #152]	; (800d818 <_vfiprintf_r+0x228>)
 800d780:	bb1b      	cbnz	r3, 800d7ca <_vfiprintf_r+0x1da>
 800d782:	9b03      	ldr	r3, [sp, #12]
 800d784:	3307      	adds	r3, #7
 800d786:	f023 0307 	bic.w	r3, r3, #7
 800d78a:	3308      	adds	r3, #8
 800d78c:	9303      	str	r3, [sp, #12]
 800d78e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d790:	443b      	add	r3, r7
 800d792:	9309      	str	r3, [sp, #36]	; 0x24
 800d794:	e768      	b.n	800d668 <_vfiprintf_r+0x78>
 800d796:	fb0c 3202 	mla	r2, ip, r2, r3
 800d79a:	460c      	mov	r4, r1
 800d79c:	2001      	movs	r0, #1
 800d79e:	e7a6      	b.n	800d6ee <_vfiprintf_r+0xfe>
 800d7a0:	2300      	movs	r3, #0
 800d7a2:	3401      	adds	r4, #1
 800d7a4:	9305      	str	r3, [sp, #20]
 800d7a6:	4619      	mov	r1, r3
 800d7a8:	f04f 0c0a 	mov.w	ip, #10
 800d7ac:	4620      	mov	r0, r4
 800d7ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d7b2:	3a30      	subs	r2, #48	; 0x30
 800d7b4:	2a09      	cmp	r2, #9
 800d7b6:	d903      	bls.n	800d7c0 <_vfiprintf_r+0x1d0>
 800d7b8:	2b00      	cmp	r3, #0
 800d7ba:	d0c6      	beq.n	800d74a <_vfiprintf_r+0x15a>
 800d7bc:	9105      	str	r1, [sp, #20]
 800d7be:	e7c4      	b.n	800d74a <_vfiprintf_r+0x15a>
 800d7c0:	fb0c 2101 	mla	r1, ip, r1, r2
 800d7c4:	4604      	mov	r4, r0
 800d7c6:	2301      	movs	r3, #1
 800d7c8:	e7f0      	b.n	800d7ac <_vfiprintf_r+0x1bc>
 800d7ca:	ab03      	add	r3, sp, #12
 800d7cc:	9300      	str	r3, [sp, #0]
 800d7ce:	462a      	mov	r2, r5
 800d7d0:	4b12      	ldr	r3, [pc, #72]	; (800d81c <_vfiprintf_r+0x22c>)
 800d7d2:	a904      	add	r1, sp, #16
 800d7d4:	4630      	mov	r0, r6
 800d7d6:	f7fd fc23 	bl	800b020 <_printf_float>
 800d7da:	4607      	mov	r7, r0
 800d7dc:	1c78      	adds	r0, r7, #1
 800d7de:	d1d6      	bne.n	800d78e <_vfiprintf_r+0x19e>
 800d7e0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d7e2:	07d9      	lsls	r1, r3, #31
 800d7e4:	d405      	bmi.n	800d7f2 <_vfiprintf_r+0x202>
 800d7e6:	89ab      	ldrh	r3, [r5, #12]
 800d7e8:	059a      	lsls	r2, r3, #22
 800d7ea:	d402      	bmi.n	800d7f2 <_vfiprintf_r+0x202>
 800d7ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d7ee:	f7fe fb38 	bl	800be62 <__retarget_lock_release_recursive>
 800d7f2:	89ab      	ldrh	r3, [r5, #12]
 800d7f4:	065b      	lsls	r3, r3, #25
 800d7f6:	f53f af1d 	bmi.w	800d634 <_vfiprintf_r+0x44>
 800d7fa:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d7fc:	e71c      	b.n	800d638 <_vfiprintf_r+0x48>
 800d7fe:	ab03      	add	r3, sp, #12
 800d800:	9300      	str	r3, [sp, #0]
 800d802:	462a      	mov	r2, r5
 800d804:	4b05      	ldr	r3, [pc, #20]	; (800d81c <_vfiprintf_r+0x22c>)
 800d806:	a904      	add	r1, sp, #16
 800d808:	4630      	mov	r0, r6
 800d80a:	f7fd fead 	bl	800b568 <_printf_i>
 800d80e:	e7e4      	b.n	800d7da <_vfiprintf_r+0x1ea>
 800d810:	0800f904 	.word	0x0800f904
 800d814:	0800f90e 	.word	0x0800f90e
 800d818:	0800b021 	.word	0x0800b021
 800d81c:	0800d5cb 	.word	0x0800d5cb
 800d820:	0800f90a 	.word	0x0800f90a

0800d824 <__sflush_r>:
 800d824:	898a      	ldrh	r2, [r1, #12]
 800d826:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d82a:	4605      	mov	r5, r0
 800d82c:	0710      	lsls	r0, r2, #28
 800d82e:	460c      	mov	r4, r1
 800d830:	d458      	bmi.n	800d8e4 <__sflush_r+0xc0>
 800d832:	684b      	ldr	r3, [r1, #4]
 800d834:	2b00      	cmp	r3, #0
 800d836:	dc05      	bgt.n	800d844 <__sflush_r+0x20>
 800d838:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d83a:	2b00      	cmp	r3, #0
 800d83c:	dc02      	bgt.n	800d844 <__sflush_r+0x20>
 800d83e:	2000      	movs	r0, #0
 800d840:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d844:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d846:	2e00      	cmp	r6, #0
 800d848:	d0f9      	beq.n	800d83e <__sflush_r+0x1a>
 800d84a:	2300      	movs	r3, #0
 800d84c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d850:	682f      	ldr	r7, [r5, #0]
 800d852:	6a21      	ldr	r1, [r4, #32]
 800d854:	602b      	str	r3, [r5, #0]
 800d856:	d032      	beq.n	800d8be <__sflush_r+0x9a>
 800d858:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d85a:	89a3      	ldrh	r3, [r4, #12]
 800d85c:	075a      	lsls	r2, r3, #29
 800d85e:	d505      	bpl.n	800d86c <__sflush_r+0x48>
 800d860:	6863      	ldr	r3, [r4, #4]
 800d862:	1ac0      	subs	r0, r0, r3
 800d864:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d866:	b10b      	cbz	r3, 800d86c <__sflush_r+0x48>
 800d868:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d86a:	1ac0      	subs	r0, r0, r3
 800d86c:	2300      	movs	r3, #0
 800d86e:	4602      	mov	r2, r0
 800d870:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d872:	6a21      	ldr	r1, [r4, #32]
 800d874:	4628      	mov	r0, r5
 800d876:	47b0      	blx	r6
 800d878:	1c43      	adds	r3, r0, #1
 800d87a:	89a3      	ldrh	r3, [r4, #12]
 800d87c:	d106      	bne.n	800d88c <__sflush_r+0x68>
 800d87e:	6829      	ldr	r1, [r5, #0]
 800d880:	291d      	cmp	r1, #29
 800d882:	d82b      	bhi.n	800d8dc <__sflush_r+0xb8>
 800d884:	4a29      	ldr	r2, [pc, #164]	; (800d92c <__sflush_r+0x108>)
 800d886:	410a      	asrs	r2, r1
 800d888:	07d6      	lsls	r6, r2, #31
 800d88a:	d427      	bmi.n	800d8dc <__sflush_r+0xb8>
 800d88c:	2200      	movs	r2, #0
 800d88e:	6062      	str	r2, [r4, #4]
 800d890:	04d9      	lsls	r1, r3, #19
 800d892:	6922      	ldr	r2, [r4, #16]
 800d894:	6022      	str	r2, [r4, #0]
 800d896:	d504      	bpl.n	800d8a2 <__sflush_r+0x7e>
 800d898:	1c42      	adds	r2, r0, #1
 800d89a:	d101      	bne.n	800d8a0 <__sflush_r+0x7c>
 800d89c:	682b      	ldr	r3, [r5, #0]
 800d89e:	b903      	cbnz	r3, 800d8a2 <__sflush_r+0x7e>
 800d8a0:	6560      	str	r0, [r4, #84]	; 0x54
 800d8a2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d8a4:	602f      	str	r7, [r5, #0]
 800d8a6:	2900      	cmp	r1, #0
 800d8a8:	d0c9      	beq.n	800d83e <__sflush_r+0x1a>
 800d8aa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d8ae:	4299      	cmp	r1, r3
 800d8b0:	d002      	beq.n	800d8b8 <__sflush_r+0x94>
 800d8b2:	4628      	mov	r0, r5
 800d8b4:	f7ff f952 	bl	800cb5c <_free_r>
 800d8b8:	2000      	movs	r0, #0
 800d8ba:	6360      	str	r0, [r4, #52]	; 0x34
 800d8bc:	e7c0      	b.n	800d840 <__sflush_r+0x1c>
 800d8be:	2301      	movs	r3, #1
 800d8c0:	4628      	mov	r0, r5
 800d8c2:	47b0      	blx	r6
 800d8c4:	1c41      	adds	r1, r0, #1
 800d8c6:	d1c8      	bne.n	800d85a <__sflush_r+0x36>
 800d8c8:	682b      	ldr	r3, [r5, #0]
 800d8ca:	2b00      	cmp	r3, #0
 800d8cc:	d0c5      	beq.n	800d85a <__sflush_r+0x36>
 800d8ce:	2b1d      	cmp	r3, #29
 800d8d0:	d001      	beq.n	800d8d6 <__sflush_r+0xb2>
 800d8d2:	2b16      	cmp	r3, #22
 800d8d4:	d101      	bne.n	800d8da <__sflush_r+0xb6>
 800d8d6:	602f      	str	r7, [r5, #0]
 800d8d8:	e7b1      	b.n	800d83e <__sflush_r+0x1a>
 800d8da:	89a3      	ldrh	r3, [r4, #12]
 800d8dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d8e0:	81a3      	strh	r3, [r4, #12]
 800d8e2:	e7ad      	b.n	800d840 <__sflush_r+0x1c>
 800d8e4:	690f      	ldr	r7, [r1, #16]
 800d8e6:	2f00      	cmp	r7, #0
 800d8e8:	d0a9      	beq.n	800d83e <__sflush_r+0x1a>
 800d8ea:	0793      	lsls	r3, r2, #30
 800d8ec:	680e      	ldr	r6, [r1, #0]
 800d8ee:	bf08      	it	eq
 800d8f0:	694b      	ldreq	r3, [r1, #20]
 800d8f2:	600f      	str	r7, [r1, #0]
 800d8f4:	bf18      	it	ne
 800d8f6:	2300      	movne	r3, #0
 800d8f8:	eba6 0807 	sub.w	r8, r6, r7
 800d8fc:	608b      	str	r3, [r1, #8]
 800d8fe:	f1b8 0f00 	cmp.w	r8, #0
 800d902:	dd9c      	ble.n	800d83e <__sflush_r+0x1a>
 800d904:	6a21      	ldr	r1, [r4, #32]
 800d906:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d908:	4643      	mov	r3, r8
 800d90a:	463a      	mov	r2, r7
 800d90c:	4628      	mov	r0, r5
 800d90e:	47b0      	blx	r6
 800d910:	2800      	cmp	r0, #0
 800d912:	dc06      	bgt.n	800d922 <__sflush_r+0xfe>
 800d914:	89a3      	ldrh	r3, [r4, #12]
 800d916:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d91a:	81a3      	strh	r3, [r4, #12]
 800d91c:	f04f 30ff 	mov.w	r0, #4294967295
 800d920:	e78e      	b.n	800d840 <__sflush_r+0x1c>
 800d922:	4407      	add	r7, r0
 800d924:	eba8 0800 	sub.w	r8, r8, r0
 800d928:	e7e9      	b.n	800d8fe <__sflush_r+0xda>
 800d92a:	bf00      	nop
 800d92c:	dfbffffe 	.word	0xdfbffffe

0800d930 <_fflush_r>:
 800d930:	b538      	push	{r3, r4, r5, lr}
 800d932:	690b      	ldr	r3, [r1, #16]
 800d934:	4605      	mov	r5, r0
 800d936:	460c      	mov	r4, r1
 800d938:	b913      	cbnz	r3, 800d940 <_fflush_r+0x10>
 800d93a:	2500      	movs	r5, #0
 800d93c:	4628      	mov	r0, r5
 800d93e:	bd38      	pop	{r3, r4, r5, pc}
 800d940:	b118      	cbz	r0, 800d94a <_fflush_r+0x1a>
 800d942:	6a03      	ldr	r3, [r0, #32]
 800d944:	b90b      	cbnz	r3, 800d94a <_fflush_r+0x1a>
 800d946:	f7fd ffab 	bl	800b8a0 <__sinit>
 800d94a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d94e:	2b00      	cmp	r3, #0
 800d950:	d0f3      	beq.n	800d93a <_fflush_r+0xa>
 800d952:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d954:	07d0      	lsls	r0, r2, #31
 800d956:	d404      	bmi.n	800d962 <_fflush_r+0x32>
 800d958:	0599      	lsls	r1, r3, #22
 800d95a:	d402      	bmi.n	800d962 <_fflush_r+0x32>
 800d95c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d95e:	f7fe fa7f 	bl	800be60 <__retarget_lock_acquire_recursive>
 800d962:	4628      	mov	r0, r5
 800d964:	4621      	mov	r1, r4
 800d966:	f7ff ff5d 	bl	800d824 <__sflush_r>
 800d96a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d96c:	07da      	lsls	r2, r3, #31
 800d96e:	4605      	mov	r5, r0
 800d970:	d4e4      	bmi.n	800d93c <_fflush_r+0xc>
 800d972:	89a3      	ldrh	r3, [r4, #12]
 800d974:	059b      	lsls	r3, r3, #22
 800d976:	d4e1      	bmi.n	800d93c <_fflush_r+0xc>
 800d978:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d97a:	f7fe fa72 	bl	800be62 <__retarget_lock_release_recursive>
 800d97e:	e7dd      	b.n	800d93c <_fflush_r+0xc>

0800d980 <__swhatbuf_r>:
 800d980:	b570      	push	{r4, r5, r6, lr}
 800d982:	460c      	mov	r4, r1
 800d984:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d988:	2900      	cmp	r1, #0
 800d98a:	b096      	sub	sp, #88	; 0x58
 800d98c:	4615      	mov	r5, r2
 800d98e:	461e      	mov	r6, r3
 800d990:	da0d      	bge.n	800d9ae <__swhatbuf_r+0x2e>
 800d992:	89a3      	ldrh	r3, [r4, #12]
 800d994:	f013 0f80 	tst.w	r3, #128	; 0x80
 800d998:	f04f 0100 	mov.w	r1, #0
 800d99c:	bf0c      	ite	eq
 800d99e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800d9a2:	2340      	movne	r3, #64	; 0x40
 800d9a4:	2000      	movs	r0, #0
 800d9a6:	6031      	str	r1, [r6, #0]
 800d9a8:	602b      	str	r3, [r5, #0]
 800d9aa:	b016      	add	sp, #88	; 0x58
 800d9ac:	bd70      	pop	{r4, r5, r6, pc}
 800d9ae:	466a      	mov	r2, sp
 800d9b0:	f000 f862 	bl	800da78 <_fstat_r>
 800d9b4:	2800      	cmp	r0, #0
 800d9b6:	dbec      	blt.n	800d992 <__swhatbuf_r+0x12>
 800d9b8:	9901      	ldr	r1, [sp, #4]
 800d9ba:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800d9be:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800d9c2:	4259      	negs	r1, r3
 800d9c4:	4159      	adcs	r1, r3
 800d9c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d9ca:	e7eb      	b.n	800d9a4 <__swhatbuf_r+0x24>

0800d9cc <__smakebuf_r>:
 800d9cc:	898b      	ldrh	r3, [r1, #12]
 800d9ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d9d0:	079d      	lsls	r5, r3, #30
 800d9d2:	4606      	mov	r6, r0
 800d9d4:	460c      	mov	r4, r1
 800d9d6:	d507      	bpl.n	800d9e8 <__smakebuf_r+0x1c>
 800d9d8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d9dc:	6023      	str	r3, [r4, #0]
 800d9de:	6123      	str	r3, [r4, #16]
 800d9e0:	2301      	movs	r3, #1
 800d9e2:	6163      	str	r3, [r4, #20]
 800d9e4:	b002      	add	sp, #8
 800d9e6:	bd70      	pop	{r4, r5, r6, pc}
 800d9e8:	ab01      	add	r3, sp, #4
 800d9ea:	466a      	mov	r2, sp
 800d9ec:	f7ff ffc8 	bl	800d980 <__swhatbuf_r>
 800d9f0:	9900      	ldr	r1, [sp, #0]
 800d9f2:	4605      	mov	r5, r0
 800d9f4:	4630      	mov	r0, r6
 800d9f6:	f7fd f9e7 	bl	800adc8 <_malloc_r>
 800d9fa:	b948      	cbnz	r0, 800da10 <__smakebuf_r+0x44>
 800d9fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da00:	059a      	lsls	r2, r3, #22
 800da02:	d4ef      	bmi.n	800d9e4 <__smakebuf_r+0x18>
 800da04:	f023 0303 	bic.w	r3, r3, #3
 800da08:	f043 0302 	orr.w	r3, r3, #2
 800da0c:	81a3      	strh	r3, [r4, #12]
 800da0e:	e7e3      	b.n	800d9d8 <__smakebuf_r+0xc>
 800da10:	89a3      	ldrh	r3, [r4, #12]
 800da12:	6020      	str	r0, [r4, #0]
 800da14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800da18:	81a3      	strh	r3, [r4, #12]
 800da1a:	9b00      	ldr	r3, [sp, #0]
 800da1c:	6163      	str	r3, [r4, #20]
 800da1e:	9b01      	ldr	r3, [sp, #4]
 800da20:	6120      	str	r0, [r4, #16]
 800da22:	b15b      	cbz	r3, 800da3c <__smakebuf_r+0x70>
 800da24:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800da28:	4630      	mov	r0, r6
 800da2a:	f000 f837 	bl	800da9c <_isatty_r>
 800da2e:	b128      	cbz	r0, 800da3c <__smakebuf_r+0x70>
 800da30:	89a3      	ldrh	r3, [r4, #12]
 800da32:	f023 0303 	bic.w	r3, r3, #3
 800da36:	f043 0301 	orr.w	r3, r3, #1
 800da3a:	81a3      	strh	r3, [r4, #12]
 800da3c:	89a3      	ldrh	r3, [r4, #12]
 800da3e:	431d      	orrs	r5, r3
 800da40:	81a5      	strh	r5, [r4, #12]
 800da42:	e7cf      	b.n	800d9e4 <__smakebuf_r+0x18>

0800da44 <memmove>:
 800da44:	4288      	cmp	r0, r1
 800da46:	b510      	push	{r4, lr}
 800da48:	eb01 0402 	add.w	r4, r1, r2
 800da4c:	d902      	bls.n	800da54 <memmove+0x10>
 800da4e:	4284      	cmp	r4, r0
 800da50:	4623      	mov	r3, r4
 800da52:	d807      	bhi.n	800da64 <memmove+0x20>
 800da54:	1e43      	subs	r3, r0, #1
 800da56:	42a1      	cmp	r1, r4
 800da58:	d008      	beq.n	800da6c <memmove+0x28>
 800da5a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800da5e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800da62:	e7f8      	b.n	800da56 <memmove+0x12>
 800da64:	4402      	add	r2, r0
 800da66:	4601      	mov	r1, r0
 800da68:	428a      	cmp	r2, r1
 800da6a:	d100      	bne.n	800da6e <memmove+0x2a>
 800da6c:	bd10      	pop	{r4, pc}
 800da6e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800da72:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800da76:	e7f7      	b.n	800da68 <memmove+0x24>

0800da78 <_fstat_r>:
 800da78:	b538      	push	{r3, r4, r5, lr}
 800da7a:	4d07      	ldr	r5, [pc, #28]	; (800da98 <_fstat_r+0x20>)
 800da7c:	2300      	movs	r3, #0
 800da7e:	4604      	mov	r4, r0
 800da80:	4608      	mov	r0, r1
 800da82:	4611      	mov	r1, r2
 800da84:	602b      	str	r3, [r5, #0]
 800da86:	f7f7 fdf5 	bl	8005674 <_fstat>
 800da8a:	1c43      	adds	r3, r0, #1
 800da8c:	d102      	bne.n	800da94 <_fstat_r+0x1c>
 800da8e:	682b      	ldr	r3, [r5, #0]
 800da90:	b103      	cbz	r3, 800da94 <_fstat_r+0x1c>
 800da92:	6023      	str	r3, [r4, #0]
 800da94:	bd38      	pop	{r3, r4, r5, pc}
 800da96:	bf00      	nop
 800da98:	200010f0 	.word	0x200010f0

0800da9c <_isatty_r>:
 800da9c:	b538      	push	{r3, r4, r5, lr}
 800da9e:	4d06      	ldr	r5, [pc, #24]	; (800dab8 <_isatty_r+0x1c>)
 800daa0:	2300      	movs	r3, #0
 800daa2:	4604      	mov	r4, r0
 800daa4:	4608      	mov	r0, r1
 800daa6:	602b      	str	r3, [r5, #0]
 800daa8:	f7f7 fdea 	bl	8005680 <_isatty>
 800daac:	1c43      	adds	r3, r0, #1
 800daae:	d102      	bne.n	800dab6 <_isatty_r+0x1a>
 800dab0:	682b      	ldr	r3, [r5, #0]
 800dab2:	b103      	cbz	r3, 800dab6 <_isatty_r+0x1a>
 800dab4:	6023      	str	r3, [r4, #0]
 800dab6:	bd38      	pop	{r3, r4, r5, pc}
 800dab8:	200010f0 	.word	0x200010f0

0800dabc <memcpy>:
 800dabc:	440a      	add	r2, r1
 800dabe:	4291      	cmp	r1, r2
 800dac0:	f100 33ff 	add.w	r3, r0, #4294967295
 800dac4:	d100      	bne.n	800dac8 <memcpy+0xc>
 800dac6:	4770      	bx	lr
 800dac8:	b510      	push	{r4, lr}
 800daca:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dace:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dad2:	4291      	cmp	r1, r2
 800dad4:	d1f9      	bne.n	800daca <memcpy+0xe>
 800dad6:	bd10      	pop	{r4, pc}

0800dad8 <__assert_func>:
 800dad8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dada:	4614      	mov	r4, r2
 800dadc:	461a      	mov	r2, r3
 800dade:	4b09      	ldr	r3, [pc, #36]	; (800db04 <__assert_func+0x2c>)
 800dae0:	681b      	ldr	r3, [r3, #0]
 800dae2:	4605      	mov	r5, r0
 800dae4:	68d8      	ldr	r0, [r3, #12]
 800dae6:	b14c      	cbz	r4, 800dafc <__assert_func+0x24>
 800dae8:	4b07      	ldr	r3, [pc, #28]	; (800db08 <__assert_func+0x30>)
 800daea:	9100      	str	r1, [sp, #0]
 800daec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800daf0:	4906      	ldr	r1, [pc, #24]	; (800db0c <__assert_func+0x34>)
 800daf2:	462b      	mov	r3, r5
 800daf4:	f000 f872 	bl	800dbdc <fiprintf>
 800daf8:	f000 f882 	bl	800dc00 <abort>
 800dafc:	4b04      	ldr	r3, [pc, #16]	; (800db10 <__assert_func+0x38>)
 800dafe:	461c      	mov	r4, r3
 800db00:	e7f3      	b.n	800daea <__assert_func+0x12>
 800db02:	bf00      	nop
 800db04:	2000006c 	.word	0x2000006c
 800db08:	0800f91f 	.word	0x0800f91f
 800db0c:	0800f92c 	.word	0x0800f92c
 800db10:	0800f95a 	.word	0x0800f95a

0800db14 <_calloc_r>:
 800db14:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800db16:	fba1 2402 	umull	r2, r4, r1, r2
 800db1a:	b94c      	cbnz	r4, 800db30 <_calloc_r+0x1c>
 800db1c:	4611      	mov	r1, r2
 800db1e:	9201      	str	r2, [sp, #4]
 800db20:	f7fd f952 	bl	800adc8 <_malloc_r>
 800db24:	9a01      	ldr	r2, [sp, #4]
 800db26:	4605      	mov	r5, r0
 800db28:	b930      	cbnz	r0, 800db38 <_calloc_r+0x24>
 800db2a:	4628      	mov	r0, r5
 800db2c:	b003      	add	sp, #12
 800db2e:	bd30      	pop	{r4, r5, pc}
 800db30:	220c      	movs	r2, #12
 800db32:	6002      	str	r2, [r0, #0]
 800db34:	2500      	movs	r5, #0
 800db36:	e7f8      	b.n	800db2a <_calloc_r+0x16>
 800db38:	4621      	mov	r1, r4
 800db3a:	f7fe f905 	bl	800bd48 <memset>
 800db3e:	e7f4      	b.n	800db2a <_calloc_r+0x16>

0800db40 <__ascii_mbtowc>:
 800db40:	b082      	sub	sp, #8
 800db42:	b901      	cbnz	r1, 800db46 <__ascii_mbtowc+0x6>
 800db44:	a901      	add	r1, sp, #4
 800db46:	b142      	cbz	r2, 800db5a <__ascii_mbtowc+0x1a>
 800db48:	b14b      	cbz	r3, 800db5e <__ascii_mbtowc+0x1e>
 800db4a:	7813      	ldrb	r3, [r2, #0]
 800db4c:	600b      	str	r3, [r1, #0]
 800db4e:	7812      	ldrb	r2, [r2, #0]
 800db50:	1e10      	subs	r0, r2, #0
 800db52:	bf18      	it	ne
 800db54:	2001      	movne	r0, #1
 800db56:	b002      	add	sp, #8
 800db58:	4770      	bx	lr
 800db5a:	4610      	mov	r0, r2
 800db5c:	e7fb      	b.n	800db56 <__ascii_mbtowc+0x16>
 800db5e:	f06f 0001 	mvn.w	r0, #1
 800db62:	e7f8      	b.n	800db56 <__ascii_mbtowc+0x16>

0800db64 <_realloc_r>:
 800db64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db68:	4680      	mov	r8, r0
 800db6a:	4614      	mov	r4, r2
 800db6c:	460e      	mov	r6, r1
 800db6e:	b921      	cbnz	r1, 800db7a <_realloc_r+0x16>
 800db70:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800db74:	4611      	mov	r1, r2
 800db76:	f7fd b927 	b.w	800adc8 <_malloc_r>
 800db7a:	b92a      	cbnz	r2, 800db88 <_realloc_r+0x24>
 800db7c:	f7fe ffee 	bl	800cb5c <_free_r>
 800db80:	4625      	mov	r5, r4
 800db82:	4628      	mov	r0, r5
 800db84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800db88:	f000 f841 	bl	800dc0e <_malloc_usable_size_r>
 800db8c:	4284      	cmp	r4, r0
 800db8e:	4607      	mov	r7, r0
 800db90:	d802      	bhi.n	800db98 <_realloc_r+0x34>
 800db92:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800db96:	d812      	bhi.n	800dbbe <_realloc_r+0x5a>
 800db98:	4621      	mov	r1, r4
 800db9a:	4640      	mov	r0, r8
 800db9c:	f7fd f914 	bl	800adc8 <_malloc_r>
 800dba0:	4605      	mov	r5, r0
 800dba2:	2800      	cmp	r0, #0
 800dba4:	d0ed      	beq.n	800db82 <_realloc_r+0x1e>
 800dba6:	42bc      	cmp	r4, r7
 800dba8:	4622      	mov	r2, r4
 800dbaa:	4631      	mov	r1, r6
 800dbac:	bf28      	it	cs
 800dbae:	463a      	movcs	r2, r7
 800dbb0:	f7ff ff84 	bl	800dabc <memcpy>
 800dbb4:	4631      	mov	r1, r6
 800dbb6:	4640      	mov	r0, r8
 800dbb8:	f7fe ffd0 	bl	800cb5c <_free_r>
 800dbbc:	e7e1      	b.n	800db82 <_realloc_r+0x1e>
 800dbbe:	4635      	mov	r5, r6
 800dbc0:	e7df      	b.n	800db82 <_realloc_r+0x1e>

0800dbc2 <__ascii_wctomb>:
 800dbc2:	b149      	cbz	r1, 800dbd8 <__ascii_wctomb+0x16>
 800dbc4:	2aff      	cmp	r2, #255	; 0xff
 800dbc6:	bf85      	ittet	hi
 800dbc8:	238a      	movhi	r3, #138	; 0x8a
 800dbca:	6003      	strhi	r3, [r0, #0]
 800dbcc:	700a      	strbls	r2, [r1, #0]
 800dbce:	f04f 30ff 	movhi.w	r0, #4294967295
 800dbd2:	bf98      	it	ls
 800dbd4:	2001      	movls	r0, #1
 800dbd6:	4770      	bx	lr
 800dbd8:	4608      	mov	r0, r1
 800dbda:	4770      	bx	lr

0800dbdc <fiprintf>:
 800dbdc:	b40e      	push	{r1, r2, r3}
 800dbde:	b503      	push	{r0, r1, lr}
 800dbe0:	4601      	mov	r1, r0
 800dbe2:	ab03      	add	r3, sp, #12
 800dbe4:	4805      	ldr	r0, [pc, #20]	; (800dbfc <fiprintf+0x20>)
 800dbe6:	f853 2b04 	ldr.w	r2, [r3], #4
 800dbea:	6800      	ldr	r0, [r0, #0]
 800dbec:	9301      	str	r3, [sp, #4]
 800dbee:	f7ff fcff 	bl	800d5f0 <_vfiprintf_r>
 800dbf2:	b002      	add	sp, #8
 800dbf4:	f85d eb04 	ldr.w	lr, [sp], #4
 800dbf8:	b003      	add	sp, #12
 800dbfa:	4770      	bx	lr
 800dbfc:	2000006c 	.word	0x2000006c

0800dc00 <abort>:
 800dc00:	b508      	push	{r3, lr}
 800dc02:	2006      	movs	r0, #6
 800dc04:	f000 f834 	bl	800dc70 <raise>
 800dc08:	2001      	movs	r0, #1
 800dc0a:	f7f7 fd0d 	bl	8005628 <_exit>

0800dc0e <_malloc_usable_size_r>:
 800dc0e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dc12:	1f18      	subs	r0, r3, #4
 800dc14:	2b00      	cmp	r3, #0
 800dc16:	bfbc      	itt	lt
 800dc18:	580b      	ldrlt	r3, [r1, r0]
 800dc1a:	18c0      	addlt	r0, r0, r3
 800dc1c:	4770      	bx	lr

0800dc1e <_raise_r>:
 800dc1e:	291f      	cmp	r1, #31
 800dc20:	b538      	push	{r3, r4, r5, lr}
 800dc22:	4604      	mov	r4, r0
 800dc24:	460d      	mov	r5, r1
 800dc26:	d904      	bls.n	800dc32 <_raise_r+0x14>
 800dc28:	2316      	movs	r3, #22
 800dc2a:	6003      	str	r3, [r0, #0]
 800dc2c:	f04f 30ff 	mov.w	r0, #4294967295
 800dc30:	bd38      	pop	{r3, r4, r5, pc}
 800dc32:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800dc34:	b112      	cbz	r2, 800dc3c <_raise_r+0x1e>
 800dc36:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dc3a:	b94b      	cbnz	r3, 800dc50 <_raise_r+0x32>
 800dc3c:	4620      	mov	r0, r4
 800dc3e:	f000 f831 	bl	800dca4 <_getpid_r>
 800dc42:	462a      	mov	r2, r5
 800dc44:	4601      	mov	r1, r0
 800dc46:	4620      	mov	r0, r4
 800dc48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dc4c:	f000 b818 	b.w	800dc80 <_kill_r>
 800dc50:	2b01      	cmp	r3, #1
 800dc52:	d00a      	beq.n	800dc6a <_raise_r+0x4c>
 800dc54:	1c59      	adds	r1, r3, #1
 800dc56:	d103      	bne.n	800dc60 <_raise_r+0x42>
 800dc58:	2316      	movs	r3, #22
 800dc5a:	6003      	str	r3, [r0, #0]
 800dc5c:	2001      	movs	r0, #1
 800dc5e:	e7e7      	b.n	800dc30 <_raise_r+0x12>
 800dc60:	2400      	movs	r4, #0
 800dc62:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800dc66:	4628      	mov	r0, r5
 800dc68:	4798      	blx	r3
 800dc6a:	2000      	movs	r0, #0
 800dc6c:	e7e0      	b.n	800dc30 <_raise_r+0x12>
	...

0800dc70 <raise>:
 800dc70:	4b02      	ldr	r3, [pc, #8]	; (800dc7c <raise+0xc>)
 800dc72:	4601      	mov	r1, r0
 800dc74:	6818      	ldr	r0, [r3, #0]
 800dc76:	f7ff bfd2 	b.w	800dc1e <_raise_r>
 800dc7a:	bf00      	nop
 800dc7c:	2000006c 	.word	0x2000006c

0800dc80 <_kill_r>:
 800dc80:	b538      	push	{r3, r4, r5, lr}
 800dc82:	4d07      	ldr	r5, [pc, #28]	; (800dca0 <_kill_r+0x20>)
 800dc84:	2300      	movs	r3, #0
 800dc86:	4604      	mov	r4, r0
 800dc88:	4608      	mov	r0, r1
 800dc8a:	4611      	mov	r1, r2
 800dc8c:	602b      	str	r3, [r5, #0]
 800dc8e:	f7f7 fcc3 	bl	8005618 <_kill>
 800dc92:	1c43      	adds	r3, r0, #1
 800dc94:	d102      	bne.n	800dc9c <_kill_r+0x1c>
 800dc96:	682b      	ldr	r3, [r5, #0]
 800dc98:	b103      	cbz	r3, 800dc9c <_kill_r+0x1c>
 800dc9a:	6023      	str	r3, [r4, #0]
 800dc9c:	bd38      	pop	{r3, r4, r5, pc}
 800dc9e:	bf00      	nop
 800dca0:	200010f0 	.word	0x200010f0

0800dca4 <_getpid_r>:
 800dca4:	f7f7 bcb6 	b.w	8005614 <_getpid>

0800dca8 <sqrt>:
 800dca8:	b538      	push	{r3, r4, r5, lr}
 800dcaa:	ed2d 8b02 	vpush	{d8}
 800dcae:	ec55 4b10 	vmov	r4, r5, d0
 800dcb2:	f000 f8d1 	bl	800de58 <__ieee754_sqrt>
 800dcb6:	4622      	mov	r2, r4
 800dcb8:	462b      	mov	r3, r5
 800dcba:	4620      	mov	r0, r4
 800dcbc:	4629      	mov	r1, r5
 800dcbe:	eeb0 8a40 	vmov.f32	s16, s0
 800dcc2:	eef0 8a60 	vmov.f32	s17, s1
 800dcc6:	f7f2 ff59 	bl	8000b7c <__aeabi_dcmpun>
 800dcca:	b990      	cbnz	r0, 800dcf2 <sqrt+0x4a>
 800dccc:	2200      	movs	r2, #0
 800dcce:	2300      	movs	r3, #0
 800dcd0:	4620      	mov	r0, r4
 800dcd2:	4629      	mov	r1, r5
 800dcd4:	f7f2 ff2a 	bl	8000b2c <__aeabi_dcmplt>
 800dcd8:	b158      	cbz	r0, 800dcf2 <sqrt+0x4a>
 800dcda:	f7fe f897 	bl	800be0c <__errno>
 800dcde:	2321      	movs	r3, #33	; 0x21
 800dce0:	6003      	str	r3, [r0, #0]
 800dce2:	2200      	movs	r2, #0
 800dce4:	2300      	movs	r3, #0
 800dce6:	4610      	mov	r0, r2
 800dce8:	4619      	mov	r1, r3
 800dcea:	f7f2 fdd7 	bl	800089c <__aeabi_ddiv>
 800dcee:	ec41 0b18 	vmov	d8, r0, r1
 800dcf2:	eeb0 0a48 	vmov.f32	s0, s16
 800dcf6:	eef0 0a68 	vmov.f32	s1, s17
 800dcfa:	ecbd 8b02 	vpop	{d8}
 800dcfe:	bd38      	pop	{r3, r4, r5, pc}

0800dd00 <cos>:
 800dd00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dd02:	ec53 2b10 	vmov	r2, r3, d0
 800dd06:	4826      	ldr	r0, [pc, #152]	; (800dda0 <cos+0xa0>)
 800dd08:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800dd0c:	4281      	cmp	r1, r0
 800dd0e:	dc06      	bgt.n	800dd1e <cos+0x1e>
 800dd10:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800dd98 <cos+0x98>
 800dd14:	b005      	add	sp, #20
 800dd16:	f85d eb04 	ldr.w	lr, [sp], #4
 800dd1a:	f000 b979 	b.w	800e010 <__kernel_cos>
 800dd1e:	4821      	ldr	r0, [pc, #132]	; (800dda4 <cos+0xa4>)
 800dd20:	4281      	cmp	r1, r0
 800dd22:	dd09      	ble.n	800dd38 <cos+0x38>
 800dd24:	ee10 0a10 	vmov	r0, s0
 800dd28:	4619      	mov	r1, r3
 800dd2a:	f7f2 fad5 	bl	80002d8 <__aeabi_dsub>
 800dd2e:	ec41 0b10 	vmov	d0, r0, r1
 800dd32:	b005      	add	sp, #20
 800dd34:	f85d fb04 	ldr.w	pc, [sp], #4
 800dd38:	4668      	mov	r0, sp
 800dd3a:	f000 faf1 	bl	800e320 <__ieee754_rem_pio2>
 800dd3e:	f000 0003 	and.w	r0, r0, #3
 800dd42:	2801      	cmp	r0, #1
 800dd44:	d00b      	beq.n	800dd5e <cos+0x5e>
 800dd46:	2802      	cmp	r0, #2
 800dd48:	d016      	beq.n	800dd78 <cos+0x78>
 800dd4a:	b9e0      	cbnz	r0, 800dd86 <cos+0x86>
 800dd4c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800dd50:	ed9d 0b00 	vldr	d0, [sp]
 800dd54:	f000 f95c 	bl	800e010 <__kernel_cos>
 800dd58:	ec51 0b10 	vmov	r0, r1, d0
 800dd5c:	e7e7      	b.n	800dd2e <cos+0x2e>
 800dd5e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800dd62:	ed9d 0b00 	vldr	d0, [sp]
 800dd66:	f000 fa1b 	bl	800e1a0 <__kernel_sin>
 800dd6a:	ec53 2b10 	vmov	r2, r3, d0
 800dd6e:	ee10 0a10 	vmov	r0, s0
 800dd72:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800dd76:	e7da      	b.n	800dd2e <cos+0x2e>
 800dd78:	ed9d 1b02 	vldr	d1, [sp, #8]
 800dd7c:	ed9d 0b00 	vldr	d0, [sp]
 800dd80:	f000 f946 	bl	800e010 <__kernel_cos>
 800dd84:	e7f1      	b.n	800dd6a <cos+0x6a>
 800dd86:	ed9d 1b02 	vldr	d1, [sp, #8]
 800dd8a:	ed9d 0b00 	vldr	d0, [sp]
 800dd8e:	2001      	movs	r0, #1
 800dd90:	f000 fa06 	bl	800e1a0 <__kernel_sin>
 800dd94:	e7e0      	b.n	800dd58 <cos+0x58>
 800dd96:	bf00      	nop
	...
 800dda0:	3fe921fb 	.word	0x3fe921fb
 800dda4:	7fefffff 	.word	0x7fefffff

0800dda8 <sin>:
 800dda8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ddaa:	ec53 2b10 	vmov	r2, r3, d0
 800ddae:	4828      	ldr	r0, [pc, #160]	; (800de50 <sin+0xa8>)
 800ddb0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800ddb4:	4281      	cmp	r1, r0
 800ddb6:	dc07      	bgt.n	800ddc8 <sin+0x20>
 800ddb8:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800de48 <sin+0xa0>
 800ddbc:	2000      	movs	r0, #0
 800ddbe:	b005      	add	sp, #20
 800ddc0:	f85d eb04 	ldr.w	lr, [sp], #4
 800ddc4:	f000 b9ec 	b.w	800e1a0 <__kernel_sin>
 800ddc8:	4822      	ldr	r0, [pc, #136]	; (800de54 <sin+0xac>)
 800ddca:	4281      	cmp	r1, r0
 800ddcc:	dd09      	ble.n	800dde2 <sin+0x3a>
 800ddce:	ee10 0a10 	vmov	r0, s0
 800ddd2:	4619      	mov	r1, r3
 800ddd4:	f7f2 fa80 	bl	80002d8 <__aeabi_dsub>
 800ddd8:	ec41 0b10 	vmov	d0, r0, r1
 800dddc:	b005      	add	sp, #20
 800ddde:	f85d fb04 	ldr.w	pc, [sp], #4
 800dde2:	4668      	mov	r0, sp
 800dde4:	f000 fa9c 	bl	800e320 <__ieee754_rem_pio2>
 800dde8:	f000 0003 	and.w	r0, r0, #3
 800ddec:	2801      	cmp	r0, #1
 800ddee:	d00c      	beq.n	800de0a <sin+0x62>
 800ddf0:	2802      	cmp	r0, #2
 800ddf2:	d011      	beq.n	800de18 <sin+0x70>
 800ddf4:	b9f0      	cbnz	r0, 800de34 <sin+0x8c>
 800ddf6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ddfa:	ed9d 0b00 	vldr	d0, [sp]
 800ddfe:	2001      	movs	r0, #1
 800de00:	f000 f9ce 	bl	800e1a0 <__kernel_sin>
 800de04:	ec51 0b10 	vmov	r0, r1, d0
 800de08:	e7e6      	b.n	800ddd8 <sin+0x30>
 800de0a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800de0e:	ed9d 0b00 	vldr	d0, [sp]
 800de12:	f000 f8fd 	bl	800e010 <__kernel_cos>
 800de16:	e7f5      	b.n	800de04 <sin+0x5c>
 800de18:	ed9d 1b02 	vldr	d1, [sp, #8]
 800de1c:	ed9d 0b00 	vldr	d0, [sp]
 800de20:	2001      	movs	r0, #1
 800de22:	f000 f9bd 	bl	800e1a0 <__kernel_sin>
 800de26:	ec53 2b10 	vmov	r2, r3, d0
 800de2a:	ee10 0a10 	vmov	r0, s0
 800de2e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800de32:	e7d1      	b.n	800ddd8 <sin+0x30>
 800de34:	ed9d 1b02 	vldr	d1, [sp, #8]
 800de38:	ed9d 0b00 	vldr	d0, [sp]
 800de3c:	f000 f8e8 	bl	800e010 <__kernel_cos>
 800de40:	e7f1      	b.n	800de26 <sin+0x7e>
 800de42:	bf00      	nop
 800de44:	f3af 8000 	nop.w
	...
 800de50:	3fe921fb 	.word	0x3fe921fb
 800de54:	7fefffff 	.word	0x7fefffff

0800de58 <__ieee754_sqrt>:
 800de58:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de5c:	ec55 4b10 	vmov	r4, r5, d0
 800de60:	4e67      	ldr	r6, [pc, #412]	; (800e000 <__ieee754_sqrt+0x1a8>)
 800de62:	43ae      	bics	r6, r5
 800de64:	ee10 0a10 	vmov	r0, s0
 800de68:	ee10 2a10 	vmov	r2, s0
 800de6c:	4629      	mov	r1, r5
 800de6e:	462b      	mov	r3, r5
 800de70:	d10d      	bne.n	800de8e <__ieee754_sqrt+0x36>
 800de72:	f7f2 fbe9 	bl	8000648 <__aeabi_dmul>
 800de76:	4602      	mov	r2, r0
 800de78:	460b      	mov	r3, r1
 800de7a:	4620      	mov	r0, r4
 800de7c:	4629      	mov	r1, r5
 800de7e:	f7f2 fa2d 	bl	80002dc <__adddf3>
 800de82:	4604      	mov	r4, r0
 800de84:	460d      	mov	r5, r1
 800de86:	ec45 4b10 	vmov	d0, r4, r5
 800de8a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de8e:	2d00      	cmp	r5, #0
 800de90:	dc0b      	bgt.n	800deaa <__ieee754_sqrt+0x52>
 800de92:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800de96:	4326      	orrs	r6, r4
 800de98:	d0f5      	beq.n	800de86 <__ieee754_sqrt+0x2e>
 800de9a:	b135      	cbz	r5, 800deaa <__ieee754_sqrt+0x52>
 800de9c:	f7f2 fa1c 	bl	80002d8 <__aeabi_dsub>
 800dea0:	4602      	mov	r2, r0
 800dea2:	460b      	mov	r3, r1
 800dea4:	f7f2 fcfa 	bl	800089c <__aeabi_ddiv>
 800dea8:	e7eb      	b.n	800de82 <__ieee754_sqrt+0x2a>
 800deaa:	1509      	asrs	r1, r1, #20
 800deac:	f000 808d 	beq.w	800dfca <__ieee754_sqrt+0x172>
 800deb0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800deb4:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 800deb8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800debc:	07c9      	lsls	r1, r1, #31
 800debe:	bf5c      	itt	pl
 800dec0:	005b      	lslpl	r3, r3, #1
 800dec2:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 800dec6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800deca:	bf58      	it	pl
 800decc:	0052      	lslpl	r2, r2, #1
 800dece:	2500      	movs	r5, #0
 800ded0:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800ded4:	1076      	asrs	r6, r6, #1
 800ded6:	0052      	lsls	r2, r2, #1
 800ded8:	f04f 0e16 	mov.w	lr, #22
 800dedc:	46ac      	mov	ip, r5
 800dede:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800dee2:	eb0c 0001 	add.w	r0, ip, r1
 800dee6:	4298      	cmp	r0, r3
 800dee8:	bfde      	ittt	le
 800deea:	1a1b      	suble	r3, r3, r0
 800deec:	eb00 0c01 	addle.w	ip, r0, r1
 800def0:	186d      	addle	r5, r5, r1
 800def2:	005b      	lsls	r3, r3, #1
 800def4:	f1be 0e01 	subs.w	lr, lr, #1
 800def8:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800defc:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800df00:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800df04:	d1ed      	bne.n	800dee2 <__ieee754_sqrt+0x8a>
 800df06:	4674      	mov	r4, lr
 800df08:	2720      	movs	r7, #32
 800df0a:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800df0e:	4563      	cmp	r3, ip
 800df10:	eb01 000e 	add.w	r0, r1, lr
 800df14:	dc02      	bgt.n	800df1c <__ieee754_sqrt+0xc4>
 800df16:	d113      	bne.n	800df40 <__ieee754_sqrt+0xe8>
 800df18:	4290      	cmp	r0, r2
 800df1a:	d811      	bhi.n	800df40 <__ieee754_sqrt+0xe8>
 800df1c:	2800      	cmp	r0, #0
 800df1e:	eb00 0e01 	add.w	lr, r0, r1
 800df22:	da57      	bge.n	800dfd4 <__ieee754_sqrt+0x17c>
 800df24:	f1be 0f00 	cmp.w	lr, #0
 800df28:	db54      	blt.n	800dfd4 <__ieee754_sqrt+0x17c>
 800df2a:	f10c 0801 	add.w	r8, ip, #1
 800df2e:	eba3 030c 	sub.w	r3, r3, ip
 800df32:	4290      	cmp	r0, r2
 800df34:	bf88      	it	hi
 800df36:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800df3a:	1a12      	subs	r2, r2, r0
 800df3c:	440c      	add	r4, r1
 800df3e:	46c4      	mov	ip, r8
 800df40:	005b      	lsls	r3, r3, #1
 800df42:	3f01      	subs	r7, #1
 800df44:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800df48:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800df4c:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800df50:	d1dd      	bne.n	800df0e <__ieee754_sqrt+0xb6>
 800df52:	4313      	orrs	r3, r2
 800df54:	d01b      	beq.n	800df8e <__ieee754_sqrt+0x136>
 800df56:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800e004 <__ieee754_sqrt+0x1ac>
 800df5a:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800e008 <__ieee754_sqrt+0x1b0>
 800df5e:	e9da 0100 	ldrd	r0, r1, [sl]
 800df62:	e9db 2300 	ldrd	r2, r3, [fp]
 800df66:	f7f2 f9b7 	bl	80002d8 <__aeabi_dsub>
 800df6a:	e9da 8900 	ldrd	r8, r9, [sl]
 800df6e:	4602      	mov	r2, r0
 800df70:	460b      	mov	r3, r1
 800df72:	4640      	mov	r0, r8
 800df74:	4649      	mov	r1, r9
 800df76:	f7f2 fde3 	bl	8000b40 <__aeabi_dcmple>
 800df7a:	b140      	cbz	r0, 800df8e <__ieee754_sqrt+0x136>
 800df7c:	f1b4 3fff 	cmp.w	r4, #4294967295
 800df80:	e9da 0100 	ldrd	r0, r1, [sl]
 800df84:	e9db 2300 	ldrd	r2, r3, [fp]
 800df88:	d126      	bne.n	800dfd8 <__ieee754_sqrt+0x180>
 800df8a:	3501      	adds	r5, #1
 800df8c:	463c      	mov	r4, r7
 800df8e:	106a      	asrs	r2, r5, #1
 800df90:	0863      	lsrs	r3, r4, #1
 800df92:	07e9      	lsls	r1, r5, #31
 800df94:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800df98:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800df9c:	bf48      	it	mi
 800df9e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800dfa2:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800dfa6:	461c      	mov	r4, r3
 800dfa8:	e76d      	b.n	800de86 <__ieee754_sqrt+0x2e>
 800dfaa:	0ad3      	lsrs	r3, r2, #11
 800dfac:	3815      	subs	r0, #21
 800dfae:	0552      	lsls	r2, r2, #21
 800dfb0:	2b00      	cmp	r3, #0
 800dfb2:	d0fa      	beq.n	800dfaa <__ieee754_sqrt+0x152>
 800dfb4:	02dc      	lsls	r4, r3, #11
 800dfb6:	d50a      	bpl.n	800dfce <__ieee754_sqrt+0x176>
 800dfb8:	f1c1 0420 	rsb	r4, r1, #32
 800dfbc:	fa22 f404 	lsr.w	r4, r2, r4
 800dfc0:	1e4d      	subs	r5, r1, #1
 800dfc2:	408a      	lsls	r2, r1
 800dfc4:	4323      	orrs	r3, r4
 800dfc6:	1b41      	subs	r1, r0, r5
 800dfc8:	e772      	b.n	800deb0 <__ieee754_sqrt+0x58>
 800dfca:	4608      	mov	r0, r1
 800dfcc:	e7f0      	b.n	800dfb0 <__ieee754_sqrt+0x158>
 800dfce:	005b      	lsls	r3, r3, #1
 800dfd0:	3101      	adds	r1, #1
 800dfd2:	e7ef      	b.n	800dfb4 <__ieee754_sqrt+0x15c>
 800dfd4:	46e0      	mov	r8, ip
 800dfd6:	e7aa      	b.n	800df2e <__ieee754_sqrt+0xd6>
 800dfd8:	f7f2 f980 	bl	80002dc <__adddf3>
 800dfdc:	e9da 8900 	ldrd	r8, r9, [sl]
 800dfe0:	4602      	mov	r2, r0
 800dfe2:	460b      	mov	r3, r1
 800dfe4:	4640      	mov	r0, r8
 800dfe6:	4649      	mov	r1, r9
 800dfe8:	f7f2 fda0 	bl	8000b2c <__aeabi_dcmplt>
 800dfec:	b120      	cbz	r0, 800dff8 <__ieee754_sqrt+0x1a0>
 800dfee:	1ca0      	adds	r0, r4, #2
 800dff0:	bf08      	it	eq
 800dff2:	3501      	addeq	r5, #1
 800dff4:	3402      	adds	r4, #2
 800dff6:	e7ca      	b.n	800df8e <__ieee754_sqrt+0x136>
 800dff8:	3401      	adds	r4, #1
 800dffa:	f024 0401 	bic.w	r4, r4, #1
 800dffe:	e7c6      	b.n	800df8e <__ieee754_sqrt+0x136>
 800e000:	7ff00000 	.word	0x7ff00000
 800e004:	200001e0 	.word	0x200001e0
 800e008:	200001e8 	.word	0x200001e8
 800e00c:	00000000 	.word	0x00000000

0800e010 <__kernel_cos>:
 800e010:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e014:	ec57 6b10 	vmov	r6, r7, d0
 800e018:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800e01c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800e020:	ed8d 1b00 	vstr	d1, [sp]
 800e024:	da07      	bge.n	800e036 <__kernel_cos+0x26>
 800e026:	ee10 0a10 	vmov	r0, s0
 800e02a:	4639      	mov	r1, r7
 800e02c:	f7f2 fdbc 	bl	8000ba8 <__aeabi_d2iz>
 800e030:	2800      	cmp	r0, #0
 800e032:	f000 8088 	beq.w	800e146 <__kernel_cos+0x136>
 800e036:	4632      	mov	r2, r6
 800e038:	463b      	mov	r3, r7
 800e03a:	4630      	mov	r0, r6
 800e03c:	4639      	mov	r1, r7
 800e03e:	f7f2 fb03 	bl	8000648 <__aeabi_dmul>
 800e042:	4b51      	ldr	r3, [pc, #324]	; (800e188 <__kernel_cos+0x178>)
 800e044:	2200      	movs	r2, #0
 800e046:	4604      	mov	r4, r0
 800e048:	460d      	mov	r5, r1
 800e04a:	f7f2 fafd 	bl	8000648 <__aeabi_dmul>
 800e04e:	a340      	add	r3, pc, #256	; (adr r3, 800e150 <__kernel_cos+0x140>)
 800e050:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e054:	4682      	mov	sl, r0
 800e056:	468b      	mov	fp, r1
 800e058:	4620      	mov	r0, r4
 800e05a:	4629      	mov	r1, r5
 800e05c:	f7f2 faf4 	bl	8000648 <__aeabi_dmul>
 800e060:	a33d      	add	r3, pc, #244	; (adr r3, 800e158 <__kernel_cos+0x148>)
 800e062:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e066:	f7f2 f939 	bl	80002dc <__adddf3>
 800e06a:	4622      	mov	r2, r4
 800e06c:	462b      	mov	r3, r5
 800e06e:	f7f2 faeb 	bl	8000648 <__aeabi_dmul>
 800e072:	a33b      	add	r3, pc, #236	; (adr r3, 800e160 <__kernel_cos+0x150>)
 800e074:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e078:	f7f2 f92e 	bl	80002d8 <__aeabi_dsub>
 800e07c:	4622      	mov	r2, r4
 800e07e:	462b      	mov	r3, r5
 800e080:	f7f2 fae2 	bl	8000648 <__aeabi_dmul>
 800e084:	a338      	add	r3, pc, #224	; (adr r3, 800e168 <__kernel_cos+0x158>)
 800e086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e08a:	f7f2 f927 	bl	80002dc <__adddf3>
 800e08e:	4622      	mov	r2, r4
 800e090:	462b      	mov	r3, r5
 800e092:	f7f2 fad9 	bl	8000648 <__aeabi_dmul>
 800e096:	a336      	add	r3, pc, #216	; (adr r3, 800e170 <__kernel_cos+0x160>)
 800e098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e09c:	f7f2 f91c 	bl	80002d8 <__aeabi_dsub>
 800e0a0:	4622      	mov	r2, r4
 800e0a2:	462b      	mov	r3, r5
 800e0a4:	f7f2 fad0 	bl	8000648 <__aeabi_dmul>
 800e0a8:	a333      	add	r3, pc, #204	; (adr r3, 800e178 <__kernel_cos+0x168>)
 800e0aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0ae:	f7f2 f915 	bl	80002dc <__adddf3>
 800e0b2:	4622      	mov	r2, r4
 800e0b4:	462b      	mov	r3, r5
 800e0b6:	f7f2 fac7 	bl	8000648 <__aeabi_dmul>
 800e0ba:	4622      	mov	r2, r4
 800e0bc:	462b      	mov	r3, r5
 800e0be:	f7f2 fac3 	bl	8000648 <__aeabi_dmul>
 800e0c2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e0c6:	4604      	mov	r4, r0
 800e0c8:	460d      	mov	r5, r1
 800e0ca:	4630      	mov	r0, r6
 800e0cc:	4639      	mov	r1, r7
 800e0ce:	f7f2 fabb 	bl	8000648 <__aeabi_dmul>
 800e0d2:	460b      	mov	r3, r1
 800e0d4:	4602      	mov	r2, r0
 800e0d6:	4629      	mov	r1, r5
 800e0d8:	4620      	mov	r0, r4
 800e0da:	f7f2 f8fd 	bl	80002d8 <__aeabi_dsub>
 800e0de:	4b2b      	ldr	r3, [pc, #172]	; (800e18c <__kernel_cos+0x17c>)
 800e0e0:	4598      	cmp	r8, r3
 800e0e2:	4606      	mov	r6, r0
 800e0e4:	460f      	mov	r7, r1
 800e0e6:	dc10      	bgt.n	800e10a <__kernel_cos+0xfa>
 800e0e8:	4602      	mov	r2, r0
 800e0ea:	460b      	mov	r3, r1
 800e0ec:	4650      	mov	r0, sl
 800e0ee:	4659      	mov	r1, fp
 800e0f0:	f7f2 f8f2 	bl	80002d8 <__aeabi_dsub>
 800e0f4:	460b      	mov	r3, r1
 800e0f6:	4926      	ldr	r1, [pc, #152]	; (800e190 <__kernel_cos+0x180>)
 800e0f8:	4602      	mov	r2, r0
 800e0fa:	2000      	movs	r0, #0
 800e0fc:	f7f2 f8ec 	bl	80002d8 <__aeabi_dsub>
 800e100:	ec41 0b10 	vmov	d0, r0, r1
 800e104:	b003      	add	sp, #12
 800e106:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e10a:	4b22      	ldr	r3, [pc, #136]	; (800e194 <__kernel_cos+0x184>)
 800e10c:	4920      	ldr	r1, [pc, #128]	; (800e190 <__kernel_cos+0x180>)
 800e10e:	4598      	cmp	r8, r3
 800e110:	bfcc      	ite	gt
 800e112:	4d21      	ldrgt	r5, [pc, #132]	; (800e198 <__kernel_cos+0x188>)
 800e114:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800e118:	2400      	movs	r4, #0
 800e11a:	4622      	mov	r2, r4
 800e11c:	462b      	mov	r3, r5
 800e11e:	2000      	movs	r0, #0
 800e120:	f7f2 f8da 	bl	80002d8 <__aeabi_dsub>
 800e124:	4622      	mov	r2, r4
 800e126:	4680      	mov	r8, r0
 800e128:	4689      	mov	r9, r1
 800e12a:	462b      	mov	r3, r5
 800e12c:	4650      	mov	r0, sl
 800e12e:	4659      	mov	r1, fp
 800e130:	f7f2 f8d2 	bl	80002d8 <__aeabi_dsub>
 800e134:	4632      	mov	r2, r6
 800e136:	463b      	mov	r3, r7
 800e138:	f7f2 f8ce 	bl	80002d8 <__aeabi_dsub>
 800e13c:	4602      	mov	r2, r0
 800e13e:	460b      	mov	r3, r1
 800e140:	4640      	mov	r0, r8
 800e142:	4649      	mov	r1, r9
 800e144:	e7da      	b.n	800e0fc <__kernel_cos+0xec>
 800e146:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800e180 <__kernel_cos+0x170>
 800e14a:	e7db      	b.n	800e104 <__kernel_cos+0xf4>
 800e14c:	f3af 8000 	nop.w
 800e150:	be8838d4 	.word	0xbe8838d4
 800e154:	bda8fae9 	.word	0xbda8fae9
 800e158:	bdb4b1c4 	.word	0xbdb4b1c4
 800e15c:	3e21ee9e 	.word	0x3e21ee9e
 800e160:	809c52ad 	.word	0x809c52ad
 800e164:	3e927e4f 	.word	0x3e927e4f
 800e168:	19cb1590 	.word	0x19cb1590
 800e16c:	3efa01a0 	.word	0x3efa01a0
 800e170:	16c15177 	.word	0x16c15177
 800e174:	3f56c16c 	.word	0x3f56c16c
 800e178:	5555554c 	.word	0x5555554c
 800e17c:	3fa55555 	.word	0x3fa55555
 800e180:	00000000 	.word	0x00000000
 800e184:	3ff00000 	.word	0x3ff00000
 800e188:	3fe00000 	.word	0x3fe00000
 800e18c:	3fd33332 	.word	0x3fd33332
 800e190:	3ff00000 	.word	0x3ff00000
 800e194:	3fe90000 	.word	0x3fe90000
 800e198:	3fd20000 	.word	0x3fd20000
 800e19c:	00000000 	.word	0x00000000

0800e1a0 <__kernel_sin>:
 800e1a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1a4:	ed2d 8b04 	vpush	{d8-d9}
 800e1a8:	eeb0 8a41 	vmov.f32	s16, s2
 800e1ac:	eef0 8a61 	vmov.f32	s17, s3
 800e1b0:	ec55 4b10 	vmov	r4, r5, d0
 800e1b4:	b083      	sub	sp, #12
 800e1b6:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800e1ba:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800e1be:	9001      	str	r0, [sp, #4]
 800e1c0:	da06      	bge.n	800e1d0 <__kernel_sin+0x30>
 800e1c2:	ee10 0a10 	vmov	r0, s0
 800e1c6:	4629      	mov	r1, r5
 800e1c8:	f7f2 fcee 	bl	8000ba8 <__aeabi_d2iz>
 800e1cc:	2800      	cmp	r0, #0
 800e1ce:	d051      	beq.n	800e274 <__kernel_sin+0xd4>
 800e1d0:	4622      	mov	r2, r4
 800e1d2:	462b      	mov	r3, r5
 800e1d4:	4620      	mov	r0, r4
 800e1d6:	4629      	mov	r1, r5
 800e1d8:	f7f2 fa36 	bl	8000648 <__aeabi_dmul>
 800e1dc:	4682      	mov	sl, r0
 800e1de:	468b      	mov	fp, r1
 800e1e0:	4602      	mov	r2, r0
 800e1e2:	460b      	mov	r3, r1
 800e1e4:	4620      	mov	r0, r4
 800e1e6:	4629      	mov	r1, r5
 800e1e8:	f7f2 fa2e 	bl	8000648 <__aeabi_dmul>
 800e1ec:	a341      	add	r3, pc, #260	; (adr r3, 800e2f4 <__kernel_sin+0x154>)
 800e1ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1f2:	4680      	mov	r8, r0
 800e1f4:	4689      	mov	r9, r1
 800e1f6:	4650      	mov	r0, sl
 800e1f8:	4659      	mov	r1, fp
 800e1fa:	f7f2 fa25 	bl	8000648 <__aeabi_dmul>
 800e1fe:	a33f      	add	r3, pc, #252	; (adr r3, 800e2fc <__kernel_sin+0x15c>)
 800e200:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e204:	f7f2 f868 	bl	80002d8 <__aeabi_dsub>
 800e208:	4652      	mov	r2, sl
 800e20a:	465b      	mov	r3, fp
 800e20c:	f7f2 fa1c 	bl	8000648 <__aeabi_dmul>
 800e210:	a33c      	add	r3, pc, #240	; (adr r3, 800e304 <__kernel_sin+0x164>)
 800e212:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e216:	f7f2 f861 	bl	80002dc <__adddf3>
 800e21a:	4652      	mov	r2, sl
 800e21c:	465b      	mov	r3, fp
 800e21e:	f7f2 fa13 	bl	8000648 <__aeabi_dmul>
 800e222:	a33a      	add	r3, pc, #232	; (adr r3, 800e30c <__kernel_sin+0x16c>)
 800e224:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e228:	f7f2 f856 	bl	80002d8 <__aeabi_dsub>
 800e22c:	4652      	mov	r2, sl
 800e22e:	465b      	mov	r3, fp
 800e230:	f7f2 fa0a 	bl	8000648 <__aeabi_dmul>
 800e234:	a337      	add	r3, pc, #220	; (adr r3, 800e314 <__kernel_sin+0x174>)
 800e236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e23a:	f7f2 f84f 	bl	80002dc <__adddf3>
 800e23e:	9b01      	ldr	r3, [sp, #4]
 800e240:	4606      	mov	r6, r0
 800e242:	460f      	mov	r7, r1
 800e244:	b9eb      	cbnz	r3, 800e282 <__kernel_sin+0xe2>
 800e246:	4602      	mov	r2, r0
 800e248:	460b      	mov	r3, r1
 800e24a:	4650      	mov	r0, sl
 800e24c:	4659      	mov	r1, fp
 800e24e:	f7f2 f9fb 	bl	8000648 <__aeabi_dmul>
 800e252:	a325      	add	r3, pc, #148	; (adr r3, 800e2e8 <__kernel_sin+0x148>)
 800e254:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e258:	f7f2 f83e 	bl	80002d8 <__aeabi_dsub>
 800e25c:	4642      	mov	r2, r8
 800e25e:	464b      	mov	r3, r9
 800e260:	f7f2 f9f2 	bl	8000648 <__aeabi_dmul>
 800e264:	4602      	mov	r2, r0
 800e266:	460b      	mov	r3, r1
 800e268:	4620      	mov	r0, r4
 800e26a:	4629      	mov	r1, r5
 800e26c:	f7f2 f836 	bl	80002dc <__adddf3>
 800e270:	4604      	mov	r4, r0
 800e272:	460d      	mov	r5, r1
 800e274:	ec45 4b10 	vmov	d0, r4, r5
 800e278:	b003      	add	sp, #12
 800e27a:	ecbd 8b04 	vpop	{d8-d9}
 800e27e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e282:	4b1b      	ldr	r3, [pc, #108]	; (800e2f0 <__kernel_sin+0x150>)
 800e284:	ec51 0b18 	vmov	r0, r1, d8
 800e288:	2200      	movs	r2, #0
 800e28a:	f7f2 f9dd 	bl	8000648 <__aeabi_dmul>
 800e28e:	4632      	mov	r2, r6
 800e290:	ec41 0b19 	vmov	d9, r0, r1
 800e294:	463b      	mov	r3, r7
 800e296:	4640      	mov	r0, r8
 800e298:	4649      	mov	r1, r9
 800e29a:	f7f2 f9d5 	bl	8000648 <__aeabi_dmul>
 800e29e:	4602      	mov	r2, r0
 800e2a0:	460b      	mov	r3, r1
 800e2a2:	ec51 0b19 	vmov	r0, r1, d9
 800e2a6:	f7f2 f817 	bl	80002d8 <__aeabi_dsub>
 800e2aa:	4652      	mov	r2, sl
 800e2ac:	465b      	mov	r3, fp
 800e2ae:	f7f2 f9cb 	bl	8000648 <__aeabi_dmul>
 800e2b2:	ec53 2b18 	vmov	r2, r3, d8
 800e2b6:	f7f2 f80f 	bl	80002d8 <__aeabi_dsub>
 800e2ba:	a30b      	add	r3, pc, #44	; (adr r3, 800e2e8 <__kernel_sin+0x148>)
 800e2bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2c0:	4606      	mov	r6, r0
 800e2c2:	460f      	mov	r7, r1
 800e2c4:	4640      	mov	r0, r8
 800e2c6:	4649      	mov	r1, r9
 800e2c8:	f7f2 f9be 	bl	8000648 <__aeabi_dmul>
 800e2cc:	4602      	mov	r2, r0
 800e2ce:	460b      	mov	r3, r1
 800e2d0:	4630      	mov	r0, r6
 800e2d2:	4639      	mov	r1, r7
 800e2d4:	f7f2 f802 	bl	80002dc <__adddf3>
 800e2d8:	4602      	mov	r2, r0
 800e2da:	460b      	mov	r3, r1
 800e2dc:	4620      	mov	r0, r4
 800e2de:	4629      	mov	r1, r5
 800e2e0:	f7f1 fffa 	bl	80002d8 <__aeabi_dsub>
 800e2e4:	e7c4      	b.n	800e270 <__kernel_sin+0xd0>
 800e2e6:	bf00      	nop
 800e2e8:	55555549 	.word	0x55555549
 800e2ec:	3fc55555 	.word	0x3fc55555
 800e2f0:	3fe00000 	.word	0x3fe00000
 800e2f4:	5acfd57c 	.word	0x5acfd57c
 800e2f8:	3de5d93a 	.word	0x3de5d93a
 800e2fc:	8a2b9ceb 	.word	0x8a2b9ceb
 800e300:	3e5ae5e6 	.word	0x3e5ae5e6
 800e304:	57b1fe7d 	.word	0x57b1fe7d
 800e308:	3ec71de3 	.word	0x3ec71de3
 800e30c:	19c161d5 	.word	0x19c161d5
 800e310:	3f2a01a0 	.word	0x3f2a01a0
 800e314:	1110f8a6 	.word	0x1110f8a6
 800e318:	3f811111 	.word	0x3f811111
 800e31c:	00000000 	.word	0x00000000

0800e320 <__ieee754_rem_pio2>:
 800e320:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e324:	ed2d 8b02 	vpush	{d8}
 800e328:	ec55 4b10 	vmov	r4, r5, d0
 800e32c:	4bca      	ldr	r3, [pc, #808]	; (800e658 <__ieee754_rem_pio2+0x338>)
 800e32e:	b08b      	sub	sp, #44	; 0x2c
 800e330:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800e334:	4598      	cmp	r8, r3
 800e336:	4682      	mov	sl, r0
 800e338:	9502      	str	r5, [sp, #8]
 800e33a:	dc08      	bgt.n	800e34e <__ieee754_rem_pio2+0x2e>
 800e33c:	2200      	movs	r2, #0
 800e33e:	2300      	movs	r3, #0
 800e340:	ed80 0b00 	vstr	d0, [r0]
 800e344:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800e348:	f04f 0b00 	mov.w	fp, #0
 800e34c:	e028      	b.n	800e3a0 <__ieee754_rem_pio2+0x80>
 800e34e:	4bc3      	ldr	r3, [pc, #780]	; (800e65c <__ieee754_rem_pio2+0x33c>)
 800e350:	4598      	cmp	r8, r3
 800e352:	dc78      	bgt.n	800e446 <__ieee754_rem_pio2+0x126>
 800e354:	9b02      	ldr	r3, [sp, #8]
 800e356:	4ec2      	ldr	r6, [pc, #776]	; (800e660 <__ieee754_rem_pio2+0x340>)
 800e358:	2b00      	cmp	r3, #0
 800e35a:	ee10 0a10 	vmov	r0, s0
 800e35e:	a3b0      	add	r3, pc, #704	; (adr r3, 800e620 <__ieee754_rem_pio2+0x300>)
 800e360:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e364:	4629      	mov	r1, r5
 800e366:	dd39      	ble.n	800e3dc <__ieee754_rem_pio2+0xbc>
 800e368:	f7f1 ffb6 	bl	80002d8 <__aeabi_dsub>
 800e36c:	45b0      	cmp	r8, r6
 800e36e:	4604      	mov	r4, r0
 800e370:	460d      	mov	r5, r1
 800e372:	d01b      	beq.n	800e3ac <__ieee754_rem_pio2+0x8c>
 800e374:	a3ac      	add	r3, pc, #688	; (adr r3, 800e628 <__ieee754_rem_pio2+0x308>)
 800e376:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e37a:	f7f1 ffad 	bl	80002d8 <__aeabi_dsub>
 800e37e:	4602      	mov	r2, r0
 800e380:	460b      	mov	r3, r1
 800e382:	e9ca 2300 	strd	r2, r3, [sl]
 800e386:	4620      	mov	r0, r4
 800e388:	4629      	mov	r1, r5
 800e38a:	f7f1 ffa5 	bl	80002d8 <__aeabi_dsub>
 800e38e:	a3a6      	add	r3, pc, #664	; (adr r3, 800e628 <__ieee754_rem_pio2+0x308>)
 800e390:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e394:	f7f1 ffa0 	bl	80002d8 <__aeabi_dsub>
 800e398:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800e39c:	f04f 0b01 	mov.w	fp, #1
 800e3a0:	4658      	mov	r0, fp
 800e3a2:	b00b      	add	sp, #44	; 0x2c
 800e3a4:	ecbd 8b02 	vpop	{d8}
 800e3a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e3ac:	a3a0      	add	r3, pc, #640	; (adr r3, 800e630 <__ieee754_rem_pio2+0x310>)
 800e3ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3b2:	f7f1 ff91 	bl	80002d8 <__aeabi_dsub>
 800e3b6:	a3a0      	add	r3, pc, #640	; (adr r3, 800e638 <__ieee754_rem_pio2+0x318>)
 800e3b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3bc:	4604      	mov	r4, r0
 800e3be:	460d      	mov	r5, r1
 800e3c0:	f7f1 ff8a 	bl	80002d8 <__aeabi_dsub>
 800e3c4:	4602      	mov	r2, r0
 800e3c6:	460b      	mov	r3, r1
 800e3c8:	e9ca 2300 	strd	r2, r3, [sl]
 800e3cc:	4620      	mov	r0, r4
 800e3ce:	4629      	mov	r1, r5
 800e3d0:	f7f1 ff82 	bl	80002d8 <__aeabi_dsub>
 800e3d4:	a398      	add	r3, pc, #608	; (adr r3, 800e638 <__ieee754_rem_pio2+0x318>)
 800e3d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3da:	e7db      	b.n	800e394 <__ieee754_rem_pio2+0x74>
 800e3dc:	f7f1 ff7e 	bl	80002dc <__adddf3>
 800e3e0:	45b0      	cmp	r8, r6
 800e3e2:	4604      	mov	r4, r0
 800e3e4:	460d      	mov	r5, r1
 800e3e6:	d016      	beq.n	800e416 <__ieee754_rem_pio2+0xf6>
 800e3e8:	a38f      	add	r3, pc, #572	; (adr r3, 800e628 <__ieee754_rem_pio2+0x308>)
 800e3ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3ee:	f7f1 ff75 	bl	80002dc <__adddf3>
 800e3f2:	4602      	mov	r2, r0
 800e3f4:	460b      	mov	r3, r1
 800e3f6:	e9ca 2300 	strd	r2, r3, [sl]
 800e3fa:	4620      	mov	r0, r4
 800e3fc:	4629      	mov	r1, r5
 800e3fe:	f7f1 ff6b 	bl	80002d8 <__aeabi_dsub>
 800e402:	a389      	add	r3, pc, #548	; (adr r3, 800e628 <__ieee754_rem_pio2+0x308>)
 800e404:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e408:	f7f1 ff68 	bl	80002dc <__adddf3>
 800e40c:	f04f 3bff 	mov.w	fp, #4294967295
 800e410:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800e414:	e7c4      	b.n	800e3a0 <__ieee754_rem_pio2+0x80>
 800e416:	a386      	add	r3, pc, #536	; (adr r3, 800e630 <__ieee754_rem_pio2+0x310>)
 800e418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e41c:	f7f1 ff5e 	bl	80002dc <__adddf3>
 800e420:	a385      	add	r3, pc, #532	; (adr r3, 800e638 <__ieee754_rem_pio2+0x318>)
 800e422:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e426:	4604      	mov	r4, r0
 800e428:	460d      	mov	r5, r1
 800e42a:	f7f1 ff57 	bl	80002dc <__adddf3>
 800e42e:	4602      	mov	r2, r0
 800e430:	460b      	mov	r3, r1
 800e432:	e9ca 2300 	strd	r2, r3, [sl]
 800e436:	4620      	mov	r0, r4
 800e438:	4629      	mov	r1, r5
 800e43a:	f7f1 ff4d 	bl	80002d8 <__aeabi_dsub>
 800e43e:	a37e      	add	r3, pc, #504	; (adr r3, 800e638 <__ieee754_rem_pio2+0x318>)
 800e440:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e444:	e7e0      	b.n	800e408 <__ieee754_rem_pio2+0xe8>
 800e446:	4b87      	ldr	r3, [pc, #540]	; (800e664 <__ieee754_rem_pio2+0x344>)
 800e448:	4598      	cmp	r8, r3
 800e44a:	f300 80d8 	bgt.w	800e5fe <__ieee754_rem_pio2+0x2de>
 800e44e:	f000 f96d 	bl	800e72c <fabs>
 800e452:	ec55 4b10 	vmov	r4, r5, d0
 800e456:	ee10 0a10 	vmov	r0, s0
 800e45a:	a379      	add	r3, pc, #484	; (adr r3, 800e640 <__ieee754_rem_pio2+0x320>)
 800e45c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e460:	4629      	mov	r1, r5
 800e462:	f7f2 f8f1 	bl	8000648 <__aeabi_dmul>
 800e466:	4b80      	ldr	r3, [pc, #512]	; (800e668 <__ieee754_rem_pio2+0x348>)
 800e468:	2200      	movs	r2, #0
 800e46a:	f7f1 ff37 	bl	80002dc <__adddf3>
 800e46e:	f7f2 fb9b 	bl	8000ba8 <__aeabi_d2iz>
 800e472:	4683      	mov	fp, r0
 800e474:	f7f2 f87e 	bl	8000574 <__aeabi_i2d>
 800e478:	4602      	mov	r2, r0
 800e47a:	460b      	mov	r3, r1
 800e47c:	ec43 2b18 	vmov	d8, r2, r3
 800e480:	a367      	add	r3, pc, #412	; (adr r3, 800e620 <__ieee754_rem_pio2+0x300>)
 800e482:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e486:	f7f2 f8df 	bl	8000648 <__aeabi_dmul>
 800e48a:	4602      	mov	r2, r0
 800e48c:	460b      	mov	r3, r1
 800e48e:	4620      	mov	r0, r4
 800e490:	4629      	mov	r1, r5
 800e492:	f7f1 ff21 	bl	80002d8 <__aeabi_dsub>
 800e496:	a364      	add	r3, pc, #400	; (adr r3, 800e628 <__ieee754_rem_pio2+0x308>)
 800e498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e49c:	4606      	mov	r6, r0
 800e49e:	460f      	mov	r7, r1
 800e4a0:	ec51 0b18 	vmov	r0, r1, d8
 800e4a4:	f7f2 f8d0 	bl	8000648 <__aeabi_dmul>
 800e4a8:	f1bb 0f1f 	cmp.w	fp, #31
 800e4ac:	4604      	mov	r4, r0
 800e4ae:	460d      	mov	r5, r1
 800e4b0:	dc0d      	bgt.n	800e4ce <__ieee754_rem_pio2+0x1ae>
 800e4b2:	4b6e      	ldr	r3, [pc, #440]	; (800e66c <__ieee754_rem_pio2+0x34c>)
 800e4b4:	f10b 32ff 	add.w	r2, fp, #4294967295
 800e4b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e4bc:	4543      	cmp	r3, r8
 800e4be:	d006      	beq.n	800e4ce <__ieee754_rem_pio2+0x1ae>
 800e4c0:	4622      	mov	r2, r4
 800e4c2:	462b      	mov	r3, r5
 800e4c4:	4630      	mov	r0, r6
 800e4c6:	4639      	mov	r1, r7
 800e4c8:	f7f1 ff06 	bl	80002d8 <__aeabi_dsub>
 800e4cc:	e00e      	b.n	800e4ec <__ieee754_rem_pio2+0x1cc>
 800e4ce:	462b      	mov	r3, r5
 800e4d0:	4622      	mov	r2, r4
 800e4d2:	4630      	mov	r0, r6
 800e4d4:	4639      	mov	r1, r7
 800e4d6:	f7f1 feff 	bl	80002d8 <__aeabi_dsub>
 800e4da:	ea4f 5328 	mov.w	r3, r8, asr #20
 800e4de:	9303      	str	r3, [sp, #12]
 800e4e0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800e4e4:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800e4e8:	2b10      	cmp	r3, #16
 800e4ea:	dc02      	bgt.n	800e4f2 <__ieee754_rem_pio2+0x1d2>
 800e4ec:	e9ca 0100 	strd	r0, r1, [sl]
 800e4f0:	e039      	b.n	800e566 <__ieee754_rem_pio2+0x246>
 800e4f2:	a34f      	add	r3, pc, #316	; (adr r3, 800e630 <__ieee754_rem_pio2+0x310>)
 800e4f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4f8:	ec51 0b18 	vmov	r0, r1, d8
 800e4fc:	f7f2 f8a4 	bl	8000648 <__aeabi_dmul>
 800e500:	4604      	mov	r4, r0
 800e502:	460d      	mov	r5, r1
 800e504:	4602      	mov	r2, r0
 800e506:	460b      	mov	r3, r1
 800e508:	4630      	mov	r0, r6
 800e50a:	4639      	mov	r1, r7
 800e50c:	f7f1 fee4 	bl	80002d8 <__aeabi_dsub>
 800e510:	4602      	mov	r2, r0
 800e512:	460b      	mov	r3, r1
 800e514:	4680      	mov	r8, r0
 800e516:	4689      	mov	r9, r1
 800e518:	4630      	mov	r0, r6
 800e51a:	4639      	mov	r1, r7
 800e51c:	f7f1 fedc 	bl	80002d8 <__aeabi_dsub>
 800e520:	4622      	mov	r2, r4
 800e522:	462b      	mov	r3, r5
 800e524:	f7f1 fed8 	bl	80002d8 <__aeabi_dsub>
 800e528:	a343      	add	r3, pc, #268	; (adr r3, 800e638 <__ieee754_rem_pio2+0x318>)
 800e52a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e52e:	4604      	mov	r4, r0
 800e530:	460d      	mov	r5, r1
 800e532:	ec51 0b18 	vmov	r0, r1, d8
 800e536:	f7f2 f887 	bl	8000648 <__aeabi_dmul>
 800e53a:	4622      	mov	r2, r4
 800e53c:	462b      	mov	r3, r5
 800e53e:	f7f1 fecb 	bl	80002d8 <__aeabi_dsub>
 800e542:	4602      	mov	r2, r0
 800e544:	460b      	mov	r3, r1
 800e546:	4604      	mov	r4, r0
 800e548:	460d      	mov	r5, r1
 800e54a:	4640      	mov	r0, r8
 800e54c:	4649      	mov	r1, r9
 800e54e:	f7f1 fec3 	bl	80002d8 <__aeabi_dsub>
 800e552:	9a03      	ldr	r2, [sp, #12]
 800e554:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800e558:	1ad3      	subs	r3, r2, r3
 800e55a:	2b31      	cmp	r3, #49	; 0x31
 800e55c:	dc24      	bgt.n	800e5a8 <__ieee754_rem_pio2+0x288>
 800e55e:	e9ca 0100 	strd	r0, r1, [sl]
 800e562:	4646      	mov	r6, r8
 800e564:	464f      	mov	r7, r9
 800e566:	e9da 8900 	ldrd	r8, r9, [sl]
 800e56a:	4630      	mov	r0, r6
 800e56c:	4642      	mov	r2, r8
 800e56e:	464b      	mov	r3, r9
 800e570:	4639      	mov	r1, r7
 800e572:	f7f1 feb1 	bl	80002d8 <__aeabi_dsub>
 800e576:	462b      	mov	r3, r5
 800e578:	4622      	mov	r2, r4
 800e57a:	f7f1 fead 	bl	80002d8 <__aeabi_dsub>
 800e57e:	9b02      	ldr	r3, [sp, #8]
 800e580:	2b00      	cmp	r3, #0
 800e582:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800e586:	f6bf af0b 	bge.w	800e3a0 <__ieee754_rem_pio2+0x80>
 800e58a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800e58e:	f8ca 3004 	str.w	r3, [sl, #4]
 800e592:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e596:	f8ca 8000 	str.w	r8, [sl]
 800e59a:	f8ca 0008 	str.w	r0, [sl, #8]
 800e59e:	f8ca 300c 	str.w	r3, [sl, #12]
 800e5a2:	f1cb 0b00 	rsb	fp, fp, #0
 800e5a6:	e6fb      	b.n	800e3a0 <__ieee754_rem_pio2+0x80>
 800e5a8:	a327      	add	r3, pc, #156	; (adr r3, 800e648 <__ieee754_rem_pio2+0x328>)
 800e5aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5ae:	ec51 0b18 	vmov	r0, r1, d8
 800e5b2:	f7f2 f849 	bl	8000648 <__aeabi_dmul>
 800e5b6:	4604      	mov	r4, r0
 800e5b8:	460d      	mov	r5, r1
 800e5ba:	4602      	mov	r2, r0
 800e5bc:	460b      	mov	r3, r1
 800e5be:	4640      	mov	r0, r8
 800e5c0:	4649      	mov	r1, r9
 800e5c2:	f7f1 fe89 	bl	80002d8 <__aeabi_dsub>
 800e5c6:	4602      	mov	r2, r0
 800e5c8:	460b      	mov	r3, r1
 800e5ca:	4606      	mov	r6, r0
 800e5cc:	460f      	mov	r7, r1
 800e5ce:	4640      	mov	r0, r8
 800e5d0:	4649      	mov	r1, r9
 800e5d2:	f7f1 fe81 	bl	80002d8 <__aeabi_dsub>
 800e5d6:	4622      	mov	r2, r4
 800e5d8:	462b      	mov	r3, r5
 800e5da:	f7f1 fe7d 	bl	80002d8 <__aeabi_dsub>
 800e5de:	a31c      	add	r3, pc, #112	; (adr r3, 800e650 <__ieee754_rem_pio2+0x330>)
 800e5e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5e4:	4604      	mov	r4, r0
 800e5e6:	460d      	mov	r5, r1
 800e5e8:	ec51 0b18 	vmov	r0, r1, d8
 800e5ec:	f7f2 f82c 	bl	8000648 <__aeabi_dmul>
 800e5f0:	4622      	mov	r2, r4
 800e5f2:	462b      	mov	r3, r5
 800e5f4:	f7f1 fe70 	bl	80002d8 <__aeabi_dsub>
 800e5f8:	4604      	mov	r4, r0
 800e5fa:	460d      	mov	r5, r1
 800e5fc:	e760      	b.n	800e4c0 <__ieee754_rem_pio2+0x1a0>
 800e5fe:	4b1c      	ldr	r3, [pc, #112]	; (800e670 <__ieee754_rem_pio2+0x350>)
 800e600:	4598      	cmp	r8, r3
 800e602:	dd37      	ble.n	800e674 <__ieee754_rem_pio2+0x354>
 800e604:	ee10 2a10 	vmov	r2, s0
 800e608:	462b      	mov	r3, r5
 800e60a:	4620      	mov	r0, r4
 800e60c:	4629      	mov	r1, r5
 800e60e:	f7f1 fe63 	bl	80002d8 <__aeabi_dsub>
 800e612:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800e616:	e9ca 0100 	strd	r0, r1, [sl]
 800e61a:	e695      	b.n	800e348 <__ieee754_rem_pio2+0x28>
 800e61c:	f3af 8000 	nop.w
 800e620:	54400000 	.word	0x54400000
 800e624:	3ff921fb 	.word	0x3ff921fb
 800e628:	1a626331 	.word	0x1a626331
 800e62c:	3dd0b461 	.word	0x3dd0b461
 800e630:	1a600000 	.word	0x1a600000
 800e634:	3dd0b461 	.word	0x3dd0b461
 800e638:	2e037073 	.word	0x2e037073
 800e63c:	3ba3198a 	.word	0x3ba3198a
 800e640:	6dc9c883 	.word	0x6dc9c883
 800e644:	3fe45f30 	.word	0x3fe45f30
 800e648:	2e000000 	.word	0x2e000000
 800e64c:	3ba3198a 	.word	0x3ba3198a
 800e650:	252049c1 	.word	0x252049c1
 800e654:	397b839a 	.word	0x397b839a
 800e658:	3fe921fb 	.word	0x3fe921fb
 800e65c:	4002d97b 	.word	0x4002d97b
 800e660:	3ff921fb 	.word	0x3ff921fb
 800e664:	413921fb 	.word	0x413921fb
 800e668:	3fe00000 	.word	0x3fe00000
 800e66c:	0800fa5c 	.word	0x0800fa5c
 800e670:	7fefffff 	.word	0x7fefffff
 800e674:	ea4f 5628 	mov.w	r6, r8, asr #20
 800e678:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 800e67c:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 800e680:	4620      	mov	r0, r4
 800e682:	460d      	mov	r5, r1
 800e684:	f7f2 fa90 	bl	8000ba8 <__aeabi_d2iz>
 800e688:	f7f1 ff74 	bl	8000574 <__aeabi_i2d>
 800e68c:	4602      	mov	r2, r0
 800e68e:	460b      	mov	r3, r1
 800e690:	4620      	mov	r0, r4
 800e692:	4629      	mov	r1, r5
 800e694:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e698:	f7f1 fe1e 	bl	80002d8 <__aeabi_dsub>
 800e69c:	4b21      	ldr	r3, [pc, #132]	; (800e724 <__ieee754_rem_pio2+0x404>)
 800e69e:	2200      	movs	r2, #0
 800e6a0:	f7f1 ffd2 	bl	8000648 <__aeabi_dmul>
 800e6a4:	460d      	mov	r5, r1
 800e6a6:	4604      	mov	r4, r0
 800e6a8:	f7f2 fa7e 	bl	8000ba8 <__aeabi_d2iz>
 800e6ac:	f7f1 ff62 	bl	8000574 <__aeabi_i2d>
 800e6b0:	4602      	mov	r2, r0
 800e6b2:	460b      	mov	r3, r1
 800e6b4:	4620      	mov	r0, r4
 800e6b6:	4629      	mov	r1, r5
 800e6b8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e6bc:	f7f1 fe0c 	bl	80002d8 <__aeabi_dsub>
 800e6c0:	4b18      	ldr	r3, [pc, #96]	; (800e724 <__ieee754_rem_pio2+0x404>)
 800e6c2:	2200      	movs	r2, #0
 800e6c4:	f7f1 ffc0 	bl	8000648 <__aeabi_dmul>
 800e6c8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800e6cc:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 800e6d0:	2703      	movs	r7, #3
 800e6d2:	2400      	movs	r4, #0
 800e6d4:	2500      	movs	r5, #0
 800e6d6:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 800e6da:	4622      	mov	r2, r4
 800e6dc:	462b      	mov	r3, r5
 800e6de:	46b9      	mov	r9, r7
 800e6e0:	3f01      	subs	r7, #1
 800e6e2:	f7f2 fa19 	bl	8000b18 <__aeabi_dcmpeq>
 800e6e6:	2800      	cmp	r0, #0
 800e6e8:	d1f5      	bne.n	800e6d6 <__ieee754_rem_pio2+0x3b6>
 800e6ea:	4b0f      	ldr	r3, [pc, #60]	; (800e728 <__ieee754_rem_pio2+0x408>)
 800e6ec:	9301      	str	r3, [sp, #4]
 800e6ee:	2302      	movs	r3, #2
 800e6f0:	9300      	str	r3, [sp, #0]
 800e6f2:	4632      	mov	r2, r6
 800e6f4:	464b      	mov	r3, r9
 800e6f6:	4651      	mov	r1, sl
 800e6f8:	a804      	add	r0, sp, #16
 800e6fa:	f000 f821 	bl	800e740 <__kernel_rem_pio2>
 800e6fe:	9b02      	ldr	r3, [sp, #8]
 800e700:	2b00      	cmp	r3, #0
 800e702:	4683      	mov	fp, r0
 800e704:	f6bf ae4c 	bge.w	800e3a0 <__ieee754_rem_pio2+0x80>
 800e708:	e9da 2100 	ldrd	r2, r1, [sl]
 800e70c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e710:	e9ca 2300 	strd	r2, r3, [sl]
 800e714:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800e718:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e71c:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800e720:	e73f      	b.n	800e5a2 <__ieee754_rem_pio2+0x282>
 800e722:	bf00      	nop
 800e724:	41700000 	.word	0x41700000
 800e728:	0800fadc 	.word	0x0800fadc

0800e72c <fabs>:
 800e72c:	ec51 0b10 	vmov	r0, r1, d0
 800e730:	ee10 2a10 	vmov	r2, s0
 800e734:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800e738:	ec43 2b10 	vmov	d0, r2, r3
 800e73c:	4770      	bx	lr
	...

0800e740 <__kernel_rem_pio2>:
 800e740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e744:	ed2d 8b02 	vpush	{d8}
 800e748:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800e74c:	f112 0f14 	cmn.w	r2, #20
 800e750:	9306      	str	r3, [sp, #24]
 800e752:	9104      	str	r1, [sp, #16]
 800e754:	4bc2      	ldr	r3, [pc, #776]	; (800ea60 <__kernel_rem_pio2+0x320>)
 800e756:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800e758:	9009      	str	r0, [sp, #36]	; 0x24
 800e75a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e75e:	9300      	str	r3, [sp, #0]
 800e760:	9b06      	ldr	r3, [sp, #24]
 800e762:	f103 33ff 	add.w	r3, r3, #4294967295
 800e766:	bfa8      	it	ge
 800e768:	1ed4      	subge	r4, r2, #3
 800e76a:	9305      	str	r3, [sp, #20]
 800e76c:	bfb2      	itee	lt
 800e76e:	2400      	movlt	r4, #0
 800e770:	2318      	movge	r3, #24
 800e772:	fb94 f4f3 	sdivge	r4, r4, r3
 800e776:	f06f 0317 	mvn.w	r3, #23
 800e77a:	fb04 3303 	mla	r3, r4, r3, r3
 800e77e:	eb03 0a02 	add.w	sl, r3, r2
 800e782:	9b00      	ldr	r3, [sp, #0]
 800e784:	9a05      	ldr	r2, [sp, #20]
 800e786:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 800ea50 <__kernel_rem_pio2+0x310>
 800e78a:	eb03 0802 	add.w	r8, r3, r2
 800e78e:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800e790:	1aa7      	subs	r7, r4, r2
 800e792:	ae20      	add	r6, sp, #128	; 0x80
 800e794:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800e798:	2500      	movs	r5, #0
 800e79a:	4545      	cmp	r5, r8
 800e79c:	dd13      	ble.n	800e7c6 <__kernel_rem_pio2+0x86>
 800e79e:	9b06      	ldr	r3, [sp, #24]
 800e7a0:	aa20      	add	r2, sp, #128	; 0x80
 800e7a2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800e7a6:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800e7aa:	f04f 0800 	mov.w	r8, #0
 800e7ae:	9b00      	ldr	r3, [sp, #0]
 800e7b0:	4598      	cmp	r8, r3
 800e7b2:	dc31      	bgt.n	800e818 <__kernel_rem_pio2+0xd8>
 800e7b4:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 800ea50 <__kernel_rem_pio2+0x310>
 800e7b8:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800e7bc:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e7c0:	462f      	mov	r7, r5
 800e7c2:	2600      	movs	r6, #0
 800e7c4:	e01b      	b.n	800e7fe <__kernel_rem_pio2+0xbe>
 800e7c6:	42ef      	cmn	r7, r5
 800e7c8:	d407      	bmi.n	800e7da <__kernel_rem_pio2+0x9a>
 800e7ca:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800e7ce:	f7f1 fed1 	bl	8000574 <__aeabi_i2d>
 800e7d2:	e8e6 0102 	strd	r0, r1, [r6], #8
 800e7d6:	3501      	adds	r5, #1
 800e7d8:	e7df      	b.n	800e79a <__kernel_rem_pio2+0x5a>
 800e7da:	ec51 0b18 	vmov	r0, r1, d8
 800e7de:	e7f8      	b.n	800e7d2 <__kernel_rem_pio2+0x92>
 800e7e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e7e4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800e7e8:	f7f1 ff2e 	bl	8000648 <__aeabi_dmul>
 800e7ec:	4602      	mov	r2, r0
 800e7ee:	460b      	mov	r3, r1
 800e7f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e7f4:	f7f1 fd72 	bl	80002dc <__adddf3>
 800e7f8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e7fc:	3601      	adds	r6, #1
 800e7fe:	9b05      	ldr	r3, [sp, #20]
 800e800:	429e      	cmp	r6, r3
 800e802:	f1a7 0708 	sub.w	r7, r7, #8
 800e806:	ddeb      	ble.n	800e7e0 <__kernel_rem_pio2+0xa0>
 800e808:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e80c:	f108 0801 	add.w	r8, r8, #1
 800e810:	ecab 7b02 	vstmia	fp!, {d7}
 800e814:	3508      	adds	r5, #8
 800e816:	e7ca      	b.n	800e7ae <__kernel_rem_pio2+0x6e>
 800e818:	9b00      	ldr	r3, [sp, #0]
 800e81a:	aa0c      	add	r2, sp, #48	; 0x30
 800e81c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e820:	930b      	str	r3, [sp, #44]	; 0x2c
 800e822:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800e824:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800e828:	9c00      	ldr	r4, [sp, #0]
 800e82a:	930a      	str	r3, [sp, #40]	; 0x28
 800e82c:	00e3      	lsls	r3, r4, #3
 800e82e:	9308      	str	r3, [sp, #32]
 800e830:	ab98      	add	r3, sp, #608	; 0x260
 800e832:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e836:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800e83a:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 800e83e:	ab70      	add	r3, sp, #448	; 0x1c0
 800e840:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800e844:	46c3      	mov	fp, r8
 800e846:	46a1      	mov	r9, r4
 800e848:	f1b9 0f00 	cmp.w	r9, #0
 800e84c:	f1a5 0508 	sub.w	r5, r5, #8
 800e850:	dc77      	bgt.n	800e942 <__kernel_rem_pio2+0x202>
 800e852:	ec47 6b10 	vmov	d0, r6, r7
 800e856:	4650      	mov	r0, sl
 800e858:	f000 fac2 	bl	800ede0 <scalbn>
 800e85c:	ec57 6b10 	vmov	r6, r7, d0
 800e860:	2200      	movs	r2, #0
 800e862:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800e866:	ee10 0a10 	vmov	r0, s0
 800e86a:	4639      	mov	r1, r7
 800e86c:	f7f1 feec 	bl	8000648 <__aeabi_dmul>
 800e870:	ec41 0b10 	vmov	d0, r0, r1
 800e874:	f000 fb34 	bl	800eee0 <floor>
 800e878:	4b7a      	ldr	r3, [pc, #488]	; (800ea64 <__kernel_rem_pio2+0x324>)
 800e87a:	ec51 0b10 	vmov	r0, r1, d0
 800e87e:	2200      	movs	r2, #0
 800e880:	f7f1 fee2 	bl	8000648 <__aeabi_dmul>
 800e884:	4602      	mov	r2, r0
 800e886:	460b      	mov	r3, r1
 800e888:	4630      	mov	r0, r6
 800e88a:	4639      	mov	r1, r7
 800e88c:	f7f1 fd24 	bl	80002d8 <__aeabi_dsub>
 800e890:	460f      	mov	r7, r1
 800e892:	4606      	mov	r6, r0
 800e894:	f7f2 f988 	bl	8000ba8 <__aeabi_d2iz>
 800e898:	9002      	str	r0, [sp, #8]
 800e89a:	f7f1 fe6b 	bl	8000574 <__aeabi_i2d>
 800e89e:	4602      	mov	r2, r0
 800e8a0:	460b      	mov	r3, r1
 800e8a2:	4630      	mov	r0, r6
 800e8a4:	4639      	mov	r1, r7
 800e8a6:	f7f1 fd17 	bl	80002d8 <__aeabi_dsub>
 800e8aa:	f1ba 0f00 	cmp.w	sl, #0
 800e8ae:	4606      	mov	r6, r0
 800e8b0:	460f      	mov	r7, r1
 800e8b2:	dd6d      	ble.n	800e990 <__kernel_rem_pio2+0x250>
 800e8b4:	1e61      	subs	r1, r4, #1
 800e8b6:	ab0c      	add	r3, sp, #48	; 0x30
 800e8b8:	9d02      	ldr	r5, [sp, #8]
 800e8ba:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e8be:	f1ca 0018 	rsb	r0, sl, #24
 800e8c2:	fa43 f200 	asr.w	r2, r3, r0
 800e8c6:	4415      	add	r5, r2
 800e8c8:	4082      	lsls	r2, r0
 800e8ca:	1a9b      	subs	r3, r3, r2
 800e8cc:	aa0c      	add	r2, sp, #48	; 0x30
 800e8ce:	9502      	str	r5, [sp, #8]
 800e8d0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800e8d4:	f1ca 0217 	rsb	r2, sl, #23
 800e8d8:	fa43 fb02 	asr.w	fp, r3, r2
 800e8dc:	f1bb 0f00 	cmp.w	fp, #0
 800e8e0:	dd65      	ble.n	800e9ae <__kernel_rem_pio2+0x26e>
 800e8e2:	9b02      	ldr	r3, [sp, #8]
 800e8e4:	2200      	movs	r2, #0
 800e8e6:	3301      	adds	r3, #1
 800e8e8:	9302      	str	r3, [sp, #8]
 800e8ea:	4615      	mov	r5, r2
 800e8ec:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800e8f0:	4294      	cmp	r4, r2
 800e8f2:	f300 809f 	bgt.w	800ea34 <__kernel_rem_pio2+0x2f4>
 800e8f6:	f1ba 0f00 	cmp.w	sl, #0
 800e8fa:	dd07      	ble.n	800e90c <__kernel_rem_pio2+0x1cc>
 800e8fc:	f1ba 0f01 	cmp.w	sl, #1
 800e900:	f000 80c1 	beq.w	800ea86 <__kernel_rem_pio2+0x346>
 800e904:	f1ba 0f02 	cmp.w	sl, #2
 800e908:	f000 80c7 	beq.w	800ea9a <__kernel_rem_pio2+0x35a>
 800e90c:	f1bb 0f02 	cmp.w	fp, #2
 800e910:	d14d      	bne.n	800e9ae <__kernel_rem_pio2+0x26e>
 800e912:	4632      	mov	r2, r6
 800e914:	463b      	mov	r3, r7
 800e916:	4954      	ldr	r1, [pc, #336]	; (800ea68 <__kernel_rem_pio2+0x328>)
 800e918:	2000      	movs	r0, #0
 800e91a:	f7f1 fcdd 	bl	80002d8 <__aeabi_dsub>
 800e91e:	4606      	mov	r6, r0
 800e920:	460f      	mov	r7, r1
 800e922:	2d00      	cmp	r5, #0
 800e924:	d043      	beq.n	800e9ae <__kernel_rem_pio2+0x26e>
 800e926:	4650      	mov	r0, sl
 800e928:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 800ea58 <__kernel_rem_pio2+0x318>
 800e92c:	f000 fa58 	bl	800ede0 <scalbn>
 800e930:	4630      	mov	r0, r6
 800e932:	4639      	mov	r1, r7
 800e934:	ec53 2b10 	vmov	r2, r3, d0
 800e938:	f7f1 fcce 	bl	80002d8 <__aeabi_dsub>
 800e93c:	4606      	mov	r6, r0
 800e93e:	460f      	mov	r7, r1
 800e940:	e035      	b.n	800e9ae <__kernel_rem_pio2+0x26e>
 800e942:	4b4a      	ldr	r3, [pc, #296]	; (800ea6c <__kernel_rem_pio2+0x32c>)
 800e944:	2200      	movs	r2, #0
 800e946:	4630      	mov	r0, r6
 800e948:	4639      	mov	r1, r7
 800e94a:	f7f1 fe7d 	bl	8000648 <__aeabi_dmul>
 800e94e:	f7f2 f92b 	bl	8000ba8 <__aeabi_d2iz>
 800e952:	f7f1 fe0f 	bl	8000574 <__aeabi_i2d>
 800e956:	4602      	mov	r2, r0
 800e958:	460b      	mov	r3, r1
 800e95a:	ec43 2b18 	vmov	d8, r2, r3
 800e95e:	4b44      	ldr	r3, [pc, #272]	; (800ea70 <__kernel_rem_pio2+0x330>)
 800e960:	2200      	movs	r2, #0
 800e962:	f7f1 fe71 	bl	8000648 <__aeabi_dmul>
 800e966:	4602      	mov	r2, r0
 800e968:	460b      	mov	r3, r1
 800e96a:	4630      	mov	r0, r6
 800e96c:	4639      	mov	r1, r7
 800e96e:	f7f1 fcb3 	bl	80002d8 <__aeabi_dsub>
 800e972:	f7f2 f919 	bl	8000ba8 <__aeabi_d2iz>
 800e976:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e97a:	f84b 0b04 	str.w	r0, [fp], #4
 800e97e:	ec51 0b18 	vmov	r0, r1, d8
 800e982:	f7f1 fcab 	bl	80002dc <__adddf3>
 800e986:	f109 39ff 	add.w	r9, r9, #4294967295
 800e98a:	4606      	mov	r6, r0
 800e98c:	460f      	mov	r7, r1
 800e98e:	e75b      	b.n	800e848 <__kernel_rem_pio2+0x108>
 800e990:	d106      	bne.n	800e9a0 <__kernel_rem_pio2+0x260>
 800e992:	1e63      	subs	r3, r4, #1
 800e994:	aa0c      	add	r2, sp, #48	; 0x30
 800e996:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e99a:	ea4f 5be3 	mov.w	fp, r3, asr #23
 800e99e:	e79d      	b.n	800e8dc <__kernel_rem_pio2+0x19c>
 800e9a0:	4b34      	ldr	r3, [pc, #208]	; (800ea74 <__kernel_rem_pio2+0x334>)
 800e9a2:	2200      	movs	r2, #0
 800e9a4:	f7f2 f8d6 	bl	8000b54 <__aeabi_dcmpge>
 800e9a8:	2800      	cmp	r0, #0
 800e9aa:	d140      	bne.n	800ea2e <__kernel_rem_pio2+0x2ee>
 800e9ac:	4683      	mov	fp, r0
 800e9ae:	2200      	movs	r2, #0
 800e9b0:	2300      	movs	r3, #0
 800e9b2:	4630      	mov	r0, r6
 800e9b4:	4639      	mov	r1, r7
 800e9b6:	f7f2 f8af 	bl	8000b18 <__aeabi_dcmpeq>
 800e9ba:	2800      	cmp	r0, #0
 800e9bc:	f000 80c1 	beq.w	800eb42 <__kernel_rem_pio2+0x402>
 800e9c0:	1e65      	subs	r5, r4, #1
 800e9c2:	462b      	mov	r3, r5
 800e9c4:	2200      	movs	r2, #0
 800e9c6:	9900      	ldr	r1, [sp, #0]
 800e9c8:	428b      	cmp	r3, r1
 800e9ca:	da6d      	bge.n	800eaa8 <__kernel_rem_pio2+0x368>
 800e9cc:	2a00      	cmp	r2, #0
 800e9ce:	f000 808a 	beq.w	800eae6 <__kernel_rem_pio2+0x3a6>
 800e9d2:	ab0c      	add	r3, sp, #48	; 0x30
 800e9d4:	f1aa 0a18 	sub.w	sl, sl, #24
 800e9d8:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800e9dc:	2b00      	cmp	r3, #0
 800e9de:	f000 80ae 	beq.w	800eb3e <__kernel_rem_pio2+0x3fe>
 800e9e2:	4650      	mov	r0, sl
 800e9e4:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 800ea58 <__kernel_rem_pio2+0x318>
 800e9e8:	f000 f9fa 	bl	800ede0 <scalbn>
 800e9ec:	1c6b      	adds	r3, r5, #1
 800e9ee:	00da      	lsls	r2, r3, #3
 800e9f0:	9205      	str	r2, [sp, #20]
 800e9f2:	ec57 6b10 	vmov	r6, r7, d0
 800e9f6:	aa70      	add	r2, sp, #448	; 0x1c0
 800e9f8:	f8df 9070 	ldr.w	r9, [pc, #112]	; 800ea6c <__kernel_rem_pio2+0x32c>
 800e9fc:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 800ea00:	462c      	mov	r4, r5
 800ea02:	f04f 0800 	mov.w	r8, #0
 800ea06:	2c00      	cmp	r4, #0
 800ea08:	f280 80d4 	bge.w	800ebb4 <__kernel_rem_pio2+0x474>
 800ea0c:	462c      	mov	r4, r5
 800ea0e:	2c00      	cmp	r4, #0
 800ea10:	f2c0 8102 	blt.w	800ec18 <__kernel_rem_pio2+0x4d8>
 800ea14:	4b18      	ldr	r3, [pc, #96]	; (800ea78 <__kernel_rem_pio2+0x338>)
 800ea16:	461e      	mov	r6, r3
 800ea18:	ab70      	add	r3, sp, #448	; 0x1c0
 800ea1a:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 800ea1e:	1b2b      	subs	r3, r5, r4
 800ea20:	f04f 0900 	mov.w	r9, #0
 800ea24:	f04f 0a00 	mov.w	sl, #0
 800ea28:	2700      	movs	r7, #0
 800ea2a:	9306      	str	r3, [sp, #24]
 800ea2c:	e0e6      	b.n	800ebfc <__kernel_rem_pio2+0x4bc>
 800ea2e:	f04f 0b02 	mov.w	fp, #2
 800ea32:	e756      	b.n	800e8e2 <__kernel_rem_pio2+0x1a2>
 800ea34:	f8d8 3000 	ldr.w	r3, [r8]
 800ea38:	bb05      	cbnz	r5, 800ea7c <__kernel_rem_pio2+0x33c>
 800ea3a:	b123      	cbz	r3, 800ea46 <__kernel_rem_pio2+0x306>
 800ea3c:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800ea40:	f8c8 3000 	str.w	r3, [r8]
 800ea44:	2301      	movs	r3, #1
 800ea46:	3201      	adds	r2, #1
 800ea48:	f108 0804 	add.w	r8, r8, #4
 800ea4c:	461d      	mov	r5, r3
 800ea4e:	e74f      	b.n	800e8f0 <__kernel_rem_pio2+0x1b0>
	...
 800ea5c:	3ff00000 	.word	0x3ff00000
 800ea60:	0800fc28 	.word	0x0800fc28
 800ea64:	40200000 	.word	0x40200000
 800ea68:	3ff00000 	.word	0x3ff00000
 800ea6c:	3e700000 	.word	0x3e700000
 800ea70:	41700000 	.word	0x41700000
 800ea74:	3fe00000 	.word	0x3fe00000
 800ea78:	0800fbe8 	.word	0x0800fbe8
 800ea7c:	1acb      	subs	r3, r1, r3
 800ea7e:	f8c8 3000 	str.w	r3, [r8]
 800ea82:	462b      	mov	r3, r5
 800ea84:	e7df      	b.n	800ea46 <__kernel_rem_pio2+0x306>
 800ea86:	1e62      	subs	r2, r4, #1
 800ea88:	ab0c      	add	r3, sp, #48	; 0x30
 800ea8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ea8e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800ea92:	a90c      	add	r1, sp, #48	; 0x30
 800ea94:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800ea98:	e738      	b.n	800e90c <__kernel_rem_pio2+0x1cc>
 800ea9a:	1e62      	subs	r2, r4, #1
 800ea9c:	ab0c      	add	r3, sp, #48	; 0x30
 800ea9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eaa2:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800eaa6:	e7f4      	b.n	800ea92 <__kernel_rem_pio2+0x352>
 800eaa8:	a90c      	add	r1, sp, #48	; 0x30
 800eaaa:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800eaae:	3b01      	subs	r3, #1
 800eab0:	430a      	orrs	r2, r1
 800eab2:	e788      	b.n	800e9c6 <__kernel_rem_pio2+0x286>
 800eab4:	3301      	adds	r3, #1
 800eab6:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800eaba:	2900      	cmp	r1, #0
 800eabc:	d0fa      	beq.n	800eab4 <__kernel_rem_pio2+0x374>
 800eabe:	9a08      	ldr	r2, [sp, #32]
 800eac0:	f502 7218 	add.w	r2, r2, #608	; 0x260
 800eac4:	446a      	add	r2, sp
 800eac6:	3a98      	subs	r2, #152	; 0x98
 800eac8:	9208      	str	r2, [sp, #32]
 800eaca:	9a06      	ldr	r2, [sp, #24]
 800eacc:	a920      	add	r1, sp, #128	; 0x80
 800eace:	18a2      	adds	r2, r4, r2
 800ead0:	18e3      	adds	r3, r4, r3
 800ead2:	f104 0801 	add.w	r8, r4, #1
 800ead6:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 800eada:	9302      	str	r3, [sp, #8]
 800eadc:	9b02      	ldr	r3, [sp, #8]
 800eade:	4543      	cmp	r3, r8
 800eae0:	da04      	bge.n	800eaec <__kernel_rem_pio2+0x3ac>
 800eae2:	461c      	mov	r4, r3
 800eae4:	e6a2      	b.n	800e82c <__kernel_rem_pio2+0xec>
 800eae6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800eae8:	2301      	movs	r3, #1
 800eaea:	e7e4      	b.n	800eab6 <__kernel_rem_pio2+0x376>
 800eaec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800eaee:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800eaf2:	f7f1 fd3f 	bl	8000574 <__aeabi_i2d>
 800eaf6:	e8e5 0102 	strd	r0, r1, [r5], #8
 800eafa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eafc:	46ab      	mov	fp, r5
 800eafe:	461c      	mov	r4, r3
 800eb00:	f04f 0900 	mov.w	r9, #0
 800eb04:	2600      	movs	r6, #0
 800eb06:	2700      	movs	r7, #0
 800eb08:	9b05      	ldr	r3, [sp, #20]
 800eb0a:	4599      	cmp	r9, r3
 800eb0c:	dd06      	ble.n	800eb1c <__kernel_rem_pio2+0x3dc>
 800eb0e:	9b08      	ldr	r3, [sp, #32]
 800eb10:	e8e3 6702 	strd	r6, r7, [r3], #8
 800eb14:	f108 0801 	add.w	r8, r8, #1
 800eb18:	9308      	str	r3, [sp, #32]
 800eb1a:	e7df      	b.n	800eadc <__kernel_rem_pio2+0x39c>
 800eb1c:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800eb20:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800eb24:	f7f1 fd90 	bl	8000648 <__aeabi_dmul>
 800eb28:	4602      	mov	r2, r0
 800eb2a:	460b      	mov	r3, r1
 800eb2c:	4630      	mov	r0, r6
 800eb2e:	4639      	mov	r1, r7
 800eb30:	f7f1 fbd4 	bl	80002dc <__adddf3>
 800eb34:	f109 0901 	add.w	r9, r9, #1
 800eb38:	4606      	mov	r6, r0
 800eb3a:	460f      	mov	r7, r1
 800eb3c:	e7e4      	b.n	800eb08 <__kernel_rem_pio2+0x3c8>
 800eb3e:	3d01      	subs	r5, #1
 800eb40:	e747      	b.n	800e9d2 <__kernel_rem_pio2+0x292>
 800eb42:	ec47 6b10 	vmov	d0, r6, r7
 800eb46:	f1ca 0000 	rsb	r0, sl, #0
 800eb4a:	f000 f949 	bl	800ede0 <scalbn>
 800eb4e:	ec57 6b10 	vmov	r6, r7, d0
 800eb52:	4ba0      	ldr	r3, [pc, #640]	; (800edd4 <__kernel_rem_pio2+0x694>)
 800eb54:	ee10 0a10 	vmov	r0, s0
 800eb58:	2200      	movs	r2, #0
 800eb5a:	4639      	mov	r1, r7
 800eb5c:	f7f1 fffa 	bl	8000b54 <__aeabi_dcmpge>
 800eb60:	b1f8      	cbz	r0, 800eba2 <__kernel_rem_pio2+0x462>
 800eb62:	4b9d      	ldr	r3, [pc, #628]	; (800edd8 <__kernel_rem_pio2+0x698>)
 800eb64:	2200      	movs	r2, #0
 800eb66:	4630      	mov	r0, r6
 800eb68:	4639      	mov	r1, r7
 800eb6a:	f7f1 fd6d 	bl	8000648 <__aeabi_dmul>
 800eb6e:	f7f2 f81b 	bl	8000ba8 <__aeabi_d2iz>
 800eb72:	4680      	mov	r8, r0
 800eb74:	f7f1 fcfe 	bl	8000574 <__aeabi_i2d>
 800eb78:	4b96      	ldr	r3, [pc, #600]	; (800edd4 <__kernel_rem_pio2+0x694>)
 800eb7a:	2200      	movs	r2, #0
 800eb7c:	f7f1 fd64 	bl	8000648 <__aeabi_dmul>
 800eb80:	460b      	mov	r3, r1
 800eb82:	4602      	mov	r2, r0
 800eb84:	4639      	mov	r1, r7
 800eb86:	4630      	mov	r0, r6
 800eb88:	f7f1 fba6 	bl	80002d8 <__aeabi_dsub>
 800eb8c:	f7f2 f80c 	bl	8000ba8 <__aeabi_d2iz>
 800eb90:	1c65      	adds	r5, r4, #1
 800eb92:	ab0c      	add	r3, sp, #48	; 0x30
 800eb94:	f10a 0a18 	add.w	sl, sl, #24
 800eb98:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800eb9c:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800eba0:	e71f      	b.n	800e9e2 <__kernel_rem_pio2+0x2a2>
 800eba2:	4630      	mov	r0, r6
 800eba4:	4639      	mov	r1, r7
 800eba6:	f7f1 ffff 	bl	8000ba8 <__aeabi_d2iz>
 800ebaa:	ab0c      	add	r3, sp, #48	; 0x30
 800ebac:	4625      	mov	r5, r4
 800ebae:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800ebb2:	e716      	b.n	800e9e2 <__kernel_rem_pio2+0x2a2>
 800ebb4:	ab0c      	add	r3, sp, #48	; 0x30
 800ebb6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800ebba:	f7f1 fcdb 	bl	8000574 <__aeabi_i2d>
 800ebbe:	4632      	mov	r2, r6
 800ebc0:	463b      	mov	r3, r7
 800ebc2:	f7f1 fd41 	bl	8000648 <__aeabi_dmul>
 800ebc6:	4642      	mov	r2, r8
 800ebc8:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800ebcc:	464b      	mov	r3, r9
 800ebce:	4630      	mov	r0, r6
 800ebd0:	4639      	mov	r1, r7
 800ebd2:	f7f1 fd39 	bl	8000648 <__aeabi_dmul>
 800ebd6:	3c01      	subs	r4, #1
 800ebd8:	4606      	mov	r6, r0
 800ebda:	460f      	mov	r7, r1
 800ebdc:	e713      	b.n	800ea06 <__kernel_rem_pio2+0x2c6>
 800ebde:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 800ebe2:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 800ebe6:	f7f1 fd2f 	bl	8000648 <__aeabi_dmul>
 800ebea:	4602      	mov	r2, r0
 800ebec:	460b      	mov	r3, r1
 800ebee:	4648      	mov	r0, r9
 800ebf0:	4651      	mov	r1, sl
 800ebf2:	f7f1 fb73 	bl	80002dc <__adddf3>
 800ebf6:	3701      	adds	r7, #1
 800ebf8:	4681      	mov	r9, r0
 800ebfa:	468a      	mov	sl, r1
 800ebfc:	9b00      	ldr	r3, [sp, #0]
 800ebfe:	429f      	cmp	r7, r3
 800ec00:	dc02      	bgt.n	800ec08 <__kernel_rem_pio2+0x4c8>
 800ec02:	9b06      	ldr	r3, [sp, #24]
 800ec04:	429f      	cmp	r7, r3
 800ec06:	ddea      	ble.n	800ebde <__kernel_rem_pio2+0x49e>
 800ec08:	9a06      	ldr	r2, [sp, #24]
 800ec0a:	ab48      	add	r3, sp, #288	; 0x120
 800ec0c:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 800ec10:	e9c6 9a00 	strd	r9, sl, [r6]
 800ec14:	3c01      	subs	r4, #1
 800ec16:	e6fa      	b.n	800ea0e <__kernel_rem_pio2+0x2ce>
 800ec18:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800ec1a:	2b02      	cmp	r3, #2
 800ec1c:	dc0b      	bgt.n	800ec36 <__kernel_rem_pio2+0x4f6>
 800ec1e:	2b00      	cmp	r3, #0
 800ec20:	dc39      	bgt.n	800ec96 <__kernel_rem_pio2+0x556>
 800ec22:	d05d      	beq.n	800ece0 <__kernel_rem_pio2+0x5a0>
 800ec24:	9b02      	ldr	r3, [sp, #8]
 800ec26:	f003 0007 	and.w	r0, r3, #7
 800ec2a:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800ec2e:	ecbd 8b02 	vpop	{d8}
 800ec32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec36:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800ec38:	2b03      	cmp	r3, #3
 800ec3a:	d1f3      	bne.n	800ec24 <__kernel_rem_pio2+0x4e4>
 800ec3c:	9b05      	ldr	r3, [sp, #20]
 800ec3e:	9500      	str	r5, [sp, #0]
 800ec40:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800ec44:	eb0d 0403 	add.w	r4, sp, r3
 800ec48:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 800ec4c:	46a2      	mov	sl, r4
 800ec4e:	9b00      	ldr	r3, [sp, #0]
 800ec50:	2b00      	cmp	r3, #0
 800ec52:	f1aa 0a08 	sub.w	sl, sl, #8
 800ec56:	dc69      	bgt.n	800ed2c <__kernel_rem_pio2+0x5ec>
 800ec58:	46aa      	mov	sl, r5
 800ec5a:	f1ba 0f01 	cmp.w	sl, #1
 800ec5e:	f1a4 0408 	sub.w	r4, r4, #8
 800ec62:	f300 8083 	bgt.w	800ed6c <__kernel_rem_pio2+0x62c>
 800ec66:	9c05      	ldr	r4, [sp, #20]
 800ec68:	ab48      	add	r3, sp, #288	; 0x120
 800ec6a:	441c      	add	r4, r3
 800ec6c:	2000      	movs	r0, #0
 800ec6e:	2100      	movs	r1, #0
 800ec70:	2d01      	cmp	r5, #1
 800ec72:	f300 809a 	bgt.w	800edaa <__kernel_rem_pio2+0x66a>
 800ec76:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 800ec7a:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800ec7e:	f1bb 0f00 	cmp.w	fp, #0
 800ec82:	f040 8098 	bne.w	800edb6 <__kernel_rem_pio2+0x676>
 800ec86:	9b04      	ldr	r3, [sp, #16]
 800ec88:	e9c3 7800 	strd	r7, r8, [r3]
 800ec8c:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800ec90:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800ec94:	e7c6      	b.n	800ec24 <__kernel_rem_pio2+0x4e4>
 800ec96:	9e05      	ldr	r6, [sp, #20]
 800ec98:	ab48      	add	r3, sp, #288	; 0x120
 800ec9a:	441e      	add	r6, r3
 800ec9c:	462c      	mov	r4, r5
 800ec9e:	2000      	movs	r0, #0
 800eca0:	2100      	movs	r1, #0
 800eca2:	2c00      	cmp	r4, #0
 800eca4:	da33      	bge.n	800ed0e <__kernel_rem_pio2+0x5ce>
 800eca6:	f1bb 0f00 	cmp.w	fp, #0
 800ecaa:	d036      	beq.n	800ed1a <__kernel_rem_pio2+0x5da>
 800ecac:	4602      	mov	r2, r0
 800ecae:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ecb2:	9c04      	ldr	r4, [sp, #16]
 800ecb4:	e9c4 2300 	strd	r2, r3, [r4]
 800ecb8:	4602      	mov	r2, r0
 800ecba:	460b      	mov	r3, r1
 800ecbc:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800ecc0:	f7f1 fb0a 	bl	80002d8 <__aeabi_dsub>
 800ecc4:	ae4a      	add	r6, sp, #296	; 0x128
 800ecc6:	2401      	movs	r4, #1
 800ecc8:	42a5      	cmp	r5, r4
 800ecca:	da29      	bge.n	800ed20 <__kernel_rem_pio2+0x5e0>
 800eccc:	f1bb 0f00 	cmp.w	fp, #0
 800ecd0:	d002      	beq.n	800ecd8 <__kernel_rem_pio2+0x598>
 800ecd2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ecd6:	4619      	mov	r1, r3
 800ecd8:	9b04      	ldr	r3, [sp, #16]
 800ecda:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800ecde:	e7a1      	b.n	800ec24 <__kernel_rem_pio2+0x4e4>
 800ece0:	9c05      	ldr	r4, [sp, #20]
 800ece2:	ab48      	add	r3, sp, #288	; 0x120
 800ece4:	441c      	add	r4, r3
 800ece6:	2000      	movs	r0, #0
 800ece8:	2100      	movs	r1, #0
 800ecea:	2d00      	cmp	r5, #0
 800ecec:	da09      	bge.n	800ed02 <__kernel_rem_pio2+0x5c2>
 800ecee:	f1bb 0f00 	cmp.w	fp, #0
 800ecf2:	d002      	beq.n	800ecfa <__kernel_rem_pio2+0x5ba>
 800ecf4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ecf8:	4619      	mov	r1, r3
 800ecfa:	9b04      	ldr	r3, [sp, #16]
 800ecfc:	e9c3 0100 	strd	r0, r1, [r3]
 800ed00:	e790      	b.n	800ec24 <__kernel_rem_pio2+0x4e4>
 800ed02:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800ed06:	f7f1 fae9 	bl	80002dc <__adddf3>
 800ed0a:	3d01      	subs	r5, #1
 800ed0c:	e7ed      	b.n	800ecea <__kernel_rem_pio2+0x5aa>
 800ed0e:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800ed12:	f7f1 fae3 	bl	80002dc <__adddf3>
 800ed16:	3c01      	subs	r4, #1
 800ed18:	e7c3      	b.n	800eca2 <__kernel_rem_pio2+0x562>
 800ed1a:	4602      	mov	r2, r0
 800ed1c:	460b      	mov	r3, r1
 800ed1e:	e7c8      	b.n	800ecb2 <__kernel_rem_pio2+0x572>
 800ed20:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800ed24:	f7f1 fada 	bl	80002dc <__adddf3>
 800ed28:	3401      	adds	r4, #1
 800ed2a:	e7cd      	b.n	800ecc8 <__kernel_rem_pio2+0x588>
 800ed2c:	e9da 8900 	ldrd	r8, r9, [sl]
 800ed30:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800ed34:	9b00      	ldr	r3, [sp, #0]
 800ed36:	3b01      	subs	r3, #1
 800ed38:	9300      	str	r3, [sp, #0]
 800ed3a:	4632      	mov	r2, r6
 800ed3c:	463b      	mov	r3, r7
 800ed3e:	4640      	mov	r0, r8
 800ed40:	4649      	mov	r1, r9
 800ed42:	f7f1 facb 	bl	80002dc <__adddf3>
 800ed46:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ed4a:	4602      	mov	r2, r0
 800ed4c:	460b      	mov	r3, r1
 800ed4e:	4640      	mov	r0, r8
 800ed50:	4649      	mov	r1, r9
 800ed52:	f7f1 fac1 	bl	80002d8 <__aeabi_dsub>
 800ed56:	4632      	mov	r2, r6
 800ed58:	463b      	mov	r3, r7
 800ed5a:	f7f1 fabf 	bl	80002dc <__adddf3>
 800ed5e:	ed9d 7b06 	vldr	d7, [sp, #24]
 800ed62:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800ed66:	ed8a 7b00 	vstr	d7, [sl]
 800ed6a:	e770      	b.n	800ec4e <__kernel_rem_pio2+0x50e>
 800ed6c:	e9d4 8900 	ldrd	r8, r9, [r4]
 800ed70:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800ed74:	4640      	mov	r0, r8
 800ed76:	4632      	mov	r2, r6
 800ed78:	463b      	mov	r3, r7
 800ed7a:	4649      	mov	r1, r9
 800ed7c:	f7f1 faae 	bl	80002dc <__adddf3>
 800ed80:	e9cd 0100 	strd	r0, r1, [sp]
 800ed84:	4602      	mov	r2, r0
 800ed86:	460b      	mov	r3, r1
 800ed88:	4640      	mov	r0, r8
 800ed8a:	4649      	mov	r1, r9
 800ed8c:	f7f1 faa4 	bl	80002d8 <__aeabi_dsub>
 800ed90:	4632      	mov	r2, r6
 800ed92:	463b      	mov	r3, r7
 800ed94:	f7f1 faa2 	bl	80002dc <__adddf3>
 800ed98:	ed9d 7b00 	vldr	d7, [sp]
 800ed9c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800eda0:	ed84 7b00 	vstr	d7, [r4]
 800eda4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800eda8:	e757      	b.n	800ec5a <__kernel_rem_pio2+0x51a>
 800edaa:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800edae:	f7f1 fa95 	bl	80002dc <__adddf3>
 800edb2:	3d01      	subs	r5, #1
 800edb4:	e75c      	b.n	800ec70 <__kernel_rem_pio2+0x530>
 800edb6:	9b04      	ldr	r3, [sp, #16]
 800edb8:	9a04      	ldr	r2, [sp, #16]
 800edba:	601f      	str	r7, [r3, #0]
 800edbc:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800edc0:	605c      	str	r4, [r3, #4]
 800edc2:	609d      	str	r5, [r3, #8]
 800edc4:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800edc8:	60d3      	str	r3, [r2, #12]
 800edca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800edce:	6110      	str	r0, [r2, #16]
 800edd0:	6153      	str	r3, [r2, #20]
 800edd2:	e727      	b.n	800ec24 <__kernel_rem_pio2+0x4e4>
 800edd4:	41700000 	.word	0x41700000
 800edd8:	3e700000 	.word	0x3e700000
 800eddc:	00000000 	.word	0x00000000

0800ede0 <scalbn>:
 800ede0:	b570      	push	{r4, r5, r6, lr}
 800ede2:	ec55 4b10 	vmov	r4, r5, d0
 800ede6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800edea:	4606      	mov	r6, r0
 800edec:	462b      	mov	r3, r5
 800edee:	b999      	cbnz	r1, 800ee18 <scalbn+0x38>
 800edf0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800edf4:	4323      	orrs	r3, r4
 800edf6:	d03f      	beq.n	800ee78 <scalbn+0x98>
 800edf8:	4b35      	ldr	r3, [pc, #212]	; (800eed0 <scalbn+0xf0>)
 800edfa:	4629      	mov	r1, r5
 800edfc:	ee10 0a10 	vmov	r0, s0
 800ee00:	2200      	movs	r2, #0
 800ee02:	f7f1 fc21 	bl	8000648 <__aeabi_dmul>
 800ee06:	4b33      	ldr	r3, [pc, #204]	; (800eed4 <scalbn+0xf4>)
 800ee08:	429e      	cmp	r6, r3
 800ee0a:	4604      	mov	r4, r0
 800ee0c:	460d      	mov	r5, r1
 800ee0e:	da10      	bge.n	800ee32 <scalbn+0x52>
 800ee10:	a327      	add	r3, pc, #156	; (adr r3, 800eeb0 <scalbn+0xd0>)
 800ee12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee16:	e01f      	b.n	800ee58 <scalbn+0x78>
 800ee18:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800ee1c:	4291      	cmp	r1, r2
 800ee1e:	d10c      	bne.n	800ee3a <scalbn+0x5a>
 800ee20:	ee10 2a10 	vmov	r2, s0
 800ee24:	4620      	mov	r0, r4
 800ee26:	4629      	mov	r1, r5
 800ee28:	f7f1 fa58 	bl	80002dc <__adddf3>
 800ee2c:	4604      	mov	r4, r0
 800ee2e:	460d      	mov	r5, r1
 800ee30:	e022      	b.n	800ee78 <scalbn+0x98>
 800ee32:	460b      	mov	r3, r1
 800ee34:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800ee38:	3936      	subs	r1, #54	; 0x36
 800ee3a:	f24c 3250 	movw	r2, #50000	; 0xc350
 800ee3e:	4296      	cmp	r6, r2
 800ee40:	dd0d      	ble.n	800ee5e <scalbn+0x7e>
 800ee42:	2d00      	cmp	r5, #0
 800ee44:	a11c      	add	r1, pc, #112	; (adr r1, 800eeb8 <scalbn+0xd8>)
 800ee46:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ee4a:	da02      	bge.n	800ee52 <scalbn+0x72>
 800ee4c:	a11c      	add	r1, pc, #112	; (adr r1, 800eec0 <scalbn+0xe0>)
 800ee4e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ee52:	a319      	add	r3, pc, #100	; (adr r3, 800eeb8 <scalbn+0xd8>)
 800ee54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee58:	f7f1 fbf6 	bl	8000648 <__aeabi_dmul>
 800ee5c:	e7e6      	b.n	800ee2c <scalbn+0x4c>
 800ee5e:	1872      	adds	r2, r6, r1
 800ee60:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800ee64:	428a      	cmp	r2, r1
 800ee66:	dcec      	bgt.n	800ee42 <scalbn+0x62>
 800ee68:	2a00      	cmp	r2, #0
 800ee6a:	dd08      	ble.n	800ee7e <scalbn+0x9e>
 800ee6c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ee70:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ee74:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ee78:	ec45 4b10 	vmov	d0, r4, r5
 800ee7c:	bd70      	pop	{r4, r5, r6, pc}
 800ee7e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800ee82:	da08      	bge.n	800ee96 <scalbn+0xb6>
 800ee84:	2d00      	cmp	r5, #0
 800ee86:	a10a      	add	r1, pc, #40	; (adr r1, 800eeb0 <scalbn+0xd0>)
 800ee88:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ee8c:	dac0      	bge.n	800ee10 <scalbn+0x30>
 800ee8e:	a10e      	add	r1, pc, #56	; (adr r1, 800eec8 <scalbn+0xe8>)
 800ee90:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ee94:	e7bc      	b.n	800ee10 <scalbn+0x30>
 800ee96:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ee9a:	3236      	adds	r2, #54	; 0x36
 800ee9c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800eea0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800eea4:	4620      	mov	r0, r4
 800eea6:	4b0c      	ldr	r3, [pc, #48]	; (800eed8 <scalbn+0xf8>)
 800eea8:	2200      	movs	r2, #0
 800eeaa:	e7d5      	b.n	800ee58 <scalbn+0x78>
 800eeac:	f3af 8000 	nop.w
 800eeb0:	c2f8f359 	.word	0xc2f8f359
 800eeb4:	01a56e1f 	.word	0x01a56e1f
 800eeb8:	8800759c 	.word	0x8800759c
 800eebc:	7e37e43c 	.word	0x7e37e43c
 800eec0:	8800759c 	.word	0x8800759c
 800eec4:	fe37e43c 	.word	0xfe37e43c
 800eec8:	c2f8f359 	.word	0xc2f8f359
 800eecc:	81a56e1f 	.word	0x81a56e1f
 800eed0:	43500000 	.word	0x43500000
 800eed4:	ffff3cb0 	.word	0xffff3cb0
 800eed8:	3c900000 	.word	0x3c900000
 800eedc:	00000000 	.word	0x00000000

0800eee0 <floor>:
 800eee0:	ec51 0b10 	vmov	r0, r1, d0
 800eee4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800eee8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eeec:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 800eef0:	2e13      	cmp	r6, #19
 800eef2:	ee10 5a10 	vmov	r5, s0
 800eef6:	ee10 8a10 	vmov	r8, s0
 800eefa:	460c      	mov	r4, r1
 800eefc:	dc31      	bgt.n	800ef62 <floor+0x82>
 800eefe:	2e00      	cmp	r6, #0
 800ef00:	da14      	bge.n	800ef2c <floor+0x4c>
 800ef02:	a333      	add	r3, pc, #204	; (adr r3, 800efd0 <floor+0xf0>)
 800ef04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef08:	f7f1 f9e8 	bl	80002dc <__adddf3>
 800ef0c:	2200      	movs	r2, #0
 800ef0e:	2300      	movs	r3, #0
 800ef10:	f7f1 fe2a 	bl	8000b68 <__aeabi_dcmpgt>
 800ef14:	b138      	cbz	r0, 800ef26 <floor+0x46>
 800ef16:	2c00      	cmp	r4, #0
 800ef18:	da53      	bge.n	800efc2 <floor+0xe2>
 800ef1a:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800ef1e:	4325      	orrs	r5, r4
 800ef20:	d052      	beq.n	800efc8 <floor+0xe8>
 800ef22:	4c2d      	ldr	r4, [pc, #180]	; (800efd8 <floor+0xf8>)
 800ef24:	2500      	movs	r5, #0
 800ef26:	4621      	mov	r1, r4
 800ef28:	4628      	mov	r0, r5
 800ef2a:	e024      	b.n	800ef76 <floor+0x96>
 800ef2c:	4f2b      	ldr	r7, [pc, #172]	; (800efdc <floor+0xfc>)
 800ef2e:	4137      	asrs	r7, r6
 800ef30:	ea01 0307 	and.w	r3, r1, r7
 800ef34:	4303      	orrs	r3, r0
 800ef36:	d01e      	beq.n	800ef76 <floor+0x96>
 800ef38:	a325      	add	r3, pc, #148	; (adr r3, 800efd0 <floor+0xf0>)
 800ef3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef3e:	f7f1 f9cd 	bl	80002dc <__adddf3>
 800ef42:	2200      	movs	r2, #0
 800ef44:	2300      	movs	r3, #0
 800ef46:	f7f1 fe0f 	bl	8000b68 <__aeabi_dcmpgt>
 800ef4a:	2800      	cmp	r0, #0
 800ef4c:	d0eb      	beq.n	800ef26 <floor+0x46>
 800ef4e:	2c00      	cmp	r4, #0
 800ef50:	bfbe      	ittt	lt
 800ef52:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800ef56:	4133      	asrlt	r3, r6
 800ef58:	18e4      	addlt	r4, r4, r3
 800ef5a:	ea24 0407 	bic.w	r4, r4, r7
 800ef5e:	2500      	movs	r5, #0
 800ef60:	e7e1      	b.n	800ef26 <floor+0x46>
 800ef62:	2e33      	cmp	r6, #51	; 0x33
 800ef64:	dd0b      	ble.n	800ef7e <floor+0x9e>
 800ef66:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800ef6a:	d104      	bne.n	800ef76 <floor+0x96>
 800ef6c:	ee10 2a10 	vmov	r2, s0
 800ef70:	460b      	mov	r3, r1
 800ef72:	f7f1 f9b3 	bl	80002dc <__adddf3>
 800ef76:	ec41 0b10 	vmov	d0, r0, r1
 800ef7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ef7e:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 800ef82:	f04f 37ff 	mov.w	r7, #4294967295
 800ef86:	40df      	lsrs	r7, r3
 800ef88:	4238      	tst	r0, r7
 800ef8a:	d0f4      	beq.n	800ef76 <floor+0x96>
 800ef8c:	a310      	add	r3, pc, #64	; (adr r3, 800efd0 <floor+0xf0>)
 800ef8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef92:	f7f1 f9a3 	bl	80002dc <__adddf3>
 800ef96:	2200      	movs	r2, #0
 800ef98:	2300      	movs	r3, #0
 800ef9a:	f7f1 fde5 	bl	8000b68 <__aeabi_dcmpgt>
 800ef9e:	2800      	cmp	r0, #0
 800efa0:	d0c1      	beq.n	800ef26 <floor+0x46>
 800efa2:	2c00      	cmp	r4, #0
 800efa4:	da0a      	bge.n	800efbc <floor+0xdc>
 800efa6:	2e14      	cmp	r6, #20
 800efa8:	d101      	bne.n	800efae <floor+0xce>
 800efaa:	3401      	adds	r4, #1
 800efac:	e006      	b.n	800efbc <floor+0xdc>
 800efae:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800efb2:	2301      	movs	r3, #1
 800efb4:	40b3      	lsls	r3, r6
 800efb6:	441d      	add	r5, r3
 800efb8:	45a8      	cmp	r8, r5
 800efba:	d8f6      	bhi.n	800efaa <floor+0xca>
 800efbc:	ea25 0507 	bic.w	r5, r5, r7
 800efc0:	e7b1      	b.n	800ef26 <floor+0x46>
 800efc2:	2500      	movs	r5, #0
 800efc4:	462c      	mov	r4, r5
 800efc6:	e7ae      	b.n	800ef26 <floor+0x46>
 800efc8:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800efcc:	e7ab      	b.n	800ef26 <floor+0x46>
 800efce:	bf00      	nop
 800efd0:	8800759c 	.word	0x8800759c
 800efd4:	7e37e43c 	.word	0x7e37e43c
 800efd8:	bff00000 	.word	0xbff00000
 800efdc:	000fffff 	.word	0x000fffff

0800efe0 <_sbrk>:
 800efe0:	4a04      	ldr	r2, [pc, #16]	; (800eff4 <_sbrk+0x14>)
 800efe2:	6811      	ldr	r1, [r2, #0]
 800efe4:	4603      	mov	r3, r0
 800efe6:	b909      	cbnz	r1, 800efec <_sbrk+0xc>
 800efe8:	4903      	ldr	r1, [pc, #12]	; (800eff8 <_sbrk+0x18>)
 800efea:	6011      	str	r1, [r2, #0]
 800efec:	6810      	ldr	r0, [r2, #0]
 800efee:	4403      	add	r3, r0
 800eff0:	6013      	str	r3, [r2, #0]
 800eff2:	4770      	bx	lr
 800eff4:	200010f8 	.word	0x200010f8
 800eff8:	20001100 	.word	0x20001100

0800effc <_init>:
 800effc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800effe:	bf00      	nop
 800f000:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f002:	bc08      	pop	{r3}
 800f004:	469e      	mov	lr, r3
 800f006:	4770      	bx	lr

0800f008 <_fini>:
 800f008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f00a:	bf00      	nop
 800f00c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f00e:	bc08      	pop	{r3}
 800f010:	469e      	mov	lr, r3
 800f012:	4770      	bx	lr
