   1              		.cpu arm7tdmi
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 4
  10              		.eabi_attribute 18, 4
  11              		.file	"uart_arch.c"
  12              		.section	.text.uart_disable_interrupts,"ax",%progbits
  13              		.align	2
  15              	uart_disable_interrupts:
  16              		@ Function supports interworking.
  17              		@ args = 0, pretend = 0, frame = 0
  18              		@ frame_needed = 0, uses_anonymous_args = 0
  19              		@ link register save eliminated.
  20 0000 0C3190E5 		ldr	r3, [r0, #268]
  21 0004 0020A0E3 		mov	r2, #0
  22 0008 0420C3E5 		strb	r2, [r3, #4]
  23 000c 0C3190E5 		ldr	r3, [r0, #268]
  24 0010 0820D3E5 		ldrb	r2, [r3, #8]	@ zero_extendqisi2
  25 0014 0020D3E5 		ldrb	r2, [r3, #0]	@ zero_extendqisi2
  26 0018 1430D3E5 		ldrb	r3, [r3, #20]	@ zero_extendqisi2
  27 001c 1EFF2FE1 		bx	lr
  29              		.section	.text.uart_set_baudrate,"ax",%progbits
  30              		.align	2
  32              	uart_set_baudrate:
  33              		@ Function supports interworking.
  34              		@ args = 0, pretend = 0, frame = 0
  35              		@ frame_needed = 0, uses_anonymous_args = 0
  36              		@ link register save eliminated.
  37 0000 0C3190E5 		ldr	r3, [r0, #268]
  38 0004 7F20E0E3 		mvn	r2, #127
  39 0008 0C20C3E5 		strb	r2, [r3, #12]
  40 000c 0C3190E5 		ldr	r3, [r0, #268]
  41 0010 FF2001E2 		and	r2, r1, #255
  42 0014 0020C3E5 		strb	r2, [r3, #0]
  43 0018 2114A0E1 		mov	r1, r1, lsr #8
  44 001c 0C3190E5 		ldr	r3, [r0, #268]
  45 0020 FF1001E2 		and	r1, r1, #255
  46 0024 0410C3E5 		strb	r1, [r3, #4]
  47 0028 0C3190E5 		ldr	r3, [r0, #268]
  48 002c 0320A0E3 		mov	r2, #3
  49 0030 0C20C3E5 		strb	r2, [r3, #12]
  50 0034 0C3190E5 		ldr	r3, [r0, #268]
  51 0038 7E20E0E3 		mvn	r2, #126
  52 003c 0820C3E5 		strb	r2, [r3, #8]
  53 0040 1EFF2FE1 		bx	lr
  55              		.section	.text.uart_ISR,"ax",%progbits
  56              		.align	2
  58              	uart_ISR:
  59              		@ Function supports interworking.
  60              		@ args = 0, pretend = 0, frame = 0
  61              		@ frame_needed = 0, uses_anonymous_args = 0
  62              		@ link register save eliminated.
  63 0000 F0002DE9 		stmfd	sp!, {r4, r5, r6, r7}
  64 0004 EC209FE5 		ldr	r2, .L19
  65 0008 415FA0E3 		mov	r5, #260
  66 000c 0040A0E3 		mov	r4, #0
  67 0010 320000EA 		b	.L18
  68              	.L15:
  69 0014 0E1001E2 		and	r1, r1, #14
  70 0018 021041E2 		sub	r1, r1, #2
  71 001c 0A0051E3 		cmp	r1, #10
  72 0020 01F19F97 		ldrls	pc, [pc, r1, asl #2]
  73 0024 2B0000EA 		b	.L5
  74              	.L9:
  75 0028 C4000000 		.word	.L17
  76 002c D8000000 		.word	.L5
  77 0030 5C000000 		.word	.L7
  78 0034 D8000000 		.word	.L5
  79 0038 54000000 		.word	.L8
  80 003c D8000000 		.word	.L5
  81 0040 D8000000 		.word	.L5
  82 0044 D8000000 		.word	.L5
  83 0048 D8000000 		.word	.L5
  84 004c D8000000 		.word	.L5
  85 0050 5C000000 		.word	.L7
  86              	.L8:
  87 0054 1430D3E5 		ldrb	r3, [r3, #20]	@ zero_extendqisi2
  88 0058 200000EA 		b	.L18
  89              	.L7:
  90 005c B268D0E1 		ldrh	r6, [r0, #130]
  91              	.L12:
  92 0060 B0C8D0E1 		ldrh	ip, [r0, #128]
  93 0064 01108CE2 		add	r1, ip, #1
  94 0068 7F1001E2 		and	r1, r1, #127
  95 006c 0070D3E5 		ldrb	r7, [r3, #0]	@ zero_extendqisi2
  96 0070 060051E1 		cmp	r1, r6
  97 0074 B018C011 		strneh	r1, [r0, #128]	@ movhi
  98 0078 0C70C0E7 		strb	r7, [r0, ip]
  99 007c 1410D3E5 		ldrb	r1, [r3, #20]	@ zero_extendqisi2
 100 0080 010011E3 		tst	r1, #1
 101 0084 F5FFFF1A 		bne	.L12
 102 0088 140000EA 		b	.L18
 103              	.L14:
 104 008c B21090E1 		ldrh	r1, [r0, r2]
 105 0090 B5C090E1 		ldrh	ip, [r0, r5]
 106 0094 01005CE1 		cmp	ip, r1
 107 0098 0700000A 		beq	.L13
 108 009c 011080E0 		add	r1, r0, r1
 109 00a0 8410D1E5 		ldrb	r1, [r1, #132]	@ zero_extendqisi2
 110 00a4 0010C3E5 		strb	r1, [r3, #0]
 111 00a8 B23090E1 		ldrh	r3, [r0, r2]
 112 00ac 013083E2 		add	r3, r3, #1
 113 00b0 7F3003E2 		and	r3, r3, #127
 114 00b4 B23080E1 		strh	r3, [r0, r2]	@ movhi
 115 00b8 010000EA 		b	.L17
 116              	.L13:
 117 00bc 0841C0E5 		strb	r4, [r0, #264]
 118 00c0 060000EA 		b	.L18
 119              	.L17:
 120 00c4 0C3190E5 		ldr	r3, [r0, #268]
 121 00c8 1410D3E5 		ldrb	r1, [r3, #20]	@ zero_extendqisi2
 122 00cc 200011E3 		tst	r1, #32
 123 00d0 EDFFFF1A 		bne	.L14
 124 00d4 010000EA 		b	.L18
 125              	.L5:
 126 00d8 1410D3E5 		ldrb	r1, [r3, #20]	@ zero_extendqisi2
 127 00dc 0030D3E5 		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 128              	.L18:
 129 00e0 0C3190E5 		ldr	r3, [r0, #268]
 130 00e4 0810D3E5 		ldrb	r1, [r3, #8]	@ zero_extendqisi2
 131 00e8 010011E3 		tst	r1, #1
 132 00ec C8FFFF0A 		beq	.L15
 133 00f0 F000BDE8 		ldmfd	sp!, {r4, r5, r6, r7}
 134 00f4 1EFF2FE1 		bx	lr
 135              	.L20:
 136              		.align	2
 137              	.L19:
 138 00f8 06010000 		.word	262
 140              		.section	.text.uart0_ISR,"ax",%progbits
 141              		.align	2
 142              		.global	uart0_ISR
 144              	uart0_ISR:
 145              		@ Function supports interworking.
 146              		@ Naked Function: prologue and epilogue provided by programmer.
 147              		@ args = 0, pretend = 0, frame = 0
 148              		@ frame_needed = 0, uses_anonymous_args = 0
 149              	@ 164 "arch/lpc21/mcu_periph/uart_arch.c" 1
 150 0000 04E04EE2 		 sub   lr, lr,#4
 151 0004 FF5F2DE9 	 stmfd sp!,{r0-r12,lr}
 152 0008 00104FE1 	 mrs   r1, spsr
 153 000c 02002DE9 	 stmfd sp!,{r1}
 154              	@ 0 "" 2
 155 0010 18009FE5 		ldr	r0, .L22
 156 0014 FEFFFFEB 		bl	uart_ISR
 157 0018 0020A0E3 		mov	r2, #0
 158 001c 0030E0E3 		mvn	r3, #0
 159 0020 CF2F03E5 		str	r2, [r3, #-4047]
 160              	@ 169 "arch/lpc21/mcu_periph/uart_arch.c" 1
 161 0024 0200BDE8 		 ldmfd sp!,{r1}
 162 0028 01F061E1 	 msr   spsr_c,r1
 163 002c FF9FFDE8 	 ldmfd sp!,{r0-r12,pc}^
 164              	@ 0 "" 2
 165              	.L23:
 166              		.align	2
 167              	.L22:
 168 0030 00000000 		.word	uart0
 170              		.section	.text.uart1_ISR,"ax",%progbits
 171              		.align	2
 172              		.global	uart1_ISR
 174              	uart1_ISR:
 175              		@ Function supports interworking.
 176              		@ Naked Function: prologue and epilogue provided by programmer.
 177              		@ args = 0, pretend = 0, frame = 0
 178              		@ frame_needed = 0, uses_anonymous_args = 0
 179              	@ 210 "arch/lpc21/mcu_periph/uart_arch.c" 1
 180 0000 04E04EE2 		 sub   lr, lr,#4
 181 0004 FF5F2DE9 	 stmfd sp!,{r0-r12,lr}
 182 0008 00104FE1 	 mrs   r1, spsr
 183 000c 02002DE9 	 stmfd sp!,{r1}
 184              	@ 0 "" 2
 185 0010 18009FE5 		ldr	r0, .L25
 186 0014 FEFFFFEB 		bl	uart_ISR
 187 0018 0020A0E3 		mov	r2, #0
 188 001c 0030E0E3 		mvn	r3, #0
 189 0020 CF2F03E5 		str	r2, [r3, #-4047]
 190              	@ 215 "arch/lpc21/mcu_periph/uart_arch.c" 1
 191 0024 0200BDE8 		 ldmfd sp!,{r1}
 192 0028 01F061E1 	 msr   spsr_c,r1
 193 002c FF9FFDE8 	 ldmfd sp!,{r0-r12,pc}^
 194              	@ 0 "" 2
 195              	.L26:
 196              		.align	2
 197              	.L25:
 198 0030 00000000 		.word	uart1
 200              		.section	.text.uart_periph_set_baudrate,"ax",%progbits
 201              		.align	2
 202              		.global	uart_periph_set_baudrate
 204              	uart_periph_set_baudrate:
 205              		@ Function supports interworking.
 206              		@ args = 0, pretend = 0, frame = 0
 207              		@ frame_needed = 0, uses_anonymous_args = 0
 208 0000 38402DE9 		stmfd	sp!, {r3, r4, r5, lr}
 209 0004 0040A0E1 		mov	r4, r0
 210 0008 0150A0E1 		mov	r5, r1
 211 000c FEFFFFEB 		bl	uart_disable_interrupts
 212 0010 0400A0E1 		mov	r0, r4
 213 0014 0510A0E1 		mov	r1, r5
 214 0018 FEFFFFEB 		bl	uart_set_baudrate
 215 001c 0C3194E5 		ldr	r3, [r4, #268]
 216 0020 0120A0E3 		mov	r2, #1
 217 0024 0420C3E5 		strb	r2, [r3, #4]
 218 0028 3840BDE8 		ldmfd	sp!, {r3, r4, r5, lr}
 219 002c 1EFF2FE1 		bx	lr
 221              		.section	.text.uart_transmit,"ax",%progbits
 222              		.align	2
 223              		.global	uart_transmit
 225              	uart_transmit:
 226              		@ Function supports interworking.
 227              		@ args = 0, pretend = 0, frame = 0
 228              		@ frame_needed = 0, uses_anonymous_args = 0
 229 0000 F8402DE9 		stmfd	sp!, {r3, r4, r5, r6, r7, lr}
 230 0004 415FA0E3 		mov	r5, #260
 231 0008 B57090E1 		ldrh	r7, [r0, r5]
 232 000c 78309FE5 		ldr	r3, .L32
 233 0010 017087E2 		add	r7, r7, #1
 234 0014 B33090E1 		ldrh	r3, [r0, r3]
 235 0018 7F7007E2 		and	r7, r7, #127
 236 001c 070053E1 		cmp	r3, r7
 237 0020 0040A0E1 		mov	r4, r0
 238 0024 0160A0E1 		mov	r6, r1
 239 0028 1500000A 		beq	.L28
 240 002c FEFFFFEB 		bl	disableIRQ
 241 0030 0C3194E5 		ldr	r3, [r4, #268]
 242 0034 0420D3E5 		ldrb	r2, [r3, #4]	@ zero_extendqisi2
 243 0038 FD2002E2 		and	r2, r2, #253
 244 003c 0420C3E5 		strb	r2, [r3, #4]
 245 0040 FEFFFFEB 		bl	restoreIRQ
 246 0044 0831D4E5 		ldrb	r3, [r4, #264]	@ zero_extendqisi2
 247 0048 000053E3 		cmp	r3, #0
 248 004c B5309411 		ldrneh	r3, [r4, r5]
 249 0050 0130A003 		moveq	r3, #1
 250 0054 0831C405 		streqb	r3, [r4, #264]
 251 0058 0C319405 		ldreq	r3, [r4, #268]
 252 005c 03308410 		addne	r3, r4, r3
 253 0060 8460C315 		strneb	r6, [r3, #132]
 254 0064 0060C305 		streqb	r6, [r3, #0]
 255 0068 B5708411 		strneh	r7, [r4, r5]	@ movhi
 256 006c FEFFFFEB 		bl	disableIRQ
 257 0070 0C3194E5 		ldr	r3, [r4, #268]
 258 0074 0420D3E5 		ldrb	r2, [r3, #4]	@ zero_extendqisi2
 259 0078 022082E3 		orr	r2, r2, #2
 260 007c 0420C3E5 		strb	r2, [r3, #4]
 261 0080 FEFFFFEB 		bl	restoreIRQ
 262              	.L28:
 263 0084 F840BDE8 		ldmfd	sp!, {r3, r4, r5, r6, r7, lr}
 264 0088 1EFF2FE1 		bx	lr
 265              	.L33:
 266              		.align	2
 267              	.L32:
 268 008c 06010000 		.word	262
 270              		.section	.text.uart0_init,"ax",%progbits
 271              		.align	2
 272              		.global	uart0_init
 274              	uart0_init:
 275              		@ Function supports interworking.
 276              		@ args = 0, pretend = 0, frame = 0
 277              		@ frame_needed = 0, uses_anonymous_args = 0
 278 0000 10402DE9 		stmfd	sp!, {r4, lr}
 279 0004 70409FE5 		ldr	r4, .L35
 280 0008 0400A0E1 		mov	r0, r4
 281 000c FEFFFFEB 		bl	uart_periph_init
 282 0010 68309FE5 		ldr	r3, .L35+4
 283 0014 0C3184E5 		str	r3, [r4, #268]
 284 0018 023883E2 		add	r3, r3, #131072
 285 001c 002093E5 		ldr	r2, [r3, #0]
 286 0020 0F20C2E3 		bic	r2, r2, #15
 287 0024 052082E3 		orr	r2, r2, #5
 288 0028 002083E5 		str	r2, [r3, #0]
 289 002c 0400A0E1 		mov	r0, r4
 290 0030 FEFFFFEB 		bl	uart_disable_interrupts
 291 0034 0400A0E1 		mov	r0, r4
 292 0038 1810A0E3 		mov	r1, #24
 293 003c FEFFFFEB 		bl	uart_set_baudrate
 294 0040 0030E0E3 		mvn	r3, #0
 295 0044 F32F13E5 		ldr	r2, [r3, #-4083]
 296 0048 4020C2E3 		bic	r2, r2, #64
 297 004c F32F03E5 		str	r2, [r3, #-4083]
 298 0050 4020A0E3 		mov	r2, #64
 299 0054 EF2F03E5 		str	r2, [r3, #-4079]
 300 0058 2620A0E3 		mov	r2, #38
 301 005c EB2D03E5 		str	r2, [r3, #-3563]
 302 0060 1C209FE5 		ldr	r2, .L35+8
 303 0064 EB2E03E5 		str	r2, [r3, #-3819]
 304 0068 0C3194E5 		ldr	r3, [r4, #268]
 305 006c 0120A0E3 		mov	r2, #1
 306 0070 0420C3E5 		strb	r2, [r3, #4]
 307 0074 1040BDE8 		ldmfd	sp!, {r4, lr}
 308 0078 1EFF2FE1 		bx	lr
 309              	.L36:
 310              		.align	2
 311              	.L35:
 312 007c 00000000 		.word	uart0
 313 0080 00C000E0 		.word	-536821760
 314 0084 00000000 		.word	uart0_ISR
 316              		.section	.text.uart1_init,"ax",%progbits
 317              		.align	2
 318              		.global	uart1_init
 320              	uart1_init:
 321              		@ Function supports interworking.
 322              		@ args = 0, pretend = 0, frame = 0
 323              		@ frame_needed = 0, uses_anonymous_args = 0
 324 0000 10402DE9 		stmfd	sp!, {r4, lr}
 325 0004 70409FE5 		ldr	r4, .L38
 326 0008 0400A0E1 		mov	r0, r4
 327 000c FEFFFFEB 		bl	uart_periph_init
 328 0010 68309FE5 		ldr	r3, .L38+4
 329 0014 0C3184E5 		str	r3, [r4, #268]
 330 0018 073983E2 		add	r3, r3, #114688
 331 001c 002093E5 		ldr	r2, [r3, #0]
 332 0020 0F28C2E3 		bic	r2, r2, #983040
 333 0024 052882E3 		orr	r2, r2, #327680
 334 0028 002083E5 		str	r2, [r3, #0]
 335 002c 0400A0E1 		mov	r0, r4
 336 0030 FEFFFFEB 		bl	uart_disable_interrupts
 337 0034 0400A0E1 		mov	r0, r4
 338 0038 1010A0E3 		mov	r1, #16
 339 003c FEFFFFEB 		bl	uart_set_baudrate
 340 0040 0030E0E3 		mvn	r3, #0
 341 0044 F32F13E5 		ldr	r2, [r3, #-4083]
 342 0048 8020C2E3 		bic	r2, r2, #128
 343 004c F32F03E5 		str	r2, [r3, #-4083]
 344 0050 8020A0E3 		mov	r2, #128
 345 0054 EF2F03E5 		str	r2, [r3, #-4079]
 346 0058 2720A0E3 		mov	r2, #39
 347 005c E72D03E5 		str	r2, [r3, #-3559]
 348 0060 1C209FE5 		ldr	r2, .L38+8
 349 0064 E72E03E5 		str	r2, [r3, #-3815]
 350 0068 0C3194E5 		ldr	r3, [r4, #268]
 351 006c 0120A0E3 		mov	r2, #1
 352 0070 0420C3E5 		strb	r2, [r3, #4]
 353 0074 1040BDE8 		ldmfd	sp!, {r4, lr}
 354 0078 1EFF2FE1 		bx	lr
 355              	.L39:
 356              		.align	2
 357              	.L38:
 358 007c 00000000 		.word	uart1
 359 0080 000001E0 		.word	-536805376
 360 0084 00000000 		.word	uart1_ISR
 362              		.ident	"GCC: (Linaro GCC 4.6-2011.09-1) 4.6.2 20110908 (prerelease)"
DEFINED SYMBOLS
                            *ABS*:00000000 uart_arch.c
     /tmp/ccpqEVFw.s:13     .text.uart_disable_interrupts:00000000 $a
     /tmp/ccpqEVFw.s:15     .text.uart_disable_interrupts:00000000 uart_disable_interrupts
     /tmp/ccpqEVFw.s:30     .text.uart_set_baudrate:00000000 $a
     /tmp/ccpqEVFw.s:32     .text.uart_set_baudrate:00000000 uart_set_baudrate
     /tmp/ccpqEVFw.s:56     .text.uart_ISR:00000000 $a
     /tmp/ccpqEVFw.s:58     .text.uart_ISR:00000000 uart_ISR
     /tmp/ccpqEVFw.s:75     .text.uart_ISR:00000028 $d
     /tmp/ccpqEVFw.s:87     .text.uart_ISR:00000054 $a
     /tmp/ccpqEVFw.s:138    .text.uart_ISR:000000f8 $d
     /tmp/ccpqEVFw.s:141    .text.uart0_ISR:00000000 $a
     /tmp/ccpqEVFw.s:144    .text.uart0_ISR:00000000 uart0_ISR
     /tmp/ccpqEVFw.s:168    .text.uart0_ISR:00000030 $d
     /tmp/ccpqEVFw.s:171    .text.uart1_ISR:00000000 $a
     /tmp/ccpqEVFw.s:174    .text.uart1_ISR:00000000 uart1_ISR
     /tmp/ccpqEVFw.s:198    .text.uart1_ISR:00000030 $d
     /tmp/ccpqEVFw.s:201    .text.uart_periph_set_baudrate:00000000 $a
     /tmp/ccpqEVFw.s:204    .text.uart_periph_set_baudrate:00000000 uart_periph_set_baudrate
     /tmp/ccpqEVFw.s:222    .text.uart_transmit:00000000 $a
     /tmp/ccpqEVFw.s:225    .text.uart_transmit:00000000 uart_transmit
     /tmp/ccpqEVFw.s:268    .text.uart_transmit:0000008c $d
     /tmp/ccpqEVFw.s:271    .text.uart0_init:00000000 $a
     /tmp/ccpqEVFw.s:274    .text.uart0_init:00000000 uart0_init
     /tmp/ccpqEVFw.s:312    .text.uart0_init:0000007c $d
     /tmp/ccpqEVFw.s:317    .text.uart1_init:00000000 $a
     /tmp/ccpqEVFw.s:320    .text.uart1_init:00000000 uart1_init
     /tmp/ccpqEVFw.s:358    .text.uart1_init:0000007c $d

UNDEFINED SYMBOLS
uart0
uart1
disableIRQ
restoreIRQ
uart_periph_init
