<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p418" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_418{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_418{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_418{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_418{left:189px;bottom:998px;letter-spacing:-0.09px;}
#t5_418{left:482px;bottom:998px;letter-spacing:-0.14px;}
#t6_418{left:189px;bottom:973px;letter-spacing:-0.16px;}
#t7_418{left:395px;bottom:973px;letter-spacing:-0.13px;}
#t8_418{left:482px;bottom:973px;letter-spacing:-0.12px;}
#t9_418{left:482px;bottom:952px;letter-spacing:-0.07px;word-spacing:-0.02px;}
#ta_418{left:515px;bottom:952px;letter-spacing:-0.12px;}
#tb_418{left:515px;bottom:935px;letter-spacing:-0.11px;}
#tc_418{left:482px;bottom:915px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#td_418{left:518px;bottom:915px;letter-spacing:-0.12px;}
#te_418{left:482px;bottom:895px;letter-spacing:-0.11px;}
#tf_418{left:482px;bottom:878px;letter-spacing:-0.12px;}
#tg_418{left:189px;bottom:854px;letter-spacing:-0.12px;}
#th_418{left:395px;bottom:854px;letter-spacing:-0.13px;}
#ti_418{left:482px;bottom:854px;letter-spacing:-0.12px;}
#tj_418{left:482px;bottom:833px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tk_418{left:189px;bottom:808px;letter-spacing:-0.14px;}
#tl_418{left:482px;bottom:808px;letter-spacing:-0.13px;}
#tm_418{left:189px;bottom:784px;letter-spacing:-0.14px;}
#tn_418{left:395px;bottom:784px;letter-spacing:-0.14px;}
#to_418{left:482px;bottom:784px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tp_418{left:482px;bottom:762px;letter-spacing:-0.11px;}
#tq_418{left:482px;bottom:745px;letter-spacing:-0.11px;}
#tr_418{left:482px;bottom:729px;letter-spacing:-0.11px;word-spacing:-0.52px;}
#ts_418{left:482px;bottom:712px;letter-spacing:-0.11px;}
#tt_418{left:482px;bottom:695px;letter-spacing:-0.13px;}
#tu_418{left:482px;bottom:671px;letter-spacing:-0.11px;}
#tv_418{left:482px;bottom:654px;letter-spacing:-0.11px;}
#tw_418{left:482px;bottom:637px;letter-spacing:-0.12px;}
#tx_418{left:482px;bottom:616px;letter-spacing:-0.11px;word-spacing:-0.34px;}
#ty_418{left:482px;bottom:599px;letter-spacing:-0.11px;}
#tz_418{left:482px;bottom:582px;letter-spacing:-0.11px;}
#t10_418{left:482px;bottom:565px;letter-spacing:-0.11px;word-spacing:-0.14px;}
#t11_418{left:482px;bottom:548px;letter-spacing:-0.11px;}
#t12_418{left:189px;bottom:524px;letter-spacing:-0.12px;}
#t13_418{left:482px;bottom:524px;letter-spacing:-0.14px;}
#t14_418{left:189px;bottom:499px;letter-spacing:-0.12px;}
#t15_418{left:395px;bottom:499px;letter-spacing:-0.12px;}
#t16_418{left:482px;bottom:499px;letter-spacing:-0.12px;}
#t17_418{left:482px;bottom:478px;letter-spacing:-0.08px;word-spacing:-0.02px;}
#t18_418{left:515px;bottom:478px;letter-spacing:-0.12px;}
#t19_418{left:189px;bottom:454px;letter-spacing:-0.17px;}
#t1a_418{left:395px;bottom:454px;letter-spacing:-0.12px;}
#t1b_418{left:482px;bottom:454px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1c_418{left:482px;bottom:432px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1d_418{left:189px;bottom:408px;letter-spacing:-0.14px;}
#t1e_418{left:482px;bottom:408px;letter-spacing:-0.13px;}
#t1f_418{left:189px;bottom:383px;letter-spacing:-0.12px;}
#t1g_418{left:395px;bottom:383px;letter-spacing:-0.13px;}
#t1h_418{left:482px;bottom:383px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1i_418{left:482px;bottom:362px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t1j_418{left:482px;bottom:341px;letter-spacing:-0.11px;}
#t1k_418{left:482px;bottom:324px;letter-spacing:-0.11px;}
#t1l_418{left:189px;bottom:299px;letter-spacing:-0.12px;}
#t1m_418{left:482px;bottom:299px;letter-spacing:-0.14px;}
#t1n_418{left:189px;bottom:275px;letter-spacing:-0.12px;}
#t1o_418{left:395px;bottom:275px;letter-spacing:-0.13px;}
#t1p_418{left:482px;bottom:275px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1q_418{left:482px;bottom:254px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1r_418{left:189px;bottom:229px;letter-spacing:-0.12px;}
#t1s_418{left:482px;bottom:229px;letter-spacing:-0.14px;}
#t1t_418{left:81px;bottom:205px;letter-spacing:-0.18px;}
#t1u_418{left:142px;bottom:205px;letter-spacing:-0.18px;}
#t1v_418{left:188px;bottom:205px;letter-spacing:-0.16px;}
#t1w_418{left:395px;bottom:205px;letter-spacing:-0.12px;}
#t1x_418{left:482px;bottom:205px;letter-spacing:-0.12px;}
#t1y_418{left:482px;bottom:183px;letter-spacing:-0.11px;}
#t1z_418{left:482px;bottom:166px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t20_418{left:482px;bottom:145px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t21_418{left:91px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t22_418{left:177px;bottom:1086px;letter-spacing:0.12px;}
#t23_418{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t24_418{left:101px;bottom:1046px;letter-spacing:-0.12px;}
#t25_418{left:240px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t26_418{left:408px;bottom:1063px;letter-spacing:-0.13px;}
#t27_418{left:410px;bottom:1046px;letter-spacing:-0.13px;}
#t28_418{left:617px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t29_418{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2a_418{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_418{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_418{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_418{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_418{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_418{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts418" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg418Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg418" style="-webkit-user-select: none;"><object width="935" height="1210" data="418/418.svg" type="image/svg+xml" id="pdf418" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_418" class="t s1_418">2-402 </span><span id="t2_418" class="t s1_418">Vol. 4 </span>
<span id="t3_418" class="t s2_418">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_418" class="t s3_418">9:8 </span><span id="t5_418" class="t s3_418">Reserved </span>
<span id="t6_418" class="t s3_418">10 </span><span id="t7_418" class="t s3_418">Shared </span><span id="t8_418" class="t s3_418">FERR# Multiplexing Enable (R/W) </span>
<span id="t9_418" class="t s3_418">1 = </span><span id="ta_418" class="t s3_418">FERR# asserted by the processor to indicate a pending </span>
<span id="tb_418" class="t s3_418">break event within the processor </span>
<span id="tc_418" class="t s3_418">0 = </span><span id="td_418" class="t s3_418">Indicates compatible FERR# signaling behavior </span>
<span id="te_418" class="t s3_418">This bit must be set to 1 to support XAPIC interrupt model </span>
<span id="tf_418" class="t s3_418">usage. </span>
<span id="tg_418" class="t s3_418">11 </span><span id="th_418" class="t s3_418">Shared </span><span id="ti_418" class="t s3_418">Branch Trace Storage Unavailable (R/O) </span>
<span id="tj_418" class="t s3_418">See Table 2-2. </span>
<span id="tk_418" class="t s3_418">12 </span><span id="tl_418" class="t s3_418">Reserved </span>
<span id="tm_418" class="t s3_418">13 </span><span id="tn_418" class="t s3_418">Shared </span><span id="to_418" class="t s3_418">TM2 Enable (R/W) </span>
<span id="tp_418" class="t s3_418">When this bit is set (1) and the thermal sensor indicates that </span>
<span id="tq_418" class="t s3_418">the die temperature is at the pre-determined threshold, the </span>
<span id="tr_418" class="t s3_418">Thermal Monitor 2 mechanism is engaged. TM2 will reduce the </span>
<span id="ts_418" class="t s3_418">bus to core ratio and voltage according to the value last </span>
<span id="tt_418" class="t s3_418">written to MSR_THERM2_CTL bits 15:0. </span>
<span id="tu_418" class="t s3_418">When this bit is clear (0, default), the processor does not </span>
<span id="tv_418" class="t s3_418">change the VID signals or the bus to core ratio when the </span>
<span id="tw_418" class="t s3_418">processor enters a thermal managed state. </span>
<span id="tx_418" class="t s3_418">If the TM2 feature flag (ECX[8]) is not set to 1 after executing </span>
<span id="ty_418" class="t s3_418">CPUID with EAX = 1, then this feature is not supported and </span>
<span id="tz_418" class="t s3_418">BIOS must not alter the contents of this bit location. The </span>
<span id="t10_418" class="t s3_418">processor is operating out of spec if both this bit and the TM1 </span>
<span id="t11_418" class="t s3_418">bit are set to disabled states. </span>
<span id="t12_418" class="t s3_418">15:14 </span><span id="t13_418" class="t s3_418">Reserved </span>
<span id="t14_418" class="t s3_418">16 </span><span id="t15_418" class="t s3_418">Shared </span><span id="t16_418" class="t s3_418">Enhanced Intel SpeedStep Technology Enable (R/W) </span>
<span id="t17_418" class="t s3_418">1 = </span><span id="t18_418" class="t s3_418">Enhanced Intel SpeedStep Technology enabled </span>
<span id="t19_418" class="t s3_418">18 </span><span id="t1a_418" class="t s3_418">Shared </span><span id="t1b_418" class="t s3_418">ENABLE MONITOR FSM (R/W) </span>
<span id="t1c_418" class="t s3_418">See Table 2-2. </span>
<span id="t1d_418" class="t s3_418">19 </span><span id="t1e_418" class="t s3_418">Reserved </span>
<span id="t1f_418" class="t s3_418">22 </span><span id="t1g_418" class="t s3_418">Shared </span><span id="t1h_418" class="t s3_418">Limit CPUID Maxval (R/W) </span>
<span id="t1i_418" class="t s3_418">See Table 2-2. </span>
<span id="t1j_418" class="t s3_418">Setting this bit may cause behavior in software that depends </span>
<span id="t1k_418" class="t s3_418">on the availability of CPUID leaves greater than 2. </span>
<span id="t1l_418" class="t s3_418">33:23 </span><span id="t1m_418" class="t s3_418">Reserved </span>
<span id="t1n_418" class="t s3_418">34 </span><span id="t1o_418" class="t s3_418">Shared </span><span id="t1p_418" class="t s3_418">XD Bit Disable (R/W) </span>
<span id="t1q_418" class="t s3_418">See Table 2-2. </span>
<span id="t1r_418" class="t s3_418">63:35 </span><span id="t1s_418" class="t s3_418">Reserved </span>
<span id="t1t_418" class="t s3_418">1C9H </span><span id="t1u_418" class="t s3_418">457 </span><span id="t1v_418" class="t s3_418">MSR_LASTBRANCH_TOS </span><span id="t1w_418" class="t s3_418">Unique </span><span id="t1x_418" class="t s3_418">Last Branch Record Stack TOS (R/W) </span>
<span id="t1y_418" class="t s3_418">Contains an index (bits 0-3) that points to the MSR containing </span>
<span id="t1z_418" class="t s3_418">the most recent branch record. </span>
<span id="t20_418" class="t s3_418">See MSR_LASTBRANCH_0_FROM_IP (at 40H). </span>
<span id="t21_418" class="t s4_418">Table 2-58. </span><span id="t22_418" class="t s4_418">MSRs in Intel® Core™ Solo, Intel® Core™ Duo Processors, and Dual-Core Intel® Xeon® Processor LV </span>
<span id="t23_418" class="t s5_418">Register </span>
<span id="t24_418" class="t s5_418">Address </span><span id="t25_418" class="t s5_418">Register Name </span>
<span id="t26_418" class="t s5_418">Shared/ </span>
<span id="t27_418" class="t s5_418">Unique </span><span id="t28_418" class="t s5_418">Bit Description </span>
<span id="t29_418" class="t s5_418">Hex </span><span id="t2a_418" class="t s5_418">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
