<stg><name>MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4</name>


<trans_list>

<trans id="196" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %pix_val_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="pix_val_V"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %pix_val_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pix_val_V_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %pix_val_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pix_val_V_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %pix_val_V_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pix_val_V_3"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:5 %cmp169_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp169

]]></Node>
<StgValue><ssdm name="cmp169_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:6 %sub166_cast73_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %sub166_cast73

]]></Node>
<StgValue><ssdm name="sub166_cast73_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:7 %cmp169_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp169_1

]]></Node>
<StgValue><ssdm name="cmp169_1_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:8 %cmp169_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp169_2

]]></Node>
<StgValue><ssdm name="cmp169_2_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:9 %cmp169_3_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp169_3

]]></Node>
<StgValue><ssdm name="cmp169_3_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:10 %cmp169_4_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp169_4

]]></Node>
<StgValue><ssdm name="cmp169_4_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:11 %cmp169_5_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp169_5

]]></Node>
<StgValue><ssdm name="cmp169_5_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:12 %trunc_ln1_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %trunc_ln1

]]></Node>
<StgValue><ssdm name="trunc_ln1_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:13 %pix_val_V_4_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_val_V_4

]]></Node>
<StgValue><ssdm name="pix_val_V_4_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:14 %pix_val_V_5_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_val_V_5

]]></Node>
<StgValue><ssdm name="pix_val_V_5_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:15 %pix_val_V_6_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_val_V_6

]]></Node>
<StgValue><ssdm name="pix_val_V_6_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:16 %pix_val_V_7_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_val_V_7

]]></Node>
<StgValue><ssdm name="pix_val_V_7_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="11">
<![CDATA[
newFuncRoot:17 %sub166_cast73_cast = sext i11 %sub166_cast73_read

]]></Node>
<StgValue><ssdm name="sub166_cast73_cast"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %bytePlanes1, i64 666, i64 8, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="120" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i120 %img, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bytePlanes1, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:21 %store_ln0 = store i10 %pix_val_V_7_read, i10 %pix_val_V_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:22 %store_ln0 = store i10 %pix_val_V_6_read, i10 %pix_val_V_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:23 %store_ln0 = store i10 %pix_val_V_5_read, i10 %pix_val_V_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:24 %store_ln0 = store i10 %pix_val_V_4_read, i10 %pix_val_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:25 %store_ln0 = store i11 0, i11 %x

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:26 %br_ln0 = br void %for.body165

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body165:0 %x_1 = load i11 %x

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body165:6 %icmp_ln966 = icmp_eq  i11 %x_1, i11 %trunc_ln1_read

]]></Node>
<StgValue><ssdm name="icmp_ln966"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body165:7 %x_2 = add i11 %x_1, i11 1

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body165:8 %br_ln966 = br i1 %icmp_ln966, void %for.body165.split, void %for.inc221.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln966"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="11">
<![CDATA[
for.body165.split:0 %zext_ln966 = zext i11 %x_1

]]></Node>
<StgValue><ssdm name="zext_ln966"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body165.split:3 %cmp167 = icmp_slt  i12 %zext_ln966, i12 %sub166_cast73_cast

]]></Node>
<StgValue><ssdm name="cmp167"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body165.split:4 %or_ln971 = or i1 %cmp167, i1 %cmp169_read

]]></Node>
<StgValue><ssdm name="or_ln971"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc214:29 %store_ln966 = store i11 %x_2, i11 %x

]]></Node>
<StgValue><ssdm name="store_ln966"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="46" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="120" op_0_bw="120" op_1_bw="120">
<![CDATA[
if.then170:0 %img_read = read i120 @_ssdm_op_Read.ap_fifo.volatile.i120P0A, i120 %img

]]></Node>
<StgValue><ssdm name="img_read"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="120">
<![CDATA[
if.then170:1 %pix_val_V_14 = trunc i120 %img_read

]]></Node>
<StgValue><ssdm name="pix_val_V_14"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then170:2 %pix_val_V_15 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 60, i32 69

]]></Node>
<StgValue><ssdm name="pix_val_V_15"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then170:3 %pix_val_V_12 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 90, i32 99

]]></Node>
<StgValue><ssdm name="pix_val_V_12"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then170:4 %pix_val_V_13 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 30, i32 39

]]></Node>
<StgValue><ssdm name="pix_val_V_13"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
if.then170:5 %br_ln972 = br void %for.inc189

]]></Node>
<StgValue><ssdm name="br_ln972"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc189:4 %or_ln971_1 = or i1 %cmp167, i1 %cmp169_1_read

]]></Node>
<StgValue><ssdm name="or_ln971_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body165:1 %pix_val_V_8 = load i10 %pix_val_V

]]></Node>
<StgValue><ssdm name="pix_val_V_8"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body165:2 %pix_val_V_9 = load i10 %pix_val_V_1

]]></Node>
<StgValue><ssdm name="pix_val_V_9"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body165:3 %pix_val_V_10 = load i10 %pix_val_V_2

]]></Node>
<StgValue><ssdm name="pix_val_V_10"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body165:4 %pix_val_V_11 = load i10 %pix_val_V_3

]]></Node>
<StgValue><ssdm name="pix_val_V_11"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body165:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2048, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body165.split:1 %specpipeline_ln967 = specpipeline void @_ssdm_op_SpecPipeline, i32 6, i32 0, i32 0, i32 0, void @empty_14

]]></Node>
<StgValue><ssdm name="specpipeline_ln967"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body165.split:2 %specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln273"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body165.split:5 %br_ln971 = br i1 %or_ln971, void %for.inc189, void %if.then170

]]></Node>
<StgValue><ssdm name="br_ln971"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="120" op_0_bw="120" op_1_bw="120" op_2_bw="0">
<![CDATA[
if.then170.1:0 %img_read_1 = read i120 @_ssdm_op_Read.ap_fifo.volatile.i120P0A, i120 %img

]]></Node>
<StgValue><ssdm name="img_read_1"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="120">
<![CDATA[
if.then170.1:1 %pix_val_V_20 = trunc i120 %img_read_1

]]></Node>
<StgValue><ssdm name="pix_val_V_20"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then170.1:2 %pix_val_V_21 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_1, i32 60, i32 69

]]></Node>
<StgValue><ssdm name="pix_val_V_21"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then170.1:3 %pix_val_V_16 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_1, i32 90, i32 99

]]></Node>
<StgValue><ssdm name="pix_val_V_16"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then170.1:4 %pix_val_V_17 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_1, i32 30, i32 39

]]></Node>
<StgValue><ssdm name="pix_val_V_17"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
if.then170.1:5 %br_ln972 = br void %for.inc189.1

]]></Node>
<StgValue><ssdm name="br_ln972"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc189.1:4 %or_ln971_2 = or i1 %cmp167, i1 %cmp169_2_read

]]></Node>
<StgValue><ssdm name="or_ln971_2"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc221.loopexit.exitStub:0 %store_ln0 = store i10 %pix_val_V_11, i10 %pix_val_V_15_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc221.loopexit.exitStub:1 %store_ln0 = store i10 %pix_val_V_10, i10 %pix_val_V_14_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc221.loopexit.exitStub:2 %store_ln0 = store i10 %pix_val_V_9, i10 %pix_val_V_13_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc221.loopexit.exitStub:3 %store_ln0 = store i10 %pix_val_V_8, i10 %pix_val_V_12_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0">
<![CDATA[
for.inc221.loopexit.exitStub:4 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc189:0 %pix_val_V_73 = phi i10 %pix_val_V_12, void %if.then170, i10 %pix_val_V_11, void %for.body165.split

]]></Node>
<StgValue><ssdm name="pix_val_V_73"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc189:1 %pix_val_V_72 = phi i10 %pix_val_V_15, void %if.then170, i10 %pix_val_V_10, void %for.body165.split

]]></Node>
<StgValue><ssdm name="pix_val_V_72"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc189:2 %pix_val_V_71 = phi i10 %pix_val_V_13, void %if.then170, i10 %pix_val_V_9, void %for.body165.split

]]></Node>
<StgValue><ssdm name="pix_val_V_71"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc189:3 %pix_val_V_70 = phi i10 %pix_val_V_14, void %if.then170, i10 %pix_val_V_8, void %for.body165.split

]]></Node>
<StgValue><ssdm name="pix_val_V_70"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc189:5 %br_ln971 = br i1 %or_ln971_1, void %for.inc189.1, void %if.then170.1

]]></Node>
<StgValue><ssdm name="br_ln971"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="120" op_0_bw="120" op_1_bw="120" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then170.2:0 %img_read_2 = read i120 @_ssdm_op_Read.ap_fifo.volatile.i120P0A, i120 %img

]]></Node>
<StgValue><ssdm name="img_read_2"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="120">
<![CDATA[
if.then170.2:1 %pix_val_V_26 = trunc i120 %img_read_2

]]></Node>
<StgValue><ssdm name="pix_val_V_26"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then170.2:2 %pix_val_V_27 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_2, i32 60, i32 69

]]></Node>
<StgValue><ssdm name="pix_val_V_27"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then170.2:3 %pix_val_V_18 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_2, i32 90, i32 99

]]></Node>
<StgValue><ssdm name="pix_val_V_18"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then170.2:4 %pix_val_V_19 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_2, i32 30, i32 39

]]></Node>
<StgValue><ssdm name="pix_val_V_19"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
if.then170.2:5 %br_ln972 = br void %for.inc189.2

]]></Node>
<StgValue><ssdm name="br_ln972"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc189.2:4 %or_ln971_3 = or i1 %cmp167, i1 %cmp169_3_read

]]></Node>
<StgValue><ssdm name="or_ln971_3"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc189.3:4 %or_ln971_4 = or i1 %cmp167, i1 %cmp169_4_read

]]></Node>
<StgValue><ssdm name="or_ln971_4"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc189.4:4 %or_ln971_5 = or i1 %cmp167, i1 %cmp169_5_read

]]></Node>
<StgValue><ssdm name="or_ln971_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc189.1:0 %pix_val_V_69 = phi i10 %pix_val_V_16, void %if.then170.1, i10 %pix_val_V_73, void %for.inc189

]]></Node>
<StgValue><ssdm name="pix_val_V_69"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc189.1:1 %pix_val_V_68 = phi i10 %pix_val_V_21, void %if.then170.1, i10 %pix_val_V_72, void %for.inc189

]]></Node>
<StgValue><ssdm name="pix_val_V_68"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc189.1:2 %pix_val_V_67 = phi i10 %pix_val_V_17, void %if.then170.1, i10 %pix_val_V_71, void %for.inc189

]]></Node>
<StgValue><ssdm name="pix_val_V_67"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc189.1:3 %pix_val_V_66 = phi i10 %pix_val_V_20, void %if.then170.1, i10 %pix_val_V_70, void %for.inc189

]]></Node>
<StgValue><ssdm name="pix_val_V_66"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc189.1:5 %br_ln971 = br i1 %or_ln971_2, void %for.inc189.2, void %if.then170.2

]]></Node>
<StgValue><ssdm name="br_ln971"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="120" op_0_bw="120" op_1_bw="120" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then170.3:0 %img_read_3 = read i120 @_ssdm_op_Read.ap_fifo.volatile.i120P0A, i120 %img

]]></Node>
<StgValue><ssdm name="img_read_3"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="120">
<![CDATA[
if.then170.3:1 %pix_val_V_32 = trunc i120 %img_read_3

]]></Node>
<StgValue><ssdm name="pix_val_V_32"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then170.3:2 %pix_val_V_33 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_3, i32 60, i32 69

]]></Node>
<StgValue><ssdm name="pix_val_V_33"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then170.3:3 %pix_val_V_22 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_3, i32 90, i32 99

]]></Node>
<StgValue><ssdm name="pix_val_V_22"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then170.3:4 %pix_val_V_23 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_3, i32 30, i32 39

]]></Node>
<StgValue><ssdm name="pix_val_V_23"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
if.then170.3:5 %br_ln972 = br void %for.inc189.3

]]></Node>
<StgValue><ssdm name="br_ln972"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc189.2:0 %pix_val_V_65 = phi i10 %pix_val_V_18, void %if.then170.2, i10 %pix_val_V_69, void %for.inc189.1

]]></Node>
<StgValue><ssdm name="pix_val_V_65"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc189.2:1 %pix_val_V_64 = phi i10 %pix_val_V_27, void %if.then170.2, i10 %pix_val_V_68, void %for.inc189.1

]]></Node>
<StgValue><ssdm name="pix_val_V_64"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc189.2:2 %pix_val_V_63 = phi i10 %pix_val_V_19, void %if.then170.2, i10 %pix_val_V_67, void %for.inc189.1

]]></Node>
<StgValue><ssdm name="pix_val_V_63"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc189.2:3 %pix_val_V_62 = phi i10 %pix_val_V_26, void %if.then170.2, i10 %pix_val_V_66, void %for.inc189.1

]]></Node>
<StgValue><ssdm name="pix_val_V_62"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc189.2:5 %br_ln971 = br i1 %or_ln971_3, void %for.inc189.3, void %if.then170.3

]]></Node>
<StgValue><ssdm name="br_ln971"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="120" op_0_bw="120" op_1_bw="120" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then170.4:0 %img_read_4 = read i120 @_ssdm_op_Read.ap_fifo.volatile.i120P0A, i120 %img

]]></Node>
<StgValue><ssdm name="img_read_4"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="120">
<![CDATA[
if.then170.4:1 %pix_val_V_38 = trunc i120 %img_read_4

]]></Node>
<StgValue><ssdm name="pix_val_V_38"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then170.4:2 %pix_val_V_39 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_4, i32 60, i32 69

]]></Node>
<StgValue><ssdm name="pix_val_V_39"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then170.4:3 %pix_val_V_24 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_4, i32 90, i32 99

]]></Node>
<StgValue><ssdm name="pix_val_V_24"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then170.4:4 %pix_val_V_25 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_4, i32 30, i32 39

]]></Node>
<StgValue><ssdm name="pix_val_V_25"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
if.then170.4:5 %br_ln972 = br void %for.inc189.4

]]></Node>
<StgValue><ssdm name="br_ln972"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc189.3:0 %pix_val_V_61 = phi i10 %pix_val_V_22, void %if.then170.3, i10 %pix_val_V_65, void %for.inc189.2

]]></Node>
<StgValue><ssdm name="pix_val_V_61"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc189.3:1 %pix_val_V_60 = phi i10 %pix_val_V_33, void %if.then170.3, i10 %pix_val_V_64, void %for.inc189.2

]]></Node>
<StgValue><ssdm name="pix_val_V_60"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc189.3:2 %pix_val_V_59 = phi i10 %pix_val_V_23, void %if.then170.3, i10 %pix_val_V_63, void %for.inc189.2

]]></Node>
<StgValue><ssdm name="pix_val_V_59"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc189.3:3 %pix_val_V_58 = phi i10 %pix_val_V_32, void %if.then170.3, i10 %pix_val_V_62, void %for.inc189.2

]]></Node>
<StgValue><ssdm name="pix_val_V_58"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc189.3:5 %br_ln971 = br i1 %or_ln971_4, void %for.inc189.4, void %if.then170.4

]]></Node>
<StgValue><ssdm name="br_ln971"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="120" op_0_bw="120" op_1_bw="120" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.then170.5:0 %img_read_5 = read i120 @_ssdm_op_Read.ap_fifo.volatile.i120P0A, i120 %img

]]></Node>
<StgValue><ssdm name="img_read_5"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="120">
<![CDATA[
if.then170.5:1 %pix_val_V_44 = trunc i120 %img_read_5

]]></Node>
<StgValue><ssdm name="pix_val_V_44"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then170.5:2 %pix_val_V_45 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_5, i32 60, i32 69

]]></Node>
<StgValue><ssdm name="pix_val_V_45"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then170.5:3 %pix_val_V_28 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_5, i32 90, i32 99

]]></Node>
<StgValue><ssdm name="pix_val_V_28"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then170.5:4 %pix_val_V_29 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_5, i32 30, i32 39

]]></Node>
<StgValue><ssdm name="pix_val_V_29"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
if.then170.5:5 %br_ln972 = br void %for.inc214

]]></Node>
<StgValue><ssdm name="br_ln972"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc189.4:0 %pix_val_V_57 = phi i10 %pix_val_V_24, void %if.then170.4, i10 %pix_val_V_61, void %for.inc189.3

]]></Node>
<StgValue><ssdm name="pix_val_V_57"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc189.4:1 %pix_val_V_56 = phi i10 %pix_val_V_39, void %if.then170.4, i10 %pix_val_V_60, void %for.inc189.3

]]></Node>
<StgValue><ssdm name="pix_val_V_56"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc189.4:2 %pix_val_V_55 = phi i10 %pix_val_V_25, void %if.then170.4, i10 %pix_val_V_59, void %for.inc189.3

]]></Node>
<StgValue><ssdm name="pix_val_V_55"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc189.4:3 %pix_val_V_54 = phi i10 %pix_val_V_38, void %if.then170.4, i10 %pix_val_V_58, void %for.inc189.3

]]></Node>
<StgValue><ssdm name="pix_val_V_54"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc189.4:5 %br_ln971 = br i1 %or_ln971_5, void %for.inc214, void %if.then170.5

]]></Node>
<StgValue><ssdm name="br_ln971"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc214:0 %pix_val_V_53 = phi i10 %pix_val_V_28, void %if.then170.5, i10 %pix_val_V_57, void %for.inc189.4

]]></Node>
<StgValue><ssdm name="pix_val_V_53"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc214:1 %pix_val_V_52 = phi i10 %pix_val_V_45, void %if.then170.5, i10 %pix_val_V_56, void %for.inc189.4

]]></Node>
<StgValue><ssdm name="pix_val_V_52"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc214:2 %pix_val_V_51 = phi i10 %pix_val_V_29, void %if.then170.5, i10 %pix_val_V_55, void %for.inc189.4

]]></Node>
<StgValue><ssdm name="pix_val_V_51"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc214:3 %pix_val_V_50 = phi i10 %pix_val_V_44, void %if.then170.5, i10 %pix_val_V_54, void %for.inc189.4

]]></Node>
<StgValue><ssdm name="pix_val_V_50"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="256" op_0_bw="256">
<![CDATA[
for.inc214:4 %raw_pix_V_5_out_load = load i256 %raw_pix_V_5_out

]]></Node>
<StgValue><ssdm name="raw_pix_V_5_out_load"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="256" op_0_bw="256">
<![CDATA[
for.inc214:5 %out_pix_V_11_out_load = load i256 %out_pix_V_11_out

]]></Node>
<StgValue><ssdm name="out_pix_V_11_out_load"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="240" op_0_bw="240" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10" op_10_bw="10" op_11_bw="10" op_12_bw="10" op_13_bw="10" op_14_bw="10" op_15_bw="10" op_16_bw="10" op_17_bw="10" op_18_bw="10" op_19_bw="10" op_20_bw="10" op_21_bw="10" op_22_bw="10" op_23_bw="10" op_24_bw="10">
<![CDATA[
for.inc214:6 %tmp = bitconcatenate i240 @_ssdm_op_BitConcatenate.i240.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10, i10 %pix_val_V_53, i10 %pix_val_V_52, i10 %pix_val_V_51, i10 %pix_val_V_50, i10 %pix_val_V_57, i10 %pix_val_V_56, i10 %pix_val_V_55, i10 %pix_val_V_54, i10 %pix_val_V_61, i10 %pix_val_V_60, i10 %pix_val_V_59, i10 %pix_val_V_58, i10 %pix_val_V_65, i10 %pix_val_V_64, i10 %pix_val_V_63, i10 %pix_val_V_62, i10 %pix_val_V_69, i10 %pix_val_V_68, i10 %pix_val_V_67, i10 %pix_val_V_66, i10 %pix_val_V_73, i10 %pix_val_V_72, i10 %pix_val_V_71, i10 %pix_val_V_70

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="240" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc214:7 %p_Result_s = partset i256 @_ssdm_op_PartSet.i256.i256.i240.i32.i32, i256 %raw_pix_V_5_out_load, i240 %tmp, i32 0, i32 239

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="30" op_0_bw="30" op_1_bw="10" op_2_bw="10" op_3_bw="10">
<![CDATA[
for.inc214:8 %tmp_s = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %pix_val_V_72, i10 %pix_val_V_71, i10 %pix_val_V_70

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="30" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc214:9 %p_Result_1 = partset i256 @_ssdm_op_PartSet.i256.i256.i30.i32.i32, i256 %out_pix_V_11_out_load, i30 %tmp_s, i32 0, i32 29

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="30" op_0_bw="30" op_1_bw="10" op_2_bw="10" op_3_bw="10">
<![CDATA[
for.inc214:10 %tmp_2 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %pix_val_V_67, i10 %pix_val_V_66, i10 %pix_val_V_73

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="30" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc214:11 %p_Result_2 = partset i256 @_ssdm_op_PartSet.i256.i256.i30.i32.i32, i256 %p_Result_1, i30 %tmp_2, i32 32, i32 61

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="30" op_0_bw="30" op_1_bw="10" op_2_bw="10" op_3_bw="10">
<![CDATA[
for.inc214:12 %tmp_3 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %pix_val_V_62, i10 %pix_val_V_69, i10 %pix_val_V_68

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="30" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc214:13 %p_Result_3 = partset i256 @_ssdm_op_PartSet.i256.i256.i30.i32.i32, i256 %p_Result_2, i30 %tmp_3, i32 64, i32 93

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="30" op_0_bw="30" op_1_bw="10" op_2_bw="10" op_3_bw="10">
<![CDATA[
for.inc214:14 %tmp_4 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %pix_val_V_65, i10 %pix_val_V_64, i10 %pix_val_V_63

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="30" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc214:15 %p_Result_4 = partset i256 @_ssdm_op_PartSet.i256.i256.i30.i32.i32, i256 %p_Result_3, i30 %tmp_4, i32 96, i32 125

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="30" op_0_bw="30" op_1_bw="10" op_2_bw="10" op_3_bw="10">
<![CDATA[
for.inc214:16 %tmp_5 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %pix_val_V_60, i10 %pix_val_V_59, i10 %pix_val_V_58

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="30" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc214:17 %p_Result_5 = partset i256 @_ssdm_op_PartSet.i256.i256.i30.i32.i32, i256 %p_Result_4, i30 %tmp_5, i32 128, i32 157

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="30" op_0_bw="30" op_1_bw="10" op_2_bw="10" op_3_bw="10">
<![CDATA[
for.inc214:18 %tmp_6 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %pix_val_V_55, i10 %pix_val_V_54, i10 %pix_val_V_61

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="30" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc214:19 %p_Result_6 = partset i256 @_ssdm_op_PartSet.i256.i256.i30.i32.i32, i256 %p_Result_5, i30 %tmp_6, i32 160, i32 189

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="30" op_0_bw="30" op_1_bw="10" op_2_bw="10" op_3_bw="10">
<![CDATA[
for.inc214:20 %tmp_7 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %pix_val_V_50, i10 %pix_val_V_57, i10 %pix_val_V_56

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="30" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc214:21 %p_Result_7 = partset i256 @_ssdm_op_PartSet.i256.i256.i30.i32.i32, i256 %p_Result_6, i30 %tmp_7, i32 192, i32 221

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="30" op_0_bw="30" op_1_bw="10" op_2_bw="10" op_3_bw="10">
<![CDATA[
for.inc214:22 %tmp_8 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %pix_val_V_53, i10 %pix_val_V_52, i10 %pix_val_V_51

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="30" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc214:23 %p_Result_8 = partset i256 @_ssdm_op_PartSet.i256.i256.i30.i32.i32, i256 %p_Result_7, i30 %tmp_8, i32 224, i32 253

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
for.inc214:24 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %bytePlanes1, i256 %p_Result_8

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc214:25 %store_ln966 = store i10 %pix_val_V_53, i10 %pix_val_V_3

]]></Node>
<StgValue><ssdm name="store_ln966"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc214:26 %store_ln966 = store i10 %pix_val_V_52, i10 %pix_val_V_2

]]></Node>
<StgValue><ssdm name="store_ln966"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc214:27 %store_ln966 = store i10 %pix_val_V_51, i10 %pix_val_V_1

]]></Node>
<StgValue><ssdm name="store_ln966"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc214:28 %store_ln966 = store i10 %pix_val_V_50, i10 %pix_val_V

]]></Node>
<StgValue><ssdm name="store_ln966"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
for.inc214:30 %store_ln966 = store i256 %p_Result_8, i256 %out_pix_V_11_out

]]></Node>
<StgValue><ssdm name="store_ln966"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
for.inc214:31 %store_ln966 = store i256 %p_Result_s, i256 %raw_pix_V_5_out

]]></Node>
<StgValue><ssdm name="store_ln966"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
for.inc214:32 %br_ln966 = br void %for.body165

]]></Node>
<StgValue><ssdm name="br_ln966"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
