multiline_comment|/*&n; *&n; *    Copyright (c) 1999 Grant Erickson &lt;grant@lcse.umn.edu&gt;&n; *&n; *    Module name: ppc4xx_pic.c&n; *&n; *    Description:&n; *      Interrupt controller driver for PowerPC 4xx-based processors.&n; */
multiline_comment|/*&n; * The PowerPC 403 cores&squot; Asynchronous Interrupt Controller (AIC) has&n; * 32 possible interrupts, a majority of which are not implemented on&n; * all cores. There are six configurable, external interrupt pins and&n; * there are eight internal interrupts for the on-chip serial port&n; * (SPU), DMA controller, and JTAG controller.&n; *&n; * The PowerPC 405/440 cores&squot; Universal Interrupt Controller (UIC) has&n; * 32 possible interrupts as well.  Depending on the core and SoC&n; * implementation, a portion of the interrrupts are used for on-chip&n; * peripherals and a portion of the interrupts are available to be&n; * configured for external devices generating interrupts.&n; *&n; * The PowerNP and 440GP (and most likely future implementations) have&n; * cascaded UICs.&n; *&n; */
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/sched.h&gt;
macro_line|#include &lt;linux/signal.h&gt;
macro_line|#include &lt;linux/stddef.h&gt;
macro_line|#include &lt;asm/processor.h&gt;
macro_line|#include &lt;asm/system.h&gt;
macro_line|#include &lt;asm/irq.h&gt;
macro_line|#include &lt;asm/ppc4xx_pic.h&gt;
multiline_comment|/* Global Variables */
DECL|variable|ppc4xx_pic
r_struct
id|hw_interrupt_type
op_star
id|ppc4xx_pic
suffix:semicolon
multiline_comment|/* Six of one, half dozen of the other....#ifdefs, separate files,&n; * other tricks.....&n; *&n; * There are basically two types of interrupt controllers, the 403 AIC&n; * and the &quot;others&quot; with UIC.  I just kept them both here separated&n; * with #ifdefs, but it seems to change depending upon how supporting&n; * files (like ppc4xx.h) change.&t;&t;-- Dan.&n; */
macro_line|#ifdef CONFIG_403
multiline_comment|/* Function Prototypes */
r_static
r_void
id|ppc403_aic_enable
c_func
(paren
r_int
r_int
id|irq
)paren
suffix:semicolon
r_static
r_void
id|ppc403_aic_disable
c_func
(paren
r_int
r_int
id|irq
)paren
suffix:semicolon
r_static
r_void
id|ppc403_aic_disable_and_ack
c_func
(paren
r_int
r_int
id|irq
)paren
suffix:semicolon
DECL|variable|ppc403_aic
r_static
r_struct
id|hw_interrupt_type
id|ppc403_aic
op_assign
(brace
l_string|&quot;403GC AIC&quot;
comma
l_int|NULL
comma
l_int|NULL
comma
id|ppc403_aic_enable
comma
id|ppc403_aic_disable
comma
id|ppc403_aic_disable_and_ack
comma
l_int|0
)brace
suffix:semicolon
r_int
DECL|function|ppc403_pic_get_irq
id|ppc403_pic_get_irq
c_func
(paren
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_int
id|irq
suffix:semicolon
r_int
r_int
id|bits
suffix:semicolon
multiline_comment|/*&n;&t; * Only report the status of those interrupts that are actually&n;&t; * enabled.&n;&t; */
id|bits
op_assign
id|mfdcr
c_func
(paren
id|DCRN_EXISR
)paren
op_amp
id|mfdcr
c_func
(paren
id|DCRN_EXIER
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * Walk through the interrupts from highest priority to lowest, and&n;&t; * report the first pending interrupt found.&n;&t; * We want PPC, not C bit numbering, so just subtract the ffs()&n;&t; * result from 32.&n;&t; */
id|irq
op_assign
l_int|32
op_minus
id|ffs
c_func
(paren
id|bits
)paren
suffix:semicolon
r_if
c_cond
(paren
id|irq
op_eq
id|NR_AIC_IRQS
)paren
id|irq
op_assign
op_minus
l_int|1
suffix:semicolon
r_return
(paren
id|irq
)paren
suffix:semicolon
)brace
r_static
r_void
DECL|function|ppc403_aic_enable
id|ppc403_aic_enable
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_int
id|bit
comma
id|word
suffix:semicolon
id|bit
op_assign
id|irq
op_amp
l_int|0x1f
suffix:semicolon
id|word
op_assign
id|irq
op_rshift
l_int|5
suffix:semicolon
id|ppc_cached_irq_mask
(braket
id|word
)braket
op_or_assign
(paren
l_int|1
op_lshift
(paren
l_int|31
op_minus
id|bit
)paren
)paren
suffix:semicolon
id|mtdcr
c_func
(paren
id|DCRN_EXIER
comma
id|ppc_cached_irq_mask
(braket
id|word
)braket
)paren
suffix:semicolon
)brace
r_static
r_void
DECL|function|ppc403_aic_disable
id|ppc403_aic_disable
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_int
id|bit
comma
id|word
suffix:semicolon
id|bit
op_assign
id|irq
op_amp
l_int|0x1f
suffix:semicolon
id|word
op_assign
id|irq
op_rshift
l_int|5
suffix:semicolon
id|ppc_cached_irq_mask
(braket
id|word
)braket
op_and_assign
op_complement
(paren
l_int|1
op_lshift
(paren
l_int|31
op_minus
id|bit
)paren
)paren
suffix:semicolon
id|mtdcr
c_func
(paren
id|DCRN_EXIER
comma
id|ppc_cached_irq_mask
(braket
id|word
)braket
)paren
suffix:semicolon
)brace
r_static
r_void
DECL|function|ppc403_aic_disable_and_ack
id|ppc403_aic_disable_and_ack
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_int
id|bit
comma
id|word
suffix:semicolon
id|bit
op_assign
id|irq
op_amp
l_int|0x1f
suffix:semicolon
id|word
op_assign
id|irq
op_rshift
l_int|5
suffix:semicolon
id|ppc_cached_irq_mask
(braket
id|word
)braket
op_and_assign
op_complement
(paren
l_int|1
op_lshift
(paren
l_int|31
op_minus
id|bit
)paren
)paren
suffix:semicolon
id|mtdcr
c_func
(paren
id|DCRN_EXIER
comma
id|ppc_cached_irq_mask
(braket
id|word
)braket
)paren
suffix:semicolon
id|mtdcr
c_func
(paren
id|DCRN_EXISR
comma
(paren
l_int|1
op_lshift
(paren
l_int|31
op_minus
id|bit
)paren
)paren
)paren
suffix:semicolon
)brace
macro_line|#else
macro_line|#ifndef UIC1
DECL|macro|UIC1
mdefine_line|#define UIC1 UIC0
macro_line|#endif
r_static
r_void
DECL|function|ppc405_uic_enable
id|ppc405_uic_enable
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_int
id|bit
comma
id|word
suffix:semicolon
id|bit
op_assign
id|irq
op_amp
l_int|0x1f
suffix:semicolon
id|word
op_assign
id|irq
op_rshift
l_int|5
suffix:semicolon
macro_line|#ifdef UIC_DEBUG&t;
id|printk
c_func
(paren
l_string|&quot;ppc405_uic_enable - irq %d word %d bit 0x%x&bslash;n&quot;
comma
id|irq
comma
id|word
comma
id|bit
)paren
suffix:semicolon
macro_line|#endif
id|ppc_cached_irq_mask
(braket
id|word
)braket
op_or_assign
l_int|1
op_lshift
(paren
l_int|31
op_minus
id|bit
)paren
suffix:semicolon
r_switch
c_cond
(paren
id|word
)paren
(brace
r_case
l_int|0
suffix:colon
id|mtdcr
c_func
(paren
id|DCRN_UIC_ER
c_func
(paren
id|UIC0
)paren
comma
id|ppc_cached_irq_mask
(braket
id|word
)braket
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|1
suffix:colon
id|mtdcr
c_func
(paren
id|DCRN_UIC_ER
c_func
(paren
id|UIC1
)paren
comma
id|ppc_cached_irq_mask
(braket
id|word
)braket
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
r_static
r_void
DECL|function|ppc405_uic_disable
id|ppc405_uic_disable
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_int
id|bit
comma
id|word
suffix:semicolon
id|bit
op_assign
id|irq
op_amp
l_int|0x1f
suffix:semicolon
id|word
op_assign
id|irq
op_rshift
l_int|5
suffix:semicolon
macro_line|#ifdef UIC_DEBUG&t;
id|printk
c_func
(paren
l_string|&quot;ppc405_uic_disable - irq %d word %d bit 0x%x&bslash;n&quot;
comma
id|irq
comma
id|word
comma
id|bit
)paren
suffix:semicolon
macro_line|#endif
id|ppc_cached_irq_mask
(braket
id|word
)braket
op_and_assign
op_complement
(paren
l_int|1
op_lshift
(paren
l_int|31
op_minus
id|bit
)paren
)paren
suffix:semicolon
r_switch
c_cond
(paren
id|word
)paren
(brace
r_case
l_int|0
suffix:colon
id|mtdcr
c_func
(paren
id|DCRN_UIC_ER
c_func
(paren
id|UIC0
)paren
comma
id|ppc_cached_irq_mask
(braket
id|word
)braket
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|1
suffix:colon
id|mtdcr
c_func
(paren
id|DCRN_UIC_ER
c_func
(paren
id|UIC1
)paren
comma
id|ppc_cached_irq_mask
(braket
id|word
)braket
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
r_static
r_void
DECL|function|ppc405_uic_disable_and_ack
id|ppc405_uic_disable_and_ack
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_int
id|bit
comma
id|word
suffix:semicolon
id|bit
op_assign
id|irq
op_amp
l_int|0x1f
suffix:semicolon
id|word
op_assign
id|irq
op_rshift
l_int|5
suffix:semicolon
macro_line|#ifdef UIC_DEBUG&t;
id|printk
c_func
(paren
l_string|&quot;ppc405_uic_disable_and_ack - irq %d word %d bit 0x%x&bslash;n&quot;
comma
id|irq
comma
id|word
comma
id|bit
)paren
suffix:semicolon
macro_line|#endif
id|ppc_cached_irq_mask
(braket
id|word
)braket
op_and_assign
op_complement
(paren
l_int|1
op_lshift
(paren
l_int|31
op_minus
id|bit
)paren
)paren
suffix:semicolon
r_switch
c_cond
(paren
id|word
)paren
(brace
r_case
l_int|0
suffix:colon
id|mtdcr
c_func
(paren
id|DCRN_UIC_ER
c_func
(paren
id|UIC0
)paren
comma
id|ppc_cached_irq_mask
(braket
id|word
)braket
)paren
suffix:semicolon
id|mtdcr
c_func
(paren
id|DCRN_UIC_SR
c_func
(paren
id|UIC0
)paren
comma
(paren
l_int|1
op_lshift
(paren
l_int|31
op_minus
id|bit
)paren
)paren
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|1
suffix:colon
id|mtdcr
c_func
(paren
id|DCRN_UIC_ER
c_func
(paren
id|UIC1
)paren
comma
id|ppc_cached_irq_mask
(braket
id|word
)braket
)paren
suffix:semicolon
id|mtdcr
c_func
(paren
id|DCRN_UIC_SR
c_func
(paren
id|UIC1
)paren
comma
(paren
l_int|1
op_lshift
(paren
l_int|31
op_minus
id|bit
)paren
)paren
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
r_static
r_void
DECL|function|ppc405_uic_end
id|ppc405_uic_end
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_int
id|bit
comma
id|word
suffix:semicolon
r_int
r_int
id|tr_bits
suffix:semicolon
id|bit
op_assign
id|irq
op_amp
l_int|0x1f
suffix:semicolon
id|word
op_assign
id|irq
op_rshift
l_int|5
suffix:semicolon
macro_line|#ifdef UIC_DEBUG&t;
id|printk
c_func
(paren
l_string|&quot;ppc405_uic_end - irq %d word %d bit 0x%x&bslash;n&quot;
comma
id|irq
comma
id|word
comma
id|bit
)paren
suffix:semicolon
macro_line|#endif
r_switch
c_cond
(paren
id|word
)paren
(brace
r_case
l_int|0
suffix:colon
id|tr_bits
op_assign
id|mfdcr
c_func
(paren
id|DCRN_UIC_TR
c_func
(paren
id|UIC0
)paren
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|1
suffix:colon
id|tr_bits
op_assign
id|mfdcr
c_func
(paren
id|DCRN_UIC_TR
c_func
(paren
id|UIC1
)paren
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
r_if
c_cond
(paren
(paren
id|tr_bits
op_amp
(paren
l_int|1
op_lshift
(paren
l_int|31
op_minus
id|bit
)paren
)paren
)paren
op_eq
l_int|0
)paren
(brace
multiline_comment|/* level trigger */
r_switch
c_cond
(paren
id|word
)paren
(brace
r_case
l_int|0
suffix:colon
id|mtdcr
c_func
(paren
id|DCRN_UIC_SR
c_func
(paren
id|UIC0
)paren
comma
l_int|1
op_lshift
(paren
l_int|31
op_minus
id|bit
)paren
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|1
suffix:colon
id|mtdcr
c_func
(paren
id|DCRN_UIC_SR
c_func
(paren
id|UIC1
)paren
comma
l_int|1
op_lshift
(paren
l_int|31
op_minus
id|bit
)paren
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
r_if
c_cond
(paren
op_logical_neg
(paren
id|irq_desc
(braket
id|irq
)braket
dot
id|status
op_amp
(paren
id|IRQ_DISABLED
op_or
id|IRQ_INPROGRESS
)paren
)paren
op_logical_and
id|irq_desc
(braket
id|irq
)braket
dot
id|action
)paren
(brace
id|ppc_cached_irq_mask
(braket
id|word
)braket
op_or_assign
l_int|1
op_lshift
(paren
l_int|31
op_minus
id|bit
)paren
suffix:semicolon
r_switch
c_cond
(paren
id|word
)paren
(brace
r_case
l_int|0
suffix:colon
id|mtdcr
c_func
(paren
id|DCRN_UIC_ER
c_func
(paren
id|UIC0
)paren
comma
id|ppc_cached_irq_mask
(braket
id|word
)braket
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|1
suffix:colon
id|mtdcr
c_func
(paren
id|DCRN_UIC_ER
c_func
(paren
id|UIC1
)paren
comma
id|ppc_cached_irq_mask
(braket
id|word
)braket
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
)brace
DECL|variable|ppc405_uic
r_static
r_struct
id|hw_interrupt_type
id|ppc405_uic
op_assign
(brace
macro_line|#if (NR_UICS == 1)
l_string|&quot;IBM UIC&quot;
comma
macro_line|#else
l_string|&quot;IBM UIC Cascade&quot;
comma
macro_line|#endif
l_int|NULL
comma
l_int|NULL
comma
id|ppc405_uic_enable
comma
id|ppc405_uic_disable
comma
id|ppc405_uic_disable_and_ack
comma
id|ppc405_uic_end
comma
l_int|0
)brace
suffix:semicolon
r_int
DECL|function|ppc405_pic_get_irq
id|ppc405_pic_get_irq
c_func
(paren
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_int
id|irq
comma
id|cas_irq
suffix:semicolon
r_int
r_int
id|bits
suffix:semicolon
id|cas_irq
op_assign
l_int|0
suffix:semicolon
multiline_comment|/*&n;&t; * Only report the status of those interrupts that are actually&n;&t; * enabled.&n;&t; */
id|bits
op_assign
id|mfdcr
c_func
(paren
id|DCRN_UIC_MSR
c_func
(paren
id|UIC0
)paren
)paren
suffix:semicolon
macro_line|#if (NR_UICS &gt; 1) 
r_if
c_cond
(paren
id|bits
op_amp
id|UIC_CASCADE_MASK
)paren
(brace
id|bits
op_assign
id|mfdcr
c_func
(paren
id|DCRN_UIC_MSR
c_func
(paren
id|UIC1
)paren
)paren
suffix:semicolon
id|cas_irq
op_assign
l_int|32
op_minus
id|ffs
c_func
(paren
id|bits
)paren
suffix:semicolon
id|irq
op_assign
l_int|32
op_plus
id|cas_irq
suffix:semicolon
)brace
r_else
(brace
id|irq
op_assign
l_int|32
op_minus
id|ffs
c_func
(paren
id|bits
)paren
suffix:semicolon
r_if
c_cond
(paren
id|irq
op_eq
l_int|32
)paren
id|irq
op_assign
op_minus
l_int|1
suffix:semicolon
)brace
macro_line|#else
multiline_comment|/*&n;&t; * Walk through the interrupts from highest priority to lowest, and&n;&t; * report the first pending interrupt found.&n;&t; * We want PPC, not C bit numbering, so just subtract the ffs()&n;&t; * result from 32.&n;&t; */
id|irq
op_assign
l_int|32
op_minus
id|ffs
c_func
(paren
id|bits
)paren
suffix:semicolon
macro_line|#endif
r_if
c_cond
(paren
id|irq
op_eq
(paren
id|NR_UIC_IRQS
op_star
id|NR_UICS
)paren
)paren
id|irq
op_assign
op_minus
l_int|1
suffix:semicolon
macro_line|#ifdef UIC_DEBUG
id|printk
c_func
(paren
l_string|&quot;ppc405_pic_get_irq - irq %d bit 0x%x&bslash;n&quot;
comma
id|irq
comma
id|bits
)paren
suffix:semicolon
macro_line|#endif
r_return
(paren
id|irq
)paren
suffix:semicolon
)brace
macro_line|#endif
r_void
id|__init
DECL|function|ppc4xx_pic_init
id|ppc4xx_pic_init
c_func
(paren
r_void
)paren
(brace
multiline_comment|/*&n;&t; * Disable all external interrupts until they are&n;&t; * explicity requested.&n;&t; */
id|ppc_cached_irq_mask
(braket
l_int|0
)braket
op_assign
l_int|0
suffix:semicolon
id|ppc_cached_irq_mask
(braket
l_int|1
)braket
op_assign
l_int|0
suffix:semicolon
macro_line|#if defined CONFIG_403
id|mtdcr
c_func
(paren
id|DCRN_EXIER
comma
id|ppc_cached_irq_mask
(braket
l_int|0
)braket
)paren
suffix:semicolon
id|ppc4xx_pic
op_assign
op_amp
id|ppc403_aic
suffix:semicolon
id|ppc_md.get_irq
op_assign
id|ppc403_pic_get_irq
suffix:semicolon
macro_line|#else
macro_line|#if  (NR_UICS &gt; 1) 
id|ppc_cached_irq_mask
(braket
l_int|0
)braket
op_or_assign
l_int|1
op_lshift
(paren
l_int|31
op_minus
id|UIC0_UIC1NC
)paren
suffix:semicolon
multiline_comment|/* enable cascading interrupt */
id|mtdcr
c_func
(paren
id|DCRN_UIC_ER
c_func
(paren
id|UIC0
)paren
comma
id|ppc_cached_irq_mask
(braket
l_int|0
)braket
)paren
suffix:semicolon
id|mtdcr
c_func
(paren
id|DCRN_UIC_ER
c_func
(paren
id|UIC1
)paren
comma
id|ppc_cached_irq_mask
(braket
l_int|1
)braket
)paren
suffix:semicolon
multiline_comment|/* Set all interrupts to non-critical.&n;&t; */
id|mtdcr
c_func
(paren
id|DCRN_UIC_CR
c_func
(paren
id|UIC0
)paren
comma
l_int|0
)paren
suffix:semicolon
id|mtdcr
c_func
(paren
id|DCRN_UIC_CR
c_func
(paren
id|UIC1
)paren
comma
l_int|0
)paren
suffix:semicolon
macro_line|#else&t;
id|mtdcr
c_func
(paren
id|DCRN_UIC_ER
c_func
(paren
id|UIC0
)paren
comma
id|ppc_cached_irq_mask
(braket
l_int|0
)braket
)paren
suffix:semicolon
multiline_comment|/* Set all interrupts to non-critical.&n;&t; */
id|mtdcr
c_func
(paren
id|DCRN_UIC_CR
c_func
(paren
id|UIC0
)paren
comma
l_int|0
)paren
suffix:semicolon
macro_line|#endif
id|ppc4xx_pic
op_assign
op_amp
id|ppc405_uic
suffix:semicolon
id|ppc_md.get_irq
op_assign
id|ppc405_pic_get_irq
suffix:semicolon
macro_line|#endif
)brace
eof
