<stg><name>Crypto1_Pipeline_VITIS_LOOP_386_724</name>


<trans_list>

<trans id="68" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %l = alloca i32 1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i7 0, i7 %l

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc804.2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc804.2:0 %l_4 = load i7 %l

]]></Node>
<StgValue><ssdm name="l_4"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc804.2:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc804.2:2 %icmp_ln386 = icmp_eq  i7 %l_4, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln386"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc804.2:3 %add_ln386 = add i7 %l_4, i7 1

]]></Node>
<StgValue><ssdm name="add_ln386"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc804.2:4 %br_ln386 = br i1 %icmp_ln386, void %for.inc804.2.split, void %VITIS_LOOP_393_8.2.exitStub

]]></Node>
<StgValue><ssdm name="br_ln386"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln386" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="7">
<![CDATA[
for.inc804.2.split:0 %l_12_cast89 = zext i7 %l_4

]]></Node>
<StgValue><ssdm name="l_12_cast89"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln386" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="2" op_0_bw="7">
<![CDATA[
for.inc804.2.split:1 %empty = trunc i7 %l_4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln386" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc804.2.split:4 %lshr_ln386_2 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %l_4, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln386_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln386" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc804.2.split:6 %InputIndex_addr = getelementptr i6 %InputIndex, i64 0, i64 %l_12_cast89

]]></Node>
<StgValue><ssdm name="InputIndex_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln386" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6">
<![CDATA[
for.inc804.2.split:7 %InputIndex_load = load i6 %InputIndex_addr

]]></Node>
<StgValue><ssdm name="InputIndex_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln386" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc804.2.split:24 %switch_ln388 = switch i2 %empty, void %arrayidx803.2.case.3, i2 0, void %arrayidx803.2.case.0, i2 1, void %arrayidx803.2.case.1, i2 2, void %arrayidx803.2.case.2

]]></Node>
<StgValue><ssdm name="switch_ln388"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln386" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx803.2.exit:0 %store_ln386 = store i7 %add_ln386, i7 %l

]]></Node>
<StgValue><ssdm name="store_ln386"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln386" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
arrayidx803.2.exit:1 %br_ln386 = br void %for.inc804.2

]]></Node>
<StgValue><ssdm name="br_ln386"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6">
<![CDATA[
for.inc804.2.split:7 %InputIndex_load = load i6 %InputIndex_addr

]]></Node>
<StgValue><ssdm name="InputIndex_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="6">
<![CDATA[
for.inc804.2.split:8 %trunc_ln388 = trunc i6 %InputIndex_load

]]></Node>
<StgValue><ssdm name="trunc_ln388"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc804.2.split:9 %lshr_ln388_2 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %InputIndex_load, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln388_2"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="4">
<![CDATA[
for.inc804.2.split:10 %zext_ln388 = zext i4 %lshr_ln388_2

]]></Node>
<StgValue><ssdm name="zext_ln388"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc804.2.split:11 %ReadData_addr = getelementptr i32 %ReadData, i64 0, i64 %zext_ln388

]]></Node>
<StgValue><ssdm name="ReadData_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc804.2.split:12 %ReadData_1_addr = getelementptr i32 %ReadData_1, i64 0, i64 %zext_ln388

]]></Node>
<StgValue><ssdm name="ReadData_1_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc804.2.split:13 %ReadData_2_addr = getelementptr i32 %ReadData_2, i64 0, i64 %zext_ln388

]]></Node>
<StgValue><ssdm name="ReadData_2_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc804.2.split:14 %ReadData_3_addr = getelementptr i32 %ReadData_3, i64 0, i64 %zext_ln388

]]></Node>
<StgValue><ssdm name="ReadData_3_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="4">
<![CDATA[
for.inc804.2.split:19 %ReadData_load = load i4 %ReadData_addr

]]></Node>
<StgValue><ssdm name="ReadData_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="4">
<![CDATA[
for.inc804.2.split:20 %ReadData_1_load = load i4 %ReadData_1_addr

]]></Node>
<StgValue><ssdm name="ReadData_1_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="4">
<![CDATA[
for.inc804.2.split:21 %ReadData_2_load = load i4 %ReadData_2_addr

]]></Node>
<StgValue><ssdm name="ReadData_2_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="4">
<![CDATA[
for.inc804.2.split:22 %ReadData_3_load = load i4 %ReadData_3_addr

]]></Node>
<StgValue><ssdm name="ReadData_3_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="35" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="4">
<![CDATA[
for.inc804.2.split:19 %ReadData_load = load i4 %ReadData_addr

]]></Node>
<StgValue><ssdm name="ReadData_load"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="4">
<![CDATA[
for.inc804.2.split:20 %ReadData_1_load = load i4 %ReadData_1_addr

]]></Node>
<StgValue><ssdm name="ReadData_1_load"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="4">
<![CDATA[
for.inc804.2.split:21 %ReadData_2_load = load i4 %ReadData_2_addr

]]></Node>
<StgValue><ssdm name="ReadData_2_load"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="4">
<![CDATA[
for.inc804.2.split:22 %ReadData_3_load = load i4 %ReadData_3_addr

]]></Node>
<StgValue><ssdm name="ReadData_3_load"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc804.2.split:23 %tmp_16 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %ReadData_load, i32 %ReadData_1_load, i32 %ReadData_2_load, i32 %ReadData_3_load, i2 %trunc_ln388

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0">
<![CDATA[
VITIS_LOOP_393_8.2.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc804.2.split:2 %speclooptripcount_ln386 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln386"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc804.2.split:3 %specloopname_ln386 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30

]]></Node>
<StgValue><ssdm name="specloopname_ln386"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="4">
<![CDATA[
for.inc804.2.split:5 %zext_ln386 = zext i4 %lshr_ln386_2

]]></Node>
<StgValue><ssdm name="zext_ln386"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc804.2.split:15 %PermuteData_addr = getelementptr i32 %PermuteData, i64 0, i64 %zext_ln386

]]></Node>
<StgValue><ssdm name="PermuteData_addr"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc804.2.split:16 %PermuteData_1_addr = getelementptr i32 %PermuteData_1, i64 0, i64 %zext_ln386

]]></Node>
<StgValue><ssdm name="PermuteData_1_addr"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc804.2.split:17 %PermuteData_2_addr = getelementptr i32 %PermuteData_2, i64 0, i64 %zext_ln386

]]></Node>
<StgValue><ssdm name="PermuteData_2_addr"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc804.2.split:18 %PermuteData_3_addr = getelementptr i32 %PermuteData_3, i64 0, i64 %zext_ln386

]]></Node>
<StgValue><ssdm name="PermuteData_3_addr"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx803.2.case.2:0 %store_ln388 = store i32 %tmp_16, i4 %PermuteData_2_addr

]]></Node>
<StgValue><ssdm name="store_ln388"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
arrayidx803.2.case.2:1 %br_ln388 = br void %arrayidx803.2.exit

]]></Node>
<StgValue><ssdm name="br_ln388"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx803.2.case.1:0 %store_ln388 = store i32 %tmp_16, i4 %PermuteData_1_addr

]]></Node>
<StgValue><ssdm name="store_ln388"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
arrayidx803.2.case.1:1 %br_ln388 = br void %arrayidx803.2.exit

]]></Node>
<StgValue><ssdm name="br_ln388"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx803.2.case.0:0 %store_ln388 = store i32 %tmp_16, i4 %PermuteData_addr

]]></Node>
<StgValue><ssdm name="store_ln388"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
arrayidx803.2.case.0:1 %br_ln388 = br void %arrayidx803.2.exit

]]></Node>
<StgValue><ssdm name="br_ln388"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx803.2.case.3:0 %store_ln388 = store i32 %tmp_16, i4 %PermuteData_3_addr

]]></Node>
<StgValue><ssdm name="store_ln388"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
arrayidx803.2.case.3:1 %br_ln388 = br void %arrayidx803.2.exit

]]></Node>
<StgValue><ssdm name="br_ln388"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="69" name="InputIndex" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="InputIndex"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="70" name="ReadData" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="ReadData"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="71" name="ReadData_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="ReadData_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="72" name="ReadData_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="ReadData_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="73" name="ReadData_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="ReadData_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="74" name="PermuteData" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="PermuteData"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="75" name="PermuteData_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="PermuteData_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="76" name="PermuteData_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="PermuteData_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="77" name="PermuteData_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="PermuteData_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="79" from="StgValue_78" to="l" fromId="78" toId="7">
</dataflow>
<dataflow id="81" from="StgValue_80" to="store_ln0" fromId="80" toId="8">
</dataflow>
<dataflow id="82" from="l" to="store_ln0" fromId="7" toId="8">
</dataflow>
<dataflow id="83" from="l" to="l_4" fromId="7" toId="10">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="84" toId="11">
</dataflow>
<dataflow id="87" from="StgValue_86" to="specpipeline_ln0" fromId="86" toId="11">
</dataflow>
<dataflow id="89" from="StgValue_88" to="specpipeline_ln0" fromId="88" toId="11">
</dataflow>
<dataflow id="90" from="StgValue_78" to="specpipeline_ln0" fromId="78" toId="11">
</dataflow>
<dataflow id="91" from="StgValue_88" to="specpipeline_ln0" fromId="88" toId="11">
</dataflow>
<dataflow id="93" from="p_str" to="specpipeline_ln0" fromId="92" toId="11">
</dataflow>
<dataflow id="94" from="l_4" to="icmp_ln386" fromId="10" toId="12">
</dataflow>
<dataflow id="96" from="StgValue_95" to="icmp_ln386" fromId="95" toId="12">
</dataflow>
<dataflow id="97" from="l_4" to="add_ln386" fromId="10" toId="13">
</dataflow>
<dataflow id="99" from="StgValue_98" to="add_ln386" fromId="98" toId="13">
</dataflow>
<dataflow id="100" from="icmp_ln386" to="br_ln386" fromId="12" toId="14">
</dataflow>
<dataflow id="101" from="l_4" to="l_12_cast89" fromId="10" toId="15">
</dataflow>
<dataflow id="102" from="l_4" to="empty" fromId="10" toId="16">
</dataflow>
<dataflow id="104" from="_ssdm_op_PartSelect.i4.i7.i32.i32" to="lshr_ln386_2" fromId="103" toId="17">
</dataflow>
<dataflow id="105" from="l_4" to="lshr_ln386_2" fromId="10" toId="17">
</dataflow>
<dataflow id="107" from="StgValue_106" to="lshr_ln386_2" fromId="106" toId="17">
</dataflow>
<dataflow id="109" from="StgValue_108" to="lshr_ln386_2" fromId="108" toId="17">
</dataflow>
<dataflow id="110" from="InputIndex" to="InputIndex_addr" fromId="69" toId="18">
</dataflow>
<dataflow id="112" from="StgValue_111" to="InputIndex_addr" fromId="111" toId="18">
</dataflow>
<dataflow id="113" from="l_12_cast89" to="InputIndex_addr" fromId="15" toId="18">
</dataflow>
<dataflow id="114" from="InputIndex_addr" to="InputIndex_load" fromId="18" toId="19">
</dataflow>
<dataflow id="115" from="empty" to="switch_ln388" fromId="16" toId="20">
</dataflow>
<dataflow id="117" from="StgValue_116" to="switch_ln388" fromId="116" toId="20">
</dataflow>
<dataflow id="119" from="StgValue_118" to="switch_ln388" fromId="118" toId="20">
</dataflow>
<dataflow id="121" from="StgValue_120" to="switch_ln388" fromId="120" toId="20">
</dataflow>
<dataflow id="122" from="add_ln386" to="store_ln386" fromId="13" toId="21">
</dataflow>
<dataflow id="123" from="l" to="store_ln386" fromId="7" toId="21">
</dataflow>
<dataflow id="124" from="InputIndex_addr" to="InputIndex_load" fromId="18" toId="23">
</dataflow>
<dataflow id="125" from="InputIndex_load" to="trunc_ln388" fromId="23" toId="24">
</dataflow>
<dataflow id="127" from="_ssdm_op_PartSelect.i4.i6.i32.i32" to="lshr_ln388_2" fromId="126" toId="25">
</dataflow>
<dataflow id="128" from="InputIndex_load" to="lshr_ln388_2" fromId="23" toId="25">
</dataflow>
<dataflow id="129" from="StgValue_106" to="lshr_ln388_2" fromId="106" toId="25">
</dataflow>
<dataflow id="130" from="StgValue_108" to="lshr_ln388_2" fromId="108" toId="25">
</dataflow>
<dataflow id="131" from="lshr_ln388_2" to="zext_ln388" fromId="25" toId="26">
</dataflow>
<dataflow id="132" from="ReadData" to="ReadData_addr" fromId="70" toId="27">
</dataflow>
<dataflow id="133" from="StgValue_111" to="ReadData_addr" fromId="111" toId="27">
</dataflow>
<dataflow id="134" from="zext_ln388" to="ReadData_addr" fromId="26" toId="27">
</dataflow>
<dataflow id="135" from="ReadData_1" to="ReadData_1_addr" fromId="71" toId="28">
</dataflow>
<dataflow id="136" from="StgValue_111" to="ReadData_1_addr" fromId="111" toId="28">
</dataflow>
<dataflow id="137" from="zext_ln388" to="ReadData_1_addr" fromId="26" toId="28">
</dataflow>
<dataflow id="138" from="ReadData_2" to="ReadData_2_addr" fromId="72" toId="29">
</dataflow>
<dataflow id="139" from="StgValue_111" to="ReadData_2_addr" fromId="111" toId="29">
</dataflow>
<dataflow id="140" from="zext_ln388" to="ReadData_2_addr" fromId="26" toId="29">
</dataflow>
<dataflow id="141" from="ReadData_3" to="ReadData_3_addr" fromId="73" toId="30">
</dataflow>
<dataflow id="142" from="StgValue_111" to="ReadData_3_addr" fromId="111" toId="30">
</dataflow>
<dataflow id="143" from="zext_ln388" to="ReadData_3_addr" fromId="26" toId="30">
</dataflow>
<dataflow id="144" from="ReadData_addr" to="ReadData_load" fromId="27" toId="31">
</dataflow>
<dataflow id="145" from="ReadData_1_addr" to="ReadData_1_load" fromId="28" toId="32">
</dataflow>
<dataflow id="146" from="ReadData_2_addr" to="ReadData_2_load" fromId="29" toId="33">
</dataflow>
<dataflow id="147" from="ReadData_3_addr" to="ReadData_3_load" fromId="30" toId="34">
</dataflow>
<dataflow id="148" from="ReadData_addr" to="ReadData_load" fromId="27" toId="35">
</dataflow>
<dataflow id="149" from="ReadData_1_addr" to="ReadData_1_load" fromId="28" toId="36">
</dataflow>
<dataflow id="150" from="ReadData_2_addr" to="ReadData_2_load" fromId="29" toId="37">
</dataflow>
<dataflow id="151" from="ReadData_3_addr" to="ReadData_3_load" fromId="30" toId="38">
</dataflow>
<dataflow id="153" from="_ssdm_op_Mux.ap_auto.4i32.i2" to="tmp_16" fromId="152" toId="39">
</dataflow>
<dataflow id="154" from="ReadData_load" to="tmp_16" fromId="35" toId="39">
</dataflow>
<dataflow id="155" from="ReadData_1_load" to="tmp_16" fromId="36" toId="39">
</dataflow>
<dataflow id="156" from="ReadData_2_load" to="tmp_16" fromId="37" toId="39">
</dataflow>
<dataflow id="157" from="ReadData_3_load" to="tmp_16" fromId="38" toId="39">
</dataflow>
<dataflow id="158" from="trunc_ln388" to="tmp_16" fromId="24" toId="39">
</dataflow>
<dataflow id="160" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln386" fromId="159" toId="40">
</dataflow>
<dataflow id="162" from="StgValue_161" to="speclooptripcount_ln386" fromId="161" toId="40">
</dataflow>
<dataflow id="163" from="StgValue_161" to="speclooptripcount_ln386" fromId="161" toId="40">
</dataflow>
<dataflow id="164" from="StgValue_161" to="speclooptripcount_ln386" fromId="161" toId="40">
</dataflow>
<dataflow id="166" from="_ssdm_op_SpecLoopName" to="specloopname_ln386" fromId="165" toId="41">
</dataflow>
<dataflow id="168" from="empty_30" to="specloopname_ln386" fromId="167" toId="41">
</dataflow>
<dataflow id="169" from="lshr_ln386_2" to="zext_ln386" fromId="17" toId="42">
</dataflow>
<dataflow id="170" from="PermuteData" to="PermuteData_addr" fromId="74" toId="43">
</dataflow>
<dataflow id="171" from="StgValue_111" to="PermuteData_addr" fromId="111" toId="43">
</dataflow>
<dataflow id="172" from="zext_ln386" to="PermuteData_addr" fromId="42" toId="43">
</dataflow>
<dataflow id="173" from="PermuteData_1" to="PermuteData_1_addr" fromId="75" toId="44">
</dataflow>
<dataflow id="174" from="StgValue_111" to="PermuteData_1_addr" fromId="111" toId="44">
</dataflow>
<dataflow id="175" from="zext_ln386" to="PermuteData_1_addr" fromId="42" toId="44">
</dataflow>
<dataflow id="176" from="PermuteData_2" to="PermuteData_2_addr" fromId="76" toId="45">
</dataflow>
<dataflow id="177" from="StgValue_111" to="PermuteData_2_addr" fromId="111" toId="45">
</dataflow>
<dataflow id="178" from="zext_ln386" to="PermuteData_2_addr" fromId="42" toId="45">
</dataflow>
<dataflow id="179" from="PermuteData_3" to="PermuteData_3_addr" fromId="77" toId="46">
</dataflow>
<dataflow id="180" from="StgValue_111" to="PermuteData_3_addr" fromId="111" toId="46">
</dataflow>
<dataflow id="181" from="zext_ln386" to="PermuteData_3_addr" fromId="42" toId="46">
</dataflow>
<dataflow id="182" from="tmp_16" to="store_ln388" fromId="39" toId="47">
</dataflow>
<dataflow id="183" from="PermuteData_2_addr" to="store_ln388" fromId="45" toId="47">
</dataflow>
<dataflow id="184" from="tmp_16" to="store_ln388" fromId="39" toId="49">
</dataflow>
<dataflow id="185" from="PermuteData_1_addr" to="store_ln388" fromId="44" toId="49">
</dataflow>
<dataflow id="186" from="tmp_16" to="store_ln388" fromId="39" toId="51">
</dataflow>
<dataflow id="187" from="PermuteData_addr" to="store_ln388" fromId="43" toId="51">
</dataflow>
<dataflow id="188" from="tmp_16" to="store_ln388" fromId="39" toId="53">
</dataflow>
<dataflow id="189" from="PermuteData_3_addr" to="store_ln388" fromId="46" toId="53">
</dataflow>
<dataflow id="190" from="icmp_ln386" to="StgValue_2" fromId="12" toId="2">
</dataflow>
<dataflow id="191" from="empty" to="StgValue_5" fromId="16" toId="5">
</dataflow>
<dataflow id="192" from="icmp_ln386" to="StgValue_4" fromId="12" toId="4">
</dataflow>
</dataflows>


</stg>
