# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../test2.srcs/sources_1/bd/design_1/ipshared/c923" --include "../../../../../test2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" \
"i2c_master_time_synth.v" \

# Do not sort compile order
nosort
