
../compcert-repos/stcorp-coda-3a25f25/CMakeFiles/coda_static.dir/libcoda/zlib/adler32.c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <coda_adler32>:
   0:	cmp	r2, #1
   4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8:	lsr	lr, r0, #16
   c:	uxth	r8, r0
  10:	beq	2f4 <coda_adler32+0x2f4>
  14:	cmp	r1, #0
  18:	beq	328 <coda_adler32+0x328>
  1c:	cmp	r2, #15
  20:	bhi	74 <coda_adler32+0x74>
  24:	cmp	r2, #0
  28:	beq	44 <coda_adler32+0x44>
  2c:	add	r2, r1, r2
  30:	ldrb	r3, [r1], #1
  34:	add	r8, r8, r3
  38:	cmp	r1, r2
  3c:	add	lr, lr, r8
  40:	bne	30 <coda_adler32+0x30>
  44:	ldr	r3, [pc, #748]	; 338 <coda_adler32+0x338>
  48:	cmp	r8, r3
  4c:	ldr	r3, [pc, #744]	; 33c <coda_adler32+0x33c>
  50:	subhi	r8, r8, #65280	; 0xff00
  54:	subhi	r8, r8, #241	; 0xf1
  58:	umull	r2, r3, r3, lr
  5c:	lsr	r3, r3, #15
  60:	rsb	r2, r3, r3, lsl #12
  64:	add	r3, r3, r2, lsl #4
  68:	sub	lr, lr, r3
  6c:	orr	r0, r8, lr, lsl #16
  70:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
  74:	ldr	r7, [pc, #708]	; 340 <coda_adler32+0x340>
  78:	cmp	r2, r7
  7c:	ldrhi	r6, [pc, #696]	; 33c <coda_adler32+0x33c>
  80:	bls	1a8 <coda_adler32+0x1a8>
  84:	sub	r5, r2, #5504	; 0x1580
  88:	sub	r2, r5, #48	; 0x30
  8c:	add	ip, r1, #16
  90:	add	r4, r1, #5568	; 0x15c0
  94:	ldrb	r3, [ip, #-16]
  98:	ldrb	sl, [ip, #-15]
  9c:	ldrb	r0, [ip, #-14]
  a0:	ldrb	fp, [ip, #-13]
  a4:	add	r3, r3, r8
  a8:	add	r8, sl, r3
  ac:	ldrb	sl, [ip, #-12]
  b0:	add	r3, r3, r8
  b4:	add	r8, r0, r8
  b8:	ldrb	r0, [ip, #-11]
  bc:	ldrb	r9, [ip, #-10]
  c0:	add	r3, r3, r8
  c4:	add	r8, fp, r8
  c8:	add	sl, sl, r8
  cc:	add	r3, r3, r8
  d0:	ldrb	r8, [ip, #-9]
  d4:	add	r3, r3, sl
  d8:	add	sl, r0, sl
  dc:	ldrb	r0, [ip, #-8]
  e0:	add	r3, r3, sl
  e4:	add	sl, r9, sl
  e8:	ldrb	r9, [ip, #-7]
  ec:	add	r3, r3, sl
  f0:	add	sl, r8, sl
  f4:	ldrb	r8, [ip, #-6]
  f8:	add	r3, r3, sl
  fc:	add	sl, r0, sl
 100:	ldrb	r0, [ip, #-5]
 104:	add	r9, r9, sl
 108:	add	r3, r3, sl
 10c:	ldrb	sl, [ip, #-4]
 110:	add	r8, r8, r9
 114:	ldrb	fp, [ip, #-3]
 118:	add	r3, r3, r9
 11c:	add	r0, r0, r8
 120:	ldrb	r9, [ip, #-2]
 124:	add	r3, r3, r8
 128:	add	sl, sl, r0
 12c:	ldrb	r8, [ip, #-1]
 130:	add	r3, r3, r0
 134:	add	fp, fp, sl
 138:	add	r3, r3, sl
 13c:	add	r9, r9, fp
 140:	add	r3, r3, fp
 144:	add	r3, r3, r9
 148:	add	r8, r8, r9
 14c:	add	ip, ip, #16
 150:	add	r3, r3, r8
 154:	cmp	r4, ip
 158:	add	lr, lr, r3
 15c:	bne	94 <coda_adler32+0x94>
 160:	umull	r3, r0, r6, r8
 164:	umull	ip, r3, r6, lr
 168:	lsr	r0, r0, #15
 16c:	lsr	r3, r3, #15
 170:	rsb	r4, r0, r0, lsl #12
 174:	rsb	ip, r3, r3, lsl #12
 178:	add	r1, r1, #5504	; 0x1580
 17c:	add	r0, r0, r4, lsl #4
 180:	add	r3, r3, ip, lsl #4
 184:	cmp	r2, r7
 188:	add	r1, r1, #48	; 0x30
 18c:	sub	r8, r8, r0
 190:	sub	lr, lr, r3
 194:	bhi	84 <coda_adler32+0x84>
 198:	cmp	r2, #0
 19c:	beq	2ec <coda_adler32+0x2ec>
 1a0:	cmp	r2, #15
 1a4:	bls	330 <coda_adler32+0x330>
 1a8:	add	r0, r1, #16
 1ac:	mov	ip, r2
 1b0:	ldrb	r3, [r0, #-16]
 1b4:	ldrb	r5, [r0, #-15]
 1b8:	ldrb	r4, [r0, #-14]
 1bc:	add	r8, r3, r8
 1c0:	ldrb	r7, [r0, #-13]
 1c4:	add	r5, r5, r8
 1c8:	ldrb	r6, [r0, #-12]
 1cc:	add	r4, r4, r5
 1d0:	add	r3, r8, r5
 1d4:	ldrb	r5, [r0, #-11]
 1d8:	add	r7, r7, r4
 1dc:	add	r3, r3, r4
 1e0:	ldrb	r4, [r0, #-10]
 1e4:	add	r6, r6, r7
 1e8:	add	r3, r3, r7
 1ec:	ldrb	r7, [r0, #-9]
 1f0:	add	r5, r5, r6
 1f4:	add	r3, r3, r6
 1f8:	ldrb	r6, [r0, #-8]
 1fc:	add	r4, r4, r5
 200:	add	r3, r3, r5
 204:	ldrb	r5, [r0, #-7]
 208:	add	r7, r7, r4
 20c:	add	r3, r3, r4
 210:	ldrb	r4, [r0, #-6]
 214:	add	r6, r6, r7
 218:	add	r3, r3, r7
 21c:	ldrb	r7, [r0, #-5]
 220:	add	r5, r5, r6
 224:	add	r3, r3, r6
 228:	ldrb	r6, [r0, #-4]
 22c:	add	r4, r4, r5
 230:	add	r3, r3, r5
 234:	ldrb	r5, [r0, #-3]
 238:	add	r7, r7, r4
 23c:	add	r3, r3, r4
 240:	ldrb	r4, [r0, #-2]
 244:	add	r6, r6, r7
 248:	ldrb	r8, [r0, #-1]
 24c:	add	r3, r3, r7
 250:	add	r5, r5, r6
 254:	add	r3, r3, r6
 258:	add	r4, r4, r5
 25c:	add	r3, r3, r5
 260:	sub	ip, ip, #16
 264:	add	r3, r3, r4
 268:	add	r8, r8, r4
 26c:	add	r3, r3, r8
 270:	cmp	ip, #15
 274:	add	lr, lr, r3
 278:	add	r0, r0, #16
 27c:	bhi	1b0 <coda_adler32+0x1b0>
 280:	sub	r3, r2, #16
 284:	bic	r0, r3, #15
 288:	mov	r3, r0
 28c:	tst	r2, #15
 290:	add	r0, r0, #16
 294:	sub	r2, r2, #17
 298:	sub	r2, r2, r3
 29c:	add	r1, r1, r0
 2a0:	beq	2c0 <coda_adler32+0x2c0>
 2a4:	add	r3, r1, r2
 2a8:	sub	r1, r1, #1
 2ac:	ldrb	r2, [r1, #1]!
 2b0:	add	r8, r8, r2
 2b4:	cmp	r3, r1
 2b8:	add	lr, lr, r8
 2bc:	bne	2ac <coda_adler32+0x2ac>
 2c0:	ldr	r3, [pc, #116]	; 33c <coda_adler32+0x33c>
 2c4:	umull	r1, r2, r3, r8
 2c8:	umull	r1, r3, r3, lr
 2cc:	lsr	r2, r2, #15
 2d0:	lsr	r3, r3, #15
 2d4:	rsb	r0, r2, r2, lsl #12
 2d8:	rsb	r1, r3, r3, lsl #12
 2dc:	add	r2, r2, r0, lsl #4
 2e0:	add	r3, r3, r1, lsl #4
 2e4:	sub	r8, r8, r2
 2e8:	sub	lr, lr, r3
 2ec:	orr	r0, r8, lr, lsl #16
 2f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
 2f4:	ldrb	r0, [r1]
 2f8:	ldr	r3, [pc, #56]	; 338 <coda_adler32+0x338>
 2fc:	add	r8, r0, r8
 300:	cmp	r8, r3
 304:	subhi	r8, r8, #65280	; 0xff00
 308:	subhi	r8, r8, #241	; 0xf1
 30c:	ldr	r3, [pc, #36]	; 338 <coda_adler32+0x338>
 310:	add	lr, r8, lr
 314:	cmp	lr, r3
 318:	subhi	lr, lr, #65280	; 0xff00
 31c:	subhi	lr, lr, #241	; 0xf1
 320:	orr	r0, r8, lr, lsl #16
 324:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
 328:	mov	r0, #1
 32c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
 330:	sub	r2, r5, #49	; 0x31
 334:	b	2a4 <coda_adler32+0x2a4>
 338:	.word	0x0000fff0
 33c:	.word	0x80078071
 340:	.word	0x000015af

00000344 <coda_adler32_combine64>:
 344:	cmp	r2, #0
 348:	blt	3f0 <coda_adler32_combine64+0xac>
 34c:	ldr	r3, [pc, #164]	; 3f8 <coda_adler32_combine64+0xb4>
 350:	push	{r4, r5, lr}
 354:	asr	ip, r2, #31
 358:	smull	r5, r4, r3, r2
 35c:	ldr	lr, [pc, #152]	; 3fc <coda_adler32_combine64+0xb8>
 360:	add	r4, r4, r2
 364:	and	lr, lr, r0
 368:	rsb	ip, ip, r4, asr #15
 36c:	uxtah	r4, lr, r1
 370:	rsb	r5, ip, ip, lsl #12
 374:	cmp	r4, #0
 378:	add	ip, ip, r5, lsl #4
 37c:	sub	ip, r2, ip
 380:	rsb	r0, ip, r0, lsr #16
 384:	mul	ip, lr, ip
 388:	add	r1, r0, r1, lsr #16
 38c:	umull	r2, r3, r3, ip
 390:	lsr	r3, r3, #15
 394:	rsb	r2, r3, r3, lsl #12
 398:	add	r3, r3, r2, lsl #4
 39c:	sub	r3, ip, r3
 3a0:	add	r1, r1, r3
 3a4:	add	r0, r1, #65280	; 0xff00
 3a8:	add	r0, r0, #241	; 0xf1
 3ac:	ldreq	r3, [pc, #76]	; 400 <coda_adler32_combine64+0xbc>
 3b0:	beq	3c8 <coda_adler32_combine64+0x84>
 3b4:	ldr	r2, [pc, #68]	; 400 <coda_adler32_combine64+0xbc>
 3b8:	sub	r3, r4, #1
 3bc:	cmp	r3, r2
 3c0:	subhi	r4, r4, #65280	; 0xff00
 3c4:	subhi	r3, r4, #242	; 0xf2
 3c8:	ldr	r2, [pc, #52]	; 404 <coda_adler32_combine64+0xc0>
 3cc:	cmp	r0, r2
 3d0:	subhi	r1, r1, #65280	; 0xff00
 3d4:	ldr	r2, [pc, #36]	; 400 <coda_adler32_combine64+0xbc>
 3d8:	subhi	r0, r1, #241	; 0xf1
 3dc:	cmp	r0, r2
 3e0:	subhi	r1, r0, #65280	; 0xff00
 3e4:	subhi	r0, r1, #241	; 0xf1
 3e8:	orr	r0, r3, r0, lsl #16
 3ec:	pop	{r4, r5, pc}
 3f0:	mvn	r0, #0
 3f4:	bx	lr
 3f8:	.word	0x80078071
 3fc:	.word	0x0000ffff
 400:	.word	0x0000fff0
 404:	.word	0x0001ffe1

00000408 <coda_adler32_combine>:
 408:	b	344 <coda_adler32_combine64>
