Benchmark C17 V3 (Modelo com NANDs)

****** Dispositivos Lógicos ******

.include dis/logica.txt
.include dis/DFF.txt

****** SETs ******

.include SETs.txt

****** HSPICE ******

.option measform = 3
.option post = 2

****** Fontes de Tensão Geral ******

.include vdd.txt
Vvcc vcc gnd 0.7

****** Fontes de Sinal ******

.include fontes.txt

****** Circuito ******

Xinva1 vcc gnd a na NOT
Xinva2 vcc gnd na ta NOT
Xinvb1 vcc gnd b nb NOT
Xinvb2 vcc gnd nb tb NOT
Xinvc1 vcc gnd c nc NOT
Xinvc2 vcc gnd nc tc NOT
Xinvd1 vcc gnd d nd NOT
Xinvd2 vcc gnd nd td NOT
Xinve1 vcc gnd e ne NOT
Xinve2 vcc gnd ne te NOT

MN1 x1 b gnd b nmos_rvt nfin=3
MN2 outx1 a x1 a nmos_rvt nfin=3
MP1 vdd a outx1 a pmos_rvt nfin=3
MP2 vdd b outx1 b pmos_rvt nfin=3

MN3 x2 d gnd d nmos_rvt nfin=3
MN4 outx2 b x2 b nmos_rvt nfin=3
MP3 vdd b outx2 b pmos_rvt nfin=3
MP4 vdd d outx2 d pmos_rvt nfin=3

MN5 x3 outx2 gnd outx2 nmos_rvt nfin=3
MN6 outx3 c x3 c nmos_rvt nfin=3
MP5 vdd c outx3 c pmos_rvt nfin=3
MP6 vdd outx2 outx3 outx2 pmos_rvt nfin=3

MN7 x4 e gnd e nmos_rvt nfin=3
MN8 outx4 outx2 x4 outx2 nmos_rvt nfin=3
MP7 vdd outx2 outx4 outx2 pmos_rvt nfin=3
MP8 vdd e outx4 e pmos_rvt nfin=3

MN9 x5 outx3 gnd outx3 nmos_rvt nfin=3
MN10 out1 outx1 x5 outx1 nmos_rvt nfin=3
MP9 vdd outx1 out1 outx1 pmos_rvt nfin=3
MP10 vdd outx3 out1 outx3 pmos_rvt nfin=3

MN11 x6 outx4 gnd outx4 nmos_rvt nfin=3
MN12 out2 outx3 x6 outx3 nmos_rvt nfin=3
MP11 vdd outx3 out2 outx3 pmos_rvt nfin=3
MP12 vdd outx4 out2 outx4 pmos_rvt nfin=3

//Representação de um circuito pós benchmark
xff1 clk g1 q1 nq1 vdd gnd DFF
xff2 clk g2 q2 nq2 vdd gnd DFF
xinv11 vcc gnd q1 nnq1 NOT
xinv12 vcc gnd q2 nnq2 NOT  

****** Controle ******

.include atraso.txt
.tran 0.01n 4n

************
.end
