{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645387629579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645387629580 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 20 15:07:09 2022 " "Processing started: Sun Feb 20 15:07:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645387629580 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1645387629580 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc flicker -c top " "Command: quartus_drc flicker -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1645387629580 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1645387629765 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_oei1 " "Entity dcfifo_oei1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3v8:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3v8:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1645387629818 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2v8:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2v8:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1645387629818 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1645387629818 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Design Assistant" 0 -1 1645387629818 ""}
{ "Info" "ISTA_SDC_FOUND" "SDRAM/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'SDRAM/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1645387629821 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1645387629823 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1645387629824 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1645387629832 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1645387629832 ""}
{ "Critical Warning" "WDRC_CLOCK_SPINES" "Rule C105: Clock signal should be a global signal 25 1 " "(High) Rule C105: Clock signal should be a global signal. (Reporting threshold:25). Found 1 node(s) related to this rule." { { "Info" "IDRC_RULE_TURNED_OFF_CLK_SPINES" "25 " "The following clocks all contain more than 25 fanouts. You can either change the following clock signals to global signals, or adjust the reporting threshold in the Design Assistant Settings page." {  } {  } 0 308076 "The following clocks all contain more than %1!d! fanouts. You can either change the following clock signals to global signals, or adjust the reporting threshold in the Design Assistant Settings page." 0 0 "Design Software" 0 -1 1645387630007 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " PIXCLK " "Node  \"PIXCLK\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630007 ""}  } {  } 1 308042 "(High) %1!s!. (Reporting threshold:%2!d!). Found %3!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1645387630007 ""}
{ "Critical Warning" "WDRC_NO_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains 2 3 " "(High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 3 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Reset:reset\|nReset " "Node  \"Reset:reset\|nReset\"" {  } { { "Reset.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/Reset.sv" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630008 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " LED:led\|LedCtrl:ledCtrl\|busy " "Node  \"LED:led\|LedCtrl:ledCtrl\|busy\"" {  } { { "LedCtrl.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LedCtrl.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630008 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " LED:led\|mag " "Node  \"LED:led\|mag\"" {  } { { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 116 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 1089 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630008 ""}  } {  } 1 308060 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1645387630008 ""}
{ "Critical Warning" "WDRC_IMPROPER_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains 2 1 " "(High) Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 1 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Reset:reset\|nReset " "Node  \"Reset:reset\|nReset\"" {  } { { "Reset.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/Reset.sv" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630008 ""}  } {  } 1 308067 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1645387630008 ""}
{ "Warning" "WDRC_MIXED_CLK_EDGE" "Rule C106: Clock signal source should not drive registers triggered by different clock edges 1 " "(Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " PIXCLK " "Node  \"PIXCLK\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630009 ""}  } {  } 0 308022 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1645387630009 ""}
{ "Warning" "WDRC_RESET_NOT_SYNZED" "Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized 1 " "(Medium) Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " Reset:reset\|nReset " "Node  \"Reset:reset\|nReset\"" {  } { { "Reset.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/Reset.sv" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630009 ""}  } {  } 0 308027 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1645387630009 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 17 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 17 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Reset:reset\|nReset " "Node  \"Reset:reset\|nReset\"" {  } { { "Reset.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/Reset.sv" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630009 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|state\[0\] " "Node  \"LED:led\|state\[0\]\"" {  } { { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 157 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 1080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630009 ""} { "Info" "IDRC_NODES_INFO" " Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|wire_pll7_clk\[1\]~clkctrl " "Node  \"Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|wire_pll7_clk\[1\]~clkctrl\"" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/submodules/Pll_altpll_0.v" 151 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 3100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630009 ""} { "Info" "IDRC_NODES_INFO" " Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|wire_pll7_clk\[0\]~clkctrl " "Node  \"Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|wire_pll7_clk\[0\]~clkctrl\"" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/submodules/Pll_altpll_0.v" 151 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 3102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630009 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|TurnTimer:turnTimer\|cnt\[1\]~49 " "Node  \"LED:led\|TurnTimer:turnTimer\|cnt\[1\]~49\"" {  } { { "TurnTimer.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv" 111 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 2403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630009 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|TurnTimer:turnTimer\|cnt\[1\]~48 " "Node  \"LED:led\|TurnTimer:turnTimer\|cnt\[1\]~48\"" {  } { { "TurnTimer.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv" 111 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 2402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630009 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|TurnTimer:turnTimer\|step\[33\]~78 " "Node  \"LED:led\|TurnTimer:turnTimer\|step\[33\]~78\"" {  } { { "TurnTimer.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv" 111 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 2335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630009 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|TurnTimer:turnTimer\|row\[1\]~2 " "Node  \"LED:led\|TurnTimer:turnTimer\|row\[1\]~2\"" {  } { { "TurnTimer.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv" 68 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 2085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630009 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|refresh_request " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|refresh_request\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 256 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630009 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Node  \"SDRAM:sdram\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\"" {  } { { "SDRAM/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630009 ""} { "Info" "IDRC_NODES_INFO" " m_state\[0\] " "Node  \"m_state\[0\]\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 145 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 1160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630009 ""} { "Info" "IDRC_NODES_INFO" " m_state\[1\] " "Node  \"m_state\[1\]\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 145 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 1161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630009 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|active_rnw~2 " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|active_rnw~2\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 1611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630009 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module\|rd_address " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module\|rd_address\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630009 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module\|entry_0\[42\]~0 " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module\|entry_0\[42\]~0\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 1621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630009 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module\|entry_1\[42\]~0 " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module\|entry_1\[42\]~0\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 1620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630009 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|m_state.000010000 " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|m_state.000010000\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 250 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630009 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1645387630009 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|wire_pll7_clk\[0\]~clkctrl " "Node  \"Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|wire_pll7_clk\[0\]~clkctrl\"" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/submodules/Pll_altpll_0.v" 151 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 3102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630011 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Node  \"SDRAM:sdram\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\"" {  } { { "SDRAM/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630011 ""} { "Info" "IDRC_NODES_INFO" " Reset:reset\|nReset " "Node  \"Reset:reset\|nReset\"" {  } { { "Reset.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/Reset.sv" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630011 ""} { "Info" "IDRC_NODES_INFO" " Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|wire_pll7_clk\[1\]~clkctrl " "Node  \"Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|wire_pll7_clk\[1\]~clkctrl\"" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/submodules/Pll_altpll_0.v" 151 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 3100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630011 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|TurnTimer:turnTimer\|cnt\[1\]~49 " "Node  \"LED:led\|TurnTimer:turnTimer\|cnt\[1\]~49\"" {  } { { "TurnTimer.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv" 111 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 2403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630011 ""} { "Info" "IDRC_NODES_INFO" " m_state\[0\] " "Node  \"m_state\[0\]\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 145 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 1160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630011 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|TurnTimer:turnTimer\|cnt\[1\]~48 " "Node  \"LED:led\|TurnTimer:turnTimer\|cnt\[1\]~48\"" {  } { { "TurnTimer.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv" 111 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 2402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630011 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|TurnTimer:turnTimer\|row\[1\]~2 " "Node  \"LED:led\|TurnTimer:turnTimer\|row\[1\]~2\"" {  } { { "TurnTimer.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv" 68 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 2085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630011 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|m_state.000010000 " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|m_state.000010000\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 250 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630011 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module\|rd_address " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module\|rd_address\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630011 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module\|entry_1\[42\]~0 " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module\|entry_1\[42\]~0\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 1620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630011 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module\|entry_0\[42\]~0 " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module\|entry_0\[42\]~0\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 1621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630011 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|active_rnw~2 " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|active_rnw~2\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 1611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630011 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|state\[0\] " "Node  \"LED:led\|state\[0\]\"" {  } { { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 157 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 1080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630011 ""} { "Info" "IDRC_NODES_INFO" " m_state\[1\] " "Node  \"m_state\[1\]\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 145 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 1161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630011 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|TurnTimer:turnTimer\|step\[33\]~78 " "Node  \"LED:led\|TurnTimer:turnTimer\|step\[33\]~78\"" {  } { { "TurnTimer.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv" 111 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 2335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630011 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|refresh_request " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|refresh_request\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 256 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630011 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|m_state.000000010 " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|m_state.000000010\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 250 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630011 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|InitLed:initLed\|TLC5955:tlc5955\|DONE " "Node  \"LED:led\|InitLed:initLed\|TLC5955:tlc5955\|DONE\"" {  } { { "TLC5955.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TLC5955.sv" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630011 ""} { "Info" "IDRC_NODES_INFO" " DVI:dvi\|vsyncFound " "Node  \"DVI:dvi\|vsyncFound\"" {  } { { "DVI.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/DVI.sv" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630011 ""} { "Info" "IDRC_NODES_INFO" " DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|valid_rdreq~0 " "Node  \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|valid_rdreq~0\"" {  } { { "db/dcfifo_oei1.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dcfifo_oei1.tdf" 84 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 1797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630011 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|m_state.000000001 " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|m_state.000000001\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 250 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630011 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|addressAll\[22\]~45 " "Node  \"LED:led\|addressAll\[22\]~45\"" {  } { { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 157 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 1776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630011 ""} { "Info" "IDRC_NODES_INFO" " writeWordAddress\[22\]~44 " "Node  \"writeWordAddress\[22\]~44\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 145 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 1798 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630011 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|init_done " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|init_done\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 242 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630011 ""} { "Info" "IDRC_NODES_INFO" " DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|valid_wrreq~4 " "Node  \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|valid_wrreq~4\"" {  } { { "db/dcfifo_oei1.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dcfifo_oei1.tdf" 85 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 2384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630011 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|m_state.001000000 " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|m_state.001000000\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 250 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630011 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|WideOr9~0 " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|WideOr9~0\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 444 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 1483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630011 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|always5~0 " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|always5~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 1523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630011 ""} { "Info" "IDRC_NODES_INFO" " DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|valid_rdreq~1 " "Node  \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|valid_rdreq~1\"" {  } { { "db/dcfifo_oei1.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dcfifo_oei1.tdf" 84 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 2174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387630011 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1645387630011 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1645387630011 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "67 7 " "Design Assistant information: finished post-fitting analysis of current design -- generated 67 information messages and 7 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1645387630012 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 13 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645387630050 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 20 15:07:10 2022 " "Processing ended: Sun Feb 20 15:07:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645387630050 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645387630050 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645387630050 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1645387630050 ""}
