
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035990                       # Number of seconds simulated
sim_ticks                                 35990163282                       # Number of ticks simulated
final_tick                               562956526467                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 153663                       # Simulator instruction rate (inst/s)
host_op_rate                                   193600                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2509021                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888928                       # Number of bytes of host memory used
host_seconds                                 14344.30                       # Real time elapsed on the host
sim_insts                                  2204193420                       # Number of instructions simulated
sim_ops                                    2777054909                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2846848                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       925056                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3775744                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1072000                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1072000                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        22241                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         7227                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 29498                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8375                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8375                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        49791                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     79100725                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        56904                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     25703023                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               104910444                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        49791                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        56904                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             106696                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          29785917                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               29785917                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          29785917                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        49791                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     79100725                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        56904                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     25703023                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              134696360                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86307347                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31077675                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25255922                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2119343                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13046439                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12127038                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3279130                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89823                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31187461                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172397073                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31077675                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15406168                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37909312                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11383218                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6374107                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15273788                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       910065                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84687744                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.514550                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.305955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46778432     55.24%     55.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3333728      3.94%     59.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2684785      3.17%     62.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6548872      7.73%     70.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1765269      2.08%     72.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2279618      2.69%     74.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1654116      1.95%     76.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          925618      1.09%     77.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18717306     22.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84687744                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.360081                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.997479                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32626745                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6182335                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36456817                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       246907                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9174938                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5310279                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42254                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206091417                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        81192                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9174938                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35013827                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1392398                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1259728                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34259111                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3587740                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198836857                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        34641                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1486138                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1113398                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2588                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278421410                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928254373                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928254373                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107725861                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40268                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22428                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9827726                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18523514                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9441225                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       147364                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3105681                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188036035                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        38677                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149400891                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       287975                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64928267                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198242656                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5609                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84687744                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.764138                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.886844                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29320777     34.62%     34.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18251540     21.55%     56.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11976824     14.14%     70.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8850484     10.45%     80.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7608312      8.98%     89.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3943957      4.66%     94.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3380774      3.99%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       634034      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       721042      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84687744                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         874183     71.13%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             6      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177908     14.48%     85.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       176936     14.40%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124491162     83.33%     83.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2127731      1.42%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14826476      9.92%     94.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7938988      5.31%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149400891                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.731033                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1229033                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008226                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    385006533                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253003601                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145601958                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150629924                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       561266                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7289546                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2920                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          622                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2415449                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9174938                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         539279                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        80617                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188074712                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       411446                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18523514                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9441225                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22143                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         72452                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          622                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1268502                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1190653                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2459155                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147029442                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13913817                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2371448                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21645583                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20743593                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7731766                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.703557                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145698644                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145601958                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94889796                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267881703                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.687017                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354223                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65266086                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2124034                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75512806                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.626339                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.140477                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29293710     38.79%     38.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20950419     27.74%     66.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8522785     11.29%     77.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4793550      6.35%     84.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3918341      5.19%     89.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1591893      2.11%     91.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1893292      2.51%     93.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       950313      1.26%     95.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3598503      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75512806                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3598503                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           259989824                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385331861                       # The number of ROB writes
system.switch_cpus0.timesIdled                  45735                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1619603                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.863073                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.863073                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.158650                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.158650                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661445295                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201256558                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190186912                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86307347                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32458190                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26499392                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2165616                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13749499                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12795202                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3362562                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95274                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33610761                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             176302063                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32458190                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16157764                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38237916                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11297144                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5027557                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16372789                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       850046                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85989897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.534882                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.337522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47751981     55.53%     55.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3151048      3.66%     59.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4709489      5.48%     64.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3254169      3.78%     68.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2279776      2.65%     71.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2221318      2.58%     73.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1348433      1.57%     75.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2864020      3.33%     78.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18409663     21.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85989897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.376077                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.042724                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34554173                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5263635                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36526005                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       532668                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9113415                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5454901                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          321                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     211208009                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1251                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9113415                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36502501                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         512392                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1959353                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35070930                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2831302                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     204913635                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1181053                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       963497                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    287462253                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    953863403                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    953863403                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176985669                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       110476506                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36993                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17643                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8404019                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18798051                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9610588                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       113340                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2711324                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         190956800                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35226                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        152565447                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       303118                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63627312                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    194713802                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           58                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     85989897                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.774225                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.918589                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30771489     35.79%     35.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17252471     20.06%     55.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12345116     14.36%     70.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8241690      9.58%     79.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8343497      9.70%     89.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3987605      4.64%     94.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3561610      4.14%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       675351      0.79%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       811068      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85989897                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         831251     70.94%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        164859     14.07%     85.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       175709     14.99%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    127601119     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1926332      1.26%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17583      0.01%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15000536      9.83%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8019877      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     152565447                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.767699                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1171819                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007681                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    392595727                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    254619717                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    148348755                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     153737266                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       476594                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7297478                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6326                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          380                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2297050                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9113415                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         268234                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        50429                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    190992030                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       726890                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18798051                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9610588                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17642                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         42577                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          380                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1319305                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1178743                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2498048                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149769841                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14016735                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2795605                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21843006                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21285910                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7826271                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.735308                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             148413085                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            148348755                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         96126193                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        273111286                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.718843                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351967                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102904783                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126845058                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64147154                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35168                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2183043                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76876482                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.649985                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.175835                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29403534     38.25%     38.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22021908     28.65%     66.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8329558     10.83%     77.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4656957      6.06%     83.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3932811      5.12%     88.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1758780      2.29%     91.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1681189      2.19%     93.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1153075      1.50%     94.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3938670      5.12%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76876482                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102904783                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126845058                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18814096                       # Number of memory references committed
system.switch_cpus1.commit.loads             11500565                       # Number of loads committed
system.switch_cpus1.commit.membars              17584                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18403798                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114193368                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2623587                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3938670                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           263930024                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          391103773                       # The number of ROB writes
system.switch_cpus1.timesIdled                  18020                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 317450                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102904783                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126845058                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102904783                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.838711                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.838711                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.192306                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.192306                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       672660348                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      206363543                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      194094204                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35168                       # number of misc regfile writes
system.l2.replacements                          29501                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           722731                       # Total number of references to valid blocks.
system.l2.sampled_refs                          37693                       # Sample count of references to valid blocks.
system.l2.avg_refs                          19.174144                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            81.596759                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      3.978346                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3288.554306                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      4.728603                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1799.685891                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1937.025142                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1076.430954                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.009961                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000486                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.401435                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000577                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.219688                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.236453                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.131400                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        50253                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        26782                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   77035                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            23632                       # number of Writeback hits
system.l2.Writeback_hits::total                 23632                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        50253                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        26782                       # number of demand (read+write) hits
system.l2.demand_hits::total                    77035                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        50253                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        26782                       # number of overall hits
system.l2.overall_hits::total                   77035                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        22241                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         7227                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 29498                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        22241                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         7227                       # number of demand (read+write) misses
system.l2.demand_misses::total                  29498                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        22241                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         7227                       # number of overall misses
system.l2.overall_misses::total                 29498                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       566365                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1151489462                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       623855                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    396867349                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1549547031                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       566365                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1151489462                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       623855                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    396867349                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1549547031                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       566365                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1151489462                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       623855                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    396867349                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1549547031                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72494                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        34009                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              106533                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        23632                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             23632                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72494                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        34009                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               106533                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72494                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        34009                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              106533                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.306798                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.212503                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.276891                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.306798                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.212503                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.276891                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.306798                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.212503                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.276891                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 40454.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 51773.277371                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 38990.937500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 54914.535630                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52530.579395                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 40454.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 51773.277371                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 38990.937500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 54914.535630                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52530.579395                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 40454.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 51773.277371                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 38990.937500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 54914.535630                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52530.579395                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8375                       # number of writebacks
system.l2.writebacks::total                      8375                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        22241                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         7227                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            29498                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        22241                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         7227                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             29498                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        22241                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         7227                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            29498                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       485165                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1022987103                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       532809                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    355090452                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1379095529                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       485165                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1022987103                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       532809                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    355090452                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1379095529                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       485165                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1022987103                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       532809                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    355090452                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1379095529                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.306798                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.212503                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.276891                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.306798                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.212503                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.276891                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.306798                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.212503                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.276891                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 34654.642857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 45995.553392                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 33300.562500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 49133.866335                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 46752.170622                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 34654.642857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 45995.553392                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 33300.562500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 49133.866335                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 46752.170622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 34654.642857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 45995.553392                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 33300.562500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 49133.866335                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46752.170622                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995294                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015281388                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042819.694165                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995294                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022428                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796467                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15273771                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15273771                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15273771                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15273771                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15273771                       # number of overall hits
system.cpu0.icache.overall_hits::total       15273771                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       740217                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       740217                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       740217                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       740217                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       740217                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       740217                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15273788                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15273788                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15273788                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15273788                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15273788                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15273788                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 43542.176471                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 43542.176471                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 43542.176471                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 43542.176471                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 43542.176471                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 43542.176471                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       584035                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       584035                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       584035                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       584035                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       584035                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       584035                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41716.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 41716.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 41716.785714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 41716.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 41716.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 41716.785714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72494                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180563293                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72750                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2481.969663                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.511110                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.488890                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900434                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099566                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10571837                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10571837                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        21733                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        21733                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17564542                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17564542                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17564542                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17564542                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       151876                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       151876                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       151876                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        151876                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       151876                       # number of overall misses
system.cpu0.dcache.overall_misses::total       151876                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   5183790295                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5183790295                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   5183790295                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5183790295                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   5183790295                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5183790295                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10723713                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10723713                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        21733                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21733                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17716418                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17716418                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17716418                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17716418                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014163                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014163                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008573                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008573                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008573                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008573                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 34131.727824                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34131.727824                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 34131.727824                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34131.727824                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 34131.727824                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34131.727824                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14881                       # number of writebacks
system.cpu0.dcache.writebacks::total            14881                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        79382                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        79382                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        79382                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        79382                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        79382                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        79382                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72494                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72494                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72494                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72494                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72494                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72494                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1570434935                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1570434935                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1570434935                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1570434935                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1570434935                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1570434935                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006760                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006760                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004092                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004092                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004092                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004092                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 21662.964314                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21662.964314                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 21662.964314                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21662.964314                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 21662.964314                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21662.964314                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.996674                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017669057                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2202746.876623                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.996674                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025636                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16372771                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16372771                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16372771                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16372771                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16372771                       # number of overall hits
system.cpu1.icache.overall_hits::total       16372771                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       755473                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       755473                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       755473                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       755473                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       755473                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       755473                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16372789                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16372789                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16372789                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16372789                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16372789                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16372789                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 41970.722222                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 41970.722222                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 41970.722222                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 41970.722222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 41970.722222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 41970.722222                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       642243                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       642243                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       642243                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       642243                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       642243                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       642243                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 40140.187500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 40140.187500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 40140.187500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 40140.187500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 40140.187500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 40140.187500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 34009                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164354551                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34265                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4796.572333                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.081674                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.918326                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902663                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097337                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10671464                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10671464                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7278362                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7278362                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17618                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17618                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17584                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17584                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17949826                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17949826                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17949826                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17949826                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        69021                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        69021                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        69021                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         69021                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        69021                       # number of overall misses
system.cpu1.dcache.overall_misses::total        69021                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2012977738                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2012977738                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2012977738                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2012977738                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2012977738                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2012977738                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10740485                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10740485                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7278362                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7278362                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17618                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17618                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17584                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17584                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18018847                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18018847                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18018847                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18018847                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006426                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006426                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003830                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003830                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003830                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003830                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 29164.714188                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 29164.714188                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 29164.714188                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29164.714188                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 29164.714188                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29164.714188                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8751                       # number of writebacks
system.cpu1.dcache.writebacks::total             8751                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        35012                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        35012                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        35012                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        35012                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        35012                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        35012                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        34009                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        34009                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        34009                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        34009                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        34009                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        34009                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    620129855                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    620129855                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    620129855                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    620129855                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    620129855                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    620129855                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003166                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003166                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001887                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001887                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001887                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001887                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18234.286659                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18234.286659                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18234.286659                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18234.286659                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18234.286659                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18234.286659                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
