# Asynchronous_Combination_Lock

ğŸ’»  Fall 2016 ELEC 204 Digital Systems Design Term Project, KoÃ§ University

**Description:** In this project, i had implemented an asynchronous combination lock which has four two-bit inputs. As an input is given at each step, it either cycles its step or goes to the new state by checking its value with defined password. In addition to these, i added a RESET property, which works for locking the system. Then, the combination lock starts from the beginning again.

You can test this program on a programmable chip such as **FPGA board**.

According to the project, my password is **00 | 01 | 10 | 11**

**â€˜00â€™** is step one, **â€˜01â€™** is step two, **â€˜10â€™** is step three and **â€˜11â€™** is step four. 

If reset is **â€˜1â€™**, it return to the step one. If reset equals to **â€˜0â€™**, and clock is **â€˜1â€™** and inputs are true, it goes on step by step. When reset is **â€˜0â€™**, clock is **â€˜1â€™** , if I enter the values incorrectly for inputs, it return to the step one. If all steps are true, my decoded output turn up. 

**For more detailed questions, you can contact me at this email address: msarac13@ku.edu.tr**&nbsp;&nbsp;   âœ‰ï¸

