// Seed: 1988092476
module module_0;
  initial begin : LABEL_0
    id_1 <= 1;
    id_1 <= 1;
  end
endmodule
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    input tri0 id_2,
    input wire id_3,
    output wire id_4,
    input wor id_5
    , id_26,
    input tri0 id_6,
    input tri1 id_7,
    input tri0 id_8,
    output supply1 id_9,
    output supply0 id_10,
    output tri id_11,
    input tri id_12,
    output uwire id_13,
    input uwire id_14,
    input wand module_1,
    input supply0 id_16,
    input wand id_17,
    input tri id_18,
    input tri1 id_19,
    input supply1 id_20,
    input tri1 id_21,
    output wire id_22,
    input wire id_23,
    output supply1 id_24
);
  id_27(
      .id_0(id_2), .id_1()
  );
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  id_28(
      .id_0(1'b0), .id_1(id_1), .id_2(1), .id_3(1)
  );
  nand primCall (
      id_1,
      id_12,
      id_14,
      id_16,
      id_17,
      id_18,
      id_19,
      id_2,
      id_20,
      id_21,
      id_23,
      id_26,
      id_27,
      id_3,
      id_5,
      id_6,
      id_7,
      id_8
  );
endmodule
