INFO: [VRFC 10-163] Analyzing VHDL file "C:/projetDubois/VGA_source_bd/VGA_source_bd.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/projetDubois/VGA_source_bd/VGA_source_bd.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_wrapper'
