INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado designs/SR_FlipFlop_Sampad/SR_FlipFlop_Sampad.srcs/sources_1/new/sr_flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado designs/SR_FlipFlop_Sampad/SR_FlipFlop_Sampad.srcs/sim_1/new/sr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_tb
