{
  "module_name": "radeon_ucode.h",
  "hash_id": "798d51c2460c8526f5cc7e804380298927870e599b5a4c9ab32b1aef9e86ff96",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/radeon/radeon_ucode.h",
  "human_readable_source": " \n#ifndef __RADEON_UCODE_H__\n#define __RADEON_UCODE_H__\n\n \n#define R600_PFP_UCODE_SIZE          576\n#define R600_PM4_UCODE_SIZE          1792\n#define R700_PFP_UCODE_SIZE          848\n#define R700_PM4_UCODE_SIZE          1360\n#define EVERGREEN_PFP_UCODE_SIZE     1120\n#define EVERGREEN_PM4_UCODE_SIZE     1376\n#define CAYMAN_PFP_UCODE_SIZE        2176\n#define CAYMAN_PM4_UCODE_SIZE        2176\n#define SI_PFP_UCODE_SIZE            2144\n#define SI_PM4_UCODE_SIZE            2144\n#define SI_CE_UCODE_SIZE             2144\n#define CIK_PFP_UCODE_SIZE           2144\n#define CIK_ME_UCODE_SIZE            2144\n#define CIK_CE_UCODE_SIZE            2144\n\n \n#define CIK_MEC_UCODE_SIZE           4192\n\n \n#define R600_RLC_UCODE_SIZE          768\n#define R700_RLC_UCODE_SIZE          1024\n#define EVERGREEN_RLC_UCODE_SIZE     768\n#define CAYMAN_RLC_UCODE_SIZE        1024\n#define ARUBA_RLC_UCODE_SIZE         1536\n#define SI_RLC_UCODE_SIZE            2048\n#define BONAIRE_RLC_UCODE_SIZE       2048\n#define KB_RLC_UCODE_SIZE            2560\n#define KV_RLC_UCODE_SIZE            2560\n#define ML_RLC_UCODE_SIZE            2560\n\n \n#define BTC_MC_UCODE_SIZE            6024\n#define CAYMAN_MC_UCODE_SIZE         6037\n#define SI_MC_UCODE_SIZE             7769\n#define TAHITI_MC_UCODE_SIZE         7808\n#define PITCAIRN_MC_UCODE_SIZE       7775\n#define VERDE_MC_UCODE_SIZE          7875\n#define OLAND_MC_UCODE_SIZE          7863\n#define BONAIRE_MC_UCODE_SIZE        7866\n#define BONAIRE_MC2_UCODE_SIZE       7948\n#define HAWAII_MC_UCODE_SIZE         7933\n#define HAWAII_MC2_UCODE_SIZE        8091\n\n \n#define CIK_SDMA_UCODE_SIZE          1050\n#define CIK_SDMA_UCODE_VERSION       64\n\n \n#define RV770_SMC_UCODE_START        0x0100\n#define RV770_SMC_UCODE_SIZE         0x410d\n#define RV770_SMC_INT_VECTOR_START   0xffc0\n#define RV770_SMC_INT_VECTOR_SIZE    0x0040\n\n#define RV730_SMC_UCODE_START        0x0100\n#define RV730_SMC_UCODE_SIZE         0x412c\n#define RV730_SMC_INT_VECTOR_START   0xffc0\n#define RV730_SMC_INT_VECTOR_SIZE    0x0040\n\n#define RV710_SMC_UCODE_START        0x0100\n#define RV710_SMC_UCODE_SIZE         0x3f1f\n#define RV710_SMC_INT_VECTOR_START   0xffc0\n#define RV710_SMC_INT_VECTOR_SIZE    0x0040\n\n#define RV740_SMC_UCODE_START        0x0100\n#define RV740_SMC_UCODE_SIZE         0x41c5\n#define RV740_SMC_INT_VECTOR_START   0xffc0\n#define RV740_SMC_INT_VECTOR_SIZE    0x0040\n\n#define CEDAR_SMC_UCODE_START        0x0100\n#define CEDAR_SMC_UCODE_SIZE         0x5d50\n#define CEDAR_SMC_INT_VECTOR_START   0xffc0\n#define CEDAR_SMC_INT_VECTOR_SIZE    0x0040\n\n#define REDWOOD_SMC_UCODE_START      0x0100\n#define REDWOOD_SMC_UCODE_SIZE       0x5f0a\n#define REDWOOD_SMC_INT_VECTOR_START 0xffc0\n#define REDWOOD_SMC_INT_VECTOR_SIZE  0x0040\n\n#define JUNIPER_SMC_UCODE_START      0x0100\n#define JUNIPER_SMC_UCODE_SIZE       0x5f1f\n#define JUNIPER_SMC_INT_VECTOR_START 0xffc0\n#define JUNIPER_SMC_INT_VECTOR_SIZE  0x0040\n\n#define CYPRESS_SMC_UCODE_START      0x0100\n#define CYPRESS_SMC_UCODE_SIZE       0x61f7\n#define CYPRESS_SMC_INT_VECTOR_START 0xffc0\n#define CYPRESS_SMC_INT_VECTOR_SIZE  0x0040\n\n#define BARTS_SMC_UCODE_START        0x0100\n#define BARTS_SMC_UCODE_SIZE         0x6107\n#define BARTS_SMC_INT_VECTOR_START   0xffc0\n#define BARTS_SMC_INT_VECTOR_SIZE    0x0040\n\n#define TURKS_SMC_UCODE_START        0x0100\n#define TURKS_SMC_UCODE_SIZE         0x605b\n#define TURKS_SMC_INT_VECTOR_START   0xffc0\n#define TURKS_SMC_INT_VECTOR_SIZE    0x0040\n\n#define CAICOS_SMC_UCODE_START       0x0100\n#define CAICOS_SMC_UCODE_SIZE        0x5fbd\n#define CAICOS_SMC_INT_VECTOR_START  0xffc0\n#define CAICOS_SMC_INT_VECTOR_SIZE   0x0040\n\n#define CAYMAN_SMC_UCODE_START       0x0100\n#define CAYMAN_SMC_UCODE_SIZE        0x79ec\n#define CAYMAN_SMC_INT_VECTOR_START  0xffc0\n#define CAYMAN_SMC_INT_VECTOR_SIZE   0x0040\n\n#define TAHITI_SMC_UCODE_START       0x10000\n#define TAHITI_SMC_UCODE_SIZE        0xf458\n\n#define PITCAIRN_SMC_UCODE_START     0x10000\n#define PITCAIRN_SMC_UCODE_SIZE      0xe9f4\n\n#define VERDE_SMC_UCODE_START        0x10000\n#define VERDE_SMC_UCODE_SIZE         0xebe4\n\n#define OLAND_SMC_UCODE_START        0x10000\n#define OLAND_SMC_UCODE_SIZE         0xe7b4\n\n#define HAINAN_SMC_UCODE_START       0x10000\n#define HAINAN_SMC_UCODE_SIZE        0xe67C\n\n#define BONAIRE_SMC_UCODE_START      0x20000\n#define BONAIRE_SMC_UCODE_SIZE       0x1FDEC\n\n#define HAWAII_SMC_UCODE_START       0x20000\n#define HAWAII_SMC_UCODE_SIZE        0x1FDEC\n\nstruct common_firmware_header {\n\tuint32_t size_bytes;  \n\tuint32_t header_size_bytes;  \n\tuint16_t header_version_major;  \n\tuint16_t header_version_minor;  \n\tuint16_t ip_version_major;  \n\tuint16_t ip_version_minor;  \n\tuint32_t ucode_version;\n\tuint32_t ucode_size_bytes;  \n\tuint32_t ucode_array_offset_bytes;  \n\tuint32_t crc32;   \n};\n\n \nstruct mc_firmware_header_v1_0 {\n\tstruct common_firmware_header header;\n\tuint32_t io_debug_size_bytes;  \n\tuint32_t io_debug_array_offset_bytes;  \n};\n\n \nstruct smc_firmware_header_v1_0 {\n\tstruct common_firmware_header header;\n\tuint32_t ucode_start_addr;\n};\n\n \nstruct gfx_firmware_header_v1_0 {\n\tstruct common_firmware_header header;\n\tuint32_t ucode_feature_version;\n\tuint32_t jt_offset;  \n\tuint32_t jt_size;   \n};\n\n \nstruct rlc_firmware_header_v1_0 {\n\tstruct common_firmware_header header;\n\tuint32_t ucode_feature_version;\n\tuint32_t save_and_restore_offset;\n\tuint32_t clear_state_descriptor_offset;\n\tuint32_t avail_scratch_ram_locations;\n\tuint32_t master_pkt_description_offset;\n};\n\n \nstruct sdma_firmware_header_v1_0 {\n\tstruct common_firmware_header header;\n\tuint32_t ucode_feature_version;\n\tuint32_t ucode_change_version;\n\tuint32_t jt_offset;  \n\tuint32_t jt_size;  \n};\n\n \nunion radeon_firmware_header {\n\tstruct common_firmware_header common;\n\tstruct mc_firmware_header_v1_0 mc;\n\tstruct smc_firmware_header_v1_0 smc;\n\tstruct gfx_firmware_header_v1_0 gfx;\n\tstruct rlc_firmware_header_v1_0 rlc;\n\tstruct sdma_firmware_header_v1_0 sdma;\n\tuint8_t raw[0x100];\n};\n\nvoid radeon_ucode_print_mc_hdr(const struct common_firmware_header *hdr);\nvoid radeon_ucode_print_smc_hdr(const struct common_firmware_header *hdr);\nvoid radeon_ucode_print_gfx_hdr(const struct common_firmware_header *hdr);\nvoid radeon_ucode_print_rlc_hdr(const struct common_firmware_header *hdr);\nvoid radeon_ucode_print_sdma_hdr(const struct common_firmware_header *hdr);\nint radeon_ucode_validate(const struct firmware *fw);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}