 
// *******************************************************************************************************
// ** ä½œè€? ï¼? å­¤ç‹¬çš„å•åˆ€                                                   			
// ** é‚®ç®± ï¼? zachary_wu93@163.com
// ** åšå®¢ ï¼? https://blog.csdn.net/wuzhikaidetb 
// ** æ—¥æœŸ ï¼? 2022/07/31	
// ** åŠŸèƒ½ ï¼? 1ã€åŸºäºFPGAçš„ä¸²å£å‘é€é©±åŠ¨æ¨¡å—ï¼›
//			  2ã€å¯è®¾ç½®æ³¢ç‰¹ç‡BPSã€ä¸»æ—¶é’ŸCLK_FREï¼?
//			  3ã€èµ·å§‹ä½1bitï¼Œæ•°æ®ä½8bitï¼Œåœæ­¢ä½1bitï¼Œæ— å¥‡å¶æ ¡éªŒï¼?                                           									                                                                          			
//			  4ã€æ¯å‘é€?1ä¸ªå­—èŠ‚åæ‹‰é«˜uart_tx_doneä¸€ä¸ªå‘¨æœŸï¼Œå¯ç”¨äºåç»­å‘é€å¤šå­—èŠ‚æ¨¡å—ã€?                                           									                                                                          			
// *******************************************************************************************************	
 
module uart_tx
#(
	parameter	integer	BPS		= 115200	,	//å‘é€æ³¢ç‰¹ç‡
	parameter 	integer	CLK_FRE	= 60_000_000	//ä¸»æ—¶é’Ÿé¢‘ç?
)
(
//ç³»ç»Ÿæ¥å£
	input 			sys_clk			,			//ç³»ç»Ÿæ—¶é’Ÿ
	input 			sys_rst_n		,			//ç³»ç»Ÿå¤ä½ï¼Œä½ç”µå¹³æœ‰æ•ˆ
//ç”¨æˆ·æ¥å£	
	input	[7:0] 	uart_tx_data	,			//éœ€è¦é€šè¿‡UARTå‘é€çš„æ•°æ®ï¼Œåœ¨uart_tx_enä¸ºé«˜ç”µå¹³æ—¶æœ‰æ•?
	input			uart_tx_en		,			//å‘é€æœ‰æ•ˆï¼Œå½“å…¶ä¸ºé«˜ç”µå¹³æ—¶ï¼Œä»£è¡¨æ­¤æ—¶éœ€è¦å‘é€çš„æ•°æ®æœ‰æ•ˆ
//UARTå‘é€?	
	output	reg		uart_tx_done	,			//æˆåŠŸå‘é€?1BYTEæ•°æ®åæ‹‰é«˜ä¸€ä¸ªå‘¨æœ?
	output 	reg		uart_txd					//UARTå‘é€æ•°æ®çº¿tx
);
 
//param define
localparam	integer	BPS_CNT  = CLK_FRE / BPS;	//æ ¹æ®æ³¢ç‰¹ç‡è®¡ç®—ä¼ è¾“æ¯ä¸ªbitéœ€è¦è®¡æ•°å¤šä¸ªç³»ç»Ÿæ—¶é’?
localparam	integer	BITS_NUM = 10			;	//å‘é€æ ¼å¼ç¡®å®šéœ€è¦å‘é€çš„bitæ•°ï¼Œ10bit = 1èµ·å§‹ä½? + 8æ•°æ®ä½? + 1åœæ­¢ä½?
 
//reg define
reg 		tx_state			;				//å‘é€æ ‡å¿—ä¿¡å·ï¼Œæ‹‰é«˜ä»£è¡¨å‘é€è¿‡ç¨‹æ­£åœ¨è¿›è¡?
reg [7:0]  	uart_tx_data_reg	;				//å¯„å­˜è¦å‘é€çš„æ•°æ®
reg [31:0] 	clk_cnt				;				//è®¡æ•°å™¨ï¼Œç”¨äºè®¡æ•°å‘é€ä¸€ä¸ªbitæ•°æ®æ‰€éœ€è¦çš„æ—¶é’Ÿæ•?
reg [3:0]  	bit_cnt				;				//bitè®¡æ•°å™¨ï¼Œæ ‡å¿—å½“å‰å‘é€äº†å¤šå°‘ä¸ªbit
 
 
//å½“å‘é€ä½¿èƒ½ä¿¡å·åˆ°è¾¾æ—¶,å¯„å­˜å¾…å‘é€çš„æ•°æ®ä»¥å…åç»­å˜åŒ–ã€ä¸¢å¤?
always @(posedge sys_clk or negedge sys_rst_n)begin
	if(!sys_rst_n)
		uart_tx_data_reg <=8'd0;
	else if(uart_tx_en)							//è¦å‘é€æœ‰æ•ˆçš„æ•°æ®
		uart_tx_data_reg <= uart_tx_data;		//å¯„å­˜éœ€è¦å‘é€çš„æ•°æ®			
	else 
		uart_tx_data_reg <= uart_tx_data_reg;
end		
 
//å½“å‘é€ä½¿èƒ½ä¿¡å·åˆ°è¾¾æ—¶,è¿›å…¥å‘é€è¿‡ç¨?
always @(posedge sys_clk or negedge sys_rst_n)begin
	if(!sys_rst_n)
		tx_state <=1'b0;	
	else if(uart_tx_en)												
		tx_state <= 1'b1;						//å‘é€ä¿¡å·æœ‰æ•ˆåˆ™è¿›å…¥å‘é€è¿‡ç¨?
	//å‘é€å®Œäº†æœ€åä¸€ä¸ªæ•°æ®åˆ™é€€å‡ºå‘é€è¿‡ç¨?		
	else if((bit_cnt == BITS_NUM - 1'b1) && (clk_cnt == BPS_CNT - 1'b1))		
		tx_state <= 1'b0;                                          		
	else 
		tx_state <= tx_state;	
end
 
//å‘é€æ•°æ®å®Œæ¯•åæ‹‰é«˜å‘é€å®Œæ¯•ä¿¡å·ä¸€ä¸ªå‘¨æœŸï¼ŒæŒ‡ç¤ºä¸€ä¸ªå­—èŠ‚å‘é€å®Œæ¯?
always @(posedge sys_clk or negedge sys_rst_n)begin
	if(!sys_rst_n)
		uart_tx_done <=1'b0;
	//å‘é€æ•°æ®å®Œæ¯•åæ‹‰é«˜å‘é€å®Œæ¯•ä¿¡å·ä¸€ä¸ªå‘¨æœ? 		
	else if((bit_cnt == BITS_NUM - 1'b1) && (clk_cnt == BPS_CNT - 1'b1))	                                         	
		uart_tx_done <=1'b1;										
	else 
		uart_tx_done <=1'b0;
end
 
//è¿›å…¥å‘é€è¿‡ç¨‹åï¼Œå¯åŠ¨æ—¶é’Ÿè®¡æ•°å™¨ä¸å‘é€ä¸ªæ•°bitè®¡æ•°å™?
always @(posedge sys_clk or negedge sys_rst_n)begin
	if(!sys_rst_n)begin
		clk_cnt <= 32'd0;
		bit_cnt <= 4'd0;
	end
	else if(tx_state) begin										//åœ¨å‘é€çŠ¶æ€?
		if(clk_cnt < BPS_CNT - 1'd1)begin						//ä¸€ä¸ªbitæ•°æ®æ²¡æœ‰å‘é€å®Œ
			clk_cnt <= clk_cnt + 1'b1;							//æ—¶é’Ÿè®¡æ•°å™?+1
			bit_cnt <= bit_cnt;									//bitè®¡æ•°å™¨ä¸å?
		end					
		else begin												//ä¸€ä¸ªbitæ•°æ®å‘é€å®Œäº?	
			clk_cnt <= 32'd0;									//æ¸…ç©ºæ—¶é’Ÿè®¡æ•°å™¨ï¼Œé‡æ–°å¼€å§‹è®¡æ—?
			bit_cnt <= bit_cnt+1'b1;							//bitè®¡æ•°å™?+1ï¼Œè¡¨ç¤ºå‘é€å®Œäº†ä¸€ä¸ªbitçš„æ•°æ?
		end					
	end					
	else begin													//ä¸åœ¨å‘é€çŠ¶æ€?
		clk_cnt <= 32'd0;                   					//æ¸…é›¶
		bit_cnt <= 4'd0;                    					//æ¸…é›¶
	end
end
 
//æ ¹æ®å‘é€æ•°æ®è®¡æ•°å™¨æ¥ç»™uartå‘é€ç«¯å£èµ‹å€?
always @(posedge sys_clk or negedge sys_rst_n)begin
	if(!sys_rst_n)
		uart_txd <= 1'b1;										//é»˜è®¤ä¸ºé«˜çŠ¶æ€ï¼Œç©ºé—²çŠ¶æ€?
	else if(tx_state)                                  			//å¤„äºå‘é€çŠ¶æ€?
		case(bit_cnt)											//æ•°æ®å‘é€ä»ä½ä½åˆ°é«˜ä½?
			4'd0: uart_txd <= 1'b0;								//èµ·å§‹ä½ï¼Œæ‹‰ä½
			4'd1: uart_txd <= uart_tx_data_reg[0];     			//å‘é€æœ€ä½ä½æ•°æ®
			4'd2: uart_txd <= uart_tx_data_reg[1];     			//
			4'd3: uart_txd <= uart_tx_data_reg[2];     			//
			4'd4: uart_txd <= uart_tx_data_reg[3];     			//
			4'd5: uart_txd <= uart_tx_data_reg[4];     			//
			4'd6: uart_txd <= uart_tx_data_reg[5];     			//
			4'd7: uart_txd <= uart_tx_data_reg[6];     			//
			4'd8: uart_txd <= uart_tx_data_reg[7];     			//å‘é€æœ€é«˜ä½æ•°æ®
			4'd9: uart_txd <= 1'b1;								//ç»ˆæ­¢ä½ï¼Œæ‹‰é«˜
			default:uart_txd <= 1'b1;			
		endcase			
	else 														//ä¸å¤„äºå‘é€çŠ¶æ€?
		uart_txd <= 1'b1;										//é»˜è®¤ä¸ºé«˜çŠ¶æ€ï¼Œç©ºé—²çŠ¶æ€?
end
 
endmodule 