
*** Running vivado
    with args -log xbip_dsp48_macro_0.vds -m64 -mode batch -messageDb vivado.pb -notrace -source xbip_dsp48_macro_0.tcl


****** Vivado v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source xbip_dsp48_macro_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/egkatastasi/Vivado/2015.1/data/ip'.
Command: synth_design -top xbip_dsp48_macro_0 -part xc7k70tfbv676-1 -max_dsp 50 -cascade_dsp force
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 50
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 256.816 ; gain = 79.641
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'xbip_dsp48_macro_0' [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/synth/xbip_dsp48_macro_0.vhd:68]
INFO: [Synth 8-3491] module 'xbip_dsp48_macro_v3_0' declared at 'f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_v3_0/hdl/xbip_dsp48_macro_v3_0.vhd:109' bound to instance 'U0' of component 'xbip_dsp48_macro_v3_0' [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/synth/xbip_dsp48_macro_0.vhd:201]
INFO: [Synth 8-638] synthesizing module 'xbip_dsp48_macro_v3_0' [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_v3_0/hdl/xbip_dsp48_macro_v3_0.vhd:229]
INFO: [Synth 8-3491] module 'xbip_dsp48_macro_v3_0_viv' declared at 'f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_v3_0/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:4318' bound to instance 'i_synth' of component 'xbip_dsp48_macro_v3_0_viv' [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_v3_0/hdl/xbip_dsp48_macro_v3_0.vhd:235]
INFO: [Synth 8-638] synthesizing module 'xbip_dsp48_macro_v3_0_viv' [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_v3_0/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:4450]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_v3_0/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:818]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_v3_0/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:821]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_v3_0/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:824]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_v3_0/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:828]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_v3_0/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:837]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_v3_0/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:841]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_v3_0/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:845]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_v3_0/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:848]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_v3_0/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:851]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_v3_0/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:854]
INFO: [Synth 8-638] synthesizing module 'xbip_dsp48_macro_synth' [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_v3_0/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:3223]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_v3_0/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:1045]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_v3_0/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:3392]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv' [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv' (1#1) [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized0' [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized0' (1#1) [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' (1#1) [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized2' [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized2' (1#1) [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' (1#1) [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized4' [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized4' (1#1) [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' (1#1) [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized6' [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized6' (1#1) [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' (1#1) [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized8' [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized8' (1#1) [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' (1#1) [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'xbip_dsp48e1_wrapper_v3_0' [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1649]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1675]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1678]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1681]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1684]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1687]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1690]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1693]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1696]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1699]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1702]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1705]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1708]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1711]
INFO: [Synth 8-113] binding component instance 'i_primitive' to cell 'DSP48E1' [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'xbip_dsp48e1_wrapper_v3_0' (2#1) [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1649]
INFO: [Synth 8-256] done synthesizing module 'xbip_dsp48_macro_synth' (3#1) [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_v3_0/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:3223]
INFO: [Synth 8-256] done synthesizing module 'xbip_dsp48_macro_v3_0_viv' (4#1) [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_v3_0/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:4450]
INFO: [Synth 8-256] done synthesizing module 'xbip_dsp48_macro_v3_0' (5#1) [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_v3_0/hdl/xbip_dsp48_macro_v3_0.vhd:229]
INFO: [Synth 8-256] done synthesizing module 'xbip_dsp48_macro_0' (6#1) [f:/Xilinx/Vivado_code/Question_9/Alu_DSP/Alu_DSP.srcs/sources_1/ip/xbip_dsp48_macro_0/synth/xbip_dsp48_macro_0.vhd:68]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 295.652 ; gain = 118.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 295.652 ; gain = 118.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 295.652 ; gain = 118.477
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 319.078 ; gain = 141.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 427.977 ; gain = 250.801
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 429.234 ; gain = 252.059
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 429.234 ; gain = 252.059

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 437.516 ; gain = 260.340
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 437.516 ; gain = 260.340

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 437.516 ; gain = 260.340
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 437.516 ; gain = 260.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 448.480 ; gain = 271.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 448.480 ; gain = 271.305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 448.480 ; gain = 271.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 448.480 ; gain = 271.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 448.480 ; gain = 271.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 448.480 ; gain = 271.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |DSP48E1 |     1|
|3     |LUT1    |    17|
|4     |LUT3    |     1|
|5     |FDRE    |   203|
|6     |IBUF    |    37|
|7     |OBUF    |    18|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 448.480 ; gain = 271.305
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 48 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 448.480 ; gain = 235.945
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 448.480 ; gain = 271.305
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 503.438 ; gain = 290.902
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 503.438 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jan 01 22:25:53 2022...
