
Kullandığım referanslara aşağıdan ulaşabilirsiniz. <br/>
https://www.verilogpro.com/systemverilog-unique-priority/#:~:text=SystemVerilog%20unique%20and%20priority%20should,for%20violation%20of%20design%20assumptions.  <br/>
 <br/>
https://www.sutherland-hdl.com/papers/2005-SNUG-paper_SystemVerilog_unique_and_priority.pdf  <br/>
  <br/>
http://www.sunburst-design.com/papers/CummingsSNUG2005Israel_SystemVerilog_UniquePriority.pdf  <br/>
