From 570c27831fd3123c0ed1727ca9081ff428372a17 Mon Sep 17 00:00:00 2001
From: Shawn Lin <shawn.lin@rock-chips.com>
Date: Thu, 3 Sep 2020 16:43:19 +0800
Subject: [PATCH] PCI: rockchip: dw: disable CPL order ruler for RC

Change-Id: I154b2e4b0327dc7e35f3d497f353bd03cb2b00f3
Signed-off-by: Shawn Lin <shawn.lin@rock-chips.com>
---
 drivers/pci/controller/dwc/pcie-dw-rockchip.c | 12 ++++++++++++
 1 file changed, 12 insertions(+)

diff --git a/drivers/pci/controller/dwc/pcie-dw-rockchip.c b/drivers/pci/controller/dwc/pcie-dw-rockchip.c
index 3350cfdbffcf..8788b0bdd2d6 100644
--- a/drivers/pci/controller/dwc/pcie-dw-rockchip.c
+++ b/drivers/pci/controller/dwc/pcie-dw-rockchip.c
@@ -88,6 +88,8 @@ struct reset_bulk_data	{
 #define PCIE_RESBAR_CTRL_REG0_REG	0x2a8
 #define PCIE_SB_BAR0_MASK_REG		0x100010
 
+#define PCIE_PL_ORDER_RULE_CTRL_OFF	0x8B4
+
 struct rk_pcie {
 	struct dw_pcie			*pci;
 	enum rk_pcie_device_mode	mode;
@@ -320,6 +322,16 @@ static inline void rk_pcie_set_mode(struct rk_pcie *rk_pcie)
 		break;
 	case RK_PCIE_RC_TYPE:
 		rk_pcie_writel_apb(rk_pcie, 0x0, 0xf00040);
+		/*
+		 * Disable order rule for CPL can't pass halted P queue.
+		 * Need to check producer-consumer model.
+		 * Just for RK1808 platform.
+		 */
+		if (of_device_is_compatible(pdev->dev.of_node,
+					    "rockchip,rk1808-pcie"))
+			rk_pcie_writel_dbi(rk_pcie,
+					   PCIE_PL_ORDER_RULE_CTRL_OFF,
+					   0xff00);
 		break;
 	}
 }
-- 
2.35.3

