{"vcs1":{"timestamp_begin":1729348011.030882978, "rt":3.29, "ut":1.46, "st":0.38}}
{"vcselab":{"timestamp_begin":1729348014.417871503, "rt":1.15, "ut":0.40, "st":0.06}}
{"link":{"timestamp_begin":1729348015.664330859, "rt":0.45, "ut":0.32, "st":0.41}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729348010.298311365}
{"VCS_COMP_START_TIME": 1729348010.298311365}
{"VCS_COMP_END_TIME": 1729348017.646369123}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 367192}}
{"stitch_vcselab": {"peak_mem": 242260}}
