# 100_Days_of_RTL

# Welcome to my 100 Days of RTL Challenge repository! üéâ

In this project, I have coded **100 different digital designs** using **Verilog** as part of a 100-day challenge to improve my RTL (Register Transfer Level) design and verification skills.

---

## üìÇ Repository Structure
The repository is organized as follows:

## Each day's folder contains:
- **Source code**  
- **Testbench**

## üñ•Ô∏è Tools & Environment

- **Simulation:** ModelSim  
- **Synthesis:** Intel Quartus Prime  
- **HDL:** Verilog  
- **Version Control:** GitHub  

## üìÖ Progress ‚Äì 100 Designs in 100 Days

| Day  | Design Implemented |
|------|--------------------|
| 1    | Basic Gates |
| 2    | Universal Gates |
| 3    | Boolean Expression using Gates |
| 4    | Half Adder |
| 5    | Full Adder |
| 6    | Half Subtractor |
| 7    | Full Subtractor |
| 8    | Ripple Carry Adder |
| 9    | Carry Skip Adder |
| 10   | Adder-Subtractor Circuit |
| 11   | BCD Adder |
| 12   | 2:4 Decoder |
| 13   | 3:8 Decoder |
| 14   | 2:4 Encoder |
| 15   | Priority Encoder |
| 16   | BCD to Seven Segment Display |
| 17   | 2:1 Multiplexer |
| 18   | 4:1 Multiplexer |
| 19   | 10:1 MUX using 4:1 MUX |
| 20   | AND Gate using 2:1 MUX |
| 21   | OR Gate using 2:1 MUX |
| 22   | NAND Gate using 2:1 MUX |
| 23   | NOR Gate using 2:1 MUX |
| 24   | 8:1 MUX using 2:1 MUX |
| 25   | k:1 Multiplexer |
| 26   | 4:1 Demultiplexer |
| 27   | 8:1 MUX using 3:8 Decoder + Tri-state Buffer |
| 28   | Comparator |
| 29   | Parity Generator |
| 30   | Binary to Gray Code Converter |
| 31   | Gray to Binary Code Converter |
| 32   | Logical Operators |
| 33   | Bitwise Operators |
| 34   | Reduction Operators |
| 35   | Shift Operators |
| 36   | Equality Operators |
| 37   | Relational Operators |
| 38   | Concatenation Operators |
| 39   | Arithmetic Operators |
| 40   | ALU |
| 41   | Basic Register |
| 42   | SR Latch |
| 43   | D Latch |
| 44   | SR Flip-Flop |
| 45   | JK Flip-Flop |
| 46   | D Flip-Flop |
| 47   | T Flip-Flop |
| 48   | Bidirectional Shift Register |
| 49   | Asynchronous D Flip-Flop |
| 50   | SR to D Flip-Flop Conversion |
| 51   | JK to SR Flip-Flop Conversion |
| 52   | Up Counter |
| 53   | Down Counter |
| 54   | Up-Down Counter |
| 55   | Asynchronous Up-Down Counter |
| 56   | Ring Counter |
| 57   | Johnson Counter |
| 58   | Mod Counter |
| 59   | SISO Shift Register |
| 60   | SIPO Shift Register |
| 61   | PISO Shift Register |
| 62   | PIPO Shift Register |
| 63   | Custom Sequence Generator |
| 64   | 3-bit Synchronous Up-Down Counter |
| 65   | 1010 Sequence Detector (Moore FSM) |
| 66   | 1010 Sequence Detector (Mealy FSM) |
| 67   | Overlapping 1010 Sequence Detector (Moore FSM) |
| 68   | Overlapping 1010 Sequence Detector (Mealy FSM) |
| 69   | BCD Counter |
| 70   | Vending Machine FSM |
| 71   | Traffic Light Controller |
| 72   | Elevator Controller |
| 73   | Frequency Divider |
| 74   | 4-bit Counter using Gated Clock |
| 75   | Barrel Shifter |
| 76   | Edge Detector |
| 77   | Single Port RAM |
| 78   | Dual Port RAM |
| 79   | Pseudo Random Bit Sequence Generator |
| 80   | 4-bit Binary Multiplier |
| 81   | Fixed Priority Arbiter (4-bit) |
| 82   | Round Robin Arbiter (4-bit) |
| 83   | One-Hot FSM |
| 84   | LIFO Stack |
| 85   | 24-Hour Clock Counter |
| 86   | Arithmetic Right Shifter |
| 87   | 4-bit Barrel Rotator |
| 88   | Read Only Memory (ROM) |
| 89   | GCD Calculator |
| 90   | Change-No Change Flip-Flop |
| 91   | Gated Clock with Dual Latch |
| 92   | Clock Phasing |
| 93   | Fibonacci Generator |
| 94   | Triangular Wave Generator |
| 95   | Pulse Width Modulation (PWM) Generator |
| 96   | Ring Oscillator |
| 97   | Stopwatch |
| 98   | Programmable Array Logic (PAL) |
| 99   | Programmable Logic Array (PLA) |
| 100  | Router 1√ó3 with UVM Verification |

---

## üèÜ Final Milestone ‚Äì Day 100
- **Router 1√ó3** ‚Äì Simulated in **ModelSim** and synthesized in **Quartus Prime**.  
- Verified using **UVM Testbench** with multiple packet lengths.  
- Achieved **95.8% Functional Coverage**.  

---

## üìú License
This project is licensed under the **MIT License** ‚Äì see the LICENSE file for details.

---

#Verilog #RTLDesign #FPGA #ASIC #UVM #100DaysOfCode #DigitalDesign #QuartusPrime #ModelSim
