import "primitives/core.futil";
import "primitives/memories/comb.futil";

component main(@go go: 1) -> (@done done: 1) {
  cells {
    @external mem = comb_mem_d1(4, 1, 1);
    val = std_reg(4);
    add = std_add(4);
    }
  wires {
    group write {
      mem.addr0 = 1'b0;
      mem.write_en = 1'b1;
      mem.write_data = val.out;
      write[done] = mem.done;
    }
    group read {
      mem.addr0 = 1'b0;
      val.in = mem.read_data;
      val.write_en = 1'b1;
      read[done] = val.done;
    }
    group upd {
      add.left = val.out;
      add.right = 4'd6;
      val.in = add.out;
      val.write_en = 1'b1;
      upd[done] = val.done;
    }
  }
  control {
    seq {
      read;
      upd;
      write;
    }
  }
}
