#! /classes/ece2300/install/pkgs/iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/va_math.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/v2009.vpi";
S_0x2090330 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x207b450 .scope module, "Top" "Top" 3 8;
 .timescale 0 0;
v0x20be490_0 .net "clk", 0 0, v0x20bd370_0;  1 drivers
v0x20be550_0 .var "dut_in0", 3 0;
v0x20be5f0_0 .var "dut_in1", 3 0;
v0x20be6f0_0 .net "dut_out", 3 0, L_0x20c08c0;  1 drivers
v0x20be7c0_0 .var "dut_sel", 0 0;
v0x20be8b0_0 .var "out", 3 0;
v0x20be950_0 .var "random_in0", 3 0;
v0x20bea30_0 .var "random_in1", 3 0;
v0x20beb10_0 .var "random_sel", 0 0;
v0x20bec60_0 .net "reset", 0 0, v0x20bd6b0_0;  1 drivers
S_0x207b5e0 .scope task, "check" "check" 3 45, 3 45 0, S_0x207b450;
 .timescale 0 0;
v0x209b3d0_0 .var "in0", 3 0;
v0x2099080_0 .var "in1", 3 0;
v0x2096d30_0 .var "out", 3 0;
v0x20949b0_0 .var "sel", 0 0;
TD_Top.check ;
    %load/vec4 v0x20bd530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x209b3d0_0;
    %store/vec4 v0x20be550_0, 0, 4;
    %load/vec4 v0x2099080_0;
    %store/vec4 v0x20be5f0_0, 0, 4;
    %load/vec4 v0x20949b0_0;
    %store/vec4 v0x20be7c0_0, 0, 1;
    %delay 8, 0;
    %load/vec4 v0x20bd5d0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %vpi_call/w 3 61 "$display", "%3d: %b %b %b > %b", v0x20bd450_0, v0x20be550_0, v0x20be5f0_0, v0x20be7c0_0, v0x20be6f0_0 {0 0 0};
T_0.2 ;
    %load/vec4 v0x2096d30_0;
    %load/vec4 v0x2096d30_0;
    %load/vec4 v0x20be6f0_0;
    %xor;
    %load/vec4 v0x2096d30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_0.4, 6;
    %load/vec4 v0x20bd5d0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %vpi_call/w 3 68 "$display", "\012\033[31mERROR\033[0m (cycle=%0d): %s != %s (%b != %b)", v0x20bd450_0, "dut_out", "out", v0x20be6f0_0, v0x2096d30_0 {0 0 0};
    %jmp T_0.7;
T_0.6 ;
    %vpi_call/w 3 71 "$write", "\033[31mFAILED\033[0m" {0 0 0};
T_0.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20bd530_0, 0, 1;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x20bd5d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %vpi_call/w 3 76 "$write", "\033[32m", ".", "\033[0m" {0 0 0};
T_0.8 ;
T_0.5 ;
    %delay 2, 0;
T_0.0 ;
    %end;
S_0x20b93d0 .scope module, "dut" "Mux2_4b_GL" 3 30, 4 10 0, S_0x207b450;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in0";
    .port_info 1 /INPUT 4 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "out";
v0x20bc0d0_0 .net "in0", 3 0, v0x20be550_0;  1 drivers
v0x20bc1d0_0 .net "in1", 3 0, v0x20be5f0_0;  1 drivers
v0x20bc2b0_0 .net "out", 3 0, L_0x20c08c0;  alias, 1 drivers
v0x20bc420_0 .net "sel", 0 0, v0x20be7c0_0;  1 drivers
L_0x20bf2e0 .part v0x20be550_0, 0, 1;
L_0x20bf3d0 .part v0x20be5f0_0, 0, 1;
L_0x20bfa00 .part v0x20be550_0, 1, 1;
L_0x20bfaa0 .part v0x20be5f0_0, 1, 1;
L_0x20c00b0 .part v0x20be550_0, 2, 1;
L_0x20c0150 .part v0x20be5f0_0, 2, 1;
L_0x20c0730 .part v0x20be550_0, 3, 1;
L_0x20c07d0 .part v0x20be5f0_0, 3, 1;
L_0x20c08c0 .concat8 [ 1 1 1 1], L_0x20bf190, L_0x20bf8b0, L_0x20bff60, L_0x20c05e0;
S_0x20b9640 .scope module, "mux0" "Mux2_1b_GL" 4 19, 5 8 0, S_0x20b93d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x20bed00 .functor AND 1, L_0x20bf2e0, L_0x20bf3d0, C4<1>, C4<1>;
L_0x20bee00 .functor NOT 1, v0x20be7c0_0, C4<0>, C4<0>, C4<0>;
L_0x20beea0 .functor AND 1, L_0x20bf2e0, L_0x20bee00, C4<1>, C4<1>;
L_0x20bef90 .functor OR 1, L_0x20bed00, L_0x20beea0, C4<0>, C4<0>;
L_0x20bf0d0 .functor AND 1, L_0x20bf3d0, v0x20be7c0_0, C4<1>, C4<1>;
L_0x20bf190 .functor OR 1, L_0x20bef90, L_0x20bf0d0, C4<0>, C4<0>;
v0x20b9890_0 .net *"_ivl_0", 0 0, L_0x20bed00;  1 drivers
v0x20b9990_0 .net *"_ivl_2", 0 0, L_0x20bee00;  1 drivers
v0x20b9a70_0 .net *"_ivl_4", 0 0, L_0x20beea0;  1 drivers
v0x20b9b30_0 .net *"_ivl_6", 0 0, L_0x20bef90;  1 drivers
v0x20b9c10_0 .net *"_ivl_8", 0 0, L_0x20bf0d0;  1 drivers
v0x20b9d40_0 .net "in0", 0 0, L_0x20bf2e0;  1 drivers
v0x20b9e00_0 .net "in1", 0 0, L_0x20bf3d0;  1 drivers
v0x20b9ec0_0 .net "out", 0 0, L_0x20bf190;  1 drivers
v0x20b9fa0_0 .net "sel", 0 0, v0x20be7c0_0;  alias, 1 drivers
S_0x20ba0e0 .scope module, "mux1" "Mux2_1b_GL" 4 26, 5 8 0, S_0x20b93d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x20bf4c0 .functor AND 1, L_0x20bfa00, L_0x20bfaa0, C4<1>, C4<1>;
L_0x20bf530 .functor NOT 1, v0x20be7c0_0, C4<0>, C4<0>, C4<0>;
L_0x20bf5a0 .functor AND 1, L_0x20bfa00, L_0x20bf530, C4<1>, C4<1>;
L_0x20bf6b0 .functor OR 1, L_0x20bf4c0, L_0x20bf5a0, C4<0>, C4<0>;
L_0x20bf7f0 .functor AND 1, L_0x20bfaa0, v0x20be7c0_0, C4<1>, C4<1>;
L_0x20bf8b0 .functor OR 1, L_0x20bf6b0, L_0x20bf7f0, C4<0>, C4<0>;
v0x20ba300_0 .net *"_ivl_0", 0 0, L_0x20bf4c0;  1 drivers
v0x20ba3e0_0 .net *"_ivl_2", 0 0, L_0x20bf530;  1 drivers
v0x20ba4c0_0 .net *"_ivl_4", 0 0, L_0x20bf5a0;  1 drivers
v0x20ba580_0 .net *"_ivl_6", 0 0, L_0x20bf6b0;  1 drivers
v0x20ba660_0 .net *"_ivl_8", 0 0, L_0x20bf7f0;  1 drivers
v0x20ba790_0 .net "in0", 0 0, L_0x20bfa00;  1 drivers
v0x20ba850_0 .net "in1", 0 0, L_0x20bfaa0;  1 drivers
v0x20ba910_0 .net "out", 0 0, L_0x20bf8b0;  1 drivers
v0x20ba9f0_0 .net "sel", 0 0, v0x20be7c0_0;  alias, 1 drivers
S_0x20baaf0 .scope module, "mux2" "Mux2_1b_GL" 4 33, 5 8 0, S_0x20b93d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x20bfb70 .functor AND 1, L_0x20c00b0, L_0x20c0150, C4<1>, C4<1>;
L_0x20bfbe0 .functor NOT 1, v0x20be7c0_0, C4<0>, C4<0>, C4<0>;
L_0x20bfc50 .functor AND 1, L_0x20c00b0, L_0x20bfbe0, C4<1>, C4<1>;
L_0x20bfd60 .functor OR 1, L_0x20bfb70, L_0x20bfc50, C4<0>, C4<0>;
L_0x20bfea0 .functor AND 1, L_0x20c0150, v0x20be7c0_0, C4<1>, C4<1>;
L_0x20bff60 .functor OR 1, L_0x20bfd60, L_0x20bfea0, C4<0>, C4<0>;
v0x20bacf0_0 .net *"_ivl_0", 0 0, L_0x20bfb70;  1 drivers
v0x20badd0_0 .net *"_ivl_2", 0 0, L_0x20bfbe0;  1 drivers
v0x20baeb0_0 .net *"_ivl_4", 0 0, L_0x20bfc50;  1 drivers
v0x20bafa0_0 .net *"_ivl_6", 0 0, L_0x20bfd60;  1 drivers
v0x20bb080_0 .net *"_ivl_8", 0 0, L_0x20bfea0;  1 drivers
v0x20bb1b0_0 .net "in0", 0 0, L_0x20c00b0;  1 drivers
v0x20bb270_0 .net "in1", 0 0, L_0x20c0150;  1 drivers
v0x20bb330_0 .net "out", 0 0, L_0x20bff60;  1 drivers
v0x20bb4a0_0 .net "sel", 0 0, v0x20be7c0_0;  alias, 1 drivers
S_0x20bb5c0 .scope module, "mux3" "Mux2_1b_GL" 4 40, 5 8 0, S_0x20b93d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x20c02c0 .functor AND 1, L_0x20c0730, L_0x20c07d0, C4<1>, C4<1>;
L_0x20c0330 .functor NOT 1, v0x20be7c0_0, C4<0>, C4<0>, C4<0>;
L_0x20c03a0 .functor AND 1, L_0x20c0730, L_0x20c0330, C4<1>, C4<1>;
L_0x20c0410 .functor OR 1, L_0x20c02c0, L_0x20c03a0, C4<0>, C4<0>;
L_0x20c0520 .functor AND 1, L_0x20c07d0, v0x20be7c0_0, C4<1>, C4<1>;
L_0x20c05e0 .functor OR 1, L_0x20c0410, L_0x20c0520, C4<0>, C4<0>;
v0x20bb810_0 .net *"_ivl_0", 0 0, L_0x20c02c0;  1 drivers
v0x20bb910_0 .net *"_ivl_2", 0 0, L_0x20c0330;  1 drivers
v0x20bb9f0_0 .net *"_ivl_4", 0 0, L_0x20c03a0;  1 drivers
v0x20bbab0_0 .net *"_ivl_6", 0 0, L_0x20c0410;  1 drivers
v0x20bbb90_0 .net *"_ivl_8", 0 0, L_0x20c0520;  1 drivers
v0x20bbcc0_0 .net "in0", 0 0, L_0x20c0730;  1 drivers
v0x20bbd80_0 .net "in1", 0 0, L_0x20c07d0;  1 drivers
v0x20bbe40_0 .net "out", 0 0, L_0x20c05e0;  1 drivers
v0x20bbfb0_0 .net "sel", 0 0, v0x20be7c0_0;  alias, 1 drivers
S_0x20bc570 .scope module, "t" "ece2300_TestUtils" 3 19, 6 26 0, S_0x207b450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0x20bd370_0 .var "clk", 0 0;
v0x20bd450_0 .var/2s "cycles", 31 0;
v0x20bd530_0 .var "failed", 0 0;
v0x20bd5d0_0 .var/2s "n", 31 0;
v0x20bd6b0_0 .var "reset", 0 0;
v0x20bd7c0_0 .var/2s "seed", 31 0;
v0x20bd8a0_0 .var/2s "test_case", 31 0;
v0x20bd980_0 .var/2s "test_suite", 31 0;
v0x20bda60_0 .var/str "vcd_filename";
E_0x207aa40 .event posedge, v0x20bd370_0;
S_0x20bc740 .scope task, "test_bench_begin" "test_bench_begin" 6 100, 6 100 0, S_0x20bc570;
 .timescale 0 0;
v0x20bc8f0_0 .var/str "filename";
TD_Top.t.test_bench_begin ;
    %pushi/str "\012";
    %load/str v0x20bc8f0_0;
    %concat/str;
    %vpi_call/w 6 101 "$write", S<0,str> {0 0 1};
    %delay 1, 0;
    %end;
S_0x20bc9d0 .scope task, "test_bench_end" "test_bench_end" 6 109, 6 109 0, S_0x20bc570;
 .timescale 0 0;
TD_Top.t.test_bench_end ;
    %vpi_call/w 6 110 "$write", "\012" {0 0 0};
    %load/vec4 v0x20bd5d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %vpi_call/w 6 112 "$write", "\012" {0 0 0};
T_2.10 ;
    %vpi_call/w 6 113 "$finish" {0 0 0};
    %end;
S_0x20bcbd0 .scope task, "test_case_begin" "test_case_begin" 6 135, 6 135 0, S_0x20bc570;
 .timescale 0 0;
v0x20bcde0_0 .var/str "taskname";
TD_Top.t.test_case_begin ;
    %pushi/str "\012  ";
    %load/str v0x20bcde0_0;
    %concat/str;
    %concati/str " ";
    %vpi_call/w 6 136 "$write", S<0,str> {0 0 1};
    %load/vec4 v0x20bd5d0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.12, 4;
    %vpi_call/w 6 138 "$write", "\012" {0 0 0};
T_3.12 ;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x20bd7c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20bd530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20bd6b0_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20bd6b0_0, 0, 1;
    %end;
S_0x20bce80 .scope task, "test_suite_begin" "test_suite_begin" 6 120, 6 120 0, S_0x20bc570;
 .timescale 0 0;
v0x20bd060_0 .var/str "suite_name";
TD_Top.t.test_suite_begin ;
    %pushi/str "\012\012";
    %load/str v0x20bd060_0;
    %concat/str;
    %vpi_call/w 6 121 "$write", S<0,str> {0 0 1};
    %end;
S_0x20bd140 .scope task, "test_suite_end" "test_suite_end" 6 128, 6 128 0, S_0x20bc570;
 .timescale 0 0;
TD_Top.t.test_suite_end ;
    %end;
S_0x20bdc10 .scope task, "test_case_1_basic" "test_case_1_basic" 3 76, 3 76 0, S_0x207b450;
 .timescale 0 0;
TD_Top.test_case_1_basic ;
    %pushi/str "test_case_1_basic";
    %store/str v0x20bcde0_0;
    %fork TD_Top.t.test_case_begin, S_0x20bcbd0;
    %join;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x209b3d0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x2099080_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20949b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x2096d30_0, 0, 4;
    %fork TD_Top.check, S_0x207b5e0;
    %join;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x209b3d0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x2099080_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20949b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x2096d30_0, 0, 4;
    %fork TD_Top.check, S_0x207b5e0;
    %join;
    %end;
S_0x20bdda0 .scope task, "test_case_2_directed" "test_case_2_directed" 3 85, 3 85 0, S_0x207b450;
 .timescale 0 0;
TD_Top.test_case_2_directed ;
    %pushi/str "test_case_2_directed";
    %store/str v0x20bcde0_0;
    %fork TD_Top.t.test_case_begin, S_0x20bcbd0;
    %join;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x209b3d0_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x2099080_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20949b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x2096d30_0, 0, 4;
    %fork TD_Top.check, S_0x207b5e0;
    %join;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x209b3d0_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x2099080_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20949b0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x2096d30_0, 0, 4;
    %fork TD_Top.check, S_0x207b5e0;
    %join;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x209b3d0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x2099080_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20949b0_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x2096d30_0, 0, 4;
    %fork TD_Top.check, S_0x207b5e0;
    %join;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x209b3d0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x2099080_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20949b0_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x2096d30_0, 0, 4;
    %fork TD_Top.check, S_0x207b5e0;
    %join;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x209b3d0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x2099080_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20949b0_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x2096d30_0, 0, 4;
    %fork TD_Top.check, S_0x207b5e0;
    %join;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x209b3d0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x2099080_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20949b0_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x2096d30_0, 0, 4;
    %fork TD_Top.check, S_0x207b5e0;
    %join;
    %end;
S_0x20bdfd0 .scope task, "test_case_3_random" "test_case_3_random" 3 103, 3 103 0, S_0x207b450;
 .timescale 0 0;
TD_Top.test_case_3_random ;
    %pushi/str "test_case_3_random";
    %store/str v0x20bcde0_0;
    %fork TD_Top.t.test_case_begin, S_0x20bcbd0;
    %join;
    %fork t_1, S_0x20be1b0;
    %jmp t_0;
    .scope S_0x20be1b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20be390_0, 0, 32;
T_8.14 ;
    %load/vec4 v0x20be390_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_8.15, 5;
    %vpi_func 3 112 "$urandom" 32, v0x20bd7c0_0 {0 0 0};
    %pad/u 4;
    %store/vec4 v0x20be950_0, 0, 4;
    %vpi_func 3 113 "$urandom" 32, v0x20bd7c0_0 {0 0 0};
    %pad/u 4;
    %store/vec4 v0x20bea30_0, 0, 4;
    %vpi_func 3 114 "$urandom" 32, v0x20bd7c0_0 {0 0 0};
    %pad/u 1;
    %store/vec4 v0x20beb10_0, 0, 1;
    %load/vec4 v0x20be950_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x20bea30_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0x20beb10_0;
    %inv;
    %load/vec4 v0x20be950_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
    %load/vec4 v0x20beb10_0;
    %load/vec4 v0x20bea30_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0x20be8b0_0, 4;
    %load/vec4 v0x20be950_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x20bea30_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x20beb10_0;
    %inv;
    %load/vec4 v0x20be950_0;
    %parti/s 1, 1, 2;
    %and;
    %or;
    %load/vec4 v0x20beb10_0;
    %load/vec4 v0x20bea30_0;
    %parti/s 1, 1, 2;
    %and;
    %or;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0x20be8b0_0, 4;
    %load/vec4 v0x20be950_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x20bea30_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0x20beb10_0;
    %inv;
    %load/vec4 v0x20be950_0;
    %parti/s 1, 2, 3;
    %and;
    %or;
    %load/vec4 v0x20beb10_0;
    %load/vec4 v0x20bea30_0;
    %parti/s 1, 2, 3;
    %and;
    %or;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0x20be8b0_0, 4;
    %load/vec4 v0x20be950_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x20bea30_0;
    %parti/s 1, 3, 3;
    %and;
    %load/vec4 v0x20beb10_0;
    %inv;
    %load/vec4 v0x20be950_0;
    %parti/s 1, 3, 3;
    %and;
    %or;
    %load/vec4 v0x20beb10_0;
    %load/vec4 v0x20bea30_0;
    %parti/s 1, 3, 3;
    %and;
    %or;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0x20be8b0_0, 4;
    %load/vec4 v0x20be950_0;
    %store/vec4 v0x209b3d0_0, 0, 4;
    %load/vec4 v0x20bea30_0;
    %store/vec4 v0x2099080_0, 0, 4;
    %load/vec4 v0x20beb10_0;
    %store/vec4 v0x20949b0_0, 0, 1;
    %load/vec4 v0x20be8b0_0;
    %store/vec4 v0x2096d30_0, 0, 4;
    %fork TD_Top.check, S_0x207b5e0;
    %join;
    %load/vec4 v0x20be390_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x20be390_0, 0, 32;
    %jmp T_8.14;
T_8.15 ;
    %end;
    .scope S_0x20bdfd0;
t_0 %join;
    %end;
S_0x20be1b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 108, 3 108 0, S_0x20bdfd0;
 .timescale 0 0;
v0x20be390_0 .var/2s "i", 31 0;
    .scope S_0x20bc570;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20bd530_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20bd5d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20bd8a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20bd980_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x20bd7c0_0, 0, 32;
    %end;
    .thread T_9, $init;
    .scope S_0x20bc570;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20bd370_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x20bc570;
T_11 ;
    %delay 5, 0;
    %load/vec4 v0x20bd370_0;
    %inv;
    %store/vec4 v0x20bd370_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x20bc570;
T_12 ;
    %vpi_func 6 53 "$value$plusargs" 32, "test-suite=%d", v0x20bd980_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20bd980_0, 0, 32;
T_12.0 ;
    %vpi_func 6 56 "$value$plusargs" 32, "test-case=%d", v0x20bd8a0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20bd8a0_0, 0, 32;
T_12.2 ;
    %load/vec4 v0x20bd8a0_0;
    %store/vec4 v0x20bd5d0_0, 0, 32;
    %vpi_func 6 61 "$value$plusargs" 32, "dump-vcd=%s", v0x20bda60_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %vpi_call/w 6 62 "$dumpfile", v0x20bda60_0 {0 0 0};
    %vpi_call/w 6 63 "$dumpvars" {0 0 0};
T_12.4 ;
    %end;
    .thread T_12;
    .scope S_0x20bc570;
T_13 ;
    %wait E_0x207aa40;
    %load/vec4 v0x20bd6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x20bd450_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x20bd450_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x20bd450_0, 0;
T_13.1 ;
    %load/vec4 v0x20bd450_0;
    %cmpi/s 10000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_13.2, 5;
    %vpi_call/w 6 87 "$display", "\012ERROR (cycles=%0d): timeout!", v0x20bd450_0 {0 0 0};
    %vpi_call/w 6 88 "$finish" {0 0 0};
T_13.2 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x207b450;
T_14 ;
    %pushi/str "../test/Mux2_4b_GL-test.v";
    %store/str v0x20bc8f0_0;
    %fork TD_Top.t.test_bench_begin, S_0x20bc740;
    %join;
    %load/vec4 v0x20bd5d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_14.2, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x20bd5d0_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_14.2;
    %jmp/0xz  T_14.0, 5;
    %fork TD_Top.test_case_1_basic, S_0x20bdc10;
    %join;
T_14.0 ;
    %fork TD_Top.t.test_bench_end, S_0x20bc9d0;
    %join;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "../test/Mux2_4b_GL-test.v";
    "../hw/Mux2_4b_GL.v";
    "../hw/Mux2_1b_GL.v";
    "../test/ece2300-test.v";
