Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Oct 26 07:31:38 2022
| Host         : ubuntu running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  75          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (384)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (153)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (384)
--------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: clk_tree_0/clk_1100kHz/div_clk_cnt_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: clk_tree_0/clk_1100kHz/div_clk_cnt_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: clk_tree_0/clk_1100kHz/div_clk_cnt_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: clk_tree_0/clk_1100kHz/div_clk_cnt_reg[3]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: clk_tree_0/clk_1100kHz/div_clk_cnt_reg[4]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: clk_tree_0/clk_1100kHz/div_clk_cnt_reg[5]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: clk_tree_0/clk_1100kHz/div_clk_cnt_reg[6]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: clk_tree_0/clk_1100kHz/div_clk_cnt_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_tree_0/clk_277Hz/div_clk_cnt_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_tree_0/clk_277Hz/div_clk_cnt_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_tree_0/clk_277Hz/div_clk_cnt_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_tree_0/clk_277Hz/div_clk_cnt_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_tree_0/clk_277Hz/div_clk_cnt_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_tree_0/clk_277Hz/div_clk_cnt_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_tree_0/clk_277Hz/div_clk_cnt_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_tree_0/clk_277Hz/div_clk_cnt_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clk_tree_0/clk_5MHz/div_clk_cnt_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clk_tree_0/clk_5MHz/div_clk_cnt_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clk_tree_0/clk_5MHz/div_clk_cnt_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clk_tree_0/clk_5MHz/div_clk_cnt_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clk_tree_0/clk_5MHz/div_clk_cnt_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (153)
--------------------------------------------------
 There are 153 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  161          inf        0.000                      0                  161           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           161 Endpoints
Min Delay           161 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            clk_tree_0/clk_1100kHz/div_clk_cnt_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.769ns  (logic 1.580ns (20.339%)  route 6.189ns (79.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_n_IBUF_inst/O
                         net (fo=11, routed)          2.146     3.602    ad_9226_0/U1_AD9220_ReadModule/E[0]
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.124     3.726 f  ad_9226_0/U1_AD9220_ReadModule/o_debugled_i_2/O
                         net (fo=65, routed)          4.043     7.769    clk_tree_0/clk_1100kHz/div_clk_cnt_reg[7]_0
    SLICE_X36Y58         FDCE                                         f  clk_tree_0/clk_1100kHz/div_clk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            clk_tree_0/clk_1100kHz/div_clk_cnt_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.769ns  (logic 1.580ns (20.339%)  route 6.189ns (79.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_n_IBUF_inst/O
                         net (fo=11, routed)          2.146     3.602    ad_9226_0/U1_AD9220_ReadModule/E[0]
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.124     3.726 f  ad_9226_0/U1_AD9220_ReadModule/o_debugled_i_2/O
                         net (fo=65, routed)          4.043     7.769    clk_tree_0/clk_1100kHz/div_clk_cnt_reg[7]_0
    SLICE_X36Y58         FDCE                                         f  clk_tree_0/clk_1100kHz/div_clk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            clk_tree_0/clk_1100kHz/div_clk_cnt_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.769ns  (logic 1.580ns (20.339%)  route 6.189ns (79.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_n_IBUF_inst/O
                         net (fo=11, routed)          2.146     3.602    ad_9226_0/U1_AD9220_ReadModule/E[0]
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.124     3.726 f  ad_9226_0/U1_AD9220_ReadModule/o_debugled_i_2/O
                         net (fo=65, routed)          4.043     7.769    clk_tree_0/clk_1100kHz/div_clk_cnt_reg[7]_0
    SLICE_X36Y58         FDCE                                         f  clk_tree_0/clk_1100kHz/div_clk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            clk_tree_0/clk_1100kHz/div_clk_cnt_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.769ns  (logic 1.580ns (20.339%)  route 6.189ns (79.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_n_IBUF_inst/O
                         net (fo=11, routed)          2.146     3.602    ad_9226_0/U1_AD9220_ReadModule/E[0]
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.124     3.726 f  ad_9226_0/U1_AD9220_ReadModule/o_debugled_i_2/O
                         net (fo=65, routed)          4.043     7.769    clk_tree_0/clk_1100kHz/div_clk_cnt_reg[7]_0
    SLICE_X36Y58         FDCE                                         f  clk_tree_0/clk_1100kHz/div_clk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad_9226_0/U1_AD9220_ReadModule/o_clk_driver_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_ad9226_clk_driver
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.646ns  (logic 3.975ns (51.990%)  route 3.671ns (48.010%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDCE                         0.000     0.000 r  ad_9226_0/U1_AD9220_ReadModule/o_clk_driver_reg/C
    SLICE_X31Y75         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ad_9226_0/U1_AD9220_ReadModule/o_clk_driver_reg/Q
                         net (fo=1, routed)           3.671     4.127    o_ad9226_clk_driver_OBUF
    M19                  OBUF (Prop_obuf_I_O)         3.519     7.646 r  o_ad9226_clk_driver_OBUF_inst/O
                         net (fo=0)                   0.000     7.646    o_ad9226_clk_driver
    M19                                                               r  o_ad9226_clk_driver (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            clk_tree_0/clk_1100kHz/div_clk_cnt_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.628ns  (logic 1.580ns (20.714%)  route 6.048ns (79.286%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_n_IBUF_inst/O
                         net (fo=11, routed)          2.146     3.602    ad_9226_0/U1_AD9220_ReadModule/E[0]
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.124     3.726 f  ad_9226_0/U1_AD9220_ReadModule/o_debugled_i_2/O
                         net (fo=65, routed)          3.902     7.628    clk_tree_0/clk_1100kHz/div_clk_cnt_reg[7]_0
    SLICE_X36Y59         FDCE                                         f  clk_tree_0/clk_1100kHz/div_clk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            clk_tree_0/clk_1100kHz/div_clk_cnt_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.628ns  (logic 1.580ns (20.714%)  route 6.048ns (79.286%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_n_IBUF_inst/O
                         net (fo=11, routed)          2.146     3.602    ad_9226_0/U1_AD9220_ReadModule/E[0]
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.124     3.726 f  ad_9226_0/U1_AD9220_ReadModule/o_debugled_i_2/O
                         net (fo=65, routed)          3.902     7.628    clk_tree_0/clk_1100kHz/div_clk_cnt_reg[7]_0
    SLICE_X36Y59         FDCE                                         f  clk_tree_0/clk_1100kHz/div_clk_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            clk_tree_0/clk_1100kHz/div_clk_cnt_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.628ns  (logic 1.580ns (20.714%)  route 6.048ns (79.286%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_n_IBUF_inst/O
                         net (fo=11, routed)          2.146     3.602    ad_9226_0/U1_AD9220_ReadModule/E[0]
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.124     3.726 f  ad_9226_0/U1_AD9220_ReadModule/o_debugled_i_2/O
                         net (fo=65, routed)          3.902     7.628    clk_tree_0/clk_1100kHz/div_clk_cnt_reg[7]_0
    SLICE_X36Y59         FDCE                                         f  clk_tree_0/clk_1100kHz/div_clk_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            clk_tree_0/clk_1100kHz/div_clk_cnt_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.628ns  (logic 1.580ns (20.714%)  route 6.048ns (79.286%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_n_IBUF_inst/O
                         net (fo=11, routed)          2.146     3.602    ad_9226_0/U1_AD9220_ReadModule/E[0]
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.124     3.726 f  ad_9226_0/U1_AD9220_ReadModule/o_debugled_i_2/O
                         net (fo=65, routed)          3.902     7.628    clk_tree_0/clk_1100kHz/div_clk_cnt_reg[7]_0
    SLICE_X36Y59         FDCE                                         f  clk_tree_0/clk_1100kHz/div_clk_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ad_9226_0/U1_AD9220_ReadModule/clkCnt_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.172ns  (logic 1.580ns (22.032%)  route 5.592ns (77.968%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_n_IBUF_inst/O
                         net (fo=11, routed)          2.146     3.602    ad_9226_0/U1_AD9220_ReadModule/E[0]
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.124     3.726 f  ad_9226_0/U1_AD9220_ReadModule/o_debugled_i_2/O
                         net (fo=65, routed)          3.446     7.172    ad_9226_0/U1_AD9220_ReadModule/rst_n
    SLICE_X33Y73         FDCE                                         f  ad_9226_0/U1_AD9220_ReadModule/clkCnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_master_1/Data_State_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_master_1/o_cs_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.128ns (40.878%)  route 0.185ns (59.122%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE                         0.000     0.000 r  spi_master_1/Data_State_reg[4]/C
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  spi_master_1/Data_State_reg[4]/Q
                         net (fo=9, routed)           0.185     0.313    spi_master_1/Data_State_reg_n_1_[4]
    SLICE_X64Y94         FDPE                                         r  spi_master_1/o_cs_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_1/Data_State_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_master_1/o_tx_ch1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.186ns (59.015%)  route 0.129ns (40.985%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE                         0.000     0.000 r  spi_master_1/Data_State_reg[3]/C
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  spi_master_1/Data_State_reg[3]/Q
                         net (fo=4, routed)           0.129     0.270    spi_master_1/Data_State_reg_n_1_[3]
    SLICE_X65Y94         LUT5 (Prop_lut5_I0_O)        0.045     0.315 r  spi_master_1/o_tx_ch1_i_2__0/O
                         net (fo=1, routed)           0.000     0.315    spi_master_1/o_tx_ch1_i_2__0_n_1
    SLICE_X65Y94         FDCE                                         r  spi_master_1/o_tx_ch1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/Data_State_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_master_0/o_sck_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE                         0.000     0.000 r  spi_master_0/Data_State_reg[0]/C
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  spi_master_0/Data_State_reg[0]/Q
                         net (fo=7, routed)           0.116     0.280    spi_master_0/Data_State_reg_n_1_[0]
    SLICE_X65Y91         LUT2 (Prop_lut2_I0_O)        0.045     0.325 r  spi_master_0/o_sck_i_1/O
                         net (fo=1, routed)           0.000     0.325    spi_master_0/o_sck_i_1_n_1
    SLICE_X65Y91         FDCE                                         r  spi_master_0/o_sck_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_1/Data_State_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_master_1/Data_State_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.186ns (52.812%)  route 0.166ns (47.188%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE                         0.000     0.000 r  spi_master_1/Data_State_reg[0]/C
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  spi_master_1/Data_State_reg[0]/Q
                         net (fo=7, routed)           0.166     0.307    spi_master_1/Data_State_reg_n_1_[0]
    SLICE_X65Y93         LUT5 (Prop_lut5_I1_O)        0.045     0.352 r  spi_master_1/Data_State[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.352    spi_master_1/Data_State[3]_i_1__0_n_1
    SLICE_X65Y93         FDRE                                         r  spi_master_1/Data_State_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_1/Data_State_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_master_1/Data_State_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.226ns (63.637%)  route 0.129ns (36.363%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE                         0.000     0.000 r  spi_master_1/Data_State_reg[4]/C
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  spi_master_1/Data_State_reg[4]/Q
                         net (fo=9, routed)           0.129     0.257    spi_master_1/Data_State_reg_n_1_[4]
    SLICE_X65Y93         LUT5 (Prop_lut5_I0_O)        0.098     0.355 r  spi_master_1/Data_State[0]_i_1/O
                         net (fo=1, routed)           0.000     0.355    spi_master_1/Data_State[0]
    SLICE_X65Y93         FDRE                                         r  spi_master_1/Data_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_1/Data_State_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_master_1/Data_State_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.226ns (63.458%)  route 0.130ns (36.542%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE                         0.000     0.000 r  spi_master_1/Data_State_reg[4]/C
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  spi_master_1/Data_State_reg[4]/Q
                         net (fo=9, routed)           0.130     0.258    spi_master_1/Data_State_reg_n_1_[4]
    SLICE_X65Y93         LUT3 (Prop_lut3_I2_O)        0.098     0.356 r  spi_master_1/Data_State[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.356    spi_master_1/Data_State[1]_i_1__0_n_1
    SLICE_X65Y93         FDRE                                         r  spi_master_1/Data_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_1/Data_State_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_master_1/Data_State_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.229ns (63.941%)  route 0.129ns (36.059%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE                         0.000     0.000 r  spi_master_1/Data_State_reg[4]/C
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  spi_master_1/Data_State_reg[4]/Q
                         net (fo=9, routed)           0.129     0.257    spi_master_1/Data_State_reg_n_1_[4]
    SLICE_X65Y93         LUT4 (Prop_lut4_I3_O)        0.101     0.358 r  spi_master_1/Data_State[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.358    spi_master_1/Data_State[2]_i_1__0_n_1
    SLICE_X65Y93         FDRE                                         r  spi_master_1/Data_State_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_1/Data_State_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_master_1/Data_State_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.192ns (53.603%)  route 0.166ns (46.397%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE                         0.000     0.000 r  spi_master_1/Data_State_reg[0]/C
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  spi_master_1/Data_State_reg[0]/Q
                         net (fo=7, routed)           0.166     0.307    spi_master_1/Data_State_reg_n_1_[0]
    SLICE_X65Y93         LUT5 (Prop_lut5_I0_O)        0.051     0.358 r  spi_master_1/Data_State[4]_i_1/O
                         net (fo=1, routed)           0.000     0.358    spi_master_1/Data_State[4]
    SLICE_X65Y93         FDRE                                         r  spi_master_1/Data_State_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/Data_State_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_master_0/o_tx_ch1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.209ns (56.125%)  route 0.163ns (43.875%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE                         0.000     0.000 r  spi_master_0/Data_State_reg[3]/C
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  spi_master_0/Data_State_reg[3]/Q
                         net (fo=4, routed)           0.163     0.327    spi_master_0/Data_State_reg_n_1_[3]
    SLICE_X64Y92         LUT5 (Prop_lut5_I0_O)        0.045     0.372 r  spi_master_0/o_tx_ch1_i_2/O
                         net (fo=1, routed)           0.000     0.372    spi_master_0/o_tx_ch1_i_2_n_1
    SLICE_X64Y92         FDCE                                         r  spi_master_0/o_tx_ch1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad_9226_0/U1_AD9220_ReadModule/clkCnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad_9226_0/U1_AD9220_ReadModule/clkCnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.186ns (47.866%)  route 0.203ns (52.134%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDCE                         0.000     0.000 r  ad_9226_0/U1_AD9220_ReadModule/clkCnt_reg[1]/C
    SLICE_X33Y73         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  ad_9226_0/U1_AD9220_ReadModule/clkCnt_reg[1]/Q
                         net (fo=33, routed)          0.203     0.344    ad_9226_0/U1_AD9220_ReadModule/clkCnt_reg_n_1_[1]
    SLICE_X33Y73         LUT5 (Prop_lut5_I0_O)        0.045     0.389 r  ad_9226_0/U1_AD9220_ReadModule/clkCnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.389    ad_9226_0/U1_AD9220_ReadModule/clkCnt[1]
    SLICE_X33Y73         FDCE                                         r  ad_9226_0/U1_AD9220_ReadModule/clkCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------





