{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696023235957 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696023235957 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 29 15:33:55 2023 " "Processing started: Fri Sep 29 15:33:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696023235957 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1696023235957 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1696023235957 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1696023236400 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1696023236400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file sumador/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "sumador/fulladder.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura_Practicas/practica1/alu/alu/sumador/fulladder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696023247175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696023247175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura_Practicas/practica1/alu/alu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696023247179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696023247179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alun.v 1 1 " "Found 1 design units, including 1 entities, in source file alun.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluN " "Found entity 1: aluN" {  } { { "aluN.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura_Practicas/practica1/alu/alu/aluN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696023247183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696023247183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp7segs.v 1 1 " "Found 1 design units, including 1 entities, in source file disp7segs.v" { { "Info" "ISGN_ENTITY_NAME" "1 disp7segs " "Found entity 1: disp7segs" {  } { { "disp7segs.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura_Practicas/practica1/alu/alu/disp7segs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696023247187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696023247187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura_Practicas/practica1/alu/alu/rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696023247191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696023247191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_fpga " "Found entity 1: alu_fpga" {  } { { "alu_fpga.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura_Practicas/practica1/alu/alu/alu_fpga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696023247191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696023247191 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_fpga " "Elaborating entity \"alu_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1696023247239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:rom_a " "Elaborating entity \"rom\" for hierarchy \"rom:rom_a\"" {  } { { "alu_fpga.v" "rom_a" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura_Practicas/practica1/alu/alu/alu_fpga.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1696023247239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluN aluN:alu " "Elaborating entity \"aluN\" for hierarchy \"aluN:alu\"" {  } { { "alu_fpga.v" "alu" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura_Practicas/practica1/alu/alu/alu_fpga.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1696023247243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu aluN:alu\|alu:alutag\[0\].alu_N " "Elaborating entity \"alu\" for hierarchy \"aluN:alu\|alu:alutag\[0\].alu_N\"" {  } { { "aluN.v" "alutag\[0\].alu_N" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura_Practicas/practica1/alu/alu/aluN.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1696023247243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder aluN:alu\|alu:alutag\[0\].alu_N\|fulladder:fa " "Elaborating entity \"fulladder\" for hierarchy \"aluN:alu\|alu:alutag\[0\].alu_N\|fulladder:fa\"" {  } { { "alu.v" "fa" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura_Practicas/practica1/alu/alu/alu.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1696023247243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp7segs disp7segs:disp_0 " "Elaborating entity \"disp7segs\" for hierarchy \"disp7segs:disp_0\"" {  } { { "alu_fpga.v" "disp_0" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura_Practicas/practica1/alu/alu/alu_fpga.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1696023247255 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696023247486 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 29 15:34:07 2023 " "Processing ended: Fri Sep 29 15:34:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696023247486 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696023247486 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696023247486 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1696023247486 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 1  " "Quartus Prime Flow was successful. 0 errors, 1 warning" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1696023248319 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696023249303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696023249303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 29 15:34:08 2023 " "Processing started: Fri Sep 29 15:34:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696023249303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1696023249303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim alu alu " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim alu alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1696023249303 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim alu alu " "Quartus(args): --rtl_sim alu alu" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1696023249303 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1696023251968 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1696023252565 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1696023252569 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/bdvth/OneDrive/Escritorio/Arquitectura_Practicas/practica1/alu/alu/simulation/modelsim/alu_run_msim_rtl_verilog.do" {  } { { "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura_Practicas/practica1/alu/alu/simulation/modelsim/alu_run_msim_rtl_verilog.do" "0" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura_Practicas/practica1/alu/alu/simulation/modelsim/alu_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/bdvth/OneDrive/Escritorio/Arquitectura_Practicas/practica1/alu/alu/simulation/modelsim/alu_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1696023257659 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1696023257663 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1696023257676 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1696023257676 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/bdvth/OneDrive/Escritorio/Arquitectura_Practicas/practica1/alu/alu/alu_nativelink_simulation.rpt" {  } { { "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura_Practicas/practica1/alu/alu/alu_nativelink_simulation.rpt" "0" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura_Practicas/practica1/alu/alu/alu_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/bdvth/OneDrive/Escritorio/Arquitectura_Practicas/practica1/alu/alu/alu_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1696023257676 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1696023257676 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696023257680 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 29 15:34:17 2023 " "Processing ended: Fri Sep 29 15:34:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696023257680 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696023257680 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696023257680 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1696023257680 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 1  " "Quartus Prime Flow was successful. 0 errors, 1 warning" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1696023302910 ""}
