#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Feb 24 17:32:13 2020
# Process ID: 11280
# Current directory: E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/impl_1
# Command line: vivado.exe -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/impl_1/system_wrapper.vdi
# Journal file: E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 326.195 ; gain = 44.230
Command: link_design -top system_wrapper -part xc7z035ffg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'example_top/CLK_WIZ_DDR'
INFO: [Project 1-454] Reading design checkpoint 'e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'example_top/FIFO_INST'
INFO: [Project 1-454] Reading design checkpoint 'e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.dcp' for cell 'example_top/READ_FIFO_INST'
INFO: [Project 1-454] Reading design checkpoint 'e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'example_top/u_mig_7series_0'
INFO: [Netlist 29-17] Analyzing 1669 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z035ffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_emc_0_0/system_axi_emc_0_0_board.xdc] for cell 'system_i/axi_emc_0'
Finished Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_emc_0_0/system_axi_emc_0_0_board.xdc] for cell 'system_i/axi_emc_0'
Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_emc_0_0/system_axi_emc_0_0.xdc] for cell 'system_i/axi_emc_0'
Finished Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_emc_0_0/system_axi_emc_0_0.xdc] for cell 'system_i/axi_emc_0'
Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr_aclk_0_board.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr_aclk_0_board.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr_aclk_0.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr_aclk_0.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'example_top/CLK_WIZ_DDR/inst'
Finished Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'example_top/CLK_WIZ_DDR/inst'
Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'example_top/CLK_WIZ_DDR/inst'
Finished Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'example_top/CLK_WIZ_DDR/inst'
Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'example_top/u_mig_7series_0'
Finished Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'example_top/u_mig_7series_0'
Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'example_top/FIFO_INST/U0'
Finished Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'example_top/FIFO_INST/U0'
Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'example_top/READ_FIFO_INST/U0'
Finished Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'example_top/READ_FIFO_INST/U0'
Parsing XDC File [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc]
WARNING: [Vivado 12-584] No ports matched 'SendIRQ[0]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SendIRQ[0]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_tri_io[0]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_tri_io[0]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO2_0_tri_io[0]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO2_0_tri_io[0]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Timing 38-35] Done setting XDC timing constraints. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:174]
INFO: [Timing 38-2] Deriving generated clocks [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:174]
get_clocks: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1522.691 ; gain = 580.102
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:244]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:245]
WARNING: [Vivado 12-507] No nets matched 'example_top/ddr3_allwr_flag'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:246]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:246]
WARNING: [Vivado 12-507] No nets matched 'example_top/ddr3_onewr_flag'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:247]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:247]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:248]
WARNING: [Vivado 12-507] No nets matched 'GPIO_0_tri_o_OBUF[0]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:250]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:250]
WARNING: [Vivado 12-507] No nets matched 'example_top/Mean_value_remainders[0]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:252]
WARNING: [Vivado 12-507] No nets matched 'example_top/Mean_value_remainders[1]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:252]
WARNING: [Vivado 12-507] No nets matched 'example_top/Mean_value_remainders[2]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:252]
WARNING: [Vivado 12-507] No nets matched 'example_top/Mean_value_remainders[3]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:252]
WARNING: [Vivado 12-507] No nets matched 'example_top/Mean_value_remainders[4]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:252]
WARNING: [Vivado 12-507] No nets matched 'example_top/Mean_value_remainders[5]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:252]
WARNING: [Vivado 12-507] No nets matched 'example_top/Mean_value_remainders[6]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:252]
WARNING: [Vivado 12-507] No nets matched 'example_top/Mean_value_remainders[7]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:252]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:252]
WARNING: [Vivado 12-507] No nets matched 'example_top/Mean_value[0]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:253]
WARNING: [Vivado 12-507] No nets matched 'example_top/Mean_value[1]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:253]
WARNING: [Vivado 12-507] No nets matched 'example_top/Mean_value[2]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:253]
WARNING: [Vivado 12-507] No nets matched 'example_top/Mean_value[3]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:253]
WARNING: [Vivado 12-507] No nets matched 'example_top/Mean_value[4]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:253]
WARNING: [Vivado 12-507] No nets matched 'example_top/Mean_value[5]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:253]
WARNING: [Vivado 12-507] No nets matched 'example_top/Mean_value[6]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:253]
WARNING: [Vivado 12-507] No nets matched 'example_top/Mean_value[7]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:253]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:253]
WARNING: [Vivado 12-507] No nets matched 'example_top/MonopulseEx_Arithmetic1/Monopulse_extraction_1/Falling_edge_num[0]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:255]
WARNING: [Vivado 12-507] No nets matched 'example_top/MonopulseEx_Arithmetic1/Monopulse_extraction_1/Falling_edge_num[1]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:255]
WARNING: [Vivado 12-507] No nets matched 'example_top/MonopulseEx_Arithmetic1/Monopulse_extraction_1/Falling_edge_num[2]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:255]
WARNING: [Vivado 12-507] No nets matched 'example_top/MonopulseEx_Arithmetic1/Monopulse_extraction_1/Falling_edge_num[3]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:255]
WARNING: [Vivado 12-507] No nets matched 'example_top/MonopulseEx_Arithmetic1/Monopulse_extraction_1/Falling_edge_num[4]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:255]
WARNING: [Vivado 12-507] No nets matched 'example_top/MonopulseEx_Arithmetic1/Monopulse_extraction_1/Falling_edge_num[5]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:255]
WARNING: [Vivado 12-507] No nets matched 'example_top/MonopulseEx_Arithmetic1/Monopulse_extraction_1/Falling_edge_num[6]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:255]
WARNING: [Vivado 12-507] No nets matched 'example_top/MonopulseEx_Arithmetic1/Monopulse_extraction_1/Falling_edge_num[7]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:255]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:255]
WARNING: [Vivado 12-507] No nets matched 'example_top/feature_num[0]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:257]
WARNING: [Vivado 12-507] No nets matched 'example_top/feature_num[1]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:257]
WARNING: [Vivado 12-507] No nets matched 'example_top/feature_num[2]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:257]
WARNING: [Vivado 12-507] No nets matched 'example_top/feature_num[3]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:257]
WARNING: [Vivado 12-507] No nets matched 'example_top/feature_num[4]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:257]
WARNING: [Vivado 12-507] No nets matched 'example_top/feature_num[5]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:257]
WARNING: [Vivado 12-507] No nets matched 'example_top/feature_num[6]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:257]
WARNING: [Vivado 12-507] No nets matched 'example_top/feature_num[7]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:257]
WARNING: [Vivado 12-507] No nets matched 'example_top/feature_num[8]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:257]
WARNING: [Vivado 12-507] No nets matched 'example_top/feature_num[9]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:257]
WARNING: [Vivado 12-507] No nets matched 'example_top/feature_num[10]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:257]
WARNING: [Vivado 12-507] No nets matched 'example_top/feature_num[11]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:257]
WARNING: [Vivado 12-507] No nets matched 'example_top/feature_num[12]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:257]
WARNING: [Vivado 12-507] No nets matched 'example_top/feature_num[13]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:257]
WARNING: [Vivado 12-507] No nets matched 'example_top/feature_num[14]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:257]
WARNING: [Vivado 12-507] No nets matched 'example_top/feature_num[15]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:257]
WARNING: [Vivado 12-507] No nets matched 'example_top/feature_num[16]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:257]
WARNING: [Vivado 12-507] No nets matched 'example_top/feature_num[17]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:257]
WARNING: [Vivado 12-507] No nets matched 'example_top/feature_num[18]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:257]
WARNING: [Vivado 12-507] No nets matched 'example_top/feature_num[19]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:257]
WARNING: [Vivado 12-507] No nets matched 'example_top/feature_num[20]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:257]
WARNING: [Vivado 12-507] No nets matched 'example_top/feature_num[21]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:257]
WARNING: [Vivado 12-507] No nets matched 'example_top/feature_num[22]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:257]
WARNING: [Vivado 12-507] No nets matched 'example_top/feature_num[23]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:257]
WARNING: [Vivado 12-507] No nets matched 'example_top/feature_num[24]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:257]
WARNING: [Vivado 12-507] No nets matched 'example_top/feature_num[25]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:257]
WARNING: [Vivado 12-507] No nets matched 'example_top/feature_num[26]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:257]
WARNING: [Vivado 12-507] No nets matched 'example_top/feature_num[27]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:257]
WARNING: [Vivado 12-507] No nets matched 'example_top/feature_num[28]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:257]
WARNING: [Vivado 12-507] No nets matched 'example_top/feature_num[29]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:257]
WARNING: [Vivado 12-507] No nets matched 'example_top/feature_num[30]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:257]
WARNING: [Vivado 12-507] No nets matched 'example_top/feature_num[31]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:257]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:257]
WARNING: [Vivado 12-507] No nets matched 'example_top/S_FeatureExtraction_flag_reg1'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:258]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:258]
WARNING: [Vivado 12-507] No nets matched 'example_top/SendToArm_begin'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/SendToArm_Over'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:260]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:260]
WARNING: [Vivado 12-507] No nets matched 'example_top/Period_flag'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:261]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_2' was not found. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:261]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_3' was not found. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:269]
WARNING: [Vivado 12-507] No nets matched 'example_top/ddr3read_en1[0]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:270]
WARNING: [Vivado 12-507] No nets matched 'example_top/ddr3read_en1[1]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:270]
WARNING: [Vivado 12-507] No nets matched 'example_top/ddr3read_en1[2]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:270]
WARNING: [Vivado 12-507] No nets matched 'example_top/ddr3read_en1[3]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:270]
WARNING: [Vivado 12-507] No nets matched 'example_top/ddr3read_en1[4]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:270]
WARNING: [Vivado 12-507] No nets matched 'example_top/ddr3read_en1[5]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:270]
WARNING: [Vivado 12-507] No nets matched 'example_top/ddr3read_en1[6]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:270]
WARNING: [Vivado 12-507] No nets matched 'example_top/ddr3read_en1[7]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:270]
WARNING: [Vivado 12-507] No nets matched 'example_top/ddr3read_en1[8]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:270]
WARNING: [Vivado 12-507] No nets matched 'example_top/ddr3read_en1[9]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:270]
WARNING: [Vivado 12-507] No nets matched 'example_top/ddr3read_en1[10]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:270]
WARNING: [Vivado 12-507] No nets matched 'example_top/ddr3read_en1[11]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:270]
WARNING: [Vivado 12-507] No nets matched 'example_top/ddr3read_en1[12]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:270]
WARNING: [Vivado 12-507] No nets matched 'example_top/ddr3read_en1[13]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:270]
WARNING: [Vivado 12-507] No nets matched 'example_top/ddr3read_en1[14]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:270]
WARNING: [Vivado 12-507] No nets matched 'example_top/ddr3read_en1[15]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:270]
WARNING: [Vivado 12-507] No nets matched 'example_top/ddr3read_en1[16]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:270]
WARNING: [Vivado 12-507] No nets matched 'example_top/ddr3read_en1[17]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:270]
WARNING: [Vivado 12-507] No nets matched 'example_top/ddr3read_en1[18]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:270]
WARNING: [Vivado 12-507] No nets matched 'example_top/ddr3read_en1[19]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:270]
WARNING: [Vivado 12-507] No nets matched 'example_top/ddr3read_en1[20]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:270]
WARNING: [Vivado 12-507] No nets matched 'example_top/ddr3read_en1[21]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:270]
WARNING: [Vivado 12-507] No nets matched 'example_top/ddr3read_en1[22]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:270]
WARNING: [Vivado 12-507] No nets matched 'example_top/ddr3read_en1[23]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:270]
WARNING: [Vivado 12-507] No nets matched 'example_top/ddr3read_en1[24]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:270]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:270]
WARNING: [Vivado 12-507] No nets matched 'example_top/ddr3read_en2[0]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:271]
WARNING: [Vivado 12-507] No nets matched 'example_top/ddr3read_en2[1]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:271]
WARNING: [Vivado 12-507] No nets matched 'example_top/ddr3read_en2[2]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:271]
WARNING: [Vivado 12-507] No nets matched 'example_top/ddr3read_en2[3]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:271]
WARNING: [Vivado 12-507] No nets matched 'example_top/ddr3read_en2[4]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:271]
WARNING: [Vivado 12-507] No nets matched 'example_top/ddr3read_en2[5]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:271]
WARNING: [Vivado 12-507] No nets matched 'example_top/ddr3read_en2[6]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:271]
WARNING: [Vivado 12-507] No nets matched 'example_top/ddr3read_en2[7]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:271]
WARNING: [Vivado 12-507] No nets matched 'example_top/ddr3read_en2[8]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:271]
WARNING: [Vivado 12-507] No nets matched 'example_top/ddr3read_en2[9]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:271]
WARNING: [Vivado 12-507] No nets matched 'example_top/ddr3read_en2[10]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:271]
WARNING: [Vivado 12-507] No nets matched 'example_top/ddr3read_en2[11]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:271]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:271]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:271]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_2' was not found. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:272]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:281]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:282]
Finished Parsing XDC File [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.dcp'
Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'example_top/FIFO_INST/U0'
Finished Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'example_top/FIFO_INST/U0'
Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'example_top/READ_FIFO_INST/U0'
Finished Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'example_top/READ_FIFO_INST/U0'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'example_top/READ_FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'example_top/READ_FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'example_top/READ_FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'example_top/READ_FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'example_top/READ_FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'example_top/READ_FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'example_top/READ_FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'example_top/READ_FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'example_top/READ_FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'example_top/READ_FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'example_top/READ_FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'example_top/READ_FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 454 instances were transformed.
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 2 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 8 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 16 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 387 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 16 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

19 Infos, 106 Warnings, 26 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1529.203 ; gain = 1153.199
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1529.203 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "ff036e1f69d049d1".
INFO: [Netlist 29-17] Analyzing 1227 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-318] Generating core instance : u_ila_0
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "6a6b121d20d6639a".
INFO: [Netlist 29-17] Analyzing 1511 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-318] Generating core instance : u_ila_1
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_1_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "2dce8e64e768df12".
INFO: [Netlist 29-17] Analyzing 1738 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-318] Generating core instance : u_ila_2
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_2_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "ef3c3f880383959e".
INFO: [Netlist 29-17] Analyzing 1788 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.136 . Memory (MB): peak = 1625.145 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 137050005

Time (s): cpu = 00:00:45 ; elapsed = 00:04:49 . Memory (MB): peak = 1625.145 ; gain = 95.941
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 25 inverter(s) to 134 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 16c7972be

Time (s): cpu = 00:00:58 ; elapsed = 00:04:59 . Memory (MB): peak = 1722.016 ; gain = 192.813
INFO: [Opt 31-389] Phase Retarget created 99 cells and removed 259 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 109f913e5

Time (s): cpu = 00:01:00 ; elapsed = 00:05:01 . Memory (MB): peak = 1722.016 ; gain = 192.813
INFO: [Opt 31-389] Phase Constant propagation created 42 cells and removed 843 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 2115d54a2

Time (s): cpu = 00:01:15 ; elapsed = 00:05:16 . Memory (MB): peak = 1722.016 ; gain = 192.813
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 2916 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 2115d54a2

Time (s): cpu = 00:01:18 ; elapsed = 00:05:19 . Memory (MB): peak = 1722.016 ; gain = 192.813
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 2115d54a2

Time (s): cpu = 00:01:19 ; elapsed = 00:05:20 . Memory (MB): peak = 1722.016 ; gain = 192.813
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.185 . Memory (MB): peak = 1722.016 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1c1606ddd

Time (s): cpu = 00:01:23 ; elapsed = 00:05:24 . Memory (MB): peak = 1722.016 ; gain = 192.813

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.046 | TNS=-0.367 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 25 BRAM(s) out of a total of 30 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 28 newly gated: 0 Total Ports: 60
Ending PowerOpt Patch Enables Task | Checksum: 1e241632b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.664 . Memory (MB): peak = 2282.855 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1e241632b

Time (s): cpu = 00:00:53 ; elapsed = 00:00:32 . Memory (MB): peak = 2282.855 ; gain = 560.840
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 106 Warnings, 26 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:26 ; elapsed = 00:06:03 . Memory (MB): peak = 2282.855 ; gain = 753.652
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.338 . Memory (MB): peak = 2282.855 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/impl_1/system_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2282.855 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2282.855 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRARDADDR[10] (net: example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[7][4]) which is driven by a register (example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRARDADDR[11] (net: example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[7][5]) which is driven by a register (example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRARDADDR[12] (net: example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[7][6]) which is driven by a register (example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRARDADDR[13] (net: example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[7][7]) which is driven by a register (example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRARDADDR[6] (net: example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[7][0]) which is driven by a register (example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRARDADDR[7] (net: example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[7][1]) which is driven by a register (example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRARDADDR[8] (net: example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[7][2]) which is driven by a register (example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRARDADDR[9] (net: example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[7][3]) which is driven by a register (example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[10] (net: example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[7]) which is driven by a register (example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[11] (net: example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[8]) which is driven by a register (example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[12] (net: example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[9]) which is driven by a register (example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[13] (net: example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[10]) which is driven by a register (example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[3] (net: example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[4] (net: example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]) which is driven by a register (example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[5] (net: example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]) which is driven by a register (example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[6] (net: example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]) which is driven by a register (example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[7] (net: example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]) which is driven by a register (example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[8] (net: example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[5]) which is driven by a register (example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[9] (net: example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[6]) which is driven by a register (example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram_ENARDEN_cooolgate_en_sig_27) which is driven by a register (example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 2282.855 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 102bb93f1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.170 . Memory (MB): peak = 2282.855 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.150 . Memory (MB): peak = 2282.855 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[0]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[10]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[11]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[12]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[13]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[14]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[15]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[16]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[17]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[18]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[19]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[1]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[20]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[21]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[22]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[23]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[24]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[25]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[26]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[27]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[28]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[29]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[2]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[30]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[31]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[3]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[4]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[5]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[6]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[7]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[8]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[9]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_reg[0]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_reg[1]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_reg[2]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_reg[3]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_reg[4]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_reg[5]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_reg[6]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_reg[7]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_oen_reg_reg[0]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_wen_reg_reg'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/mem_a_int_reg[10]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/mem_a_int_reg[11]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/mem_a_int_reg[12]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/mem_a_int_reg[13]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/mem_a_int_reg[14]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/mem_a_int_reg[15]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/mem_a_int_reg[16]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/mem_a_int_reg[17]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/mem_a_int_reg[2]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/mem_a_int_reg[3]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/mem_a_int_reg[4]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/mem_a_int_reg[5]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/mem_a_int_reg[6]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/mem_a_int_reg[7]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/mem_a_int_reg[8]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'system_i/axi_emc_0/U0/mem_a_int_reg[9]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [Place 30-568] A LUT 'example_top/Phase/sync_clk_reg1_i_1' is driving clock pin of 3 registers. This could lead to large hold time violations. First few involved registers are:
	example_top/Phase/sync_clk_reg1_reg {FDCE}
	example_top/Phase/sync_clk_reg2_reg {FDCE}
	example_top/Phase/sync_clk_reg3_reg {FDCE}
WARNING: [Place 30-568] A LUT 'example_top/Phase/sync_led_r_i_2' is driving clock pin of 6 registers. This could lead to large hold time violations. First few involved registers are:
	example_top/Phase/temp_reg[4] {FDCE}
	example_top/Phase/sync_led_r_reg {FDPE}
	example_top/Phase/temp_reg[0] {FDCE}
	example_top/Phase/temp_reg[1] {FDCE}
	example_top/Phase/temp_reg[3] {FDCE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c535f5cb

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 2282.855 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14bab7d8f

Time (s): cpu = 00:01:07 ; elapsed = 00:00:48 . Memory (MB): peak = 2282.855 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14bab7d8f

Time (s): cpu = 00:01:07 ; elapsed = 00:00:48 . Memory (MB): peak = 2282.855 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 14bab7d8f

Time (s): cpu = 00:01:07 ; elapsed = 00:00:48 . Memory (MB): peak = 2282.855 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: ec1b1c80

Time (s): cpu = 00:02:12 ; elapsed = 00:01:27 . Memory (MB): peak = 2282.855 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ec1b1c80

Time (s): cpu = 00:02:12 ; elapsed = 00:01:28 . Memory (MB): peak = 2282.855 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 177e246d7

Time (s): cpu = 00:02:26 ; elapsed = 00:01:37 . Memory (MB): peak = 2282.855 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b72ad109

Time (s): cpu = 00:02:27 ; elapsed = 00:01:38 . Memory (MB): peak = 2282.855 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e4d3eaaa

Time (s): cpu = 00:02:28 ; elapsed = 00:01:38 . Memory (MB): peak = 2282.855 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: e4d3eaaa

Time (s): cpu = 00:02:28 ; elapsed = 00:01:38 . Memory (MB): peak = 2282.855 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 165db6433

Time (s): cpu = 00:02:28 ; elapsed = 00:01:39 . Memory (MB): peak = 2282.855 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Place Remaining
Phase 3.7.1 Place Remaining | Checksum: 16d380f1d

Time (s): cpu = 00:02:54 ; elapsed = 00:02:05 . Memory (MB): peak = 2282.855 ; gain = 0.000
Phase 3.7 Small Shape Detail Placement | Checksum: 16d380f1d

Time (s): cpu = 00:02:55 ; elapsed = 00:02:06 . Memory (MB): peak = 2282.855 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 11fcdaea0

Time (s): cpu = 00:02:58 ; elapsed = 00:02:08 . Memory (MB): peak = 2282.855 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 11fcdaea0

Time (s): cpu = 00:02:58 ; elapsed = 00:02:09 . Memory (MB): peak = 2282.855 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 11fcdaea0

Time (s): cpu = 00:03:06 ; elapsed = 00:02:14 . Memory (MB): peak = 2282.855 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 11fcdaea0

Time (s): cpu = 00:03:07 ; elapsed = 00:02:14 . Memory (MB): peak = 2282.855 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: af9bb11e

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: af9bb11e

Time (s): cpu = 00:03:28 ; elapsed = 00:02:29 . Memory (MB): peak = 2282.855 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.277. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1c1ec71fd

Time (s): cpu = 00:03:56 ; elapsed = 00:02:48 . Memory (MB): peak = 2282.855 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1c1ec71fd

Time (s): cpu = 00:03:56 ; elapsed = 00:02:48 . Memory (MB): peak = 2282.855 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c1ec71fd

Time (s): cpu = 00:03:57 ; elapsed = 00:02:49 . Memory (MB): peak = 2282.855 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c1ec71fd

Time (s): cpu = 00:03:57 ; elapsed = 00:02:49 . Memory (MB): peak = 2282.855 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1fa1ebfcf

Time (s): cpu = 00:03:58 ; elapsed = 00:02:50 . Memory (MB): peak = 2282.855 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fa1ebfcf

Time (s): cpu = 00:03:58 ; elapsed = 00:02:50 . Memory (MB): peak = 2282.855 ; gain = 0.000
Ending Placer Task | Checksum: 115c612db

Time (s): cpu = 00:03:58 ; elapsed = 00:02:50 . Memory (MB): peak = 2282.855 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 129 Warnings, 84 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:11 ; elapsed = 00:03:00 . Memory (MB): peak = 2282.855 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 2282.855 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/impl_1/system_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 2282.855 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.263 . Memory (MB): peak = 2282.855 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2282.855 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.468 . Memory (MB): peak = 2282.855 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[0]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[10]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[11]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[12]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[13]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[14]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[15]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[16]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[17]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[18]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[19]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[1]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[20]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[21]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[22]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[23]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[24]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[25]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[26]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[27]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[28]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[29]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[2]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[30]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[31]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[3]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[4]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[5]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[6]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[7]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[8]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[9]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_reg[0]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_reg[1]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_reg[2]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_reg[3]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_reg[4]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_reg[5]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_reg[6]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_reg[7]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_oen_reg_reg[0]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_wen_reg_reg. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/mem_a_int_reg[10]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/mem_a_int_reg[11]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/mem_a_int_reg[12]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/mem_a_int_reg[13]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/mem_a_int_reg[14]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/mem_a_int_reg[15]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/mem_a_int_reg[16]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/mem_a_int_reg[17]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/mem_a_int_reg[2]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/mem_a_int_reg[3]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/mem_a_int_reg[4]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/mem_a_int_reg[5]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/mem_a_int_reg[6]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/mem_a_int_reg[7]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/mem_a_int_reg[8]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register system_i/axi_emc_0/U0/mem_a_int_reg[9]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 58 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c1eca91f ConstDB: 0 ShapeSum: 53d969bc RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f1479ac1

Time (s): cpu = 00:02:57 ; elapsed = 00:02:30 . Memory (MB): peak = 2282.855 ; gain = 0.000
Post Restoration Checksum: NetGraph: eb696bd4 NumContArr: 5de2eed Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f1479ac1

Time (s): cpu = 00:03:00 ; elapsed = 00:02:32 . Memory (MB): peak = 2282.855 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f1479ac1

Time (s): cpu = 00:03:00 ; elapsed = 00:02:33 . Memory (MB): peak = 2282.855 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f1479ac1

Time (s): cpu = 00:03:00 ; elapsed = 00:02:33 . Memory (MB): peak = 2282.855 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 22aa68c45

Time (s): cpu = 00:03:32 ; elapsed = 00:02:54 . Memory (MB): peak = 2313.129 ; gain = 30.273
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.243  | TNS=0.000  | WHS=-1.580 | THS=-2918.381|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 265dabd6e

Time (s): cpu = 00:03:50 ; elapsed = 00:03:05 . Memory (MB): peak = 2361.496 ; gain = 78.641
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.243  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1981c4725

Time (s): cpu = 00:03:50 ; elapsed = 00:03:05 . Memory (MB): peak = 2362.277 ; gain = 79.422
Phase 2 Router Initialization | Checksum: 1d1db3dec

Time (s): cpu = 00:03:50 ; elapsed = 00:03:05 . Memory (MB): peak = 2362.277 ; gain = 79.422

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1da30725c

Time (s): cpu = 00:06:00 ; elapsed = 00:04:12 . Memory (MB): peak = 2519.590 ; gain = 236.734

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3329
 Number of Nodes with overlaps = 296
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.250 | TNS=-17.178| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1696f94a9

Time (s): cpu = 00:07:00 ; elapsed = 00:04:52 . Memory (MB): peak = 2519.590 ; gain = 236.734

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.240 | TNS=-16.949| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 16975e318

Time (s): cpu = 00:07:08 ; elapsed = 00:04:59 . Memory (MB): peak = 2519.590 ; gain = 236.734
Phase 4 Rip-up And Reroute | Checksum: 16975e318

Time (s): cpu = 00:07:08 ; elapsed = 00:04:59 . Memory (MB): peak = 2519.590 ; gain = 236.734

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 18bc9ce7d

Time (s): cpu = 00:07:12 ; elapsed = 00:05:02 . Memory (MB): peak = 2519.590 ; gain = 236.734
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.240 | TNS=-16.949| WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 19d206bbb

Time (s): cpu = 00:07:13 ; elapsed = 00:05:02 . Memory (MB): peak = 2519.590 ; gain = 236.734

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19d206bbb

Time (s): cpu = 00:07:13 ; elapsed = 00:05:02 . Memory (MB): peak = 2519.590 ; gain = 236.734
Phase 5 Delay and Skew Optimization | Checksum: 19d206bbb

Time (s): cpu = 00:07:13 ; elapsed = 00:05:02 . Memory (MB): peak = 2519.590 ; gain = 236.734

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c9079be0

Time (s): cpu = 00:07:18 ; elapsed = 00:05:05 . Memory (MB): peak = 2519.590 ; gain = 236.734
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.240 | TNS=-16.949| WHS=-0.269 | THS=-0.348 |

Phase 6.1 Hold Fix Iter | Checksum: 156378725

Time (s): cpu = 00:07:19 ; elapsed = 00:05:07 . Memory (MB): peak = 2519.590 ; gain = 236.734
WARNING: [Route 35-468] The router encountered 16 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D
	u_ila_1/inst/ila_core_inst/probeDelay1[7]_i_1/I1
	u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/D
	u_ila_1/inst/ila_core_inst/probeDelay1[6]_i_1/I1
	u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/D
	u_ila_1/inst/ila_core_inst/probeDelay1[5]_i_1/I1
	u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
	u_ila_1/inst/ila_core_inst/probeDelay1[4]_i_1/I1
	u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/D
	u_ila_1/inst/ila_core_inst/probeDelay1[3]_i_1/I1
	.. and 6 more pins.

Phase 6 Post Hold Fix | Checksum: 1f5785027

Time (s): cpu = 00:07:20 ; elapsed = 00:05:07 . Memory (MB): peak = 2519.590 ; gain = 236.734

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.90076 %
  Global Horizontal Routing Utilization  = 2.34577 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 73.8739%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 56.7568%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 60.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.
Phase 7 Route finalize | Checksum: 15169f2f6

Time (s): cpu = 00:07:21 ; elapsed = 00:05:08 . Memory (MB): peak = 2519.590 ; gain = 236.734

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15169f2f6

Time (s): cpu = 00:07:21 ; elapsed = 00:05:08 . Memory (MB): peak = 2519.590 ; gain = 236.734

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 102110ddd

Time (s): cpu = 00:07:25 ; elapsed = 00:05:13 . Memory (MB): peak = 2519.590 ; gain = 236.734

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 164d9e294

Time (s): cpu = 00:07:30 ; elapsed = 00:05:16 . Memory (MB): peak = 2519.590 ; gain = 236.734
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.564 | TNS=-20.042| WHS=0.052  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 164d9e294

Time (s): cpu = 00:07:30 ; elapsed = 00:05:16 . Memory (MB): peak = 2519.590 ; gain = 236.734
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:07:30 ; elapsed = 00:05:16 . Memory (MB): peak = 2519.590 ; gain = 236.734

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 189 Warnings, 84 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:46 ; elapsed = 00:05:27 . Memory (MB): peak = 2519.590 ; gain = 236.734
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 2519.590 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/impl_1/system_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:36 ; elapsed = 00:00:17 . Memory (MB): peak = 2519.590 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 2519.590 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:09 ; elapsed = 00:00:39 . Memory (MB): peak = 2519.590 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
125 Infos, 189 Warnings, 84 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 2554.629 ; gain = 35.039
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2564.051 ; gain = 2.160
INFO: [Common 17-206] Exiting Vivado at Mon Feb 24 17:50:50 2020...
