Running: xsim.dir/tb_v2_verilog_behav/xsimk.exe -simmode gui -wdb tb_v2_verilog_behav.wdb -simrunnum 0 -socket 51867
Design successfully loaded
Design Loading Memory Usage: 9044 KB (Peak: 9044 KB)
Design Loading CPU Usage: 0 ms
Simulation completed
Simulation Memory Usage: 9616 KB (Peak: 9616 KB)
Simulation CPU Usage: 0 ms
