// Seed: 2737781233
module module_0 ();
  tri0 id_1, id_3;
  wire id_4;
  always id_2 <= 1;
  wand id_5;
  assign id_3 = 1;
  if (id_4) assign id_1 = 1;
  else wire id_6;
  tri0 id_7, id_8 = 1;
  uwire id_9, id_10;
  assign id_7 = id_9;
  assign id_5 = 1'd0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  logic [7:0][-1] id_6;
  wire id_7, id_8;
  wire id_9, id_10;
  wire id_11;
  wand id_12;
  wire id_13 = id_1;
  wire id_14;
  assign id_12 = -1;
  wire id_15;
endmodule
