Info: *******************************************************************
Info: Running Quartus Prime Shell
Info: Command: quartus_sh --flow compile test.qsf
Info: Quartus(args): compile test.qsf
Info: Project Name = /home/mvajhi/code/digital-system/test/dse/dse1/dse1_base/test
Info: Revision Name = test
{"object_type": "report_status", "percent" : 0}
Info: *******************************************************************
Info: Running Quartus Prime Signal Tap
Info: Command: quartus_stp test -c test
Info: Quartus Prime Signal Tap was successful. 0 errors, 0 warnings
{"object_type": "report_status", "percent" : 16}
{"object_type": "report_status", "percent" : 16}
{"object_type": "report_status", "percent" : 17}
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
Info: Command: quartus_map --read_settings_files=off --write_settings_files=off test -c test
{"object_type": "refresh_report"}
Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: Parallel compilation is enabled and will use 10 of the 10 processors detected
Info: Found 1 design units, including 1 entities, in source file test.bdf
{"object_type": "report_status", "percent" : 17}
{"object_type": "report_status", "percent" : 18}
{"object_type": "report_status", "percent" : 18}
Info: Elaborating entity "test" for the top level hierarchy
{"object_type": "report_status", "percent" : 23}
{"object_type": "report_status", "percent" : 23}
{"object_type": "report_status", "percent" : 24}
{"object_type": "report_status", "percent" : 23}
{"object_type": "report_status", "percent" : 24}
{"object_type": "report_status", "percent" : 27}
{"object_type": "report_status", "percent" : 27}
{"object_type": "report_status", "percent" : 27}
{"object_type": "report_status", "percent" : 27}
{"object_type": "report_status", "percent" : 28}
{"object_type": "report_status", "percent" : 28}
{"object_type": "report_status", "percent" : 28}
{"object_type": "report_status", "percent" : 28}
{"object_type": "report_status", "percent" : 28}
{"object_type": "report_status", "percent" : 28}
{"object_type": "report_status", "percent" : 29}
{"object_type": "report_status", "percent" : 29}
{"object_type": "report_status", "percent" : 29}
{"object_type": "report_status", "percent" : 29}
{"object_type": "report_status", "percent" : 29}
{"object_type": "report_status", "percent" : 29}
{"object_type": "report_status", "percent" : 30}
Info: Timing-Driven Synthesis is running
{"object_type": "report_status", "percent" : 30}
{"object_type": "report_status", "percent" : 31}
{"object_type": "report_status", "percent" : 32}
Info: Generated JSON formatted report files in /home/mvajhi/code/digital-system/test/dse/dse1/dse1_base/db/test.map.json_files/
Info: Generated JSON formatted report files in /home/mvajhi/code/digital-system/test/dse/dse1/dse1_base/db/test.flow.json_files/
{"object_type": "report_status", "percent" : 32}
{"object_type": "report_status", "percent" : 33}
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Info: Implemented 7 device resources after synthesis - the final resource count might be different
Info: Generated JSON formatted report files in /home/mvajhi/code/digital-system/test/dse/dse1/dse1_base/db/test.map.json_files/
Info: Generated JSON formatted report files in /home/mvajhi/code/digital-system/test/dse/dse1/dse1_base/db/test.flow.json_files/
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
{"object_type": "report_status", "percent" : 33}
{"object_type": "refresh_report"}
{"object_type": "report_status", "percent" : 33}
Info: *******************************************************************
Info: Running Quartus Prime Fitter
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off test -c test
Info: qfit2_default_script.tcl version: #1
Info: Project  = test
Info: Revision = test
{"object_type": "report_status", "percent" : 34}
{"object_type": "refresh_report"}
Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: Parallel compilation is enabled and will use 10 of the 10 processors detected
Info: Selected device EP4CGX15BF14A7 for design "test"
Info: Low junction temperature is -40 degrees C
Info: High junction temperature is 125 degrees C
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
{"object_type": "report_status", "percent" : 35}
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
Info: Fitter converted 5 user pins into dedicated programming pins
{"object_type": "report_status", "percent" : 35}
Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning: No exact pin location assignment(s) for 5 pins of 5 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
{"object_type": "report_status", "percent" : 36}
{"object_type": "report_status", "percent" : 38}
Critical Warning: Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design
Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning: No clocks defined in design.
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info: Starting register packing
Extra Info: Performing register packing on registers with non-logic cell location assignments
Extra Info: Completed register packing on registers with non-logic cell location assignments
Extra Info: Started Fast Input/Output/OE register processing
Extra Info: Finished Fast Input/Output/OE register processing
Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density
Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks
Info: Finished register packing
{"object_type": "report_status", "percent" : 36}
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
Info: I/O bank details before I/O pin placement
{"object_type": "report_status", "percent" : 36}
Info: Fitter preparation operations ending: elapsed time is 00:00:01
Info: Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
{"object_type": "report_status", "percent" : 36}
{"object_type": "report_status", "percent" : 38}
Info: Fitter placement preparation operations beginning
{"object_type": "report_status", "percent" : 36}
{"object_type": "report_status", "percent" : 37}
{"object_type": "report_status", "percent" : 38}
{"object_type": "report_status", "percent" : 38}
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
{"object_type": "report_status", "percent" : 38}
{"object_type": "report_status", "percent" : 39}
{"object_type": "report_status", "percent" : 39}
{"object_type": "report_status", "percent" : 39}
{"object_type": "report_status", "percent" : 41}
{"object_type": "report_status", "percent" : 41}
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:00
{"object_type": "report_status", "percent" : 45}
{"object_type": "report_status", "percent" : 38}
Info: Fitter routing operations beginning
{"object_type": "report_status", "percent" : 45}
Info: Router estimated average interconnect usage is 0% of the available device resources
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
{"object_type": "report_status", "percent" : 47}
Info: Fitter routing operations ending: elapsed time is 00:00:00
Info: Total time spent on timing analysis during the Fitter is 0.01 seconds.
{"object_type": "report_status", "percent" : 46}
Info: Started post-fitting delay annotation
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 49}
Info: Delay annotation completed successfully
Info: Started post-fitting delay annotation
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 49}
Info: Delay annotation completed successfully
{"object_type": "report_status", "percent" : 47}
{"object_type": "report_status", "percent" : 49}
Info: Fitter post-fit operations ending: elapsed time is 00:00:01
Info: Generated suppressed messages file /home/mvajhi/code/digital-system/test/dse/dse1/dse1_base/output_files/test.fit.smsg
Info: Generated JSON formatted report files in /home/mvajhi/code/digital-system/test/dse/dse1/dse1_base/db/test.fit.json_files/
Info: Generated JSON formatted report files in /home/mvajhi/code/digital-system/test/dse/dse1/dse1_base/db/test.flow.json_files/
Info: Quartus Prime Fitter was successful. 0 errors, 6 warnings
{"object_type": "report_status", "percent" : 50}
{"object_type": "refresh_report"}
{"object_type": "report_status", "percent" : 50}
{"object_type": "report_status", "percent" : 50}
Info: *******************************************************************
Info: Running Quartus Prime Assembler
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off test -c test
{"object_type": "refresh_report"}
Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
{"object_type": "report_status", "percent" : 51}
{"object_type": "report_status", "percent" : 52}
{"object_type": "report_status", "percent" : 55}
{"object_type": "report_status", "percent" : 57}
{"object_type": "report_status", "percent" : 58}
{"object_type": "report_status", "percent" : 61}
{"object_type": "report_status", "percent" : 63}
Info: Writing out detailed assembly data for power analysis
Info: Assembler is generating device programming files
{"object_type": "report_status", "percent" : 65}
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
{"object_type": "report_status", "percent" : 66}
{"object_type": "refresh_report"}
Info: Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
{"object_type": "report_status", "percent" : 66}
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
Info: Command: quartus_sta test -c test
Info: qsta_default_script.tcl version: #1
{"object_type": "report_status", "percent" : 67}
Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: Parallel compilation is enabled and will use 10 of the 10 processors detected
Info: Low junction temperature is -40 degrees C
Info: High junction temperature is 125 degrees C
{"object_type": "report_status", "percent" : 70}
Critical Warning: Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning: No clocks defined in design.
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: No clocks to report
Info: Analyzing Slow 1200mV 125C Model
Info: No fmax paths to report
Info: No Setup paths to report
Info: No Hold paths to report
Info: No Recovery paths to report
Info: No Removal paths to report
Info: No Minimum Pulse Width paths to report
Info: Analyzing Slow 1200mV -40C Model
Info: Started post-fitting delay annotation
{"object_type": "report_status", "percent" : 75}
{"object_type": "report_status", "percent" : 82}
{"object_type": "report_status", "percent" : 82}
{"object_type": "report_status", "percent" : 82}
{"object_type": "report_status", "percent" : 83}
Info: Delay annotation completed successfully
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning: No clocks defined in design.
Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: No fmax paths to report
Info: No Setup paths to report
Info: No Hold paths to report
Info: No Recovery paths to report
Info: No Removal paths to report
Info: No Minimum Pulse Width paths to report
Info: Analyzing Fast 1200mV -40C Model
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning: No clocks defined in design.
Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: No Setup paths to report
Info: No Hold paths to report
Info: No Recovery paths to report
Info: No Removal paths to report
Info: No Minimum Pulse Width paths to report
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Generated JSON formatted report files in /home/mvajhi/code/digital-system/test/dse/dse1/dse1_base/db/test.sta.json_files/
Info: Generated JSON formatted report files in /home/mvajhi/code/digital-system/test/dse/dse1/dse1_base/db/test.flow.json_files/
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
Info: Generated JSON formatted report files in /home/mvajhi/code/digital-system/test/dse/dse1/dse1_base/db/test.sta.json_files/
{"object_type": "report_status", "percent" : 83}
{"object_type": "refresh_report"}
{"object_type": "report_status", "percent" : 83}
{"object_type": "report_status", "percent" : 84}
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off test -c test
{"object_type": "refresh_report"}
Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
{"object_type": "report_status", "percent" : 84}
{"object_type": "report_status", "percent" : 87}
{"object_type": "report_status", "percent" : 90}
{"object_type": "report_status", "percent" : 91}
Info: Generated file test.vo in folder "/home/mvajhi/code/digital-system/test/dse/dse1/dse1_base/simulation/questa/" for EDA simulation tool
{"object_type": "report_status", "percent" : 92}
{"object_type": "report_status", "percent" : 99}
Info: Generated JSON formatted report files in /home/mvajhi/code/digital-system/test/dse/dse1/dse1_base/db/test.eda.json_files/
Info: Generated JSON formatted report files in /home/mvajhi/code/digital-system/test/dse/dse1/dse1_base/db/test.flow.json_files/
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
{"object_type": "report_status", "percent" : 100}
{"object_type": "refresh_report"}
Info: Quartus Prime Full Compilation was successful. 0 errors, 14 warnings
Info: The full compiler reports are being uploaded to the Notification Center server ...
Info: Evaluation of Tcl script /home/mvajhi/intelFPGA/quartus/quartus/common/tcl/internal/qsh_flow.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 14 warnings
