|alu_32_bit
en => RZ[31].IN1
en => FLAG_B[0].IN1
en => FLAG_B[1].IN1
en => sumsub_out[0].IN1
op_sel[0] => Mux0.IN33
op_sel[0] => Mux1.IN32
op_sel[0] => Mux2.IN32
op_sel[0] => Mux3.IN32
op_sel[0] => Mux4.IN32
op_sel[0] => Mux5.IN32
op_sel[0] => Mux6.IN32
op_sel[0] => Mux7.IN32
op_sel[0] => Mux8.IN32
op_sel[0] => Mux9.IN32
op_sel[0] => Mux10.IN32
op_sel[0] => Mux11.IN32
op_sel[0] => Mux12.IN32
op_sel[0] => Mux13.IN32
op_sel[0] => Mux14.IN32
op_sel[0] => Mux15.IN32
op_sel[0] => Mux16.IN32
op_sel[0] => Mux17.IN32
op_sel[0] => Mux18.IN32
op_sel[0] => Mux19.IN32
op_sel[0] => Mux20.IN32
op_sel[0] => Mux21.IN32
op_sel[0] => Mux22.IN32
op_sel[0] => Mux23.IN32
op_sel[0] => Mux24.IN32
op_sel[0] => Mux25.IN32
op_sel[0] => Mux26.IN32
op_sel[0] => Mux27.IN32
op_sel[0] => Mux28.IN32
op_sel[0] => Mux29.IN32
op_sel[0] => Mux30.IN32
op_sel[0] => Mux31.IN33
op_sel[0] => Mux32.IN36
op_sel[0] => Mux33.IN35
op_sel[0] => Mux34.IN36
op_sel[0] => Mux35.IN35
op_sel[0] => Mux36.IN36
op_sel[0] => Mux37.IN36
op_sel[0] => Mux38.IN36
op_sel[0] => Mux39.IN36
op_sel[0] => Mux40.IN36
op_sel[0] => Mux41.IN36
op_sel[0] => Mux42.IN36
op_sel[0] => Mux43.IN36
op_sel[0] => Mux44.IN36
op_sel[0] => Mux45.IN36
op_sel[0] => Mux46.IN36
op_sel[0] => Mux47.IN36
op_sel[0] => Mux48.IN36
op_sel[0] => Mux49.IN36
op_sel[0] => Mux50.IN36
op_sel[0] => Mux51.IN36
op_sel[0] => Mux52.IN36
op_sel[0] => Mux53.IN36
op_sel[0] => Mux54.IN36
op_sel[0] => Mux55.IN36
op_sel[0] => Mux56.IN36
op_sel[0] => Mux57.IN36
op_sel[0] => Mux58.IN36
op_sel[0] => Mux59.IN36
op_sel[0] => Mux60.IN36
op_sel[0] => Mux61.IN36
op_sel[0] => Mux62.IN36
op_sel[0] => Mux63.IN36
op_sel[0] => Mux64.IN36
op_sel[0] => Mux65.IN36
op_sel[0] => Mux66.IN36
op_sel[0] => Mux67.IN36
op_sel[0] => Mux68.IN36
op_sel[0] => Mux69.IN36
op_sel[0] => Mux70.IN36
op_sel[1] => Mux0.IN32
op_sel[1] => Mux1.IN31
op_sel[1] => Mux2.IN31
op_sel[1] => Mux3.IN31
op_sel[1] => Mux4.IN31
op_sel[1] => Mux5.IN31
op_sel[1] => Mux6.IN31
op_sel[1] => Mux7.IN31
op_sel[1] => Mux8.IN31
op_sel[1] => Mux9.IN31
op_sel[1] => Mux10.IN31
op_sel[1] => Mux11.IN31
op_sel[1] => Mux12.IN31
op_sel[1] => Mux13.IN31
op_sel[1] => Mux14.IN31
op_sel[1] => Mux15.IN31
op_sel[1] => Mux16.IN31
op_sel[1] => Mux17.IN31
op_sel[1] => Mux18.IN31
op_sel[1] => Mux19.IN31
op_sel[1] => Mux20.IN31
op_sel[1] => Mux21.IN31
op_sel[1] => Mux22.IN31
op_sel[1] => Mux23.IN31
op_sel[1] => Mux24.IN31
op_sel[1] => Mux25.IN31
op_sel[1] => Mux26.IN31
op_sel[1] => Mux27.IN31
op_sel[1] => Mux28.IN31
op_sel[1] => Mux29.IN31
op_sel[1] => Mux30.IN31
op_sel[1] => Mux31.IN32
op_sel[1] => Mux32.IN35
op_sel[1] => Mux33.IN34
op_sel[1] => Mux34.IN35
op_sel[1] => Mux35.IN34
op_sel[1] => Mux36.IN35
op_sel[1] => Mux37.IN35
op_sel[1] => Mux38.IN35
op_sel[1] => Mux39.IN35
op_sel[1] => Mux40.IN35
op_sel[1] => Mux41.IN35
op_sel[1] => Mux42.IN35
op_sel[1] => Mux43.IN35
op_sel[1] => Mux44.IN35
op_sel[1] => Mux45.IN35
op_sel[1] => Mux46.IN35
op_sel[1] => Mux47.IN35
op_sel[1] => Mux48.IN35
op_sel[1] => Mux49.IN35
op_sel[1] => Mux50.IN35
op_sel[1] => Mux51.IN35
op_sel[1] => Mux52.IN35
op_sel[1] => Mux53.IN35
op_sel[1] => Mux54.IN35
op_sel[1] => Mux55.IN35
op_sel[1] => Mux56.IN35
op_sel[1] => Mux57.IN35
op_sel[1] => Mux58.IN35
op_sel[1] => Mux59.IN35
op_sel[1] => Mux60.IN35
op_sel[1] => Mux61.IN35
op_sel[1] => Mux62.IN35
op_sel[1] => Mux63.IN35
op_sel[1] => Mux64.IN35
op_sel[1] => Mux65.IN35
op_sel[1] => Mux66.IN35
op_sel[1] => Mux67.IN35
op_sel[1] => Mux68.IN35
op_sel[1] => Mux69.IN35
op_sel[1] => Mux70.IN35
op_sel[2] => Mux0.IN31
op_sel[2] => Mux1.IN30
op_sel[2] => Mux2.IN30
op_sel[2] => Mux3.IN30
op_sel[2] => Mux4.IN30
op_sel[2] => Mux5.IN30
op_sel[2] => Mux6.IN30
op_sel[2] => Mux7.IN30
op_sel[2] => Mux8.IN30
op_sel[2] => Mux9.IN30
op_sel[2] => Mux10.IN30
op_sel[2] => Mux11.IN30
op_sel[2] => Mux12.IN30
op_sel[2] => Mux13.IN30
op_sel[2] => Mux14.IN30
op_sel[2] => Mux15.IN30
op_sel[2] => Mux16.IN30
op_sel[2] => Mux17.IN30
op_sel[2] => Mux18.IN30
op_sel[2] => Mux19.IN30
op_sel[2] => Mux20.IN30
op_sel[2] => Mux21.IN30
op_sel[2] => Mux22.IN30
op_sel[2] => Mux23.IN30
op_sel[2] => Mux24.IN30
op_sel[2] => Mux25.IN30
op_sel[2] => Mux26.IN30
op_sel[2] => Mux27.IN30
op_sel[2] => Mux28.IN30
op_sel[2] => Mux29.IN30
op_sel[2] => Mux30.IN30
op_sel[2] => Mux31.IN31
op_sel[2] => Mux32.IN34
op_sel[2] => Mux33.IN33
op_sel[2] => Mux34.IN34
op_sel[2] => Mux35.IN33
op_sel[2] => Mux36.IN34
op_sel[2] => Mux37.IN34
op_sel[2] => Mux38.IN34
op_sel[2] => Mux39.IN34
op_sel[2] => Mux40.IN34
op_sel[2] => Mux41.IN34
op_sel[2] => Mux42.IN34
op_sel[2] => Mux43.IN34
op_sel[2] => Mux44.IN34
op_sel[2] => Mux45.IN34
op_sel[2] => Mux46.IN34
op_sel[2] => Mux47.IN34
op_sel[2] => Mux48.IN34
op_sel[2] => Mux49.IN34
op_sel[2] => Mux50.IN34
op_sel[2] => Mux51.IN34
op_sel[2] => Mux52.IN34
op_sel[2] => Mux53.IN34
op_sel[2] => Mux54.IN34
op_sel[2] => Mux55.IN34
op_sel[2] => Mux56.IN34
op_sel[2] => Mux57.IN34
op_sel[2] => Mux58.IN34
op_sel[2] => Mux59.IN34
op_sel[2] => Mux60.IN34
op_sel[2] => Mux61.IN34
op_sel[2] => Mux62.IN34
op_sel[2] => Mux63.IN34
op_sel[2] => Mux64.IN34
op_sel[2] => Mux65.IN34
op_sel[2] => Mux66.IN34
op_sel[2] => Mux67.IN34
op_sel[2] => Mux68.IN34
op_sel[2] => Mux69.IN34
op_sel[2] => Mux70.IN34
op_sel[3] => Mux0.IN30
op_sel[3] => Mux1.IN29
op_sel[3] => Mux2.IN29
op_sel[3] => Mux3.IN29
op_sel[3] => Mux4.IN29
op_sel[3] => Mux5.IN29
op_sel[3] => Mux6.IN29
op_sel[3] => Mux7.IN29
op_sel[3] => Mux8.IN29
op_sel[3] => Mux9.IN29
op_sel[3] => Mux10.IN29
op_sel[3] => Mux11.IN29
op_sel[3] => Mux12.IN29
op_sel[3] => Mux13.IN29
op_sel[3] => Mux14.IN29
op_sel[3] => Mux15.IN29
op_sel[3] => Mux16.IN29
op_sel[3] => Mux17.IN29
op_sel[3] => Mux18.IN29
op_sel[3] => Mux19.IN29
op_sel[3] => Mux20.IN29
op_sel[3] => Mux21.IN29
op_sel[3] => Mux22.IN29
op_sel[3] => Mux23.IN29
op_sel[3] => Mux24.IN29
op_sel[3] => Mux25.IN29
op_sel[3] => Mux26.IN29
op_sel[3] => Mux27.IN29
op_sel[3] => Mux28.IN29
op_sel[3] => Mux29.IN29
op_sel[3] => Mux30.IN29
op_sel[3] => Mux31.IN30
op_sel[3] => Mux32.IN33
op_sel[3] => Mux33.IN32
op_sel[3] => Mux34.IN33
op_sel[3] => Mux35.IN32
op_sel[3] => Mux36.IN33
op_sel[3] => Mux37.IN33
op_sel[3] => Mux38.IN33
op_sel[3] => Mux39.IN33
op_sel[3] => Mux40.IN33
op_sel[3] => Mux41.IN33
op_sel[3] => Mux42.IN33
op_sel[3] => Mux43.IN33
op_sel[3] => Mux44.IN33
op_sel[3] => Mux45.IN33
op_sel[3] => Mux46.IN33
op_sel[3] => Mux47.IN33
op_sel[3] => Mux48.IN33
op_sel[3] => Mux49.IN33
op_sel[3] => Mux50.IN33
op_sel[3] => Mux51.IN33
op_sel[3] => Mux52.IN33
op_sel[3] => Mux53.IN33
op_sel[3] => Mux54.IN33
op_sel[3] => Mux55.IN33
op_sel[3] => Mux56.IN33
op_sel[3] => Mux57.IN33
op_sel[3] => Mux58.IN33
op_sel[3] => Mux59.IN33
op_sel[3] => Mux60.IN33
op_sel[3] => Mux61.IN33
op_sel[3] => Mux62.IN33
op_sel[3] => Mux63.IN33
op_sel[3] => Mux64.IN33
op_sel[3] => Mux65.IN33
op_sel[3] => Mux66.IN33
op_sel[3] => Mux67.IN33
op_sel[3] => Mux68.IN33
op_sel[3] => Mux69.IN33
op_sel[3] => Mux70.IN33
op_sel[4] => Mux0.IN29
op_sel[4] => Mux1.IN28
op_sel[4] => Mux2.IN28
op_sel[4] => Mux3.IN28
op_sel[4] => Mux4.IN28
op_sel[4] => Mux5.IN28
op_sel[4] => Mux6.IN28
op_sel[4] => Mux7.IN28
op_sel[4] => Mux8.IN28
op_sel[4] => Mux9.IN28
op_sel[4] => Mux10.IN28
op_sel[4] => Mux11.IN28
op_sel[4] => Mux12.IN28
op_sel[4] => Mux13.IN28
op_sel[4] => Mux14.IN28
op_sel[4] => Mux15.IN28
op_sel[4] => Mux16.IN28
op_sel[4] => Mux17.IN28
op_sel[4] => Mux18.IN28
op_sel[4] => Mux19.IN28
op_sel[4] => Mux20.IN28
op_sel[4] => Mux21.IN28
op_sel[4] => Mux22.IN28
op_sel[4] => Mux23.IN28
op_sel[4] => Mux24.IN28
op_sel[4] => Mux25.IN28
op_sel[4] => Mux26.IN28
op_sel[4] => Mux27.IN28
op_sel[4] => Mux28.IN28
op_sel[4] => Mux29.IN28
op_sel[4] => Mux30.IN28
op_sel[4] => Mux31.IN29
op_sel[4] => Mux32.IN32
op_sel[4] => Mux33.IN31
op_sel[4] => Mux34.IN32
op_sel[4] => Mux35.IN31
op_sel[4] => Mux36.IN32
op_sel[4] => Mux37.IN32
op_sel[4] => Mux38.IN32
op_sel[4] => Mux39.IN32
op_sel[4] => Mux40.IN32
op_sel[4] => Mux41.IN32
op_sel[4] => Mux42.IN32
op_sel[4] => Mux43.IN32
op_sel[4] => Mux44.IN32
op_sel[4] => Mux45.IN32
op_sel[4] => Mux46.IN32
op_sel[4] => Mux47.IN32
op_sel[4] => Mux48.IN32
op_sel[4] => Mux49.IN32
op_sel[4] => Mux50.IN32
op_sel[4] => Mux51.IN32
op_sel[4] => Mux52.IN32
op_sel[4] => Mux53.IN32
op_sel[4] => Mux54.IN32
op_sel[4] => Mux55.IN32
op_sel[4] => Mux56.IN32
op_sel[4] => Mux57.IN32
op_sel[4] => Mux58.IN32
op_sel[4] => Mux59.IN32
op_sel[4] => Mux60.IN32
op_sel[4] => Mux61.IN32
op_sel[4] => Mux62.IN32
op_sel[4] => Mux63.IN32
op_sel[4] => Mux64.IN32
op_sel[4] => Mux65.IN32
op_sel[4] => Mux66.IN32
op_sel[4] => Mux67.IN32
op_sel[4] => Mux68.IN32
op_sel[4] => Mux69.IN32
op_sel[4] => Mux70.IN32
RA[0] => Add0.IN32
RA[0] => Add1.IN64
RA[0] => RZ.IN0
RA[0] => RZ.IN0
RA[0] => RZ.IN0
RA[0] => LessThan0.IN31
RA[0] => LessThan1.IN31
RA[0] => LessThan2.IN31
RA[0] => LessThan3.IN31
RA[0] => Mux1.IN34
RA[0] => Mux0.IN3
RA[1] => Add0.IN31
RA[1] => Add1.IN63
RA[1] => RZ.IN0
RA[1] => RZ.IN0
RA[1] => RZ.IN0
RA[1] => LessThan0.IN30
RA[1] => LessThan1.IN30
RA[1] => LessThan2.IN30
RA[1] => LessThan3.IN30
RA[1] => Mux0.IN34
RA[1] => Mux2.IN34
RA[1] => Mux1.IN6
RA[2] => Add0.IN30
RA[2] => Add1.IN62
RA[2] => RZ.IN0
RA[2] => RZ.IN0
RA[2] => RZ.IN0
RA[2] => LessThan0.IN29
RA[2] => LessThan1.IN29
RA[2] => LessThan2.IN29
RA[2] => LessThan3.IN29
RA[2] => Mux1.IN33
RA[2] => Mux3.IN34
RA[2] => Mux2.IN6
RA[3] => Add0.IN29
RA[3] => Add1.IN61
RA[3] => RZ.IN0
RA[3] => RZ.IN0
RA[3] => RZ.IN0
RA[3] => LessThan0.IN28
RA[3] => LessThan1.IN28
RA[3] => LessThan2.IN28
RA[3] => LessThan3.IN28
RA[3] => Mux2.IN33
RA[3] => Mux4.IN34
RA[3] => Mux3.IN6
RA[4] => Add0.IN28
RA[4] => Add1.IN60
RA[4] => RZ.IN0
RA[4] => RZ.IN0
RA[4] => RZ.IN0
RA[4] => LessThan0.IN27
RA[4] => LessThan1.IN27
RA[4] => LessThan2.IN27
RA[4] => LessThan3.IN27
RA[4] => Mux3.IN33
RA[4] => Mux5.IN34
RA[4] => Mux4.IN6
RA[5] => Add0.IN27
RA[5] => Add1.IN59
RA[5] => RZ.IN0
RA[5] => RZ.IN0
RA[5] => RZ.IN0
RA[5] => LessThan0.IN26
RA[5] => LessThan1.IN26
RA[5] => LessThan2.IN26
RA[5] => LessThan3.IN26
RA[5] => Mux4.IN33
RA[5] => Mux6.IN34
RA[5] => Mux5.IN6
RA[6] => Add0.IN26
RA[6] => Add1.IN58
RA[6] => RZ.IN0
RA[6] => RZ.IN0
RA[6] => RZ.IN0
RA[6] => LessThan0.IN25
RA[6] => LessThan1.IN25
RA[6] => LessThan2.IN25
RA[6] => LessThan3.IN25
RA[6] => Mux5.IN33
RA[6] => Mux7.IN34
RA[6] => Mux6.IN6
RA[7] => Add0.IN25
RA[7] => Add1.IN57
RA[7] => RZ.IN0
RA[7] => RZ.IN0
RA[7] => RZ.IN0
RA[7] => LessThan0.IN24
RA[7] => LessThan1.IN24
RA[7] => LessThan2.IN24
RA[7] => LessThan3.IN24
RA[7] => Mux6.IN33
RA[7] => Mux8.IN34
RA[7] => Mux7.IN6
RA[8] => Add0.IN24
RA[8] => Add1.IN56
RA[8] => RZ.IN0
RA[8] => RZ.IN0
RA[8] => RZ.IN0
RA[8] => LessThan0.IN23
RA[8] => LessThan1.IN23
RA[8] => LessThan2.IN23
RA[8] => LessThan3.IN23
RA[8] => Mux7.IN33
RA[8] => Mux9.IN34
RA[8] => Mux8.IN6
RA[9] => Add0.IN23
RA[9] => Add1.IN55
RA[9] => RZ.IN0
RA[9] => RZ.IN0
RA[9] => RZ.IN0
RA[9] => LessThan0.IN22
RA[9] => LessThan1.IN22
RA[9] => LessThan2.IN22
RA[9] => LessThan3.IN22
RA[9] => Mux8.IN33
RA[9] => Mux10.IN34
RA[9] => Mux9.IN6
RA[10] => Add0.IN22
RA[10] => Add1.IN54
RA[10] => RZ.IN0
RA[10] => RZ.IN0
RA[10] => RZ.IN0
RA[10] => LessThan0.IN21
RA[10] => LessThan1.IN21
RA[10] => LessThan2.IN21
RA[10] => LessThan3.IN21
RA[10] => Mux9.IN33
RA[10] => Mux11.IN34
RA[10] => Mux10.IN6
RA[11] => Add0.IN21
RA[11] => Add1.IN53
RA[11] => RZ.IN0
RA[11] => RZ.IN0
RA[11] => RZ.IN0
RA[11] => LessThan0.IN20
RA[11] => LessThan1.IN20
RA[11] => LessThan2.IN20
RA[11] => LessThan3.IN20
RA[11] => Mux10.IN33
RA[11] => Mux12.IN34
RA[11] => Mux11.IN6
RA[12] => Add0.IN20
RA[12] => Add1.IN52
RA[12] => RZ.IN0
RA[12] => RZ.IN0
RA[12] => RZ.IN0
RA[12] => LessThan0.IN19
RA[12] => LessThan1.IN19
RA[12] => LessThan2.IN19
RA[12] => LessThan3.IN19
RA[12] => Mux11.IN33
RA[12] => Mux13.IN34
RA[12] => Mux12.IN6
RA[13] => Add0.IN19
RA[13] => Add1.IN51
RA[13] => RZ.IN0
RA[13] => RZ.IN0
RA[13] => RZ.IN0
RA[13] => LessThan0.IN18
RA[13] => LessThan1.IN18
RA[13] => LessThan2.IN18
RA[13] => LessThan3.IN18
RA[13] => Mux12.IN33
RA[13] => Mux14.IN34
RA[13] => Mux13.IN6
RA[14] => Add0.IN18
RA[14] => Add1.IN50
RA[14] => RZ.IN0
RA[14] => RZ.IN0
RA[14] => RZ.IN0
RA[14] => LessThan0.IN17
RA[14] => LessThan1.IN17
RA[14] => LessThan2.IN17
RA[14] => LessThan3.IN17
RA[14] => Mux13.IN33
RA[14] => Mux15.IN34
RA[14] => Mux14.IN6
RA[15] => Add0.IN17
RA[15] => Add1.IN49
RA[15] => RZ.IN0
RA[15] => RZ.IN0
RA[15] => RZ.IN0
RA[15] => LessThan0.IN16
RA[15] => LessThan1.IN16
RA[15] => LessThan2.IN16
RA[15] => LessThan3.IN16
RA[15] => Mux14.IN33
RA[15] => Mux16.IN34
RA[15] => Mux15.IN6
RA[16] => Add0.IN16
RA[16] => Add1.IN48
RA[16] => RZ.IN0
RA[16] => RZ.IN0
RA[16] => RZ.IN0
RA[16] => LessThan0.IN15
RA[16] => LessThan1.IN15
RA[16] => LessThan2.IN15
RA[16] => LessThan3.IN15
RA[16] => Mux15.IN33
RA[16] => Mux17.IN34
RA[16] => Mux16.IN6
RA[17] => Add0.IN15
RA[17] => Add1.IN47
RA[17] => RZ.IN0
RA[17] => RZ.IN0
RA[17] => RZ.IN0
RA[17] => LessThan0.IN14
RA[17] => LessThan1.IN14
RA[17] => LessThan2.IN14
RA[17] => LessThan3.IN14
RA[17] => Mux16.IN33
RA[17] => Mux18.IN34
RA[17] => Mux17.IN6
RA[18] => Add0.IN14
RA[18] => Add1.IN46
RA[18] => RZ.IN0
RA[18] => RZ.IN0
RA[18] => RZ.IN0
RA[18] => LessThan0.IN13
RA[18] => LessThan1.IN13
RA[18] => LessThan2.IN13
RA[18] => LessThan3.IN13
RA[18] => Mux17.IN33
RA[18] => Mux19.IN34
RA[18] => Mux18.IN6
RA[19] => Add0.IN13
RA[19] => Add1.IN45
RA[19] => RZ.IN0
RA[19] => RZ.IN0
RA[19] => RZ.IN0
RA[19] => LessThan0.IN12
RA[19] => LessThan1.IN12
RA[19] => LessThan2.IN12
RA[19] => LessThan3.IN12
RA[19] => Mux18.IN33
RA[19] => Mux20.IN34
RA[19] => Mux19.IN6
RA[20] => Add0.IN12
RA[20] => Add1.IN44
RA[20] => RZ.IN0
RA[20] => RZ.IN0
RA[20] => RZ.IN0
RA[20] => LessThan0.IN11
RA[20] => LessThan1.IN11
RA[20] => LessThan2.IN11
RA[20] => LessThan3.IN11
RA[20] => Mux19.IN33
RA[20] => Mux21.IN34
RA[20] => Mux20.IN6
RA[21] => Add0.IN11
RA[21] => Add1.IN43
RA[21] => RZ.IN0
RA[21] => RZ.IN0
RA[21] => RZ.IN0
RA[21] => LessThan0.IN10
RA[21] => LessThan1.IN10
RA[21] => LessThan2.IN10
RA[21] => LessThan3.IN10
RA[21] => Mux20.IN33
RA[21] => Mux22.IN34
RA[21] => Mux21.IN6
RA[22] => Add0.IN10
RA[22] => Add1.IN42
RA[22] => RZ.IN0
RA[22] => RZ.IN0
RA[22] => RZ.IN0
RA[22] => LessThan0.IN9
RA[22] => LessThan1.IN9
RA[22] => LessThan2.IN9
RA[22] => LessThan3.IN9
RA[22] => Mux21.IN33
RA[22] => Mux23.IN34
RA[22] => Mux22.IN6
RA[23] => Add0.IN9
RA[23] => Add1.IN41
RA[23] => RZ.IN0
RA[23] => RZ.IN0
RA[23] => RZ.IN0
RA[23] => LessThan0.IN8
RA[23] => LessThan1.IN8
RA[23] => LessThan2.IN8
RA[23] => LessThan3.IN8
RA[23] => Mux22.IN33
RA[23] => Mux24.IN34
RA[23] => Mux23.IN6
RA[24] => Add0.IN8
RA[24] => Add1.IN40
RA[24] => RZ.IN0
RA[24] => RZ.IN0
RA[24] => RZ.IN0
RA[24] => LessThan0.IN7
RA[24] => LessThan1.IN7
RA[24] => LessThan2.IN7
RA[24] => LessThan3.IN7
RA[24] => Mux23.IN33
RA[24] => Mux25.IN34
RA[24] => Mux24.IN6
RA[25] => Add0.IN7
RA[25] => Add1.IN39
RA[25] => RZ.IN0
RA[25] => RZ.IN0
RA[25] => RZ.IN0
RA[25] => LessThan0.IN6
RA[25] => LessThan1.IN6
RA[25] => LessThan2.IN6
RA[25] => LessThan3.IN6
RA[25] => Mux24.IN33
RA[25] => Mux26.IN34
RA[25] => Mux25.IN6
RA[26] => Add0.IN6
RA[26] => Add1.IN38
RA[26] => RZ.IN0
RA[26] => RZ.IN0
RA[26] => RZ.IN0
RA[26] => LessThan0.IN5
RA[26] => LessThan1.IN5
RA[26] => LessThan2.IN5
RA[26] => LessThan3.IN5
RA[26] => Mux25.IN33
RA[26] => Mux27.IN34
RA[26] => Mux26.IN6
RA[27] => Add0.IN5
RA[27] => Add1.IN37
RA[27] => RZ.IN0
RA[27] => RZ.IN0
RA[27] => RZ.IN0
RA[27] => LessThan0.IN4
RA[27] => LessThan1.IN4
RA[27] => LessThan2.IN4
RA[27] => LessThan3.IN4
RA[27] => Mux26.IN33
RA[27] => Mux28.IN34
RA[27] => Mux27.IN6
RA[28] => Add0.IN4
RA[28] => Add1.IN36
RA[28] => RZ.IN0
RA[28] => RZ.IN0
RA[28] => RZ.IN0
RA[28] => LessThan0.IN3
RA[28] => LessThan1.IN3
RA[28] => LessThan2.IN3
RA[28] => LessThan3.IN3
RA[28] => Mux27.IN33
RA[28] => Mux29.IN34
RA[28] => Mux28.IN6
RA[29] => Add0.IN3
RA[29] => Add1.IN35
RA[29] => RZ.IN0
RA[29] => RZ.IN0
RA[29] => RZ.IN0
RA[29] => LessThan0.IN2
RA[29] => LessThan1.IN2
RA[29] => LessThan2.IN2
RA[29] => LessThan3.IN2
RA[29] => Mux28.IN33
RA[29] => Mux30.IN34
RA[29] => Mux29.IN6
RA[30] => Add0.IN2
RA[30] => Add1.IN34
RA[30] => RZ.IN0
RA[30] => RZ.IN0
RA[30] => RZ.IN0
RA[30] => LessThan0.IN1
RA[30] => LessThan1.IN1
RA[30] => LessThan2.IN1
RA[30] => LessThan3.IN1
RA[30] => Mux29.IN33
RA[30] => Mux31.IN34
RA[30] => Mux30.IN6
RA[31] => Add0.IN1
RA[31] => Add1.IN33
RA[31] => RZ.IN0
RA[31] => RZ.IN0
RA[31] => RZ.IN0
RA[31] => Mux30.IN33
RA[31] => Mux31.IN7
RB[0] => Add0.IN64
RB[0] => RZ.IN1
RB[0] => RZ.IN1
RB[0] => RZ.IN1
RB[0] => LessThan0.IN62
RB[0] => LessThan1.IN62
RB[0] => LessThan2.IN62
RB[0] => LessThan3.IN62
RB[0] => Add1.IN32
RB[1] => Add0.IN63
RB[1] => RZ.IN1
RB[1] => RZ.IN1
RB[1] => RZ.IN1
RB[1] => LessThan0.IN61
RB[1] => LessThan1.IN61
RB[1] => LessThan2.IN61
RB[1] => LessThan3.IN61
RB[1] => Add1.IN31
RB[2] => Add0.IN62
RB[2] => RZ.IN1
RB[2] => RZ.IN1
RB[2] => RZ.IN1
RB[2] => LessThan0.IN60
RB[2] => LessThan1.IN60
RB[2] => LessThan2.IN60
RB[2] => LessThan3.IN60
RB[2] => Add1.IN30
RB[3] => Add0.IN61
RB[3] => RZ.IN1
RB[3] => RZ.IN1
RB[3] => RZ.IN1
RB[3] => LessThan0.IN59
RB[3] => LessThan1.IN59
RB[3] => LessThan2.IN59
RB[3] => LessThan3.IN59
RB[3] => Add1.IN29
RB[4] => Add0.IN60
RB[4] => RZ.IN1
RB[4] => RZ.IN1
RB[4] => RZ.IN1
RB[4] => LessThan0.IN58
RB[4] => LessThan1.IN58
RB[4] => LessThan2.IN58
RB[4] => LessThan3.IN58
RB[4] => Add1.IN28
RB[5] => Add0.IN59
RB[5] => RZ.IN1
RB[5] => RZ.IN1
RB[5] => RZ.IN1
RB[5] => LessThan0.IN57
RB[5] => LessThan1.IN57
RB[5] => LessThan2.IN57
RB[5] => LessThan3.IN57
RB[5] => Add1.IN27
RB[6] => Add0.IN58
RB[6] => RZ.IN1
RB[6] => RZ.IN1
RB[6] => RZ.IN1
RB[6] => LessThan0.IN56
RB[6] => LessThan1.IN56
RB[6] => LessThan2.IN56
RB[6] => LessThan3.IN56
RB[6] => Add1.IN26
RB[7] => Add0.IN57
RB[7] => RZ.IN1
RB[7] => RZ.IN1
RB[7] => RZ.IN1
RB[7] => LessThan0.IN55
RB[7] => LessThan1.IN55
RB[7] => LessThan2.IN55
RB[7] => LessThan3.IN55
RB[7] => Add1.IN25
RB[8] => Add0.IN56
RB[8] => RZ.IN1
RB[8] => RZ.IN1
RB[8] => RZ.IN1
RB[8] => LessThan0.IN54
RB[8] => LessThan1.IN54
RB[8] => LessThan2.IN54
RB[8] => LessThan3.IN54
RB[8] => Add1.IN24
RB[9] => Add0.IN55
RB[9] => RZ.IN1
RB[9] => RZ.IN1
RB[9] => RZ.IN1
RB[9] => LessThan0.IN53
RB[9] => LessThan1.IN53
RB[9] => LessThan2.IN53
RB[9] => LessThan3.IN53
RB[9] => Add1.IN23
RB[10] => Add0.IN54
RB[10] => RZ.IN1
RB[10] => RZ.IN1
RB[10] => RZ.IN1
RB[10] => LessThan0.IN52
RB[10] => LessThan1.IN52
RB[10] => LessThan2.IN52
RB[10] => LessThan3.IN52
RB[10] => Add1.IN22
RB[11] => Add0.IN53
RB[11] => RZ.IN1
RB[11] => RZ.IN1
RB[11] => RZ.IN1
RB[11] => LessThan0.IN51
RB[11] => LessThan1.IN51
RB[11] => LessThan2.IN51
RB[11] => LessThan3.IN51
RB[11] => Add1.IN21
RB[12] => Add0.IN52
RB[12] => RZ.IN1
RB[12] => RZ.IN1
RB[12] => RZ.IN1
RB[12] => LessThan0.IN50
RB[12] => LessThan1.IN50
RB[12] => LessThan2.IN50
RB[12] => LessThan3.IN50
RB[12] => Add1.IN20
RB[13] => Add0.IN51
RB[13] => RZ.IN1
RB[13] => RZ.IN1
RB[13] => RZ.IN1
RB[13] => LessThan0.IN49
RB[13] => LessThan1.IN49
RB[13] => LessThan2.IN49
RB[13] => LessThan3.IN49
RB[13] => Add1.IN19
RB[14] => Add0.IN50
RB[14] => RZ.IN1
RB[14] => RZ.IN1
RB[14] => RZ.IN1
RB[14] => LessThan0.IN48
RB[14] => LessThan1.IN48
RB[14] => LessThan2.IN48
RB[14] => LessThan3.IN48
RB[14] => Add1.IN18
RB[15] => Add0.IN49
RB[15] => RZ.IN1
RB[15] => RZ.IN1
RB[15] => RZ.IN1
RB[15] => LessThan0.IN47
RB[15] => LessThan1.IN47
RB[15] => LessThan2.IN47
RB[15] => LessThan3.IN47
RB[15] => Add1.IN17
RB[16] => Add0.IN48
RB[16] => RZ.IN1
RB[16] => RZ.IN1
RB[16] => RZ.IN1
RB[16] => LessThan0.IN46
RB[16] => LessThan1.IN46
RB[16] => LessThan2.IN46
RB[16] => LessThan3.IN46
RB[16] => Add1.IN16
RB[17] => Add0.IN47
RB[17] => RZ.IN1
RB[17] => RZ.IN1
RB[17] => RZ.IN1
RB[17] => LessThan0.IN45
RB[17] => LessThan1.IN45
RB[17] => LessThan2.IN45
RB[17] => LessThan3.IN45
RB[17] => Add1.IN15
RB[18] => Add0.IN46
RB[18] => RZ.IN1
RB[18] => RZ.IN1
RB[18] => RZ.IN1
RB[18] => LessThan0.IN44
RB[18] => LessThan1.IN44
RB[18] => LessThan2.IN44
RB[18] => LessThan3.IN44
RB[18] => Add1.IN14
RB[19] => Add0.IN45
RB[19] => RZ.IN1
RB[19] => RZ.IN1
RB[19] => RZ.IN1
RB[19] => LessThan0.IN43
RB[19] => LessThan1.IN43
RB[19] => LessThan2.IN43
RB[19] => LessThan3.IN43
RB[19] => Add1.IN13
RB[20] => Add0.IN44
RB[20] => RZ.IN1
RB[20] => RZ.IN1
RB[20] => RZ.IN1
RB[20] => LessThan0.IN42
RB[20] => LessThan1.IN42
RB[20] => LessThan2.IN42
RB[20] => LessThan3.IN42
RB[20] => Add1.IN12
RB[21] => Add0.IN43
RB[21] => RZ.IN1
RB[21] => RZ.IN1
RB[21] => RZ.IN1
RB[21] => LessThan0.IN41
RB[21] => LessThan1.IN41
RB[21] => LessThan2.IN41
RB[21] => LessThan3.IN41
RB[21] => Add1.IN11
RB[22] => Add0.IN42
RB[22] => RZ.IN1
RB[22] => RZ.IN1
RB[22] => RZ.IN1
RB[22] => LessThan0.IN40
RB[22] => LessThan1.IN40
RB[22] => LessThan2.IN40
RB[22] => LessThan3.IN40
RB[22] => Add1.IN10
RB[23] => Add0.IN41
RB[23] => RZ.IN1
RB[23] => RZ.IN1
RB[23] => RZ.IN1
RB[23] => LessThan0.IN39
RB[23] => LessThan1.IN39
RB[23] => LessThan2.IN39
RB[23] => LessThan3.IN39
RB[23] => Add1.IN9
RB[24] => Add0.IN40
RB[24] => RZ.IN1
RB[24] => RZ.IN1
RB[24] => RZ.IN1
RB[24] => LessThan0.IN38
RB[24] => LessThan1.IN38
RB[24] => LessThan2.IN38
RB[24] => LessThan3.IN38
RB[24] => Add1.IN8
RB[25] => Add0.IN39
RB[25] => RZ.IN1
RB[25] => RZ.IN1
RB[25] => RZ.IN1
RB[25] => LessThan0.IN37
RB[25] => LessThan1.IN37
RB[25] => LessThan2.IN37
RB[25] => LessThan3.IN37
RB[25] => Add1.IN7
RB[26] => Add0.IN38
RB[26] => RZ.IN1
RB[26] => RZ.IN1
RB[26] => RZ.IN1
RB[26] => LessThan0.IN36
RB[26] => LessThan1.IN36
RB[26] => LessThan2.IN36
RB[26] => LessThan3.IN36
RB[26] => Add1.IN6
RB[27] => Add0.IN37
RB[27] => RZ.IN1
RB[27] => RZ.IN1
RB[27] => RZ.IN1
RB[27] => LessThan0.IN35
RB[27] => LessThan1.IN35
RB[27] => LessThan2.IN35
RB[27] => LessThan3.IN35
RB[27] => Add1.IN5
RB[28] => Add0.IN36
RB[28] => RZ.IN1
RB[28] => RZ.IN1
RB[28] => RZ.IN1
RB[28] => LessThan0.IN34
RB[28] => LessThan1.IN34
RB[28] => LessThan2.IN34
RB[28] => LessThan3.IN34
RB[28] => Add1.IN4
RB[29] => Add0.IN35
RB[29] => RZ.IN1
RB[29] => RZ.IN1
RB[29] => RZ.IN1
RB[29] => LessThan0.IN33
RB[29] => LessThan1.IN33
RB[29] => LessThan2.IN33
RB[29] => LessThan3.IN33
RB[29] => Add1.IN3
RB[30] => Add0.IN34
RB[30] => RZ.IN1
RB[30] => RZ.IN1
RB[30] => RZ.IN1
RB[30] => LessThan0.IN32
RB[30] => LessThan1.IN32
RB[30] => LessThan2.IN32
RB[30] => LessThan3.IN32
RB[30] => Add1.IN2
RB[31] => Add0.IN33
RB[31] => RZ.IN1
RB[31] => RZ.IN1
RB[31] => RZ.IN1
RB[31] => Add1.IN1
RZ[0] << RZ[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
RZ[1] << RZ[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
RZ[2] << RZ[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
RZ[3] << RZ[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
RZ[4] << RZ[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
RZ[5] << RZ[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
RZ[6] << RZ[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
RZ[7] << RZ[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
RZ[8] << RZ[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
RZ[9] << RZ[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
RZ[10] << RZ[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
RZ[11] << RZ[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
RZ[12] << RZ[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
RZ[13] << RZ[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
RZ[14] << RZ[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
RZ[15] << RZ[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
RZ[16] << RZ[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
RZ[17] << RZ[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
RZ[18] << RZ[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
RZ[19] << RZ[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
RZ[20] << RZ[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
RZ[21] << RZ[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
RZ[22] << RZ[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
RZ[23] << RZ[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
RZ[24] << RZ[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
RZ[25] << RZ[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
RZ[26] << RZ[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
RZ[27] << RZ[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
RZ[28] << RZ[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
RZ[29] << RZ[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
RZ[30] << RZ[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
RZ[31] << RZ[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
FLAG_B[0] << FLAG_B[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
FLAG_B[1] << FLAG_B[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
FLAG_B[2] << <GND>
FLAG_B[3] << <GND>
FLAG_B[4] << <GND>
FLAG_B[5] << <GND>
FLAG_B[6] << <GND>
FLAG_B[7] << <GND>


