Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Oct 11 17:08:10 2018
| Host         : Aspire running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pong_bd_wrapper_timing_summary_routed.rpt -pb pong_bd_wrapper_timing_summary_routed.pb -rpx pong_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : pong_bd_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.647        0.000                      0                 2934        0.011        0.000                      0                 2934       11.520        0.000                       0                  1334  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.647        0.000                      0                 2583        0.011        0.000                      0                 2583       11.520        0.000                       0                  1334  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              16.915        0.000                      0                  351        0.871        0.000                      0                  351  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.647ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_9/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.768ns  (logic 6.800ns (28.610%)  route 16.968ns (71.390%))
  Logic Levels:           41  (CARRY4=9 LUT2=1 LUT4=1 LUT6=30)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 27.677 - 25.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        1.749     3.057    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X37Y38         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456     3.513 r  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[0]/Q
                         net (fo=54, routed)          1.106     4.619    pong_bd_i/image_source_0/X_BALL[0]
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     5.256 r  pong_bd_i/image_source_0/red_reg[4]_i_5026/CO[3]
                         net (fo=1, routed)           0.000     5.256    pong_bd_i/image_source_0/red_reg[4]_i_5026_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.579 r  pong_bd_i/image_source_0/red_reg[4]_i_5025/O[1]
                         net (fo=3, routed)           0.764     6.343    pong_bd_i/image_source_0/U0/s_reg_pos_ball_x_ball_r_reg[4]_3[1]
    SLICE_X27Y42         LUT2 (Prop_lut2_I1_O)        0.306     6.649 r  pong_bd_i/image_source_0/U0/red[4]_i_5447/O
                         net (fo=1, routed)           0.000     6.649    pong_bd_i/image_source_0/U0/red[4]_i_5447_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.199 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_5104/CO[3]
                         net (fo=1, routed)           0.000     7.199    pong_bd_i/image_source_0/U0/red_reg[4]_i_5104_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.313 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_4644/CO[3]
                         net (fo=1, routed)           0.000     7.313    pong_bd_i/image_source_0/U0/red_reg[4]_i_4644_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.427 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_4036/CO[3]
                         net (fo=1, routed)           0.000     7.427    pong_bd_i/image_source_0/U0/red_reg[4]_i_4036_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.541 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_3105/CO[3]
                         net (fo=1, routed)           0.000     7.541    pong_bd_i/image_source_0/U0/red_reg[4]_i_3105_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.655 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_2093/CO[3]
                         net (fo=1, routed)           0.000     7.655    pong_bd_i/image_source_0/U0/red_reg[4]_i_2093_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.769 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_1123/CO[3]
                         net (fo=1, routed)           0.000     7.769    pong_bd_i/image_source_0/U0/red_reg[4]_i_1123_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.883 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_420/CO[3]
                         net (fo=10, routed)          1.204     9.087    pong_bd_i/image_source_0/U0/red_reg[4]_i_420_n_0
    SLICE_X29Y40         LUT4 (Prop_lut4_I1_O)        0.124     9.211 r  pong_bd_i/image_source_0/U0/red[4]_i_2281/O
                         net (fo=5, routed)           1.341    10.552    pong_bd_i/image_source_0/U0/red[4]_i_2281_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.676 f  pong_bd_i/image_source_0/U0/red[4]_i_6088/O
                         net (fo=1, routed)           0.452    11.128    pong_bd_i/image_source_0/U0/red[4]_i_6088_n_0
    SLICE_X33Y38         LUT6 (Prop_lut6_I4_O)        0.124    11.252 f  pong_bd_i/image_source_0/U0/red[4]_i_6087/O
                         net (fo=1, routed)           0.725    11.978    pong_bd_i/image_source_0/U0/red[4]_i_6087_n_0
    SLICE_X25Y37         LUT6 (Prop_lut6_I2_O)        0.124    12.102 f  pong_bd_i/image_source_0/U0/red[4]_i_6086/O
                         net (fo=1, routed)           0.550    12.652    pong_bd_i/image_source_0/U0/red[4]_i_6086_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I2_O)        0.124    12.776 f  pong_bd_i/image_source_0/U0/red[4]_i_6085/O
                         net (fo=1, routed)           0.522    13.298    pong_bd_i/image_source_0/U0/red[4]_i_6085_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.422 f  pong_bd_i/image_source_0/U0/red[4]_i_6084/O
                         net (fo=1, routed)           0.603    14.024    pong_bd_i/image_source_0/U0/red[4]_i_6084_n_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.148 f  pong_bd_i/image_source_0/U0/red[4]_i_6083/O
                         net (fo=1, routed)           0.663    14.811    pong_bd_i/image_source_0/U0/red[4]_i_6083_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I1_O)        0.124    14.935 f  pong_bd_i/image_source_0/U0/red[4]_i_6082/O
                         net (fo=1, routed)           0.506    15.441    pong_bd_i/image_source_0/U0/red[4]_i_6082_n_0
    SLICE_X34Y41         LUT6 (Prop_lut6_I2_O)        0.124    15.565 f  pong_bd_i/image_source_0/U0/red[4]_i_6081/O
                         net (fo=1, routed)           0.525    16.090    pong_bd_i/image_source_0/U0/red[4]_i_6081_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I1_O)        0.124    16.214 f  pong_bd_i/image_source_0/U0/red[4]_i_6080/O
                         net (fo=1, routed)           0.621    16.834    pong_bd_i/image_source_0/U0/red[4]_i_6080_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I4_O)        0.124    16.958 f  pong_bd_i/image_source_0/U0/red[4]_i_6079/O
                         net (fo=1, routed)           0.280    17.238    pong_bd_i/image_source_0/U0/red[4]_i_6079_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I2_O)        0.124    17.362 f  pong_bd_i/image_source_0/U0/red[4]_i_6074/O
                         net (fo=1, routed)           0.443    17.805    pong_bd_i/image_source_0/U0/red[4]_i_6074_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I2_O)        0.124    17.929 f  pong_bd_i/image_source_0/U0/red[4]_i_6060/O
                         net (fo=1, routed)           0.544    18.473    pong_bd_i/image_source_0/U0/red[4]_i_6060_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I1_O)        0.124    18.597 f  pong_bd_i/image_source_0/U0/red[4]_i_6033/O
                         net (fo=1, routed)           0.263    18.860    pong_bd_i/image_source_0/U0/red[4]_i_6033_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I3_O)        0.124    18.984 f  pong_bd_i/image_source_0/U0/red[4]_i_5993/O
                         net (fo=1, routed)           0.292    19.276    pong_bd_i/image_source_0/U0/red[4]_i_5993_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    19.400 r  pong_bd_i/image_source_0/U0/red[4]_i_5937/O
                         net (fo=1, routed)           0.865    20.265    pong_bd_i/image_source_0/U0/red[4]_i_5937_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I2_O)        0.124    20.389 r  pong_bd_i/image_source_0/U0/red[4]_i_5813/O
                         net (fo=1, routed)           0.479    20.868    pong_bd_i/image_source_0/U0/red[4]_i_5813_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    20.992 r  pong_bd_i/image_source_0/U0/red[4]_i_5567/O
                         net (fo=1, routed)           0.282    21.274    pong_bd_i/image_source_0/U0/red[4]_i_5567_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    21.398 r  pong_bd_i/image_source_0/U0/red[4]_i_5250/O
                         net (fo=1, routed)           0.162    21.560    pong_bd_i/image_source_0/U0/red[4]_i_5250_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    21.684 r  pong_bd_i/image_source_0/U0/red[4]_i_4853/O
                         net (fo=1, routed)           0.336    22.020    pong_bd_i/image_source_0/U0/red[4]_i_4853_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I2_O)        0.124    22.144 r  pong_bd_i/image_source_0/U0/red[4]_i_4318/O
                         net (fo=1, routed)           0.436    22.580    pong_bd_i/image_source_0/U0/red[4]_i_4318_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.124    22.704 r  pong_bd_i/image_source_0/U0/red[4]_i_3418/O
                         net (fo=1, routed)           0.263    22.967    pong_bd_i/image_source_0/U0/red[4]_i_3418_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.124    23.091 r  pong_bd_i/image_source_0/U0/red[4]_i_2393/O
                         net (fo=1, routed)           0.151    23.242    pong_bd_i/image_source_0/U0/red[4]_i_2393_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.124    23.366 r  pong_bd_i/image_source_0/U0/red[4]_i_1392/O
                         net (fo=1, routed)           0.290    23.656    pong_bd_i/image_source_0/U0/red[4]_i_1392_n_0
    SLICE_X29Y22         LUT6 (Prop_lut6_I2_O)        0.124    23.780 r  pong_bd_i/image_source_0/U0/red[4]_i_600/O
                         net (fo=1, routed)           0.321    24.101    pong_bd_i/image_source_0/U0/red[4]_i_600_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I2_O)        0.124    24.225 r  pong_bd_i/image_source_0/U0/red[4]_i_212/O
                         net (fo=1, routed)           0.296    24.521    pong_bd_i/image_source_0/U0/red[4]_i_212_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I2_O)        0.124    24.645 r  pong_bd_i/image_source_0/U0/red[4]_i_46/O
                         net (fo=1, routed)           0.303    24.948    pong_bd_i/image_source_0/U0/red[4]_i_46_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I3_O)        0.124    25.072 f  pong_bd_i/image_source_0/U0/red[4]_i_9/O
                         net (fo=2, routed)           0.173    25.245    pong_bd_i/image_source_0/U0/red[4]_i_9_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I3_O)        0.124    25.369 f  pong_bd_i/image_source_0/U0/red[4]_i_56/O
                         net (fo=1, routed)           0.333    25.702    pong_bd_i/image_source_0/U0/red[4]_i_56_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I3_O)        0.124    25.826 f  pong_bd_i/image_source_0/U0/red[4]_i_11/O
                         net (fo=1, routed)           0.288    26.115    pong_bd_i/image_source_0/U0/red[4]_i_11_n_0
    SLICE_X29Y25         LUT6 (Prop_lut6_I4_O)        0.124    26.239 r  pong_bd_i/image_source_0/U0/red[4]_i_2/O
                         net (fo=16, routed)          0.586    26.825    pong_bd_i/image_source_0/U0/red[4]_i_2_n_0
    SLICE_X31Y26         FDRE                                         r  pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        1.484    27.677    pong_bd_i/image_source_0/U0/clk
    SLICE_X31Y26         FDRE                                         r  pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_9/C
                         clock pessimism              0.230    27.907    
                         clock uncertainty           -0.377    27.530    
    SLICE_X31Y26         FDRE (Setup_fdre_C_D)       -0.058    27.472    pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                         27.472    
                         arrival time                         -26.825    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.746ns  (logic 6.800ns (28.636%)  route 16.946ns (71.364%))
  Logic Levels:           41  (CARRY4=9 LUT2=1 LUT4=1 LUT6=30)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 27.674 - 25.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        1.749     3.057    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X37Y38         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456     3.513 r  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[0]/Q
                         net (fo=54, routed)          1.106     4.619    pong_bd_i/image_source_0/X_BALL[0]
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     5.256 r  pong_bd_i/image_source_0/red_reg[4]_i_5026/CO[3]
                         net (fo=1, routed)           0.000     5.256    pong_bd_i/image_source_0/red_reg[4]_i_5026_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.579 r  pong_bd_i/image_source_0/red_reg[4]_i_5025/O[1]
                         net (fo=3, routed)           0.764     6.343    pong_bd_i/image_source_0/U0/s_reg_pos_ball_x_ball_r_reg[4]_3[1]
    SLICE_X27Y42         LUT2 (Prop_lut2_I1_O)        0.306     6.649 r  pong_bd_i/image_source_0/U0/red[4]_i_5447/O
                         net (fo=1, routed)           0.000     6.649    pong_bd_i/image_source_0/U0/red[4]_i_5447_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.199 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_5104/CO[3]
                         net (fo=1, routed)           0.000     7.199    pong_bd_i/image_source_0/U0/red_reg[4]_i_5104_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.313 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_4644/CO[3]
                         net (fo=1, routed)           0.000     7.313    pong_bd_i/image_source_0/U0/red_reg[4]_i_4644_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.427 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_4036/CO[3]
                         net (fo=1, routed)           0.000     7.427    pong_bd_i/image_source_0/U0/red_reg[4]_i_4036_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.541 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_3105/CO[3]
                         net (fo=1, routed)           0.000     7.541    pong_bd_i/image_source_0/U0/red_reg[4]_i_3105_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.655 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_2093/CO[3]
                         net (fo=1, routed)           0.000     7.655    pong_bd_i/image_source_0/U0/red_reg[4]_i_2093_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.769 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_1123/CO[3]
                         net (fo=1, routed)           0.000     7.769    pong_bd_i/image_source_0/U0/red_reg[4]_i_1123_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.883 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_420/CO[3]
                         net (fo=10, routed)          1.204     9.087    pong_bd_i/image_source_0/U0/red_reg[4]_i_420_n_0
    SLICE_X29Y40         LUT4 (Prop_lut4_I1_O)        0.124     9.211 r  pong_bd_i/image_source_0/U0/red[4]_i_2281/O
                         net (fo=5, routed)           1.341    10.552    pong_bd_i/image_source_0/U0/red[4]_i_2281_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.676 f  pong_bd_i/image_source_0/U0/red[4]_i_6088/O
                         net (fo=1, routed)           0.452    11.128    pong_bd_i/image_source_0/U0/red[4]_i_6088_n_0
    SLICE_X33Y38         LUT6 (Prop_lut6_I4_O)        0.124    11.252 f  pong_bd_i/image_source_0/U0/red[4]_i_6087/O
                         net (fo=1, routed)           0.725    11.978    pong_bd_i/image_source_0/U0/red[4]_i_6087_n_0
    SLICE_X25Y37         LUT6 (Prop_lut6_I2_O)        0.124    12.102 f  pong_bd_i/image_source_0/U0/red[4]_i_6086/O
                         net (fo=1, routed)           0.550    12.652    pong_bd_i/image_source_0/U0/red[4]_i_6086_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I2_O)        0.124    12.776 f  pong_bd_i/image_source_0/U0/red[4]_i_6085/O
                         net (fo=1, routed)           0.522    13.298    pong_bd_i/image_source_0/U0/red[4]_i_6085_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.422 f  pong_bd_i/image_source_0/U0/red[4]_i_6084/O
                         net (fo=1, routed)           0.603    14.024    pong_bd_i/image_source_0/U0/red[4]_i_6084_n_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.148 f  pong_bd_i/image_source_0/U0/red[4]_i_6083/O
                         net (fo=1, routed)           0.663    14.811    pong_bd_i/image_source_0/U0/red[4]_i_6083_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I1_O)        0.124    14.935 f  pong_bd_i/image_source_0/U0/red[4]_i_6082/O
                         net (fo=1, routed)           0.506    15.441    pong_bd_i/image_source_0/U0/red[4]_i_6082_n_0
    SLICE_X34Y41         LUT6 (Prop_lut6_I2_O)        0.124    15.565 f  pong_bd_i/image_source_0/U0/red[4]_i_6081/O
                         net (fo=1, routed)           0.525    16.090    pong_bd_i/image_source_0/U0/red[4]_i_6081_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I1_O)        0.124    16.214 f  pong_bd_i/image_source_0/U0/red[4]_i_6080/O
                         net (fo=1, routed)           0.621    16.834    pong_bd_i/image_source_0/U0/red[4]_i_6080_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I4_O)        0.124    16.958 f  pong_bd_i/image_source_0/U0/red[4]_i_6079/O
                         net (fo=1, routed)           0.280    17.238    pong_bd_i/image_source_0/U0/red[4]_i_6079_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I2_O)        0.124    17.362 f  pong_bd_i/image_source_0/U0/red[4]_i_6074/O
                         net (fo=1, routed)           0.443    17.805    pong_bd_i/image_source_0/U0/red[4]_i_6074_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I2_O)        0.124    17.929 f  pong_bd_i/image_source_0/U0/red[4]_i_6060/O
                         net (fo=1, routed)           0.544    18.473    pong_bd_i/image_source_0/U0/red[4]_i_6060_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I1_O)        0.124    18.597 f  pong_bd_i/image_source_0/U0/red[4]_i_6033/O
                         net (fo=1, routed)           0.263    18.860    pong_bd_i/image_source_0/U0/red[4]_i_6033_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I3_O)        0.124    18.984 f  pong_bd_i/image_source_0/U0/red[4]_i_5993/O
                         net (fo=1, routed)           0.292    19.276    pong_bd_i/image_source_0/U0/red[4]_i_5993_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    19.400 r  pong_bd_i/image_source_0/U0/red[4]_i_5937/O
                         net (fo=1, routed)           0.865    20.265    pong_bd_i/image_source_0/U0/red[4]_i_5937_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I2_O)        0.124    20.389 r  pong_bd_i/image_source_0/U0/red[4]_i_5813/O
                         net (fo=1, routed)           0.479    20.868    pong_bd_i/image_source_0/U0/red[4]_i_5813_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    20.992 r  pong_bd_i/image_source_0/U0/red[4]_i_5567/O
                         net (fo=1, routed)           0.282    21.274    pong_bd_i/image_source_0/U0/red[4]_i_5567_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    21.398 r  pong_bd_i/image_source_0/U0/red[4]_i_5250/O
                         net (fo=1, routed)           0.162    21.560    pong_bd_i/image_source_0/U0/red[4]_i_5250_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    21.684 r  pong_bd_i/image_source_0/U0/red[4]_i_4853/O
                         net (fo=1, routed)           0.336    22.020    pong_bd_i/image_source_0/U0/red[4]_i_4853_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I2_O)        0.124    22.144 r  pong_bd_i/image_source_0/U0/red[4]_i_4318/O
                         net (fo=1, routed)           0.436    22.580    pong_bd_i/image_source_0/U0/red[4]_i_4318_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.124    22.704 r  pong_bd_i/image_source_0/U0/red[4]_i_3418/O
                         net (fo=1, routed)           0.263    22.967    pong_bd_i/image_source_0/U0/red[4]_i_3418_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.124    23.091 r  pong_bd_i/image_source_0/U0/red[4]_i_2393/O
                         net (fo=1, routed)           0.151    23.242    pong_bd_i/image_source_0/U0/red[4]_i_2393_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.124    23.366 r  pong_bd_i/image_source_0/U0/red[4]_i_1392/O
                         net (fo=1, routed)           0.290    23.656    pong_bd_i/image_source_0/U0/red[4]_i_1392_n_0
    SLICE_X29Y22         LUT6 (Prop_lut6_I2_O)        0.124    23.780 r  pong_bd_i/image_source_0/U0/red[4]_i_600/O
                         net (fo=1, routed)           0.321    24.101    pong_bd_i/image_source_0/U0/red[4]_i_600_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I2_O)        0.124    24.225 r  pong_bd_i/image_source_0/U0/red[4]_i_212/O
                         net (fo=1, routed)           0.296    24.521    pong_bd_i/image_source_0/U0/red[4]_i_212_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I2_O)        0.124    24.645 r  pong_bd_i/image_source_0/U0/red[4]_i_46/O
                         net (fo=1, routed)           0.303    24.948    pong_bd_i/image_source_0/U0/red[4]_i_46_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I3_O)        0.124    25.072 f  pong_bd_i/image_source_0/U0/red[4]_i_9/O
                         net (fo=2, routed)           0.173    25.245    pong_bd_i/image_source_0/U0/red[4]_i_9_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I3_O)        0.124    25.369 f  pong_bd_i/image_source_0/U0/red[4]_i_56/O
                         net (fo=1, routed)           0.333    25.702    pong_bd_i/image_source_0/U0/red[4]_i_56_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I3_O)        0.124    25.826 f  pong_bd_i/image_source_0/U0/red[4]_i_11/O
                         net (fo=1, routed)           0.288    26.115    pong_bd_i/image_source_0/U0/red[4]_i_11_n_0
    SLICE_X29Y25         LUT6 (Prop_lut6_I4_O)        0.124    26.239 r  pong_bd_i/image_source_0/U0/red[4]_i_2/O
                         net (fo=16, routed)          0.564    26.803    pong_bd_i/image_source_0/U0/red[4]_i_2_n_0
    SLICE_X31Y24         FDRE                                         r  pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        1.482    27.674    pong_bd_i/image_source_0/U0/clk
    SLICE_X31Y24         FDRE                                         r  pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_2/C
                         clock pessimism              0.230    27.905    
                         clock uncertainty           -0.377    27.528    
    SLICE_X31Y24         FDRE (Setup_fdre_C_D)       -0.067    27.461    pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         27.461    
                         arrival time                         -26.803    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.722ns  (logic 6.800ns (28.665%)  route 16.922ns (71.335%))
  Logic Levels:           41  (CARRY4=9 LUT2=1 LUT4=1 LUT6=30)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 27.674 - 25.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        1.749     3.057    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X37Y38         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456     3.513 r  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[0]/Q
                         net (fo=54, routed)          1.106     4.619    pong_bd_i/image_source_0/X_BALL[0]
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     5.256 r  pong_bd_i/image_source_0/red_reg[4]_i_5026/CO[3]
                         net (fo=1, routed)           0.000     5.256    pong_bd_i/image_source_0/red_reg[4]_i_5026_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.579 r  pong_bd_i/image_source_0/red_reg[4]_i_5025/O[1]
                         net (fo=3, routed)           0.764     6.343    pong_bd_i/image_source_0/U0/s_reg_pos_ball_x_ball_r_reg[4]_3[1]
    SLICE_X27Y42         LUT2 (Prop_lut2_I1_O)        0.306     6.649 r  pong_bd_i/image_source_0/U0/red[4]_i_5447/O
                         net (fo=1, routed)           0.000     6.649    pong_bd_i/image_source_0/U0/red[4]_i_5447_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.199 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_5104/CO[3]
                         net (fo=1, routed)           0.000     7.199    pong_bd_i/image_source_0/U0/red_reg[4]_i_5104_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.313 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_4644/CO[3]
                         net (fo=1, routed)           0.000     7.313    pong_bd_i/image_source_0/U0/red_reg[4]_i_4644_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.427 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_4036/CO[3]
                         net (fo=1, routed)           0.000     7.427    pong_bd_i/image_source_0/U0/red_reg[4]_i_4036_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.541 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_3105/CO[3]
                         net (fo=1, routed)           0.000     7.541    pong_bd_i/image_source_0/U0/red_reg[4]_i_3105_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.655 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_2093/CO[3]
                         net (fo=1, routed)           0.000     7.655    pong_bd_i/image_source_0/U0/red_reg[4]_i_2093_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.769 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_1123/CO[3]
                         net (fo=1, routed)           0.000     7.769    pong_bd_i/image_source_0/U0/red_reg[4]_i_1123_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.883 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_420/CO[3]
                         net (fo=10, routed)          1.204     9.087    pong_bd_i/image_source_0/U0/red_reg[4]_i_420_n_0
    SLICE_X29Y40         LUT4 (Prop_lut4_I1_O)        0.124     9.211 r  pong_bd_i/image_source_0/U0/red[4]_i_2281/O
                         net (fo=5, routed)           1.341    10.552    pong_bd_i/image_source_0/U0/red[4]_i_2281_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.676 f  pong_bd_i/image_source_0/U0/red[4]_i_6088/O
                         net (fo=1, routed)           0.452    11.128    pong_bd_i/image_source_0/U0/red[4]_i_6088_n_0
    SLICE_X33Y38         LUT6 (Prop_lut6_I4_O)        0.124    11.252 f  pong_bd_i/image_source_0/U0/red[4]_i_6087/O
                         net (fo=1, routed)           0.725    11.978    pong_bd_i/image_source_0/U0/red[4]_i_6087_n_0
    SLICE_X25Y37         LUT6 (Prop_lut6_I2_O)        0.124    12.102 f  pong_bd_i/image_source_0/U0/red[4]_i_6086/O
                         net (fo=1, routed)           0.550    12.652    pong_bd_i/image_source_0/U0/red[4]_i_6086_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I2_O)        0.124    12.776 f  pong_bd_i/image_source_0/U0/red[4]_i_6085/O
                         net (fo=1, routed)           0.522    13.298    pong_bd_i/image_source_0/U0/red[4]_i_6085_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.422 f  pong_bd_i/image_source_0/U0/red[4]_i_6084/O
                         net (fo=1, routed)           0.603    14.024    pong_bd_i/image_source_0/U0/red[4]_i_6084_n_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.148 f  pong_bd_i/image_source_0/U0/red[4]_i_6083/O
                         net (fo=1, routed)           0.663    14.811    pong_bd_i/image_source_0/U0/red[4]_i_6083_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I1_O)        0.124    14.935 f  pong_bd_i/image_source_0/U0/red[4]_i_6082/O
                         net (fo=1, routed)           0.506    15.441    pong_bd_i/image_source_0/U0/red[4]_i_6082_n_0
    SLICE_X34Y41         LUT6 (Prop_lut6_I2_O)        0.124    15.565 f  pong_bd_i/image_source_0/U0/red[4]_i_6081/O
                         net (fo=1, routed)           0.525    16.090    pong_bd_i/image_source_0/U0/red[4]_i_6081_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I1_O)        0.124    16.214 f  pong_bd_i/image_source_0/U0/red[4]_i_6080/O
                         net (fo=1, routed)           0.621    16.834    pong_bd_i/image_source_0/U0/red[4]_i_6080_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I4_O)        0.124    16.958 f  pong_bd_i/image_source_0/U0/red[4]_i_6079/O
                         net (fo=1, routed)           0.280    17.238    pong_bd_i/image_source_0/U0/red[4]_i_6079_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I2_O)        0.124    17.362 f  pong_bd_i/image_source_0/U0/red[4]_i_6074/O
                         net (fo=1, routed)           0.443    17.805    pong_bd_i/image_source_0/U0/red[4]_i_6074_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I2_O)        0.124    17.929 f  pong_bd_i/image_source_0/U0/red[4]_i_6060/O
                         net (fo=1, routed)           0.544    18.473    pong_bd_i/image_source_0/U0/red[4]_i_6060_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I1_O)        0.124    18.597 f  pong_bd_i/image_source_0/U0/red[4]_i_6033/O
                         net (fo=1, routed)           0.263    18.860    pong_bd_i/image_source_0/U0/red[4]_i_6033_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I3_O)        0.124    18.984 f  pong_bd_i/image_source_0/U0/red[4]_i_5993/O
                         net (fo=1, routed)           0.292    19.276    pong_bd_i/image_source_0/U0/red[4]_i_5993_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    19.400 r  pong_bd_i/image_source_0/U0/red[4]_i_5937/O
                         net (fo=1, routed)           0.865    20.265    pong_bd_i/image_source_0/U0/red[4]_i_5937_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I2_O)        0.124    20.389 r  pong_bd_i/image_source_0/U0/red[4]_i_5813/O
                         net (fo=1, routed)           0.479    20.868    pong_bd_i/image_source_0/U0/red[4]_i_5813_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    20.992 r  pong_bd_i/image_source_0/U0/red[4]_i_5567/O
                         net (fo=1, routed)           0.282    21.274    pong_bd_i/image_source_0/U0/red[4]_i_5567_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    21.398 r  pong_bd_i/image_source_0/U0/red[4]_i_5250/O
                         net (fo=1, routed)           0.162    21.560    pong_bd_i/image_source_0/U0/red[4]_i_5250_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    21.684 r  pong_bd_i/image_source_0/U0/red[4]_i_4853/O
                         net (fo=1, routed)           0.336    22.020    pong_bd_i/image_source_0/U0/red[4]_i_4853_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I2_O)        0.124    22.144 r  pong_bd_i/image_source_0/U0/red[4]_i_4318/O
                         net (fo=1, routed)           0.436    22.580    pong_bd_i/image_source_0/U0/red[4]_i_4318_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.124    22.704 r  pong_bd_i/image_source_0/U0/red[4]_i_3418/O
                         net (fo=1, routed)           0.263    22.967    pong_bd_i/image_source_0/U0/red[4]_i_3418_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.124    23.091 r  pong_bd_i/image_source_0/U0/red[4]_i_2393/O
                         net (fo=1, routed)           0.151    23.242    pong_bd_i/image_source_0/U0/red[4]_i_2393_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.124    23.366 r  pong_bd_i/image_source_0/U0/red[4]_i_1392/O
                         net (fo=1, routed)           0.290    23.656    pong_bd_i/image_source_0/U0/red[4]_i_1392_n_0
    SLICE_X29Y22         LUT6 (Prop_lut6_I2_O)        0.124    23.780 r  pong_bd_i/image_source_0/U0/red[4]_i_600/O
                         net (fo=1, routed)           0.321    24.101    pong_bd_i/image_source_0/U0/red[4]_i_600_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I2_O)        0.124    24.225 r  pong_bd_i/image_source_0/U0/red[4]_i_212/O
                         net (fo=1, routed)           0.296    24.521    pong_bd_i/image_source_0/U0/red[4]_i_212_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I2_O)        0.124    24.645 r  pong_bd_i/image_source_0/U0/red[4]_i_46/O
                         net (fo=1, routed)           0.303    24.948    pong_bd_i/image_source_0/U0/red[4]_i_46_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I3_O)        0.124    25.072 f  pong_bd_i/image_source_0/U0/red[4]_i_9/O
                         net (fo=2, routed)           0.173    25.245    pong_bd_i/image_source_0/U0/red[4]_i_9_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I3_O)        0.124    25.369 f  pong_bd_i/image_source_0/U0/red[4]_i_56/O
                         net (fo=1, routed)           0.333    25.702    pong_bd_i/image_source_0/U0/red[4]_i_56_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I3_O)        0.124    25.826 f  pong_bd_i/image_source_0/U0/red[4]_i_11/O
                         net (fo=1, routed)           0.288    26.115    pong_bd_i/image_source_0/U0/red[4]_i_11_n_0
    SLICE_X29Y25         LUT6 (Prop_lut6_I4_O)        0.124    26.239 r  pong_bd_i/image_source_0/U0/red[4]_i_2/O
                         net (fo=16, routed)          0.540    26.779    pong_bd_i/image_source_0/U0/red[4]_i_2_n_0
    SLICE_X31Y25         FDRE                                         r  pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        1.482    27.674    pong_bd_i/image_source_0/U0/clk
    SLICE_X31Y25         FDRE                                         r  pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica/C
                         clock pessimism              0.230    27.905    
                         clock uncertainty           -0.377    27.528    
    SLICE_X31Y25         FDRE (Setup_fdre_C_D)       -0.075    27.453    pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         27.453    
                         arrival time                         -26.779    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_14/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.761ns  (logic 6.800ns (28.619%)  route 16.961ns (71.381%))
  Logic Levels:           41  (CARRY4=9 LUT2=1 LUT4=1 LUT6=30)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 27.674 - 25.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        1.749     3.057    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X37Y38         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456     3.513 r  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[0]/Q
                         net (fo=54, routed)          1.106     4.619    pong_bd_i/image_source_0/X_BALL[0]
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     5.256 r  pong_bd_i/image_source_0/red_reg[4]_i_5026/CO[3]
                         net (fo=1, routed)           0.000     5.256    pong_bd_i/image_source_0/red_reg[4]_i_5026_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.579 r  pong_bd_i/image_source_0/red_reg[4]_i_5025/O[1]
                         net (fo=3, routed)           0.764     6.343    pong_bd_i/image_source_0/U0/s_reg_pos_ball_x_ball_r_reg[4]_3[1]
    SLICE_X27Y42         LUT2 (Prop_lut2_I1_O)        0.306     6.649 r  pong_bd_i/image_source_0/U0/red[4]_i_5447/O
                         net (fo=1, routed)           0.000     6.649    pong_bd_i/image_source_0/U0/red[4]_i_5447_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.199 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_5104/CO[3]
                         net (fo=1, routed)           0.000     7.199    pong_bd_i/image_source_0/U0/red_reg[4]_i_5104_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.313 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_4644/CO[3]
                         net (fo=1, routed)           0.000     7.313    pong_bd_i/image_source_0/U0/red_reg[4]_i_4644_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.427 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_4036/CO[3]
                         net (fo=1, routed)           0.000     7.427    pong_bd_i/image_source_0/U0/red_reg[4]_i_4036_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.541 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_3105/CO[3]
                         net (fo=1, routed)           0.000     7.541    pong_bd_i/image_source_0/U0/red_reg[4]_i_3105_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.655 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_2093/CO[3]
                         net (fo=1, routed)           0.000     7.655    pong_bd_i/image_source_0/U0/red_reg[4]_i_2093_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.769 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_1123/CO[3]
                         net (fo=1, routed)           0.000     7.769    pong_bd_i/image_source_0/U0/red_reg[4]_i_1123_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.883 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_420/CO[3]
                         net (fo=10, routed)          1.204     9.087    pong_bd_i/image_source_0/U0/red_reg[4]_i_420_n_0
    SLICE_X29Y40         LUT4 (Prop_lut4_I1_O)        0.124     9.211 r  pong_bd_i/image_source_0/U0/red[4]_i_2281/O
                         net (fo=5, routed)           1.341    10.552    pong_bd_i/image_source_0/U0/red[4]_i_2281_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.676 f  pong_bd_i/image_source_0/U0/red[4]_i_6088/O
                         net (fo=1, routed)           0.452    11.128    pong_bd_i/image_source_0/U0/red[4]_i_6088_n_0
    SLICE_X33Y38         LUT6 (Prop_lut6_I4_O)        0.124    11.252 f  pong_bd_i/image_source_0/U0/red[4]_i_6087/O
                         net (fo=1, routed)           0.725    11.978    pong_bd_i/image_source_0/U0/red[4]_i_6087_n_0
    SLICE_X25Y37         LUT6 (Prop_lut6_I2_O)        0.124    12.102 f  pong_bd_i/image_source_0/U0/red[4]_i_6086/O
                         net (fo=1, routed)           0.550    12.652    pong_bd_i/image_source_0/U0/red[4]_i_6086_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I2_O)        0.124    12.776 f  pong_bd_i/image_source_0/U0/red[4]_i_6085/O
                         net (fo=1, routed)           0.522    13.298    pong_bd_i/image_source_0/U0/red[4]_i_6085_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.422 f  pong_bd_i/image_source_0/U0/red[4]_i_6084/O
                         net (fo=1, routed)           0.603    14.024    pong_bd_i/image_source_0/U0/red[4]_i_6084_n_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.148 f  pong_bd_i/image_source_0/U0/red[4]_i_6083/O
                         net (fo=1, routed)           0.663    14.811    pong_bd_i/image_source_0/U0/red[4]_i_6083_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I1_O)        0.124    14.935 f  pong_bd_i/image_source_0/U0/red[4]_i_6082/O
                         net (fo=1, routed)           0.506    15.441    pong_bd_i/image_source_0/U0/red[4]_i_6082_n_0
    SLICE_X34Y41         LUT6 (Prop_lut6_I2_O)        0.124    15.565 f  pong_bd_i/image_source_0/U0/red[4]_i_6081/O
                         net (fo=1, routed)           0.525    16.090    pong_bd_i/image_source_0/U0/red[4]_i_6081_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I1_O)        0.124    16.214 f  pong_bd_i/image_source_0/U0/red[4]_i_6080/O
                         net (fo=1, routed)           0.621    16.834    pong_bd_i/image_source_0/U0/red[4]_i_6080_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I4_O)        0.124    16.958 f  pong_bd_i/image_source_0/U0/red[4]_i_6079/O
                         net (fo=1, routed)           0.280    17.238    pong_bd_i/image_source_0/U0/red[4]_i_6079_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I2_O)        0.124    17.362 f  pong_bd_i/image_source_0/U0/red[4]_i_6074/O
                         net (fo=1, routed)           0.443    17.805    pong_bd_i/image_source_0/U0/red[4]_i_6074_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I2_O)        0.124    17.929 f  pong_bd_i/image_source_0/U0/red[4]_i_6060/O
                         net (fo=1, routed)           0.544    18.473    pong_bd_i/image_source_0/U0/red[4]_i_6060_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I1_O)        0.124    18.597 f  pong_bd_i/image_source_0/U0/red[4]_i_6033/O
                         net (fo=1, routed)           0.263    18.860    pong_bd_i/image_source_0/U0/red[4]_i_6033_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I3_O)        0.124    18.984 f  pong_bd_i/image_source_0/U0/red[4]_i_5993/O
                         net (fo=1, routed)           0.292    19.276    pong_bd_i/image_source_0/U0/red[4]_i_5993_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    19.400 r  pong_bd_i/image_source_0/U0/red[4]_i_5937/O
                         net (fo=1, routed)           0.865    20.265    pong_bd_i/image_source_0/U0/red[4]_i_5937_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I2_O)        0.124    20.389 r  pong_bd_i/image_source_0/U0/red[4]_i_5813/O
                         net (fo=1, routed)           0.479    20.868    pong_bd_i/image_source_0/U0/red[4]_i_5813_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    20.992 r  pong_bd_i/image_source_0/U0/red[4]_i_5567/O
                         net (fo=1, routed)           0.282    21.274    pong_bd_i/image_source_0/U0/red[4]_i_5567_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    21.398 r  pong_bd_i/image_source_0/U0/red[4]_i_5250/O
                         net (fo=1, routed)           0.162    21.560    pong_bd_i/image_source_0/U0/red[4]_i_5250_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    21.684 r  pong_bd_i/image_source_0/U0/red[4]_i_4853/O
                         net (fo=1, routed)           0.336    22.020    pong_bd_i/image_source_0/U0/red[4]_i_4853_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I2_O)        0.124    22.144 r  pong_bd_i/image_source_0/U0/red[4]_i_4318/O
                         net (fo=1, routed)           0.436    22.580    pong_bd_i/image_source_0/U0/red[4]_i_4318_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.124    22.704 r  pong_bd_i/image_source_0/U0/red[4]_i_3418/O
                         net (fo=1, routed)           0.263    22.967    pong_bd_i/image_source_0/U0/red[4]_i_3418_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.124    23.091 r  pong_bd_i/image_source_0/U0/red[4]_i_2393/O
                         net (fo=1, routed)           0.151    23.242    pong_bd_i/image_source_0/U0/red[4]_i_2393_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.124    23.366 r  pong_bd_i/image_source_0/U0/red[4]_i_1392/O
                         net (fo=1, routed)           0.290    23.656    pong_bd_i/image_source_0/U0/red[4]_i_1392_n_0
    SLICE_X29Y22         LUT6 (Prop_lut6_I2_O)        0.124    23.780 r  pong_bd_i/image_source_0/U0/red[4]_i_600/O
                         net (fo=1, routed)           0.321    24.101    pong_bd_i/image_source_0/U0/red[4]_i_600_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I2_O)        0.124    24.225 r  pong_bd_i/image_source_0/U0/red[4]_i_212/O
                         net (fo=1, routed)           0.296    24.521    pong_bd_i/image_source_0/U0/red[4]_i_212_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I2_O)        0.124    24.645 r  pong_bd_i/image_source_0/U0/red[4]_i_46/O
                         net (fo=1, routed)           0.303    24.948    pong_bd_i/image_source_0/U0/red[4]_i_46_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I3_O)        0.124    25.072 f  pong_bd_i/image_source_0/U0/red[4]_i_9/O
                         net (fo=2, routed)           0.173    25.245    pong_bd_i/image_source_0/U0/red[4]_i_9_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I3_O)        0.124    25.369 f  pong_bd_i/image_source_0/U0/red[4]_i_56/O
                         net (fo=1, routed)           0.333    25.702    pong_bd_i/image_source_0/U0/red[4]_i_56_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I3_O)        0.124    25.826 f  pong_bd_i/image_source_0/U0/red[4]_i_11/O
                         net (fo=1, routed)           0.288    26.115    pong_bd_i/image_source_0/U0/red[4]_i_11_n_0
    SLICE_X29Y25         LUT6 (Prop_lut6_I4_O)        0.124    26.239 r  pong_bd_i/image_source_0/U0/red[4]_i_2/O
                         net (fo=16, routed)          0.579    26.818    pong_bd_i/image_source_0/U0/red[4]_i_2_n_0
    SLICE_X30Y25         FDRE                                         r  pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        1.482    27.674    pong_bd_i/image_source_0/U0/clk
    SLICE_X30Y25         FDRE                                         r  pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_14/C
                         clock pessimism              0.230    27.905    
                         clock uncertainty           -0.377    27.528    
    SLICE_X30Y25         FDRE (Setup_fdre_C_D)       -0.028    27.500    pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_14
  -------------------------------------------------------------------
                         required time                         27.500    
                         arrival time                         -26.818    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.728ns  (logic 6.800ns (28.658%)  route 16.928ns (71.341%))
  Logic Levels:           41  (CARRY4=9 LUT2=1 LUT4=1 LUT6=30)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 27.674 - 25.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        1.749     3.057    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X37Y38         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456     3.513 r  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[0]/Q
                         net (fo=54, routed)          1.106     4.619    pong_bd_i/image_source_0/X_BALL[0]
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     5.256 r  pong_bd_i/image_source_0/red_reg[4]_i_5026/CO[3]
                         net (fo=1, routed)           0.000     5.256    pong_bd_i/image_source_0/red_reg[4]_i_5026_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.579 r  pong_bd_i/image_source_0/red_reg[4]_i_5025/O[1]
                         net (fo=3, routed)           0.764     6.343    pong_bd_i/image_source_0/U0/s_reg_pos_ball_x_ball_r_reg[4]_3[1]
    SLICE_X27Y42         LUT2 (Prop_lut2_I1_O)        0.306     6.649 r  pong_bd_i/image_source_0/U0/red[4]_i_5447/O
                         net (fo=1, routed)           0.000     6.649    pong_bd_i/image_source_0/U0/red[4]_i_5447_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.199 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_5104/CO[3]
                         net (fo=1, routed)           0.000     7.199    pong_bd_i/image_source_0/U0/red_reg[4]_i_5104_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.313 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_4644/CO[3]
                         net (fo=1, routed)           0.000     7.313    pong_bd_i/image_source_0/U0/red_reg[4]_i_4644_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.427 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_4036/CO[3]
                         net (fo=1, routed)           0.000     7.427    pong_bd_i/image_source_0/U0/red_reg[4]_i_4036_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.541 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_3105/CO[3]
                         net (fo=1, routed)           0.000     7.541    pong_bd_i/image_source_0/U0/red_reg[4]_i_3105_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.655 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_2093/CO[3]
                         net (fo=1, routed)           0.000     7.655    pong_bd_i/image_source_0/U0/red_reg[4]_i_2093_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.769 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_1123/CO[3]
                         net (fo=1, routed)           0.000     7.769    pong_bd_i/image_source_0/U0/red_reg[4]_i_1123_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.883 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_420/CO[3]
                         net (fo=10, routed)          1.204     9.087    pong_bd_i/image_source_0/U0/red_reg[4]_i_420_n_0
    SLICE_X29Y40         LUT4 (Prop_lut4_I1_O)        0.124     9.211 r  pong_bd_i/image_source_0/U0/red[4]_i_2281/O
                         net (fo=5, routed)           1.341    10.552    pong_bd_i/image_source_0/U0/red[4]_i_2281_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.676 f  pong_bd_i/image_source_0/U0/red[4]_i_6088/O
                         net (fo=1, routed)           0.452    11.128    pong_bd_i/image_source_0/U0/red[4]_i_6088_n_0
    SLICE_X33Y38         LUT6 (Prop_lut6_I4_O)        0.124    11.252 f  pong_bd_i/image_source_0/U0/red[4]_i_6087/O
                         net (fo=1, routed)           0.725    11.978    pong_bd_i/image_source_0/U0/red[4]_i_6087_n_0
    SLICE_X25Y37         LUT6 (Prop_lut6_I2_O)        0.124    12.102 f  pong_bd_i/image_source_0/U0/red[4]_i_6086/O
                         net (fo=1, routed)           0.550    12.652    pong_bd_i/image_source_0/U0/red[4]_i_6086_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I2_O)        0.124    12.776 f  pong_bd_i/image_source_0/U0/red[4]_i_6085/O
                         net (fo=1, routed)           0.522    13.298    pong_bd_i/image_source_0/U0/red[4]_i_6085_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.422 f  pong_bd_i/image_source_0/U0/red[4]_i_6084/O
                         net (fo=1, routed)           0.603    14.024    pong_bd_i/image_source_0/U0/red[4]_i_6084_n_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.148 f  pong_bd_i/image_source_0/U0/red[4]_i_6083/O
                         net (fo=1, routed)           0.663    14.811    pong_bd_i/image_source_0/U0/red[4]_i_6083_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I1_O)        0.124    14.935 f  pong_bd_i/image_source_0/U0/red[4]_i_6082/O
                         net (fo=1, routed)           0.506    15.441    pong_bd_i/image_source_0/U0/red[4]_i_6082_n_0
    SLICE_X34Y41         LUT6 (Prop_lut6_I2_O)        0.124    15.565 f  pong_bd_i/image_source_0/U0/red[4]_i_6081/O
                         net (fo=1, routed)           0.525    16.090    pong_bd_i/image_source_0/U0/red[4]_i_6081_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I1_O)        0.124    16.214 f  pong_bd_i/image_source_0/U0/red[4]_i_6080/O
                         net (fo=1, routed)           0.621    16.834    pong_bd_i/image_source_0/U0/red[4]_i_6080_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I4_O)        0.124    16.958 f  pong_bd_i/image_source_0/U0/red[4]_i_6079/O
                         net (fo=1, routed)           0.280    17.238    pong_bd_i/image_source_0/U0/red[4]_i_6079_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I2_O)        0.124    17.362 f  pong_bd_i/image_source_0/U0/red[4]_i_6074/O
                         net (fo=1, routed)           0.443    17.805    pong_bd_i/image_source_0/U0/red[4]_i_6074_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I2_O)        0.124    17.929 f  pong_bd_i/image_source_0/U0/red[4]_i_6060/O
                         net (fo=1, routed)           0.544    18.473    pong_bd_i/image_source_0/U0/red[4]_i_6060_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I1_O)        0.124    18.597 f  pong_bd_i/image_source_0/U0/red[4]_i_6033/O
                         net (fo=1, routed)           0.263    18.860    pong_bd_i/image_source_0/U0/red[4]_i_6033_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I3_O)        0.124    18.984 f  pong_bd_i/image_source_0/U0/red[4]_i_5993/O
                         net (fo=1, routed)           0.292    19.276    pong_bd_i/image_source_0/U0/red[4]_i_5993_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    19.400 r  pong_bd_i/image_source_0/U0/red[4]_i_5937/O
                         net (fo=1, routed)           0.865    20.265    pong_bd_i/image_source_0/U0/red[4]_i_5937_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I2_O)        0.124    20.389 r  pong_bd_i/image_source_0/U0/red[4]_i_5813/O
                         net (fo=1, routed)           0.479    20.868    pong_bd_i/image_source_0/U0/red[4]_i_5813_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    20.992 r  pong_bd_i/image_source_0/U0/red[4]_i_5567/O
                         net (fo=1, routed)           0.282    21.274    pong_bd_i/image_source_0/U0/red[4]_i_5567_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    21.398 r  pong_bd_i/image_source_0/U0/red[4]_i_5250/O
                         net (fo=1, routed)           0.162    21.560    pong_bd_i/image_source_0/U0/red[4]_i_5250_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    21.684 r  pong_bd_i/image_source_0/U0/red[4]_i_4853/O
                         net (fo=1, routed)           0.336    22.020    pong_bd_i/image_source_0/U0/red[4]_i_4853_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I2_O)        0.124    22.144 r  pong_bd_i/image_source_0/U0/red[4]_i_4318/O
                         net (fo=1, routed)           0.436    22.580    pong_bd_i/image_source_0/U0/red[4]_i_4318_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.124    22.704 r  pong_bd_i/image_source_0/U0/red[4]_i_3418/O
                         net (fo=1, routed)           0.263    22.967    pong_bd_i/image_source_0/U0/red[4]_i_3418_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.124    23.091 r  pong_bd_i/image_source_0/U0/red[4]_i_2393/O
                         net (fo=1, routed)           0.151    23.242    pong_bd_i/image_source_0/U0/red[4]_i_2393_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.124    23.366 r  pong_bd_i/image_source_0/U0/red[4]_i_1392/O
                         net (fo=1, routed)           0.290    23.656    pong_bd_i/image_source_0/U0/red[4]_i_1392_n_0
    SLICE_X29Y22         LUT6 (Prop_lut6_I2_O)        0.124    23.780 r  pong_bd_i/image_source_0/U0/red[4]_i_600/O
                         net (fo=1, routed)           0.321    24.101    pong_bd_i/image_source_0/U0/red[4]_i_600_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I2_O)        0.124    24.225 r  pong_bd_i/image_source_0/U0/red[4]_i_212/O
                         net (fo=1, routed)           0.296    24.521    pong_bd_i/image_source_0/U0/red[4]_i_212_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I2_O)        0.124    24.645 r  pong_bd_i/image_source_0/U0/red[4]_i_46/O
                         net (fo=1, routed)           0.303    24.948    pong_bd_i/image_source_0/U0/red[4]_i_46_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I3_O)        0.124    25.072 f  pong_bd_i/image_source_0/U0/red[4]_i_9/O
                         net (fo=2, routed)           0.173    25.245    pong_bd_i/image_source_0/U0/red[4]_i_9_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I3_O)        0.124    25.369 f  pong_bd_i/image_source_0/U0/red[4]_i_56/O
                         net (fo=1, routed)           0.333    25.702    pong_bd_i/image_source_0/U0/red[4]_i_56_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I3_O)        0.124    25.826 f  pong_bd_i/image_source_0/U0/red[4]_i_11/O
                         net (fo=1, routed)           0.288    26.115    pong_bd_i/image_source_0/U0/red[4]_i_11_n_0
    SLICE_X29Y25         LUT6 (Prop_lut6_I4_O)        0.124    26.239 r  pong_bd_i/image_source_0/U0/red[4]_i_2/O
                         net (fo=16, routed)          0.546    26.785    pong_bd_i/image_source_0/U0/red[4]_i_2_n_0
    SLICE_X31Y25         FDRE                                         r  pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        1.482    27.674    pong_bd_i/image_source_0/U0/clk
    SLICE_X31Y25         FDRE                                         r  pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_4/C
                         clock pessimism              0.230    27.905    
                         clock uncertainty           -0.377    27.528    
    SLICE_X31Y25         FDRE (Setup_fdre_C_D)       -0.058    27.470    pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         27.470    
                         arrival time                         -26.785    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.722ns  (logic 6.800ns (28.665%)  route 16.922ns (71.335%))
  Logic Levels:           41  (CARRY4=9 LUT2=1 LUT4=1 LUT6=30)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 27.674 - 25.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        1.749     3.057    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X37Y38         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456     3.513 r  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[0]/Q
                         net (fo=54, routed)          1.106     4.619    pong_bd_i/image_source_0/X_BALL[0]
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     5.256 r  pong_bd_i/image_source_0/red_reg[4]_i_5026/CO[3]
                         net (fo=1, routed)           0.000     5.256    pong_bd_i/image_source_0/red_reg[4]_i_5026_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.579 r  pong_bd_i/image_source_0/red_reg[4]_i_5025/O[1]
                         net (fo=3, routed)           0.764     6.343    pong_bd_i/image_source_0/U0/s_reg_pos_ball_x_ball_r_reg[4]_3[1]
    SLICE_X27Y42         LUT2 (Prop_lut2_I1_O)        0.306     6.649 r  pong_bd_i/image_source_0/U0/red[4]_i_5447/O
                         net (fo=1, routed)           0.000     6.649    pong_bd_i/image_source_0/U0/red[4]_i_5447_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.199 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_5104/CO[3]
                         net (fo=1, routed)           0.000     7.199    pong_bd_i/image_source_0/U0/red_reg[4]_i_5104_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.313 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_4644/CO[3]
                         net (fo=1, routed)           0.000     7.313    pong_bd_i/image_source_0/U0/red_reg[4]_i_4644_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.427 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_4036/CO[3]
                         net (fo=1, routed)           0.000     7.427    pong_bd_i/image_source_0/U0/red_reg[4]_i_4036_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.541 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_3105/CO[3]
                         net (fo=1, routed)           0.000     7.541    pong_bd_i/image_source_0/U0/red_reg[4]_i_3105_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.655 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_2093/CO[3]
                         net (fo=1, routed)           0.000     7.655    pong_bd_i/image_source_0/U0/red_reg[4]_i_2093_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.769 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_1123/CO[3]
                         net (fo=1, routed)           0.000     7.769    pong_bd_i/image_source_0/U0/red_reg[4]_i_1123_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.883 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_420/CO[3]
                         net (fo=10, routed)          1.204     9.087    pong_bd_i/image_source_0/U0/red_reg[4]_i_420_n_0
    SLICE_X29Y40         LUT4 (Prop_lut4_I1_O)        0.124     9.211 r  pong_bd_i/image_source_0/U0/red[4]_i_2281/O
                         net (fo=5, routed)           1.341    10.552    pong_bd_i/image_source_0/U0/red[4]_i_2281_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.676 f  pong_bd_i/image_source_0/U0/red[4]_i_6088/O
                         net (fo=1, routed)           0.452    11.128    pong_bd_i/image_source_0/U0/red[4]_i_6088_n_0
    SLICE_X33Y38         LUT6 (Prop_lut6_I4_O)        0.124    11.252 f  pong_bd_i/image_source_0/U0/red[4]_i_6087/O
                         net (fo=1, routed)           0.725    11.978    pong_bd_i/image_source_0/U0/red[4]_i_6087_n_0
    SLICE_X25Y37         LUT6 (Prop_lut6_I2_O)        0.124    12.102 f  pong_bd_i/image_source_0/U0/red[4]_i_6086/O
                         net (fo=1, routed)           0.550    12.652    pong_bd_i/image_source_0/U0/red[4]_i_6086_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I2_O)        0.124    12.776 f  pong_bd_i/image_source_0/U0/red[4]_i_6085/O
                         net (fo=1, routed)           0.522    13.298    pong_bd_i/image_source_0/U0/red[4]_i_6085_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.422 f  pong_bd_i/image_source_0/U0/red[4]_i_6084/O
                         net (fo=1, routed)           0.603    14.024    pong_bd_i/image_source_0/U0/red[4]_i_6084_n_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.148 f  pong_bd_i/image_source_0/U0/red[4]_i_6083/O
                         net (fo=1, routed)           0.663    14.811    pong_bd_i/image_source_0/U0/red[4]_i_6083_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I1_O)        0.124    14.935 f  pong_bd_i/image_source_0/U0/red[4]_i_6082/O
                         net (fo=1, routed)           0.506    15.441    pong_bd_i/image_source_0/U0/red[4]_i_6082_n_0
    SLICE_X34Y41         LUT6 (Prop_lut6_I2_O)        0.124    15.565 f  pong_bd_i/image_source_0/U0/red[4]_i_6081/O
                         net (fo=1, routed)           0.525    16.090    pong_bd_i/image_source_0/U0/red[4]_i_6081_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I1_O)        0.124    16.214 f  pong_bd_i/image_source_0/U0/red[4]_i_6080/O
                         net (fo=1, routed)           0.621    16.834    pong_bd_i/image_source_0/U0/red[4]_i_6080_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I4_O)        0.124    16.958 f  pong_bd_i/image_source_0/U0/red[4]_i_6079/O
                         net (fo=1, routed)           0.280    17.238    pong_bd_i/image_source_0/U0/red[4]_i_6079_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I2_O)        0.124    17.362 f  pong_bd_i/image_source_0/U0/red[4]_i_6074/O
                         net (fo=1, routed)           0.443    17.805    pong_bd_i/image_source_0/U0/red[4]_i_6074_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I2_O)        0.124    17.929 f  pong_bd_i/image_source_0/U0/red[4]_i_6060/O
                         net (fo=1, routed)           0.544    18.473    pong_bd_i/image_source_0/U0/red[4]_i_6060_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I1_O)        0.124    18.597 f  pong_bd_i/image_source_0/U0/red[4]_i_6033/O
                         net (fo=1, routed)           0.263    18.860    pong_bd_i/image_source_0/U0/red[4]_i_6033_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I3_O)        0.124    18.984 f  pong_bd_i/image_source_0/U0/red[4]_i_5993/O
                         net (fo=1, routed)           0.292    19.276    pong_bd_i/image_source_0/U0/red[4]_i_5993_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    19.400 r  pong_bd_i/image_source_0/U0/red[4]_i_5937/O
                         net (fo=1, routed)           0.865    20.265    pong_bd_i/image_source_0/U0/red[4]_i_5937_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I2_O)        0.124    20.389 r  pong_bd_i/image_source_0/U0/red[4]_i_5813/O
                         net (fo=1, routed)           0.479    20.868    pong_bd_i/image_source_0/U0/red[4]_i_5813_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    20.992 r  pong_bd_i/image_source_0/U0/red[4]_i_5567/O
                         net (fo=1, routed)           0.282    21.274    pong_bd_i/image_source_0/U0/red[4]_i_5567_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    21.398 r  pong_bd_i/image_source_0/U0/red[4]_i_5250/O
                         net (fo=1, routed)           0.162    21.560    pong_bd_i/image_source_0/U0/red[4]_i_5250_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    21.684 r  pong_bd_i/image_source_0/U0/red[4]_i_4853/O
                         net (fo=1, routed)           0.336    22.020    pong_bd_i/image_source_0/U0/red[4]_i_4853_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I2_O)        0.124    22.144 r  pong_bd_i/image_source_0/U0/red[4]_i_4318/O
                         net (fo=1, routed)           0.436    22.580    pong_bd_i/image_source_0/U0/red[4]_i_4318_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.124    22.704 r  pong_bd_i/image_source_0/U0/red[4]_i_3418/O
                         net (fo=1, routed)           0.263    22.967    pong_bd_i/image_source_0/U0/red[4]_i_3418_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.124    23.091 r  pong_bd_i/image_source_0/U0/red[4]_i_2393/O
                         net (fo=1, routed)           0.151    23.242    pong_bd_i/image_source_0/U0/red[4]_i_2393_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.124    23.366 r  pong_bd_i/image_source_0/U0/red[4]_i_1392/O
                         net (fo=1, routed)           0.290    23.656    pong_bd_i/image_source_0/U0/red[4]_i_1392_n_0
    SLICE_X29Y22         LUT6 (Prop_lut6_I2_O)        0.124    23.780 r  pong_bd_i/image_source_0/U0/red[4]_i_600/O
                         net (fo=1, routed)           0.321    24.101    pong_bd_i/image_source_0/U0/red[4]_i_600_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I2_O)        0.124    24.225 r  pong_bd_i/image_source_0/U0/red[4]_i_212/O
                         net (fo=1, routed)           0.296    24.521    pong_bd_i/image_source_0/U0/red[4]_i_212_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I2_O)        0.124    24.645 r  pong_bd_i/image_source_0/U0/red[4]_i_46/O
                         net (fo=1, routed)           0.303    24.948    pong_bd_i/image_source_0/U0/red[4]_i_46_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I3_O)        0.124    25.072 f  pong_bd_i/image_source_0/U0/red[4]_i_9/O
                         net (fo=2, routed)           0.173    25.245    pong_bd_i/image_source_0/U0/red[4]_i_9_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I3_O)        0.124    25.369 f  pong_bd_i/image_source_0/U0/red[4]_i_56/O
                         net (fo=1, routed)           0.333    25.702    pong_bd_i/image_source_0/U0/red[4]_i_56_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I3_O)        0.124    25.826 f  pong_bd_i/image_source_0/U0/red[4]_i_11/O
                         net (fo=1, routed)           0.288    26.115    pong_bd_i/image_source_0/U0/red[4]_i_11_n_0
    SLICE_X29Y25         LUT6 (Prop_lut6_I4_O)        0.124    26.239 r  pong_bd_i/image_source_0/U0/red[4]_i_2/O
                         net (fo=16, routed)          0.540    26.779    pong_bd_i/image_source_0/U0/red[4]_i_2_n_0
    SLICE_X31Y25         FDRE                                         r  pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        1.482    27.674    pong_bd_i/image_source_0/U0/clk
    SLICE_X31Y25         FDRE                                         r  pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_5/C
                         clock pessimism              0.230    27.905    
                         clock uncertainty           -0.377    27.528    
    SLICE_X31Y25         FDRE (Setup_fdre_C_D)       -0.063    27.465    pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         27.465    
                         arrival time                         -26.779    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_10/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.694ns  (logic 6.800ns (28.700%)  route 16.894ns (71.300%))
  Logic Levels:           41  (CARRY4=9 LUT2=1 LUT4=1 LUT6=30)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 27.677 - 25.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        1.749     3.057    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X37Y38         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456     3.513 r  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[0]/Q
                         net (fo=54, routed)          1.106     4.619    pong_bd_i/image_source_0/X_BALL[0]
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     5.256 r  pong_bd_i/image_source_0/red_reg[4]_i_5026/CO[3]
                         net (fo=1, routed)           0.000     5.256    pong_bd_i/image_source_0/red_reg[4]_i_5026_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.579 r  pong_bd_i/image_source_0/red_reg[4]_i_5025/O[1]
                         net (fo=3, routed)           0.764     6.343    pong_bd_i/image_source_0/U0/s_reg_pos_ball_x_ball_r_reg[4]_3[1]
    SLICE_X27Y42         LUT2 (Prop_lut2_I1_O)        0.306     6.649 r  pong_bd_i/image_source_0/U0/red[4]_i_5447/O
                         net (fo=1, routed)           0.000     6.649    pong_bd_i/image_source_0/U0/red[4]_i_5447_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.199 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_5104/CO[3]
                         net (fo=1, routed)           0.000     7.199    pong_bd_i/image_source_0/U0/red_reg[4]_i_5104_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.313 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_4644/CO[3]
                         net (fo=1, routed)           0.000     7.313    pong_bd_i/image_source_0/U0/red_reg[4]_i_4644_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.427 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_4036/CO[3]
                         net (fo=1, routed)           0.000     7.427    pong_bd_i/image_source_0/U0/red_reg[4]_i_4036_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.541 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_3105/CO[3]
                         net (fo=1, routed)           0.000     7.541    pong_bd_i/image_source_0/U0/red_reg[4]_i_3105_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.655 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_2093/CO[3]
                         net (fo=1, routed)           0.000     7.655    pong_bd_i/image_source_0/U0/red_reg[4]_i_2093_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.769 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_1123/CO[3]
                         net (fo=1, routed)           0.000     7.769    pong_bd_i/image_source_0/U0/red_reg[4]_i_1123_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.883 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_420/CO[3]
                         net (fo=10, routed)          1.204     9.087    pong_bd_i/image_source_0/U0/red_reg[4]_i_420_n_0
    SLICE_X29Y40         LUT4 (Prop_lut4_I1_O)        0.124     9.211 r  pong_bd_i/image_source_0/U0/red[4]_i_2281/O
                         net (fo=5, routed)           1.341    10.552    pong_bd_i/image_source_0/U0/red[4]_i_2281_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.676 f  pong_bd_i/image_source_0/U0/red[4]_i_6088/O
                         net (fo=1, routed)           0.452    11.128    pong_bd_i/image_source_0/U0/red[4]_i_6088_n_0
    SLICE_X33Y38         LUT6 (Prop_lut6_I4_O)        0.124    11.252 f  pong_bd_i/image_source_0/U0/red[4]_i_6087/O
                         net (fo=1, routed)           0.725    11.978    pong_bd_i/image_source_0/U0/red[4]_i_6087_n_0
    SLICE_X25Y37         LUT6 (Prop_lut6_I2_O)        0.124    12.102 f  pong_bd_i/image_source_0/U0/red[4]_i_6086/O
                         net (fo=1, routed)           0.550    12.652    pong_bd_i/image_source_0/U0/red[4]_i_6086_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I2_O)        0.124    12.776 f  pong_bd_i/image_source_0/U0/red[4]_i_6085/O
                         net (fo=1, routed)           0.522    13.298    pong_bd_i/image_source_0/U0/red[4]_i_6085_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.422 f  pong_bd_i/image_source_0/U0/red[4]_i_6084/O
                         net (fo=1, routed)           0.603    14.024    pong_bd_i/image_source_0/U0/red[4]_i_6084_n_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.148 f  pong_bd_i/image_source_0/U0/red[4]_i_6083/O
                         net (fo=1, routed)           0.663    14.811    pong_bd_i/image_source_0/U0/red[4]_i_6083_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I1_O)        0.124    14.935 f  pong_bd_i/image_source_0/U0/red[4]_i_6082/O
                         net (fo=1, routed)           0.506    15.441    pong_bd_i/image_source_0/U0/red[4]_i_6082_n_0
    SLICE_X34Y41         LUT6 (Prop_lut6_I2_O)        0.124    15.565 f  pong_bd_i/image_source_0/U0/red[4]_i_6081/O
                         net (fo=1, routed)           0.525    16.090    pong_bd_i/image_source_0/U0/red[4]_i_6081_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I1_O)        0.124    16.214 f  pong_bd_i/image_source_0/U0/red[4]_i_6080/O
                         net (fo=1, routed)           0.621    16.834    pong_bd_i/image_source_0/U0/red[4]_i_6080_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I4_O)        0.124    16.958 f  pong_bd_i/image_source_0/U0/red[4]_i_6079/O
                         net (fo=1, routed)           0.280    17.238    pong_bd_i/image_source_0/U0/red[4]_i_6079_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I2_O)        0.124    17.362 f  pong_bd_i/image_source_0/U0/red[4]_i_6074/O
                         net (fo=1, routed)           0.443    17.805    pong_bd_i/image_source_0/U0/red[4]_i_6074_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I2_O)        0.124    17.929 f  pong_bd_i/image_source_0/U0/red[4]_i_6060/O
                         net (fo=1, routed)           0.544    18.473    pong_bd_i/image_source_0/U0/red[4]_i_6060_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I1_O)        0.124    18.597 f  pong_bd_i/image_source_0/U0/red[4]_i_6033/O
                         net (fo=1, routed)           0.263    18.860    pong_bd_i/image_source_0/U0/red[4]_i_6033_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I3_O)        0.124    18.984 f  pong_bd_i/image_source_0/U0/red[4]_i_5993/O
                         net (fo=1, routed)           0.292    19.276    pong_bd_i/image_source_0/U0/red[4]_i_5993_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    19.400 r  pong_bd_i/image_source_0/U0/red[4]_i_5937/O
                         net (fo=1, routed)           0.865    20.265    pong_bd_i/image_source_0/U0/red[4]_i_5937_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I2_O)        0.124    20.389 r  pong_bd_i/image_source_0/U0/red[4]_i_5813/O
                         net (fo=1, routed)           0.479    20.868    pong_bd_i/image_source_0/U0/red[4]_i_5813_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    20.992 r  pong_bd_i/image_source_0/U0/red[4]_i_5567/O
                         net (fo=1, routed)           0.282    21.274    pong_bd_i/image_source_0/U0/red[4]_i_5567_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    21.398 r  pong_bd_i/image_source_0/U0/red[4]_i_5250/O
                         net (fo=1, routed)           0.162    21.560    pong_bd_i/image_source_0/U0/red[4]_i_5250_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    21.684 r  pong_bd_i/image_source_0/U0/red[4]_i_4853/O
                         net (fo=1, routed)           0.336    22.020    pong_bd_i/image_source_0/U0/red[4]_i_4853_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I2_O)        0.124    22.144 r  pong_bd_i/image_source_0/U0/red[4]_i_4318/O
                         net (fo=1, routed)           0.436    22.580    pong_bd_i/image_source_0/U0/red[4]_i_4318_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.124    22.704 r  pong_bd_i/image_source_0/U0/red[4]_i_3418/O
                         net (fo=1, routed)           0.263    22.967    pong_bd_i/image_source_0/U0/red[4]_i_3418_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.124    23.091 r  pong_bd_i/image_source_0/U0/red[4]_i_2393/O
                         net (fo=1, routed)           0.151    23.242    pong_bd_i/image_source_0/U0/red[4]_i_2393_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.124    23.366 r  pong_bd_i/image_source_0/U0/red[4]_i_1392/O
                         net (fo=1, routed)           0.290    23.656    pong_bd_i/image_source_0/U0/red[4]_i_1392_n_0
    SLICE_X29Y22         LUT6 (Prop_lut6_I2_O)        0.124    23.780 r  pong_bd_i/image_source_0/U0/red[4]_i_600/O
                         net (fo=1, routed)           0.321    24.101    pong_bd_i/image_source_0/U0/red[4]_i_600_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I2_O)        0.124    24.225 r  pong_bd_i/image_source_0/U0/red[4]_i_212/O
                         net (fo=1, routed)           0.296    24.521    pong_bd_i/image_source_0/U0/red[4]_i_212_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I2_O)        0.124    24.645 r  pong_bd_i/image_source_0/U0/red[4]_i_46/O
                         net (fo=1, routed)           0.303    24.948    pong_bd_i/image_source_0/U0/red[4]_i_46_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I3_O)        0.124    25.072 f  pong_bd_i/image_source_0/U0/red[4]_i_9/O
                         net (fo=2, routed)           0.173    25.245    pong_bd_i/image_source_0/U0/red[4]_i_9_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I3_O)        0.124    25.369 f  pong_bd_i/image_source_0/U0/red[4]_i_56/O
                         net (fo=1, routed)           0.333    25.702    pong_bd_i/image_source_0/U0/red[4]_i_56_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I3_O)        0.124    25.826 f  pong_bd_i/image_source_0/U0/red[4]_i_11/O
                         net (fo=1, routed)           0.288    26.115    pong_bd_i/image_source_0/U0/red[4]_i_11_n_0
    SLICE_X29Y25         LUT6 (Prop_lut6_I4_O)        0.124    26.239 r  pong_bd_i/image_source_0/U0/red[4]_i_2/O
                         net (fo=16, routed)          0.512    26.751    pong_bd_i/image_source_0/U0/red[4]_i_2_n_0
    SLICE_X31Y26         FDRE                                         r  pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        1.484    27.677    pong_bd_i/image_source_0/U0/clk
    SLICE_X31Y26         FDRE                                         r  pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_10/C
                         clock pessimism              0.230    27.907    
                         clock uncertainty           -0.377    27.530    
    SLICE_X31Y26         FDRE (Setup_fdre_C_D)       -0.081    27.449    pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                         27.449    
                         arrival time                         -26.751    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.701ns  (required time - arrival time)
  Source:                 pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.711ns  (logic 6.800ns (28.678%)  route 16.911ns (71.322%))
  Logic Levels:           41  (CARRY4=9 LUT2=1 LUT4=1 LUT6=30)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 27.677 - 25.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        1.749     3.057    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X37Y38         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456     3.513 r  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[0]/Q
                         net (fo=54, routed)          1.106     4.619    pong_bd_i/image_source_0/X_BALL[0]
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     5.256 r  pong_bd_i/image_source_0/red_reg[4]_i_5026/CO[3]
                         net (fo=1, routed)           0.000     5.256    pong_bd_i/image_source_0/red_reg[4]_i_5026_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.579 r  pong_bd_i/image_source_0/red_reg[4]_i_5025/O[1]
                         net (fo=3, routed)           0.764     6.343    pong_bd_i/image_source_0/U0/s_reg_pos_ball_x_ball_r_reg[4]_3[1]
    SLICE_X27Y42         LUT2 (Prop_lut2_I1_O)        0.306     6.649 r  pong_bd_i/image_source_0/U0/red[4]_i_5447/O
                         net (fo=1, routed)           0.000     6.649    pong_bd_i/image_source_0/U0/red[4]_i_5447_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.199 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_5104/CO[3]
                         net (fo=1, routed)           0.000     7.199    pong_bd_i/image_source_0/U0/red_reg[4]_i_5104_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.313 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_4644/CO[3]
                         net (fo=1, routed)           0.000     7.313    pong_bd_i/image_source_0/U0/red_reg[4]_i_4644_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.427 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_4036/CO[3]
                         net (fo=1, routed)           0.000     7.427    pong_bd_i/image_source_0/U0/red_reg[4]_i_4036_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.541 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_3105/CO[3]
                         net (fo=1, routed)           0.000     7.541    pong_bd_i/image_source_0/U0/red_reg[4]_i_3105_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.655 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_2093/CO[3]
                         net (fo=1, routed)           0.000     7.655    pong_bd_i/image_source_0/U0/red_reg[4]_i_2093_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.769 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_1123/CO[3]
                         net (fo=1, routed)           0.000     7.769    pong_bd_i/image_source_0/U0/red_reg[4]_i_1123_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.883 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_420/CO[3]
                         net (fo=10, routed)          1.204     9.087    pong_bd_i/image_source_0/U0/red_reg[4]_i_420_n_0
    SLICE_X29Y40         LUT4 (Prop_lut4_I1_O)        0.124     9.211 r  pong_bd_i/image_source_0/U0/red[4]_i_2281/O
                         net (fo=5, routed)           1.341    10.552    pong_bd_i/image_source_0/U0/red[4]_i_2281_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.676 f  pong_bd_i/image_source_0/U0/red[4]_i_6088/O
                         net (fo=1, routed)           0.452    11.128    pong_bd_i/image_source_0/U0/red[4]_i_6088_n_0
    SLICE_X33Y38         LUT6 (Prop_lut6_I4_O)        0.124    11.252 f  pong_bd_i/image_source_0/U0/red[4]_i_6087/O
                         net (fo=1, routed)           0.725    11.978    pong_bd_i/image_source_0/U0/red[4]_i_6087_n_0
    SLICE_X25Y37         LUT6 (Prop_lut6_I2_O)        0.124    12.102 f  pong_bd_i/image_source_0/U0/red[4]_i_6086/O
                         net (fo=1, routed)           0.550    12.652    pong_bd_i/image_source_0/U0/red[4]_i_6086_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I2_O)        0.124    12.776 f  pong_bd_i/image_source_0/U0/red[4]_i_6085/O
                         net (fo=1, routed)           0.522    13.298    pong_bd_i/image_source_0/U0/red[4]_i_6085_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.422 f  pong_bd_i/image_source_0/U0/red[4]_i_6084/O
                         net (fo=1, routed)           0.603    14.024    pong_bd_i/image_source_0/U0/red[4]_i_6084_n_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.148 f  pong_bd_i/image_source_0/U0/red[4]_i_6083/O
                         net (fo=1, routed)           0.663    14.811    pong_bd_i/image_source_0/U0/red[4]_i_6083_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I1_O)        0.124    14.935 f  pong_bd_i/image_source_0/U0/red[4]_i_6082/O
                         net (fo=1, routed)           0.506    15.441    pong_bd_i/image_source_0/U0/red[4]_i_6082_n_0
    SLICE_X34Y41         LUT6 (Prop_lut6_I2_O)        0.124    15.565 f  pong_bd_i/image_source_0/U0/red[4]_i_6081/O
                         net (fo=1, routed)           0.525    16.090    pong_bd_i/image_source_0/U0/red[4]_i_6081_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I1_O)        0.124    16.214 f  pong_bd_i/image_source_0/U0/red[4]_i_6080/O
                         net (fo=1, routed)           0.621    16.834    pong_bd_i/image_source_0/U0/red[4]_i_6080_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I4_O)        0.124    16.958 f  pong_bd_i/image_source_0/U0/red[4]_i_6079/O
                         net (fo=1, routed)           0.280    17.238    pong_bd_i/image_source_0/U0/red[4]_i_6079_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I2_O)        0.124    17.362 f  pong_bd_i/image_source_0/U0/red[4]_i_6074/O
                         net (fo=1, routed)           0.443    17.805    pong_bd_i/image_source_0/U0/red[4]_i_6074_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I2_O)        0.124    17.929 f  pong_bd_i/image_source_0/U0/red[4]_i_6060/O
                         net (fo=1, routed)           0.544    18.473    pong_bd_i/image_source_0/U0/red[4]_i_6060_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I1_O)        0.124    18.597 f  pong_bd_i/image_source_0/U0/red[4]_i_6033/O
                         net (fo=1, routed)           0.263    18.860    pong_bd_i/image_source_0/U0/red[4]_i_6033_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I3_O)        0.124    18.984 f  pong_bd_i/image_source_0/U0/red[4]_i_5993/O
                         net (fo=1, routed)           0.292    19.276    pong_bd_i/image_source_0/U0/red[4]_i_5993_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    19.400 r  pong_bd_i/image_source_0/U0/red[4]_i_5937/O
                         net (fo=1, routed)           0.865    20.265    pong_bd_i/image_source_0/U0/red[4]_i_5937_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I2_O)        0.124    20.389 r  pong_bd_i/image_source_0/U0/red[4]_i_5813/O
                         net (fo=1, routed)           0.479    20.868    pong_bd_i/image_source_0/U0/red[4]_i_5813_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    20.992 r  pong_bd_i/image_source_0/U0/red[4]_i_5567/O
                         net (fo=1, routed)           0.282    21.274    pong_bd_i/image_source_0/U0/red[4]_i_5567_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    21.398 r  pong_bd_i/image_source_0/U0/red[4]_i_5250/O
                         net (fo=1, routed)           0.162    21.560    pong_bd_i/image_source_0/U0/red[4]_i_5250_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    21.684 r  pong_bd_i/image_source_0/U0/red[4]_i_4853/O
                         net (fo=1, routed)           0.336    22.020    pong_bd_i/image_source_0/U0/red[4]_i_4853_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I2_O)        0.124    22.144 r  pong_bd_i/image_source_0/U0/red[4]_i_4318/O
                         net (fo=1, routed)           0.436    22.580    pong_bd_i/image_source_0/U0/red[4]_i_4318_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.124    22.704 r  pong_bd_i/image_source_0/U0/red[4]_i_3418/O
                         net (fo=1, routed)           0.263    22.967    pong_bd_i/image_source_0/U0/red[4]_i_3418_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.124    23.091 r  pong_bd_i/image_source_0/U0/red[4]_i_2393/O
                         net (fo=1, routed)           0.151    23.242    pong_bd_i/image_source_0/U0/red[4]_i_2393_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.124    23.366 r  pong_bd_i/image_source_0/U0/red[4]_i_1392/O
                         net (fo=1, routed)           0.290    23.656    pong_bd_i/image_source_0/U0/red[4]_i_1392_n_0
    SLICE_X29Y22         LUT6 (Prop_lut6_I2_O)        0.124    23.780 r  pong_bd_i/image_source_0/U0/red[4]_i_600/O
                         net (fo=1, routed)           0.321    24.101    pong_bd_i/image_source_0/U0/red[4]_i_600_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I2_O)        0.124    24.225 r  pong_bd_i/image_source_0/U0/red[4]_i_212/O
                         net (fo=1, routed)           0.296    24.521    pong_bd_i/image_source_0/U0/red[4]_i_212_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I2_O)        0.124    24.645 r  pong_bd_i/image_source_0/U0/red[4]_i_46/O
                         net (fo=1, routed)           0.303    24.948    pong_bd_i/image_source_0/U0/red[4]_i_46_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I3_O)        0.124    25.072 f  pong_bd_i/image_source_0/U0/red[4]_i_9/O
                         net (fo=2, routed)           0.173    25.245    pong_bd_i/image_source_0/U0/red[4]_i_9_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I3_O)        0.124    25.369 f  pong_bd_i/image_source_0/U0/red[4]_i_56/O
                         net (fo=1, routed)           0.333    25.702    pong_bd_i/image_source_0/U0/red[4]_i_56_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I3_O)        0.124    25.826 f  pong_bd_i/image_source_0/U0/red[4]_i_11/O
                         net (fo=1, routed)           0.288    26.115    pong_bd_i/image_source_0/U0/red[4]_i_11_n_0
    SLICE_X29Y25         LUT6 (Prop_lut6_I4_O)        0.124    26.239 r  pong_bd_i/image_source_0/U0/red[4]_i_2/O
                         net (fo=16, routed)          0.529    26.768    pong_bd_i/image_source_0/U0/red[4]_i_2_n_0
    SLICE_X31Y26         FDRE                                         r  pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        1.484    27.677    pong_bd_i/image_source_0/U0/clk
    SLICE_X31Y26         FDRE                                         r  pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_8/C
                         clock pessimism              0.230    27.907    
                         clock uncertainty           -0.377    27.530    
    SLICE_X31Y26         FDRE (Setup_fdre_C_D)       -0.061    27.469    pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         27.469    
                         arrival time                         -26.768    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_15/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.728ns  (logic 6.800ns (28.658%)  route 16.928ns (71.341%))
  Logic Levels:           41  (CARRY4=9 LUT2=1 LUT4=1 LUT6=30)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 27.674 - 25.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        1.749     3.057    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X37Y38         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456     3.513 r  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[0]/Q
                         net (fo=54, routed)          1.106     4.619    pong_bd_i/image_source_0/X_BALL[0]
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     5.256 r  pong_bd_i/image_source_0/red_reg[4]_i_5026/CO[3]
                         net (fo=1, routed)           0.000     5.256    pong_bd_i/image_source_0/red_reg[4]_i_5026_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.579 r  pong_bd_i/image_source_0/red_reg[4]_i_5025/O[1]
                         net (fo=3, routed)           0.764     6.343    pong_bd_i/image_source_0/U0/s_reg_pos_ball_x_ball_r_reg[4]_3[1]
    SLICE_X27Y42         LUT2 (Prop_lut2_I1_O)        0.306     6.649 r  pong_bd_i/image_source_0/U0/red[4]_i_5447/O
                         net (fo=1, routed)           0.000     6.649    pong_bd_i/image_source_0/U0/red[4]_i_5447_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.199 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_5104/CO[3]
                         net (fo=1, routed)           0.000     7.199    pong_bd_i/image_source_0/U0/red_reg[4]_i_5104_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.313 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_4644/CO[3]
                         net (fo=1, routed)           0.000     7.313    pong_bd_i/image_source_0/U0/red_reg[4]_i_4644_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.427 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_4036/CO[3]
                         net (fo=1, routed)           0.000     7.427    pong_bd_i/image_source_0/U0/red_reg[4]_i_4036_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.541 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_3105/CO[3]
                         net (fo=1, routed)           0.000     7.541    pong_bd_i/image_source_0/U0/red_reg[4]_i_3105_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.655 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_2093/CO[3]
                         net (fo=1, routed)           0.000     7.655    pong_bd_i/image_source_0/U0/red_reg[4]_i_2093_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.769 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_1123/CO[3]
                         net (fo=1, routed)           0.000     7.769    pong_bd_i/image_source_0/U0/red_reg[4]_i_1123_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.883 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_420/CO[3]
                         net (fo=10, routed)          1.204     9.087    pong_bd_i/image_source_0/U0/red_reg[4]_i_420_n_0
    SLICE_X29Y40         LUT4 (Prop_lut4_I1_O)        0.124     9.211 r  pong_bd_i/image_source_0/U0/red[4]_i_2281/O
                         net (fo=5, routed)           1.341    10.552    pong_bd_i/image_source_0/U0/red[4]_i_2281_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.676 f  pong_bd_i/image_source_0/U0/red[4]_i_6088/O
                         net (fo=1, routed)           0.452    11.128    pong_bd_i/image_source_0/U0/red[4]_i_6088_n_0
    SLICE_X33Y38         LUT6 (Prop_lut6_I4_O)        0.124    11.252 f  pong_bd_i/image_source_0/U0/red[4]_i_6087/O
                         net (fo=1, routed)           0.725    11.978    pong_bd_i/image_source_0/U0/red[4]_i_6087_n_0
    SLICE_X25Y37         LUT6 (Prop_lut6_I2_O)        0.124    12.102 f  pong_bd_i/image_source_0/U0/red[4]_i_6086/O
                         net (fo=1, routed)           0.550    12.652    pong_bd_i/image_source_0/U0/red[4]_i_6086_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I2_O)        0.124    12.776 f  pong_bd_i/image_source_0/U0/red[4]_i_6085/O
                         net (fo=1, routed)           0.522    13.298    pong_bd_i/image_source_0/U0/red[4]_i_6085_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.422 f  pong_bd_i/image_source_0/U0/red[4]_i_6084/O
                         net (fo=1, routed)           0.603    14.024    pong_bd_i/image_source_0/U0/red[4]_i_6084_n_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.148 f  pong_bd_i/image_source_0/U0/red[4]_i_6083/O
                         net (fo=1, routed)           0.663    14.811    pong_bd_i/image_source_0/U0/red[4]_i_6083_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I1_O)        0.124    14.935 f  pong_bd_i/image_source_0/U0/red[4]_i_6082/O
                         net (fo=1, routed)           0.506    15.441    pong_bd_i/image_source_0/U0/red[4]_i_6082_n_0
    SLICE_X34Y41         LUT6 (Prop_lut6_I2_O)        0.124    15.565 f  pong_bd_i/image_source_0/U0/red[4]_i_6081/O
                         net (fo=1, routed)           0.525    16.090    pong_bd_i/image_source_0/U0/red[4]_i_6081_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I1_O)        0.124    16.214 f  pong_bd_i/image_source_0/U0/red[4]_i_6080/O
                         net (fo=1, routed)           0.621    16.834    pong_bd_i/image_source_0/U0/red[4]_i_6080_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I4_O)        0.124    16.958 f  pong_bd_i/image_source_0/U0/red[4]_i_6079/O
                         net (fo=1, routed)           0.280    17.238    pong_bd_i/image_source_0/U0/red[4]_i_6079_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I2_O)        0.124    17.362 f  pong_bd_i/image_source_0/U0/red[4]_i_6074/O
                         net (fo=1, routed)           0.443    17.805    pong_bd_i/image_source_0/U0/red[4]_i_6074_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I2_O)        0.124    17.929 f  pong_bd_i/image_source_0/U0/red[4]_i_6060/O
                         net (fo=1, routed)           0.544    18.473    pong_bd_i/image_source_0/U0/red[4]_i_6060_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I1_O)        0.124    18.597 f  pong_bd_i/image_source_0/U0/red[4]_i_6033/O
                         net (fo=1, routed)           0.263    18.860    pong_bd_i/image_source_0/U0/red[4]_i_6033_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I3_O)        0.124    18.984 f  pong_bd_i/image_source_0/U0/red[4]_i_5993/O
                         net (fo=1, routed)           0.292    19.276    pong_bd_i/image_source_0/U0/red[4]_i_5993_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    19.400 r  pong_bd_i/image_source_0/U0/red[4]_i_5937/O
                         net (fo=1, routed)           0.865    20.265    pong_bd_i/image_source_0/U0/red[4]_i_5937_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I2_O)        0.124    20.389 r  pong_bd_i/image_source_0/U0/red[4]_i_5813/O
                         net (fo=1, routed)           0.479    20.868    pong_bd_i/image_source_0/U0/red[4]_i_5813_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    20.992 r  pong_bd_i/image_source_0/U0/red[4]_i_5567/O
                         net (fo=1, routed)           0.282    21.274    pong_bd_i/image_source_0/U0/red[4]_i_5567_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    21.398 r  pong_bd_i/image_source_0/U0/red[4]_i_5250/O
                         net (fo=1, routed)           0.162    21.560    pong_bd_i/image_source_0/U0/red[4]_i_5250_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    21.684 r  pong_bd_i/image_source_0/U0/red[4]_i_4853/O
                         net (fo=1, routed)           0.336    22.020    pong_bd_i/image_source_0/U0/red[4]_i_4853_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I2_O)        0.124    22.144 r  pong_bd_i/image_source_0/U0/red[4]_i_4318/O
                         net (fo=1, routed)           0.436    22.580    pong_bd_i/image_source_0/U0/red[4]_i_4318_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.124    22.704 r  pong_bd_i/image_source_0/U0/red[4]_i_3418/O
                         net (fo=1, routed)           0.263    22.967    pong_bd_i/image_source_0/U0/red[4]_i_3418_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.124    23.091 r  pong_bd_i/image_source_0/U0/red[4]_i_2393/O
                         net (fo=1, routed)           0.151    23.242    pong_bd_i/image_source_0/U0/red[4]_i_2393_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.124    23.366 r  pong_bd_i/image_source_0/U0/red[4]_i_1392/O
                         net (fo=1, routed)           0.290    23.656    pong_bd_i/image_source_0/U0/red[4]_i_1392_n_0
    SLICE_X29Y22         LUT6 (Prop_lut6_I2_O)        0.124    23.780 r  pong_bd_i/image_source_0/U0/red[4]_i_600/O
                         net (fo=1, routed)           0.321    24.101    pong_bd_i/image_source_0/U0/red[4]_i_600_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I2_O)        0.124    24.225 r  pong_bd_i/image_source_0/U0/red[4]_i_212/O
                         net (fo=1, routed)           0.296    24.521    pong_bd_i/image_source_0/U0/red[4]_i_212_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I2_O)        0.124    24.645 r  pong_bd_i/image_source_0/U0/red[4]_i_46/O
                         net (fo=1, routed)           0.303    24.948    pong_bd_i/image_source_0/U0/red[4]_i_46_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I3_O)        0.124    25.072 f  pong_bd_i/image_source_0/U0/red[4]_i_9/O
                         net (fo=2, routed)           0.173    25.245    pong_bd_i/image_source_0/U0/red[4]_i_9_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I3_O)        0.124    25.369 f  pong_bd_i/image_source_0/U0/red[4]_i_56/O
                         net (fo=1, routed)           0.333    25.702    pong_bd_i/image_source_0/U0/red[4]_i_56_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I3_O)        0.124    25.826 f  pong_bd_i/image_source_0/U0/red[4]_i_11/O
                         net (fo=1, routed)           0.288    26.115    pong_bd_i/image_source_0/U0/red[4]_i_11_n_0
    SLICE_X29Y25         LUT6 (Prop_lut6_I4_O)        0.124    26.239 r  pong_bd_i/image_source_0/U0/red[4]_i_2/O
                         net (fo=16, routed)          0.546    26.785    pong_bd_i/image_source_0/U0/red[4]_i_2_n_0
    SLICE_X30Y25         FDRE                                         r  pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        1.482    27.674    pong_bd_i/image_source_0/U0/clk
    SLICE_X30Y25         FDRE                                         r  pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_15/C
                         clock pessimism              0.230    27.905    
                         clock uncertainty           -0.377    27.528    
    SLICE_X30Y25         FDRE (Setup_fdre_C_D)       -0.028    27.500    pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_15
  -------------------------------------------------------------------
                         required time                         27.500    
                         arrival time                         -26.785    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_11/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.722ns  (logic 6.800ns (28.665%)  route 16.922ns (71.335%))
  Logic Levels:           41  (CARRY4=9 LUT2=1 LUT4=1 LUT6=30)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 27.674 - 25.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        1.749     3.057    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X37Y38         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456     3.513 r  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[0]/Q
                         net (fo=54, routed)          1.106     4.619    pong_bd_i/image_source_0/X_BALL[0]
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     5.256 r  pong_bd_i/image_source_0/red_reg[4]_i_5026/CO[3]
                         net (fo=1, routed)           0.000     5.256    pong_bd_i/image_source_0/red_reg[4]_i_5026_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.579 r  pong_bd_i/image_source_0/red_reg[4]_i_5025/O[1]
                         net (fo=3, routed)           0.764     6.343    pong_bd_i/image_source_0/U0/s_reg_pos_ball_x_ball_r_reg[4]_3[1]
    SLICE_X27Y42         LUT2 (Prop_lut2_I1_O)        0.306     6.649 r  pong_bd_i/image_source_0/U0/red[4]_i_5447/O
                         net (fo=1, routed)           0.000     6.649    pong_bd_i/image_source_0/U0/red[4]_i_5447_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.199 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_5104/CO[3]
                         net (fo=1, routed)           0.000     7.199    pong_bd_i/image_source_0/U0/red_reg[4]_i_5104_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.313 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_4644/CO[3]
                         net (fo=1, routed)           0.000     7.313    pong_bd_i/image_source_0/U0/red_reg[4]_i_4644_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.427 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_4036/CO[3]
                         net (fo=1, routed)           0.000     7.427    pong_bd_i/image_source_0/U0/red_reg[4]_i_4036_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.541 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_3105/CO[3]
                         net (fo=1, routed)           0.000     7.541    pong_bd_i/image_source_0/U0/red_reg[4]_i_3105_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.655 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_2093/CO[3]
                         net (fo=1, routed)           0.000     7.655    pong_bd_i/image_source_0/U0/red_reg[4]_i_2093_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.769 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_1123/CO[3]
                         net (fo=1, routed)           0.000     7.769    pong_bd_i/image_source_0/U0/red_reg[4]_i_1123_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.883 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_420/CO[3]
                         net (fo=10, routed)          1.204     9.087    pong_bd_i/image_source_0/U0/red_reg[4]_i_420_n_0
    SLICE_X29Y40         LUT4 (Prop_lut4_I1_O)        0.124     9.211 r  pong_bd_i/image_source_0/U0/red[4]_i_2281/O
                         net (fo=5, routed)           1.341    10.552    pong_bd_i/image_source_0/U0/red[4]_i_2281_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.676 f  pong_bd_i/image_source_0/U0/red[4]_i_6088/O
                         net (fo=1, routed)           0.452    11.128    pong_bd_i/image_source_0/U0/red[4]_i_6088_n_0
    SLICE_X33Y38         LUT6 (Prop_lut6_I4_O)        0.124    11.252 f  pong_bd_i/image_source_0/U0/red[4]_i_6087/O
                         net (fo=1, routed)           0.725    11.978    pong_bd_i/image_source_0/U0/red[4]_i_6087_n_0
    SLICE_X25Y37         LUT6 (Prop_lut6_I2_O)        0.124    12.102 f  pong_bd_i/image_source_0/U0/red[4]_i_6086/O
                         net (fo=1, routed)           0.550    12.652    pong_bd_i/image_source_0/U0/red[4]_i_6086_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I2_O)        0.124    12.776 f  pong_bd_i/image_source_0/U0/red[4]_i_6085/O
                         net (fo=1, routed)           0.522    13.298    pong_bd_i/image_source_0/U0/red[4]_i_6085_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.422 f  pong_bd_i/image_source_0/U0/red[4]_i_6084/O
                         net (fo=1, routed)           0.603    14.024    pong_bd_i/image_source_0/U0/red[4]_i_6084_n_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.148 f  pong_bd_i/image_source_0/U0/red[4]_i_6083/O
                         net (fo=1, routed)           0.663    14.811    pong_bd_i/image_source_0/U0/red[4]_i_6083_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I1_O)        0.124    14.935 f  pong_bd_i/image_source_0/U0/red[4]_i_6082/O
                         net (fo=1, routed)           0.506    15.441    pong_bd_i/image_source_0/U0/red[4]_i_6082_n_0
    SLICE_X34Y41         LUT6 (Prop_lut6_I2_O)        0.124    15.565 f  pong_bd_i/image_source_0/U0/red[4]_i_6081/O
                         net (fo=1, routed)           0.525    16.090    pong_bd_i/image_source_0/U0/red[4]_i_6081_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I1_O)        0.124    16.214 f  pong_bd_i/image_source_0/U0/red[4]_i_6080/O
                         net (fo=1, routed)           0.621    16.834    pong_bd_i/image_source_0/U0/red[4]_i_6080_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I4_O)        0.124    16.958 f  pong_bd_i/image_source_0/U0/red[4]_i_6079/O
                         net (fo=1, routed)           0.280    17.238    pong_bd_i/image_source_0/U0/red[4]_i_6079_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I2_O)        0.124    17.362 f  pong_bd_i/image_source_0/U0/red[4]_i_6074/O
                         net (fo=1, routed)           0.443    17.805    pong_bd_i/image_source_0/U0/red[4]_i_6074_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I2_O)        0.124    17.929 f  pong_bd_i/image_source_0/U0/red[4]_i_6060/O
                         net (fo=1, routed)           0.544    18.473    pong_bd_i/image_source_0/U0/red[4]_i_6060_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I1_O)        0.124    18.597 f  pong_bd_i/image_source_0/U0/red[4]_i_6033/O
                         net (fo=1, routed)           0.263    18.860    pong_bd_i/image_source_0/U0/red[4]_i_6033_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I3_O)        0.124    18.984 f  pong_bd_i/image_source_0/U0/red[4]_i_5993/O
                         net (fo=1, routed)           0.292    19.276    pong_bd_i/image_source_0/U0/red[4]_i_5993_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    19.400 r  pong_bd_i/image_source_0/U0/red[4]_i_5937/O
                         net (fo=1, routed)           0.865    20.265    pong_bd_i/image_source_0/U0/red[4]_i_5937_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I2_O)        0.124    20.389 r  pong_bd_i/image_source_0/U0/red[4]_i_5813/O
                         net (fo=1, routed)           0.479    20.868    pong_bd_i/image_source_0/U0/red[4]_i_5813_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    20.992 r  pong_bd_i/image_source_0/U0/red[4]_i_5567/O
                         net (fo=1, routed)           0.282    21.274    pong_bd_i/image_source_0/U0/red[4]_i_5567_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    21.398 r  pong_bd_i/image_source_0/U0/red[4]_i_5250/O
                         net (fo=1, routed)           0.162    21.560    pong_bd_i/image_source_0/U0/red[4]_i_5250_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    21.684 r  pong_bd_i/image_source_0/U0/red[4]_i_4853/O
                         net (fo=1, routed)           0.336    22.020    pong_bd_i/image_source_0/U0/red[4]_i_4853_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I2_O)        0.124    22.144 r  pong_bd_i/image_source_0/U0/red[4]_i_4318/O
                         net (fo=1, routed)           0.436    22.580    pong_bd_i/image_source_0/U0/red[4]_i_4318_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.124    22.704 r  pong_bd_i/image_source_0/U0/red[4]_i_3418/O
                         net (fo=1, routed)           0.263    22.967    pong_bd_i/image_source_0/U0/red[4]_i_3418_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.124    23.091 r  pong_bd_i/image_source_0/U0/red[4]_i_2393/O
                         net (fo=1, routed)           0.151    23.242    pong_bd_i/image_source_0/U0/red[4]_i_2393_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.124    23.366 r  pong_bd_i/image_source_0/U0/red[4]_i_1392/O
                         net (fo=1, routed)           0.290    23.656    pong_bd_i/image_source_0/U0/red[4]_i_1392_n_0
    SLICE_X29Y22         LUT6 (Prop_lut6_I2_O)        0.124    23.780 r  pong_bd_i/image_source_0/U0/red[4]_i_600/O
                         net (fo=1, routed)           0.321    24.101    pong_bd_i/image_source_0/U0/red[4]_i_600_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I2_O)        0.124    24.225 r  pong_bd_i/image_source_0/U0/red[4]_i_212/O
                         net (fo=1, routed)           0.296    24.521    pong_bd_i/image_source_0/U0/red[4]_i_212_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I2_O)        0.124    24.645 r  pong_bd_i/image_source_0/U0/red[4]_i_46/O
                         net (fo=1, routed)           0.303    24.948    pong_bd_i/image_source_0/U0/red[4]_i_46_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I3_O)        0.124    25.072 f  pong_bd_i/image_source_0/U0/red[4]_i_9/O
                         net (fo=2, routed)           0.173    25.245    pong_bd_i/image_source_0/U0/red[4]_i_9_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I3_O)        0.124    25.369 f  pong_bd_i/image_source_0/U0/red[4]_i_56/O
                         net (fo=1, routed)           0.333    25.702    pong_bd_i/image_source_0/U0/red[4]_i_56_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I3_O)        0.124    25.826 f  pong_bd_i/image_source_0/U0/red[4]_i_11/O
                         net (fo=1, routed)           0.288    26.115    pong_bd_i/image_source_0/U0/red[4]_i_11_n_0
    SLICE_X29Y25         LUT6 (Prop_lut6_I4_O)        0.124    26.239 r  pong_bd_i/image_source_0/U0/red[4]_i_2/O
                         net (fo=16, routed)          0.540    26.779    pong_bd_i/image_source_0/U0/red[4]_i_2_n_0
    SLICE_X30Y25         FDRE                                         r  pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        1.482    27.674    pong_bd_i/image_source_0/U0/clk
    SLICE_X30Y25         FDRE                                         r  pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_11/C
                         clock pessimism              0.230    27.905    
                         clock uncertainty           -0.377    27.528    
    SLICE_X30Y25         FDRE (Setup_fdre_C_D)       -0.031    27.497    pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                         27.497    
                         arrival time                         -26.779    
  -------------------------------------------------------------------
                         slack                                  0.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.246ns (61.815%)  route 0.152ns (38.185%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        0.567     0.908    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X6Y49          FDRE                                         r  pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.148     1.056 r  pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[10]/Q
                         net (fo=1, routed)           0.152     1.207    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[10]
    SLICE_X6Y50          LUT5 (Prop_lut5_I2_O)        0.098     1.305 r  pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[10]_i_1/O
                         net (fo=1, routed)           0.000     1.305    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[10]_i_1_n_0
    SLICE_X6Y50          FDRE                                         r  pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        0.834     1.204    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X6Y50          FDRE                                         r  pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[10]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.120     1.295    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 pong_bd_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.632%)  route 0.244ns (63.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        0.562     0.903    pong_bd_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X18Y51         FDRE                                         r  pong_bd_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y51         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  pong_bd_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[29]/Q
                         net (fo=1, routed)           0.244     1.288    pong_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0]_0[2]
    SLICE_X17Y45         FDRE                                         r  pong_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        0.831     1.201    pong_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X17Y45         FDRE                                         r  pong_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X17Y45         FDRE (Hold_fdre_C_D)         0.066     1.238    pong_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 pong_bd_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.243%)  route 0.248ns (63.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        0.562     0.903    pong_bd_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X18Y51         FDRE                                         r  pong_bd_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y51         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  pong_bd_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[31]/Q
                         net (fo=1, routed)           0.248     1.292    pong_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0]_0[0]
    SLICE_X17Y45         FDRE                                         r  pong_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        0.831     1.201    pong_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X17Y45         FDRE                                         r  pong_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X17Y45         FDRE (Hold_fdre_C_D)         0.070     1.242    pong_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pong_bd_i/pong_vga_regs_0/U0/s_axi_wdata_reg_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/pong_vga_regs_0/U0/s_reg_score_position_score_right_x_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.279%)  route 0.224ns (57.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        0.558     0.899    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X20Y38         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_axi_wdata_reg_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y38         FDCE (Prop_fdce_C_Q)         0.164     1.063 r  pong_bd_i/pong_vga_regs_0/U0/s_axi_wdata_reg_r_reg[1]/Q
                         net (fo=4, routed)           0.224     1.286    pong_bd_i/pong_vga_regs_0/U0/s_axi_wdata_reg_r_reg_n_0_[1]
    SLICE_X25Y33         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_reg_score_position_score_right_x_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        0.821     1.191    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X25Y33         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_reg_score_position_score_right_x_r_reg[1]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X25Y33         FDCE (Hold_fdce_C_D)         0.070     1.227    pong_bd_i/pong_vga_regs_0/U0/s_reg_score_position_score_right_x_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.745%)  route 0.211ns (56.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        0.584     0.925    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X4Y52          FDRE                                         r  pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.211     1.299    pong_bd_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  pong_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        0.893     1.263    pong_bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  pong_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.234    pong_bd_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.169%)  route 0.254ns (54.831%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        0.567     0.908    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X6Y49          FDRE                                         r  pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.072 r  pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]/Q
                         net (fo=1, routed)           0.254     1.325    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[11]
    SLICE_X6Y50          LUT5 (Prop_lut5_I2_O)        0.045     1.370 r  pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_1/O
                         net (fo=1, routed)           0.000     1.370    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_1_n_0
    SLICE_X6Y50          FDRE                                         r  pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        0.834     1.204    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X6Y50          FDRE                                         r  pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.121     1.296    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.128ns (34.802%)  route 0.240ns (65.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        0.586     0.927    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/Q
                         net (fo=1, routed)           0.240     1.294    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][21]
    SLICE_X3Y54          FDRE                                         r  pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        0.852     1.222    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y54          FDRE                                         r  pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.017     1.210    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 pong_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/axi_gpio_1/U0/ip2bus_wrack_i_D1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.819%)  route 0.281ns (60.181%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        0.564     0.905    pong_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X14Y49         FDRE                                         r  pong_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  pong_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/Q
                         net (fo=6, routed)           0.281     1.327    pong_bd_i/axi_gpio_1/U0/gpio_core_1/bus2ip_rnw
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.372 r  pong_bd_i/axi_gpio_1/U0/gpio_core_1/ip2bus_wrack_i_D1_i_1/O
                         net (fo=1, routed)           0.000     1.372    pong_bd_i/axi_gpio_1/U0/ip2bus_wrack_i
    SLICE_X15Y50         FDRE                                         r  pong_bd_i/axi_gpio_1/U0/ip2bus_wrack_i_D1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        0.831     1.201    pong_bd_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X15Y50         FDRE                                         r  pong_bd_i/axi_gpio_1/U0/ip2bus_wrack_i_D1_reg/C
                         clock pessimism             -0.029     1.172    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.107     1.279    pong_bd_i/axi_gpio_1/U0/ip2bus_wrack_i_D1_reg
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 pong_bd_i/pong_vga_regs_0/U0/v_rdata_r_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/pong_vga_regs_0/U0/s_axi_rdata_r_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.308%)  route 0.287ns (60.692%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        0.553     0.894    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X26Y27         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/v_rdata_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDCE (Prop_fdce_C_Q)         0.141     1.035 r  pong_bd_i/pong_vga_regs_0/U0/v_rdata_r_reg[27]/Q
                         net (fo=1, routed)           0.287     1.322    pong_bd_i/pong_vga_regs_0/U0/v_rdata_r_reg_n_0_[27]
    SLICE_X20Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.367 r  pong_bd_i/pong_vga_regs_0/U0/s_axi_rdata_r[27]_i_1/O
                         net (fo=1, routed)           0.000     1.367    pong_bd_i/pong_vga_regs_0/U0/s_axi_rdata_r0_in[27]
    SLICE_X20Y28         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_axi_rdata_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        0.818     1.188    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X20Y28         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_axi_rdata_r_reg[27]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X20Y28         FDCE (Hold_fdce_C_D)         0.120     1.274    pong_bd_i/pong_vga_regs_0/U0/s_axi_rdata_r_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.811%)  route 0.270ns (62.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        0.567     0.908    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X6Y48          FDRE                                         r  pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.164     1.072 r  pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[44]/Q
                         net (fo=9, routed)           0.270     1.341    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][16]
    SLICE_X9Y55          FDRE                                         r  pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        0.833     1.203    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X9Y55          FDRE                                         r  pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
                         clock pessimism             -0.029     1.174    
    SLICE_X9Y55          FDRE (Hold_fdre_C_D)         0.070     1.244    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         25.000      24.000     SLICE_X10Y35   pong_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         25.000      24.000     SLICE_X19Y35   pong_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         25.000      24.000     SLICE_X15Y35   pong_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         25.000      24.000     SLICE_X15Y35   pong_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         25.000      24.000     SLICE_X2Y53    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[59]/C
Min Period        n/a     FDRE/C       n/a            1.000         25.000      24.000     SLICE_X3Y51    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         25.000      24.000     SLICE_X0Y53    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[60]/C
Min Period        n/a     FDRE/C       n/a            1.000         25.000      24.000     SLICE_X1Y49    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[61]/C
Min Period        n/a     FDRE/C       n/a            1.000         25.000      24.000     SLICE_X7Y46    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[6]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         12.500      11.520     SLICE_X4Y34    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         12.500      11.520     SLICE_X4Y34    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         12.500      11.520     SLICE_X4Y34    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         12.500      11.520     SLICE_X4Y34    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         12.500      11.520     SLICE_X4Y35    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         12.500      11.520     SLICE_X4Y35    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         12.500      11.520     SLICE_X4Y34    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         12.500      11.520     SLICE_X4Y34    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         12.500      11.520     SLICE_X8Y36    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         12.500      11.520     SLICE_X12Y34   pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         12.500      11.520     SLICE_X0Y21    pong_bd_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         12.500      11.520     SLICE_X12Y34   pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         12.500      11.520     SLICE_X12Y34   pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         12.500      11.520     SLICE_X12Y34   pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         12.500      11.520     SLICE_X8Y58    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         12.500      11.520     SLICE_X4Y57    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         12.500      11.520     SLICE_X4Y57    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         12.500      11.520     SLICE_X4Y57    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         12.500      11.520     SLICE_X4Y57    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         12.500      11.520     SLICE_X4Y43    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       16.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.871ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.915ns  (required time - arrival time)
  Source:                 pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/pong_vga_regs_0/U0/v_rdata_r_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.095ns  (logic 0.580ns (8.175%)  route 6.515ns (91.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 27.681 - 25.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        1.711     3.019    pong_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y22          FDRE                                         r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.456     3.475 r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.463     5.938    pong_bd_i/pong_vga_regs_0/U0/axi_aresetn
    SLICE_X17Y40         LUT1 (Prop_lut1_I0_O)        0.124     6.062 f  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r[15]_i_2/O
                         net (fo=92, routed)          4.052    10.114    pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r[15]_i_2_n_0
    SLICE_X27Y30         FDCE                                         f  pong_bd_i/pong_vga_regs_0/U0/v_rdata_r_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        1.488    27.681    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X27Y30         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/v_rdata_r_reg[26]/C
                         clock pessimism              0.130    27.810    
                         clock uncertainty           -0.377    27.434    
    SLICE_X27Y30         FDCE (Recov_fdce_C_CLR)     -0.405    27.029    pong_bd_i/pong_vga_regs_0/U0/v_rdata_r_reg[26]
  -------------------------------------------------------------------
                         required time                         27.029    
                         arrival time                         -10.114    
  -------------------------------------------------------------------
                         slack                                 16.915    

Slack (MET) :             16.915ns  (required time - arrival time)
  Source:                 pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/pong_vga_regs_0/U0/v_rdata_r_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.095ns  (logic 0.580ns (8.175%)  route 6.515ns (91.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 27.681 - 25.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        1.711     3.019    pong_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y22          FDRE                                         r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.456     3.475 r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.463     5.938    pong_bd_i/pong_vga_regs_0/U0/axi_aresetn
    SLICE_X17Y40         LUT1 (Prop_lut1_I0_O)        0.124     6.062 f  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r[15]_i_2/O
                         net (fo=92, routed)          4.052    10.114    pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r[15]_i_2_n_0
    SLICE_X27Y30         FDCE                                         f  pong_bd_i/pong_vga_regs_0/U0/v_rdata_r_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        1.488    27.681    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X27Y30         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/v_rdata_r_reg[30]/C
                         clock pessimism              0.130    27.810    
                         clock uncertainty           -0.377    27.434    
    SLICE_X27Y30         FDCE (Recov_fdce_C_CLR)     -0.405    27.029    pong_bd_i/pong_vga_regs_0/U0/v_rdata_r_reg[30]
  -------------------------------------------------------------------
                         required time                         27.029    
                         arrival time                         -10.114    
  -------------------------------------------------------------------
                         slack                                 16.915    

Slack (MET) :             17.030ns  (required time - arrival time)
  Source:                 pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/pong_vga_regs_0/U0/s_reg_y_paddle_y_paddle_right_r_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.064ns  (logic 0.580ns (8.210%)  route 6.484ns (91.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 27.680 - 25.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        1.711     3.019    pong_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y22          FDRE                                         r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.456     3.475 r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.463     5.938    pong_bd_i/pong_vga_regs_0/U0/axi_aresetn
    SLICE_X17Y40         LUT1 (Prop_lut1_I0_O)        0.124     6.062 f  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r[15]_i_2/O
                         net (fo=92, routed)          4.022    10.083    pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r[15]_i_2_n_0
    SLICE_X24Y32         FDCE                                         f  pong_bd_i/pong_vga_regs_0/U0/s_reg_y_paddle_y_paddle_right_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        1.487    27.680    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X24Y32         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_reg_y_paddle_y_paddle_right_r_reg[10]/C
                         clock pessimism              0.130    27.809    
                         clock uncertainty           -0.377    27.433    
    SLICE_X24Y32         FDCE (Recov_fdce_C_CLR)     -0.319    27.114    pong_bd_i/pong_vga_regs_0/U0/s_reg_y_paddle_y_paddle_right_r_reg[10]
  -------------------------------------------------------------------
                         required time                         27.114    
                         arrival time                         -10.083    
  -------------------------------------------------------------------
                         slack                                 17.030    

Slack (MET) :             17.030ns  (required time - arrival time)
  Source:                 pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/pong_vga_regs_0/U0/s_reg_y_paddle_y_paddle_right_r_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.064ns  (logic 0.580ns (8.210%)  route 6.484ns (91.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 27.680 - 25.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        1.711     3.019    pong_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y22          FDRE                                         r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.456     3.475 r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.463     5.938    pong_bd_i/pong_vga_regs_0/U0/axi_aresetn
    SLICE_X17Y40         LUT1 (Prop_lut1_I0_O)        0.124     6.062 f  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r[15]_i_2/O
                         net (fo=92, routed)          4.022    10.083    pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r[15]_i_2_n_0
    SLICE_X24Y32         FDCE                                         f  pong_bd_i/pong_vga_regs_0/U0/s_reg_y_paddle_y_paddle_right_r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        1.487    27.680    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X24Y32         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_reg_y_paddle_y_paddle_right_r_reg[9]/C
                         clock pessimism              0.130    27.809    
                         clock uncertainty           -0.377    27.433    
    SLICE_X24Y32         FDCE (Recov_fdce_C_CLR)     -0.319    27.114    pong_bd_i/pong_vga_regs_0/U0/s_reg_y_paddle_y_paddle_right_r_reg[9]
  -------------------------------------------------------------------
                         required time                         27.114    
                         arrival time                         -10.083    
  -------------------------------------------------------------------
                         slack                                 17.030    

Slack (MET) :             17.049ns  (required time - arrival time)
  Source:                 pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/pong_vga_regs_0/U0/v_rdata_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.961ns  (logic 0.580ns (8.332%)  route 6.381ns (91.668%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 27.681 - 25.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        1.711     3.019    pong_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y22          FDRE                                         r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.456     3.475 r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.463     5.938    pong_bd_i/pong_vga_regs_0/U0/axi_aresetn
    SLICE_X17Y40         LUT1 (Prop_lut1_I0_O)        0.124     6.062 f  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r[15]_i_2/O
                         net (fo=92, routed)          3.918     9.980    pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r[15]_i_2_n_0
    SLICE_X26Y29         FDCE                                         f  pong_bd_i/pong_vga_regs_0/U0/v_rdata_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        1.488    27.681    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X26Y29         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/v_rdata_r_reg[1]/C
                         clock pessimism              0.130    27.810    
                         clock uncertainty           -0.377    27.434    
    SLICE_X26Y29         FDCE (Recov_fdce_C_CLR)     -0.405    27.029    pong_bd_i/pong_vga_regs_0/U0/v_rdata_r_reg[1]
  -------------------------------------------------------------------
                         required time                         27.029    
                         arrival time                          -9.980    
  -------------------------------------------------------------------
                         slack                                 17.049    

Slack (MET) :             17.049ns  (required time - arrival time)
  Source:                 pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/pong_vga_regs_0/U0/v_rdata_r_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.961ns  (logic 0.580ns (8.332%)  route 6.381ns (91.668%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 27.681 - 25.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        1.711     3.019    pong_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y22          FDRE                                         r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.456     3.475 r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.463     5.938    pong_bd_i/pong_vga_regs_0/U0/axi_aresetn
    SLICE_X17Y40         LUT1 (Prop_lut1_I0_O)        0.124     6.062 f  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r[15]_i_2/O
                         net (fo=92, routed)          3.918     9.980    pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r[15]_i_2_n_0
    SLICE_X26Y29         FDCE                                         f  pong_bd_i/pong_vga_regs_0/U0/v_rdata_r_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        1.488    27.681    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X26Y29         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/v_rdata_r_reg[25]/C
                         clock pessimism              0.130    27.810    
                         clock uncertainty           -0.377    27.434    
    SLICE_X26Y29         FDCE (Recov_fdce_C_CLR)     -0.405    27.029    pong_bd_i/pong_vga_regs_0/U0/v_rdata_r_reg[25]
  -------------------------------------------------------------------
                         required time                         27.029    
                         arrival time                          -9.980    
  -------------------------------------------------------------------
                         slack                                 17.049    

Slack (MET) :             17.169ns  (required time - arrival time)
  Source:                 pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/pong_vga_regs_0/U0/s_reg_score_number_score_number_right_r_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.922ns  (logic 0.580ns (8.379%)  route 6.342ns (91.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 27.677 - 25.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        1.711     3.019    pong_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y22          FDRE                                         r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.456     3.475 r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.463     5.938    pong_bd_i/pong_vga_regs_0/U0/axi_aresetn
    SLICE_X17Y40         LUT1 (Prop_lut1_I0_O)        0.124     6.062 f  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r[15]_i_2/O
                         net (fo=92, routed)          3.880     9.941    pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r[15]_i_2_n_0
    SLICE_X24Y30         FDCE                                         f  pong_bd_i/pong_vga_regs_0/U0/s_reg_score_number_score_number_right_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        1.484    27.677    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X24Y30         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_reg_score_number_score_number_right_r_reg[10]/C
                         clock pessimism              0.130    27.806    
                         clock uncertainty           -0.377    27.430    
    SLICE_X24Y30         FDCE (Recov_fdce_C_CLR)     -0.319    27.111    pong_bd_i/pong_vga_regs_0/U0/s_reg_score_number_score_number_right_r_reg[10]
  -------------------------------------------------------------------
                         required time                         27.111    
                         arrival time                          -9.941    
  -------------------------------------------------------------------
                         slack                                 17.169    

Slack (MET) :             17.169ns  (required time - arrival time)
  Source:                 pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/pong_vga_regs_0/U0/s_reg_score_number_score_number_right_r_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.922ns  (logic 0.580ns (8.379%)  route 6.342ns (91.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 27.677 - 25.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        1.711     3.019    pong_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y22          FDRE                                         r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.456     3.475 r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.463     5.938    pong_bd_i/pong_vga_regs_0/U0/axi_aresetn
    SLICE_X17Y40         LUT1 (Prop_lut1_I0_O)        0.124     6.062 f  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r[15]_i_2/O
                         net (fo=92, routed)          3.880     9.941    pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r[15]_i_2_n_0
    SLICE_X24Y30         FDCE                                         f  pong_bd_i/pong_vga_regs_0/U0/s_reg_score_number_score_number_right_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        1.484    27.677    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X24Y30         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_reg_score_number_score_number_right_r_reg[11]/C
                         clock pessimism              0.130    27.806    
                         clock uncertainty           -0.377    27.430    
    SLICE_X24Y30         FDCE (Recov_fdce_C_CLR)     -0.319    27.111    pong_bd_i/pong_vga_regs_0/U0/s_reg_score_number_score_number_right_r_reg[11]
  -------------------------------------------------------------------
                         required time                         27.111    
                         arrival time                          -9.941    
  -------------------------------------------------------------------
                         slack                                 17.169    

Slack (MET) :             17.169ns  (required time - arrival time)
  Source:                 pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/pong_vga_regs_0/U0/s_reg_score_number_score_number_right_r_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.922ns  (logic 0.580ns (8.379%)  route 6.342ns (91.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 27.677 - 25.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        1.711     3.019    pong_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y22          FDRE                                         r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.456     3.475 r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.463     5.938    pong_bd_i/pong_vga_regs_0/U0/axi_aresetn
    SLICE_X17Y40         LUT1 (Prop_lut1_I0_O)        0.124     6.062 f  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r[15]_i_2/O
                         net (fo=92, routed)          3.880     9.941    pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r[15]_i_2_n_0
    SLICE_X24Y30         FDCE                                         f  pong_bd_i/pong_vga_regs_0/U0/s_reg_score_number_score_number_right_r_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        1.484    27.677    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X24Y30         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_reg_score_number_score_number_right_r_reg[14]/C
                         clock pessimism              0.130    27.806    
                         clock uncertainty           -0.377    27.430    
    SLICE_X24Y30         FDCE (Recov_fdce_C_CLR)     -0.319    27.111    pong_bd_i/pong_vga_regs_0/U0/s_reg_score_number_score_number_right_r_reg[14]
  -------------------------------------------------------------------
                         required time                         27.111    
                         arrival time                          -9.941    
  -------------------------------------------------------------------
                         slack                                 17.169    

Slack (MET) :             17.169ns  (required time - arrival time)
  Source:                 pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/pong_vga_regs_0/U0/s_reg_score_number_score_number_right_r_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.922ns  (logic 0.580ns (8.379%)  route 6.342ns (91.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 27.677 - 25.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        1.711     3.019    pong_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y22          FDRE                                         r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.456     3.475 r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.463     5.938    pong_bd_i/pong_vga_regs_0/U0/axi_aresetn
    SLICE_X17Y40         LUT1 (Prop_lut1_I0_O)        0.124     6.062 f  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r[15]_i_2/O
                         net (fo=92, routed)          3.880     9.941    pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r[15]_i_2_n_0
    SLICE_X24Y30         FDCE                                         f  pong_bd_i/pong_vga_regs_0/U0/s_reg_score_number_score_number_right_r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        1.484    27.677    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X24Y30         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_reg_score_number_score_number_right_r_reg[9]/C
                         clock pessimism              0.130    27.806    
                         clock uncertainty           -0.377    27.430    
    SLICE_X24Y30         FDCE (Recov_fdce_C_CLR)     -0.319    27.111    pong_bd_i/pong_vga_regs_0/U0/s_reg_score_number_score_number_right_r_reg[9]
  -------------------------------------------------------------------
                         required time                         27.111    
                         arrival time                          -9.941    
  -------------------------------------------------------------------
                         slack                                 17.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/pong_vga_regs_0/U0/s_axi_rdata_r_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.186ns (23.415%)  route 0.608ns (76.585%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        0.575     0.916    pong_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y22          FDRE                                         r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.057 r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.475     1.532    pong_bd_i/pong_vga_regs_0/U0/axi_aresetn
    SLICE_X11Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.577 f  pong_bd_i/pong_vga_regs_0/U0/s_axi_wready_r_i_2/O
                         net (fo=33, routed)          0.133     1.710    pong_bd_i/pong_vga_regs_0/U0/s_axi_wready_r_i_2_n_0
    SLICE_X11Y29         FDCE                                         f  pong_bd_i/pong_vga_regs_0/U0/s_axi_rdata_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        0.823     1.193    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X11Y29         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_axi_rdata_r_reg[16]/C
                         clock pessimism             -0.262     0.931    
    SLICE_X11Y29         FDCE (Remov_fdce_C_CLR)     -0.092     0.839    pong_bd_i/pong_vga_regs_0/U0/s_axi_rdata_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.904ns  (arrival time - required time)
  Source:                 pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[19]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.209%)  route 0.691ns (78.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        0.575     0.916    pong_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y22          FDRE                                         r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.057 r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.388     1.444    pong_bd_i/pong_vga_regs_0/U0/axi_aresetn
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.045     1.489 f  pong_bd_i/pong_vga_regs_0/U0/s_axi_arready_r_i_2/O
                         net (fo=89, routed)          0.303     1.792    pong_bd_i/pong_vga_regs_0/U0/s_axi_arready_r_i_2_n_0
    SLICE_X4Y36          FDCE                                         f  pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        0.848     1.218    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X4Y36          FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[19]/C
                         clock pessimism             -0.262     0.956    
    SLICE_X4Y36          FDCE (Remov_fdce_C_CLR)     -0.067     0.889    pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.904ns  (arrival time - required time)
  Source:                 pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.209%)  route 0.691ns (78.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        0.575     0.916    pong_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y22          FDRE                                         r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.057 r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.388     1.444    pong_bd_i/pong_vga_regs_0/U0/axi_aresetn
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.045     1.489 f  pong_bd_i/pong_vga_regs_0/U0/s_axi_arready_r_i_2/O
                         net (fo=89, routed)          0.303     1.792    pong_bd_i/pong_vga_regs_0/U0/s_axi_arready_r_i_2_n_0
    SLICE_X4Y36          FDCE                                         f  pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        0.848     1.218    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X4Y36          FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[21]/C
                         clock pessimism             -0.262     0.956    
    SLICE_X4Y36          FDCE (Remov_fdce_C_CLR)     -0.067     0.889    pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.773%)  route 0.668ns (78.227%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        0.575     0.916    pong_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y22          FDRE                                         r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.057 r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.388     1.444    pong_bd_i/pong_vga_regs_0/U0/axi_aresetn
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.045     1.489 f  pong_bd_i/pong_vga_regs_0/U0/s_axi_arready_r_i_2/O
                         net (fo=89, routed)          0.281     1.770    pong_bd_i/pong_vga_regs_0/U0/s_axi_arready_r_i_2_n_0
    SLICE_X2Y34          FDCE                                         f  pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        0.847     1.217    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X2Y34          FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[10]/C
                         clock pessimism             -0.262     0.955    
    SLICE_X2Y34          FDCE (Remov_fdce_C_CLR)     -0.092     0.863    pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.773%)  route 0.668ns (78.227%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        0.575     0.916    pong_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y22          FDRE                                         r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.057 r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.388     1.444    pong_bd_i/pong_vga_regs_0/U0/axi_aresetn
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.045     1.489 f  pong_bd_i/pong_vga_regs_0/U0/s_axi_arready_r_i_2/O
                         net (fo=89, routed)          0.281     1.770    pong_bd_i/pong_vga_regs_0/U0/s_axi_arready_r_i_2_n_0
    SLICE_X2Y34          FDCE                                         f  pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        0.847     1.217    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X2Y34          FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[11]/C
                         clock pessimism             -0.262     0.955    
    SLICE_X2Y34          FDCE (Remov_fdce_C_CLR)     -0.092     0.863    pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.773%)  route 0.668ns (78.227%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        0.575     0.916    pong_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y22          FDRE                                         r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.057 r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.388     1.444    pong_bd_i/pong_vga_regs_0/U0/axi_aresetn
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.045     1.489 f  pong_bd_i/pong_vga_regs_0/U0/s_axi_arready_r_i_2/O
                         net (fo=89, routed)          0.281     1.770    pong_bd_i/pong_vga_regs_0/U0/s_axi_arready_r_i_2_n_0
    SLICE_X2Y34          FDCE                                         f  pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        0.847     1.217    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X2Y34          FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[12]/C
                         clock pessimism             -0.262     0.955    
    SLICE_X2Y34          FDCE (Remov_fdce_C_CLR)     -0.092     0.863    pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.773%)  route 0.668ns (78.227%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        0.575     0.916    pong_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y22          FDRE                                         r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.057 r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.388     1.444    pong_bd_i/pong_vga_regs_0/U0/axi_aresetn
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.045     1.489 f  pong_bd_i/pong_vga_regs_0/U0/s_axi_arready_r_i_2/O
                         net (fo=89, routed)          0.281     1.770    pong_bd_i/pong_vga_regs_0/U0/s_axi_arready_r_i_2_n_0
    SLICE_X2Y34          FDCE                                         f  pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        0.847     1.217    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X2Y34          FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[13]/C
                         clock pessimism             -0.262     0.955    
    SLICE_X2Y34          FDCE (Remov_fdce_C_CLR)     -0.092     0.863    pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.962ns  (arrival time - required time)
  Source:                 pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/pong_vga_regs_0/U0/s_axi_rdata_r_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.186ns (21.006%)  route 0.699ns (78.994%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        0.575     0.916    pong_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y22          FDRE                                         r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.057 r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.475     1.532    pong_bd_i/pong_vga_regs_0/U0/axi_aresetn
    SLICE_X11Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.577 f  pong_bd_i/pong_vga_regs_0/U0/s_axi_wready_r_i_2/O
                         net (fo=33, routed)          0.224     1.801    pong_bd_i/pong_vga_regs_0/U0/s_axi_wready_r_i_2_n_0
    SLICE_X13Y29         FDCE                                         f  pong_bd_i/pong_vga_regs_0/U0/s_axi_rdata_r_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        0.823     1.193    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X13Y29         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_axi_rdata_r_reg[15]/C
                         clock pessimism             -0.262     0.931    
    SLICE_X13Y29         FDCE (Remov_fdce_C_CLR)     -0.092     0.839    pong_bd_i/pong_vga_regs_0/U0/s_axi_rdata_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             0.991ns  (arrival time - required time)
  Source:                 pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.186ns (19.780%)  route 0.754ns (80.220%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        0.575     0.916    pong_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y22          FDRE                                         r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.057 r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.388     1.444    pong_bd_i/pong_vga_regs_0/U0/axi_aresetn
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.045     1.489 f  pong_bd_i/pong_vga_regs_0/U0/s_axi_arready_r_i_2/O
                         net (fo=89, routed)          0.367     1.856    pong_bd_i/pong_vga_regs_0/U0/s_axi_arready_r_i_2_n_0
    SLICE_X5Y37          FDCE                                         f  pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        0.849     1.219    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X5Y37          FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[0]/C
                         clock pessimism             -0.262     0.957    
    SLICE_X5Y37          FDCE (Remov_fdce_C_CLR)     -0.092     0.865    pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (arrival time - required time)
  Source:                 pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.186ns (19.780%)  route 0.754ns (80.220%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        0.575     0.916    pong_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y22          FDRE                                         r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.057 r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.388     1.444    pong_bd_i/pong_vga_regs_0/U0/axi_aresetn
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.045     1.489 f  pong_bd_i/pong_vga_regs_0/U0/s_axi_arready_r_i_2/O
                         net (fo=89, routed)          0.367     1.856    pong_bd_i/pong_vga_regs_0/U0/s_axi_arready_r_i_2_n_0
    SLICE_X5Y37          FDCE                                         f  pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1334, routed)        0.849     1.219    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X5Y37          FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[18]/C
                         clock pessimism             -0.262     0.957    
    SLICE_X5Y37          FDCE (Remov_fdce_C_CLR)     -0.092     0.865    pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.991    





