

================================================================
== Vivado HLS Report for 'digitrec_knn_vote'
================================================================
* Date:           Wed Jun 16 13:44:41 2021

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        3-nn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.11|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   81|   81|   81|   81|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- KNNVOTE1   |   80|   80|         8|          -|          -|    10|    no    |
        | + KNNVOTE2  |    6|    6|         2|          -|          -|     3|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     76|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     51|
|Register         |        -|      -|      70|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      70|    127|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |              Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_117_p2                            |     +    |      0|  0|   4|           4|           1|
    |j_V_fu_147_p2                            |     +    |      0|  0|   2|           2|           1|
    |sum_fu_197_p2                            |     +    |      0|  0|   8|           8|           8|
    |tmp_2_fu_157_p2                          |     +    |      0|  0|   6|           6|           6|
    |tmp_1_fu_135_p2                          |     -    |      0|  0|   6|           6|           6|
    |exitcond1_fu_111_p2                      |   icmp   |      0|  0|   2|           4|           4|
    |exitcond_fu_141_p2                       |   icmp   |      0|  0|   1|           2|           2|
    |tmp_6_fu_171_p2                          |   icmp   |      0|  0|  11|          32|          32|
    |agg_result_V_0_agg_result_V_s_fu_177_p3  |  select  |      0|  0|   4|           1|           4|
    |min_2_min_fu_185_p3                      |  select  |      0|  0|  32|           1|          32|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                    |          |      0|  0|  76|          66|          96|
    +-----------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |   1|          5|    1|          5|
    |ap_return       |   4|          2|    4|          8|
    |i_val_V_reg_64  |   4|          2|    4|          8|
    |min_1_reg_99    |   8|          2|    8|         16|
    |min_reg_76      |  32|          2|   32|         64|
    |p_1_reg_88      |   2|          2|    2|          4|
    +----------------+----+-----------+-----+-----------+
    |Total           |  51|         15|   51|        105|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |agg_result_V_s_reg_52  |   4|   0|    4|          0|
    |ap_CS_fsm              |   4|   0|    4|          0|
    |ap_return_preg         |   4|   0|    4|          0|
    |i_V_reg_206            |   4|   0|    4|          0|
    |i_val_V_reg_64         |   4|   0|    4|          0|
    |j_V_reg_219            |   2|   0|    2|          0|
    |min_1_reg_99           |   8|   0|    8|          0|
    |min_reg_76             |  32|   0|   32|          0|
    |p_1_reg_88             |   2|   0|    2|          0|
    |tmp_1_reg_211          |   6|   0|    6|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  |  70|   0|   70|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------+-----+-----+------------+-------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | digitrec_knn_vote | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | digitrec_knn_vote | return value |
|ap_start            |  in |    1| ap_ctrl_hs | digitrec_knn_vote | return value |
|ap_done             | out |    1| ap_ctrl_hs | digitrec_knn_vote | return value |
|ap_idle             | out |    1| ap_ctrl_hs | digitrec_knn_vote | return value |
|ap_ready            | out |    1| ap_ctrl_hs | digitrec_knn_vote | return value |
|ap_return           | out |    4| ap_ctrl_hs | digitrec_knn_vote | return value |
|knn_set_V_address0  | out |    5|  ap_memory |     knn_set_V     |     array    |
|knn_set_V_ce0       | out |    1|  ap_memory |     knn_set_V     |     array    |
|knn_set_V_q0        |  in |    6|  ap_memory |     knn_set_V     |     array    |
+--------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_5 [1/1] 1.57ns
:0  br label %1


 <State 2>: 1.88ns
ST_2: agg_result_V_s [1/1] 0.00ns
:0  %agg_result_V_s = phi i4 [ undef, %0 ], [ %agg_result_V_0_agg_result_V_s, %._crit_edge ]

ST_2: i_val_V [1/1] 0.00ns
:1  %i_val_V = phi i4 [ 0, %0 ], [ %i_V, %._crit_edge ]

ST_2: min [1/1] 0.00ns
:2  %min = phi i32 [ 2147483647, %0 ], [ %min_2_min, %._crit_edge ]

ST_2: exitcond1 [1/1] 1.88ns
:3  %exitcond1 = icmp eq i4 %i_val_V, -6

ST_2: empty [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_2: i_V [1/1] 0.80ns
:5  %i_V = add i4 %i_val_V, 1

ST_2: stg_12 [1/1] 0.00ns
:6  br i1 %exitcond1, label %5, label %2

ST_2: stg_13 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str8) nounwind

ST_2: tmp_9 [1/1] 0.00ns
:1  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str8)

ST_2: tmp_cast [1/1] 0.00ns
:2  %tmp_cast = zext i4 %i_val_V to i6

ST_2: tmp_s [1/1] 0.00ns
:3  %tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i_val_V, i2 0)

ST_2: tmp_1 [1/1] 1.72ns
:4  %tmp_1 = sub i6 %tmp_s, %tmp_cast

ST_2: stg_18 [1/1] 1.57ns
:5  br label %3

ST_2: stg_19 [1/1] 0.00ns
:0  ret i4 %agg_result_V_s


 <State 3>: 4.11ns
ST_3: p_1 [1/1] 0.00ns
:0  %p_1 = phi i2 [ 0, %2 ], [ %j_V, %4 ]

ST_3: min_1 [1/1] 0.00ns
:1  %min_1 = phi i8 [ 0, %2 ], [ %sum, %4 ]

ST_3: exitcond [1/1] 1.36ns
:2  %exitcond = icmp eq i2 %p_1, -1

ST_3: empty_3 [1/1] 0.00ns
:3  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_3: j_V [1/1] 0.80ns
:4  %j_V = add i2 %p_1, 1

ST_3: stg_25 [1/1] 0.00ns
:5  br i1 %exitcond, label %._crit_edge, label %4

ST_3: tmp_7_cast [1/1] 0.00ns
:1  %tmp_7_cast = zext i2 %p_1 to i6

ST_3: tmp_2 [1/1] 1.72ns
:2  %tmp_2 = add i6 %tmp_1, %tmp_7_cast

ST_3: tmp_12_cast [1/1] 0.00ns
:3  %tmp_12_cast = sext i6 %tmp_2 to i64

ST_3: knn_set_V_addr [1/1] 0.00ns
:4  %knn_set_V_addr = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 %tmp_12_cast

ST_3: knn_set_V_load [2/2] 2.39ns
:5  %knn_set_V_load = load i6* %knn_set_V_addr, align 1

ST_3: min_1_cast [1/1] 0.00ns
._crit_edge:0  %min_1_cast = zext i8 %min_1 to i32

ST_3: tmp_6 [1/1] 2.52ns
._crit_edge:1  %tmp_6 = icmp slt i32 %min_1_cast, %min

ST_3: agg_result_V_0_agg_result_V_s [1/1] 1.37ns
._crit_edge:2  %agg_result_V_0_agg_result_V_s = select i1 %tmp_6, i4 %i_val_V, i4 %agg_result_V_s

ST_3: min_2_min [1/1] 1.37ns
._crit_edge:3  %min_2_min = select i1 %tmp_6, i32 %min_1_cast, i32 %min

ST_3: empty_4 [1/1] 0.00ns
._crit_edge:4  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str8, i32 %tmp_9)

ST_3: stg_36 [1/1] 0.00ns
._crit_edge:5  br label %1


 <State 4>: 4.11ns
ST_4: stg_37 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str9) nounwind

ST_4: knn_set_V_load [1/2] 2.39ns
:5  %knn_set_V_load = load i6* %knn_set_V_addr, align 1

ST_4: tmp_8_cast [1/1] 0.00ns
:6  %tmp_8_cast = zext i6 %knn_set_V_load to i8

ST_4: sum [1/1] 1.72ns
:7  %sum = add i8 %min_1, %tmp_8_cast

ST_4: stg_41 [1/1] 0.00ns
:8  br label %3



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ knn_set_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_5                         (br               ) [ 01111]
agg_result_V_s                (phi              ) [ 00111]
i_val_V                       (phi              ) [ 00111]
min                           (phi              ) [ 00111]
exitcond1                     (icmp             ) [ 00111]
empty                         (speclooptripcount) [ 00000]
i_V                           (add              ) [ 01111]
stg_12                        (br               ) [ 00000]
stg_13                        (specloopname     ) [ 00000]
tmp_9                         (specregionbegin  ) [ 00011]
tmp_cast                      (zext             ) [ 00000]
tmp_s                         (bitconcatenate   ) [ 00000]
tmp_1                         (sub              ) [ 00011]
stg_18                        (br               ) [ 00111]
stg_19                        (ret              ) [ 00000]
p_1                           (phi              ) [ 00010]
min_1                         (phi              ) [ 00011]
exitcond                      (icmp             ) [ 00111]
empty_3                       (speclooptripcount) [ 00000]
j_V                           (add              ) [ 00111]
stg_25                        (br               ) [ 00000]
tmp_7_cast                    (zext             ) [ 00000]
tmp_2                         (add              ) [ 00000]
tmp_12_cast                   (sext             ) [ 00000]
knn_set_V_addr                (getelementptr    ) [ 00001]
min_1_cast                    (zext             ) [ 00000]
tmp_6                         (icmp             ) [ 00000]
agg_result_V_0_agg_result_V_s (select           ) [ 01111]
min_2_min                     (select           ) [ 01111]
empty_4                       (specregionend    ) [ 00000]
stg_36                        (br               ) [ 01111]
stg_37                        (specloopname     ) [ 00000]
knn_set_V_load                (load             ) [ 00000]
tmp_8_cast                    (zext             ) [ 00000]
sum                           (add              ) [ 00111]
stg_41                        (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="knn_set_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="knn_set_V_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="6" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="6" slack="0"/>
<pin id="44" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="knn_set_V_addr/3 "/>
</bind>
</comp>

<comp id="47" class="1004" name="grp_access_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="5" slack="0"/>
<pin id="49" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="50" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="knn_set_V_load/3 "/>
</bind>
</comp>

<comp id="52" class="1005" name="agg_result_V_s_reg_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="4" slack="1"/>
<pin id="54" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_s (phireg) "/>
</bind>
</comp>

<comp id="56" class="1004" name="agg_result_V_s_phi_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="1"/>
<pin id="58" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="59" dir="0" index="2" bw="4" slack="1"/>
<pin id="60" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_V_s/2 "/>
</bind>
</comp>

<comp id="64" class="1005" name="i_val_V_reg_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="4" slack="1"/>
<pin id="66" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_val_V (phireg) "/>
</bind>
</comp>

<comp id="68" class="1004" name="i_val_V_phi_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="1"/>
<pin id="70" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="4" slack="0"/>
<pin id="72" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_val_V/2 "/>
</bind>
</comp>

<comp id="76" class="1005" name="min_reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="1"/>
<pin id="78" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min (phireg) "/>
</bind>
</comp>

<comp id="80" class="1004" name="min_phi_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="1"/>
<pin id="82" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="32" slack="1"/>
<pin id="84" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="min/2 "/>
</bind>
</comp>

<comp id="88" class="1005" name="p_1_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="2" slack="1"/>
<pin id="90" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_1 (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_1_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="1"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="2" slack="0"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_1/3 "/>
</bind>
</comp>

<comp id="99" class="1005" name="min_1_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="8" slack="1"/>
<pin id="101" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="min_1 (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="min_1_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="1"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="8" slack="1"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="min_1/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="exitcond1_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="4" slack="0"/>
<pin id="113" dir="0" index="1" bw="4" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="i_V_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="tmp_cast_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="tmp_s_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="6" slack="0"/>
<pin id="129" dir="0" index="1" bw="4" slack="0"/>
<pin id="130" dir="0" index="2" bw="1" slack="0"/>
<pin id="131" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="tmp_1_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="6" slack="0"/>
<pin id="137" dir="0" index="1" bw="4" slack="0"/>
<pin id="138" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="exitcond_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="2" slack="0"/>
<pin id="143" dir="0" index="1" bw="2" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="j_V_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="2" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_7_cast_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="2" slack="0"/>
<pin id="155" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_2_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="6" slack="1"/>
<pin id="159" dir="0" index="1" bw="2" slack="0"/>
<pin id="160" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_12_cast_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="6" slack="0"/>
<pin id="164" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_cast/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="min_1_cast_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="min_1_cast/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_6_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="1"/>
<pin id="174" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="agg_result_V_0_agg_result_V_s_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="4" slack="1"/>
<pin id="180" dir="0" index="2" bw="4" slack="1"/>
<pin id="181" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_V_0_agg_result_V_s/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="min_2_min_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="0" index="2" bw="32" slack="1"/>
<pin id="189" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_2_min/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_8_cast_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="6" slack="0"/>
<pin id="195" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="sum_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="1"/>
<pin id="199" dir="0" index="1" bw="6" slack="0"/>
<pin id="200" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/4 "/>
</bind>
</comp>

<comp id="206" class="1005" name="i_V_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="0"/>
<pin id="208" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="211" class="1005" name="tmp_1_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="6" slack="1"/>
<pin id="213" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="219" class="1005" name="j_V_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="2" slack="0"/>
<pin id="221" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="224" class="1005" name="knn_set_V_addr_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="1"/>
<pin id="226" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="knn_set_V_addr "/>
</bind>
</comp>

<comp id="229" class="1005" name="agg_result_V_0_agg_result_V_s_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="1"/>
<pin id="231" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_0_agg_result_V_s "/>
</bind>
</comp>

<comp id="234" class="1005" name="min_2_min_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min_2_min "/>
</bind>
</comp>

<comp id="239" class="1005" name="sum_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="1"/>
<pin id="241" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="34" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="40" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="62"><net_src comp="52" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="56" pin="4"/><net_sink comp="52" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="64" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="68" pin="4"/><net_sink comp="64" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="86"><net_src comp="76" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="80" pin="4"/><net_sink comp="76" pin=0"/></net>

<net id="91"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="110"><net_src comp="103" pin="4"/><net_sink comp="99" pin=0"/></net>

<net id="115"><net_src comp="68" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="68" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="126"><net_src comp="68" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="22" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="68" pin="4"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="123" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="92" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="92" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="32" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="92" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="153" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="165"><net_src comp="157" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="170"><net_src comp="103" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="76" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="182"><net_src comp="171" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="64" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="52" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="190"><net_src comp="171" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="167" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="76" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="196"><net_src comp="47" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="99" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="193" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="117" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="214"><net_src comp="135" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="222"><net_src comp="147" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="227"><net_src comp="40" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="232"><net_src comp="177" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="237"><net_src comp="185" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="242"><net_src comp="197" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="103" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: digitrec_knn_vote : knn_set_V | {3 4 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		i_V : 1
		stg_12 : 2
		tmp_cast : 1
		tmp_s : 1
		tmp_1 : 2
		stg_19 : 1
	State 3
		exitcond : 1
		j_V : 1
		stg_25 : 2
		tmp_7_cast : 1
		tmp_2 : 2
		tmp_12_cast : 3
		knn_set_V_addr : 4
		knn_set_V_load : 5
		min_1_cast : 1
		tmp_6 : 2
		agg_result_V_0_agg_result_V_s : 3
		min_2_min : 3
	State 4
		tmp_8_cast : 1
		sum : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|
| Operation|            Functional Unit           |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|
|  select  | agg_result_V_0_agg_result_V_s_fu_177 |    0    |    4    |
|          |           min_2_min_fu_185           |    0    |    32   |
|----------|--------------------------------------|---------|---------|
|          |              i_V_fu_117              |    0    |    4    |
|    add   |              j_V_fu_147              |    0    |    2    |
|          |             tmp_2_fu_157             |    0    |    6    |
|          |              sum_fu_197              |    0    |    8    |
|----------|--------------------------------------|---------|---------|
|          |           exitcond1_fu_111           |    0    |    2    |
|   icmp   |            exitcond_fu_141           |    0    |    1    |
|          |             tmp_6_fu_171             |    0    |    11   |
|----------|--------------------------------------|---------|---------|
|    sub   |             tmp_1_fu_135             |    0    |    6    |
|----------|--------------------------------------|---------|---------|
|          |            tmp_cast_fu_123           |    0    |    0    |
|   zext   |           tmp_7_cast_fu_153          |    0    |    0    |
|          |           min_1_cast_fu_167          |    0    |    0    |
|          |           tmp_8_cast_fu_193          |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|bitconcatenate|             tmp_s_fu_127             |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   sext   |          tmp_12_cast_fu_162          |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   Total  |                                      |    0    |    76   |
|----------|--------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|agg_result_V_0_agg_result_V_s_reg_229|    4   |
|        agg_result_V_s_reg_52        |    4   |
|             i_V_reg_206             |    4   |
|            i_val_V_reg_64           |    4   |
|             j_V_reg_219             |    2   |
|        knn_set_V_addr_reg_224       |    5   |
|             min_1_reg_99            |    8   |
|          min_2_min_reg_234          |   32   |
|              min_reg_76             |   32   |
|              p_1_reg_88             |    2   |
|             sum_reg_239             |    8   |
|            tmp_1_reg_211            |    6   |
+-------------------------------------+--------+
|                Total                |   111  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_47   |  p0  |   2  |   5  |   10   ||    5    |
| agg_result_V_s_reg_52 |  p0  |   2  |   4  |    8   ||    4    |
|     i_val_V_reg_64    |  p0  |   2  |   4  |    8   ||    4    |
|       min_reg_76      |  p0  |   2  |  32  |   64   ||    32   |
|      min_1_reg_99     |  p0  |   2  |   8  |   16   ||    8    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   106  ||  7.855  ||    53   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   76   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   53   |
|  Register |    -   |   111  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   111  |   129  |
+-----------+--------+--------+--------+
