{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1499041463484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499041463484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 03 08:24:23 2017 " "Processing started: Mon Jul 03 08:24:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499041463484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1499041463484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pro_nios -c pro_nios " "Command: quartus_map --read_settings_files=on --write_settings_files=off pro_nios -c pro_nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1499041463494 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1499041464044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_freq_top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file digital_freq_top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Digital_Freq_top_tb " "Found entity 1: Digital_Freq_top_tb" {  } { { "Digital_Freq_top_tb.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Digital_Freq_top_tb.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041464154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pro_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file pro_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios " "Found entity 1: Nios" {  } { { "pro_nios.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/pro_nios.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041464154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu/synthesis/cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041464164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "cpu/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041464164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "cpu/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041464164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_irq_mapper " "Found entity 1: cpu_irq_mapper" {  } { { "cpu/synthesis/submodules/cpu_irq_mapper.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041464164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0 " "Found entity 1: cpu_mm_interconnect_0" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041464184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "cpu/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041464194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "cpu/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041464204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041464204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464204 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041464204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: cpu_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041464214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: cpu_mm_interconnect_0_rsp_xbar_mux" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041464214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: cpu_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041464214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: cpu_mm_interconnect_0_rsp_xbar_demux" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041464224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: cpu_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041464224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: cpu_mm_interconnect_0_cmd_xbar_mux" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041464224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: cpu_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041464234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: cpu_mm_interconnect_0_cmd_xbar_demux" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041464234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464244 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464244 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464244 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464244 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464244 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464244 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041464244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "cpu/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041464244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "cpu/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464254 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "cpu/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041464254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "cpu/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041464254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041464264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_002.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1499041464264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_002.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1499041464264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: cpu_mm_interconnect_0_id_router_002_default_decode" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_002.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464264 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_id_router_002 " "Found entity 2: cpu_mm_interconnect_0_id_router_002" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_002.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041464264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_id_router_001.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_001.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1499041464264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_id_router_001.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_001.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1499041464264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_id_router_001_default_decode " "Found entity 1: cpu_mm_interconnect_0_id_router_001_default_decode" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_001.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464264 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_id_router_001 " "Found entity 2: cpu_mm_interconnect_0_id_router_001" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_001.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041464264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1499041464264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1499041464264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_id_router_default_decode " "Found entity 1: cpu_mm_interconnect_0_id_router_default_decode" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464264 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_id_router " "Found entity 2: cpu_mm_interconnect_0_id_router" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041464264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router_001.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1499041464274 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router_001.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1499041464274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: cpu_mm_interconnect_0_addr_router_001_default_decode" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router_001.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464274 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_addr_router_001 " "Found entity 2: cpu_mm_interconnect_0_addr_router_001" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router_001.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041464274 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1499041464274 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1499041464274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_addr_router_default_decode " "Found entity 1: cpu_mm_interconnect_0_addr_router_default_decode" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464274 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_addr_router " "Found entity 2: cpu_mm_interconnect_0_addr_router" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041464274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "cpu/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041464284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "cpu/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041464284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "cpu/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041464284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "cpu/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041464294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_freq_a.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_freq_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_Freq_a " "Found entity 1: cpu_Freq_a" {  } { { "cpu/synthesis/submodules/cpu_Freq_a.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_Freq_a.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041464294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file cpu/synthesis/submodules/cpu_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_uart_tx " "Found entity 1: cpu_uart_tx" {  } { { "cpu/synthesis/submodules/cpu_uart.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464304 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_uart_rx_stimulus_source " "Found entity 2: cpu_uart_rx_stimulus_source" {  } { { "cpu/synthesis/submodules/cpu_uart.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_uart.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464304 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_uart_rx " "Found entity 3: cpu_uart_rx" {  } { { "cpu/synthesis/submodules/cpu_uart.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_uart.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464304 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_uart_regs " "Found entity 4: cpu_uart_regs" {  } { { "cpu/synthesis/submodules/cpu_uart.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_uart.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464304 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_uart " "Found entity 5: cpu_uart" {  } { { "cpu/synthesis/submodules/cpu_uart.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_uart.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041464304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file cpu/synthesis/submodules/cpu_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_uart_0_sim_scfifo_w " "Found entity 1: cpu_jtag_uart_0_sim_scfifo_w" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464314 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_jtag_uart_0_scfifo_w " "Found entity 2: cpu_jtag_uart_0_scfifo_w" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464314 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_jtag_uart_0_sim_scfifo_r " "Found entity 3: cpu_jtag_uart_0_sim_scfifo_r" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464314 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_jtag_uart_0_scfifo_r " "Found entity 4: cpu_jtag_uart_0_scfifo_r" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464314 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_jtag_uart_0 " "Found entity 5: cpu_jtag_uart_0" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041464314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_sysid0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_sysid0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_sysid0 " "Found entity 1: cpu_sysid0" {  } { { "cpu/synthesis/submodules/cpu_sysid0.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_sysid0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041464314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_sdram_input_efifo_module " "Found entity 1: cpu_sdram_input_efifo_module" {  } { { "cpu/synthesis/submodules/cpu_sdram.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464314 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_sdram " "Found entity 2: cpu_sdram" {  } { { "cpu/synthesis/submodules/cpu_sdram.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041464314 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu_sdram_test_component.v(234) " "Verilog HDL warning at cpu_sdram_test_component.v(234): extended using \"x\" or \"z\"" {  } { { "cpu/synthesis/submodules/cpu_sdram_test_component.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_sdram_test_component.v" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499041464324 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu_sdram_test_component.v(235) " "Verilog HDL warning at cpu_sdram_test_component.v(235): extended using \"x\" or \"z\"" {  } { { "cpu/synthesis/submodules/cpu_sdram_test_component.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_sdram_test_component.v" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499041464324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_sdram_test_component_ram_module " "Found entity 1: cpu_sdram_test_component_ram_module" {  } { { "cpu/synthesis/submodules/cpu_sdram_test_component.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464324 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_sdram_test_component " "Found entity 2: cpu_sdram_test_component" {  } { { "cpu/synthesis/submodules/cpu_sdram_test_component.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_sdram_test_component.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041464324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_timer_10ms.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_timer_10ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_timer_10ms " "Found entity 1: cpu_timer_10ms" {  } { { "cpu/synthesis/submodules/cpu_timer_10ms.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_timer_10ms.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041464324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041464324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file cpu/synthesis/submodules/cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu_ic_data_module " "Found entity 1: cpu_cpu_ic_data_module" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041465624 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_cpu_ic_tag_module " "Found entity 2: cpu_cpu_ic_tag_module" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041465624 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_cpu_bht_module " "Found entity 3: cpu_cpu_bht_module" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041465624 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_cpu_register_bank_a_module " "Found entity 4: cpu_cpu_register_bank_a_module" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041465624 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_cpu_register_bank_b_module " "Found entity 5: cpu_cpu_register_bank_b_module" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041465624 ""} { "Info" "ISGN_ENTITY_NAME" "6 cpu_cpu_dc_tag_module " "Found entity 6: cpu_cpu_dc_tag_module" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041465624 ""} { "Info" "ISGN_ENTITY_NAME" "7 cpu_cpu_dc_data_module " "Found entity 7: cpu_cpu_dc_data_module" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041465624 ""} { "Info" "ISGN_ENTITY_NAME" "8 cpu_cpu_dc_victim_module " "Found entity 8: cpu_cpu_dc_victim_module" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041465624 ""} { "Info" "ISGN_ENTITY_NAME" "9 cpu_cpu_nios2_oci_debug " "Found entity 9: cpu_cpu_nios2_oci_debug" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041465624 ""} { "Info" "ISGN_ENTITY_NAME" "10 cpu_cpu_ociram_sp_ram_module " "Found entity 10: cpu_cpu_ociram_sp_ram_module" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 691 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041465624 ""} { "Info" "ISGN_ENTITY_NAME" "11 cpu_cpu_nios2_ocimem " "Found entity 11: cpu_cpu_nios2_ocimem" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041465624 ""} { "Info" "ISGN_ENTITY_NAME" "12 cpu_cpu_nios2_avalon_reg " "Found entity 12: cpu_cpu_nios2_avalon_reg" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 935 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041465624 ""} { "Info" "ISGN_ENTITY_NAME" "13 cpu_cpu_nios2_oci_break " "Found entity 13: cpu_cpu_nios2_oci_break" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 1027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041465624 ""} { "Info" "ISGN_ENTITY_NAME" "14 cpu_cpu_nios2_oci_xbrk " "Found entity 14: cpu_cpu_nios2_oci_xbrk" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 1321 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041465624 ""} { "Info" "ISGN_ENTITY_NAME" "15 cpu_cpu_nios2_oci_dbrk " "Found entity 15: cpu_cpu_nios2_oci_dbrk" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 1581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041465624 ""} { "Info" "ISGN_ENTITY_NAME" "16 cpu_cpu_nios2_oci_itrace " "Found entity 16: cpu_cpu_nios2_oci_itrace" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 1769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041465624 ""} { "Info" "ISGN_ENTITY_NAME" "17 cpu_cpu_nios2_oci_td_mode " "Found entity 17: cpu_cpu_nios2_oci_td_mode" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 2152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041465624 ""} { "Info" "ISGN_ENTITY_NAME" "18 cpu_cpu_nios2_oci_dtrace " "Found entity 18: cpu_cpu_nios2_oci_dtrace" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 2219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041465624 ""} { "Info" "ISGN_ENTITY_NAME" "19 cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 19: cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 2313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041465624 ""} { "Info" "ISGN_ENTITY_NAME" "20 cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 20: cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 2384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041465624 ""} { "Info" "ISGN_ENTITY_NAME" "21 cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 21: cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041465624 ""} { "Info" "ISGN_ENTITY_NAME" "22 cpu_cpu_nios2_oci_fifo " "Found entity 22: cpu_cpu_nios2_oci_fifo" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 2472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041465624 ""} { "Info" "ISGN_ENTITY_NAME" "23 cpu_cpu_nios2_oci_pib " "Found entity 23: cpu_cpu_nios2_oci_pib" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 2973 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041465624 ""} { "Info" "ISGN_ENTITY_NAME" "24 cpu_cpu_nios2_oci_im " "Found entity 24: cpu_cpu_nios2_oci_im" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 3041 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041465624 ""} { "Info" "ISGN_ENTITY_NAME" "25 cpu_cpu_nios2_performance_monitors " "Found entity 25: cpu_cpu_nios2_performance_monitors" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 3157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041465624 ""} { "Info" "ISGN_ENTITY_NAME" "26 cpu_cpu_nios2_oci " "Found entity 26: cpu_cpu_nios2_oci" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 3173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041465624 ""} { "Info" "ISGN_ENTITY_NAME" "27 cpu_cpu " "Found entity 27: cpu_cpu" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 3746 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041465624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041465624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu_jtag_debug_module_sysclk " "Found entity 1: cpu_cpu_jtag_debug_module_sysclk" {  } { { "cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_sysclk.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041465624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041465624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu_jtag_debug_module_tck " "Found entity 1: cpu_cpu_jtag_debug_module_tck" {  } { { "cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_tck.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041465634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041465634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu_jtag_debug_module_wrapper " "Found entity 1: cpu_cpu_jtag_debug_module_wrapper" {  } { { "cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041465634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041465634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu_mult_cell " "Found entity 1: cpu_cpu_mult_cell" {  } { { "cpu/synthesis/submodules/cpu_cpu_mult_cell.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041465634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041465634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu_oci_test_bench " "Found entity 1: cpu_cpu_oci_test_bench" {  } { { "cpu/synthesis/submodules/cpu_cpu_oci_test_bench.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041465634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041465634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu_test_bench " "Found entity 1: cpu_cpu_test_bench" {  } { { "cpu/synthesis/submodules/cpu_cpu_test_bench.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041465644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041465644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_100m.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_100m.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_100M " "Found entity 1: pll_100M" {  } { { "pll_100M.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/pll_100M.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041465644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041465644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_100m/pll_100m_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_100m/pll_100m_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_100M_0002 " "Found entity 1: pll_100M_0002" {  } { { "pll_100M/pll_100M_0002.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/pll_100M/pll_100M_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041465644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041465644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_freq_top.v 1 1 " "Found 1 design units, including 1 entities, in source file digital_freq_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Digital_Freq_top " "Found entity 1: Digital_Freq_top" {  } { { "Digital_Freq_top.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Digital_Freq_top.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041465644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041465644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duty_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file duty_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Duty_Cycle " "Found entity 1: Duty_Cycle" {  } { { "Duty_Cycle.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Duty_Cycle.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041465654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041465654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_check.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 Freq_check " "Found entity 1: Freq_check" {  } { { "Freq_check.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Freq_check.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041465654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041465654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_period_check.v 1 1 " "Found 1 design units, including 1 entities, in source file time_period_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 Time_period_check " "Found entity 1: Time_period_check" {  } { { "Time_period_check.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Time_period_check.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041465654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041465654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_200m.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_200m.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_200M " "Found entity 1: pll_200M" {  } { { "pll_200M.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/pll_200M.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041465664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041465664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_200m/pll_200m_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_200m/pll_200m_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_200M_0002 " "Found entity 1: pll_200M_0002" {  } { { "pll_200M/pll_200M_0002.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/pll_200M/pll_200M_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041465664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041465664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "locked Digital_Freq_top.v(62) " "Verilog HDL Implicit Net warning at Digital_Freq_top.v(62): created implicit net for \"locked\"" {  } { { "Digital_Freq_top.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Digital_Freq_top.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499041465664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "One_Signal_in Digital_Freq_top.v(72) " "Verilog HDL Implicit Net warning at Digital_Freq_top.v(72): created implicit net for \"One_Signal_in\"" {  } { { "Digital_Freq_top.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Digital_Freq_top.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499041465664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Two_Signal_in Digital_Freq_top.v(73) " "Verilog HDL Implicit Net warning at Digital_Freq_top.v(73): created implicit net for \"Two_Signal_in\"" {  } { { "Digital_Freq_top.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Digital_Freq_top.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499041465664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "One_TestSignal_num Digital_Freq_top.v(75) " "Verilog HDL Implicit Net warning at Digital_Freq_top.v(75): created implicit net for \"One_TestSignal_num\"" {  } { { "Digital_Freq_top.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Digital_Freq_top.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499041465664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Two_TestSignal_num Digital_Freq_top.v(76) " "Verilog HDL Implicit Net warning at Digital_Freq_top.v(76): created implicit net for \"Two_TestSignal_num\"" {  } { { "Digital_Freq_top.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Digital_Freq_top.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499041465664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "StandSignal_num Digital_Freq_top.v(77) " "Verilog HDL Implicit Net warning at Digital_Freq_top.v(77): created implicit net for \"StandSignal_num\"" {  } { { "Digital_Freq_top.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Digital_Freq_top.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499041465664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Time_interval Digital_Freq_top.v(88) " "Verilog HDL Implicit Net warning at Digital_Freq_top.v(88): created implicit net for \"Time_interval\"" {  } { { "Digital_Freq_top.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Digital_Freq_top.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499041465664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Single_Time_interval_a Digital_Freq_top.v(100) " "Verilog HDL Implicit Net warning at Digital_Freq_top.v(100): created implicit net for \"Single_Time_interval_a\"" {  } { { "Digital_Freq_top.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Digital_Freq_top.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499041465664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Whole_Time_interval_a Digital_Freq_top.v(101) " "Verilog HDL Implicit Net warning at Digital_Freq_top.v(101): created implicit net for \"Whole_Time_interval_a\"" {  } { { "Digital_Freq_top.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Digital_Freq_top.v" 101 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499041465664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Single_Time_interval_b Digital_Freq_top.v(102) " "Verilog HDL Implicit Net warning at Digital_Freq_top.v(102): created implicit net for \"Single_Time_interval_b\"" {  } { { "Digital_Freq_top.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Digital_Freq_top.v" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499041465664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Whole_Time_interval_b Digital_Freq_top.v(103) " "Verilog HDL Implicit Net warning at Digital_Freq_top.v(103): created implicit net for \"Whole_Time_interval_b\"" {  } { { "Digital_Freq_top.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Digital_Freq_top.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499041465664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "One_Rising_edge Duty_Cycle.v(53) " "Verilog HDL Implicit Net warning at Duty_Cycle.v(53): created implicit net for \"One_Rising_edge\"" {  } { { "Duty_Cycle.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Duty_Cycle.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499041465664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "One_falling_edge Duty_Cycle.v(54) " "Verilog HDL Implicit Net warning at Duty_Cycle.v(54): created implicit net for \"One_falling_edge\"" {  } { { "Duty_Cycle.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Duty_Cycle.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499041465664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Two_Rising_edge Duty_Cycle.v(71) " "Verilog HDL Implicit Net warning at Duty_Cycle.v(71): created implicit net for \"Two_Rising_edge\"" {  } { { "Duty_Cycle.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Duty_Cycle.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499041465664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Two_falling_edge Duty_Cycle.v(72) " "Verilog HDL Implicit Net warning at Duty_Cycle.v(72): created implicit net for \"Two_falling_edge\"" {  } { { "Duty_Cycle.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Duty_Cycle.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499041465664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nedege_a Freq_check.v(98) " "Verilog HDL Implicit Net warning at Freq_check.v(98): created implicit net for \"nedege_a\"" {  } { { "Freq_check.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Freq_check.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499041465664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nedege_b Freq_check.v(132) " "Verilog HDL Implicit Net warning at Freq_check.v(132): created implicit net for \"nedege_b\"" {  } { { "Freq_check.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Freq_check.v" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499041465664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "One_Rising_edge Time_period_check.v(51) " "Verilog HDL Implicit Net warning at Time_period_check.v(51): created implicit net for \"One_Rising_edge\"" {  } { { "Time_period_check.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Time_period_check.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499041465664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "One_falling_edge Time_period_check.v(52) " "Verilog HDL Implicit Net warning at Time_period_check.v(52): created implicit net for \"One_falling_edge\"" {  } { { "Time_period_check.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Time_period_check.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499041465664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Two_Rising_edge Time_period_check.v(69) " "Verilog HDL Implicit Net warning at Time_period_check.v(69): created implicit net for \"Two_Rising_edge\"" {  } { { "Time_period_check.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Time_period_check.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499041465664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Two_falling_edge Time_period_check.v(70) " "Verilog HDL Implicit Net warning at Time_period_check.v(70): created implicit net for \"Two_falling_edge\"" {  } { { "Time_period_check.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Time_period_check.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499041465664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Rising_edge Time_period_check.v(105) " "Verilog HDL Implicit Net warning at Time_period_check.v(105): created implicit net for \"Rising_edge\"" {  } { { "Time_period_check.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Time_period_check.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499041465664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Falling_edge Time_period_check.v(106) " "Verilog HDL Implicit Net warning at Time_period_check.v(106): created implicit net for \"Falling_edge\"" {  } { { "Time_period_check.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Time_period_check.v" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499041465664 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_cpu.v(2120) " "Verilog HDL or VHDL warning at cpu_cpu.v(2120): conditional expression evaluates to a constant" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 2120 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1499041465714 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_cpu.v(2122) " "Verilog HDL or VHDL warning at cpu_cpu.v(2122): conditional expression evaluates to a constant" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 2122 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1499041465714 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_cpu.v(2278) " "Verilog HDL or VHDL warning at cpu_cpu.v(2278): conditional expression evaluates to a constant" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 2278 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1499041465724 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_cpu.v(3102) " "Verilog HDL or VHDL warning at cpu_cpu.v(3102): conditional expression evaluates to a constant" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_cpu.v" 3102 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1499041465724 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_sdram.v(316) " "Verilog HDL or VHDL warning at cpu_sdram.v(316): conditional expression evaluates to a constant" {  } { { "cpu/synthesis/submodules/cpu_sdram.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1499041465744 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_sdram.v(326) " "Verilog HDL or VHDL warning at cpu_sdram.v(326): conditional expression evaluates to a constant" {  } { { "cpu/synthesis/submodules/cpu_sdram.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1499041465744 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_sdram.v(336) " "Verilog HDL or VHDL warning at cpu_sdram.v(336): conditional expression evaluates to a constant" {  } { { "cpu/synthesis/submodules/cpu_sdram.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1499041465744 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_sdram.v(680) " "Verilog HDL or VHDL warning at cpu_sdram.v(680): conditional expression evaluates to a constant" {  } { { "cpu/synthesis/submodules/cpu_sdram.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/cpu/synthesis/submodules/cpu_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1499041465744 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Digital_Freq_top " "Elaborating entity \"Digital_Freq_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1499041465994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_200M pll_200M:pll_200m_inst " "Elaborating entity \"pll_200M\" for hierarchy \"pll_200M:pll_200m_inst\"" {  } { { "Digital_Freq_top.v" "pll_200m_inst" { Text "E:/Electronic_Exam/1.5/FPGA/Digital_Freq_top.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_200M_0002 pll_200M:pll_200m_inst\|pll_200M_0002:pll_200m_inst " "Elaborating entity \"pll_200M_0002\" for hierarchy \"pll_200M:pll_200m_inst\|pll_200M_0002:pll_200m_inst\"" {  } { { "pll_200M.v" "pll_200m_inst" { Text "E:/Electronic_Exam/1.5/FPGA/pll_200M.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_200M:pll_200m_inst\|pll_200M_0002:pll_200m_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_200M:pll_200m_inst\|pll_200M_0002:pll_200m_inst\|altera_pll:altera_pll_i\"" {  } { { "pll_200M/pll_200M_0002.v" "altera_pll_i" { Text "E:/Electronic_Exam/1.5/FPGA/pll_200M/pll_200M_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cntsel_temp altera_pll.v(398) " "Verilog HDL or VHDL warning at altera_pll.v(398): object \"cntsel_temp\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 398 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1499041466064 "|Digital_Freq_top|pll_200M:pll_200m_inst|pll_200M_0002:pll_200m_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd altera_pll.v(400) " "Verilog HDL or VHDL warning at altera_pll.v(400): object \"gnd\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 400 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1499041466064 "|Digital_Freq_top|pll_200M:pll_200m_inst|pll_200M_0002:pll_200m_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(295) " "Output port \"lvds_clk\" at altera_pll.v(295) has no driver" {  } { { "altera_pll.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 295 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499041466064 "|Digital_Freq_top|pll_200M:pll_200m_inst|pll_200M_0002:pll_200m_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(296) " "Output port \"loaden\" at altera_pll.v(296) has no driver" {  } { { "altera_pll.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 296 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499041466064 "|Digital_Freq_top|pll_200M:pll_200m_inst|pll_200M_0002:pll_200m_inst|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1499041466064 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_200M:pll_200m_inst\|pll_200M_0002:pll_200m_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_200M:pll_200m_inst\|pll_200M_0002:pll_200m_inst\|altera_pll:altera_pll_i\"" {  } { { "pll_200M/pll_200M_0002.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/pll_200M/pll_200M_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_200M:pll_200m_inst\|pll_200M_0002:pll_200m_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_200M:pll_200m_inst\|pll_200M_0002:pll_200m_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 200.000000 MHz " "Parameter \"output_clock_frequency0\" = \"200.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466064 ""}  } { { "pll_200M/pll_200M_0002.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/pll_200M/pll_200M_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499041466064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Freq_check Freq_check:Freq_check_module " "Elaborating entity \"Freq_check\" for hierarchy \"Freq_check:Freq_check_module\"" {  } { { "Digital_Freq_top.v" "Freq_check_module" { Text "E:/Electronic_Exam/1.5/FPGA/Digital_Freq_top.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Time_period_check Time_period_check:Time_period_check_module " "Elaborating entity \"Time_period_check\" for hierarchy \"Time_period_check:Time_period_check_module\"" {  } { { "Digital_Freq_top.v" "Time_period_check_module" { Text "E:/Electronic_Exam/1.5/FPGA/Digital_Freq_top.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466084 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "One_Rising_edge Time_period_check.v(51) " "Verilog HDL or VHDL warning at Time_period_check.v(51): object \"One_Rising_edge\" assigned a value but never read" {  } { { "Time_period_check.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Time_period_check.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1499041466084 "|Digital_Freq_top|Time_period_check:Time_period_check_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "One_falling_edge Time_period_check.v(52) " "Verilog HDL or VHDL warning at Time_period_check.v(52): object \"One_falling_edge\" assigned a value but never read" {  } { { "Time_period_check.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Time_period_check.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1499041466084 "|Digital_Freq_top|Time_period_check:Time_period_check_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Two_Rising_edge Time_period_check.v(69) " "Verilog HDL or VHDL warning at Time_period_check.v(69): object \"Two_Rising_edge\" assigned a value but never read" {  } { { "Time_period_check.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Time_period_check.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1499041466084 "|Digital_Freq_top|Time_period_check:Time_period_check_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Two_falling_edge Time_period_check.v(70) " "Verilog HDL or VHDL warning at Time_period_check.v(70): object \"Two_falling_edge\" assigned a value but never read" {  } { { "Time_period_check.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Time_period_check.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1499041466084 "|Digital_Freq_top|Time_period_check:Time_period_check_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Time_period_check.v(81) " "Verilog HDL assignment warning at Time_period_check.v(81): truncated value with size 32 to match size of target (1)" {  } { { "Time_period_check.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Time_period_check.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499041466084 "|Digital_Freq_top|Time_period_check:Time_period_check_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Time_period_check.v(82) " "Verilog HDL assignment warning at Time_period_check.v(82): truncated value with size 32 to match size of target (1)" {  } { { "Time_period_check.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Time_period_check.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499041466084 "|Digital_Freq_top|Time_period_check:Time_period_check_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Duty_Cycle Duty_Cycle:Duty_Cycle_module " "Elaborating entity \"Duty_Cycle\" for hierarchy \"Duty_Cycle:Duty_Cycle_module\"" {  } { { "Digital_Freq_top.v" "Duty_Cycle_module" { Text "E:/Electronic_Exam/1.5/FPGA/Digital_Freq_top.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499041466084 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Duty_Cycle.v(118) " "Verilog HDL assignment warning at Duty_Cycle.v(118): truncated value with size 32 to match size of target (10)" {  } { { "Duty_Cycle.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Duty_Cycle.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499041466094 "|Digital_Freq_top|Duty_Cycle:Duty_Cycle_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Duty_Cycle.v(175) " "Verilog HDL assignment warning at Duty_Cycle.v(175): truncated value with size 32 to match size of target (10)" {  } { { "Duty_Cycle.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Duty_Cycle.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499041466094 "|Digital_Freq_top|Duty_Cycle:Duty_Cycle_module"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "One_Signal_in " "Net \"One_Signal_in\" is missing source, defaulting to GND" {  } { { "Digital_Freq_top.v" "One_Signal_in" { Text "E:/Electronic_Exam/1.5/FPGA/Digital_Freq_top.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499041466204 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Two_Signal_in " "Net \"Two_Signal_in\" is missing source, defaulting to GND" {  } { { "Digital_Freq_top.v" "Two_Signal_in" { Text "E:/Electronic_Exam/1.5/FPGA/Digital_Freq_top.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499041466204 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499041466204 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "One_Signal_in " "Net \"One_Signal_in\" is missing source, defaulting to GND" {  } { { "Digital_Freq_top.v" "One_Signal_in" { Text "E:/Electronic_Exam/1.5/FPGA/Digital_Freq_top.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499041466204 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Two_Signal_in " "Net \"Two_Signal_in\" is missing source, defaulting to GND" {  } { { "Digital_Freq_top.v" "Two_Signal_in" { Text "E:/Electronic_Exam/1.5/FPGA/Digital_Freq_top.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499041466204 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499041466204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8484.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8484.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8484 " "Found entity 1: altsyncram_8484" {  } { { "db/altsyncram_8484.tdf" "" { Text "E:/Electronic_Exam/1.5/FPGA/db/altsyncram_8484.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041467724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041467724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dlc " "Found entity 1: mux_dlc" {  } { { "db/mux_dlc.tdf" "" { Text "E:/Electronic_Exam/1.5/FPGA/db/mux_dlc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041467924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041467924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "E:/Electronic_Exam/1.5/FPGA/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041468054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041468054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_22j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_22j " "Found entity 1: cntr_22j" {  } { { "db/cntr_22j.tdf" "" { Text "E:/Electronic_Exam/1.5/FPGA/db/cntr_22j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041468234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041468234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_19i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_19i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_19i " "Found entity 1: cntr_19i" {  } { { "db/cntr_19i.tdf" "" { Text "E:/Electronic_Exam/1.5/FPGA/db/cntr_19i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041468404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041468404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "E:/Electronic_Exam/1.5/FPGA/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041468514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041468514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "E:/Electronic_Exam/1.5/FPGA/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041468644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041468644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "E:/Electronic_Exam/1.5/FPGA/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499041468754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499041468754 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499041468874 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_200M:pll_200m_inst\|pll_200M_0002:pll_200m_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " "Synthesized away node \"pll_200M:pll_200m_inst\|pll_200M_0002:pll_200m_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\"" {  } { { "altera_pll.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 707 -1 0 } } { "pll_200M/pll_200M_0002.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/pll_200M/pll_200M_0002.v" 85 0 0 } } { "pll_200M.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/pll_200M.v" 20 0 0 } } { "Digital_Freq_top.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Digital_Freq_top.v" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499041469724 "|Digital_Freq_top|pll_200M:pll_200m_inst|pll_200M_0002:pll_200m_inst|altera_pll:altera_pll_i|general[0].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1499041469724 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1499041469724 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1499041470764 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499041471104 "|Digital_Freq_top|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1499041471104 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499041471314 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo " "Ignored assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_sc_fifo -entity altera_avalon_sc_fifo -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_sc_fifo -entity altera_avalon_sc_fifo -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_avalon_sc_fifo -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_avalon_sc_fifo -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_sc_fifo -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_sc_fifo -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1499041471604 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_burst_adapter " "Ignored assignments for entity \"altera_merlin_burst_adapter\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_burst_adapter -entity altera_merlin_burst_adapter -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_burst_adapter -entity altera_merlin_burst_adapter -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_merlin_burst_adapter -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_merlin_burst_adapter -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_burst_adapter -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_burst_adapter -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1499041471604 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent " "Ignored assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_master_agent -entity altera_merlin_master_agent -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_agent -entity altera_merlin_master_agent -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_merlin_master_agent -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_merlin_master_agent -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_agent -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_agent -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1499041471604 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator " "Ignored assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_master_translator -entity altera_merlin_master_translator -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_translator -entity altera_merlin_master_translator -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_merlin_master_translator -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_merlin_master_translator -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_translator -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_translator -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1499041471604 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent " "Ignored assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_agent -entity altera_merlin_slave_agent -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_agent -entity altera_merlin_slave_agent -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_merlin_slave_agent -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_merlin_slave_agent -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_agent -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_agent -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1499041471604 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator " "Ignored assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_translator -entity altera_merlin_slave_translator -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_translator -entity altera_merlin_slave_translator -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_merlin_slave_translator -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_merlin_slave_translator -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_translator -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_translator -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1499041471604 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_traffic_limiter " "Ignored assignments for entity \"altera_merlin_traffic_limiter\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_traffic_limiter -entity altera_merlin_traffic_limiter -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_traffic_limiter -entity altera_merlin_traffic_limiter -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_merlin_traffic_limiter -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_merlin_traffic_limiter -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_traffic_limiter -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_traffic_limiter -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1499041471604 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_width_adapter " "Ignored assignments for entity \"altera_merlin_width_adapter\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_width_adapter -entity altera_merlin_width_adapter -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_width_adapter -entity altera_merlin_width_adapter -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_merlin_width_adapter -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_merlin_width_adapter -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_width_adapter -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_width_adapter -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1499041471604 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller " "Ignored assignments for entity \"altera_reset_controller\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_reset_controller -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_reset_controller -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_reset_controller -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_reset_controller -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1499041471604 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cpu " "Ignored assignments for entity \"cpu\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity cpu -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity cpu -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name SLD_INFO \"QSYS_NAME cpu HAS_SOPCINFO 1 GENERATION_ID 1498619909\" -entity cpu -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name SLD_INFO \"QSYS_NAME cpu HAS_SOPCINFO 1 GENERATION_ID 1498619909\" -entity cpu -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1499041471604 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cpu_Freq_a " "Ignored assignments for entity \"cpu_Freq_a\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity cpu_Freq_a -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity cpu_Freq_a -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_Freq_a -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_Freq_a -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_Freq_a -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_Freq_a -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1499041471604 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cpu_cpu " "Ignored assignments for entity \"cpu_cpu\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_nios2_qsys -entity cpu_cpu -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_nios2_qsys -entity cpu_cpu -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_cpu -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_cpu -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_cpu -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_cpu -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1499041471604 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cpu_irq_mapper " "Ignored assignments for entity \"cpu_irq_mapper\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity cpu_irq_mapper -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity cpu_irq_mapper -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_irq_mapper -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_irq_mapper -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_irq_mapper -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_irq_mapper -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1499041471604 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cpu_jtag_uart_0 " "Ignored assignments for entity \"cpu_jtag_uart_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity cpu_jtag_uart_0 -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity cpu_jtag_uart_0 -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_jtag_uart_0 -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_jtag_uart_0 -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_jtag_uart_0 -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_jtag_uart_0 -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1499041471604 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cpu_mm_interconnect_0 " "Ignored assignments for entity \"cpu_mm_interconnect_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_interconnect_wrapper -entity cpu_mm_interconnect_0 -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_interconnect_wrapper -entity cpu_mm_interconnect_0 -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_mm_interconnect_0 -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_mm_interconnect_0 -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_mm_interconnect_0 -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_mm_interconnect_0 -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1499041471604 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cpu_mm_interconnect_0_addr_router " "Ignored assignments for entity \"cpu_mm_interconnect_0_addr_router\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity cpu_mm_interconnect_0_addr_router -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity cpu_mm_interconnect_0_addr_router -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_mm_interconnect_0_addr_router -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_mm_interconnect_0_addr_router -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_mm_interconnect_0_addr_router -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_mm_interconnect_0_addr_router -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1499041471604 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cpu_mm_interconnect_0_addr_router_001 " "Ignored assignments for entity \"cpu_mm_interconnect_0_addr_router_001\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity cpu_mm_interconnect_0_addr_router_001 -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity cpu_mm_interconnect_0_addr_router_001 -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_mm_interconnect_0_addr_router_001 -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_mm_interconnect_0_addr_router_001 -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_mm_interconnect_0_addr_router_001 -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_mm_interconnect_0_addr_router_001 -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1499041471604 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cpu_mm_interconnect_0_cmd_xbar_demux " "Ignored assignments for entity \"cpu_mm_interconnect_0_cmd_xbar_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity cpu_mm_interconnect_0_cmd_xbar_demux -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity cpu_mm_interconnect_0_cmd_xbar_demux -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_mm_interconnect_0_cmd_xbar_demux -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_mm_interconnect_0_cmd_xbar_demux -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_mm_interconnect_0_cmd_xbar_demux -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_mm_interconnect_0_cmd_xbar_demux -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1499041471604 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cpu_mm_interconnect_0_cmd_xbar_demux_001 " "Ignored assignments for entity \"cpu_mm_interconnect_0_cmd_xbar_demux_001\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity cpu_mm_interconnect_0_cmd_xbar_demux_001 -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity cpu_mm_interconnect_0_cmd_xbar_demux_001 -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_mm_interconnect_0_cmd_xbar_demux_001 -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_mm_interconnect_0_cmd_xbar_demux_001 -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_mm_interconnect_0_cmd_xbar_demux_001 -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_mm_interconnect_0_cmd_xbar_demux_001 -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1499041471604 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cpu_mm_interconnect_0_cmd_xbar_mux " "Ignored assignments for entity \"cpu_mm_interconnect_0_cmd_xbar_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity cpu_mm_interconnect_0_cmd_xbar_mux -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity cpu_mm_interconnect_0_cmd_xbar_mux -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_mm_interconnect_0_cmd_xbar_mux -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_mm_interconnect_0_cmd_xbar_mux -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_mm_interconnect_0_cmd_xbar_mux -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_mm_interconnect_0_cmd_xbar_mux -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1499041471604 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cpu_mm_interconnect_0_cmd_xbar_mux_002 " "Ignored assignments for entity \"cpu_mm_interconnect_0_cmd_xbar_mux_002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity cpu_mm_interconnect_0_cmd_xbar_mux_002 -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity cpu_mm_interconnect_0_cmd_xbar_mux_002 -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_mm_interconnect_0_cmd_xbar_mux_002 -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_mm_interconnect_0_cmd_xbar_mux_002 -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_mm_interconnect_0_cmd_xbar_mux_002 -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_mm_interconnect_0_cmd_xbar_mux_002 -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1499041471604 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cpu_mm_interconnect_0_id_router " "Ignored assignments for entity \"cpu_mm_interconnect_0_id_router\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity cpu_mm_interconnect_0_id_router -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity cpu_mm_interconnect_0_id_router -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_mm_interconnect_0_id_router -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_mm_interconnect_0_id_router -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_mm_interconnect_0_id_router -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_mm_interconnect_0_id_router -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1499041471604 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cpu_mm_interconnect_0_id_router_001 " "Ignored assignments for entity \"cpu_mm_interconnect_0_id_router_001\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity cpu_mm_interconnect_0_id_router_001 -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity cpu_mm_interconnect_0_id_router_001 -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_mm_interconnect_0_id_router_001 -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_mm_interconnect_0_id_router_001 -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_mm_interconnect_0_id_router_001 -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_mm_interconnect_0_id_router_001 -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1499041471604 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cpu_mm_interconnect_0_id_router_002 " "Ignored assignments for entity \"cpu_mm_interconnect_0_id_router_002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity cpu_mm_interconnect_0_id_router_002 -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity cpu_mm_interconnect_0_id_router_002 -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_mm_interconnect_0_id_router_002 -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_mm_interconnect_0_id_router_002 -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_mm_interconnect_0_id_router_002 -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_mm_interconnect_0_id_router_002 -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1499041471604 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cpu_mm_interconnect_0_rsp_xbar_demux " "Ignored assignments for entity \"cpu_mm_interconnect_0_rsp_xbar_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity cpu_mm_interconnect_0_rsp_xbar_demux -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity cpu_mm_interconnect_0_rsp_xbar_demux -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_mm_interconnect_0_rsp_xbar_demux -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_mm_interconnect_0_rsp_xbar_demux -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_mm_interconnect_0_rsp_xbar_demux -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_mm_interconnect_0_rsp_xbar_demux -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1499041471604 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cpu_mm_interconnect_0_rsp_xbar_demux_002 " "Ignored assignments for entity \"cpu_mm_interconnect_0_rsp_xbar_demux_002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity cpu_mm_interconnect_0_rsp_xbar_demux_002 -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity cpu_mm_interconnect_0_rsp_xbar_demux_002 -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_mm_interconnect_0_rsp_xbar_demux_002 -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_mm_interconnect_0_rsp_xbar_demux_002 -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_mm_interconnect_0_rsp_xbar_demux_002 -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_mm_interconnect_0_rsp_xbar_demux_002 -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1499041471604 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cpu_mm_interconnect_0_rsp_xbar_mux " "Ignored assignments for entity \"cpu_mm_interconnect_0_rsp_xbar_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity cpu_mm_interconnect_0_rsp_xbar_mux -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity cpu_mm_interconnect_0_rsp_xbar_mux -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_mm_interconnect_0_rsp_xbar_mux -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_mm_interconnect_0_rsp_xbar_mux -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_mm_interconnect_0_rsp_xbar_mux -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_mm_interconnect_0_rsp_xbar_mux -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471604 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1499041471604 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cpu_mm_interconnect_0_rsp_xbar_mux_001 " "Ignored assignments for entity \"cpu_mm_interconnect_0_rsp_xbar_mux_001\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity cpu_mm_interconnect_0_rsp_xbar_mux_001 -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity cpu_mm_interconnect_0_rsp_xbar_mux_001 -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471614 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_mm_interconnect_0_rsp_xbar_mux_001 -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_mm_interconnect_0_rsp_xbar_mux_001 -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471614 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_mm_interconnect_0_rsp_xbar_mux_001 -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_mm_interconnect_0_rsp_xbar_mux_001 -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471614 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1499041471614 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cpu_sdram " "Ignored assignments for entity \"cpu_sdram\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_new_sdram_controller -entity cpu_sdram -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_new_sdram_controller -entity cpu_sdram -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471614 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_sdram -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_sdram -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471614 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_sdram -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_sdram -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471614 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1499041471614 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cpu_sysid0 " "Ignored assignments for entity \"cpu_sysid0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_sysid_qsys -entity cpu_sysid0 -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_sysid_qsys -entity cpu_sysid0 -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471614 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_sysid0 -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_sysid0 -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471614 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_sysid0 -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_sysid0 -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471614 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1499041471614 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cpu_timer_10ms " "Ignored assignments for entity \"cpu_timer_10ms\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_timer -entity cpu_timer_10ms -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_timer -entity cpu_timer_10ms -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471614 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_timer_10ms -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_timer_10ms -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471614 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_timer_10ms -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_timer_10ms -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471614 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1499041471614 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cpu_uart " "Ignored assignments for entity \"cpu_uart\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_uart -entity cpu_uart -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_uart -entity cpu_uart -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471614 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_uart -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_uart -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471614 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_uart -qip cpu/synthesis/cpu.qip -library cpu " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_uart -qip cpu/synthesis/cpu.qip -library cpu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471614 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1499041471614 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_100M " "Ignored assignments for entity \"pll_100M\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_100M -qip pll_100M.qip -library pll_100M " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_100M -qip pll_100M.qip -library pll_100M was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471614 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_100M -sip pll_100M.sip -library lib_pll_100M " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_100M -sip pll_100M.sip -library lib_pll_100M was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471614 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity pll_100M -qip pll_100M.qip -library pll_100M " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity pll_100M -qip pll_100M.qip -library pll_100M was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471614 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity pll_100M -sip pll_100M.sip -library lib_pll_100M " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity pll_100M -sip pll_100M.sip -library lib_pll_100M was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471614 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_100M -qip pll_100M.qip -library pll_100M " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_100M -qip pll_100M.qip -library pll_100M was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471614 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_100M -sip pll_100M.sip -library lib_pll_100M " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_100M -sip pll_100M.sip -library lib_pll_100M was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471614 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1499041471614 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_100M_0002 " "Ignored assignments for entity \"pll_100M_0002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_100M_0002 -qip pll_100M.qip -library pll_100M " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_100M_0002 -qip pll_100M.qip -library pll_100M was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471614 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity pll_100M_0002 -qip pll_100M.qip -library pll_100M " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity pll_100M_0002 -qip pll_100M.qip -library pll_100M was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471614 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_100M_0002 -qip pll_100M.qip -library pll_100M " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_100M_0002 -qip pll_100M.qip -library pll_100M was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1499041471614 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1499041471614 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Electronic_Exam/1.5/FPGA/output_files/pro_nios.map.smsg " "Generated suppressed messages file E:/Electronic_Exam/1.5/FPGA/output_files/pro_nios.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1499041471674 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 1 3 0 0 2 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 1 of its 3 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1499041472324 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1499041472354 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499041472354 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_n " "No output dependent on input pin \"rst_n\"" {  } { { "Digital_Freq_top.v" "" { Text "E:/Electronic_Exam/1.5/FPGA/Digital_Freq_top.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499041472534 "|Digital_Freq_top|rst_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1499041472534 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "598 " "Implemented 598 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1499041472534 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1499041472534 ""} { "Info" "ICUT_CUT_TM_LCELLS" "590 " "Implemented 590 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1499041472534 ""} { "Info" "ICUT_CUT_TM_RAMS" "1 " "Implemented 1 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1499041472534 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1499041472534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 198 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 198 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "610 " "Peak virtual memory: 610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499041472584 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 03 08:24:32 2017 " "Processing ended: Mon Jul 03 08:24:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499041472584 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499041472584 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499041472584 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499041472584 ""}
