// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
// Date        : Wed May  4 17:09:34 2022
// Host        : DESKTOP-8KAKBPU running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ base_dilate_hls_0_0_sim_netlist.v
// Design      : base_dilate_hls_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_Mat_exit406734_dilate
   (in,
    ap_done_reg,
    ap_rst_n_inv,
    shiftReg_ce,
    \ap_CS_fsm_reg[11]_0 ,
    sel,
    buff2_reg,
    \ap_CS_fsm_reg[0]_0 ,
    \ap_CS_fsm_reg[11]_1 ,
    Q,
    buff2_reg_0,
    buff2_reg_1,
    ap_clk,
    ap_rst_n,
    Block_Mat_exit406734_U0_ap_continue,
    col_packets_loc_c_full_n,
    ap_sync_reg_Block_Mat_exit406734_U0_ap_ready,
    Loop_loop_height_pro_U0_ap_start,
    packets_loc_channel_empty_n,
    int_ap_idle_reg,
    int_ap_idle_reg_0,
    int_ap_idle_reg_1,
    ap_sync_ready);
  output [30:0]in;
  output ap_done_reg;
  output ap_rst_n_inv;
  output shiftReg_ce;
  output [1:0]\ap_CS_fsm_reg[11]_0 ;
  output sel;
  output [31:0]buff2_reg;
  output \ap_CS_fsm_reg[0]_0 ;
  output \ap_CS_fsm_reg[11]_1 ;
  input [31:0]Q;
  input [31:0]buff2_reg_0;
  input [31:0]buff2_reg_1;
  input ap_clk;
  input ap_rst_n;
  input Block_Mat_exit406734_U0_ap_continue;
  input col_packets_loc_c_full_n;
  input ap_sync_reg_Block_Mat_exit406734_U0_ap_ready;
  input Loop_loop_height_pro_U0_ap_start;
  input packets_loc_channel_empty_n;
  input [0:0]int_ap_idle_reg;
  input [0:0]int_ap_idle_reg_0;
  input [0:0]int_ap_idle_reg_1;
  input ap_sync_ready;

  wire Block_Mat_exit406734_U0_ap_continue;
  wire Loop_loop_height_pro_U0_ap_start;
  wire [31:0]Q;
  wire \ap_CS_fsm[1]_i_2__0_n_0 ;
  wire \ap_CS_fsm[1]_i_3__0_n_0 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire [1:0]\ap_CS_fsm_reg[11]_0 ;
  wire \ap_CS_fsm_reg[11]_1 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire \ap_CS_fsm_reg_n_0_[10] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire \ap_CS_fsm_reg_n_0_[7] ;
  wire \ap_CS_fsm_reg_n_0_[8] ;
  wire \ap_CS_fsm_reg_n_0_[9] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [6:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1_n_0;
  wire [31:0]ap_return_preg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_Mat_exit406734_U0_ap_ready;
  wire [31:0]buff2_reg;
  wire [31:0]buff2_reg_0;
  wire [31:0]buff2_reg_1;
  wire col_packets_fu_142_p30_carry__0_n_0;
  wire col_packets_fu_142_p30_carry__0_n_1;
  wire col_packets_fu_142_p30_carry__0_n_2;
  wire col_packets_fu_142_p30_carry__0_n_3;
  wire col_packets_fu_142_p30_carry__1_n_0;
  wire col_packets_fu_142_p30_carry__1_n_1;
  wire col_packets_fu_142_p30_carry__1_n_2;
  wire col_packets_fu_142_p30_carry__1_n_3;
  wire col_packets_fu_142_p30_carry__2_n_0;
  wire col_packets_fu_142_p30_carry__2_n_1;
  wire col_packets_fu_142_p30_carry__2_n_2;
  wire col_packets_fu_142_p30_carry__2_n_3;
  wire col_packets_fu_142_p30_carry__3_n_0;
  wire col_packets_fu_142_p30_carry__3_n_1;
  wire col_packets_fu_142_p30_carry__3_n_2;
  wire col_packets_fu_142_p30_carry__3_n_3;
  wire col_packets_fu_142_p30_carry__4_n_0;
  wire col_packets_fu_142_p30_carry__4_n_1;
  wire col_packets_fu_142_p30_carry__4_n_2;
  wire col_packets_fu_142_p30_carry__4_n_3;
  wire col_packets_fu_142_p30_carry__5_n_0;
  wire col_packets_fu_142_p30_carry__5_n_1;
  wire col_packets_fu_142_p30_carry__5_n_2;
  wire col_packets_fu_142_p30_carry__5_n_3;
  wire col_packets_fu_142_p30_carry__6_n_2;
  wire col_packets_fu_142_p30_carry_n_0;
  wire col_packets_fu_142_p30_carry_n_1;
  wire col_packets_fu_142_p30_carry_n_2;
  wire col_packets_fu_142_p30_carry_n_3;
  wire col_packets_loc_c_full_n;
  wire [31:0]\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 ;
  wire dilate_hls_mul_32bkb_U1_n_31;
  wire dilate_hls_mul_32bkb_U1_n_33;
  wire dilate_hls_mul_32bkb_U1_n_34;
  wire dilate_hls_mul_32bkb_U1_n_35;
  wire dilate_hls_mul_32bkb_U1_n_36;
  wire dilate_hls_mul_32bkb_U1_n_37;
  wire dilate_hls_mul_32bkb_U1_n_38;
  wire dilate_hls_mul_32bkb_U1_n_39;
  wire dilate_hls_mul_32bkb_U1_n_40;
  wire dilate_hls_mul_32bkb_U1_n_41;
  wire dilate_hls_mul_32bkb_U1_n_42;
  wire dilate_hls_mul_32bkb_U1_n_43;
  wire dilate_hls_mul_32bkb_U1_n_44;
  wire dilate_hls_mul_32bkb_U1_n_45;
  wire dilate_hls_mul_32bkb_U1_n_46;
  wire dilate_hls_mul_32bkb_U1_n_47;
  wire dilate_hls_mul_32bkb_U1_n_48;
  wire dilate_hls_mul_32bkb_U1_n_49;
  wire dilate_hls_mul_32bkb_U1_n_50;
  wire dilate_hls_mul_32bkb_U1_n_51;
  wire dilate_hls_mul_32bkb_U1_n_52;
  wire dilate_hls_mul_32bkb_U1_n_53;
  wire dilate_hls_mul_32bkb_U1_n_54;
  wire dilate_hls_mul_32bkb_U1_n_55;
  wire dilate_hls_mul_32bkb_U1_n_56;
  wire dilate_hls_mul_32bkb_U1_n_57;
  wire dilate_hls_mul_32bkb_U1_n_58;
  wire dilate_hls_mul_32bkb_U1_n_59;
  wire dilate_hls_mul_32bkb_U1_n_60;
  wire dilate_hls_mul_32bkb_U1_n_61;
  wire dilate_hls_mul_32bkb_U1_n_62;
  wire dilate_hls_mul_32bkb_U1_n_63;
  wire dilate_hls_mul_32cud_U2_n_0;
  wire dilate_hls_mul_32cud_U2_n_1;
  wire dilate_hls_mul_32cud_U2_n_10;
  wire dilate_hls_mul_32cud_U2_n_11;
  wire dilate_hls_mul_32cud_U2_n_12;
  wire dilate_hls_mul_32cud_U2_n_13;
  wire dilate_hls_mul_32cud_U2_n_14;
  wire dilate_hls_mul_32cud_U2_n_2;
  wire dilate_hls_mul_32cud_U2_n_3;
  wire dilate_hls_mul_32cud_U2_n_4;
  wire dilate_hls_mul_32cud_U2_n_47;
  wire dilate_hls_mul_32cud_U2_n_48;
  wire dilate_hls_mul_32cud_U2_n_49;
  wire dilate_hls_mul_32cud_U2_n_5;
  wire dilate_hls_mul_32cud_U2_n_50;
  wire dilate_hls_mul_32cud_U2_n_51;
  wire dilate_hls_mul_32cud_U2_n_52;
  wire dilate_hls_mul_32cud_U2_n_53;
  wire dilate_hls_mul_32cud_U2_n_54;
  wire dilate_hls_mul_32cud_U2_n_55;
  wire dilate_hls_mul_32cud_U2_n_56;
  wire dilate_hls_mul_32cud_U2_n_57;
  wire dilate_hls_mul_32cud_U2_n_58;
  wire dilate_hls_mul_32cud_U2_n_59;
  wire dilate_hls_mul_32cud_U2_n_6;
  wire dilate_hls_mul_32cud_U2_n_60;
  wire dilate_hls_mul_32cud_U2_n_61;
  wire dilate_hls_mul_32cud_U2_n_62;
  wire dilate_hls_mul_32cud_U2_n_63;
  wire dilate_hls_mul_32cud_U2_n_7;
  wire dilate_hls_mul_32cud_U2_n_8;
  wire dilate_hls_mul_32cud_U2_n_9;
  wire [30:0]in;
  wire [0:0]int_ap_idle_reg;
  wire [0:0]int_ap_idle_reg_0;
  wire [0:0]int_ap_idle_reg_1;
  wire [29:0]p_0_in;
  wire [31:2]p_neg_i_fu_114_p2;
  wire p_neg_i_fu_114_p2_carry__0_n_0;
  wire p_neg_i_fu_114_p2_carry__0_n_1;
  wire p_neg_i_fu_114_p2_carry__0_n_2;
  wire p_neg_i_fu_114_p2_carry__0_n_3;
  wire p_neg_i_fu_114_p2_carry__1_n_0;
  wire p_neg_i_fu_114_p2_carry__1_n_1;
  wire p_neg_i_fu_114_p2_carry__1_n_2;
  wire p_neg_i_fu_114_p2_carry__1_n_3;
  wire p_neg_i_fu_114_p2_carry__2_n_0;
  wire p_neg_i_fu_114_p2_carry__2_n_1;
  wire p_neg_i_fu_114_p2_carry__2_n_2;
  wire p_neg_i_fu_114_p2_carry__2_n_3;
  wire p_neg_i_fu_114_p2_carry__3_n_0;
  wire p_neg_i_fu_114_p2_carry__3_n_1;
  wire p_neg_i_fu_114_p2_carry__3_n_2;
  wire p_neg_i_fu_114_p2_carry__3_n_3;
  wire p_neg_i_fu_114_p2_carry__4_n_0;
  wire p_neg_i_fu_114_p2_carry__4_n_1;
  wire p_neg_i_fu_114_p2_carry__4_n_2;
  wire p_neg_i_fu_114_p2_carry__4_n_3;
  wire p_neg_i_fu_114_p2_carry__5_n_0;
  wire p_neg_i_fu_114_p2_carry__5_n_1;
  wire p_neg_i_fu_114_p2_carry__5_n_2;
  wire p_neg_i_fu_114_p2_carry__5_n_3;
  wire p_neg_i_fu_114_p2_carry__6_n_1;
  wire p_neg_i_fu_114_p2_carry__6_n_2;
  wire p_neg_i_fu_114_p2_carry__6_n_3;
  wire p_neg_i_fu_114_p2_carry_n_0;
  wire p_neg_i_fu_114_p2_carry_n_1;
  wire p_neg_i_fu_114_p2_carry_n_2;
  wire p_neg_i_fu_114_p2_carry_n_3;
  wire [29:1]p_neg_t_i_fu_133_p2;
  wire packets_loc_channel_empty_n;
  wire sel;
  wire shiftReg_ce;
  wire [3:0]NLW_col_packets_fu_142_p30_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_col_packets_fu_142_p30_carry__6_O_UNCONNECTED;
  wire [1:0]NLW_p_neg_i_fu_114_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_p_neg_i_fu_114_p2_carry__6_CO_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__0 
       (.I0(Block_Mat_exit406734_U0_ap_continue),
        .I1(\ap_CS_fsm_reg[11]_0 [1]),
        .I2(ap_done_reg),
        .O(shiftReg_ce));
  LUT5 #(
    .INIT(32'hFFAAEFAA)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(\ap_CS_fsm_reg[11]_0 [1]),
        .I1(ap_sync_reg_Block_Mat_exit406734_U0_ap_ready),
        .I2(Loop_loop_height_pro_U0_ap_start),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_done_reg),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(\ap_CS_fsm[1]_i_2__0_n_0 ),
        .I1(\ap_CS_fsm[1]_i_3__0_n_0 ),
        .I2(dilate_hls_mul_32bkb_U1_n_31),
        .I3(ap_CS_fsm_state3),
        .I4(\ap_CS_fsm_reg_n_0_[4] ),
        .I5(ap_CS_fsm_state4),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(\ap_CS_fsm_reg_n_0_[8] ),
        .I1(\ap_CS_fsm_reg_n_0_[7] ),
        .I2(\ap_CS_fsm_reg_n_0_[9] ),
        .I3(\ap_CS_fsm_reg_n_0_[5] ),
        .O(\ap_CS_fsm[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[1]_i_3__0 
       (.I0(\ap_CS_fsm_reg_n_0_[10] ),
        .I1(\ap_CS_fsm_reg[11]_0 [1]),
        .I2(ap_CS_fsm_state2),
        .I3(\ap_CS_fsm_reg[11]_0 [0]),
        .O(\ap_CS_fsm[1]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[6]_i_1__0 
       (.I0(\ap_CS_fsm_reg_n_0_[5] ),
        .I1(col_packets_loc_c_full_n),
        .I2(\ap_CS_fsm_reg[11]_0 [0]),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[7]_i_1__0 
       (.I0(\ap_CS_fsm_reg[11]_0 [0]),
        .I1(col_packets_loc_c_full_n),
        .O(sel));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[9] ),
        .Q(\ap_CS_fsm_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[10] ),
        .Q(\ap_CS_fsm_reg[11]_0 [1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state4),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(\ap_CS_fsm_reg[11]_0 [0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sel),
        .Q(\ap_CS_fsm_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[7] ),
        .Q(\ap_CS_fsm_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[8] ),
        .Q(\ap_CS_fsm_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    ap_done_reg_i_1
       (.I0(Block_Mat_exit406734_U0_ap_continue),
        .I1(ap_rst_n),
        .I2(\ap_CS_fsm_reg[11]_0 [1]),
        .I3(ap_done_reg),
        .O(ap_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_0),
        .Q(ap_done_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [1]),
        .D(dilate_hls_mul_32cud_U2_n_63),
        .Q(ap_return_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [1]),
        .D(dilate_hls_mul_32cud_U2_n_53),
        .Q(ap_return_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [1]),
        .D(dilate_hls_mul_32cud_U2_n_52),
        .Q(ap_return_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [1]),
        .D(dilate_hls_mul_32cud_U2_n_51),
        .Q(ap_return_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [1]),
        .D(dilate_hls_mul_32cud_U2_n_50),
        .Q(ap_return_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [1]),
        .D(dilate_hls_mul_32cud_U2_n_49),
        .Q(ap_return_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [1]),
        .D(dilate_hls_mul_32cud_U2_n_48),
        .Q(ap_return_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [1]),
        .D(dilate_hls_mul_32cud_U2_n_47),
        .Q(ap_return_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [1]),
        .D(dilate_hls_mul_32cud_U2_n_14),
        .Q(ap_return_preg[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [1]),
        .D(dilate_hls_mul_32cud_U2_n_13),
        .Q(ap_return_preg[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [1]),
        .D(dilate_hls_mul_32cud_U2_n_12),
        .Q(ap_return_preg[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [1]),
        .D(dilate_hls_mul_32cud_U2_n_62),
        .Q(ap_return_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [1]),
        .D(dilate_hls_mul_32cud_U2_n_11),
        .Q(ap_return_preg[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [1]),
        .D(dilate_hls_mul_32cud_U2_n_10),
        .Q(ap_return_preg[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[22] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [1]),
        .D(dilate_hls_mul_32cud_U2_n_9),
        .Q(ap_return_preg[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[23] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [1]),
        .D(dilate_hls_mul_32cud_U2_n_8),
        .Q(ap_return_preg[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[24] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [1]),
        .D(dilate_hls_mul_32cud_U2_n_7),
        .Q(ap_return_preg[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[25] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [1]),
        .D(dilate_hls_mul_32cud_U2_n_6),
        .Q(ap_return_preg[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[26] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [1]),
        .D(dilate_hls_mul_32cud_U2_n_5),
        .Q(ap_return_preg[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[27] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [1]),
        .D(dilate_hls_mul_32cud_U2_n_4),
        .Q(ap_return_preg[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[28] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [1]),
        .D(dilate_hls_mul_32cud_U2_n_3),
        .Q(ap_return_preg[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[29] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [1]),
        .D(dilate_hls_mul_32cud_U2_n_2),
        .Q(ap_return_preg[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [1]),
        .D(dilate_hls_mul_32cud_U2_n_61),
        .Q(ap_return_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[30] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [1]),
        .D(dilate_hls_mul_32cud_U2_n_1),
        .Q(ap_return_preg[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[31] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [1]),
        .D(dilate_hls_mul_32cud_U2_n_0),
        .Q(ap_return_preg[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [1]),
        .D(dilate_hls_mul_32cud_U2_n_60),
        .Q(ap_return_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [1]),
        .D(dilate_hls_mul_32cud_U2_n_59),
        .Q(ap_return_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [1]),
        .D(dilate_hls_mul_32cud_U2_n_58),
        .Q(ap_return_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [1]),
        .D(dilate_hls_mul_32cud_U2_n_57),
        .Q(ap_return_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [1]),
        .D(dilate_hls_mul_32cud_U2_n_56),
        .Q(ap_return_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [1]),
        .D(dilate_hls_mul_32cud_U2_n_55),
        .Q(ap_return_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_0 [1]),
        .D(dilate_hls_mul_32cud_U2_n_54),
        .Q(ap_return_preg[9]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_sync_reg_Block_Mat_exit406734_U0_ap_ready_i_1
       (.I0(\ap_CS_fsm_reg[11]_0 [1]),
        .I1(ap_sync_reg_Block_Mat_exit406734_U0_ap_ready),
        .I2(ap_rst_n),
        .I3(Loop_loop_height_pro_U0_ap_start),
        .I4(ap_sync_ready),
        .O(\ap_CS_fsm_reg[11]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_10
       (.I0(p_neg_t_i_fu_133_p2[21]),
        .I1(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [23]),
        .O(in[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_11
       (.I0(p_neg_t_i_fu_133_p2[20]),
        .I1(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [22]),
        .O(in[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_12
       (.I0(p_neg_t_i_fu_133_p2[19]),
        .I1(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [21]),
        .O(in[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_13
       (.I0(p_neg_t_i_fu_133_p2[18]),
        .I1(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [20]),
        .O(in[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_14
       (.I0(p_neg_t_i_fu_133_p2[17]),
        .I1(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [19]),
        .O(in[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_15
       (.I0(p_neg_t_i_fu_133_p2[16]),
        .I1(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [18]),
        .O(in[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_16
       (.I0(p_neg_t_i_fu_133_p2[15]),
        .I1(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [17]),
        .O(in[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_17
       (.I0(p_neg_t_i_fu_133_p2[14]),
        .I1(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [16]),
        .O(in[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_18
       (.I0(p_neg_t_i_fu_133_p2[13]),
        .I1(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [15]),
        .O(in[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_19
       (.I0(p_neg_t_i_fu_133_p2[12]),
        .I1(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [14]),
        .O(in[12]));
  LUT2 #(
    .INIT(4'h8)) 
    b_inferred_i_2
       (.I0(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I1(p_neg_t_i_fu_133_p2[29]),
        .O(in[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_20
       (.I0(p_neg_t_i_fu_133_p2[11]),
        .I1(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [13]),
        .O(in[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_21
       (.I0(p_neg_t_i_fu_133_p2[10]),
        .I1(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [12]),
        .O(in[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_22
       (.I0(p_neg_t_i_fu_133_p2[9]),
        .I1(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [11]),
        .O(in[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_23
       (.I0(p_neg_t_i_fu_133_p2[8]),
        .I1(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [10]),
        .O(in[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_24
       (.I0(p_neg_t_i_fu_133_p2[7]),
        .I1(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [9]),
        .O(in[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_25
       (.I0(p_neg_t_i_fu_133_p2[6]),
        .I1(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [8]),
        .O(in[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_26
       (.I0(p_neg_t_i_fu_133_p2[5]),
        .I1(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [7]),
        .O(in[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_27
       (.I0(p_neg_t_i_fu_133_p2[4]),
        .I1(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [6]),
        .O(in[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_28
       (.I0(p_neg_t_i_fu_133_p2[3]),
        .I1(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [5]),
        .O(in[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_29
       (.I0(p_neg_t_i_fu_133_p2[2]),
        .I1(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [4]),
        .O(in[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_3
       (.I0(p_neg_t_i_fu_133_p2[28]),
        .I1(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [30]),
        .O(in[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_30
       (.I0(p_neg_t_i_fu_133_p2[1]),
        .I1(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [3]),
        .O(in[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_31
       (.I0(p_neg_i_fu_114_p2[2]),
        .I1(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [2]),
        .O(in[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_4
       (.I0(p_neg_t_i_fu_133_p2[27]),
        .I1(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [29]),
        .O(in[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_5
       (.I0(p_neg_t_i_fu_133_p2[26]),
        .I1(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [28]),
        .O(in[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_6
       (.I0(p_neg_t_i_fu_133_p2[25]),
        .I1(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [27]),
        .O(in[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_7
       (.I0(p_neg_t_i_fu_133_p2[24]),
        .I1(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [26]),
        .O(in[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_8
       (.I0(p_neg_t_i_fu_133_p2[23]),
        .I1(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [25]),
        .O(in[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    b_inferred_i_9
       (.I0(p_neg_t_i_fu_133_p2[22]),
        .I1(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [31]),
        .I2(\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [24]),
        .O(in[22]));
  CARRY4 col_packets_fu_142_p30_carry
       (.CI(1'b0),
        .CO({col_packets_fu_142_p30_carry_n_0,col_packets_fu_142_p30_carry_n_1,col_packets_fu_142_p30_carry_n_2,col_packets_fu_142_p30_carry_n_3}),
        .CYINIT(p_0_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_neg_t_i_fu_133_p2[4:1]),
        .S(p_0_in[4:1]));
  CARRY4 col_packets_fu_142_p30_carry__0
       (.CI(col_packets_fu_142_p30_carry_n_0),
        .CO({col_packets_fu_142_p30_carry__0_n_0,col_packets_fu_142_p30_carry__0_n_1,col_packets_fu_142_p30_carry__0_n_2,col_packets_fu_142_p30_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_neg_t_i_fu_133_p2[8:5]),
        .S(p_0_in[8:5]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__0_i_1
       (.I0(p_neg_i_fu_114_p2[10]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__0_i_2
       (.I0(p_neg_i_fu_114_p2[9]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__0_i_3
       (.I0(p_neg_i_fu_114_p2[8]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__0_i_4
       (.I0(p_neg_i_fu_114_p2[7]),
        .O(p_0_in[5]));
  CARRY4 col_packets_fu_142_p30_carry__1
       (.CI(col_packets_fu_142_p30_carry__0_n_0),
        .CO({col_packets_fu_142_p30_carry__1_n_0,col_packets_fu_142_p30_carry__1_n_1,col_packets_fu_142_p30_carry__1_n_2,col_packets_fu_142_p30_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_neg_t_i_fu_133_p2[12:9]),
        .S(p_0_in[12:9]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__1_i_1
       (.I0(p_neg_i_fu_114_p2[14]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__1_i_2
       (.I0(p_neg_i_fu_114_p2[13]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__1_i_3
       (.I0(p_neg_i_fu_114_p2[12]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__1_i_4
       (.I0(p_neg_i_fu_114_p2[11]),
        .O(p_0_in[9]));
  CARRY4 col_packets_fu_142_p30_carry__2
       (.CI(col_packets_fu_142_p30_carry__1_n_0),
        .CO({col_packets_fu_142_p30_carry__2_n_0,col_packets_fu_142_p30_carry__2_n_1,col_packets_fu_142_p30_carry__2_n_2,col_packets_fu_142_p30_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_neg_t_i_fu_133_p2[16:13]),
        .S(p_0_in[16:13]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__2_i_1
       (.I0(p_neg_i_fu_114_p2[18]),
        .O(p_0_in[16]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__2_i_2
       (.I0(p_neg_i_fu_114_p2[17]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__2_i_3
       (.I0(p_neg_i_fu_114_p2[16]),
        .O(p_0_in[14]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__2_i_4
       (.I0(p_neg_i_fu_114_p2[15]),
        .O(p_0_in[13]));
  CARRY4 col_packets_fu_142_p30_carry__3
       (.CI(col_packets_fu_142_p30_carry__2_n_0),
        .CO({col_packets_fu_142_p30_carry__3_n_0,col_packets_fu_142_p30_carry__3_n_1,col_packets_fu_142_p30_carry__3_n_2,col_packets_fu_142_p30_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_neg_t_i_fu_133_p2[20:17]),
        .S(p_0_in[20:17]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__3_i_1
       (.I0(p_neg_i_fu_114_p2[22]),
        .O(p_0_in[20]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__3_i_2
       (.I0(p_neg_i_fu_114_p2[21]),
        .O(p_0_in[19]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__3_i_3
       (.I0(p_neg_i_fu_114_p2[20]),
        .O(p_0_in[18]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__3_i_4
       (.I0(p_neg_i_fu_114_p2[19]),
        .O(p_0_in[17]));
  CARRY4 col_packets_fu_142_p30_carry__4
       (.CI(col_packets_fu_142_p30_carry__3_n_0),
        .CO({col_packets_fu_142_p30_carry__4_n_0,col_packets_fu_142_p30_carry__4_n_1,col_packets_fu_142_p30_carry__4_n_2,col_packets_fu_142_p30_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_neg_t_i_fu_133_p2[24:21]),
        .S(p_0_in[24:21]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__4_i_1
       (.I0(p_neg_i_fu_114_p2[26]),
        .O(p_0_in[24]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__4_i_2
       (.I0(p_neg_i_fu_114_p2[25]),
        .O(p_0_in[23]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__4_i_3
       (.I0(p_neg_i_fu_114_p2[24]),
        .O(p_0_in[22]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__4_i_4
       (.I0(p_neg_i_fu_114_p2[23]),
        .O(p_0_in[21]));
  CARRY4 col_packets_fu_142_p30_carry__5
       (.CI(col_packets_fu_142_p30_carry__4_n_0),
        .CO({col_packets_fu_142_p30_carry__5_n_0,col_packets_fu_142_p30_carry__5_n_1,col_packets_fu_142_p30_carry__5_n_2,col_packets_fu_142_p30_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_neg_t_i_fu_133_p2[28:25]),
        .S(p_0_in[28:25]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__5_i_1
       (.I0(p_neg_i_fu_114_p2[30]),
        .O(p_0_in[28]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__5_i_2
       (.I0(p_neg_i_fu_114_p2[29]),
        .O(p_0_in[27]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__5_i_3
       (.I0(p_neg_i_fu_114_p2[28]),
        .O(p_0_in[26]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__5_i_4
       (.I0(p_neg_i_fu_114_p2[27]),
        .O(p_0_in[25]));
  CARRY4 col_packets_fu_142_p30_carry__6
       (.CI(col_packets_fu_142_p30_carry__5_n_0),
        .CO({NLW_col_packets_fu_142_p30_carry__6_CO_UNCONNECTED[3:2],col_packets_fu_142_p30_carry__6_n_2,NLW_col_packets_fu_142_p30_carry__6_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_col_packets_fu_142_p30_carry__6_O_UNCONNECTED[3:1],p_neg_t_i_fu_133_p2[29]}),
        .S({1'b0,1'b0,1'b1,p_0_in[29]}));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry__6_i_1
       (.I0(p_neg_i_fu_114_p2[31]),
        .O(p_0_in[29]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry_i_1
       (.I0(p_neg_i_fu_114_p2[2]),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry_i_2
       (.I0(p_neg_i_fu_114_p2[6]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry_i_3
       (.I0(p_neg_i_fu_114_p2[5]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry_i_4
       (.I0(p_neg_i_fu_114_p2[4]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    col_packets_fu_142_p30_carry_i_5
       (.I0(p_neg_i_fu_114_p2[3]),
        .O(p_0_in[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilate_hls_mul_32bkb dilate_hls_mul_32bkb_U1
       (.CO(col_packets_fu_142_p30_carry__6_n_2),
        .Loop_loop_height_pro_U0_ap_start(Loop_loop_height_pro_U0_ap_start),
        .Q(Q),
        .S({dilate_hls_mul_32bkb_U1_n_33,dilate_hls_mul_32bkb_U1_n_34,dilate_hls_mul_32bkb_U1_n_35}),
        .ap_clk(ap_clk),
        .ap_sync_reg_Block_Mat_exit406734_U0_ap_ready(ap_sync_reg_Block_Mat_exit406734_U0_ap_ready),
        .ap_sync_reg_Block_Mat_exit406734_U0_ap_ready_reg(dilate_hls_mul_32bkb_U1_n_31),
        .buff2_reg({\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [31:2],\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [0]}),
        .\buff2_reg[11] ({dilate_hls_mul_32bkb_U1_n_40,dilate_hls_mul_32bkb_U1_n_41,dilate_hls_mul_32bkb_U1_n_42,dilate_hls_mul_32bkb_U1_n_43}),
        .\buff2_reg[15] ({dilate_hls_mul_32bkb_U1_n_44,dilate_hls_mul_32bkb_U1_n_45,dilate_hls_mul_32bkb_U1_n_46,dilate_hls_mul_32bkb_U1_n_47}),
        .\buff2_reg[7] ({dilate_hls_mul_32bkb_U1_n_36,dilate_hls_mul_32bkb_U1_n_37,dilate_hls_mul_32bkb_U1_n_38,dilate_hls_mul_32bkb_U1_n_39}),
        .buff2_reg_0({dilate_hls_mul_32bkb_U1_n_48,dilate_hls_mul_32bkb_U1_n_49,dilate_hls_mul_32bkb_U1_n_50,dilate_hls_mul_32bkb_U1_n_51}),
        .buff2_reg_1({dilate_hls_mul_32bkb_U1_n_52,dilate_hls_mul_32bkb_U1_n_53,dilate_hls_mul_32bkb_U1_n_54,dilate_hls_mul_32bkb_U1_n_55}),
        .buff2_reg_2({dilate_hls_mul_32bkb_U1_n_56,dilate_hls_mul_32bkb_U1_n_57,dilate_hls_mul_32bkb_U1_n_58,dilate_hls_mul_32bkb_U1_n_59}),
        .buff2_reg_3({dilate_hls_mul_32bkb_U1_n_60,dilate_hls_mul_32bkb_U1_n_61,dilate_hls_mul_32bkb_U1_n_62,dilate_hls_mul_32bkb_U1_n_63}),
        .buff2_reg_4(buff2_reg_0),
        .buff2_reg_5({\ap_CS_fsm_reg_n_0_[4] ,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_0_[0] }),
        .buff2_reg_6(ap_done_reg),
        .in(in[30]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilate_hls_mul_32cud dilate_hls_mul_32cud_U2
       (.P({dilate_hls_mul_32cud_U2_n_0,dilate_hls_mul_32cud_U2_n_1,dilate_hls_mul_32cud_U2_n_2,dilate_hls_mul_32cud_U2_n_3,dilate_hls_mul_32cud_U2_n_4,dilate_hls_mul_32cud_U2_n_5,dilate_hls_mul_32cud_U2_n_6,dilate_hls_mul_32cud_U2_n_7,dilate_hls_mul_32cud_U2_n_8,dilate_hls_mul_32cud_U2_n_9,dilate_hls_mul_32cud_U2_n_10,dilate_hls_mul_32cud_U2_n_11,dilate_hls_mul_32cud_U2_n_12,dilate_hls_mul_32cud_U2_n_13,dilate_hls_mul_32cud_U2_n_14}),
        .Q(\ap_CS_fsm_reg[11]_0 [1]),
        .ap_clk(ap_clk),
        .ap_return_preg(ap_return_preg),
        .buff2_reg(buff2_reg),
        .\buff2_reg[16] ({dilate_hls_mul_32cud_U2_n_47,dilate_hls_mul_32cud_U2_n_48,dilate_hls_mul_32cud_U2_n_49,dilate_hls_mul_32cud_U2_n_50,dilate_hls_mul_32cud_U2_n_51,dilate_hls_mul_32cud_U2_n_52,dilate_hls_mul_32cud_U2_n_53,dilate_hls_mul_32cud_U2_n_54,dilate_hls_mul_32cud_U2_n_55,dilate_hls_mul_32cud_U2_n_56,dilate_hls_mul_32cud_U2_n_57,dilate_hls_mul_32cud_U2_n_58,dilate_hls_mul_32cud_U2_n_59,dilate_hls_mul_32cud_U2_n_60,dilate_hls_mul_32cud_U2_n_61,dilate_hls_mul_32cud_U2_n_62,dilate_hls_mul_32cud_U2_n_63}),
        .buff2_reg_0(buff2_reg_1),
        .in(in));
  LUT6 #(
    .INIT(64'hFFFFDFFFFFFFFFFF)) 
    int_ap_idle_i_2
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(packets_loc_channel_empty_n),
        .I2(int_ap_idle_reg),
        .I3(int_ap_idle_reg_0),
        .I4(Loop_loop_height_pro_U0_ap_start),
        .I5(int_ap_idle_reg_1),
        .O(\ap_CS_fsm_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_neg_i_fu_114_p2_carry
       (.CI(1'b0),
        .CO({p_neg_i_fu_114_p2_carry_n_0,p_neg_i_fu_114_p2_carry_n_1,p_neg_i_fu_114_p2_carry_n_2,p_neg_i_fu_114_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({p_neg_i_fu_114_p2[3:2],NLW_p_neg_i_fu_114_p2_carry_O_UNCONNECTED[1:0]}),
        .S({dilate_hls_mul_32bkb_U1_n_33,dilate_hls_mul_32bkb_U1_n_34,dilate_hls_mul_32bkb_U1_n_35,\dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg__0 [0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_neg_i_fu_114_p2_carry__0
       (.CI(p_neg_i_fu_114_p2_carry_n_0),
        .CO({p_neg_i_fu_114_p2_carry__0_n_0,p_neg_i_fu_114_p2_carry__0_n_1,p_neg_i_fu_114_p2_carry__0_n_2,p_neg_i_fu_114_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_neg_i_fu_114_p2[7:4]),
        .S({dilate_hls_mul_32bkb_U1_n_36,dilate_hls_mul_32bkb_U1_n_37,dilate_hls_mul_32bkb_U1_n_38,dilate_hls_mul_32bkb_U1_n_39}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_neg_i_fu_114_p2_carry__1
       (.CI(p_neg_i_fu_114_p2_carry__0_n_0),
        .CO({p_neg_i_fu_114_p2_carry__1_n_0,p_neg_i_fu_114_p2_carry__1_n_1,p_neg_i_fu_114_p2_carry__1_n_2,p_neg_i_fu_114_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_neg_i_fu_114_p2[11:8]),
        .S({dilate_hls_mul_32bkb_U1_n_40,dilate_hls_mul_32bkb_U1_n_41,dilate_hls_mul_32bkb_U1_n_42,dilate_hls_mul_32bkb_U1_n_43}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_neg_i_fu_114_p2_carry__2
       (.CI(p_neg_i_fu_114_p2_carry__1_n_0),
        .CO({p_neg_i_fu_114_p2_carry__2_n_0,p_neg_i_fu_114_p2_carry__2_n_1,p_neg_i_fu_114_p2_carry__2_n_2,p_neg_i_fu_114_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_neg_i_fu_114_p2[15:12]),
        .S({dilate_hls_mul_32bkb_U1_n_44,dilate_hls_mul_32bkb_U1_n_45,dilate_hls_mul_32bkb_U1_n_46,dilate_hls_mul_32bkb_U1_n_47}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_neg_i_fu_114_p2_carry__3
       (.CI(p_neg_i_fu_114_p2_carry__2_n_0),
        .CO({p_neg_i_fu_114_p2_carry__3_n_0,p_neg_i_fu_114_p2_carry__3_n_1,p_neg_i_fu_114_p2_carry__3_n_2,p_neg_i_fu_114_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_neg_i_fu_114_p2[19:16]),
        .S({dilate_hls_mul_32bkb_U1_n_48,dilate_hls_mul_32bkb_U1_n_49,dilate_hls_mul_32bkb_U1_n_50,dilate_hls_mul_32bkb_U1_n_51}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_neg_i_fu_114_p2_carry__4
       (.CI(p_neg_i_fu_114_p2_carry__3_n_0),
        .CO({p_neg_i_fu_114_p2_carry__4_n_0,p_neg_i_fu_114_p2_carry__4_n_1,p_neg_i_fu_114_p2_carry__4_n_2,p_neg_i_fu_114_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_neg_i_fu_114_p2[23:20]),
        .S({dilate_hls_mul_32bkb_U1_n_52,dilate_hls_mul_32bkb_U1_n_53,dilate_hls_mul_32bkb_U1_n_54,dilate_hls_mul_32bkb_U1_n_55}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_neg_i_fu_114_p2_carry__5
       (.CI(p_neg_i_fu_114_p2_carry__4_n_0),
        .CO({p_neg_i_fu_114_p2_carry__5_n_0,p_neg_i_fu_114_p2_carry__5_n_1,p_neg_i_fu_114_p2_carry__5_n_2,p_neg_i_fu_114_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_neg_i_fu_114_p2[27:24]),
        .S({dilate_hls_mul_32bkb_U1_n_56,dilate_hls_mul_32bkb_U1_n_57,dilate_hls_mul_32bkb_U1_n_58,dilate_hls_mul_32bkb_U1_n_59}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_neg_i_fu_114_p2_carry__6
       (.CI(p_neg_i_fu_114_p2_carry__5_n_0),
        .CO({NLW_p_neg_i_fu_114_p2_carry__6_CO_UNCONNECTED[3],p_neg_i_fu_114_p2_carry__6_n_1,p_neg_i_fu_114_p2_carry__6_n_2,p_neg_i_fu_114_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_neg_i_fu_114_p2[31:28]),
        .S({dilate_hls_mul_32bkb_U1_n_60,dilate_hls_mul_32bkb_U1_n_61,dilate_hls_mul_32bkb_U1_n_62,dilate_hls_mul_32bkb_U1_n_63}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_arrayctor_loop
   (\ap_CS_fsm_reg[1]_0 ,
    Block_arrayctor_loop_U0_switch_out_out_din,
    Q,
    S,
    \SRL_SIG_reg[2][0]_srl3_i_6_0 ,
    \SRL_SIG_reg[2][0]_srl3_i_10_0 ,
    \SRL_SIG_reg[2][0]_srl3_i_7_0 ,
    \SRL_SIG_reg[2][0]_srl3_i_13_0 ,
    \SRL_SIG_reg[2][0]_srl3_i_12_0 ,
    \SRL_SIG_reg[2][0]_srl3_i_13_1 ,
    \SRL_SIG_reg[2][0]_srl3_i_11_0 ,
    D,
    ap_sync_reg_Block_arrayctor_loop_U0_ap_ready,
    Loop_loop_height_pro_U0_ap_start,
    shiftReg_ce,
    ap_rst_n_inv,
    ap_clk);
  output [1:0]\ap_CS_fsm_reg[1]_0 ;
  output Block_arrayctor_loop_U0_switch_out_out_din;
  input [30:0]Q;
  input [3:0]S;
  input [3:0]\SRL_SIG_reg[2][0]_srl3_i_6_0 ;
  input [3:0]\SRL_SIG_reg[2][0]_srl3_i_10_0 ;
  input [3:0]\SRL_SIG_reg[2][0]_srl3_i_7_0 ;
  input [3:0]\SRL_SIG_reg[2][0]_srl3_i_13_0 ;
  input [3:0]\SRL_SIG_reg[2][0]_srl3_i_12_0 ;
  input [3:0]\SRL_SIG_reg[2][0]_srl3_i_13_1 ;
  input [2:0]\SRL_SIG_reg[2][0]_srl3_i_11_0 ;
  input [0:0]D;
  input ap_sync_reg_Block_arrayctor_loop_U0_ap_ready;
  input Loop_loop_height_pro_U0_ap_start;
  input shiftReg_ce;
  input ap_rst_n_inv;
  input ap_clk;

  wire Block_arrayctor_loop_U0_switch_out_out_din;
  wire [0:0]D;
  wire Loop_loop_height_pro_U0_ap_start;
  wire [30:0]Q;
  wire [3:0]S;
  wire [3:0]\SRL_SIG_reg[2][0]_srl3_i_10_0 ;
  wire \SRL_SIG_reg[2][0]_srl3_i_10_n_0 ;
  wire [2:0]\SRL_SIG_reg[2][0]_srl3_i_11_0 ;
  wire \SRL_SIG_reg[2][0]_srl3_i_11_n_0 ;
  wire [3:0]\SRL_SIG_reg[2][0]_srl3_i_12_0 ;
  wire \SRL_SIG_reg[2][0]_srl3_i_12_n_0 ;
  wire [3:0]\SRL_SIG_reg[2][0]_srl3_i_13_0 ;
  wire [3:0]\SRL_SIG_reg[2][0]_srl3_i_13_1 ;
  wire \SRL_SIG_reg[2][0]_srl3_i_13_n_0 ;
  wire [3:0]\SRL_SIG_reg[2][0]_srl3_i_6_0 ;
  wire \SRL_SIG_reg[2][0]_srl3_i_6_n_0 ;
  wire [3:0]\SRL_SIG_reg[2][0]_srl3_i_7_0 ;
  wire \SRL_SIG_reg[2][0]_srl3_i_7_n_0 ;
  wire \SRL_SIG_reg[2][0]_srl3_i_8_n_0 ;
  wire \SRL_SIG_reg[2][0]_srl3_i_9_n_0 ;
  wire [1:0]\ap_CS_fsm_reg[1]_0 ;
  wire [0:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_Block_arrayctor_loop_U0_ap_ready;
  wire mode_off_i_fu_230_p2_carry__0_n_0;
  wire mode_off_i_fu_230_p2_carry__0_n_1;
  wire mode_off_i_fu_230_p2_carry__0_n_2;
  wire mode_off_i_fu_230_p2_carry__0_n_3;
  wire mode_off_i_fu_230_p2_carry__1_n_0;
  wire mode_off_i_fu_230_p2_carry__1_n_1;
  wire mode_off_i_fu_230_p2_carry__1_n_2;
  wire mode_off_i_fu_230_p2_carry__1_n_3;
  wire mode_off_i_fu_230_p2_carry__2_n_0;
  wire mode_off_i_fu_230_p2_carry__2_n_1;
  wire mode_off_i_fu_230_p2_carry__2_n_2;
  wire mode_off_i_fu_230_p2_carry__2_n_3;
  wire mode_off_i_fu_230_p2_carry__3_n_0;
  wire mode_off_i_fu_230_p2_carry__3_n_1;
  wire mode_off_i_fu_230_p2_carry__3_n_2;
  wire mode_off_i_fu_230_p2_carry__3_n_3;
  wire mode_off_i_fu_230_p2_carry__4_n_0;
  wire mode_off_i_fu_230_p2_carry__4_n_1;
  wire mode_off_i_fu_230_p2_carry__4_n_2;
  wire mode_off_i_fu_230_p2_carry__4_n_3;
  wire mode_off_i_fu_230_p2_carry__5_n_0;
  wire mode_off_i_fu_230_p2_carry__5_n_1;
  wire mode_off_i_fu_230_p2_carry__5_n_2;
  wire mode_off_i_fu_230_p2_carry__5_n_3;
  wire mode_off_i_fu_230_p2_carry__6_n_2;
  wire mode_off_i_fu_230_p2_carry__6_n_3;
  wire mode_off_i_fu_230_p2_carry_n_0;
  wire mode_off_i_fu_230_p2_carry_n_1;
  wire mode_off_i_fu_230_p2_carry_n_2;
  wire mode_off_i_fu_230_p2_carry_n_3;
  wire [30:0]sel0;
  wire shiftReg_ce;
  wire [3:2]NLW_mode_off_i_fu_230_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_mode_off_i_fu_230_p2_carry__6_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h0001)) 
    \SRL_SIG_reg[2][0]_srl3_i_10 
       (.I0(sel0[19]),
        .I1(sel0[9]),
        .I2(sel0[27]),
        .I3(sel0[8]),
        .O(\SRL_SIG_reg[2][0]_srl3_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \SRL_SIG_reg[2][0]_srl3_i_11 
       (.I0(sel0[28]),
        .I1(sel0[2]),
        .I2(sel0[22]),
        .I3(sel0[1]),
        .O(\SRL_SIG_reg[2][0]_srl3_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \SRL_SIG_reg[2][0]_srl3_i_12 
       (.I0(sel0[20]),
        .I1(sel0[15]),
        .I2(sel0[30]),
        .I3(sel0[21]),
        .O(\SRL_SIG_reg[2][0]_srl3_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \SRL_SIG_reg[2][0]_srl3_i_13 
       (.I0(sel0[16]),
        .I1(sel0[11]),
        .I2(sel0[24]),
        .I3(sel0[3]),
        .O(\SRL_SIG_reg[2][0]_srl3_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__2 
       (.I0(\SRL_SIG_reg[2][0]_srl3_i_6_n_0 ),
        .I1(\SRL_SIG_reg[2][0]_srl3_i_7_n_0 ),
        .I2(\SRL_SIG_reg[2][0]_srl3_i_8_n_0 ),
        .O(Block_arrayctor_loop_U0_switch_out_out_din));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \SRL_SIG_reg[2][0]_srl3_i_6 
       (.I0(\SRL_SIG_reg[2][0]_srl3_i_9_n_0 ),
        .I1(\SRL_SIG_reg[2][0]_srl3_i_10_n_0 ),
        .I2(\SRL_SIG_reg[2][0]_srl3_i_11_n_0 ),
        .I3(sel0[4]),
        .I4(sel0[25]),
        .I5(sel0[0]),
        .O(\SRL_SIG_reg[2][0]_srl3_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \SRL_SIG_reg[2][0]_srl3_i_7 
       (.I0(sel0[12]),
        .I1(sel0[26]),
        .I2(sel0[7]),
        .I3(sel0[6]),
        .I4(\SRL_SIG_reg[2][0]_srl3_i_12_n_0 ),
        .O(\SRL_SIG_reg[2][0]_srl3_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \SRL_SIG_reg[2][0]_srl3_i_8 
       (.I0(sel0[17]),
        .I1(sel0[29]),
        .I2(sel0[14]),
        .I3(sel0[13]),
        .I4(\SRL_SIG_reg[2][0]_srl3_i_13_n_0 ),
        .O(\SRL_SIG_reg[2][0]_srl3_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \SRL_SIG_reg[2][0]_srl3_i_9 
       (.I0(sel0[23]),
        .I1(sel0[18]),
        .I2(sel0[10]),
        .I3(sel0[5]),
        .O(\SRL_SIG_reg[2][0]_srl3_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hDF8A)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1]_0 [0]),
        .I1(ap_sync_reg_Block_arrayctor_loop_U0_ap_ready),
        .I2(Loop_loop_height_pro_U0_ap_start),
        .I3(shiftReg_ce),
        .O(ap_NS_fsm));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm),
        .Q(\ap_CS_fsm_reg[1]_0 [0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(\ap_CS_fsm_reg[1]_0 [1]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mode_off_i_fu_230_p2_carry
       (.CI(1'b0),
        .CO({mode_off_i_fu_230_p2_carry_n_0,mode_off_i_fu_230_p2_carry_n_1,mode_off_i_fu_230_p2_carry_n_2,mode_off_i_fu_230_p2_carry_n_3}),
        .CYINIT(Q[0]),
        .DI(Q[4:1]),
        .O(sel0[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mode_off_i_fu_230_p2_carry__0
       (.CI(mode_off_i_fu_230_p2_carry_n_0),
        .CO({mode_off_i_fu_230_p2_carry__0_n_0,mode_off_i_fu_230_p2_carry__0_n_1,mode_off_i_fu_230_p2_carry__0_n_2,mode_off_i_fu_230_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[8:5]),
        .O(sel0[7:4]),
        .S(\SRL_SIG_reg[2][0]_srl3_i_6_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mode_off_i_fu_230_p2_carry__1
       (.CI(mode_off_i_fu_230_p2_carry__0_n_0),
        .CO({mode_off_i_fu_230_p2_carry__1_n_0,mode_off_i_fu_230_p2_carry__1_n_1,mode_off_i_fu_230_p2_carry__1_n_2,mode_off_i_fu_230_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[12:9]),
        .O(sel0[11:8]),
        .S(\SRL_SIG_reg[2][0]_srl3_i_10_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mode_off_i_fu_230_p2_carry__2
       (.CI(mode_off_i_fu_230_p2_carry__1_n_0),
        .CO({mode_off_i_fu_230_p2_carry__2_n_0,mode_off_i_fu_230_p2_carry__2_n_1,mode_off_i_fu_230_p2_carry__2_n_2,mode_off_i_fu_230_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[16:13]),
        .O(sel0[15:12]),
        .S(\SRL_SIG_reg[2][0]_srl3_i_7_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mode_off_i_fu_230_p2_carry__3
       (.CI(mode_off_i_fu_230_p2_carry__2_n_0),
        .CO({mode_off_i_fu_230_p2_carry__3_n_0,mode_off_i_fu_230_p2_carry__3_n_1,mode_off_i_fu_230_p2_carry__3_n_2,mode_off_i_fu_230_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(Q[20:17]),
        .O(sel0[19:16]),
        .S(\SRL_SIG_reg[2][0]_srl3_i_13_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mode_off_i_fu_230_p2_carry__4
       (.CI(mode_off_i_fu_230_p2_carry__3_n_0),
        .CO({mode_off_i_fu_230_p2_carry__4_n_0,mode_off_i_fu_230_p2_carry__4_n_1,mode_off_i_fu_230_p2_carry__4_n_2,mode_off_i_fu_230_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(Q[24:21]),
        .O(sel0[23:20]),
        .S(\SRL_SIG_reg[2][0]_srl3_i_12_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mode_off_i_fu_230_p2_carry__5
       (.CI(mode_off_i_fu_230_p2_carry__4_n_0),
        .CO({mode_off_i_fu_230_p2_carry__5_n_0,mode_off_i_fu_230_p2_carry__5_n_1,mode_off_i_fu_230_p2_carry__5_n_2,mode_off_i_fu_230_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(Q[28:25]),
        .O(sel0[27:24]),
        .S(\SRL_SIG_reg[2][0]_srl3_i_13_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mode_off_i_fu_230_p2_carry__6
       (.CI(mode_off_i_fu_230_p2_carry__5_n_0),
        .CO({NLW_mode_off_i_fu_230_p2_carry__6_CO_UNCONNECTED[3:2],mode_off_i_fu_230_p2_carry__6_n_2,mode_off_i_fu_230_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[30:29]}),
        .O({NLW_mode_off_i_fu_230_p2_carry__6_O_UNCONNECTED[3],sel0[30:28]}),
        .S({1'b0,\SRL_SIG_reg[2][0]_srl3_i_11_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_1_proc_dilate
   (\in_stream_data_V_0_state_reg[1]_0 ,
    Q,
    D,
    shiftReg_ce,
    \ap_CS_fsm_reg[5]_0 ,
    \ap_CS_fsm_reg[5]_1 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    packets_loc_channel_empty_n,
    ap_sync_reg_Loop_1_proc_U0_ap_ready_reg,
    Loop_loop_height_pro_U0_ap_start,
    g_img_0_data_stream_s_full_n,
    out,
    in_stream_TVALID,
    ap_sync_ready,
    in_stream_TDATA);
  output \in_stream_data_V_0_state_reg[1]_0 ;
  output [1:0]Q;
  output [7:0]D;
  output shiftReg_ce;
  output \ap_CS_fsm_reg[5]_0 ;
  output \ap_CS_fsm_reg[5]_1 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input packets_loc_channel_empty_n;
  input ap_sync_reg_Loop_1_proc_U0_ap_ready_reg;
  input Loop_loop_height_pro_U0_ap_start;
  input g_img_0_data_stream_s_full_n;
  input [31:0]out;
  input in_stream_TVALID;
  input ap_sync_ready;
  input [31:0]in_stream_TDATA;

  wire [7:0]D;
  wire Loop_loop_height_pro_U0_ap_start;
  wire [1:0]Q;
  wire \SRL_SIG[0][0]_i_2_n_0 ;
  wire \SRL_SIG[0][1]_i_2_n_0 ;
  wire \SRL_SIG[0][2]_i_2_n_0 ;
  wire \SRL_SIG[0][3]_i_2_n_0 ;
  wire \SRL_SIG[0][4]_i_2_n_0 ;
  wire \SRL_SIG[0][5]_i_2_n_0 ;
  wire \SRL_SIG[0][6]_i_2_n_0 ;
  wire \SRL_SIG[0][7]_i_3_n_0 ;
  wire \SRL_SIG[0][7]_i_4_n_0 ;
  wire \SRL_SIG[0][7]_i_6_n_0 ;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire \ap_CS_fsm[2]_i_2_n_0 ;
  wire \ap_CS_fsm[3]_i_2_n_0 ;
  wire \ap_CS_fsm[5]_i_2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_1 ;
  wire [5:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_i_2_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_reg_pp0_iter1_tmp_5_i_reg_159;
  wire ap_reg_pp0_iter1_tmp_5_i_reg_1590;
  wire \ap_reg_pp0_iter1_tmp_5_i_reg_159[0]_i_1_n_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_ready;
  wire ap_sync_reg_Loop_1_proc_U0_ap_ready_reg;
  wire g_img_0_data_stream_s_full_n;
  wire [31:0]in_stream_TDATA;
  wire in_stream_TVALID;
  wire in_stream_data_V_0_load_A;
  wire in_stream_data_V_0_load_B;
  wire [31:0]in_stream_data_V_0_payload_A;
  wire [31:0]in_stream_data_V_0_payload_B;
  wire in_stream_data_V_0_sel;
  wire in_stream_data_V_0_sel0;
  wire in_stream_data_V_0_sel_rd_i_1_n_0;
  wire in_stream_data_V_0_sel_wr;
  wire in_stream_data_V_0_sel_wr_i_1_n_0;
  wire [1:1]in_stream_data_V_0_state;
  wire \in_stream_data_V_0_state[0]_i_1_n_0 ;
  wire \in_stream_data_V_0_state[1]_i_2_n_0 ;
  wire \in_stream_data_V_0_state_reg[1]_0 ;
  wire \in_stream_data_V_0_state_reg_n_0_[0] ;
  wire [31:0]out;
  wire p_024_rec_i_reg_93;
  wire \p_024_rec_i_reg_93[30]_i_2_n_0 ;
  wire \p_024_rec_i_reg_93_reg_n_0_[0] ;
  wire \p_024_rec_i_reg_93_reg_n_0_[10] ;
  wire \p_024_rec_i_reg_93_reg_n_0_[11] ;
  wire \p_024_rec_i_reg_93_reg_n_0_[12] ;
  wire \p_024_rec_i_reg_93_reg_n_0_[13] ;
  wire \p_024_rec_i_reg_93_reg_n_0_[14] ;
  wire \p_024_rec_i_reg_93_reg_n_0_[15] ;
  wire \p_024_rec_i_reg_93_reg_n_0_[16] ;
  wire \p_024_rec_i_reg_93_reg_n_0_[17] ;
  wire \p_024_rec_i_reg_93_reg_n_0_[18] ;
  wire \p_024_rec_i_reg_93_reg_n_0_[19] ;
  wire \p_024_rec_i_reg_93_reg_n_0_[1] ;
  wire \p_024_rec_i_reg_93_reg_n_0_[20] ;
  wire \p_024_rec_i_reg_93_reg_n_0_[21] ;
  wire \p_024_rec_i_reg_93_reg_n_0_[22] ;
  wire \p_024_rec_i_reg_93_reg_n_0_[23] ;
  wire \p_024_rec_i_reg_93_reg_n_0_[24] ;
  wire \p_024_rec_i_reg_93_reg_n_0_[25] ;
  wire \p_024_rec_i_reg_93_reg_n_0_[26] ;
  wire \p_024_rec_i_reg_93_reg_n_0_[27] ;
  wire \p_024_rec_i_reg_93_reg_n_0_[28] ;
  wire \p_024_rec_i_reg_93_reg_n_0_[29] ;
  wire \p_024_rec_i_reg_93_reg_n_0_[2] ;
  wire \p_024_rec_i_reg_93_reg_n_0_[30] ;
  wire \p_024_rec_i_reg_93_reg_n_0_[3] ;
  wire \p_024_rec_i_reg_93_reg_n_0_[4] ;
  wire \p_024_rec_i_reg_93_reg_n_0_[5] ;
  wire \p_024_rec_i_reg_93_reg_n_0_[6] ;
  wire \p_024_rec_i_reg_93_reg_n_0_[7] ;
  wire \p_024_rec_i_reg_93_reg_n_0_[8] ;
  wire \p_024_rec_i_reg_93_reg_n_0_[9] ;
  wire [7:0]p_0_in;
  wire packets_loc_channel_empty_n;
  wire \r_reg_163[0]_i_1_n_0 ;
  wire \r_reg_163[0]_i_3_n_0 ;
  wire \r_reg_163[0]_i_4_n_0 ;
  wire \r_reg_163[0]_i_5_n_0 ;
  wire \r_reg_163[0]_i_6_n_0 ;
  wire \r_reg_163[12]_i_2_n_0 ;
  wire \r_reg_163[12]_i_3_n_0 ;
  wire \r_reg_163[12]_i_4_n_0 ;
  wire \r_reg_163[12]_i_5_n_0 ;
  wire \r_reg_163[16]_i_2_n_0 ;
  wire \r_reg_163[16]_i_3_n_0 ;
  wire \r_reg_163[16]_i_4_n_0 ;
  wire \r_reg_163[16]_i_5_n_0 ;
  wire \r_reg_163[20]_i_2_n_0 ;
  wire \r_reg_163[20]_i_3_n_0 ;
  wire \r_reg_163[20]_i_4_n_0 ;
  wire \r_reg_163[20]_i_5_n_0 ;
  wire \r_reg_163[24]_i_2_n_0 ;
  wire \r_reg_163[24]_i_3_n_0 ;
  wire \r_reg_163[24]_i_4_n_0 ;
  wire \r_reg_163[24]_i_5_n_0 ;
  wire \r_reg_163[28]_i_2_n_0 ;
  wire \r_reg_163[28]_i_3_n_0 ;
  wire \r_reg_163[28]_i_4_n_0 ;
  wire \r_reg_163[4]_i_2_n_0 ;
  wire \r_reg_163[4]_i_3_n_0 ;
  wire \r_reg_163[4]_i_4_n_0 ;
  wire \r_reg_163[4]_i_5_n_0 ;
  wire \r_reg_163[8]_i_2_n_0 ;
  wire \r_reg_163[8]_i_3_n_0 ;
  wire \r_reg_163[8]_i_4_n_0 ;
  wire \r_reg_163[8]_i_5_n_0 ;
  wire [30:0]r_reg_163_reg;
  wire \r_reg_163_reg[0]_i_2_n_0 ;
  wire \r_reg_163_reg[0]_i_2_n_1 ;
  wire \r_reg_163_reg[0]_i_2_n_2 ;
  wire \r_reg_163_reg[0]_i_2_n_3 ;
  wire \r_reg_163_reg[0]_i_2_n_4 ;
  wire \r_reg_163_reg[0]_i_2_n_5 ;
  wire \r_reg_163_reg[0]_i_2_n_6 ;
  wire \r_reg_163_reg[0]_i_2_n_7 ;
  wire \r_reg_163_reg[12]_i_1_n_0 ;
  wire \r_reg_163_reg[12]_i_1_n_1 ;
  wire \r_reg_163_reg[12]_i_1_n_2 ;
  wire \r_reg_163_reg[12]_i_1_n_3 ;
  wire \r_reg_163_reg[12]_i_1_n_4 ;
  wire \r_reg_163_reg[12]_i_1_n_5 ;
  wire \r_reg_163_reg[12]_i_1_n_6 ;
  wire \r_reg_163_reg[12]_i_1_n_7 ;
  wire \r_reg_163_reg[16]_i_1_n_0 ;
  wire \r_reg_163_reg[16]_i_1_n_1 ;
  wire \r_reg_163_reg[16]_i_1_n_2 ;
  wire \r_reg_163_reg[16]_i_1_n_3 ;
  wire \r_reg_163_reg[16]_i_1_n_4 ;
  wire \r_reg_163_reg[16]_i_1_n_5 ;
  wire \r_reg_163_reg[16]_i_1_n_6 ;
  wire \r_reg_163_reg[16]_i_1_n_7 ;
  wire \r_reg_163_reg[20]_i_1_n_0 ;
  wire \r_reg_163_reg[20]_i_1_n_1 ;
  wire \r_reg_163_reg[20]_i_1_n_2 ;
  wire \r_reg_163_reg[20]_i_1_n_3 ;
  wire \r_reg_163_reg[20]_i_1_n_4 ;
  wire \r_reg_163_reg[20]_i_1_n_5 ;
  wire \r_reg_163_reg[20]_i_1_n_6 ;
  wire \r_reg_163_reg[20]_i_1_n_7 ;
  wire \r_reg_163_reg[24]_i_1_n_0 ;
  wire \r_reg_163_reg[24]_i_1_n_1 ;
  wire \r_reg_163_reg[24]_i_1_n_2 ;
  wire \r_reg_163_reg[24]_i_1_n_3 ;
  wire \r_reg_163_reg[24]_i_1_n_4 ;
  wire \r_reg_163_reg[24]_i_1_n_5 ;
  wire \r_reg_163_reg[24]_i_1_n_6 ;
  wire \r_reg_163_reg[24]_i_1_n_7 ;
  wire \r_reg_163_reg[28]_i_1_n_2 ;
  wire \r_reg_163_reg[28]_i_1_n_3 ;
  wire \r_reg_163_reg[28]_i_1_n_5 ;
  wire \r_reg_163_reg[28]_i_1_n_6 ;
  wire \r_reg_163_reg[28]_i_1_n_7 ;
  wire \r_reg_163_reg[4]_i_1_n_0 ;
  wire \r_reg_163_reg[4]_i_1_n_1 ;
  wire \r_reg_163_reg[4]_i_1_n_2 ;
  wire \r_reg_163_reg[4]_i_1_n_3 ;
  wire \r_reg_163_reg[4]_i_1_n_4 ;
  wire \r_reg_163_reg[4]_i_1_n_5 ;
  wire \r_reg_163_reg[4]_i_1_n_6 ;
  wire \r_reg_163_reg[4]_i_1_n_7 ;
  wire \r_reg_163_reg[8]_i_1_n_0 ;
  wire \r_reg_163_reg[8]_i_1_n_1 ;
  wire \r_reg_163_reg[8]_i_1_n_2 ;
  wire \r_reg_163_reg[8]_i_1_n_3 ;
  wire \r_reg_163_reg[8]_i_1_n_4 ;
  wire \r_reg_163_reg[8]_i_1_n_5 ;
  wire \r_reg_163_reg[8]_i_1_n_6 ;
  wire \r_reg_163_reg[8]_i_1_n_7 ;
  wire shiftReg_ce;
  wire [7:0]tmp_11_reg_168;
  wire tmp_11_reg_1680;
  wire [7:0]tmp_12_reg_173;
  wire \tmp_12_reg_173[0]_i_1_n_0 ;
  wire \tmp_12_reg_173[1]_i_1_n_0 ;
  wire \tmp_12_reg_173[2]_i_1_n_0 ;
  wire \tmp_12_reg_173[3]_i_1_n_0 ;
  wire \tmp_12_reg_173[4]_i_1_n_0 ;
  wire \tmp_12_reg_173[5]_i_1_n_0 ;
  wire \tmp_12_reg_173[6]_i_1_n_0 ;
  wire \tmp_12_reg_173[7]_i_1_n_0 ;
  wire [7:0]tmp_13_reg_178;
  wire \tmp_13_reg_178[0]_i_1_n_0 ;
  wire \tmp_13_reg_178[1]_i_1_n_0 ;
  wire \tmp_13_reg_178[2]_i_1_n_0 ;
  wire \tmp_13_reg_178[3]_i_1_n_0 ;
  wire \tmp_13_reg_178[4]_i_1_n_0 ;
  wire \tmp_13_reg_178[5]_i_1_n_0 ;
  wire \tmp_13_reg_178[6]_i_1_n_0 ;
  wire \tmp_13_reg_178[7]_i_1_n_0 ;
  wire tmp_5_i_fu_108_p2;
  wire tmp_5_i_fu_108_p2_carry__0_i_10_n_0;
  wire tmp_5_i_fu_108_p2_carry__0_i_11_n_0;
  wire tmp_5_i_fu_108_p2_carry__0_i_12_n_0;
  wire tmp_5_i_fu_108_p2_carry__0_i_13_n_0;
  wire tmp_5_i_fu_108_p2_carry__0_i_14_n_0;
  wire tmp_5_i_fu_108_p2_carry__0_i_15_n_0;
  wire tmp_5_i_fu_108_p2_carry__0_i_16_n_0;
  wire tmp_5_i_fu_108_p2_carry__0_i_1_n_0;
  wire tmp_5_i_fu_108_p2_carry__0_i_2_n_0;
  wire tmp_5_i_fu_108_p2_carry__0_i_3_n_0;
  wire tmp_5_i_fu_108_p2_carry__0_i_4_n_0;
  wire tmp_5_i_fu_108_p2_carry__0_i_5_n_0;
  wire tmp_5_i_fu_108_p2_carry__0_i_6_n_0;
  wire tmp_5_i_fu_108_p2_carry__0_i_7_n_0;
  wire tmp_5_i_fu_108_p2_carry__0_i_8_n_0;
  wire tmp_5_i_fu_108_p2_carry__0_i_9_n_0;
  wire tmp_5_i_fu_108_p2_carry__0_n_0;
  wire tmp_5_i_fu_108_p2_carry__0_n_1;
  wire tmp_5_i_fu_108_p2_carry__0_n_2;
  wire tmp_5_i_fu_108_p2_carry__0_n_3;
  wire tmp_5_i_fu_108_p2_carry__1_i_10_n_0;
  wire tmp_5_i_fu_108_p2_carry__1_i_11_n_0;
  wire tmp_5_i_fu_108_p2_carry__1_i_12_n_0;
  wire tmp_5_i_fu_108_p2_carry__1_i_13_n_0;
  wire tmp_5_i_fu_108_p2_carry__1_i_14_n_0;
  wire tmp_5_i_fu_108_p2_carry__1_i_15_n_0;
  wire tmp_5_i_fu_108_p2_carry__1_i_16_n_0;
  wire tmp_5_i_fu_108_p2_carry__1_i_1_n_0;
  wire tmp_5_i_fu_108_p2_carry__1_i_2_n_0;
  wire tmp_5_i_fu_108_p2_carry__1_i_3_n_0;
  wire tmp_5_i_fu_108_p2_carry__1_i_4_n_0;
  wire tmp_5_i_fu_108_p2_carry__1_i_5_n_0;
  wire tmp_5_i_fu_108_p2_carry__1_i_6_n_0;
  wire tmp_5_i_fu_108_p2_carry__1_i_7_n_0;
  wire tmp_5_i_fu_108_p2_carry__1_i_8_n_0;
  wire tmp_5_i_fu_108_p2_carry__1_i_9_n_0;
  wire tmp_5_i_fu_108_p2_carry__1_n_0;
  wire tmp_5_i_fu_108_p2_carry__1_n_1;
  wire tmp_5_i_fu_108_p2_carry__1_n_2;
  wire tmp_5_i_fu_108_p2_carry__1_n_3;
  wire tmp_5_i_fu_108_p2_carry__2_i_10_n_0;
  wire tmp_5_i_fu_108_p2_carry__2_i_11_n_0;
  wire tmp_5_i_fu_108_p2_carry__2_i_12_n_0;
  wire tmp_5_i_fu_108_p2_carry__2_i_13_n_0;
  wire tmp_5_i_fu_108_p2_carry__2_i_14_n_0;
  wire tmp_5_i_fu_108_p2_carry__2_i_1_n_0;
  wire tmp_5_i_fu_108_p2_carry__2_i_2_n_0;
  wire tmp_5_i_fu_108_p2_carry__2_i_3_n_0;
  wire tmp_5_i_fu_108_p2_carry__2_i_4_n_0;
  wire tmp_5_i_fu_108_p2_carry__2_i_5_n_0;
  wire tmp_5_i_fu_108_p2_carry__2_i_6_n_0;
  wire tmp_5_i_fu_108_p2_carry__2_i_7_n_0;
  wire tmp_5_i_fu_108_p2_carry__2_i_8_n_0;
  wire tmp_5_i_fu_108_p2_carry__2_i_9_n_0;
  wire tmp_5_i_fu_108_p2_carry__2_n_1;
  wire tmp_5_i_fu_108_p2_carry__2_n_2;
  wire tmp_5_i_fu_108_p2_carry__2_n_3;
  wire tmp_5_i_fu_108_p2_carry_i_10_n_0;
  wire tmp_5_i_fu_108_p2_carry_i_11_n_0;
  wire tmp_5_i_fu_108_p2_carry_i_12_n_0;
  wire tmp_5_i_fu_108_p2_carry_i_13_n_0;
  wire tmp_5_i_fu_108_p2_carry_i_14_n_0;
  wire tmp_5_i_fu_108_p2_carry_i_15_n_0;
  wire tmp_5_i_fu_108_p2_carry_i_16_n_0;
  wire tmp_5_i_fu_108_p2_carry_i_17_n_0;
  wire tmp_5_i_fu_108_p2_carry_i_1_n_0;
  wire tmp_5_i_fu_108_p2_carry_i_2_n_0;
  wire tmp_5_i_fu_108_p2_carry_i_3_n_0;
  wire tmp_5_i_fu_108_p2_carry_i_4_n_0;
  wire tmp_5_i_fu_108_p2_carry_i_5_n_0;
  wire tmp_5_i_fu_108_p2_carry_i_6_n_0;
  wire tmp_5_i_fu_108_p2_carry_i_7_n_0;
  wire tmp_5_i_fu_108_p2_carry_i_8_n_0;
  wire tmp_5_i_fu_108_p2_carry_i_9_n_0;
  wire tmp_5_i_fu_108_p2_carry_n_0;
  wire tmp_5_i_fu_108_p2_carry_n_1;
  wire tmp_5_i_fu_108_p2_carry_n_2;
  wire tmp_5_i_fu_108_p2_carry_n_3;
  wire tmp_5_i_reg_159;
  wire \tmp_5_i_reg_159[0]_i_1_n_0 ;
  wire [3:2]\NLW_r_reg_163_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_r_reg_163_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_tmp_5_i_fu_108_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_5_i_fu_108_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_5_i_fu_108_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_5_i_fu_108_p2_carry__2_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(tmp_13_reg_178[0]),
        .I1(\SRL_SIG[0][7]_i_3_n_0 ),
        .I2(tmp_12_reg_173[0]),
        .I3(\p_024_rec_i_reg_93[30]_i_2_n_0 ),
        .I4(\SRL_SIG[0][0]_i_2_n_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][0]_i_2 
       (.I0(tmp_11_reg_168[0]),
        .I1(\SRL_SIG[0][7]_i_4_n_0 ),
        .I2(in_stream_data_V_0_payload_B[0]),
        .I3(in_stream_data_V_0_sel),
        .I4(in_stream_data_V_0_payload_A[0]),
        .O(\SRL_SIG[0][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(tmp_13_reg_178[1]),
        .I1(\SRL_SIG[0][7]_i_3_n_0 ),
        .I2(tmp_12_reg_173[1]),
        .I3(\p_024_rec_i_reg_93[30]_i_2_n_0 ),
        .I4(\SRL_SIG[0][1]_i_2_n_0 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][1]_i_2 
       (.I0(tmp_11_reg_168[1]),
        .I1(\SRL_SIG[0][7]_i_4_n_0 ),
        .I2(in_stream_data_V_0_payload_B[1]),
        .I3(in_stream_data_V_0_sel),
        .I4(in_stream_data_V_0_payload_A[1]),
        .O(\SRL_SIG[0][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(tmp_13_reg_178[2]),
        .I1(\SRL_SIG[0][7]_i_3_n_0 ),
        .I2(tmp_12_reg_173[2]),
        .I3(\p_024_rec_i_reg_93[30]_i_2_n_0 ),
        .I4(\SRL_SIG[0][2]_i_2_n_0 ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][2]_i_2 
       (.I0(tmp_11_reg_168[2]),
        .I1(\SRL_SIG[0][7]_i_4_n_0 ),
        .I2(in_stream_data_V_0_payload_B[2]),
        .I3(in_stream_data_V_0_sel),
        .I4(in_stream_data_V_0_payload_A[2]),
        .O(\SRL_SIG[0][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(tmp_13_reg_178[3]),
        .I1(\SRL_SIG[0][7]_i_3_n_0 ),
        .I2(tmp_12_reg_173[3]),
        .I3(\p_024_rec_i_reg_93[30]_i_2_n_0 ),
        .I4(\SRL_SIG[0][3]_i_2_n_0 ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][3]_i_2 
       (.I0(tmp_11_reg_168[3]),
        .I1(\SRL_SIG[0][7]_i_4_n_0 ),
        .I2(in_stream_data_V_0_payload_B[3]),
        .I3(in_stream_data_V_0_sel),
        .I4(in_stream_data_V_0_payload_A[3]),
        .O(\SRL_SIG[0][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(tmp_13_reg_178[4]),
        .I1(\SRL_SIG[0][7]_i_3_n_0 ),
        .I2(tmp_12_reg_173[4]),
        .I3(\p_024_rec_i_reg_93[30]_i_2_n_0 ),
        .I4(\SRL_SIG[0][4]_i_2_n_0 ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][4]_i_2 
       (.I0(tmp_11_reg_168[4]),
        .I1(\SRL_SIG[0][7]_i_4_n_0 ),
        .I2(in_stream_data_V_0_payload_B[4]),
        .I3(in_stream_data_V_0_sel),
        .I4(in_stream_data_V_0_payload_A[4]),
        .O(\SRL_SIG[0][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(tmp_13_reg_178[5]),
        .I1(\SRL_SIG[0][7]_i_3_n_0 ),
        .I2(tmp_12_reg_173[5]),
        .I3(\p_024_rec_i_reg_93[30]_i_2_n_0 ),
        .I4(\SRL_SIG[0][5]_i_2_n_0 ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][5]_i_2 
       (.I0(tmp_11_reg_168[5]),
        .I1(\SRL_SIG[0][7]_i_4_n_0 ),
        .I2(in_stream_data_V_0_payload_B[5]),
        .I3(in_stream_data_V_0_sel),
        .I4(in_stream_data_V_0_payload_A[5]),
        .O(\SRL_SIG[0][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(tmp_13_reg_178[6]),
        .I1(\SRL_SIG[0][7]_i_3_n_0 ),
        .I2(tmp_12_reg_173[6]),
        .I3(\p_024_rec_i_reg_93[30]_i_2_n_0 ),
        .I4(\SRL_SIG[0][6]_i_2_n_0 ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][6]_i_2 
       (.I0(tmp_11_reg_168[6]),
        .I1(\SRL_SIG[0][7]_i_4_n_0 ),
        .I2(in_stream_data_V_0_payload_B[6]),
        .I3(in_stream_data_V_0_sel),
        .I4(in_stream_data_V_0_payload_A[6]),
        .O(\SRL_SIG[0][6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\SRL_SIG[0][7]_i_3_n_0 ),
        .I1(\p_024_rec_i_reg_93[30]_i_2_n_0 ),
        .I2(\SRL_SIG[0][7]_i_4_n_0 ),
        .I3(in_stream_data_V_0_sel0),
        .O(shiftReg_ce));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(tmp_13_reg_178[7]),
        .I1(\SRL_SIG[0][7]_i_3_n_0 ),
        .I2(tmp_12_reg_173[7]),
        .I3(\p_024_rec_i_reg_93[30]_i_2_n_0 ),
        .I4(\SRL_SIG[0][7]_i_6_n_0 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][7]_i_3 
       (.I0(g_img_0_data_stream_s_full_n),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_reg_pp0_iter1_tmp_5_i_reg_159),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\SRL_SIG[0][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][7]_i_4 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(tmp_5_i_reg_159),
        .I2(g_img_0_data_stream_s_full_n),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(\SRL_SIG[0][7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \SRL_SIG[0][7]_i_5 
       (.I0(g_img_0_data_stream_s_full_n),
        .I1(\in_stream_data_V_0_state_reg_n_0_[0] ),
        .I2(tmp_5_i_reg_159),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(in_stream_data_V_0_sel0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][7]_i_6 
       (.I0(tmp_11_reg_168[7]),
        .I1(\SRL_SIG[0][7]_i_4_n_0 ),
        .I2(in_stream_data_V_0_payload_B[7]),
        .I3(in_stream_data_V_0_sel),
        .I4(in_stream_data_V_0_payload_A[7]),
        .O(\SRL_SIG[0][7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hFBFFAAAA)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(Q[1]),
        .I1(packets_loc_channel_empty_n),
        .I2(ap_sync_reg_Loop_1_proc_U0_ap_ready_reg),
        .I3(Loop_loop_height_pro_U0_ap_start),
        .I4(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAEAAA)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(\ap_CS_fsm[1]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_5_i_reg_159),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(g_img_0_data_stream_s_full_n),
        .I5(ap_NS_fsm1),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(g_img_0_data_stream_s_full_n),
        .I2(tmp_5_i_reg_159),
        .I3(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(Q[0]),
        .I1(Loop_loop_height_pro_U0_ap_start),
        .I2(ap_sync_reg_Loop_1_proc_U0_ap_ready_reg),
        .I3(packets_loc_channel_empty_n),
        .O(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'hFFFFFF8F88888888)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\ap_CS_fsm[2]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(tmp_5_i_fu_108_p2),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(ap_reg_pp0_iter1_tmp_5_i_reg_1590),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(g_img_0_data_stream_s_full_n),
        .I1(ap_reg_pp0_iter1_tmp_5_i_reg_159),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\ap_CS_fsm[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(tmp_5_i_reg_159),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(g_img_0_data_stream_s_full_n),
        .O(ap_reg_pp0_iter1_tmp_5_i_reg_1590));
  LUT5 #(
    .INIT(32'hF888FF88)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(\ap_CS_fsm[3]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm[5]_i_2_n_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(g_img_0_data_stream_s_full_n),
        .I1(\in_stream_data_V_0_state_reg_n_0_[0] ),
        .I2(tmp_5_i_reg_159),
        .I3(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8CCCFCCC8CCC0CCC)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(\in_stream_data_V_0_state_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(tmp_5_i_reg_159),
        .I4(g_img_0_data_stream_s_full_n),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(ap_NS_fsm[4]));
  LUT5 #(
    .INIT(32'h220C2200)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(\ap_CS_fsm[5]_i_2_n_0 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(tmp_5_i_fu_108_p2),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_reg_pp0_iter1_tmp_5_i_reg_159),
        .I3(g_img_0_data_stream_s_full_n),
        .O(\ap_CS_fsm[5]_i_2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hD0D0D000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_reg_pp0_iter1_tmp_5_i_reg_1590),
        .I1(tmp_5_i_fu_108_p2),
        .I2(ap_rst_n),
        .I3(ap_NS_fsm1),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h40CC400040004000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_NS_fsm1),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_enable_reg_pp0_iter1_i_2_n_0),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(tmp_5_i_fu_108_p2),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h000008FF)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(tmp_5_i_reg_159),
        .I2(g_img_0_data_stream_s_full_n),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(\ap_CS_fsm[5]_i_2_n_0 ),
        .O(ap_enable_reg_pp0_iter1_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hDDDD8808)) 
    \ap_reg_pp0_iter1_tmp_5_i_reg_159[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(tmp_5_i_reg_159),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(g_img_0_data_stream_s_full_n),
        .I4(ap_reg_pp0_iter1_tmp_5_i_reg_159),
        .O(\ap_reg_pp0_iter1_tmp_5_i_reg_159[0]_i_1_n_0 ));
  FDRE \ap_reg_pp0_iter1_tmp_5_i_reg_159_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_tmp_5_i_reg_159[0]_i_1_n_0 ),
        .Q(ap_reg_pp0_iter1_tmp_5_i_reg_159),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_sync_reg_Loop_1_proc_U0_ap_ready_i_1
       (.I0(Q[1]),
        .I1(ap_sync_reg_Loop_1_proc_U0_ap_ready_reg),
        .I2(ap_rst_n),
        .I3(Loop_loop_height_pro_U0_ap_start),
        .I4(ap_sync_ready),
        .O(\ap_CS_fsm_reg[5]_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \in_stream_data_V_0_payload_A[31]_i_1 
       (.I0(in_stream_data_V_0_sel_wr),
        .I1(\in_stream_data_V_0_state_reg[1]_0 ),
        .I2(\in_stream_data_V_0_state_reg_n_0_[0] ),
        .O(in_stream_data_V_0_load_A));
  FDRE \in_stream_data_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[0]),
        .Q(in_stream_data_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[10]),
        .Q(in_stream_data_V_0_payload_A[10]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[11]),
        .Q(in_stream_data_V_0_payload_A[11]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[12]),
        .Q(in_stream_data_V_0_payload_A[12]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[13]),
        .Q(in_stream_data_V_0_payload_A[13]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[14]),
        .Q(in_stream_data_V_0_payload_A[14]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[15]),
        .Q(in_stream_data_V_0_payload_A[15]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[16]),
        .Q(in_stream_data_V_0_payload_A[16]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[17]),
        .Q(in_stream_data_V_0_payload_A[17]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[18]),
        .Q(in_stream_data_V_0_payload_A[18]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[19]),
        .Q(in_stream_data_V_0_payload_A[19]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[1]),
        .Q(in_stream_data_V_0_payload_A[1]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[20]),
        .Q(in_stream_data_V_0_payload_A[20]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[21]),
        .Q(in_stream_data_V_0_payload_A[21]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[22]),
        .Q(in_stream_data_V_0_payload_A[22]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[23]),
        .Q(in_stream_data_V_0_payload_A[23]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[24]),
        .Q(in_stream_data_V_0_payload_A[24]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[25]),
        .Q(in_stream_data_V_0_payload_A[25]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[26]),
        .Q(in_stream_data_V_0_payload_A[26]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[27]),
        .Q(in_stream_data_V_0_payload_A[27]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[28]),
        .Q(in_stream_data_V_0_payload_A[28]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[29]),
        .Q(in_stream_data_V_0_payload_A[29]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[2]),
        .Q(in_stream_data_V_0_payload_A[2]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[30]),
        .Q(in_stream_data_V_0_payload_A[30]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[31]),
        .Q(in_stream_data_V_0_payload_A[31]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[3]),
        .Q(in_stream_data_V_0_payload_A[3]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[4]),
        .Q(in_stream_data_V_0_payload_A[4]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[5]),
        .Q(in_stream_data_V_0_payload_A[5]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[6]),
        .Q(in_stream_data_V_0_payload_A[6]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[7]),
        .Q(in_stream_data_V_0_payload_A[7]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[8]),
        .Q(in_stream_data_V_0_payload_A[8]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[9]),
        .Q(in_stream_data_V_0_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \in_stream_data_V_0_payload_B[31]_i_1 
       (.I0(in_stream_data_V_0_sel_wr),
        .I1(\in_stream_data_V_0_state_reg[1]_0 ),
        .I2(\in_stream_data_V_0_state_reg_n_0_[0] ),
        .O(in_stream_data_V_0_load_B));
  FDRE \in_stream_data_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[0]),
        .Q(in_stream_data_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[10]),
        .Q(in_stream_data_V_0_payload_B[10]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[11]),
        .Q(in_stream_data_V_0_payload_B[11]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[12]),
        .Q(in_stream_data_V_0_payload_B[12]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[13]),
        .Q(in_stream_data_V_0_payload_B[13]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[14]),
        .Q(in_stream_data_V_0_payload_B[14]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[15]),
        .Q(in_stream_data_V_0_payload_B[15]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[16]),
        .Q(in_stream_data_V_0_payload_B[16]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[17]),
        .Q(in_stream_data_V_0_payload_B[17]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[18]),
        .Q(in_stream_data_V_0_payload_B[18]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[19]),
        .Q(in_stream_data_V_0_payload_B[19]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[1]),
        .Q(in_stream_data_V_0_payload_B[1]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[20]),
        .Q(in_stream_data_V_0_payload_B[20]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[21]),
        .Q(in_stream_data_V_0_payload_B[21]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[22]),
        .Q(in_stream_data_V_0_payload_B[22]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[23]),
        .Q(in_stream_data_V_0_payload_B[23]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[24]),
        .Q(in_stream_data_V_0_payload_B[24]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[25]),
        .Q(in_stream_data_V_0_payload_B[25]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[26]),
        .Q(in_stream_data_V_0_payload_B[26]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[27]),
        .Q(in_stream_data_V_0_payload_B[27]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[28]),
        .Q(in_stream_data_V_0_payload_B[28]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[29]),
        .Q(in_stream_data_V_0_payload_B[29]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[2]),
        .Q(in_stream_data_V_0_payload_B[2]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[30]),
        .Q(in_stream_data_V_0_payload_B[30]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[31]),
        .Q(in_stream_data_V_0_payload_B[31]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[3]),
        .Q(in_stream_data_V_0_payload_B[3]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[4]),
        .Q(in_stream_data_V_0_payload_B[4]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[5]),
        .Q(in_stream_data_V_0_payload_B[5]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[6]),
        .Q(in_stream_data_V_0_payload_B[6]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[7]),
        .Q(in_stream_data_V_0_payload_B[7]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[8]),
        .Q(in_stream_data_V_0_payload_B[8]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[9]),
        .Q(in_stream_data_V_0_payload_B[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    in_stream_data_V_0_sel_rd_i_1
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(tmp_5_i_reg_159),
        .I3(\in_stream_data_V_0_state_reg_n_0_[0] ),
        .I4(g_img_0_data_stream_s_full_n),
        .I5(in_stream_data_V_0_sel),
        .O(in_stream_data_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    in_stream_data_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_stream_data_V_0_sel_rd_i_1_n_0),
        .Q(in_stream_data_V_0_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    in_stream_data_V_0_sel_wr_i_1
       (.I0(\in_stream_data_V_0_state_reg[1]_0 ),
        .I1(in_stream_TVALID),
        .I2(in_stream_data_V_0_sel_wr),
        .O(in_stream_data_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    in_stream_data_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_stream_data_V_0_sel_wr_i_1_n_0),
        .Q(in_stream_data_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hD8F8F8F8F8F8F8F8)) 
    \in_stream_data_V_0_state[0]_i_1 
       (.I0(\in_stream_data_V_0_state_reg[1]_0 ),
        .I1(in_stream_TVALID),
        .I2(\in_stream_data_V_0_state_reg_n_0_[0] ),
        .I3(g_img_0_data_stream_s_full_n),
        .I4(\in_stream_data_V_0_state[1]_i_2_n_0 ),
        .I5(ap_CS_fsm_pp0_stage2),
        .O(\in_stream_data_V_0_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hD555FFFFD555D555)) 
    \in_stream_data_V_0_state[1]_i_1 
       (.I0(\in_stream_data_V_0_state_reg_n_0_[0] ),
        .I1(g_img_0_data_stream_s_full_n),
        .I2(\in_stream_data_V_0_state[1]_i_2_n_0 ),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(in_stream_TVALID),
        .I5(\in_stream_data_V_0_state_reg[1]_0 ),
        .O(in_stream_data_V_0_state));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \in_stream_data_V_0_state[1]_i_2 
       (.I0(tmp_5_i_reg_159),
        .I1(ap_enable_reg_pp0_iter0),
        .O(\in_stream_data_V_0_state[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \in_stream_data_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_stream_data_V_0_state[0]_i_1_n_0 ),
        .Q(\in_stream_data_V_0_state_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \in_stream_data_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_stream_data_V_0_state),
        .Q(\in_stream_data_V_0_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2
       (.I0(Q[1]),
        .I1(packets_loc_channel_empty_n),
        .O(\ap_CS_fsm_reg[5]_0 ));
  LUT5 #(
    .INIT(32'h00002000)) 
    \p_024_rec_i_reg_93[30]_i_1 
       (.I0(packets_loc_channel_empty_n),
        .I1(ap_sync_reg_Loop_1_proc_U0_ap_ready_reg),
        .I2(Loop_loop_height_pro_U0_ap_start),
        .I3(Q[0]),
        .I4(\p_024_rec_i_reg_93[30]_i_2_n_0 ),
        .O(p_024_rec_i_reg_93));
  LUT4 #(
    .INIT(16'h8000)) 
    \p_024_rec_i_reg_93[30]_i_2 
       (.I0(tmp_5_i_reg_159),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(g_img_0_data_stream_s_full_n),
        .O(\p_024_rec_i_reg_93[30]_i_2_n_0 ));
  FDRE \p_024_rec_i_reg_93_reg[0] 
       (.C(ap_clk),
        .CE(\p_024_rec_i_reg_93[30]_i_2_n_0 ),
        .D(r_reg_163_reg[0]),
        .Q(\p_024_rec_i_reg_93_reg_n_0_[0] ),
        .R(p_024_rec_i_reg_93));
  FDRE \p_024_rec_i_reg_93_reg[10] 
       (.C(ap_clk),
        .CE(\p_024_rec_i_reg_93[30]_i_2_n_0 ),
        .D(r_reg_163_reg[10]),
        .Q(\p_024_rec_i_reg_93_reg_n_0_[10] ),
        .R(p_024_rec_i_reg_93));
  FDRE \p_024_rec_i_reg_93_reg[11] 
       (.C(ap_clk),
        .CE(\p_024_rec_i_reg_93[30]_i_2_n_0 ),
        .D(r_reg_163_reg[11]),
        .Q(\p_024_rec_i_reg_93_reg_n_0_[11] ),
        .R(p_024_rec_i_reg_93));
  FDRE \p_024_rec_i_reg_93_reg[12] 
       (.C(ap_clk),
        .CE(\p_024_rec_i_reg_93[30]_i_2_n_0 ),
        .D(r_reg_163_reg[12]),
        .Q(\p_024_rec_i_reg_93_reg_n_0_[12] ),
        .R(p_024_rec_i_reg_93));
  FDRE \p_024_rec_i_reg_93_reg[13] 
       (.C(ap_clk),
        .CE(\p_024_rec_i_reg_93[30]_i_2_n_0 ),
        .D(r_reg_163_reg[13]),
        .Q(\p_024_rec_i_reg_93_reg_n_0_[13] ),
        .R(p_024_rec_i_reg_93));
  FDRE \p_024_rec_i_reg_93_reg[14] 
       (.C(ap_clk),
        .CE(\p_024_rec_i_reg_93[30]_i_2_n_0 ),
        .D(r_reg_163_reg[14]),
        .Q(\p_024_rec_i_reg_93_reg_n_0_[14] ),
        .R(p_024_rec_i_reg_93));
  FDRE \p_024_rec_i_reg_93_reg[15] 
       (.C(ap_clk),
        .CE(\p_024_rec_i_reg_93[30]_i_2_n_0 ),
        .D(r_reg_163_reg[15]),
        .Q(\p_024_rec_i_reg_93_reg_n_0_[15] ),
        .R(p_024_rec_i_reg_93));
  FDRE \p_024_rec_i_reg_93_reg[16] 
       (.C(ap_clk),
        .CE(\p_024_rec_i_reg_93[30]_i_2_n_0 ),
        .D(r_reg_163_reg[16]),
        .Q(\p_024_rec_i_reg_93_reg_n_0_[16] ),
        .R(p_024_rec_i_reg_93));
  FDRE \p_024_rec_i_reg_93_reg[17] 
       (.C(ap_clk),
        .CE(\p_024_rec_i_reg_93[30]_i_2_n_0 ),
        .D(r_reg_163_reg[17]),
        .Q(\p_024_rec_i_reg_93_reg_n_0_[17] ),
        .R(p_024_rec_i_reg_93));
  FDRE \p_024_rec_i_reg_93_reg[18] 
       (.C(ap_clk),
        .CE(\p_024_rec_i_reg_93[30]_i_2_n_0 ),
        .D(r_reg_163_reg[18]),
        .Q(\p_024_rec_i_reg_93_reg_n_0_[18] ),
        .R(p_024_rec_i_reg_93));
  FDRE \p_024_rec_i_reg_93_reg[19] 
       (.C(ap_clk),
        .CE(\p_024_rec_i_reg_93[30]_i_2_n_0 ),
        .D(r_reg_163_reg[19]),
        .Q(\p_024_rec_i_reg_93_reg_n_0_[19] ),
        .R(p_024_rec_i_reg_93));
  FDRE \p_024_rec_i_reg_93_reg[1] 
       (.C(ap_clk),
        .CE(\p_024_rec_i_reg_93[30]_i_2_n_0 ),
        .D(r_reg_163_reg[1]),
        .Q(\p_024_rec_i_reg_93_reg_n_0_[1] ),
        .R(p_024_rec_i_reg_93));
  FDRE \p_024_rec_i_reg_93_reg[20] 
       (.C(ap_clk),
        .CE(\p_024_rec_i_reg_93[30]_i_2_n_0 ),
        .D(r_reg_163_reg[20]),
        .Q(\p_024_rec_i_reg_93_reg_n_0_[20] ),
        .R(p_024_rec_i_reg_93));
  FDRE \p_024_rec_i_reg_93_reg[21] 
       (.C(ap_clk),
        .CE(\p_024_rec_i_reg_93[30]_i_2_n_0 ),
        .D(r_reg_163_reg[21]),
        .Q(\p_024_rec_i_reg_93_reg_n_0_[21] ),
        .R(p_024_rec_i_reg_93));
  FDRE \p_024_rec_i_reg_93_reg[22] 
       (.C(ap_clk),
        .CE(\p_024_rec_i_reg_93[30]_i_2_n_0 ),
        .D(r_reg_163_reg[22]),
        .Q(\p_024_rec_i_reg_93_reg_n_0_[22] ),
        .R(p_024_rec_i_reg_93));
  FDRE \p_024_rec_i_reg_93_reg[23] 
       (.C(ap_clk),
        .CE(\p_024_rec_i_reg_93[30]_i_2_n_0 ),
        .D(r_reg_163_reg[23]),
        .Q(\p_024_rec_i_reg_93_reg_n_0_[23] ),
        .R(p_024_rec_i_reg_93));
  FDRE \p_024_rec_i_reg_93_reg[24] 
       (.C(ap_clk),
        .CE(\p_024_rec_i_reg_93[30]_i_2_n_0 ),
        .D(r_reg_163_reg[24]),
        .Q(\p_024_rec_i_reg_93_reg_n_0_[24] ),
        .R(p_024_rec_i_reg_93));
  FDRE \p_024_rec_i_reg_93_reg[25] 
       (.C(ap_clk),
        .CE(\p_024_rec_i_reg_93[30]_i_2_n_0 ),
        .D(r_reg_163_reg[25]),
        .Q(\p_024_rec_i_reg_93_reg_n_0_[25] ),
        .R(p_024_rec_i_reg_93));
  FDRE \p_024_rec_i_reg_93_reg[26] 
       (.C(ap_clk),
        .CE(\p_024_rec_i_reg_93[30]_i_2_n_0 ),
        .D(r_reg_163_reg[26]),
        .Q(\p_024_rec_i_reg_93_reg_n_0_[26] ),
        .R(p_024_rec_i_reg_93));
  FDRE \p_024_rec_i_reg_93_reg[27] 
       (.C(ap_clk),
        .CE(\p_024_rec_i_reg_93[30]_i_2_n_0 ),
        .D(r_reg_163_reg[27]),
        .Q(\p_024_rec_i_reg_93_reg_n_0_[27] ),
        .R(p_024_rec_i_reg_93));
  FDRE \p_024_rec_i_reg_93_reg[28] 
       (.C(ap_clk),
        .CE(\p_024_rec_i_reg_93[30]_i_2_n_0 ),
        .D(r_reg_163_reg[28]),
        .Q(\p_024_rec_i_reg_93_reg_n_0_[28] ),
        .R(p_024_rec_i_reg_93));
  FDRE \p_024_rec_i_reg_93_reg[29] 
       (.C(ap_clk),
        .CE(\p_024_rec_i_reg_93[30]_i_2_n_0 ),
        .D(r_reg_163_reg[29]),
        .Q(\p_024_rec_i_reg_93_reg_n_0_[29] ),
        .R(p_024_rec_i_reg_93));
  FDRE \p_024_rec_i_reg_93_reg[2] 
       (.C(ap_clk),
        .CE(\p_024_rec_i_reg_93[30]_i_2_n_0 ),
        .D(r_reg_163_reg[2]),
        .Q(\p_024_rec_i_reg_93_reg_n_0_[2] ),
        .R(p_024_rec_i_reg_93));
  FDRE \p_024_rec_i_reg_93_reg[30] 
       (.C(ap_clk),
        .CE(\p_024_rec_i_reg_93[30]_i_2_n_0 ),
        .D(r_reg_163_reg[30]),
        .Q(\p_024_rec_i_reg_93_reg_n_0_[30] ),
        .R(p_024_rec_i_reg_93));
  FDRE \p_024_rec_i_reg_93_reg[3] 
       (.C(ap_clk),
        .CE(\p_024_rec_i_reg_93[30]_i_2_n_0 ),
        .D(r_reg_163_reg[3]),
        .Q(\p_024_rec_i_reg_93_reg_n_0_[3] ),
        .R(p_024_rec_i_reg_93));
  FDRE \p_024_rec_i_reg_93_reg[4] 
       (.C(ap_clk),
        .CE(\p_024_rec_i_reg_93[30]_i_2_n_0 ),
        .D(r_reg_163_reg[4]),
        .Q(\p_024_rec_i_reg_93_reg_n_0_[4] ),
        .R(p_024_rec_i_reg_93));
  FDRE \p_024_rec_i_reg_93_reg[5] 
       (.C(ap_clk),
        .CE(\p_024_rec_i_reg_93[30]_i_2_n_0 ),
        .D(r_reg_163_reg[5]),
        .Q(\p_024_rec_i_reg_93_reg_n_0_[5] ),
        .R(p_024_rec_i_reg_93));
  FDRE \p_024_rec_i_reg_93_reg[6] 
       (.C(ap_clk),
        .CE(\p_024_rec_i_reg_93[30]_i_2_n_0 ),
        .D(r_reg_163_reg[6]),
        .Q(\p_024_rec_i_reg_93_reg_n_0_[6] ),
        .R(p_024_rec_i_reg_93));
  FDRE \p_024_rec_i_reg_93_reg[7] 
       (.C(ap_clk),
        .CE(\p_024_rec_i_reg_93[30]_i_2_n_0 ),
        .D(r_reg_163_reg[7]),
        .Q(\p_024_rec_i_reg_93_reg_n_0_[7] ),
        .R(p_024_rec_i_reg_93));
  FDRE \p_024_rec_i_reg_93_reg[8] 
       (.C(ap_clk),
        .CE(\p_024_rec_i_reg_93[30]_i_2_n_0 ),
        .D(r_reg_163_reg[8]),
        .Q(\p_024_rec_i_reg_93_reg_n_0_[8] ),
        .R(p_024_rec_i_reg_93));
  FDRE \p_024_rec_i_reg_93_reg[9] 
       (.C(ap_clk),
        .CE(\p_024_rec_i_reg_93[30]_i_2_n_0 ),
        .D(r_reg_163_reg[9]),
        .Q(\p_024_rec_i_reg_93_reg_n_0_[9] ),
        .R(p_024_rec_i_reg_93));
  LUT5 #(
    .INIT(32'hBF000000)) 
    \r_reg_163[0]_i_1 
       (.I0(g_img_0_data_stream_s_full_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_5_i_reg_159),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0),
        .O(\r_reg_163[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_163[0]_i_3 
       (.I0(r_reg_163_reg[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[3] ),
        .O(\r_reg_163[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_163[0]_i_4 
       (.I0(r_reg_163_reg[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[2] ),
        .O(\r_reg_163[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_163[0]_i_5 
       (.I0(r_reg_163_reg[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[1] ),
        .O(\r_reg_163[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h1555D555)) 
    \r_reg_163[0]_i_6 
       (.I0(\p_024_rec_i_reg_93_reg_n_0_[0] ),
        .I1(tmp_5_i_reg_159),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(r_reg_163_reg[0]),
        .O(\r_reg_163[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_163[12]_i_2 
       (.I0(r_reg_163_reg[15]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[15] ),
        .O(\r_reg_163[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_163[12]_i_3 
       (.I0(r_reg_163_reg[14]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[14] ),
        .O(\r_reg_163[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_163[12]_i_4 
       (.I0(r_reg_163_reg[13]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[13] ),
        .O(\r_reg_163[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_163[12]_i_5 
       (.I0(r_reg_163_reg[12]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[12] ),
        .O(\r_reg_163[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_163[16]_i_2 
       (.I0(r_reg_163_reg[19]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[19] ),
        .O(\r_reg_163[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_163[16]_i_3 
       (.I0(r_reg_163_reg[18]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[18] ),
        .O(\r_reg_163[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_163[16]_i_4 
       (.I0(r_reg_163_reg[17]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[17] ),
        .O(\r_reg_163[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_163[16]_i_5 
       (.I0(r_reg_163_reg[16]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[16] ),
        .O(\r_reg_163[16]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_163[20]_i_2 
       (.I0(r_reg_163_reg[23]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[23] ),
        .O(\r_reg_163[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_163[20]_i_3 
       (.I0(r_reg_163_reg[22]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[22] ),
        .O(\r_reg_163[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_163[20]_i_4 
       (.I0(r_reg_163_reg[21]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[21] ),
        .O(\r_reg_163[20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_163[20]_i_5 
       (.I0(r_reg_163_reg[20]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[20] ),
        .O(\r_reg_163[20]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_163[24]_i_2 
       (.I0(r_reg_163_reg[27]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[27] ),
        .O(\r_reg_163[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_163[24]_i_3 
       (.I0(r_reg_163_reg[26]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[26] ),
        .O(\r_reg_163[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_163[24]_i_4 
       (.I0(r_reg_163_reg[25]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[25] ),
        .O(\r_reg_163[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_163[24]_i_5 
       (.I0(r_reg_163_reg[24]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[24] ),
        .O(\r_reg_163[24]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_163[28]_i_2 
       (.I0(r_reg_163_reg[30]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[30] ),
        .O(\r_reg_163[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_163[28]_i_3 
       (.I0(r_reg_163_reg[29]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[29] ),
        .O(\r_reg_163[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_163[28]_i_4 
       (.I0(r_reg_163_reg[28]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[28] ),
        .O(\r_reg_163[28]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_163[4]_i_2 
       (.I0(r_reg_163_reg[7]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[7] ),
        .O(\r_reg_163[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_163[4]_i_3 
       (.I0(r_reg_163_reg[6]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[6] ),
        .O(\r_reg_163[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_163[4]_i_4 
       (.I0(r_reg_163_reg[5]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[5] ),
        .O(\r_reg_163[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_163[4]_i_5 
       (.I0(r_reg_163_reg[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[4] ),
        .O(\r_reg_163[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_163[8]_i_2 
       (.I0(r_reg_163_reg[11]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[11] ),
        .O(\r_reg_163[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_163[8]_i_3 
       (.I0(r_reg_163_reg[10]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[10] ),
        .O(\r_reg_163[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_163[8]_i_4 
       (.I0(r_reg_163_reg[9]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[9] ),
        .O(\r_reg_163[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_163[8]_i_5 
       (.I0(r_reg_163_reg[8]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[8] ),
        .O(\r_reg_163[8]_i_5_n_0 ));
  FDRE \r_reg_163_reg[0] 
       (.C(ap_clk),
        .CE(\r_reg_163[0]_i_1_n_0 ),
        .D(\r_reg_163_reg[0]_i_2_n_7 ),
        .Q(r_reg_163_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \r_reg_163_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\r_reg_163_reg[0]_i_2_n_0 ,\r_reg_163_reg[0]_i_2_n_1 ,\r_reg_163_reg[0]_i_2_n_2 ,\r_reg_163_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\r_reg_163_reg[0]_i_2_n_4 ,\r_reg_163_reg[0]_i_2_n_5 ,\r_reg_163_reg[0]_i_2_n_6 ,\r_reg_163_reg[0]_i_2_n_7 }),
        .S({\r_reg_163[0]_i_3_n_0 ,\r_reg_163[0]_i_4_n_0 ,\r_reg_163[0]_i_5_n_0 ,\r_reg_163[0]_i_6_n_0 }));
  FDRE \r_reg_163_reg[10] 
       (.C(ap_clk),
        .CE(\r_reg_163[0]_i_1_n_0 ),
        .D(\r_reg_163_reg[8]_i_1_n_5 ),
        .Q(r_reg_163_reg[10]),
        .R(1'b0));
  FDRE \r_reg_163_reg[11] 
       (.C(ap_clk),
        .CE(\r_reg_163[0]_i_1_n_0 ),
        .D(\r_reg_163_reg[8]_i_1_n_4 ),
        .Q(r_reg_163_reg[11]),
        .R(1'b0));
  FDRE \r_reg_163_reg[12] 
       (.C(ap_clk),
        .CE(\r_reg_163[0]_i_1_n_0 ),
        .D(\r_reg_163_reg[12]_i_1_n_7 ),
        .Q(r_reg_163_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \r_reg_163_reg[12]_i_1 
       (.CI(\r_reg_163_reg[8]_i_1_n_0 ),
        .CO({\r_reg_163_reg[12]_i_1_n_0 ,\r_reg_163_reg[12]_i_1_n_1 ,\r_reg_163_reg[12]_i_1_n_2 ,\r_reg_163_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_reg_163_reg[12]_i_1_n_4 ,\r_reg_163_reg[12]_i_1_n_5 ,\r_reg_163_reg[12]_i_1_n_6 ,\r_reg_163_reg[12]_i_1_n_7 }),
        .S({\r_reg_163[12]_i_2_n_0 ,\r_reg_163[12]_i_3_n_0 ,\r_reg_163[12]_i_4_n_0 ,\r_reg_163[12]_i_5_n_0 }));
  FDRE \r_reg_163_reg[13] 
       (.C(ap_clk),
        .CE(\r_reg_163[0]_i_1_n_0 ),
        .D(\r_reg_163_reg[12]_i_1_n_6 ),
        .Q(r_reg_163_reg[13]),
        .R(1'b0));
  FDRE \r_reg_163_reg[14] 
       (.C(ap_clk),
        .CE(\r_reg_163[0]_i_1_n_0 ),
        .D(\r_reg_163_reg[12]_i_1_n_5 ),
        .Q(r_reg_163_reg[14]),
        .R(1'b0));
  FDRE \r_reg_163_reg[15] 
       (.C(ap_clk),
        .CE(\r_reg_163[0]_i_1_n_0 ),
        .D(\r_reg_163_reg[12]_i_1_n_4 ),
        .Q(r_reg_163_reg[15]),
        .R(1'b0));
  FDRE \r_reg_163_reg[16] 
       (.C(ap_clk),
        .CE(\r_reg_163[0]_i_1_n_0 ),
        .D(\r_reg_163_reg[16]_i_1_n_7 ),
        .Q(r_reg_163_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \r_reg_163_reg[16]_i_1 
       (.CI(\r_reg_163_reg[12]_i_1_n_0 ),
        .CO({\r_reg_163_reg[16]_i_1_n_0 ,\r_reg_163_reg[16]_i_1_n_1 ,\r_reg_163_reg[16]_i_1_n_2 ,\r_reg_163_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_reg_163_reg[16]_i_1_n_4 ,\r_reg_163_reg[16]_i_1_n_5 ,\r_reg_163_reg[16]_i_1_n_6 ,\r_reg_163_reg[16]_i_1_n_7 }),
        .S({\r_reg_163[16]_i_2_n_0 ,\r_reg_163[16]_i_3_n_0 ,\r_reg_163[16]_i_4_n_0 ,\r_reg_163[16]_i_5_n_0 }));
  FDRE \r_reg_163_reg[17] 
       (.C(ap_clk),
        .CE(\r_reg_163[0]_i_1_n_0 ),
        .D(\r_reg_163_reg[16]_i_1_n_6 ),
        .Q(r_reg_163_reg[17]),
        .R(1'b0));
  FDRE \r_reg_163_reg[18] 
       (.C(ap_clk),
        .CE(\r_reg_163[0]_i_1_n_0 ),
        .D(\r_reg_163_reg[16]_i_1_n_5 ),
        .Q(r_reg_163_reg[18]),
        .R(1'b0));
  FDRE \r_reg_163_reg[19] 
       (.C(ap_clk),
        .CE(\r_reg_163[0]_i_1_n_0 ),
        .D(\r_reg_163_reg[16]_i_1_n_4 ),
        .Q(r_reg_163_reg[19]),
        .R(1'b0));
  FDRE \r_reg_163_reg[1] 
       (.C(ap_clk),
        .CE(\r_reg_163[0]_i_1_n_0 ),
        .D(\r_reg_163_reg[0]_i_2_n_6 ),
        .Q(r_reg_163_reg[1]),
        .R(1'b0));
  FDRE \r_reg_163_reg[20] 
       (.C(ap_clk),
        .CE(\r_reg_163[0]_i_1_n_0 ),
        .D(\r_reg_163_reg[20]_i_1_n_7 ),
        .Q(r_reg_163_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \r_reg_163_reg[20]_i_1 
       (.CI(\r_reg_163_reg[16]_i_1_n_0 ),
        .CO({\r_reg_163_reg[20]_i_1_n_0 ,\r_reg_163_reg[20]_i_1_n_1 ,\r_reg_163_reg[20]_i_1_n_2 ,\r_reg_163_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_reg_163_reg[20]_i_1_n_4 ,\r_reg_163_reg[20]_i_1_n_5 ,\r_reg_163_reg[20]_i_1_n_6 ,\r_reg_163_reg[20]_i_1_n_7 }),
        .S({\r_reg_163[20]_i_2_n_0 ,\r_reg_163[20]_i_3_n_0 ,\r_reg_163[20]_i_4_n_0 ,\r_reg_163[20]_i_5_n_0 }));
  FDRE \r_reg_163_reg[21] 
       (.C(ap_clk),
        .CE(\r_reg_163[0]_i_1_n_0 ),
        .D(\r_reg_163_reg[20]_i_1_n_6 ),
        .Q(r_reg_163_reg[21]),
        .R(1'b0));
  FDRE \r_reg_163_reg[22] 
       (.C(ap_clk),
        .CE(\r_reg_163[0]_i_1_n_0 ),
        .D(\r_reg_163_reg[20]_i_1_n_5 ),
        .Q(r_reg_163_reg[22]),
        .R(1'b0));
  FDRE \r_reg_163_reg[23] 
       (.C(ap_clk),
        .CE(\r_reg_163[0]_i_1_n_0 ),
        .D(\r_reg_163_reg[20]_i_1_n_4 ),
        .Q(r_reg_163_reg[23]),
        .R(1'b0));
  FDRE \r_reg_163_reg[24] 
       (.C(ap_clk),
        .CE(\r_reg_163[0]_i_1_n_0 ),
        .D(\r_reg_163_reg[24]_i_1_n_7 ),
        .Q(r_reg_163_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \r_reg_163_reg[24]_i_1 
       (.CI(\r_reg_163_reg[20]_i_1_n_0 ),
        .CO({\r_reg_163_reg[24]_i_1_n_0 ,\r_reg_163_reg[24]_i_1_n_1 ,\r_reg_163_reg[24]_i_1_n_2 ,\r_reg_163_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_reg_163_reg[24]_i_1_n_4 ,\r_reg_163_reg[24]_i_1_n_5 ,\r_reg_163_reg[24]_i_1_n_6 ,\r_reg_163_reg[24]_i_1_n_7 }),
        .S({\r_reg_163[24]_i_2_n_0 ,\r_reg_163[24]_i_3_n_0 ,\r_reg_163[24]_i_4_n_0 ,\r_reg_163[24]_i_5_n_0 }));
  FDRE \r_reg_163_reg[25] 
       (.C(ap_clk),
        .CE(\r_reg_163[0]_i_1_n_0 ),
        .D(\r_reg_163_reg[24]_i_1_n_6 ),
        .Q(r_reg_163_reg[25]),
        .R(1'b0));
  FDRE \r_reg_163_reg[26] 
       (.C(ap_clk),
        .CE(\r_reg_163[0]_i_1_n_0 ),
        .D(\r_reg_163_reg[24]_i_1_n_5 ),
        .Q(r_reg_163_reg[26]),
        .R(1'b0));
  FDRE \r_reg_163_reg[27] 
       (.C(ap_clk),
        .CE(\r_reg_163[0]_i_1_n_0 ),
        .D(\r_reg_163_reg[24]_i_1_n_4 ),
        .Q(r_reg_163_reg[27]),
        .R(1'b0));
  FDRE \r_reg_163_reg[28] 
       (.C(ap_clk),
        .CE(\r_reg_163[0]_i_1_n_0 ),
        .D(\r_reg_163_reg[28]_i_1_n_7 ),
        .Q(r_reg_163_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \r_reg_163_reg[28]_i_1 
       (.CI(\r_reg_163_reg[24]_i_1_n_0 ),
        .CO({\NLW_r_reg_163_reg[28]_i_1_CO_UNCONNECTED [3:2],\r_reg_163_reg[28]_i_1_n_2 ,\r_reg_163_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_r_reg_163_reg[28]_i_1_O_UNCONNECTED [3],\r_reg_163_reg[28]_i_1_n_5 ,\r_reg_163_reg[28]_i_1_n_6 ,\r_reg_163_reg[28]_i_1_n_7 }),
        .S({1'b0,\r_reg_163[28]_i_2_n_0 ,\r_reg_163[28]_i_3_n_0 ,\r_reg_163[28]_i_4_n_0 }));
  FDRE \r_reg_163_reg[29] 
       (.C(ap_clk),
        .CE(\r_reg_163[0]_i_1_n_0 ),
        .D(\r_reg_163_reg[28]_i_1_n_6 ),
        .Q(r_reg_163_reg[29]),
        .R(1'b0));
  FDRE \r_reg_163_reg[2] 
       (.C(ap_clk),
        .CE(\r_reg_163[0]_i_1_n_0 ),
        .D(\r_reg_163_reg[0]_i_2_n_5 ),
        .Q(r_reg_163_reg[2]),
        .R(1'b0));
  FDRE \r_reg_163_reg[30] 
       (.C(ap_clk),
        .CE(\r_reg_163[0]_i_1_n_0 ),
        .D(\r_reg_163_reg[28]_i_1_n_5 ),
        .Q(r_reg_163_reg[30]),
        .R(1'b0));
  FDRE \r_reg_163_reg[3] 
       (.C(ap_clk),
        .CE(\r_reg_163[0]_i_1_n_0 ),
        .D(\r_reg_163_reg[0]_i_2_n_4 ),
        .Q(r_reg_163_reg[3]),
        .R(1'b0));
  FDRE \r_reg_163_reg[4] 
       (.C(ap_clk),
        .CE(\r_reg_163[0]_i_1_n_0 ),
        .D(\r_reg_163_reg[4]_i_1_n_7 ),
        .Q(r_reg_163_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \r_reg_163_reg[4]_i_1 
       (.CI(\r_reg_163_reg[0]_i_2_n_0 ),
        .CO({\r_reg_163_reg[4]_i_1_n_0 ,\r_reg_163_reg[4]_i_1_n_1 ,\r_reg_163_reg[4]_i_1_n_2 ,\r_reg_163_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_reg_163_reg[4]_i_1_n_4 ,\r_reg_163_reg[4]_i_1_n_5 ,\r_reg_163_reg[4]_i_1_n_6 ,\r_reg_163_reg[4]_i_1_n_7 }),
        .S({\r_reg_163[4]_i_2_n_0 ,\r_reg_163[4]_i_3_n_0 ,\r_reg_163[4]_i_4_n_0 ,\r_reg_163[4]_i_5_n_0 }));
  FDRE \r_reg_163_reg[5] 
       (.C(ap_clk),
        .CE(\r_reg_163[0]_i_1_n_0 ),
        .D(\r_reg_163_reg[4]_i_1_n_6 ),
        .Q(r_reg_163_reg[5]),
        .R(1'b0));
  FDRE \r_reg_163_reg[6] 
       (.C(ap_clk),
        .CE(\r_reg_163[0]_i_1_n_0 ),
        .D(\r_reg_163_reg[4]_i_1_n_5 ),
        .Q(r_reg_163_reg[6]),
        .R(1'b0));
  FDRE \r_reg_163_reg[7] 
       (.C(ap_clk),
        .CE(\r_reg_163[0]_i_1_n_0 ),
        .D(\r_reg_163_reg[4]_i_1_n_4 ),
        .Q(r_reg_163_reg[7]),
        .R(1'b0));
  FDRE \r_reg_163_reg[8] 
       (.C(ap_clk),
        .CE(\r_reg_163[0]_i_1_n_0 ),
        .D(\r_reg_163_reg[8]_i_1_n_7 ),
        .Q(r_reg_163_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \r_reg_163_reg[8]_i_1 
       (.CI(\r_reg_163_reg[4]_i_1_n_0 ),
        .CO({\r_reg_163_reg[8]_i_1_n_0 ,\r_reg_163_reg[8]_i_1_n_1 ,\r_reg_163_reg[8]_i_1_n_2 ,\r_reg_163_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_reg_163_reg[8]_i_1_n_4 ,\r_reg_163_reg[8]_i_1_n_5 ,\r_reg_163_reg[8]_i_1_n_6 ,\r_reg_163_reg[8]_i_1_n_7 }),
        .S({\r_reg_163[8]_i_2_n_0 ,\r_reg_163[8]_i_3_n_0 ,\r_reg_163[8]_i_4_n_0 ,\r_reg_163[8]_i_5_n_0 }));
  FDRE \r_reg_163_reg[9] 
       (.C(ap_clk),
        .CE(\r_reg_163[0]_i_1_n_0 ),
        .D(\r_reg_163_reg[8]_i_1_n_6 ),
        .Q(r_reg_163_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_11_reg_168[0]_i_1 
       (.I0(in_stream_data_V_0_payload_B[8]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[8]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_11_reg_168[1]_i_1 
       (.I0(in_stream_data_V_0_payload_B[9]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[9]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_11_reg_168[2]_i_1 
       (.I0(in_stream_data_V_0_payload_B[10]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[10]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_11_reg_168[3]_i_1 
       (.I0(in_stream_data_V_0_payload_B[11]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[11]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_11_reg_168[4]_i_1 
       (.I0(in_stream_data_V_0_payload_B[12]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[12]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_11_reg_168[5]_i_1 
       (.I0(in_stream_data_V_0_payload_B[13]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[13]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_11_reg_168[6]_i_1 
       (.I0(in_stream_data_V_0_payload_B[14]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[14]),
        .O(p_0_in[6]));
  LUT5 #(
    .INIT(32'h80F00000)) 
    \tmp_11_reg_168[7]_i_1 
       (.I0(g_img_0_data_stream_s_full_n),
        .I1(\in_stream_data_V_0_state_reg_n_0_[0] ),
        .I2(tmp_5_i_reg_159),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(tmp_11_reg_1680));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_11_reg_168[7]_i_2 
       (.I0(in_stream_data_V_0_payload_B[15]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[15]),
        .O(p_0_in[7]));
  FDRE \tmp_11_reg_168_reg[0] 
       (.C(ap_clk),
        .CE(tmp_11_reg_1680),
        .D(p_0_in[0]),
        .Q(tmp_11_reg_168[0]),
        .R(1'b0));
  FDRE \tmp_11_reg_168_reg[1] 
       (.C(ap_clk),
        .CE(tmp_11_reg_1680),
        .D(p_0_in[1]),
        .Q(tmp_11_reg_168[1]),
        .R(1'b0));
  FDRE \tmp_11_reg_168_reg[2] 
       (.C(ap_clk),
        .CE(tmp_11_reg_1680),
        .D(p_0_in[2]),
        .Q(tmp_11_reg_168[2]),
        .R(1'b0));
  FDRE \tmp_11_reg_168_reg[3] 
       (.C(ap_clk),
        .CE(tmp_11_reg_1680),
        .D(p_0_in[3]),
        .Q(tmp_11_reg_168[3]),
        .R(1'b0));
  FDRE \tmp_11_reg_168_reg[4] 
       (.C(ap_clk),
        .CE(tmp_11_reg_1680),
        .D(p_0_in[4]),
        .Q(tmp_11_reg_168[4]),
        .R(1'b0));
  FDRE \tmp_11_reg_168_reg[5] 
       (.C(ap_clk),
        .CE(tmp_11_reg_1680),
        .D(p_0_in[5]),
        .Q(tmp_11_reg_168[5]),
        .R(1'b0));
  FDRE \tmp_11_reg_168_reg[6] 
       (.C(ap_clk),
        .CE(tmp_11_reg_1680),
        .D(p_0_in[6]),
        .Q(tmp_11_reg_168[6]),
        .R(1'b0));
  FDRE \tmp_11_reg_168_reg[7] 
       (.C(ap_clk),
        .CE(tmp_11_reg_1680),
        .D(p_0_in[7]),
        .Q(tmp_11_reg_168[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_12_reg_173[0]_i_1 
       (.I0(in_stream_data_V_0_payload_B[16]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[16]),
        .O(\tmp_12_reg_173[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_12_reg_173[1]_i_1 
       (.I0(in_stream_data_V_0_payload_B[17]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[17]),
        .O(\tmp_12_reg_173[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_12_reg_173[2]_i_1 
       (.I0(in_stream_data_V_0_payload_B[18]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[18]),
        .O(\tmp_12_reg_173[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_12_reg_173[3]_i_1 
       (.I0(in_stream_data_V_0_payload_B[19]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[19]),
        .O(\tmp_12_reg_173[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_12_reg_173[4]_i_1 
       (.I0(in_stream_data_V_0_payload_B[20]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[20]),
        .O(\tmp_12_reg_173[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_12_reg_173[5]_i_1 
       (.I0(in_stream_data_V_0_payload_B[21]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[21]),
        .O(\tmp_12_reg_173[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_12_reg_173[6]_i_1 
       (.I0(in_stream_data_V_0_payload_B[22]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[22]),
        .O(\tmp_12_reg_173[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_12_reg_173[7]_i_1 
       (.I0(in_stream_data_V_0_payload_B[23]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[23]),
        .O(\tmp_12_reg_173[7]_i_1_n_0 ));
  FDRE \tmp_12_reg_173_reg[0] 
       (.C(ap_clk),
        .CE(tmp_11_reg_1680),
        .D(\tmp_12_reg_173[0]_i_1_n_0 ),
        .Q(tmp_12_reg_173[0]),
        .R(1'b0));
  FDRE \tmp_12_reg_173_reg[1] 
       (.C(ap_clk),
        .CE(tmp_11_reg_1680),
        .D(\tmp_12_reg_173[1]_i_1_n_0 ),
        .Q(tmp_12_reg_173[1]),
        .R(1'b0));
  FDRE \tmp_12_reg_173_reg[2] 
       (.C(ap_clk),
        .CE(tmp_11_reg_1680),
        .D(\tmp_12_reg_173[2]_i_1_n_0 ),
        .Q(tmp_12_reg_173[2]),
        .R(1'b0));
  FDRE \tmp_12_reg_173_reg[3] 
       (.C(ap_clk),
        .CE(tmp_11_reg_1680),
        .D(\tmp_12_reg_173[3]_i_1_n_0 ),
        .Q(tmp_12_reg_173[3]),
        .R(1'b0));
  FDRE \tmp_12_reg_173_reg[4] 
       (.C(ap_clk),
        .CE(tmp_11_reg_1680),
        .D(\tmp_12_reg_173[4]_i_1_n_0 ),
        .Q(tmp_12_reg_173[4]),
        .R(1'b0));
  FDRE \tmp_12_reg_173_reg[5] 
       (.C(ap_clk),
        .CE(tmp_11_reg_1680),
        .D(\tmp_12_reg_173[5]_i_1_n_0 ),
        .Q(tmp_12_reg_173[5]),
        .R(1'b0));
  FDRE \tmp_12_reg_173_reg[6] 
       (.C(ap_clk),
        .CE(tmp_11_reg_1680),
        .D(\tmp_12_reg_173[6]_i_1_n_0 ),
        .Q(tmp_12_reg_173[6]),
        .R(1'b0));
  FDRE \tmp_12_reg_173_reg[7] 
       (.C(ap_clk),
        .CE(tmp_11_reg_1680),
        .D(\tmp_12_reg_173[7]_i_1_n_0 ),
        .Q(tmp_12_reg_173[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_13_reg_178[0]_i_1 
       (.I0(in_stream_data_V_0_payload_B[24]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[24]),
        .O(\tmp_13_reg_178[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_13_reg_178[1]_i_1 
       (.I0(in_stream_data_V_0_payload_B[25]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[25]),
        .O(\tmp_13_reg_178[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_13_reg_178[2]_i_1 
       (.I0(in_stream_data_V_0_payload_B[26]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[26]),
        .O(\tmp_13_reg_178[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_13_reg_178[3]_i_1 
       (.I0(in_stream_data_V_0_payload_B[27]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[27]),
        .O(\tmp_13_reg_178[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_13_reg_178[4]_i_1 
       (.I0(in_stream_data_V_0_payload_B[28]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[28]),
        .O(\tmp_13_reg_178[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_13_reg_178[5]_i_1 
       (.I0(in_stream_data_V_0_payload_B[29]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[29]),
        .O(\tmp_13_reg_178[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_13_reg_178[6]_i_1 
       (.I0(in_stream_data_V_0_payload_B[30]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[30]),
        .O(\tmp_13_reg_178[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_13_reg_178[7]_i_1 
       (.I0(in_stream_data_V_0_payload_B[31]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[31]),
        .O(\tmp_13_reg_178[7]_i_1_n_0 ));
  FDRE \tmp_13_reg_178_reg[0] 
       (.C(ap_clk),
        .CE(tmp_11_reg_1680),
        .D(\tmp_13_reg_178[0]_i_1_n_0 ),
        .Q(tmp_13_reg_178[0]),
        .R(1'b0));
  FDRE \tmp_13_reg_178_reg[1] 
       (.C(ap_clk),
        .CE(tmp_11_reg_1680),
        .D(\tmp_13_reg_178[1]_i_1_n_0 ),
        .Q(tmp_13_reg_178[1]),
        .R(1'b0));
  FDRE \tmp_13_reg_178_reg[2] 
       (.C(ap_clk),
        .CE(tmp_11_reg_1680),
        .D(\tmp_13_reg_178[2]_i_1_n_0 ),
        .Q(tmp_13_reg_178[2]),
        .R(1'b0));
  FDRE \tmp_13_reg_178_reg[3] 
       (.C(ap_clk),
        .CE(tmp_11_reg_1680),
        .D(\tmp_13_reg_178[3]_i_1_n_0 ),
        .Q(tmp_13_reg_178[3]),
        .R(1'b0));
  FDRE \tmp_13_reg_178_reg[4] 
       (.C(ap_clk),
        .CE(tmp_11_reg_1680),
        .D(\tmp_13_reg_178[4]_i_1_n_0 ),
        .Q(tmp_13_reg_178[4]),
        .R(1'b0));
  FDRE \tmp_13_reg_178_reg[5] 
       (.C(ap_clk),
        .CE(tmp_11_reg_1680),
        .D(\tmp_13_reg_178[5]_i_1_n_0 ),
        .Q(tmp_13_reg_178[5]),
        .R(1'b0));
  FDRE \tmp_13_reg_178_reg[6] 
       (.C(ap_clk),
        .CE(tmp_11_reg_1680),
        .D(\tmp_13_reg_178[6]_i_1_n_0 ),
        .Q(tmp_13_reg_178[6]),
        .R(1'b0));
  FDRE \tmp_13_reg_178_reg[7] 
       (.C(ap_clk),
        .CE(tmp_11_reg_1680),
        .D(\tmp_13_reg_178[7]_i_1_n_0 ),
        .Q(tmp_13_reg_178[7]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_5_i_fu_108_p2_carry
       (.CI(1'b0),
        .CO({tmp_5_i_fu_108_p2_carry_n_0,tmp_5_i_fu_108_p2_carry_n_1,tmp_5_i_fu_108_p2_carry_n_2,tmp_5_i_fu_108_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_5_i_fu_108_p2_carry_i_1_n_0,tmp_5_i_fu_108_p2_carry_i_2_n_0,tmp_5_i_fu_108_p2_carry_i_3_n_0,tmp_5_i_fu_108_p2_carry_i_4_n_0}),
        .O(NLW_tmp_5_i_fu_108_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_5_i_fu_108_p2_carry_i_5_n_0,tmp_5_i_fu_108_p2_carry_i_6_n_0,tmp_5_i_fu_108_p2_carry_i_7_n_0,tmp_5_i_fu_108_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_5_i_fu_108_p2_carry__0
       (.CI(tmp_5_i_fu_108_p2_carry_n_0),
        .CO({tmp_5_i_fu_108_p2_carry__0_n_0,tmp_5_i_fu_108_p2_carry__0_n_1,tmp_5_i_fu_108_p2_carry__0_n_2,tmp_5_i_fu_108_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_5_i_fu_108_p2_carry__0_i_1_n_0,tmp_5_i_fu_108_p2_carry__0_i_2_n_0,tmp_5_i_fu_108_p2_carry__0_i_3_n_0,tmp_5_i_fu_108_p2_carry__0_i_4_n_0}),
        .O(NLW_tmp_5_i_fu_108_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_5_i_fu_108_p2_carry__0_i_5_n_0,tmp_5_i_fu_108_p2_carry__0_i_6_n_0,tmp_5_i_fu_108_p2_carry__0_i_7_n_0,tmp_5_i_fu_108_p2_carry__0_i_8_n_0}));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_5_i_fu_108_p2_carry__0_i_1
       (.I0(out[15]),
        .I1(tmp_5_i_fu_108_p2_carry__0_i_9_n_0),
        .I2(out[14]),
        .I3(\p_024_rec_i_reg_93_reg_n_0_[14] ),
        .I4(tmp_5_i_fu_108_p2_carry_i_10_n_0),
        .I5(r_reg_163_reg[14]),
        .O(tmp_5_i_fu_108_p2_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_5_i_fu_108_p2_carry__0_i_10
       (.I0(r_reg_163_reg[13]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[13] ),
        .O(tmp_5_i_fu_108_p2_carry__0_i_10_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_5_i_fu_108_p2_carry__0_i_11
       (.I0(r_reg_163_reg[11]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[11] ),
        .O(tmp_5_i_fu_108_p2_carry__0_i_11_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_5_i_fu_108_p2_carry__0_i_12
       (.I0(r_reg_163_reg[9]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[9] ),
        .O(tmp_5_i_fu_108_p2_carry__0_i_12_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_5_i_fu_108_p2_carry__0_i_13
       (.I0(r_reg_163_reg[14]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[14] ),
        .O(tmp_5_i_fu_108_p2_carry__0_i_13_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_5_i_fu_108_p2_carry__0_i_14
       (.I0(r_reg_163_reg[12]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[12] ),
        .O(tmp_5_i_fu_108_p2_carry__0_i_14_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_5_i_fu_108_p2_carry__0_i_15
       (.I0(r_reg_163_reg[10]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[10] ),
        .O(tmp_5_i_fu_108_p2_carry__0_i_15_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_5_i_fu_108_p2_carry__0_i_16
       (.I0(r_reg_163_reg[8]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[8] ),
        .O(tmp_5_i_fu_108_p2_carry__0_i_16_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_5_i_fu_108_p2_carry__0_i_2
       (.I0(out[13]),
        .I1(tmp_5_i_fu_108_p2_carry__0_i_10_n_0),
        .I2(out[12]),
        .I3(\p_024_rec_i_reg_93_reg_n_0_[12] ),
        .I4(tmp_5_i_fu_108_p2_carry_i_10_n_0),
        .I5(r_reg_163_reg[12]),
        .O(tmp_5_i_fu_108_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_5_i_fu_108_p2_carry__0_i_3
       (.I0(out[11]),
        .I1(tmp_5_i_fu_108_p2_carry__0_i_11_n_0),
        .I2(out[10]),
        .I3(\p_024_rec_i_reg_93_reg_n_0_[10] ),
        .I4(tmp_5_i_fu_108_p2_carry_i_10_n_0),
        .I5(r_reg_163_reg[10]),
        .O(tmp_5_i_fu_108_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_5_i_fu_108_p2_carry__0_i_4
       (.I0(out[9]),
        .I1(tmp_5_i_fu_108_p2_carry__0_i_12_n_0),
        .I2(out[8]),
        .I3(\p_024_rec_i_reg_93_reg_n_0_[8] ),
        .I4(tmp_5_i_fu_108_p2_carry_i_10_n_0),
        .I5(r_reg_163_reg[8]),
        .O(tmp_5_i_fu_108_p2_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    tmp_5_i_fu_108_p2_carry__0_i_5
       (.I0(r_reg_163_reg[15]),
        .I1(tmp_5_i_fu_108_p2_carry_i_10_n_0),
        .I2(\p_024_rec_i_reg_93_reg_n_0_[15] ),
        .I3(out[15]),
        .I4(tmp_5_i_fu_108_p2_carry__0_i_13_n_0),
        .I5(out[14]),
        .O(tmp_5_i_fu_108_p2_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    tmp_5_i_fu_108_p2_carry__0_i_6
       (.I0(r_reg_163_reg[13]),
        .I1(tmp_5_i_fu_108_p2_carry_i_10_n_0),
        .I2(\p_024_rec_i_reg_93_reg_n_0_[13] ),
        .I3(out[13]),
        .I4(tmp_5_i_fu_108_p2_carry__0_i_14_n_0),
        .I5(out[12]),
        .O(tmp_5_i_fu_108_p2_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    tmp_5_i_fu_108_p2_carry__0_i_7
       (.I0(r_reg_163_reg[11]),
        .I1(tmp_5_i_fu_108_p2_carry_i_10_n_0),
        .I2(\p_024_rec_i_reg_93_reg_n_0_[11] ),
        .I3(out[11]),
        .I4(tmp_5_i_fu_108_p2_carry__0_i_15_n_0),
        .I5(out[10]),
        .O(tmp_5_i_fu_108_p2_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    tmp_5_i_fu_108_p2_carry__0_i_8
       (.I0(r_reg_163_reg[9]),
        .I1(tmp_5_i_fu_108_p2_carry_i_10_n_0),
        .I2(\p_024_rec_i_reg_93_reg_n_0_[9] ),
        .I3(out[9]),
        .I4(tmp_5_i_fu_108_p2_carry__0_i_16_n_0),
        .I5(out[8]),
        .O(tmp_5_i_fu_108_p2_carry__0_i_8_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_5_i_fu_108_p2_carry__0_i_9
       (.I0(r_reg_163_reg[15]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[15] ),
        .O(tmp_5_i_fu_108_p2_carry__0_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_5_i_fu_108_p2_carry__1
       (.CI(tmp_5_i_fu_108_p2_carry__0_n_0),
        .CO({tmp_5_i_fu_108_p2_carry__1_n_0,tmp_5_i_fu_108_p2_carry__1_n_1,tmp_5_i_fu_108_p2_carry__1_n_2,tmp_5_i_fu_108_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_5_i_fu_108_p2_carry__1_i_1_n_0,tmp_5_i_fu_108_p2_carry__1_i_2_n_0,tmp_5_i_fu_108_p2_carry__1_i_3_n_0,tmp_5_i_fu_108_p2_carry__1_i_4_n_0}),
        .O(NLW_tmp_5_i_fu_108_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({tmp_5_i_fu_108_p2_carry__1_i_5_n_0,tmp_5_i_fu_108_p2_carry__1_i_6_n_0,tmp_5_i_fu_108_p2_carry__1_i_7_n_0,tmp_5_i_fu_108_p2_carry__1_i_8_n_0}));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_5_i_fu_108_p2_carry__1_i_1
       (.I0(out[23]),
        .I1(tmp_5_i_fu_108_p2_carry__1_i_9_n_0),
        .I2(out[22]),
        .I3(\p_024_rec_i_reg_93_reg_n_0_[22] ),
        .I4(tmp_5_i_fu_108_p2_carry_i_10_n_0),
        .I5(r_reg_163_reg[22]),
        .O(tmp_5_i_fu_108_p2_carry__1_i_1_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_5_i_fu_108_p2_carry__1_i_10
       (.I0(r_reg_163_reg[21]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[21] ),
        .O(tmp_5_i_fu_108_p2_carry__1_i_10_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_5_i_fu_108_p2_carry__1_i_11
       (.I0(r_reg_163_reg[19]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[19] ),
        .O(tmp_5_i_fu_108_p2_carry__1_i_11_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_5_i_fu_108_p2_carry__1_i_12
       (.I0(r_reg_163_reg[17]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[17] ),
        .O(tmp_5_i_fu_108_p2_carry__1_i_12_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_5_i_fu_108_p2_carry__1_i_13
       (.I0(r_reg_163_reg[22]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[22] ),
        .O(tmp_5_i_fu_108_p2_carry__1_i_13_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_5_i_fu_108_p2_carry__1_i_14
       (.I0(r_reg_163_reg[20]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[20] ),
        .O(tmp_5_i_fu_108_p2_carry__1_i_14_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_5_i_fu_108_p2_carry__1_i_15
       (.I0(r_reg_163_reg[18]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[18] ),
        .O(tmp_5_i_fu_108_p2_carry__1_i_15_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_5_i_fu_108_p2_carry__1_i_16
       (.I0(r_reg_163_reg[16]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[16] ),
        .O(tmp_5_i_fu_108_p2_carry__1_i_16_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_5_i_fu_108_p2_carry__1_i_2
       (.I0(out[21]),
        .I1(tmp_5_i_fu_108_p2_carry__1_i_10_n_0),
        .I2(out[20]),
        .I3(\p_024_rec_i_reg_93_reg_n_0_[20] ),
        .I4(tmp_5_i_fu_108_p2_carry_i_10_n_0),
        .I5(r_reg_163_reg[20]),
        .O(tmp_5_i_fu_108_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_5_i_fu_108_p2_carry__1_i_3
       (.I0(out[19]),
        .I1(tmp_5_i_fu_108_p2_carry__1_i_11_n_0),
        .I2(out[18]),
        .I3(\p_024_rec_i_reg_93_reg_n_0_[18] ),
        .I4(tmp_5_i_fu_108_p2_carry_i_10_n_0),
        .I5(r_reg_163_reg[18]),
        .O(tmp_5_i_fu_108_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_5_i_fu_108_p2_carry__1_i_4
       (.I0(out[17]),
        .I1(tmp_5_i_fu_108_p2_carry__1_i_12_n_0),
        .I2(out[16]),
        .I3(\p_024_rec_i_reg_93_reg_n_0_[16] ),
        .I4(tmp_5_i_fu_108_p2_carry_i_10_n_0),
        .I5(r_reg_163_reg[16]),
        .O(tmp_5_i_fu_108_p2_carry__1_i_4_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    tmp_5_i_fu_108_p2_carry__1_i_5
       (.I0(r_reg_163_reg[23]),
        .I1(tmp_5_i_fu_108_p2_carry_i_10_n_0),
        .I2(\p_024_rec_i_reg_93_reg_n_0_[23] ),
        .I3(out[23]),
        .I4(tmp_5_i_fu_108_p2_carry__1_i_13_n_0),
        .I5(out[22]),
        .O(tmp_5_i_fu_108_p2_carry__1_i_5_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    tmp_5_i_fu_108_p2_carry__1_i_6
       (.I0(r_reg_163_reg[21]),
        .I1(tmp_5_i_fu_108_p2_carry_i_10_n_0),
        .I2(\p_024_rec_i_reg_93_reg_n_0_[21] ),
        .I3(out[21]),
        .I4(tmp_5_i_fu_108_p2_carry__1_i_14_n_0),
        .I5(out[20]),
        .O(tmp_5_i_fu_108_p2_carry__1_i_6_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    tmp_5_i_fu_108_p2_carry__1_i_7
       (.I0(r_reg_163_reg[19]),
        .I1(tmp_5_i_fu_108_p2_carry_i_10_n_0),
        .I2(\p_024_rec_i_reg_93_reg_n_0_[19] ),
        .I3(out[19]),
        .I4(tmp_5_i_fu_108_p2_carry__1_i_15_n_0),
        .I5(out[18]),
        .O(tmp_5_i_fu_108_p2_carry__1_i_7_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    tmp_5_i_fu_108_p2_carry__1_i_8
       (.I0(r_reg_163_reg[17]),
        .I1(tmp_5_i_fu_108_p2_carry_i_10_n_0),
        .I2(\p_024_rec_i_reg_93_reg_n_0_[17] ),
        .I3(out[17]),
        .I4(tmp_5_i_fu_108_p2_carry__1_i_16_n_0),
        .I5(out[16]),
        .O(tmp_5_i_fu_108_p2_carry__1_i_8_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_5_i_fu_108_p2_carry__1_i_9
       (.I0(r_reg_163_reg[23]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[23] ),
        .O(tmp_5_i_fu_108_p2_carry__1_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_5_i_fu_108_p2_carry__2
       (.CI(tmp_5_i_fu_108_p2_carry__1_n_0),
        .CO({tmp_5_i_fu_108_p2,tmp_5_i_fu_108_p2_carry__2_n_1,tmp_5_i_fu_108_p2_carry__2_n_2,tmp_5_i_fu_108_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_5_i_fu_108_p2_carry__2_i_1_n_0,tmp_5_i_fu_108_p2_carry__2_i_2_n_0,tmp_5_i_fu_108_p2_carry__2_i_3_n_0,tmp_5_i_fu_108_p2_carry__2_i_4_n_0}),
        .O(NLW_tmp_5_i_fu_108_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({tmp_5_i_fu_108_p2_carry__2_i_5_n_0,tmp_5_i_fu_108_p2_carry__2_i_6_n_0,tmp_5_i_fu_108_p2_carry__2_i_7_n_0,tmp_5_i_fu_108_p2_carry__2_i_8_n_0}));
  LUT5 #(
    .INIT(32'h04000444)) 
    tmp_5_i_fu_108_p2_carry__2_i_1
       (.I0(out[31]),
        .I1(out[30]),
        .I2(r_reg_163_reg[30]),
        .I3(tmp_5_i_fu_108_p2_carry_i_10_n_0),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[30] ),
        .O(tmp_5_i_fu_108_p2_carry__2_i_1_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_5_i_fu_108_p2_carry__2_i_10
       (.I0(r_reg_163_reg[27]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[27] ),
        .O(tmp_5_i_fu_108_p2_carry__2_i_10_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_5_i_fu_108_p2_carry__2_i_11
       (.I0(r_reg_163_reg[25]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[25] ),
        .O(tmp_5_i_fu_108_p2_carry__2_i_11_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_5_i_fu_108_p2_carry__2_i_12
       (.I0(r_reg_163_reg[28]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[28] ),
        .O(tmp_5_i_fu_108_p2_carry__2_i_12_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_5_i_fu_108_p2_carry__2_i_13
       (.I0(r_reg_163_reg[26]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[26] ),
        .O(tmp_5_i_fu_108_p2_carry__2_i_13_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_5_i_fu_108_p2_carry__2_i_14
       (.I0(r_reg_163_reg[24]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[24] ),
        .O(tmp_5_i_fu_108_p2_carry__2_i_14_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_5_i_fu_108_p2_carry__2_i_2
       (.I0(out[29]),
        .I1(tmp_5_i_fu_108_p2_carry__2_i_9_n_0),
        .I2(out[28]),
        .I3(\p_024_rec_i_reg_93_reg_n_0_[28] ),
        .I4(tmp_5_i_fu_108_p2_carry_i_10_n_0),
        .I5(r_reg_163_reg[28]),
        .O(tmp_5_i_fu_108_p2_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_5_i_fu_108_p2_carry__2_i_3
       (.I0(out[27]),
        .I1(tmp_5_i_fu_108_p2_carry__2_i_10_n_0),
        .I2(out[26]),
        .I3(\p_024_rec_i_reg_93_reg_n_0_[26] ),
        .I4(tmp_5_i_fu_108_p2_carry_i_10_n_0),
        .I5(r_reg_163_reg[26]),
        .O(tmp_5_i_fu_108_p2_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_5_i_fu_108_p2_carry__2_i_4
       (.I0(out[25]),
        .I1(tmp_5_i_fu_108_p2_carry__2_i_11_n_0),
        .I2(out[24]),
        .I3(\p_024_rec_i_reg_93_reg_n_0_[24] ),
        .I4(tmp_5_i_fu_108_p2_carry_i_10_n_0),
        .I5(r_reg_163_reg[24]),
        .O(tmp_5_i_fu_108_p2_carry__2_i_4_n_0));
  LUT5 #(
    .INIT(32'h45401015)) 
    tmp_5_i_fu_108_p2_carry__2_i_5
       (.I0(out[31]),
        .I1(r_reg_163_reg[30]),
        .I2(tmp_5_i_fu_108_p2_carry_i_10_n_0),
        .I3(\p_024_rec_i_reg_93_reg_n_0_[30] ),
        .I4(out[30]),
        .O(tmp_5_i_fu_108_p2_carry__2_i_5_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    tmp_5_i_fu_108_p2_carry__2_i_6
       (.I0(r_reg_163_reg[29]),
        .I1(tmp_5_i_fu_108_p2_carry_i_10_n_0),
        .I2(\p_024_rec_i_reg_93_reg_n_0_[29] ),
        .I3(out[29]),
        .I4(tmp_5_i_fu_108_p2_carry__2_i_12_n_0),
        .I5(out[28]),
        .O(tmp_5_i_fu_108_p2_carry__2_i_6_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    tmp_5_i_fu_108_p2_carry__2_i_7
       (.I0(r_reg_163_reg[27]),
        .I1(tmp_5_i_fu_108_p2_carry_i_10_n_0),
        .I2(\p_024_rec_i_reg_93_reg_n_0_[27] ),
        .I3(out[27]),
        .I4(tmp_5_i_fu_108_p2_carry__2_i_13_n_0),
        .I5(out[26]),
        .O(tmp_5_i_fu_108_p2_carry__2_i_7_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    tmp_5_i_fu_108_p2_carry__2_i_8
       (.I0(r_reg_163_reg[25]),
        .I1(tmp_5_i_fu_108_p2_carry_i_10_n_0),
        .I2(\p_024_rec_i_reg_93_reg_n_0_[25] ),
        .I3(out[25]),
        .I4(tmp_5_i_fu_108_p2_carry__2_i_14_n_0),
        .I5(out[24]),
        .O(tmp_5_i_fu_108_p2_carry__2_i_8_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_5_i_fu_108_p2_carry__2_i_9
       (.I0(r_reg_163_reg[29]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[29] ),
        .O(tmp_5_i_fu_108_p2_carry__2_i_9_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_5_i_fu_108_p2_carry_i_1
       (.I0(out[7]),
        .I1(tmp_5_i_fu_108_p2_carry_i_9_n_0),
        .I2(out[6]),
        .I3(\p_024_rec_i_reg_93_reg_n_0_[6] ),
        .I4(tmp_5_i_fu_108_p2_carry_i_10_n_0),
        .I5(r_reg_163_reg[6]),
        .O(tmp_5_i_fu_108_p2_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    tmp_5_i_fu_108_p2_carry_i_10
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_5_i_reg_159),
        .O(tmp_5_i_fu_108_p2_carry_i_10_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_5_i_fu_108_p2_carry_i_11
       (.I0(r_reg_163_reg[5]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[5] ),
        .O(tmp_5_i_fu_108_p2_carry_i_11_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_5_i_fu_108_p2_carry_i_12
       (.I0(r_reg_163_reg[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[3] ),
        .O(tmp_5_i_fu_108_p2_carry_i_12_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_5_i_fu_108_p2_carry_i_13
       (.I0(r_reg_163_reg[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[1] ),
        .O(tmp_5_i_fu_108_p2_carry_i_13_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_5_i_fu_108_p2_carry_i_14
       (.I0(r_reg_163_reg[6]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[6] ),
        .O(tmp_5_i_fu_108_p2_carry_i_14_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_5_i_fu_108_p2_carry_i_15
       (.I0(r_reg_163_reg[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[4] ),
        .O(tmp_5_i_fu_108_p2_carry_i_15_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_5_i_fu_108_p2_carry_i_16
       (.I0(r_reg_163_reg[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[2] ),
        .O(tmp_5_i_fu_108_p2_carry_i_16_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_5_i_fu_108_p2_carry_i_17
       (.I0(r_reg_163_reg[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[0] ),
        .O(tmp_5_i_fu_108_p2_carry_i_17_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_5_i_fu_108_p2_carry_i_2
       (.I0(out[5]),
        .I1(tmp_5_i_fu_108_p2_carry_i_11_n_0),
        .I2(out[4]),
        .I3(\p_024_rec_i_reg_93_reg_n_0_[4] ),
        .I4(tmp_5_i_fu_108_p2_carry_i_10_n_0),
        .I5(r_reg_163_reg[4]),
        .O(tmp_5_i_fu_108_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_5_i_fu_108_p2_carry_i_3
       (.I0(out[3]),
        .I1(tmp_5_i_fu_108_p2_carry_i_12_n_0),
        .I2(out[2]),
        .I3(\p_024_rec_i_reg_93_reg_n_0_[2] ),
        .I4(tmp_5_i_fu_108_p2_carry_i_10_n_0),
        .I5(r_reg_163_reg[2]),
        .O(tmp_5_i_fu_108_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_5_i_fu_108_p2_carry_i_4
       (.I0(out[1]),
        .I1(tmp_5_i_fu_108_p2_carry_i_13_n_0),
        .I2(out[0]),
        .I3(\p_024_rec_i_reg_93_reg_n_0_[0] ),
        .I4(tmp_5_i_fu_108_p2_carry_i_10_n_0),
        .I5(r_reg_163_reg[0]),
        .O(tmp_5_i_fu_108_p2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    tmp_5_i_fu_108_p2_carry_i_5
       (.I0(r_reg_163_reg[7]),
        .I1(tmp_5_i_fu_108_p2_carry_i_10_n_0),
        .I2(\p_024_rec_i_reg_93_reg_n_0_[7] ),
        .I3(out[7]),
        .I4(tmp_5_i_fu_108_p2_carry_i_14_n_0),
        .I5(out[6]),
        .O(tmp_5_i_fu_108_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    tmp_5_i_fu_108_p2_carry_i_6
       (.I0(r_reg_163_reg[5]),
        .I1(tmp_5_i_fu_108_p2_carry_i_10_n_0),
        .I2(\p_024_rec_i_reg_93_reg_n_0_[5] ),
        .I3(out[5]),
        .I4(tmp_5_i_fu_108_p2_carry_i_15_n_0),
        .I5(out[4]),
        .O(tmp_5_i_fu_108_p2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    tmp_5_i_fu_108_p2_carry_i_7
       (.I0(r_reg_163_reg[3]),
        .I1(tmp_5_i_fu_108_p2_carry_i_10_n_0),
        .I2(\p_024_rec_i_reg_93_reg_n_0_[3] ),
        .I3(out[3]),
        .I4(tmp_5_i_fu_108_p2_carry_i_16_n_0),
        .I5(out[2]),
        .O(tmp_5_i_fu_108_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    tmp_5_i_fu_108_p2_carry_i_8
       (.I0(r_reg_163_reg[1]),
        .I1(tmp_5_i_fu_108_p2_carry_i_10_n_0),
        .I2(\p_024_rec_i_reg_93_reg_n_0_[1] ),
        .I3(out[1]),
        .I4(tmp_5_i_fu_108_p2_carry_i_17_n_0),
        .I5(out[0]),
        .O(tmp_5_i_fu_108_p2_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_5_i_fu_108_p2_carry_i_9
       (.I0(r_reg_163_reg[7]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_5_i_reg_159),
        .I4(\p_024_rec_i_reg_93_reg_n_0_[7] ),
        .O(tmp_5_i_fu_108_p2_carry_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hB8B8F8B8)) 
    \tmp_5_i_reg_159[0]_i_1 
       (.I0(tmp_5_i_fu_108_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_5_i_reg_159),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(g_img_0_data_stream_s_full_n),
        .O(\tmp_5_i_reg_159[0]_i_1_n_0 ));
  FDRE \tmp_5_i_reg_159_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_5_i_reg_159[0]_i_1_n_0 ),
        .Q(tmp_5_i_reg_159),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_3_proc_dilate
   (\out_stream_last_V_1_state_reg[0]_0 ,
    \mOutPtr_reg[0] ,
    \ap_CS_fsm_reg[0]_0 ,
    \ap_CS_fsm_reg[10]_0 ,
    \ap_CS_fsm_reg[0]_1 ,
    ap_enable_reg_pp0_iter0_reg_0,
    out_stream_TUSER,
    out_stream_TLAST,
    out_stream_TDATA,
    Q,
    ap_clk,
    ap_rst_n_inv,
    shiftReg_ce,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n,
    Loop_loop_height_pro_U0_ap_start,
    col_packets_loc_c_empty_n,
    p_neg393_i_loc_c757_empty_n,
    g_img_1_data_stream_s_empty_n,
    out_stream_TREADY,
    D,
    out,
    \p_neg393_i_loc_read_reg_341_reg[10]_0 );
  output \out_stream_last_V_1_state_reg[0]_0 ;
  output \mOutPtr_reg[0] ;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output \ap_CS_fsm_reg[10]_0 ;
  output [0:0]\ap_CS_fsm_reg[0]_1 ;
  output ap_enable_reg_pp0_iter0_reg_0;
  output [0:0]out_stream_TUSER;
  output [0:0]out_stream_TLAST;
  output [31:0]out_stream_TDATA;
  input [10:0]Q;
  input ap_clk;
  input ap_rst_n_inv;
  input shiftReg_ce;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n;
  input Loop_loop_height_pro_U0_ap_start;
  input col_packets_loc_c_empty_n;
  input p_neg393_i_loc_c757_empty_n;
  input g_img_1_data_stream_s_empty_n;
  input out_stream_TREADY;
  input [7:0]D;
  input [30:0]out;
  input [10:0]\p_neg393_i_loc_read_reg_341_reg[10]_0 ;

  wire [7:0]D;
  wire Loop_loop_height_pro_U0_ap_start;
  wire [10:0]Q;
  wire \ap_CS_fsm[10]_i_2_n_0 ;
  wire \ap_CS_fsm[10]_i_3_n_0 ;
  wire \ap_CS_fsm[10]_i_4_n_0 ;
  wire \ap_CS_fsm[6]_i_2_n_0 ;
  wire \ap_CS_fsm[6]_i_3_n_0 ;
  wire \ap_CS_fsm[7]_i_2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[0]_1 ;
  wire \ap_CS_fsm_reg[10]_0 ;
  wire \ap_CS_fsm_reg_n_0_[1] ;
  wire \ap_CS_fsm_reg_n_0_[2] ;
  wire \ap_CS_fsm_reg_n_0_[3] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state6;
  wire [10:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state7;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter1_i_2__0_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_reg_pp0_iter1_exitcond_flatten_reg_373;
  wire ap_reg_pp0_iter1_exitcond_flatten_reg_3730;
  wire \ap_reg_pp0_iter1_exitcond_flatten_reg_373[0]_i_1_n_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [41:0]bound_reg_362;
  wire [29:0]c_fu_319_p2;
  wire [29:0]c_reg_428;
  wire c_reg_4280;
  wire \c_reg_428_reg[12]_i_1_n_0 ;
  wire \c_reg_428_reg[12]_i_1_n_1 ;
  wire \c_reg_428_reg[12]_i_1_n_2 ;
  wire \c_reg_428_reg[12]_i_1_n_3 ;
  wire \c_reg_428_reg[16]_i_1_n_0 ;
  wire \c_reg_428_reg[16]_i_1_n_1 ;
  wire \c_reg_428_reg[16]_i_1_n_2 ;
  wire \c_reg_428_reg[16]_i_1_n_3 ;
  wire \c_reg_428_reg[20]_i_1_n_0 ;
  wire \c_reg_428_reg[20]_i_1_n_1 ;
  wire \c_reg_428_reg[20]_i_1_n_2 ;
  wire \c_reg_428_reg[20]_i_1_n_3 ;
  wire \c_reg_428_reg[24]_i_1_n_0 ;
  wire \c_reg_428_reg[24]_i_1_n_1 ;
  wire \c_reg_428_reg[24]_i_1_n_2 ;
  wire \c_reg_428_reg[24]_i_1_n_3 ;
  wire \c_reg_428_reg[28]_i_1_n_0 ;
  wire \c_reg_428_reg[28]_i_1_n_1 ;
  wire \c_reg_428_reg[28]_i_1_n_2 ;
  wire \c_reg_428_reg[28]_i_1_n_3 ;
  wire \c_reg_428_reg[4]_i_1_n_0 ;
  wire \c_reg_428_reg[4]_i_1_n_1 ;
  wire \c_reg_428_reg[4]_i_1_n_2 ;
  wire \c_reg_428_reg[4]_i_1_n_3 ;
  wire \c_reg_428_reg[8]_i_1_n_0 ;
  wire \c_reg_428_reg[8]_i_1_n_1 ;
  wire \c_reg_428_reg[8]_i_1_n_2 ;
  wire \c_reg_428_reg[8]_i_1_n_3 ;
  wire col_packets_loc_c_empty_n;
  wire [30:0]col_packets_loc_read_reg_334;
  wire [41:0]\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 ;
  wire exitcond_flatten_fu_224_p2_carry__0_i_10_n_0;
  wire exitcond_flatten_fu_224_p2_carry__0_i_11_n_0;
  wire exitcond_flatten_fu_224_p2_carry__0_i_12_n_0;
  wire exitcond_flatten_fu_224_p2_carry__0_i_13_n_0;
  wire exitcond_flatten_fu_224_p2_carry__0_i_14_n_0;
  wire exitcond_flatten_fu_224_p2_carry__0_i_15_n_0;
  wire exitcond_flatten_fu_224_p2_carry__0_i_16_n_0;
  wire exitcond_flatten_fu_224_p2_carry__0_i_1_n_0;
  wire exitcond_flatten_fu_224_p2_carry__0_i_2_n_0;
  wire exitcond_flatten_fu_224_p2_carry__0_i_3_n_0;
  wire exitcond_flatten_fu_224_p2_carry__0_i_4_n_0;
  wire exitcond_flatten_fu_224_p2_carry__0_i_5_n_0;
  wire exitcond_flatten_fu_224_p2_carry__0_i_6_n_0;
  wire exitcond_flatten_fu_224_p2_carry__0_i_7_n_0;
  wire exitcond_flatten_fu_224_p2_carry__0_i_8_n_0;
  wire exitcond_flatten_fu_224_p2_carry__0_i_9_n_0;
  wire exitcond_flatten_fu_224_p2_carry__0_n_0;
  wire exitcond_flatten_fu_224_p2_carry__0_n_1;
  wire exitcond_flatten_fu_224_p2_carry__0_n_2;
  wire exitcond_flatten_fu_224_p2_carry__0_n_3;
  wire exitcond_flatten_fu_224_p2_carry__1_i_10_n_0;
  wire exitcond_flatten_fu_224_p2_carry__1_i_11_n_0;
  wire exitcond_flatten_fu_224_p2_carry__1_i_12_n_0;
  wire exitcond_flatten_fu_224_p2_carry__1_i_13_n_0;
  wire exitcond_flatten_fu_224_p2_carry__1_i_14_n_0;
  wire exitcond_flatten_fu_224_p2_carry__1_i_15_n_0;
  wire exitcond_flatten_fu_224_p2_carry__1_i_16_n_0;
  wire exitcond_flatten_fu_224_p2_carry__1_i_1_n_0;
  wire exitcond_flatten_fu_224_p2_carry__1_i_2_n_0;
  wire exitcond_flatten_fu_224_p2_carry__1_i_3_n_0;
  wire exitcond_flatten_fu_224_p2_carry__1_i_4_n_0;
  wire exitcond_flatten_fu_224_p2_carry__1_i_5_n_0;
  wire exitcond_flatten_fu_224_p2_carry__1_i_6_n_0;
  wire exitcond_flatten_fu_224_p2_carry__1_i_7_n_0;
  wire exitcond_flatten_fu_224_p2_carry__1_i_8_n_0;
  wire exitcond_flatten_fu_224_p2_carry__1_i_9_n_0;
  wire exitcond_flatten_fu_224_p2_carry__1_n_0;
  wire exitcond_flatten_fu_224_p2_carry__1_n_1;
  wire exitcond_flatten_fu_224_p2_carry__1_n_2;
  wire exitcond_flatten_fu_224_p2_carry__1_n_3;
  wire exitcond_flatten_fu_224_p2_carry__2_i_1_n_0;
  wire exitcond_flatten_fu_224_p2_carry__2_i_2_n_0;
  wire exitcond_flatten_fu_224_p2_carry__2_i_3_n_0;
  wire exitcond_flatten_fu_224_p2_carry__2_i_4_n_0;
  wire exitcond_flatten_fu_224_p2_carry__2_i_5_n_0;
  wire exitcond_flatten_fu_224_p2_carry__2_i_6_n_0;
  wire exitcond_flatten_fu_224_p2_carry__2_i_7_n_0;
  wire exitcond_flatten_fu_224_p2_carry__2_i_8_n_0;
  wire exitcond_flatten_fu_224_p2_carry__2_n_3;
  wire exitcond_flatten_fu_224_p2_carry_i_10_n_0;
  wire exitcond_flatten_fu_224_p2_carry_i_11_n_0;
  wire exitcond_flatten_fu_224_p2_carry_i_12_n_0;
  wire exitcond_flatten_fu_224_p2_carry_i_13_n_0;
  wire exitcond_flatten_fu_224_p2_carry_i_14_n_0;
  wire exitcond_flatten_fu_224_p2_carry_i_15_n_0;
  wire exitcond_flatten_fu_224_p2_carry_i_16_n_0;
  wire exitcond_flatten_fu_224_p2_carry_i_1_n_0;
  wire exitcond_flatten_fu_224_p2_carry_i_2_n_0;
  wire exitcond_flatten_fu_224_p2_carry_i_3_n_0;
  wire exitcond_flatten_fu_224_p2_carry_i_4_n_0;
  wire exitcond_flatten_fu_224_p2_carry_i_5_n_0;
  wire exitcond_flatten_fu_224_p2_carry_i_6_n_0;
  wire exitcond_flatten_fu_224_p2_carry_i_7_n_0;
  wire exitcond_flatten_fu_224_p2_carry_i_8_n_0;
  wire exitcond_flatten_fu_224_p2_carry_i_9_n_0;
  wire exitcond_flatten_fu_224_p2_carry_n_0;
  wire exitcond_flatten_fu_224_p2_carry_n_1;
  wire exitcond_flatten_fu_224_p2_carry_n_2;
  wire exitcond_flatten_fu_224_p2_carry_n_3;
  wire \exitcond_flatten_reg_373[0]_i_1_n_0 ;
  wire \exitcond_flatten_reg_373_reg_n_0_[0] ;
  wire g_img_1_data_stream_s_empty_n;
  wire indvar_flatten_next_reg_3770;
  wire \indvar_flatten_next_reg_377[0]_i_3_n_0 ;
  wire \indvar_flatten_next_reg_377[0]_i_4_n_0 ;
  wire \indvar_flatten_next_reg_377[0]_i_5_n_0 ;
  wire \indvar_flatten_next_reg_377[0]_i_6_n_0 ;
  wire \indvar_flatten_next_reg_377[12]_i_2_n_0 ;
  wire \indvar_flatten_next_reg_377[12]_i_3_n_0 ;
  wire \indvar_flatten_next_reg_377[12]_i_4_n_0 ;
  wire \indvar_flatten_next_reg_377[12]_i_5_n_0 ;
  wire \indvar_flatten_next_reg_377[16]_i_2_n_0 ;
  wire \indvar_flatten_next_reg_377[16]_i_3_n_0 ;
  wire \indvar_flatten_next_reg_377[16]_i_4_n_0 ;
  wire \indvar_flatten_next_reg_377[16]_i_5_n_0 ;
  wire \indvar_flatten_next_reg_377[20]_i_2_n_0 ;
  wire \indvar_flatten_next_reg_377[20]_i_3_n_0 ;
  wire \indvar_flatten_next_reg_377[20]_i_4_n_0 ;
  wire \indvar_flatten_next_reg_377[20]_i_5_n_0 ;
  wire \indvar_flatten_next_reg_377[24]_i_2_n_0 ;
  wire \indvar_flatten_next_reg_377[24]_i_3_n_0 ;
  wire \indvar_flatten_next_reg_377[24]_i_4_n_0 ;
  wire \indvar_flatten_next_reg_377[24]_i_5_n_0 ;
  wire \indvar_flatten_next_reg_377[28]_i_2_n_0 ;
  wire \indvar_flatten_next_reg_377[28]_i_3_n_0 ;
  wire \indvar_flatten_next_reg_377[28]_i_4_n_0 ;
  wire \indvar_flatten_next_reg_377[28]_i_5_n_0 ;
  wire \indvar_flatten_next_reg_377[32]_i_2_n_0 ;
  wire \indvar_flatten_next_reg_377[32]_i_3_n_0 ;
  wire \indvar_flatten_next_reg_377[32]_i_4_n_0 ;
  wire \indvar_flatten_next_reg_377[32]_i_5_n_0 ;
  wire \indvar_flatten_next_reg_377[36]_i_2_n_0 ;
  wire \indvar_flatten_next_reg_377[36]_i_3_n_0 ;
  wire \indvar_flatten_next_reg_377[36]_i_4_n_0 ;
  wire \indvar_flatten_next_reg_377[36]_i_5_n_0 ;
  wire \indvar_flatten_next_reg_377[40]_i_2_n_0 ;
  wire \indvar_flatten_next_reg_377[40]_i_3_n_0 ;
  wire \indvar_flatten_next_reg_377[4]_i_2_n_0 ;
  wire \indvar_flatten_next_reg_377[4]_i_3_n_0 ;
  wire \indvar_flatten_next_reg_377[4]_i_4_n_0 ;
  wire \indvar_flatten_next_reg_377[4]_i_5_n_0 ;
  wire \indvar_flatten_next_reg_377[8]_i_2_n_0 ;
  wire \indvar_flatten_next_reg_377[8]_i_3_n_0 ;
  wire \indvar_flatten_next_reg_377[8]_i_4_n_0 ;
  wire \indvar_flatten_next_reg_377[8]_i_5_n_0 ;
  wire [41:0]indvar_flatten_next_reg_377_reg;
  wire \indvar_flatten_next_reg_377_reg[0]_i_2_n_0 ;
  wire \indvar_flatten_next_reg_377_reg[0]_i_2_n_1 ;
  wire \indvar_flatten_next_reg_377_reg[0]_i_2_n_2 ;
  wire \indvar_flatten_next_reg_377_reg[0]_i_2_n_3 ;
  wire \indvar_flatten_next_reg_377_reg[0]_i_2_n_4 ;
  wire \indvar_flatten_next_reg_377_reg[0]_i_2_n_5 ;
  wire \indvar_flatten_next_reg_377_reg[0]_i_2_n_6 ;
  wire \indvar_flatten_next_reg_377_reg[0]_i_2_n_7 ;
  wire \indvar_flatten_next_reg_377_reg[12]_i_1_n_0 ;
  wire \indvar_flatten_next_reg_377_reg[12]_i_1_n_1 ;
  wire \indvar_flatten_next_reg_377_reg[12]_i_1_n_2 ;
  wire \indvar_flatten_next_reg_377_reg[12]_i_1_n_3 ;
  wire \indvar_flatten_next_reg_377_reg[12]_i_1_n_4 ;
  wire \indvar_flatten_next_reg_377_reg[12]_i_1_n_5 ;
  wire \indvar_flatten_next_reg_377_reg[12]_i_1_n_6 ;
  wire \indvar_flatten_next_reg_377_reg[12]_i_1_n_7 ;
  wire \indvar_flatten_next_reg_377_reg[16]_i_1_n_0 ;
  wire \indvar_flatten_next_reg_377_reg[16]_i_1_n_1 ;
  wire \indvar_flatten_next_reg_377_reg[16]_i_1_n_2 ;
  wire \indvar_flatten_next_reg_377_reg[16]_i_1_n_3 ;
  wire \indvar_flatten_next_reg_377_reg[16]_i_1_n_4 ;
  wire \indvar_flatten_next_reg_377_reg[16]_i_1_n_5 ;
  wire \indvar_flatten_next_reg_377_reg[16]_i_1_n_6 ;
  wire \indvar_flatten_next_reg_377_reg[16]_i_1_n_7 ;
  wire \indvar_flatten_next_reg_377_reg[20]_i_1_n_0 ;
  wire \indvar_flatten_next_reg_377_reg[20]_i_1_n_1 ;
  wire \indvar_flatten_next_reg_377_reg[20]_i_1_n_2 ;
  wire \indvar_flatten_next_reg_377_reg[20]_i_1_n_3 ;
  wire \indvar_flatten_next_reg_377_reg[20]_i_1_n_4 ;
  wire \indvar_flatten_next_reg_377_reg[20]_i_1_n_5 ;
  wire \indvar_flatten_next_reg_377_reg[20]_i_1_n_6 ;
  wire \indvar_flatten_next_reg_377_reg[20]_i_1_n_7 ;
  wire \indvar_flatten_next_reg_377_reg[24]_i_1_n_0 ;
  wire \indvar_flatten_next_reg_377_reg[24]_i_1_n_1 ;
  wire \indvar_flatten_next_reg_377_reg[24]_i_1_n_2 ;
  wire \indvar_flatten_next_reg_377_reg[24]_i_1_n_3 ;
  wire \indvar_flatten_next_reg_377_reg[24]_i_1_n_4 ;
  wire \indvar_flatten_next_reg_377_reg[24]_i_1_n_5 ;
  wire \indvar_flatten_next_reg_377_reg[24]_i_1_n_6 ;
  wire \indvar_flatten_next_reg_377_reg[24]_i_1_n_7 ;
  wire \indvar_flatten_next_reg_377_reg[28]_i_1_n_0 ;
  wire \indvar_flatten_next_reg_377_reg[28]_i_1_n_1 ;
  wire \indvar_flatten_next_reg_377_reg[28]_i_1_n_2 ;
  wire \indvar_flatten_next_reg_377_reg[28]_i_1_n_3 ;
  wire \indvar_flatten_next_reg_377_reg[28]_i_1_n_4 ;
  wire \indvar_flatten_next_reg_377_reg[28]_i_1_n_5 ;
  wire \indvar_flatten_next_reg_377_reg[28]_i_1_n_6 ;
  wire \indvar_flatten_next_reg_377_reg[28]_i_1_n_7 ;
  wire \indvar_flatten_next_reg_377_reg[32]_i_1_n_0 ;
  wire \indvar_flatten_next_reg_377_reg[32]_i_1_n_1 ;
  wire \indvar_flatten_next_reg_377_reg[32]_i_1_n_2 ;
  wire \indvar_flatten_next_reg_377_reg[32]_i_1_n_3 ;
  wire \indvar_flatten_next_reg_377_reg[32]_i_1_n_4 ;
  wire \indvar_flatten_next_reg_377_reg[32]_i_1_n_5 ;
  wire \indvar_flatten_next_reg_377_reg[32]_i_1_n_6 ;
  wire \indvar_flatten_next_reg_377_reg[32]_i_1_n_7 ;
  wire \indvar_flatten_next_reg_377_reg[36]_i_1_n_0 ;
  wire \indvar_flatten_next_reg_377_reg[36]_i_1_n_1 ;
  wire \indvar_flatten_next_reg_377_reg[36]_i_1_n_2 ;
  wire \indvar_flatten_next_reg_377_reg[36]_i_1_n_3 ;
  wire \indvar_flatten_next_reg_377_reg[36]_i_1_n_4 ;
  wire \indvar_flatten_next_reg_377_reg[36]_i_1_n_5 ;
  wire \indvar_flatten_next_reg_377_reg[36]_i_1_n_6 ;
  wire \indvar_flatten_next_reg_377_reg[36]_i_1_n_7 ;
  wire \indvar_flatten_next_reg_377_reg[40]_i_1_n_3 ;
  wire \indvar_flatten_next_reg_377_reg[40]_i_1_n_6 ;
  wire \indvar_flatten_next_reg_377_reg[40]_i_1_n_7 ;
  wire \indvar_flatten_next_reg_377_reg[4]_i_1_n_0 ;
  wire \indvar_flatten_next_reg_377_reg[4]_i_1_n_1 ;
  wire \indvar_flatten_next_reg_377_reg[4]_i_1_n_2 ;
  wire \indvar_flatten_next_reg_377_reg[4]_i_1_n_3 ;
  wire \indvar_flatten_next_reg_377_reg[4]_i_1_n_4 ;
  wire \indvar_flatten_next_reg_377_reg[4]_i_1_n_5 ;
  wire \indvar_flatten_next_reg_377_reg[4]_i_1_n_6 ;
  wire \indvar_flatten_next_reg_377_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_next_reg_377_reg[8]_i_1_n_0 ;
  wire \indvar_flatten_next_reg_377_reg[8]_i_1_n_1 ;
  wire \indvar_flatten_next_reg_377_reg[8]_i_1_n_2 ;
  wire \indvar_flatten_next_reg_377_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_next_reg_377_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_next_reg_377_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_next_reg_377_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_next_reg_377_reg[8]_i_1_n_7 ;
  wire indvar_flatten_reg_159;
  wire \indvar_flatten_reg_159_reg_n_0_[0] ;
  wire \indvar_flatten_reg_159_reg_n_0_[10] ;
  wire \indvar_flatten_reg_159_reg_n_0_[11] ;
  wire \indvar_flatten_reg_159_reg_n_0_[12] ;
  wire \indvar_flatten_reg_159_reg_n_0_[13] ;
  wire \indvar_flatten_reg_159_reg_n_0_[14] ;
  wire \indvar_flatten_reg_159_reg_n_0_[15] ;
  wire \indvar_flatten_reg_159_reg_n_0_[16] ;
  wire \indvar_flatten_reg_159_reg_n_0_[17] ;
  wire \indvar_flatten_reg_159_reg_n_0_[18] ;
  wire \indvar_flatten_reg_159_reg_n_0_[19] ;
  wire \indvar_flatten_reg_159_reg_n_0_[1] ;
  wire \indvar_flatten_reg_159_reg_n_0_[20] ;
  wire \indvar_flatten_reg_159_reg_n_0_[21] ;
  wire \indvar_flatten_reg_159_reg_n_0_[22] ;
  wire \indvar_flatten_reg_159_reg_n_0_[23] ;
  wire \indvar_flatten_reg_159_reg_n_0_[24] ;
  wire \indvar_flatten_reg_159_reg_n_0_[25] ;
  wire \indvar_flatten_reg_159_reg_n_0_[26] ;
  wire \indvar_flatten_reg_159_reg_n_0_[27] ;
  wire \indvar_flatten_reg_159_reg_n_0_[28] ;
  wire \indvar_flatten_reg_159_reg_n_0_[29] ;
  wire \indvar_flatten_reg_159_reg_n_0_[2] ;
  wire \indvar_flatten_reg_159_reg_n_0_[30] ;
  wire \indvar_flatten_reg_159_reg_n_0_[31] ;
  wire \indvar_flatten_reg_159_reg_n_0_[32] ;
  wire \indvar_flatten_reg_159_reg_n_0_[33] ;
  wire \indvar_flatten_reg_159_reg_n_0_[34] ;
  wire \indvar_flatten_reg_159_reg_n_0_[35] ;
  wire \indvar_flatten_reg_159_reg_n_0_[36] ;
  wire \indvar_flatten_reg_159_reg_n_0_[37] ;
  wire \indvar_flatten_reg_159_reg_n_0_[38] ;
  wire \indvar_flatten_reg_159_reg_n_0_[39] ;
  wire \indvar_flatten_reg_159_reg_n_0_[3] ;
  wire \indvar_flatten_reg_159_reg_n_0_[40] ;
  wire \indvar_flatten_reg_159_reg_n_0_[41] ;
  wire \indvar_flatten_reg_159_reg_n_0_[4] ;
  wire \indvar_flatten_reg_159_reg_n_0_[5] ;
  wire \indvar_flatten_reg_159_reg_n_0_[6] ;
  wire \indvar_flatten_reg_159_reg_n_0_[7] ;
  wire \indvar_flatten_reg_159_reg_n_0_[8] ;
  wire \indvar_flatten_reg_159_reg_n_0_[9] ;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [30:0]out;
  wire [31:0]out_stream_TDATA;
  wire [0:0]out_stream_TLAST;
  wire out_stream_TREADY;
  wire [0:0]out_stream_TUSER;
  wire out_stream_data_V_1_ack_in;
  wire out_stream_data_V_1_load_A;
  wire out_stream_data_V_1_load_B;
  wire [31:0]out_stream_data_V_1_payload_A;
  wire [31:0]out_stream_data_V_1_payload_B;
  wire out_stream_data_V_1_sel;
  wire out_stream_data_V_1_sel_rd_i_1_n_0;
  wire out_stream_data_V_1_sel_wr;
  wire out_stream_data_V_1_sel_wr_i_1_n_0;
  wire [1:1]out_stream_data_V_1_state;
  wire \out_stream_data_V_1_state[0]_i_1_n_0 ;
  wire \out_stream_data_V_1_state_reg_n_0_[0] ;
  wire out_stream_last_V_1_ack_in;
  wire out_stream_last_V_1_payload_A;
  wire \out_stream_last_V_1_payload_A[0]_i_1_n_0 ;
  wire out_stream_last_V_1_payload_B;
  wire \out_stream_last_V_1_payload_B[0]_i_1_n_0 ;
  wire out_stream_last_V_1_sel;
  wire out_stream_last_V_1_sel_rd_i_1_n_0;
  wire out_stream_last_V_1_sel_wr;
  wire out_stream_last_V_1_sel_wr014_out;
  wire out_stream_last_V_1_sel_wr_i_1_n_0;
  wire \out_stream_last_V_1_state[0]_i_1_n_0 ;
  wire \out_stream_last_V_1_state[1]_i_1_n_0 ;
  wire \out_stream_last_V_1_state_reg[0]_0 ;
  wire out_stream_last_V_tm_fu_313_p2;
  wire out_stream_last_V_tm_reg_413;
  wire out_stream_last_V_tm_reg_4130;
  wire out_stream_user_V_1_ack_in;
  wire out_stream_user_V_1_payload_A;
  wire \out_stream_user_V_1_payload_A[0]_i_1_n_0 ;
  wire out_stream_user_V_1_payload_B;
  wire \out_stream_user_V_1_payload_B[0]_i_1_n_0 ;
  wire out_stream_user_V_1_sel;
  wire out_stream_user_V_1_sel_rd_i_1_n_0;
  wire out_stream_user_V_1_sel_wr;
  wire out_stream_user_V_1_sel_wr_i_1_n_0;
  wire \out_stream_user_V_1_state[0]_i_1_n_0 ;
  wire \out_stream_user_V_1_state[1]_i_1_n_0 ;
  wire \out_stream_user_V_1_state_reg_n_0_[0] ;
  wire \out_stream_user_V_tm_reg_408[0]_i_10_n_0 ;
  wire \out_stream_user_V_tm_reg_408[0]_i_11_n_0 ;
  wire \out_stream_user_V_tm_reg_408[0]_i_1_n_0 ;
  wire \out_stream_user_V_tm_reg_408[0]_i_2_n_0 ;
  wire \out_stream_user_V_tm_reg_408[0]_i_3_n_0 ;
  wire \out_stream_user_V_tm_reg_408[0]_i_4_n_0 ;
  wire \out_stream_user_V_tm_reg_408[0]_i_5_n_0 ;
  wire \out_stream_user_V_tm_reg_408[0]_i_6_n_0 ;
  wire \out_stream_user_V_tm_reg_408[0]_i_7_n_0 ;
  wire \out_stream_user_V_tm_reg_408[0]_i_8_n_0 ;
  wire \out_stream_user_V_tm_reg_408[0]_i_9_n_0 ;
  wire \out_stream_user_V_tm_reg_408_reg_n_0_[0] ;
  wire [29:0]p_1_rec_i_i_mid2_fu_259_p3;
  wire [29:0]p_1_rec_i_i_mid2_reg_398;
  wire [29:0]p_1_rec_i_i_reg_181;
  wire [23:0]p_Result_s_fu_324_p5;
  wire p_neg393_i_loc_c757_empty_n;
  wire [10:0]p_neg393_i_loc_read_reg_341;
  wire [10:0]\p_neg393_i_loc_read_reg_341_reg[10]_0 ;
  wire [10:0]r1_i_i_mid2_fu_251_p3;
  wire [10:0]r1_i_i_mid2_reg_392;
  wire r1_i_i_mid2_reg_3920;
  wire \r1_i_i_mid2_reg_392[10]_i_3_n_0 ;
  wire \r1_i_i_mid2_reg_392[10]_i_4_n_0 ;
  wire \r1_i_i_mid2_reg_392[10]_i_5_n_0 ;
  wire \r1_i_i_mid2_reg_392[2]_i_2_n_0 ;
  wire \r1_i_i_mid2_reg_392[2]_i_3_n_0 ;
  wire \r1_i_i_mid2_reg_392[4]_i_2_n_0 ;
  wire \r1_i_i_mid2_reg_392[4]_i_3_n_0 ;
  wire \r1_i_i_mid2_reg_392[5]_i_2_n_0 ;
  wire \r1_i_i_mid2_reg_392[6]_i_2_n_0 ;
  wire \r1_i_i_mid2_reg_392[7]_i_2_n_0 ;
  wire \r1_i_i_mid2_reg_392[8]_i_2_n_0 ;
  wire [10:0]r1_i_i_reg_170;
  wire shiftReg_ce;
  wire [30:0]tmp_17_i_i_fu_210_p2;
  wire tmp_17_i_i_fu_210_p2_carry__0_i_1_n_0;
  wire tmp_17_i_i_fu_210_p2_carry__0_i_2_n_0;
  wire tmp_17_i_i_fu_210_p2_carry__0_i_3_n_0;
  wire tmp_17_i_i_fu_210_p2_carry__0_i_4_n_0;
  wire tmp_17_i_i_fu_210_p2_carry__0_n_0;
  wire tmp_17_i_i_fu_210_p2_carry__0_n_1;
  wire tmp_17_i_i_fu_210_p2_carry__0_n_2;
  wire tmp_17_i_i_fu_210_p2_carry__0_n_3;
  wire tmp_17_i_i_fu_210_p2_carry__1_i_1_n_0;
  wire tmp_17_i_i_fu_210_p2_carry__1_i_2_n_0;
  wire tmp_17_i_i_fu_210_p2_carry__1_i_3_n_0;
  wire tmp_17_i_i_fu_210_p2_carry__1_i_4_n_0;
  wire tmp_17_i_i_fu_210_p2_carry__1_n_0;
  wire tmp_17_i_i_fu_210_p2_carry__1_n_1;
  wire tmp_17_i_i_fu_210_p2_carry__1_n_2;
  wire tmp_17_i_i_fu_210_p2_carry__1_n_3;
  wire tmp_17_i_i_fu_210_p2_carry__2_i_1_n_0;
  wire tmp_17_i_i_fu_210_p2_carry__2_i_2_n_0;
  wire tmp_17_i_i_fu_210_p2_carry__2_i_3_n_0;
  wire tmp_17_i_i_fu_210_p2_carry__2_i_4_n_0;
  wire tmp_17_i_i_fu_210_p2_carry__2_n_0;
  wire tmp_17_i_i_fu_210_p2_carry__2_n_1;
  wire tmp_17_i_i_fu_210_p2_carry__2_n_2;
  wire tmp_17_i_i_fu_210_p2_carry__2_n_3;
  wire tmp_17_i_i_fu_210_p2_carry__3_i_1_n_0;
  wire tmp_17_i_i_fu_210_p2_carry__3_i_2_n_0;
  wire tmp_17_i_i_fu_210_p2_carry__3_i_3_n_0;
  wire tmp_17_i_i_fu_210_p2_carry__3_i_4_n_0;
  wire tmp_17_i_i_fu_210_p2_carry__3_n_0;
  wire tmp_17_i_i_fu_210_p2_carry__3_n_1;
  wire tmp_17_i_i_fu_210_p2_carry__3_n_2;
  wire tmp_17_i_i_fu_210_p2_carry__3_n_3;
  wire tmp_17_i_i_fu_210_p2_carry__4_i_1_n_0;
  wire tmp_17_i_i_fu_210_p2_carry__4_i_2_n_0;
  wire tmp_17_i_i_fu_210_p2_carry__4_i_3_n_0;
  wire tmp_17_i_i_fu_210_p2_carry__4_i_4_n_0;
  wire tmp_17_i_i_fu_210_p2_carry__4_n_0;
  wire tmp_17_i_i_fu_210_p2_carry__4_n_1;
  wire tmp_17_i_i_fu_210_p2_carry__4_n_2;
  wire tmp_17_i_i_fu_210_p2_carry__4_n_3;
  wire tmp_17_i_i_fu_210_p2_carry__5_i_1_n_0;
  wire tmp_17_i_i_fu_210_p2_carry__5_i_2_n_0;
  wire tmp_17_i_i_fu_210_p2_carry__5_i_3_n_0;
  wire tmp_17_i_i_fu_210_p2_carry__5_i_4_n_0;
  wire tmp_17_i_i_fu_210_p2_carry__5_n_0;
  wire tmp_17_i_i_fu_210_p2_carry__5_n_1;
  wire tmp_17_i_i_fu_210_p2_carry__5_n_2;
  wire tmp_17_i_i_fu_210_p2_carry__5_n_3;
  wire tmp_17_i_i_fu_210_p2_carry__6_i_1_n_0;
  wire tmp_17_i_i_fu_210_p2_carry__6_i_2_n_0;
  wire tmp_17_i_i_fu_210_p2_carry__6_n_3;
  wire tmp_17_i_i_fu_210_p2_carry_i_1_n_0;
  wire tmp_17_i_i_fu_210_p2_carry_i_2_n_0;
  wire tmp_17_i_i_fu_210_p2_carry_i_3_n_0;
  wire tmp_17_i_i_fu_210_p2_carry_i_4_n_0;
  wire tmp_17_i_i_fu_210_p2_carry_n_0;
  wire tmp_17_i_i_fu_210_p2_carry_n_1;
  wire tmp_17_i_i_fu_210_p2_carry_n_2;
  wire tmp_17_i_i_fu_210_p2_carry_n_3;
  wire [30:0]tmp_17_i_i_reg_357;
  wire tmp_23_i_i3_fu_246_p2;
  wire tmp_23_i_i3_fu_246_p2_carry_i_1_n_0;
  wire tmp_23_i_i3_fu_246_p2_carry_i_2_n_0;
  wire tmp_23_i_i3_fu_246_p2_carry_i_3_n_0;
  wire tmp_23_i_i3_fu_246_p2_carry_i_4_n_0;
  wire tmp_23_i_i3_fu_246_p2_carry_i_5_n_0;
  wire tmp_23_i_i3_fu_246_p2_carry_i_6_n_0;
  wire tmp_23_i_i3_fu_246_p2_carry_n_1;
  wire tmp_23_i_i3_fu_246_p2_carry_n_2;
  wire tmp_23_i_i3_fu_246_p2_carry_n_3;
  wire tmp_23_i_i3_reg_387;
  wire \tmp_23_i_i3_reg_387[0]_i_1_n_0 ;
  wire tmp_23_i_i_mid1_fu_241_p2;
  wire tmp_23_i_i_mid1_fu_241_p2_carry_i_10_n_0;
  wire tmp_23_i_i_mid1_fu_241_p2_carry_i_11_n_0;
  wire tmp_23_i_i_mid1_fu_241_p2_carry_i_1_n_0;
  wire tmp_23_i_i_mid1_fu_241_p2_carry_i_2_n_0;
  wire tmp_23_i_i_mid1_fu_241_p2_carry_i_3_n_0;
  wire tmp_23_i_i_mid1_fu_241_p2_carry_i_4_n_0;
  wire tmp_23_i_i_mid1_fu_241_p2_carry_i_5_n_0;
  wire tmp_23_i_i_mid1_fu_241_p2_carry_i_6_n_0;
  wire tmp_23_i_i_mid1_fu_241_p2_carry_i_7_n_0;
  wire tmp_23_i_i_mid1_fu_241_p2_carry_i_8_n_0;
  wire tmp_23_i_i_mid1_fu_241_p2_carry_i_9_n_0;
  wire tmp_23_i_i_mid1_fu_241_p2_carry_n_1;
  wire tmp_23_i_i_mid1_fu_241_p2_carry_n_2;
  wire tmp_23_i_i_mid1_fu_241_p2_carry_n_3;
  wire tmp_23_i_i_mid1_reg_382;
  wire \tmp_23_i_i_mid1_reg_382[0]_i_1_n_0 ;
  wire tmp_29_i_i_fu_219_p2_carry__0_i_10_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__0_i_11_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__0_i_12_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__0_i_13_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__0_i_14_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__0_i_15_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__0_i_16_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__0_i_1_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__0_i_2_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__0_i_3_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__0_i_4_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__0_i_5_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__0_i_6_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__0_i_7_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__0_i_8_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__0_i_9_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__0_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__0_n_1;
  wire tmp_29_i_i_fu_219_p2_carry__0_n_2;
  wire tmp_29_i_i_fu_219_p2_carry__0_n_3;
  wire tmp_29_i_i_fu_219_p2_carry__1_i_10_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__1_i_11_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__1_i_12_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__1_i_13_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__1_i_14_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__1_i_15_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__1_i_16_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__1_i_1_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__1_i_2_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__1_i_3_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__1_i_4_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__1_i_5_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__1_i_6_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__1_i_7_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__1_i_8_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__1_i_9_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__1_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__1_n_1;
  wire tmp_29_i_i_fu_219_p2_carry__1_n_2;
  wire tmp_29_i_i_fu_219_p2_carry__1_n_3;
  wire tmp_29_i_i_fu_219_p2_carry__2_i_10_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__2_i_11_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__2_i_12_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__2_i_13_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__2_i_1_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__2_i_2_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__2_i_3_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__2_i_4_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__2_i_5_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__2_i_6_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__2_i_7_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__2_i_8_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__2_i_9_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__2_n_0;
  wire tmp_29_i_i_fu_219_p2_carry__2_n_1;
  wire tmp_29_i_i_fu_219_p2_carry__2_n_2;
  wire tmp_29_i_i_fu_219_p2_carry__2_n_3;
  wire tmp_29_i_i_fu_219_p2_carry_i_10_n_0;
  wire tmp_29_i_i_fu_219_p2_carry_i_11_n_0;
  wire tmp_29_i_i_fu_219_p2_carry_i_12_n_0;
  wire tmp_29_i_i_fu_219_p2_carry_i_13_n_0;
  wire tmp_29_i_i_fu_219_p2_carry_i_14_n_0;
  wire tmp_29_i_i_fu_219_p2_carry_i_15_n_0;
  wire tmp_29_i_i_fu_219_p2_carry_i_16_n_0;
  wire tmp_29_i_i_fu_219_p2_carry_i_1_n_0;
  wire tmp_29_i_i_fu_219_p2_carry_i_2_n_0;
  wire tmp_29_i_i_fu_219_p2_carry_i_3_n_0;
  wire tmp_29_i_i_fu_219_p2_carry_i_4_n_0;
  wire tmp_29_i_i_fu_219_p2_carry_i_5_n_0;
  wire tmp_29_i_i_fu_219_p2_carry_i_6_n_0;
  wire tmp_29_i_i_fu_219_p2_carry_i_7_n_0;
  wire tmp_29_i_i_fu_219_p2_carry_i_8_n_0;
  wire tmp_29_i_i_fu_219_p2_carry_i_9_n_0;
  wire tmp_29_i_i_fu_219_p2_carry_n_0;
  wire tmp_29_i_i_fu_219_p2_carry_n_1;
  wire tmp_29_i_i_fu_219_p2_carry_n_2;
  wire tmp_29_i_i_fu_219_p2_carry_n_3;
  wire tmp_29_i_i_reg_367;
  wire \tmp_29_i_i_reg_367[0]_i_1_n_0 ;
  wire tmp_32_reg_4030;
  wire tmp_33_reg_4180;
  wire tmp_41_i_i_fu_308_p2;
  wire tmp_41_i_i_fu_308_p2_carry__0_i_1_n_0;
  wire tmp_41_i_i_fu_308_p2_carry__0_i_2_n_0;
  wire tmp_41_i_i_fu_308_p2_carry__0_i_3_n_0;
  wire tmp_41_i_i_fu_308_p2_carry__0_i_4_n_0;
  wire tmp_41_i_i_fu_308_p2_carry__0_n_0;
  wire tmp_41_i_i_fu_308_p2_carry__0_n_1;
  wire tmp_41_i_i_fu_308_p2_carry__0_n_2;
  wire tmp_41_i_i_fu_308_p2_carry__0_n_3;
  wire tmp_41_i_i_fu_308_p2_carry__1_i_1_n_0;
  wire tmp_41_i_i_fu_308_p2_carry__1_i_2_n_0;
  wire tmp_41_i_i_fu_308_p2_carry__1_i_3_n_0;
  wire tmp_41_i_i_fu_308_p2_carry__1_n_2;
  wire tmp_41_i_i_fu_308_p2_carry__1_n_3;
  wire tmp_41_i_i_fu_308_p2_carry_i_1_n_0;
  wire tmp_41_i_i_fu_308_p2_carry_i_2_n_0;
  wire tmp_41_i_i_fu_308_p2_carry_i_3_n_0;
  wire tmp_41_i_i_fu_308_p2_carry_i_4_n_0;
  wire tmp_41_i_i_fu_308_p2_carry_n_0;
  wire tmp_41_i_i_fu_308_p2_carry_n_1;
  wire tmp_41_i_i_fu_308_p2_carry_n_2;
  wire tmp_41_i_i_fu_308_p2_carry_n_3;
  wire [3:0]\NLW_c_reg_428_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_c_reg_428_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_exitcond_flatten_fu_224_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_exitcond_flatten_fu_224_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_exitcond_flatten_fu_224_p2_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_exitcond_flatten_fu_224_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_exitcond_flatten_fu_224_p2_carry__2_O_UNCONNECTED;
  wire [3:1]\NLW_indvar_flatten_next_reg_377_reg[40]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_indvar_flatten_next_reg_377_reg[40]_i_1_O_UNCONNECTED ;
  wire [3:1]NLW_tmp_17_i_i_fu_210_p2_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_17_i_i_fu_210_p2_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_tmp_23_i_i3_fu_246_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_23_i_i_mid1_fu_241_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_29_i_i_fu_219_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_29_i_i_fu_219_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_29_i_i_fu_219_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_29_i_i_fu_219_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_tmp_41_i_i_fu_308_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_41_i_i_fu_308_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_tmp_41_i_i_fu_308_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_41_i_i_fu_308_p2_carry__1_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(out_stream_user_V_1_ack_in),
        .I1(out_stream_data_V_1_ack_in),
        .I2(out_stream_last_V_1_ack_in),
        .I3(ap_CS_fsm_state13),
        .I4(\ap_CS_fsm_reg[0]_0 ),
        .I5(\ap_CS_fsm_reg[0]_1 ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[10]_i_2_n_0 ),
        .I2(\ap_CS_fsm[10]_i_3_n_0 ),
        .I3(\ap_CS_fsm[10]_i_4_n_0 ),
        .I4(ap_CS_fsm_state13),
        .I5(\ap_CS_fsm_reg[10]_0 ),
        .O(ap_NS_fsm[10]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[10]_i_2 
       (.I0(ap_condition_pp0_exit_iter0_state7),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\ap_CS_fsm[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000AA8A)) 
    \ap_CS_fsm[10]_i_3 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(out_stream_last_V_1_ack_in),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_reg_pp0_iter1_exitcond_flatten_reg_373),
        .I4(\ap_CS_fsm[6]_i_2_n_0 ),
        .O(\ap_CS_fsm[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[10]_i_4 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[10]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(\ap_CS_fsm_reg[0]_1 ),
        .I1(Loop_loop_height_pro_U0_ap_start),
        .I2(col_packets_loc_c_empty_n),
        .I3(p_neg393_i_loc_c757_empty_n),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(\ap_CS_fsm[6]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(\ap_CS_fsm[6]_i_3_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_CS_fsm_state6),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[6]_i_2 
       (.I0(g_img_1_data_stream_s_empty_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .O(\ap_CS_fsm[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h0222)) 
    \ap_CS_fsm[6]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I2(g_img_1_data_stream_s_empty_n),
        .I3(out_stream_last_V_1_ack_in),
        .O(\ap_CS_fsm[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(\ap_CS_fsm[7]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\ap_CS_fsm[10]_i_2_n_0 ),
        .I3(ap_reg_pp0_iter1_exitcond_flatten_reg_3730),
        .O(ap_NS_fsm[7]));
  LUT6 #(
    .INIT(64'hFBFBFBFBFB00FBFB)) 
    \ap_CS_fsm[7]_i_2 
       (.I0(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(g_img_1_data_stream_s_empty_n),
        .I3(ap_reg_pp0_iter1_exitcond_flatten_reg_373),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(out_stream_last_V_1_ack_in),
        .O(\ap_CS_fsm[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hAA80AAAA)) 
    \ap_CS_fsm[7]_i_3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(out_stream_last_V_1_ack_in),
        .I2(g_img_1_data_stream_s_empty_n),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_reg_pp0_iter1_exitcond_flatten_reg_3730));
  LUT6 #(
    .INIT(64'hFFFF00FF10100000)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(g_img_1_data_stream_s_empty_n),
        .I1(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm[10]_i_3_n_0 ),
        .O(ap_NS_fsm[8]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(g_img_1_data_stream_s_empty_n),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[0]_1 ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[0]_0 ),
        .Q(\ap_CS_fsm_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[1] ),
        .Q(\ap_CS_fsm_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[2] ),
        .Q(\ap_CS_fsm_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[3] ),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDF00DF00DF000000)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[6]_i_3_n_0 ),
        .I2(ap_condition_pp0_exit_iter0_state7),
        .I3(ap_rst_n),
        .I4(ap_CS_fsm_state6),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4000400040CC4000)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_CS_fsm_state6),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_enable_reg_pp0_iter1_i_2__0_n_0),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_condition_pp0_exit_iter0_state7),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000FFFF04FF)) 
    ap_enable_reg_pp0_iter1_i_2__0
       (.I0(ap_reg_pp0_iter1_exitcond_flatten_reg_373),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(out_stream_last_V_1_ack_in),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(\ap_CS_fsm[6]_i_2_n_0 ),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(ap_enable_reg_pp0_iter1_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF7FFF55AA00AA00)) 
    \ap_reg_pp0_iter1_exitcond_flatten_reg_373[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(out_stream_last_V_1_ack_in),
        .I2(g_img_1_data_stream_s_empty_n),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(ap_reg_pp0_iter1_exitcond_flatten_reg_373),
        .O(\ap_reg_pp0_iter1_exitcond_flatten_reg_373[0]_i_1_n_0 ));
  FDRE \ap_reg_pp0_iter1_exitcond_flatten_reg_373_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_exitcond_flatten_reg_373[0]_i_1_n_0 ),
        .Q(ap_reg_pp0_iter1_exitcond_flatten_reg_373),
        .R(1'b0));
  FDRE \bound_reg_362_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 [0]),
        .Q(bound_reg_362[0]),
        .R(1'b0));
  FDRE \bound_reg_362_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 [10]),
        .Q(bound_reg_362[10]),
        .R(1'b0));
  FDRE \bound_reg_362_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 [11]),
        .Q(bound_reg_362[11]),
        .R(1'b0));
  FDRE \bound_reg_362_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 [12]),
        .Q(bound_reg_362[12]),
        .R(1'b0));
  FDRE \bound_reg_362_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 [13]),
        .Q(bound_reg_362[13]),
        .R(1'b0));
  FDRE \bound_reg_362_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 [14]),
        .Q(bound_reg_362[14]),
        .R(1'b0));
  FDRE \bound_reg_362_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 [15]),
        .Q(bound_reg_362[15]),
        .R(1'b0));
  FDRE \bound_reg_362_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 [16]),
        .Q(bound_reg_362[16]),
        .R(1'b0));
  FDRE \bound_reg_362_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 [17]),
        .Q(bound_reg_362[17]),
        .R(1'b0));
  FDRE \bound_reg_362_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 [18]),
        .Q(bound_reg_362[18]),
        .R(1'b0));
  FDRE \bound_reg_362_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 [19]),
        .Q(bound_reg_362[19]),
        .R(1'b0));
  FDRE \bound_reg_362_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 [1]),
        .Q(bound_reg_362[1]),
        .R(1'b0));
  FDRE \bound_reg_362_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 [20]),
        .Q(bound_reg_362[20]),
        .R(1'b0));
  FDRE \bound_reg_362_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 [21]),
        .Q(bound_reg_362[21]),
        .R(1'b0));
  FDRE \bound_reg_362_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 [22]),
        .Q(bound_reg_362[22]),
        .R(1'b0));
  FDRE \bound_reg_362_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 [23]),
        .Q(bound_reg_362[23]),
        .R(1'b0));
  FDRE \bound_reg_362_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 [24]),
        .Q(bound_reg_362[24]),
        .R(1'b0));
  FDRE \bound_reg_362_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 [25]),
        .Q(bound_reg_362[25]),
        .R(1'b0));
  FDRE \bound_reg_362_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 [26]),
        .Q(bound_reg_362[26]),
        .R(1'b0));
  FDRE \bound_reg_362_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 [27]),
        .Q(bound_reg_362[27]),
        .R(1'b0));
  FDRE \bound_reg_362_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 [28]),
        .Q(bound_reg_362[28]),
        .R(1'b0));
  FDRE \bound_reg_362_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 [29]),
        .Q(bound_reg_362[29]),
        .R(1'b0));
  FDRE \bound_reg_362_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 [2]),
        .Q(bound_reg_362[2]),
        .R(1'b0));
  FDRE \bound_reg_362_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 [30]),
        .Q(bound_reg_362[30]),
        .R(1'b0));
  FDRE \bound_reg_362_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 [31]),
        .Q(bound_reg_362[31]),
        .R(1'b0));
  FDRE \bound_reg_362_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 [32]),
        .Q(bound_reg_362[32]),
        .R(1'b0));
  FDRE \bound_reg_362_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 [33]),
        .Q(bound_reg_362[33]),
        .R(1'b0));
  FDRE \bound_reg_362_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 [34]),
        .Q(bound_reg_362[34]),
        .R(1'b0));
  FDRE \bound_reg_362_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 [35]),
        .Q(bound_reg_362[35]),
        .R(1'b0));
  FDRE \bound_reg_362_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 [36]),
        .Q(bound_reg_362[36]),
        .R(1'b0));
  FDRE \bound_reg_362_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 [37]),
        .Q(bound_reg_362[37]),
        .R(1'b0));
  FDRE \bound_reg_362_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 [38]),
        .Q(bound_reg_362[38]),
        .R(1'b0));
  FDRE \bound_reg_362_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 [39]),
        .Q(bound_reg_362[39]),
        .R(1'b0));
  FDRE \bound_reg_362_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 [3]),
        .Q(bound_reg_362[3]),
        .R(1'b0));
  FDRE \bound_reg_362_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 [40]),
        .Q(bound_reg_362[40]),
        .R(1'b0));
  FDRE \bound_reg_362_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 [41]),
        .Q(bound_reg_362[41]),
        .R(1'b0));
  FDRE \bound_reg_362_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 [4]),
        .Q(bound_reg_362[4]),
        .R(1'b0));
  FDRE \bound_reg_362_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 [5]),
        .Q(bound_reg_362[5]),
        .R(1'b0));
  FDRE \bound_reg_362_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 [6]),
        .Q(bound_reg_362[6]),
        .R(1'b0));
  FDRE \bound_reg_362_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 [7]),
        .Q(bound_reg_362[7]),
        .R(1'b0));
  FDRE \bound_reg_362_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 [8]),
        .Q(bound_reg_362[8]),
        .R(1'b0));
  FDRE \bound_reg_362_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 [9]),
        .Q(bound_reg_362[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \c_reg_428[0]_i_1 
       (.I0(p_1_rec_i_i_mid2_reg_398[0]),
        .O(c_fu_319_p2[0]));
  FDRE \c_reg_428_reg[0] 
       (.C(ap_clk),
        .CE(c_reg_4280),
        .D(c_fu_319_p2[0]),
        .Q(c_reg_428[0]),
        .R(1'b0));
  FDRE \c_reg_428_reg[10] 
       (.C(ap_clk),
        .CE(c_reg_4280),
        .D(c_fu_319_p2[10]),
        .Q(c_reg_428[10]),
        .R(1'b0));
  FDRE \c_reg_428_reg[11] 
       (.C(ap_clk),
        .CE(c_reg_4280),
        .D(c_fu_319_p2[11]),
        .Q(c_reg_428[11]),
        .R(1'b0));
  FDRE \c_reg_428_reg[12] 
       (.C(ap_clk),
        .CE(c_reg_4280),
        .D(c_fu_319_p2[12]),
        .Q(c_reg_428[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \c_reg_428_reg[12]_i_1 
       (.CI(\c_reg_428_reg[8]_i_1_n_0 ),
        .CO({\c_reg_428_reg[12]_i_1_n_0 ,\c_reg_428_reg[12]_i_1_n_1 ,\c_reg_428_reg[12]_i_1_n_2 ,\c_reg_428_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(c_fu_319_p2[12:9]),
        .S(p_1_rec_i_i_mid2_reg_398[12:9]));
  FDRE \c_reg_428_reg[13] 
       (.C(ap_clk),
        .CE(c_reg_4280),
        .D(c_fu_319_p2[13]),
        .Q(c_reg_428[13]),
        .R(1'b0));
  FDRE \c_reg_428_reg[14] 
       (.C(ap_clk),
        .CE(c_reg_4280),
        .D(c_fu_319_p2[14]),
        .Q(c_reg_428[14]),
        .R(1'b0));
  FDRE \c_reg_428_reg[15] 
       (.C(ap_clk),
        .CE(c_reg_4280),
        .D(c_fu_319_p2[15]),
        .Q(c_reg_428[15]),
        .R(1'b0));
  FDRE \c_reg_428_reg[16] 
       (.C(ap_clk),
        .CE(c_reg_4280),
        .D(c_fu_319_p2[16]),
        .Q(c_reg_428[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \c_reg_428_reg[16]_i_1 
       (.CI(\c_reg_428_reg[12]_i_1_n_0 ),
        .CO({\c_reg_428_reg[16]_i_1_n_0 ,\c_reg_428_reg[16]_i_1_n_1 ,\c_reg_428_reg[16]_i_1_n_2 ,\c_reg_428_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(c_fu_319_p2[16:13]),
        .S(p_1_rec_i_i_mid2_reg_398[16:13]));
  FDRE \c_reg_428_reg[17] 
       (.C(ap_clk),
        .CE(c_reg_4280),
        .D(c_fu_319_p2[17]),
        .Q(c_reg_428[17]),
        .R(1'b0));
  FDRE \c_reg_428_reg[18] 
       (.C(ap_clk),
        .CE(c_reg_4280),
        .D(c_fu_319_p2[18]),
        .Q(c_reg_428[18]),
        .R(1'b0));
  FDRE \c_reg_428_reg[19] 
       (.C(ap_clk),
        .CE(c_reg_4280),
        .D(c_fu_319_p2[19]),
        .Q(c_reg_428[19]),
        .R(1'b0));
  FDRE \c_reg_428_reg[1] 
       (.C(ap_clk),
        .CE(c_reg_4280),
        .D(c_fu_319_p2[1]),
        .Q(c_reg_428[1]),
        .R(1'b0));
  FDRE \c_reg_428_reg[20] 
       (.C(ap_clk),
        .CE(c_reg_4280),
        .D(c_fu_319_p2[20]),
        .Q(c_reg_428[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \c_reg_428_reg[20]_i_1 
       (.CI(\c_reg_428_reg[16]_i_1_n_0 ),
        .CO({\c_reg_428_reg[20]_i_1_n_0 ,\c_reg_428_reg[20]_i_1_n_1 ,\c_reg_428_reg[20]_i_1_n_2 ,\c_reg_428_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(c_fu_319_p2[20:17]),
        .S(p_1_rec_i_i_mid2_reg_398[20:17]));
  FDRE \c_reg_428_reg[21] 
       (.C(ap_clk),
        .CE(c_reg_4280),
        .D(c_fu_319_p2[21]),
        .Q(c_reg_428[21]),
        .R(1'b0));
  FDRE \c_reg_428_reg[22] 
       (.C(ap_clk),
        .CE(c_reg_4280),
        .D(c_fu_319_p2[22]),
        .Q(c_reg_428[22]),
        .R(1'b0));
  FDRE \c_reg_428_reg[23] 
       (.C(ap_clk),
        .CE(c_reg_4280),
        .D(c_fu_319_p2[23]),
        .Q(c_reg_428[23]),
        .R(1'b0));
  FDRE \c_reg_428_reg[24] 
       (.C(ap_clk),
        .CE(c_reg_4280),
        .D(c_fu_319_p2[24]),
        .Q(c_reg_428[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \c_reg_428_reg[24]_i_1 
       (.CI(\c_reg_428_reg[20]_i_1_n_0 ),
        .CO({\c_reg_428_reg[24]_i_1_n_0 ,\c_reg_428_reg[24]_i_1_n_1 ,\c_reg_428_reg[24]_i_1_n_2 ,\c_reg_428_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(c_fu_319_p2[24:21]),
        .S(p_1_rec_i_i_mid2_reg_398[24:21]));
  FDRE \c_reg_428_reg[25] 
       (.C(ap_clk),
        .CE(c_reg_4280),
        .D(c_fu_319_p2[25]),
        .Q(c_reg_428[25]),
        .R(1'b0));
  FDRE \c_reg_428_reg[26] 
       (.C(ap_clk),
        .CE(c_reg_4280),
        .D(c_fu_319_p2[26]),
        .Q(c_reg_428[26]),
        .R(1'b0));
  FDRE \c_reg_428_reg[27] 
       (.C(ap_clk),
        .CE(c_reg_4280),
        .D(c_fu_319_p2[27]),
        .Q(c_reg_428[27]),
        .R(1'b0));
  FDRE \c_reg_428_reg[28] 
       (.C(ap_clk),
        .CE(c_reg_4280),
        .D(c_fu_319_p2[28]),
        .Q(c_reg_428[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \c_reg_428_reg[28]_i_1 
       (.CI(\c_reg_428_reg[24]_i_1_n_0 ),
        .CO({\c_reg_428_reg[28]_i_1_n_0 ,\c_reg_428_reg[28]_i_1_n_1 ,\c_reg_428_reg[28]_i_1_n_2 ,\c_reg_428_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(c_fu_319_p2[28:25]),
        .S(p_1_rec_i_i_mid2_reg_398[28:25]));
  FDRE \c_reg_428_reg[29] 
       (.C(ap_clk),
        .CE(c_reg_4280),
        .D(c_fu_319_p2[29]),
        .Q(c_reg_428[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \c_reg_428_reg[29]_i_1 
       (.CI(\c_reg_428_reg[28]_i_1_n_0 ),
        .CO(\NLW_c_reg_428_reg[29]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_c_reg_428_reg[29]_i_1_O_UNCONNECTED [3:1],c_fu_319_p2[29]}),
        .S({1'b0,1'b0,1'b0,p_1_rec_i_i_mid2_reg_398[29]}));
  FDRE \c_reg_428_reg[2] 
       (.C(ap_clk),
        .CE(c_reg_4280),
        .D(c_fu_319_p2[2]),
        .Q(c_reg_428[2]),
        .R(1'b0));
  FDRE \c_reg_428_reg[3] 
       (.C(ap_clk),
        .CE(c_reg_4280),
        .D(c_fu_319_p2[3]),
        .Q(c_reg_428[3]),
        .R(1'b0));
  FDRE \c_reg_428_reg[4] 
       (.C(ap_clk),
        .CE(c_reg_4280),
        .D(c_fu_319_p2[4]),
        .Q(c_reg_428[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \c_reg_428_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\c_reg_428_reg[4]_i_1_n_0 ,\c_reg_428_reg[4]_i_1_n_1 ,\c_reg_428_reg[4]_i_1_n_2 ,\c_reg_428_reg[4]_i_1_n_3 }),
        .CYINIT(p_1_rec_i_i_mid2_reg_398[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(c_fu_319_p2[4:1]),
        .S(p_1_rec_i_i_mid2_reg_398[4:1]));
  FDRE \c_reg_428_reg[5] 
       (.C(ap_clk),
        .CE(c_reg_4280),
        .D(c_fu_319_p2[5]),
        .Q(c_reg_428[5]),
        .R(1'b0));
  FDRE \c_reg_428_reg[6] 
       (.C(ap_clk),
        .CE(c_reg_4280),
        .D(c_fu_319_p2[6]),
        .Q(c_reg_428[6]),
        .R(1'b0));
  FDRE \c_reg_428_reg[7] 
       (.C(ap_clk),
        .CE(c_reg_4280),
        .D(c_fu_319_p2[7]),
        .Q(c_reg_428[7]),
        .R(1'b0));
  FDRE \c_reg_428_reg[8] 
       (.C(ap_clk),
        .CE(c_reg_4280),
        .D(c_fu_319_p2[8]),
        .Q(c_reg_428[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \c_reg_428_reg[8]_i_1 
       (.CI(\c_reg_428_reg[4]_i_1_n_0 ),
        .CO({\c_reg_428_reg[8]_i_1_n_0 ,\c_reg_428_reg[8]_i_1_n_1 ,\c_reg_428_reg[8]_i_1_n_2 ,\c_reg_428_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(c_fu_319_p2[8:5]),
        .S(p_1_rec_i_i_mid2_reg_398[8:5]));
  FDRE \c_reg_428_reg[9] 
       (.C(ap_clk),
        .CE(c_reg_4280),
        .D(c_fu_319_p2[9]),
        .Q(c_reg_428[9]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_334_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[0]),
        .Q(col_packets_loc_read_reg_334[0]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_334_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[10]),
        .Q(col_packets_loc_read_reg_334[10]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_334_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[11]),
        .Q(col_packets_loc_read_reg_334[11]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_334_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[12]),
        .Q(col_packets_loc_read_reg_334[12]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_334_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[13]),
        .Q(col_packets_loc_read_reg_334[13]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_334_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[14]),
        .Q(col_packets_loc_read_reg_334[14]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_334_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[15]),
        .Q(col_packets_loc_read_reg_334[15]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_334_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[16]),
        .Q(col_packets_loc_read_reg_334[16]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_334_reg[17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[17]),
        .Q(col_packets_loc_read_reg_334[17]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_334_reg[18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[18]),
        .Q(col_packets_loc_read_reg_334[18]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_334_reg[19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[19]),
        .Q(col_packets_loc_read_reg_334[19]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_334_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[1]),
        .Q(col_packets_loc_read_reg_334[1]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_334_reg[20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[20]),
        .Q(col_packets_loc_read_reg_334[20]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_334_reg[21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[21]),
        .Q(col_packets_loc_read_reg_334[21]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_334_reg[22] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[22]),
        .Q(col_packets_loc_read_reg_334[22]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_334_reg[23] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[23]),
        .Q(col_packets_loc_read_reg_334[23]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_334_reg[24] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[24]),
        .Q(col_packets_loc_read_reg_334[24]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_334_reg[25] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[25]),
        .Q(col_packets_loc_read_reg_334[25]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_334_reg[26] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[26]),
        .Q(col_packets_loc_read_reg_334[26]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_334_reg[27] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[27]),
        .Q(col_packets_loc_read_reg_334[27]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_334_reg[28] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[28]),
        .Q(col_packets_loc_read_reg_334[28]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_334_reg[29] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[29]),
        .Q(col_packets_loc_read_reg_334[29]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_334_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[2]),
        .Q(col_packets_loc_read_reg_334[2]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_334_reg[30] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[30]),
        .Q(col_packets_loc_read_reg_334[30]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_334_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[3]),
        .Q(col_packets_loc_read_reg_334[3]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_334_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[4]),
        .Q(col_packets_loc_read_reg_334[4]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_334_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[5]),
        .Q(col_packets_loc_read_reg_334[5]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_334_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[6]),
        .Q(col_packets_loc_read_reg_334[6]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_334_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[7]),
        .Q(col_packets_loc_read_reg_334[7]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_334_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[8]),
        .Q(col_packets_loc_read_reg_334[8]),
        .R(1'b0));
  FDRE \col_packets_loc_read_reg_334_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[9]),
        .Q(col_packets_loc_read_reg_334[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilate_hls_mul_31hbi dilate_hls_mul_31hbi_U45
       (.D(\dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg__0 ),
        .Q(Q),
        .ap_clk(ap_clk),
        .buff2_reg(col_packets_loc_read_reg_334));
  CARRY4 exitcond_flatten_fu_224_p2_carry
       (.CI(1'b0),
        .CO({exitcond_flatten_fu_224_p2_carry_n_0,exitcond_flatten_fu_224_p2_carry_n_1,exitcond_flatten_fu_224_p2_carry_n_2,exitcond_flatten_fu_224_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_flatten_fu_224_p2_carry_O_UNCONNECTED[3:0]),
        .S({exitcond_flatten_fu_224_p2_carry_i_1_n_0,exitcond_flatten_fu_224_p2_carry_i_2_n_0,exitcond_flatten_fu_224_p2_carry_i_3_n_0,exitcond_flatten_fu_224_p2_carry_i_4_n_0}));
  CARRY4 exitcond_flatten_fu_224_p2_carry__0
       (.CI(exitcond_flatten_fu_224_p2_carry_n_0),
        .CO({exitcond_flatten_fu_224_p2_carry__0_n_0,exitcond_flatten_fu_224_p2_carry__0_n_1,exitcond_flatten_fu_224_p2_carry__0_n_2,exitcond_flatten_fu_224_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_flatten_fu_224_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({exitcond_flatten_fu_224_p2_carry__0_i_1_n_0,exitcond_flatten_fu_224_p2_carry__0_i_2_n_0,exitcond_flatten_fu_224_p2_carry__0_i_3_n_0,exitcond_flatten_fu_224_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_flatten_fu_224_p2_carry__0_i_1
       (.I0(bound_reg_362[23]),
        .I1(exitcond_flatten_fu_224_p2_carry__0_i_5_n_0),
        .I2(bound_reg_362[21]),
        .I3(exitcond_flatten_fu_224_p2_carry__0_i_6_n_0),
        .I4(exitcond_flatten_fu_224_p2_carry__0_i_7_n_0),
        .I5(bound_reg_362[22]),
        .O(exitcond_flatten_fu_224_p2_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_224_p2_carry__0_i_10
       (.I0(indvar_flatten_next_reg_377_reg[19]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[19] ),
        .O(exitcond_flatten_fu_224_p2_carry__0_i_10_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_224_p2_carry__0_i_11
       (.I0(indvar_flatten_next_reg_377_reg[17]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[17] ),
        .O(exitcond_flatten_fu_224_p2_carry__0_i_11_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_224_p2_carry__0_i_12
       (.I0(indvar_flatten_next_reg_377_reg[15]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[15] ),
        .O(exitcond_flatten_fu_224_p2_carry__0_i_12_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_224_p2_carry__0_i_13
       (.I0(indvar_flatten_next_reg_377_reg[16]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[16] ),
        .O(exitcond_flatten_fu_224_p2_carry__0_i_13_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_224_p2_carry__0_i_14
       (.I0(indvar_flatten_next_reg_377_reg[14]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[14] ),
        .O(exitcond_flatten_fu_224_p2_carry__0_i_14_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_224_p2_carry__0_i_15
       (.I0(indvar_flatten_next_reg_377_reg[12]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[12] ),
        .O(exitcond_flatten_fu_224_p2_carry__0_i_15_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_224_p2_carry__0_i_16
       (.I0(indvar_flatten_next_reg_377_reg[13]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[13] ),
        .O(exitcond_flatten_fu_224_p2_carry__0_i_16_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_flatten_fu_224_p2_carry__0_i_2
       (.I0(bound_reg_362[20]),
        .I1(exitcond_flatten_fu_224_p2_carry__0_i_8_n_0),
        .I2(bound_reg_362[18]),
        .I3(exitcond_flatten_fu_224_p2_carry__0_i_9_n_0),
        .I4(exitcond_flatten_fu_224_p2_carry__0_i_10_n_0),
        .I5(bound_reg_362[19]),
        .O(exitcond_flatten_fu_224_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_flatten_fu_224_p2_carry__0_i_3
       (.I0(bound_reg_362[17]),
        .I1(exitcond_flatten_fu_224_p2_carry__0_i_11_n_0),
        .I2(bound_reg_362[15]),
        .I3(exitcond_flatten_fu_224_p2_carry__0_i_12_n_0),
        .I4(exitcond_flatten_fu_224_p2_carry__0_i_13_n_0),
        .I5(bound_reg_362[16]),
        .O(exitcond_flatten_fu_224_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_flatten_fu_224_p2_carry__0_i_4
       (.I0(bound_reg_362[14]),
        .I1(exitcond_flatten_fu_224_p2_carry__0_i_14_n_0),
        .I2(bound_reg_362[12]),
        .I3(exitcond_flatten_fu_224_p2_carry__0_i_15_n_0),
        .I4(exitcond_flatten_fu_224_p2_carry__0_i_16_n_0),
        .I5(bound_reg_362[13]),
        .O(exitcond_flatten_fu_224_p2_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_224_p2_carry__0_i_5
       (.I0(indvar_flatten_next_reg_377_reg[23]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[23] ),
        .O(exitcond_flatten_fu_224_p2_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_224_p2_carry__0_i_6
       (.I0(indvar_flatten_next_reg_377_reg[21]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[21] ),
        .O(exitcond_flatten_fu_224_p2_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_224_p2_carry__0_i_7
       (.I0(indvar_flatten_next_reg_377_reg[22]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[22] ),
        .O(exitcond_flatten_fu_224_p2_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_224_p2_carry__0_i_8
       (.I0(indvar_flatten_next_reg_377_reg[20]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[20] ),
        .O(exitcond_flatten_fu_224_p2_carry__0_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_224_p2_carry__0_i_9
       (.I0(indvar_flatten_next_reg_377_reg[18]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[18] ),
        .O(exitcond_flatten_fu_224_p2_carry__0_i_9_n_0));
  CARRY4 exitcond_flatten_fu_224_p2_carry__1
       (.CI(exitcond_flatten_fu_224_p2_carry__0_n_0),
        .CO({exitcond_flatten_fu_224_p2_carry__1_n_0,exitcond_flatten_fu_224_p2_carry__1_n_1,exitcond_flatten_fu_224_p2_carry__1_n_2,exitcond_flatten_fu_224_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_flatten_fu_224_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({exitcond_flatten_fu_224_p2_carry__1_i_1_n_0,exitcond_flatten_fu_224_p2_carry__1_i_2_n_0,exitcond_flatten_fu_224_p2_carry__1_i_3_n_0,exitcond_flatten_fu_224_p2_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_flatten_fu_224_p2_carry__1_i_1
       (.I0(bound_reg_362[35]),
        .I1(exitcond_flatten_fu_224_p2_carry__1_i_5_n_0),
        .I2(bound_reg_362[33]),
        .I3(exitcond_flatten_fu_224_p2_carry__1_i_6_n_0),
        .I4(exitcond_flatten_fu_224_p2_carry__1_i_7_n_0),
        .I5(bound_reg_362[34]),
        .O(exitcond_flatten_fu_224_p2_carry__1_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_224_p2_carry__1_i_10
       (.I0(indvar_flatten_next_reg_377_reg[31]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[31] ),
        .O(exitcond_flatten_fu_224_p2_carry__1_i_10_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_224_p2_carry__1_i_11
       (.I0(indvar_flatten_next_reg_377_reg[29]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[29] ),
        .O(exitcond_flatten_fu_224_p2_carry__1_i_11_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_224_p2_carry__1_i_12
       (.I0(indvar_flatten_next_reg_377_reg[27]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[27] ),
        .O(exitcond_flatten_fu_224_p2_carry__1_i_12_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_224_p2_carry__1_i_13
       (.I0(indvar_flatten_next_reg_377_reg[28]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[28] ),
        .O(exitcond_flatten_fu_224_p2_carry__1_i_13_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_224_p2_carry__1_i_14
       (.I0(indvar_flatten_next_reg_377_reg[26]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[26] ),
        .O(exitcond_flatten_fu_224_p2_carry__1_i_14_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_224_p2_carry__1_i_15
       (.I0(indvar_flatten_next_reg_377_reg[24]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[24] ),
        .O(exitcond_flatten_fu_224_p2_carry__1_i_15_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_224_p2_carry__1_i_16
       (.I0(indvar_flatten_next_reg_377_reg[25]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[25] ),
        .O(exitcond_flatten_fu_224_p2_carry__1_i_16_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_flatten_fu_224_p2_carry__1_i_2
       (.I0(bound_reg_362[32]),
        .I1(exitcond_flatten_fu_224_p2_carry__1_i_8_n_0),
        .I2(bound_reg_362[30]),
        .I3(exitcond_flatten_fu_224_p2_carry__1_i_9_n_0),
        .I4(exitcond_flatten_fu_224_p2_carry__1_i_10_n_0),
        .I5(bound_reg_362[31]),
        .O(exitcond_flatten_fu_224_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_flatten_fu_224_p2_carry__1_i_3
       (.I0(bound_reg_362[29]),
        .I1(exitcond_flatten_fu_224_p2_carry__1_i_11_n_0),
        .I2(bound_reg_362[27]),
        .I3(exitcond_flatten_fu_224_p2_carry__1_i_12_n_0),
        .I4(exitcond_flatten_fu_224_p2_carry__1_i_13_n_0),
        .I5(bound_reg_362[28]),
        .O(exitcond_flatten_fu_224_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_flatten_fu_224_p2_carry__1_i_4
       (.I0(bound_reg_362[26]),
        .I1(exitcond_flatten_fu_224_p2_carry__1_i_14_n_0),
        .I2(bound_reg_362[24]),
        .I3(exitcond_flatten_fu_224_p2_carry__1_i_15_n_0),
        .I4(exitcond_flatten_fu_224_p2_carry__1_i_16_n_0),
        .I5(bound_reg_362[25]),
        .O(exitcond_flatten_fu_224_p2_carry__1_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_224_p2_carry__1_i_5
       (.I0(indvar_flatten_next_reg_377_reg[35]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[35] ),
        .O(exitcond_flatten_fu_224_p2_carry__1_i_5_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_224_p2_carry__1_i_6
       (.I0(indvar_flatten_next_reg_377_reg[33]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[33] ),
        .O(exitcond_flatten_fu_224_p2_carry__1_i_6_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_224_p2_carry__1_i_7
       (.I0(indvar_flatten_next_reg_377_reg[34]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[34] ),
        .O(exitcond_flatten_fu_224_p2_carry__1_i_7_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_224_p2_carry__1_i_8
       (.I0(indvar_flatten_next_reg_377_reg[32]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[32] ),
        .O(exitcond_flatten_fu_224_p2_carry__1_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_224_p2_carry__1_i_9
       (.I0(indvar_flatten_next_reg_377_reg[30]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[30] ),
        .O(exitcond_flatten_fu_224_p2_carry__1_i_9_n_0));
  CARRY4 exitcond_flatten_fu_224_p2_carry__2
       (.CI(exitcond_flatten_fu_224_p2_carry__1_n_0),
        .CO({NLW_exitcond_flatten_fu_224_p2_carry__2_CO_UNCONNECTED[3:2],ap_condition_pp0_exit_iter0_state7,exitcond_flatten_fu_224_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_flatten_fu_224_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,exitcond_flatten_fu_224_p2_carry__2_i_1_n_0,exitcond_flatten_fu_224_p2_carry__2_i_2_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_flatten_fu_224_p2_carry__2_i_1
       (.I0(bound_reg_362[41]),
        .I1(exitcond_flatten_fu_224_p2_carry__2_i_3_n_0),
        .I2(bound_reg_362[39]),
        .I3(exitcond_flatten_fu_224_p2_carry__2_i_4_n_0),
        .I4(exitcond_flatten_fu_224_p2_carry__2_i_5_n_0),
        .I5(bound_reg_362[40]),
        .O(exitcond_flatten_fu_224_p2_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_flatten_fu_224_p2_carry__2_i_2
       (.I0(bound_reg_362[38]),
        .I1(exitcond_flatten_fu_224_p2_carry__2_i_6_n_0),
        .I2(bound_reg_362[36]),
        .I3(exitcond_flatten_fu_224_p2_carry__2_i_7_n_0),
        .I4(exitcond_flatten_fu_224_p2_carry__2_i_8_n_0),
        .I5(bound_reg_362[37]),
        .O(exitcond_flatten_fu_224_p2_carry__2_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_224_p2_carry__2_i_3
       (.I0(indvar_flatten_next_reg_377_reg[41]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[41] ),
        .O(exitcond_flatten_fu_224_p2_carry__2_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_224_p2_carry__2_i_4
       (.I0(indvar_flatten_next_reg_377_reg[39]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[39] ),
        .O(exitcond_flatten_fu_224_p2_carry__2_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_224_p2_carry__2_i_5
       (.I0(indvar_flatten_next_reg_377_reg[40]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[40] ),
        .O(exitcond_flatten_fu_224_p2_carry__2_i_5_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_224_p2_carry__2_i_6
       (.I0(indvar_flatten_next_reg_377_reg[38]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[38] ),
        .O(exitcond_flatten_fu_224_p2_carry__2_i_6_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_224_p2_carry__2_i_7
       (.I0(indvar_flatten_next_reg_377_reg[36]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[36] ),
        .O(exitcond_flatten_fu_224_p2_carry__2_i_7_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_224_p2_carry__2_i_8
       (.I0(indvar_flatten_next_reg_377_reg[37]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[37] ),
        .O(exitcond_flatten_fu_224_p2_carry__2_i_8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_flatten_fu_224_p2_carry_i_1
       (.I0(bound_reg_362[11]),
        .I1(exitcond_flatten_fu_224_p2_carry_i_5_n_0),
        .I2(bound_reg_362[9]),
        .I3(exitcond_flatten_fu_224_p2_carry_i_6_n_0),
        .I4(exitcond_flatten_fu_224_p2_carry_i_7_n_0),
        .I5(bound_reg_362[10]),
        .O(exitcond_flatten_fu_224_p2_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_224_p2_carry_i_10
       (.I0(indvar_flatten_next_reg_377_reg[7]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[7] ),
        .O(exitcond_flatten_fu_224_p2_carry_i_10_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_224_p2_carry_i_11
       (.I0(indvar_flatten_next_reg_377_reg[5]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[5] ),
        .O(exitcond_flatten_fu_224_p2_carry_i_11_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_224_p2_carry_i_12
       (.I0(indvar_flatten_next_reg_377_reg[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[3] ),
        .O(exitcond_flatten_fu_224_p2_carry_i_12_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_224_p2_carry_i_13
       (.I0(indvar_flatten_next_reg_377_reg[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[4] ),
        .O(exitcond_flatten_fu_224_p2_carry_i_13_n_0));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    exitcond_flatten_fu_224_p2_carry_i_14
       (.I0(indvar_flatten_next_reg_377_reg[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[0] ),
        .O(exitcond_flatten_fu_224_p2_carry_i_14_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_224_p2_carry_i_15
       (.I0(indvar_flatten_next_reg_377_reg[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[2] ),
        .O(exitcond_flatten_fu_224_p2_carry_i_15_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_224_p2_carry_i_16
       (.I0(indvar_flatten_next_reg_377_reg[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[1] ),
        .O(exitcond_flatten_fu_224_p2_carry_i_16_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_flatten_fu_224_p2_carry_i_2
       (.I0(bound_reg_362[8]),
        .I1(exitcond_flatten_fu_224_p2_carry_i_8_n_0),
        .I2(bound_reg_362[6]),
        .I3(exitcond_flatten_fu_224_p2_carry_i_9_n_0),
        .I4(exitcond_flatten_fu_224_p2_carry_i_10_n_0),
        .I5(bound_reg_362[7]),
        .O(exitcond_flatten_fu_224_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_flatten_fu_224_p2_carry_i_3
       (.I0(bound_reg_362[5]),
        .I1(exitcond_flatten_fu_224_p2_carry_i_11_n_0),
        .I2(bound_reg_362[3]),
        .I3(exitcond_flatten_fu_224_p2_carry_i_12_n_0),
        .I4(exitcond_flatten_fu_224_p2_carry_i_13_n_0),
        .I5(bound_reg_362[4]),
        .O(exitcond_flatten_fu_224_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    exitcond_flatten_fu_224_p2_carry_i_4
       (.I0(exitcond_flatten_fu_224_p2_carry_i_14_n_0),
        .I1(bound_reg_362[0]),
        .I2(bound_reg_362[2]),
        .I3(exitcond_flatten_fu_224_p2_carry_i_15_n_0),
        .I4(bound_reg_362[1]),
        .I5(exitcond_flatten_fu_224_p2_carry_i_16_n_0),
        .O(exitcond_flatten_fu_224_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_224_p2_carry_i_5
       (.I0(indvar_flatten_next_reg_377_reg[11]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[11] ),
        .O(exitcond_flatten_fu_224_p2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_224_p2_carry_i_6
       (.I0(indvar_flatten_next_reg_377_reg[9]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[9] ),
        .O(exitcond_flatten_fu_224_p2_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_224_p2_carry_i_7
       (.I0(indvar_flatten_next_reg_377_reg[10]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[10] ),
        .O(exitcond_flatten_fu_224_p2_carry_i_7_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_224_p2_carry_i_8
       (.I0(indvar_flatten_next_reg_377_reg[8]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[8] ),
        .O(exitcond_flatten_fu_224_p2_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    exitcond_flatten_fu_224_p2_carry_i_9
       (.I0(indvar_flatten_next_reg_377_reg[6]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[6] ),
        .O(exitcond_flatten_fu_224_p2_carry_i_9_n_0));
  LUT6 #(
    .INIT(64'hBBBB8000BBBB8888)) 
    \exitcond_flatten_reg_373[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state7),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(out_stream_last_V_1_ack_in),
        .I3(g_img_1_data_stream_s_empty_n),
        .I4(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\exitcond_flatten_reg_373[0]_i_1_n_0 ));
  FDRE \exitcond_flatten_reg_373_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_flatten_reg_373[0]_i_1_n_0 ),
        .Q(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAA2A2A200000000)) 
    \indvar_flatten_next_reg_377[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I3(g_img_1_data_stream_s_empty_n),
        .I4(out_stream_last_V_1_ack_in),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(indvar_flatten_next_reg_3770));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_377[0]_i_3 
       (.I0(indvar_flatten_next_reg_377_reg[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[3] ),
        .O(\indvar_flatten_next_reg_377[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_377[0]_i_4 
       (.I0(indvar_flatten_next_reg_377_reg[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[2] ),
        .O(\indvar_flatten_next_reg_377[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_377[0]_i_5 
       (.I0(indvar_flatten_next_reg_377_reg[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[1] ),
        .O(\indvar_flatten_next_reg_377[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \indvar_flatten_next_reg_377[0]_i_6 
       (.I0(indvar_flatten_next_reg_377_reg[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[0] ),
        .O(\indvar_flatten_next_reg_377[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_377[12]_i_2 
       (.I0(indvar_flatten_next_reg_377_reg[15]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[15] ),
        .O(\indvar_flatten_next_reg_377[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_377[12]_i_3 
       (.I0(indvar_flatten_next_reg_377_reg[14]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[14] ),
        .O(\indvar_flatten_next_reg_377[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_377[12]_i_4 
       (.I0(indvar_flatten_next_reg_377_reg[13]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[13] ),
        .O(\indvar_flatten_next_reg_377[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_377[12]_i_5 
       (.I0(indvar_flatten_next_reg_377_reg[12]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[12] ),
        .O(\indvar_flatten_next_reg_377[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_377[16]_i_2 
       (.I0(indvar_flatten_next_reg_377_reg[19]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[19] ),
        .O(\indvar_flatten_next_reg_377[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_377[16]_i_3 
       (.I0(indvar_flatten_next_reg_377_reg[18]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[18] ),
        .O(\indvar_flatten_next_reg_377[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_377[16]_i_4 
       (.I0(indvar_flatten_next_reg_377_reg[17]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[17] ),
        .O(\indvar_flatten_next_reg_377[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_377[16]_i_5 
       (.I0(indvar_flatten_next_reg_377_reg[16]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[16] ),
        .O(\indvar_flatten_next_reg_377[16]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_377[20]_i_2 
       (.I0(indvar_flatten_next_reg_377_reg[23]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[23] ),
        .O(\indvar_flatten_next_reg_377[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_377[20]_i_3 
       (.I0(indvar_flatten_next_reg_377_reg[22]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[22] ),
        .O(\indvar_flatten_next_reg_377[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_377[20]_i_4 
       (.I0(indvar_flatten_next_reg_377_reg[21]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[21] ),
        .O(\indvar_flatten_next_reg_377[20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_377[20]_i_5 
       (.I0(indvar_flatten_next_reg_377_reg[20]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[20] ),
        .O(\indvar_flatten_next_reg_377[20]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_377[24]_i_2 
       (.I0(indvar_flatten_next_reg_377_reg[27]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[27] ),
        .O(\indvar_flatten_next_reg_377[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_377[24]_i_3 
       (.I0(indvar_flatten_next_reg_377_reg[26]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[26] ),
        .O(\indvar_flatten_next_reg_377[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_377[24]_i_4 
       (.I0(indvar_flatten_next_reg_377_reg[25]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[25] ),
        .O(\indvar_flatten_next_reg_377[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_377[24]_i_5 
       (.I0(indvar_flatten_next_reg_377_reg[24]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[24] ),
        .O(\indvar_flatten_next_reg_377[24]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_377[28]_i_2 
       (.I0(indvar_flatten_next_reg_377_reg[31]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[31] ),
        .O(\indvar_flatten_next_reg_377[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_377[28]_i_3 
       (.I0(indvar_flatten_next_reg_377_reg[30]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[30] ),
        .O(\indvar_flatten_next_reg_377[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_377[28]_i_4 
       (.I0(indvar_flatten_next_reg_377_reg[29]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[29] ),
        .O(\indvar_flatten_next_reg_377[28]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_377[28]_i_5 
       (.I0(indvar_flatten_next_reg_377_reg[28]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[28] ),
        .O(\indvar_flatten_next_reg_377[28]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_377[32]_i_2 
       (.I0(indvar_flatten_next_reg_377_reg[35]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[35] ),
        .O(\indvar_flatten_next_reg_377[32]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_377[32]_i_3 
       (.I0(indvar_flatten_next_reg_377_reg[34]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[34] ),
        .O(\indvar_flatten_next_reg_377[32]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_377[32]_i_4 
       (.I0(indvar_flatten_next_reg_377_reg[33]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[33] ),
        .O(\indvar_flatten_next_reg_377[32]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_377[32]_i_5 
       (.I0(indvar_flatten_next_reg_377_reg[32]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[32] ),
        .O(\indvar_flatten_next_reg_377[32]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_377[36]_i_2 
       (.I0(indvar_flatten_next_reg_377_reg[39]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[39] ),
        .O(\indvar_flatten_next_reg_377[36]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_377[36]_i_3 
       (.I0(indvar_flatten_next_reg_377_reg[38]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[38] ),
        .O(\indvar_flatten_next_reg_377[36]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_377[36]_i_4 
       (.I0(indvar_flatten_next_reg_377_reg[37]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[37] ),
        .O(\indvar_flatten_next_reg_377[36]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_377[36]_i_5 
       (.I0(indvar_flatten_next_reg_377_reg[36]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[36] ),
        .O(\indvar_flatten_next_reg_377[36]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_377[40]_i_2 
       (.I0(indvar_flatten_next_reg_377_reg[41]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[41] ),
        .O(\indvar_flatten_next_reg_377[40]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_377[40]_i_3 
       (.I0(indvar_flatten_next_reg_377_reg[40]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[40] ),
        .O(\indvar_flatten_next_reg_377[40]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_377[4]_i_2 
       (.I0(indvar_flatten_next_reg_377_reg[7]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[7] ),
        .O(\indvar_flatten_next_reg_377[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_377[4]_i_3 
       (.I0(indvar_flatten_next_reg_377_reg[6]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[6] ),
        .O(\indvar_flatten_next_reg_377[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_377[4]_i_4 
       (.I0(indvar_flatten_next_reg_377_reg[5]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[5] ),
        .O(\indvar_flatten_next_reg_377[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_377[4]_i_5 
       (.I0(indvar_flatten_next_reg_377_reg[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[4] ),
        .O(\indvar_flatten_next_reg_377[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_377[8]_i_2 
       (.I0(indvar_flatten_next_reg_377_reg[11]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[11] ),
        .O(\indvar_flatten_next_reg_377[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_377[8]_i_3 
       (.I0(indvar_flatten_next_reg_377_reg[10]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[10] ),
        .O(\indvar_flatten_next_reg_377[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_377[8]_i_4 
       (.I0(indvar_flatten_next_reg_377_reg[9]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[9] ),
        .O(\indvar_flatten_next_reg_377[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvar_flatten_next_reg_377[8]_i_5 
       (.I0(indvar_flatten_next_reg_377_reg[8]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(\indvar_flatten_reg_159_reg_n_0_[8] ),
        .O(\indvar_flatten_next_reg_377[8]_i_5_n_0 ));
  FDRE \indvar_flatten_next_reg_377_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3770),
        .D(\indvar_flatten_next_reg_377_reg[0]_i_2_n_7 ),
        .Q(indvar_flatten_next_reg_377_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_next_reg_377_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\indvar_flatten_next_reg_377_reg[0]_i_2_n_0 ,\indvar_flatten_next_reg_377_reg[0]_i_2_n_1 ,\indvar_flatten_next_reg_377_reg[0]_i_2_n_2 ,\indvar_flatten_next_reg_377_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_next_reg_377_reg[0]_i_2_n_4 ,\indvar_flatten_next_reg_377_reg[0]_i_2_n_5 ,\indvar_flatten_next_reg_377_reg[0]_i_2_n_6 ,\indvar_flatten_next_reg_377_reg[0]_i_2_n_7 }),
        .S({\indvar_flatten_next_reg_377[0]_i_3_n_0 ,\indvar_flatten_next_reg_377[0]_i_4_n_0 ,\indvar_flatten_next_reg_377[0]_i_5_n_0 ,\indvar_flatten_next_reg_377[0]_i_6_n_0 }));
  FDRE \indvar_flatten_next_reg_377_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3770),
        .D(\indvar_flatten_next_reg_377_reg[8]_i_1_n_5 ),
        .Q(indvar_flatten_next_reg_377_reg[10]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_377_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3770),
        .D(\indvar_flatten_next_reg_377_reg[8]_i_1_n_4 ),
        .Q(indvar_flatten_next_reg_377_reg[11]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_377_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3770),
        .D(\indvar_flatten_next_reg_377_reg[12]_i_1_n_7 ),
        .Q(indvar_flatten_next_reg_377_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_next_reg_377_reg[12]_i_1 
       (.CI(\indvar_flatten_next_reg_377_reg[8]_i_1_n_0 ),
        .CO({\indvar_flatten_next_reg_377_reg[12]_i_1_n_0 ,\indvar_flatten_next_reg_377_reg[12]_i_1_n_1 ,\indvar_flatten_next_reg_377_reg[12]_i_1_n_2 ,\indvar_flatten_next_reg_377_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_next_reg_377_reg[12]_i_1_n_4 ,\indvar_flatten_next_reg_377_reg[12]_i_1_n_5 ,\indvar_flatten_next_reg_377_reg[12]_i_1_n_6 ,\indvar_flatten_next_reg_377_reg[12]_i_1_n_7 }),
        .S({\indvar_flatten_next_reg_377[12]_i_2_n_0 ,\indvar_flatten_next_reg_377[12]_i_3_n_0 ,\indvar_flatten_next_reg_377[12]_i_4_n_0 ,\indvar_flatten_next_reg_377[12]_i_5_n_0 }));
  FDRE \indvar_flatten_next_reg_377_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3770),
        .D(\indvar_flatten_next_reg_377_reg[12]_i_1_n_6 ),
        .Q(indvar_flatten_next_reg_377_reg[13]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_377_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3770),
        .D(\indvar_flatten_next_reg_377_reg[12]_i_1_n_5 ),
        .Q(indvar_flatten_next_reg_377_reg[14]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_377_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3770),
        .D(\indvar_flatten_next_reg_377_reg[12]_i_1_n_4 ),
        .Q(indvar_flatten_next_reg_377_reg[15]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_377_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3770),
        .D(\indvar_flatten_next_reg_377_reg[16]_i_1_n_7 ),
        .Q(indvar_flatten_next_reg_377_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_next_reg_377_reg[16]_i_1 
       (.CI(\indvar_flatten_next_reg_377_reg[12]_i_1_n_0 ),
        .CO({\indvar_flatten_next_reg_377_reg[16]_i_1_n_0 ,\indvar_flatten_next_reg_377_reg[16]_i_1_n_1 ,\indvar_flatten_next_reg_377_reg[16]_i_1_n_2 ,\indvar_flatten_next_reg_377_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_next_reg_377_reg[16]_i_1_n_4 ,\indvar_flatten_next_reg_377_reg[16]_i_1_n_5 ,\indvar_flatten_next_reg_377_reg[16]_i_1_n_6 ,\indvar_flatten_next_reg_377_reg[16]_i_1_n_7 }),
        .S({\indvar_flatten_next_reg_377[16]_i_2_n_0 ,\indvar_flatten_next_reg_377[16]_i_3_n_0 ,\indvar_flatten_next_reg_377[16]_i_4_n_0 ,\indvar_flatten_next_reg_377[16]_i_5_n_0 }));
  FDRE \indvar_flatten_next_reg_377_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3770),
        .D(\indvar_flatten_next_reg_377_reg[16]_i_1_n_6 ),
        .Q(indvar_flatten_next_reg_377_reg[17]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_377_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3770),
        .D(\indvar_flatten_next_reg_377_reg[16]_i_1_n_5 ),
        .Q(indvar_flatten_next_reg_377_reg[18]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_377_reg[19] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3770),
        .D(\indvar_flatten_next_reg_377_reg[16]_i_1_n_4 ),
        .Q(indvar_flatten_next_reg_377_reg[19]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_377_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3770),
        .D(\indvar_flatten_next_reg_377_reg[0]_i_2_n_6 ),
        .Q(indvar_flatten_next_reg_377_reg[1]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_377_reg[20] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3770),
        .D(\indvar_flatten_next_reg_377_reg[20]_i_1_n_7 ),
        .Q(indvar_flatten_next_reg_377_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_next_reg_377_reg[20]_i_1 
       (.CI(\indvar_flatten_next_reg_377_reg[16]_i_1_n_0 ),
        .CO({\indvar_flatten_next_reg_377_reg[20]_i_1_n_0 ,\indvar_flatten_next_reg_377_reg[20]_i_1_n_1 ,\indvar_flatten_next_reg_377_reg[20]_i_1_n_2 ,\indvar_flatten_next_reg_377_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_next_reg_377_reg[20]_i_1_n_4 ,\indvar_flatten_next_reg_377_reg[20]_i_1_n_5 ,\indvar_flatten_next_reg_377_reg[20]_i_1_n_6 ,\indvar_flatten_next_reg_377_reg[20]_i_1_n_7 }),
        .S({\indvar_flatten_next_reg_377[20]_i_2_n_0 ,\indvar_flatten_next_reg_377[20]_i_3_n_0 ,\indvar_flatten_next_reg_377[20]_i_4_n_0 ,\indvar_flatten_next_reg_377[20]_i_5_n_0 }));
  FDRE \indvar_flatten_next_reg_377_reg[21] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3770),
        .D(\indvar_flatten_next_reg_377_reg[20]_i_1_n_6 ),
        .Q(indvar_flatten_next_reg_377_reg[21]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_377_reg[22] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3770),
        .D(\indvar_flatten_next_reg_377_reg[20]_i_1_n_5 ),
        .Q(indvar_flatten_next_reg_377_reg[22]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_377_reg[23] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3770),
        .D(\indvar_flatten_next_reg_377_reg[20]_i_1_n_4 ),
        .Q(indvar_flatten_next_reg_377_reg[23]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_377_reg[24] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3770),
        .D(\indvar_flatten_next_reg_377_reg[24]_i_1_n_7 ),
        .Q(indvar_flatten_next_reg_377_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_next_reg_377_reg[24]_i_1 
       (.CI(\indvar_flatten_next_reg_377_reg[20]_i_1_n_0 ),
        .CO({\indvar_flatten_next_reg_377_reg[24]_i_1_n_0 ,\indvar_flatten_next_reg_377_reg[24]_i_1_n_1 ,\indvar_flatten_next_reg_377_reg[24]_i_1_n_2 ,\indvar_flatten_next_reg_377_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_next_reg_377_reg[24]_i_1_n_4 ,\indvar_flatten_next_reg_377_reg[24]_i_1_n_5 ,\indvar_flatten_next_reg_377_reg[24]_i_1_n_6 ,\indvar_flatten_next_reg_377_reg[24]_i_1_n_7 }),
        .S({\indvar_flatten_next_reg_377[24]_i_2_n_0 ,\indvar_flatten_next_reg_377[24]_i_3_n_0 ,\indvar_flatten_next_reg_377[24]_i_4_n_0 ,\indvar_flatten_next_reg_377[24]_i_5_n_0 }));
  FDRE \indvar_flatten_next_reg_377_reg[25] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3770),
        .D(\indvar_flatten_next_reg_377_reg[24]_i_1_n_6 ),
        .Q(indvar_flatten_next_reg_377_reg[25]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_377_reg[26] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3770),
        .D(\indvar_flatten_next_reg_377_reg[24]_i_1_n_5 ),
        .Q(indvar_flatten_next_reg_377_reg[26]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_377_reg[27] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3770),
        .D(\indvar_flatten_next_reg_377_reg[24]_i_1_n_4 ),
        .Q(indvar_flatten_next_reg_377_reg[27]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_377_reg[28] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3770),
        .D(\indvar_flatten_next_reg_377_reg[28]_i_1_n_7 ),
        .Q(indvar_flatten_next_reg_377_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_next_reg_377_reg[28]_i_1 
       (.CI(\indvar_flatten_next_reg_377_reg[24]_i_1_n_0 ),
        .CO({\indvar_flatten_next_reg_377_reg[28]_i_1_n_0 ,\indvar_flatten_next_reg_377_reg[28]_i_1_n_1 ,\indvar_flatten_next_reg_377_reg[28]_i_1_n_2 ,\indvar_flatten_next_reg_377_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_next_reg_377_reg[28]_i_1_n_4 ,\indvar_flatten_next_reg_377_reg[28]_i_1_n_5 ,\indvar_flatten_next_reg_377_reg[28]_i_1_n_6 ,\indvar_flatten_next_reg_377_reg[28]_i_1_n_7 }),
        .S({\indvar_flatten_next_reg_377[28]_i_2_n_0 ,\indvar_flatten_next_reg_377[28]_i_3_n_0 ,\indvar_flatten_next_reg_377[28]_i_4_n_0 ,\indvar_flatten_next_reg_377[28]_i_5_n_0 }));
  FDRE \indvar_flatten_next_reg_377_reg[29] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3770),
        .D(\indvar_flatten_next_reg_377_reg[28]_i_1_n_6 ),
        .Q(indvar_flatten_next_reg_377_reg[29]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_377_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3770),
        .D(\indvar_flatten_next_reg_377_reg[0]_i_2_n_5 ),
        .Q(indvar_flatten_next_reg_377_reg[2]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_377_reg[30] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3770),
        .D(\indvar_flatten_next_reg_377_reg[28]_i_1_n_5 ),
        .Q(indvar_flatten_next_reg_377_reg[30]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_377_reg[31] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3770),
        .D(\indvar_flatten_next_reg_377_reg[28]_i_1_n_4 ),
        .Q(indvar_flatten_next_reg_377_reg[31]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_377_reg[32] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3770),
        .D(\indvar_flatten_next_reg_377_reg[32]_i_1_n_7 ),
        .Q(indvar_flatten_next_reg_377_reg[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_next_reg_377_reg[32]_i_1 
       (.CI(\indvar_flatten_next_reg_377_reg[28]_i_1_n_0 ),
        .CO({\indvar_flatten_next_reg_377_reg[32]_i_1_n_0 ,\indvar_flatten_next_reg_377_reg[32]_i_1_n_1 ,\indvar_flatten_next_reg_377_reg[32]_i_1_n_2 ,\indvar_flatten_next_reg_377_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_next_reg_377_reg[32]_i_1_n_4 ,\indvar_flatten_next_reg_377_reg[32]_i_1_n_5 ,\indvar_flatten_next_reg_377_reg[32]_i_1_n_6 ,\indvar_flatten_next_reg_377_reg[32]_i_1_n_7 }),
        .S({\indvar_flatten_next_reg_377[32]_i_2_n_0 ,\indvar_flatten_next_reg_377[32]_i_3_n_0 ,\indvar_flatten_next_reg_377[32]_i_4_n_0 ,\indvar_flatten_next_reg_377[32]_i_5_n_0 }));
  FDRE \indvar_flatten_next_reg_377_reg[33] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3770),
        .D(\indvar_flatten_next_reg_377_reg[32]_i_1_n_6 ),
        .Q(indvar_flatten_next_reg_377_reg[33]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_377_reg[34] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3770),
        .D(\indvar_flatten_next_reg_377_reg[32]_i_1_n_5 ),
        .Q(indvar_flatten_next_reg_377_reg[34]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_377_reg[35] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3770),
        .D(\indvar_flatten_next_reg_377_reg[32]_i_1_n_4 ),
        .Q(indvar_flatten_next_reg_377_reg[35]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_377_reg[36] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3770),
        .D(\indvar_flatten_next_reg_377_reg[36]_i_1_n_7 ),
        .Q(indvar_flatten_next_reg_377_reg[36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_next_reg_377_reg[36]_i_1 
       (.CI(\indvar_flatten_next_reg_377_reg[32]_i_1_n_0 ),
        .CO({\indvar_flatten_next_reg_377_reg[36]_i_1_n_0 ,\indvar_flatten_next_reg_377_reg[36]_i_1_n_1 ,\indvar_flatten_next_reg_377_reg[36]_i_1_n_2 ,\indvar_flatten_next_reg_377_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_next_reg_377_reg[36]_i_1_n_4 ,\indvar_flatten_next_reg_377_reg[36]_i_1_n_5 ,\indvar_flatten_next_reg_377_reg[36]_i_1_n_6 ,\indvar_flatten_next_reg_377_reg[36]_i_1_n_7 }),
        .S({\indvar_flatten_next_reg_377[36]_i_2_n_0 ,\indvar_flatten_next_reg_377[36]_i_3_n_0 ,\indvar_flatten_next_reg_377[36]_i_4_n_0 ,\indvar_flatten_next_reg_377[36]_i_5_n_0 }));
  FDRE \indvar_flatten_next_reg_377_reg[37] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3770),
        .D(\indvar_flatten_next_reg_377_reg[36]_i_1_n_6 ),
        .Q(indvar_flatten_next_reg_377_reg[37]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_377_reg[38] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3770),
        .D(\indvar_flatten_next_reg_377_reg[36]_i_1_n_5 ),
        .Q(indvar_flatten_next_reg_377_reg[38]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_377_reg[39] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3770),
        .D(\indvar_flatten_next_reg_377_reg[36]_i_1_n_4 ),
        .Q(indvar_flatten_next_reg_377_reg[39]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_377_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3770),
        .D(\indvar_flatten_next_reg_377_reg[0]_i_2_n_4 ),
        .Q(indvar_flatten_next_reg_377_reg[3]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_377_reg[40] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3770),
        .D(\indvar_flatten_next_reg_377_reg[40]_i_1_n_7 ),
        .Q(indvar_flatten_next_reg_377_reg[40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_next_reg_377_reg[40]_i_1 
       (.CI(\indvar_flatten_next_reg_377_reg[36]_i_1_n_0 ),
        .CO({\NLW_indvar_flatten_next_reg_377_reg[40]_i_1_CO_UNCONNECTED [3:1],\indvar_flatten_next_reg_377_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_next_reg_377_reg[40]_i_1_O_UNCONNECTED [3:2],\indvar_flatten_next_reg_377_reg[40]_i_1_n_6 ,\indvar_flatten_next_reg_377_reg[40]_i_1_n_7 }),
        .S({1'b0,1'b0,\indvar_flatten_next_reg_377[40]_i_2_n_0 ,\indvar_flatten_next_reg_377[40]_i_3_n_0 }));
  FDRE \indvar_flatten_next_reg_377_reg[41] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3770),
        .D(\indvar_flatten_next_reg_377_reg[40]_i_1_n_6 ),
        .Q(indvar_flatten_next_reg_377_reg[41]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_377_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3770),
        .D(\indvar_flatten_next_reg_377_reg[4]_i_1_n_7 ),
        .Q(indvar_flatten_next_reg_377_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_next_reg_377_reg[4]_i_1 
       (.CI(\indvar_flatten_next_reg_377_reg[0]_i_2_n_0 ),
        .CO({\indvar_flatten_next_reg_377_reg[4]_i_1_n_0 ,\indvar_flatten_next_reg_377_reg[4]_i_1_n_1 ,\indvar_flatten_next_reg_377_reg[4]_i_1_n_2 ,\indvar_flatten_next_reg_377_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_next_reg_377_reg[4]_i_1_n_4 ,\indvar_flatten_next_reg_377_reg[4]_i_1_n_5 ,\indvar_flatten_next_reg_377_reg[4]_i_1_n_6 ,\indvar_flatten_next_reg_377_reg[4]_i_1_n_7 }),
        .S({\indvar_flatten_next_reg_377[4]_i_2_n_0 ,\indvar_flatten_next_reg_377[4]_i_3_n_0 ,\indvar_flatten_next_reg_377[4]_i_4_n_0 ,\indvar_flatten_next_reg_377[4]_i_5_n_0 }));
  FDRE \indvar_flatten_next_reg_377_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3770),
        .D(\indvar_flatten_next_reg_377_reg[4]_i_1_n_6 ),
        .Q(indvar_flatten_next_reg_377_reg[5]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_377_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3770),
        .D(\indvar_flatten_next_reg_377_reg[4]_i_1_n_5 ),
        .Q(indvar_flatten_next_reg_377_reg[6]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_377_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3770),
        .D(\indvar_flatten_next_reg_377_reg[4]_i_1_n_4 ),
        .Q(indvar_flatten_next_reg_377_reg[7]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_377_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3770),
        .D(\indvar_flatten_next_reg_377_reg[8]_i_1_n_7 ),
        .Q(indvar_flatten_next_reg_377_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_next_reg_377_reg[8]_i_1 
       (.CI(\indvar_flatten_next_reg_377_reg[4]_i_1_n_0 ),
        .CO({\indvar_flatten_next_reg_377_reg[8]_i_1_n_0 ,\indvar_flatten_next_reg_377_reg[8]_i_1_n_1 ,\indvar_flatten_next_reg_377_reg[8]_i_1_n_2 ,\indvar_flatten_next_reg_377_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_next_reg_377_reg[8]_i_1_n_4 ,\indvar_flatten_next_reg_377_reg[8]_i_1_n_5 ,\indvar_flatten_next_reg_377_reg[8]_i_1_n_6 ,\indvar_flatten_next_reg_377_reg[8]_i_1_n_7 }),
        .S({\indvar_flatten_next_reg_377[8]_i_2_n_0 ,\indvar_flatten_next_reg_377[8]_i_3_n_0 ,\indvar_flatten_next_reg_377[8]_i_4_n_0 ,\indvar_flatten_next_reg_377[8]_i_5_n_0 }));
  FDRE \indvar_flatten_next_reg_377_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_3770),
        .D(\indvar_flatten_next_reg_377_reg[8]_i_1_n_6 ),
        .Q(indvar_flatten_next_reg_377_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA2AAAAAAAAAAAAAA)) 
    \indvar_flatten_reg_159[41]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I3(g_img_1_data_stream_s_empty_n),
        .I4(out_stream_last_V_1_ack_in),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(indvar_flatten_reg_159));
  LUT5 #(
    .INIT(32'h00800000)) 
    \indvar_flatten_reg_159[41]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(out_stream_last_V_1_ack_in),
        .I2(g_img_1_data_stream_s_empty_n),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(out_stream_last_V_1_sel_wr014_out));
  FDRE \indvar_flatten_reg_159_reg[0] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_377_reg[0]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[0] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[10] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_377_reg[10]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[10] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[11] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_377_reg[11]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[11] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[12] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_377_reg[12]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[12] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[13] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_377_reg[13]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[13] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[14] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_377_reg[14]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[14] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[15] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_377_reg[15]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[15] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[16] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_377_reg[16]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[16] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[17] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_377_reg[17]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[17] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[18] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_377_reg[18]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[18] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[19] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_377_reg[19]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[19] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[1] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_377_reg[1]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[1] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[20] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_377_reg[20]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[20] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[21] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_377_reg[21]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[21] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[22] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_377_reg[22]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[22] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[23] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_377_reg[23]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[23] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[24] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_377_reg[24]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[24] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[25] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_377_reg[25]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[25] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[26] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_377_reg[26]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[26] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[27] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_377_reg[27]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[27] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[28] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_377_reg[28]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[28] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[29] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_377_reg[29]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[29] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[2] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_377_reg[2]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[2] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[30] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_377_reg[30]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[30] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[31] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_377_reg[31]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[31] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[32] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_377_reg[32]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[32] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[33] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_377_reg[33]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[33] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[34] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_377_reg[34]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[34] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[35] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_377_reg[35]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[35] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[36] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_377_reg[36]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[36] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[37] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_377_reg[37]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[37] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[38] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_377_reg[38]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[38] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[39] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_377_reg[39]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[39] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[3] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_377_reg[3]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[3] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[40] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_377_reg[40]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[40] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[41] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_377_reg[41]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[41] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[4] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_377_reg[4]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[4] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[5] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_377_reg[5]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[5] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[6] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_377_reg[6]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[6] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[7] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_377_reg[7]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[7] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[8] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_377_reg[8]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[8] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[9] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(indvar_flatten_next_reg_377_reg[9]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[9] ),
        .R(indvar_flatten_reg_159));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_isr[0]_i_3 
       (.I0(ap_CS_fsm_state13),
        .I1(out_stream_last_V_1_ack_in),
        .I2(out_stream_data_V_1_ack_in),
        .I3(out_stream_user_V_1_ack_in),
        .O(\ap_CS_fsm_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA955555556)) 
    \mOutPtr[0]_i_1__0 
       (.I0(shiftReg_ce),
        .I1(tmp_33_reg_4180),
        .I2(c_reg_4280),
        .I3(out_stream_last_V_1_sel_wr014_out),
        .I4(tmp_32_reg_4030),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr_reg[0] ));
  LUT4 #(
    .INIT(16'h0001)) 
    \mOutPtr[1]_i_2 
       (.I0(tmp_32_reg_4030),
        .I1(out_stream_last_V_1_sel_wr014_out),
        .I2(c_reg_4280),
        .I3(tmp_33_reg_4180),
        .O(ap_enable_reg_pp0_iter0_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[0]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[0]),
        .I1(out_stream_data_V_1_payload_A[0]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[10]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[10]),
        .I1(out_stream_data_V_1_payload_A[10]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[11]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[11]),
        .I1(out_stream_data_V_1_payload_A[11]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[12]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[12]),
        .I1(out_stream_data_V_1_payload_A[12]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[13]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[13]),
        .I1(out_stream_data_V_1_payload_A[13]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[14]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[14]),
        .I1(out_stream_data_V_1_payload_A[14]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[15]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[15]),
        .I1(out_stream_data_V_1_payload_A[15]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[16]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[16]),
        .I1(out_stream_data_V_1_payload_A[16]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[17]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[17]),
        .I1(out_stream_data_V_1_payload_A[17]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[18]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[18]),
        .I1(out_stream_data_V_1_payload_A[18]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[19]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[19]),
        .I1(out_stream_data_V_1_payload_A[19]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[1]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[1]),
        .I1(out_stream_data_V_1_payload_A[1]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[20]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[20]),
        .I1(out_stream_data_V_1_payload_A[20]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[21]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[21]),
        .I1(out_stream_data_V_1_payload_A[21]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[22]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[22]),
        .I1(out_stream_data_V_1_payload_A[22]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[23]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[23]),
        .I1(out_stream_data_V_1_payload_A[23]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[24]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[24]),
        .I1(out_stream_data_V_1_payload_A[24]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[24]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[25]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[25]),
        .I1(out_stream_data_V_1_payload_A[25]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[25]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[26]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[26]),
        .I1(out_stream_data_V_1_payload_A[26]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[26]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[27]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[27]),
        .I1(out_stream_data_V_1_payload_A[27]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[27]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[28]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[28]),
        .I1(out_stream_data_V_1_payload_A[28]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[28]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[29]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[29]),
        .I1(out_stream_data_V_1_payload_A[29]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[29]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[2]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[2]),
        .I1(out_stream_data_V_1_payload_A[2]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[30]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[30]),
        .I1(out_stream_data_V_1_payload_A[30]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[30]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[31]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[31]),
        .I1(out_stream_data_V_1_payload_A[31]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[31]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[3]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[3]),
        .I1(out_stream_data_V_1_payload_A[3]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[4]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[4]),
        .I1(out_stream_data_V_1_payload_A[4]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[5]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[5]),
        .I1(out_stream_data_V_1_payload_A[5]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[6]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[6]),
        .I1(out_stream_data_V_1_payload_A[6]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[7]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[7]),
        .I1(out_stream_data_V_1_payload_A[7]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[8]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[8]),
        .I1(out_stream_data_V_1_payload_A[8]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[9]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[9]),
        .I1(out_stream_data_V_1_payload_A[9]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[9]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_stream_TLAST[0]_INST_0 
       (.I0(out_stream_last_V_1_payload_B),
        .I1(out_stream_last_V_1_sel),
        .I2(out_stream_last_V_1_payload_A),
        .O(out_stream_TLAST));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_stream_TUSER[0]_INST_0 
       (.I0(out_stream_user_V_1_payload_B),
        .I1(out_stream_user_V_1_sel),
        .I2(out_stream_user_V_1_payload_A),
        .O(out_stream_TUSER));
  LUT3 #(
    .INIT(8'h45)) 
    \out_stream_data_V_1_payload_A[31]_i_1 
       (.I0(out_stream_data_V_1_sel_wr),
        .I1(out_stream_data_V_1_ack_in),
        .I2(\out_stream_data_V_1_state_reg_n_0_[0] ),
        .O(out_stream_data_V_1_load_A));
  FDRE \out_stream_data_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_324_p5[0]),
        .Q(out_stream_data_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_324_p5[10]),
        .Q(out_stream_data_V_1_payload_A[10]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_324_p5[11]),
        .Q(out_stream_data_V_1_payload_A[11]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_324_p5[12]),
        .Q(out_stream_data_V_1_payload_A[12]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_324_p5[13]),
        .Q(out_stream_data_V_1_payload_A[13]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_324_p5[14]),
        .Q(out_stream_data_V_1_payload_A[14]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_324_p5[15]),
        .Q(out_stream_data_V_1_payload_A[15]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_324_p5[16]),
        .Q(out_stream_data_V_1_payload_A[16]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_324_p5[17]),
        .Q(out_stream_data_V_1_payload_A[17]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_324_p5[18]),
        .Q(out_stream_data_V_1_payload_A[18]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_324_p5[19]),
        .Q(out_stream_data_V_1_payload_A[19]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_324_p5[1]),
        .Q(out_stream_data_V_1_payload_A[1]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_324_p5[20]),
        .Q(out_stream_data_V_1_payload_A[20]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_324_p5[21]),
        .Q(out_stream_data_V_1_payload_A[21]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_324_p5[22]),
        .Q(out_stream_data_V_1_payload_A[22]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_324_p5[23]),
        .Q(out_stream_data_V_1_payload_A[23]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(D[0]),
        .Q(out_stream_data_V_1_payload_A[24]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(D[1]),
        .Q(out_stream_data_V_1_payload_A[25]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(D[2]),
        .Q(out_stream_data_V_1_payload_A[26]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(D[3]),
        .Q(out_stream_data_V_1_payload_A[27]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(D[4]),
        .Q(out_stream_data_V_1_payload_A[28]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(D[5]),
        .Q(out_stream_data_V_1_payload_A[29]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_324_p5[2]),
        .Q(out_stream_data_V_1_payload_A[2]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(D[6]),
        .Q(out_stream_data_V_1_payload_A[30]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(D[7]),
        .Q(out_stream_data_V_1_payload_A[31]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_324_p5[3]),
        .Q(out_stream_data_V_1_payload_A[3]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_324_p5[4]),
        .Q(out_stream_data_V_1_payload_A[4]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_324_p5[5]),
        .Q(out_stream_data_V_1_payload_A[5]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_324_p5[6]),
        .Q(out_stream_data_V_1_payload_A[6]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_324_p5[7]),
        .Q(out_stream_data_V_1_payload_A[7]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_324_p5[8]),
        .Q(out_stream_data_V_1_payload_A[8]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_A),
        .D(p_Result_s_fu_324_p5[9]),
        .Q(out_stream_data_V_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \out_stream_data_V_1_payload_B[31]_i_1 
       (.I0(out_stream_data_V_1_sel_wr),
        .I1(out_stream_data_V_1_ack_in),
        .I2(\out_stream_data_V_1_state_reg_n_0_[0] ),
        .O(out_stream_data_V_1_load_B));
  FDRE \out_stream_data_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_324_p5[0]),
        .Q(out_stream_data_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_324_p5[10]),
        .Q(out_stream_data_V_1_payload_B[10]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_324_p5[11]),
        .Q(out_stream_data_V_1_payload_B[11]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_324_p5[12]),
        .Q(out_stream_data_V_1_payload_B[12]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_324_p5[13]),
        .Q(out_stream_data_V_1_payload_B[13]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_324_p5[14]),
        .Q(out_stream_data_V_1_payload_B[14]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_324_p5[15]),
        .Q(out_stream_data_V_1_payload_B[15]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_324_p5[16]),
        .Q(out_stream_data_V_1_payload_B[16]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_324_p5[17]),
        .Q(out_stream_data_V_1_payload_B[17]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_324_p5[18]),
        .Q(out_stream_data_V_1_payload_B[18]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_324_p5[19]),
        .Q(out_stream_data_V_1_payload_B[19]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_324_p5[1]),
        .Q(out_stream_data_V_1_payload_B[1]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_324_p5[20]),
        .Q(out_stream_data_V_1_payload_B[20]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_324_p5[21]),
        .Q(out_stream_data_V_1_payload_B[21]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_324_p5[22]),
        .Q(out_stream_data_V_1_payload_B[22]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_324_p5[23]),
        .Q(out_stream_data_V_1_payload_B[23]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(D[0]),
        .Q(out_stream_data_V_1_payload_B[24]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(D[1]),
        .Q(out_stream_data_V_1_payload_B[25]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(D[2]),
        .Q(out_stream_data_V_1_payload_B[26]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(D[3]),
        .Q(out_stream_data_V_1_payload_B[27]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(D[4]),
        .Q(out_stream_data_V_1_payload_B[28]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(D[5]),
        .Q(out_stream_data_V_1_payload_B[29]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_324_p5[2]),
        .Q(out_stream_data_V_1_payload_B[2]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(D[6]),
        .Q(out_stream_data_V_1_payload_B[30]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(D[7]),
        .Q(out_stream_data_V_1_payload_B[31]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_324_p5[3]),
        .Q(out_stream_data_V_1_payload_B[3]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_324_p5[4]),
        .Q(out_stream_data_V_1_payload_B[4]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_324_p5[5]),
        .Q(out_stream_data_V_1_payload_B[5]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_324_p5[6]),
        .Q(out_stream_data_V_1_payload_B[6]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_324_p5[7]),
        .Q(out_stream_data_V_1_payload_B[7]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_324_p5[8]),
        .Q(out_stream_data_V_1_payload_B[8]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_324_p5[9]),
        .Q(out_stream_data_V_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h78)) 
    out_stream_data_V_1_sel_rd_i_1
       (.I0(\out_stream_data_V_1_state_reg_n_0_[0] ),
        .I1(out_stream_TREADY),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_data_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    out_stream_data_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_stream_data_V_1_sel_rd_i_1_n_0),
        .Q(out_stream_data_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h78)) 
    out_stream_data_V_1_sel_wr_i_1
       (.I0(out_stream_last_V_1_sel_wr014_out),
        .I1(out_stream_data_V_1_ack_in),
        .I2(out_stream_data_V_1_sel_wr),
        .O(out_stream_data_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    out_stream_data_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_stream_data_V_1_sel_wr_i_1_n_0),
        .Q(out_stream_data_V_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hBFA0)) 
    \out_stream_data_V_1_state[0]_i_1 
       (.I0(out_stream_last_V_1_sel_wr014_out),
        .I1(out_stream_TREADY),
        .I2(out_stream_data_V_1_ack_in),
        .I3(\out_stream_data_V_1_state_reg_n_0_[0] ),
        .O(\out_stream_data_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \out_stream_data_V_1_state[1]_i_1 
       (.I0(out_stream_TREADY),
        .I1(out_stream_last_V_1_sel_wr014_out),
        .I2(out_stream_data_V_1_ack_in),
        .I3(\out_stream_data_V_1_state_reg_n_0_[0] ),
        .O(out_stream_data_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \out_stream_data_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_data_V_1_state[0]_i_1_n_0 ),
        .Q(\out_stream_data_V_1_state_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \out_stream_data_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_stream_data_V_1_state),
        .Q(out_stream_data_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \out_stream_last_V_1_payload_A[0]_i_1 
       (.I0(out_stream_last_V_tm_reg_413),
        .I1(out_stream_last_V_1_sel_wr),
        .I2(out_stream_last_V_1_ack_in),
        .I3(\out_stream_last_V_1_state_reg[0]_0 ),
        .I4(out_stream_last_V_1_payload_A),
        .O(\out_stream_last_V_1_payload_A[0]_i_1_n_0 ));
  FDRE \out_stream_last_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_last_V_1_payload_A[0]_i_1_n_0 ),
        .Q(out_stream_last_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \out_stream_last_V_1_payload_B[0]_i_1 
       (.I0(out_stream_last_V_tm_reg_413),
        .I1(out_stream_last_V_1_sel_wr),
        .I2(out_stream_last_V_1_ack_in),
        .I3(\out_stream_last_V_1_state_reg[0]_0 ),
        .I4(out_stream_last_V_1_payload_B),
        .O(\out_stream_last_V_1_payload_B[0]_i_1_n_0 ));
  FDRE \out_stream_last_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_last_V_1_payload_B[0]_i_1_n_0 ),
        .Q(out_stream_last_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h78)) 
    out_stream_last_V_1_sel_rd_i_1
       (.I0(\out_stream_last_V_1_state_reg[0]_0 ),
        .I1(out_stream_TREADY),
        .I2(out_stream_last_V_1_sel),
        .O(out_stream_last_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    out_stream_last_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_stream_last_V_1_sel_rd_i_1_n_0),
        .Q(out_stream_last_V_1_sel),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDFFFFFFF20000000)) 
    out_stream_last_V_1_sel_wr_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I2(g_img_1_data_stream_s_empty_n),
        .I3(out_stream_last_V_1_ack_in),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(out_stream_last_V_1_sel_wr),
        .O(out_stream_last_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    out_stream_last_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_stream_last_V_1_sel_wr_i_1_n_0),
        .Q(out_stream_last_V_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    \out_stream_last_V_1_state[0]_i_1 
       (.I0(out_stream_last_V_1_sel_wr014_out),
        .I1(out_stream_TREADY),
        .I2(out_stream_last_V_1_ack_in),
        .I3(\out_stream_last_V_1_state_reg[0]_0 ),
        .O(\out_stream_last_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \out_stream_last_V_1_state[1]_i_1 
       (.I0(out_stream_TREADY),
        .I1(out_stream_last_V_1_sel_wr014_out),
        .I2(out_stream_last_V_1_ack_in),
        .I3(\out_stream_last_V_1_state_reg[0]_0 ),
        .O(\out_stream_last_V_1_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_stream_last_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_last_V_1_state[0]_i_1_n_0 ),
        .Q(\out_stream_last_V_1_state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \out_stream_last_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_last_V_1_state[1]_i_1_n_0 ),
        .Q(out_stream_last_V_1_ack_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \out_stream_last_V_tm_reg_413[0]_i_1 
       (.I0(tmp_41_i_i_fu_308_p2),
        .I1(tmp_23_i_i_mid1_reg_382),
        .I2(tmp_29_i_i_reg_367),
        .I3(tmp_23_i_i3_reg_387),
        .O(out_stream_last_V_tm_fu_313_p2));
  FDRE \out_stream_last_V_tm_reg_413_reg[0] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4130),
        .D(out_stream_last_V_tm_fu_313_p2),
        .Q(out_stream_last_V_tm_reg_413),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \out_stream_user_V_1_payload_A[0]_i_1 
       (.I0(\out_stream_user_V_tm_reg_408_reg_n_0_[0] ),
        .I1(out_stream_user_V_1_sel_wr),
        .I2(out_stream_user_V_1_ack_in),
        .I3(\out_stream_user_V_1_state_reg_n_0_[0] ),
        .I4(out_stream_user_V_1_payload_A),
        .O(\out_stream_user_V_1_payload_A[0]_i_1_n_0 ));
  FDRE \out_stream_user_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_user_V_1_payload_A[0]_i_1_n_0 ),
        .Q(out_stream_user_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \out_stream_user_V_1_payload_B[0]_i_1 
       (.I0(\out_stream_user_V_tm_reg_408_reg_n_0_[0] ),
        .I1(out_stream_user_V_1_sel_wr),
        .I2(out_stream_user_V_1_ack_in),
        .I3(\out_stream_user_V_1_state_reg_n_0_[0] ),
        .I4(out_stream_user_V_1_payload_B),
        .O(\out_stream_user_V_1_payload_B[0]_i_1_n_0 ));
  FDRE \out_stream_user_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_user_V_1_payload_B[0]_i_1_n_0 ),
        .Q(out_stream_user_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h78)) 
    out_stream_user_V_1_sel_rd_i_1
       (.I0(\out_stream_user_V_1_state_reg_n_0_[0] ),
        .I1(out_stream_TREADY),
        .I2(out_stream_user_V_1_sel),
        .O(out_stream_user_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    out_stream_user_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_stream_user_V_1_sel_rd_i_1_n_0),
        .Q(out_stream_user_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h78)) 
    out_stream_user_V_1_sel_wr_i_1
       (.I0(out_stream_last_V_1_sel_wr014_out),
        .I1(out_stream_user_V_1_ack_in),
        .I2(out_stream_user_V_1_sel_wr),
        .O(out_stream_user_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    out_stream_user_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_stream_user_V_1_sel_wr_i_1_n_0),
        .Q(out_stream_user_V_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hBFA0)) 
    \out_stream_user_V_1_state[0]_i_1 
       (.I0(out_stream_last_V_1_sel_wr014_out),
        .I1(out_stream_TREADY),
        .I2(out_stream_user_V_1_ack_in),
        .I3(\out_stream_user_V_1_state_reg_n_0_[0] ),
        .O(\out_stream_user_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \out_stream_user_V_1_state[1]_i_1 
       (.I0(out_stream_TREADY),
        .I1(out_stream_last_V_1_sel_wr014_out),
        .I2(out_stream_user_V_1_ack_in),
        .I3(\out_stream_user_V_1_state_reg_n_0_[0] ),
        .O(\out_stream_user_V_1_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_stream_user_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_user_V_1_state[0]_i_1_n_0 ),
        .Q(\out_stream_user_V_1_state_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \out_stream_user_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_user_V_1_state[1]_i_1_n_0 ),
        .Q(out_stream_user_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h222222222222E222)) 
    \out_stream_user_V_tm_reg_408[0]_i_1 
       (.I0(\out_stream_user_V_tm_reg_408_reg_n_0_[0] ),
        .I1(out_stream_last_V_tm_reg_4130),
        .I2(\out_stream_user_V_tm_reg_408[0]_i_2_n_0 ),
        .I3(\out_stream_user_V_tm_reg_408[0]_i_3_n_0 ),
        .I4(\out_stream_user_V_tm_reg_408[0]_i_4_n_0 ),
        .I5(\out_stream_user_V_tm_reg_408[0]_i_5_n_0 ),
        .O(\out_stream_user_V_tm_reg_408[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \out_stream_user_V_tm_reg_408[0]_i_10 
       (.I0(p_1_rec_i_i_reg_181[5]),
        .I1(p_1_rec_i_i_reg_181[7]),
        .I2(tmp_29_i_i_reg_367),
        .I3(p_1_rec_i_i_reg_181[0]),
        .I4(p_1_rec_i_i_reg_181[15]),
        .O(\out_stream_user_V_tm_reg_408[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \out_stream_user_V_tm_reg_408[0]_i_11 
       (.I0(p_1_rec_i_i_reg_181[4]),
        .I1(p_1_rec_i_i_reg_181[9]),
        .I2(tmp_29_i_i_reg_367),
        .I3(p_1_rec_i_i_reg_181[10]),
        .I4(p_1_rec_i_i_reg_181[20]),
        .O(\out_stream_user_V_tm_reg_408[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F0F0F1F)) 
    \out_stream_user_V_tm_reg_408[0]_i_2 
       (.I0(p_1_rec_i_i_reg_181[29]),
        .I1(p_1_rec_i_i_reg_181[19]),
        .I2(tmp_29_i_i_reg_367),
        .I3(p_1_rec_i_i_reg_181[17]),
        .I4(p_1_rec_i_i_reg_181[8]),
        .I5(\out_stream_user_V_tm_reg_408[0]_i_6_n_0 ),
        .O(\out_stream_user_V_tm_reg_408[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \out_stream_user_V_tm_reg_408[0]_i_3 
       (.I0(\out_stream_user_V_tm_reg_408[0]_i_7_n_0 ),
        .I1(\out_stream_user_V_tm_reg_408[0]_i_8_n_0 ),
        .I2(r1_i_i_mid2_reg_392[3]),
        .I3(r1_i_i_mid2_reg_392[9]),
        .I4(r1_i_i_mid2_reg_392[6]),
        .O(\out_stream_user_V_tm_reg_408[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0F0E0)) 
    \out_stream_user_V_tm_reg_408[0]_i_4 
       (.I0(p_1_rec_i_i_reg_181[16]),
        .I1(p_1_rec_i_i_reg_181[6]),
        .I2(tmp_29_i_i_reg_367),
        .I3(p_1_rec_i_i_reg_181[18]),
        .I4(p_1_rec_i_i_reg_181[14]),
        .I5(\out_stream_user_V_tm_reg_408[0]_i_9_n_0 ),
        .O(\out_stream_user_V_tm_reg_408[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0F0E0)) 
    \out_stream_user_V_tm_reg_408[0]_i_5 
       (.I0(p_1_rec_i_i_reg_181[25]),
        .I1(p_1_rec_i_i_reg_181[2]),
        .I2(tmp_29_i_i_reg_367),
        .I3(p_1_rec_i_i_reg_181[24]),
        .I4(p_1_rec_i_i_reg_181[11]),
        .I5(\out_stream_user_V_tm_reg_408[0]_i_10_n_0 ),
        .O(\out_stream_user_V_tm_reg_408[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0F0E0)) 
    \out_stream_user_V_tm_reg_408[0]_i_6 
       (.I0(p_1_rec_i_i_reg_181[28]),
        .I1(p_1_rec_i_i_reg_181[12]),
        .I2(tmp_29_i_i_reg_367),
        .I3(p_1_rec_i_i_reg_181[26]),
        .I4(p_1_rec_i_i_reg_181[1]),
        .I5(\out_stream_user_V_tm_reg_408[0]_i_11_n_0 ),
        .O(\out_stream_user_V_tm_reg_408[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \out_stream_user_V_tm_reg_408[0]_i_7 
       (.I0(r1_i_i_mid2_reg_392[7]),
        .I1(r1_i_i_mid2_reg_392[8]),
        .I2(r1_i_i_mid2_reg_392[0]),
        .I3(r1_i_i_mid2_reg_392[10]),
        .I4(p_1_rec_i_i_mid2_fu_259_p3[13]),
        .I5(p_1_rec_i_i_mid2_fu_259_p3[23]),
        .O(\out_stream_user_V_tm_reg_408[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \out_stream_user_V_tm_reg_408[0]_i_8 
       (.I0(r1_i_i_mid2_reg_392[4]),
        .I1(r1_i_i_mid2_reg_392[1]),
        .I2(r1_i_i_mid2_reg_392[5]),
        .I3(r1_i_i_mid2_reg_392[2]),
        .O(\out_stream_user_V_tm_reg_408[0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \out_stream_user_V_tm_reg_408[0]_i_9 
       (.I0(p_1_rec_i_i_reg_181[3]),
        .I1(p_1_rec_i_i_reg_181[22]),
        .I2(tmp_29_i_i_reg_367),
        .I3(p_1_rec_i_i_reg_181[21]),
        .I4(p_1_rec_i_i_reg_181[27]),
        .O(\out_stream_user_V_tm_reg_408[0]_i_9_n_0 ));
  FDRE \out_stream_user_V_tm_reg_408_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_user_V_tm_reg_408[0]_i_1_n_0 ),
        .Q(\out_stream_user_V_tm_reg_408_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_398[0]_i_1 
       (.I0(tmp_29_i_i_reg_367),
        .I1(p_1_rec_i_i_reg_181[0]),
        .O(p_1_rec_i_i_mid2_fu_259_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_398[10]_i_1 
       (.I0(tmp_29_i_i_reg_367),
        .I1(p_1_rec_i_i_reg_181[10]),
        .O(p_1_rec_i_i_mid2_fu_259_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_398[11]_i_1 
       (.I0(tmp_29_i_i_reg_367),
        .I1(p_1_rec_i_i_reg_181[11]),
        .O(p_1_rec_i_i_mid2_fu_259_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_398[12]_i_1 
       (.I0(tmp_29_i_i_reg_367),
        .I1(p_1_rec_i_i_reg_181[12]),
        .O(p_1_rec_i_i_mid2_fu_259_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_398[13]_i_1 
       (.I0(tmp_29_i_i_reg_367),
        .I1(p_1_rec_i_i_reg_181[13]),
        .O(p_1_rec_i_i_mid2_fu_259_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_398[14]_i_1 
       (.I0(tmp_29_i_i_reg_367),
        .I1(p_1_rec_i_i_reg_181[14]),
        .O(p_1_rec_i_i_mid2_fu_259_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_398[15]_i_1 
       (.I0(tmp_29_i_i_reg_367),
        .I1(p_1_rec_i_i_reg_181[15]),
        .O(p_1_rec_i_i_mid2_fu_259_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_398[16]_i_1 
       (.I0(tmp_29_i_i_reg_367),
        .I1(p_1_rec_i_i_reg_181[16]),
        .O(p_1_rec_i_i_mid2_fu_259_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_398[17]_i_1 
       (.I0(tmp_29_i_i_reg_367),
        .I1(p_1_rec_i_i_reg_181[17]),
        .O(p_1_rec_i_i_mid2_fu_259_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_398[18]_i_1 
       (.I0(tmp_29_i_i_reg_367),
        .I1(p_1_rec_i_i_reg_181[18]),
        .O(p_1_rec_i_i_mid2_fu_259_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_398[19]_i_1 
       (.I0(tmp_29_i_i_reg_367),
        .I1(p_1_rec_i_i_reg_181[19]),
        .O(p_1_rec_i_i_mid2_fu_259_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_398[1]_i_1 
       (.I0(tmp_29_i_i_reg_367),
        .I1(p_1_rec_i_i_reg_181[1]),
        .O(p_1_rec_i_i_mid2_fu_259_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_398[20]_i_1 
       (.I0(tmp_29_i_i_reg_367),
        .I1(p_1_rec_i_i_reg_181[20]),
        .O(p_1_rec_i_i_mid2_fu_259_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_398[21]_i_1 
       (.I0(tmp_29_i_i_reg_367),
        .I1(p_1_rec_i_i_reg_181[21]),
        .O(p_1_rec_i_i_mid2_fu_259_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_398[22]_i_1 
       (.I0(tmp_29_i_i_reg_367),
        .I1(p_1_rec_i_i_reg_181[22]),
        .O(p_1_rec_i_i_mid2_fu_259_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_398[23]_i_1 
       (.I0(tmp_29_i_i_reg_367),
        .I1(p_1_rec_i_i_reg_181[23]),
        .O(p_1_rec_i_i_mid2_fu_259_p3[23]));
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_398[24]_i_1 
       (.I0(tmp_29_i_i_reg_367),
        .I1(p_1_rec_i_i_reg_181[24]),
        .O(p_1_rec_i_i_mid2_fu_259_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_398[25]_i_1 
       (.I0(tmp_29_i_i_reg_367),
        .I1(p_1_rec_i_i_reg_181[25]),
        .O(p_1_rec_i_i_mid2_fu_259_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_398[26]_i_1 
       (.I0(tmp_29_i_i_reg_367),
        .I1(p_1_rec_i_i_reg_181[26]),
        .O(p_1_rec_i_i_mid2_fu_259_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_398[27]_i_1 
       (.I0(tmp_29_i_i_reg_367),
        .I1(p_1_rec_i_i_reg_181[27]),
        .O(p_1_rec_i_i_mid2_fu_259_p3[27]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_398[28]_i_1 
       (.I0(tmp_29_i_i_reg_367),
        .I1(p_1_rec_i_i_reg_181[28]),
        .O(p_1_rec_i_i_mid2_fu_259_p3[28]));
  LUT6 #(
    .INIT(64'h0000000055450000)) 
    \p_1_rec_i_i_mid2_reg_398[29]_i_1 
       (.I0(\ap_CS_fsm[6]_i_2_n_0 ),
        .I1(ap_reg_pp0_iter1_exitcond_flatten_reg_373),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(out_stream_last_V_1_ack_in),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .O(out_stream_last_V_tm_reg_4130));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_398[29]_i_2 
       (.I0(tmp_29_i_i_reg_367),
        .I1(p_1_rec_i_i_reg_181[29]),
        .O(p_1_rec_i_i_mid2_fu_259_p3[29]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_398[2]_i_1 
       (.I0(tmp_29_i_i_reg_367),
        .I1(p_1_rec_i_i_reg_181[2]),
        .O(p_1_rec_i_i_mid2_fu_259_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_398[3]_i_1 
       (.I0(tmp_29_i_i_reg_367),
        .I1(p_1_rec_i_i_reg_181[3]),
        .O(p_1_rec_i_i_mid2_fu_259_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_398[4]_i_1 
       (.I0(tmp_29_i_i_reg_367),
        .I1(p_1_rec_i_i_reg_181[4]),
        .O(p_1_rec_i_i_mid2_fu_259_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_398[5]_i_1 
       (.I0(tmp_29_i_i_reg_367),
        .I1(p_1_rec_i_i_reg_181[5]),
        .O(p_1_rec_i_i_mid2_fu_259_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_398[6]_i_1 
       (.I0(tmp_29_i_i_reg_367),
        .I1(p_1_rec_i_i_reg_181[6]),
        .O(p_1_rec_i_i_mid2_fu_259_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_398[7]_i_1 
       (.I0(tmp_29_i_i_reg_367),
        .I1(p_1_rec_i_i_reg_181[7]),
        .O(p_1_rec_i_i_mid2_fu_259_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_398[8]_i_1 
       (.I0(tmp_29_i_i_reg_367),
        .I1(p_1_rec_i_i_reg_181[8]),
        .O(p_1_rec_i_i_mid2_fu_259_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_398[9]_i_1 
       (.I0(tmp_29_i_i_reg_367),
        .I1(p_1_rec_i_i_reg_181[9]),
        .O(p_1_rec_i_i_mid2_fu_259_p3[9]));
  FDRE \p_1_rec_i_i_mid2_reg_398_reg[0] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4130),
        .D(p_1_rec_i_i_mid2_fu_259_p3[0]),
        .Q(p_1_rec_i_i_mid2_reg_398[0]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_398_reg[10] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4130),
        .D(p_1_rec_i_i_mid2_fu_259_p3[10]),
        .Q(p_1_rec_i_i_mid2_reg_398[10]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_398_reg[11] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4130),
        .D(p_1_rec_i_i_mid2_fu_259_p3[11]),
        .Q(p_1_rec_i_i_mid2_reg_398[11]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_398_reg[12] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4130),
        .D(p_1_rec_i_i_mid2_fu_259_p3[12]),
        .Q(p_1_rec_i_i_mid2_reg_398[12]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_398_reg[13] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4130),
        .D(p_1_rec_i_i_mid2_fu_259_p3[13]),
        .Q(p_1_rec_i_i_mid2_reg_398[13]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_398_reg[14] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4130),
        .D(p_1_rec_i_i_mid2_fu_259_p3[14]),
        .Q(p_1_rec_i_i_mid2_reg_398[14]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_398_reg[15] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4130),
        .D(p_1_rec_i_i_mid2_fu_259_p3[15]),
        .Q(p_1_rec_i_i_mid2_reg_398[15]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_398_reg[16] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4130),
        .D(p_1_rec_i_i_mid2_fu_259_p3[16]),
        .Q(p_1_rec_i_i_mid2_reg_398[16]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_398_reg[17] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4130),
        .D(p_1_rec_i_i_mid2_fu_259_p3[17]),
        .Q(p_1_rec_i_i_mid2_reg_398[17]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_398_reg[18] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4130),
        .D(p_1_rec_i_i_mid2_fu_259_p3[18]),
        .Q(p_1_rec_i_i_mid2_reg_398[18]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_398_reg[19] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4130),
        .D(p_1_rec_i_i_mid2_fu_259_p3[19]),
        .Q(p_1_rec_i_i_mid2_reg_398[19]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_398_reg[1] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4130),
        .D(p_1_rec_i_i_mid2_fu_259_p3[1]),
        .Q(p_1_rec_i_i_mid2_reg_398[1]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_398_reg[20] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4130),
        .D(p_1_rec_i_i_mid2_fu_259_p3[20]),
        .Q(p_1_rec_i_i_mid2_reg_398[20]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_398_reg[21] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4130),
        .D(p_1_rec_i_i_mid2_fu_259_p3[21]),
        .Q(p_1_rec_i_i_mid2_reg_398[21]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_398_reg[22] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4130),
        .D(p_1_rec_i_i_mid2_fu_259_p3[22]),
        .Q(p_1_rec_i_i_mid2_reg_398[22]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_398_reg[23] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4130),
        .D(p_1_rec_i_i_mid2_fu_259_p3[23]),
        .Q(p_1_rec_i_i_mid2_reg_398[23]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_398_reg[24] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4130),
        .D(p_1_rec_i_i_mid2_fu_259_p3[24]),
        .Q(p_1_rec_i_i_mid2_reg_398[24]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_398_reg[25] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4130),
        .D(p_1_rec_i_i_mid2_fu_259_p3[25]),
        .Q(p_1_rec_i_i_mid2_reg_398[25]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_398_reg[26] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4130),
        .D(p_1_rec_i_i_mid2_fu_259_p3[26]),
        .Q(p_1_rec_i_i_mid2_reg_398[26]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_398_reg[27] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4130),
        .D(p_1_rec_i_i_mid2_fu_259_p3[27]),
        .Q(p_1_rec_i_i_mid2_reg_398[27]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_398_reg[28] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4130),
        .D(p_1_rec_i_i_mid2_fu_259_p3[28]),
        .Q(p_1_rec_i_i_mid2_reg_398[28]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_398_reg[29] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4130),
        .D(p_1_rec_i_i_mid2_fu_259_p3[29]),
        .Q(p_1_rec_i_i_mid2_reg_398[29]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_398_reg[2] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4130),
        .D(p_1_rec_i_i_mid2_fu_259_p3[2]),
        .Q(p_1_rec_i_i_mid2_reg_398[2]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_398_reg[3] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4130),
        .D(p_1_rec_i_i_mid2_fu_259_p3[3]),
        .Q(p_1_rec_i_i_mid2_reg_398[3]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_398_reg[4] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4130),
        .D(p_1_rec_i_i_mid2_fu_259_p3[4]),
        .Q(p_1_rec_i_i_mid2_reg_398[4]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_398_reg[5] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4130),
        .D(p_1_rec_i_i_mid2_fu_259_p3[5]),
        .Q(p_1_rec_i_i_mid2_reg_398[5]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_398_reg[6] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4130),
        .D(p_1_rec_i_i_mid2_fu_259_p3[6]),
        .Q(p_1_rec_i_i_mid2_reg_398[6]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_398_reg[7] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4130),
        .D(p_1_rec_i_i_mid2_fu_259_p3[7]),
        .Q(p_1_rec_i_i_mid2_reg_398[7]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_398_reg[8] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4130),
        .D(p_1_rec_i_i_mid2_fu_259_p3[8]),
        .Q(p_1_rec_i_i_mid2_reg_398[8]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_mid2_reg_398_reg[9] 
       (.C(ap_clk),
        .CE(out_stream_last_V_tm_reg_4130),
        .D(p_1_rec_i_i_mid2_fu_259_p3[9]),
        .Q(p_1_rec_i_i_mid2_reg_398[9]),
        .R(1'b0));
  FDRE \p_1_rec_i_i_reg_181_reg[0] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_428[0]),
        .Q(p_1_rec_i_i_reg_181[0]),
        .R(indvar_flatten_reg_159));
  FDRE \p_1_rec_i_i_reg_181_reg[10] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_428[10]),
        .Q(p_1_rec_i_i_reg_181[10]),
        .R(indvar_flatten_reg_159));
  FDRE \p_1_rec_i_i_reg_181_reg[11] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_428[11]),
        .Q(p_1_rec_i_i_reg_181[11]),
        .R(indvar_flatten_reg_159));
  FDRE \p_1_rec_i_i_reg_181_reg[12] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_428[12]),
        .Q(p_1_rec_i_i_reg_181[12]),
        .R(indvar_flatten_reg_159));
  FDRE \p_1_rec_i_i_reg_181_reg[13] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_428[13]),
        .Q(p_1_rec_i_i_reg_181[13]),
        .R(indvar_flatten_reg_159));
  FDRE \p_1_rec_i_i_reg_181_reg[14] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_428[14]),
        .Q(p_1_rec_i_i_reg_181[14]),
        .R(indvar_flatten_reg_159));
  FDRE \p_1_rec_i_i_reg_181_reg[15] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_428[15]),
        .Q(p_1_rec_i_i_reg_181[15]),
        .R(indvar_flatten_reg_159));
  FDRE \p_1_rec_i_i_reg_181_reg[16] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_428[16]),
        .Q(p_1_rec_i_i_reg_181[16]),
        .R(indvar_flatten_reg_159));
  FDRE \p_1_rec_i_i_reg_181_reg[17] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_428[17]),
        .Q(p_1_rec_i_i_reg_181[17]),
        .R(indvar_flatten_reg_159));
  FDRE \p_1_rec_i_i_reg_181_reg[18] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_428[18]),
        .Q(p_1_rec_i_i_reg_181[18]),
        .R(indvar_flatten_reg_159));
  FDRE \p_1_rec_i_i_reg_181_reg[19] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_428[19]),
        .Q(p_1_rec_i_i_reg_181[19]),
        .R(indvar_flatten_reg_159));
  FDRE \p_1_rec_i_i_reg_181_reg[1] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_428[1]),
        .Q(p_1_rec_i_i_reg_181[1]),
        .R(indvar_flatten_reg_159));
  FDRE \p_1_rec_i_i_reg_181_reg[20] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_428[20]),
        .Q(p_1_rec_i_i_reg_181[20]),
        .R(indvar_flatten_reg_159));
  FDRE \p_1_rec_i_i_reg_181_reg[21] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_428[21]),
        .Q(p_1_rec_i_i_reg_181[21]),
        .R(indvar_flatten_reg_159));
  FDRE \p_1_rec_i_i_reg_181_reg[22] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_428[22]),
        .Q(p_1_rec_i_i_reg_181[22]),
        .R(indvar_flatten_reg_159));
  FDRE \p_1_rec_i_i_reg_181_reg[23] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_428[23]),
        .Q(p_1_rec_i_i_reg_181[23]),
        .R(indvar_flatten_reg_159));
  FDRE \p_1_rec_i_i_reg_181_reg[24] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_428[24]),
        .Q(p_1_rec_i_i_reg_181[24]),
        .R(indvar_flatten_reg_159));
  FDRE \p_1_rec_i_i_reg_181_reg[25] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_428[25]),
        .Q(p_1_rec_i_i_reg_181[25]),
        .R(indvar_flatten_reg_159));
  FDRE \p_1_rec_i_i_reg_181_reg[26] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_428[26]),
        .Q(p_1_rec_i_i_reg_181[26]),
        .R(indvar_flatten_reg_159));
  FDRE \p_1_rec_i_i_reg_181_reg[27] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_428[27]),
        .Q(p_1_rec_i_i_reg_181[27]),
        .R(indvar_flatten_reg_159));
  FDRE \p_1_rec_i_i_reg_181_reg[28] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_428[28]),
        .Q(p_1_rec_i_i_reg_181[28]),
        .R(indvar_flatten_reg_159));
  FDRE \p_1_rec_i_i_reg_181_reg[29] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_428[29]),
        .Q(p_1_rec_i_i_reg_181[29]),
        .R(indvar_flatten_reg_159));
  FDRE \p_1_rec_i_i_reg_181_reg[2] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_428[2]),
        .Q(p_1_rec_i_i_reg_181[2]),
        .R(indvar_flatten_reg_159));
  FDRE \p_1_rec_i_i_reg_181_reg[3] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_428[3]),
        .Q(p_1_rec_i_i_reg_181[3]),
        .R(indvar_flatten_reg_159));
  FDRE \p_1_rec_i_i_reg_181_reg[4] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_428[4]),
        .Q(p_1_rec_i_i_reg_181[4]),
        .R(indvar_flatten_reg_159));
  FDRE \p_1_rec_i_i_reg_181_reg[5] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_428[5]),
        .Q(p_1_rec_i_i_reg_181[5]),
        .R(indvar_flatten_reg_159));
  FDRE \p_1_rec_i_i_reg_181_reg[6] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_428[6]),
        .Q(p_1_rec_i_i_reg_181[6]),
        .R(indvar_flatten_reg_159));
  FDRE \p_1_rec_i_i_reg_181_reg[7] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_428[7]),
        .Q(p_1_rec_i_i_reg_181[7]),
        .R(indvar_flatten_reg_159));
  FDRE \p_1_rec_i_i_reg_181_reg[8] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_428[8]),
        .Q(p_1_rec_i_i_reg_181[8]),
        .R(indvar_flatten_reg_159));
  FDRE \p_1_rec_i_i_reg_181_reg[9] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(c_reg_428[9]),
        .Q(p_1_rec_i_i_reg_181[9]),
        .R(indvar_flatten_reg_159));
  FDRE \p_neg393_i_loc_read_reg_341_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\p_neg393_i_loc_read_reg_341_reg[10]_0 [0]),
        .Q(p_neg393_i_loc_read_reg_341[0]),
        .R(1'b0));
  FDRE \p_neg393_i_loc_read_reg_341_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\p_neg393_i_loc_read_reg_341_reg[10]_0 [10]),
        .Q(p_neg393_i_loc_read_reg_341[10]),
        .R(1'b0));
  FDRE \p_neg393_i_loc_read_reg_341_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\p_neg393_i_loc_read_reg_341_reg[10]_0 [1]),
        .Q(p_neg393_i_loc_read_reg_341[1]),
        .R(1'b0));
  FDRE \p_neg393_i_loc_read_reg_341_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\p_neg393_i_loc_read_reg_341_reg[10]_0 [2]),
        .Q(p_neg393_i_loc_read_reg_341[2]),
        .R(1'b0));
  FDRE \p_neg393_i_loc_read_reg_341_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\p_neg393_i_loc_read_reg_341_reg[10]_0 [3]),
        .Q(p_neg393_i_loc_read_reg_341[3]),
        .R(1'b0));
  FDRE \p_neg393_i_loc_read_reg_341_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\p_neg393_i_loc_read_reg_341_reg[10]_0 [4]),
        .Q(p_neg393_i_loc_read_reg_341[4]),
        .R(1'b0));
  FDRE \p_neg393_i_loc_read_reg_341_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\p_neg393_i_loc_read_reg_341_reg[10]_0 [5]),
        .Q(p_neg393_i_loc_read_reg_341[5]),
        .R(1'b0));
  FDRE \p_neg393_i_loc_read_reg_341_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\p_neg393_i_loc_read_reg_341_reg[10]_0 [6]),
        .Q(p_neg393_i_loc_read_reg_341[6]),
        .R(1'b0));
  FDRE \p_neg393_i_loc_read_reg_341_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\p_neg393_i_loc_read_reg_341_reg[10]_0 [7]),
        .Q(p_neg393_i_loc_read_reg_341[7]),
        .R(1'b0));
  FDRE \p_neg393_i_loc_read_reg_341_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\p_neg393_i_loc_read_reg_341_reg[10]_0 [8]),
        .Q(p_neg393_i_loc_read_reg_341[8]),
        .R(1'b0));
  FDRE \p_neg393_i_loc_read_reg_341_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\p_neg393_i_loc_read_reg_341_reg[10]_0 [9]),
        .Q(p_neg393_i_loc_read_reg_341[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9A99999995999999)) 
    \r1_i_i_mid2_reg_392[0]_i_1 
       (.I0(tmp_29_i_i_fu_219_p2_carry__2_n_0),
        .I1(r1_i_i_reg_170[0]),
        .I2(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(r1_i_i_mid2_reg_392[0]),
        .O(r1_i_i_mid2_fu_251_p3[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \r1_i_i_mid2_reg_392[10]_i_1 
       (.I0(indvar_flatten_next_reg_3770),
        .I1(ap_condition_pp0_exit_iter0_state7),
        .O(r1_i_i_mid2_reg_3920));
  LUT6 #(
    .INIT(64'hE2E2E21DE2E2E2E2)) 
    \r1_i_i_mid2_reg_392[10]_i_2 
       (.I0(r1_i_i_reg_170[10]),
        .I1(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I2(r1_i_i_mid2_reg_392[10]),
        .I3(tmp_29_i_i_fu_219_p2_carry__2_n_0),
        .I4(\r1_i_i_mid2_reg_392[10]_i_4_n_0 ),
        .I5(\r1_i_i_mid2_reg_392[10]_i_5_n_0 ),
        .O(r1_i_i_mid2_fu_251_p3[10]));
  LUT3 #(
    .INIT(8'h08)) 
    \r1_i_i_mid2_reg_392[10]_i_3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .O(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDDDFFFDFFFFFFFFF)) 
    \r1_i_i_mid2_reg_392[10]_i_4 
       (.I0(tmp_23_i_i_mid1_fu_241_p2_carry_i_8_n_0),
        .I1(\r1_i_i_mid2_reg_392[6]_i_2_n_0 ),
        .I2(r1_i_i_reg_170[6]),
        .I3(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I4(r1_i_i_mid2_reg_392[6]),
        .I5(tmp_23_i_i3_fu_246_p2_carry_i_5_n_0),
        .O(\r1_i_i_mid2_reg_392[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \r1_i_i_mid2_reg_392[10]_i_5 
       (.I0(r1_i_i_mid2_reg_392[9]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(r1_i_i_reg_170[9]),
        .O(\r1_i_i_mid2_reg_392[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFBB445050BB44)) 
    \r1_i_i_mid2_reg_392[1]_i_1 
       (.I0(tmp_29_i_i_fu_219_p2_carry__2_n_0),
        .I1(r1_i_i_reg_170[0]),
        .I2(r1_i_i_mid2_reg_392[0]),
        .I3(r1_i_i_reg_170[1]),
        .I4(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I5(r1_i_i_mid2_reg_392[1]),
        .O(r1_i_i_mid2_fu_251_p3[1]));
  LUT6 #(
    .INIT(64'h0000FFFF4540BABF)) 
    \r1_i_i_mid2_reg_392[2]_i_1 
       (.I0(\r1_i_i_mid2_reg_392[2]_i_2_n_0 ),
        .I1(r1_i_i_mid2_reg_392[0]),
        .I2(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I3(r1_i_i_reg_170[0]),
        .I4(\r1_i_i_mid2_reg_392[2]_i_3_n_0 ),
        .I5(tmp_29_i_i_fu_219_p2_carry__2_n_0),
        .O(r1_i_i_mid2_fu_251_p3[2]));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \r1_i_i_mid2_reg_392[2]_i_2 
       (.I0(r1_i_i_mid2_reg_392[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(r1_i_i_reg_170[1]),
        .O(\r1_i_i_mid2_reg_392[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \r1_i_i_mid2_reg_392[2]_i_3 
       (.I0(r1_i_i_mid2_reg_392[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(r1_i_i_reg_170[2]),
        .O(\r1_i_i_mid2_reg_392[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE111E1)) 
    \r1_i_i_mid2_reg_392[3]_i_1 
       (.I0(tmp_29_i_i_fu_219_p2_carry__2_n_0),
        .I1(\r1_i_i_mid2_reg_392[4]_i_2_n_0 ),
        .I2(r1_i_i_reg_170[3]),
        .I3(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I4(r1_i_i_mid2_reg_392[3]),
        .O(r1_i_i_mid2_fu_251_p3[3]));
  LUT6 #(
    .INIT(64'h0000FFFF00B8FF47)) 
    \r1_i_i_mid2_reg_392[4]_i_1 
       (.I0(r1_i_i_mid2_reg_392[3]),
        .I1(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I2(r1_i_i_reg_170[3]),
        .I3(\r1_i_i_mid2_reg_392[4]_i_2_n_0 ),
        .I4(\r1_i_i_mid2_reg_392[4]_i_3_n_0 ),
        .I5(tmp_29_i_i_fu_219_p2_carry__2_n_0),
        .O(r1_i_i_mid2_fu_251_p3[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF47CF77FF)) 
    \r1_i_i_mid2_reg_392[4]_i_2 
       (.I0(r1_i_i_mid2_reg_392[1]),
        .I1(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I2(r1_i_i_reg_170[1]),
        .I3(r1_i_i_mid2_reg_392[0]),
        .I4(r1_i_i_reg_170[0]),
        .I5(\r1_i_i_mid2_reg_392[2]_i_3_n_0 ),
        .O(\r1_i_i_mid2_reg_392[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \r1_i_i_mid2_reg_392[4]_i_3 
       (.I0(r1_i_i_mid2_reg_392[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(r1_i_i_reg_170[4]),
        .O(\r1_i_i_mid2_reg_392[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE111E1)) 
    \r1_i_i_mid2_reg_392[5]_i_1 
       (.I0(tmp_29_i_i_fu_219_p2_carry__2_n_0),
        .I1(\r1_i_i_mid2_reg_392[5]_i_2_n_0 ),
        .I2(r1_i_i_reg_170[5]),
        .I3(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I4(r1_i_i_mid2_reg_392[5]),
        .O(r1_i_i_mid2_fu_251_p3[5]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \r1_i_i_mid2_reg_392[5]_i_2 
       (.I0(r1_i_i_mid2_reg_392[3]),
        .I1(r1_i_i_reg_170[3]),
        .I2(\r1_i_i_mid2_reg_392[4]_i_2_n_0 ),
        .I3(r1_i_i_reg_170[4]),
        .I4(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I5(r1_i_i_mid2_reg_392[4]),
        .O(\r1_i_i_mid2_reg_392[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE111E1)) 
    \r1_i_i_mid2_reg_392[6]_i_1 
       (.I0(tmp_29_i_i_fu_219_p2_carry__2_n_0),
        .I1(\r1_i_i_mid2_reg_392[6]_i_2_n_0 ),
        .I2(r1_i_i_reg_170[6]),
        .I3(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I4(r1_i_i_mid2_reg_392[6]),
        .O(r1_i_i_mid2_fu_251_p3[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEFFFEF)) 
    \r1_i_i_mid2_reg_392[6]_i_2 
       (.I0(\r1_i_i_mid2_reg_392[4]_i_3_n_0 ),
        .I1(\r1_i_i_mid2_reg_392[4]_i_2_n_0 ),
        .I2(r1_i_i_reg_170[3]),
        .I3(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I4(r1_i_i_mid2_reg_392[3]),
        .I5(tmp_23_i_i3_fu_246_p2_carry_i_6_n_0),
        .O(\r1_i_i_mid2_reg_392[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE111E1)) 
    \r1_i_i_mid2_reg_392[7]_i_1 
       (.I0(tmp_29_i_i_fu_219_p2_carry__2_n_0),
        .I1(\r1_i_i_mid2_reg_392[7]_i_2_n_0 ),
        .I2(r1_i_i_reg_170[7]),
        .I3(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I4(r1_i_i_mid2_reg_392[7]),
        .O(r1_i_i_mid2_fu_251_p3[7]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \r1_i_i_mid2_reg_392[7]_i_2 
       (.I0(r1_i_i_mid2_reg_392[5]),
        .I1(r1_i_i_reg_170[5]),
        .I2(\r1_i_i_mid2_reg_392[5]_i_2_n_0 ),
        .I3(r1_i_i_reg_170[6]),
        .I4(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I5(r1_i_i_mid2_reg_392[6]),
        .O(\r1_i_i_mid2_reg_392[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE111E1)) 
    \r1_i_i_mid2_reg_392[8]_i_1 
       (.I0(tmp_29_i_i_fu_219_p2_carry__2_n_0),
        .I1(\r1_i_i_mid2_reg_392[8]_i_2_n_0 ),
        .I2(r1_i_i_reg_170[8]),
        .I3(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I4(r1_i_i_mid2_reg_392[8]),
        .O(r1_i_i_mid2_fu_251_p3[8]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \r1_i_i_mid2_reg_392[8]_i_2 
       (.I0(r1_i_i_mid2_reg_392[6]),
        .I1(r1_i_i_reg_170[6]),
        .I2(\r1_i_i_mid2_reg_392[6]_i_2_n_0 ),
        .I3(r1_i_i_reg_170[7]),
        .I4(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I5(r1_i_i_mid2_reg_392[7]),
        .O(\r1_i_i_mid2_reg_392[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE2E2E21D)) 
    \r1_i_i_mid2_reg_392[9]_i_1 
       (.I0(r1_i_i_reg_170[9]),
        .I1(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I2(r1_i_i_mid2_reg_392[9]),
        .I3(\r1_i_i_mid2_reg_392[10]_i_4_n_0 ),
        .I4(tmp_29_i_i_fu_219_p2_carry__2_n_0),
        .O(r1_i_i_mid2_fu_251_p3[9]));
  FDRE \r1_i_i_mid2_reg_392_reg[0] 
       (.C(ap_clk),
        .CE(r1_i_i_mid2_reg_3920),
        .D(r1_i_i_mid2_fu_251_p3[0]),
        .Q(r1_i_i_mid2_reg_392[0]),
        .R(1'b0));
  FDRE \r1_i_i_mid2_reg_392_reg[10] 
       (.C(ap_clk),
        .CE(r1_i_i_mid2_reg_3920),
        .D(r1_i_i_mid2_fu_251_p3[10]),
        .Q(r1_i_i_mid2_reg_392[10]),
        .R(1'b0));
  FDRE \r1_i_i_mid2_reg_392_reg[1] 
       (.C(ap_clk),
        .CE(r1_i_i_mid2_reg_3920),
        .D(r1_i_i_mid2_fu_251_p3[1]),
        .Q(r1_i_i_mid2_reg_392[1]),
        .R(1'b0));
  FDRE \r1_i_i_mid2_reg_392_reg[2] 
       (.C(ap_clk),
        .CE(r1_i_i_mid2_reg_3920),
        .D(r1_i_i_mid2_fu_251_p3[2]),
        .Q(r1_i_i_mid2_reg_392[2]),
        .R(1'b0));
  FDRE \r1_i_i_mid2_reg_392_reg[3] 
       (.C(ap_clk),
        .CE(r1_i_i_mid2_reg_3920),
        .D(r1_i_i_mid2_fu_251_p3[3]),
        .Q(r1_i_i_mid2_reg_392[3]),
        .R(1'b0));
  FDRE \r1_i_i_mid2_reg_392_reg[4] 
       (.C(ap_clk),
        .CE(r1_i_i_mid2_reg_3920),
        .D(r1_i_i_mid2_fu_251_p3[4]),
        .Q(r1_i_i_mid2_reg_392[4]),
        .R(1'b0));
  FDRE \r1_i_i_mid2_reg_392_reg[5] 
       (.C(ap_clk),
        .CE(r1_i_i_mid2_reg_3920),
        .D(r1_i_i_mid2_fu_251_p3[5]),
        .Q(r1_i_i_mid2_reg_392[5]),
        .R(1'b0));
  FDRE \r1_i_i_mid2_reg_392_reg[6] 
       (.C(ap_clk),
        .CE(r1_i_i_mid2_reg_3920),
        .D(r1_i_i_mid2_fu_251_p3[6]),
        .Q(r1_i_i_mid2_reg_392[6]),
        .R(1'b0));
  FDRE \r1_i_i_mid2_reg_392_reg[7] 
       (.C(ap_clk),
        .CE(r1_i_i_mid2_reg_3920),
        .D(r1_i_i_mid2_fu_251_p3[7]),
        .Q(r1_i_i_mid2_reg_392[7]),
        .R(1'b0));
  FDRE \r1_i_i_mid2_reg_392_reg[8] 
       (.C(ap_clk),
        .CE(r1_i_i_mid2_reg_3920),
        .D(r1_i_i_mid2_fu_251_p3[8]),
        .Q(r1_i_i_mid2_reg_392[8]),
        .R(1'b0));
  FDRE \r1_i_i_mid2_reg_392_reg[9] 
       (.C(ap_clk),
        .CE(r1_i_i_mid2_reg_3920),
        .D(r1_i_i_mid2_fu_251_p3[9]),
        .Q(r1_i_i_mid2_reg_392[9]),
        .R(1'b0));
  FDRE \r1_i_i_reg_170_reg[0] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(r1_i_i_mid2_reg_392[0]),
        .Q(r1_i_i_reg_170[0]),
        .R(indvar_flatten_reg_159));
  FDRE \r1_i_i_reg_170_reg[10] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(r1_i_i_mid2_reg_392[10]),
        .Q(r1_i_i_reg_170[10]),
        .R(indvar_flatten_reg_159));
  FDRE \r1_i_i_reg_170_reg[1] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(r1_i_i_mid2_reg_392[1]),
        .Q(r1_i_i_reg_170[1]),
        .R(indvar_flatten_reg_159));
  FDRE \r1_i_i_reg_170_reg[2] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(r1_i_i_mid2_reg_392[2]),
        .Q(r1_i_i_reg_170[2]),
        .R(indvar_flatten_reg_159));
  FDRE \r1_i_i_reg_170_reg[3] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(r1_i_i_mid2_reg_392[3]),
        .Q(r1_i_i_reg_170[3]),
        .R(indvar_flatten_reg_159));
  FDRE \r1_i_i_reg_170_reg[4] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(r1_i_i_mid2_reg_392[4]),
        .Q(r1_i_i_reg_170[4]),
        .R(indvar_flatten_reg_159));
  FDRE \r1_i_i_reg_170_reg[5] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(r1_i_i_mid2_reg_392[5]),
        .Q(r1_i_i_reg_170[5]),
        .R(indvar_flatten_reg_159));
  FDRE \r1_i_i_reg_170_reg[6] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(r1_i_i_mid2_reg_392[6]),
        .Q(r1_i_i_reg_170[6]),
        .R(indvar_flatten_reg_159));
  FDRE \r1_i_i_reg_170_reg[7] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(r1_i_i_mid2_reg_392[7]),
        .Q(r1_i_i_reg_170[7]),
        .R(indvar_flatten_reg_159));
  FDRE \r1_i_i_reg_170_reg[8] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(r1_i_i_mid2_reg_392[8]),
        .Q(r1_i_i_reg_170[8]),
        .R(indvar_flatten_reg_159));
  FDRE \r1_i_i_reg_170_reg[9] 
       (.C(ap_clk),
        .CE(out_stream_last_V_1_sel_wr014_out),
        .D(r1_i_i_mid2_reg_392[9]),
        .Q(r1_i_i_reg_170[9]),
        .R(indvar_flatten_reg_159));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_17_i_i_fu_210_p2_carry
       (.CI(1'b0),
        .CO({tmp_17_i_i_fu_210_p2_carry_n_0,tmp_17_i_i_fu_210_p2_carry_n_1,tmp_17_i_i_fu_210_p2_carry_n_2,tmp_17_i_i_fu_210_p2_carry_n_3}),
        .CYINIT(col_packets_loc_read_reg_334[0]),
        .DI(col_packets_loc_read_reg_334[4:1]),
        .O(tmp_17_i_i_fu_210_p2[4:1]),
        .S({tmp_17_i_i_fu_210_p2_carry_i_1_n_0,tmp_17_i_i_fu_210_p2_carry_i_2_n_0,tmp_17_i_i_fu_210_p2_carry_i_3_n_0,tmp_17_i_i_fu_210_p2_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_17_i_i_fu_210_p2_carry__0
       (.CI(tmp_17_i_i_fu_210_p2_carry_n_0),
        .CO({tmp_17_i_i_fu_210_p2_carry__0_n_0,tmp_17_i_i_fu_210_p2_carry__0_n_1,tmp_17_i_i_fu_210_p2_carry__0_n_2,tmp_17_i_i_fu_210_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(col_packets_loc_read_reg_334[8:5]),
        .O(tmp_17_i_i_fu_210_p2[8:5]),
        .S({tmp_17_i_i_fu_210_p2_carry__0_i_1_n_0,tmp_17_i_i_fu_210_p2_carry__0_i_2_n_0,tmp_17_i_i_fu_210_p2_carry__0_i_3_n_0,tmp_17_i_i_fu_210_p2_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_17_i_i_fu_210_p2_carry__0_i_1
       (.I0(col_packets_loc_read_reg_334[8]),
        .O(tmp_17_i_i_fu_210_p2_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_17_i_i_fu_210_p2_carry__0_i_2
       (.I0(col_packets_loc_read_reg_334[7]),
        .O(tmp_17_i_i_fu_210_p2_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_17_i_i_fu_210_p2_carry__0_i_3
       (.I0(col_packets_loc_read_reg_334[6]),
        .O(tmp_17_i_i_fu_210_p2_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_17_i_i_fu_210_p2_carry__0_i_4
       (.I0(col_packets_loc_read_reg_334[5]),
        .O(tmp_17_i_i_fu_210_p2_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_17_i_i_fu_210_p2_carry__1
       (.CI(tmp_17_i_i_fu_210_p2_carry__0_n_0),
        .CO({tmp_17_i_i_fu_210_p2_carry__1_n_0,tmp_17_i_i_fu_210_p2_carry__1_n_1,tmp_17_i_i_fu_210_p2_carry__1_n_2,tmp_17_i_i_fu_210_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(col_packets_loc_read_reg_334[12:9]),
        .O(tmp_17_i_i_fu_210_p2[12:9]),
        .S({tmp_17_i_i_fu_210_p2_carry__1_i_1_n_0,tmp_17_i_i_fu_210_p2_carry__1_i_2_n_0,tmp_17_i_i_fu_210_p2_carry__1_i_3_n_0,tmp_17_i_i_fu_210_p2_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_17_i_i_fu_210_p2_carry__1_i_1
       (.I0(col_packets_loc_read_reg_334[12]),
        .O(tmp_17_i_i_fu_210_p2_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_17_i_i_fu_210_p2_carry__1_i_2
       (.I0(col_packets_loc_read_reg_334[11]),
        .O(tmp_17_i_i_fu_210_p2_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_17_i_i_fu_210_p2_carry__1_i_3
       (.I0(col_packets_loc_read_reg_334[10]),
        .O(tmp_17_i_i_fu_210_p2_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_17_i_i_fu_210_p2_carry__1_i_4
       (.I0(col_packets_loc_read_reg_334[9]),
        .O(tmp_17_i_i_fu_210_p2_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_17_i_i_fu_210_p2_carry__2
       (.CI(tmp_17_i_i_fu_210_p2_carry__1_n_0),
        .CO({tmp_17_i_i_fu_210_p2_carry__2_n_0,tmp_17_i_i_fu_210_p2_carry__2_n_1,tmp_17_i_i_fu_210_p2_carry__2_n_2,tmp_17_i_i_fu_210_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(col_packets_loc_read_reg_334[16:13]),
        .O(tmp_17_i_i_fu_210_p2[16:13]),
        .S({tmp_17_i_i_fu_210_p2_carry__2_i_1_n_0,tmp_17_i_i_fu_210_p2_carry__2_i_2_n_0,tmp_17_i_i_fu_210_p2_carry__2_i_3_n_0,tmp_17_i_i_fu_210_p2_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_17_i_i_fu_210_p2_carry__2_i_1
       (.I0(col_packets_loc_read_reg_334[16]),
        .O(tmp_17_i_i_fu_210_p2_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_17_i_i_fu_210_p2_carry__2_i_2
       (.I0(col_packets_loc_read_reg_334[15]),
        .O(tmp_17_i_i_fu_210_p2_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_17_i_i_fu_210_p2_carry__2_i_3
       (.I0(col_packets_loc_read_reg_334[14]),
        .O(tmp_17_i_i_fu_210_p2_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_17_i_i_fu_210_p2_carry__2_i_4
       (.I0(col_packets_loc_read_reg_334[13]),
        .O(tmp_17_i_i_fu_210_p2_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_17_i_i_fu_210_p2_carry__3
       (.CI(tmp_17_i_i_fu_210_p2_carry__2_n_0),
        .CO({tmp_17_i_i_fu_210_p2_carry__3_n_0,tmp_17_i_i_fu_210_p2_carry__3_n_1,tmp_17_i_i_fu_210_p2_carry__3_n_2,tmp_17_i_i_fu_210_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(col_packets_loc_read_reg_334[20:17]),
        .O(tmp_17_i_i_fu_210_p2[20:17]),
        .S({tmp_17_i_i_fu_210_p2_carry__3_i_1_n_0,tmp_17_i_i_fu_210_p2_carry__3_i_2_n_0,tmp_17_i_i_fu_210_p2_carry__3_i_3_n_0,tmp_17_i_i_fu_210_p2_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_17_i_i_fu_210_p2_carry__3_i_1
       (.I0(col_packets_loc_read_reg_334[20]),
        .O(tmp_17_i_i_fu_210_p2_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_17_i_i_fu_210_p2_carry__3_i_2
       (.I0(col_packets_loc_read_reg_334[19]),
        .O(tmp_17_i_i_fu_210_p2_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_17_i_i_fu_210_p2_carry__3_i_3
       (.I0(col_packets_loc_read_reg_334[18]),
        .O(tmp_17_i_i_fu_210_p2_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_17_i_i_fu_210_p2_carry__3_i_4
       (.I0(col_packets_loc_read_reg_334[17]),
        .O(tmp_17_i_i_fu_210_p2_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_17_i_i_fu_210_p2_carry__4
       (.CI(tmp_17_i_i_fu_210_p2_carry__3_n_0),
        .CO({tmp_17_i_i_fu_210_p2_carry__4_n_0,tmp_17_i_i_fu_210_p2_carry__4_n_1,tmp_17_i_i_fu_210_p2_carry__4_n_2,tmp_17_i_i_fu_210_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(col_packets_loc_read_reg_334[24:21]),
        .O(tmp_17_i_i_fu_210_p2[24:21]),
        .S({tmp_17_i_i_fu_210_p2_carry__4_i_1_n_0,tmp_17_i_i_fu_210_p2_carry__4_i_2_n_0,tmp_17_i_i_fu_210_p2_carry__4_i_3_n_0,tmp_17_i_i_fu_210_p2_carry__4_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_17_i_i_fu_210_p2_carry__4_i_1
       (.I0(col_packets_loc_read_reg_334[24]),
        .O(tmp_17_i_i_fu_210_p2_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_17_i_i_fu_210_p2_carry__4_i_2
       (.I0(col_packets_loc_read_reg_334[23]),
        .O(tmp_17_i_i_fu_210_p2_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_17_i_i_fu_210_p2_carry__4_i_3
       (.I0(col_packets_loc_read_reg_334[22]),
        .O(tmp_17_i_i_fu_210_p2_carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_17_i_i_fu_210_p2_carry__4_i_4
       (.I0(col_packets_loc_read_reg_334[21]),
        .O(tmp_17_i_i_fu_210_p2_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_17_i_i_fu_210_p2_carry__5
       (.CI(tmp_17_i_i_fu_210_p2_carry__4_n_0),
        .CO({tmp_17_i_i_fu_210_p2_carry__5_n_0,tmp_17_i_i_fu_210_p2_carry__5_n_1,tmp_17_i_i_fu_210_p2_carry__5_n_2,tmp_17_i_i_fu_210_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(col_packets_loc_read_reg_334[28:25]),
        .O(tmp_17_i_i_fu_210_p2[28:25]),
        .S({tmp_17_i_i_fu_210_p2_carry__5_i_1_n_0,tmp_17_i_i_fu_210_p2_carry__5_i_2_n_0,tmp_17_i_i_fu_210_p2_carry__5_i_3_n_0,tmp_17_i_i_fu_210_p2_carry__5_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_17_i_i_fu_210_p2_carry__5_i_1
       (.I0(col_packets_loc_read_reg_334[28]),
        .O(tmp_17_i_i_fu_210_p2_carry__5_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_17_i_i_fu_210_p2_carry__5_i_2
       (.I0(col_packets_loc_read_reg_334[27]),
        .O(tmp_17_i_i_fu_210_p2_carry__5_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_17_i_i_fu_210_p2_carry__5_i_3
       (.I0(col_packets_loc_read_reg_334[26]),
        .O(tmp_17_i_i_fu_210_p2_carry__5_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_17_i_i_fu_210_p2_carry__5_i_4
       (.I0(col_packets_loc_read_reg_334[25]),
        .O(tmp_17_i_i_fu_210_p2_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_17_i_i_fu_210_p2_carry__6
       (.CI(tmp_17_i_i_fu_210_p2_carry__5_n_0),
        .CO({NLW_tmp_17_i_i_fu_210_p2_carry__6_CO_UNCONNECTED[3:1],tmp_17_i_i_fu_210_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,col_packets_loc_read_reg_334[29]}),
        .O({NLW_tmp_17_i_i_fu_210_p2_carry__6_O_UNCONNECTED[3:2],tmp_17_i_i_fu_210_p2[30:29]}),
        .S({1'b0,1'b0,tmp_17_i_i_fu_210_p2_carry__6_i_1_n_0,tmp_17_i_i_fu_210_p2_carry__6_i_2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_17_i_i_fu_210_p2_carry__6_i_1
       (.I0(col_packets_loc_read_reg_334[30]),
        .O(tmp_17_i_i_fu_210_p2_carry__6_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_17_i_i_fu_210_p2_carry__6_i_2
       (.I0(col_packets_loc_read_reg_334[29]),
        .O(tmp_17_i_i_fu_210_p2_carry__6_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_17_i_i_fu_210_p2_carry_i_1
       (.I0(col_packets_loc_read_reg_334[4]),
        .O(tmp_17_i_i_fu_210_p2_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_17_i_i_fu_210_p2_carry_i_2
       (.I0(col_packets_loc_read_reg_334[3]),
        .O(tmp_17_i_i_fu_210_p2_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_17_i_i_fu_210_p2_carry_i_3
       (.I0(col_packets_loc_read_reg_334[2]),
        .O(tmp_17_i_i_fu_210_p2_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_17_i_i_fu_210_p2_carry_i_4
       (.I0(col_packets_loc_read_reg_334[1]),
        .O(tmp_17_i_i_fu_210_p2_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_17_i_i_reg_357[0]_i_1 
       (.I0(col_packets_loc_read_reg_334[0]),
        .O(tmp_17_i_i_fu_210_p2[0]));
  FDRE \tmp_17_i_i_reg_357_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_17_i_i_fu_210_p2[0]),
        .Q(tmp_17_i_i_reg_357[0]),
        .R(1'b0));
  FDRE \tmp_17_i_i_reg_357_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_17_i_i_fu_210_p2[10]),
        .Q(tmp_17_i_i_reg_357[10]),
        .R(1'b0));
  FDRE \tmp_17_i_i_reg_357_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_17_i_i_fu_210_p2[11]),
        .Q(tmp_17_i_i_reg_357[11]),
        .R(1'b0));
  FDRE \tmp_17_i_i_reg_357_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_17_i_i_fu_210_p2[12]),
        .Q(tmp_17_i_i_reg_357[12]),
        .R(1'b0));
  FDRE \tmp_17_i_i_reg_357_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_17_i_i_fu_210_p2[13]),
        .Q(tmp_17_i_i_reg_357[13]),
        .R(1'b0));
  FDRE \tmp_17_i_i_reg_357_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_17_i_i_fu_210_p2[14]),
        .Q(tmp_17_i_i_reg_357[14]),
        .R(1'b0));
  FDRE \tmp_17_i_i_reg_357_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_17_i_i_fu_210_p2[15]),
        .Q(tmp_17_i_i_reg_357[15]),
        .R(1'b0));
  FDRE \tmp_17_i_i_reg_357_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_17_i_i_fu_210_p2[16]),
        .Q(tmp_17_i_i_reg_357[16]),
        .R(1'b0));
  FDRE \tmp_17_i_i_reg_357_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_17_i_i_fu_210_p2[17]),
        .Q(tmp_17_i_i_reg_357[17]),
        .R(1'b0));
  FDRE \tmp_17_i_i_reg_357_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_17_i_i_fu_210_p2[18]),
        .Q(tmp_17_i_i_reg_357[18]),
        .R(1'b0));
  FDRE \tmp_17_i_i_reg_357_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_17_i_i_fu_210_p2[19]),
        .Q(tmp_17_i_i_reg_357[19]),
        .R(1'b0));
  FDRE \tmp_17_i_i_reg_357_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_17_i_i_fu_210_p2[1]),
        .Q(tmp_17_i_i_reg_357[1]),
        .R(1'b0));
  FDRE \tmp_17_i_i_reg_357_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_17_i_i_fu_210_p2[20]),
        .Q(tmp_17_i_i_reg_357[20]),
        .R(1'b0));
  FDRE \tmp_17_i_i_reg_357_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_17_i_i_fu_210_p2[21]),
        .Q(tmp_17_i_i_reg_357[21]),
        .R(1'b0));
  FDRE \tmp_17_i_i_reg_357_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_17_i_i_fu_210_p2[22]),
        .Q(tmp_17_i_i_reg_357[22]),
        .R(1'b0));
  FDRE \tmp_17_i_i_reg_357_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_17_i_i_fu_210_p2[23]),
        .Q(tmp_17_i_i_reg_357[23]),
        .R(1'b0));
  FDRE \tmp_17_i_i_reg_357_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_17_i_i_fu_210_p2[24]),
        .Q(tmp_17_i_i_reg_357[24]),
        .R(1'b0));
  FDRE \tmp_17_i_i_reg_357_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_17_i_i_fu_210_p2[25]),
        .Q(tmp_17_i_i_reg_357[25]),
        .R(1'b0));
  FDRE \tmp_17_i_i_reg_357_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_17_i_i_fu_210_p2[26]),
        .Q(tmp_17_i_i_reg_357[26]),
        .R(1'b0));
  FDRE \tmp_17_i_i_reg_357_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_17_i_i_fu_210_p2[27]),
        .Q(tmp_17_i_i_reg_357[27]),
        .R(1'b0));
  FDRE \tmp_17_i_i_reg_357_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_17_i_i_fu_210_p2[28]),
        .Q(tmp_17_i_i_reg_357[28]),
        .R(1'b0));
  FDRE \tmp_17_i_i_reg_357_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_17_i_i_fu_210_p2[29]),
        .Q(tmp_17_i_i_reg_357[29]),
        .R(1'b0));
  FDRE \tmp_17_i_i_reg_357_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_17_i_i_fu_210_p2[2]),
        .Q(tmp_17_i_i_reg_357[2]),
        .R(1'b0));
  FDRE \tmp_17_i_i_reg_357_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_17_i_i_fu_210_p2[30]),
        .Q(tmp_17_i_i_reg_357[30]),
        .R(1'b0));
  FDRE \tmp_17_i_i_reg_357_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_17_i_i_fu_210_p2[3]),
        .Q(tmp_17_i_i_reg_357[3]),
        .R(1'b0));
  FDRE \tmp_17_i_i_reg_357_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_17_i_i_fu_210_p2[4]),
        .Q(tmp_17_i_i_reg_357[4]),
        .R(1'b0));
  FDRE \tmp_17_i_i_reg_357_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_17_i_i_fu_210_p2[5]),
        .Q(tmp_17_i_i_reg_357[5]),
        .R(1'b0));
  FDRE \tmp_17_i_i_reg_357_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_17_i_i_fu_210_p2[6]),
        .Q(tmp_17_i_i_reg_357[6]),
        .R(1'b0));
  FDRE \tmp_17_i_i_reg_357_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_17_i_i_fu_210_p2[7]),
        .Q(tmp_17_i_i_reg_357[7]),
        .R(1'b0));
  FDRE \tmp_17_i_i_reg_357_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_17_i_i_fu_210_p2[8]),
        .Q(tmp_17_i_i_reg_357[8]),
        .R(1'b0));
  FDRE \tmp_17_i_i_reg_357_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_17_i_i_fu_210_p2[9]),
        .Q(tmp_17_i_i_reg_357[9]),
        .R(1'b0));
  CARRY4 tmp_23_i_i3_fu_246_p2_carry
       (.CI(1'b0),
        .CO({tmp_23_i_i3_fu_246_p2,tmp_23_i_i3_fu_246_p2_carry_n_1,tmp_23_i_i3_fu_246_p2_carry_n_2,tmp_23_i_i3_fu_246_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_tmp_23_i_i3_fu_246_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_23_i_i3_fu_246_p2_carry_i_1_n_0,tmp_23_i_i3_fu_246_p2_carry_i_2_n_0,tmp_23_i_i3_fu_246_p2_carry_i_3_n_0,tmp_23_i_i3_fu_246_p2_carry_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    tmp_23_i_i3_fu_246_p2_carry_i_1
       (.I0(\r1_i_i_mid2_reg_392[10]_i_5_n_0 ),
        .I1(p_neg393_i_loc_read_reg_341[9]),
        .I2(r1_i_i_mid2_reg_392[10]),
        .I3(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I4(r1_i_i_reg_170[10]),
        .I5(p_neg393_i_loc_read_reg_341[10]),
        .O(tmp_23_i_i3_fu_246_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_23_i_i3_fu_246_p2_carry_i_2
       (.I0(p_neg393_i_loc_read_reg_341[6]),
        .I1(tmp_23_i_i_mid1_fu_241_p2_carry_i_7_n_0),
        .I2(p_neg393_i_loc_read_reg_341[8]),
        .I3(tmp_23_i_i3_fu_246_p2_carry_i_5_n_0),
        .I4(tmp_23_i_i_mid1_fu_241_p2_carry_i_8_n_0),
        .I5(p_neg393_i_loc_read_reg_341[7]),
        .O(tmp_23_i_i3_fu_246_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    tmp_23_i_i3_fu_246_p2_carry_i_3
       (.I0(\r1_i_i_mid2_reg_392[4]_i_3_n_0 ),
        .I1(p_neg393_i_loc_read_reg_341[4]),
        .I2(p_neg393_i_loc_read_reg_341[3]),
        .I3(tmp_23_i_i_mid1_fu_241_p2_carry_i_9_n_0),
        .I4(p_neg393_i_loc_read_reg_341[5]),
        .I5(tmp_23_i_i3_fu_246_p2_carry_i_6_n_0),
        .O(tmp_23_i_i3_fu_246_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    tmp_23_i_i3_fu_246_p2_carry_i_4
       (.I0(\r1_i_i_mid2_reg_392[2]_i_2_n_0 ),
        .I1(p_neg393_i_loc_read_reg_341[1]),
        .I2(p_neg393_i_loc_read_reg_341[2]),
        .I3(\r1_i_i_mid2_reg_392[2]_i_3_n_0 ),
        .I4(p_neg393_i_loc_read_reg_341[0]),
        .I5(tmp_23_i_i_mid1_fu_241_p2_carry_i_11_n_0),
        .O(tmp_23_i_i3_fu_246_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    tmp_23_i_i3_fu_246_p2_carry_i_5
       (.I0(r1_i_i_mid2_reg_392[8]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(r1_i_i_reg_170[8]),
        .O(tmp_23_i_i3_fu_246_p2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    tmp_23_i_i3_fu_246_p2_carry_i_6
       (.I0(r1_i_i_mid2_reg_392[5]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(r1_i_i_reg_170[5]),
        .O(tmp_23_i_i3_fu_246_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_23_i_i3_reg_387[0]_i_1 
       (.I0(tmp_23_i_i3_fu_246_p2),
        .I1(ap_reg_pp0_iter1_exitcond_flatten_reg_3730),
        .I2(ap_condition_pp0_exit_iter0_state7),
        .I3(tmp_23_i_i3_reg_387),
        .O(\tmp_23_i_i3_reg_387[0]_i_1_n_0 ));
  FDRE \tmp_23_i_i3_reg_387_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_23_i_i3_reg_387[0]_i_1_n_0 ),
        .Q(tmp_23_i_i3_reg_387),
        .R(1'b0));
  CARRY4 tmp_23_i_i_mid1_fu_241_p2_carry
       (.CI(1'b0),
        .CO({tmp_23_i_i_mid1_fu_241_p2,tmp_23_i_i_mid1_fu_241_p2_carry_n_1,tmp_23_i_i_mid1_fu_241_p2_carry_n_2,tmp_23_i_i_mid1_fu_241_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_tmp_23_i_i_mid1_fu_241_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_23_i_i_mid1_fu_241_p2_carry_i_1_n_0,tmp_23_i_i_mid1_fu_241_p2_carry_i_2_n_0,tmp_23_i_i_mid1_fu_241_p2_carry_i_3_n_0,tmp_23_i_i_mid1_fu_241_p2_carry_i_4_n_0}));
  LUT6 #(
    .INIT(64'h00005404A95902A2)) 
    tmp_23_i_i_mid1_fu_241_p2_carry_i_1
       (.I0(p_neg393_i_loc_read_reg_341[9]),
        .I1(r1_i_i_reg_170[9]),
        .I2(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I3(r1_i_i_mid2_reg_392[9]),
        .I4(\r1_i_i_mid2_reg_392[10]_i_4_n_0 ),
        .I5(tmp_23_i_i_mid1_fu_241_p2_carry_i_5_n_0),
        .O(tmp_23_i_i_mid1_fu_241_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h656666666A666666)) 
    tmp_23_i_i_mid1_fu_241_p2_carry_i_10
       (.I0(p_neg393_i_loc_read_reg_341[5]),
        .I1(r1_i_i_reg_170[5]),
        .I2(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(r1_i_i_mid2_reg_392[5]),
        .O(tmp_23_i_i_mid1_fu_241_p2_carry_i_10_n_0));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    tmp_23_i_i_mid1_fu_241_p2_carry_i_11
       (.I0(r1_i_i_mid2_reg_392[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(r1_i_i_reg_170[0]),
        .O(tmp_23_i_i_mid1_fu_241_p2_carry_i_11_n_0));
  LUT6 #(
    .INIT(64'h4100004110040810)) 
    tmp_23_i_i_mid1_fu_241_p2_carry_i_2
       (.I0(tmp_23_i_i_mid1_fu_241_p2_carry_i_6_n_0),
        .I1(tmp_23_i_i_mid1_fu_241_p2_carry_i_7_n_0),
        .I2(\r1_i_i_mid2_reg_392[6]_i_2_n_0 ),
        .I3(tmp_23_i_i_mid1_fu_241_p2_carry_i_8_n_0),
        .I4(p_neg393_i_loc_read_reg_341[7]),
        .I5(p_neg393_i_loc_read_reg_341[6]),
        .O(tmp_23_i_i_mid1_fu_241_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000114282840)) 
    tmp_23_i_i_mid1_fu_241_p2_carry_i_3
       (.I0(p_neg393_i_loc_read_reg_341[3]),
        .I1(p_neg393_i_loc_read_reg_341[4]),
        .I2(\r1_i_i_mid2_reg_392[4]_i_3_n_0 ),
        .I3(\r1_i_i_mid2_reg_392[4]_i_2_n_0 ),
        .I4(tmp_23_i_i_mid1_fu_241_p2_carry_i_9_n_0),
        .I5(tmp_23_i_i_mid1_fu_241_p2_carry_i_10_n_0),
        .O(tmp_23_i_i_mid1_fu_241_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h0001284028400001)) 
    tmp_23_i_i_mid1_fu_241_p2_carry_i_4
       (.I0(p_neg393_i_loc_read_reg_341[0]),
        .I1(p_neg393_i_loc_read_reg_341[1]),
        .I2(\r1_i_i_mid2_reg_392[2]_i_2_n_0 ),
        .I3(tmp_23_i_i_mid1_fu_241_p2_carry_i_11_n_0),
        .I4(p_neg393_i_loc_read_reg_341[2]),
        .I5(\r1_i_i_mid2_reg_392[2]_i_3_n_0 ),
        .O(tmp_23_i_i_mid1_fu_241_p2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h656666666A666666)) 
    tmp_23_i_i_mid1_fu_241_p2_carry_i_5
       (.I0(p_neg393_i_loc_read_reg_341[10]),
        .I1(r1_i_i_reg_170[10]),
        .I2(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(r1_i_i_mid2_reg_392[10]),
        .O(tmp_23_i_i_mid1_fu_241_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h656666666A666666)) 
    tmp_23_i_i_mid1_fu_241_p2_carry_i_6
       (.I0(p_neg393_i_loc_read_reg_341[8]),
        .I1(r1_i_i_reg_170[8]),
        .I2(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(r1_i_i_mid2_reg_392[8]),
        .O(tmp_23_i_i_mid1_fu_241_p2_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    tmp_23_i_i_mid1_fu_241_p2_carry_i_7
       (.I0(r1_i_i_mid2_reg_392[6]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(r1_i_i_reg_170[6]),
        .O(tmp_23_i_i_mid1_fu_241_p2_carry_i_7_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    tmp_23_i_i_mid1_fu_241_p2_carry_i_8
       (.I0(r1_i_i_mid2_reg_392[7]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(r1_i_i_reg_170[7]),
        .O(tmp_23_i_i_mid1_fu_241_p2_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    tmp_23_i_i_mid1_fu_241_p2_carry_i_9
       (.I0(r1_i_i_mid2_reg_392[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(r1_i_i_reg_170[3]),
        .O(tmp_23_i_i_mid1_fu_241_p2_carry_i_9_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_23_i_i_mid1_reg_382[0]_i_1 
       (.I0(tmp_23_i_i_mid1_fu_241_p2),
        .I1(ap_reg_pp0_iter1_exitcond_flatten_reg_3730),
        .I2(ap_condition_pp0_exit_iter0_state7),
        .I3(tmp_23_i_i_mid1_reg_382),
        .O(\tmp_23_i_i_mid1_reg_382[0]_i_1_n_0 ));
  FDRE \tmp_23_i_i_mid1_reg_382_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_23_i_i_mid1_reg_382[0]_i_1_n_0 ),
        .Q(tmp_23_i_i_mid1_reg_382),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_29_i_i_fu_219_p2_carry
       (.CI(1'b0),
        .CO({tmp_29_i_i_fu_219_p2_carry_n_0,tmp_29_i_i_fu_219_p2_carry_n_1,tmp_29_i_i_fu_219_p2_carry_n_2,tmp_29_i_i_fu_219_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_29_i_i_fu_219_p2_carry_i_1_n_0,tmp_29_i_i_fu_219_p2_carry_i_2_n_0,tmp_29_i_i_fu_219_p2_carry_i_3_n_0,tmp_29_i_i_fu_219_p2_carry_i_4_n_0}),
        .O(NLW_tmp_29_i_i_fu_219_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_29_i_i_fu_219_p2_carry_i_5_n_0,tmp_29_i_i_fu_219_p2_carry_i_6_n_0,tmp_29_i_i_fu_219_p2_carry_i_7_n_0,tmp_29_i_i_fu_219_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_29_i_i_fu_219_p2_carry__0
       (.CI(tmp_29_i_i_fu_219_p2_carry_n_0),
        .CO({tmp_29_i_i_fu_219_p2_carry__0_n_0,tmp_29_i_i_fu_219_p2_carry__0_n_1,tmp_29_i_i_fu_219_p2_carry__0_n_2,tmp_29_i_i_fu_219_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_29_i_i_fu_219_p2_carry__0_i_1_n_0,tmp_29_i_i_fu_219_p2_carry__0_i_2_n_0,tmp_29_i_i_fu_219_p2_carry__0_i_3_n_0,tmp_29_i_i_fu_219_p2_carry__0_i_4_n_0}),
        .O(NLW_tmp_29_i_i_fu_219_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_29_i_i_fu_219_p2_carry__0_i_5_n_0,tmp_29_i_i_fu_219_p2_carry__0_i_6_n_0,tmp_29_i_i_fu_219_p2_carry__0_i_7_n_0,tmp_29_i_i_fu_219_p2_carry__0_i_8_n_0}));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_29_i_i_fu_219_p2_carry__0_i_1
       (.I0(col_packets_loc_read_reg_334[15]),
        .I1(tmp_29_i_i_fu_219_p2_carry__0_i_9_n_0),
        .I2(col_packets_loc_read_reg_334[14]),
        .I3(p_1_rec_i_i_reg_181[14]),
        .I4(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I5(c_reg_428[14]),
        .O(tmp_29_i_i_fu_219_p2_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    tmp_29_i_i_fu_219_p2_carry__0_i_10
       (.I0(c_reg_428[13]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(p_1_rec_i_i_reg_181[13]),
        .O(tmp_29_i_i_fu_219_p2_carry__0_i_10_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    tmp_29_i_i_fu_219_p2_carry__0_i_11
       (.I0(c_reg_428[11]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(p_1_rec_i_i_reg_181[11]),
        .O(tmp_29_i_i_fu_219_p2_carry__0_i_11_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    tmp_29_i_i_fu_219_p2_carry__0_i_12
       (.I0(c_reg_428[9]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(p_1_rec_i_i_reg_181[9]),
        .O(tmp_29_i_i_fu_219_p2_carry__0_i_12_n_0));
  LUT6 #(
    .INIT(64'h9A99999995999999)) 
    tmp_29_i_i_fu_219_p2_carry__0_i_13
       (.I0(col_packets_loc_read_reg_334[15]),
        .I1(p_1_rec_i_i_reg_181[15]),
        .I2(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(c_reg_428[15]),
        .O(tmp_29_i_i_fu_219_p2_carry__0_i_13_n_0));
  LUT6 #(
    .INIT(64'h9A99999995999999)) 
    tmp_29_i_i_fu_219_p2_carry__0_i_14
       (.I0(col_packets_loc_read_reg_334[13]),
        .I1(p_1_rec_i_i_reg_181[13]),
        .I2(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(c_reg_428[13]),
        .O(tmp_29_i_i_fu_219_p2_carry__0_i_14_n_0));
  LUT6 #(
    .INIT(64'h9A99999995999999)) 
    tmp_29_i_i_fu_219_p2_carry__0_i_15
       (.I0(col_packets_loc_read_reg_334[11]),
        .I1(p_1_rec_i_i_reg_181[11]),
        .I2(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(c_reg_428[11]),
        .O(tmp_29_i_i_fu_219_p2_carry__0_i_15_n_0));
  LUT6 #(
    .INIT(64'h9A99999995999999)) 
    tmp_29_i_i_fu_219_p2_carry__0_i_16
       (.I0(col_packets_loc_read_reg_334[9]),
        .I1(p_1_rec_i_i_reg_181[9]),
        .I2(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(c_reg_428[9]),
        .O(tmp_29_i_i_fu_219_p2_carry__0_i_16_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_29_i_i_fu_219_p2_carry__0_i_2
       (.I0(col_packets_loc_read_reg_334[13]),
        .I1(tmp_29_i_i_fu_219_p2_carry__0_i_10_n_0),
        .I2(col_packets_loc_read_reg_334[12]),
        .I3(p_1_rec_i_i_reg_181[12]),
        .I4(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I5(c_reg_428[12]),
        .O(tmp_29_i_i_fu_219_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_29_i_i_fu_219_p2_carry__0_i_3
       (.I0(col_packets_loc_read_reg_334[11]),
        .I1(tmp_29_i_i_fu_219_p2_carry__0_i_11_n_0),
        .I2(col_packets_loc_read_reg_334[10]),
        .I3(p_1_rec_i_i_reg_181[10]),
        .I4(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I5(c_reg_428[10]),
        .O(tmp_29_i_i_fu_219_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_29_i_i_fu_219_p2_carry__0_i_4
       (.I0(col_packets_loc_read_reg_334[9]),
        .I1(tmp_29_i_i_fu_219_p2_carry__0_i_12_n_0),
        .I2(col_packets_loc_read_reg_334[8]),
        .I3(p_1_rec_i_i_reg_181[8]),
        .I4(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I5(c_reg_428[8]),
        .O(tmp_29_i_i_fu_219_p2_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_29_i_i_fu_219_p2_carry__0_i_5
       (.I0(tmp_29_i_i_fu_219_p2_carry__0_i_13_n_0),
        .I1(c_reg_428[14]),
        .I2(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I3(p_1_rec_i_i_reg_181[14]),
        .I4(col_packets_loc_read_reg_334[14]),
        .O(tmp_29_i_i_fu_219_p2_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_29_i_i_fu_219_p2_carry__0_i_6
       (.I0(tmp_29_i_i_fu_219_p2_carry__0_i_14_n_0),
        .I1(c_reg_428[12]),
        .I2(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I3(p_1_rec_i_i_reg_181[12]),
        .I4(col_packets_loc_read_reg_334[12]),
        .O(tmp_29_i_i_fu_219_p2_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_29_i_i_fu_219_p2_carry__0_i_7
       (.I0(tmp_29_i_i_fu_219_p2_carry__0_i_15_n_0),
        .I1(c_reg_428[10]),
        .I2(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I3(p_1_rec_i_i_reg_181[10]),
        .I4(col_packets_loc_read_reg_334[10]),
        .O(tmp_29_i_i_fu_219_p2_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_29_i_i_fu_219_p2_carry__0_i_8
       (.I0(tmp_29_i_i_fu_219_p2_carry__0_i_16_n_0),
        .I1(c_reg_428[8]),
        .I2(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I3(p_1_rec_i_i_reg_181[8]),
        .I4(col_packets_loc_read_reg_334[8]),
        .O(tmp_29_i_i_fu_219_p2_carry__0_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    tmp_29_i_i_fu_219_p2_carry__0_i_9
       (.I0(c_reg_428[15]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(p_1_rec_i_i_reg_181[15]),
        .O(tmp_29_i_i_fu_219_p2_carry__0_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_29_i_i_fu_219_p2_carry__1
       (.CI(tmp_29_i_i_fu_219_p2_carry__0_n_0),
        .CO({tmp_29_i_i_fu_219_p2_carry__1_n_0,tmp_29_i_i_fu_219_p2_carry__1_n_1,tmp_29_i_i_fu_219_p2_carry__1_n_2,tmp_29_i_i_fu_219_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_29_i_i_fu_219_p2_carry__1_i_1_n_0,tmp_29_i_i_fu_219_p2_carry__1_i_2_n_0,tmp_29_i_i_fu_219_p2_carry__1_i_3_n_0,tmp_29_i_i_fu_219_p2_carry__1_i_4_n_0}),
        .O(NLW_tmp_29_i_i_fu_219_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({tmp_29_i_i_fu_219_p2_carry__1_i_5_n_0,tmp_29_i_i_fu_219_p2_carry__1_i_6_n_0,tmp_29_i_i_fu_219_p2_carry__1_i_7_n_0,tmp_29_i_i_fu_219_p2_carry__1_i_8_n_0}));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_29_i_i_fu_219_p2_carry__1_i_1
       (.I0(col_packets_loc_read_reg_334[23]),
        .I1(tmp_29_i_i_fu_219_p2_carry__1_i_9_n_0),
        .I2(col_packets_loc_read_reg_334[22]),
        .I3(p_1_rec_i_i_reg_181[22]),
        .I4(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I5(c_reg_428[22]),
        .O(tmp_29_i_i_fu_219_p2_carry__1_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    tmp_29_i_i_fu_219_p2_carry__1_i_10
       (.I0(c_reg_428[21]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(p_1_rec_i_i_reg_181[21]),
        .O(tmp_29_i_i_fu_219_p2_carry__1_i_10_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    tmp_29_i_i_fu_219_p2_carry__1_i_11
       (.I0(c_reg_428[19]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(p_1_rec_i_i_reg_181[19]),
        .O(tmp_29_i_i_fu_219_p2_carry__1_i_11_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    tmp_29_i_i_fu_219_p2_carry__1_i_12
       (.I0(c_reg_428[17]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(p_1_rec_i_i_reg_181[17]),
        .O(tmp_29_i_i_fu_219_p2_carry__1_i_12_n_0));
  LUT6 #(
    .INIT(64'h9A99999995999999)) 
    tmp_29_i_i_fu_219_p2_carry__1_i_13
       (.I0(col_packets_loc_read_reg_334[23]),
        .I1(p_1_rec_i_i_reg_181[23]),
        .I2(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(c_reg_428[23]),
        .O(tmp_29_i_i_fu_219_p2_carry__1_i_13_n_0));
  LUT6 #(
    .INIT(64'h9A99999995999999)) 
    tmp_29_i_i_fu_219_p2_carry__1_i_14
       (.I0(col_packets_loc_read_reg_334[21]),
        .I1(p_1_rec_i_i_reg_181[21]),
        .I2(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(c_reg_428[21]),
        .O(tmp_29_i_i_fu_219_p2_carry__1_i_14_n_0));
  LUT6 #(
    .INIT(64'h9A99999995999999)) 
    tmp_29_i_i_fu_219_p2_carry__1_i_15
       (.I0(col_packets_loc_read_reg_334[19]),
        .I1(p_1_rec_i_i_reg_181[19]),
        .I2(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(c_reg_428[19]),
        .O(tmp_29_i_i_fu_219_p2_carry__1_i_15_n_0));
  LUT6 #(
    .INIT(64'h9A99999995999999)) 
    tmp_29_i_i_fu_219_p2_carry__1_i_16
       (.I0(col_packets_loc_read_reg_334[17]),
        .I1(p_1_rec_i_i_reg_181[17]),
        .I2(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(c_reg_428[17]),
        .O(tmp_29_i_i_fu_219_p2_carry__1_i_16_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_29_i_i_fu_219_p2_carry__1_i_2
       (.I0(col_packets_loc_read_reg_334[21]),
        .I1(tmp_29_i_i_fu_219_p2_carry__1_i_10_n_0),
        .I2(col_packets_loc_read_reg_334[20]),
        .I3(p_1_rec_i_i_reg_181[20]),
        .I4(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I5(c_reg_428[20]),
        .O(tmp_29_i_i_fu_219_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_29_i_i_fu_219_p2_carry__1_i_3
       (.I0(col_packets_loc_read_reg_334[19]),
        .I1(tmp_29_i_i_fu_219_p2_carry__1_i_11_n_0),
        .I2(col_packets_loc_read_reg_334[18]),
        .I3(p_1_rec_i_i_reg_181[18]),
        .I4(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I5(c_reg_428[18]),
        .O(tmp_29_i_i_fu_219_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_29_i_i_fu_219_p2_carry__1_i_4
       (.I0(col_packets_loc_read_reg_334[17]),
        .I1(tmp_29_i_i_fu_219_p2_carry__1_i_12_n_0),
        .I2(col_packets_loc_read_reg_334[16]),
        .I3(p_1_rec_i_i_reg_181[16]),
        .I4(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I5(c_reg_428[16]),
        .O(tmp_29_i_i_fu_219_p2_carry__1_i_4_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_29_i_i_fu_219_p2_carry__1_i_5
       (.I0(tmp_29_i_i_fu_219_p2_carry__1_i_13_n_0),
        .I1(c_reg_428[22]),
        .I2(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I3(p_1_rec_i_i_reg_181[22]),
        .I4(col_packets_loc_read_reg_334[22]),
        .O(tmp_29_i_i_fu_219_p2_carry__1_i_5_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_29_i_i_fu_219_p2_carry__1_i_6
       (.I0(tmp_29_i_i_fu_219_p2_carry__1_i_14_n_0),
        .I1(c_reg_428[20]),
        .I2(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I3(p_1_rec_i_i_reg_181[20]),
        .I4(col_packets_loc_read_reg_334[20]),
        .O(tmp_29_i_i_fu_219_p2_carry__1_i_6_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_29_i_i_fu_219_p2_carry__1_i_7
       (.I0(tmp_29_i_i_fu_219_p2_carry__1_i_15_n_0),
        .I1(c_reg_428[18]),
        .I2(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I3(p_1_rec_i_i_reg_181[18]),
        .I4(col_packets_loc_read_reg_334[18]),
        .O(tmp_29_i_i_fu_219_p2_carry__1_i_7_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_29_i_i_fu_219_p2_carry__1_i_8
       (.I0(tmp_29_i_i_fu_219_p2_carry__1_i_16_n_0),
        .I1(c_reg_428[16]),
        .I2(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I3(p_1_rec_i_i_reg_181[16]),
        .I4(col_packets_loc_read_reg_334[16]),
        .O(tmp_29_i_i_fu_219_p2_carry__1_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    tmp_29_i_i_fu_219_p2_carry__1_i_9
       (.I0(c_reg_428[23]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(p_1_rec_i_i_reg_181[23]),
        .O(tmp_29_i_i_fu_219_p2_carry__1_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_29_i_i_fu_219_p2_carry__2
       (.CI(tmp_29_i_i_fu_219_p2_carry__1_n_0),
        .CO({tmp_29_i_i_fu_219_p2_carry__2_n_0,tmp_29_i_i_fu_219_p2_carry__2_n_1,tmp_29_i_i_fu_219_p2_carry__2_n_2,tmp_29_i_i_fu_219_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_29_i_i_fu_219_p2_carry__2_i_1_n_0,tmp_29_i_i_fu_219_p2_carry__2_i_2_n_0,tmp_29_i_i_fu_219_p2_carry__2_i_3_n_0}),
        .O(NLW_tmp_29_i_i_fu_219_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({tmp_29_i_i_fu_219_p2_carry__2_i_4_n_0,tmp_29_i_i_fu_219_p2_carry__2_i_5_n_0,tmp_29_i_i_fu_219_p2_carry__2_i_6_n_0,tmp_29_i_i_fu_219_p2_carry__2_i_7_n_0}));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_29_i_i_fu_219_p2_carry__2_i_1
       (.I0(col_packets_loc_read_reg_334[29]),
        .I1(tmp_29_i_i_fu_219_p2_carry__2_i_8_n_0),
        .I2(col_packets_loc_read_reg_334[28]),
        .I3(p_1_rec_i_i_reg_181[28]),
        .I4(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I5(c_reg_428[28]),
        .O(tmp_29_i_i_fu_219_p2_carry__2_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    tmp_29_i_i_fu_219_p2_carry__2_i_10
       (.I0(c_reg_428[25]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(p_1_rec_i_i_reg_181[25]),
        .O(tmp_29_i_i_fu_219_p2_carry__2_i_10_n_0));
  LUT6 #(
    .INIT(64'h9A99999995999999)) 
    tmp_29_i_i_fu_219_p2_carry__2_i_11
       (.I0(col_packets_loc_read_reg_334[29]),
        .I1(p_1_rec_i_i_reg_181[29]),
        .I2(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(c_reg_428[29]),
        .O(tmp_29_i_i_fu_219_p2_carry__2_i_11_n_0));
  LUT6 #(
    .INIT(64'h9A99999995999999)) 
    tmp_29_i_i_fu_219_p2_carry__2_i_12
       (.I0(col_packets_loc_read_reg_334[27]),
        .I1(p_1_rec_i_i_reg_181[27]),
        .I2(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(c_reg_428[27]),
        .O(tmp_29_i_i_fu_219_p2_carry__2_i_12_n_0));
  LUT6 #(
    .INIT(64'h9A99999995999999)) 
    tmp_29_i_i_fu_219_p2_carry__2_i_13
       (.I0(col_packets_loc_read_reg_334[25]),
        .I1(p_1_rec_i_i_reg_181[25]),
        .I2(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(c_reg_428[25]),
        .O(tmp_29_i_i_fu_219_p2_carry__2_i_13_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_29_i_i_fu_219_p2_carry__2_i_2
       (.I0(col_packets_loc_read_reg_334[27]),
        .I1(tmp_29_i_i_fu_219_p2_carry__2_i_9_n_0),
        .I2(col_packets_loc_read_reg_334[26]),
        .I3(p_1_rec_i_i_reg_181[26]),
        .I4(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I5(c_reg_428[26]),
        .O(tmp_29_i_i_fu_219_p2_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_29_i_i_fu_219_p2_carry__2_i_3
       (.I0(col_packets_loc_read_reg_334[25]),
        .I1(tmp_29_i_i_fu_219_p2_carry__2_i_10_n_0),
        .I2(col_packets_loc_read_reg_334[24]),
        .I3(p_1_rec_i_i_reg_181[24]),
        .I4(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I5(c_reg_428[24]),
        .O(tmp_29_i_i_fu_219_p2_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_29_i_i_fu_219_p2_carry__2_i_4
       (.I0(col_packets_loc_read_reg_334[30]),
        .O(tmp_29_i_i_fu_219_p2_carry__2_i_4_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_29_i_i_fu_219_p2_carry__2_i_5
       (.I0(tmp_29_i_i_fu_219_p2_carry__2_i_11_n_0),
        .I1(c_reg_428[28]),
        .I2(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I3(p_1_rec_i_i_reg_181[28]),
        .I4(col_packets_loc_read_reg_334[28]),
        .O(tmp_29_i_i_fu_219_p2_carry__2_i_5_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_29_i_i_fu_219_p2_carry__2_i_6
       (.I0(tmp_29_i_i_fu_219_p2_carry__2_i_12_n_0),
        .I1(c_reg_428[26]),
        .I2(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I3(p_1_rec_i_i_reg_181[26]),
        .I4(col_packets_loc_read_reg_334[26]),
        .O(tmp_29_i_i_fu_219_p2_carry__2_i_6_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_29_i_i_fu_219_p2_carry__2_i_7
       (.I0(tmp_29_i_i_fu_219_p2_carry__2_i_13_n_0),
        .I1(c_reg_428[24]),
        .I2(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I3(p_1_rec_i_i_reg_181[24]),
        .I4(col_packets_loc_read_reg_334[24]),
        .O(tmp_29_i_i_fu_219_p2_carry__2_i_7_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    tmp_29_i_i_fu_219_p2_carry__2_i_8
       (.I0(c_reg_428[29]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(p_1_rec_i_i_reg_181[29]),
        .O(tmp_29_i_i_fu_219_p2_carry__2_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    tmp_29_i_i_fu_219_p2_carry__2_i_9
       (.I0(c_reg_428[27]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(p_1_rec_i_i_reg_181[27]),
        .O(tmp_29_i_i_fu_219_p2_carry__2_i_9_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_29_i_i_fu_219_p2_carry_i_1
       (.I0(col_packets_loc_read_reg_334[7]),
        .I1(tmp_29_i_i_fu_219_p2_carry_i_9_n_0),
        .I2(col_packets_loc_read_reg_334[6]),
        .I3(p_1_rec_i_i_reg_181[6]),
        .I4(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I5(c_reg_428[6]),
        .O(tmp_29_i_i_fu_219_p2_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    tmp_29_i_i_fu_219_p2_carry_i_10
       (.I0(c_reg_428[5]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(p_1_rec_i_i_reg_181[5]),
        .O(tmp_29_i_i_fu_219_p2_carry_i_10_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    tmp_29_i_i_fu_219_p2_carry_i_11
       (.I0(c_reg_428[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(p_1_rec_i_i_reg_181[3]),
        .O(tmp_29_i_i_fu_219_p2_carry_i_11_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    tmp_29_i_i_fu_219_p2_carry_i_12
       (.I0(c_reg_428[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(p_1_rec_i_i_reg_181[1]),
        .O(tmp_29_i_i_fu_219_p2_carry_i_12_n_0));
  LUT6 #(
    .INIT(64'h9A99999995999999)) 
    tmp_29_i_i_fu_219_p2_carry_i_13
       (.I0(col_packets_loc_read_reg_334[7]),
        .I1(p_1_rec_i_i_reg_181[7]),
        .I2(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(c_reg_428[7]),
        .O(tmp_29_i_i_fu_219_p2_carry_i_13_n_0));
  LUT6 #(
    .INIT(64'h9A99999995999999)) 
    tmp_29_i_i_fu_219_p2_carry_i_14
       (.I0(col_packets_loc_read_reg_334[5]),
        .I1(p_1_rec_i_i_reg_181[5]),
        .I2(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(c_reg_428[5]),
        .O(tmp_29_i_i_fu_219_p2_carry_i_14_n_0));
  LUT6 #(
    .INIT(64'h9A99999995999999)) 
    tmp_29_i_i_fu_219_p2_carry_i_15
       (.I0(col_packets_loc_read_reg_334[3]),
        .I1(p_1_rec_i_i_reg_181[3]),
        .I2(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(c_reg_428[3]),
        .O(tmp_29_i_i_fu_219_p2_carry_i_15_n_0));
  LUT6 #(
    .INIT(64'h9A99999995999999)) 
    tmp_29_i_i_fu_219_p2_carry_i_16
       (.I0(col_packets_loc_read_reg_334[1]),
        .I1(p_1_rec_i_i_reg_181[1]),
        .I2(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(c_reg_428[1]),
        .O(tmp_29_i_i_fu_219_p2_carry_i_16_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_29_i_i_fu_219_p2_carry_i_2
       (.I0(col_packets_loc_read_reg_334[5]),
        .I1(tmp_29_i_i_fu_219_p2_carry_i_10_n_0),
        .I2(col_packets_loc_read_reg_334[4]),
        .I3(p_1_rec_i_i_reg_181[4]),
        .I4(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I5(c_reg_428[4]),
        .O(tmp_29_i_i_fu_219_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_29_i_i_fu_219_p2_carry_i_3
       (.I0(col_packets_loc_read_reg_334[3]),
        .I1(tmp_29_i_i_fu_219_p2_carry_i_11_n_0),
        .I2(col_packets_loc_read_reg_334[2]),
        .I3(p_1_rec_i_i_reg_181[2]),
        .I4(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I5(c_reg_428[2]),
        .O(tmp_29_i_i_fu_219_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_29_i_i_fu_219_p2_carry_i_4
       (.I0(col_packets_loc_read_reg_334[1]),
        .I1(tmp_29_i_i_fu_219_p2_carry_i_12_n_0),
        .I2(col_packets_loc_read_reg_334[0]),
        .I3(p_1_rec_i_i_reg_181[0]),
        .I4(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I5(c_reg_428[0]),
        .O(tmp_29_i_i_fu_219_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_29_i_i_fu_219_p2_carry_i_5
       (.I0(tmp_29_i_i_fu_219_p2_carry_i_13_n_0),
        .I1(c_reg_428[6]),
        .I2(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I3(p_1_rec_i_i_reg_181[6]),
        .I4(col_packets_loc_read_reg_334[6]),
        .O(tmp_29_i_i_fu_219_p2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_29_i_i_fu_219_p2_carry_i_6
       (.I0(tmp_29_i_i_fu_219_p2_carry_i_14_n_0),
        .I1(c_reg_428[4]),
        .I2(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I3(p_1_rec_i_i_reg_181[4]),
        .I4(col_packets_loc_read_reg_334[4]),
        .O(tmp_29_i_i_fu_219_p2_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_29_i_i_fu_219_p2_carry_i_7
       (.I0(tmp_29_i_i_fu_219_p2_carry_i_15_n_0),
        .I1(c_reg_428[2]),
        .I2(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I3(p_1_rec_i_i_reg_181[2]),
        .I4(col_packets_loc_read_reg_334[2]),
        .O(tmp_29_i_i_fu_219_p2_carry_i_7_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_29_i_i_fu_219_p2_carry_i_8
       (.I0(tmp_29_i_i_fu_219_p2_carry_i_16_n_0),
        .I1(c_reg_428[0]),
        .I2(\r1_i_i_mid2_reg_392[10]_i_3_n_0 ),
        .I3(p_1_rec_i_i_reg_181[0]),
        .I4(col_packets_loc_read_reg_334[0]),
        .O(tmp_29_i_i_fu_219_p2_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    tmp_29_i_i_fu_219_p2_carry_i_9
       (.I0(c_reg_428[7]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I4(p_1_rec_i_i_reg_181[7]),
        .O(tmp_29_i_i_fu_219_p2_carry_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_29_i_i_reg_367[0]_i_1 
       (.I0(tmp_29_i_i_fu_219_p2_carry__2_n_0),
        .I1(ap_reg_pp0_iter1_exitcond_flatten_reg_3730),
        .I2(tmp_29_i_i_reg_367),
        .O(\tmp_29_i_i_reg_367[0]_i_1_n_0 ));
  FDRE \tmp_29_i_i_reg_367_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_29_i_i_reg_367[0]_i_1_n_0 ),
        .Q(tmp_29_i_i_reg_367),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \tmp_32_reg_403[7]_i_1 
       (.I0(\ap_CS_fsm[10]_i_3_n_0 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .O(tmp_32_reg_4030));
  FDRE \tmp_32_reg_403_reg[0] 
       (.C(ap_clk),
        .CE(tmp_32_reg_4030),
        .D(D[0]),
        .Q(p_Result_s_fu_324_p5[0]),
        .R(1'b0));
  FDRE \tmp_32_reg_403_reg[1] 
       (.C(ap_clk),
        .CE(tmp_32_reg_4030),
        .D(D[1]),
        .Q(p_Result_s_fu_324_p5[1]),
        .R(1'b0));
  FDRE \tmp_32_reg_403_reg[2] 
       (.C(ap_clk),
        .CE(tmp_32_reg_4030),
        .D(D[2]),
        .Q(p_Result_s_fu_324_p5[2]),
        .R(1'b0));
  FDRE \tmp_32_reg_403_reg[3] 
       (.C(ap_clk),
        .CE(tmp_32_reg_4030),
        .D(D[3]),
        .Q(p_Result_s_fu_324_p5[3]),
        .R(1'b0));
  FDRE \tmp_32_reg_403_reg[4] 
       (.C(ap_clk),
        .CE(tmp_32_reg_4030),
        .D(D[4]),
        .Q(p_Result_s_fu_324_p5[4]),
        .R(1'b0));
  FDRE \tmp_32_reg_403_reg[5] 
       (.C(ap_clk),
        .CE(tmp_32_reg_4030),
        .D(D[5]),
        .Q(p_Result_s_fu_324_p5[5]),
        .R(1'b0));
  FDRE \tmp_32_reg_403_reg[6] 
       (.C(ap_clk),
        .CE(tmp_32_reg_4030),
        .D(D[6]),
        .Q(p_Result_s_fu_324_p5[6]),
        .R(1'b0));
  FDRE \tmp_32_reg_403_reg[7] 
       (.C(ap_clk),
        .CE(tmp_32_reg_4030),
        .D(D[7]),
        .Q(p_Result_s_fu_324_p5[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0800)) 
    \tmp_33_reg_418[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(g_img_1_data_stream_s_empty_n),
        .I2(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0),
        .O(tmp_33_reg_4180));
  FDRE \tmp_33_reg_418_reg[0] 
       (.C(ap_clk),
        .CE(tmp_33_reg_4180),
        .D(D[0]),
        .Q(p_Result_s_fu_324_p5[8]),
        .R(1'b0));
  FDRE \tmp_33_reg_418_reg[1] 
       (.C(ap_clk),
        .CE(tmp_33_reg_4180),
        .D(D[1]),
        .Q(p_Result_s_fu_324_p5[9]),
        .R(1'b0));
  FDRE \tmp_33_reg_418_reg[2] 
       (.C(ap_clk),
        .CE(tmp_33_reg_4180),
        .D(D[2]),
        .Q(p_Result_s_fu_324_p5[10]),
        .R(1'b0));
  FDRE \tmp_33_reg_418_reg[3] 
       (.C(ap_clk),
        .CE(tmp_33_reg_4180),
        .D(D[3]),
        .Q(p_Result_s_fu_324_p5[11]),
        .R(1'b0));
  FDRE \tmp_33_reg_418_reg[4] 
       (.C(ap_clk),
        .CE(tmp_33_reg_4180),
        .D(D[4]),
        .Q(p_Result_s_fu_324_p5[12]),
        .R(1'b0));
  FDRE \tmp_33_reg_418_reg[5] 
       (.C(ap_clk),
        .CE(tmp_33_reg_4180),
        .D(D[5]),
        .Q(p_Result_s_fu_324_p5[13]),
        .R(1'b0));
  FDRE \tmp_33_reg_418_reg[6] 
       (.C(ap_clk),
        .CE(tmp_33_reg_4180),
        .D(D[6]),
        .Q(p_Result_s_fu_324_p5[14]),
        .R(1'b0));
  FDRE \tmp_33_reg_418_reg[7] 
       (.C(ap_clk),
        .CE(tmp_33_reg_4180),
        .D(D[7]),
        .Q(p_Result_s_fu_324_p5[15]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0800)) 
    \tmp_34_reg_423[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(g_img_1_data_stream_s_empty_n),
        .I2(\exitcond_flatten_reg_373_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0),
        .O(c_reg_4280));
  FDRE \tmp_34_reg_423_reg[0] 
       (.C(ap_clk),
        .CE(c_reg_4280),
        .D(D[0]),
        .Q(p_Result_s_fu_324_p5[16]),
        .R(1'b0));
  FDRE \tmp_34_reg_423_reg[1] 
       (.C(ap_clk),
        .CE(c_reg_4280),
        .D(D[1]),
        .Q(p_Result_s_fu_324_p5[17]),
        .R(1'b0));
  FDRE \tmp_34_reg_423_reg[2] 
       (.C(ap_clk),
        .CE(c_reg_4280),
        .D(D[2]),
        .Q(p_Result_s_fu_324_p5[18]),
        .R(1'b0));
  FDRE \tmp_34_reg_423_reg[3] 
       (.C(ap_clk),
        .CE(c_reg_4280),
        .D(D[3]),
        .Q(p_Result_s_fu_324_p5[19]),
        .R(1'b0));
  FDRE \tmp_34_reg_423_reg[4] 
       (.C(ap_clk),
        .CE(c_reg_4280),
        .D(D[4]),
        .Q(p_Result_s_fu_324_p5[20]),
        .R(1'b0));
  FDRE \tmp_34_reg_423_reg[5] 
       (.C(ap_clk),
        .CE(c_reg_4280),
        .D(D[5]),
        .Q(p_Result_s_fu_324_p5[21]),
        .R(1'b0));
  FDRE \tmp_34_reg_423_reg[6] 
       (.C(ap_clk),
        .CE(c_reg_4280),
        .D(D[6]),
        .Q(p_Result_s_fu_324_p5[22]),
        .R(1'b0));
  FDRE \tmp_34_reg_423_reg[7] 
       (.C(ap_clk),
        .CE(c_reg_4280),
        .D(D[7]),
        .Q(p_Result_s_fu_324_p5[23]),
        .R(1'b0));
  CARRY4 tmp_41_i_i_fu_308_p2_carry
       (.CI(1'b0),
        .CO({tmp_41_i_i_fu_308_p2_carry_n_0,tmp_41_i_i_fu_308_p2_carry_n_1,tmp_41_i_i_fu_308_p2_carry_n_2,tmp_41_i_i_fu_308_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_tmp_41_i_i_fu_308_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_41_i_i_fu_308_p2_carry_i_1_n_0,tmp_41_i_i_fu_308_p2_carry_i_2_n_0,tmp_41_i_i_fu_308_p2_carry_i_3_n_0,tmp_41_i_i_fu_308_p2_carry_i_4_n_0}));
  CARRY4 tmp_41_i_i_fu_308_p2_carry__0
       (.CI(tmp_41_i_i_fu_308_p2_carry_n_0),
        .CO({tmp_41_i_i_fu_308_p2_carry__0_n_0,tmp_41_i_i_fu_308_p2_carry__0_n_1,tmp_41_i_i_fu_308_p2_carry__0_n_2,tmp_41_i_i_fu_308_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_tmp_41_i_i_fu_308_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_41_i_i_fu_308_p2_carry__0_i_1_n_0,tmp_41_i_i_fu_308_p2_carry__0_i_2_n_0,tmp_41_i_i_fu_308_p2_carry__0_i_3_n_0,tmp_41_i_i_fu_308_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_41_i_i_fu_308_p2_carry__0_i_1
       (.I0(tmp_17_i_i_reg_357[23]),
        .I1(p_1_rec_i_i_mid2_fu_259_p3[23]),
        .I2(tmp_17_i_i_reg_357[21]),
        .I3(p_1_rec_i_i_mid2_fu_259_p3[21]),
        .I4(p_1_rec_i_i_mid2_fu_259_p3[22]),
        .I5(tmp_17_i_i_reg_357[22]),
        .O(tmp_41_i_i_fu_308_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_41_i_i_fu_308_p2_carry__0_i_2
       (.I0(tmp_17_i_i_reg_357[20]),
        .I1(p_1_rec_i_i_mid2_fu_259_p3[20]),
        .I2(tmp_17_i_i_reg_357[18]),
        .I3(p_1_rec_i_i_mid2_fu_259_p3[18]),
        .I4(p_1_rec_i_i_mid2_fu_259_p3[19]),
        .I5(tmp_17_i_i_reg_357[19]),
        .O(tmp_41_i_i_fu_308_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_41_i_i_fu_308_p2_carry__0_i_3
       (.I0(tmp_17_i_i_reg_357[17]),
        .I1(p_1_rec_i_i_mid2_fu_259_p3[17]),
        .I2(tmp_17_i_i_reg_357[15]),
        .I3(p_1_rec_i_i_mid2_fu_259_p3[15]),
        .I4(p_1_rec_i_i_mid2_fu_259_p3[16]),
        .I5(tmp_17_i_i_reg_357[16]),
        .O(tmp_41_i_i_fu_308_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_41_i_i_fu_308_p2_carry__0_i_4
       (.I0(tmp_17_i_i_reg_357[14]),
        .I1(p_1_rec_i_i_mid2_fu_259_p3[14]),
        .I2(tmp_17_i_i_reg_357[13]),
        .I3(p_1_rec_i_i_mid2_fu_259_p3[13]),
        .I4(p_1_rec_i_i_mid2_fu_259_p3[12]),
        .I5(tmp_17_i_i_reg_357[12]),
        .O(tmp_41_i_i_fu_308_p2_carry__0_i_4_n_0));
  CARRY4 tmp_41_i_i_fu_308_p2_carry__1
       (.CI(tmp_41_i_i_fu_308_p2_carry__0_n_0),
        .CO({NLW_tmp_41_i_i_fu_308_p2_carry__1_CO_UNCONNECTED[3],tmp_41_i_i_fu_308_p2,tmp_41_i_i_fu_308_p2_carry__1_n_2,tmp_41_i_i_fu_308_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_tmp_41_i_i_fu_308_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,tmp_41_i_i_fu_308_p2_carry__1_i_1_n_0,tmp_41_i_i_fu_308_p2_carry__1_i_2_n_0,tmp_41_i_i_fu_308_p2_carry__1_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_41_i_i_fu_308_p2_carry__1_i_1
       (.I0(tmp_17_i_i_reg_357[30]),
        .O(tmp_41_i_i_fu_308_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_41_i_i_fu_308_p2_carry__1_i_2
       (.I0(tmp_17_i_i_reg_357[29]),
        .I1(p_1_rec_i_i_mid2_fu_259_p3[29]),
        .I2(tmp_17_i_i_reg_357[27]),
        .I3(p_1_rec_i_i_mid2_fu_259_p3[27]),
        .I4(p_1_rec_i_i_mid2_fu_259_p3[28]),
        .I5(tmp_17_i_i_reg_357[28]),
        .O(tmp_41_i_i_fu_308_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_41_i_i_fu_308_p2_carry__1_i_3
       (.I0(tmp_17_i_i_reg_357[26]),
        .I1(p_1_rec_i_i_mid2_fu_259_p3[26]),
        .I2(tmp_17_i_i_reg_357[24]),
        .I3(p_1_rec_i_i_mid2_fu_259_p3[24]),
        .I4(p_1_rec_i_i_mid2_fu_259_p3[25]),
        .I5(tmp_17_i_i_reg_357[25]),
        .O(tmp_41_i_i_fu_308_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_41_i_i_fu_308_p2_carry_i_1
       (.I0(tmp_17_i_i_reg_357[11]),
        .I1(p_1_rec_i_i_mid2_fu_259_p3[11]),
        .I2(tmp_17_i_i_reg_357[9]),
        .I3(p_1_rec_i_i_mid2_fu_259_p3[9]),
        .I4(p_1_rec_i_i_mid2_fu_259_p3[10]),
        .I5(tmp_17_i_i_reg_357[10]),
        .O(tmp_41_i_i_fu_308_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_41_i_i_fu_308_p2_carry_i_2
       (.I0(tmp_17_i_i_reg_357[8]),
        .I1(p_1_rec_i_i_mid2_fu_259_p3[8]),
        .I2(tmp_17_i_i_reg_357[6]),
        .I3(p_1_rec_i_i_mid2_fu_259_p3[6]),
        .I4(p_1_rec_i_i_mid2_fu_259_p3[7]),
        .I5(tmp_17_i_i_reg_357[7]),
        .O(tmp_41_i_i_fu_308_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_41_i_i_fu_308_p2_carry_i_3
       (.I0(tmp_17_i_i_reg_357[5]),
        .I1(p_1_rec_i_i_mid2_fu_259_p3[5]),
        .I2(tmp_17_i_i_reg_357[3]),
        .I3(p_1_rec_i_i_mid2_fu_259_p3[3]),
        .I4(p_1_rec_i_i_mid2_fu_259_p3[4]),
        .I5(tmp_17_i_i_reg_357[4]),
        .O(tmp_41_i_i_fu_308_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_41_i_i_fu_308_p2_carry_i_4
       (.I0(tmp_17_i_i_reg_357[2]),
        .I1(p_1_rec_i_i_mid2_fu_259_p3[2]),
        .I2(tmp_17_i_i_reg_357[0]),
        .I3(p_1_rec_i_i_mid2_fu_259_p3[0]),
        .I4(p_1_rec_i_i_mid2_fu_259_p3[1]),
        .I5(tmp_17_i_i_reg_357[1]),
        .O(tmp_41_i_i_fu_308_p2_carry_i_4_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_dEe
   (k_buf_0_val_3_load_reg_14040,
    DIADI,
    src_kernel_win_0_va_9_fu_919_p3,
    ram_reg,
    col_buf_0_val_0_0_fu_853_p3,
    \row_assign_7_2_t_i_i_reg_1339_reg[0] ,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ap_clk,
    k_buf_0_val_3_ce0,
    Q,
    D,
    ram_reg_3,
    ap_enable_reg_pp0_iter2,
    ram_reg_4,
    icmp_reg_1316,
    tmp_21_i_i_reg_1266,
    ram_reg_5,
    \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[7] ,
    \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[6] ,
    tmp_99_i_i_reg_1271,
    \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[7]_0 ,
    \src_kernel_win_0_va_11_reg_1435_reg[6] ,
    \src_kernel_win_0_va_11_reg_1435_reg[6]_0 ,
    \src_kernel_win_0_va_11_reg_1435_reg[4] ,
    \src_kernel_win_0_va_11_reg_1435_reg[5] ,
    \src_kernel_win_0_va_11_reg_1435_reg[5]_0 ,
    \src_kernel_win_0_va_11_reg_1435_reg[4]_0 ,
    \src_kernel_win_0_va_11_reg_1435_reg[4]_1 ,
    \right_border_buf_0_2_fu_282_reg[0] ,
    ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
    \right_border_buf_0_2_fu_282_reg[7] ,
    ram_reg_6,
    ap_reg_pp0_iter1_or_cond_i_i_i_i_reg_1363);
  output k_buf_0_val_3_load_reg_14040;
  output [7:0]DIADI;
  output [1:0]src_kernel_win_0_va_9_fu_919_p3;
  output ram_reg;
  output [7:0]col_buf_0_val_0_0_fu_853_p3;
  output [2:0]\row_assign_7_2_t_i_i_reg_1339_reg[0] ;
  output ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  input ap_clk;
  input k_buf_0_val_3_ce0;
  input [10:0]Q;
  input [10:0]D;
  input [7:0]ram_reg_3;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_4;
  input icmp_reg_1316;
  input tmp_21_i_i_reg_1266;
  input [7:0]ram_reg_5;
  input \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[7] ;
  input [1:0]\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[6] ;
  input tmp_99_i_i_reg_1271;
  input \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[7]_0 ;
  input \src_kernel_win_0_va_11_reg_1435_reg[6] ;
  input \src_kernel_win_0_va_11_reg_1435_reg[6]_0 ;
  input [1:0]\src_kernel_win_0_va_11_reg_1435_reg[4] ;
  input \src_kernel_win_0_va_11_reg_1435_reg[5] ;
  input \src_kernel_win_0_va_11_reg_1435_reg[5]_0 ;
  input \src_kernel_win_0_va_11_reg_1435_reg[4]_0 ;
  input \src_kernel_win_0_va_11_reg_1435_reg[4]_1 ;
  input [1:0]\right_border_buf_0_2_fu_282_reg[0] ;
  input ap_reg_pp0_iter2_brmerge_i_i_reg_1368;
  input [7:0]\right_border_buf_0_2_fu_282_reg[7] ;
  input ram_reg_6;
  input ap_reg_pp0_iter1_or_cond_i_i_i_i_reg_1363;

  wire [10:0]D;
  wire [7:0]DIADI;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_reg_pp0_iter1_or_cond_i_i_i_i_reg_1363;
  wire ap_reg_pp0_iter2_brmerge_i_i_reg_1368;
  wire [1:0]\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[6] ;
  wire \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[7] ;
  wire \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[7]_0 ;
  wire [7:0]col_buf_0_val_0_0_fu_853_p3;
  wire icmp_reg_1316;
  wire k_buf_0_val_3_ce0;
  wire k_buf_0_val_3_load_reg_14040;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]ram_reg_3;
  wire ram_reg_4;
  wire [7:0]ram_reg_5;
  wire ram_reg_6;
  wire [1:0]\right_border_buf_0_2_fu_282_reg[0] ;
  wire [7:0]\right_border_buf_0_2_fu_282_reg[7] ;
  wire [2:0]\row_assign_7_2_t_i_i_reg_1339_reg[0] ;
  wire [1:0]\src_kernel_win_0_va_11_reg_1435_reg[4] ;
  wire \src_kernel_win_0_va_11_reg_1435_reg[4]_0 ;
  wire \src_kernel_win_0_va_11_reg_1435_reg[4]_1 ;
  wire \src_kernel_win_0_va_11_reg_1435_reg[5] ;
  wire \src_kernel_win_0_va_11_reg_1435_reg[5]_0 ;
  wire \src_kernel_win_0_va_11_reg_1435_reg[6] ;
  wire \src_kernel_win_0_va_11_reg_1435_reg[6]_0 ;
  wire [1:0]src_kernel_win_0_va_9_fu_919_p3;
  wire tmp_21_i_i_reg_1266;
  wire tmp_99_i_i_reg_1271;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_dEe_ram_17 Loop_loop_height_dEe_ram_U
       (.D(D),
        .DIADI(DIADI),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_reg_pp0_iter1_or_cond_i_i_i_i_reg_1363(ap_reg_pp0_iter1_or_cond_i_i_i_i_reg_1363),
        .ap_reg_pp0_iter2_brmerge_i_i_reg_1368(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[6] (\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[6] ),
        .\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[7] (\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[7] ),
        .\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[7]_0 (\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[7]_0 ),
        .col_buf_0_val_0_0_fu_853_p3(col_buf_0_val_0_0_fu_853_p3),
        .icmp_reg_1316(icmp_reg_1316),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .k_buf_0_val_3_load_reg_14040(k_buf_0_val_3_load_reg_14040),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .ram_reg_7(ram_reg_6),
        .\right_border_buf_0_2_fu_282_reg[0] (\right_border_buf_0_2_fu_282_reg[0] ),
        .\right_border_buf_0_2_fu_282_reg[7] (\right_border_buf_0_2_fu_282_reg[7] ),
        .\row_assign_7_2_t_i_i_reg_1339_reg[0] (\row_assign_7_2_t_i_i_reg_1339_reg[0] ),
        .\src_kernel_win_0_va_11_reg_1435_reg[4] (\src_kernel_win_0_va_11_reg_1435_reg[4] ),
        .\src_kernel_win_0_va_11_reg_1435_reg[4]_0 (\src_kernel_win_0_va_11_reg_1435_reg[4]_0 ),
        .\src_kernel_win_0_va_11_reg_1435_reg[4]_1 (\src_kernel_win_0_va_11_reg_1435_reg[4]_1 ),
        .\src_kernel_win_0_va_11_reg_1435_reg[5] (\src_kernel_win_0_va_11_reg_1435_reg[5] ),
        .\src_kernel_win_0_va_11_reg_1435_reg[5]_0 (\src_kernel_win_0_va_11_reg_1435_reg[5]_0 ),
        .\src_kernel_win_0_va_11_reg_1435_reg[6] (\src_kernel_win_0_va_11_reg_1435_reg[6] ),
        .\src_kernel_win_0_va_11_reg_1435_reg[6]_0 (\src_kernel_win_0_va_11_reg_1435_reg[6]_0 ),
        .src_kernel_win_0_va_9_fu_919_p3(src_kernel_win_0_va_9_fu_919_p3),
        .tmp_21_i_i_reg_1266(tmp_21_i_i_reg_1266),
        .tmp_99_i_i_reg_1271(tmp_99_i_i_reg_1271));
endmodule

(* ORIG_REF_NAME = "Loop_loop_height_dEe" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_dEe_14
   (ram_reg,
    \row_assign_7_2_t_i_i_reg_1339_reg[0] ,
    col_buf_0_val_1_0_fu_870_p3,
    ram_reg_0,
    \row_assign_7_1_t_i_i_reg_1334_reg[0] ,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ap_clk,
    WEA,
    k_buf_0_val_3_ce0,
    k_buf_0_val_3_load_reg_14040,
    Q,
    D,
    DIADI,
    icmp_reg_1316,
    tmp_21_i_i_reg_1266,
    ram_reg_4,
    \src_kernel_win_0_va_11_reg_1435_reg[1] ,
    col_buf_0_val_0_0_fu_853_p3,
    \src_kernel_win_0_va_11_reg_1435_reg[0] ,
    tmp_99_i_i_reg_1271,
    \right_border_buf_0_1_fu_278_reg[1] ,
    \right_border_buf_0_1_fu_278_reg[7] ,
    ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
    \src_kernel_win_0_va_11_reg_1435_reg[7] ,
    \src_kernel_win_0_va_11_reg_1435_reg[7]_0 ,
    \src_kernel_win_0_va_10_reg_1428_reg[5] ,
    \src_kernel_win_0_va_10_reg_1428_reg[1] ,
    \src_kernel_win_0_va_10_reg_1428_reg[5]_0 ,
    \src_kernel_win_0_va_11_reg_1435_reg[3] ,
    \src_kernel_win_0_va_11_reg_1435_reg[2] ,
    \src_kernel_win_0_va_10_reg_1428_reg[1]_0 ,
    \src_kernel_win_0_va_10_reg_1428_reg[1]_1 );
  output [7:0]ram_reg;
  output [4:0]\row_assign_7_2_t_i_i_reg_1339_reg[0] ;
  output [7:0]col_buf_0_val_1_0_fu_870_p3;
  output ram_reg_0;
  output [1:0]\row_assign_7_1_t_i_i_reg_1334_reg[0] ;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_3_ce0;
  input k_buf_0_val_3_load_reg_14040;
  input [10:0]Q;
  input [10:0]D;
  input [7:0]DIADI;
  input icmp_reg_1316;
  input tmp_21_i_i_reg_1266;
  input [7:0]ram_reg_4;
  input [1:0]\src_kernel_win_0_va_11_reg_1435_reg[1] ;
  input [2:0]col_buf_0_val_0_0_fu_853_p3;
  input \src_kernel_win_0_va_11_reg_1435_reg[0] ;
  input tmp_99_i_i_reg_1271;
  input [1:0]\right_border_buf_0_1_fu_278_reg[1] ;
  input [7:0]\right_border_buf_0_1_fu_278_reg[7] ;
  input ap_reg_pp0_iter2_brmerge_i_i_reg_1368;
  input \src_kernel_win_0_va_11_reg_1435_reg[7] ;
  input \src_kernel_win_0_va_11_reg_1435_reg[7]_0 ;
  input \src_kernel_win_0_va_10_reg_1428_reg[5] ;
  input [1:0]\src_kernel_win_0_va_10_reg_1428_reg[1] ;
  input \src_kernel_win_0_va_10_reg_1428_reg[5]_0 ;
  input \src_kernel_win_0_va_11_reg_1435_reg[3] ;
  input \src_kernel_win_0_va_11_reg_1435_reg[2] ;
  input \src_kernel_win_0_va_10_reg_1428_reg[1]_0 ;
  input \src_kernel_win_0_va_10_reg_1428_reg[1]_1 ;

  wire [10:0]D;
  wire [7:0]DIADI;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_reg_pp0_iter2_brmerge_i_i_reg_1368;
  wire [2:0]col_buf_0_val_0_0_fu_853_p3;
  wire [7:0]col_buf_0_val_1_0_fu_870_p3;
  wire icmp_reg_1316;
  wire k_buf_0_val_3_ce0;
  wire k_buf_0_val_3_load_reg_14040;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [7:0]ram_reg_4;
  wire [1:0]\right_border_buf_0_1_fu_278_reg[1] ;
  wire [7:0]\right_border_buf_0_1_fu_278_reg[7] ;
  wire [1:0]\row_assign_7_1_t_i_i_reg_1334_reg[0] ;
  wire [4:0]\row_assign_7_2_t_i_i_reg_1339_reg[0] ;
  wire [1:0]\src_kernel_win_0_va_10_reg_1428_reg[1] ;
  wire \src_kernel_win_0_va_10_reg_1428_reg[1]_0 ;
  wire \src_kernel_win_0_va_10_reg_1428_reg[1]_1 ;
  wire \src_kernel_win_0_va_10_reg_1428_reg[5] ;
  wire \src_kernel_win_0_va_10_reg_1428_reg[5]_0 ;
  wire \src_kernel_win_0_va_11_reg_1435_reg[0] ;
  wire [1:0]\src_kernel_win_0_va_11_reg_1435_reg[1] ;
  wire \src_kernel_win_0_va_11_reg_1435_reg[2] ;
  wire \src_kernel_win_0_va_11_reg_1435_reg[3] ;
  wire \src_kernel_win_0_va_11_reg_1435_reg[7] ;
  wire \src_kernel_win_0_va_11_reg_1435_reg[7]_0 ;
  wire tmp_21_i_i_reg_1266;
  wire tmp_99_i_i_reg_1271;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_dEe_ram_16 Loop_loop_height_dEe_ram_U
       (.D(D),
        .DIADI(DIADI),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ap_reg_pp0_iter2_brmerge_i_i_reg_1368(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .col_buf_0_val_0_0_fu_853_p3(col_buf_0_val_0_0_fu_853_p3),
        .col_buf_0_val_1_0_fu_870_p3(col_buf_0_val_1_0_fu_870_p3),
        .icmp_reg_1316(icmp_reg_1316),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .k_buf_0_val_3_load_reg_14040(k_buf_0_val_3_load_reg_14040),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .\right_border_buf_0_1_fu_278_reg[1] (\right_border_buf_0_1_fu_278_reg[1] ),
        .\right_border_buf_0_1_fu_278_reg[7] (\right_border_buf_0_1_fu_278_reg[7] ),
        .\row_assign_7_1_t_i_i_reg_1334_reg[0] (\row_assign_7_1_t_i_i_reg_1334_reg[0] ),
        .\row_assign_7_2_t_i_i_reg_1339_reg[0] (\row_assign_7_2_t_i_i_reg_1339_reg[0] ),
        .\src_kernel_win_0_va_10_reg_1428_reg[1] (\src_kernel_win_0_va_10_reg_1428_reg[1] ),
        .\src_kernel_win_0_va_10_reg_1428_reg[1]_0 (\src_kernel_win_0_va_10_reg_1428_reg[1]_0 ),
        .\src_kernel_win_0_va_10_reg_1428_reg[1]_1 (\src_kernel_win_0_va_10_reg_1428_reg[1]_1 ),
        .\src_kernel_win_0_va_10_reg_1428_reg[5] (\src_kernel_win_0_va_10_reg_1428_reg[5] ),
        .\src_kernel_win_0_va_10_reg_1428_reg[5]_0 (\src_kernel_win_0_va_10_reg_1428_reg[5]_0 ),
        .\src_kernel_win_0_va_11_reg_1435_reg[0] (\src_kernel_win_0_va_11_reg_1435_reg[0] ),
        .\src_kernel_win_0_va_11_reg_1435_reg[1] (\src_kernel_win_0_va_11_reg_1435_reg[1] ),
        .\src_kernel_win_0_va_11_reg_1435_reg[2] (\src_kernel_win_0_va_11_reg_1435_reg[2] ),
        .\src_kernel_win_0_va_11_reg_1435_reg[3] (\src_kernel_win_0_va_11_reg_1435_reg[3] ),
        .\src_kernel_win_0_va_11_reg_1435_reg[7] (\src_kernel_win_0_va_11_reg_1435_reg[7] ),
        .\src_kernel_win_0_va_11_reg_1435_reg[7]_0 (\src_kernel_win_0_va_11_reg_1435_reg[7]_0 ),
        .tmp_21_i_i_reg_1266(tmp_21_i_i_reg_1266),
        .tmp_99_i_i_reg_1271(tmp_99_i_i_reg_1271));
endmodule

(* ORIG_REF_NAME = "Loop_loop_height_dEe" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_dEe_15
   (WEA,
    k_buf_0_val_3_ce0,
    D,
    internal_empty_n_reg,
    \tmp_99_i_i_reg_1271_reg[0] ,
    ram_reg,
    src_kernel_win_0_va_9_fu_919_p3,
    ram_reg_0,
    \ap_reg_pp0_iter2_col_assign_reg_1379_reg[1] ,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ap_clk,
    Q,
    ram_reg_7,
    ap_enable_reg_pp0_iter3,
    ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363,
    icmp_reg_1316,
    tmp_21_i_i_reg_1266,
    ram_reg_8,
    g_img_0_data_stream_s_empty_n,
    ram_reg_9,
    g_img_1_data_stream_s_full_n,
    ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375,
    ram_reg_10,
    or_cond_i_i_i_i_reg_1363,
    ImagLoc_x_cast_reg_1358,
    ram_reg_11,
    ImagLoc_x_reg_1353,
    col_buf_0_val_0_0_fu_853_p3,
    tmp_99_i_i_reg_1271,
    \src_kernel_win_0_va_10_reg_1428_reg[2] ,
    \src_kernel_win_0_va_10_reg_1428_reg[3] ,
    \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1] ,
    \src_kernel_win_0_va_10_reg_1428_reg[7] ,
    \src_kernel_win_0_va_10_reg_1428_reg[7]_0 ,
    \right_border_buf_0_s_fu_274_reg[0] ,
    ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
    \right_border_buf_0_s_fu_274_reg[7] ,
    \src_kernel_win_0_va_10_reg_1428_reg[6] ,
    \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[5] ,
    \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[5]_0 ,
    \src_kernel_win_0_va_10_reg_1428_reg[4] ,
    \src_kernel_win_0_va_10_reg_1428_reg[4]_0 ,
    \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1]_0 ,
    ap_enable_reg_pp0_iter2,
    ap_reg_pp0_iter1_brmerge_i_i_reg_1368,
    ram_reg_12);
  output [0:0]WEA;
  output k_buf_0_val_3_ce0;
  output [10:0]D;
  output internal_empty_n_reg;
  output [5:0]\tmp_99_i_i_reg_1271_reg[0] ;
  output ram_reg;
  output [5:0]src_kernel_win_0_va_9_fu_919_p3;
  output ram_reg_0;
  output [7:0]\ap_reg_pp0_iter2_col_assign_reg_1379_reg[1] ;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  input ap_clk;
  input [10:0]Q;
  input [7:0]ram_reg_7;
  input ap_enable_reg_pp0_iter3;
  input ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363;
  input icmp_reg_1316;
  input tmp_21_i_i_reg_1266;
  input ram_reg_8;
  input g_img_0_data_stream_s_empty_n;
  input ram_reg_9;
  input g_img_1_data_stream_s_full_n;
  input ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375;
  input ram_reg_10;
  input or_cond_i_i_i_i_reg_1363;
  input [10:0]ImagLoc_x_cast_reg_1358;
  input [10:0]ram_reg_11;
  input [0:0]ImagLoc_x_reg_1353;
  input [3:0]col_buf_0_val_0_0_fu_853_p3;
  input tmp_99_i_i_reg_1271;
  input [1:0]\src_kernel_win_0_va_10_reg_1428_reg[2] ;
  input [3:0]\src_kernel_win_0_va_10_reg_1428_reg[3] ;
  input [1:0]\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1] ;
  input \src_kernel_win_0_va_10_reg_1428_reg[7] ;
  input \src_kernel_win_0_va_10_reg_1428_reg[7]_0 ;
  input [1:0]\right_border_buf_0_s_fu_274_reg[0] ;
  input ap_reg_pp0_iter2_brmerge_i_i_reg_1368;
  input [7:0]\right_border_buf_0_s_fu_274_reg[7] ;
  input \src_kernel_win_0_va_10_reg_1428_reg[6] ;
  input \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[5] ;
  input \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[5]_0 ;
  input \src_kernel_win_0_va_10_reg_1428_reg[4] ;
  input \src_kernel_win_0_va_10_reg_1428_reg[4]_0 ;
  input \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1]_0 ;
  input ap_enable_reg_pp0_iter2;
  input ap_reg_pp0_iter1_brmerge_i_i_reg_1368;
  input [0:0]ram_reg_12;

  wire [10:0]D;
  wire [10:0]ImagLoc_x_cast_reg_1358;
  wire [0:0]ImagLoc_x_reg_1353;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_reg_pp0_iter1_brmerge_i_i_reg_1368;
  wire ap_reg_pp0_iter2_brmerge_i_i_reg_1368;
  wire [7:0]\ap_reg_pp0_iter2_col_assign_reg_1379_reg[1] ;
  wire ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363;
  wire [1:0]\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1] ;
  wire \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1]_0 ;
  wire \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[5] ;
  wire \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[5]_0 ;
  wire ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375;
  wire [3:0]col_buf_0_val_0_0_fu_853_p3;
  wire g_img_0_data_stream_s_empty_n;
  wire g_img_1_data_stream_s_full_n;
  wire icmp_reg_1316;
  wire internal_empty_n_reg;
  wire k_buf_0_val_3_ce0;
  wire or_cond_i_i_i_i_reg_1363;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire [10:0]ram_reg_11;
  wire [0:0]ram_reg_12;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire [7:0]ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [1:0]\right_border_buf_0_s_fu_274_reg[0] ;
  wire [7:0]\right_border_buf_0_s_fu_274_reg[7] ;
  wire [1:0]\src_kernel_win_0_va_10_reg_1428_reg[2] ;
  wire [3:0]\src_kernel_win_0_va_10_reg_1428_reg[3] ;
  wire \src_kernel_win_0_va_10_reg_1428_reg[4] ;
  wire \src_kernel_win_0_va_10_reg_1428_reg[4]_0 ;
  wire \src_kernel_win_0_va_10_reg_1428_reg[6] ;
  wire \src_kernel_win_0_va_10_reg_1428_reg[7] ;
  wire \src_kernel_win_0_va_10_reg_1428_reg[7]_0 ;
  wire [5:0]src_kernel_win_0_va_9_fu_919_p3;
  wire tmp_21_i_i_reg_1266;
  wire tmp_99_i_i_reg_1271;
  wire [5:0]\tmp_99_i_i_reg_1271_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_dEe_ram Loop_loop_height_dEe_ram_U
       (.D(D),
        .ImagLoc_x_cast_reg_1358(ImagLoc_x_cast_reg_1358),
        .ImagLoc_x_reg_1353(ImagLoc_x_reg_1353),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_reg_pp0_iter1_brmerge_i_i_reg_1368(ap_reg_pp0_iter1_brmerge_i_i_reg_1368),
        .ap_reg_pp0_iter2_brmerge_i_i_reg_1368(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .\ap_reg_pp0_iter2_col_assign_reg_1379_reg[1] (\ap_reg_pp0_iter2_col_assign_reg_1379_reg[1] ),
        .ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363(ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363),
        .\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1] (\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1] ),
        .\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1]_0 (\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1]_0 ),
        .\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[5] (\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[5] ),
        .\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[5]_0 (\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[5]_0 ),
        .ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375(ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375),
        .col_buf_0_val_0_0_fu_853_p3(col_buf_0_val_0_0_fu_853_p3),
        .g_img_0_data_stream_s_empty_n(g_img_0_data_stream_s_empty_n),
        .g_img_1_data_stream_s_full_n(g_img_1_data_stream_s_full_n),
        .icmp_reg_1316(icmp_reg_1316),
        .internal_empty_n_reg(internal_empty_n_reg),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i_i_i_i_reg_1363(or_cond_i_i_i_i_reg_1363),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_10(ram_reg_9),
        .ram_reg_11(ram_reg_10),
        .ram_reg_12(ram_reg_11),
        .ram_reg_13(ram_reg_12),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .ram_reg_7(ram_reg_6),
        .ram_reg_8(ram_reg_7),
        .ram_reg_9(ram_reg_8),
        .\right_border_buf_0_s_fu_274_reg[0] (\right_border_buf_0_s_fu_274_reg[0] ),
        .\right_border_buf_0_s_fu_274_reg[7] (\right_border_buf_0_s_fu_274_reg[7] ),
        .\src_kernel_win_0_va_10_reg_1428_reg[2] (\src_kernel_win_0_va_10_reg_1428_reg[2] ),
        .\src_kernel_win_0_va_10_reg_1428_reg[3] (\src_kernel_win_0_va_10_reg_1428_reg[3] ),
        .\src_kernel_win_0_va_10_reg_1428_reg[4] (\src_kernel_win_0_va_10_reg_1428_reg[4] ),
        .\src_kernel_win_0_va_10_reg_1428_reg[4]_0 (\src_kernel_win_0_va_10_reg_1428_reg[4]_0 ),
        .\src_kernel_win_0_va_10_reg_1428_reg[6] (\src_kernel_win_0_va_10_reg_1428_reg[6] ),
        .\src_kernel_win_0_va_10_reg_1428_reg[7] (\src_kernel_win_0_va_10_reg_1428_reg[7] ),
        .\src_kernel_win_0_va_10_reg_1428_reg[7]_0 (\src_kernel_win_0_va_10_reg_1428_reg[7]_0 ),
        .src_kernel_win_0_va_9_fu_919_p3(src_kernel_win_0_va_9_fu_919_p3),
        .tmp_21_i_i_reg_1266(tmp_21_i_i_reg_1266),
        .tmp_99_i_i_reg_1271(tmp_99_i_i_reg_1271),
        .\tmp_99_i_i_reg_1271_reg[0] (\tmp_99_i_i_reg_1271_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_dEe_ram
   (WEA,
    k_buf_0_val_3_ce0,
    D,
    internal_empty_n_reg,
    \tmp_99_i_i_reg_1271_reg[0] ,
    ram_reg_0,
    src_kernel_win_0_va_9_fu_919_p3,
    ram_reg_1,
    \ap_reg_pp0_iter2_col_assign_reg_1379_reg[1] ,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ap_clk,
    Q,
    ram_reg_8,
    ap_enable_reg_pp0_iter3,
    ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363,
    icmp_reg_1316,
    tmp_21_i_i_reg_1266,
    ram_reg_9,
    g_img_0_data_stream_s_empty_n,
    ram_reg_10,
    g_img_1_data_stream_s_full_n,
    ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375,
    ram_reg_11,
    or_cond_i_i_i_i_reg_1363,
    ImagLoc_x_cast_reg_1358,
    ram_reg_12,
    ImagLoc_x_reg_1353,
    col_buf_0_val_0_0_fu_853_p3,
    tmp_99_i_i_reg_1271,
    \src_kernel_win_0_va_10_reg_1428_reg[2] ,
    \src_kernel_win_0_va_10_reg_1428_reg[3] ,
    \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1] ,
    \src_kernel_win_0_va_10_reg_1428_reg[7] ,
    \src_kernel_win_0_va_10_reg_1428_reg[7]_0 ,
    \right_border_buf_0_s_fu_274_reg[0] ,
    ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
    \right_border_buf_0_s_fu_274_reg[7] ,
    \src_kernel_win_0_va_10_reg_1428_reg[6] ,
    \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[5] ,
    \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[5]_0 ,
    \src_kernel_win_0_va_10_reg_1428_reg[4] ,
    \src_kernel_win_0_va_10_reg_1428_reg[4]_0 ,
    \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1]_0 ,
    ap_enable_reg_pp0_iter2,
    ap_reg_pp0_iter1_brmerge_i_i_reg_1368,
    ram_reg_13);
  output [0:0]WEA;
  output k_buf_0_val_3_ce0;
  output [10:0]D;
  output internal_empty_n_reg;
  output [5:0]\tmp_99_i_i_reg_1271_reg[0] ;
  output ram_reg_0;
  output [5:0]src_kernel_win_0_va_9_fu_919_p3;
  output ram_reg_1;
  output [7:0]\ap_reg_pp0_iter2_col_assign_reg_1379_reg[1] ;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  input ap_clk;
  input [10:0]Q;
  input [7:0]ram_reg_8;
  input ap_enable_reg_pp0_iter3;
  input ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363;
  input icmp_reg_1316;
  input tmp_21_i_i_reg_1266;
  input ram_reg_9;
  input g_img_0_data_stream_s_empty_n;
  input ram_reg_10;
  input g_img_1_data_stream_s_full_n;
  input ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375;
  input ram_reg_11;
  input or_cond_i_i_i_i_reg_1363;
  input [10:0]ImagLoc_x_cast_reg_1358;
  input [10:0]ram_reg_12;
  input [0:0]ImagLoc_x_reg_1353;
  input [3:0]col_buf_0_val_0_0_fu_853_p3;
  input tmp_99_i_i_reg_1271;
  input [1:0]\src_kernel_win_0_va_10_reg_1428_reg[2] ;
  input [3:0]\src_kernel_win_0_va_10_reg_1428_reg[3] ;
  input [1:0]\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1] ;
  input \src_kernel_win_0_va_10_reg_1428_reg[7] ;
  input \src_kernel_win_0_va_10_reg_1428_reg[7]_0 ;
  input [1:0]\right_border_buf_0_s_fu_274_reg[0] ;
  input ap_reg_pp0_iter2_brmerge_i_i_reg_1368;
  input [7:0]\right_border_buf_0_s_fu_274_reg[7] ;
  input \src_kernel_win_0_va_10_reg_1428_reg[6] ;
  input \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[5] ;
  input \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[5]_0 ;
  input \src_kernel_win_0_va_10_reg_1428_reg[4] ;
  input \src_kernel_win_0_va_10_reg_1428_reg[4]_0 ;
  input \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1]_0 ;
  input ap_enable_reg_pp0_iter2;
  input ap_reg_pp0_iter1_brmerge_i_i_reg_1368;
  input [0:0]ram_reg_13;

  wire [10:0]D;
  wire [10:0]ImagLoc_x_cast_reg_1358;
  wire [0:0]ImagLoc_x_reg_1353;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_reg_pp0_iter1_brmerge_i_i_reg_1368;
  wire ap_reg_pp0_iter2_brmerge_i_i_reg_1368;
  wire [7:0]\ap_reg_pp0_iter2_col_assign_reg_1379_reg[1] ;
  wire ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363;
  wire [1:0]\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1] ;
  wire \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1]_0 ;
  wire \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[5] ;
  wire \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[5]_0 ;
  wire ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375;
  wire [3:0]col_buf_0_val_0_0_fu_853_p3;
  wire g_img_0_data_stream_s_empty_n;
  wire g_img_1_data_stream_s_full_n;
  wire icmp_reg_1316;
  wire internal_empty_n_reg;
  wire k_buf_0_val_3_ce0;
  wire [7:0]k_buf_0_val_5_load_reg_1416;
  wire k_buf_0_val_5_load_reg_14160;
  wire or_cond_i_i_i_i_reg_1363;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire [10:0]ram_reg_12;
  wire [0:0]ram_reg_13;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire [7:0]ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_24_n_0;
  wire [1:0]\right_border_buf_0_s_fu_274_reg[0] ;
  wire [7:0]\right_border_buf_0_s_fu_274_reg[7] ;
  wire [1:0]\src_kernel_win_0_va_10_reg_1428_reg[2] ;
  wire [3:0]\src_kernel_win_0_va_10_reg_1428_reg[3] ;
  wire \src_kernel_win_0_va_10_reg_1428_reg[4] ;
  wire \src_kernel_win_0_va_10_reg_1428_reg[4]_0 ;
  wire \src_kernel_win_0_va_10_reg_1428_reg[6] ;
  wire \src_kernel_win_0_va_10_reg_1428_reg[7] ;
  wire \src_kernel_win_0_va_10_reg_1428_reg[7]_0 ;
  wire [5:0]src_kernel_win_0_va_9_fu_919_p3;
  wire tmp_21_i_i_reg_1266;
  wire tmp_99_i_i_reg_1271;
  wire [5:0]\tmp_99_i_i_reg_1271_reg[0] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'h5FCF5FFF50C05000)) 
    \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[0]_srl3_i_1 
       (.I0(ram_reg_0),
        .I1(\src_kernel_win_0_va_10_reg_1428_reg[3] [0]),
        .I2(tmp_99_i_i_reg_1271),
        .I3(\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1] [1]),
        .I4(\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1] [0]),
        .I5(col_buf_0_val_0_0_fu_853_p3[0]),
        .O(src_kernel_win_0_va_9_fu_919_p3[0]));
  LUT6 #(
    .INIT(64'h50C050005FCF5FFF)) 
    \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[1]_srl3_i_1 
       (.I0(ram_reg_7),
        .I1(\src_kernel_win_0_va_10_reg_1428_reg[3] [1]),
        .I2(tmp_99_i_i_reg_1271),
        .I3(\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1] [1]),
        .I4(\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1] [0]),
        .I5(\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1]_0 ),
        .O(src_kernel_win_0_va_9_fu_919_p3[1]));
  LUT6 #(
    .INIT(64'h5FCF5FFF50C05000)) 
    \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[2]_srl3_i_1 
       (.I0(ram_reg_6),
        .I1(\src_kernel_win_0_va_10_reg_1428_reg[3] [2]),
        .I2(tmp_99_i_i_reg_1271),
        .I3(\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1] [1]),
        .I4(\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1] [0]),
        .I5(col_buf_0_val_0_0_fu_853_p3[1]),
        .O(src_kernel_win_0_va_9_fu_919_p3[2]));
  LUT6 #(
    .INIT(64'h5FCF5FFF50C05000)) 
    \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[3]_srl3_i_1 
       (.I0(ram_reg_5),
        .I1(\src_kernel_win_0_va_10_reg_1428_reg[3] [3]),
        .I2(tmp_99_i_i_reg_1271),
        .I3(\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1] [1]),
        .I4(\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1] [0]),
        .I5(col_buf_0_val_0_0_fu_853_p3[2]),
        .O(src_kernel_win_0_va_9_fu_919_p3[3]));
  LUT6 #(
    .INIT(64'h503050005F3F5FFF)) 
    \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[4]_srl3_i_1 
       (.I0(ram_reg_4),
        .I1(\src_kernel_win_0_va_10_reg_1428_reg[4]_0 ),
        .I2(tmp_99_i_i_reg_1271),
        .I3(\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1] [1]),
        .I4(\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1] [0]),
        .I5(\src_kernel_win_0_va_10_reg_1428_reg[4] ),
        .O(src_kernel_win_0_va_9_fu_919_p3[4]));
  LUT6 #(
    .INIT(64'h474400004777FFFF)) 
    \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[5]_srl3_i_1 
       (.I0(ram_reg_3),
        .I1(\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1] [1]),
        .I2(\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[5] ),
        .I3(\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1] [0]),
        .I4(tmp_99_i_i_reg_1271),
        .I5(\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[5]_0 ),
        .O(src_kernel_win_0_va_9_fu_919_p3[5]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "Loop_loop_height_pro_U0/k_buf_0_val_5_U/Loop_loop_height_dEe_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({D,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_8}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],k_buf_0_val_5_load_reg_1416}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(k_buf_0_val_5_load_reg_14160),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h4040004040000000)) 
    ram_reg_i_1
       (.I0(internal_empty_n_reg),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363),
        .I3(icmp_reg_1316),
        .I4(tmp_21_i_i_reg_1266),
        .I5(ram_reg_9),
        .O(WEA));
  LUT4 #(
    .INIT(16'h88B8)) 
    ram_reg_i_10
       (.I0(ImagLoc_x_cast_reg_1358[4]),
        .I1(or_cond_i_i_i_i_reg_1363),
        .I2(ram_reg_12[4]),
        .I3(ImagLoc_x_reg_1353),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h88B8)) 
    ram_reg_i_11
       (.I0(ImagLoc_x_cast_reg_1358[3]),
        .I1(or_cond_i_i_i_i_reg_1363),
        .I2(ram_reg_12[3]),
        .I3(ImagLoc_x_reg_1353),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h88B8)) 
    ram_reg_i_12
       (.I0(ImagLoc_x_cast_reg_1358[2]),
        .I1(or_cond_i_i_i_i_reg_1363),
        .I2(ram_reg_12[2]),
        .I3(ImagLoc_x_reg_1353),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h88B8)) 
    ram_reg_i_13
       (.I0(ImagLoc_x_cast_reg_1358[1]),
        .I1(or_cond_i_i_i_i_reg_1363),
        .I2(ram_reg_12[1]),
        .I3(ImagLoc_x_reg_1353),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h88B8)) 
    ram_reg_i_14
       (.I0(ImagLoc_x_cast_reg_1358[0]),
        .I1(or_cond_i_i_i_i_reg_1363),
        .I2(ram_reg_12[0]),
        .I3(ImagLoc_x_reg_1353),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_i_1__1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(internal_empty_n_reg),
        .I2(ap_reg_pp0_iter1_brmerge_i_i_reg_1368),
        .O(k_buf_0_val_5_load_reg_14160));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    ram_reg_i_23
       (.I0(g_img_0_data_stream_s_empty_n),
        .I1(ram_reg_10),
        .I2(ram_reg_i_24_n_0),
        .I3(g_img_1_data_stream_s_full_n),
        .I4(ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375),
        .I5(ram_reg_11),
        .O(internal_empty_n_reg));
  LUT3 #(
    .INIT(8'h8A)) 
    ram_reg_i_24
       (.I0(or_cond_i_i_i_i_reg_1363),
        .I1(tmp_21_i_i_reg_1266),
        .I2(icmp_reg_1316),
        .O(ram_reg_i_24_n_0));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_i_2__0
       (.I0(ram_reg_13),
        .I1(internal_empty_n_reg),
        .I2(ram_reg_10),
        .O(k_buf_0_val_3_ce0));
  LUT4 #(
    .INIT(16'h88B8)) 
    ram_reg_i_4__0
       (.I0(ImagLoc_x_cast_reg_1358[10]),
        .I1(or_cond_i_i_i_i_reg_1363),
        .I2(ram_reg_12[10]),
        .I3(ImagLoc_x_reg_1353),
        .O(D[10]));
  LUT4 #(
    .INIT(16'h88B8)) 
    ram_reg_i_5__0
       (.I0(ImagLoc_x_cast_reg_1358[9]),
        .I1(or_cond_i_i_i_i_reg_1363),
        .I2(ram_reg_12[9]),
        .I3(ImagLoc_x_reg_1353),
        .O(D[9]));
  LUT4 #(
    .INIT(16'h88B8)) 
    ram_reg_i_6__0
       (.I0(ImagLoc_x_cast_reg_1358[8]),
        .I1(or_cond_i_i_i_i_reg_1363),
        .I2(ram_reg_12[8]),
        .I3(ImagLoc_x_reg_1353),
        .O(D[8]));
  LUT4 #(
    .INIT(16'h88B8)) 
    ram_reg_i_7__0
       (.I0(ImagLoc_x_cast_reg_1358[7]),
        .I1(or_cond_i_i_i_i_reg_1363),
        .I2(ram_reg_12[7]),
        .I3(ImagLoc_x_reg_1353),
        .O(D[7]));
  LUT4 #(
    .INIT(16'h88B8)) 
    ram_reg_i_8__0
       (.I0(ImagLoc_x_cast_reg_1358[6]),
        .I1(or_cond_i_i_i_i_reg_1363),
        .I2(ram_reg_12[6]),
        .I3(ImagLoc_x_reg_1353),
        .O(D[6]));
  LUT4 #(
    .INIT(16'h88B8)) 
    ram_reg_i_9__0
       (.I0(ImagLoc_x_cast_reg_1358[5]),
        .I1(or_cond_i_i_i_i_reg_1363),
        .I2(ram_reg_12[5]),
        .I3(ImagLoc_x_reg_1353),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hCCDC0010)) 
    \right_border_buf_0_s_fu_274[0]_i_1 
       (.I0(\right_border_buf_0_s_fu_274_reg[0] [1]),
        .I1(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .I2(\right_border_buf_0_s_fu_274_reg[7] [0]),
        .I3(\right_border_buf_0_s_fu_274_reg[0] [0]),
        .I4(k_buf_0_val_5_load_reg_1416[0]),
        .O(\ap_reg_pp0_iter2_col_assign_reg_1379_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hCCDC0010)) 
    \right_border_buf_0_s_fu_274[1]_i_1 
       (.I0(\right_border_buf_0_s_fu_274_reg[0] [1]),
        .I1(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .I2(\right_border_buf_0_s_fu_274_reg[7] [1]),
        .I3(\right_border_buf_0_s_fu_274_reg[0] [0]),
        .I4(k_buf_0_val_5_load_reg_1416[1]),
        .O(\ap_reg_pp0_iter2_col_assign_reg_1379_reg[1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'hCCDC0010)) 
    \right_border_buf_0_s_fu_274[2]_i_1 
       (.I0(\right_border_buf_0_s_fu_274_reg[0] [1]),
        .I1(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .I2(\right_border_buf_0_s_fu_274_reg[7] [2]),
        .I3(\right_border_buf_0_s_fu_274_reg[0] [0]),
        .I4(k_buf_0_val_5_load_reg_1416[2]),
        .O(\ap_reg_pp0_iter2_col_assign_reg_1379_reg[1] [2]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hCCDC0010)) 
    \right_border_buf_0_s_fu_274[3]_i_1 
       (.I0(\right_border_buf_0_s_fu_274_reg[0] [1]),
        .I1(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .I2(\right_border_buf_0_s_fu_274_reg[7] [3]),
        .I3(\right_border_buf_0_s_fu_274_reg[0] [0]),
        .I4(k_buf_0_val_5_load_reg_1416[3]),
        .O(\ap_reg_pp0_iter2_col_assign_reg_1379_reg[1] [3]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hCCDC0010)) 
    \right_border_buf_0_s_fu_274[4]_i_1 
       (.I0(\right_border_buf_0_s_fu_274_reg[0] [1]),
        .I1(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .I2(\right_border_buf_0_s_fu_274_reg[7] [4]),
        .I3(\right_border_buf_0_s_fu_274_reg[0] [0]),
        .I4(k_buf_0_val_5_load_reg_1416[4]),
        .O(\ap_reg_pp0_iter2_col_assign_reg_1379_reg[1] [4]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hCCDC0010)) 
    \right_border_buf_0_s_fu_274[5]_i_1 
       (.I0(\right_border_buf_0_s_fu_274_reg[0] [1]),
        .I1(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .I2(\right_border_buf_0_s_fu_274_reg[7] [5]),
        .I3(\right_border_buf_0_s_fu_274_reg[0] [0]),
        .I4(k_buf_0_val_5_load_reg_1416[5]),
        .O(\ap_reg_pp0_iter2_col_assign_reg_1379_reg[1] [5]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hCCDC0010)) 
    \right_border_buf_0_s_fu_274[6]_i_1 
       (.I0(\right_border_buf_0_s_fu_274_reg[0] [1]),
        .I1(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .I2(\right_border_buf_0_s_fu_274_reg[7] [6]),
        .I3(\right_border_buf_0_s_fu_274_reg[0] [0]),
        .I4(k_buf_0_val_5_load_reg_1416[6]),
        .O(\ap_reg_pp0_iter2_col_assign_reg_1379_reg[1] [6]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'hCCDC0010)) 
    \right_border_buf_0_s_fu_274[7]_i_1 
       (.I0(\right_border_buf_0_s_fu_274_reg[0] [1]),
        .I1(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .I2(\right_border_buf_0_s_fu_274_reg[7] [7]),
        .I3(\right_border_buf_0_s_fu_274_reg[0] [0]),
        .I4(k_buf_0_val_5_load_reg_1416[7]),
        .O(\ap_reg_pp0_iter2_col_assign_reg_1379_reg[1] [7]));
  LUT6 #(
    .INIT(64'h5FFF5FCF500050C0)) 
    \src_kernel_win_0_va_10_reg_1428[0]_i_1 
       (.I0(ram_reg_0),
        .I1(col_buf_0_val_0_0_fu_853_p3[0]),
        .I2(tmp_99_i_i_reg_1271),
        .I3(\src_kernel_win_0_va_10_reg_1428_reg[2] [1]),
        .I4(\src_kernel_win_0_va_10_reg_1428_reg[2] [0]),
        .I5(\src_kernel_win_0_va_10_reg_1428_reg[3] [0]),
        .O(\tmp_99_i_i_reg_1271_reg[0] [0]));
  LUT6 #(
    .INIT(64'h5FFF5FCF500050C0)) 
    \src_kernel_win_0_va_10_reg_1428[2]_i_1 
       (.I0(ram_reg_6),
        .I1(col_buf_0_val_0_0_fu_853_p3[1]),
        .I2(tmp_99_i_i_reg_1271),
        .I3(\src_kernel_win_0_va_10_reg_1428_reg[2] [1]),
        .I4(\src_kernel_win_0_va_10_reg_1428_reg[2] [0]),
        .I5(\src_kernel_win_0_va_10_reg_1428_reg[3] [2]),
        .O(\tmp_99_i_i_reg_1271_reg[0] [1]));
  LUT6 #(
    .INIT(64'h5FFF5FCF500050C0)) 
    \src_kernel_win_0_va_10_reg_1428[3]_i_1 
       (.I0(ram_reg_5),
        .I1(col_buf_0_val_0_0_fu_853_p3[2]),
        .I2(tmp_99_i_i_reg_1271),
        .I3(\src_kernel_win_0_va_10_reg_1428_reg[2] [1]),
        .I4(\src_kernel_win_0_va_10_reg_1428_reg[2] [0]),
        .I5(\src_kernel_win_0_va_10_reg_1428_reg[3] [3]),
        .O(\tmp_99_i_i_reg_1271_reg[0] [2]));
  LUT6 #(
    .INIT(64'h500050305FFF5F3F)) 
    \src_kernel_win_0_va_10_reg_1428[4]_i_1 
       (.I0(ram_reg_4),
        .I1(\src_kernel_win_0_va_10_reg_1428_reg[4] ),
        .I2(tmp_99_i_i_reg_1271),
        .I3(\src_kernel_win_0_va_10_reg_1428_reg[2] [1]),
        .I4(\src_kernel_win_0_va_10_reg_1428_reg[2] [0]),
        .I5(\src_kernel_win_0_va_10_reg_1428_reg[4]_0 ),
        .O(\tmp_99_i_i_reg_1271_reg[0] [3]));
  LUT6 #(
    .INIT(64'h500050C05FFF5FCF)) 
    \src_kernel_win_0_va_10_reg_1428[6]_i_1 
       (.I0(ram_reg_2),
        .I1(col_buf_0_val_0_0_fu_853_p3[3]),
        .I2(tmp_99_i_i_reg_1271),
        .I3(\src_kernel_win_0_va_10_reg_1428_reg[2] [1]),
        .I4(\src_kernel_win_0_va_10_reg_1428_reg[2] [0]),
        .I5(\src_kernel_win_0_va_10_reg_1428_reg[6] ),
        .O(\tmp_99_i_i_reg_1271_reg[0] [4]));
  LUT6 #(
    .INIT(64'h500050305FFF5F3F)) 
    \src_kernel_win_0_va_10_reg_1428[7]_i_1 
       (.I0(ram_reg_1),
        .I1(\src_kernel_win_0_va_10_reg_1428_reg[7] ),
        .I2(tmp_99_i_i_reg_1271),
        .I3(\src_kernel_win_0_va_10_reg_1428_reg[2] [1]),
        .I4(\src_kernel_win_0_va_10_reg_1428_reg[2] [0]),
        .I5(\src_kernel_win_0_va_10_reg_1428_reg[7]_0 ),
        .O(\tmp_99_i_i_reg_1271_reg[0] [5]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h55FF55CF)) 
    \src_kernel_win_0_va_4_fu_266[0]_i_2 
       (.I0(k_buf_0_val_5_load_reg_1416[0]),
        .I1(\right_border_buf_0_s_fu_274_reg[0] [0]),
        .I2(\right_border_buf_0_s_fu_274_reg[7] [0]),
        .I3(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .I4(\right_border_buf_0_s_fu_274_reg[0] [1]),
        .O(ram_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h55FF55CF)) 
    \src_kernel_win_0_va_4_fu_266[1]_i_3 
       (.I0(k_buf_0_val_5_load_reg_1416[1]),
        .I1(\right_border_buf_0_s_fu_274_reg[0] [0]),
        .I2(\right_border_buf_0_s_fu_274_reg[7] [1]),
        .I3(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .I4(\right_border_buf_0_s_fu_274_reg[0] [1]),
        .O(ram_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h55FF55CF)) 
    \src_kernel_win_0_va_4_fu_266[2]_i_2 
       (.I0(k_buf_0_val_5_load_reg_1416[2]),
        .I1(\right_border_buf_0_s_fu_274_reg[0] [0]),
        .I2(\right_border_buf_0_s_fu_274_reg[7] [2]),
        .I3(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .I4(\right_border_buf_0_s_fu_274_reg[0] [1]),
        .O(ram_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h55FF55CF)) 
    \src_kernel_win_0_va_4_fu_266[3]_i_2 
       (.I0(k_buf_0_val_5_load_reg_1416[3]),
        .I1(\right_border_buf_0_s_fu_274_reg[0] [0]),
        .I2(\right_border_buf_0_s_fu_274_reg[7] [3]),
        .I3(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .I4(\right_border_buf_0_s_fu_274_reg[0] [1]),
        .O(ram_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h55FF55CF)) 
    \src_kernel_win_0_va_4_fu_266[4]_i_4 
       (.I0(k_buf_0_val_5_load_reg_1416[4]),
        .I1(\right_border_buf_0_s_fu_274_reg[0] [0]),
        .I2(\right_border_buf_0_s_fu_274_reg[7] [4]),
        .I3(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .I4(\right_border_buf_0_s_fu_274_reg[0] [1]),
        .O(ram_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h55FF55CF)) 
    \src_kernel_win_0_va_4_fu_266[5]_i_4 
       (.I0(k_buf_0_val_5_load_reg_1416[5]),
        .I1(\right_border_buf_0_s_fu_274_reg[0] [0]),
        .I2(\right_border_buf_0_s_fu_274_reg[7] [5]),
        .I3(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .I4(\right_border_buf_0_s_fu_274_reg[0] [1]),
        .O(ram_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h55FF55CF)) 
    \src_kernel_win_0_va_4_fu_266[6]_i_3 
       (.I0(k_buf_0_val_5_load_reg_1416[6]),
        .I1(\right_border_buf_0_s_fu_274_reg[0] [0]),
        .I2(\right_border_buf_0_s_fu_274_reg[7] [6]),
        .I3(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .I4(\right_border_buf_0_s_fu_274_reg[0] [1]),
        .O(ram_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h55FF55CF)) 
    \src_kernel_win_0_va_4_fu_266[7]_i_5 
       (.I0(k_buf_0_val_5_load_reg_1416[7]),
        .I1(\right_border_buf_0_s_fu_274_reg[0] [0]),
        .I2(\right_border_buf_0_s_fu_274_reg[7] [7]),
        .I3(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .I4(\right_border_buf_0_s_fu_274_reg[0] [1]),
        .O(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "Loop_loop_height_dEe_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_dEe_ram_16
   (ram_reg_0,
    \row_assign_7_2_t_i_i_reg_1339_reg[0] ,
    col_buf_0_val_1_0_fu_870_p3,
    ram_reg_1,
    \row_assign_7_1_t_i_i_reg_1334_reg[0] ,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ap_clk,
    WEA,
    k_buf_0_val_3_ce0,
    k_buf_0_val_3_load_reg_14040,
    Q,
    D,
    DIADI,
    icmp_reg_1316,
    tmp_21_i_i_reg_1266,
    ram_reg_5,
    \src_kernel_win_0_va_11_reg_1435_reg[1] ,
    col_buf_0_val_0_0_fu_853_p3,
    \src_kernel_win_0_va_11_reg_1435_reg[0] ,
    tmp_99_i_i_reg_1271,
    \right_border_buf_0_1_fu_278_reg[1] ,
    \right_border_buf_0_1_fu_278_reg[7] ,
    ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
    \src_kernel_win_0_va_11_reg_1435_reg[7] ,
    \src_kernel_win_0_va_11_reg_1435_reg[7]_0 ,
    \src_kernel_win_0_va_10_reg_1428_reg[5] ,
    \src_kernel_win_0_va_10_reg_1428_reg[1] ,
    \src_kernel_win_0_va_10_reg_1428_reg[5]_0 ,
    \src_kernel_win_0_va_11_reg_1435_reg[3] ,
    \src_kernel_win_0_va_11_reg_1435_reg[2] ,
    \src_kernel_win_0_va_10_reg_1428_reg[1]_0 ,
    \src_kernel_win_0_va_10_reg_1428_reg[1]_1 );
  output [7:0]ram_reg_0;
  output [4:0]\row_assign_7_2_t_i_i_reg_1339_reg[0] ;
  output [7:0]col_buf_0_val_1_0_fu_870_p3;
  output ram_reg_1;
  output [1:0]\row_assign_7_1_t_i_i_reg_1334_reg[0] ;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_3_ce0;
  input k_buf_0_val_3_load_reg_14040;
  input [10:0]Q;
  input [10:0]D;
  input [7:0]DIADI;
  input icmp_reg_1316;
  input tmp_21_i_i_reg_1266;
  input [7:0]ram_reg_5;
  input [1:0]\src_kernel_win_0_va_11_reg_1435_reg[1] ;
  input [2:0]col_buf_0_val_0_0_fu_853_p3;
  input \src_kernel_win_0_va_11_reg_1435_reg[0] ;
  input tmp_99_i_i_reg_1271;
  input [1:0]\right_border_buf_0_1_fu_278_reg[1] ;
  input [7:0]\right_border_buf_0_1_fu_278_reg[7] ;
  input ap_reg_pp0_iter2_brmerge_i_i_reg_1368;
  input \src_kernel_win_0_va_11_reg_1435_reg[7] ;
  input \src_kernel_win_0_va_11_reg_1435_reg[7]_0 ;
  input \src_kernel_win_0_va_10_reg_1428_reg[5] ;
  input [1:0]\src_kernel_win_0_va_10_reg_1428_reg[1] ;
  input \src_kernel_win_0_va_10_reg_1428_reg[5]_0 ;
  input \src_kernel_win_0_va_11_reg_1435_reg[3] ;
  input \src_kernel_win_0_va_11_reg_1435_reg[2] ;
  input \src_kernel_win_0_va_10_reg_1428_reg[1]_0 ;
  input \src_kernel_win_0_va_10_reg_1428_reg[1]_1 ;

  wire [10:0]D;
  wire [7:0]DIADI;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_reg_pp0_iter2_brmerge_i_i_reg_1368;
  wire [2:0]col_buf_0_val_0_0_fu_853_p3;
  wire [7:0]col_buf_0_val_1_0_fu_870_p3;
  wire icmp_reg_1316;
  wire k_buf_0_val_3_ce0;
  wire k_buf_0_val_3_load_reg_14040;
  wire [7:0]k_buf_0_val_4_load_reg_1410;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire [7:0]ram_reg_5;
  wire [1:0]\right_border_buf_0_1_fu_278_reg[1] ;
  wire [7:0]\right_border_buf_0_1_fu_278_reg[7] ;
  wire [1:0]\row_assign_7_1_t_i_i_reg_1334_reg[0] ;
  wire [4:0]\row_assign_7_2_t_i_i_reg_1339_reg[0] ;
  wire [1:0]\src_kernel_win_0_va_10_reg_1428_reg[1] ;
  wire \src_kernel_win_0_va_10_reg_1428_reg[1]_0 ;
  wire \src_kernel_win_0_va_10_reg_1428_reg[1]_1 ;
  wire \src_kernel_win_0_va_10_reg_1428_reg[5] ;
  wire \src_kernel_win_0_va_10_reg_1428_reg[5]_0 ;
  wire \src_kernel_win_0_va_11_reg_1435_reg[0] ;
  wire [1:0]\src_kernel_win_0_va_11_reg_1435_reg[1] ;
  wire \src_kernel_win_0_va_11_reg_1435_reg[2] ;
  wire \src_kernel_win_0_va_11_reg_1435_reg[3] ;
  wire \src_kernel_win_0_va_11_reg_1435_reg[7] ;
  wire \src_kernel_win_0_va_11_reg_1435_reg[7]_0 ;
  wire tmp_21_i_i_reg_1266;
  wire tmp_99_i_i_reg_1271;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "Loop_loop_height_pro_U0/k_buf_0_val_4_U/Loop_loop_height_dEe_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({D,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],k_buf_0_val_4_load_reg_1410}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(k_buf_0_val_3_load_reg_14040),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_2
       (.I0(k_buf_0_val_4_load_reg_1410[7]),
        .I1(icmp_reg_1316),
        .I2(tmp_21_i_i_reg_1266),
        .I3(ram_reg_5[7]),
        .O(ram_reg_0[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_3__0
       (.I0(k_buf_0_val_4_load_reg_1410[6]),
        .I1(icmp_reg_1316),
        .I2(tmp_21_i_i_reg_1266),
        .I3(ram_reg_5[6]),
        .O(ram_reg_0[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_4
       (.I0(k_buf_0_val_4_load_reg_1410[5]),
        .I1(icmp_reg_1316),
        .I2(tmp_21_i_i_reg_1266),
        .I3(ram_reg_5[5]),
        .O(ram_reg_0[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_5
       (.I0(k_buf_0_val_4_load_reg_1410[4]),
        .I1(icmp_reg_1316),
        .I2(tmp_21_i_i_reg_1266),
        .I3(ram_reg_5[4]),
        .O(ram_reg_0[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_6
       (.I0(k_buf_0_val_4_load_reg_1410[3]),
        .I1(icmp_reg_1316),
        .I2(tmp_21_i_i_reg_1266),
        .I3(ram_reg_5[3]),
        .O(ram_reg_0[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_7
       (.I0(k_buf_0_val_4_load_reg_1410[2]),
        .I1(icmp_reg_1316),
        .I2(tmp_21_i_i_reg_1266),
        .I3(ram_reg_5[2]),
        .O(ram_reg_0[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_8
       (.I0(k_buf_0_val_4_load_reg_1410[1]),
        .I1(icmp_reg_1316),
        .I2(tmp_21_i_i_reg_1266),
        .I3(ram_reg_5[1]),
        .O(ram_reg_0[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_9
       (.I0(k_buf_0_val_4_load_reg_1410[0]),
        .I1(icmp_reg_1316),
        .I2(tmp_21_i_i_reg_1266),
        .I3(ram_reg_5[0]),
        .O(ram_reg_0[0]));
  LUT5 #(
    .INIT(32'hAA00AA30)) 
    \right_border_buf_0_1_fu_278[0]_i_1 
       (.I0(k_buf_0_val_4_load_reg_1410[0]),
        .I1(\right_border_buf_0_1_fu_278_reg[1] [0]),
        .I2(\right_border_buf_0_1_fu_278_reg[7] [0]),
        .I3(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .I4(\right_border_buf_0_1_fu_278_reg[1] [1]),
        .O(col_buf_0_val_1_0_fu_870_p3[0]));
  LUT5 #(
    .INIT(32'hAA00AA30)) 
    \right_border_buf_0_1_fu_278[1]_i_1 
       (.I0(k_buf_0_val_4_load_reg_1410[1]),
        .I1(\right_border_buf_0_1_fu_278_reg[1] [0]),
        .I2(\right_border_buf_0_1_fu_278_reg[7] [1]),
        .I3(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .I4(\right_border_buf_0_1_fu_278_reg[1] [1]),
        .O(col_buf_0_val_1_0_fu_870_p3[1]));
  LUT5 #(
    .INIT(32'hAA00AA30)) 
    \right_border_buf_0_1_fu_278[2]_i_1 
       (.I0(k_buf_0_val_4_load_reg_1410[2]),
        .I1(\right_border_buf_0_1_fu_278_reg[1] [0]),
        .I2(\right_border_buf_0_1_fu_278_reg[7] [2]),
        .I3(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .I4(\right_border_buf_0_1_fu_278_reg[1] [1]),
        .O(col_buf_0_val_1_0_fu_870_p3[2]));
  LUT5 #(
    .INIT(32'hAA00AA30)) 
    \right_border_buf_0_1_fu_278[3]_i_1 
       (.I0(k_buf_0_val_4_load_reg_1410[3]),
        .I1(\right_border_buf_0_1_fu_278_reg[1] [0]),
        .I2(\right_border_buf_0_1_fu_278_reg[7] [3]),
        .I3(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .I4(\right_border_buf_0_1_fu_278_reg[1] [1]),
        .O(col_buf_0_val_1_0_fu_870_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hCCDC0010)) 
    \right_border_buf_0_1_fu_278[4]_i_1 
       (.I0(\right_border_buf_0_1_fu_278_reg[1] [1]),
        .I1(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .I2(\right_border_buf_0_1_fu_278_reg[7] [4]),
        .I3(\right_border_buf_0_1_fu_278_reg[1] [0]),
        .I4(k_buf_0_val_4_load_reg_1410[4]),
        .O(col_buf_0_val_1_0_fu_870_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hCCDC0010)) 
    \right_border_buf_0_1_fu_278[5]_i_1 
       (.I0(\right_border_buf_0_1_fu_278_reg[1] [1]),
        .I1(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .I2(\right_border_buf_0_1_fu_278_reg[7] [5]),
        .I3(\right_border_buf_0_1_fu_278_reg[1] [0]),
        .I4(k_buf_0_val_4_load_reg_1410[5]),
        .O(col_buf_0_val_1_0_fu_870_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hCCDC0010)) 
    \right_border_buf_0_1_fu_278[6]_i_1 
       (.I0(\right_border_buf_0_1_fu_278_reg[1] [1]),
        .I1(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .I2(\right_border_buf_0_1_fu_278_reg[7] [6]),
        .I3(\right_border_buf_0_1_fu_278_reg[1] [0]),
        .I4(k_buf_0_val_4_load_reg_1410[6]),
        .O(col_buf_0_val_1_0_fu_870_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hCCDC0010)) 
    \right_border_buf_0_1_fu_278[7]_i_2 
       (.I0(\right_border_buf_0_1_fu_278_reg[1] [1]),
        .I1(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .I2(\right_border_buf_0_1_fu_278_reg[7] [7]),
        .I3(\right_border_buf_0_1_fu_278_reg[1] [0]),
        .I4(k_buf_0_val_4_load_reg_1410[7]),
        .O(col_buf_0_val_1_0_fu_870_p3[7]));
  LUT6 #(
    .INIT(64'h33A033AFAAAAAAAA)) 
    \src_kernel_win_0_va_10_reg_1428[1]_i_1 
       (.I0(col_buf_0_val_1_0_fu_870_p3[1]),
        .I1(\src_kernel_win_0_va_10_reg_1428_reg[1]_1 ),
        .I2(\src_kernel_win_0_va_10_reg_1428_reg[1] [0]),
        .I3(\src_kernel_win_0_va_10_reg_1428_reg[1] [1]),
        .I4(\src_kernel_win_0_va_10_reg_1428_reg[1]_0 ),
        .I5(tmp_99_i_i_reg_1271),
        .O(\row_assign_7_1_t_i_i_reg_1334_reg[0] [0]));
  LUT6 #(
    .INIT(64'h3350335F55555555)) 
    \src_kernel_win_0_va_10_reg_1428[5]_i_1 
       (.I0(ram_reg_2),
        .I1(\src_kernel_win_0_va_10_reg_1428_reg[5] ),
        .I2(\src_kernel_win_0_va_10_reg_1428_reg[1] [0]),
        .I3(\src_kernel_win_0_va_10_reg_1428_reg[1] [1]),
        .I4(\src_kernel_win_0_va_10_reg_1428_reg[5]_0 ),
        .I5(tmp_99_i_i_reg_1271),
        .O(\row_assign_7_1_t_i_i_reg_1334_reg[0] [1]));
  LUT6 #(
    .INIT(64'h00FF00FFB8B800FF)) 
    \src_kernel_win_0_va_4_fu_266[0]_i_1 
       (.I0(col_buf_0_val_1_0_fu_870_p3[0]),
        .I1(\src_kernel_win_0_va_11_reg_1435_reg[1] [0]),
        .I2(col_buf_0_val_0_0_fu_853_p3[0]),
        .I3(\src_kernel_win_0_va_11_reg_1435_reg[0] ),
        .I4(tmp_99_i_i_reg_1271),
        .I5(\src_kernel_win_0_va_11_reg_1435_reg[1] [1]),
        .O(\row_assign_7_2_t_i_i_reg_1339_reg[0] [0]));
  LUT6 #(
    .INIT(64'h00FF00FF8B8B00FF)) 
    \src_kernel_win_0_va_4_fu_266[1]_i_1 
       (.I0(col_buf_0_val_1_0_fu_870_p3[1]),
        .I1(\src_kernel_win_0_va_11_reg_1435_reg[1] [0]),
        .I2(\src_kernel_win_0_va_10_reg_1428_reg[1]_0 ),
        .I3(\src_kernel_win_0_va_10_reg_1428_reg[1]_1 ),
        .I4(tmp_99_i_i_reg_1271),
        .I5(\src_kernel_win_0_va_11_reg_1435_reg[1] [1]),
        .O(\row_assign_7_2_t_i_i_reg_1339_reg[0] [1]));
  LUT6 #(
    .INIT(64'h00FF00FFB8B800FF)) 
    \src_kernel_win_0_va_4_fu_266[2]_i_1 
       (.I0(col_buf_0_val_1_0_fu_870_p3[2]),
        .I1(\src_kernel_win_0_va_11_reg_1435_reg[1] [0]),
        .I2(col_buf_0_val_0_0_fu_853_p3[1]),
        .I3(\src_kernel_win_0_va_11_reg_1435_reg[2] ),
        .I4(tmp_99_i_i_reg_1271),
        .I5(\src_kernel_win_0_va_11_reg_1435_reg[1] [1]),
        .O(\row_assign_7_2_t_i_i_reg_1339_reg[0] [2]));
  LUT6 #(
    .INIT(64'h00FF00FFB8B800FF)) 
    \src_kernel_win_0_va_4_fu_266[3]_i_1 
       (.I0(col_buf_0_val_1_0_fu_870_p3[3]),
        .I1(\src_kernel_win_0_va_11_reg_1435_reg[1] [0]),
        .I2(col_buf_0_val_0_0_fu_853_p3[2]),
        .I3(\src_kernel_win_0_va_11_reg_1435_reg[3] ),
        .I4(tmp_99_i_i_reg_1271),
        .I5(\src_kernel_win_0_va_11_reg_1435_reg[1] [1]),
        .O(\row_assign_7_2_t_i_i_reg_1339_reg[0] [3]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h55FF55CF)) 
    \src_kernel_win_0_va_4_fu_266[4]_i_3 
       (.I0(k_buf_0_val_4_load_reg_1410[4]),
        .I1(\right_border_buf_0_1_fu_278_reg[1] [0]),
        .I2(\right_border_buf_0_1_fu_278_reg[7] [4]),
        .I3(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .I4(\right_border_buf_0_1_fu_278_reg[1] [1]),
        .O(ram_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h55FF55CF)) 
    \src_kernel_win_0_va_4_fu_266[5]_i_3 
       (.I0(k_buf_0_val_4_load_reg_1410[5]),
        .I1(\right_border_buf_0_1_fu_278_reg[1] [0]),
        .I2(\right_border_buf_0_1_fu_278_reg[7] [5]),
        .I3(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .I4(\right_border_buf_0_1_fu_278_reg[1] [1]),
        .O(ram_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h55FF55CF)) 
    \src_kernel_win_0_va_4_fu_266[6]_i_2 
       (.I0(k_buf_0_val_4_load_reg_1410[6]),
        .I1(\right_border_buf_0_1_fu_278_reg[1] [0]),
        .I2(\right_border_buf_0_1_fu_278_reg[7] [6]),
        .I3(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .I4(\right_border_buf_0_1_fu_278_reg[1] [1]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'h00004700FFFF47FF)) 
    \src_kernel_win_0_va_4_fu_266[7]_i_2 
       (.I0(ram_reg_1),
        .I1(\src_kernel_win_0_va_11_reg_1435_reg[1] [0]),
        .I2(\src_kernel_win_0_va_11_reg_1435_reg[7] ),
        .I3(tmp_99_i_i_reg_1271),
        .I4(\src_kernel_win_0_va_11_reg_1435_reg[1] [1]),
        .I5(\src_kernel_win_0_va_11_reg_1435_reg[7]_0 ),
        .O(\row_assign_7_2_t_i_i_reg_1339_reg[0] [4]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h55FF55CF)) 
    \src_kernel_win_0_va_4_fu_266[7]_i_3 
       (.I0(k_buf_0_val_4_load_reg_1410[7]),
        .I1(\right_border_buf_0_1_fu_278_reg[1] [0]),
        .I2(\right_border_buf_0_1_fu_278_reg[7] [7]),
        .I3(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .I4(\right_border_buf_0_1_fu_278_reg[1] [1]),
        .O(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "Loop_loop_height_dEe_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_dEe_ram_17
   (k_buf_0_val_3_load_reg_14040,
    DIADI,
    src_kernel_win_0_va_9_fu_919_p3,
    ram_reg_0,
    col_buf_0_val_0_0_fu_853_p3,
    \row_assign_7_2_t_i_i_reg_1339_reg[0] ,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ap_clk,
    k_buf_0_val_3_ce0,
    Q,
    D,
    ram_reg_4,
    ap_enable_reg_pp0_iter2,
    ram_reg_5,
    icmp_reg_1316,
    tmp_21_i_i_reg_1266,
    ram_reg_6,
    \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[7] ,
    \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[6] ,
    tmp_99_i_i_reg_1271,
    \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[7]_0 ,
    \src_kernel_win_0_va_11_reg_1435_reg[6] ,
    \src_kernel_win_0_va_11_reg_1435_reg[6]_0 ,
    \src_kernel_win_0_va_11_reg_1435_reg[4] ,
    \src_kernel_win_0_va_11_reg_1435_reg[5] ,
    \src_kernel_win_0_va_11_reg_1435_reg[5]_0 ,
    \src_kernel_win_0_va_11_reg_1435_reg[4]_0 ,
    \src_kernel_win_0_va_11_reg_1435_reg[4]_1 ,
    \right_border_buf_0_2_fu_282_reg[0] ,
    ap_reg_pp0_iter2_brmerge_i_i_reg_1368,
    \right_border_buf_0_2_fu_282_reg[7] ,
    ram_reg_7,
    ap_reg_pp0_iter1_or_cond_i_i_i_i_reg_1363);
  output k_buf_0_val_3_load_reg_14040;
  output [7:0]DIADI;
  output [1:0]src_kernel_win_0_va_9_fu_919_p3;
  output ram_reg_0;
  output [7:0]col_buf_0_val_0_0_fu_853_p3;
  output [2:0]\row_assign_7_2_t_i_i_reg_1339_reg[0] ;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  input ap_clk;
  input k_buf_0_val_3_ce0;
  input [10:0]Q;
  input [10:0]D;
  input [7:0]ram_reg_4;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_5;
  input icmp_reg_1316;
  input tmp_21_i_i_reg_1266;
  input [7:0]ram_reg_6;
  input \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[7] ;
  input [1:0]\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[6] ;
  input tmp_99_i_i_reg_1271;
  input \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[7]_0 ;
  input \src_kernel_win_0_va_11_reg_1435_reg[6] ;
  input \src_kernel_win_0_va_11_reg_1435_reg[6]_0 ;
  input [1:0]\src_kernel_win_0_va_11_reg_1435_reg[4] ;
  input \src_kernel_win_0_va_11_reg_1435_reg[5] ;
  input \src_kernel_win_0_va_11_reg_1435_reg[5]_0 ;
  input \src_kernel_win_0_va_11_reg_1435_reg[4]_0 ;
  input \src_kernel_win_0_va_11_reg_1435_reg[4]_1 ;
  input [1:0]\right_border_buf_0_2_fu_282_reg[0] ;
  input ap_reg_pp0_iter2_brmerge_i_i_reg_1368;
  input [7:0]\right_border_buf_0_2_fu_282_reg[7] ;
  input ram_reg_7;
  input ap_reg_pp0_iter1_or_cond_i_i_i_i_reg_1363;

  wire [10:0]D;
  wire [7:0]DIADI;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_reg_pp0_iter1_or_cond_i_i_i_i_reg_1363;
  wire ap_reg_pp0_iter2_brmerge_i_i_reg_1368;
  wire [1:0]\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[6] ;
  wire \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[7] ;
  wire \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[7]_0 ;
  wire [7:0]col_buf_0_val_0_0_fu_853_p3;
  wire icmp_reg_1316;
  wire k_buf_0_val_3_ce0;
  wire k_buf_0_val_3_ce1;
  wire [7:0]k_buf_0_val_3_load_reg_1404;
  wire k_buf_0_val_3_load_reg_14040;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [7:0]ram_reg_4;
  wire ram_reg_5;
  wire [7:0]ram_reg_6;
  wire ram_reg_7;
  wire [1:0]\right_border_buf_0_2_fu_282_reg[0] ;
  wire [7:0]\right_border_buf_0_2_fu_282_reg[7] ;
  wire [2:0]\row_assign_7_2_t_i_i_reg_1339_reg[0] ;
  wire [1:0]\src_kernel_win_0_va_11_reg_1435_reg[4] ;
  wire \src_kernel_win_0_va_11_reg_1435_reg[4]_0 ;
  wire \src_kernel_win_0_va_11_reg_1435_reg[4]_1 ;
  wire \src_kernel_win_0_va_11_reg_1435_reg[5] ;
  wire \src_kernel_win_0_va_11_reg_1435_reg[5]_0 ;
  wire \src_kernel_win_0_va_11_reg_1435_reg[6] ;
  wire \src_kernel_win_0_va_11_reg_1435_reg[6]_0 ;
  wire [1:0]src_kernel_win_0_va_9_fu_919_p3;
  wire tmp_21_i_i_reg_1266;
  wire tmp_99_i_i_reg_1271;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0CAA3FAA2EAA2EAA)) 
    \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[6]_srl3_i_1 
       (.I0(col_buf_0_val_0_0_fu_853_p3[6]),
        .I1(\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[6] [1]),
        .I2(\src_kernel_win_0_va_11_reg_1435_reg[6] ),
        .I3(tmp_99_i_i_reg_1271),
        .I4(\src_kernel_win_0_va_11_reg_1435_reg[6]_0 ),
        .I5(\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[6] [0]),
        .O(src_kernel_win_0_va_9_fu_919_p3[0]));
  LUT6 #(
    .INIT(64'h30553F5535553555)) 
    \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[7]_srl3_i_1 
       (.I0(ram_reg_0),
        .I1(\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[7] ),
        .I2(\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[6] [1]),
        .I3(tmp_99_i_i_reg_1271),
        .I4(\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[7]_0 ),
        .I5(\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[6] [0]),
        .O(src_kernel_win_0_va_9_fu_919_p3[1]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "Loop_loop_height_pro_U0/k_buf_0_val_3_U/Loop_loop_height_dEe_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({D,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_4}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],k_buf_0_val_3_load_reg_1404}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(k_buf_0_val_3_ce1),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(k_buf_0_val_3_load_reg_14040),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({k_buf_0_val_3_ce1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_15
       (.I0(k_buf_0_val_3_load_reg_1404[7]),
        .I1(icmp_reg_1316),
        .I2(tmp_21_i_i_reg_1266),
        .I3(ram_reg_6[7]),
        .O(DIADI[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_16
       (.I0(k_buf_0_val_3_load_reg_1404[6]),
        .I1(icmp_reg_1316),
        .I2(tmp_21_i_i_reg_1266),
        .I3(ram_reg_6[6]),
        .O(DIADI[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_17
       (.I0(k_buf_0_val_3_load_reg_1404[5]),
        .I1(icmp_reg_1316),
        .I2(tmp_21_i_i_reg_1266),
        .I3(ram_reg_6[5]),
        .O(DIADI[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_18
       (.I0(k_buf_0_val_3_load_reg_1404[4]),
        .I1(icmp_reg_1316),
        .I2(tmp_21_i_i_reg_1266),
        .I3(ram_reg_6[4]),
        .O(DIADI[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_19
       (.I0(k_buf_0_val_3_load_reg_1404[3]),
        .I1(icmp_reg_1316),
        .I2(tmp_21_i_i_reg_1266),
        .I3(ram_reg_6[3]),
        .O(DIADI[3]));
  LUT6 #(
    .INIT(64'h2022200000000000)) 
    ram_reg_i_1__0
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ram_reg_5),
        .I2(tmp_21_i_i_reg_1266),
        .I3(icmp_reg_1316),
        .I4(ram_reg_7),
        .I5(ap_reg_pp0_iter1_or_cond_i_i_i_i_reg_1363),
        .O(k_buf_0_val_3_ce1));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_20
       (.I0(k_buf_0_val_3_load_reg_1404[2]),
        .I1(icmp_reg_1316),
        .I2(tmp_21_i_i_reg_1266),
        .I3(ram_reg_6[2]),
        .O(DIADI[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_21
       (.I0(k_buf_0_val_3_load_reg_1404[1]),
        .I1(icmp_reg_1316),
        .I2(tmp_21_i_i_reg_1266),
        .I3(ram_reg_6[1]),
        .O(DIADI[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_22
       (.I0(k_buf_0_val_3_load_reg_1404[0]),
        .I1(icmp_reg_1316),
        .I2(tmp_21_i_i_reg_1266),
        .I3(ram_reg_6[0]),
        .O(DIADI[0]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_3
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ram_reg_5),
        .O(k_buf_0_val_3_load_reg_14040));
  LUT5 #(
    .INIT(32'hAA00AA30)) 
    \right_border_buf_0_2_fu_282[0]_i_1 
       (.I0(k_buf_0_val_3_load_reg_1404[0]),
        .I1(\right_border_buf_0_2_fu_282_reg[0] [0]),
        .I2(\right_border_buf_0_2_fu_282_reg[7] [0]),
        .I3(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .I4(\right_border_buf_0_2_fu_282_reg[0] [1]),
        .O(col_buf_0_val_0_0_fu_853_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hCCDC0010)) 
    \right_border_buf_0_2_fu_282[1]_i_1 
       (.I0(\right_border_buf_0_2_fu_282_reg[0] [1]),
        .I1(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .I2(\right_border_buf_0_2_fu_282_reg[7] [1]),
        .I3(\right_border_buf_0_2_fu_282_reg[0] [0]),
        .I4(k_buf_0_val_3_load_reg_1404[1]),
        .O(col_buf_0_val_0_0_fu_853_p3[1]));
  LUT5 #(
    .INIT(32'hAA00AA30)) 
    \right_border_buf_0_2_fu_282[2]_i_1 
       (.I0(k_buf_0_val_3_load_reg_1404[2]),
        .I1(\right_border_buf_0_2_fu_282_reg[0] [0]),
        .I2(\right_border_buf_0_2_fu_282_reg[7] [2]),
        .I3(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .I4(\right_border_buf_0_2_fu_282_reg[0] [1]),
        .O(col_buf_0_val_0_0_fu_853_p3[2]));
  LUT5 #(
    .INIT(32'hAA00AA30)) 
    \right_border_buf_0_2_fu_282[3]_i_1 
       (.I0(k_buf_0_val_3_load_reg_1404[3]),
        .I1(\right_border_buf_0_2_fu_282_reg[0] [0]),
        .I2(\right_border_buf_0_2_fu_282_reg[7] [3]),
        .I3(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .I4(\right_border_buf_0_2_fu_282_reg[0] [1]),
        .O(col_buf_0_val_0_0_fu_853_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hCCDC0010)) 
    \right_border_buf_0_2_fu_282[4]_i_1 
       (.I0(\right_border_buf_0_2_fu_282_reg[0] [1]),
        .I1(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .I2(\right_border_buf_0_2_fu_282_reg[7] [4]),
        .I3(\right_border_buf_0_2_fu_282_reg[0] [0]),
        .I4(k_buf_0_val_3_load_reg_1404[4]),
        .O(col_buf_0_val_0_0_fu_853_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hCCDC0010)) 
    \right_border_buf_0_2_fu_282[5]_i_1 
       (.I0(\right_border_buf_0_2_fu_282_reg[0] [1]),
        .I1(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .I2(\right_border_buf_0_2_fu_282_reg[7] [5]),
        .I3(\right_border_buf_0_2_fu_282_reg[0] [0]),
        .I4(k_buf_0_val_3_load_reg_1404[5]),
        .O(col_buf_0_val_0_0_fu_853_p3[5]));
  LUT5 #(
    .INIT(32'hAA00AA30)) 
    \right_border_buf_0_2_fu_282[6]_i_1 
       (.I0(k_buf_0_val_3_load_reg_1404[6]),
        .I1(\right_border_buf_0_2_fu_282_reg[0] [0]),
        .I2(\right_border_buf_0_2_fu_282_reg[7] [6]),
        .I3(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .I4(\right_border_buf_0_2_fu_282_reg[0] [1]),
        .O(col_buf_0_val_0_0_fu_853_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hCCDC0010)) 
    \right_border_buf_0_2_fu_282[7]_i_1 
       (.I0(\right_border_buf_0_2_fu_282_reg[0] [1]),
        .I1(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .I2(\right_border_buf_0_2_fu_282_reg[7] [7]),
        .I3(\right_border_buf_0_2_fu_282_reg[0] [0]),
        .I4(k_buf_0_val_3_load_reg_1404[7]),
        .O(col_buf_0_val_0_0_fu_853_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h55FF55CF)) 
    \src_kernel_win_0_va_4_fu_266[1]_i_2 
       (.I0(k_buf_0_val_3_load_reg_1404[1]),
        .I1(\right_border_buf_0_2_fu_282_reg[0] [0]),
        .I2(\right_border_buf_0_2_fu_282_reg[7] [1]),
        .I3(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .I4(\right_border_buf_0_2_fu_282_reg[0] [1]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'h00FF00FF1B1B00FF)) 
    \src_kernel_win_0_va_4_fu_266[4]_i_1 
       (.I0(\src_kernel_win_0_va_11_reg_1435_reg[4] [0]),
        .I1(ram_reg_2),
        .I2(\src_kernel_win_0_va_11_reg_1435_reg[4]_0 ),
        .I3(\src_kernel_win_0_va_11_reg_1435_reg[4]_1 ),
        .I4(tmp_99_i_i_reg_1271),
        .I5(\src_kernel_win_0_va_11_reg_1435_reg[4] [1]),
        .O(\row_assign_7_2_t_i_i_reg_1339_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h55FF55CF)) 
    \src_kernel_win_0_va_4_fu_266[4]_i_2 
       (.I0(k_buf_0_val_3_load_reg_1404[4]),
        .I1(\right_border_buf_0_2_fu_282_reg[0] [0]),
        .I2(\right_border_buf_0_2_fu_282_reg[7] [4]),
        .I3(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .I4(\right_border_buf_0_2_fu_282_reg[0] [1]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'h00FF00FF1B1B00FF)) 
    \src_kernel_win_0_va_4_fu_266[5]_i_1 
       (.I0(\src_kernel_win_0_va_11_reg_1435_reg[4] [0]),
        .I1(ram_reg_1),
        .I2(\src_kernel_win_0_va_11_reg_1435_reg[5] ),
        .I3(\src_kernel_win_0_va_11_reg_1435_reg[5]_0 ),
        .I4(tmp_99_i_i_reg_1271),
        .I5(\src_kernel_win_0_va_11_reg_1435_reg[4] [1]),
        .O(\row_assign_7_2_t_i_i_reg_1339_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h55FF55CF)) 
    \src_kernel_win_0_va_4_fu_266[5]_i_2 
       (.I0(k_buf_0_val_3_load_reg_1404[5]),
        .I1(\right_border_buf_0_2_fu_282_reg[0] [0]),
        .I2(\right_border_buf_0_2_fu_282_reg[7] [5]),
        .I3(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .I4(\right_border_buf_0_2_fu_282_reg[0] [1]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'h00FF00FF2E2E00FF)) 
    \src_kernel_win_0_va_4_fu_266[6]_i_1 
       (.I0(col_buf_0_val_0_0_fu_853_p3[6]),
        .I1(\src_kernel_win_0_va_11_reg_1435_reg[4] [0]),
        .I2(\src_kernel_win_0_va_11_reg_1435_reg[6]_0 ),
        .I3(\src_kernel_win_0_va_11_reg_1435_reg[6] ),
        .I4(tmp_99_i_i_reg_1271),
        .I5(\src_kernel_win_0_va_11_reg_1435_reg[4] [1]),
        .O(\row_assign_7_2_t_i_i_reg_1339_reg[0] [2]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h55FF55CF)) 
    \src_kernel_win_0_va_4_fu_266[7]_i_4 
       (.I0(k_buf_0_val_3_load_reg_1404[7]),
        .I1(\right_border_buf_0_2_fu_282_reg[0] [0]),
        .I2(\right_border_buf_0_2_fu_282_reg[7] [7]),
        .I3(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .I4(\right_border_buf_0_2_fu_282_reg[0] [1]),
        .O(ram_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_pro_dilate
   (shiftReg_ce,
    \mOutPtr_reg[0] ,
    Loop_loop_height_pro_U0_g_img_0_data_stream_0_V_read,
    ap_rst_n_0,
    Q,
    shiftReg_ce_0,
    \t_V_1_reg_433_reg[10]_0 ,
    \t_V_1_reg_433_reg[9]_0 ,
    \t_V_1_reg_433_reg[8]_0 ,
    \t_V_1_reg_433_reg[6]_0 ,
    \t_V_reg_421_reg[10]_0 ,
    \t_V_reg_421_reg[8]_0 ,
    \t_V_reg_421_reg[7]_0 ,
    \tmp_7_reg_1491_reg[7]_0 ,
    ap_clk,
    ap_rst_n_inv,
    switch_loc_c_dout,
    DI,
    \or_cond_i_i_i_i_reg_1363_reg[0]_0 ,
    S,
    \tmp_104_2_i_i_reg_1306_reg[0]_0 ,
    \tmp_104_1_i_i_reg_1295_reg[0]_0 ,
    \tmp_104_1_i_i_reg_1295_reg[0]_1 ,
    \tmp_104_1_i_i_reg_1295_reg[0]_2 ,
    shiftReg_ce_1,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n,
    shiftReg_ce_2,
    \ap_CS_fsm_reg[0]_0 ,
    \p_neg393_i_cast_loc_r_reg_1215_reg[0]_0 ,
    rows_cast727_loc_c_empty_n,
    tmp_16_loc_c_empty_n,
    Loop_loop_height_pro_U0_ap_start,
    tmp_16_cast_loc_c_empty_n,
    g_img_0_data_stream_s_empty_n,
    g_img_1_data_stream_s_full_n,
    tmp_28_i_i_fu_776_p2_carry__0_0,
    \SRL_SIG_reg[0]_3 ,
    \tmp_104_2_i_i_reg_1306_reg[0]_1 ,
    out,
    \tmp_15_loc_read_reg_1199_reg[10]_0 ,
    \rows_cast727_loc_rea_reg_1209_reg[10]_0 ,
    \tmp_16_loc_read_reg_1225_reg[10]_0 ,
    \tmp_reg_1220_reg[1]_0 ,
    \p_neg393_i_cast_loc_r_reg_1215_reg[1]_0 ,
    D);
  output shiftReg_ce;
  output \mOutPtr_reg[0] ;
  output Loop_loop_height_pro_U0_g_img_0_data_stream_0_V_read;
  output ap_rst_n_0;
  output [0:0]Q;
  output shiftReg_ce_0;
  output [2:0]\t_V_1_reg_433_reg[10]_0 ;
  output \t_V_1_reg_433_reg[9]_0 ;
  output \t_V_1_reg_433_reg[8]_0 ;
  output \t_V_1_reg_433_reg[6]_0 ;
  output [2:0]\t_V_reg_421_reg[10]_0 ;
  output \t_V_reg_421_reg[8]_0 ;
  output \t_V_reg_421_reg[7]_0 ;
  output [7:0]\tmp_7_reg_1491_reg[7]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input switch_loc_c_dout;
  input [0:0]DI;
  input [0:0]\or_cond_i_i_i_i_reg_1363_reg[0]_0 ;
  input [0:0]S;
  input [0:0]\tmp_104_2_i_i_reg_1306_reg[0]_0 ;
  input [0:0]\tmp_104_1_i_i_reg_1295_reg[0]_0 ;
  input [0:0]\tmp_104_1_i_i_reg_1295_reg[0]_1 ;
  input [0:0]\tmp_104_1_i_i_reg_1295_reg[0]_2 ;
  input shiftReg_ce_1;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n;
  input shiftReg_ce_2;
  input \ap_CS_fsm_reg[0]_0 ;
  input \p_neg393_i_cast_loc_r_reg_1215_reg[0]_0 ;
  input rows_cast727_loc_c_empty_n;
  input tmp_16_loc_c_empty_n;
  input Loop_loop_height_pro_U0_ap_start;
  input tmp_16_cast_loc_c_empty_n;
  input g_img_0_data_stream_s_empty_n;
  input g_img_1_data_stream_s_full_n;
  input [11:0]tmp_28_i_i_fu_776_p2_carry__0_0;
  input [1:0]\SRL_SIG_reg[0]_3 ;
  input [11:0]\tmp_104_2_i_i_reg_1306_reg[0]_1 ;
  input [10:0]out;
  input [10:0]\tmp_15_loc_read_reg_1199_reg[10]_0 ;
  input [10:0]\rows_cast727_loc_rea_reg_1209_reg[10]_0 ;
  input [10:0]\tmp_16_loc_read_reg_1225_reg[10]_0 ;
  input [1:0]\tmp_reg_1220_reg[1]_0 ;
  input [1:0]\p_neg393_i_cast_loc_r_reg_1215_reg[1]_0 ;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]DI;
  wire [10:1]ImagLoc_x_cast_fu_756_p2;
  wire [10:0]ImagLoc_x_cast_reg_1358;
  wire ImagLoc_x_cast_reg_13580;
  wire \ImagLoc_x_cast_reg_1358[9]_i_2_n_0 ;
  wire [11:11]ImagLoc_x_fu_750_p2;
  wire [0:0]ImagLoc_x_fu_750_p2__0;
  wire [11:11]ImagLoc_x_reg_1353;
  wire Loop_loop_height_pro_U0_ap_start;
  wire Loop_loop_height_pro_U0_g_img_0_data_stream_0_V_read;
  wire [0:0]Q;
  wire [0:0]S;
  wire [1:0]\SRL_SIG_reg[0]_3 ;
  wire \ap_CS_fsm[4]_i_2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [4:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state4;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9_i_1_n_0;
  wire ap_enable_reg_pp0_iter9_reg_n_0;
  wire ap_reg_pp0_iter1_brmerge_i_i_reg_1368;
  wire ap_reg_pp0_iter1_exitcond388_i_i_i_reg_1344;
  wire ap_reg_pp0_iter1_or_cond_i_i_i_i_reg_1363;
  wire ap_reg_pp0_iter1_or_cond_i_i_i_reg_1375;
  wire ap_reg_pp0_iter2_brmerge_i_i_reg_1368;
  wire [1:0]ap_reg_pp0_iter2_col_assign_reg_1379;
  wire ap_reg_pp0_iter2_exitcond388_i_i_i_reg_1344;
  wire [10:0]ap_reg_pp0_iter2_k_buf_0_val_5_addr_reg_1398;
  wire ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363;
  wire ap_reg_pp0_iter2_or_cond_i_i_i_reg_1375;
  wire [7:0]ap_reg_pp0_iter2_reg_444;
  wire ap_reg_pp0_iter3_exitcond388_i_i_i_reg_1344;
  wire ap_reg_pp0_iter3_or_cond_i_i_i_reg_1375;
  wire ap_reg_pp0_iter4_exitcond388_i_i_i_reg_1344;
  wire ap_reg_pp0_iter4_or_cond_i_i_i_reg_1375;
  wire [7:0]ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428;
  wire ap_reg_pp0_iter5_exitcond388_i_i_i_reg_1344;
  wire ap_reg_pp0_iter5_or_cond_i_i_i_reg_1375;
  wire [7:0]ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428;
  wire \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[0]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[1]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[2]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[3]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[4]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[5]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[6]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[7]_srl3_n_0 ;
  wire ap_reg_pp0_iter6_exitcond388_i_i_i_reg_1344;
  wire ap_reg_pp0_iter6_or_cond_i_i_i_reg_1375;
  wire [7:0]ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421;
  wire ap_reg_pp0_iter7_or_cond_i_i_i_reg_1375;
  wire [7:0]ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421;
  wire ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire brmerge_i_i_fu_787_p2;
  wire brmerge_i_i_reg_1368;
  wire ce11;
  wire [1:0]col_assign_fu_828_p23_out;
  wire [1:0]col_assign_reg_1379;
  wire [7:0]col_buf_0_val_0_0_fu_853_p3;
  wire [7:0]col_buf_0_val_1_0_fu_870_p3;
  wire [7:0]col_buf_0_val_2_0_fu_887_p3;
  wire exitcond388_i_i_i_fu_723_p2_carry_i_1_n_0;
  wire exitcond388_i_i_i_fu_723_p2_carry_i_2_n_0;
  wire exitcond388_i_i_i_fu_723_p2_carry_i_3_n_0;
  wire exitcond388_i_i_i_fu_723_p2_carry_i_4_n_0;
  wire exitcond388_i_i_i_fu_723_p2_carry_n_1;
  wire exitcond388_i_i_i_fu_723_p2_carry_n_2;
  wire exitcond388_i_i_i_fu_723_p2_carry_n_3;
  wire exitcond388_i_i_i_reg_1344;
  wire exitcond389_i_i_i_fu_471_p2;
  wire exitcond389_i_i_i_fu_471_p2_carry_i_1_n_0;
  wire exitcond389_i_i_i_fu_471_p2_carry_i_2_n_0;
  wire exitcond389_i_i_i_fu_471_p2_carry_i_3_n_0;
  wire exitcond389_i_i_i_fu_471_p2_carry_i_4_n_0;
  wire exitcond389_i_i_i_fu_471_p2_carry_n_1;
  wire exitcond389_i_i_i_fu_471_p2_carry_n_2;
  wire exitcond389_i_i_i_fu_471_p2_carry_n_3;
  wire g_img_0_data_stream_s_empty_n;
  wire g_img_1_data_stream_s_full_n;
  wire [10:0]i_V_fu_476_p2;
  wire [10:0]i_V_reg_1261;
  wire \i_V_reg_1261[10]_i_2_n_0 ;
  wire \i_V_reg_1261[6]_i_2_n_0 ;
  wire icmp_reg_1316;
  wire \icmp_reg_1316[0]_i_1_n_0 ;
  wire [10:2]j_V_fu_728_p2;
  wire k_buf_0_val_3_U_n_1;
  wire k_buf_0_val_3_U_n_11;
  wire k_buf_0_val_3_U_n_2;
  wire k_buf_0_val_3_U_n_23;
  wire k_buf_0_val_3_U_n_24;
  wire k_buf_0_val_3_U_n_25;
  wire k_buf_0_val_3_U_n_3;
  wire k_buf_0_val_3_U_n_4;
  wire k_buf_0_val_3_U_n_5;
  wire k_buf_0_val_3_U_n_6;
  wire k_buf_0_val_3_U_n_7;
  wire k_buf_0_val_3_U_n_8;
  wire k_buf_0_val_3_ce0;
  wire k_buf_0_val_3_load_reg_14040;
  wire k_buf_0_val_4_U_n_0;
  wire k_buf_0_val_4_U_n_1;
  wire k_buf_0_val_4_U_n_2;
  wire k_buf_0_val_4_U_n_21;
  wire k_buf_0_val_4_U_n_24;
  wire k_buf_0_val_4_U_n_25;
  wire k_buf_0_val_4_U_n_26;
  wire k_buf_0_val_4_U_n_3;
  wire k_buf_0_val_4_U_n_4;
  wire k_buf_0_val_4_U_n_5;
  wire k_buf_0_val_4_U_n_6;
  wire k_buf_0_val_4_U_n_7;
  wire k_buf_0_val_4_ce1;
  wire k_buf_0_val_5_U_n_10;
  wire k_buf_0_val_5_U_n_11;
  wire k_buf_0_val_5_U_n_12;
  wire k_buf_0_val_5_U_n_13;
  wire k_buf_0_val_5_U_n_2;
  wire k_buf_0_val_5_U_n_20;
  wire k_buf_0_val_5_U_n_27;
  wire k_buf_0_val_5_U_n_3;
  wire k_buf_0_val_5_U_n_36;
  wire k_buf_0_val_5_U_n_37;
  wire k_buf_0_val_5_U_n_38;
  wire k_buf_0_val_5_U_n_39;
  wire k_buf_0_val_5_U_n_4;
  wire k_buf_0_val_5_U_n_40;
  wire k_buf_0_val_5_U_n_41;
  wire k_buf_0_val_5_U_n_5;
  wire k_buf_0_val_5_U_n_6;
  wire k_buf_0_val_5_U_n_7;
  wire k_buf_0_val_5_U_n_8;
  wire k_buf_0_val_5_U_n_9;
  wire [10:0]k_buf_0_val_5_addr_reg_1398;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire or_cond_i_i_i_fu_792_p2;
  wire or_cond_i_i_i_i_fu_781_p2;
  wire or_cond_i_i_i_i_reg_1363;
  wire [0:0]\or_cond_i_i_i_i_reg_1363_reg[0]_0 ;
  wire or_cond_i_i_i_reg_1375;
  wire \or_cond_i_i_i_reg_1375[0]_i_3_n_0 ;
  wire \or_cond_i_i_i_reg_1375[0]_i_4_n_0 ;
  wire [10:0]out;
  wire [7:0]p_059_i_2_0_2_i_i_fu_1012_p3;
  wire [7:0]p_059_i_2_0_2_i_i_reg_1448;
  wire p_059_i_2_0_2_i_i_reg_14480;
  wire [7:0]p_059_i_2_2_i_i_fu_1089_p3;
  wire [7:0]p_059_i_2_2_i_i_reg_1481;
  wire p_059_i_2_2_i_i_reg_14810;
  wire p_0_in;
  wire p_0_in__0;
  wire p_11_in;
  wire [11:11]p_assign_4_1_i_i_fu_503_p2;
  wire [11:11]p_assign_4_1_i_i_reg_1289;
  wire p_assign_4_1_i_i_reg_12890;
  wire \p_assign_4_1_i_i_reg_1289[11]_i_2_n_0 ;
  wire [11:11]p_assign_4_2_i_i_fu_514_p2;
  wire [11:11]p_assign_4_2_i_i_reg_1300;
  wire \p_assign_4_2_i_i_reg_1300[11]_i_2_n_0 ;
  wire [1:0]p_neg393_i_cast_loc_r_reg_1215;
  wire \p_neg393_i_cast_loc_r_reg_1215_reg[0]_0 ;
  wire [1:0]\p_neg393_i_cast_loc_r_reg_1215_reg[1]_0 ;
  wire [7:0]reg_444;
  wire [7:0]right_border_buf_0_1_fu_278;
  wire [7:0]right_border_buf_0_2_fu_282;
  wire [7:0]right_border_buf_0_s_fu_274;
  wire [1:0]row_assign_7_1_t_i_i_fu_688_p22_out;
  wire [1:0]row_assign_7_1_t_i_i_reg_1334;
  wire row_assign_7_1_t_i_i_reg_13340;
  wire [1:1]row_assign_7_2_t_i_i_fu_714_p21_out;
  wire [1:0]row_assign_7_2_t_i_i_reg_1339;
  wire \row_assign_7_2_t_i_i_reg_1339[0]_i_1_n_0 ;
  wire [1:0]row_assign_7_i_i_fu_658_p20_out;
  wire rows_cast727_loc_c_empty_n;
  wire [10:0]rows_cast727_loc_rea_reg_1209;
  wire [10:0]\rows_cast727_loc_rea_reg_1209_reg[10]_0 ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire shiftReg_ce_2;
  wire [7:0]src_kernel_win_0_va_10_fu_937_p3;
  wire [7:0]src_kernel_win_0_va_10_reg_1428;
  wire [7:0]src_kernel_win_0_va_11_fu_955_p3;
  wire [7:0]src_kernel_win_0_va_11_reg_1435;
  wire [7:0]src_kernel_win_0_va_12_reg_1476;
  wire [7:0]src_kernel_win_0_va_14_reg_1454;
  wire src_kernel_win_0_va_14_reg_14540;
  wire [7:0]src_kernel_win_0_va_1_fu_254;
  wire src_kernel_win_0_va_1_fu_2540;
  wire [7:0]src_kernel_win_0_va_2_fu_258;
  wire src_kernel_win_0_va_2_fu_2580;
  wire [7:0]src_kernel_win_0_va_3_fu_262;
  wire [7:0]src_kernel_win_0_va_4_fu_266;
  wire src_kernel_win_0_va_4_fu_2660;
  wire [7:0]src_kernel_win_0_va_5_fu_270;
  wire [7:0]src_kernel_win_0_va_9_fu_919_p3;
  wire [7:0]src_kernel_win_0_va_fu_250;
  wire switch_loc_c_dout;
  wire switch_loc_read_reg_1230;
  wire t_V_1_reg_433;
  wire t_V_1_reg_4330;
  wire \t_V_1_reg_433[10]_i_4_n_0 ;
  wire \t_V_1_reg_433[1]_i_1_n_0 ;
  wire [9:2]t_V_1_reg_433_reg;
  wire [2:0]\t_V_1_reg_433_reg[10]_0 ;
  wire \t_V_1_reg_433_reg[6]_0 ;
  wire \t_V_1_reg_433_reg[8]_0 ;
  wire \t_V_1_reg_433_reg[9]_0 ;
  wire t_V_reg_421;
  wire [2:0]\t_V_reg_421_reg[10]_0 ;
  wire \t_V_reg_421_reg[7]_0 ;
  wire \t_V_reg_421_reg[8]_0 ;
  wire \t_V_reg_421_reg_n_0_[2] ;
  wire \t_V_reg_421_reg_n_0_[3] ;
  wire \t_V_reg_421_reg_n_0_[4] ;
  wire \t_V_reg_421_reg_n_0_[5] ;
  wire \t_V_reg_421_reg_n_0_[6] ;
  wire \t_V_reg_421_reg_n_0_[7] ;
  wire \t_V_reg_421_reg_n_0_[8] ;
  wire \t_V_reg_421_reg_n_0_[9] ;
  wire [7:0]temp_0_i_i_059_i_1_2_fu_1029_p3;
  wire [7:0]temp_0_i_i_059_i_1_2_reg_1459;
  wire [7:1]temp_0_i_i_059_i_1_3_fu_1054_p3__23;
  wire [7:0]temp_0_i_i_059_i_1_4_fu_1064_p3;
  wire [7:0]temp_0_i_i_059_i_1_4_reg_1469;
  wire temp_0_i_i_059_i_1_4_reg_14690;
  wire [6:0]temp_0_i_i_059_i_1_6_fu_1113_p3__23;
  wire [7:0]temp_0_i_i_059_i_1_s_fu_981_p3;
  wire [7:0]temp_0_i_i_059_i_1_s_reg_1441;
  wire temp_0_i_i_059_i_1_s_reg_14410;
  wire \tmp_102_i_i_reg_1278[11]_i_1_n_0 ;
  wire tmp_104_1_i_i_fu_509_p2;
  wire tmp_104_1_i_i_fu_509_p2_carry__0_i_2_n_0;
  wire tmp_104_1_i_i_fu_509_p2_carry__0_i_4_n_0;
  wire tmp_104_1_i_i_fu_509_p2_carry__0_i_6_n_0;
  wire tmp_104_1_i_i_fu_509_p2_carry__0_n_3;
  wire tmp_104_1_i_i_fu_509_p2_carry_i_10_n_0;
  wire tmp_104_1_i_i_fu_509_p2_carry_i_1_n_0;
  wire tmp_104_1_i_i_fu_509_p2_carry_i_2_n_0;
  wire tmp_104_1_i_i_fu_509_p2_carry_i_3_n_0;
  wire tmp_104_1_i_i_fu_509_p2_carry_i_4_n_0;
  wire tmp_104_1_i_i_fu_509_p2_carry_i_5_n_0;
  wire tmp_104_1_i_i_fu_509_p2_carry_i_6_n_0;
  wire tmp_104_1_i_i_fu_509_p2_carry_i_7_n_0;
  wire tmp_104_1_i_i_fu_509_p2_carry_i_9_n_0;
  wire tmp_104_1_i_i_fu_509_p2_carry_n_0;
  wire tmp_104_1_i_i_fu_509_p2_carry_n_1;
  wire tmp_104_1_i_i_fu_509_p2_carry_n_2;
  wire tmp_104_1_i_i_fu_509_p2_carry_n_3;
  wire tmp_104_1_i_i_reg_1295;
  wire [0:0]\tmp_104_1_i_i_reg_1295_reg[0]_0 ;
  wire [0:0]\tmp_104_1_i_i_reg_1295_reg[0]_1 ;
  wire [0:0]\tmp_104_1_i_i_reg_1295_reg[0]_2 ;
  wire tmp_104_2_i_i_fu_520_p2;
  wire tmp_104_2_i_i_fu_520_p2_carry__0_i_1_n_0;
  wire tmp_104_2_i_i_fu_520_p2_carry__0_i_2_n_0;
  wire tmp_104_2_i_i_fu_520_p2_carry__0_i_4_n_0;
  wire tmp_104_2_i_i_fu_520_p2_carry__0_i_6_n_0;
  wire tmp_104_2_i_i_fu_520_p2_carry__0_n_3;
  wire tmp_104_2_i_i_fu_520_p2_carry_i_1_n_0;
  wire tmp_104_2_i_i_fu_520_p2_carry_i_2_n_0;
  wire tmp_104_2_i_i_fu_520_p2_carry_i_3_n_0;
  wire tmp_104_2_i_i_fu_520_p2_carry_i_4_n_0;
  wire tmp_104_2_i_i_fu_520_p2_carry_i_5_n_0;
  wire tmp_104_2_i_i_fu_520_p2_carry_i_6_n_0;
  wire tmp_104_2_i_i_fu_520_p2_carry_i_7_n_0;
  wire tmp_104_2_i_i_fu_520_p2_carry_i_8_n_0;
  wire tmp_104_2_i_i_fu_520_p2_carry_i_9_n_0;
  wire tmp_104_2_i_i_fu_520_p2_carry_n_0;
  wire tmp_104_2_i_i_fu_520_p2_carry_n_1;
  wire tmp_104_2_i_i_fu_520_p2_carry_n_2;
  wire tmp_104_2_i_i_fu_520_p2_carry_n_3;
  wire tmp_104_2_i_i_reg_1306;
  wire [0:0]\tmp_104_2_i_i_reg_1306_reg[0]_0 ;
  wire [11:0]\tmp_104_2_i_i_reg_1306_reg[0]_1 ;
  wire tmp_104_i_i_fu_498_p2;
  wire tmp_104_i_i_fu_498_p2_carry__0_i_1_n_0;
  wire tmp_104_i_i_fu_498_p2_carry__0_i_2_n_0;
  wire tmp_104_i_i_fu_498_p2_carry__0_i_3_n_0;
  wire tmp_104_i_i_fu_498_p2_carry__0_i_4_n_0;
  wire tmp_104_i_i_fu_498_p2_carry__0_i_5_n_0;
  wire tmp_104_i_i_fu_498_p2_carry__0_n_3;
  wire tmp_104_i_i_fu_498_p2_carry_i_1_n_0;
  wire tmp_104_i_i_fu_498_p2_carry_i_2_n_0;
  wire tmp_104_i_i_fu_498_p2_carry_i_3_n_0;
  wire tmp_104_i_i_fu_498_p2_carry_i_4_n_0;
  wire tmp_104_i_i_fu_498_p2_carry_i_5_n_0;
  wire tmp_104_i_i_fu_498_p2_carry_i_6_n_0;
  wire tmp_104_i_i_fu_498_p2_carry_i_7_n_0;
  wire tmp_104_i_i_fu_498_p2_carry_i_8_n_0;
  wire tmp_104_i_i_fu_498_p2_carry_n_0;
  wire tmp_104_i_i_fu_498_p2_carry_n_1;
  wire tmp_104_i_i_fu_498_p2_carry_n_2;
  wire tmp_104_i_i_fu_498_p2_carry_n_3;
  wire tmp_104_i_i_reg_1284;
  wire tmp_124_0_1_i_i_fu_975_p2_carry_i_1_n_0;
  wire tmp_124_0_1_i_i_fu_975_p2_carry_i_2_n_0;
  wire tmp_124_0_1_i_i_fu_975_p2_carry_i_3_n_0;
  wire tmp_124_0_1_i_i_fu_975_p2_carry_i_4_n_0;
  wire tmp_124_0_1_i_i_fu_975_p2_carry_i_5_n_0;
  wire tmp_124_0_1_i_i_fu_975_p2_carry_i_6_n_0;
  wire tmp_124_0_1_i_i_fu_975_p2_carry_i_7_n_0;
  wire tmp_124_0_1_i_i_fu_975_p2_carry_i_8_n_0;
  wire tmp_124_0_1_i_i_fu_975_p2_carry_n_1;
  wire tmp_124_0_1_i_i_fu_975_p2_carry_n_2;
  wire tmp_124_0_1_i_i_fu_975_p2_carry_n_3;
  wire tmp_124_0_2_i_i_fu_1002_p2_carry_i_1_n_0;
  wire tmp_124_0_2_i_i_fu_1002_p2_carry_i_2_n_0;
  wire tmp_124_0_2_i_i_fu_1002_p2_carry_i_3_n_0;
  wire tmp_124_0_2_i_i_fu_1002_p2_carry_i_4_n_0;
  wire tmp_124_0_2_i_i_fu_1002_p2_carry_i_5_n_0;
  wire tmp_124_0_2_i_i_fu_1002_p2_carry_i_6_n_0;
  wire tmp_124_0_2_i_i_fu_1002_p2_carry_i_7_n_0;
  wire tmp_124_0_2_i_i_fu_1002_p2_carry_i_8_n_0;
  wire tmp_124_0_2_i_i_fu_1002_p2_carry_n_0;
  wire tmp_124_0_2_i_i_fu_1002_p2_carry_n_1;
  wire tmp_124_0_2_i_i_fu_1002_p2_carry_n_2;
  wire tmp_124_0_2_i_i_fu_1002_p2_carry_n_3;
  wire tmp_124_1_1_i_i_fu_1036_p2;
  wire tmp_124_1_1_i_i_fu_1036_p2_carry_i_1_n_0;
  wire tmp_124_1_1_i_i_fu_1036_p2_carry_i_2_n_0;
  wire tmp_124_1_1_i_i_fu_1036_p2_carry_i_3_n_0;
  wire tmp_124_1_1_i_i_fu_1036_p2_carry_i_4_n_0;
  wire tmp_124_1_1_i_i_fu_1036_p2_carry_i_5_n_0;
  wire tmp_124_1_1_i_i_fu_1036_p2_carry_i_6_n_0;
  wire tmp_124_1_1_i_i_fu_1036_p2_carry_i_7_n_0;
  wire tmp_124_1_1_i_i_fu_1036_p2_carry_i_8_n_0;
  wire tmp_124_1_1_i_i_fu_1036_p2_carry_n_1;
  wire tmp_124_1_1_i_i_fu_1036_p2_carry_n_2;
  wire tmp_124_1_1_i_i_fu_1036_p2_carry_n_3;
  wire tmp_124_1_1_i_i_reg_1464;
  wire tmp_124_1_2_i_i_fu_1059_p2_carry_i_1_n_0;
  wire tmp_124_1_2_i_i_fu_1059_p2_carry_i_2_n_0;
  wire tmp_124_1_2_i_i_fu_1059_p2_carry_i_3_n_0;
  wire tmp_124_1_2_i_i_fu_1059_p2_carry_i_4_n_0;
  wire tmp_124_1_2_i_i_fu_1059_p2_carry_i_5_n_0;
  wire tmp_124_1_2_i_i_fu_1059_p2_carry_i_6_n_0;
  wire tmp_124_1_2_i_i_fu_1059_p2_carry_i_7_n_0;
  wire tmp_124_1_2_i_i_fu_1059_p2_carry_i_8_n_0;
  wire tmp_124_1_2_i_i_fu_1059_p2_carry_n_0;
  wire tmp_124_1_2_i_i_fu_1059_p2_carry_n_1;
  wire tmp_124_1_2_i_i_fu_1059_p2_carry_n_2;
  wire tmp_124_1_2_i_i_fu_1059_p2_carry_n_3;
  wire tmp_124_1_i_i_fu_1024_p2_carry_i_1_n_0;
  wire tmp_124_1_i_i_fu_1024_p2_carry_i_2_n_0;
  wire tmp_124_1_i_i_fu_1024_p2_carry_i_3_n_0;
  wire tmp_124_1_i_i_fu_1024_p2_carry_i_4_n_0;
  wire tmp_124_1_i_i_fu_1024_p2_carry_i_5_n_0;
  wire tmp_124_1_i_i_fu_1024_p2_carry_i_6_n_0;
  wire tmp_124_1_i_i_fu_1024_p2_carry_i_7_n_0;
  wire tmp_124_1_i_i_fu_1024_p2_carry_i_8_n_0;
  wire tmp_124_1_i_i_fu_1024_p2_carry_n_0;
  wire tmp_124_1_i_i_fu_1024_p2_carry_n_1;
  wire tmp_124_1_i_i_fu_1024_p2_carry_n_2;
  wire tmp_124_1_i_i_fu_1024_p2_carry_n_3;
  wire tmp_124_2_1_i_i_fu_1095_p2;
  wire tmp_124_2_1_i_i_fu_1095_p2_carry_i_10_n_0;
  wire tmp_124_2_1_i_i_fu_1095_p2_carry_i_11_n_0;
  wire tmp_124_2_1_i_i_fu_1095_p2_carry_i_12_n_0;
  wire tmp_124_2_1_i_i_fu_1095_p2_carry_i_13_n_0;
  wire tmp_124_2_1_i_i_fu_1095_p2_carry_i_1_n_0;
  wire tmp_124_2_1_i_i_fu_1095_p2_carry_i_2_n_0;
  wire tmp_124_2_1_i_i_fu_1095_p2_carry_i_3_n_0;
  wire tmp_124_2_1_i_i_fu_1095_p2_carry_i_4_n_0;
  wire tmp_124_2_1_i_i_fu_1095_p2_carry_i_5_n_0;
  wire tmp_124_2_1_i_i_fu_1095_p2_carry_i_6_n_0;
  wire tmp_124_2_1_i_i_fu_1095_p2_carry_i_7_n_0;
  wire tmp_124_2_1_i_i_fu_1095_p2_carry_i_8_n_0;
  wire tmp_124_2_1_i_i_fu_1095_p2_carry_i_9_n_0;
  wire tmp_124_2_1_i_i_fu_1095_p2_carry_n_1;
  wire tmp_124_2_1_i_i_fu_1095_p2_carry_n_2;
  wire tmp_124_2_1_i_i_fu_1095_p2_carry_n_3;
  wire tmp_124_2_1_i_i_reg_1486;
  wire tmp_124_2_2_i_i_fu_1118_p2_carry_i_1_n_0;
  wire tmp_124_2_2_i_i_fu_1118_p2_carry_i_2_n_0;
  wire tmp_124_2_2_i_i_fu_1118_p2_carry_i_3_n_0;
  wire tmp_124_2_2_i_i_fu_1118_p2_carry_i_4_n_0;
  wire tmp_124_2_2_i_i_fu_1118_p2_carry_i_5_n_0;
  wire tmp_124_2_2_i_i_fu_1118_p2_carry_i_6_n_0;
  wire tmp_124_2_2_i_i_fu_1118_p2_carry_i_7_n_0;
  wire tmp_124_2_2_i_i_fu_1118_p2_carry_i_8_n_0;
  wire tmp_124_2_2_i_i_fu_1118_p2_carry_n_0;
  wire tmp_124_2_2_i_i_fu_1118_p2_carry_n_1;
  wire tmp_124_2_2_i_i_fu_1118_p2_carry_n_2;
  wire tmp_124_2_2_i_i_fu_1118_p2_carry_n_3;
  wire tmp_124_2_i_i_fu_1077_p2_carry_i_1_n_0;
  wire tmp_124_2_i_i_fu_1077_p2_carry_i_2_n_0;
  wire tmp_124_2_i_i_fu_1077_p2_carry_i_3_n_0;
  wire tmp_124_2_i_i_fu_1077_p2_carry_i_4_n_0;
  wire tmp_124_2_i_i_fu_1077_p2_carry_i_5_n_0;
  wire tmp_124_2_i_i_fu_1077_p2_carry_i_6_n_0;
  wire tmp_124_2_i_i_fu_1077_p2_carry_i_7_n_0;
  wire tmp_124_2_i_i_fu_1077_p2_carry_i_8_n_0;
  wire tmp_124_2_i_i_fu_1077_p2_carry_n_0;
  wire tmp_124_2_i_i_fu_1077_p2_carry_n_1;
  wire tmp_124_2_i_i_fu_1077_p2_carry_n_2;
  wire tmp_124_2_i_i_fu_1077_p2_carry_n_3;
  wire [10:0]tmp_15_loc_read_reg_1199;
  wire [10:0]\tmp_15_loc_read_reg_1199_reg[10]_0 ;
  wire tmp_16_cast_loc_c_empty_n;
  wire tmp_16_loc_c_empty_n;
  wire [10:0]tmp_16_loc_read_reg_1225;
  wire [10:0]\tmp_16_loc_read_reg_1225_reg[10]_0 ;
  wire tmp_21_i_i_fu_482_p2;
  wire tmp_21_i_i_fu_482_p2_carry__0_i_1_n_0;
  wire tmp_21_i_i_fu_482_p2_carry__0_i_2_n_0;
  wire tmp_21_i_i_fu_482_p2_carry__0_i_3_n_0;
  wire tmp_21_i_i_fu_482_p2_carry__0_i_4_n_0;
  wire tmp_21_i_i_fu_482_p2_carry__0_n_3;
  wire tmp_21_i_i_fu_482_p2_carry_i_1_n_0;
  wire tmp_21_i_i_fu_482_p2_carry_i_2_n_0;
  wire tmp_21_i_i_fu_482_p2_carry_i_3_n_0;
  wire tmp_21_i_i_fu_482_p2_carry_i_4_n_0;
  wire tmp_21_i_i_fu_482_p2_carry_i_5_n_0;
  wire tmp_21_i_i_fu_482_p2_carry_i_6_n_0;
  wire tmp_21_i_i_fu_482_p2_carry_i_7_n_0;
  wire tmp_21_i_i_fu_482_p2_carry_i_8_n_0;
  wire tmp_21_i_i_fu_482_p2_carry_n_0;
  wire tmp_21_i_i_fu_482_p2_carry_n_1;
  wire tmp_21_i_i_fu_482_p2_carry_n_2;
  wire tmp_21_i_i_fu_482_p2_carry_n_3;
  wire tmp_21_i_i_reg_1266;
  wire [1:0]tmp_24_reg_1329;
  wire \tmp_24_reg_1329[1]_i_2_n_0 ;
  wire tmp_28_i_i_fu_776_p2;
  wire [11:0]tmp_28_i_i_fu_776_p2_carry__0_0;
  wire tmp_28_i_i_fu_776_p2_carry__0_i_1_n_0;
  wire tmp_28_i_i_fu_776_p2_carry__0_i_4_n_0;
  wire tmp_28_i_i_fu_776_p2_carry__0_n_3;
  wire tmp_28_i_i_fu_776_p2_carry_i_1_n_0;
  wire tmp_28_i_i_fu_776_p2_carry_i_2_n_0;
  wire tmp_28_i_i_fu_776_p2_carry_i_3_n_0;
  wire tmp_28_i_i_fu_776_p2_carry_i_5_n_0;
  wire tmp_28_i_i_fu_776_p2_carry_i_6_n_0;
  wire tmp_28_i_i_fu_776_p2_carry_i_7_n_0;
  wire tmp_28_i_i_fu_776_p2_carry_i_8_n_0;
  wire tmp_28_i_i_fu_776_p2_carry_i_9_n_0;
  wire tmp_28_i_i_fu_776_p2_carry_n_0;
  wire tmp_28_i_i_fu_776_p2_carry_n_1;
  wire tmp_28_i_i_fu_776_p2_carry_n_2;
  wire tmp_28_i_i_fu_776_p2_carry_n_3;
  wire tmp_35_not_i_i_reg_1311;
  wire \tmp_35_not_i_i_reg_1311[0]_i_1_n_0 ;
  wire \tmp_76_2_i_i_reg_1325[0]_i_1_n_0 ;
  wire \tmp_76_2_i_i_reg_1325_reg_n_0_[0] ;
  wire \tmp_76_i_i_reg_1321[0]_i_1_n_0 ;
  wire \tmp_76_i_i_reg_1321_reg_n_0_[0] ;
  wire [7:0]tmp_7_fu_1130_p3;
  wire tmp_7_reg_14910;
  wire [7:0]\tmp_7_reg_1491_reg[7]_0 ;
  wire tmp_99_i_i_fu_487_p2;
  wire tmp_99_i_i_fu_487_p2_carry__0_i_1_n_0;
  wire tmp_99_i_i_fu_487_p2_carry__0_i_2_n_0;
  wire tmp_99_i_i_fu_487_p2_carry__0_i_3_n_0;
  wire tmp_99_i_i_fu_487_p2_carry__0_i_4_n_0;
  wire tmp_99_i_i_fu_487_p2_carry__0_n_3;
  wire tmp_99_i_i_fu_487_p2_carry_i_1_n_0;
  wire tmp_99_i_i_fu_487_p2_carry_i_2_n_0;
  wire tmp_99_i_i_fu_487_p2_carry_i_3_n_0;
  wire tmp_99_i_i_fu_487_p2_carry_i_4_n_0;
  wire tmp_99_i_i_fu_487_p2_carry_i_5_n_0;
  wire tmp_99_i_i_fu_487_p2_carry_i_6_n_0;
  wire tmp_99_i_i_fu_487_p2_carry_i_7_n_0;
  wire tmp_99_i_i_fu_487_p2_carry_i_8_n_0;
  wire tmp_99_i_i_fu_487_p2_carry_n_0;
  wire tmp_99_i_i_fu_487_p2_carry_n_1;
  wire tmp_99_i_i_fu_487_p2_carry_n_2;
  wire tmp_99_i_i_fu_487_p2_carry_n_3;
  wire tmp_99_i_i_reg_1271;
  wire [10:0]tmp_loc_read_reg_1204;
  wire [1:0]tmp_reg_1220;
  wire [1:0]\tmp_reg_1220_reg[1]_0 ;
  wire [3:0]NLW_exitcond388_i_i_i_fu_723_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_exitcond389_i_i_i_fu_471_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_104_1_i_i_fu_509_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_104_1_i_i_fu_509_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_104_1_i_i_fu_509_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_104_2_i_i_fu_520_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_104_2_i_i_fu_520_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_104_2_i_i_fu_520_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_104_i_i_fu_498_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_104_i_i_fu_498_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_104_i_i_fu_498_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_124_0_1_i_i_fu_975_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_124_0_2_i_i_fu_1002_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_124_1_1_i_i_fu_1036_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_124_1_2_i_i_fu_1059_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_124_1_i_i_fu_1024_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_124_2_1_i_i_fu_1095_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_124_2_2_i_i_fu_1118_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_124_2_i_i_fu_1077_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_21_i_i_fu_482_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_21_i_i_fu_482_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_21_i_i_fu_482_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_28_i_i_fu_776_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_28_i_i_fu_776_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_28_i_i_fu_776_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_99_i_i_fu_487_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_99_i_i_fu_487_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_99_i_i_fu_487_p2_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ImagLoc_x_cast_reg_1358[0]_i_1 
       (.I0(\t_V_1_reg_433_reg[10]_0 [0]),
        .O(ImagLoc_x_fu_750_p2__0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ImagLoc_x_cast_reg_1358[10]_i_1 
       (.I0(\t_V_1_reg_433_reg[10]_0 [2]),
        .I1(\t_V_1_reg_433_reg[6]_0 ),
        .O(ImagLoc_x_cast_fu_756_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \ImagLoc_x_cast_reg_1358[1]_i_1 
       (.I0(\t_V_1_reg_433_reg[10]_0 [1]),
        .I1(\t_V_1_reg_433_reg[10]_0 [0]),
        .O(ImagLoc_x_cast_fu_756_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \ImagLoc_x_cast_reg_1358[2]_i_1 
       (.I0(\t_V_1_reg_433_reg[10]_0 [0]),
        .I1(\t_V_1_reg_433_reg[10]_0 [1]),
        .I2(t_V_1_reg_433_reg[2]),
        .O(ImagLoc_x_cast_fu_756_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \ImagLoc_x_cast_reg_1358[3]_i_1 
       (.I0(t_V_1_reg_433_reg[2]),
        .I1(\t_V_1_reg_433_reg[10]_0 [1]),
        .I2(\t_V_1_reg_433_reg[10]_0 [0]),
        .I3(t_V_1_reg_433_reg[3]),
        .O(ImagLoc_x_cast_fu_756_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \ImagLoc_x_cast_reg_1358[4]_i_1 
       (.I0(t_V_1_reg_433_reg[3]),
        .I1(\t_V_1_reg_433_reg[10]_0 [0]),
        .I2(\t_V_1_reg_433_reg[10]_0 [1]),
        .I3(t_V_1_reg_433_reg[2]),
        .I4(t_V_1_reg_433_reg[4]),
        .O(ImagLoc_x_cast_fu_756_p2[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \ImagLoc_x_cast_reg_1358[5]_i_1 
       (.I0(\t_V_1_reg_433_reg[10]_0 [0]),
        .I1(\t_V_1_reg_433_reg[10]_0 [1]),
        .I2(t_V_1_reg_433_reg[2]),
        .I3(t_V_1_reg_433_reg[4]),
        .I4(t_V_1_reg_433_reg[3]),
        .I5(t_V_1_reg_433_reg[5]),
        .O(ImagLoc_x_cast_fu_756_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \ImagLoc_x_cast_reg_1358[6]_i_1 
       (.I0(t_V_1_reg_433_reg[5]),
        .I1(\ImagLoc_x_cast_reg_1358[9]_i_2_n_0 ),
        .I2(t_V_1_reg_433_reg[6]),
        .O(ImagLoc_x_cast_fu_756_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hEF10)) 
    \ImagLoc_x_cast_reg_1358[7]_i_1 
       (.I0(t_V_1_reg_433_reg[6]),
        .I1(t_V_1_reg_433_reg[5]),
        .I2(\ImagLoc_x_cast_reg_1358[9]_i_2_n_0 ),
        .I3(t_V_1_reg_433_reg[7]),
        .O(ImagLoc_x_cast_fu_756_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hFFFB0004)) 
    \ImagLoc_x_cast_reg_1358[8]_i_1 
       (.I0(t_V_1_reg_433_reg[7]),
        .I1(\ImagLoc_x_cast_reg_1358[9]_i_2_n_0 ),
        .I2(t_V_1_reg_433_reg[5]),
        .I3(t_V_1_reg_433_reg[6]),
        .I4(t_V_1_reg_433_reg[8]),
        .O(ImagLoc_x_cast_fu_756_p2[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000002)) 
    \ImagLoc_x_cast_reg_1358[9]_i_1 
       (.I0(\ImagLoc_x_cast_reg_1358[9]_i_2_n_0 ),
        .I1(t_V_1_reg_433_reg[7]),
        .I2(t_V_1_reg_433_reg[8]),
        .I3(t_V_1_reg_433_reg[5]),
        .I4(t_V_1_reg_433_reg[6]),
        .I5(t_V_1_reg_433_reg[9]),
        .O(ImagLoc_x_cast_fu_756_p2[9]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \ImagLoc_x_cast_reg_1358[9]_i_2 
       (.I0(\t_V_1_reg_433_reg[10]_0 [0]),
        .I1(\t_V_1_reg_433_reg[10]_0 [1]),
        .I2(t_V_1_reg_433_reg[2]),
        .I3(t_V_1_reg_433_reg[4]),
        .I4(t_V_1_reg_433_reg[3]),
        .O(\ImagLoc_x_cast_reg_1358[9]_i_2_n_0 ));
  FDRE \ImagLoc_x_cast_reg_1358_reg[0] 
       (.C(ap_clk),
        .CE(ImagLoc_x_cast_reg_13580),
        .D(ImagLoc_x_fu_750_p2__0),
        .Q(ImagLoc_x_cast_reg_1358[0]),
        .R(1'b0));
  FDRE \ImagLoc_x_cast_reg_1358_reg[10] 
       (.C(ap_clk),
        .CE(ImagLoc_x_cast_reg_13580),
        .D(ImagLoc_x_cast_fu_756_p2[10]),
        .Q(ImagLoc_x_cast_reg_1358[10]),
        .R(1'b0));
  FDRE \ImagLoc_x_cast_reg_1358_reg[1] 
       (.C(ap_clk),
        .CE(ImagLoc_x_cast_reg_13580),
        .D(ImagLoc_x_cast_fu_756_p2[1]),
        .Q(ImagLoc_x_cast_reg_1358[1]),
        .R(1'b0));
  FDRE \ImagLoc_x_cast_reg_1358_reg[2] 
       (.C(ap_clk),
        .CE(ImagLoc_x_cast_reg_13580),
        .D(ImagLoc_x_cast_fu_756_p2[2]),
        .Q(ImagLoc_x_cast_reg_1358[2]),
        .R(1'b0));
  FDRE \ImagLoc_x_cast_reg_1358_reg[3] 
       (.C(ap_clk),
        .CE(ImagLoc_x_cast_reg_13580),
        .D(ImagLoc_x_cast_fu_756_p2[3]),
        .Q(ImagLoc_x_cast_reg_1358[3]),
        .R(1'b0));
  FDRE \ImagLoc_x_cast_reg_1358_reg[4] 
       (.C(ap_clk),
        .CE(ImagLoc_x_cast_reg_13580),
        .D(ImagLoc_x_cast_fu_756_p2[4]),
        .Q(ImagLoc_x_cast_reg_1358[4]),
        .R(1'b0));
  FDRE \ImagLoc_x_cast_reg_1358_reg[5] 
       (.C(ap_clk),
        .CE(ImagLoc_x_cast_reg_13580),
        .D(ImagLoc_x_cast_fu_756_p2[5]),
        .Q(ImagLoc_x_cast_reg_1358[5]),
        .R(1'b0));
  FDRE \ImagLoc_x_cast_reg_1358_reg[6] 
       (.C(ap_clk),
        .CE(ImagLoc_x_cast_reg_13580),
        .D(ImagLoc_x_cast_fu_756_p2[6]),
        .Q(ImagLoc_x_cast_reg_1358[6]),
        .R(1'b0));
  FDRE \ImagLoc_x_cast_reg_1358_reg[7] 
       (.C(ap_clk),
        .CE(ImagLoc_x_cast_reg_13580),
        .D(ImagLoc_x_cast_fu_756_p2[7]),
        .Q(ImagLoc_x_cast_reg_1358[7]),
        .R(1'b0));
  FDRE \ImagLoc_x_cast_reg_1358_reg[8] 
       (.C(ap_clk),
        .CE(ImagLoc_x_cast_reg_13580),
        .D(ImagLoc_x_cast_fu_756_p2[8]),
        .Q(ImagLoc_x_cast_reg_1358[8]),
        .R(1'b0));
  FDRE \ImagLoc_x_cast_reg_1358_reg[9] 
       (.C(ap_clk),
        .CE(ImagLoc_x_cast_reg_13580),
        .D(ImagLoc_x_cast_fu_756_p2[9]),
        .Q(ImagLoc_x_cast_reg_1358[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ImagLoc_x_reg_1353[11]_i_1 
       (.I0(\t_V_1_reg_433_reg[6]_0 ),
        .I1(\t_V_1_reg_433_reg[10]_0 [2]),
        .O(ImagLoc_x_fu_750_p2));
  FDRE \ImagLoc_x_reg_1353_reg[11] 
       (.C(ap_clk),
        .CE(ImagLoc_x_cast_reg_13580),
        .D(ImagLoc_x_fu_750_p2),
        .Q(ImagLoc_x_reg_1353),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375),
        .I1(ap_enable_reg_pp0_iter9_reg_n_0),
        .I2(k_buf_0_val_5_U_n_13),
        .O(shiftReg_ce_0));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond389_i_i_i_fu_471_p2),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(Q),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(ap_CS_fsm_state14),
        .I1(shiftReg_ce),
        .O(ap_NS_fsm[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond389_i_i_i_fu_471_p2),
        .O(p_assign_4_1_i_i_reg_12890));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_CS_fsm_state3),
        .I1(\ap_CS_fsm[4]_i_2_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[4]_i_2_n_0 ),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0DDDDDD)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(ap_enable_reg_pp0_iter9_reg_n_0),
        .I1(ap_enable_reg_pp0_iter8),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_condition_pp0_exit_iter0_state4),
        .I5(k_buf_0_val_5_U_n_13),
        .O(\ap_CS_fsm[4]_i_2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_assign_4_1_i_i_reg_12890),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDF00DF00DF000000)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(k_buf_0_val_5_U_n_13),
        .I2(ap_condition_pp0_exit_iter0_state4),
        .I3(ap_rst_n),
        .I4(ap_CS_fsm_state3),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h880088A0)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(k_buf_0_val_5_U_n_13),
        .I4(ap_condition_pp0_exit_iter0_state4),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(k_buf_0_val_5_U_n_13),
        .O(ap_block_pp0_stage0_subdone));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1_reg_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h40CC4000)) 
    ap_enable_reg_pp0_iter9_i_1
       (.I0(ap_CS_fsm_state3),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter9_reg_n_0),
        .I3(k_buf_0_val_5_U_n_13),
        .I4(ap_enable_reg_pp0_iter8),
        .O(ap_enable_reg_pp0_iter9_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter9_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter9_reg_n_0),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_brmerge_i_i_reg_1368_reg[0] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(brmerge_i_i_reg_1368),
        .Q(ap_reg_pp0_iter1_brmerge_i_i_reg_1368),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_exitcond388_i_i_i_reg_1344_reg[0] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(exitcond388_i_i_i_reg_1344),
        .Q(ap_reg_pp0_iter1_exitcond388_i_i_i_reg_1344),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_or_cond_i_i_i_i_reg_1363_reg[0] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(or_cond_i_i_i_i_reg_1363),
        .Q(ap_reg_pp0_iter1_or_cond_i_i_i_i_reg_1363),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_reg_pp0_iter1_or_cond_i_i_i_reg_1375[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(k_buf_0_val_5_U_n_13),
        .O(p_11_in));
  FDRE \ap_reg_pp0_iter1_or_cond_i_i_i_reg_1375_reg[0] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(or_cond_i_i_i_reg_1375),
        .Q(ap_reg_pp0_iter1_or_cond_i_i_i_reg_1375),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_brmerge_i_i_reg_1368_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter1_brmerge_i_i_reg_1368),
        .Q(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_col_assign_reg_1379_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(col_assign_reg_1379[0]),
        .Q(ap_reg_pp0_iter2_col_assign_reg_1379[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_col_assign_reg_1379_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(col_assign_reg_1379[1]),
        .Q(ap_reg_pp0_iter2_col_assign_reg_1379[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_exitcond388_i_i_i_reg_1344_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter1_exitcond388_i_i_i_reg_1344),
        .Q(ap_reg_pp0_iter2_exitcond388_i_i_i_reg_1344),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_k_buf_0_val_4_addr_reg_1392_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1398[0]),
        .Q(ap_reg_pp0_iter2_k_buf_0_val_5_addr_reg_1398[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_k_buf_0_val_4_addr_reg_1392_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1398[10]),
        .Q(ap_reg_pp0_iter2_k_buf_0_val_5_addr_reg_1398[10]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_k_buf_0_val_4_addr_reg_1392_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1398[1]),
        .Q(ap_reg_pp0_iter2_k_buf_0_val_5_addr_reg_1398[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_k_buf_0_val_4_addr_reg_1392_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1398[2]),
        .Q(ap_reg_pp0_iter2_k_buf_0_val_5_addr_reg_1398[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_k_buf_0_val_4_addr_reg_1392_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1398[3]),
        .Q(ap_reg_pp0_iter2_k_buf_0_val_5_addr_reg_1398[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_k_buf_0_val_4_addr_reg_1392_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1398[4]),
        .Q(ap_reg_pp0_iter2_k_buf_0_val_5_addr_reg_1398[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_k_buf_0_val_4_addr_reg_1392_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1398[5]),
        .Q(ap_reg_pp0_iter2_k_buf_0_val_5_addr_reg_1398[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_k_buf_0_val_4_addr_reg_1392_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1398[6]),
        .Q(ap_reg_pp0_iter2_k_buf_0_val_5_addr_reg_1398[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_k_buf_0_val_4_addr_reg_1392_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1398[7]),
        .Q(ap_reg_pp0_iter2_k_buf_0_val_5_addr_reg_1398[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_k_buf_0_val_4_addr_reg_1392_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1398[8]),
        .Q(ap_reg_pp0_iter2_k_buf_0_val_5_addr_reg_1398[8]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_k_buf_0_val_4_addr_reg_1392_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1398[9]),
        .Q(ap_reg_pp0_iter2_k_buf_0_val_5_addr_reg_1398[9]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter1_or_cond_i_i_i_i_reg_1363),
        .Q(ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_or_cond_i_i_i_reg_1375_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter1_or_cond_i_i_i_reg_1375),
        .Q(ap_reg_pp0_iter2_or_cond_i_i_i_reg_1375),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_reg_444_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_444[0]),
        .Q(ap_reg_pp0_iter2_reg_444[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_reg_444_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_444[1]),
        .Q(ap_reg_pp0_iter2_reg_444[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_reg_444_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_444[2]),
        .Q(ap_reg_pp0_iter2_reg_444[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_reg_444_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_444[3]),
        .Q(ap_reg_pp0_iter2_reg_444[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_reg_444_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_444[4]),
        .Q(ap_reg_pp0_iter2_reg_444[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_reg_444_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_444[5]),
        .Q(ap_reg_pp0_iter2_reg_444[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_reg_444_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_444[6]),
        .Q(ap_reg_pp0_iter2_reg_444[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_reg_444_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_444[7]),
        .Q(ap_reg_pp0_iter2_reg_444[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_exitcond388_i_i_i_reg_1344_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter2_exitcond388_i_i_i_reg_1344),
        .Q(ap_reg_pp0_iter3_exitcond388_i_i_i_reg_1344),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_or_cond_i_i_i_reg_1375_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter2_or_cond_i_i_i_reg_1375),
        .Q(ap_reg_pp0_iter3_or_cond_i_i_i_reg_1375),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_exitcond388_i_i_i_reg_1344_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter3_exitcond388_i_i_i_reg_1344),
        .Q(ap_reg_pp0_iter4_exitcond388_i_i_i_reg_1344),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_or_cond_i_i_i_reg_1375_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter3_or_cond_i_i_i_reg_1375),
        .Q(ap_reg_pp0_iter4_or_cond_i_i_i_reg_1375),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_10_reg_1428[0]),
        .Q(ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_10_reg_1428[1]),
        .Q(ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_10_reg_1428[2]),
        .Q(ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_10_reg_1428[3]),
        .Q(ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_10_reg_1428[4]),
        .Q(ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_10_reg_1428[5]),
        .Q(ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_10_reg_1428[6]),
        .Q(ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_10_reg_1428[7]),
        .Q(ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_exitcond388_i_i_i_reg_1344_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter4_exitcond388_i_i_i_reg_1344),
        .Q(ap_reg_pp0_iter5_exitcond388_i_i_i_reg_1344),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_or_cond_i_i_i_reg_1375_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter4_or_cond_i_i_i_reg_1375),
        .Q(ap_reg_pp0_iter5_or_cond_i_i_i_reg_1375),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428[0]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428[1]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428[2]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428[3]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428[4]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428[5]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428[6]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428[7]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[0]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_kernel_win_0_va_9_fu_919_p3[0]),
        .Q(\ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[1]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_kernel_win_0_va_9_fu_919_p3[1]),
        .Q(\ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[2]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_kernel_win_0_va_9_fu_919_p3[2]),
        .Q(\ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[3]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_kernel_win_0_va_9_fu_919_p3[3]),
        .Q(\ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[4]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_kernel_win_0_va_9_fu_919_p3[4]),
        .Q(\ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[5]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_kernel_win_0_va_9_fu_919_p3[5]),
        .Q(\ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[5]_srl3_n_0 ));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[6]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_kernel_win_0_va_9_fu_919_p3[6]),
        .Q(\ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[6]_srl3_n_0 ));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[7]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_kernel_win_0_va_9_fu_919_p3[7]),
        .Q(\ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[7]_srl3_n_0 ));
  FDRE \ap_reg_pp0_iter6_exitcond388_i_i_i_reg_1344_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter5_exitcond388_i_i_i_reg_1344),
        .Q(ap_reg_pp0_iter6_exitcond388_i_i_i_reg_1344),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_or_cond_i_i_i_reg_1375_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter5_or_cond_i_i_i_reg_1375),
        .Q(ap_reg_pp0_iter6_or_cond_i_i_i_reg_1375),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[0]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[1]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[2]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[3]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[4]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[5]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[6]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[7]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_or_cond_i_i_i_reg_1375_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter6_or_cond_i_i_i_reg_1375),
        .Q(ap_reg_pp0_iter7_or_cond_i_i_i_reg_1375),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421[0]),
        .Q(ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421[1]),
        .Q(ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421[2]),
        .Q(ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421[3]),
        .Q(ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421[4]),
        .Q(ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421[5]),
        .Q(ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421[6]),
        .Q(ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421[7]),
        .Q(ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter7_or_cond_i_i_i_reg_1375),
        .Q(ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \brmerge_i_i_reg_1368[0]_i_1 
       (.I0(tmp_28_i_i_fu_776_p2),
        .I1(tmp_35_not_i_i_reg_1311),
        .O(brmerge_i_i_fu_787_p2));
  FDRE \brmerge_i_i_reg_1368_reg[0] 
       (.C(ap_clk),
        .CE(ImagLoc_x_cast_reg_13580),
        .D(brmerge_i_i_fu_787_p2),
        .Q(brmerge_i_i_reg_1368),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h559AAA9A)) 
    \col_assign_reg_1379[0]_i_1 
       (.I0(tmp_reg_1220[0]),
        .I1(ImagLoc_x_reg_1353),
        .I2(tmp_16_loc_read_reg_1225[0]),
        .I3(or_cond_i_i_i_i_reg_1363),
        .I4(ImagLoc_x_cast_reg_1358[0]),
        .O(col_assign_fu_828_p23_out[0]));
  LUT4 #(
    .INIT(16'h4BB4)) 
    \col_assign_reg_1379[1]_i_1 
       (.I0(tmp_reg_1220[0]),
        .I1(k_buf_0_val_5_U_n_12),
        .I2(k_buf_0_val_5_U_n_11),
        .I3(tmp_reg_1220[1]),
        .O(col_assign_fu_828_p23_out[1]));
  FDRE \col_assign_reg_1379_reg[0] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(col_assign_fu_828_p23_out[0]),
        .Q(col_assign_reg_1379[0]),
        .R(1'b0));
  FDRE \col_assign_reg_1379_reg[1] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(col_assign_fu_828_p23_out[1]),
        .Q(col_assign_reg_1379[1]),
        .R(1'b0));
  CARRY4 exitcond388_i_i_i_fu_723_p2_carry
       (.CI(1'b0),
        .CO({ap_condition_pp0_exit_iter0_state4,exitcond388_i_i_i_fu_723_p2_carry_n_1,exitcond388_i_i_i_fu_723_p2_carry_n_2,exitcond388_i_i_i_fu_723_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond388_i_i_i_fu_723_p2_carry_O_UNCONNECTED[3:0]),
        .S({exitcond388_i_i_i_fu_723_p2_carry_i_1_n_0,exitcond388_i_i_i_fu_723_p2_carry_i_2_n_0,exitcond388_i_i_i_fu_723_p2_carry_i_3_n_0,exitcond388_i_i_i_fu_723_p2_carry_i_4_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    exitcond388_i_i_i_fu_723_p2_carry_i_1
       (.I0(tmp_loc_read_reg_1204[10]),
        .I1(\t_V_1_reg_433_reg[10]_0 [2]),
        .I2(tmp_loc_read_reg_1204[9]),
        .I3(t_V_1_reg_433_reg[9]),
        .O(exitcond388_i_i_i_fu_723_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond388_i_i_i_fu_723_p2_carry_i_2
       (.I0(tmp_loc_read_reg_1204[8]),
        .I1(t_V_1_reg_433_reg[8]),
        .I2(t_V_1_reg_433_reg[6]),
        .I3(tmp_loc_read_reg_1204[6]),
        .I4(t_V_1_reg_433_reg[7]),
        .I5(tmp_loc_read_reg_1204[7]),
        .O(exitcond388_i_i_i_fu_723_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond388_i_i_i_fu_723_p2_carry_i_3
       (.I0(tmp_loc_read_reg_1204[5]),
        .I1(t_V_1_reg_433_reg[5]),
        .I2(t_V_1_reg_433_reg[3]),
        .I3(tmp_loc_read_reg_1204[3]),
        .I4(t_V_1_reg_433_reg[4]),
        .I5(tmp_loc_read_reg_1204[4]),
        .O(exitcond388_i_i_i_fu_723_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond388_i_i_i_fu_723_p2_carry_i_4
       (.I0(tmp_loc_read_reg_1204[2]),
        .I1(t_V_1_reg_433_reg[2]),
        .I2(\t_V_1_reg_433_reg[10]_0 [1]),
        .I3(tmp_loc_read_reg_1204[1]),
        .I4(\t_V_1_reg_433_reg[10]_0 [0]),
        .I5(tmp_loc_read_reg_1204[0]),
        .O(exitcond388_i_i_i_fu_723_p2_carry_i_4_n_0));
  FDRE \exitcond388_i_i_i_reg_1344_reg[0] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(ap_condition_pp0_exit_iter0_state4),
        .Q(exitcond388_i_i_i_reg_1344),
        .R(1'b0));
  CARRY4 exitcond389_i_i_i_fu_471_p2_carry
       (.CI(1'b0),
        .CO({exitcond389_i_i_i_fu_471_p2,exitcond389_i_i_i_fu_471_p2_carry_n_1,exitcond389_i_i_i_fu_471_p2_carry_n_2,exitcond389_i_i_i_fu_471_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond389_i_i_i_fu_471_p2_carry_O_UNCONNECTED[3:0]),
        .S({exitcond389_i_i_i_fu_471_p2_carry_i_1_n_0,exitcond389_i_i_i_fu_471_p2_carry_i_2_n_0,exitcond389_i_i_i_fu_471_p2_carry_i_3_n_0,exitcond389_i_i_i_fu_471_p2_carry_i_4_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    exitcond389_i_i_i_fu_471_p2_carry_i_1
       (.I0(tmp_15_loc_read_reg_1199[10]),
        .I1(\t_V_reg_421_reg[10]_0 [2]),
        .I2(tmp_15_loc_read_reg_1199[9]),
        .I3(\t_V_reg_421_reg_n_0_[9] ),
        .O(exitcond389_i_i_i_fu_471_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond389_i_i_i_fu_471_p2_carry_i_2
       (.I0(tmp_15_loc_read_reg_1199[8]),
        .I1(\t_V_reg_421_reg_n_0_[8] ),
        .I2(\t_V_reg_421_reg_n_0_[7] ),
        .I3(tmp_15_loc_read_reg_1199[7]),
        .I4(\t_V_reg_421_reg_n_0_[6] ),
        .I5(tmp_15_loc_read_reg_1199[6]),
        .O(exitcond389_i_i_i_fu_471_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond389_i_i_i_fu_471_p2_carry_i_3
       (.I0(tmp_15_loc_read_reg_1199[5]),
        .I1(\t_V_reg_421_reg_n_0_[5] ),
        .I2(\t_V_reg_421_reg_n_0_[3] ),
        .I3(tmp_15_loc_read_reg_1199[3]),
        .I4(\t_V_reg_421_reg_n_0_[4] ),
        .I5(tmp_15_loc_read_reg_1199[4]),
        .O(exitcond389_i_i_i_fu_471_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond389_i_i_i_fu_471_p2_carry_i_4
       (.I0(tmp_15_loc_read_reg_1199[2]),
        .I1(\t_V_reg_421_reg_n_0_[2] ),
        .I2(\t_V_reg_421_reg[10]_0 [1]),
        .I3(tmp_15_loc_read_reg_1199[1]),
        .I4(\t_V_reg_421_reg[10]_0 [0]),
        .I5(tmp_15_loc_read_reg_1199[0]),
        .O(exitcond389_i_i_i_fu_471_p2_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_1261[0]_i_1 
       (.I0(\t_V_reg_421_reg[10]_0 [0]),
        .O(i_V_fu_476_p2[0]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_1261[10]_i_1 
       (.I0(\t_V_reg_421_reg[10]_0 [2]),
        .I1(\t_V_reg_421_reg_n_0_[9] ),
        .I2(\t_V_reg_421_reg_n_0_[7] ),
        .I3(\i_V_reg_1261[10]_i_2_n_0 ),
        .I4(\t_V_reg_421_reg_n_0_[6] ),
        .I5(\t_V_reg_421_reg_n_0_[8] ),
        .O(i_V_fu_476_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_V_reg_1261[10]_i_2 
       (.I0(\t_V_reg_421_reg_n_0_[4] ),
        .I1(\t_V_reg_421_reg_n_0_[2] ),
        .I2(\t_V_reg_421_reg[10]_0 [0]),
        .I3(\t_V_reg_421_reg[10]_0 [1]),
        .I4(\t_V_reg_421_reg_n_0_[3] ),
        .I5(\t_V_reg_421_reg_n_0_[5] ),
        .O(\i_V_reg_1261[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_1261[1]_i_1 
       (.I0(\t_V_reg_421_reg[10]_0 [0]),
        .I1(\t_V_reg_421_reg[10]_0 [1]),
        .O(i_V_fu_476_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_1261[2]_i_1 
       (.I0(\t_V_reg_421_reg_n_0_[2] ),
        .I1(\t_V_reg_421_reg[10]_0 [1]),
        .I2(\t_V_reg_421_reg[10]_0 [0]),
        .O(i_V_fu_476_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_1261[3]_i_1 
       (.I0(\t_V_reg_421_reg_n_0_[3] ),
        .I1(\t_V_reg_421_reg_n_0_[2] ),
        .I2(\t_V_reg_421_reg[10]_0 [0]),
        .I3(\t_V_reg_421_reg[10]_0 [1]),
        .O(i_V_fu_476_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_V_reg_1261[4]_i_1 
       (.I0(\t_V_reg_421_reg_n_0_[4] ),
        .I1(\t_V_reg_421_reg_n_0_[3] ),
        .I2(\t_V_reg_421_reg[10]_0 [1]),
        .I3(\t_V_reg_421_reg[10]_0 [0]),
        .I4(\t_V_reg_421_reg_n_0_[2] ),
        .O(i_V_fu_476_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_1261[5]_i_1 
       (.I0(\t_V_reg_421_reg_n_0_[5] ),
        .I1(\t_V_reg_421_reg_n_0_[4] ),
        .I2(\t_V_reg_421_reg_n_0_[2] ),
        .I3(\t_V_reg_421_reg[10]_0 [0]),
        .I4(\t_V_reg_421_reg[10]_0 [1]),
        .I5(\t_V_reg_421_reg_n_0_[3] ),
        .O(i_V_fu_476_p2[5]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_1261[6]_i_1 
       (.I0(\t_V_reg_421_reg_n_0_[6] ),
        .I1(\t_V_reg_421_reg_n_0_[5] ),
        .I2(\t_V_reg_421_reg_n_0_[3] ),
        .I3(\i_V_reg_1261[6]_i_2_n_0 ),
        .I4(\t_V_reg_421_reg_n_0_[2] ),
        .I5(\t_V_reg_421_reg_n_0_[4] ),
        .O(i_V_fu_476_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_V_reg_1261[6]_i_2 
       (.I0(\t_V_reg_421_reg[10]_0 [0]),
        .I1(\t_V_reg_421_reg[10]_0 [1]),
        .O(\i_V_reg_1261[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_1261[7]_i_1 
       (.I0(\t_V_reg_421_reg_n_0_[7] ),
        .I1(\t_V_reg_421_reg_n_0_[6] ),
        .I2(\i_V_reg_1261[10]_i_2_n_0 ),
        .O(i_V_fu_476_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_1261[8]_i_1 
       (.I0(\t_V_reg_421_reg_n_0_[8] ),
        .I1(\t_V_reg_421_reg_n_0_[7] ),
        .I2(\i_V_reg_1261[10]_i_2_n_0 ),
        .I3(\t_V_reg_421_reg_n_0_[6] ),
        .O(i_V_fu_476_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_V_reg_1261[9]_i_1 
       (.I0(\t_V_reg_421_reg_n_0_[9] ),
        .I1(\t_V_reg_421_reg_n_0_[8] ),
        .I2(\t_V_reg_421_reg_n_0_[6] ),
        .I3(\i_V_reg_1261[10]_i_2_n_0 ),
        .I4(\t_V_reg_421_reg_n_0_[7] ),
        .O(i_V_fu_476_p2[9]));
  FDRE \i_V_reg_1261_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_476_p2[0]),
        .Q(i_V_reg_1261[0]),
        .R(1'b0));
  FDRE \i_V_reg_1261_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_476_p2[10]),
        .Q(i_V_reg_1261[10]),
        .R(1'b0));
  FDRE \i_V_reg_1261_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_476_p2[1]),
        .Q(i_V_reg_1261[1]),
        .R(1'b0));
  FDRE \i_V_reg_1261_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_476_p2[2]),
        .Q(i_V_reg_1261[2]),
        .R(1'b0));
  FDRE \i_V_reg_1261_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_476_p2[3]),
        .Q(i_V_reg_1261[3]),
        .R(1'b0));
  FDRE \i_V_reg_1261_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_476_p2[4]),
        .Q(i_V_reg_1261[4]),
        .R(1'b0));
  FDRE \i_V_reg_1261_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_476_p2[5]),
        .Q(i_V_reg_1261[5]),
        .R(1'b0));
  FDRE \i_V_reg_1261_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_476_p2[6]),
        .Q(i_V_reg_1261[6]),
        .R(1'b0));
  FDRE \i_V_reg_1261_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_476_p2[7]),
        .Q(i_V_reg_1261[7]),
        .R(1'b0));
  FDRE \i_V_reg_1261_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_476_p2[8]),
        .Q(i_V_reg_1261[8]),
        .R(1'b0));
  FDRE \i_V_reg_1261_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_476_p2[9]),
        .Q(i_V_reg_1261[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_reg_1316[0]_i_1 
       (.I0(\p_assign_4_1_i_i_reg_1289[11]_i_2_n_0 ),
        .I1(ap_CS_fsm_state3),
        .I2(icmp_reg_1316),
        .O(\icmp_reg_1316[0]_i_1_n_0 ));
  FDRE \icmp_reg_1316_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_reg_1316[0]_i_1_n_0 ),
        .Q(icmp_reg_1316),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    internal_full_n_i_1
       (.I0(ap_rst_n),
        .I1(shiftReg_ce),
        .I2(shiftReg_ce_2),
        .O(ap_rst_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_dEe k_buf_0_val_3_U
       (.D({k_buf_0_val_5_U_n_2,k_buf_0_val_5_U_n_3,k_buf_0_val_5_U_n_4,k_buf_0_val_5_U_n_5,k_buf_0_val_5_U_n_6,k_buf_0_val_5_U_n_7,k_buf_0_val_5_U_n_8,k_buf_0_val_5_U_n_9,k_buf_0_val_5_U_n_10,k_buf_0_val_5_U_n_11,k_buf_0_val_5_U_n_12}),
        .DIADI({k_buf_0_val_3_U_n_1,k_buf_0_val_3_U_n_2,k_buf_0_val_3_U_n_3,k_buf_0_val_3_U_n_4,k_buf_0_val_3_U_n_5,k_buf_0_val_3_U_n_6,k_buf_0_val_3_U_n_7,k_buf_0_val_3_U_n_8}),
        .Q(k_buf_0_val_5_addr_reg_1398),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_reg_pp0_iter1_or_cond_i_i_i_i_reg_1363(ap_reg_pp0_iter1_or_cond_i_i_i_i_reg_1363),
        .ap_reg_pp0_iter2_brmerge_i_i_reg_1368(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[6] (tmp_24_reg_1329),
        .\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[7] (k_buf_0_val_5_U_n_27),
        .\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[7]_0 (k_buf_0_val_4_U_n_21),
        .col_buf_0_val_0_0_fu_853_p3(col_buf_0_val_0_0_fu_853_p3),
        .icmp_reg_1316(icmp_reg_1316),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .k_buf_0_val_3_load_reg_14040(k_buf_0_val_3_load_reg_14040),
        .ram_reg(k_buf_0_val_3_U_n_11),
        .ram_reg_0(k_buf_0_val_3_U_n_23),
        .ram_reg_1(k_buf_0_val_3_U_n_24),
        .ram_reg_2(k_buf_0_val_3_U_n_25),
        .ram_reg_3(reg_444),
        .ram_reg_4(k_buf_0_val_5_U_n_13),
        .ram_reg_5(ap_reg_pp0_iter2_reg_444),
        .ram_reg_6(\tmp_76_2_i_i_reg_1325_reg_n_0_[0] ),
        .\right_border_buf_0_2_fu_282_reg[0] (ap_reg_pp0_iter2_col_assign_reg_1379),
        .\right_border_buf_0_2_fu_282_reg[7] (right_border_buf_0_2_fu_282),
        .\row_assign_7_2_t_i_i_reg_1339_reg[0] (src_kernel_win_0_va_11_fu_955_p3[6:4]),
        .\src_kernel_win_0_va_11_reg_1435_reg[4] (row_assign_7_2_t_i_i_reg_1339),
        .\src_kernel_win_0_va_11_reg_1435_reg[4]_0 (k_buf_0_val_4_U_n_26),
        .\src_kernel_win_0_va_11_reg_1435_reg[4]_1 (k_buf_0_val_5_U_n_38),
        .\src_kernel_win_0_va_11_reg_1435_reg[5] (k_buf_0_val_4_U_n_24),
        .\src_kernel_win_0_va_11_reg_1435_reg[5]_0 (k_buf_0_val_5_U_n_37),
        .\src_kernel_win_0_va_11_reg_1435_reg[6] (k_buf_0_val_5_U_n_36),
        .\src_kernel_win_0_va_11_reg_1435_reg[6]_0 (k_buf_0_val_4_U_n_25),
        .src_kernel_win_0_va_9_fu_919_p3(src_kernel_win_0_va_9_fu_919_p3[7:6]),
        .tmp_21_i_i_reg_1266(tmp_21_i_i_reg_1266),
        .tmp_99_i_i_reg_1271(tmp_99_i_i_reg_1271));
  FDRE \k_buf_0_val_3_addr_reg_1386_reg[0] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(k_buf_0_val_5_U_n_12),
        .Q(k_buf_0_val_5_addr_reg_1398[0]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1386_reg[10] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(k_buf_0_val_5_U_n_2),
        .Q(k_buf_0_val_5_addr_reg_1398[10]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1386_reg[1] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(k_buf_0_val_5_U_n_11),
        .Q(k_buf_0_val_5_addr_reg_1398[1]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1386_reg[2] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(k_buf_0_val_5_U_n_10),
        .Q(k_buf_0_val_5_addr_reg_1398[2]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1386_reg[3] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(k_buf_0_val_5_U_n_9),
        .Q(k_buf_0_val_5_addr_reg_1398[3]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1386_reg[4] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(k_buf_0_val_5_U_n_8),
        .Q(k_buf_0_val_5_addr_reg_1398[4]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1386_reg[5] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(k_buf_0_val_5_U_n_7),
        .Q(k_buf_0_val_5_addr_reg_1398[5]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1386_reg[6] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(k_buf_0_val_5_U_n_6),
        .Q(k_buf_0_val_5_addr_reg_1398[6]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1386_reg[7] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(k_buf_0_val_5_U_n_5),
        .Q(k_buf_0_val_5_addr_reg_1398[7]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1386_reg[8] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(k_buf_0_val_5_U_n_4),
        .Q(k_buf_0_val_5_addr_reg_1398[8]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1386_reg[9] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(k_buf_0_val_5_U_n_3),
        .Q(k_buf_0_val_5_addr_reg_1398[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_dEe_14 k_buf_0_val_4_U
       (.D({k_buf_0_val_5_U_n_2,k_buf_0_val_5_U_n_3,k_buf_0_val_5_U_n_4,k_buf_0_val_5_U_n_5,k_buf_0_val_5_U_n_6,k_buf_0_val_5_U_n_7,k_buf_0_val_5_U_n_8,k_buf_0_val_5_U_n_9,k_buf_0_val_5_U_n_10,k_buf_0_val_5_U_n_11,k_buf_0_val_5_U_n_12}),
        .DIADI({k_buf_0_val_3_U_n_1,k_buf_0_val_3_U_n_2,k_buf_0_val_3_U_n_3,k_buf_0_val_3_U_n_4,k_buf_0_val_3_U_n_5,k_buf_0_val_3_U_n_6,k_buf_0_val_3_U_n_7,k_buf_0_val_3_U_n_8}),
        .Q(ap_reg_pp0_iter2_k_buf_0_val_5_addr_reg_1398),
        .WEA(k_buf_0_val_4_ce1),
        .ap_clk(ap_clk),
        .ap_reg_pp0_iter2_brmerge_i_i_reg_1368(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .col_buf_0_val_0_0_fu_853_p3({col_buf_0_val_0_0_fu_853_p3[3:2],col_buf_0_val_0_0_fu_853_p3[0]}),
        .col_buf_0_val_1_0_fu_870_p3(col_buf_0_val_1_0_fu_870_p3),
        .icmp_reg_1316(icmp_reg_1316),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .k_buf_0_val_3_load_reg_14040(k_buf_0_val_3_load_reg_14040),
        .ram_reg({k_buf_0_val_4_U_n_0,k_buf_0_val_4_U_n_1,k_buf_0_val_4_U_n_2,k_buf_0_val_4_U_n_3,k_buf_0_val_4_U_n_4,k_buf_0_val_4_U_n_5,k_buf_0_val_4_U_n_6,k_buf_0_val_4_U_n_7}),
        .ram_reg_0(k_buf_0_val_4_U_n_21),
        .ram_reg_1(k_buf_0_val_4_U_n_24),
        .ram_reg_2(k_buf_0_val_4_U_n_25),
        .ram_reg_3(k_buf_0_val_4_U_n_26),
        .ram_reg_4(ap_reg_pp0_iter2_reg_444),
        .\right_border_buf_0_1_fu_278_reg[1] (ap_reg_pp0_iter2_col_assign_reg_1379),
        .\right_border_buf_0_1_fu_278_reg[7] (right_border_buf_0_1_fu_278),
        .\row_assign_7_1_t_i_i_reg_1334_reg[0] ({src_kernel_win_0_va_10_fu_937_p3[5],src_kernel_win_0_va_10_fu_937_p3[1]}),
        .\row_assign_7_2_t_i_i_reg_1339_reg[0] ({src_kernel_win_0_va_11_fu_955_p3[7],src_kernel_win_0_va_11_fu_955_p3[3:0]}),
        .\src_kernel_win_0_va_10_reg_1428_reg[1] (row_assign_7_1_t_i_i_reg_1334),
        .\src_kernel_win_0_va_10_reg_1428_reg[1]_0 (k_buf_0_val_3_U_n_25),
        .\src_kernel_win_0_va_10_reg_1428_reg[1]_1 (k_buf_0_val_5_U_n_41),
        .\src_kernel_win_0_va_10_reg_1428_reg[5] (k_buf_0_val_5_U_n_37),
        .\src_kernel_win_0_va_10_reg_1428_reg[5]_0 (k_buf_0_val_3_U_n_23),
        .\src_kernel_win_0_va_11_reg_1435_reg[0] (k_buf_0_val_5_U_n_20),
        .\src_kernel_win_0_va_11_reg_1435_reg[1] (row_assign_7_2_t_i_i_reg_1339),
        .\src_kernel_win_0_va_11_reg_1435_reg[2] (k_buf_0_val_5_U_n_40),
        .\src_kernel_win_0_va_11_reg_1435_reg[3] (k_buf_0_val_5_U_n_39),
        .\src_kernel_win_0_va_11_reg_1435_reg[7] (k_buf_0_val_3_U_n_11),
        .\src_kernel_win_0_va_11_reg_1435_reg[7]_0 (k_buf_0_val_5_U_n_27),
        .tmp_21_i_i_reg_1266(tmp_21_i_i_reg_1266),
        .tmp_99_i_i_reg_1271(tmp_99_i_i_reg_1271));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_dEe_15 k_buf_0_val_5_U
       (.D({k_buf_0_val_5_U_n_2,k_buf_0_val_5_U_n_3,k_buf_0_val_5_U_n_4,k_buf_0_val_5_U_n_5,k_buf_0_val_5_U_n_6,k_buf_0_val_5_U_n_7,k_buf_0_val_5_U_n_8,k_buf_0_val_5_U_n_9,k_buf_0_val_5_U_n_10,k_buf_0_val_5_U_n_11,k_buf_0_val_5_U_n_12}),
        .ImagLoc_x_cast_reg_1358(ImagLoc_x_cast_reg_1358),
        .ImagLoc_x_reg_1353(ImagLoc_x_reg_1353),
        .Q(ap_reg_pp0_iter2_k_buf_0_val_5_addr_reg_1398),
        .WEA(k_buf_0_val_4_ce1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_reg_pp0_iter1_brmerge_i_i_reg_1368(ap_reg_pp0_iter1_brmerge_i_i_reg_1368),
        .ap_reg_pp0_iter2_brmerge_i_i_reg_1368(ap_reg_pp0_iter2_brmerge_i_i_reg_1368),
        .\ap_reg_pp0_iter2_col_assign_reg_1379_reg[1] (col_buf_0_val_2_0_fu_887_p3),
        .ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363(ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363),
        .\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1] (tmp_24_reg_1329),
        .\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[1]_0 (k_buf_0_val_3_U_n_25),
        .\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[5] (k_buf_0_val_4_U_n_24),
        .\ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[5]_0 (k_buf_0_val_3_U_n_23),
        .ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375(ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375),
        .col_buf_0_val_0_0_fu_853_p3({col_buf_0_val_0_0_fu_853_p3[6],col_buf_0_val_0_0_fu_853_p3[3:2],col_buf_0_val_0_0_fu_853_p3[0]}),
        .g_img_0_data_stream_s_empty_n(g_img_0_data_stream_s_empty_n),
        .g_img_1_data_stream_s_full_n(g_img_1_data_stream_s_full_n),
        .icmp_reg_1316(icmp_reg_1316),
        .internal_empty_n_reg(k_buf_0_val_5_U_n_13),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i_i_i_i_reg_1363(or_cond_i_i_i_i_reg_1363),
        .ram_reg(k_buf_0_val_5_U_n_20),
        .ram_reg_0(k_buf_0_val_5_U_n_27),
        .ram_reg_1(k_buf_0_val_5_U_n_36),
        .ram_reg_10(ap_enable_reg_pp0_iter9_reg_n_0),
        .ram_reg_11(tmp_16_loc_read_reg_1225),
        .ram_reg_12(ap_CS_fsm_pp0_stage0),
        .ram_reg_2(k_buf_0_val_5_U_n_37),
        .ram_reg_3(k_buf_0_val_5_U_n_38),
        .ram_reg_4(k_buf_0_val_5_U_n_39),
        .ram_reg_5(k_buf_0_val_5_U_n_40),
        .ram_reg_6(k_buf_0_val_5_U_n_41),
        .ram_reg_7({k_buf_0_val_4_U_n_0,k_buf_0_val_4_U_n_1,k_buf_0_val_4_U_n_2,k_buf_0_val_4_U_n_3,k_buf_0_val_4_U_n_4,k_buf_0_val_4_U_n_5,k_buf_0_val_4_U_n_6,k_buf_0_val_4_U_n_7}),
        .ram_reg_8(\tmp_76_i_i_reg_1321_reg_n_0_[0] ),
        .ram_reg_9(ap_enable_reg_pp0_iter1_reg_n_0),
        .\right_border_buf_0_s_fu_274_reg[0] (ap_reg_pp0_iter2_col_assign_reg_1379),
        .\right_border_buf_0_s_fu_274_reg[7] (right_border_buf_0_s_fu_274),
        .\src_kernel_win_0_va_10_reg_1428_reg[2] (row_assign_7_1_t_i_i_reg_1334),
        .\src_kernel_win_0_va_10_reg_1428_reg[3] (col_buf_0_val_1_0_fu_870_p3[3:0]),
        .\src_kernel_win_0_va_10_reg_1428_reg[4] (k_buf_0_val_3_U_n_24),
        .\src_kernel_win_0_va_10_reg_1428_reg[4]_0 (k_buf_0_val_4_U_n_26),
        .\src_kernel_win_0_va_10_reg_1428_reg[6] (k_buf_0_val_4_U_n_25),
        .\src_kernel_win_0_va_10_reg_1428_reg[7] (k_buf_0_val_3_U_n_11),
        .\src_kernel_win_0_va_10_reg_1428_reg[7]_0 (k_buf_0_val_4_U_n_21),
        .src_kernel_win_0_va_9_fu_919_p3(src_kernel_win_0_va_9_fu_919_p3[5:0]),
        .tmp_21_i_i_reg_1266(tmp_21_i_i_reg_1266),
        .tmp_99_i_i_reg_1271(tmp_99_i_i_reg_1271),
        .\tmp_99_i_i_reg_1271_reg[0] ({src_kernel_win_0_va_10_fu_937_p3[7:6],src_kernel_win_0_va_10_fu_937_p3[4:2],src_kernel_win_0_va_10_fu_937_p3[0]}));
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[0]_i_1 
       (.I0(Loop_loop_height_pro_U0_g_img_0_data_stream_0_V_read),
        .I1(shiftReg_ce_1),
        .I2(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \or_cond_i_i_i_i_reg_1363[0]_i_1 
       (.I0(\t_V_1_reg_433_reg[6]_0 ),
        .I1(\t_V_1_reg_433_reg[10]_0 [2]),
        .I2(tmp_28_i_i_fu_776_p2),
        .O(or_cond_i_i_i_i_fu_781_p2));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \or_cond_i_i_i_i_reg_1363[0]_i_2 
       (.I0(t_V_1_reg_433_reg[6]),
        .I1(t_V_1_reg_433_reg[5]),
        .I2(t_V_1_reg_433_reg[8]),
        .I3(t_V_1_reg_433_reg[7]),
        .I4(\ImagLoc_x_cast_reg_1358[9]_i_2_n_0 ),
        .I5(t_V_1_reg_433_reg[9]),
        .O(\t_V_1_reg_433_reg[6]_0 ));
  FDRE \or_cond_i_i_i_i_reg_1363_reg[0] 
       (.C(ap_clk),
        .CE(ImagLoc_x_cast_reg_13580),
        .D(or_cond_i_i_i_i_fu_781_p2),
        .Q(or_cond_i_i_i_i_reg_1363),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    \or_cond_i_i_i_reg_1375[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(k_buf_0_val_5_U_n_13),
        .I2(ap_condition_pp0_exit_iter0_state4),
        .O(ImagLoc_x_cast_reg_13580));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \or_cond_i_i_i_reg_1375[0]_i_2 
       (.I0(icmp_reg_1316),
        .I1(t_V_1_reg_433_reg[9]),
        .I2(\t_V_1_reg_433_reg[10]_0 [2]),
        .I3(\or_cond_i_i_i_reg_1375[0]_i_3_n_0 ),
        .I4(\or_cond_i_i_i_reg_1375[0]_i_4_n_0 ),
        .O(or_cond_i_i_i_fu_792_p2));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_i_i_i_reg_1375[0]_i_3 
       (.I0(t_V_1_reg_433_reg[6]),
        .I1(t_V_1_reg_433_reg[5]),
        .I2(t_V_1_reg_433_reg[8]),
        .I3(t_V_1_reg_433_reg[7]),
        .O(\or_cond_i_i_i_reg_1375[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_i_i_i_reg_1375[0]_i_4 
       (.I0(t_V_1_reg_433_reg[2]),
        .I1(\t_V_1_reg_433_reg[10]_0 [1]),
        .I2(t_V_1_reg_433_reg[4]),
        .I3(t_V_1_reg_433_reg[3]),
        .O(\or_cond_i_i_i_reg_1375[0]_i_4_n_0 ));
  FDRE \or_cond_i_i_i_reg_1375_reg[0] 
       (.C(ap_clk),
        .CE(ImagLoc_x_cast_reg_13580),
        .D(or_cond_i_i_i_fu_792_p2),
        .Q(or_cond_i_i_i_reg_1375),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_059_i_2_0_2_i_i_reg_1448[0]_i_1 
       (.I0(temp_0_i_i_059_i_1_s_reg_1441[0]),
        .I1(switch_loc_read_reg_1230),
        .I2(tmp_124_0_2_i_i_fu_1002_p2_carry_n_0),
        .I3(src_kernel_win_0_va_11_reg_1435[0]),
        .O(p_059_i_2_0_2_i_i_fu_1012_p3[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_059_i_2_0_2_i_i_reg_1448[1]_i_1 
       (.I0(temp_0_i_i_059_i_1_s_reg_1441[1]),
        .I1(switch_loc_read_reg_1230),
        .I2(tmp_124_0_2_i_i_fu_1002_p2_carry_n_0),
        .I3(src_kernel_win_0_va_11_reg_1435[1]),
        .O(p_059_i_2_0_2_i_i_fu_1012_p3[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_059_i_2_0_2_i_i_reg_1448[2]_i_1 
       (.I0(temp_0_i_i_059_i_1_s_reg_1441[2]),
        .I1(switch_loc_read_reg_1230),
        .I2(tmp_124_0_2_i_i_fu_1002_p2_carry_n_0),
        .I3(src_kernel_win_0_va_11_reg_1435[2]),
        .O(p_059_i_2_0_2_i_i_fu_1012_p3[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_059_i_2_0_2_i_i_reg_1448[3]_i_1 
       (.I0(temp_0_i_i_059_i_1_s_reg_1441[3]),
        .I1(switch_loc_read_reg_1230),
        .I2(tmp_124_0_2_i_i_fu_1002_p2_carry_n_0),
        .I3(src_kernel_win_0_va_11_reg_1435[3]),
        .O(p_059_i_2_0_2_i_i_fu_1012_p3[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_059_i_2_0_2_i_i_reg_1448[4]_i_1 
       (.I0(temp_0_i_i_059_i_1_s_reg_1441[4]),
        .I1(switch_loc_read_reg_1230),
        .I2(tmp_124_0_2_i_i_fu_1002_p2_carry_n_0),
        .I3(src_kernel_win_0_va_11_reg_1435[4]),
        .O(p_059_i_2_0_2_i_i_fu_1012_p3[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_059_i_2_0_2_i_i_reg_1448[5]_i_1 
       (.I0(temp_0_i_i_059_i_1_s_reg_1441[5]),
        .I1(switch_loc_read_reg_1230),
        .I2(tmp_124_0_2_i_i_fu_1002_p2_carry_n_0),
        .I3(src_kernel_win_0_va_11_reg_1435[5]),
        .O(p_059_i_2_0_2_i_i_fu_1012_p3[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_059_i_2_0_2_i_i_reg_1448[6]_i_1 
       (.I0(temp_0_i_i_059_i_1_s_reg_1441[6]),
        .I1(switch_loc_read_reg_1230),
        .I2(tmp_124_0_2_i_i_fu_1002_p2_carry_n_0),
        .I3(src_kernel_win_0_va_11_reg_1435[6]),
        .O(p_059_i_2_0_2_i_i_fu_1012_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \p_059_i_2_0_2_i_i_reg_1448[7]_i_1 
       (.I0(ap_reg_pp0_iter3_or_cond_i_i_i_reg_1375),
        .I1(k_buf_0_val_5_U_n_13),
        .O(p_059_i_2_0_2_i_i_reg_14480));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_059_i_2_0_2_i_i_reg_1448[7]_i_2 
       (.I0(temp_0_i_i_059_i_1_s_reg_1441[7]),
        .I1(switch_loc_read_reg_1230),
        .I2(tmp_124_0_2_i_i_fu_1002_p2_carry_n_0),
        .I3(src_kernel_win_0_va_11_reg_1435[7]),
        .O(p_059_i_2_0_2_i_i_fu_1012_p3[7]));
  FDRE \p_059_i_2_0_2_i_i_reg_1448_reg[0] 
       (.C(ap_clk),
        .CE(p_059_i_2_0_2_i_i_reg_14480),
        .D(p_059_i_2_0_2_i_i_fu_1012_p3[0]),
        .Q(p_059_i_2_0_2_i_i_reg_1448[0]),
        .R(1'b0));
  FDRE \p_059_i_2_0_2_i_i_reg_1448_reg[1] 
       (.C(ap_clk),
        .CE(p_059_i_2_0_2_i_i_reg_14480),
        .D(p_059_i_2_0_2_i_i_fu_1012_p3[1]),
        .Q(p_059_i_2_0_2_i_i_reg_1448[1]),
        .R(1'b0));
  FDRE \p_059_i_2_0_2_i_i_reg_1448_reg[2] 
       (.C(ap_clk),
        .CE(p_059_i_2_0_2_i_i_reg_14480),
        .D(p_059_i_2_0_2_i_i_fu_1012_p3[2]),
        .Q(p_059_i_2_0_2_i_i_reg_1448[2]),
        .R(1'b0));
  FDRE \p_059_i_2_0_2_i_i_reg_1448_reg[3] 
       (.C(ap_clk),
        .CE(p_059_i_2_0_2_i_i_reg_14480),
        .D(p_059_i_2_0_2_i_i_fu_1012_p3[3]),
        .Q(p_059_i_2_0_2_i_i_reg_1448[3]),
        .R(1'b0));
  FDRE \p_059_i_2_0_2_i_i_reg_1448_reg[4] 
       (.C(ap_clk),
        .CE(p_059_i_2_0_2_i_i_reg_14480),
        .D(p_059_i_2_0_2_i_i_fu_1012_p3[4]),
        .Q(p_059_i_2_0_2_i_i_reg_1448[4]),
        .R(1'b0));
  FDRE \p_059_i_2_0_2_i_i_reg_1448_reg[5] 
       (.C(ap_clk),
        .CE(p_059_i_2_0_2_i_i_reg_14480),
        .D(p_059_i_2_0_2_i_i_fu_1012_p3[5]),
        .Q(p_059_i_2_0_2_i_i_reg_1448[5]),
        .R(1'b0));
  FDRE \p_059_i_2_0_2_i_i_reg_1448_reg[6] 
       (.C(ap_clk),
        .CE(p_059_i_2_0_2_i_i_reg_14480),
        .D(p_059_i_2_0_2_i_i_fu_1012_p3[6]),
        .Q(p_059_i_2_0_2_i_i_reg_1448[6]),
        .R(1'b0));
  FDRE \p_059_i_2_0_2_i_i_reg_1448_reg[7] 
       (.C(ap_clk),
        .CE(p_059_i_2_0_2_i_i_reg_14480),
        .D(p_059_i_2_0_2_i_i_fu_1012_p3[7]),
        .Q(p_059_i_2_0_2_i_i_reg_1448[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_059_i_2_2_i_i_reg_1481[0]_i_1 
       (.I0(temp_0_i_i_059_i_1_4_reg_1469[0]),
        .I1(switch_loc_read_reg_1230),
        .I2(tmp_124_2_i_i_fu_1077_p2_carry_n_0),
        .I3(src_kernel_win_0_va_1_fu_254[0]),
        .O(p_059_i_2_2_i_i_fu_1089_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_059_i_2_2_i_i_reg_1481[1]_i_1 
       (.I0(temp_0_i_i_059_i_1_4_reg_1469[1]),
        .I1(switch_loc_read_reg_1230),
        .I2(tmp_124_2_i_i_fu_1077_p2_carry_n_0),
        .I3(src_kernel_win_0_va_1_fu_254[1]),
        .O(p_059_i_2_2_i_i_fu_1089_p3[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_059_i_2_2_i_i_reg_1481[2]_i_1 
       (.I0(temp_0_i_i_059_i_1_4_reg_1469[2]),
        .I1(switch_loc_read_reg_1230),
        .I2(tmp_124_2_i_i_fu_1077_p2_carry_n_0),
        .I3(src_kernel_win_0_va_1_fu_254[2]),
        .O(p_059_i_2_2_i_i_fu_1089_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_059_i_2_2_i_i_reg_1481[3]_i_1 
       (.I0(temp_0_i_i_059_i_1_4_reg_1469[3]),
        .I1(switch_loc_read_reg_1230),
        .I2(tmp_124_2_i_i_fu_1077_p2_carry_n_0),
        .I3(src_kernel_win_0_va_1_fu_254[3]),
        .O(p_059_i_2_2_i_i_fu_1089_p3[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_059_i_2_2_i_i_reg_1481[4]_i_1 
       (.I0(temp_0_i_i_059_i_1_4_reg_1469[4]),
        .I1(switch_loc_read_reg_1230),
        .I2(tmp_124_2_i_i_fu_1077_p2_carry_n_0),
        .I3(src_kernel_win_0_va_1_fu_254[4]),
        .O(p_059_i_2_2_i_i_fu_1089_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_059_i_2_2_i_i_reg_1481[5]_i_1 
       (.I0(temp_0_i_i_059_i_1_4_reg_1469[5]),
        .I1(switch_loc_read_reg_1230),
        .I2(tmp_124_2_i_i_fu_1077_p2_carry_n_0),
        .I3(src_kernel_win_0_va_1_fu_254[5]),
        .O(p_059_i_2_2_i_i_fu_1089_p3[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_059_i_2_2_i_i_reg_1481[6]_i_1 
       (.I0(temp_0_i_i_059_i_1_4_reg_1469[6]),
        .I1(switch_loc_read_reg_1230),
        .I2(tmp_124_2_i_i_fu_1077_p2_carry_n_0),
        .I3(src_kernel_win_0_va_1_fu_254[6]),
        .O(p_059_i_2_2_i_i_fu_1089_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_059_i_2_2_i_i_reg_1481[7]_i_1 
       (.I0(temp_0_i_i_059_i_1_4_reg_1469[7]),
        .I1(switch_loc_read_reg_1230),
        .I2(tmp_124_2_i_i_fu_1077_p2_carry_n_0),
        .I3(src_kernel_win_0_va_1_fu_254[7]),
        .O(p_059_i_2_2_i_i_fu_1089_p3[7]));
  FDRE \p_059_i_2_2_i_i_reg_1481_reg[0] 
       (.C(ap_clk),
        .CE(p_059_i_2_2_i_i_reg_14810),
        .D(p_059_i_2_2_i_i_fu_1089_p3[0]),
        .Q(p_059_i_2_2_i_i_reg_1481[0]),
        .R(1'b0));
  FDRE \p_059_i_2_2_i_i_reg_1481_reg[1] 
       (.C(ap_clk),
        .CE(p_059_i_2_2_i_i_reg_14810),
        .D(p_059_i_2_2_i_i_fu_1089_p3[1]),
        .Q(p_059_i_2_2_i_i_reg_1481[1]),
        .R(1'b0));
  FDRE \p_059_i_2_2_i_i_reg_1481_reg[2] 
       (.C(ap_clk),
        .CE(p_059_i_2_2_i_i_reg_14810),
        .D(p_059_i_2_2_i_i_fu_1089_p3[2]),
        .Q(p_059_i_2_2_i_i_reg_1481[2]),
        .R(1'b0));
  FDRE \p_059_i_2_2_i_i_reg_1481_reg[3] 
       (.C(ap_clk),
        .CE(p_059_i_2_2_i_i_reg_14810),
        .D(p_059_i_2_2_i_i_fu_1089_p3[3]),
        .Q(p_059_i_2_2_i_i_reg_1481[3]),
        .R(1'b0));
  FDRE \p_059_i_2_2_i_i_reg_1481_reg[4] 
       (.C(ap_clk),
        .CE(p_059_i_2_2_i_i_reg_14810),
        .D(p_059_i_2_2_i_i_fu_1089_p3[4]),
        .Q(p_059_i_2_2_i_i_reg_1481[4]),
        .R(1'b0));
  FDRE \p_059_i_2_2_i_i_reg_1481_reg[5] 
       (.C(ap_clk),
        .CE(p_059_i_2_2_i_i_reg_14810),
        .D(p_059_i_2_2_i_i_fu_1089_p3[5]),
        .Q(p_059_i_2_2_i_i_reg_1481[5]),
        .R(1'b0));
  FDRE \p_059_i_2_2_i_i_reg_1481_reg[6] 
       (.C(ap_clk),
        .CE(p_059_i_2_2_i_i_reg_14810),
        .D(p_059_i_2_2_i_i_fu_1089_p3[6]),
        .Q(p_059_i_2_2_i_i_reg_1481[6]),
        .R(1'b0));
  FDRE \p_059_i_2_2_i_i_reg_1481_reg[7] 
       (.C(ap_clk),
        .CE(p_059_i_2_2_i_i_reg_14810),
        .D(p_059_i_2_2_i_i_fu_1089_p3[7]),
        .Q(p_059_i_2_2_i_i_reg_1481[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \p_assign_4_1_i_i_reg_1289[11]_i_1 
       (.I0(\p_assign_4_1_i_i_reg_1289[11]_i_2_n_0 ),
        .O(p_assign_4_1_i_i_fu_503_p2));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \p_assign_4_1_i_i_reg_1289[11]_i_2 
       (.I0(\t_V_reg_421_reg[10]_0 [2]),
        .I1(\t_V_reg_421_reg_n_0_[9] ),
        .I2(\t_V_reg_421_reg_n_0_[8] ),
        .I3(tmp_104_1_i_i_fu_509_p2_carry__0_i_6_n_0),
        .I4(\t_V_reg_421_reg_n_0_[7] ),
        .O(\p_assign_4_1_i_i_reg_1289[11]_i_2_n_0 ));
  FDRE \p_assign_4_1_i_i_reg_1289_reg[11] 
       (.C(ap_clk),
        .CE(p_assign_4_1_i_i_reg_12890),
        .D(p_assign_4_1_i_i_fu_503_p2),
        .Q(p_assign_4_1_i_i_reg_1289),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \p_assign_4_2_i_i_reg_1300[11]_i_1 
       (.I0(\t_V_reg_421_reg_n_0_[9] ),
        .I1(\t_V_reg_421_reg_n_0_[6] ),
        .I2(\p_assign_4_2_i_i_reg_1300[11]_i_2_n_0 ),
        .I3(\t_V_reg_421_reg_n_0_[7] ),
        .I4(\t_V_reg_421_reg_n_0_[8] ),
        .I5(\t_V_reg_421_reg[10]_0 [2]),
        .O(p_assign_4_2_i_i_fu_514_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \p_assign_4_2_i_i_reg_1300[11]_i_2 
       (.I0(\t_V_reg_421_reg_n_0_[5] ),
        .I1(\t_V_reg_421_reg_n_0_[3] ),
        .I2(\t_V_reg_421_reg[10]_0 [0]),
        .I3(\t_V_reg_421_reg[10]_0 [1]),
        .I4(\t_V_reg_421_reg_n_0_[2] ),
        .I5(\t_V_reg_421_reg_n_0_[4] ),
        .O(\p_assign_4_2_i_i_reg_1300[11]_i_2_n_0 ));
  FDRE \p_assign_4_2_i_i_reg_1300_reg[11] 
       (.C(ap_clk),
        .CE(p_assign_4_1_i_i_reg_12890),
        .D(p_assign_4_2_i_i_fu_514_p2),
        .Q(p_assign_4_2_i_i_reg_1300),
        .R(1'b0));
  FDRE \p_neg393_i_cast_loc_r_reg_1215_reg[0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_neg393_i_cast_loc_r_reg_1215_reg[1]_0 [0]),
        .Q(p_neg393_i_cast_loc_r_reg_1215[0]),
        .R(1'b0));
  FDRE \p_neg393_i_cast_loc_r_reg_1215_reg[1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_neg393_i_cast_loc_r_reg_1215_reg[1]_0 [1]),
        .Q(p_neg393_i_cast_loc_r_reg_1215[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2202000000000000)) 
    \reg_444[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(k_buf_0_val_5_U_n_13),
        .I2(icmp_reg_1316),
        .I3(tmp_21_i_i_reg_1266),
        .I4(or_cond_i_i_i_i_reg_1363),
        .I5(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(Loop_loop_height_pro_U0_g_img_0_data_stream_0_V_read));
  FDRE \reg_444_reg[0] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_g_img_0_data_stream_0_V_read),
        .D(D[0]),
        .Q(reg_444[0]),
        .R(1'b0));
  FDRE \reg_444_reg[1] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_g_img_0_data_stream_0_V_read),
        .D(D[1]),
        .Q(reg_444[1]),
        .R(1'b0));
  FDRE \reg_444_reg[2] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_g_img_0_data_stream_0_V_read),
        .D(D[2]),
        .Q(reg_444[2]),
        .R(1'b0));
  FDRE \reg_444_reg[3] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_g_img_0_data_stream_0_V_read),
        .D(D[3]),
        .Q(reg_444[3]),
        .R(1'b0));
  FDRE \reg_444_reg[4] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_g_img_0_data_stream_0_V_read),
        .D(D[4]),
        .Q(reg_444[4]),
        .R(1'b0));
  FDRE \reg_444_reg[5] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_g_img_0_data_stream_0_V_read),
        .D(D[5]),
        .Q(reg_444[5]),
        .R(1'b0));
  FDRE \reg_444_reg[6] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_g_img_0_data_stream_0_V_read),
        .D(D[6]),
        .Q(reg_444[6]),
        .R(1'b0));
  FDRE \reg_444_reg[7] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_g_img_0_data_stream_0_V_read),
        .D(D[7]),
        .Q(reg_444[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08000000)) 
    \right_border_buf_0_1_fu_278[7]_i_1 
       (.I0(tmp_21_i_i_reg_1266),
        .I1(icmp_reg_1316),
        .I2(k_buf_0_val_5_U_n_13),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363),
        .O(ce11));
  FDRE \right_border_buf_0_1_fu_278_reg[0] 
       (.C(ap_clk),
        .CE(ce11),
        .D(col_buf_0_val_1_0_fu_870_p3[0]),
        .Q(right_border_buf_0_1_fu_278[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_278_reg[1] 
       (.C(ap_clk),
        .CE(ce11),
        .D(col_buf_0_val_1_0_fu_870_p3[1]),
        .Q(right_border_buf_0_1_fu_278[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_278_reg[2] 
       (.C(ap_clk),
        .CE(ce11),
        .D(col_buf_0_val_1_0_fu_870_p3[2]),
        .Q(right_border_buf_0_1_fu_278[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_278_reg[3] 
       (.C(ap_clk),
        .CE(ce11),
        .D(col_buf_0_val_1_0_fu_870_p3[3]),
        .Q(right_border_buf_0_1_fu_278[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_278_reg[4] 
       (.C(ap_clk),
        .CE(ce11),
        .D(col_buf_0_val_1_0_fu_870_p3[4]),
        .Q(right_border_buf_0_1_fu_278[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_278_reg[5] 
       (.C(ap_clk),
        .CE(ce11),
        .D(col_buf_0_val_1_0_fu_870_p3[5]),
        .Q(right_border_buf_0_1_fu_278[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_278_reg[6] 
       (.C(ap_clk),
        .CE(ce11),
        .D(col_buf_0_val_1_0_fu_870_p3[6]),
        .Q(right_border_buf_0_1_fu_278[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_278_reg[7] 
       (.C(ap_clk),
        .CE(ce11),
        .D(col_buf_0_val_1_0_fu_870_p3[7]),
        .Q(right_border_buf_0_1_fu_278[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_282_reg[0] 
       (.C(ap_clk),
        .CE(ce11),
        .D(col_buf_0_val_0_0_fu_853_p3[0]),
        .Q(right_border_buf_0_2_fu_282[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_282_reg[1] 
       (.C(ap_clk),
        .CE(ce11),
        .D(col_buf_0_val_0_0_fu_853_p3[1]),
        .Q(right_border_buf_0_2_fu_282[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_282_reg[2] 
       (.C(ap_clk),
        .CE(ce11),
        .D(col_buf_0_val_0_0_fu_853_p3[2]),
        .Q(right_border_buf_0_2_fu_282[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_282_reg[3] 
       (.C(ap_clk),
        .CE(ce11),
        .D(col_buf_0_val_0_0_fu_853_p3[3]),
        .Q(right_border_buf_0_2_fu_282[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_282_reg[4] 
       (.C(ap_clk),
        .CE(ce11),
        .D(col_buf_0_val_0_0_fu_853_p3[4]),
        .Q(right_border_buf_0_2_fu_282[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_282_reg[5] 
       (.C(ap_clk),
        .CE(ce11),
        .D(col_buf_0_val_0_0_fu_853_p3[5]),
        .Q(right_border_buf_0_2_fu_282[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_282_reg[6] 
       (.C(ap_clk),
        .CE(ce11),
        .D(col_buf_0_val_0_0_fu_853_p3[6]),
        .Q(right_border_buf_0_2_fu_282[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_282_reg[7] 
       (.C(ap_clk),
        .CE(ce11),
        .D(col_buf_0_val_0_0_fu_853_p3[7]),
        .Q(right_border_buf_0_2_fu_282[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_274_reg[0] 
       (.C(ap_clk),
        .CE(ce11),
        .D(col_buf_0_val_2_0_fu_887_p3[0]),
        .Q(right_border_buf_0_s_fu_274[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_274_reg[1] 
       (.C(ap_clk),
        .CE(ce11),
        .D(col_buf_0_val_2_0_fu_887_p3[1]),
        .Q(right_border_buf_0_s_fu_274[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_274_reg[2] 
       (.C(ap_clk),
        .CE(ce11),
        .D(col_buf_0_val_2_0_fu_887_p3[2]),
        .Q(right_border_buf_0_s_fu_274[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_274_reg[3] 
       (.C(ap_clk),
        .CE(ce11),
        .D(col_buf_0_val_2_0_fu_887_p3[3]),
        .Q(right_border_buf_0_s_fu_274[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_274_reg[4] 
       (.C(ap_clk),
        .CE(ce11),
        .D(col_buf_0_val_2_0_fu_887_p3[4]),
        .Q(right_border_buf_0_s_fu_274[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_274_reg[5] 
       (.C(ap_clk),
        .CE(ce11),
        .D(col_buf_0_val_2_0_fu_887_p3[5]),
        .Q(right_border_buf_0_s_fu_274[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_274_reg[6] 
       (.C(ap_clk),
        .CE(ce11),
        .D(col_buf_0_val_2_0_fu_887_p3[6]),
        .Q(right_border_buf_0_s_fu_274[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_274_reg[7] 
       (.C(ap_clk),
        .CE(ce11),
        .D(col_buf_0_val_2_0_fu_887_p3[7]),
        .Q(right_border_buf_0_s_fu_274[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hBA40)) 
    \row_assign_7_1_t_i_i_reg_1334[0]_i_1 
       (.I0(p_assign_4_1_i_i_reg_1289),
        .I1(\t_V_reg_421_reg[10]_0 [0]),
        .I2(tmp_104_1_i_i_reg_1295),
        .I3(\SRL_SIG_reg[0]_3 [0]),
        .O(row_assign_7_1_t_i_i_fu_688_p22_out[0]));
  LUT6 #(
    .INIT(64'hCCCCCCCC96009900)) 
    \row_assign_7_1_t_i_i_reg_1334[1]_i_1 
       (.I0(\t_V_reg_421_reg[10]_0 [1]),
        .I1(\SRL_SIG_reg[0]_3 [1]),
        .I2(\SRL_SIG_reg[0]_3 [0]),
        .I3(tmp_104_1_i_i_reg_1295),
        .I4(\t_V_reg_421_reg[10]_0 [0]),
        .I5(p_assign_4_1_i_i_reg_1289),
        .O(row_assign_7_1_t_i_i_fu_688_p22_out[1]));
  FDRE \row_assign_7_1_t_i_i_reg_1334_reg[0] 
       (.C(ap_clk),
        .CE(row_assign_7_1_t_i_i_reg_13340),
        .D(row_assign_7_1_t_i_i_fu_688_p22_out[0]),
        .Q(row_assign_7_1_t_i_i_reg_1334[0]),
        .R(1'b0));
  FDRE \row_assign_7_1_t_i_i_reg_1334_reg[1] 
       (.C(ap_clk),
        .CE(row_assign_7_1_t_i_i_reg_13340),
        .D(row_assign_7_1_t_i_i_fu_688_p22_out[1]),
        .Q(row_assign_7_1_t_i_i_reg_1334[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA898)) 
    \row_assign_7_2_t_i_i_reg_1339[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_3 [0]),
        .I1(p_assign_4_2_i_i_reg_1300),
        .I2(tmp_104_2_i_i_reg_1306),
        .I3(\t_V_reg_421_reg[10]_0 [0]),
        .O(\row_assign_7_2_t_i_i_reg_1339[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \row_assign_7_2_t_i_i_reg_1339[1]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(tmp_99_i_i_reg_1271),
        .O(row_assign_7_1_t_i_i_reg_13340));
  LUT6 #(
    .INIT(64'hCCCC9600CCCC9900)) 
    \row_assign_7_2_t_i_i_reg_1339[1]_i_2 
       (.I0(\t_V_reg_421_reg[10]_0 [1]),
        .I1(\SRL_SIG_reg[0]_3 [1]),
        .I2(\t_V_reg_421_reg[10]_0 [0]),
        .I3(tmp_104_2_i_i_reg_1306),
        .I4(p_assign_4_2_i_i_reg_1300),
        .I5(\SRL_SIG_reg[0]_3 [0]),
        .O(row_assign_7_2_t_i_i_fu_714_p21_out));
  FDRE \row_assign_7_2_t_i_i_reg_1339_reg[0] 
       (.C(ap_clk),
        .CE(row_assign_7_1_t_i_i_reg_13340),
        .D(\row_assign_7_2_t_i_i_reg_1339[0]_i_1_n_0 ),
        .Q(row_assign_7_2_t_i_i_reg_1339[0]),
        .R(1'b0));
  FDRE \row_assign_7_2_t_i_i_reg_1339_reg[1] 
       (.C(ap_clk),
        .CE(row_assign_7_1_t_i_i_reg_13340),
        .D(row_assign_7_2_t_i_i_fu_714_p21_out),
        .Q(row_assign_7_2_t_i_i_reg_1339[1]),
        .R(1'b0));
  FDRE \rows_cast727_loc_rea_reg_1209_reg[0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\rows_cast727_loc_rea_reg_1209_reg[10]_0 [0]),
        .Q(rows_cast727_loc_rea_reg_1209[0]),
        .R(1'b0));
  FDRE \rows_cast727_loc_rea_reg_1209_reg[10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\rows_cast727_loc_rea_reg_1209_reg[10]_0 [10]),
        .Q(rows_cast727_loc_rea_reg_1209[10]),
        .R(1'b0));
  FDRE \rows_cast727_loc_rea_reg_1209_reg[1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\rows_cast727_loc_rea_reg_1209_reg[10]_0 [1]),
        .Q(rows_cast727_loc_rea_reg_1209[1]),
        .R(1'b0));
  FDRE \rows_cast727_loc_rea_reg_1209_reg[2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\rows_cast727_loc_rea_reg_1209_reg[10]_0 [2]),
        .Q(rows_cast727_loc_rea_reg_1209[2]),
        .R(1'b0));
  FDRE \rows_cast727_loc_rea_reg_1209_reg[3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\rows_cast727_loc_rea_reg_1209_reg[10]_0 [3]),
        .Q(rows_cast727_loc_rea_reg_1209[3]),
        .R(1'b0));
  FDRE \rows_cast727_loc_rea_reg_1209_reg[4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\rows_cast727_loc_rea_reg_1209_reg[10]_0 [4]),
        .Q(rows_cast727_loc_rea_reg_1209[4]),
        .R(1'b0));
  FDRE \rows_cast727_loc_rea_reg_1209_reg[5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\rows_cast727_loc_rea_reg_1209_reg[10]_0 [5]),
        .Q(rows_cast727_loc_rea_reg_1209[5]),
        .R(1'b0));
  FDRE \rows_cast727_loc_rea_reg_1209_reg[6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\rows_cast727_loc_rea_reg_1209_reg[10]_0 [6]),
        .Q(rows_cast727_loc_rea_reg_1209[6]),
        .R(1'b0));
  FDRE \rows_cast727_loc_rea_reg_1209_reg[7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\rows_cast727_loc_rea_reg_1209_reg[10]_0 [7]),
        .Q(rows_cast727_loc_rea_reg_1209[7]),
        .R(1'b0));
  FDRE \rows_cast727_loc_rea_reg_1209_reg[8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\rows_cast727_loc_rea_reg_1209_reg[10]_0 [8]),
        .Q(rows_cast727_loc_rea_reg_1209[8]),
        .R(1'b0));
  FDRE \rows_cast727_loc_rea_reg_1209_reg[9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\rows_cast727_loc_rea_reg_1209_reg[10]_0 [9]),
        .Q(rows_cast727_loc_rea_reg_1209[9]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_10_reg_1428_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_10_fu_937_p3[0]),
        .Q(src_kernel_win_0_va_10_reg_1428[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_10_reg_1428_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_10_fu_937_p3[1]),
        .Q(src_kernel_win_0_va_10_reg_1428[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_10_reg_1428_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_10_fu_937_p3[2]),
        .Q(src_kernel_win_0_va_10_reg_1428[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_10_reg_1428_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_10_fu_937_p3[3]),
        .Q(src_kernel_win_0_va_10_reg_1428[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_10_reg_1428_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_10_fu_937_p3[4]),
        .Q(src_kernel_win_0_va_10_reg_1428[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_10_reg_1428_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_10_fu_937_p3[5]),
        .Q(src_kernel_win_0_va_10_reg_1428[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_10_reg_1428_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_10_fu_937_p3[6]),
        .Q(src_kernel_win_0_va_10_reg_1428[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_10_reg_1428_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_10_fu_937_p3[7]),
        .Q(src_kernel_win_0_va_10_reg_1428[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_11_reg_1435_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_11_fu_955_p3[0]),
        .Q(src_kernel_win_0_va_11_reg_1435[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_11_reg_1435_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_11_fu_955_p3[1]),
        .Q(src_kernel_win_0_va_11_reg_1435[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_11_reg_1435_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_11_fu_955_p3[2]),
        .Q(src_kernel_win_0_va_11_reg_1435[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_11_reg_1435_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_11_fu_955_p3[3]),
        .Q(src_kernel_win_0_va_11_reg_1435[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_11_reg_1435_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_11_fu_955_p3[4]),
        .Q(src_kernel_win_0_va_11_reg_1435[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_11_reg_1435_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_11_fu_955_p3[5]),
        .Q(src_kernel_win_0_va_11_reg_1435[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_11_reg_1435_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_11_fu_955_p3[6]),
        .Q(src_kernel_win_0_va_11_reg_1435[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_11_reg_1435_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_11_fu_955_p3[7]),
        .Q(src_kernel_win_0_va_11_reg_1435[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_reg_1476_reg[0] 
       (.C(ap_clk),
        .CE(p_059_i_2_2_i_i_reg_14810),
        .D(src_kernel_win_0_va_fu_250[0]),
        .Q(src_kernel_win_0_va_12_reg_1476[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_reg_1476_reg[1] 
       (.C(ap_clk),
        .CE(p_059_i_2_2_i_i_reg_14810),
        .D(src_kernel_win_0_va_fu_250[1]),
        .Q(src_kernel_win_0_va_12_reg_1476[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_reg_1476_reg[2] 
       (.C(ap_clk),
        .CE(p_059_i_2_2_i_i_reg_14810),
        .D(src_kernel_win_0_va_fu_250[2]),
        .Q(src_kernel_win_0_va_12_reg_1476[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_reg_1476_reg[3] 
       (.C(ap_clk),
        .CE(p_059_i_2_2_i_i_reg_14810),
        .D(src_kernel_win_0_va_fu_250[3]),
        .Q(src_kernel_win_0_va_12_reg_1476[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_reg_1476_reg[4] 
       (.C(ap_clk),
        .CE(p_059_i_2_2_i_i_reg_14810),
        .D(src_kernel_win_0_va_fu_250[4]),
        .Q(src_kernel_win_0_va_12_reg_1476[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_reg_1476_reg[5] 
       (.C(ap_clk),
        .CE(p_059_i_2_2_i_i_reg_14810),
        .D(src_kernel_win_0_va_fu_250[5]),
        .Q(src_kernel_win_0_va_12_reg_1476[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_reg_1476_reg[6] 
       (.C(ap_clk),
        .CE(p_059_i_2_2_i_i_reg_14810),
        .D(src_kernel_win_0_va_fu_250[6]),
        .Q(src_kernel_win_0_va_12_reg_1476[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_reg_1476_reg[7] 
       (.C(ap_clk),
        .CE(p_059_i_2_2_i_i_reg_14810),
        .D(src_kernel_win_0_va_fu_250[7]),
        .Q(src_kernel_win_0_va_12_reg_1476[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_reg_1454_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_14_reg_14540),
        .D(src_kernel_win_0_va_2_fu_258[0]),
        .Q(src_kernel_win_0_va_14_reg_1454[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_reg_1454_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_14_reg_14540),
        .D(src_kernel_win_0_va_2_fu_258[1]),
        .Q(src_kernel_win_0_va_14_reg_1454[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_reg_1454_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_14_reg_14540),
        .D(src_kernel_win_0_va_2_fu_258[2]),
        .Q(src_kernel_win_0_va_14_reg_1454[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_reg_1454_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_14_reg_14540),
        .D(src_kernel_win_0_va_2_fu_258[3]),
        .Q(src_kernel_win_0_va_14_reg_1454[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_reg_1454_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_14_reg_14540),
        .D(src_kernel_win_0_va_2_fu_258[4]),
        .Q(src_kernel_win_0_va_14_reg_1454[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_reg_1454_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_14_reg_14540),
        .D(src_kernel_win_0_va_2_fu_258[5]),
        .Q(src_kernel_win_0_va_14_reg_1454[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_reg_1454_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_14_reg_14540),
        .D(src_kernel_win_0_va_2_fu_258[6]),
        .Q(src_kernel_win_0_va_14_reg_1454[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_reg_1454_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_14_reg_14540),
        .D(src_kernel_win_0_va_2_fu_258[7]),
        .Q(src_kernel_win_0_va_14_reg_1454[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_254_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2540),
        .D(src_kernel_win_0_va_fu_250[0]),
        .Q(src_kernel_win_0_va_1_fu_254[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_254_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2540),
        .D(src_kernel_win_0_va_fu_250[1]),
        .Q(src_kernel_win_0_va_1_fu_254[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_254_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2540),
        .D(src_kernel_win_0_va_fu_250[2]),
        .Q(src_kernel_win_0_va_1_fu_254[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_254_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2540),
        .D(src_kernel_win_0_va_fu_250[3]),
        .Q(src_kernel_win_0_va_1_fu_254[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_254_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2540),
        .D(src_kernel_win_0_va_fu_250[4]),
        .Q(src_kernel_win_0_va_1_fu_254[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_254_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2540),
        .D(src_kernel_win_0_va_fu_250[5]),
        .Q(src_kernel_win_0_va_1_fu_254[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_254_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2540),
        .D(src_kernel_win_0_va_fu_250[6]),
        .Q(src_kernel_win_0_va_1_fu_254[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_254_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2540),
        .D(src_kernel_win_0_va_fu_250[7]),
        .Q(src_kernel_win_0_va_1_fu_254[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \src_kernel_win_0_va_2_fu_258[7]_i_1 
       (.I0(k_buf_0_val_5_U_n_13),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(ap_reg_pp0_iter4_exitcond388_i_i_i_reg_1344),
        .O(src_kernel_win_0_va_2_fu_2580));
  FDRE \src_kernel_win_0_va_2_fu_258_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_2_fu_2580),
        .D(ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428[0]),
        .Q(src_kernel_win_0_va_2_fu_258[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_258_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_2_fu_2580),
        .D(ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428[1]),
        .Q(src_kernel_win_0_va_2_fu_258[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_258_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_2_fu_2580),
        .D(ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428[2]),
        .Q(src_kernel_win_0_va_2_fu_258[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_258_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_2_fu_2580),
        .D(ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428[3]),
        .Q(src_kernel_win_0_va_2_fu_258[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_258_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_2_fu_2580),
        .D(ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428[4]),
        .Q(src_kernel_win_0_va_2_fu_258[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_258_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_2_fu_2580),
        .D(ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428[5]),
        .Q(src_kernel_win_0_va_2_fu_258[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_258_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_2_fu_2580),
        .D(ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428[6]),
        .Q(src_kernel_win_0_va_2_fu_258[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_258_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_2_fu_2580),
        .D(ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428[7]),
        .Q(src_kernel_win_0_va_2_fu_258[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_262_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_2_fu_2580),
        .D(src_kernel_win_0_va_2_fu_258[0]),
        .Q(src_kernel_win_0_va_3_fu_262[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_262_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_2_fu_2580),
        .D(src_kernel_win_0_va_2_fu_258[1]),
        .Q(src_kernel_win_0_va_3_fu_262[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_262_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_2_fu_2580),
        .D(src_kernel_win_0_va_2_fu_258[2]),
        .Q(src_kernel_win_0_va_3_fu_262[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_262_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_2_fu_2580),
        .D(src_kernel_win_0_va_2_fu_258[3]),
        .Q(src_kernel_win_0_va_3_fu_262[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_262_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_2_fu_2580),
        .D(src_kernel_win_0_va_2_fu_258[4]),
        .Q(src_kernel_win_0_va_3_fu_262[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_262_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_2_fu_2580),
        .D(src_kernel_win_0_va_2_fu_258[5]),
        .Q(src_kernel_win_0_va_3_fu_262[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_262_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_2_fu_2580),
        .D(src_kernel_win_0_va_2_fu_258[6]),
        .Q(src_kernel_win_0_va_3_fu_262[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_262_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_2_fu_2580),
        .D(src_kernel_win_0_va_2_fu_258[7]),
        .Q(src_kernel_win_0_va_3_fu_262[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \src_kernel_win_0_va_4_fu_266[7]_i_1 
       (.I0(ap_reg_pp0_iter2_exitcond388_i_i_i_reg_1344),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(k_buf_0_val_5_U_n_13),
        .O(src_kernel_win_0_va_4_fu_2660));
  FDRE \src_kernel_win_0_va_4_fu_266_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_2660),
        .D(src_kernel_win_0_va_11_fu_955_p3[0]),
        .Q(src_kernel_win_0_va_4_fu_266[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_266_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_2660),
        .D(src_kernel_win_0_va_11_fu_955_p3[1]),
        .Q(src_kernel_win_0_va_4_fu_266[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_266_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_2660),
        .D(src_kernel_win_0_va_11_fu_955_p3[2]),
        .Q(src_kernel_win_0_va_4_fu_266[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_266_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_2660),
        .D(src_kernel_win_0_va_11_fu_955_p3[3]),
        .Q(src_kernel_win_0_va_4_fu_266[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_266_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_2660),
        .D(src_kernel_win_0_va_11_fu_955_p3[4]),
        .Q(src_kernel_win_0_va_4_fu_266[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_266_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_2660),
        .D(src_kernel_win_0_va_11_fu_955_p3[5]),
        .Q(src_kernel_win_0_va_4_fu_266[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_266_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_2660),
        .D(src_kernel_win_0_va_11_fu_955_p3[6]),
        .Q(src_kernel_win_0_va_4_fu_266[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_266_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_2660),
        .D(src_kernel_win_0_va_11_fu_955_p3[7]),
        .Q(src_kernel_win_0_va_4_fu_266[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_270_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_2660),
        .D(src_kernel_win_0_va_4_fu_266[0]),
        .Q(src_kernel_win_0_va_5_fu_270[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_270_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_2660),
        .D(src_kernel_win_0_va_4_fu_266[1]),
        .Q(src_kernel_win_0_va_5_fu_270[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_270_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_2660),
        .D(src_kernel_win_0_va_4_fu_266[2]),
        .Q(src_kernel_win_0_va_5_fu_270[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_270_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_2660),
        .D(src_kernel_win_0_va_4_fu_266[3]),
        .Q(src_kernel_win_0_va_5_fu_270[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_270_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_2660),
        .D(src_kernel_win_0_va_4_fu_266[4]),
        .Q(src_kernel_win_0_va_5_fu_270[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_270_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_2660),
        .D(src_kernel_win_0_va_4_fu_266[5]),
        .Q(src_kernel_win_0_va_5_fu_270[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_270_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_2660),
        .D(src_kernel_win_0_va_4_fu_266[6]),
        .Q(src_kernel_win_0_va_5_fu_270[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_270_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_2660),
        .D(src_kernel_win_0_va_4_fu_266[7]),
        .Q(src_kernel_win_0_va_5_fu_270[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \src_kernel_win_0_va_fu_250[7]_i_1 
       (.I0(k_buf_0_val_5_U_n_13),
        .I1(ap_enable_reg_pp0_iter7),
        .I2(ap_reg_pp0_iter6_exitcond388_i_i_i_reg_1344),
        .O(src_kernel_win_0_va_1_fu_2540));
  FDRE \src_kernel_win_0_va_fu_250_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2540),
        .D(ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421[0]),
        .Q(src_kernel_win_0_va_fu_250[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_250_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2540),
        .D(ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421[1]),
        .Q(src_kernel_win_0_va_fu_250[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_250_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2540),
        .D(ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421[2]),
        .Q(src_kernel_win_0_va_fu_250[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_250_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2540),
        .D(ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421[3]),
        .Q(src_kernel_win_0_va_fu_250[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_250_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2540),
        .D(ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421[4]),
        .Q(src_kernel_win_0_va_fu_250[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_250_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2540),
        .D(ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421[5]),
        .Q(src_kernel_win_0_va_fu_250[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_250_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2540),
        .D(ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421[6]),
        .Q(src_kernel_win_0_va_fu_250[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_250_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2540),
        .D(ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421[7]),
        .Q(src_kernel_win_0_va_fu_250[7]),
        .R(1'b0));
  FDRE \switch_loc_read_reg_1230_reg[0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(switch_loc_c_dout),
        .Q(switch_loc_read_reg_1230),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0D0F0F0)) 
    \t_V_1_reg_433[10]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(k_buf_0_val_5_U_n_13),
        .I2(ap_CS_fsm_state3),
        .I3(ap_condition_pp0_exit_iter0_state4),
        .I4(ap_enable_reg_pp0_iter0),
        .O(t_V_1_reg_433));
  LUT4 #(
    .INIT(16'h0020)) 
    \t_V_1_reg_433[10]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(k_buf_0_val_5_U_n_13),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state4),
        .O(t_V_1_reg_4330));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \t_V_1_reg_433[10]_i_3 
       (.I0(\t_V_1_reg_433_reg[10]_0 [2]),
        .I1(t_V_1_reg_433_reg[9]),
        .I2(t_V_1_reg_433_reg[6]),
        .I3(\t_V_1_reg_433[10]_i_4_n_0 ),
        .I4(t_V_1_reg_433_reg[7]),
        .I5(t_V_1_reg_433_reg[8]),
        .O(j_V_fu_728_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \t_V_1_reg_433[10]_i_4 
       (.I0(t_V_1_reg_433_reg[4]),
        .I1(t_V_1_reg_433_reg[2]),
        .I2(\t_V_1_reg_433_reg[10]_0 [0]),
        .I3(\t_V_1_reg_433_reg[10]_0 [1]),
        .I4(t_V_1_reg_433_reg[3]),
        .I5(t_V_1_reg_433_reg[5]),
        .O(\t_V_1_reg_433[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_1_reg_433[1]_i_1 
       (.I0(\t_V_1_reg_433_reg[10]_0 [0]),
        .I1(\t_V_1_reg_433_reg[10]_0 [1]),
        .O(\t_V_1_reg_433[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_1_reg_433[2]_i_1 
       (.I0(t_V_1_reg_433_reg[2]),
        .I1(\t_V_1_reg_433_reg[10]_0 [1]),
        .I2(\t_V_1_reg_433_reg[10]_0 [0]),
        .O(j_V_fu_728_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_1_reg_433[3]_i_1 
       (.I0(t_V_1_reg_433_reg[3]),
        .I1(t_V_1_reg_433_reg[2]),
        .I2(\t_V_1_reg_433_reg[10]_0 [0]),
        .I3(\t_V_1_reg_433_reg[10]_0 [1]),
        .O(j_V_fu_728_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_1_reg_433[4]_i_1 
       (.I0(t_V_1_reg_433_reg[4]),
        .I1(t_V_1_reg_433_reg[3]),
        .I2(\t_V_1_reg_433_reg[10]_0 [1]),
        .I3(\t_V_1_reg_433_reg[10]_0 [0]),
        .I4(t_V_1_reg_433_reg[2]),
        .O(j_V_fu_728_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \t_V_1_reg_433[5]_i_1 
       (.I0(t_V_1_reg_433_reg[5]),
        .I1(t_V_1_reg_433_reg[4]),
        .I2(t_V_1_reg_433_reg[2]),
        .I3(\t_V_1_reg_433_reg[10]_0 [0]),
        .I4(\t_V_1_reg_433_reg[10]_0 [1]),
        .I5(t_V_1_reg_433_reg[3]),
        .O(j_V_fu_728_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_1_reg_433[6]_i_1 
       (.I0(t_V_1_reg_433_reg[6]),
        .I1(\t_V_1_reg_433[10]_i_4_n_0 ),
        .O(j_V_fu_728_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_1_reg_433[7]_i_1 
       (.I0(t_V_1_reg_433_reg[7]),
        .I1(\t_V_1_reg_433[10]_i_4_n_0 ),
        .I2(t_V_1_reg_433_reg[6]),
        .O(j_V_fu_728_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_1_reg_433[8]_i_1 
       (.I0(t_V_1_reg_433_reg[8]),
        .I1(t_V_1_reg_433_reg[6]),
        .I2(\t_V_1_reg_433[10]_i_4_n_0 ),
        .I3(t_V_1_reg_433_reg[7]),
        .O(j_V_fu_728_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_1_reg_433[9]_i_1 
       (.I0(t_V_1_reg_433_reg[9]),
        .I1(t_V_1_reg_433_reg[8]),
        .I2(t_V_1_reg_433_reg[7]),
        .I3(\t_V_1_reg_433[10]_i_4_n_0 ),
        .I4(t_V_1_reg_433_reg[6]),
        .O(j_V_fu_728_p2[9]));
  FDRE \t_V_1_reg_433_reg[0] 
       (.C(ap_clk),
        .CE(t_V_1_reg_4330),
        .D(ImagLoc_x_fu_750_p2__0),
        .Q(\t_V_1_reg_433_reg[10]_0 [0]),
        .R(t_V_1_reg_433));
  FDRE \t_V_1_reg_433_reg[10] 
       (.C(ap_clk),
        .CE(t_V_1_reg_4330),
        .D(j_V_fu_728_p2[10]),
        .Q(\t_V_1_reg_433_reg[10]_0 [2]),
        .R(t_V_1_reg_433));
  FDRE \t_V_1_reg_433_reg[1] 
       (.C(ap_clk),
        .CE(t_V_1_reg_4330),
        .D(\t_V_1_reg_433[1]_i_1_n_0 ),
        .Q(\t_V_1_reg_433_reg[10]_0 [1]),
        .R(t_V_1_reg_433));
  FDRE \t_V_1_reg_433_reg[2] 
       (.C(ap_clk),
        .CE(t_V_1_reg_4330),
        .D(j_V_fu_728_p2[2]),
        .Q(t_V_1_reg_433_reg[2]),
        .R(t_V_1_reg_433));
  FDRE \t_V_1_reg_433_reg[3] 
       (.C(ap_clk),
        .CE(t_V_1_reg_4330),
        .D(j_V_fu_728_p2[3]),
        .Q(t_V_1_reg_433_reg[3]),
        .R(t_V_1_reg_433));
  FDRE \t_V_1_reg_433_reg[4] 
       (.C(ap_clk),
        .CE(t_V_1_reg_4330),
        .D(j_V_fu_728_p2[4]),
        .Q(t_V_1_reg_433_reg[4]),
        .R(t_V_1_reg_433));
  FDRE \t_V_1_reg_433_reg[5] 
       (.C(ap_clk),
        .CE(t_V_1_reg_4330),
        .D(j_V_fu_728_p2[5]),
        .Q(t_V_1_reg_433_reg[5]),
        .R(t_V_1_reg_433));
  FDRE \t_V_1_reg_433_reg[6] 
       (.C(ap_clk),
        .CE(t_V_1_reg_4330),
        .D(j_V_fu_728_p2[6]),
        .Q(t_V_1_reg_433_reg[6]),
        .R(t_V_1_reg_433));
  FDRE \t_V_1_reg_433_reg[7] 
       (.C(ap_clk),
        .CE(t_V_1_reg_4330),
        .D(j_V_fu_728_p2[7]),
        .Q(t_V_1_reg_433_reg[7]),
        .R(t_V_1_reg_433));
  FDRE \t_V_1_reg_433_reg[8] 
       (.C(ap_clk),
        .CE(t_V_1_reg_4330),
        .D(j_V_fu_728_p2[8]),
        .Q(t_V_1_reg_433_reg[8]),
        .R(t_V_1_reg_433));
  FDRE \t_V_1_reg_433_reg[9] 
       (.C(ap_clk),
        .CE(t_V_1_reg_4330),
        .D(j_V_fu_728_p2[9]),
        .Q(t_V_1_reg_433_reg[9]),
        .R(t_V_1_reg_433));
  LUT2 #(
    .INIT(4'h2)) 
    \t_V_reg_421[10]_i_1 
       (.I0(shiftReg_ce),
        .I1(ap_CS_fsm_state14),
        .O(t_V_reg_421));
  FDRE \t_V_reg_421_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_V_reg_1261[0]),
        .Q(\t_V_reg_421_reg[10]_0 [0]),
        .R(t_V_reg_421));
  FDRE \t_V_reg_421_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_V_reg_1261[10]),
        .Q(\t_V_reg_421_reg[10]_0 [2]),
        .R(t_V_reg_421));
  FDRE \t_V_reg_421_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_V_reg_1261[1]),
        .Q(\t_V_reg_421_reg[10]_0 [1]),
        .R(t_V_reg_421));
  FDRE \t_V_reg_421_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_V_reg_1261[2]),
        .Q(\t_V_reg_421_reg_n_0_[2] ),
        .R(t_V_reg_421));
  FDRE \t_V_reg_421_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_V_reg_1261[3]),
        .Q(\t_V_reg_421_reg_n_0_[3] ),
        .R(t_V_reg_421));
  FDRE \t_V_reg_421_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_V_reg_1261[4]),
        .Q(\t_V_reg_421_reg_n_0_[4] ),
        .R(t_V_reg_421));
  FDRE \t_V_reg_421_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_V_reg_1261[5]),
        .Q(\t_V_reg_421_reg_n_0_[5] ),
        .R(t_V_reg_421));
  FDRE \t_V_reg_421_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_V_reg_1261[6]),
        .Q(\t_V_reg_421_reg_n_0_[6] ),
        .R(t_V_reg_421));
  FDRE \t_V_reg_421_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_V_reg_1261[7]),
        .Q(\t_V_reg_421_reg_n_0_[7] ),
        .R(t_V_reg_421));
  FDRE \t_V_reg_421_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_V_reg_1261[8]),
        .Q(\t_V_reg_421_reg_n_0_[8] ),
        .R(t_V_reg_421));
  FDRE \t_V_reg_421_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_V_reg_1261[9]),
        .Q(\t_V_reg_421_reg_n_0_[9] ),
        .R(t_V_reg_421));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_059_i_1_2_reg_1459[0]_i_1 
       (.I0(src_kernel_win_0_va_3_fu_262[0]),
        .I1(p_059_i_2_0_2_i_i_reg_1448[0]),
        .I2(tmp_124_1_i_i_fu_1024_p2_carry_n_0),
        .O(temp_0_i_i_059_i_1_2_fu_1029_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_059_i_1_2_reg_1459[1]_i_1 
       (.I0(src_kernel_win_0_va_3_fu_262[1]),
        .I1(p_059_i_2_0_2_i_i_reg_1448[1]),
        .I2(tmp_124_1_i_i_fu_1024_p2_carry_n_0),
        .O(temp_0_i_i_059_i_1_2_fu_1029_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_059_i_1_2_reg_1459[2]_i_1 
       (.I0(src_kernel_win_0_va_3_fu_262[2]),
        .I1(p_059_i_2_0_2_i_i_reg_1448[2]),
        .I2(tmp_124_1_i_i_fu_1024_p2_carry_n_0),
        .O(temp_0_i_i_059_i_1_2_fu_1029_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_059_i_1_2_reg_1459[3]_i_1 
       (.I0(src_kernel_win_0_va_3_fu_262[3]),
        .I1(p_059_i_2_0_2_i_i_reg_1448[3]),
        .I2(tmp_124_1_i_i_fu_1024_p2_carry_n_0),
        .O(temp_0_i_i_059_i_1_2_fu_1029_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_059_i_1_2_reg_1459[4]_i_1 
       (.I0(src_kernel_win_0_va_3_fu_262[4]),
        .I1(p_059_i_2_0_2_i_i_reg_1448[4]),
        .I2(tmp_124_1_i_i_fu_1024_p2_carry_n_0),
        .O(temp_0_i_i_059_i_1_2_fu_1029_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_059_i_1_2_reg_1459[5]_i_1 
       (.I0(src_kernel_win_0_va_3_fu_262[5]),
        .I1(p_059_i_2_0_2_i_i_reg_1448[5]),
        .I2(tmp_124_1_i_i_fu_1024_p2_carry_n_0),
        .O(temp_0_i_i_059_i_1_2_fu_1029_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_059_i_1_2_reg_1459[6]_i_1 
       (.I0(src_kernel_win_0_va_3_fu_262[6]),
        .I1(p_059_i_2_0_2_i_i_reg_1448[6]),
        .I2(tmp_124_1_i_i_fu_1024_p2_carry_n_0),
        .O(temp_0_i_i_059_i_1_2_fu_1029_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_059_i_1_2_reg_1459[7]_i_1 
       (.I0(src_kernel_win_0_va_3_fu_262[7]),
        .I1(p_059_i_2_0_2_i_i_reg_1448[7]),
        .I2(tmp_124_1_i_i_fu_1024_p2_carry_n_0),
        .O(temp_0_i_i_059_i_1_2_fu_1029_p3[7]));
  FDRE \temp_0_i_i_059_i_1_2_reg_1459_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_14_reg_14540),
        .D(temp_0_i_i_059_i_1_2_fu_1029_p3[0]),
        .Q(temp_0_i_i_059_i_1_2_reg_1459[0]),
        .R(1'b0));
  FDRE \temp_0_i_i_059_i_1_2_reg_1459_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_14_reg_14540),
        .D(temp_0_i_i_059_i_1_2_fu_1029_p3[1]),
        .Q(temp_0_i_i_059_i_1_2_reg_1459[1]),
        .R(1'b0));
  FDRE \temp_0_i_i_059_i_1_2_reg_1459_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_14_reg_14540),
        .D(temp_0_i_i_059_i_1_2_fu_1029_p3[2]),
        .Q(temp_0_i_i_059_i_1_2_reg_1459[2]),
        .R(1'b0));
  FDRE \temp_0_i_i_059_i_1_2_reg_1459_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_14_reg_14540),
        .D(temp_0_i_i_059_i_1_2_fu_1029_p3[3]),
        .Q(temp_0_i_i_059_i_1_2_reg_1459[3]),
        .R(1'b0));
  FDRE \temp_0_i_i_059_i_1_2_reg_1459_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_14_reg_14540),
        .D(temp_0_i_i_059_i_1_2_fu_1029_p3[4]),
        .Q(temp_0_i_i_059_i_1_2_reg_1459[4]),
        .R(1'b0));
  FDRE \temp_0_i_i_059_i_1_2_reg_1459_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_14_reg_14540),
        .D(temp_0_i_i_059_i_1_2_fu_1029_p3[5]),
        .Q(temp_0_i_i_059_i_1_2_reg_1459[5]),
        .R(1'b0));
  FDRE \temp_0_i_i_059_i_1_2_reg_1459_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_14_reg_14540),
        .D(temp_0_i_i_059_i_1_2_fu_1029_p3[6]),
        .Q(temp_0_i_i_059_i_1_2_reg_1459[6]),
        .R(1'b0));
  FDRE \temp_0_i_i_059_i_1_2_reg_1459_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_14_reg_14540),
        .D(temp_0_i_i_059_i_1_2_fu_1029_p3[7]),
        .Q(temp_0_i_i_059_i_1_2_reg_1459[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_059_i_1_4_reg_1469[0]_i_1 
       (.I0(ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428[0]),
        .I1(src_kernel_win_0_va_14_reg_1454[0]),
        .I2(temp_0_i_i_059_i_1_2_reg_1459[0]),
        .I3(tmp_124_1_1_i_i_reg_1464),
        .I4(tmp_124_1_2_i_i_fu_1059_p2_carry_n_0),
        .O(temp_0_i_i_059_i_1_4_fu_1064_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_059_i_1_4_reg_1469[1]_i_1 
       (.I0(ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428[1]),
        .I1(src_kernel_win_0_va_14_reg_1454[1]),
        .I2(temp_0_i_i_059_i_1_2_reg_1459[1]),
        .I3(tmp_124_1_1_i_i_reg_1464),
        .I4(tmp_124_1_2_i_i_fu_1059_p2_carry_n_0),
        .O(temp_0_i_i_059_i_1_4_fu_1064_p3[1]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_059_i_1_4_reg_1469[2]_i_1 
       (.I0(ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428[2]),
        .I1(src_kernel_win_0_va_14_reg_1454[2]),
        .I2(temp_0_i_i_059_i_1_2_reg_1459[2]),
        .I3(tmp_124_1_1_i_i_reg_1464),
        .I4(tmp_124_1_2_i_i_fu_1059_p2_carry_n_0),
        .O(temp_0_i_i_059_i_1_4_fu_1064_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_059_i_1_4_reg_1469[3]_i_1 
       (.I0(ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428[3]),
        .I1(src_kernel_win_0_va_14_reg_1454[3]),
        .I2(temp_0_i_i_059_i_1_2_reg_1459[3]),
        .I3(tmp_124_1_1_i_i_reg_1464),
        .I4(tmp_124_1_2_i_i_fu_1059_p2_carry_n_0),
        .O(temp_0_i_i_059_i_1_4_fu_1064_p3[3]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_059_i_1_4_reg_1469[4]_i_1 
       (.I0(ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428[4]),
        .I1(src_kernel_win_0_va_14_reg_1454[4]),
        .I2(temp_0_i_i_059_i_1_2_reg_1459[4]),
        .I3(tmp_124_1_1_i_i_reg_1464),
        .I4(tmp_124_1_2_i_i_fu_1059_p2_carry_n_0),
        .O(temp_0_i_i_059_i_1_4_fu_1064_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_059_i_1_4_reg_1469[5]_i_1 
       (.I0(ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428[5]),
        .I1(src_kernel_win_0_va_14_reg_1454[5]),
        .I2(temp_0_i_i_059_i_1_2_reg_1459[5]),
        .I3(tmp_124_1_1_i_i_reg_1464),
        .I4(tmp_124_1_2_i_i_fu_1059_p2_carry_n_0),
        .O(temp_0_i_i_059_i_1_4_fu_1064_p3[5]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_059_i_1_4_reg_1469[6]_i_1 
       (.I0(ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428[6]),
        .I1(src_kernel_win_0_va_14_reg_1454[6]),
        .I2(temp_0_i_i_059_i_1_2_reg_1459[6]),
        .I3(tmp_124_1_1_i_i_reg_1464),
        .I4(tmp_124_1_2_i_i_fu_1059_p2_carry_n_0),
        .O(temp_0_i_i_059_i_1_4_fu_1064_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \temp_0_i_i_059_i_1_4_reg_1469[7]_i_1 
       (.I0(ap_reg_pp0_iter5_or_cond_i_i_i_reg_1375),
        .I1(k_buf_0_val_5_U_n_13),
        .O(temp_0_i_i_059_i_1_4_reg_14690));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_059_i_1_4_reg_1469[7]_i_2 
       (.I0(ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428[7]),
        .I1(src_kernel_win_0_va_14_reg_1454[7]),
        .I2(temp_0_i_i_059_i_1_2_reg_1459[7]),
        .I3(tmp_124_1_1_i_i_reg_1464),
        .I4(tmp_124_1_2_i_i_fu_1059_p2_carry_n_0),
        .O(temp_0_i_i_059_i_1_4_fu_1064_p3[7]));
  FDRE \temp_0_i_i_059_i_1_4_reg_1469_reg[0] 
       (.C(ap_clk),
        .CE(temp_0_i_i_059_i_1_4_reg_14690),
        .D(temp_0_i_i_059_i_1_4_fu_1064_p3[0]),
        .Q(temp_0_i_i_059_i_1_4_reg_1469[0]),
        .R(1'b0));
  FDRE \temp_0_i_i_059_i_1_4_reg_1469_reg[1] 
       (.C(ap_clk),
        .CE(temp_0_i_i_059_i_1_4_reg_14690),
        .D(temp_0_i_i_059_i_1_4_fu_1064_p3[1]),
        .Q(temp_0_i_i_059_i_1_4_reg_1469[1]),
        .R(1'b0));
  FDRE \temp_0_i_i_059_i_1_4_reg_1469_reg[2] 
       (.C(ap_clk),
        .CE(temp_0_i_i_059_i_1_4_reg_14690),
        .D(temp_0_i_i_059_i_1_4_fu_1064_p3[2]),
        .Q(temp_0_i_i_059_i_1_4_reg_1469[2]),
        .R(1'b0));
  FDRE \temp_0_i_i_059_i_1_4_reg_1469_reg[3] 
       (.C(ap_clk),
        .CE(temp_0_i_i_059_i_1_4_reg_14690),
        .D(temp_0_i_i_059_i_1_4_fu_1064_p3[3]),
        .Q(temp_0_i_i_059_i_1_4_reg_1469[3]),
        .R(1'b0));
  FDRE \temp_0_i_i_059_i_1_4_reg_1469_reg[4] 
       (.C(ap_clk),
        .CE(temp_0_i_i_059_i_1_4_reg_14690),
        .D(temp_0_i_i_059_i_1_4_fu_1064_p3[4]),
        .Q(temp_0_i_i_059_i_1_4_reg_1469[4]),
        .R(1'b0));
  FDRE \temp_0_i_i_059_i_1_4_reg_1469_reg[5] 
       (.C(ap_clk),
        .CE(temp_0_i_i_059_i_1_4_reg_14690),
        .D(temp_0_i_i_059_i_1_4_fu_1064_p3[5]),
        .Q(temp_0_i_i_059_i_1_4_reg_1469[5]),
        .R(1'b0));
  FDRE \temp_0_i_i_059_i_1_4_reg_1469_reg[6] 
       (.C(ap_clk),
        .CE(temp_0_i_i_059_i_1_4_reg_14690),
        .D(temp_0_i_i_059_i_1_4_fu_1064_p3[6]),
        .Q(temp_0_i_i_059_i_1_4_reg_1469[6]),
        .R(1'b0));
  FDRE \temp_0_i_i_059_i_1_4_reg_1469_reg[7] 
       (.C(ap_clk),
        .CE(temp_0_i_i_059_i_1_4_reg_14690),
        .D(temp_0_i_i_059_i_1_4_fu_1064_p3[7]),
        .Q(temp_0_i_i_059_i_1_4_reg_1469[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h88B8)) 
    \temp_0_i_i_059_i_1_s_reg_1441[0]_i_1 
       (.I0(src_kernel_win_0_va_4_fu_266[0]),
        .I1(p_0_in__0),
        .I2(src_kernel_win_0_va_5_fu_270[0]),
        .I3(switch_loc_read_reg_1230),
        .O(temp_0_i_i_059_i_1_s_fu_981_p3[0]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \temp_0_i_i_059_i_1_s_reg_1441[1]_i_1 
       (.I0(src_kernel_win_0_va_4_fu_266[1]),
        .I1(p_0_in__0),
        .I2(src_kernel_win_0_va_5_fu_270[1]),
        .I3(switch_loc_read_reg_1230),
        .O(temp_0_i_i_059_i_1_s_fu_981_p3[1]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \temp_0_i_i_059_i_1_s_reg_1441[2]_i_1 
       (.I0(src_kernel_win_0_va_4_fu_266[2]),
        .I1(p_0_in__0),
        .I2(src_kernel_win_0_va_5_fu_270[2]),
        .I3(switch_loc_read_reg_1230),
        .O(temp_0_i_i_059_i_1_s_fu_981_p3[2]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \temp_0_i_i_059_i_1_s_reg_1441[3]_i_1 
       (.I0(src_kernel_win_0_va_4_fu_266[3]),
        .I1(p_0_in__0),
        .I2(src_kernel_win_0_va_5_fu_270[3]),
        .I3(switch_loc_read_reg_1230),
        .O(temp_0_i_i_059_i_1_s_fu_981_p3[3]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \temp_0_i_i_059_i_1_s_reg_1441[4]_i_1 
       (.I0(src_kernel_win_0_va_4_fu_266[4]),
        .I1(p_0_in__0),
        .I2(src_kernel_win_0_va_5_fu_270[4]),
        .I3(switch_loc_read_reg_1230),
        .O(temp_0_i_i_059_i_1_s_fu_981_p3[4]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \temp_0_i_i_059_i_1_s_reg_1441[5]_i_1 
       (.I0(src_kernel_win_0_va_4_fu_266[5]),
        .I1(p_0_in__0),
        .I2(src_kernel_win_0_va_5_fu_270[5]),
        .I3(switch_loc_read_reg_1230),
        .O(temp_0_i_i_059_i_1_s_fu_981_p3[5]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \temp_0_i_i_059_i_1_s_reg_1441[6]_i_1 
       (.I0(src_kernel_win_0_va_4_fu_266[6]),
        .I1(p_0_in__0),
        .I2(src_kernel_win_0_va_5_fu_270[6]),
        .I3(switch_loc_read_reg_1230),
        .O(temp_0_i_i_059_i_1_s_fu_981_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \temp_0_i_i_059_i_1_s_reg_1441[7]_i_1 
       (.I0(ap_reg_pp0_iter2_or_cond_i_i_i_reg_1375),
        .I1(k_buf_0_val_5_U_n_13),
        .O(temp_0_i_i_059_i_1_s_reg_14410));
  LUT4 #(
    .INIT(16'h88B8)) 
    \temp_0_i_i_059_i_1_s_reg_1441[7]_i_2 
       (.I0(src_kernel_win_0_va_4_fu_266[7]),
        .I1(p_0_in__0),
        .I2(src_kernel_win_0_va_5_fu_270[7]),
        .I3(switch_loc_read_reg_1230),
        .O(temp_0_i_i_059_i_1_s_fu_981_p3[7]));
  FDRE \temp_0_i_i_059_i_1_s_reg_1441_reg[0] 
       (.C(ap_clk),
        .CE(temp_0_i_i_059_i_1_s_reg_14410),
        .D(temp_0_i_i_059_i_1_s_fu_981_p3[0]),
        .Q(temp_0_i_i_059_i_1_s_reg_1441[0]),
        .R(1'b0));
  FDRE \temp_0_i_i_059_i_1_s_reg_1441_reg[1] 
       (.C(ap_clk),
        .CE(temp_0_i_i_059_i_1_s_reg_14410),
        .D(temp_0_i_i_059_i_1_s_fu_981_p3[1]),
        .Q(temp_0_i_i_059_i_1_s_reg_1441[1]),
        .R(1'b0));
  FDRE \temp_0_i_i_059_i_1_s_reg_1441_reg[2] 
       (.C(ap_clk),
        .CE(temp_0_i_i_059_i_1_s_reg_14410),
        .D(temp_0_i_i_059_i_1_s_fu_981_p3[2]),
        .Q(temp_0_i_i_059_i_1_s_reg_1441[2]),
        .R(1'b0));
  FDRE \temp_0_i_i_059_i_1_s_reg_1441_reg[3] 
       (.C(ap_clk),
        .CE(temp_0_i_i_059_i_1_s_reg_14410),
        .D(temp_0_i_i_059_i_1_s_fu_981_p3[3]),
        .Q(temp_0_i_i_059_i_1_s_reg_1441[3]),
        .R(1'b0));
  FDRE \temp_0_i_i_059_i_1_s_reg_1441_reg[4] 
       (.C(ap_clk),
        .CE(temp_0_i_i_059_i_1_s_reg_14410),
        .D(temp_0_i_i_059_i_1_s_fu_981_p3[4]),
        .Q(temp_0_i_i_059_i_1_s_reg_1441[4]),
        .R(1'b0));
  FDRE \temp_0_i_i_059_i_1_s_reg_1441_reg[5] 
       (.C(ap_clk),
        .CE(temp_0_i_i_059_i_1_s_reg_14410),
        .D(temp_0_i_i_059_i_1_s_fu_981_p3[5]),
        .Q(temp_0_i_i_059_i_1_s_reg_1441[5]),
        .R(1'b0));
  FDRE \temp_0_i_i_059_i_1_s_reg_1441_reg[6] 
       (.C(ap_clk),
        .CE(temp_0_i_i_059_i_1_s_reg_14410),
        .D(temp_0_i_i_059_i_1_s_fu_981_p3[6]),
        .Q(temp_0_i_i_059_i_1_s_reg_1441[6]),
        .R(1'b0));
  FDRE \temp_0_i_i_059_i_1_s_reg_1441_reg[7] 
       (.C(ap_clk),
        .CE(temp_0_i_i_059_i_1_s_reg_14410),
        .D(temp_0_i_i_059_i_1_s_fu_981_p3[7]),
        .Q(temp_0_i_i_059_i_1_s_reg_1441[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_102_i_i_reg_1278[11]_i_1 
       (.I0(\t_V_reg_421_reg[10]_0 [0]),
        .I1(\p_assign_4_1_i_i_reg_1289[11]_i_2_n_0 ),
        .O(\tmp_102_i_i_reg_1278[11]_i_1_n_0 ));
  FDRE \tmp_102_i_i_reg_1278_reg[11] 
       (.C(ap_clk),
        .CE(p_assign_4_1_i_i_reg_12890),
        .D(\tmp_102_i_i_reg_1278[11]_i_1_n_0 ),
        .Q(p_0_in),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_104_1_i_i_fu_509_p2_carry
       (.CI(1'b0),
        .CO({tmp_104_1_i_i_fu_509_p2_carry_n_0,tmp_104_1_i_i_fu_509_p2_carry_n_1,tmp_104_1_i_i_fu_509_p2_carry_n_2,tmp_104_1_i_i_fu_509_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_104_1_i_i_fu_509_p2_carry_i_1_n_0,tmp_104_1_i_i_fu_509_p2_carry_i_2_n_0,tmp_104_1_i_i_fu_509_p2_carry_i_3_n_0,tmp_104_1_i_i_fu_509_p2_carry_i_4_n_0}),
        .O(NLW_tmp_104_1_i_i_fu_509_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_104_1_i_i_fu_509_p2_carry_i_5_n_0,tmp_104_1_i_i_fu_509_p2_carry_i_6_n_0,tmp_104_1_i_i_fu_509_p2_carry_i_7_n_0,\tmp_104_1_i_i_reg_1295_reg[0]_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_104_1_i_i_fu_509_p2_carry__0
       (.CI(tmp_104_1_i_i_fu_509_p2_carry_n_0),
        .CO({NLW_tmp_104_1_i_i_fu_509_p2_carry__0_CO_UNCONNECTED[3:2],tmp_104_1_i_i_fu_509_p2,tmp_104_1_i_i_fu_509_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_104_1_i_i_reg_1295_reg[0]_1 ,tmp_104_1_i_i_fu_509_p2_carry__0_i_2_n_0}),
        .O(NLW_tmp_104_1_i_i_fu_509_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\tmp_104_1_i_i_reg_1295_reg[0]_2 ,tmp_104_1_i_i_fu_509_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h222ABBBC0002AAA8)) 
    tmp_104_1_i_i_fu_509_p2_carry__0_i_2
       (.I0(\tmp_104_2_i_i_reg_1306_reg[0]_1 [9]),
        .I1(\t_V_reg_421_reg_n_0_[8] ),
        .I2(tmp_104_1_i_i_fu_509_p2_carry__0_i_6_n_0),
        .I3(\t_V_reg_421_reg_n_0_[7] ),
        .I4(\t_V_reg_421_reg_n_0_[9] ),
        .I5(\tmp_104_2_i_i_reg_1306_reg[0]_1 [8]),
        .O(tmp_104_1_i_i_fu_509_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9090900609090990)) 
    tmp_104_1_i_i_fu_509_p2_carry__0_i_4
       (.I0(\t_V_reg_421_reg_n_0_[9] ),
        .I1(\tmp_104_2_i_i_reg_1306_reg[0]_1 [9]),
        .I2(\t_V_reg_421_reg_n_0_[8] ),
        .I3(tmp_104_1_i_i_fu_509_p2_carry__0_i_6_n_0),
        .I4(\t_V_reg_421_reg_n_0_[7] ),
        .I5(\tmp_104_2_i_i_reg_1306_reg[0]_1 [8]),
        .O(tmp_104_1_i_i_fu_509_p2_carry__0_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    tmp_104_1_i_i_fu_509_p2_carry__0_i_5
       (.I0(\t_V_reg_421_reg_n_0_[7] ),
        .I1(tmp_104_1_i_i_fu_509_p2_carry__0_i_6_n_0),
        .I2(\t_V_reg_421_reg_n_0_[8] ),
        .I3(\t_V_reg_421_reg_n_0_[9] ),
        .O(\t_V_reg_421_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    tmp_104_1_i_i_fu_509_p2_carry__0_i_6
       (.I0(\t_V_reg_421_reg_n_0_[6] ),
        .I1(\t_V_reg_421_reg_n_0_[4] ),
        .I2(\t_V_reg_421_reg[10]_0 [1]),
        .I3(\t_V_reg_421_reg_n_0_[2] ),
        .I4(\t_V_reg_421_reg_n_0_[3] ),
        .I5(\t_V_reg_421_reg_n_0_[5] ),
        .O(tmp_104_1_i_i_fu_509_p2_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h2ABC02A8)) 
    tmp_104_1_i_i_fu_509_p2_carry_i_1
       (.I0(\tmp_104_2_i_i_reg_1306_reg[0]_1 [7]),
        .I1(\t_V_reg_421_reg_n_0_[6] ),
        .I2(tmp_104_1_i_i_fu_509_p2_carry_i_9_n_0),
        .I3(\t_V_reg_421_reg_n_0_[7] ),
        .I4(\tmp_104_2_i_i_reg_1306_reg[0]_1 [6]),
        .O(tmp_104_1_i_i_fu_509_p2_carry_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    tmp_104_1_i_i_fu_509_p2_carry_i_10
       (.I0(\t_V_reg_421_reg_n_0_[3] ),
        .I1(\t_V_reg_421_reg_n_0_[2] ),
        .I2(\t_V_reg_421_reg[10]_0 [1]),
        .O(tmp_104_1_i_i_fu_509_p2_carry_i_10_n_0));
  LUT5 #(
    .INIT(32'h2ABC02A8)) 
    tmp_104_1_i_i_fu_509_p2_carry_i_2
       (.I0(\tmp_104_2_i_i_reg_1306_reg[0]_1 [5]),
        .I1(\t_V_reg_421_reg_n_0_[4] ),
        .I2(tmp_104_1_i_i_fu_509_p2_carry_i_10_n_0),
        .I3(\t_V_reg_421_reg_n_0_[5] ),
        .I4(\tmp_104_2_i_i_reg_1306_reg[0]_1 [4]),
        .O(tmp_104_1_i_i_fu_509_p2_carry_i_2_n_0));
  LUT5 #(
    .INIT(32'h2ABC02A8)) 
    tmp_104_1_i_i_fu_509_p2_carry_i_3
       (.I0(\tmp_104_2_i_i_reg_1306_reg[0]_1 [3]),
        .I1(\t_V_reg_421_reg[10]_0 [1]),
        .I2(\t_V_reg_421_reg_n_0_[2] ),
        .I3(\t_V_reg_421_reg_n_0_[3] ),
        .I4(\tmp_104_2_i_i_reg_1306_reg[0]_1 [2]),
        .O(tmp_104_1_i_i_fu_509_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hF440)) 
    tmp_104_1_i_i_fu_509_p2_carry_i_4
       (.I0(\t_V_reg_421_reg[10]_0 [0]),
        .I1(\tmp_104_2_i_i_reg_1306_reg[0]_1 [0]),
        .I2(\t_V_reg_421_reg[10]_0 [1]),
        .I3(\tmp_104_2_i_i_reg_1306_reg[0]_1 [1]),
        .O(tmp_104_1_i_i_fu_509_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h90060990)) 
    tmp_104_1_i_i_fu_509_p2_carry_i_5
       (.I0(\t_V_reg_421_reg_n_0_[7] ),
        .I1(\tmp_104_2_i_i_reg_1306_reg[0]_1 [7]),
        .I2(\t_V_reg_421_reg_n_0_[6] ),
        .I3(tmp_104_1_i_i_fu_509_p2_carry_i_9_n_0),
        .I4(\tmp_104_2_i_i_reg_1306_reg[0]_1 [6]),
        .O(tmp_104_1_i_i_fu_509_p2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h90060990)) 
    tmp_104_1_i_i_fu_509_p2_carry_i_6
       (.I0(\t_V_reg_421_reg_n_0_[5] ),
        .I1(\tmp_104_2_i_i_reg_1306_reg[0]_1 [5]),
        .I2(\t_V_reg_421_reg_n_0_[4] ),
        .I3(tmp_104_1_i_i_fu_509_p2_carry_i_10_n_0),
        .I4(\tmp_104_2_i_i_reg_1306_reg[0]_1 [4]),
        .O(tmp_104_1_i_i_fu_509_p2_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h90060990)) 
    tmp_104_1_i_i_fu_509_p2_carry_i_7
       (.I0(\t_V_reg_421_reg_n_0_[3] ),
        .I1(\tmp_104_2_i_i_reg_1306_reg[0]_1 [3]),
        .I2(\t_V_reg_421_reg[10]_0 [1]),
        .I3(\t_V_reg_421_reg_n_0_[2] ),
        .I4(\tmp_104_2_i_i_reg_1306_reg[0]_1 [2]),
        .O(tmp_104_1_i_i_fu_509_p2_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    tmp_104_1_i_i_fu_509_p2_carry_i_9
       (.I0(\t_V_reg_421_reg_n_0_[5] ),
        .I1(\t_V_reg_421_reg_n_0_[3] ),
        .I2(\t_V_reg_421_reg_n_0_[2] ),
        .I3(\t_V_reg_421_reg[10]_0 [1]),
        .I4(\t_V_reg_421_reg_n_0_[4] ),
        .O(tmp_104_1_i_i_fu_509_p2_carry_i_9_n_0));
  FDRE \tmp_104_1_i_i_reg_1295_reg[0] 
       (.C(ap_clk),
        .CE(p_assign_4_1_i_i_reg_12890),
        .D(tmp_104_1_i_i_fu_509_p2),
        .Q(tmp_104_1_i_i_reg_1295),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_104_2_i_i_fu_520_p2_carry
       (.CI(1'b0),
        .CO({tmp_104_2_i_i_fu_520_p2_carry_n_0,tmp_104_2_i_i_fu_520_p2_carry_n_1,tmp_104_2_i_i_fu_520_p2_carry_n_2,tmp_104_2_i_i_fu_520_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_104_2_i_i_fu_520_p2_carry_i_1_n_0,tmp_104_2_i_i_fu_520_p2_carry_i_2_n_0,tmp_104_2_i_i_fu_520_p2_carry_i_3_n_0,tmp_104_2_i_i_fu_520_p2_carry_i_4_n_0}),
        .O(NLW_tmp_104_2_i_i_fu_520_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_104_2_i_i_fu_520_p2_carry_i_5_n_0,tmp_104_2_i_i_fu_520_p2_carry_i_6_n_0,tmp_104_2_i_i_fu_520_p2_carry_i_7_n_0,tmp_104_2_i_i_fu_520_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_104_2_i_i_fu_520_p2_carry__0
       (.CI(tmp_104_2_i_i_fu_520_p2_carry_n_0),
        .CO({NLW_tmp_104_2_i_i_fu_520_p2_carry__0_CO_UNCONNECTED[3:2],tmp_104_2_i_i_fu_520_p2,tmp_104_2_i_i_fu_520_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_104_2_i_i_fu_520_p2_carry__0_i_1_n_0,tmp_104_2_i_i_fu_520_p2_carry__0_i_2_n_0}),
        .O(NLW_tmp_104_2_i_i_fu_520_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\tmp_104_2_i_i_reg_1306_reg[0]_0 ,tmp_104_2_i_i_fu_520_p2_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'h0D04)) 
    tmp_104_2_i_i_fu_520_p2_carry__0_i_1
       (.I0(\t_V_reg_421_reg[10]_0 [2]),
        .I1(\t_V_reg_421_reg[8]_0 ),
        .I2(\tmp_104_2_i_i_reg_1306_reg[0]_1 [11]),
        .I3(\tmp_104_2_i_i_reg_1306_reg[0]_1 [10]),
        .O(tmp_104_2_i_i_fu_520_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h02AAABFC0002AAA8)) 
    tmp_104_2_i_i_fu_520_p2_carry__0_i_2
       (.I0(\tmp_104_2_i_i_reg_1306_reg[0]_1 [9]),
        .I1(tmp_104_2_i_i_fu_520_p2_carry__0_i_6_n_0),
        .I2(\t_V_reg_421_reg_n_0_[7] ),
        .I3(\t_V_reg_421_reg_n_0_[8] ),
        .I4(\t_V_reg_421_reg_n_0_[9] ),
        .I5(\tmp_104_2_i_i_reg_1306_reg[0]_1 [8]),
        .O(tmp_104_2_i_i_fu_520_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9090900609090990)) 
    tmp_104_2_i_i_fu_520_p2_carry__0_i_4
       (.I0(\t_V_reg_421_reg_n_0_[9] ),
        .I1(\tmp_104_2_i_i_reg_1306_reg[0]_1 [9]),
        .I2(\t_V_reg_421_reg_n_0_[8] ),
        .I3(tmp_104_2_i_i_fu_520_p2_carry__0_i_6_n_0),
        .I4(\t_V_reg_421_reg_n_0_[7] ),
        .I5(\tmp_104_2_i_i_reg_1306_reg[0]_1 [8]),
        .O(tmp_104_2_i_i_fu_520_p2_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    tmp_104_2_i_i_fu_520_p2_carry__0_i_5
       (.I0(\t_V_reg_421_reg_n_0_[8] ),
        .I1(\t_V_reg_421_reg_n_0_[7] ),
        .I2(\p_assign_4_2_i_i_reg_1300[11]_i_2_n_0 ),
        .I3(\t_V_reg_421_reg_n_0_[6] ),
        .I4(\t_V_reg_421_reg_n_0_[9] ),
        .O(\t_V_reg_421_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    tmp_104_2_i_i_fu_520_p2_carry__0_i_6
       (.I0(\t_V_reg_421_reg_n_0_[6] ),
        .I1(\t_V_reg_421_reg_n_0_[4] ),
        .I2(\t_V_reg_421_reg_n_0_[2] ),
        .I3(\i_V_reg_1261[6]_i_2_n_0 ),
        .I4(\t_V_reg_421_reg_n_0_[3] ),
        .I5(\t_V_reg_421_reg_n_0_[5] ),
        .O(tmp_104_2_i_i_fu_520_p2_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h2ABC02A8)) 
    tmp_104_2_i_i_fu_520_p2_carry_i_1
       (.I0(\tmp_104_2_i_i_reg_1306_reg[0]_1 [7]),
        .I1(\t_V_reg_421_reg_n_0_[6] ),
        .I2(\p_assign_4_2_i_i_reg_1300[11]_i_2_n_0 ),
        .I3(\t_V_reg_421_reg_n_0_[7] ),
        .I4(\tmp_104_2_i_i_reg_1306_reg[0]_1 [6]),
        .O(tmp_104_2_i_i_fu_520_p2_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'h2ABC02A8)) 
    tmp_104_2_i_i_fu_520_p2_carry_i_2
       (.I0(\tmp_104_2_i_i_reg_1306_reg[0]_1 [5]),
        .I1(\t_V_reg_421_reg_n_0_[4] ),
        .I2(tmp_104_2_i_i_fu_520_p2_carry_i_9_n_0),
        .I3(\t_V_reg_421_reg_n_0_[5] ),
        .I4(\tmp_104_2_i_i_reg_1306_reg[0]_1 [4]),
        .O(tmp_104_2_i_i_fu_520_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h2AAABCCC0222A888)) 
    tmp_104_2_i_i_fu_520_p2_carry_i_3
       (.I0(\tmp_104_2_i_i_reg_1306_reg[0]_1 [3]),
        .I1(\t_V_reg_421_reg_n_0_[2] ),
        .I2(\t_V_reg_421_reg[10]_0 [1]),
        .I3(\t_V_reg_421_reg[10]_0 [0]),
        .I4(\t_V_reg_421_reg_n_0_[3] ),
        .I5(\tmp_104_2_i_i_reg_1306_reg[0]_1 [2]),
        .O(tmp_104_2_i_i_fu_520_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hE484)) 
    tmp_104_2_i_i_fu_520_p2_carry_i_4
       (.I0(\t_V_reg_421_reg[10]_0 [1]),
        .I1(\tmp_104_2_i_i_reg_1306_reg[0]_1 [1]),
        .I2(\t_V_reg_421_reg[10]_0 [0]),
        .I3(\tmp_104_2_i_i_reg_1306_reg[0]_1 [0]),
        .O(tmp_104_2_i_i_fu_520_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h90060990)) 
    tmp_104_2_i_i_fu_520_p2_carry_i_5
       (.I0(\t_V_reg_421_reg_n_0_[7] ),
        .I1(\tmp_104_2_i_i_reg_1306_reg[0]_1 [7]),
        .I2(\t_V_reg_421_reg_n_0_[6] ),
        .I3(\p_assign_4_2_i_i_reg_1300[11]_i_2_n_0 ),
        .I4(\tmp_104_2_i_i_reg_1306_reg[0]_1 [6]),
        .O(tmp_104_2_i_i_fu_520_p2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h90060990)) 
    tmp_104_2_i_i_fu_520_p2_carry_i_6
       (.I0(\t_V_reg_421_reg_n_0_[5] ),
        .I1(\tmp_104_2_i_i_reg_1306_reg[0]_1 [5]),
        .I2(\t_V_reg_421_reg_n_0_[4] ),
        .I3(tmp_104_2_i_i_fu_520_p2_carry_i_9_n_0),
        .I4(\tmp_104_2_i_i_reg_1306_reg[0]_1 [4]),
        .O(tmp_104_2_i_i_fu_520_p2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h9006060609909090)) 
    tmp_104_2_i_i_fu_520_p2_carry_i_7
       (.I0(\t_V_reg_421_reg_n_0_[3] ),
        .I1(\tmp_104_2_i_i_reg_1306_reg[0]_1 [3]),
        .I2(\t_V_reg_421_reg_n_0_[2] ),
        .I3(\t_V_reg_421_reg[10]_0 [1]),
        .I4(\t_V_reg_421_reg[10]_0 [0]),
        .I5(\tmp_104_2_i_i_reg_1306_reg[0]_1 [2]),
        .O(tmp_104_2_i_i_fu_520_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h0690)) 
    tmp_104_2_i_i_fu_520_p2_carry_i_8
       (.I0(\t_V_reg_421_reg[10]_0 [1]),
        .I1(\tmp_104_2_i_i_reg_1306_reg[0]_1 [1]),
        .I2(\tmp_104_2_i_i_reg_1306_reg[0]_1 [0]),
        .I3(\t_V_reg_421_reg[10]_0 [0]),
        .O(tmp_104_2_i_i_fu_520_p2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hFFEA)) 
    tmp_104_2_i_i_fu_520_p2_carry_i_9
       (.I0(\t_V_reg_421_reg_n_0_[3] ),
        .I1(\t_V_reg_421_reg[10]_0 [0]),
        .I2(\t_V_reg_421_reg[10]_0 [1]),
        .I3(\t_V_reg_421_reg_n_0_[2] ),
        .O(tmp_104_2_i_i_fu_520_p2_carry_i_9_n_0));
  FDRE \tmp_104_2_i_i_reg_1306_reg[0] 
       (.C(ap_clk),
        .CE(p_assign_4_1_i_i_reg_12890),
        .D(tmp_104_2_i_i_fu_520_p2),
        .Q(tmp_104_2_i_i_reg_1306),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_104_i_i_fu_498_p2_carry
       (.CI(1'b0),
        .CO({tmp_104_i_i_fu_498_p2_carry_n_0,tmp_104_i_i_fu_498_p2_carry_n_1,tmp_104_i_i_fu_498_p2_carry_n_2,tmp_104_i_i_fu_498_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_104_i_i_fu_498_p2_carry_i_1_n_0,tmp_104_i_i_fu_498_p2_carry_i_2_n_0,tmp_104_i_i_fu_498_p2_carry_i_3_n_0,tmp_104_i_i_fu_498_p2_carry_i_4_n_0}),
        .O(NLW_tmp_104_i_i_fu_498_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_104_i_i_fu_498_p2_carry_i_5_n_0,tmp_104_i_i_fu_498_p2_carry_i_6_n_0,tmp_104_i_i_fu_498_p2_carry_i_7_n_0,tmp_104_i_i_fu_498_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_104_i_i_fu_498_p2_carry__0
       (.CI(tmp_104_i_i_fu_498_p2_carry_n_0),
        .CO({NLW_tmp_104_i_i_fu_498_p2_carry__0_CO_UNCONNECTED[3:2],tmp_104_i_i_fu_498_p2,tmp_104_i_i_fu_498_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_104_i_i_fu_498_p2_carry__0_i_1_n_0,tmp_104_i_i_fu_498_p2_carry__0_i_2_n_0}),
        .O(NLW_tmp_104_i_i_fu_498_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,tmp_104_i_i_fu_498_p2_carry__0_i_3_n_0,tmp_104_i_i_fu_498_p2_carry__0_i_4_n_0}));
  LUT5 #(
    .INIT(32'h04550004)) 
    tmp_104_i_i_fu_498_p2_carry__0_i_1
       (.I0(\tmp_104_2_i_i_reg_1306_reg[0]_1 [11]),
        .I1(\t_V_reg_421_reg[7]_0 ),
        .I2(\t_V_reg_421_reg[10]_0 [0]),
        .I3(\t_V_reg_421_reg[10]_0 [2]),
        .I4(\tmp_104_2_i_i_reg_1306_reg[0]_1 [10]),
        .O(tmp_104_i_i_fu_498_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h02AAABFC0002AAA8)) 
    tmp_104_i_i_fu_498_p2_carry__0_i_2
       (.I0(\tmp_104_2_i_i_reg_1306_reg[0]_1 [9]),
        .I1(tmp_104_i_i_fu_498_p2_carry__0_i_5_n_0),
        .I2(\t_V_reg_421_reg[10]_0 [0]),
        .I3(\t_V_reg_421_reg_n_0_[8] ),
        .I4(\t_V_reg_421_reg_n_0_[9] ),
        .I5(\tmp_104_2_i_i_reg_1306_reg[0]_1 [8]),
        .O(tmp_104_i_i_fu_498_p2_carry__0_i_2_n_0));
  LUT5 #(
    .INIT(32'h42441411)) 
    tmp_104_i_i_fu_498_p2_carry__0_i_3
       (.I0(\tmp_104_2_i_i_reg_1306_reg[0]_1 [11]),
        .I1(\t_V_reg_421_reg[10]_0 [2]),
        .I2(\t_V_reg_421_reg[10]_0 [0]),
        .I3(\t_V_reg_421_reg[7]_0 ),
        .I4(\tmp_104_2_i_i_reg_1306_reg[0]_1 [10]),
        .O(tmp_104_i_i_fu_498_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9090900609090990)) 
    tmp_104_i_i_fu_498_p2_carry__0_i_4
       (.I0(\t_V_reg_421_reg_n_0_[9] ),
        .I1(\tmp_104_2_i_i_reg_1306_reg[0]_1 [9]),
        .I2(\t_V_reg_421_reg_n_0_[8] ),
        .I3(tmp_104_i_i_fu_498_p2_carry__0_i_5_n_0),
        .I4(\t_V_reg_421_reg[10]_0 [0]),
        .I5(\tmp_104_2_i_i_reg_1306_reg[0]_1 [8]),
        .O(tmp_104_i_i_fu_498_p2_carry__0_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'hE)) 
    tmp_104_i_i_fu_498_p2_carry__0_i_5
       (.I0(\t_V_reg_421_reg_n_0_[7] ),
        .I1(tmp_104_1_i_i_fu_509_p2_carry__0_i_6_n_0),
        .O(tmp_104_i_i_fu_498_p2_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h02AAABFC0002AAA8)) 
    tmp_104_i_i_fu_498_p2_carry_i_1
       (.I0(\tmp_104_2_i_i_reg_1306_reg[0]_1 [7]),
        .I1(\t_V_reg_421_reg[10]_0 [0]),
        .I2(tmp_104_1_i_i_fu_509_p2_carry_i_9_n_0),
        .I3(\t_V_reg_421_reg_n_0_[6] ),
        .I4(\t_V_reg_421_reg_n_0_[7] ),
        .I5(\tmp_104_2_i_i_reg_1306_reg[0]_1 [6]),
        .O(tmp_104_i_i_fu_498_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h02AAABFC0002AAA8)) 
    tmp_104_i_i_fu_498_p2_carry_i_2
       (.I0(\tmp_104_2_i_i_reg_1306_reg[0]_1 [5]),
        .I1(\t_V_reg_421_reg[10]_0 [0]),
        .I2(tmp_104_1_i_i_fu_509_p2_carry_i_10_n_0),
        .I3(\t_V_reg_421_reg_n_0_[4] ),
        .I4(\t_V_reg_421_reg_n_0_[5] ),
        .I5(\tmp_104_2_i_i_reg_1306_reg[0]_1 [4]),
        .O(tmp_104_i_i_fu_498_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h0A2AAFBC0002AAA8)) 
    tmp_104_i_i_fu_498_p2_carry_i_3
       (.I0(\tmp_104_2_i_i_reg_1306_reg[0]_1 [3]),
        .I1(\t_V_reg_421_reg[10]_0 [0]),
        .I2(\t_V_reg_421_reg_n_0_[2] ),
        .I3(\t_V_reg_421_reg[10]_0 [1]),
        .I4(\t_V_reg_421_reg_n_0_[3] ),
        .I5(\tmp_104_2_i_i_reg_1306_reg[0]_1 [2]),
        .O(tmp_104_i_i_fu_498_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hD848)) 
    tmp_104_i_i_fu_498_p2_carry_i_4
       (.I0(\t_V_reg_421_reg[10]_0 [1]),
        .I1(\tmp_104_2_i_i_reg_1306_reg[0]_1 [1]),
        .I2(\t_V_reg_421_reg[10]_0 [0]),
        .I3(\tmp_104_2_i_i_reg_1306_reg[0]_1 [0]),
        .O(tmp_104_i_i_fu_498_p2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9090900609090990)) 
    tmp_104_i_i_fu_498_p2_carry_i_5
       (.I0(\t_V_reg_421_reg_n_0_[7] ),
        .I1(\tmp_104_2_i_i_reg_1306_reg[0]_1 [7]),
        .I2(\t_V_reg_421_reg_n_0_[6] ),
        .I3(tmp_104_1_i_i_fu_509_p2_carry_i_9_n_0),
        .I4(\t_V_reg_421_reg[10]_0 [0]),
        .I5(\tmp_104_2_i_i_reg_1306_reg[0]_1 [6]),
        .O(tmp_104_i_i_fu_498_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h9090900609090990)) 
    tmp_104_i_i_fu_498_p2_carry_i_6
       (.I0(\t_V_reg_421_reg_n_0_[5] ),
        .I1(\tmp_104_2_i_i_reg_1306_reg[0]_1 [5]),
        .I2(\t_V_reg_421_reg_n_0_[4] ),
        .I3(tmp_104_1_i_i_fu_509_p2_carry_i_10_n_0),
        .I4(\t_V_reg_421_reg[10]_0 [0]),
        .I5(\tmp_104_2_i_i_reg_1306_reg[0]_1 [4]),
        .O(tmp_104_i_i_fu_498_p2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h9090900609090990)) 
    tmp_104_i_i_fu_498_p2_carry_i_7
       (.I0(\t_V_reg_421_reg_n_0_[3] ),
        .I1(\tmp_104_2_i_i_reg_1306_reg[0]_1 [3]),
        .I2(\t_V_reg_421_reg_n_0_[2] ),
        .I3(\t_V_reg_421_reg[10]_0 [1]),
        .I4(\t_V_reg_421_reg[10]_0 [0]),
        .I5(\tmp_104_2_i_i_reg_1306_reg[0]_1 [2]),
        .O(tmp_104_i_i_fu_498_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h0960)) 
    tmp_104_i_i_fu_498_p2_carry_i_8
       (.I0(\t_V_reg_421_reg[10]_0 [1]),
        .I1(\tmp_104_2_i_i_reg_1306_reg[0]_1 [1]),
        .I2(\tmp_104_2_i_i_reg_1306_reg[0]_1 [0]),
        .I3(\t_V_reg_421_reg[10]_0 [0]),
        .O(tmp_104_i_i_fu_498_p2_carry_i_8_n_0));
  FDRE \tmp_104_i_i_reg_1284_reg[0] 
       (.C(ap_clk),
        .CE(p_assign_4_1_i_i_reg_12890),
        .D(tmp_104_i_i_fu_498_p2),
        .Q(tmp_104_i_i_reg_1284),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_124_0_1_i_i_fu_975_p2_carry
       (.CI(1'b0),
        .CO({p_0_in__0,tmp_124_0_1_i_i_fu_975_p2_carry_n_1,tmp_124_0_1_i_i_fu_975_p2_carry_n_2,tmp_124_0_1_i_i_fu_975_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_124_0_1_i_i_fu_975_p2_carry_i_1_n_0,tmp_124_0_1_i_i_fu_975_p2_carry_i_2_n_0,tmp_124_0_1_i_i_fu_975_p2_carry_i_3_n_0,tmp_124_0_1_i_i_fu_975_p2_carry_i_4_n_0}),
        .O(NLW_tmp_124_0_1_i_i_fu_975_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_124_0_1_i_i_fu_975_p2_carry_i_5_n_0,tmp_124_0_1_i_i_fu_975_p2_carry_i_6_n_0,tmp_124_0_1_i_i_fu_975_p2_carry_i_7_n_0,tmp_124_0_1_i_i_fu_975_p2_carry_i_8_n_0}));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_124_0_1_i_i_fu_975_p2_carry_i_1
       (.I0(src_kernel_win_0_va_4_fu_266[6]),
        .I1(src_kernel_win_0_va_5_fu_270[6]),
        .I2(src_kernel_win_0_va_5_fu_270[7]),
        .I3(switch_loc_read_reg_1230),
        .I4(src_kernel_win_0_va_4_fu_266[7]),
        .O(tmp_124_0_1_i_i_fu_975_p2_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_124_0_1_i_i_fu_975_p2_carry_i_2
       (.I0(src_kernel_win_0_va_4_fu_266[4]),
        .I1(src_kernel_win_0_va_5_fu_270[4]),
        .I2(src_kernel_win_0_va_5_fu_270[5]),
        .I3(switch_loc_read_reg_1230),
        .I4(src_kernel_win_0_va_4_fu_266[5]),
        .O(tmp_124_0_1_i_i_fu_975_p2_carry_i_2_n_0));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_124_0_1_i_i_fu_975_p2_carry_i_3
       (.I0(src_kernel_win_0_va_4_fu_266[2]),
        .I1(src_kernel_win_0_va_5_fu_270[2]),
        .I2(src_kernel_win_0_va_5_fu_270[3]),
        .I3(switch_loc_read_reg_1230),
        .I4(src_kernel_win_0_va_4_fu_266[3]),
        .O(tmp_124_0_1_i_i_fu_975_p2_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    tmp_124_0_1_i_i_fu_975_p2_carry_i_4
       (.I0(src_kernel_win_0_va_4_fu_266[0]),
        .I1(src_kernel_win_0_va_5_fu_270[0]),
        .I2(src_kernel_win_0_va_5_fu_270[1]),
        .I3(switch_loc_read_reg_1230),
        .I4(src_kernel_win_0_va_4_fu_266[1]),
        .O(tmp_124_0_1_i_i_fu_975_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h41000A4B)) 
    tmp_124_0_1_i_i_fu_975_p2_carry_i_5
       (.I0(switch_loc_read_reg_1230),
        .I1(src_kernel_win_0_va_5_fu_270[7]),
        .I2(src_kernel_win_0_va_4_fu_266[7]),
        .I3(src_kernel_win_0_va_5_fu_270[6]),
        .I4(src_kernel_win_0_va_4_fu_266[6]),
        .O(tmp_124_0_1_i_i_fu_975_p2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h41000A4B)) 
    tmp_124_0_1_i_i_fu_975_p2_carry_i_6
       (.I0(switch_loc_read_reg_1230),
        .I1(src_kernel_win_0_va_5_fu_270[5]),
        .I2(src_kernel_win_0_va_4_fu_266[5]),
        .I3(src_kernel_win_0_va_5_fu_270[4]),
        .I4(src_kernel_win_0_va_4_fu_266[4]),
        .O(tmp_124_0_1_i_i_fu_975_p2_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h41000A4B)) 
    tmp_124_0_1_i_i_fu_975_p2_carry_i_7
       (.I0(switch_loc_read_reg_1230),
        .I1(src_kernel_win_0_va_5_fu_270[3]),
        .I2(src_kernel_win_0_va_4_fu_266[3]),
        .I3(src_kernel_win_0_va_5_fu_270[2]),
        .I4(src_kernel_win_0_va_4_fu_266[2]),
        .O(tmp_124_0_1_i_i_fu_975_p2_carry_i_7_n_0));
  LUT5 #(
    .INIT(32'h41000A4B)) 
    tmp_124_0_1_i_i_fu_975_p2_carry_i_8
       (.I0(switch_loc_read_reg_1230),
        .I1(src_kernel_win_0_va_5_fu_270[1]),
        .I2(src_kernel_win_0_va_4_fu_266[1]),
        .I3(src_kernel_win_0_va_5_fu_270[0]),
        .I4(src_kernel_win_0_va_4_fu_266[0]),
        .O(tmp_124_0_1_i_i_fu_975_p2_carry_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_124_0_2_i_i_fu_1002_p2_carry
       (.CI(1'b0),
        .CO({tmp_124_0_2_i_i_fu_1002_p2_carry_n_0,tmp_124_0_2_i_i_fu_1002_p2_carry_n_1,tmp_124_0_2_i_i_fu_1002_p2_carry_n_2,tmp_124_0_2_i_i_fu_1002_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_124_0_2_i_i_fu_1002_p2_carry_i_1_n_0,tmp_124_0_2_i_i_fu_1002_p2_carry_i_2_n_0,tmp_124_0_2_i_i_fu_1002_p2_carry_i_3_n_0,tmp_124_0_2_i_i_fu_1002_p2_carry_i_4_n_0}),
        .O(NLW_tmp_124_0_2_i_i_fu_1002_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_124_0_2_i_i_fu_1002_p2_carry_i_5_n_0,tmp_124_0_2_i_i_fu_1002_p2_carry_i_6_n_0,tmp_124_0_2_i_i_fu_1002_p2_carry_i_7_n_0,tmp_124_0_2_i_i_fu_1002_p2_carry_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_124_0_2_i_i_fu_1002_p2_carry_i_1
       (.I0(src_kernel_win_0_va_11_reg_1435[6]),
        .I1(temp_0_i_i_059_i_1_s_reg_1441[6]),
        .I2(temp_0_i_i_059_i_1_s_reg_1441[7]),
        .I3(src_kernel_win_0_va_11_reg_1435[7]),
        .O(tmp_124_0_2_i_i_fu_1002_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_124_0_2_i_i_fu_1002_p2_carry_i_2
       (.I0(src_kernel_win_0_va_11_reg_1435[4]),
        .I1(temp_0_i_i_059_i_1_s_reg_1441[4]),
        .I2(temp_0_i_i_059_i_1_s_reg_1441[5]),
        .I3(src_kernel_win_0_va_11_reg_1435[5]),
        .O(tmp_124_0_2_i_i_fu_1002_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_124_0_2_i_i_fu_1002_p2_carry_i_3
       (.I0(src_kernel_win_0_va_11_reg_1435[2]),
        .I1(temp_0_i_i_059_i_1_s_reg_1441[2]),
        .I2(temp_0_i_i_059_i_1_s_reg_1441[3]),
        .I3(src_kernel_win_0_va_11_reg_1435[3]),
        .O(tmp_124_0_2_i_i_fu_1002_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_124_0_2_i_i_fu_1002_p2_carry_i_4
       (.I0(src_kernel_win_0_va_11_reg_1435[0]),
        .I1(temp_0_i_i_059_i_1_s_reg_1441[0]),
        .I2(temp_0_i_i_059_i_1_s_reg_1441[1]),
        .I3(src_kernel_win_0_va_11_reg_1435[1]),
        .O(tmp_124_0_2_i_i_fu_1002_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_124_0_2_i_i_fu_1002_p2_carry_i_5
       (.I0(temp_0_i_i_059_i_1_s_reg_1441[7]),
        .I1(src_kernel_win_0_va_11_reg_1435[7]),
        .I2(temp_0_i_i_059_i_1_s_reg_1441[6]),
        .I3(src_kernel_win_0_va_11_reg_1435[6]),
        .O(tmp_124_0_2_i_i_fu_1002_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_124_0_2_i_i_fu_1002_p2_carry_i_6
       (.I0(temp_0_i_i_059_i_1_s_reg_1441[5]),
        .I1(src_kernel_win_0_va_11_reg_1435[5]),
        .I2(temp_0_i_i_059_i_1_s_reg_1441[4]),
        .I3(src_kernel_win_0_va_11_reg_1435[4]),
        .O(tmp_124_0_2_i_i_fu_1002_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_124_0_2_i_i_fu_1002_p2_carry_i_7
       (.I0(temp_0_i_i_059_i_1_s_reg_1441[3]),
        .I1(src_kernel_win_0_va_11_reg_1435[3]),
        .I2(temp_0_i_i_059_i_1_s_reg_1441[2]),
        .I3(src_kernel_win_0_va_11_reg_1435[2]),
        .O(tmp_124_0_2_i_i_fu_1002_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_124_0_2_i_i_fu_1002_p2_carry_i_8
       (.I0(temp_0_i_i_059_i_1_s_reg_1441[1]),
        .I1(src_kernel_win_0_va_11_reg_1435[1]),
        .I2(temp_0_i_i_059_i_1_s_reg_1441[0]),
        .I3(src_kernel_win_0_va_11_reg_1435[0]),
        .O(tmp_124_0_2_i_i_fu_1002_p2_carry_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_124_1_1_i_i_fu_1036_p2_carry
       (.CI(1'b0),
        .CO({tmp_124_1_1_i_i_fu_1036_p2,tmp_124_1_1_i_i_fu_1036_p2_carry_n_1,tmp_124_1_1_i_i_fu_1036_p2_carry_n_2,tmp_124_1_1_i_i_fu_1036_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_124_1_1_i_i_fu_1036_p2_carry_i_1_n_0,tmp_124_1_1_i_i_fu_1036_p2_carry_i_2_n_0,tmp_124_1_1_i_i_fu_1036_p2_carry_i_3_n_0,tmp_124_1_1_i_i_fu_1036_p2_carry_i_4_n_0}),
        .O(NLW_tmp_124_1_1_i_i_fu_1036_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_124_1_1_i_i_fu_1036_p2_carry_i_5_n_0,tmp_124_1_1_i_i_fu_1036_p2_carry_i_6_n_0,tmp_124_1_1_i_i_fu_1036_p2_carry_i_7_n_0,tmp_124_1_1_i_i_fu_1036_p2_carry_i_8_n_0}));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    tmp_124_1_1_i_i_fu_1036_p2_carry_i_1
       (.I0(src_kernel_win_0_va_2_fu_258[6]),
        .I1(tmp_124_1_i_i_fu_1024_p2_carry_n_0),
        .I2(p_059_i_2_0_2_i_i_reg_1448[6]),
        .I3(src_kernel_win_0_va_3_fu_262[6]),
        .I4(temp_0_i_i_059_i_1_2_fu_1029_p3[7]),
        .I5(src_kernel_win_0_va_2_fu_258[7]),
        .O(tmp_124_1_1_i_i_fu_1036_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    tmp_124_1_1_i_i_fu_1036_p2_carry_i_2
       (.I0(src_kernel_win_0_va_2_fu_258[4]),
        .I1(tmp_124_1_i_i_fu_1024_p2_carry_n_0),
        .I2(p_059_i_2_0_2_i_i_reg_1448[4]),
        .I3(src_kernel_win_0_va_3_fu_262[4]),
        .I4(temp_0_i_i_059_i_1_2_fu_1029_p3[5]),
        .I5(src_kernel_win_0_va_2_fu_258[5]),
        .O(tmp_124_1_1_i_i_fu_1036_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    tmp_124_1_1_i_i_fu_1036_p2_carry_i_3
       (.I0(src_kernel_win_0_va_2_fu_258[2]),
        .I1(tmp_124_1_i_i_fu_1024_p2_carry_n_0),
        .I2(p_059_i_2_0_2_i_i_reg_1448[2]),
        .I3(src_kernel_win_0_va_3_fu_262[2]),
        .I4(temp_0_i_i_059_i_1_2_fu_1029_p3[3]),
        .I5(src_kernel_win_0_va_2_fu_258[3]),
        .O(tmp_124_1_1_i_i_fu_1036_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    tmp_124_1_1_i_i_fu_1036_p2_carry_i_4
       (.I0(src_kernel_win_0_va_2_fu_258[0]),
        .I1(tmp_124_1_i_i_fu_1024_p2_carry_n_0),
        .I2(p_059_i_2_0_2_i_i_reg_1448[0]),
        .I3(src_kernel_win_0_va_3_fu_262[0]),
        .I4(temp_0_i_i_059_i_1_2_fu_1029_p3[1]),
        .I5(src_kernel_win_0_va_2_fu_258[1]),
        .O(tmp_124_1_1_i_i_fu_1036_p2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    tmp_124_1_1_i_i_fu_1036_p2_carry_i_5
       (.I0(src_kernel_win_0_va_2_fu_258[6]),
        .I1(src_kernel_win_0_va_3_fu_262[6]),
        .I2(p_059_i_2_0_2_i_i_reg_1448[6]),
        .I3(tmp_124_1_i_i_fu_1024_p2_carry_n_0),
        .I4(src_kernel_win_0_va_2_fu_258[7]),
        .I5(temp_0_i_i_059_i_1_2_fu_1029_p3[7]),
        .O(tmp_124_1_1_i_i_fu_1036_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    tmp_124_1_1_i_i_fu_1036_p2_carry_i_6
       (.I0(src_kernel_win_0_va_2_fu_258[4]),
        .I1(src_kernel_win_0_va_3_fu_262[4]),
        .I2(p_059_i_2_0_2_i_i_reg_1448[4]),
        .I3(tmp_124_1_i_i_fu_1024_p2_carry_n_0),
        .I4(src_kernel_win_0_va_2_fu_258[5]),
        .I5(temp_0_i_i_059_i_1_2_fu_1029_p3[5]),
        .O(tmp_124_1_1_i_i_fu_1036_p2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    tmp_124_1_1_i_i_fu_1036_p2_carry_i_7
       (.I0(src_kernel_win_0_va_2_fu_258[2]),
        .I1(src_kernel_win_0_va_3_fu_262[2]),
        .I2(p_059_i_2_0_2_i_i_reg_1448[2]),
        .I3(tmp_124_1_i_i_fu_1024_p2_carry_n_0),
        .I4(src_kernel_win_0_va_2_fu_258[3]),
        .I5(temp_0_i_i_059_i_1_2_fu_1029_p3[3]),
        .O(tmp_124_1_1_i_i_fu_1036_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    tmp_124_1_1_i_i_fu_1036_p2_carry_i_8
       (.I0(src_kernel_win_0_va_2_fu_258[0]),
        .I1(src_kernel_win_0_va_3_fu_262[0]),
        .I2(p_059_i_2_0_2_i_i_reg_1448[0]),
        .I3(tmp_124_1_i_i_fu_1024_p2_carry_n_0),
        .I4(src_kernel_win_0_va_2_fu_258[1]),
        .I5(temp_0_i_i_059_i_1_2_fu_1029_p3[1]),
        .O(tmp_124_1_1_i_i_fu_1036_p2_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_124_1_1_i_i_reg_1464[0]_i_1 
       (.I0(ap_reg_pp0_iter4_or_cond_i_i_i_reg_1375),
        .I1(k_buf_0_val_5_U_n_13),
        .O(src_kernel_win_0_va_14_reg_14540));
  FDRE \tmp_124_1_1_i_i_reg_1464_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_14_reg_14540),
        .D(tmp_124_1_1_i_i_fu_1036_p2),
        .Q(tmp_124_1_1_i_i_reg_1464),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_124_1_2_i_i_fu_1059_p2_carry
       (.CI(1'b0),
        .CO({tmp_124_1_2_i_i_fu_1059_p2_carry_n_0,tmp_124_1_2_i_i_fu_1059_p2_carry_n_1,tmp_124_1_2_i_i_fu_1059_p2_carry_n_2,tmp_124_1_2_i_i_fu_1059_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_124_1_2_i_i_fu_1059_p2_carry_i_1_n_0,tmp_124_1_2_i_i_fu_1059_p2_carry_i_2_n_0,tmp_124_1_2_i_i_fu_1059_p2_carry_i_3_n_0,tmp_124_1_2_i_i_fu_1059_p2_carry_i_4_n_0}),
        .O(NLW_tmp_124_1_2_i_i_fu_1059_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_124_1_2_i_i_fu_1059_p2_carry_i_5_n_0,tmp_124_1_2_i_i_fu_1059_p2_carry_i_6_n_0,tmp_124_1_2_i_i_fu_1059_p2_carry_i_7_n_0,tmp_124_1_2_i_i_fu_1059_p2_carry_i_8_n_0}));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    tmp_124_1_2_i_i_fu_1059_p2_carry_i_1
       (.I0(ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428[6]),
        .I1(tmp_124_1_1_i_i_reg_1464),
        .I2(temp_0_i_i_059_i_1_2_reg_1459[6]),
        .I3(src_kernel_win_0_va_14_reg_1454[6]),
        .I4(temp_0_i_i_059_i_1_3_fu_1054_p3__23[7]),
        .I5(ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428[7]),
        .O(tmp_124_1_2_i_i_fu_1059_p2_carry_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_124_1_2_i_i_fu_1059_p2_carry_i_10
       (.I0(src_kernel_win_0_va_14_reg_1454[5]),
        .I1(temp_0_i_i_059_i_1_2_reg_1459[5]),
        .I2(tmp_124_1_1_i_i_reg_1464),
        .O(temp_0_i_i_059_i_1_3_fu_1054_p3__23[5]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_124_1_2_i_i_fu_1059_p2_carry_i_11
       (.I0(src_kernel_win_0_va_14_reg_1454[3]),
        .I1(temp_0_i_i_059_i_1_2_reg_1459[3]),
        .I2(tmp_124_1_1_i_i_reg_1464),
        .O(temp_0_i_i_059_i_1_3_fu_1054_p3__23[3]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_124_1_2_i_i_fu_1059_p2_carry_i_12
       (.I0(src_kernel_win_0_va_14_reg_1454[1]),
        .I1(temp_0_i_i_059_i_1_2_reg_1459[1]),
        .I2(tmp_124_1_1_i_i_reg_1464),
        .O(temp_0_i_i_059_i_1_3_fu_1054_p3__23[1]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    tmp_124_1_2_i_i_fu_1059_p2_carry_i_2
       (.I0(ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428[4]),
        .I1(tmp_124_1_1_i_i_reg_1464),
        .I2(temp_0_i_i_059_i_1_2_reg_1459[4]),
        .I3(src_kernel_win_0_va_14_reg_1454[4]),
        .I4(temp_0_i_i_059_i_1_3_fu_1054_p3__23[5]),
        .I5(ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428[5]),
        .O(tmp_124_1_2_i_i_fu_1059_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    tmp_124_1_2_i_i_fu_1059_p2_carry_i_3
       (.I0(ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428[2]),
        .I1(tmp_124_1_1_i_i_reg_1464),
        .I2(temp_0_i_i_059_i_1_2_reg_1459[2]),
        .I3(src_kernel_win_0_va_14_reg_1454[2]),
        .I4(temp_0_i_i_059_i_1_3_fu_1054_p3__23[3]),
        .I5(ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428[3]),
        .O(tmp_124_1_2_i_i_fu_1059_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    tmp_124_1_2_i_i_fu_1059_p2_carry_i_4
       (.I0(ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428[0]),
        .I1(tmp_124_1_1_i_i_reg_1464),
        .I2(temp_0_i_i_059_i_1_2_reg_1459[0]),
        .I3(src_kernel_win_0_va_14_reg_1454[0]),
        .I4(temp_0_i_i_059_i_1_3_fu_1054_p3__23[1]),
        .I5(ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428[1]),
        .O(tmp_124_1_2_i_i_fu_1059_p2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    tmp_124_1_2_i_i_fu_1059_p2_carry_i_5
       (.I0(ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428[6]),
        .I1(src_kernel_win_0_va_14_reg_1454[6]),
        .I2(temp_0_i_i_059_i_1_2_reg_1459[6]),
        .I3(tmp_124_1_1_i_i_reg_1464),
        .I4(ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428[7]),
        .I5(temp_0_i_i_059_i_1_3_fu_1054_p3__23[7]),
        .O(tmp_124_1_2_i_i_fu_1059_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    tmp_124_1_2_i_i_fu_1059_p2_carry_i_6
       (.I0(ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428[4]),
        .I1(src_kernel_win_0_va_14_reg_1454[4]),
        .I2(temp_0_i_i_059_i_1_2_reg_1459[4]),
        .I3(tmp_124_1_1_i_i_reg_1464),
        .I4(ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428[5]),
        .I5(temp_0_i_i_059_i_1_3_fu_1054_p3__23[5]),
        .O(tmp_124_1_2_i_i_fu_1059_p2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    tmp_124_1_2_i_i_fu_1059_p2_carry_i_7
       (.I0(ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428[2]),
        .I1(src_kernel_win_0_va_14_reg_1454[2]),
        .I2(temp_0_i_i_059_i_1_2_reg_1459[2]),
        .I3(tmp_124_1_1_i_i_reg_1464),
        .I4(ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428[3]),
        .I5(temp_0_i_i_059_i_1_3_fu_1054_p3__23[3]),
        .O(tmp_124_1_2_i_i_fu_1059_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    tmp_124_1_2_i_i_fu_1059_p2_carry_i_8
       (.I0(ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428[0]),
        .I1(src_kernel_win_0_va_14_reg_1454[0]),
        .I2(temp_0_i_i_059_i_1_2_reg_1459[0]),
        .I3(tmp_124_1_1_i_i_reg_1464),
        .I4(ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428[1]),
        .I5(temp_0_i_i_059_i_1_3_fu_1054_p3__23[1]),
        .O(tmp_124_1_2_i_i_fu_1059_p2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_124_1_2_i_i_fu_1059_p2_carry_i_9
       (.I0(src_kernel_win_0_va_14_reg_1454[7]),
        .I1(temp_0_i_i_059_i_1_2_reg_1459[7]),
        .I2(tmp_124_1_1_i_i_reg_1464),
        .O(temp_0_i_i_059_i_1_3_fu_1054_p3__23[7]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_124_1_i_i_fu_1024_p2_carry
       (.CI(1'b0),
        .CO({tmp_124_1_i_i_fu_1024_p2_carry_n_0,tmp_124_1_i_i_fu_1024_p2_carry_n_1,tmp_124_1_i_i_fu_1024_p2_carry_n_2,tmp_124_1_i_i_fu_1024_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_124_1_i_i_fu_1024_p2_carry_i_1_n_0,tmp_124_1_i_i_fu_1024_p2_carry_i_2_n_0,tmp_124_1_i_i_fu_1024_p2_carry_i_3_n_0,tmp_124_1_i_i_fu_1024_p2_carry_i_4_n_0}),
        .O(NLW_tmp_124_1_i_i_fu_1024_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_124_1_i_i_fu_1024_p2_carry_i_5_n_0,tmp_124_1_i_i_fu_1024_p2_carry_i_6_n_0,tmp_124_1_i_i_fu_1024_p2_carry_i_7_n_0,tmp_124_1_i_i_fu_1024_p2_carry_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_124_1_i_i_fu_1024_p2_carry_i_1
       (.I0(src_kernel_win_0_va_3_fu_262[6]),
        .I1(p_059_i_2_0_2_i_i_reg_1448[6]),
        .I2(p_059_i_2_0_2_i_i_reg_1448[7]),
        .I3(src_kernel_win_0_va_3_fu_262[7]),
        .O(tmp_124_1_i_i_fu_1024_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_124_1_i_i_fu_1024_p2_carry_i_2
       (.I0(src_kernel_win_0_va_3_fu_262[4]),
        .I1(p_059_i_2_0_2_i_i_reg_1448[4]),
        .I2(p_059_i_2_0_2_i_i_reg_1448[5]),
        .I3(src_kernel_win_0_va_3_fu_262[5]),
        .O(tmp_124_1_i_i_fu_1024_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_124_1_i_i_fu_1024_p2_carry_i_3
       (.I0(src_kernel_win_0_va_3_fu_262[2]),
        .I1(p_059_i_2_0_2_i_i_reg_1448[2]),
        .I2(p_059_i_2_0_2_i_i_reg_1448[3]),
        .I3(src_kernel_win_0_va_3_fu_262[3]),
        .O(tmp_124_1_i_i_fu_1024_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_124_1_i_i_fu_1024_p2_carry_i_4
       (.I0(src_kernel_win_0_va_3_fu_262[0]),
        .I1(p_059_i_2_0_2_i_i_reg_1448[0]),
        .I2(p_059_i_2_0_2_i_i_reg_1448[1]),
        .I3(src_kernel_win_0_va_3_fu_262[1]),
        .O(tmp_124_1_i_i_fu_1024_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_124_1_i_i_fu_1024_p2_carry_i_5
       (.I0(src_kernel_win_0_va_3_fu_262[6]),
        .I1(p_059_i_2_0_2_i_i_reg_1448[6]),
        .I2(src_kernel_win_0_va_3_fu_262[7]),
        .I3(p_059_i_2_0_2_i_i_reg_1448[7]),
        .O(tmp_124_1_i_i_fu_1024_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_124_1_i_i_fu_1024_p2_carry_i_6
       (.I0(src_kernel_win_0_va_3_fu_262[4]),
        .I1(p_059_i_2_0_2_i_i_reg_1448[4]),
        .I2(src_kernel_win_0_va_3_fu_262[5]),
        .I3(p_059_i_2_0_2_i_i_reg_1448[5]),
        .O(tmp_124_1_i_i_fu_1024_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_124_1_i_i_fu_1024_p2_carry_i_7
       (.I0(src_kernel_win_0_va_3_fu_262[2]),
        .I1(p_059_i_2_0_2_i_i_reg_1448[2]),
        .I2(src_kernel_win_0_va_3_fu_262[3]),
        .I3(p_059_i_2_0_2_i_i_reg_1448[3]),
        .O(tmp_124_1_i_i_fu_1024_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_124_1_i_i_fu_1024_p2_carry_i_8
       (.I0(src_kernel_win_0_va_3_fu_262[0]),
        .I1(p_059_i_2_0_2_i_i_reg_1448[0]),
        .I2(src_kernel_win_0_va_3_fu_262[1]),
        .I3(p_059_i_2_0_2_i_i_reg_1448[1]),
        .O(tmp_124_1_i_i_fu_1024_p2_carry_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_124_2_1_i_i_fu_1095_p2_carry
       (.CI(1'b0),
        .CO({tmp_124_2_1_i_i_fu_1095_p2,tmp_124_2_1_i_i_fu_1095_p2_carry_n_1,tmp_124_2_1_i_i_fu_1095_p2_carry_n_2,tmp_124_2_1_i_i_fu_1095_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_124_2_1_i_i_fu_1095_p2_carry_i_1_n_0,tmp_124_2_1_i_i_fu_1095_p2_carry_i_2_n_0,tmp_124_2_1_i_i_fu_1095_p2_carry_i_3_n_0,tmp_124_2_1_i_i_fu_1095_p2_carry_i_4_n_0}),
        .O(NLW_tmp_124_2_1_i_i_fu_1095_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_124_2_1_i_i_fu_1095_p2_carry_i_5_n_0,tmp_124_2_1_i_i_fu_1095_p2_carry_i_6_n_0,tmp_124_2_1_i_i_fu_1095_p2_carry_i_7_n_0,tmp_124_2_1_i_i_fu_1095_p2_carry_i_8_n_0}));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    tmp_124_2_1_i_i_fu_1095_p2_carry_i_1
       (.I0(src_kernel_win_0_va_fu_250[6]),
        .I1(p_059_i_2_2_i_i_fu_1089_p3[6]),
        .I2(temp_0_i_i_059_i_1_4_reg_1469[7]),
        .I3(tmp_124_2_1_i_i_fu_1095_p2_carry_i_9_n_0),
        .I4(src_kernel_win_0_va_1_fu_254[7]),
        .I5(src_kernel_win_0_va_fu_250[7]),
        .O(tmp_124_2_1_i_i_fu_1095_p2_carry_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    tmp_124_2_1_i_i_fu_1095_p2_carry_i_10
       (.I0(src_kernel_win_0_va_1_fu_254[7]),
        .I1(tmp_124_2_i_i_fu_1077_p2_carry_n_0),
        .I2(switch_loc_read_reg_1230),
        .I3(temp_0_i_i_059_i_1_4_reg_1469[7]),
        .I4(src_kernel_win_0_va_fu_250[7]),
        .O(tmp_124_2_1_i_i_fu_1095_p2_carry_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    tmp_124_2_1_i_i_fu_1095_p2_carry_i_11
       (.I0(src_kernel_win_0_va_1_fu_254[5]),
        .I1(tmp_124_2_i_i_fu_1077_p2_carry_n_0),
        .I2(switch_loc_read_reg_1230),
        .I3(temp_0_i_i_059_i_1_4_reg_1469[5]),
        .I4(src_kernel_win_0_va_fu_250[5]),
        .O(tmp_124_2_1_i_i_fu_1095_p2_carry_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    tmp_124_2_1_i_i_fu_1095_p2_carry_i_12
       (.I0(src_kernel_win_0_va_1_fu_254[3]),
        .I1(tmp_124_2_i_i_fu_1077_p2_carry_n_0),
        .I2(switch_loc_read_reg_1230),
        .I3(temp_0_i_i_059_i_1_4_reg_1469[3]),
        .I4(src_kernel_win_0_va_fu_250[3]),
        .O(tmp_124_2_1_i_i_fu_1095_p2_carry_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    tmp_124_2_1_i_i_fu_1095_p2_carry_i_13
       (.I0(src_kernel_win_0_va_1_fu_254[1]),
        .I1(tmp_124_2_i_i_fu_1077_p2_carry_n_0),
        .I2(switch_loc_read_reg_1230),
        .I3(temp_0_i_i_059_i_1_4_reg_1469[1]),
        .I4(src_kernel_win_0_va_fu_250[1]),
        .O(tmp_124_2_1_i_i_fu_1095_p2_carry_i_13_n_0));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    tmp_124_2_1_i_i_fu_1095_p2_carry_i_2
       (.I0(src_kernel_win_0_va_fu_250[4]),
        .I1(p_059_i_2_2_i_i_fu_1089_p3[4]),
        .I2(temp_0_i_i_059_i_1_4_reg_1469[5]),
        .I3(tmp_124_2_1_i_i_fu_1095_p2_carry_i_9_n_0),
        .I4(src_kernel_win_0_va_1_fu_254[5]),
        .I5(src_kernel_win_0_va_fu_250[5]),
        .O(tmp_124_2_1_i_i_fu_1095_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    tmp_124_2_1_i_i_fu_1095_p2_carry_i_3
       (.I0(src_kernel_win_0_va_fu_250[2]),
        .I1(p_059_i_2_2_i_i_fu_1089_p3[2]),
        .I2(temp_0_i_i_059_i_1_4_reg_1469[3]),
        .I3(tmp_124_2_1_i_i_fu_1095_p2_carry_i_9_n_0),
        .I4(src_kernel_win_0_va_1_fu_254[3]),
        .I5(src_kernel_win_0_va_fu_250[3]),
        .O(tmp_124_2_1_i_i_fu_1095_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    tmp_124_2_1_i_i_fu_1095_p2_carry_i_4
       (.I0(src_kernel_win_0_va_fu_250[0]),
        .I1(p_059_i_2_2_i_i_fu_1089_p3[0]),
        .I2(temp_0_i_i_059_i_1_4_reg_1469[1]),
        .I3(tmp_124_2_1_i_i_fu_1095_p2_carry_i_9_n_0),
        .I4(src_kernel_win_0_va_1_fu_254[1]),
        .I5(src_kernel_win_0_va_fu_250[1]),
        .O(tmp_124_2_1_i_i_fu_1095_p2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hAA8A00800020AA2A)) 
    tmp_124_2_1_i_i_fu_1095_p2_carry_i_5
       (.I0(tmp_124_2_1_i_i_fu_1095_p2_carry_i_10_n_0),
        .I1(src_kernel_win_0_va_1_fu_254[6]),
        .I2(tmp_124_2_i_i_fu_1077_p2_carry_n_0),
        .I3(switch_loc_read_reg_1230),
        .I4(temp_0_i_i_059_i_1_4_reg_1469[6]),
        .I5(src_kernel_win_0_va_fu_250[6]),
        .O(tmp_124_2_1_i_i_fu_1095_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'hAA8A00800020AA2A)) 
    tmp_124_2_1_i_i_fu_1095_p2_carry_i_6
       (.I0(tmp_124_2_1_i_i_fu_1095_p2_carry_i_11_n_0),
        .I1(src_kernel_win_0_va_1_fu_254[4]),
        .I2(tmp_124_2_i_i_fu_1077_p2_carry_n_0),
        .I3(switch_loc_read_reg_1230),
        .I4(temp_0_i_i_059_i_1_4_reg_1469[4]),
        .I5(src_kernel_win_0_va_fu_250[4]),
        .O(tmp_124_2_1_i_i_fu_1095_p2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'hAA8A00800020AA2A)) 
    tmp_124_2_1_i_i_fu_1095_p2_carry_i_7
       (.I0(tmp_124_2_1_i_i_fu_1095_p2_carry_i_12_n_0),
        .I1(src_kernel_win_0_va_1_fu_254[2]),
        .I2(tmp_124_2_i_i_fu_1077_p2_carry_n_0),
        .I3(switch_loc_read_reg_1230),
        .I4(temp_0_i_i_059_i_1_4_reg_1469[2]),
        .I5(src_kernel_win_0_va_fu_250[2]),
        .O(tmp_124_2_1_i_i_fu_1095_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'hAA8A00800020AA2A)) 
    tmp_124_2_1_i_i_fu_1095_p2_carry_i_8
       (.I0(tmp_124_2_1_i_i_fu_1095_p2_carry_i_13_n_0),
        .I1(src_kernel_win_0_va_1_fu_254[0]),
        .I2(tmp_124_2_i_i_fu_1077_p2_carry_n_0),
        .I3(switch_loc_read_reg_1230),
        .I4(temp_0_i_i_059_i_1_4_reg_1469[0]),
        .I5(src_kernel_win_0_va_fu_250[0]),
        .O(tmp_124_2_1_i_i_fu_1095_p2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'hB)) 
    tmp_124_2_1_i_i_fu_1095_p2_carry_i_9
       (.I0(switch_loc_read_reg_1230),
        .I1(tmp_124_2_i_i_fu_1077_p2_carry_n_0),
        .O(tmp_124_2_1_i_i_fu_1095_p2_carry_i_9_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_124_2_1_i_i_reg_1486[0]_i_1 
       (.I0(ap_reg_pp0_iter6_or_cond_i_i_i_reg_1375),
        .I1(k_buf_0_val_5_U_n_13),
        .O(p_059_i_2_2_i_i_reg_14810));
  FDRE \tmp_124_2_1_i_i_reg_1486_reg[0] 
       (.C(ap_clk),
        .CE(p_059_i_2_2_i_i_reg_14810),
        .D(tmp_124_2_1_i_i_fu_1095_p2),
        .Q(tmp_124_2_1_i_i_reg_1486),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_124_2_2_i_i_fu_1118_p2_carry
       (.CI(1'b0),
        .CO({tmp_124_2_2_i_i_fu_1118_p2_carry_n_0,tmp_124_2_2_i_i_fu_1118_p2_carry_n_1,tmp_124_2_2_i_i_fu_1118_p2_carry_n_2,tmp_124_2_2_i_i_fu_1118_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_124_2_2_i_i_fu_1118_p2_carry_i_1_n_0,tmp_124_2_2_i_i_fu_1118_p2_carry_i_2_n_0,tmp_124_2_2_i_i_fu_1118_p2_carry_i_3_n_0,tmp_124_2_2_i_i_fu_1118_p2_carry_i_4_n_0}),
        .O(NLW_tmp_124_2_2_i_i_fu_1118_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_124_2_2_i_i_fu_1118_p2_carry_i_5_n_0,tmp_124_2_2_i_i_fu_1118_p2_carry_i_6_n_0,tmp_124_2_2_i_i_fu_1118_p2_carry_i_7_n_0,tmp_124_2_2_i_i_fu_1118_p2_carry_i_8_n_0}));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    tmp_124_2_2_i_i_fu_1118_p2_carry_i_1
       (.I0(ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421[6]),
        .I1(temp_0_i_i_059_i_1_6_fu_1113_p3__23[6]),
        .I2(src_kernel_win_0_va_12_reg_1476[7]),
        .I3(tmp_124_2_1_i_i_reg_1486),
        .I4(p_059_i_2_2_i_i_reg_1481[7]),
        .I5(ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421[7]),
        .O(tmp_124_2_2_i_i_fu_1118_p2_carry_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_124_2_2_i_i_fu_1118_p2_carry_i_10
       (.I0(src_kernel_win_0_va_12_reg_1476[4]),
        .I1(tmp_124_2_1_i_i_reg_1486),
        .I2(p_059_i_2_2_i_i_reg_1481[4]),
        .O(temp_0_i_i_059_i_1_6_fu_1113_p3__23[4]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_124_2_2_i_i_fu_1118_p2_carry_i_11
       (.I0(src_kernel_win_0_va_12_reg_1476[2]),
        .I1(tmp_124_2_1_i_i_reg_1486),
        .I2(p_059_i_2_2_i_i_reg_1481[2]),
        .O(temp_0_i_i_059_i_1_6_fu_1113_p3__23[2]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_124_2_2_i_i_fu_1118_p2_carry_i_12
       (.I0(src_kernel_win_0_va_12_reg_1476[0]),
        .I1(tmp_124_2_1_i_i_reg_1486),
        .I2(p_059_i_2_2_i_i_reg_1481[0]),
        .O(temp_0_i_i_059_i_1_6_fu_1113_p3__23[0]));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    tmp_124_2_2_i_i_fu_1118_p2_carry_i_2
       (.I0(ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421[4]),
        .I1(temp_0_i_i_059_i_1_6_fu_1113_p3__23[4]),
        .I2(src_kernel_win_0_va_12_reg_1476[5]),
        .I3(tmp_124_2_1_i_i_reg_1486),
        .I4(p_059_i_2_2_i_i_reg_1481[5]),
        .I5(ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421[5]),
        .O(tmp_124_2_2_i_i_fu_1118_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    tmp_124_2_2_i_i_fu_1118_p2_carry_i_3
       (.I0(ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421[2]),
        .I1(temp_0_i_i_059_i_1_6_fu_1113_p3__23[2]),
        .I2(src_kernel_win_0_va_12_reg_1476[3]),
        .I3(tmp_124_2_1_i_i_reg_1486),
        .I4(p_059_i_2_2_i_i_reg_1481[3]),
        .I5(ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421[3]),
        .O(tmp_124_2_2_i_i_fu_1118_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    tmp_124_2_2_i_i_fu_1118_p2_carry_i_4
       (.I0(ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421[0]),
        .I1(temp_0_i_i_059_i_1_6_fu_1113_p3__23[0]),
        .I2(src_kernel_win_0_va_12_reg_1476[1]),
        .I3(tmp_124_2_1_i_i_reg_1486),
        .I4(p_059_i_2_2_i_i_reg_1481[1]),
        .I5(ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421[1]),
        .O(tmp_124_2_2_i_i_fu_1118_p2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    tmp_124_2_2_i_i_fu_1118_p2_carry_i_5
       (.I0(p_059_i_2_2_i_i_reg_1481[7]),
        .I1(tmp_124_2_1_i_i_reg_1486),
        .I2(src_kernel_win_0_va_12_reg_1476[7]),
        .I3(ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421[7]),
        .I4(temp_0_i_i_059_i_1_6_fu_1113_p3__23[6]),
        .I5(ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421[6]),
        .O(tmp_124_2_2_i_i_fu_1118_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    tmp_124_2_2_i_i_fu_1118_p2_carry_i_6
       (.I0(p_059_i_2_2_i_i_reg_1481[5]),
        .I1(tmp_124_2_1_i_i_reg_1486),
        .I2(src_kernel_win_0_va_12_reg_1476[5]),
        .I3(ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421[5]),
        .I4(temp_0_i_i_059_i_1_6_fu_1113_p3__23[4]),
        .I5(ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421[4]),
        .O(tmp_124_2_2_i_i_fu_1118_p2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    tmp_124_2_2_i_i_fu_1118_p2_carry_i_7
       (.I0(p_059_i_2_2_i_i_reg_1481[3]),
        .I1(tmp_124_2_1_i_i_reg_1486),
        .I2(src_kernel_win_0_va_12_reg_1476[3]),
        .I3(ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421[3]),
        .I4(temp_0_i_i_059_i_1_6_fu_1113_p3__23[2]),
        .I5(ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421[2]),
        .O(tmp_124_2_2_i_i_fu_1118_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    tmp_124_2_2_i_i_fu_1118_p2_carry_i_8
       (.I0(p_059_i_2_2_i_i_reg_1481[1]),
        .I1(tmp_124_2_1_i_i_reg_1486),
        .I2(src_kernel_win_0_va_12_reg_1476[1]),
        .I3(ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421[1]),
        .I4(temp_0_i_i_059_i_1_6_fu_1113_p3__23[0]),
        .I5(ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421[0]),
        .O(tmp_124_2_2_i_i_fu_1118_p2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_124_2_2_i_i_fu_1118_p2_carry_i_9
       (.I0(src_kernel_win_0_va_12_reg_1476[6]),
        .I1(tmp_124_2_1_i_i_reg_1486),
        .I2(p_059_i_2_2_i_i_reg_1481[6]),
        .O(temp_0_i_i_059_i_1_6_fu_1113_p3__23[6]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_124_2_i_i_fu_1077_p2_carry
       (.CI(1'b0),
        .CO({tmp_124_2_i_i_fu_1077_p2_carry_n_0,tmp_124_2_i_i_fu_1077_p2_carry_n_1,tmp_124_2_i_i_fu_1077_p2_carry_n_2,tmp_124_2_i_i_fu_1077_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_124_2_i_i_fu_1077_p2_carry_i_1_n_0,tmp_124_2_i_i_fu_1077_p2_carry_i_2_n_0,tmp_124_2_i_i_fu_1077_p2_carry_i_3_n_0,tmp_124_2_i_i_fu_1077_p2_carry_i_4_n_0}),
        .O(NLW_tmp_124_2_i_i_fu_1077_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_124_2_i_i_fu_1077_p2_carry_i_5_n_0,tmp_124_2_i_i_fu_1077_p2_carry_i_6_n_0,tmp_124_2_i_i_fu_1077_p2_carry_i_7_n_0,tmp_124_2_i_i_fu_1077_p2_carry_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_124_2_i_i_fu_1077_p2_carry_i_1
       (.I0(src_kernel_win_0_va_1_fu_254[6]),
        .I1(temp_0_i_i_059_i_1_4_reg_1469[6]),
        .I2(temp_0_i_i_059_i_1_4_reg_1469[7]),
        .I3(src_kernel_win_0_va_1_fu_254[7]),
        .O(tmp_124_2_i_i_fu_1077_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_124_2_i_i_fu_1077_p2_carry_i_2
       (.I0(src_kernel_win_0_va_1_fu_254[4]),
        .I1(temp_0_i_i_059_i_1_4_reg_1469[4]),
        .I2(temp_0_i_i_059_i_1_4_reg_1469[5]),
        .I3(src_kernel_win_0_va_1_fu_254[5]),
        .O(tmp_124_2_i_i_fu_1077_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_124_2_i_i_fu_1077_p2_carry_i_3
       (.I0(src_kernel_win_0_va_1_fu_254[2]),
        .I1(temp_0_i_i_059_i_1_4_reg_1469[2]),
        .I2(temp_0_i_i_059_i_1_4_reg_1469[3]),
        .I3(src_kernel_win_0_va_1_fu_254[3]),
        .O(tmp_124_2_i_i_fu_1077_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_124_2_i_i_fu_1077_p2_carry_i_4
       (.I0(src_kernel_win_0_va_1_fu_254[0]),
        .I1(temp_0_i_i_059_i_1_4_reg_1469[0]),
        .I2(temp_0_i_i_059_i_1_4_reg_1469[1]),
        .I3(src_kernel_win_0_va_1_fu_254[1]),
        .O(tmp_124_2_i_i_fu_1077_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_124_2_i_i_fu_1077_p2_carry_i_5
       (.I0(temp_0_i_i_059_i_1_4_reg_1469[7]),
        .I1(src_kernel_win_0_va_1_fu_254[7]),
        .I2(temp_0_i_i_059_i_1_4_reg_1469[6]),
        .I3(src_kernel_win_0_va_1_fu_254[6]),
        .O(tmp_124_2_i_i_fu_1077_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_124_2_i_i_fu_1077_p2_carry_i_6
       (.I0(temp_0_i_i_059_i_1_4_reg_1469[5]),
        .I1(src_kernel_win_0_va_1_fu_254[5]),
        .I2(temp_0_i_i_059_i_1_4_reg_1469[4]),
        .I3(src_kernel_win_0_va_1_fu_254[4]),
        .O(tmp_124_2_i_i_fu_1077_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_124_2_i_i_fu_1077_p2_carry_i_7
       (.I0(temp_0_i_i_059_i_1_4_reg_1469[3]),
        .I1(src_kernel_win_0_va_1_fu_254[3]),
        .I2(temp_0_i_i_059_i_1_4_reg_1469[2]),
        .I3(src_kernel_win_0_va_1_fu_254[2]),
        .O(tmp_124_2_i_i_fu_1077_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_124_2_i_i_fu_1077_p2_carry_i_8
       (.I0(temp_0_i_i_059_i_1_4_reg_1469[1]),
        .I1(src_kernel_win_0_va_1_fu_254[1]),
        .I2(temp_0_i_i_059_i_1_4_reg_1469[0]),
        .I3(src_kernel_win_0_va_1_fu_254[0]),
        .O(tmp_124_2_i_i_fu_1077_p2_carry_i_8_n_0));
  FDRE \tmp_15_loc_read_reg_1199_reg[0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_15_loc_read_reg_1199_reg[10]_0 [0]),
        .Q(tmp_15_loc_read_reg_1199[0]),
        .R(1'b0));
  FDRE \tmp_15_loc_read_reg_1199_reg[10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_15_loc_read_reg_1199_reg[10]_0 [10]),
        .Q(tmp_15_loc_read_reg_1199[10]),
        .R(1'b0));
  FDRE \tmp_15_loc_read_reg_1199_reg[1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_15_loc_read_reg_1199_reg[10]_0 [1]),
        .Q(tmp_15_loc_read_reg_1199[1]),
        .R(1'b0));
  FDRE \tmp_15_loc_read_reg_1199_reg[2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_15_loc_read_reg_1199_reg[10]_0 [2]),
        .Q(tmp_15_loc_read_reg_1199[2]),
        .R(1'b0));
  FDRE \tmp_15_loc_read_reg_1199_reg[3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_15_loc_read_reg_1199_reg[10]_0 [3]),
        .Q(tmp_15_loc_read_reg_1199[3]),
        .R(1'b0));
  FDRE \tmp_15_loc_read_reg_1199_reg[4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_15_loc_read_reg_1199_reg[10]_0 [4]),
        .Q(tmp_15_loc_read_reg_1199[4]),
        .R(1'b0));
  FDRE \tmp_15_loc_read_reg_1199_reg[5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_15_loc_read_reg_1199_reg[10]_0 [5]),
        .Q(tmp_15_loc_read_reg_1199[5]),
        .R(1'b0));
  FDRE \tmp_15_loc_read_reg_1199_reg[6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_15_loc_read_reg_1199_reg[10]_0 [6]),
        .Q(tmp_15_loc_read_reg_1199[6]),
        .R(1'b0));
  FDRE \tmp_15_loc_read_reg_1199_reg[7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_15_loc_read_reg_1199_reg[10]_0 [7]),
        .Q(tmp_15_loc_read_reg_1199[7]),
        .R(1'b0));
  FDRE \tmp_15_loc_read_reg_1199_reg[8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_15_loc_read_reg_1199_reg[10]_0 [8]),
        .Q(tmp_15_loc_read_reg_1199[8]),
        .R(1'b0));
  FDRE \tmp_15_loc_read_reg_1199_reg[9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_15_loc_read_reg_1199_reg[10]_0 [9]),
        .Q(tmp_15_loc_read_reg_1199[9]),
        .R(1'b0));
  FDRE \tmp_16_loc_read_reg_1225_reg[0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_16_loc_read_reg_1225_reg[10]_0 [0]),
        .Q(tmp_16_loc_read_reg_1225[0]),
        .R(1'b0));
  FDRE \tmp_16_loc_read_reg_1225_reg[10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_16_loc_read_reg_1225_reg[10]_0 [10]),
        .Q(tmp_16_loc_read_reg_1225[10]),
        .R(1'b0));
  FDRE \tmp_16_loc_read_reg_1225_reg[1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_16_loc_read_reg_1225_reg[10]_0 [1]),
        .Q(tmp_16_loc_read_reg_1225[1]),
        .R(1'b0));
  FDRE \tmp_16_loc_read_reg_1225_reg[2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_16_loc_read_reg_1225_reg[10]_0 [2]),
        .Q(tmp_16_loc_read_reg_1225[2]),
        .R(1'b0));
  FDRE \tmp_16_loc_read_reg_1225_reg[3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_16_loc_read_reg_1225_reg[10]_0 [3]),
        .Q(tmp_16_loc_read_reg_1225[3]),
        .R(1'b0));
  FDRE \tmp_16_loc_read_reg_1225_reg[4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_16_loc_read_reg_1225_reg[10]_0 [4]),
        .Q(tmp_16_loc_read_reg_1225[4]),
        .R(1'b0));
  FDRE \tmp_16_loc_read_reg_1225_reg[5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_16_loc_read_reg_1225_reg[10]_0 [5]),
        .Q(tmp_16_loc_read_reg_1225[5]),
        .R(1'b0));
  FDRE \tmp_16_loc_read_reg_1225_reg[6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_16_loc_read_reg_1225_reg[10]_0 [6]),
        .Q(tmp_16_loc_read_reg_1225[6]),
        .R(1'b0));
  FDRE \tmp_16_loc_read_reg_1225_reg[7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_16_loc_read_reg_1225_reg[10]_0 [7]),
        .Q(tmp_16_loc_read_reg_1225[7]),
        .R(1'b0));
  FDRE \tmp_16_loc_read_reg_1225_reg[8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_16_loc_read_reg_1225_reg[10]_0 [8]),
        .Q(tmp_16_loc_read_reg_1225[8]),
        .R(1'b0));
  FDRE \tmp_16_loc_read_reg_1225_reg[9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_16_loc_read_reg_1225_reg[10]_0 [9]),
        .Q(tmp_16_loc_read_reg_1225[9]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_21_i_i_fu_482_p2_carry
       (.CI(1'b0),
        .CO({tmp_21_i_i_fu_482_p2_carry_n_0,tmp_21_i_i_fu_482_p2_carry_n_1,tmp_21_i_i_fu_482_p2_carry_n_2,tmp_21_i_i_fu_482_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_21_i_i_fu_482_p2_carry_i_1_n_0,tmp_21_i_i_fu_482_p2_carry_i_2_n_0,tmp_21_i_i_fu_482_p2_carry_i_3_n_0,tmp_21_i_i_fu_482_p2_carry_i_4_n_0}),
        .O(NLW_tmp_21_i_i_fu_482_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_21_i_i_fu_482_p2_carry_i_5_n_0,tmp_21_i_i_fu_482_p2_carry_i_6_n_0,tmp_21_i_i_fu_482_p2_carry_i_7_n_0,tmp_21_i_i_fu_482_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_21_i_i_fu_482_p2_carry__0
       (.CI(tmp_21_i_i_fu_482_p2_carry_n_0),
        .CO({NLW_tmp_21_i_i_fu_482_p2_carry__0_CO_UNCONNECTED[3:2],tmp_21_i_i_fu_482_p2,tmp_21_i_i_fu_482_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_21_i_i_fu_482_p2_carry__0_i_1_n_0,tmp_21_i_i_fu_482_p2_carry__0_i_2_n_0}),
        .O(NLW_tmp_21_i_i_fu_482_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,tmp_21_i_i_fu_482_p2_carry__0_i_3_n_0,tmp_21_i_i_fu_482_p2_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_21_i_i_fu_482_p2_carry__0_i_1
       (.I0(rows_cast727_loc_rea_reg_1209[10]),
        .I1(\t_V_reg_421_reg[10]_0 [2]),
        .O(tmp_21_i_i_fu_482_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_21_i_i_fu_482_p2_carry__0_i_2
       (.I0(rows_cast727_loc_rea_reg_1209[8]),
        .I1(\t_V_reg_421_reg_n_0_[8] ),
        .I2(\t_V_reg_421_reg_n_0_[9] ),
        .I3(rows_cast727_loc_rea_reg_1209[9]),
        .O(tmp_21_i_i_fu_482_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_21_i_i_fu_482_p2_carry__0_i_3
       (.I0(\t_V_reg_421_reg[10]_0 [2]),
        .I1(rows_cast727_loc_rea_reg_1209[10]),
        .O(tmp_21_i_i_fu_482_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_21_i_i_fu_482_p2_carry__0_i_4
       (.I0(\t_V_reg_421_reg_n_0_[8] ),
        .I1(rows_cast727_loc_rea_reg_1209[8]),
        .I2(rows_cast727_loc_rea_reg_1209[9]),
        .I3(\t_V_reg_421_reg_n_0_[9] ),
        .O(tmp_21_i_i_fu_482_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_21_i_i_fu_482_p2_carry_i_1
       (.I0(rows_cast727_loc_rea_reg_1209[6]),
        .I1(\t_V_reg_421_reg_n_0_[6] ),
        .I2(\t_V_reg_421_reg_n_0_[7] ),
        .I3(rows_cast727_loc_rea_reg_1209[7]),
        .O(tmp_21_i_i_fu_482_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_21_i_i_fu_482_p2_carry_i_2
       (.I0(rows_cast727_loc_rea_reg_1209[4]),
        .I1(\t_V_reg_421_reg_n_0_[4] ),
        .I2(\t_V_reg_421_reg_n_0_[5] ),
        .I3(rows_cast727_loc_rea_reg_1209[5]),
        .O(tmp_21_i_i_fu_482_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_21_i_i_fu_482_p2_carry_i_3
       (.I0(rows_cast727_loc_rea_reg_1209[2]),
        .I1(\t_V_reg_421_reg_n_0_[2] ),
        .I2(\t_V_reg_421_reg_n_0_[3] ),
        .I3(rows_cast727_loc_rea_reg_1209[3]),
        .O(tmp_21_i_i_fu_482_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_21_i_i_fu_482_p2_carry_i_4
       (.I0(rows_cast727_loc_rea_reg_1209[0]),
        .I1(\t_V_reg_421_reg[10]_0 [0]),
        .I2(\t_V_reg_421_reg[10]_0 [1]),
        .I3(rows_cast727_loc_rea_reg_1209[1]),
        .O(tmp_21_i_i_fu_482_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_21_i_i_fu_482_p2_carry_i_5
       (.I0(\t_V_reg_421_reg_n_0_[6] ),
        .I1(rows_cast727_loc_rea_reg_1209[6]),
        .I2(rows_cast727_loc_rea_reg_1209[7]),
        .I3(\t_V_reg_421_reg_n_0_[7] ),
        .O(tmp_21_i_i_fu_482_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_21_i_i_fu_482_p2_carry_i_6
       (.I0(\t_V_reg_421_reg_n_0_[4] ),
        .I1(rows_cast727_loc_rea_reg_1209[4]),
        .I2(rows_cast727_loc_rea_reg_1209[5]),
        .I3(\t_V_reg_421_reg_n_0_[5] ),
        .O(tmp_21_i_i_fu_482_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_21_i_i_fu_482_p2_carry_i_7
       (.I0(\t_V_reg_421_reg_n_0_[2] ),
        .I1(rows_cast727_loc_rea_reg_1209[2]),
        .I2(rows_cast727_loc_rea_reg_1209[3]),
        .I3(\t_V_reg_421_reg_n_0_[3] ),
        .O(tmp_21_i_i_fu_482_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_21_i_i_fu_482_p2_carry_i_8
       (.I0(\t_V_reg_421_reg[10]_0 [0]),
        .I1(rows_cast727_loc_rea_reg_1209[0]),
        .I2(rows_cast727_loc_rea_reg_1209[1]),
        .I3(\t_V_reg_421_reg[10]_0 [1]),
        .O(tmp_21_i_i_fu_482_p2_carry_i_8_n_0));
  FDRE \tmp_21_i_i_reg_1266_reg[0] 
       (.C(ap_clk),
        .CE(p_assign_4_1_i_i_reg_12890),
        .D(tmp_21_i_i_fu_482_p2),
        .Q(tmp_21_i_i_reg_1266),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAA6A5A6)) 
    \tmp_24_reg_1329[0]_i_1 
       (.I0(p_neg393_i_cast_loc_r_reg_1215[0]),
        .I1(\SRL_SIG_reg[0]_3 [0]),
        .I2(p_0_in),
        .I3(tmp_104_i_i_reg_1284),
        .I4(\t_V_reg_421_reg[10]_0 [0]),
        .O(row_assign_7_i_i_fu_658_p20_out[0]));
  LUT6 #(
    .INIT(64'h00000704FFFFF8FB)) 
    \tmp_24_reg_1329[1]_i_1 
       (.I0(\t_V_reg_421_reg[10]_0 [0]),
        .I1(tmp_104_i_i_reg_1284),
        .I2(p_0_in),
        .I3(\SRL_SIG_reg[0]_3 [0]),
        .I4(p_neg393_i_cast_loc_r_reg_1215[0]),
        .I5(\tmp_24_reg_1329[1]_i_2_n_0 ),
        .O(row_assign_7_i_i_fu_658_p20_out[1]));
  LUT6 #(
    .INIT(64'h5A59555955595A59)) 
    \tmp_24_reg_1329[1]_i_2 
       (.I0(p_neg393_i_cast_loc_r_reg_1215[1]),
        .I1(\SRL_SIG_reg[0]_3 [1]),
        .I2(p_0_in),
        .I3(tmp_104_i_i_reg_1284),
        .I4(\t_V_reg_421_reg[10]_0 [1]),
        .I5(\t_V_reg_421_reg[10]_0 [0]),
        .O(\tmp_24_reg_1329[1]_i_2_n_0 ));
  FDRE \tmp_24_reg_1329_reg[0] 
       (.C(ap_clk),
        .CE(row_assign_7_1_t_i_i_reg_13340),
        .D(row_assign_7_i_i_fu_658_p20_out[0]),
        .Q(tmp_24_reg_1329[0]),
        .R(1'b0));
  FDRE \tmp_24_reg_1329_reg[1] 
       (.C(ap_clk),
        .CE(row_assign_7_1_t_i_i_reg_13340),
        .D(row_assign_7_i_i_fu_658_p20_out[1]),
        .Q(tmp_24_reg_1329[1]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_28_i_i_fu_776_p2_carry
       (.CI(1'b0),
        .CO({tmp_28_i_i_fu_776_p2_carry_n_0,tmp_28_i_i_fu_776_p2_carry_n_1,tmp_28_i_i_fu_776_p2_carry_n_2,tmp_28_i_i_fu_776_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_28_i_i_fu_776_p2_carry_i_1_n_0,tmp_28_i_i_fu_776_p2_carry_i_2_n_0,tmp_28_i_i_fu_776_p2_carry_i_3_n_0,DI}),
        .O(NLW_tmp_28_i_i_fu_776_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_28_i_i_fu_776_p2_carry_i_5_n_0,tmp_28_i_i_fu_776_p2_carry_i_6_n_0,tmp_28_i_i_fu_776_p2_carry_i_7_n_0,tmp_28_i_i_fu_776_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_28_i_i_fu_776_p2_carry__0
       (.CI(tmp_28_i_i_fu_776_p2_carry_n_0),
        .CO({NLW_tmp_28_i_i_fu_776_p2_carry__0_CO_UNCONNECTED[3:2],tmp_28_i_i_fu_776_p2,tmp_28_i_i_fu_776_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_28_i_i_fu_776_p2_carry__0_i_1_n_0,\or_cond_i_i_i_i_reg_1363_reg[0]_0 }),
        .O(NLW_tmp_28_i_i_fu_776_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,S,tmp_28_i_i_fu_776_p2_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'h0D04)) 
    tmp_28_i_i_fu_776_p2_carry__0_i_1
       (.I0(\t_V_1_reg_433_reg[10]_0 [2]),
        .I1(\t_V_1_reg_433_reg[6]_0 ),
        .I2(tmp_28_i_i_fu_776_p2_carry__0_0[11]),
        .I3(tmp_28_i_i_fu_776_p2_carry__0_0[10]),
        .O(tmp_28_i_i_fu_776_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h0660)) 
    tmp_28_i_i_fu_776_p2_carry__0_i_4
       (.I0(\t_V_1_reg_433_reg[9]_0 ),
        .I1(tmp_28_i_i_fu_776_p2_carry__0_0[9]),
        .I2(\t_V_1_reg_433_reg[8]_0 ),
        .I3(tmp_28_i_i_fu_776_p2_carry__0_0[8]),
        .O(tmp_28_i_i_fu_776_p2_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h5555555655555555)) 
    tmp_28_i_i_fu_776_p2_carry__0_i_5
       (.I0(t_V_1_reg_433_reg[9]),
        .I1(t_V_1_reg_433_reg[6]),
        .I2(t_V_1_reg_433_reg[5]),
        .I3(t_V_1_reg_433_reg[8]),
        .I4(t_V_1_reg_433_reg[7]),
        .I5(\ImagLoc_x_cast_reg_1358[9]_i_2_n_0 ),
        .O(\t_V_1_reg_433_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h55555655)) 
    tmp_28_i_i_fu_776_p2_carry__0_i_6
       (.I0(t_V_1_reg_433_reg[8]),
        .I1(t_V_1_reg_433_reg[6]),
        .I2(t_V_1_reg_433_reg[5]),
        .I3(\ImagLoc_x_cast_reg_1358[9]_i_2_n_0 ),
        .I4(t_V_1_reg_433_reg[7]),
        .O(\t_V_1_reg_433_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h2A22BCBB0200A8AA)) 
    tmp_28_i_i_fu_776_p2_carry_i_1
       (.I0(tmp_28_i_i_fu_776_p2_carry__0_0[7]),
        .I1(t_V_1_reg_433_reg[6]),
        .I2(t_V_1_reg_433_reg[5]),
        .I3(\ImagLoc_x_cast_reg_1358[9]_i_2_n_0 ),
        .I4(t_V_1_reg_433_reg[7]),
        .I5(tmp_28_i_i_fu_776_p2_carry__0_0[6]),
        .O(tmp_28_i_i_fu_776_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h0A2AAFBC0002AAA8)) 
    tmp_28_i_i_fu_776_p2_carry_i_2
       (.I0(tmp_28_i_i_fu_776_p2_carry__0_0[5]),
        .I1(tmp_28_i_i_fu_776_p2_carry_i_9_n_0),
        .I2(t_V_1_reg_433_reg[4]),
        .I3(t_V_1_reg_433_reg[3]),
        .I4(t_V_1_reg_433_reg[5]),
        .I5(tmp_28_i_i_fu_776_p2_carry__0_0[4]),
        .O(tmp_28_i_i_fu_776_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h222ABBBC0002AAA8)) 
    tmp_28_i_i_fu_776_p2_carry_i_3
       (.I0(tmp_28_i_i_fu_776_p2_carry__0_0[3]),
        .I1(t_V_1_reg_433_reg[2]),
        .I2(\t_V_1_reg_433_reg[10]_0 [1]),
        .I3(\t_V_1_reg_433_reg[10]_0 [0]),
        .I4(t_V_1_reg_433_reg[3]),
        .I5(tmp_28_i_i_fu_776_p2_carry__0_0[2]),
        .O(tmp_28_i_i_fu_776_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9090069009099009)) 
    tmp_28_i_i_fu_776_p2_carry_i_5
       (.I0(t_V_1_reg_433_reg[7]),
        .I1(tmp_28_i_i_fu_776_p2_carry__0_0[7]),
        .I2(t_V_1_reg_433_reg[6]),
        .I3(\ImagLoc_x_cast_reg_1358[9]_i_2_n_0 ),
        .I4(t_V_1_reg_433_reg[5]),
        .I5(tmp_28_i_i_fu_776_p2_carry__0_0[6]),
        .O(tmp_28_i_i_fu_776_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h9090900609090990)) 
    tmp_28_i_i_fu_776_p2_carry_i_6
       (.I0(t_V_1_reg_433_reg[5]),
        .I1(tmp_28_i_i_fu_776_p2_carry__0_0[5]),
        .I2(t_V_1_reg_433_reg[4]),
        .I3(tmp_28_i_i_fu_776_p2_carry_i_9_n_0),
        .I4(t_V_1_reg_433_reg[3]),
        .I5(tmp_28_i_i_fu_776_p2_carry__0_0[4]),
        .O(tmp_28_i_i_fu_776_p2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h9090900609090990)) 
    tmp_28_i_i_fu_776_p2_carry_i_7
       (.I0(t_V_1_reg_433_reg[3]),
        .I1(tmp_28_i_i_fu_776_p2_carry__0_0[3]),
        .I2(t_V_1_reg_433_reg[2]),
        .I3(\t_V_1_reg_433_reg[10]_0 [1]),
        .I4(\t_V_1_reg_433_reg[10]_0 [0]),
        .I5(tmp_28_i_i_fu_776_p2_carry__0_0[2]),
        .O(tmp_28_i_i_fu_776_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h0960)) 
    tmp_28_i_i_fu_776_p2_carry_i_8
       (.I0(\t_V_1_reg_433_reg[10]_0 [1]),
        .I1(tmp_28_i_i_fu_776_p2_carry__0_0[1]),
        .I2(tmp_28_i_i_fu_776_p2_carry__0_0[0]),
        .I3(\t_V_1_reg_433_reg[10]_0 [0]),
        .O(tmp_28_i_i_fu_776_p2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    tmp_28_i_i_fu_776_p2_carry_i_9
       (.I0(t_V_1_reg_433_reg[2]),
        .I1(\t_V_1_reg_433_reg[10]_0 [1]),
        .I2(\t_V_1_reg_433_reg[10]_0 [0]),
        .O(tmp_28_i_i_fu_776_p2_carry_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \tmp_35_not_i_i_reg_1311[0]_i_1 
       (.I0(tmp_21_i_i_reg_1266),
        .I1(ap_CS_fsm_state3),
        .I2(tmp_35_not_i_i_reg_1311),
        .O(\tmp_35_not_i_i_reg_1311[0]_i_1_n_0 ));
  FDRE \tmp_35_not_i_i_reg_1311_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_35_not_i_i_reg_1311[0]_i_1_n_0 ),
        .Q(tmp_35_not_i_i_reg_1311),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h22E2)) 
    \tmp_76_2_i_i_reg_1325[0]_i_1 
       (.I0(\tmp_76_2_i_i_reg_1325_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state3),
        .I2(\t_V_reg_421_reg[10]_0 [0]),
        .I3(\p_assign_4_1_i_i_reg_1289[11]_i_2_n_0 ),
        .O(\tmp_76_2_i_i_reg_1325[0]_i_1_n_0 ));
  FDRE \tmp_76_2_i_i_reg_1325_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_76_2_i_i_reg_1325[0]_i_1_n_0 ),
        .Q(\tmp_76_2_i_i_reg_1325_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h03AA)) 
    \tmp_76_i_i_reg_1321[0]_i_1 
       (.I0(\tmp_76_i_i_reg_1321_reg_n_0_[0] ),
        .I1(\t_V_reg_421_reg[10]_0 [0]),
        .I2(\p_assign_4_1_i_i_reg_1289[11]_i_2_n_0 ),
        .I3(ap_CS_fsm_state3),
        .O(\tmp_76_i_i_reg_1321[0]_i_1_n_0 ));
  FDRE \tmp_76_i_i_reg_1321_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_76_i_i_reg_1321[0]_i_1_n_0 ),
        .Q(\tmp_76_i_i_reg_1321_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \tmp_7_reg_1491[0]_i_1 
       (.I0(src_kernel_win_0_va_12_reg_1476[0]),
        .I1(tmp_124_2_1_i_i_reg_1486),
        .I2(p_059_i_2_2_i_i_reg_1481[0]),
        .I3(switch_loc_read_reg_1230),
        .I4(tmp_124_2_2_i_i_fu_1118_p2_carry_n_0),
        .I5(ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421[0]),
        .O(tmp_7_fu_1130_p3[0]));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \tmp_7_reg_1491[1]_i_1 
       (.I0(src_kernel_win_0_va_12_reg_1476[1]),
        .I1(tmp_124_2_1_i_i_reg_1486),
        .I2(p_059_i_2_2_i_i_reg_1481[1]),
        .I3(switch_loc_read_reg_1230),
        .I4(tmp_124_2_2_i_i_fu_1118_p2_carry_n_0),
        .I5(ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421[1]),
        .O(tmp_7_fu_1130_p3[1]));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \tmp_7_reg_1491[2]_i_1 
       (.I0(src_kernel_win_0_va_12_reg_1476[2]),
        .I1(tmp_124_2_1_i_i_reg_1486),
        .I2(p_059_i_2_2_i_i_reg_1481[2]),
        .I3(switch_loc_read_reg_1230),
        .I4(tmp_124_2_2_i_i_fu_1118_p2_carry_n_0),
        .I5(ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421[2]),
        .O(tmp_7_fu_1130_p3[2]));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \tmp_7_reg_1491[3]_i_1 
       (.I0(src_kernel_win_0_va_12_reg_1476[3]),
        .I1(tmp_124_2_1_i_i_reg_1486),
        .I2(p_059_i_2_2_i_i_reg_1481[3]),
        .I3(switch_loc_read_reg_1230),
        .I4(tmp_124_2_2_i_i_fu_1118_p2_carry_n_0),
        .I5(ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421[3]),
        .O(tmp_7_fu_1130_p3[3]));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \tmp_7_reg_1491[4]_i_1 
       (.I0(src_kernel_win_0_va_12_reg_1476[4]),
        .I1(tmp_124_2_1_i_i_reg_1486),
        .I2(p_059_i_2_2_i_i_reg_1481[4]),
        .I3(switch_loc_read_reg_1230),
        .I4(tmp_124_2_2_i_i_fu_1118_p2_carry_n_0),
        .I5(ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421[4]),
        .O(tmp_7_fu_1130_p3[4]));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \tmp_7_reg_1491[5]_i_1 
       (.I0(src_kernel_win_0_va_12_reg_1476[5]),
        .I1(tmp_124_2_1_i_i_reg_1486),
        .I2(p_059_i_2_2_i_i_reg_1481[5]),
        .I3(switch_loc_read_reg_1230),
        .I4(tmp_124_2_2_i_i_fu_1118_p2_carry_n_0),
        .I5(ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421[5]),
        .O(tmp_7_fu_1130_p3[5]));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \tmp_7_reg_1491[6]_i_1 
       (.I0(src_kernel_win_0_va_12_reg_1476[6]),
        .I1(tmp_124_2_1_i_i_reg_1486),
        .I2(p_059_i_2_2_i_i_reg_1481[6]),
        .I3(switch_loc_read_reg_1230),
        .I4(tmp_124_2_2_i_i_fu_1118_p2_carry_n_0),
        .I5(ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421[6]),
        .O(tmp_7_fu_1130_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_7_reg_1491[7]_i_1 
       (.I0(ap_reg_pp0_iter7_or_cond_i_i_i_reg_1375),
        .I1(k_buf_0_val_5_U_n_13),
        .O(tmp_7_reg_14910));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \tmp_7_reg_1491[7]_i_2 
       (.I0(src_kernel_win_0_va_12_reg_1476[7]),
        .I1(tmp_124_2_1_i_i_reg_1486),
        .I2(p_059_i_2_2_i_i_reg_1481[7]),
        .I3(switch_loc_read_reg_1230),
        .I4(tmp_124_2_2_i_i_fu_1118_p2_carry_n_0),
        .I5(ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421[7]),
        .O(tmp_7_fu_1130_p3[7]));
  FDRE \tmp_7_reg_1491_reg[0] 
       (.C(ap_clk),
        .CE(tmp_7_reg_14910),
        .D(tmp_7_fu_1130_p3[0]),
        .Q(\tmp_7_reg_1491_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \tmp_7_reg_1491_reg[1] 
       (.C(ap_clk),
        .CE(tmp_7_reg_14910),
        .D(tmp_7_fu_1130_p3[1]),
        .Q(\tmp_7_reg_1491_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \tmp_7_reg_1491_reg[2] 
       (.C(ap_clk),
        .CE(tmp_7_reg_14910),
        .D(tmp_7_fu_1130_p3[2]),
        .Q(\tmp_7_reg_1491_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \tmp_7_reg_1491_reg[3] 
       (.C(ap_clk),
        .CE(tmp_7_reg_14910),
        .D(tmp_7_fu_1130_p3[3]),
        .Q(\tmp_7_reg_1491_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \tmp_7_reg_1491_reg[4] 
       (.C(ap_clk),
        .CE(tmp_7_reg_14910),
        .D(tmp_7_fu_1130_p3[4]),
        .Q(\tmp_7_reg_1491_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \tmp_7_reg_1491_reg[5] 
       (.C(ap_clk),
        .CE(tmp_7_reg_14910),
        .D(tmp_7_fu_1130_p3[5]),
        .Q(\tmp_7_reg_1491_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \tmp_7_reg_1491_reg[6] 
       (.C(ap_clk),
        .CE(tmp_7_reg_14910),
        .D(tmp_7_fu_1130_p3[6]),
        .Q(\tmp_7_reg_1491_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \tmp_7_reg_1491_reg[7] 
       (.C(ap_clk),
        .CE(tmp_7_reg_14910),
        .D(tmp_7_fu_1130_p3[7]),
        .Q(\tmp_7_reg_1491_reg[7]_0 [7]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_99_i_i_fu_487_p2_carry
       (.CI(1'b0),
        .CO({tmp_99_i_i_fu_487_p2_carry_n_0,tmp_99_i_i_fu_487_p2_carry_n_1,tmp_99_i_i_fu_487_p2_carry_n_2,tmp_99_i_i_fu_487_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_99_i_i_fu_487_p2_carry_i_1_n_0,tmp_99_i_i_fu_487_p2_carry_i_2_n_0,tmp_99_i_i_fu_487_p2_carry_i_3_n_0,tmp_99_i_i_fu_487_p2_carry_i_4_n_0}),
        .O(NLW_tmp_99_i_i_fu_487_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_99_i_i_fu_487_p2_carry_i_5_n_0,tmp_99_i_i_fu_487_p2_carry_i_6_n_0,tmp_99_i_i_fu_487_p2_carry_i_7_n_0,tmp_99_i_i_fu_487_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_99_i_i_fu_487_p2_carry__0
       (.CI(tmp_99_i_i_fu_487_p2_carry_n_0),
        .CO({NLW_tmp_99_i_i_fu_487_p2_carry__0_CO_UNCONNECTED[3:2],tmp_99_i_i_fu_487_p2,tmp_99_i_i_fu_487_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_99_i_i_fu_487_p2_carry__0_i_1_n_0,tmp_99_i_i_fu_487_p2_carry__0_i_2_n_0}),
        .O(NLW_tmp_99_i_i_fu_487_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,tmp_99_i_i_fu_487_p2_carry__0_i_3_n_0,tmp_99_i_i_fu_487_p2_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_99_i_i_fu_487_p2_carry__0_i_1
       (.I0(\t_V_reg_421_reg[10]_0 [2]),
        .I1(rows_cast727_loc_rea_reg_1209[10]),
        .O(tmp_99_i_i_fu_487_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_99_i_i_fu_487_p2_carry__0_i_2
       (.I0(\t_V_reg_421_reg_n_0_[8] ),
        .I1(rows_cast727_loc_rea_reg_1209[8]),
        .I2(rows_cast727_loc_rea_reg_1209[9]),
        .I3(\t_V_reg_421_reg_n_0_[9] ),
        .O(tmp_99_i_i_fu_487_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_99_i_i_fu_487_p2_carry__0_i_3
       (.I0(rows_cast727_loc_rea_reg_1209[10]),
        .I1(\t_V_reg_421_reg[10]_0 [2]),
        .O(tmp_99_i_i_fu_487_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_99_i_i_fu_487_p2_carry__0_i_4
       (.I0(\t_V_reg_421_reg_n_0_[8] ),
        .I1(rows_cast727_loc_rea_reg_1209[8]),
        .I2(rows_cast727_loc_rea_reg_1209[9]),
        .I3(\t_V_reg_421_reg_n_0_[9] ),
        .O(tmp_99_i_i_fu_487_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_99_i_i_fu_487_p2_carry_i_1
       (.I0(\t_V_reg_421_reg_n_0_[6] ),
        .I1(rows_cast727_loc_rea_reg_1209[6]),
        .I2(rows_cast727_loc_rea_reg_1209[7]),
        .I3(\t_V_reg_421_reg_n_0_[7] ),
        .O(tmp_99_i_i_fu_487_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_99_i_i_fu_487_p2_carry_i_2
       (.I0(\t_V_reg_421_reg_n_0_[4] ),
        .I1(rows_cast727_loc_rea_reg_1209[4]),
        .I2(rows_cast727_loc_rea_reg_1209[5]),
        .I3(\t_V_reg_421_reg_n_0_[5] ),
        .O(tmp_99_i_i_fu_487_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_99_i_i_fu_487_p2_carry_i_3
       (.I0(\t_V_reg_421_reg_n_0_[2] ),
        .I1(rows_cast727_loc_rea_reg_1209[2]),
        .I2(rows_cast727_loc_rea_reg_1209[3]),
        .I3(\t_V_reg_421_reg_n_0_[3] ),
        .O(tmp_99_i_i_fu_487_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_99_i_i_fu_487_p2_carry_i_4
       (.I0(\t_V_reg_421_reg[10]_0 [0]),
        .I1(rows_cast727_loc_rea_reg_1209[0]),
        .I2(rows_cast727_loc_rea_reg_1209[1]),
        .I3(\t_V_reg_421_reg[10]_0 [1]),
        .O(tmp_99_i_i_fu_487_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_99_i_i_fu_487_p2_carry_i_5
       (.I0(\t_V_reg_421_reg_n_0_[6] ),
        .I1(rows_cast727_loc_rea_reg_1209[6]),
        .I2(rows_cast727_loc_rea_reg_1209[7]),
        .I3(\t_V_reg_421_reg_n_0_[7] ),
        .O(tmp_99_i_i_fu_487_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_99_i_i_fu_487_p2_carry_i_6
       (.I0(\t_V_reg_421_reg_n_0_[4] ),
        .I1(rows_cast727_loc_rea_reg_1209[4]),
        .I2(rows_cast727_loc_rea_reg_1209[5]),
        .I3(\t_V_reg_421_reg_n_0_[5] ),
        .O(tmp_99_i_i_fu_487_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_99_i_i_fu_487_p2_carry_i_7
       (.I0(\t_V_reg_421_reg_n_0_[2] ),
        .I1(rows_cast727_loc_rea_reg_1209[2]),
        .I2(rows_cast727_loc_rea_reg_1209[3]),
        .I3(\t_V_reg_421_reg_n_0_[3] ),
        .O(tmp_99_i_i_fu_487_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_99_i_i_fu_487_p2_carry_i_8
       (.I0(\t_V_reg_421_reg[10]_0 [0]),
        .I1(rows_cast727_loc_rea_reg_1209[0]),
        .I2(rows_cast727_loc_rea_reg_1209[1]),
        .I3(\t_V_reg_421_reg[10]_0 [1]),
        .O(tmp_99_i_i_fu_487_p2_carry_i_8_n_0));
  FDRE \tmp_99_i_i_reg_1271_reg[0] 
       (.C(ap_clk),
        .CE(p_assign_4_1_i_i_reg_12890),
        .D(tmp_99_i_i_fu_487_p2),
        .Q(tmp_99_i_i_reg_1271),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \tmp_loc_read_reg_1204[10]_i_1 
       (.I0(Q),
        .I1(\p_neg393_i_cast_loc_r_reg_1215_reg[0]_0 ),
        .I2(rows_cast727_loc_c_empty_n),
        .I3(tmp_16_loc_c_empty_n),
        .I4(Loop_loop_height_pro_U0_ap_start),
        .I5(tmp_16_cast_loc_c_empty_n),
        .O(shiftReg_ce));
  FDRE \tmp_loc_read_reg_1204_reg[0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[0]),
        .Q(tmp_loc_read_reg_1204[0]),
        .R(1'b0));
  FDRE \tmp_loc_read_reg_1204_reg[10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[10]),
        .Q(tmp_loc_read_reg_1204[10]),
        .R(1'b0));
  FDRE \tmp_loc_read_reg_1204_reg[1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[1]),
        .Q(tmp_loc_read_reg_1204[1]),
        .R(1'b0));
  FDRE \tmp_loc_read_reg_1204_reg[2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[2]),
        .Q(tmp_loc_read_reg_1204[2]),
        .R(1'b0));
  FDRE \tmp_loc_read_reg_1204_reg[3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[3]),
        .Q(tmp_loc_read_reg_1204[3]),
        .R(1'b0));
  FDRE \tmp_loc_read_reg_1204_reg[4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[4]),
        .Q(tmp_loc_read_reg_1204[4]),
        .R(1'b0));
  FDRE \tmp_loc_read_reg_1204_reg[5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[5]),
        .Q(tmp_loc_read_reg_1204[5]),
        .R(1'b0));
  FDRE \tmp_loc_read_reg_1204_reg[6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[6]),
        .Q(tmp_loc_read_reg_1204[6]),
        .R(1'b0));
  FDRE \tmp_loc_read_reg_1204_reg[7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[7]),
        .Q(tmp_loc_read_reg_1204[7]),
        .R(1'b0));
  FDRE \tmp_loc_read_reg_1204_reg[8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[8]),
        .Q(tmp_loc_read_reg_1204[8]),
        .R(1'b0));
  FDRE \tmp_loc_read_reg_1204_reg[9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[9]),
        .Q(tmp_loc_read_reg_1204[9]),
        .R(1'b0));
  FDRE \tmp_reg_1220_reg[0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_reg_1220_reg[1]_0 [0]),
        .Q(tmp_reg_1220[0]),
        .R(1'b0));
  FDRE \tmp_reg_1220_reg[1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_reg_1220_reg[1]_0 [1]),
        .Q(tmp_reg_1220[1]),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "base_dilate_hls_0_0,dilate_hls,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "dilate_hls,Vivado 2020.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_CONTROL_BUS_AWADDR,
    s_axi_CONTROL_BUS_AWVALID,
    s_axi_CONTROL_BUS_AWREADY,
    s_axi_CONTROL_BUS_WDATA,
    s_axi_CONTROL_BUS_WSTRB,
    s_axi_CONTROL_BUS_WVALID,
    s_axi_CONTROL_BUS_WREADY,
    s_axi_CONTROL_BUS_BRESP,
    s_axi_CONTROL_BUS_BVALID,
    s_axi_CONTROL_BUS_BREADY,
    s_axi_CONTROL_BUS_ARADDR,
    s_axi_CONTROL_BUS_ARVALID,
    s_axi_CONTROL_BUS_ARREADY,
    s_axi_CONTROL_BUS_RDATA,
    s_axi_CONTROL_BUS_RRESP,
    s_axi_CONTROL_BUS_RVALID,
    s_axi_CONTROL_BUS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    AXI_LITE_clk,
    ap_rst_n_AXI_LITE_clk,
    in_stream_TVALID,
    in_stream_TREADY,
    in_stream_TDATA,
    in_stream_TUSER,
    in_stream_TLAST,
    out_stream_TVALID,
    out_stream_TREADY,
    out_stream_TDATA,
    out_stream_TUSER,
    out_stream_TLAST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS AWADDR" *) input [5:0]s_axi_CONTROL_BUS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS AWVALID" *) input s_axi_CONTROL_BUS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS AWREADY" *) output s_axi_CONTROL_BUS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WDATA" *) input [31:0]s_axi_CONTROL_BUS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WSTRB" *) input [3:0]s_axi_CONTROL_BUS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WVALID" *) input s_axi_CONTROL_BUS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WREADY" *) output s_axi_CONTROL_BUS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS BRESP" *) output [1:0]s_axi_CONTROL_BUS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS BVALID" *) output s_axi_CONTROL_BUS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS BREADY" *) input s_axi_CONTROL_BUS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS ARADDR" *) input [5:0]s_axi_CONTROL_BUS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS ARVALID" *) input s_axi_CONTROL_BUS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS ARREADY" *) output s_axi_CONTROL_BUS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RDATA" *) output [31:0]s_axi_CONTROL_BUS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RRESP" *) output [1:0]s_axi_CONTROL_BUS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RVALID" *) output s_axi_CONTROL_BUS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_CONTROL_BUS, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK3, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_CONTROL_BUS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in_stream:out_stream, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK3, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 AXI_LITE_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME AXI_LITE_clk, ASSOCIATED_BUSIF s_axi_CONTROL_BUS, ASSOCIATED_RESET ap_rst_n_AXI_LITE_clk, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK3, INSERT_VIP 0" *) input AXI_LITE_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n_AXI_LITE_clk RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n_AXI_LITE_clk, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, INSERT_VIP 0" *) input ap_rst_n_AXI_LITE_clk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_stream TVALID" *) input in_stream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_stream TREADY" *) output in_stream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_stream TDATA" *) input [31:0]in_stream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_stream TUSER" *) input [0:0]in_stream_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_stream TLAST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_stream, TDATA_NUM_BYTES 4, TUSER_WIDTH 1, LAYERED_METADATA undef, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK3, INSERT_VIP 0" *) input [0:0]in_stream_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_stream TVALID" *) output out_stream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_stream TREADY" *) input out_stream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_stream TDATA" *) output [31:0]out_stream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_stream TUSER" *) output [0:0]out_stream_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_stream TLAST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME out_stream, TDATA_NUM_BYTES 4, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 1}, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK3, INSERT_VIP 0" *) output [0:0]out_stream_TLAST;

  wire AXI_LITE_clk;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_AXI_LITE_clk;
  wire [31:0]in_stream_TDATA;
  wire [0:0]in_stream_TLAST;
  wire in_stream_TREADY;
  wire [0:0]in_stream_TUSER;
  wire in_stream_TVALID;
  wire interrupt;
  wire [31:0]out_stream_TDATA;
  wire [0:0]out_stream_TLAST;
  wire out_stream_TREADY;
  wire [0:0]out_stream_TUSER;
  wire out_stream_TVALID;
  wire [5:0]s_axi_CONTROL_BUS_ARADDR;
  wire s_axi_CONTROL_BUS_ARREADY;
  wire s_axi_CONTROL_BUS_ARVALID;
  wire [5:0]s_axi_CONTROL_BUS_AWADDR;
  wire s_axi_CONTROL_BUS_AWREADY;
  wire s_axi_CONTROL_BUS_AWVALID;
  wire s_axi_CONTROL_BUS_BREADY;
  wire [1:0]s_axi_CONTROL_BUS_BRESP;
  wire s_axi_CONTROL_BUS_BVALID;
  wire [31:0]s_axi_CONTROL_BUS_RDATA;
  wire s_axi_CONTROL_BUS_RREADY;
  wire [1:0]s_axi_CONTROL_BUS_RRESP;
  wire s_axi_CONTROL_BUS_RVALID;
  wire [31:0]s_axi_CONTROL_BUS_WDATA;
  wire s_axi_CONTROL_BUS_WREADY;
  wire [3:0]s_axi_CONTROL_BUS_WSTRB;
  wire s_axi_CONTROL_BUS_WVALID;

  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_BUS_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_BUS_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_BUS_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilate_hls inst
       (.AXI_LITE_clk(AXI_LITE_clk),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_AXI_LITE_clk(ap_rst_n_AXI_LITE_clk),
        .in_stream_TDATA(in_stream_TDATA),
        .in_stream_TLAST(in_stream_TLAST),
        .in_stream_TREADY(in_stream_TREADY),
        .in_stream_TUSER(in_stream_TUSER),
        .in_stream_TVALID(in_stream_TVALID),
        .interrupt(interrupt),
        .out_stream_TDATA(out_stream_TDATA),
        .out_stream_TLAST(out_stream_TLAST),
        .out_stream_TREADY(out_stream_TREADY),
        .out_stream_TUSER(out_stream_TUSER),
        .out_stream_TVALID(out_stream_TVALID),
        .s_axi_CONTROL_BUS_ARADDR(s_axi_CONTROL_BUS_ARADDR),
        .s_axi_CONTROL_BUS_ARREADY(s_axi_CONTROL_BUS_ARREADY),
        .s_axi_CONTROL_BUS_ARVALID(s_axi_CONTROL_BUS_ARVALID),
        .s_axi_CONTROL_BUS_AWADDR(s_axi_CONTROL_BUS_AWADDR),
        .s_axi_CONTROL_BUS_AWREADY(s_axi_CONTROL_BUS_AWREADY),
        .s_axi_CONTROL_BUS_AWVALID(s_axi_CONTROL_BUS_AWVALID),
        .s_axi_CONTROL_BUS_BREADY(s_axi_CONTROL_BUS_BREADY),
        .s_axi_CONTROL_BUS_BRESP(s_axi_CONTROL_BUS_BRESP),
        .s_axi_CONTROL_BUS_BVALID(s_axi_CONTROL_BUS_BVALID),
        .s_axi_CONTROL_BUS_RDATA(s_axi_CONTROL_BUS_RDATA),
        .s_axi_CONTROL_BUS_RREADY(s_axi_CONTROL_BUS_RREADY),
        .s_axi_CONTROL_BUS_RRESP(s_axi_CONTROL_BUS_RRESP),
        .s_axi_CONTROL_BUS_RVALID(s_axi_CONTROL_BUS_RVALID),
        .s_axi_CONTROL_BUS_WDATA(s_axi_CONTROL_BUS_WDATA),
        .s_axi_CONTROL_BUS_WREADY(s_axi_CONTROL_BUS_WREADY),
        .s_axi_CONTROL_BUS_WSTRB(s_axi_CONTROL_BUS_WSTRB),
        .s_axi_CONTROL_BUS_WVALID(s_axi_CONTROL_BUS_WVALID));
endmodule

(* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_CONTROL_BUS_ADDR_WIDTH = "6" *) (* C_S_AXI_CONTROL_BUS_DATA_WIDTH = "32" *) 
(* C_S_AXI_CONTROL_BUS_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilate_hls
   (s_axi_CONTROL_BUS_AWVALID,
    s_axi_CONTROL_BUS_AWREADY,
    s_axi_CONTROL_BUS_AWADDR,
    s_axi_CONTROL_BUS_WVALID,
    s_axi_CONTROL_BUS_WREADY,
    s_axi_CONTROL_BUS_WDATA,
    s_axi_CONTROL_BUS_WSTRB,
    s_axi_CONTROL_BUS_ARVALID,
    s_axi_CONTROL_BUS_ARREADY,
    s_axi_CONTROL_BUS_ARADDR,
    s_axi_CONTROL_BUS_RVALID,
    s_axi_CONTROL_BUS_RREADY,
    s_axi_CONTROL_BUS_RDATA,
    s_axi_CONTROL_BUS_RRESP,
    s_axi_CONTROL_BUS_BVALID,
    s_axi_CONTROL_BUS_BREADY,
    s_axi_CONTROL_BUS_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    AXI_LITE_clk,
    ap_rst_n_AXI_LITE_clk,
    in_stream_TDATA,
    in_stream_TUSER,
    in_stream_TLAST,
    out_stream_TDATA,
    out_stream_TUSER,
    out_stream_TLAST,
    in_stream_TVALID,
    in_stream_TREADY,
    out_stream_TVALID,
    out_stream_TREADY);
  input s_axi_CONTROL_BUS_AWVALID;
  output s_axi_CONTROL_BUS_AWREADY;
  input [5:0]s_axi_CONTROL_BUS_AWADDR;
  input s_axi_CONTROL_BUS_WVALID;
  output s_axi_CONTROL_BUS_WREADY;
  input [31:0]s_axi_CONTROL_BUS_WDATA;
  input [3:0]s_axi_CONTROL_BUS_WSTRB;
  input s_axi_CONTROL_BUS_ARVALID;
  output s_axi_CONTROL_BUS_ARREADY;
  input [5:0]s_axi_CONTROL_BUS_ARADDR;
  output s_axi_CONTROL_BUS_RVALID;
  input s_axi_CONTROL_BUS_RREADY;
  output [31:0]s_axi_CONTROL_BUS_RDATA;
  output [1:0]s_axi_CONTROL_BUS_RRESP;
  output s_axi_CONTROL_BUS_BVALID;
  input s_axi_CONTROL_BUS_BREADY;
  output [1:0]s_axi_CONTROL_BUS_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input AXI_LITE_clk;
  input ap_rst_n_AXI_LITE_clk;
  input [31:0]in_stream_TDATA;
  input [0:0]in_stream_TUSER;
  input [0:0]in_stream_TLAST;
  output [31:0]out_stream_TDATA;
  output [0:0]out_stream_TUSER;
  output [0:0]out_stream_TLAST;
  input in_stream_TVALID;
  output in_stream_TREADY;
  output out_stream_TVALID;
  input out_stream_TREADY;

  wire \<const0> ;
  wire AXI_LITE_clk;
  wire Block_Mat_exit406734_U0_ap_continue;
  wire Block_Mat_exit406734_U0_ap_ready;
  wire [31:0]Block_Mat_exit406734_U0_ap_return;
  wire [29:0]Block_Mat_exit406734_U0_col_packets_out_out_din;
  wire Block_Mat_exit406734_U0_n_0;
  wire Block_Mat_exit406734_U0_n_69;
  wire Block_Mat_exit406734_U0_n_70;
  wire Block_arrayctor_loop_U0_n_1;
  wire [10:0]Block_arrayctor_loop_U0_p_neg393_i_cast_out_out_din;
  wire Block_arrayctor_loop_U0_switch_out_out_din;
  wire [10:1]Block_arrayctor_loop_U0_tmp_15_out_out_din;
  wire [10:0]Block_arrayctor_loop_U0_tmp_16_cast_out_out_din;
  wire [10:1]Block_arrayctor_loop_U0_tmp_out_out_din;
  wire Loop_1_proc_U0_ap_ready;
  wire [7:0]Loop_1_proc_U0_g_img_0_data_stream_0_V_din;
  wire Loop_1_proc_U0_n_12;
  wire Loop_1_proc_U0_n_13;
  wire Loop_1_proc_U0_n_2;
  wire Loop_3_proc_U0_n_1;
  wire Loop_3_proc_U0_n_3;
  wire Loop_3_proc_U0_n_4;
  wire Loop_3_proc_U0_n_5;
  wire Loop_loop_height_pro_U0_ap_start;
  wire Loop_loop_height_pro_U0_g_img_0_data_stream_0_V_read;
  wire [7:0]Loop_loop_height_pro_U0_g_img_1_data_stream_0_V_din;
  wire Loop_loop_height_pro_U0_n_1;
  wire Loop_loop_height_pro_U0_n_10;
  wire Loop_loop_height_pro_U0_n_11;
  wire Loop_loop_height_pro_U0_n_12;
  wire Loop_loop_height_pro_U0_n_13;
  wire Loop_loop_height_pro_U0_n_14;
  wire Loop_loop_height_pro_U0_n_15;
  wire Loop_loop_height_pro_U0_n_16;
  wire Loop_loop_height_pro_U0_n_3;
  wire Loop_loop_height_pro_U0_n_4;
  wire Loop_loop_height_pro_U0_n_9;
  wire [1:0]\SRL_SIG_reg[0]_4 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state7;
  wire [7:7]ap_NS_fsm;
  wire [1:1]ap_NS_fsm_1;
  wire [1:1]ap_NS_fsm_5;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_AXI_LITE_clk;
  wire ap_rst_n_inv;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_Mat_exit406734_U0_ap_ready;
  wire ap_sync_reg_Block_arrayctor_loop_U0_ap_ready;
  wire ap_sync_reg_Loop_1_proc_U0_ap_ready_reg_n_0;
  wire [31:0]channels;
  wire [30:0]col_packets_loc_c_dout;
  wire col_packets_loc_c_empty_n;
  wire col_packets_loc_c_full_n;
  wire [31:0]cols;
  wire dilate_hls_CONTROL_BUS_s_axi_U_n_102;
  wire dilate_hls_CONTROL_BUS_s_axi_U_n_103;
  wire dilate_hls_CONTROL_BUS_s_axi_U_n_114;
  wire dilate_hls_CONTROL_BUS_s_axi_U_n_147;
  wire dilate_hls_CONTROL_BUS_s_axi_U_n_148;
  wire dilate_hls_CONTROL_BUS_s_axi_U_n_200;
  wire dilate_hls_CONTROL_BUS_s_axi_U_n_211;
  wire dilate_hls_CONTROL_BUS_s_axi_U_n_213;
  wire dilate_hls_CONTROL_BUS_s_axi_U_n_41;
  wire dilate_hls_CONTROL_BUS_s_axi_U_n_42;
  wire dilate_hls_CONTROL_BUS_s_axi_U_n_43;
  wire dilate_hls_CONTROL_BUS_s_axi_U_n_44;
  wire dilate_hls_CONTROL_BUS_s_axi_U_n_45;
  wire dilate_hls_CONTROL_BUS_s_axi_U_n_46;
  wire dilate_hls_CONTROL_BUS_s_axi_U_n_47;
  wire dilate_hls_CONTROL_BUS_s_axi_U_n_48;
  wire dilate_hls_CONTROL_BUS_s_axi_U_n_49;
  wire dilate_hls_CONTROL_BUS_s_axi_U_n_50;
  wire dilate_hls_CONTROL_BUS_s_axi_U_n_51;
  wire dilate_hls_CONTROL_BUS_s_axi_U_n_52;
  wire dilate_hls_CONTROL_BUS_s_axi_U_n_53;
  wire dilate_hls_CONTROL_BUS_s_axi_U_n_54;
  wire dilate_hls_CONTROL_BUS_s_axi_U_n_55;
  wire dilate_hls_CONTROL_BUS_s_axi_U_n_56;
  wire dilate_hls_CONTROL_BUS_s_axi_U_n_57;
  wire dilate_hls_CONTROL_BUS_s_axi_U_n_58;
  wire dilate_hls_CONTROL_BUS_s_axi_U_n_59;
  wire dilate_hls_CONTROL_BUS_s_axi_U_n_60;
  wire dilate_hls_CONTROL_BUS_s_axi_U_n_61;
  wire dilate_hls_CONTROL_BUS_s_axi_U_n_62;
  wire dilate_hls_CONTROL_BUS_s_axi_U_n_63;
  wire dilate_hls_CONTROL_BUS_s_axi_U_n_64;
  wire dilate_hls_CONTROL_BUS_s_axi_U_n_65;
  wire dilate_hls_CONTROL_BUS_s_axi_U_n_66;
  wire dilate_hls_CONTROL_BUS_s_axi_U_n_67;
  wire dilate_hls_CONTROL_BUS_s_axi_U_n_68;
  wire dilate_hls_CONTROL_BUS_s_axi_U_n_69;
  wire dilate_hls_CONTROL_BUS_s_axi_U_n_7;
  wire dilate_hls_CONTROL_BUS_s_axi_U_n_8;
  wire dilate_hls_CONTROL_BUS_s_axi_U_n_9;
  wire g_img_0_data_stream_s_U_n_0;
  wire [7:0]g_img_0_data_stream_s_dout;
  wire g_img_0_data_stream_s_empty_n;
  wire g_img_0_data_stream_s_full_n;
  wire g_img_1_data_stream_s_U_n_0;
  wire [7:0]g_img_1_data_stream_s_dout;
  wire g_img_1_data_stream_s_empty_n;
  wire g_img_1_data_stream_s_full_n;
  wire [31:0]in_stream_TDATA;
  wire in_stream_TREADY;
  wire in_stream_TVALID;
  wire internal_empty_n4_out;
  wire interrupt;
  wire [30:0]mode;
  wire [31:0]out_stream_TDATA;
  wire [0:0]out_stream_TLAST;
  wire out_stream_TREADY;
  wire [0:0]out_stream_TUSER;
  wire out_stream_TVALID;
  wire p_neg393_i_cast_loc_c_U_n_2;
  wire [1:0]p_neg393_i_cast_loc_c_dout;
  wire p_neg393_i_cast_loc_c_empty_n;
  wire p_neg393_i_cast_loc_c_full_n;
  wire p_neg393_i_loc_c757_U_n_4;
  wire [10:0]p_neg393_i_loc_c757_dout;
  wire p_neg393_i_loc_c757_empty_n;
  wire p_neg393_i_loc_c757_full_n;
  wire [10:0]p_neg393_i_loc_c_dout;
  wire p_neg393_i_loc_c_empty_n;
  wire p_neg393_i_loc_c_full_n;
  wire [31:0]packets_loc_channel_dout;
  wire packets_loc_channel_empty_n;
  wire [31:0]rows;
  wire rows_cast727_loc_c_U_n_2;
  wire [10:0]rows_cast727_loc_c_dout;
  wire rows_cast727_loc_c_empty_n;
  wire rows_cast727_loc_c_full_n;
  wire [5:0]s_axi_CONTROL_BUS_ARADDR;
  wire s_axi_CONTROL_BUS_ARREADY;
  wire s_axi_CONTROL_BUS_ARVALID;
  wire [5:0]s_axi_CONTROL_BUS_AWADDR;
  wire s_axi_CONTROL_BUS_AWREADY;
  wire s_axi_CONTROL_BUS_AWVALID;
  wire s_axi_CONTROL_BUS_BREADY;
  wire s_axi_CONTROL_BUS_BVALID;
  wire [31:0]s_axi_CONTROL_BUS_RDATA;
  wire s_axi_CONTROL_BUS_RREADY;
  wire s_axi_CONTROL_BUS_RVALID;
  wire [31:0]s_axi_CONTROL_BUS_WDATA;
  wire s_axi_CONTROL_BUS_WREADY;
  wire [3:0]s_axi_CONTROL_BUS_WSTRB;
  wire s_axi_CONTROL_BUS_WVALID;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_2;
  wire shiftReg_ce_3;
  wire shiftReg_ce_6;
  wire switch_loc_c_U_n_3;
  wire switch_loc_c_U_n_4;
  wire switch_loc_c_dout;
  wire switch_loc_c_empty_n;
  wire switch_loc_c_full_n;
  wire [10:1]t_V_1_reg_433_reg;
  wire [0:0]t_V_1_reg_433_reg__0;
  wire [10:0]tmp_15_loc_c_dout;
  wire tmp_15_loc_c_empty_n;
  wire tmp_15_loc_c_full_n;
  wire tmp_16_cast_loc_c_U_n_2;
  wire [1:0]tmp_16_cast_loc_c_dout;
  wire tmp_16_cast_loc_c_empty_n;
  wire tmp_16_cast_loc_c_full_n;
  wire [10:0]tmp_16_loc_c_dout;
  wire tmp_16_loc_c_empty_n;
  wire tmp_16_loc_c_full_n;
  wire tmp_loc_c_U_n_5;
  wire tmp_loc_c_U_n_7;
  wire [10:0]tmp_loc_c_dout;
  wire tmp_loc_c_empty_n;
  wire tmp_loc_c_full_n;

  assign s_axi_CONTROL_BUS_BRESP[1] = \<const0> ;
  assign s_axi_CONTROL_BUS_BRESP[0] = \<const0> ;
  assign s_axi_CONTROL_BUS_RRESP[1] = \<const0> ;
  assign s_axi_CONTROL_BUS_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_Mat_exit406734_dilate Block_Mat_exit406734_U0
       (.Block_Mat_exit406734_U0_ap_continue(Block_Mat_exit406734_U0_ap_continue),
        .Loop_loop_height_pro_U0_ap_start(Loop_loop_height_pro_U0_ap_start),
        .Q(cols),
        .\ap_CS_fsm_reg[0]_0 (Block_Mat_exit406734_U0_n_69),
        .\ap_CS_fsm_reg[11]_0 ({Block_Mat_exit406734_U0_ap_ready,ap_CS_fsm_state7}),
        .\ap_CS_fsm_reg[11]_1 (Block_Mat_exit406734_U0_n_70),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_Mat_exit406734_U0_ap_ready(ap_sync_reg_Block_Mat_exit406734_U0_ap_ready),
        .buff2_reg(Block_Mat_exit406734_U0_ap_return),
        .buff2_reg_0(channels),
        .buff2_reg_1(rows),
        .col_packets_loc_c_full_n(col_packets_loc_c_full_n),
        .in({Block_Mat_exit406734_U0_n_0,Block_Mat_exit406734_U0_col_packets_out_out_din}),
        .int_ap_idle_reg(Loop_1_proc_U0_n_2),
        .int_ap_idle_reg_0(Loop_3_proc_U0_n_4),
        .int_ap_idle_reg_1(Loop_loop_height_pro_U0_n_4),
        .packets_loc_channel_empty_n(packets_loc_channel_empty_n),
        .sel(ap_NS_fsm),
        .shiftReg_ce(shiftReg_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_arrayctor_loop Block_arrayctor_loop_U0
       (.Block_arrayctor_loop_U0_switch_out_out_din(Block_arrayctor_loop_U0_switch_out_out_din),
        .D(ap_NS_fsm_5),
        .Loop_loop_height_pro_U0_ap_start(Loop_loop_height_pro_U0_ap_start),
        .Q(mode),
        .S({dilate_hls_CONTROL_BUS_s_axi_U_n_65,dilate_hls_CONTROL_BUS_s_axi_U_n_66,dilate_hls_CONTROL_BUS_s_axi_U_n_67,dilate_hls_CONTROL_BUS_s_axi_U_n_68}),
        .\SRL_SIG_reg[2][0]_srl3_i_10_0 ({dilate_hls_CONTROL_BUS_s_axi_U_n_57,dilate_hls_CONTROL_BUS_s_axi_U_n_58,dilate_hls_CONTROL_BUS_s_axi_U_n_59,dilate_hls_CONTROL_BUS_s_axi_U_n_60}),
        .\SRL_SIG_reg[2][0]_srl3_i_11_0 ({dilate_hls_CONTROL_BUS_s_axi_U_n_7,dilate_hls_CONTROL_BUS_s_axi_U_n_8,dilate_hls_CONTROL_BUS_s_axi_U_n_9}),
        .\SRL_SIG_reg[2][0]_srl3_i_12_0 ({dilate_hls_CONTROL_BUS_s_axi_U_n_45,dilate_hls_CONTROL_BUS_s_axi_U_n_46,dilate_hls_CONTROL_BUS_s_axi_U_n_47,dilate_hls_CONTROL_BUS_s_axi_U_n_48}),
        .\SRL_SIG_reg[2][0]_srl3_i_13_0 ({dilate_hls_CONTROL_BUS_s_axi_U_n_49,dilate_hls_CONTROL_BUS_s_axi_U_n_50,dilate_hls_CONTROL_BUS_s_axi_U_n_51,dilate_hls_CONTROL_BUS_s_axi_U_n_52}),
        .\SRL_SIG_reg[2][0]_srl3_i_13_1 ({dilate_hls_CONTROL_BUS_s_axi_U_n_41,dilate_hls_CONTROL_BUS_s_axi_U_n_42,dilate_hls_CONTROL_BUS_s_axi_U_n_43,dilate_hls_CONTROL_BUS_s_axi_U_n_44}),
        .\SRL_SIG_reg[2][0]_srl3_i_6_0 ({dilate_hls_CONTROL_BUS_s_axi_U_n_61,dilate_hls_CONTROL_BUS_s_axi_U_n_62,dilate_hls_CONTROL_BUS_s_axi_U_n_63,dilate_hls_CONTROL_BUS_s_axi_U_n_64}),
        .\SRL_SIG_reg[2][0]_srl3_i_7_0 ({dilate_hls_CONTROL_BUS_s_axi_U_n_53,dilate_hls_CONTROL_BUS_s_axi_U_n_54,dilate_hls_CONTROL_BUS_s_axi_U_n_55,dilate_hls_CONTROL_BUS_s_axi_U_n_56}),
        .\ap_CS_fsm_reg[1]_0 ({ap_CS_fsm_state2,Block_arrayctor_loop_U0_n_1}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_Block_arrayctor_loop_U0_ap_ready(ap_sync_reg_Block_arrayctor_loop_U0_ap_ready),
        .shiftReg_ce(shiftReg_ce_6));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_1_proc_dilate Loop_1_proc_U0
       (.D(Loop_1_proc_U0_g_img_0_data_stream_0_V_din),
        .Loop_loop_height_pro_U0_ap_start(Loop_loop_height_pro_U0_ap_start),
        .Q({Loop_1_proc_U0_ap_ready,Loop_1_proc_U0_n_2}),
        .\ap_CS_fsm_reg[5]_0 (Loop_1_proc_U0_n_12),
        .\ap_CS_fsm_reg[5]_1 (Loop_1_proc_U0_n_13),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Loop_1_proc_U0_ap_ready_reg(ap_sync_reg_Loop_1_proc_U0_ap_ready_reg_n_0),
        .g_img_0_data_stream_s_full_n(g_img_0_data_stream_s_full_n),
        .in_stream_TDATA(in_stream_TDATA),
        .in_stream_TVALID(in_stream_TVALID),
        .\in_stream_data_V_0_state_reg[1]_0 (in_stream_TREADY),
        .out(packets_loc_channel_dout),
        .packets_loc_channel_empty_n(packets_loc_channel_empty_n),
        .shiftReg_ce(shiftReg_ce_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_3_proc_dilate Loop_3_proc_U0
       (.D(g_img_1_data_stream_s_dout),
        .Loop_loop_height_pro_U0_ap_start(Loop_loop_height_pro_U0_ap_start),
        .Q(rows[10:0]),
        .\ap_CS_fsm_reg[0]_0 (ap_NS_fsm_1),
        .\ap_CS_fsm_reg[0]_1 (Loop_3_proc_U0_n_4),
        .\ap_CS_fsm_reg[10]_0 (Loop_3_proc_U0_n_3),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg_0(Loop_3_proc_U0_n_5),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .col_packets_loc_c_empty_n(col_packets_loc_c_empty_n),
        .g_img_1_data_stream_s_empty_n(g_img_1_data_stream_s_empty_n),
        .\mOutPtr_reg[0] (Loop_3_proc_U0_n_1),
        .\mOutPtr_reg[0]_0 (g_img_1_data_stream_s_U_n_0),
        .out(col_packets_loc_c_dout),
        .out_stream_TDATA(out_stream_TDATA),
        .out_stream_TLAST(out_stream_TLAST),
        .out_stream_TREADY(out_stream_TREADY),
        .out_stream_TUSER(out_stream_TUSER),
        .\out_stream_last_V_1_state_reg[0]_0 (out_stream_TVALID),
        .p_neg393_i_loc_c757_empty_n(p_neg393_i_loc_c757_empty_n),
        .\p_neg393_i_loc_read_reg_341_reg[10]_0 (p_neg393_i_loc_c757_dout),
        .shiftReg_ce(shiftReg_ce_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_pro_dilate Loop_loop_height_pro_U0
       (.D(g_img_0_data_stream_s_dout),
        .DI(dilate_hls_CONTROL_BUS_s_axi_U_n_103),
        .Loop_loop_height_pro_U0_ap_start(Loop_loop_height_pro_U0_ap_start),
        .Loop_loop_height_pro_U0_g_img_0_data_stream_0_V_read(Loop_loop_height_pro_U0_g_img_0_data_stream_0_V_read),
        .Q(Loop_loop_height_pro_U0_n_4),
        .S(dilate_hls_CONTROL_BUS_s_axi_U_n_102),
        .\SRL_SIG_reg[0]_3 (\SRL_SIG_reg[0]_4 ),
        .\ap_CS_fsm_reg[0]_0 (tmp_16_cast_loc_c_U_n_2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(Loop_loop_height_pro_U0_n_3),
        .ap_rst_n_inv(ap_rst_n_inv),
        .g_img_0_data_stream_s_empty_n(g_img_0_data_stream_s_empty_n),
        .g_img_1_data_stream_s_full_n(g_img_1_data_stream_s_full_n),
        .\mOutPtr_reg[0] (Loop_loop_height_pro_U0_n_1),
        .\mOutPtr_reg[0]_0 (g_img_0_data_stream_s_U_n_0),
        .\or_cond_i_i_i_i_reg_1363_reg[0]_0 (dilate_hls_CONTROL_BUS_s_axi_U_n_69),
        .out(tmp_loc_c_dout),
        .\p_neg393_i_cast_loc_r_reg_1215_reg[0]_0 (p_neg393_i_loc_c757_U_n_4),
        .\p_neg393_i_cast_loc_r_reg_1215_reg[1]_0 (p_neg393_i_cast_loc_c_dout),
        .rows_cast727_loc_c_empty_n(rows_cast727_loc_c_empty_n),
        .\rows_cast727_loc_rea_reg_1209_reg[10]_0 (rows_cast727_loc_c_dout),
        .shiftReg_ce(shiftReg_ce_3),
        .shiftReg_ce_0(shiftReg_ce_2),
        .shiftReg_ce_1(shiftReg_ce_0),
        .shiftReg_ce_2(shiftReg_ce_6),
        .switch_loc_c_dout(switch_loc_c_dout),
        .\t_V_1_reg_433_reg[10]_0 ({t_V_1_reg_433_reg[10],t_V_1_reg_433_reg[1],t_V_1_reg_433_reg__0}),
        .\t_V_1_reg_433_reg[6]_0 (Loop_loop_height_pro_U0_n_11),
        .\t_V_1_reg_433_reg[8]_0 (Loop_loop_height_pro_U0_n_10),
        .\t_V_1_reg_433_reg[9]_0 (Loop_loop_height_pro_U0_n_9),
        .\t_V_reg_421_reg[10]_0 ({Loop_loop_height_pro_U0_n_12,Loop_loop_height_pro_U0_n_13,Loop_loop_height_pro_U0_n_14}),
        .\t_V_reg_421_reg[7]_0 (Loop_loop_height_pro_U0_n_16),
        .\t_V_reg_421_reg[8]_0 (Loop_loop_height_pro_U0_n_15),
        .\tmp_104_1_i_i_reg_1295_reg[0]_0 (dilate_hls_CONTROL_BUS_s_axi_U_n_114),
        .\tmp_104_1_i_i_reg_1295_reg[0]_1 (dilate_hls_CONTROL_BUS_s_axi_U_n_213),
        .\tmp_104_1_i_i_reg_1295_reg[0]_2 (dilate_hls_CONTROL_BUS_s_axi_U_n_148),
        .\tmp_104_2_i_i_reg_1306_reg[0]_0 (dilate_hls_CONTROL_BUS_s_axi_U_n_147),
        .\tmp_104_2_i_i_reg_1306_reg[0]_1 (rows[11:0]),
        .\tmp_15_loc_read_reg_1199_reg[10]_0 (tmp_15_loc_c_dout),
        .tmp_16_cast_loc_c_empty_n(tmp_16_cast_loc_c_empty_n),
        .tmp_16_loc_c_empty_n(tmp_16_loc_c_empty_n),
        .\tmp_16_loc_read_reg_1225_reg[10]_0 (tmp_16_loc_c_dout),
        .tmp_28_i_i_fu_776_p2_carry__0_0(cols[11:0]),
        .\tmp_7_reg_1491_reg[7]_0 (Loop_loop_height_pro_U0_g_img_1_data_stream_0_V_din),
        .\tmp_reg_1220_reg[1]_0 (tmp_16_cast_loc_c_dout));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_Mat_exit406734_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Block_Mat_exit406734_U0_n_70),
        .Q(ap_sync_reg_Block_Mat_exit406734_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_arrayctor_loop_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_loc_c_U_n_7),
        .Q(ap_sync_reg_Block_arrayctor_loop_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Loop_1_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Loop_1_proc_U0_n_13),
        .Q(ap_sync_reg_Loop_1_proc_U0_ap_ready_reg_n_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w31_d3_A col_packets_loc_c_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .col_packets_loc_c_empty_n(col_packets_loc_c_empty_n),
        .col_packets_loc_c_full_n(col_packets_loc_c_full_n),
        .in({Block_Mat_exit406734_U0_n_0,Block_Mat_exit406734_U0_col_packets_out_out_din}),
        .\mOutPtr_reg[2]_0 (ap_CS_fsm_state7),
        .\mOutPtr_reg[2]_1 (ap_NS_fsm_1),
        .out(col_packets_loc_c_dout),
        .sel(ap_NS_fsm));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilate_hls_CONTROL_BUS_s_axi dilate_hls_CONTROL_BUS_s_axi_U
       (.AXI_LITE_clk(AXI_LITE_clk),
        .DI(dilate_hls_CONTROL_BUS_s_axi_U_n_103),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_CONTROL_BUS_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_CONTROL_BUS_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_CONTROL_BUS_WREADY),
        .Loop_loop_height_pro_U0_ap_start(Loop_loop_height_pro_U0_ap_start),
        .Q(mode),
        .S({dilate_hls_CONTROL_BUS_s_axi_U_n_65,dilate_hls_CONTROL_BUS_s_axi_U_n_66,dilate_hls_CONTROL_BUS_s_axi_U_n_67,dilate_hls_CONTROL_BUS_s_axi_U_n_68}),
        .ap_clk(ap_clk),
        .ap_rst_n_AXI_LITE_clk(ap_rst_n_AXI_LITE_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_arrayctor_loop_U0_ap_ready(ap_sync_reg_Block_arrayctor_loop_U0_ap_ready),
        .in(Block_arrayctor_loop_U0_tmp_out_out_din),
        .int_ap_idle_reg_0(Block_arrayctor_loop_U0_n_1),
        .int_ap_idle_reg_1(Block_Mat_exit406734_U0_n_69),
        .\int_channels_reg[31]_0 (channels),
        .\int_cols_reg[10]_0 ({Block_arrayctor_loop_U0_tmp_16_cast_out_out_din[10:2],dilate_hls_CONTROL_BUS_s_axi_U_n_200,Block_arrayctor_loop_U0_tmp_16_cast_out_out_din[0]}),
        .\int_cols_reg[11]_0 (dilate_hls_CONTROL_BUS_s_axi_U_n_102),
        .\int_cols_reg[31]_0 (cols),
        .\int_cols_reg[9]_0 (dilate_hls_CONTROL_BUS_s_axi_U_n_69),
        .\int_isr_reg[0]_0 (Loop_3_proc_U0_n_3),
        .\int_mode_reg[12]_0 ({dilate_hls_CONTROL_BUS_s_axi_U_n_57,dilate_hls_CONTROL_BUS_s_axi_U_n_58,dilate_hls_CONTROL_BUS_s_axi_U_n_59,dilate_hls_CONTROL_BUS_s_axi_U_n_60}),
        .\int_mode_reg[16]_0 ({dilate_hls_CONTROL_BUS_s_axi_U_n_53,dilate_hls_CONTROL_BUS_s_axi_U_n_54,dilate_hls_CONTROL_BUS_s_axi_U_n_55,dilate_hls_CONTROL_BUS_s_axi_U_n_56}),
        .\int_mode_reg[20]_0 ({dilate_hls_CONTROL_BUS_s_axi_U_n_49,dilate_hls_CONTROL_BUS_s_axi_U_n_50,dilate_hls_CONTROL_BUS_s_axi_U_n_51,dilate_hls_CONTROL_BUS_s_axi_U_n_52}),
        .\int_mode_reg[24]_0 ({dilate_hls_CONTROL_BUS_s_axi_U_n_45,dilate_hls_CONTROL_BUS_s_axi_U_n_46,dilate_hls_CONTROL_BUS_s_axi_U_n_47,dilate_hls_CONTROL_BUS_s_axi_U_n_48}),
        .\int_mode_reg[28]_0 ({dilate_hls_CONTROL_BUS_s_axi_U_n_41,dilate_hls_CONTROL_BUS_s_axi_U_n_42,dilate_hls_CONTROL_BUS_s_axi_U_n_43,dilate_hls_CONTROL_BUS_s_axi_U_n_44}),
        .\int_mode_reg[31]_0 ({dilate_hls_CONTROL_BUS_s_axi_U_n_7,dilate_hls_CONTROL_BUS_s_axi_U_n_8,dilate_hls_CONTROL_BUS_s_axi_U_n_9}),
        .\int_mode_reg[8]_0 ({dilate_hls_CONTROL_BUS_s_axi_U_n_61,dilate_hls_CONTROL_BUS_s_axi_U_n_62,dilate_hls_CONTROL_BUS_s_axi_U_n_63,dilate_hls_CONTROL_BUS_s_axi_U_n_64}),
        .\int_rows_reg[10]_0 (Block_arrayctor_loop_U0_tmp_15_out_out_din),
        .\int_rows_reg[10]_1 ({Block_arrayctor_loop_U0_p_neg393_i_cast_out_out_din[10:2],dilate_hls_CONTROL_BUS_s_axi_U_n_211,Block_arrayctor_loop_U0_p_neg393_i_cast_out_out_din[0]}),
        .\int_rows_reg[11]_0 (dilate_hls_CONTROL_BUS_s_axi_U_n_147),
        .\int_rows_reg[11]_1 (dilate_hls_CONTROL_BUS_s_axi_U_n_148),
        .\int_rows_reg[11]_2 (dilate_hls_CONTROL_BUS_s_axi_U_n_213),
        .\int_rows_reg[1]_0 (dilate_hls_CONTROL_BUS_s_axi_U_n_114),
        .\int_rows_reg[31]_0 (rows),
        .interrupt(interrupt),
        .s_axi_CONTROL_BUS_ARADDR(s_axi_CONTROL_BUS_ARADDR),
        .s_axi_CONTROL_BUS_ARVALID(s_axi_CONTROL_BUS_ARVALID),
        .s_axi_CONTROL_BUS_AWADDR(s_axi_CONTROL_BUS_AWADDR),
        .s_axi_CONTROL_BUS_AWVALID(s_axi_CONTROL_BUS_AWVALID),
        .s_axi_CONTROL_BUS_BREADY(s_axi_CONTROL_BUS_BREADY),
        .s_axi_CONTROL_BUS_BVALID(s_axi_CONTROL_BUS_BVALID),
        .s_axi_CONTROL_BUS_RDATA(s_axi_CONTROL_BUS_RDATA),
        .s_axi_CONTROL_BUS_RREADY(s_axi_CONTROL_BUS_RREADY),
        .s_axi_CONTROL_BUS_RVALID(s_axi_CONTROL_BUS_RVALID),
        .s_axi_CONTROL_BUS_WDATA(s_axi_CONTROL_BUS_WDATA),
        .s_axi_CONTROL_BUS_WSTRB(s_axi_CONTROL_BUS_WSTRB),
        .s_axi_CONTROL_BUS_WVALID(s_axi_CONTROL_BUS_WVALID),
        .\tmp_104_1_i_i_reg_1295_reg[0] (Loop_loop_height_pro_U0_n_16),
        .\tmp_104_2_i_i_reg_1306_reg[0] ({Loop_loop_height_pro_U0_n_12,Loop_loop_height_pro_U0_n_13,Loop_loop_height_pro_U0_n_14}),
        .\tmp_104_2_i_i_reg_1306_reg[0]_0 (Loop_loop_height_pro_U0_n_15),
        .tmp_28_i_i_fu_776_p2_carry__0(Loop_loop_height_pro_U0_n_9),
        .tmp_28_i_i_fu_776_p2_carry__0_0(Loop_loop_height_pro_U0_n_10),
        .tmp_28_i_i_fu_776_p2_carry__0_1({t_V_1_reg_433_reg[10],t_V_1_reg_433_reg[1],t_V_1_reg_433_reg__0}),
        .tmp_28_i_i_fu_776_p2_carry__0_2(Loop_loop_height_pro_U0_n_11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A g_img_0_data_stream_s_U
       (.D(g_img_0_data_stream_s_dout),
        .Loop_loop_height_pro_U0_g_img_0_data_stream_0_V_read(Loop_loop_height_pro_U0_g_img_0_data_stream_0_V_read),
        .\SRL_SIG_reg[0][7] (Loop_1_proc_U0_g_img_0_data_stream_0_V_din),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .g_img_0_data_stream_s_empty_n(g_img_0_data_stream_s_empty_n),
        .g_img_0_data_stream_s_full_n(g_img_0_data_stream_s_full_n),
        .\mOutPtr_reg[0]_0 (g_img_0_data_stream_s_U_n_0),
        .\mOutPtr_reg[0]_1 (Loop_loop_height_pro_U0_n_1),
        .shiftReg_ce(shiftReg_ce_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_0 g_img_1_data_stream_s_U
       (.D(g_img_1_data_stream_s_dout),
        .\SRL_SIG_reg[0][7] (Loop_loop_height_pro_U0_g_img_1_data_stream_0_V_din),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .g_img_1_data_stream_s_empty_n(g_img_1_data_stream_s_empty_n),
        .g_img_1_data_stream_s_full_n(g_img_1_data_stream_s_full_n),
        .\mOutPtr_reg[0]_0 (g_img_1_data_stream_s_U_n_0),
        .\mOutPtr_reg[0]_1 (Loop_3_proc_U0_n_1),
        .\mOutPtr_reg[1]_0 (Loop_3_proc_U0_n_5),
        .shiftReg_ce(shiftReg_ce_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A p_neg393_i_cast_loc_c_U
       (.E(tmp_loc_c_U_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in({dilate_hls_CONTROL_BUS_s_axi_U_n_211,Block_arrayctor_loop_U0_p_neg393_i_cast_out_out_din[0]}),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_full_n_reg_0(p_neg393_i_cast_loc_c_U_n_2),
        .internal_full_n_reg_1(Loop_loop_height_pro_U0_n_3),
        .\mOutPtr[2]_i_3 (ap_CS_fsm_state2),
        .\mOutPtr_reg[2]_0 (switch_loc_c_U_n_4),
        .out(p_neg393_i_cast_loc_c_dout),
        .p_neg393_i_cast_loc_c_empty_n(p_neg393_i_cast_loc_c_empty_n),
        .p_neg393_i_cast_loc_c_full_n(p_neg393_i_cast_loc_c_full_n),
        .p_neg393_i_loc_c_full_n(p_neg393_i_loc_c_full_n),
        .rows_cast727_loc_c_full_n(rows_cast727_loc_c_full_n),
        .shiftReg_ce(shiftReg_ce_3),
        .shiftReg_ce_0(shiftReg_ce_6),
        .switch_loc_c_full_n(switch_loc_c_full_n),
        .tmp_15_loc_c_full_n(tmp_15_loc_c_full_n),
        .tmp_16_cast_loc_c_full_n(tmp_16_cast_loc_c_full_n),
        .tmp_16_loc_c_full_n(tmp_16_loc_c_full_n),
        .tmp_loc_c_full_n(tmp_loc_c_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d1_A p_neg393_i_loc_c757_U
       (.D(\SRL_SIG_reg[0]_4 ),
        .Loop_loop_height_pro_U0_ap_start(Loop_loop_height_pro_U0_ap_start),
        .\SRL_SIG_reg[0][10] (p_neg393_i_loc_c757_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .col_packets_loc_c_empty_n(col_packets_loc_c_empty_n),
        .internal_full_n_reg_0(p_neg393_i_loc_c757_U_n_4),
        .\mOutPtr_reg[0]_0 (Loop_3_proc_U0_n_4),
        .\mOutPtr_reg[1]_0 (ap_NS_fsm_1),
        .out(p_neg393_i_loc_c_dout),
        .p_neg393_i_cast_loc_c_empty_n(p_neg393_i_cast_loc_c_empty_n),
        .p_neg393_i_loc_c757_empty_n(p_neg393_i_loc_c757_empty_n),
        .p_neg393_i_loc_c757_full_n(p_neg393_i_loc_c757_full_n),
        .p_neg393_i_loc_c_empty_n(p_neg393_i_loc_c_empty_n),
        .shiftReg_ce(shiftReg_ce_3),
        .switch_loc_c_empty_n(switch_loc_c_empty_n),
        .tmp_15_loc_c_empty_n(tmp_15_loc_c_empty_n),
        .tmp_loc_c_empty_n(tmp_loc_c_empty_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_1 p_neg393_i_loc_c_U
       (.E(tmp_loc_c_U_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in({Block_arrayctor_loop_U0_p_neg393_i_cast_out_out_din[10:2],dilate_hls_CONTROL_BUS_s_axi_U_n_211,Block_arrayctor_loop_U0_p_neg393_i_cast_out_out_din[0]}),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_full_n_reg_0(Loop_loop_height_pro_U0_n_3),
        .\mOutPtr_reg[2]_0 (switch_loc_c_U_n_4),
        .out(p_neg393_i_loc_c_dout),
        .p_neg393_i_loc_c_empty_n(p_neg393_i_loc_c_empty_n),
        .p_neg393_i_loc_c_full_n(p_neg393_i_loc_c_full_n),
        .shiftReg_ce(shiftReg_ce_3),
        .shiftReg_ce_0(shiftReg_ce_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A packets_loc_channel_U
       (.Block_Mat_exit406734_U0_ap_continue(Block_Mat_exit406734_U0_ap_continue),
        .Q(Loop_1_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(Block_Mat_exit406734_U0_ap_return),
        .internal_full_n_reg_0(Loop_1_proc_U0_n_12),
        .\mOutPtr_reg[0]_0 (Block_Mat_exit406734_U0_ap_ready),
        .out(packets_loc_channel_dout),
        .packets_loc_channel_empty_n(packets_loc_channel_empty_n),
        .shiftReg_ce(shiftReg_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_2 rows_cast727_loc_c_U
       (.E(tmp_loc_c_U_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_empty_n_reg_0(rows_cast727_loc_c_U_n_2),
        .internal_full_n_reg_0(Loop_loop_height_pro_U0_n_3),
        .\mOutPtr_reg[2]_0 (switch_loc_c_U_n_4),
        .out(rows_cast727_loc_c_dout),
        .p_neg393_i_loc_c_empty_n(p_neg393_i_loc_c_empty_n),
        .rows_cast727_loc_c_empty_n(rows_cast727_loc_c_empty_n),
        .rows_cast727_loc_c_full_n(rows_cast727_loc_c_full_n),
        .\rows_cast727_loc_rea_reg_1209_reg[10] (rows[10:0]),
        .shiftReg_ce(shiftReg_ce_3),
        .shiftReg_ce_0(shiftReg_ce_6),
        .tmp_15_loc_c_empty_n(tmp_15_loc_c_empty_n),
        .tmp_loc_c_empty_n(tmp_loc_c_empty_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w1_d2_A switch_loc_c_U
       (.Block_arrayctor_loop_U0_switch_out_out_din(Block_arrayctor_loop_U0_switch_out_out_din),
        .E(tmp_loc_c_U_n_5),
        .Loop_loop_height_pro_U0_ap_start(Loop_loop_height_pro_U0_ap_start),
        .Q(Loop_loop_height_pro_U0_n_4),
        .\SRL_SIG_reg[2][0]_srl3_i_1 (ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_full_n_reg_0(switch_loc_c_U_n_3),
        .internal_full_n_reg_1(switch_loc_c_U_n_4),
        .internal_full_n_reg_2(Loop_loop_height_pro_U0_n_3),
        .\mOutPtr[2]_i_3_0 (rows_cast727_loc_c_U_n_2),
        .\mOutPtr_reg[2]_0 (p_neg393_i_cast_loc_c_U_n_2),
        .p_neg393_i_cast_loc_c_empty_n(p_neg393_i_cast_loc_c_empty_n),
        .p_neg393_i_loc_c757_full_n(p_neg393_i_loc_c757_full_n),
        .p_neg393_i_loc_c_full_n(p_neg393_i_loc_c_full_n),
        .rows_cast727_loc_c_full_n(rows_cast727_loc_c_full_n),
        .shiftReg_ce(shiftReg_ce_6),
        .shiftReg_ce_0(shiftReg_ce_3),
        .switch_loc_c_dout(switch_loc_c_dout),
        .switch_loc_c_empty_n(switch_loc_c_empty_n),
        .switch_loc_c_full_n(switch_loc_c_full_n),
        .tmp_15_loc_c_full_n(tmp_15_loc_c_full_n),
        .tmp_16_cast_loc_c_empty_n(tmp_16_cast_loc_c_empty_n),
        .tmp_16_loc_c_empty_n(tmp_16_loc_c_empty_n),
        .tmp_16_loc_c_full_n(tmp_16_loc_c_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_3 tmp_15_loc_c_U
       (.E(tmp_loc_c_U_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(Block_arrayctor_loop_U0_tmp_15_out_out_din),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_full_n_reg_0(Loop_loop_height_pro_U0_n_3),
        .\mOutPtr_reg[2]_0 (switch_loc_c_U_n_4),
        .out(tmp_15_loc_c_dout),
        .shiftReg_ce(shiftReg_ce_3),
        .shiftReg_ce_0(shiftReg_ce_6),
        .tmp_15_loc_c_empty_n(tmp_15_loc_c_empty_n),
        .tmp_15_loc_c_full_n(tmp_15_loc_c_full_n),
        .\tmp_15_loc_read_reg_1199_reg[0] (rows[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_4 tmp_16_cast_loc_c_U
       (.E(tmp_loc_c_U_n_5),
        .Loop_loop_height_pro_U0_ap_start(Loop_loop_height_pro_U0_ap_start),
        .\ap_CS_fsm_reg[0] (p_neg393_i_loc_c757_U_n_4),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in({dilate_hls_CONTROL_BUS_s_axi_U_n_200,Block_arrayctor_loop_U0_tmp_16_cast_out_out_din[0]}),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_empty_n_reg_0(tmp_16_cast_loc_c_U_n_2),
        .internal_full_n_reg_0(Loop_loop_height_pro_U0_n_3),
        .\mOutPtr_reg[2]_0 (switch_loc_c_U_n_4),
        .out(tmp_16_cast_loc_c_dout),
        .rows_cast727_loc_c_empty_n(rows_cast727_loc_c_empty_n),
        .shiftReg_ce(shiftReg_ce_3),
        .shiftReg_ce_0(shiftReg_ce_6),
        .tmp_16_cast_loc_c_empty_n(tmp_16_cast_loc_c_empty_n),
        .tmp_16_cast_loc_c_full_n(tmp_16_cast_loc_c_full_n),
        .tmp_16_loc_c_empty_n(tmp_16_loc_c_empty_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_5 tmp_16_loc_c_U
       (.E(tmp_loc_c_U_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in({Block_arrayctor_loop_U0_tmp_16_cast_out_out_din[10:2],dilate_hls_CONTROL_BUS_s_axi_U_n_200,Block_arrayctor_loop_U0_tmp_16_cast_out_out_din[0]}),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_full_n_reg_0(Loop_loop_height_pro_U0_n_3),
        .\mOutPtr_reg[2]_0 (switch_loc_c_U_n_4),
        .out(tmp_16_loc_c_dout),
        .shiftReg_ce(shiftReg_ce_3),
        .shiftReg_ce_0(shiftReg_ce_6),
        .tmp_16_loc_c_empty_n(tmp_16_loc_c_empty_n),
        .tmp_16_loc_c_full_n(tmp_16_loc_c_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_6 tmp_loc_c_U
       (.D(ap_NS_fsm_5),
        .E(tmp_loc_c_U_n_5),
        .Loop_loop_height_pro_U0_ap_start(Loop_loop_height_pro_U0_ap_start),
        .Q(Loop_1_proc_U0_ap_ready),
        .\ap_CS_fsm_reg[1] (Block_arrayctor_loop_U0_n_1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_Mat_exit406734_U0_ap_ready(ap_sync_reg_Block_Mat_exit406734_U0_ap_ready),
        .ap_sync_reg_Block_arrayctor_loop_U0_ap_ready(ap_sync_reg_Block_arrayctor_loop_U0_ap_ready),
        .ap_sync_reg_Block_arrayctor_loop_U0_ap_ready_reg(tmp_loc_c_U_n_7),
        .in({Block_arrayctor_loop_U0_tmp_out_out_din,cols[0]}),
        .int_ap_ready_reg(ap_sync_reg_Loop_1_proc_U0_ap_ready_reg_n_0),
        .int_ap_ready_reg_0(Block_Mat_exit406734_U0_ap_ready),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_full_n_reg_0(Loop_loop_height_pro_U0_n_3),
        .\mOutPtr_reg[2]_0 (switch_loc_c_U_n_4),
        .out(tmp_loc_c_dout),
        .p_neg393_i_cast_loc_c_full_n(p_neg393_i_cast_loc_c_full_n),
        .shiftReg_ce(shiftReg_ce_6),
        .shiftReg_ce_0(shiftReg_ce_3),
        .tmp_16_cast_loc_c_full_n(tmp_16_cast_loc_c_full_n),
        .tmp_loc_c_empty_n(tmp_loc_c_empty_n),
        .tmp_loc_c_full_n(tmp_loc_c_full_n),
        .\tmp_loc_read_reg_1204_reg[0] (switch_loc_c_U_n_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilate_hls_CONTROL_BUS_s_axi
   (\FSM_onehot_rstate_reg[1]_0 ,
    s_axi_CONTROL_BUS_RVALID,
    \FSM_onehot_wstate_reg[1]_0 ,
    \FSM_onehot_wstate_reg[2]_0 ,
    s_axi_CONTROL_BUS_BVALID,
    Loop_loop_height_pro_U0_ap_start,
    interrupt,
    \int_mode_reg[31]_0 ,
    Q,
    \int_mode_reg[28]_0 ,
    \int_mode_reg[24]_0 ,
    \int_mode_reg[20]_0 ,
    \int_mode_reg[16]_0 ,
    \int_mode_reg[12]_0 ,
    \int_mode_reg[8]_0 ,
    S,
    \int_cols_reg[9]_0 ,
    \int_cols_reg[31]_0 ,
    \int_cols_reg[11]_0 ,
    DI,
    in,
    \int_rows_reg[1]_0 ,
    \int_rows_reg[31]_0 ,
    \int_rows_reg[11]_0 ,
    \int_rows_reg[11]_1 ,
    \int_rows_reg[10]_0 ,
    \int_channels_reg[31]_0 ,
    \int_cols_reg[10]_0 ,
    \int_rows_reg[10]_1 ,
    \int_rows_reg[11]_2 ,
    s_axi_CONTROL_BUS_RDATA,
    ap_clk,
    ap_rst_n_inv,
    ap_sync_ready,
    s_axi_CONTROL_BUS_ARADDR,
    s_axi_CONTROL_BUS_ARVALID,
    s_axi_CONTROL_BUS_RREADY,
    s_axi_CONTROL_BUS_AWVALID,
    s_axi_CONTROL_BUS_WVALID,
    s_axi_CONTROL_BUS_BREADY,
    s_axi_CONTROL_BUS_WDATA,
    s_axi_CONTROL_BUS_WSTRB,
    tmp_28_i_i_fu_776_p2_carry__0,
    tmp_28_i_i_fu_776_p2_carry__0_0,
    tmp_28_i_i_fu_776_p2_carry__0_1,
    tmp_28_i_i_fu_776_p2_carry__0_2,
    \tmp_104_2_i_i_reg_1306_reg[0] ,
    \tmp_104_2_i_i_reg_1306_reg[0]_0 ,
    \tmp_104_1_i_i_reg_1295_reg[0] ,
    ap_sync_reg_Block_arrayctor_loop_U0_ap_ready,
    int_ap_idle_reg_0,
    int_ap_idle_reg_1,
    \int_isr_reg[0]_0 ,
    ap_rst_n_AXI_LITE_clk,
    AXI_LITE_clk,
    s_axi_CONTROL_BUS_AWADDR);
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_CONTROL_BUS_RVALID;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output s_axi_CONTROL_BUS_BVALID;
  output Loop_loop_height_pro_U0_ap_start;
  output interrupt;
  output [2:0]\int_mode_reg[31]_0 ;
  output [30:0]Q;
  output [3:0]\int_mode_reg[28]_0 ;
  output [3:0]\int_mode_reg[24]_0 ;
  output [3:0]\int_mode_reg[20]_0 ;
  output [3:0]\int_mode_reg[16]_0 ;
  output [3:0]\int_mode_reg[12]_0 ;
  output [3:0]\int_mode_reg[8]_0 ;
  output [3:0]S;
  output [0:0]\int_cols_reg[9]_0 ;
  output [31:0]\int_cols_reg[31]_0 ;
  output [0:0]\int_cols_reg[11]_0 ;
  output [0:0]DI;
  output [9:0]in;
  output [0:0]\int_rows_reg[1]_0 ;
  output [31:0]\int_rows_reg[31]_0 ;
  output [0:0]\int_rows_reg[11]_0 ;
  output [0:0]\int_rows_reg[11]_1 ;
  output [9:0]\int_rows_reg[10]_0 ;
  output [31:0]\int_channels_reg[31]_0 ;
  output [10:0]\int_cols_reg[10]_0 ;
  output [10:0]\int_rows_reg[10]_1 ;
  output [0:0]\int_rows_reg[11]_2 ;
  output [31:0]s_axi_CONTROL_BUS_RDATA;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_sync_ready;
  input [5:0]s_axi_CONTROL_BUS_ARADDR;
  input s_axi_CONTROL_BUS_ARVALID;
  input s_axi_CONTROL_BUS_RREADY;
  input s_axi_CONTROL_BUS_AWVALID;
  input s_axi_CONTROL_BUS_WVALID;
  input s_axi_CONTROL_BUS_BREADY;
  input [31:0]s_axi_CONTROL_BUS_WDATA;
  input [3:0]s_axi_CONTROL_BUS_WSTRB;
  input tmp_28_i_i_fu_776_p2_carry__0;
  input tmp_28_i_i_fu_776_p2_carry__0_0;
  input [2:0]tmp_28_i_i_fu_776_p2_carry__0_1;
  input tmp_28_i_i_fu_776_p2_carry__0_2;
  input [2:0]\tmp_104_2_i_i_reg_1306_reg[0] ;
  input \tmp_104_2_i_i_reg_1306_reg[0]_0 ;
  input \tmp_104_1_i_i_reg_1295_reg[0] ;
  input ap_sync_reg_Block_arrayctor_loop_U0_ap_ready;
  input [0:0]int_ap_idle_reg_0;
  input int_ap_idle_reg_1;
  input \int_isr_reg[0]_0 ;
  input ap_rst_n_AXI_LITE_clk;
  input AXI_LITE_clk;
  input [5:0]s_axi_CONTROL_BUS_AWADDR;

  wire AXI_LITE_clk;
  wire [0:0]DI;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire Loop_loop_height_pro_U0_ap_start;
  wire [30:0]Q;
  wire [3:0]S;
  wire \SRL_SIG_reg[2][6]_srl3_i_2__0_n_0 ;
  wire \SRL_SIG_reg[2][6]_srl3_i_2_n_0 ;
  wire \SRL_SIG_reg[2][7]_srl3_i_2__0_n_0 ;
  wire \SRL_SIG_reg[2][7]_srl3_i_2_n_0 ;
  wire ap_clk;
  wire ap_done_ext;
  wire ap_done_ext_i_2_n_0;
  wire ap_done_get;
  wire ap_idle;
  wire ap_rst_n_AXI_LITE_clk;
  wire ap_rst_n_AXI_LITE_clk_inv;
  wire ap_rst_n_inv;
  wire ap_start_mask;
  wire ap_start_mask_i_3_n_0;
  wire ap_start_set;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_arrayctor_loop_U0_ap_ready;
  wire ar_hs;
  wire [7:1]data0;
  wire [9:0]in;
  wire int_ap_done_i_1_n_0;
  wire [0:0]int_ap_idle_reg_0;
  wire int_ap_idle_reg_1;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart_i_1_n_0;
  wire [31:0]int_channels0;
  wire \int_channels[31]_i_1_n_0 ;
  wire \int_channels[31]_i_3_n_0 ;
  wire [31:0]\int_channels_reg[31]_0 ;
  wire [31:0]int_cols0;
  wire \int_cols[31]_i_1_n_0 ;
  wire [10:0]\int_cols_reg[10]_0 ;
  wire [0:0]\int_cols_reg[11]_0 ;
  wire [31:0]\int_cols_reg[31]_0 ;
  wire [0:0]\int_cols_reg[9]_0 ;
  wire int_gie;
  wire int_gie_i_1_n_0;
  wire int_gie_i_2_n_0;
  wire int_ier0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire int_isr_reg02_out;
  wire \int_isr_reg[0]_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire [31:0]int_mode0;
  wire \int_mode[31]_i_1_n_0 ;
  wire [3:0]\int_mode_reg[12]_0 ;
  wire [3:0]\int_mode_reg[16]_0 ;
  wire [3:0]\int_mode_reg[20]_0 ;
  wire [3:0]\int_mode_reg[24]_0 ;
  wire [3:0]\int_mode_reg[28]_0 ;
  wire [2:0]\int_mode_reg[31]_0 ;
  wire [3:0]\int_mode_reg[8]_0 ;
  wire [31:0]int_rows0;
  wire \int_rows[31]_i_1_n_0 ;
  wire [9:0]\int_rows_reg[10]_0 ;
  wire [10:0]\int_rows_reg[10]_1 ;
  wire [0:0]\int_rows_reg[11]_0 ;
  wire [0:0]\int_rows_reg[11]_1 ;
  wire [0:0]\int_rows_reg[11]_2 ;
  wire [0:0]\int_rows_reg[1]_0 ;
  wire [31:0]\int_rows_reg[31]_0 ;
  wire interrupt;
  wire isr_mask;
  wire isr_toggle;
  wire [31:31]mode;
  wire p_0_in;
  wire p_1_in;
  wire p_9_in;
  wire \rdata[0]_i_1_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[0]_i_5_n_0 ;
  wire \rdata[10]_i_1_n_0 ;
  wire \rdata[11]_i_1_n_0 ;
  wire \rdata[12]_i_1_n_0 ;
  wire \rdata[13]_i_1_n_0 ;
  wire \rdata[14]_i_1_n_0 ;
  wire \rdata[15]_i_1_n_0 ;
  wire \rdata[16]_i_1_n_0 ;
  wire \rdata[17]_i_1_n_0 ;
  wire \rdata[18]_i_1_n_0 ;
  wire \rdata[19]_i_1_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[20]_i_1_n_0 ;
  wire \rdata[21]_i_1_n_0 ;
  wire \rdata[22]_i_1_n_0 ;
  wire \rdata[23]_i_1_n_0 ;
  wire \rdata[24]_i_1_n_0 ;
  wire \rdata[25]_i_1_n_0 ;
  wire \rdata[26]_i_1_n_0 ;
  wire \rdata[27]_i_1_n_0 ;
  wire \rdata[28]_i_1_n_0 ;
  wire \rdata[29]_i_1_n_0 ;
  wire \rdata[2]_i_1_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[30]_i_1_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[3]_i_1_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[3]_i_3_n_0 ;
  wire \rdata[4]_i_1_n_0 ;
  wire \rdata[5]_i_1_n_0 ;
  wire \rdata[6]_i_1_n_0 ;
  wire \rdata[7]_i_1_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[8]_i_1_n_0 ;
  wire \rdata[9]_i_1_n_0 ;
  wire \rdata_reg[0]_i_2_n_0 ;
  wire \rdata_reg[1]_i_1_n_0 ;
  wire [5:0]s_axi_CONTROL_BUS_ARADDR;
  wire s_axi_CONTROL_BUS_ARVALID;
  wire [5:0]s_axi_CONTROL_BUS_AWADDR;
  wire s_axi_CONTROL_BUS_AWVALID;
  wire s_axi_CONTROL_BUS_BREADY;
  wire s_axi_CONTROL_BUS_BVALID;
  wire [31:0]s_axi_CONTROL_BUS_RDATA;
  wire s_axi_CONTROL_BUS_RREADY;
  wire s_axi_CONTROL_BUS_RVALID;
  wire [31:0]s_axi_CONTROL_BUS_WDATA;
  wire [3:0]s_axi_CONTROL_BUS_WSTRB;
  wire s_axi_CONTROL_BUS_WVALID;
  wire \tmp_104_1_i_i_reg_1295_reg[0] ;
  wire [2:0]\tmp_104_2_i_i_reg_1306_reg[0] ;
  wire \tmp_104_2_i_i_reg_1306_reg[0]_0 ;
  wire tmp_28_i_i_fu_776_p2_carry__0;
  wire tmp_28_i_i_fu_776_p2_carry__0_0;
  wire [2:0]tmp_28_i_i_fu_776_p2_carry__0_1;
  wire tmp_28_i_i_fu_776_p2_carry__0_2;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;

  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h8BFB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_RREADY),
        .I1(s_axi_CONTROL_BUS_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_CONTROL_BUS_ARVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_CONTROL_BUS_RREADY),
        .I3(s_axi_CONTROL_BUS_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(AXI_LITE_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(AXI_LITE_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAE0CAE3F)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(s_axi_CONTROL_BUS_BREADY),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_CONTROL_BUS_AWVALID),
        .I3(s_axi_CONTROL_BUS_BVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_CONTROL_BUS_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_CONTROL_BUS_BREADY),
        .I3(s_axi_CONTROL_BUS_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(AXI_LITE_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(AXI_LITE_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(AXI_LITE_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_BVALID),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__6 
       (.I0(\int_cols_reg[31]_0 [0]),
        .O(\int_cols_reg[10]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__7 
       (.I0(\int_rows_reg[31]_0 [0]),
        .O(\int_rows_reg[10]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \SRL_SIG_reg[2][10]_srl3_i_1__0 
       (.I0(\int_cols_reg[31]_0 [10]),
        .I1(\int_cols_reg[31]_0 [9]),
        .I2(\int_cols_reg[31]_0 [7]),
        .I3(\SRL_SIG_reg[2][7]_srl3_i_2_n_0 ),
        .I4(\int_cols_reg[31]_0 [8]),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \SRL_SIG_reg[2][10]_srl3_i_1__1 
       (.I0(\int_rows_reg[31]_0 [10]),
        .I1(\int_rows_reg[31]_0 [9]),
        .I2(\int_rows_reg[31]_0 [7]),
        .I3(\SRL_SIG_reg[2][7]_srl3_i_2__0_n_0 ),
        .I4(\int_rows_reg[31]_0 [8]),
        .O(\int_rows_reg[10]_0 [9]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA9AA)) 
    \SRL_SIG_reg[2][10]_srl3_i_1__2 
       (.I0(\int_cols_reg[31]_0 [10]),
        .I1(\int_cols_reg[31]_0 [9]),
        .I2(\int_cols_reg[31]_0 [7]),
        .I3(\SRL_SIG_reg[2][6]_srl3_i_2_n_0 ),
        .I4(\int_cols_reg[31]_0 [6]),
        .I5(\int_cols_reg[31]_0 [8]),
        .O(\int_cols_reg[10]_0 [10]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA9AA)) 
    \SRL_SIG_reg[2][10]_srl3_i_1__3 
       (.I0(\int_rows_reg[31]_0 [10]),
        .I1(\int_rows_reg[31]_0 [9]),
        .I2(\int_rows_reg[31]_0 [7]),
        .I3(\SRL_SIG_reg[2][6]_srl3_i_2__0_n_0 ),
        .I4(\int_rows_reg[31]_0 [6]),
        .I5(\int_rows_reg[31]_0 [8]),
        .O(\int_rows_reg[10]_1 [10]));
  LUT1 #(
    .INIT(2'h1)) 
    \SRL_SIG_reg[2][1]_srl3_i_1 
       (.I0(\int_cols_reg[31]_0 [1]),
        .O(in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \SRL_SIG_reg[2][1]_srl3_i_1__0 
       (.I0(\int_rows_reg[31]_0 [1]),
        .O(\int_rows_reg[10]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \SRL_SIG_reg[2][1]_srl3_i_1__2 
       (.I0(\int_rows_reg[31]_0 [1]),
        .I1(\int_rows_reg[31]_0 [0]),
        .O(\int_rows_reg[10]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \SRL_SIG_reg[2][1]_srl3_i_1__3 
       (.I0(\int_cols_reg[31]_0 [0]),
        .I1(\int_cols_reg[31]_0 [1]),
        .O(\int_cols_reg[10]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG_reg[2][2]_srl3_i_1__0 
       (.I0(\int_cols_reg[31]_0 [1]),
        .I1(\int_cols_reg[31]_0 [2]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG_reg[2][2]_srl3_i_1__1 
       (.I0(\int_rows_reg[31]_0 [1]),
        .I1(\int_rows_reg[31]_0 [2]),
        .O(\int_rows_reg[10]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \SRL_SIG_reg[2][2]_srl3_i_1__2 
       (.I0(\int_cols_reg[31]_0 [2]),
        .I1(\int_cols_reg[31]_0 [1]),
        .I2(\int_cols_reg[31]_0 [0]),
        .O(\int_cols_reg[10]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \SRL_SIG_reg[2][2]_srl3_i_1__3 
       (.I0(\int_rows_reg[31]_0 [2]),
        .I1(\int_rows_reg[31]_0 [0]),
        .I2(\int_rows_reg[31]_0 [1]),
        .O(\int_rows_reg[10]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \SRL_SIG_reg[2][3]_srl3_i_1__0 
       (.I0(\int_cols_reg[31]_0 [3]),
        .I1(\int_cols_reg[31]_0 [2]),
        .I2(\int_cols_reg[31]_0 [1]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \SRL_SIG_reg[2][3]_srl3_i_1__1 
       (.I0(\int_rows_reg[31]_0 [3]),
        .I1(\int_rows_reg[31]_0 [2]),
        .I2(\int_rows_reg[31]_0 [1]),
        .O(\int_rows_reg[10]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \SRL_SIG_reg[2][3]_srl3_i_1__2 
       (.I0(\int_cols_reg[31]_0 [3]),
        .I1(\int_cols_reg[31]_0 [2]),
        .I2(\int_cols_reg[31]_0 [0]),
        .I3(\int_cols_reg[31]_0 [1]),
        .O(\int_cols_reg[10]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \SRL_SIG_reg[2][3]_srl3_i_1__3 
       (.I0(\int_rows_reg[31]_0 [3]),
        .I1(\int_rows_reg[31]_0 [2]),
        .I2(\int_rows_reg[31]_0 [1]),
        .I3(\int_rows_reg[31]_0 [0]),
        .O(\int_rows_reg[10]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \SRL_SIG_reg[2][4]_srl3_i_1__0 
       (.I0(\int_cols_reg[31]_0 [4]),
        .I1(\int_cols_reg[31]_0 [3]),
        .I2(\int_cols_reg[31]_0 [1]),
        .I3(\int_cols_reg[31]_0 [2]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \SRL_SIG_reg[2][4]_srl3_i_1__1 
       (.I0(\int_rows_reg[31]_0 [4]),
        .I1(\int_rows_reg[31]_0 [3]),
        .I2(\int_rows_reg[31]_0 [1]),
        .I3(\int_rows_reg[31]_0 [2]),
        .O(\int_rows_reg[10]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \SRL_SIG_reg[2][4]_srl3_i_1__2 
       (.I0(\int_cols_reg[31]_0 [4]),
        .I1(\int_cols_reg[31]_0 [3]),
        .I2(\int_cols_reg[31]_0 [1]),
        .I3(\int_cols_reg[31]_0 [0]),
        .I4(\int_cols_reg[31]_0 [2]),
        .O(\int_cols_reg[10]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \SRL_SIG_reg[2][4]_srl3_i_1__3 
       (.I0(\int_rows_reg[31]_0 [4]),
        .I1(\int_rows_reg[31]_0 [3]),
        .I2(\int_rows_reg[31]_0 [0]),
        .I3(\int_rows_reg[31]_0 [1]),
        .I4(\int_rows_reg[31]_0 [2]),
        .O(\int_rows_reg[10]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \SRL_SIG_reg[2][5]_srl3_i_1__0 
       (.I0(\int_cols_reg[31]_0 [5]),
        .I1(\int_cols_reg[31]_0 [4]),
        .I2(\int_cols_reg[31]_0 [2]),
        .I3(\int_cols_reg[31]_0 [1]),
        .I4(\int_cols_reg[31]_0 [3]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \SRL_SIG_reg[2][5]_srl3_i_1__1 
       (.I0(\int_rows_reg[31]_0 [5]),
        .I1(\int_rows_reg[31]_0 [4]),
        .I2(\int_rows_reg[31]_0 [2]),
        .I3(\int_rows_reg[31]_0 [1]),
        .I4(\int_rows_reg[31]_0 [3]),
        .O(\int_rows_reg[10]_0 [4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \SRL_SIG_reg[2][5]_srl3_i_1__2 
       (.I0(\int_cols_reg[31]_0 [5]),
        .I1(\int_cols_reg[31]_0 [4]),
        .I2(\int_cols_reg[31]_0 [2]),
        .I3(\int_cols_reg[31]_0 [0]),
        .I4(\int_cols_reg[31]_0 [1]),
        .I5(\int_cols_reg[31]_0 [3]),
        .O(\int_cols_reg[10]_0 [5]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \SRL_SIG_reg[2][5]_srl3_i_1__3 
       (.I0(\int_rows_reg[31]_0 [5]),
        .I1(\int_rows_reg[31]_0 [4]),
        .I2(\int_rows_reg[31]_0 [2]),
        .I3(\int_rows_reg[31]_0 [1]),
        .I4(\int_rows_reg[31]_0 [0]),
        .I5(\int_rows_reg[31]_0 [3]),
        .O(\int_rows_reg[10]_1 [5]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \SRL_SIG_reg[2][6]_srl3_i_1__0 
       (.I0(\int_cols_reg[31]_0 [6]),
        .I1(\int_cols_reg[31]_0 [5]),
        .I2(\int_cols_reg[31]_0 [3]),
        .I3(\int_cols_reg[31]_0 [1]),
        .I4(\int_cols_reg[31]_0 [2]),
        .I5(\int_cols_reg[31]_0 [4]),
        .O(in[5]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \SRL_SIG_reg[2][6]_srl3_i_1__1 
       (.I0(\int_rows_reg[31]_0 [6]),
        .I1(\int_rows_reg[31]_0 [5]),
        .I2(\int_rows_reg[31]_0 [3]),
        .I3(\int_rows_reg[31]_0 [1]),
        .I4(\int_rows_reg[31]_0 [2]),
        .I5(\int_rows_reg[31]_0 [4]),
        .O(\int_rows_reg[10]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG_reg[2][6]_srl3_i_1__2 
       (.I0(\int_cols_reg[31]_0 [6]),
        .I1(\SRL_SIG_reg[2][6]_srl3_i_2_n_0 ),
        .O(\int_cols_reg[10]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG_reg[2][6]_srl3_i_1__3 
       (.I0(\int_rows_reg[31]_0 [6]),
        .I1(\SRL_SIG_reg[2][6]_srl3_i_2__0_n_0 ),
        .O(\int_rows_reg[10]_1 [6]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \SRL_SIG_reg[2][6]_srl3_i_2 
       (.I0(\int_cols_reg[31]_0 [4]),
        .I1(\int_cols_reg[31]_0 [2]),
        .I2(\int_cols_reg[31]_0 [0]),
        .I3(\int_cols_reg[31]_0 [1]),
        .I4(\int_cols_reg[31]_0 [3]),
        .I5(\int_cols_reg[31]_0 [5]),
        .O(\SRL_SIG_reg[2][6]_srl3_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \SRL_SIG_reg[2][6]_srl3_i_2__0 
       (.I0(\int_rows_reg[31]_0 [4]),
        .I1(\int_rows_reg[31]_0 [2]),
        .I2(\int_rows_reg[31]_0 [1]),
        .I3(\int_rows_reg[31]_0 [0]),
        .I4(\int_rows_reg[31]_0 [3]),
        .I5(\int_rows_reg[31]_0 [5]),
        .O(\SRL_SIG_reg[2][6]_srl3_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG_reg[2][7]_srl3_i_1__0 
       (.I0(\int_cols_reg[31]_0 [7]),
        .I1(\SRL_SIG_reg[2][7]_srl3_i_2_n_0 ),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG_reg[2][7]_srl3_i_1__1 
       (.I0(\int_rows_reg[31]_0 [7]),
        .I1(\SRL_SIG_reg[2][7]_srl3_i_2__0_n_0 ),
        .O(\int_rows_reg[10]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \SRL_SIG_reg[2][7]_srl3_i_1__2 
       (.I0(\int_cols_reg[31]_0 [7]),
        .I1(\int_cols_reg[31]_0 [6]),
        .I2(\SRL_SIG_reg[2][6]_srl3_i_2_n_0 ),
        .O(\int_cols_reg[10]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \SRL_SIG_reg[2][7]_srl3_i_1__3 
       (.I0(\int_rows_reg[31]_0 [7]),
        .I1(\int_rows_reg[31]_0 [6]),
        .I2(\SRL_SIG_reg[2][6]_srl3_i_2__0_n_0 ),
        .O(\int_rows_reg[10]_1 [7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG_reg[2][7]_srl3_i_2 
       (.I0(\int_cols_reg[31]_0 [5]),
        .I1(\int_cols_reg[31]_0 [3]),
        .I2(\int_cols_reg[31]_0 [1]),
        .I3(\int_cols_reg[31]_0 [2]),
        .I4(\int_cols_reg[31]_0 [4]),
        .I5(\int_cols_reg[31]_0 [6]),
        .O(\SRL_SIG_reg[2][7]_srl3_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG_reg[2][7]_srl3_i_2__0 
       (.I0(\int_rows_reg[31]_0 [5]),
        .I1(\int_rows_reg[31]_0 [3]),
        .I2(\int_rows_reg[31]_0 [1]),
        .I3(\int_rows_reg[31]_0 [2]),
        .I4(\int_rows_reg[31]_0 [4]),
        .I5(\int_rows_reg[31]_0 [6]),
        .O(\SRL_SIG_reg[2][7]_srl3_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \SRL_SIG_reg[2][8]_srl3_i_1__0 
       (.I0(\int_cols_reg[31]_0 [8]),
        .I1(\int_cols_reg[31]_0 [7]),
        .I2(\SRL_SIG_reg[2][7]_srl3_i_2_n_0 ),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \SRL_SIG_reg[2][8]_srl3_i_1__1 
       (.I0(\int_rows_reg[31]_0 [8]),
        .I1(\int_rows_reg[31]_0 [7]),
        .I2(\SRL_SIG_reg[2][7]_srl3_i_2__0_n_0 ),
        .O(\int_rows_reg[10]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hAA9A)) 
    \SRL_SIG_reg[2][8]_srl3_i_1__2 
       (.I0(\int_cols_reg[31]_0 [8]),
        .I1(\int_cols_reg[31]_0 [7]),
        .I2(\SRL_SIG_reg[2][6]_srl3_i_2_n_0 ),
        .I3(\int_cols_reg[31]_0 [6]),
        .O(\int_cols_reg[10]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hAA9A)) 
    \SRL_SIG_reg[2][8]_srl3_i_1__3 
       (.I0(\int_rows_reg[31]_0 [8]),
        .I1(\int_rows_reg[31]_0 [7]),
        .I2(\SRL_SIG_reg[2][6]_srl3_i_2__0_n_0 ),
        .I3(\int_rows_reg[31]_0 [6]),
        .O(\int_rows_reg[10]_1 [8]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \SRL_SIG_reg[2][9]_srl3_i_1__0 
       (.I0(\int_cols_reg[31]_0 [9]),
        .I1(\int_cols_reg[31]_0 [8]),
        .I2(\SRL_SIG_reg[2][7]_srl3_i_2_n_0 ),
        .I3(\int_cols_reg[31]_0 [7]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \SRL_SIG_reg[2][9]_srl3_i_1__1 
       (.I0(\int_rows_reg[31]_0 [9]),
        .I1(\int_rows_reg[31]_0 [8]),
        .I2(\SRL_SIG_reg[2][7]_srl3_i_2__0_n_0 ),
        .I3(\int_rows_reg[31]_0 [7]),
        .O(\int_rows_reg[10]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'hAAAAA9AA)) 
    \SRL_SIG_reg[2][9]_srl3_i_1__2 
       (.I0(\int_cols_reg[31]_0 [9]),
        .I1(\int_cols_reg[31]_0 [8]),
        .I2(\int_cols_reg[31]_0 [6]),
        .I3(\SRL_SIG_reg[2][6]_srl3_i_2_n_0 ),
        .I4(\int_cols_reg[31]_0 [7]),
        .O(\int_cols_reg[10]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'hAAAAA9AA)) 
    \SRL_SIG_reg[2][9]_srl3_i_1__3 
       (.I0(\int_rows_reg[31]_0 [9]),
        .I1(\int_rows_reg[31]_0 [8]),
        .I2(\int_rows_reg[31]_0 [6]),
        .I3(\SRL_SIG_reg[2][6]_srl3_i_2__0_n_0 ),
        .I4(\int_rows_reg[31]_0 [7]),
        .O(\int_rows_reg[10]_1 [9]));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    ap_done_ext_i_1
       (.I0(s_axi_CONTROL_BUS_ARADDR[5]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(s_axi_CONTROL_BUS_ARADDR[2]),
        .I3(ap_done_ext_i_2_n_0),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(ar_hs),
        .O(ap_done_get));
  LUT2 #(
    .INIT(4'h1)) 
    ap_done_ext_i_2
       (.I0(s_axi_CONTROL_BUS_ARADDR[0]),
        .I1(s_axi_CONTROL_BUS_ARADDR[1]),
        .O(ap_done_ext_i_2_n_0));
  FDRE ap_done_ext_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_get),
        .Q(ap_done_ext),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  LUT1 #(
    .INIT(2'h1)) 
    ap_start_mask_i_1
       (.I0(ap_rst_n_AXI_LITE_clk),
        .O(ap_rst_n_AXI_LITE_clk_inv));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ap_start_mask_i_2
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(s_axi_CONTROL_BUS_WSTRB[0]),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(ap_start_mask_i_3_n_0),
        .O(ap_start_set));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    ap_start_mask_i_3
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(s_axi_CONTROL_BUS_WVALID),
        .O(ap_start_mask_i_3_n_0));
  FDRE ap_start_mask_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_start_set),
        .Q(ap_start_mask),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  LUT4 #(
    .INIT(16'hFBF0)) 
    int_ap_done_i_1
       (.I0(ap_done_get),
        .I1(ap_done_ext),
        .I2(\int_isr_reg[0]_0 ),
        .I3(data0[1]),
        .O(int_ap_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_0),
        .Q(data0[1]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  LUT4 #(
    .INIT(16'h00D0)) 
    int_ap_idle_i_1
       (.I0(Loop_loop_height_pro_U0_ap_start),
        .I1(ap_sync_reg_Block_arrayctor_loop_U0_ap_ready),
        .I2(int_ap_idle_reg_0),
        .I3(int_ap_idle_reg_1),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(ap_rst_n_inv));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_ready),
        .Q(data0[3]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBFBB8F88)) 
    int_ap_start_i_1
       (.I0(data0[7]),
        .I1(ap_sync_ready),
        .I2(ap_start_mask),
        .I3(ap_start_set),
        .I4(Loop_loop_height_pro_U0_ap_start),
        .O(int_ap_start_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(Loop_loop_height_pro_U0_ap_start),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    int_auto_restart_i_1
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(p_9_in),
        .I2(data0[7]),
        .O(int_auto_restart_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    int_auto_restart_i_2
       (.I0(ap_start_mask_i_3_n_0),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(s_axi_CONTROL_BUS_WSTRB[0]),
        .I4(\waddr_reg_n_0_[3] ),
        .O(p_9_in));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(data0[7]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_channels_reg[31]_0 [0]),
        .O(int_channels0[0]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_channels_reg[31]_0 [10]),
        .O(int_channels0[10]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_channels_reg[31]_0 [11]),
        .O(int_channels0[11]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_channels_reg[31]_0 [12]),
        .O(int_channels0[12]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_channels_reg[31]_0 [13]),
        .O(int_channels0[13]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_channels_reg[31]_0 [14]),
        .O(int_channels0[14]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_channels_reg[31]_0 [15]),
        .O(int_channels0[15]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_channels_reg[31]_0 [16]),
        .O(int_channels0[16]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_channels_reg[31]_0 [17]),
        .O(int_channels0[17]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_channels_reg[31]_0 [18]),
        .O(int_channels0[18]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_channels_reg[31]_0 [19]),
        .O(int_channels0[19]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_channels_reg[31]_0 [1]),
        .O(int_channels0[1]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_channels_reg[31]_0 [20]),
        .O(int_channels0[20]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_channels_reg[31]_0 [21]),
        .O(int_channels0[21]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_channels_reg[31]_0 [22]),
        .O(int_channels0[22]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_channels_reg[31]_0 [23]),
        .O(int_channels0[23]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_channels_reg[31]_0 [24]),
        .O(int_channels0[24]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_channels_reg[31]_0 [25]),
        .O(int_channels0[25]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_channels_reg[31]_0 [26]),
        .O(int_channels0[26]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_channels_reg[31]_0 [27]),
        .O(int_channels0[27]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_channels_reg[31]_0 [28]),
        .O(int_channels0[28]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_channels_reg[31]_0 [29]),
        .O(int_channels0[29]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_channels_reg[31]_0 [2]),
        .O(int_channels0[2]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_channels_reg[31]_0 [30]),
        .O(int_channels0[30]));
  LUT5 #(
    .INIT(32'h00000400)) 
    \int_channels[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\int_channels[31]_i_3_n_0 ),
        .O(\int_channels[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_channels_reg[31]_0 [31]),
        .O(int_channels0[31]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \int_channels[31]_i_3 
       (.I0(s_axi_CONTROL_BUS_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .O(\int_channels[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_channels_reg[31]_0 [3]),
        .O(int_channels0[3]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_channels_reg[31]_0 [4]),
        .O(int_channels0[4]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_channels_reg[31]_0 [5]),
        .O(int_channels0[5]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_channels_reg[31]_0 [6]),
        .O(int_channels0[6]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_channels_reg[31]_0 [7]),
        .O(int_channels0[7]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_channels_reg[31]_0 [8]),
        .O(int_channels0[8]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_channels[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_channels_reg[31]_0 [9]),
        .O(int_channels0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[0] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[0]),
        .Q(\int_channels_reg[31]_0 [0]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[10] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[10]),
        .Q(\int_channels_reg[31]_0 [10]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[11] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[11]),
        .Q(\int_channels_reg[31]_0 [11]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[12] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[12]),
        .Q(\int_channels_reg[31]_0 [12]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[13] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[13]),
        .Q(\int_channels_reg[31]_0 [13]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[14] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[14]),
        .Q(\int_channels_reg[31]_0 [14]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[15] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[15]),
        .Q(\int_channels_reg[31]_0 [15]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[16] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[16]),
        .Q(\int_channels_reg[31]_0 [16]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[17] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[17]),
        .Q(\int_channels_reg[31]_0 [17]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[18] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[18]),
        .Q(\int_channels_reg[31]_0 [18]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[19] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[19]),
        .Q(\int_channels_reg[31]_0 [19]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[1] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[1]),
        .Q(\int_channels_reg[31]_0 [1]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[20] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[20]),
        .Q(\int_channels_reg[31]_0 [20]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[21] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[21]),
        .Q(\int_channels_reg[31]_0 [21]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[22] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[22]),
        .Q(\int_channels_reg[31]_0 [22]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[23] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[23]),
        .Q(\int_channels_reg[31]_0 [23]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[24] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[24]),
        .Q(\int_channels_reg[31]_0 [24]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[25] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[25]),
        .Q(\int_channels_reg[31]_0 [25]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[26] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[26]),
        .Q(\int_channels_reg[31]_0 [26]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[27] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[27]),
        .Q(\int_channels_reg[31]_0 [27]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[28] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[28]),
        .Q(\int_channels_reg[31]_0 [28]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[29] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[29]),
        .Q(\int_channels_reg[31]_0 [29]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[2] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[2]),
        .Q(\int_channels_reg[31]_0 [2]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[30] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[30]),
        .Q(\int_channels_reg[31]_0 [30]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[31] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[31]),
        .Q(\int_channels_reg[31]_0 [31]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[3] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[3]),
        .Q(\int_channels_reg[31]_0 [3]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[4] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[4]),
        .Q(\int_channels_reg[31]_0 [4]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[5] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[5]),
        .Q(\int_channels_reg[31]_0 [5]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[6] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[6]),
        .Q(\int_channels_reg[31]_0 [6]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[7] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[7]),
        .Q(\int_channels_reg[31]_0 [7]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[8] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[8]),
        .Q(\int_channels_reg[31]_0 [8]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_channels_reg[9] 
       (.C(ap_clk),
        .CE(\int_channels[31]_i_1_n_0 ),
        .D(int_channels0[9]),
        .Q(\int_channels_reg[31]_0 [9]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [0]),
        .O(int_cols0[0]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [10]),
        .O(int_cols0[10]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [11]),
        .O(int_cols0[11]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [12]),
        .O(int_cols0[12]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [13]),
        .O(int_cols0[13]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [14]),
        .O(int_cols0[14]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [15]),
        .O(int_cols0[15]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [16]),
        .O(int_cols0[16]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [17]),
        .O(int_cols0[17]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [18]),
        .O(int_cols0[18]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [19]),
        .O(int_cols0[19]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [1]),
        .O(int_cols0[1]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [20]),
        .O(int_cols0[20]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [21]),
        .O(int_cols0[21]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [22]),
        .O(int_cols0[22]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [23]),
        .O(int_cols0[23]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [24]),
        .O(int_cols0[24]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [25]),
        .O(int_cols0[25]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [26]),
        .O(int_cols0[26]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [27]),
        .O(int_cols0[27]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [28]),
        .O(int_cols0[28]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [29]),
        .O(int_cols0[29]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [2]),
        .O(int_cols0[2]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [30]),
        .O(int_cols0[30]));
  LUT4 #(
    .INIT(16'h0080)) 
    \int_cols[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(ap_start_mask_i_3_n_0),
        .O(\int_cols[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [31]),
        .O(int_cols0[31]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [3]),
        .O(int_cols0[3]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [4]),
        .O(int_cols0[4]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [5]),
        .O(int_cols0[5]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [6]),
        .O(int_cols0[6]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [7]),
        .O(int_cols0[7]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [8]),
        .O(int_cols0[8]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [9]),
        .O(int_cols0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[0] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[0]),
        .Q(\int_cols_reg[31]_0 [0]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[10] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[10]),
        .Q(\int_cols_reg[31]_0 [10]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[11] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[11]),
        .Q(\int_cols_reg[31]_0 [11]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[12] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[12]),
        .Q(\int_cols_reg[31]_0 [12]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[13] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[13]),
        .Q(\int_cols_reg[31]_0 [13]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[14] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[14]),
        .Q(\int_cols_reg[31]_0 [14]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[15] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[15]),
        .Q(\int_cols_reg[31]_0 [15]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[16] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[16]),
        .Q(\int_cols_reg[31]_0 [16]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[17] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[17]),
        .Q(\int_cols_reg[31]_0 [17]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[18] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[18]),
        .Q(\int_cols_reg[31]_0 [18]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[19] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[19]),
        .Q(\int_cols_reg[31]_0 [19]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[1] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[1]),
        .Q(\int_cols_reg[31]_0 [1]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[20] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[20]),
        .Q(\int_cols_reg[31]_0 [20]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[21] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[21]),
        .Q(\int_cols_reg[31]_0 [21]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[22] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[22]),
        .Q(\int_cols_reg[31]_0 [22]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[23] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[23]),
        .Q(\int_cols_reg[31]_0 [23]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[24] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[24]),
        .Q(\int_cols_reg[31]_0 [24]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[25] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[25]),
        .Q(\int_cols_reg[31]_0 [25]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[26] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[26]),
        .Q(\int_cols_reg[31]_0 [26]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[27] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[27]),
        .Q(\int_cols_reg[31]_0 [27]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[28] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[28]),
        .Q(\int_cols_reg[31]_0 [28]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[29] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[29]),
        .Q(\int_cols_reg[31]_0 [29]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[2] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[2]),
        .Q(\int_cols_reg[31]_0 [2]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[30] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[30]),
        .Q(\int_cols_reg[31]_0 [30]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[31] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[31]),
        .Q(\int_cols_reg[31]_0 [31]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[3] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[3]),
        .Q(\int_cols_reg[31]_0 [3]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[4] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[4]),
        .Q(\int_cols_reg[31]_0 [4]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[5] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[5]),
        .Q(\int_cols_reg[31]_0 [5]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[6] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[6]),
        .Q(\int_cols_reg[31]_0 [6]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[7] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[7]),
        .Q(\int_cols_reg[31]_0 [7]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[8] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[8]),
        .Q(\int_cols_reg[31]_0 [8]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[9] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[9]),
        .Q(\int_cols_reg[31]_0 [9]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    int_gie_i_1
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(int_gie_i_2_n_0),
        .I4(int_gie),
        .O(int_gie_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    int_gie_i_2
       (.I0(ap_start_mask_i_3_n_0),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(int_gie_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(int_ier0),
        .I2(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(int_ier0),
        .I2(p_0_in),
        .O(\int_ier[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \int_ier[1]_i_2 
       (.I0(ap_start_mask_i_3_n_0),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(s_axi_CONTROL_BUS_WSTRB[0]),
        .O(int_ier0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(int_isr_reg02_out),
        .I2(\int_isr_reg[0]_0 ),
        .I3(\int_ier_reg_n_0_[0] ),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_CONTROL_BUS_WSTRB[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(ap_start_mask_i_3_n_0),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(isr_mask),
        .O(int_isr_reg02_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(int_isr_reg02_out),
        .I2(ap_sync_ready),
        .I3(p_0_in),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(p_1_in),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(Q[0]),
        .O(int_mode0[0]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(Q[10]),
        .O(int_mode0[10]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(Q[11]),
        .O(int_mode0[11]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(Q[12]),
        .O(int_mode0[12]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(Q[13]),
        .O(int_mode0[13]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(Q[14]),
        .O(int_mode0[14]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(Q[15]),
        .O(int_mode0[15]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(Q[16]),
        .O(int_mode0[16]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(Q[17]),
        .O(int_mode0[17]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(Q[18]),
        .O(int_mode0[18]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(Q[19]),
        .O(int_mode0[19]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(Q[1]),
        .O(int_mode0[1]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(Q[20]),
        .O(int_mode0[20]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(Q[21]),
        .O(int_mode0[21]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(Q[22]),
        .O(int_mode0[22]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(Q[23]),
        .O(int_mode0[23]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(Q[24]),
        .O(int_mode0[24]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(Q[25]),
        .O(int_mode0[25]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(Q[26]),
        .O(int_mode0[26]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(Q[27]),
        .O(int_mode0[27]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(Q[28]),
        .O(int_mode0[28]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(Q[29]),
        .O(int_mode0[29]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(Q[2]),
        .O(int_mode0[2]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(Q[30]),
        .O(int_mode0[30]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \int_mode[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\int_channels[31]_i_3_n_0 ),
        .O(\int_mode[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(mode),
        .O(int_mode0[31]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(Q[3]),
        .O(int_mode0[3]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(Q[4]),
        .O(int_mode0[4]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(Q[5]),
        .O(int_mode0[5]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(Q[6]),
        .O(int_mode0[6]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(Q[7]),
        .O(int_mode0[7]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(Q[8]),
        .O(int_mode0[8]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mode[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(Q[9]),
        .O(int_mode0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[0] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[0]),
        .Q(Q[0]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[10] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[10]),
        .Q(Q[10]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[11] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[11]),
        .Q(Q[11]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[12] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[12]),
        .Q(Q[12]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[13] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[13]),
        .Q(Q[13]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[14] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[14]),
        .Q(Q[14]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[15] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[15]),
        .Q(Q[15]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[16] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[16]),
        .Q(Q[16]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[17] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[17]),
        .Q(Q[17]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[18] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[18]),
        .Q(Q[18]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[19] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[19]),
        .Q(Q[19]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[1] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[1]),
        .Q(Q[1]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[20] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[20]),
        .Q(Q[20]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[21] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[21]),
        .Q(Q[21]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[22] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[22]),
        .Q(Q[22]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[23] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[23]),
        .Q(Q[23]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[24] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[24]),
        .Q(Q[24]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[25] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[25]),
        .Q(Q[25]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[26] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[26]),
        .Q(Q[26]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[27] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[27]),
        .Q(Q[27]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[28] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[28]),
        .Q(Q[28]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[29] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[29]),
        .Q(Q[29]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[2] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[2]),
        .Q(Q[2]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[30] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[30]),
        .Q(Q[30]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[31] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[31]),
        .Q(mode),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[3] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[3]),
        .Q(Q[3]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[4] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[4]),
        .Q(Q[4]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[5] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[5]),
        .Q(Q[5]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[6] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[6]),
        .Q(Q[6]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[7] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[7]),
        .Q(Q[7]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[8] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[8]),
        .Q(Q[8]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[9] 
       (.C(ap_clk),
        .CE(\int_mode[31]_i_1_n_0 ),
        .D(int_mode0[9]),
        .Q(Q[9]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [0]),
        .O(int_rows0[0]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [10]),
        .O(int_rows0[10]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [11]),
        .O(int_rows0[11]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [12]),
        .O(int_rows0[12]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [13]),
        .O(int_rows0[13]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [14]),
        .O(int_rows0[14]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [15]),
        .O(int_rows0[15]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [16]),
        .O(int_rows0[16]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [17]),
        .O(int_rows0[17]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [18]),
        .O(int_rows0[18]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [19]),
        .O(int_rows0[19]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [1]),
        .O(int_rows0[1]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [20]),
        .O(int_rows0[20]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [21]),
        .O(int_rows0[21]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [22]),
        .O(int_rows0[22]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [23]),
        .O(int_rows0[23]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [24]),
        .O(int_rows0[24]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [25]),
        .O(int_rows0[25]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [26]),
        .O(int_rows0[26]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [27]),
        .O(int_rows0[27]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [28]),
        .O(int_rows0[28]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [29]),
        .O(int_rows0[29]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [2]),
        .O(int_rows0[2]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [30]),
        .O(int_rows0[30]));
  LUT4 #(
    .INIT(16'h0040)) 
    \int_rows[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(ap_start_mask_i_3_n_0),
        .O(\int_rows[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [31]),
        .O(int_rows0[31]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [3]),
        .O(int_rows0[3]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [4]),
        .O(int_rows0[4]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [5]),
        .O(int_rows0[5]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [6]),
        .O(int_rows0[6]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [7]),
        .O(int_rows0[7]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [8]),
        .O(int_rows0[8]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [9]),
        .O(int_rows0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[0] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[0]),
        .Q(\int_rows_reg[31]_0 [0]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[10] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[10]),
        .Q(\int_rows_reg[31]_0 [10]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[11] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[11]),
        .Q(\int_rows_reg[31]_0 [11]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[12] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[12]),
        .Q(\int_rows_reg[31]_0 [12]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[13] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[13]),
        .Q(\int_rows_reg[31]_0 [13]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[14] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[14]),
        .Q(\int_rows_reg[31]_0 [14]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[15] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[15]),
        .Q(\int_rows_reg[31]_0 [15]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[16] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[16]),
        .Q(\int_rows_reg[31]_0 [16]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[17] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[17]),
        .Q(\int_rows_reg[31]_0 [17]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[18] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[18]),
        .Q(\int_rows_reg[31]_0 [18]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[19] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[19]),
        .Q(\int_rows_reg[31]_0 [19]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[1] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[1]),
        .Q(\int_rows_reg[31]_0 [1]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[20] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[20]),
        .Q(\int_rows_reg[31]_0 [20]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[21] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[21]),
        .Q(\int_rows_reg[31]_0 [21]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[22] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[22]),
        .Q(\int_rows_reg[31]_0 [22]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[23] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[23]),
        .Q(\int_rows_reg[31]_0 [23]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[24] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[24]),
        .Q(\int_rows_reg[31]_0 [24]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[25] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[25]),
        .Q(\int_rows_reg[31]_0 [25]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[26] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[26]),
        .Q(\int_rows_reg[31]_0 [26]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[27] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[27]),
        .Q(\int_rows_reg[31]_0 [27]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[28] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[28]),
        .Q(\int_rows_reg[31]_0 [28]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[29] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[29]),
        .Q(\int_rows_reg[31]_0 [29]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[2] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[2]),
        .Q(\int_rows_reg[31]_0 [2]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[30] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[30]),
        .Q(\int_rows_reg[31]_0 [30]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[31] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[31]),
        .Q(\int_rows_reg[31]_0 [31]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[3] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[3]),
        .Q(\int_rows_reg[31]_0 [3]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[4] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[4]),
        .Q(\int_rows_reg[31]_0 [4]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[5] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[5]),
        .Q(\int_rows_reg[31]_0 [5]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[6] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[6]),
        .Q(\int_rows_reg[31]_0 [6]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[7] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[7]),
        .Q(\int_rows_reg[31]_0 [7]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[8] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[8]),
        .Q(\int_rows_reg[31]_0 [8]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[9] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[9]),
        .Q(\int_rows_reg[31]_0 [9]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    interrupt_INST_0
       (.I0(int_gie),
        .I1(p_1_in),
        .I2(\int_isr_reg_n_0_[0] ),
        .O(interrupt));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    isr_mask_i_1
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(ap_start_mask_i_3_n_0),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(s_axi_CONTROL_BUS_WSTRB[0]),
        .O(isr_toggle));
  FDRE isr_mask_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(isr_toggle),
        .Q(isr_mask),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  LUT1 #(
    .INIT(2'h1)) 
    mode_off_i_fu_230_p2_carry__0_i_1
       (.I0(Q[8]),
        .O(\int_mode_reg[8]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    mode_off_i_fu_230_p2_carry__0_i_2
       (.I0(Q[7]),
        .O(\int_mode_reg[8]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    mode_off_i_fu_230_p2_carry__0_i_3
       (.I0(Q[6]),
        .O(\int_mode_reg[8]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    mode_off_i_fu_230_p2_carry__0_i_4
       (.I0(Q[5]),
        .O(\int_mode_reg[8]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    mode_off_i_fu_230_p2_carry__1_i_1
       (.I0(Q[12]),
        .O(\int_mode_reg[12]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    mode_off_i_fu_230_p2_carry__1_i_2
       (.I0(Q[11]),
        .O(\int_mode_reg[12]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    mode_off_i_fu_230_p2_carry__1_i_3
       (.I0(Q[10]),
        .O(\int_mode_reg[12]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    mode_off_i_fu_230_p2_carry__1_i_4
       (.I0(Q[9]),
        .O(\int_mode_reg[12]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    mode_off_i_fu_230_p2_carry__2_i_1
       (.I0(Q[16]),
        .O(\int_mode_reg[16]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    mode_off_i_fu_230_p2_carry__2_i_2
       (.I0(Q[15]),
        .O(\int_mode_reg[16]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    mode_off_i_fu_230_p2_carry__2_i_3
       (.I0(Q[14]),
        .O(\int_mode_reg[16]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    mode_off_i_fu_230_p2_carry__2_i_4
       (.I0(Q[13]),
        .O(\int_mode_reg[16]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    mode_off_i_fu_230_p2_carry__3_i_1
       (.I0(Q[20]),
        .O(\int_mode_reg[20]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    mode_off_i_fu_230_p2_carry__3_i_2
       (.I0(Q[19]),
        .O(\int_mode_reg[20]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    mode_off_i_fu_230_p2_carry__3_i_3
       (.I0(Q[18]),
        .O(\int_mode_reg[20]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    mode_off_i_fu_230_p2_carry__3_i_4
       (.I0(Q[17]),
        .O(\int_mode_reg[20]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    mode_off_i_fu_230_p2_carry__4_i_1
       (.I0(Q[24]),
        .O(\int_mode_reg[24]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    mode_off_i_fu_230_p2_carry__4_i_2
       (.I0(Q[23]),
        .O(\int_mode_reg[24]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    mode_off_i_fu_230_p2_carry__4_i_3
       (.I0(Q[22]),
        .O(\int_mode_reg[24]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    mode_off_i_fu_230_p2_carry__4_i_4
       (.I0(Q[21]),
        .O(\int_mode_reg[24]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    mode_off_i_fu_230_p2_carry__5_i_1
       (.I0(Q[28]),
        .O(\int_mode_reg[28]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    mode_off_i_fu_230_p2_carry__5_i_2
       (.I0(Q[27]),
        .O(\int_mode_reg[28]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    mode_off_i_fu_230_p2_carry__5_i_3
       (.I0(Q[26]),
        .O(\int_mode_reg[28]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    mode_off_i_fu_230_p2_carry__5_i_4
       (.I0(Q[25]),
        .O(\int_mode_reg[28]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    mode_off_i_fu_230_p2_carry__6_i_1
       (.I0(mode),
        .O(\int_mode_reg[31]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    mode_off_i_fu_230_p2_carry__6_i_2
       (.I0(Q[30]),
        .O(\int_mode_reg[31]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    mode_off_i_fu_230_p2_carry__6_i_3
       (.I0(Q[29]),
        .O(\int_mode_reg[31]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    mode_off_i_fu_230_p2_carry_i_1
       (.I0(Q[4]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    mode_off_i_fu_230_p2_carry_i_2
       (.I0(Q[3]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    mode_off_i_fu_230_p2_carry_i_3
       (.I0(Q[2]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    mode_off_i_fu_230_p2_carry_i_4
       (.I0(Q[1]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \rdata[0]_i_1 
       (.I0(\rdata_reg[0]_i_2_n_0 ),
        .I1(s_axi_CONTROL_BUS_ARADDR[2]),
        .I2(Loop_loop_height_pro_U0_ap_start),
        .I3(s_axi_CONTROL_BUS_ARADDR[3]),
        .I4(\int_ier_reg_n_0_[0] ),
        .I5(\rdata[0]_i_3_n_0 ),
        .O(\rdata[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[0]_i_3 
       (.I0(s_axi_CONTROL_BUS_ARADDR[5]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .O(\rdata[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_4 
       (.I0(\int_rows_reg[31]_0 [0]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(\int_channels_reg[31]_0 [0]),
        .I3(s_axi_CONTROL_BUS_ARADDR[5]),
        .I4(int_gie),
        .O(\rdata[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_5 
       (.I0(\int_cols_reg[31]_0 [0]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(Q[0]),
        .I3(s_axi_CONTROL_BUS_ARADDR[5]),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\rdata[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_1 
       (.I0(\int_cols_reg[31]_0 [10]),
        .I1(Q[10]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [10]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(\int_channels_reg[31]_0 [10]),
        .O(\rdata[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_1 
       (.I0(\int_cols_reg[31]_0 [11]),
        .I1(Q[11]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [11]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(\int_channels_reg[31]_0 [11]),
        .O(\rdata[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_1 
       (.I0(\int_cols_reg[31]_0 [12]),
        .I1(Q[12]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [12]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(\int_channels_reg[31]_0 [12]),
        .O(\rdata[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_1 
       (.I0(\int_cols_reg[31]_0 [13]),
        .I1(Q[13]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [13]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(\int_channels_reg[31]_0 [13]),
        .O(\rdata[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_1 
       (.I0(\int_cols_reg[31]_0 [14]),
        .I1(Q[14]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [14]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(\int_channels_reg[31]_0 [14]),
        .O(\rdata[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_1 
       (.I0(\int_cols_reg[31]_0 [15]),
        .I1(Q[15]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [15]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(\int_channels_reg[31]_0 [15]),
        .O(\rdata[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[16]_i_1 
       (.I0(\int_cols_reg[31]_0 [16]),
        .I1(Q[16]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [16]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(\int_channels_reg[31]_0 [16]),
        .O(\rdata[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[17]_i_1 
       (.I0(\int_cols_reg[31]_0 [17]),
        .I1(Q[17]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [17]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(\int_channels_reg[31]_0 [17]),
        .O(\rdata[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[18]_i_1 
       (.I0(\int_cols_reg[31]_0 [18]),
        .I1(Q[18]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [18]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(\int_channels_reg[31]_0 [18]),
        .O(\rdata[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[19]_i_1 
       (.I0(\int_cols_reg[31]_0 [19]),
        .I1(Q[19]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [19]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(\int_channels_reg[31]_0 [19]),
        .O(\rdata[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \rdata[1]_i_2 
       (.I0(data0[1]),
        .I1(s_axi_CONTROL_BUS_ARADDR[3]),
        .I2(p_0_in),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .O(\rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88BB8888B888B888)) 
    \rdata[1]_i_3 
       (.I0(\rdata[1]_i_4_n_0 ),
        .I1(s_axi_CONTROL_BUS_ARADDR[3]),
        .I2(\int_rows_reg[31]_0 [1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .I4(\int_channels_reg[31]_0 [1]),
        .I5(s_axi_CONTROL_BUS_ARADDR[5]),
        .O(\rdata[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_4 
       (.I0(\int_cols_reg[31]_0 [1]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(Q[1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[5]),
        .I4(p_1_in),
        .O(\rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[20]_i_1 
       (.I0(\int_cols_reg[31]_0 [20]),
        .I1(Q[20]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [20]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(\int_channels_reg[31]_0 [20]),
        .O(\rdata[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[21]_i_1 
       (.I0(\int_cols_reg[31]_0 [21]),
        .I1(Q[21]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [21]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(\int_channels_reg[31]_0 [21]),
        .O(\rdata[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[22]_i_1 
       (.I0(\int_cols_reg[31]_0 [22]),
        .I1(Q[22]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [22]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(\int_channels_reg[31]_0 [22]),
        .O(\rdata[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[23]_i_1 
       (.I0(\int_cols_reg[31]_0 [23]),
        .I1(Q[23]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [23]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(\int_channels_reg[31]_0 [23]),
        .O(\rdata[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[24]_i_1 
       (.I0(\int_cols_reg[31]_0 [24]),
        .I1(Q[24]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [24]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(\int_channels_reg[31]_0 [24]),
        .O(\rdata[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[25]_i_1 
       (.I0(\int_cols_reg[31]_0 [25]),
        .I1(Q[25]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [25]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(\int_channels_reg[31]_0 [25]),
        .O(\rdata[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[26]_i_1 
       (.I0(\int_cols_reg[31]_0 [26]),
        .I1(Q[26]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [26]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(\int_channels_reg[31]_0 [26]),
        .O(\rdata[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[27]_i_1 
       (.I0(\int_cols_reg[31]_0 [27]),
        .I1(Q[27]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [27]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(\int_channels_reg[31]_0 [27]),
        .O(\rdata[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[28]_i_1 
       (.I0(\int_cols_reg[31]_0 [28]),
        .I1(Q[28]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [28]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(\int_channels_reg[31]_0 [28]),
        .O(\rdata[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[29]_i_1 
       (.I0(\int_cols_reg[31]_0 [29]),
        .I1(Q[29]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [29]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(\int_channels_reg[31]_0 [29]),
        .O(\rdata[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F0F00000000044)) 
    \rdata[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[3]),
        .I1(data0[2]),
        .I2(\rdata[2]_i_2_n_0 ),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(s_axi_CONTROL_BUS_ARADDR[2]),
        .O(\rdata[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_2 
       (.I0(\int_cols_reg[31]_0 [2]),
        .I1(Q[2]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [2]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(\int_channels_reg[31]_0 [2]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[30]_i_1 
       (.I0(\int_cols_reg[31]_0 [30]),
        .I1(Q[30]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [30]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(\int_channels_reg[31]_0 [30]),
        .O(\rdata[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8A8AAAAAAAAAA)) 
    \rdata[31]_i_1 
       (.I0(ar_hs),
        .I1(s_axi_CONTROL_BUS_ARADDR[0]),
        .I2(s_axi_CONTROL_BUS_ARADDR[1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(s_axi_CONTROL_BUS_ARADDR[2]),
        .O(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_CONTROL_BUS_ARVALID),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[31]_i_3 
       (.I0(\int_cols_reg[31]_0 [31]),
        .I1(mode),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [31]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(\int_channels_reg[31]_0 [31]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8880)) 
    \rdata[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F0F00000000044)) 
    \rdata[3]_i_2 
       (.I0(s_axi_CONTROL_BUS_ARADDR[3]),
        .I1(data0[3]),
        .I2(\rdata[3]_i_3_n_0 ),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(s_axi_CONTROL_BUS_ARADDR[2]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_3 
       (.I0(\int_cols_reg[31]_0 [3]),
        .I1(Q[3]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [3]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(\int_channels_reg[31]_0 [3]),
        .O(\rdata[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_1 
       (.I0(\int_cols_reg[31]_0 [4]),
        .I1(Q[4]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [4]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(\int_channels_reg[31]_0 [4]),
        .O(\rdata[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_1 
       (.I0(\int_cols_reg[31]_0 [5]),
        .I1(Q[5]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [5]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(\int_channels_reg[31]_0 [5]),
        .O(\rdata[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_1 
       (.I0(\int_cols_reg[31]_0 [6]),
        .I1(Q[6]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [6]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(\int_channels_reg[31]_0 [6]),
        .O(\rdata[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \rdata[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[1]),
        .I1(s_axi_CONTROL_BUS_ARADDR[0]),
        .I2(\rdata[7]_i_2_n_0 ),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .I4(s_axi_CONTROL_BUS_ARVALID),
        .I5(s_axi_CONTROL_BUS_RDATA[7]),
        .O(\rdata[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7F7F77F7C7F7F)) 
    \rdata[7]_i_2 
       (.I0(\rdata[7]_i_3_n_0 ),
        .I1(s_axi_CONTROL_BUS_ARADDR[2]),
        .I2(s_axi_CONTROL_BUS_ARADDR[5]),
        .I3(s_axi_CONTROL_BUS_ARADDR[3]),
        .I4(data0[7]),
        .I5(s_axi_CONTROL_BUS_ARADDR[4]),
        .O(\rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_3 
       (.I0(\int_cols_reg[31]_0 [7]),
        .I1(Q[7]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [7]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(\int_channels_reg[31]_0 [7]),
        .O(\rdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_1 
       (.I0(\int_cols_reg[31]_0 [8]),
        .I1(Q[8]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [8]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(\int_channels_reg[31]_0 [8]),
        .O(\rdata[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_1 
       (.I0(\int_cols_reg[31]_0 [9]),
        .I1(Q[9]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [9]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(\int_channels_reg[31]_0 [9]),
        .O(\rdata[9]_i_1_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[0]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[0]),
        .R(\rdata[3]_i_1_n_0 ));
  MUXF7 \rdata_reg[0]_i_2 
       (.I0(\rdata[0]_i_4_n_0 ),
        .I1(\rdata[0]_i_5_n_0 ),
        .O(\rdata_reg[0]_i_2_n_0 ),
        .S(s_axi_CONTROL_BUS_ARADDR[3]));
  FDRE \rdata_reg[10] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata_reg[1]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[1]),
        .R(\rdata[3]_i_1_n_0 ));
  MUXF7 \rdata_reg[1]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(\rdata[1]_i_3_n_0 ),
        .O(\rdata_reg[1]_i_1_n_0 ),
        .S(s_axi_CONTROL_BUS_ARADDR[2]));
  FDRE \rdata_reg[20] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[2]),
        .R(\rdata[3]_i_1_n_0 ));
  FDRE \rdata_reg[30] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_2_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[3]),
        .R(\rdata[3]_i_1_n_0 ));
  FDRE \rdata_reg[4] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[4]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[5]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[6]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(AXI_LITE_clk),
        .CE(1'b1),
        .D(\rdata[7]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[9]),
        .R(\rdata[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4504)) 
    tmp_104_1_i_i_fu_509_p2_carry__0_i_1
       (.I0(\int_rows_reg[31]_0 [11]),
        .I1(\tmp_104_1_i_i_reg_1295_reg[0] ),
        .I2(\tmp_104_2_i_i_reg_1306_reg[0] [2]),
        .I3(\int_rows_reg[31]_0 [10]),
        .O(\int_rows_reg[11]_2 ));
  LUT4 #(
    .INIT(16'h2441)) 
    tmp_104_1_i_i_fu_509_p2_carry__0_i_3
       (.I0(\int_rows_reg[31]_0 [11]),
        .I1(\tmp_104_2_i_i_reg_1306_reg[0] [2]),
        .I2(\tmp_104_1_i_i_reg_1295_reg[0] ),
        .I3(\int_rows_reg[31]_0 [10]),
        .O(\int_rows_reg[11]_1 ));
  LUT4 #(
    .INIT(16'h6006)) 
    tmp_104_1_i_i_fu_509_p2_carry_i_8
       (.I0(\int_rows_reg[31]_0 [1]),
        .I1(\tmp_104_2_i_i_reg_1306_reg[0] [1]),
        .I2(\int_rows_reg[31]_0 [0]),
        .I3(\tmp_104_2_i_i_reg_1306_reg[0] [0]),
        .O(\int_rows_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h2441)) 
    tmp_104_2_i_i_fu_520_p2_carry__0_i_3
       (.I0(\int_rows_reg[31]_0 [11]),
        .I1(\tmp_104_2_i_i_reg_1306_reg[0] [2]),
        .I2(\tmp_104_2_i_i_reg_1306_reg[0]_0 ),
        .I3(\int_rows_reg[31]_0 [10]),
        .O(\int_rows_reg[11]_0 ));
  LUT4 #(
    .INIT(16'hE888)) 
    tmp_28_i_i_fu_776_p2_carry__0_i_2
       (.I0(\int_cols_reg[31]_0 [9]),
        .I1(tmp_28_i_i_fu_776_p2_carry__0),
        .I2(tmp_28_i_i_fu_776_p2_carry__0_0),
        .I3(\int_cols_reg[31]_0 [8]),
        .O(\int_cols_reg[9]_0 ));
  LUT4 #(
    .INIT(16'h2441)) 
    tmp_28_i_i_fu_776_p2_carry__0_i_3
       (.I0(\int_cols_reg[31]_0 [11]),
        .I1(tmp_28_i_i_fu_776_p2_carry__0_1[2]),
        .I2(tmp_28_i_i_fu_776_p2_carry__0_2),
        .I3(\int_cols_reg[31]_0 [10]),
        .O(\int_cols_reg[11]_0 ));
  LUT4 #(
    .INIT(16'hB828)) 
    tmp_28_i_i_fu_776_p2_carry_i_4
       (.I0(\int_cols_reg[31]_0 [1]),
        .I1(tmp_28_i_i_fu_776_p2_carry__0_1[1]),
        .I2(tmp_28_i_i_fu_776_p2_carry__0_1[0]),
        .I3(\int_cols_reg[31]_0 [0]),
        .O(DI));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_CONTROL_BUS_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(AXI_LITE_clk),
        .CE(waddr),
        .D(s_axi_CONTROL_BUS_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(AXI_LITE_clk),
        .CE(waddr),
        .D(s_axi_CONTROL_BUS_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(AXI_LITE_clk),
        .CE(waddr),
        .D(s_axi_CONTROL_BUS_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(AXI_LITE_clk),
        .CE(waddr),
        .D(s_axi_CONTROL_BUS_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(AXI_LITE_clk),
        .CE(waddr),
        .D(s_axi_CONTROL_BUS_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(AXI_LITE_clk),
        .CE(waddr),
        .D(s_axi_CONTROL_BUS_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilate_hls_mul_31hbi
   (D,
    Q,
    buff2_reg,
    ap_clk);
  output [41:0]D;
  input [10:0]Q;
  input [30:0]buff2_reg;
  input ap_clk;

  wire [41:0]D;
  wire [10:0]Q;
  wire ap_clk;
  wire [30:0]buff2_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilate_hls_mul_31hbi_MulnS_2 dilate_hls_mul_31hbi_MulnS_2_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .buff2_reg_0(buff2_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilate_hls_mul_31hbi_MulnS_2
   (D,
    Q,
    buff2_reg_0,
    ap_clk);
  output [41:0]D;
  input [10:0]Q;
  input [30:0]buff2_reg_0;
  input ap_clk;

  wire [41:0]D;
  (* RTL_KEEP = "true" *) wire [10:0]Q;
  wire ap_clk;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  (* RTL_KEEP = "true" *) wire [30:0]buff2_reg_0;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff2_reg_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff2_reg_0[30:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,D[41:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_89),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_96),
        .Q(D[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilate_hls_mul_32bkb
   (buff2_reg,
    ap_sync_reg_Block_Mat_exit406734_U0_ap_ready_reg,
    in,
    S,
    \buff2_reg[7] ,
    \buff2_reg[11] ,
    \buff2_reg[15] ,
    buff2_reg_0,
    buff2_reg_1,
    buff2_reg_2,
    buff2_reg_3,
    Q,
    buff2_reg_4,
    ap_clk,
    buff2_reg_5,
    ap_sync_reg_Block_Mat_exit406734_U0_ap_ready,
    Loop_loop_height_pro_U0_ap_start,
    buff2_reg_6,
    CO);
  output [30:0]buff2_reg;
  output ap_sync_reg_Block_Mat_exit406734_U0_ap_ready_reg;
  output [0:0]in;
  output [2:0]S;
  output [3:0]\buff2_reg[7] ;
  output [3:0]\buff2_reg[11] ;
  output [3:0]\buff2_reg[15] ;
  output [3:0]buff2_reg_0;
  output [3:0]buff2_reg_1;
  output [3:0]buff2_reg_2;
  output [3:0]buff2_reg_3;
  input [31:0]Q;
  input [31:0]buff2_reg_4;
  input ap_clk;
  input [4:0]buff2_reg_5;
  input ap_sync_reg_Block_Mat_exit406734_U0_ap_ready;
  input Loop_loop_height_pro_U0_ap_start;
  input buff2_reg_6;
  input [0:0]CO;

  wire [0:0]CO;
  wire Loop_loop_height_pro_U0_ap_start;
  wire [31:0]Q;
  wire [2:0]S;
  wire ap_clk;
  wire ap_sync_reg_Block_Mat_exit406734_U0_ap_ready;
  wire ap_sync_reg_Block_Mat_exit406734_U0_ap_ready_reg;
  wire [30:0]buff2_reg;
  wire [3:0]\buff2_reg[11] ;
  wire [3:0]\buff2_reg[15] ;
  wire [3:0]\buff2_reg[7] ;
  wire [3:0]buff2_reg_0;
  wire [3:0]buff2_reg_1;
  wire [3:0]buff2_reg_2;
  wire [3:0]buff2_reg_3;
  wire [31:0]buff2_reg_4;
  wire [4:0]buff2_reg_5;
  wire buff2_reg_6;
  wire [0:0]in;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilate_hls_mul_32bkb_MulnS_0 dilate_hls_mul_32bkb_MulnS_0_U
       (.CO(CO),
        .Loop_loop_height_pro_U0_ap_start(Loop_loop_height_pro_U0_ap_start),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .ap_sync_reg_Block_Mat_exit406734_U0_ap_ready(ap_sync_reg_Block_Mat_exit406734_U0_ap_ready),
        .ap_sync_reg_Block_Mat_exit406734_U0_ap_ready_reg(ap_sync_reg_Block_Mat_exit406734_U0_ap_ready_reg),
        .\buff2_reg[11]_0 (\buff2_reg[11] ),
        .\buff2_reg[15]_0 (\buff2_reg[15] ),
        .\buff2_reg[7]_0 (\buff2_reg[7] ),
        .buff2_reg_0(buff2_reg),
        .buff2_reg_1(buff2_reg_0),
        .buff2_reg_2(buff2_reg_1),
        .buff2_reg_3(buff2_reg_2),
        .buff2_reg_4(buff2_reg_3),
        .buff2_reg_5(buff2_reg_4),
        .buff2_reg_6(buff2_reg_5),
        .buff2_reg_7(buff2_reg_6),
        .in(in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilate_hls_mul_32bkb_MulnS_0
   (buff2_reg_0,
    ap_sync_reg_Block_Mat_exit406734_U0_ap_ready_reg,
    in,
    S,
    \buff2_reg[7]_0 ,
    \buff2_reg[11]_0 ,
    \buff2_reg[15]_0 ,
    buff2_reg_1,
    buff2_reg_2,
    buff2_reg_3,
    buff2_reg_4,
    Q,
    buff2_reg_5,
    ap_clk,
    buff2_reg_6,
    ap_sync_reg_Block_Mat_exit406734_U0_ap_ready,
    Loop_loop_height_pro_U0_ap_start,
    buff2_reg_7,
    CO);
  output [30:0]buff2_reg_0;
  output ap_sync_reg_Block_Mat_exit406734_U0_ap_ready_reg;
  output [0:0]in;
  output [2:0]S;
  output [3:0]\buff2_reg[7]_0 ;
  output [3:0]\buff2_reg[11]_0 ;
  output [3:0]\buff2_reg[15]_0 ;
  output [3:0]buff2_reg_1;
  output [3:0]buff2_reg_2;
  output [3:0]buff2_reg_3;
  output [3:0]buff2_reg_4;
  input [31:0]Q;
  input [31:0]buff2_reg_5;
  input ap_clk;
  input [4:0]buff2_reg_6;
  input ap_sync_reg_Block_Mat_exit406734_U0_ap_ready;
  input Loop_loop_height_pro_U0_ap_start;
  input buff2_reg_7;
  input [0:0]CO;

  wire [0:0]CO;
  wire Loop_loop_height_pro_U0_ap_start;
  (* RTL_KEEP = "true" *) wire [31:0]Q;
  wire [2:0]S;
  wire ap_clk;
  wire ap_sync_reg_Block_Mat_exit406734_U0_ap_ready;
  wire ap_sync_reg_Block_Mat_exit406734_U0_ap_ready_reg;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_24;
  wire buff0_reg_n_25;
  wire buff0_reg_n_26;
  wire buff0_reg_n_27;
  wire buff0_reg_n_28;
  wire buff0_reg_n_29;
  wire buff0_reg_n_30;
  wire buff0_reg_n_31;
  wire buff0_reg_n_32;
  wire buff0_reg_n_33;
  wire buff0_reg_n_34;
  wire buff0_reg_n_35;
  wire buff0_reg_n_36;
  wire buff0_reg_n_37;
  wire buff0_reg_n_38;
  wire buff0_reg_n_39;
  wire buff0_reg_n_40;
  wire buff0_reg_n_41;
  wire buff0_reg_n_42;
  wire buff0_reg_n_43;
  wire buff0_reg_n_44;
  wire buff0_reg_n_45;
  wire buff0_reg_n_46;
  wire buff0_reg_n_47;
  wire buff0_reg_n_48;
  wire buff0_reg_n_49;
  wire buff0_reg_n_50;
  wire buff0_reg_n_51;
  wire buff0_reg_n_52;
  wire buff0_reg_n_53;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire [3:0]\buff2_reg[11]_0 ;
  wire [3:0]\buff2_reg[15]_0 ;
  wire [3:0]\buff2_reg[7]_0 ;
  wire [30:0]buff2_reg_0;
  wire [3:0]buff2_reg_1;
  wire [3:0]buff2_reg_2;
  wire [3:0]buff2_reg_3;
  wire [3:0]buff2_reg_4;
  (* RTL_KEEP = "true" *) wire [31:0]buff2_reg_5;
  wire [4:0]buff2_reg_6;
  wire buff2_reg_7;
  wire [1:1]buff2_reg__0;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire grp_fu_90_ce;
  wire [0:0]in;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'h0040)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(ap_sync_reg_Block_Mat_exit406734_U0_ap_ready),
        .I1(Loop_loop_height_pro_U0_ap_start),
        .I2(buff2_reg_6[0]),
        .I3(buff2_reg_7),
        .O(ap_sync_reg_Block_Mat_exit406734_U0_ap_ready_reg));
  LUT2 #(
    .INIT(4'h2)) 
    b_inferred_i_1
       (.I0(buff2_reg_0[30]),
        .I1(CO),
        .O(in));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff2_reg_5[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({buff0_reg_n_24,buff0_reg_n_25,buff0_reg_n_26,buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Q[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_90_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_90_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_90_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    buff0_reg_i_1
       (.I0(buff2_reg_6[3]),
        .I1(buff2_reg_6[4]),
        .I2(buff2_reg_6[2]),
        .I3(ap_sync_reg_Block_Mat_exit406734_U0_ap_ready_reg),
        .I4(buff2_reg_6[1]),
        .O(grp_fu_90_ce));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({buff0_reg_n_24,buff0_reg_n_25,buff0_reg_n_26,buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_90_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_90_ce),
        .CEP(grp_fu_90_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(buff0_reg_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff2_reg_5[31],buff2_reg_5[31],buff2_reg_5[31],buff2_reg_5[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_90_ce),
        .CEA2(grp_fu_90_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_90_ce),
        .CEB2(grp_fu_90_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_90_ce),
        .CEP(grp_fu_90_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_0[30:16]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(\buff1_reg_n_0_[0] ),
        .Q(buff2_reg_0[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(\buff1_reg_n_0_[10] ),
        .Q(buff2_reg_0[9]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(\buff1_reg_n_0_[11] ),
        .Q(buff2_reg_0[10]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(\buff1_reg_n_0_[12] ),
        .Q(buff2_reg_0[11]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(\buff1_reg_n_0_[13] ),
        .Q(buff2_reg_0[12]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(\buff1_reg_n_0_[14] ),
        .Q(buff2_reg_0[13]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(\buff1_reg_n_0_[15] ),
        .Q(buff2_reg_0[14]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(\buff1_reg_n_0_[16] ),
        .Q(buff2_reg_0[15]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(\buff1_reg_n_0_[1] ),
        .Q(buff2_reg__0),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(\buff1_reg_n_0_[2] ),
        .Q(buff2_reg_0[1]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(\buff1_reg_n_0_[3] ),
        .Q(buff2_reg_0[2]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(\buff1_reg_n_0_[4] ),
        .Q(buff2_reg_0[3]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(\buff1_reg_n_0_[5] ),
        .Q(buff2_reg_0[4]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(\buff1_reg_n_0_[6] ),
        .Q(buff2_reg_0[5]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(\buff1_reg_n_0_[7] ),
        .Q(buff2_reg_0[6]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(\buff1_reg_n_0_[8] ),
        .Q(buff2_reg_0[7]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_90_ce),
        .D(\buff1_reg_n_0_[9] ),
        .Q(buff2_reg_0[8]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__0_i_1
       (.I0(buff2_reg_0[6]),
        .O(\buff2_reg[7]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__0_i_2
       (.I0(buff2_reg_0[5]),
        .O(\buff2_reg[7]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__0_i_3
       (.I0(buff2_reg_0[4]),
        .O(\buff2_reg[7]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__0_i_4
       (.I0(buff2_reg_0[3]),
        .O(\buff2_reg[7]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__1_i_1
       (.I0(buff2_reg_0[10]),
        .O(\buff2_reg[11]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__1_i_2
       (.I0(buff2_reg_0[9]),
        .O(\buff2_reg[11]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__1_i_3
       (.I0(buff2_reg_0[8]),
        .O(\buff2_reg[11]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__1_i_4
       (.I0(buff2_reg_0[7]),
        .O(\buff2_reg[11]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__2_i_1
       (.I0(buff2_reg_0[14]),
        .O(\buff2_reg[15]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__2_i_2
       (.I0(buff2_reg_0[13]),
        .O(\buff2_reg[15]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__2_i_3
       (.I0(buff2_reg_0[12]),
        .O(\buff2_reg[15]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__2_i_4
       (.I0(buff2_reg_0[11]),
        .O(\buff2_reg[15]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__3_i_1
       (.I0(buff2_reg_0[18]),
        .O(buff2_reg_1[3]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__3_i_2
       (.I0(buff2_reg_0[17]),
        .O(buff2_reg_1[2]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__3_i_3
       (.I0(buff2_reg_0[16]),
        .O(buff2_reg_1[1]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__3_i_4
       (.I0(buff2_reg_0[15]),
        .O(buff2_reg_1[0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__4_i_1
       (.I0(buff2_reg_0[22]),
        .O(buff2_reg_2[3]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__4_i_2
       (.I0(buff2_reg_0[21]),
        .O(buff2_reg_2[2]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__4_i_3
       (.I0(buff2_reg_0[20]),
        .O(buff2_reg_2[1]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__4_i_4
       (.I0(buff2_reg_0[19]),
        .O(buff2_reg_2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__5_i_1
       (.I0(buff2_reg_0[26]),
        .O(buff2_reg_3[3]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__5_i_2
       (.I0(buff2_reg_0[25]),
        .O(buff2_reg_3[2]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__5_i_3
       (.I0(buff2_reg_0[24]),
        .O(buff2_reg_3[1]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__5_i_4
       (.I0(buff2_reg_0[23]),
        .O(buff2_reg_3[0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__6_i_1
       (.I0(buff2_reg_0[30]),
        .O(buff2_reg_4[3]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__6_i_2
       (.I0(buff2_reg_0[29]),
        .O(buff2_reg_4[2]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__6_i_3
       (.I0(buff2_reg_0[28]),
        .O(buff2_reg_4[1]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry__6_i_4
       (.I0(buff2_reg_0[27]),
        .O(buff2_reg_4[0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry_i_1
       (.I0(buff2_reg_0[2]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry_i_2
       (.I0(buff2_reg_0[1]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    p_neg_i_fu_114_p2_carry_i_3
       (.I0(buff2_reg__0),
        .O(S[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilate_hls_mul_32cud
   (P,
    buff2_reg,
    \buff2_reg[16] ,
    in,
    buff2_reg_0,
    ap_clk,
    Q,
    ap_return_preg);
  output [14:0]P;
  output [31:0]buff2_reg;
  output [16:0]\buff2_reg[16] ;
  input [30:0]in;
  input [31:0]buff2_reg_0;
  input ap_clk;
  input [0:0]Q;
  input [31:0]ap_return_preg;

  wire [14:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire [31:0]ap_return_preg;
  wire [31:0]buff2_reg;
  wire [16:0]\buff2_reg[16] ;
  wire [31:0]buff2_reg_0;
  wire [30:0]in;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilate_hls_mul_32cud_MulnS_1 dilate_hls_mul_32cud_MulnS_1_U
       (.P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_return_preg(ap_return_preg),
        .\buff2_reg[16]_0 (\buff2_reg[16] ),
        .buff2_reg_0(buff2_reg),
        .buff2_reg_1(buff2_reg_0),
        .in(in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilate_hls_mul_32cud_MulnS_1
   (P,
    buff2_reg_0,
    \buff2_reg[16]_0 ,
    in,
    buff2_reg_1,
    ap_clk,
    Q,
    ap_return_preg);
  output [14:0]P;
  output [31:0]buff2_reg_0;
  output [16:0]\buff2_reg[16]_0 ;
  input [30:0]in;
  input [31:0]buff2_reg_1;
  input ap_clk;
  input [0:0]Q;
  input [31:0]ap_return_preg;

  wire [14:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire [31:0]ap_return_preg;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_24;
  wire buff0_reg_n_25;
  wire buff0_reg_n_26;
  wire buff0_reg_n_27;
  wire buff0_reg_n_28;
  wire buff0_reg_n_29;
  wire buff0_reg_n_30;
  wire buff0_reg_n_31;
  wire buff0_reg_n_32;
  wire buff0_reg_n_33;
  wire buff0_reg_n_34;
  wire buff0_reg_n_35;
  wire buff0_reg_n_36;
  wire buff0_reg_n_37;
  wire buff0_reg_n_38;
  wire buff0_reg_n_39;
  wire buff0_reg_n_40;
  wire buff0_reg_n_41;
  wire buff0_reg_n_42;
  wire buff0_reg_n_43;
  wire buff0_reg_n_44;
  wire buff0_reg_n_45;
  wire buff0_reg_n_46;
  wire buff0_reg_n_47;
  wire buff0_reg_n_48;
  wire buff0_reg_n_49;
  wire buff0_reg_n_50;
  wire buff0_reg_n_51;
  wire buff0_reg_n_52;
  wire buff0_reg_n_53;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire [16:0]\buff2_reg[16]_0 ;
  wire [31:0]buff2_reg_0;
  (* RTL_KEEP = "true" *) wire [31:0]buff2_reg_1;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  (* RTL_KEEP = "true" *) wire [30:0]in;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__1 
       (.I0(\buff2_reg[16]_0 [0]),
        .I1(Q),
        .I2(ap_return_preg[0]),
        .O(buff2_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][10]_srl3_i_1 
       (.I0(\buff2_reg[16]_0 [10]),
        .I1(Q),
        .I2(ap_return_preg[10]),
        .O(buff2_reg_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][11]_srl3_i_1 
       (.I0(\buff2_reg[16]_0 [11]),
        .I1(Q),
        .I2(ap_return_preg[11]),
        .O(buff2_reg_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][12]_srl3_i_1 
       (.I0(\buff2_reg[16]_0 [12]),
        .I1(Q),
        .I2(ap_return_preg[12]),
        .O(buff2_reg_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][13]_srl3_i_1 
       (.I0(\buff2_reg[16]_0 [13]),
        .I1(Q),
        .I2(ap_return_preg[13]),
        .O(buff2_reg_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][14]_srl3_i_1 
       (.I0(\buff2_reg[16]_0 [14]),
        .I1(Q),
        .I2(ap_return_preg[14]),
        .O(buff2_reg_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][15]_srl3_i_1 
       (.I0(\buff2_reg[16]_0 [15]),
        .I1(Q),
        .I2(ap_return_preg[15]),
        .O(buff2_reg_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][16]_srl3_i_1 
       (.I0(\buff2_reg[16]_0 [16]),
        .I1(Q),
        .I2(ap_return_preg[16]),
        .O(buff2_reg_0[16]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][17]_srl3_i_1 
       (.I0(P[0]),
        .I1(Q),
        .I2(ap_return_preg[17]),
        .O(buff2_reg_0[17]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][18]_srl3_i_1 
       (.I0(P[1]),
        .I1(Q),
        .I2(ap_return_preg[18]),
        .O(buff2_reg_0[18]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][19]_srl3_i_1 
       (.I0(P[2]),
        .I1(Q),
        .I2(ap_return_preg[19]),
        .O(buff2_reg_0[19]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][1]_srl3_i_1__1 
       (.I0(\buff2_reg[16]_0 [1]),
        .I1(Q),
        .I2(ap_return_preg[1]),
        .O(buff2_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][20]_srl3_i_1 
       (.I0(P[3]),
        .I1(Q),
        .I2(ap_return_preg[20]),
        .O(buff2_reg_0[20]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][21]_srl3_i_1 
       (.I0(P[4]),
        .I1(Q),
        .I2(ap_return_preg[21]),
        .O(buff2_reg_0[21]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][22]_srl3_i_1 
       (.I0(P[5]),
        .I1(Q),
        .I2(ap_return_preg[22]),
        .O(buff2_reg_0[22]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][23]_srl3_i_1 
       (.I0(P[6]),
        .I1(Q),
        .I2(ap_return_preg[23]),
        .O(buff2_reg_0[23]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][24]_srl3_i_1 
       (.I0(P[7]),
        .I1(Q),
        .I2(ap_return_preg[24]),
        .O(buff2_reg_0[24]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][25]_srl3_i_1 
       (.I0(P[8]),
        .I1(Q),
        .I2(ap_return_preg[25]),
        .O(buff2_reg_0[25]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][26]_srl3_i_1 
       (.I0(P[9]),
        .I1(Q),
        .I2(ap_return_preg[26]),
        .O(buff2_reg_0[26]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][27]_srl3_i_1 
       (.I0(P[10]),
        .I1(Q),
        .I2(ap_return_preg[27]),
        .O(buff2_reg_0[27]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][28]_srl3_i_1 
       (.I0(P[11]),
        .I1(Q),
        .I2(ap_return_preg[28]),
        .O(buff2_reg_0[28]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][29]_srl3_i_1 
       (.I0(P[12]),
        .I1(Q),
        .I2(ap_return_preg[29]),
        .O(buff2_reg_0[29]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][2]_srl3_i_1 
       (.I0(\buff2_reg[16]_0 [2]),
        .I1(Q),
        .I2(ap_return_preg[2]),
        .O(buff2_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][30]_srl3_i_1 
       (.I0(P[13]),
        .I1(Q),
        .I2(ap_return_preg[30]),
        .O(buff2_reg_0[30]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][31]_srl3_i_1 
       (.I0(P[14]),
        .I1(Q),
        .I2(ap_return_preg[31]),
        .O(buff2_reg_0[31]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][3]_srl3_i_1 
       (.I0(\buff2_reg[16]_0 [3]),
        .I1(Q),
        .I2(ap_return_preg[3]),
        .O(buff2_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][4]_srl3_i_1 
       (.I0(\buff2_reg[16]_0 [4]),
        .I1(Q),
        .I2(ap_return_preg[4]),
        .O(buff2_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][5]_srl3_i_1 
       (.I0(\buff2_reg[16]_0 [5]),
        .I1(Q),
        .I2(ap_return_preg[5]),
        .O(buff2_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][6]_srl3_i_1 
       (.I0(\buff2_reg[16]_0 [6]),
        .I1(Q),
        .I2(ap_return_preg[6]),
        .O(buff2_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][7]_srl3_i_1 
       (.I0(\buff2_reg[16]_0 [7]),
        .I1(Q),
        .I2(ap_return_preg[7]),
        .O(buff2_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][8]_srl3_i_1 
       (.I0(\buff2_reg[16]_0 [8]),
        .I1(Q),
        .I2(ap_return_preg[8]),
        .O(buff2_reg_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][9]_srl3_i_1 
       (.I0(\buff2_reg[16]_0 [9]),
        .I1(Q),
        .I2(ap_return_preg[9]),
        .O(buff2_reg_0[9]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff2_reg_1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({buff0_reg_n_24,buff0_reg_n_25,buff0_reg_n_26,buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({buff0_reg_n_24,buff0_reg_n_25,buff0_reg_n_26,buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({in[30],in[30],in[30],in[30],in[30:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff2_reg_1[31],buff2_reg_1[31],buff2_reg_1[31],buff2_reg_1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,P}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[0] ),
        .Q(\buff2_reg[16]_0 [0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[10] ),
        .Q(\buff2_reg[16]_0 [10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[11] ),
        .Q(\buff2_reg[16]_0 [11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[12] ),
        .Q(\buff2_reg[16]_0 [12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[13] ),
        .Q(\buff2_reg[16]_0 [13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[14] ),
        .Q(\buff2_reg[16]_0 [14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[15] ),
        .Q(\buff2_reg[16]_0 [15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[16] ),
        .Q(\buff2_reg[16]_0 [16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[1] ),
        .Q(\buff2_reg[16]_0 [1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[2] ),
        .Q(\buff2_reg[16]_0 [2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[3] ),
        .Q(\buff2_reg[16]_0 [3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[4] ),
        .Q(\buff2_reg[16]_0 [4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[5] ),
        .Q(\buff2_reg[16]_0 [5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[6] ),
        .Q(\buff2_reg[16]_0 [6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[7] ),
        .Q(\buff2_reg[16]_0 [7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[8] ),
        .Q(\buff2_reg[16]_0 [8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[9] ),
        .Q(\buff2_reg[16]_0 [9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d1_A
   (D,
    p_neg393_i_loc_c757_full_n,
    p_neg393_i_loc_c757_empty_n,
    internal_full_n_reg_0,
    \SRL_SIG_reg[0][10] ,
    shiftReg_ce,
    out,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    p_neg393_i_loc_c_empty_n,
    switch_loc_c_empty_n,
    tmp_15_loc_c_empty_n,
    p_neg393_i_cast_loc_c_empty_n,
    tmp_loc_c_empty_n,
    \mOutPtr_reg[0]_0 ,
    Loop_loop_height_pro_U0_ap_start,
    col_packets_loc_c_empty_n,
    ap_rst_n_inv);
  output [1:0]D;
  output p_neg393_i_loc_c757_full_n;
  output p_neg393_i_loc_c757_empty_n;
  output internal_full_n_reg_0;
  output [10:0]\SRL_SIG_reg[0][10] ;
  input shiftReg_ce;
  input [10:0]out;
  input ap_clk;
  input ap_rst_n;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input p_neg393_i_loc_c_empty_n;
  input switch_loc_c_empty_n;
  input tmp_15_loc_c_empty_n;
  input p_neg393_i_cast_loc_c_empty_n;
  input tmp_loc_c_empty_n;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input Loop_loop_height_pro_U0_ap_start;
  input col_packets_loc_c_empty_n;
  input ap_rst_n_inv;

  wire [1:0]D;
  wire Loop_loop_height_pro_U0_ap_start;
  wire [10:0]\SRL_SIG_reg[0][10] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire col_packets_loc_c_empty_n;
  wire internal_empty_n_i_1__8_n_0;
  wire internal_full_n_i_1__2_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire \mOutPtr[1]_i_1__1_n_0 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [10:0]out;
  wire p_neg393_i_cast_loc_c_empty_n;
  wire p_neg393_i_loc_c757_empty_n;
  wire p_neg393_i_loc_c757_full_n;
  wire p_neg393_i_loc_c_empty_n;
  wire shiftReg_ce;
  wire switch_loc_c_empty_n;
  wire tmp_15_loc_c_empty_n;
  wire tmp_loc_c_empty_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d1_A_shiftReg U_fifo_w11_d1_A_ram
       (.D(D),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .ap_clk(ap_clk),
        .out(out),
        .\p_neg393_i_loc_read_reg_341_reg[0] (\mOutPtr_reg_n_0_[1] ),
        .\p_neg393_i_loc_read_reg_341_reg[0]_0 (\mOutPtr_reg_n_0_[0] ),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__8
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(ap_rst_n),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(shiftReg_ce),
        .I5(p_neg393_i_loc_c757_empty_n),
        .O(internal_empty_n_i_1__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_0),
        .Q(p_neg393_i_loc_c757_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(p_neg393_i_loc_c757_full_n),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(shiftReg_ce),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(internal_full_n_i_1__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_0),
        .Q(p_neg393_i_loc_c757_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(Loop_loop_height_pro_U0_ap_start),
        .I2(col_packets_loc_c_empty_n),
        .I3(p_neg393_i_loc_c757_empty_n),
        .I4(shiftReg_ce),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \tmp_loc_read_reg_1204[10]_i_2 
       (.I0(p_neg393_i_loc_c757_full_n),
        .I1(p_neg393_i_loc_c_empty_n),
        .I2(switch_loc_c_empty_n),
        .I3(tmp_15_loc_c_empty_n),
        .I4(p_neg393_i_cast_loc_c_empty_n),
        .I5(tmp_loc_c_empty_n),
        .O(internal_full_n_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d1_A_shiftReg
   (D,
    \SRL_SIG_reg[0][10]_0 ,
    shiftReg_ce,
    out,
    ap_clk,
    \p_neg393_i_loc_read_reg_341_reg[0] ,
    \p_neg393_i_loc_read_reg_341_reg[0]_0 );
  output [1:0]D;
  output [10:0]\SRL_SIG_reg[0][10]_0 ;
  input shiftReg_ce;
  input [10:0]out;
  input ap_clk;
  input \p_neg393_i_loc_read_reg_341_reg[0] ;
  input \p_neg393_i_loc_read_reg_341_reg[0]_0 ;

  wire [1:0]D;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire [10:2]\SRL_SIG_reg[0]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [10:0]out;
  wire \p_neg393_i_loc_read_reg_341_reg[0] ;
  wire \p_neg393_i_loc_read_reg_341_reg[0]_0 ;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_neg393_i_loc_read_reg_341[0]_i_1 
       (.I0(D[0]),
        .I1(\p_neg393_i_loc_read_reg_341_reg[0] ),
        .I2(\p_neg393_i_loc_read_reg_341_reg[0]_0 ),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(\SRL_SIG_reg[0][10]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_neg393_i_loc_read_reg_341[10]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(\p_neg393_i_loc_read_reg_341_reg[0] ),
        .I2(\p_neg393_i_loc_read_reg_341_reg[0]_0 ),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .O(\SRL_SIG_reg[0][10]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_neg393_i_loc_read_reg_341[1]_i_1 
       (.I0(D[1]),
        .I1(\p_neg393_i_loc_read_reg_341_reg[0] ),
        .I2(\p_neg393_i_loc_read_reg_341_reg[0]_0 ),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(\SRL_SIG_reg[0][10]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_neg393_i_loc_read_reg_341[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(\p_neg393_i_loc_read_reg_341_reg[0] ),
        .I2(\p_neg393_i_loc_read_reg_341_reg[0]_0 ),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(\SRL_SIG_reg[0][10]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_neg393_i_loc_read_reg_341[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(\p_neg393_i_loc_read_reg_341_reg[0] ),
        .I2(\p_neg393_i_loc_read_reg_341_reg[0]_0 ),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(\SRL_SIG_reg[0][10]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_neg393_i_loc_read_reg_341[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(\p_neg393_i_loc_read_reg_341_reg[0] ),
        .I2(\p_neg393_i_loc_read_reg_341_reg[0]_0 ),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(\SRL_SIG_reg[0][10]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_neg393_i_loc_read_reg_341[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(\p_neg393_i_loc_read_reg_341_reg[0] ),
        .I2(\p_neg393_i_loc_read_reg_341_reg[0]_0 ),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(\SRL_SIG_reg[0][10]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_neg393_i_loc_read_reg_341[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(\p_neg393_i_loc_read_reg_341_reg[0] ),
        .I2(\p_neg393_i_loc_read_reg_341_reg[0]_0 ),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(\SRL_SIG_reg[0][10]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_neg393_i_loc_read_reg_341[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(\p_neg393_i_loc_read_reg_341_reg[0] ),
        .I2(\p_neg393_i_loc_read_reg_341_reg[0]_0 ),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(\SRL_SIG_reg[0][10]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_neg393_i_loc_read_reg_341[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(\p_neg393_i_loc_read_reg_341_reg[0] ),
        .I2(\p_neg393_i_loc_read_reg_341_reg[0]_0 ),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(\SRL_SIG_reg[0][10]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_neg393_i_loc_read_reg_341[9]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(\p_neg393_i_loc_read_reg_341_reg[0] ),
        .I2(\p_neg393_i_loc_read_reg_341_reg[0]_0 ),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(\SRL_SIG_reg[0][10]_0 [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A
   (p_neg393_i_cast_loc_c_empty_n,
    p_neg393_i_cast_loc_c_full_n,
    internal_full_n_reg_0,
    out,
    ap_clk,
    internal_full_n_reg_1,
    internal_empty_n4_out,
    ap_rst_n,
    shiftReg_ce,
    shiftReg_ce_0,
    tmp_16_cast_loc_c_full_n,
    p_neg393_i_loc_c_full_n,
    tmp_15_loc_c_full_n,
    tmp_16_loc_c_full_n,
    \mOutPtr[2]_i_3 ,
    switch_loc_c_full_n,
    tmp_loc_c_full_n,
    rows_cast727_loc_c_full_n,
    \mOutPtr_reg[2]_0 ,
    in,
    ap_rst_n_inv,
    E);
  output p_neg393_i_cast_loc_c_empty_n;
  output p_neg393_i_cast_loc_c_full_n;
  output internal_full_n_reg_0;
  output [1:0]out;
  input ap_clk;
  input internal_full_n_reg_1;
  input internal_empty_n4_out;
  input ap_rst_n;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input tmp_16_cast_loc_c_full_n;
  input p_neg393_i_loc_c_full_n;
  input tmp_15_loc_c_full_n;
  input tmp_16_loc_c_full_n;
  input [0:0]\mOutPtr[2]_i_3 ;
  input switch_loc_c_full_n;
  input tmp_loc_c_full_n;
  input rows_cast727_loc_c_full_n;
  input \mOutPtr_reg[2]_0 ;
  input [1:0]in;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [1:0]in;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__4_n_0;
  wire internal_empty_n_i_2__0_n_0;
  wire internal_full_n_i_1__11_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__9_n_0 ;
  wire \mOutPtr[1]_i_1__2_n_0 ;
  wire \mOutPtr[2]_i_1__0_n_0 ;
  wire [0:0]\mOutPtr[2]_i_3 ;
  wire \mOutPtr[2]_i_7_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [1:0]out;
  wire p_neg393_i_cast_loc_c_empty_n;
  wire p_neg393_i_cast_loc_c_full_n;
  wire p_neg393_i_loc_c_full_n;
  wire rows_cast727_loc_c_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire switch_loc_c_full_n;
  wire tmp_15_loc_c_full_n;
  wire tmp_16_cast_loc_c_full_n;
  wire tmp_16_loc_c_full_n;
  wire tmp_loc_c_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg_12 U_fifo_w11_d2_A_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .shiftReg_ce_0(shiftReg_ce_0));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E0E000)) 
    internal_empty_n_i_1__4
       (.I0(internal_empty_n4_out),
        .I1(p_neg393_i_cast_loc_c_empty_n),
        .I2(ap_rst_n),
        .I3(mOutPtr[0]),
        .I4(internal_empty_n_i_2__0_n_0),
        .I5(mOutPtr[2]),
        .O(internal_empty_n_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    internal_empty_n_i_2__0
       (.I0(mOutPtr[1]),
        .I1(shiftReg_ce),
        .I2(shiftReg_ce_0),
        .O(internal_empty_n_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_0),
        .Q(p_neg393_i_cast_loc_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8AAAAAA)) 
    internal_full_n_i_1__11
       (.I0(p_neg393_i_cast_loc_c_full_n),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[0]),
        .I4(shiftReg_ce_0),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__11_n_0));
  FDSE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__11_n_0),
        .Q(p_neg393_i_cast_loc_c_full_n),
        .S(internal_full_n_reg_1));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__2 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA9A55AAAA9A)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr[2]),
        .I1(shiftReg_ce_0),
        .I2(shiftReg_ce),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\mOutPtr_reg[2]_0 ),
        .O(\mOutPtr[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    \mOutPtr[2]_i_5 
       (.I0(\mOutPtr[2]_i_7_n_0 ),
        .I1(tmp_16_cast_loc_c_full_n),
        .I2(p_neg393_i_loc_c_full_n),
        .I3(tmp_15_loc_c_full_n),
        .I4(tmp_16_loc_c_full_n),
        .I5(\mOutPtr[2]_i_3 ),
        .O(internal_full_n_reg_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mOutPtr[2]_i_7 
       (.I0(p_neg393_i_cast_loc_c_full_n),
        .I1(switch_loc_c_full_n),
        .I2(tmp_loc_c_full_n),
        .I3(rows_cast727_loc_c_full_n),
        .O(\mOutPtr[2]_i_7_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__9_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__2_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__0_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w11_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_1
   (p_neg393_i_loc_c_empty_n,
    p_neg393_i_loc_c_full_n,
    out,
    ap_clk,
    internal_full_n_reg_0,
    internal_empty_n4_out,
    ap_rst_n,
    shiftReg_ce,
    shiftReg_ce_0,
    \mOutPtr_reg[2]_0 ,
    in,
    ap_rst_n_inv,
    E);
  output p_neg393_i_loc_c_empty_n;
  output p_neg393_i_loc_c_full_n;
  output [10:0]out;
  input ap_clk;
  input internal_full_n_reg_0;
  input internal_empty_n4_out;
  input ap_rst_n;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input \mOutPtr_reg[2]_0 ;
  input [10:0]in;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [10:0]in;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__3_n_0;
  wire internal_empty_n_i_2__1_n_0;
  wire internal_full_n_i_1__10_n_0;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__8_n_0 ;
  wire \mOutPtr[1]_i_1__3_n_0 ;
  wire \mOutPtr[2]_i_1__1_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [10:0]out;
  wire p_neg393_i_loc_c_empty_n;
  wire p_neg393_i_loc_c_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg_11 U_fifo_w11_d2_A_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .shiftReg_ce_0(shiftReg_ce_0));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E0E000)) 
    internal_empty_n_i_1__3
       (.I0(internal_empty_n4_out),
        .I1(p_neg393_i_loc_c_empty_n),
        .I2(ap_rst_n),
        .I3(mOutPtr[0]),
        .I4(internal_empty_n_i_2__1_n_0),
        .I5(mOutPtr[2]),
        .O(internal_empty_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    internal_empty_n_i_2__1
       (.I0(mOutPtr[1]),
        .I1(shiftReg_ce),
        .I2(shiftReg_ce_0),
        .O(internal_empty_n_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_0),
        .Q(p_neg393_i_loc_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8AAAAAA)) 
    internal_full_n_i_1__10
       (.I0(p_neg393_i_loc_c_full_n),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[0]),
        .I4(shiftReg_ce_0),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__10_n_0));
  FDSE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_0),
        .Q(p_neg393_i_loc_c_full_n),
        .S(internal_full_n_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__3 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA9A55AAAA9A)) 
    \mOutPtr[2]_i_1__1 
       (.I0(mOutPtr[2]),
        .I1(shiftReg_ce_0),
        .I2(shiftReg_ce),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\mOutPtr_reg[2]_0 ),
        .O(\mOutPtr[2]_i_1__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__8_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__3_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w11_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_2
   (rows_cast727_loc_c_empty_n,
    rows_cast727_loc_c_full_n,
    internal_empty_n_reg_0,
    out,
    ap_clk,
    internal_full_n_reg_0,
    internal_empty_n4_out,
    ap_rst_n,
    shiftReg_ce,
    shiftReg_ce_0,
    p_neg393_i_loc_c_empty_n,
    tmp_15_loc_c_empty_n,
    tmp_loc_c_empty_n,
    \mOutPtr_reg[2]_0 ,
    \rows_cast727_loc_rea_reg_1209_reg[10] ,
    ap_rst_n_inv,
    E);
  output rows_cast727_loc_c_empty_n;
  output rows_cast727_loc_c_full_n;
  output internal_empty_n_reg_0;
  output [10:0]out;
  input ap_clk;
  input internal_full_n_reg_0;
  input internal_empty_n4_out;
  input ap_rst_n;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input p_neg393_i_loc_c_empty_n;
  input tmp_15_loc_c_empty_n;
  input tmp_loc_c_empty_n;
  input \mOutPtr_reg[2]_0 ;
  input [10:0]\rows_cast727_loc_rea_reg_1209_reg[10] ;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__1_n_0;
  wire internal_empty_n_i_2__5_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__6_n_0;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__4_n_0 ;
  wire \mOutPtr[1]_i_1__7_n_0 ;
  wire \mOutPtr[2]_i_1__5_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [10:0]out;
  wire p_neg393_i_loc_c_empty_n;
  wire rows_cast727_loc_c_empty_n;
  wire rows_cast727_loc_c_full_n;
  wire [10:0]\rows_cast727_loc_rea_reg_1209_reg[10] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire tmp_15_loc_c_empty_n;
  wire tmp_loc_c_empty_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg_10 U_fifo_w11_d2_A_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .out(out),
        .\rows_cast727_loc_rea_reg_1209_reg[10] (\rows_cast727_loc_rea_reg_1209_reg[10] ),
        .shiftReg_ce_0(shiftReg_ce_0));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E0E000)) 
    internal_empty_n_i_1__1
       (.I0(internal_empty_n4_out),
        .I1(rows_cast727_loc_c_empty_n),
        .I2(ap_rst_n),
        .I3(mOutPtr[0]),
        .I4(internal_empty_n_i_2__5_n_0),
        .I5(mOutPtr[2]),
        .O(internal_empty_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    internal_empty_n_i_2__5
       (.I0(mOutPtr[1]),
        .I1(shiftReg_ce),
        .I2(shiftReg_ce_0),
        .O(internal_empty_n_i_2__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_0),
        .Q(rows_cast727_loc_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8AAAAAA)) 
    internal_full_n_i_1__6
       (.I0(rows_cast727_loc_c_full_n),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[0]),
        .I4(shiftReg_ce_0),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__6_n_0));
  FDSE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_0),
        .Q(rows_cast727_loc_c_full_n),
        .S(internal_full_n_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__7 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA9A55AAAA9A)) 
    \mOutPtr[2]_i_1__5 
       (.I0(mOutPtr[2]),
        .I1(shiftReg_ce_0),
        .I2(shiftReg_ce),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\mOutPtr_reg[2]_0 ),
        .O(\mOutPtr[2]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mOutPtr[2]_i_6 
       (.I0(rows_cast727_loc_c_empty_n),
        .I1(p_neg393_i_loc_c_empty_n),
        .I2(tmp_15_loc_c_empty_n),
        .I3(tmp_loc_c_empty_n),
        .O(internal_empty_n_reg_0));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__4_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__7_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__5_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w11_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_3
   (tmp_15_loc_c_empty_n,
    tmp_15_loc_c_full_n,
    out,
    ap_clk,
    internal_full_n_reg_0,
    internal_empty_n4_out,
    ap_rst_n,
    shiftReg_ce,
    shiftReg_ce_0,
    \mOutPtr_reg[2]_0 ,
    \tmp_15_loc_read_reg_1199_reg[0] ,
    in,
    ap_rst_n_inv,
    E);
  output tmp_15_loc_c_empty_n;
  output tmp_15_loc_c_full_n;
  output [10:0]out;
  input ap_clk;
  input internal_full_n_reg_0;
  input internal_empty_n4_out;
  input ap_rst_n;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input \mOutPtr_reg[2]_0 ;
  input [0:0]\tmp_15_loc_read_reg_1199_reg[0] ;
  input [9:0]in;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [9:0]in;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__6_n_0;
  wire internal_empty_n_i_2__4_n_0;
  wire internal_full_n_i_1__7_n_0;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__5_n_0 ;
  wire \mOutPtr[1]_i_1__6_n_0 ;
  wire \mOutPtr[2]_i_1__4_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [10:0]out;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire tmp_15_loc_c_empty_n;
  wire tmp_15_loc_c_full_n;
  wire [0:0]\tmp_15_loc_read_reg_1199_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg_9 U_fifo_w11_d2_A_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .in({in,\tmp_15_loc_read_reg_1199_reg[0] }),
        .out(out),
        .shiftReg_ce_0(shiftReg_ce_0));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E0E000)) 
    internal_empty_n_i_1__6
       (.I0(internal_empty_n4_out),
        .I1(tmp_15_loc_c_empty_n),
        .I2(ap_rst_n),
        .I3(mOutPtr[0]),
        .I4(internal_empty_n_i_2__4_n_0),
        .I5(mOutPtr[2]),
        .O(internal_empty_n_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    internal_empty_n_i_2__4
       (.I0(mOutPtr[1]),
        .I1(shiftReg_ce),
        .I2(shiftReg_ce_0),
        .O(internal_empty_n_i_2__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_0),
        .Q(tmp_15_loc_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8AAAAAA)) 
    internal_full_n_i_1__7
       (.I0(tmp_15_loc_c_full_n),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[0]),
        .I4(shiftReg_ce_0),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__7_n_0));
  FDSE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_0),
        .Q(tmp_15_loc_c_full_n),
        .S(internal_full_n_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__6 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA9A55AAAA9A)) 
    \mOutPtr[2]_i_1__4 
       (.I0(mOutPtr[2]),
        .I1(shiftReg_ce_0),
        .I2(shiftReg_ce),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\mOutPtr_reg[2]_0 ),
        .O(\mOutPtr[2]_i_1__4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__5_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__6_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__4_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w11_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_4
   (tmp_16_cast_loc_c_empty_n,
    tmp_16_cast_loc_c_full_n,
    internal_empty_n_reg_0,
    out,
    ap_clk,
    internal_full_n_reg_0,
    internal_empty_n4_out,
    ap_rst_n,
    shiftReg_ce,
    shiftReg_ce_0,
    Loop_loop_height_pro_U0_ap_start,
    tmp_16_loc_c_empty_n,
    rows_cast727_loc_c_empty_n,
    \ap_CS_fsm_reg[0] ,
    \mOutPtr_reg[2]_0 ,
    in,
    ap_rst_n_inv,
    E);
  output tmp_16_cast_loc_c_empty_n;
  output tmp_16_cast_loc_c_full_n;
  output internal_empty_n_reg_0;
  output [1:0]out;
  input ap_clk;
  input internal_full_n_reg_0;
  input internal_empty_n4_out;
  input ap_rst_n;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input Loop_loop_height_pro_U0_ap_start;
  input tmp_16_loc_c_empty_n;
  input rows_cast727_loc_c_empty_n;
  input \ap_CS_fsm_reg[0] ;
  input \mOutPtr_reg[2]_0 ;
  input [1:0]in;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire Loop_loop_height_pro_U0_ap_start;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [1:0]in;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__2_n_0;
  wire internal_empty_n_i_2__2_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__9_n_0;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__7_n_0 ;
  wire \mOutPtr[1]_i_1__4_n_0 ;
  wire \mOutPtr[2]_i_1__2_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [1:0]out;
  wire rows_cast727_loc_c_empty_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire tmp_16_cast_loc_c_empty_n;
  wire tmp_16_cast_loc_c_full_n;
  wire tmp_16_loc_c_empty_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg_8 U_fifo_w11_d2_A_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .shiftReg_ce_0(shiftReg_ce_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(tmp_16_cast_loc_c_empty_n),
        .I1(Loop_loop_height_pro_U0_ap_start),
        .I2(tmp_16_loc_c_empty_n),
        .I3(rows_cast727_loc_c_empty_n),
        .I4(\ap_CS_fsm_reg[0] ),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E0E000)) 
    internal_empty_n_i_1__2
       (.I0(internal_empty_n4_out),
        .I1(tmp_16_cast_loc_c_empty_n),
        .I2(ap_rst_n),
        .I3(mOutPtr[0]),
        .I4(internal_empty_n_i_2__2_n_0),
        .I5(mOutPtr[2]),
        .O(internal_empty_n_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    internal_empty_n_i_2__2
       (.I0(mOutPtr[1]),
        .I1(shiftReg_ce),
        .I2(shiftReg_ce_0),
        .O(internal_empty_n_i_2__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_0),
        .Q(tmp_16_cast_loc_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8AAAAAA)) 
    internal_full_n_i_1__9
       (.I0(tmp_16_cast_loc_c_full_n),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[0]),
        .I4(shiftReg_ce_0),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__9_n_0));
  FDSE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_0),
        .Q(tmp_16_cast_loc_c_full_n),
        .S(internal_full_n_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__4 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA9A55AAAA9A)) 
    \mOutPtr[2]_i_1__2 
       (.I0(mOutPtr[2]),
        .I1(shiftReg_ce_0),
        .I2(shiftReg_ce),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\mOutPtr_reg[2]_0 ),
        .O(\mOutPtr[2]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__7_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__4_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__2_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w11_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_5
   (tmp_16_loc_c_empty_n,
    tmp_16_loc_c_full_n,
    out,
    ap_clk,
    internal_full_n_reg_0,
    internal_empty_n4_out,
    ap_rst_n,
    shiftReg_ce,
    shiftReg_ce_0,
    \mOutPtr_reg[2]_0 ,
    in,
    ap_rst_n_inv,
    E);
  output tmp_16_loc_c_empty_n;
  output tmp_16_loc_c_full_n;
  output [10:0]out;
  input ap_clk;
  input internal_full_n_reg_0;
  input internal_empty_n4_out;
  input ap_rst_n;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input \mOutPtr_reg[2]_0 ;
  input [10:0]in;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [10:0]in;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__0_n_0;
  wire internal_empty_n_i_2__3_n_0;
  wire internal_full_n_i_1__8_n_0;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__6_n_0 ;
  wire \mOutPtr[1]_i_1__5_n_0 ;
  wire \mOutPtr[2]_i_1__3_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [10:0]out;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire tmp_16_loc_c_empty_n;
  wire tmp_16_loc_c_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg_7 U_fifo_w11_d2_A_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .shiftReg_ce_0(shiftReg_ce_0));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E0E000)) 
    internal_empty_n_i_1__0
       (.I0(internal_empty_n4_out),
        .I1(tmp_16_loc_c_empty_n),
        .I2(ap_rst_n),
        .I3(mOutPtr[0]),
        .I4(internal_empty_n_i_2__3_n_0),
        .I5(mOutPtr[2]),
        .O(internal_empty_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    internal_empty_n_i_2__3
       (.I0(mOutPtr[1]),
        .I1(shiftReg_ce),
        .I2(shiftReg_ce_0),
        .O(internal_empty_n_i_2__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_0),
        .Q(tmp_16_loc_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8AAAAAA)) 
    internal_full_n_i_1__8
       (.I0(tmp_16_loc_c_full_n),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[0]),
        .I4(shiftReg_ce_0),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__8_n_0));
  FDSE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_0),
        .Q(tmp_16_loc_c_full_n),
        .S(internal_full_n_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__5 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA9A55AAAA9A)) 
    \mOutPtr[2]_i_1__3 
       (.I0(mOutPtr[2]),
        .I1(shiftReg_ce_0),
        .I2(shiftReg_ce),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\mOutPtr_reg[2]_0 ),
        .O(\mOutPtr[2]_i_1__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__6_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__5_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__3_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w11_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_6
   (tmp_loc_c_empty_n,
    tmp_loc_c_full_n,
    ap_sync_ready,
    shiftReg_ce,
    internal_empty_n4_out,
    E,
    D,
    ap_sync_reg_Block_arrayctor_loop_U0_ap_ready_reg,
    out,
    ap_clk,
    internal_full_n_reg_0,
    ap_sync_reg_Block_arrayctor_loop_U0_ap_ready,
    Q,
    int_ap_ready_reg,
    int_ap_ready_reg_0,
    ap_sync_reg_Block_Mat_exit406734_U0_ap_ready,
    ap_rst_n,
    shiftReg_ce_0,
    Loop_loop_height_pro_U0_ap_start,
    \ap_CS_fsm_reg[1] ,
    p_neg393_i_cast_loc_c_full_n,
    tmp_16_cast_loc_c_full_n,
    \tmp_loc_read_reg_1204_reg[0] ,
    \mOutPtr_reg[2]_0 ,
    in,
    ap_rst_n_inv);
  output tmp_loc_c_empty_n;
  output tmp_loc_c_full_n;
  output ap_sync_ready;
  output shiftReg_ce;
  output internal_empty_n4_out;
  output [0:0]E;
  output [0:0]D;
  output ap_sync_reg_Block_arrayctor_loop_U0_ap_ready_reg;
  output [10:0]out;
  input ap_clk;
  input internal_full_n_reg_0;
  input ap_sync_reg_Block_arrayctor_loop_U0_ap_ready;
  input [0:0]Q;
  input int_ap_ready_reg;
  input [0:0]int_ap_ready_reg_0;
  input ap_sync_reg_Block_Mat_exit406734_U0_ap_ready;
  input ap_rst_n;
  input shiftReg_ce_0;
  input Loop_loop_height_pro_U0_ap_start;
  input [0:0]\ap_CS_fsm_reg[1] ;
  input p_neg393_i_cast_loc_c_full_n;
  input tmp_16_cast_loc_c_full_n;
  input \tmp_loc_read_reg_1204_reg[0] ;
  input \mOutPtr_reg[2]_0 ;
  input [10:0]in;
  input ap_rst_n_inv;

  wire [0:0]D;
  wire [0:0]E;
  wire Loop_loop_height_pro_U0_ap_start;
  wire [0:0]Q;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_Mat_exit406734_U0_ap_ready;
  wire ap_sync_reg_Block_arrayctor_loop_U0_ap_ready;
  wire ap_sync_reg_Block_arrayctor_loop_U0_ap_ready_reg;
  wire [10:0]in;
  wire int_ap_ready_reg;
  wire [0:0]int_ap_ready_reg_0;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__5_n_0;
  wire internal_empty_n_i_2__6_n_0;
  wire internal_full_n_i_1__5_n_0;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__3_n_0 ;
  wire \mOutPtr[1]_i_1__8_n_0 ;
  wire \mOutPtr[2]_i_1__6_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [10:0]out;
  wire p_neg393_i_cast_loc_c_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire tmp_16_cast_loc_c_full_n;
  wire tmp_loc_c_empty_n;
  wire tmp_loc_c_full_n;
  wire \tmp_loc_read_reg_1204_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg U_fifo_w11_d2_A_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .p_neg393_i_cast_loc_c_full_n(p_neg393_i_cast_loc_c_full_n),
        .sel(shiftReg_ce),
        .tmp_16_cast_loc_c_full_n(tmp_16_cast_loc_c_full_n),
        .tmp_loc_c_full_n(tmp_loc_c_full_n),
        .\tmp_loc_read_reg_1204_reg[0] (\tmp_loc_read_reg_1204_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h0C55)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(shiftReg_ce),
        .I1(Loop_loop_height_pro_U0_ap_start),
        .I2(ap_sync_reg_Block_arrayctor_loop_U0_ap_ready),
        .I3(\ap_CS_fsm_reg[1] ),
        .O(D));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_sync_reg_Block_arrayctor_loop_U0_ap_ready_i_1
       (.I0(shiftReg_ce),
        .I1(ap_sync_reg_Block_arrayctor_loop_U0_ap_ready),
        .I2(ap_rst_n),
        .I3(Loop_loop_height_pro_U0_ap_start),
        .I4(ap_sync_ready),
        .O(ap_sync_reg_Block_arrayctor_loop_U0_ap_ready_reg));
  LUT6 #(
    .INIT(64'hEEE0EEE0EEE00000)) 
    int_ap_ready_i_1
       (.I0(shiftReg_ce),
        .I1(ap_sync_reg_Block_arrayctor_loop_U0_ap_ready),
        .I2(Q),
        .I3(int_ap_ready_reg),
        .I4(int_ap_ready_reg_0),
        .I5(ap_sync_reg_Block_Mat_exit406734_U0_ap_ready),
        .O(ap_sync_ready));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E0E000)) 
    internal_empty_n_i_1__5
       (.I0(internal_empty_n4_out),
        .I1(tmp_loc_c_empty_n),
        .I2(ap_rst_n),
        .I3(mOutPtr[0]),
        .I4(internal_empty_n_i_2__6_n_0),
        .I5(mOutPtr[2]),
        .O(internal_empty_n_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h2)) 
    internal_empty_n_i_2
       (.I0(shiftReg_ce),
        .I1(shiftReg_ce_0),
        .O(internal_empty_n4_out));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    internal_empty_n_i_2__6
       (.I0(mOutPtr[1]),
        .I1(shiftReg_ce_0),
        .I2(shiftReg_ce),
        .O(internal_empty_n_i_2__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_0),
        .Q(tmp_loc_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8AAAAAA)) 
    internal_full_n_i_1__5
       (.I0(tmp_loc_c_full_n),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[0]),
        .I4(shiftReg_ce),
        .I5(shiftReg_ce_0),
        .O(internal_full_n_i_1__5_n_0));
  FDSE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_0),
        .Q(tmp_loc_c_full_n),
        .S(internal_full_n_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__8 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[2]_i_1 
       (.I0(shiftReg_ce),
        .I1(shiftReg_ce_0),
        .O(E));
  LUT6 #(
    .INIT(64'hAAAAAA9A55AAAA9A)) 
    \mOutPtr[2]_i_1__6 
       (.I0(mOutPtr[2]),
        .I1(shiftReg_ce),
        .I2(shiftReg_ce_0),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\mOutPtr_reg[2]_0 ),
        .O(\mOutPtr[2]_i_1__6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__3_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__8_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__6_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg
   (sel,
    out,
    tmp_loc_c_full_n,
    p_neg393_i_cast_loc_c_full_n,
    tmp_16_cast_loc_c_full_n,
    \tmp_loc_read_reg_1204_reg[0] ,
    Q,
    in,
    ap_clk);
  output sel;
  output [10:0]out;
  input tmp_loc_c_full_n;
  input p_neg393_i_cast_loc_c_full_n;
  input tmp_16_cast_loc_c_full_n;
  input \tmp_loc_read_reg_1204_reg[0] ;
  input [2:0]Q;
  input [10:0]in;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [10:0]in;
  wire [10:0]out;
  wire p_neg393_i_cast_loc_c_full_n;
  wire sel;
  wire [1:0]shiftReg_addr;
  wire tmp_16_cast_loc_c_full_n;
  wire tmp_loc_c_full_n;
  wire \tmp_loc_read_reg_1204_reg[0] ;

  (* srl_bus_name = "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h0080)) 
    \SRL_SIG_reg[2][0]_srl3_i_1 
       (.I0(tmp_loc_c_full_n),
        .I1(p_neg393_i_cast_loc_c_full_n),
        .I2(tmp_16_cast_loc_c_full_n),
        .I3(\tmp_loc_read_reg_1204_reg[0] ),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\tmp_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w11_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg_10
   (out,
    Q,
    shiftReg_ce_0,
    \rows_cast727_loc_rea_reg_1209_reg[10] ,
    ap_clk);
  output [10:0]out;
  input [2:0]Q;
  input shiftReg_ce_0;
  input [10:0]\rows_cast727_loc_rea_reg_1209_reg[10] ;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [10:0]out;
  wire [10:0]\rows_cast727_loc_rea_reg_1209_reg[10] ;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce_0;

  (* srl_bus_name = "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\rows_cast727_loc_rea_reg_1209_reg[10] [0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__4 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\rows_cast727_loc_rea_reg_1209_reg[10] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\rows_cast727_loc_rea_reg_1209_reg[10] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\rows_cast727_loc_rea_reg_1209_reg[10] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\rows_cast727_loc_rea_reg_1209_reg[10] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\rows_cast727_loc_rea_reg_1209_reg[10] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\rows_cast727_loc_rea_reg_1209_reg[10] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\rows_cast727_loc_rea_reg_1209_reg[10] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\rows_cast727_loc_rea_reg_1209_reg[10] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\rows_cast727_loc_rea_reg_1209_reg[10] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\rows_cast727_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\rows_cast727_loc_rea_reg_1209_reg[10] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w11_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg_11
   (out,
    Q,
    shiftReg_ce_0,
    in,
    ap_clk);
  output [10:0]out;
  input [2:0]Q;
  input shiftReg_ce_0;
  input [10:0]in;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [10:0]in;
  wire [10:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce_0;

  (* srl_bus_name = "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\p_neg393_i_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w11_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg_12
   (out,
    Q,
    shiftReg_ce_0,
    in,
    ap_clk);
  output [1:0]out;
  input [2:0]Q;
  input shiftReg_ce_0;
  input [1:0]in;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [1:0]in;
  wire [1:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce_0;

  (* srl_bus_name = "inst/\p_neg393_i_cast_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\p_neg393_i_cast_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__5 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__7 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\p_neg393_i_cast_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\p_neg393_i_cast_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
endmodule

(* ORIG_REF_NAME = "fifo_w11_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg_7
   (out,
    Q,
    shiftReg_ce_0,
    in,
    ap_clk);
  output [10:0]out;
  input [2:0]Q;
  input shiftReg_ce_0;
  input [10:0]in;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [10:0]in;
  wire [10:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce_0;

  (* srl_bus_name = "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\tmp_16_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w11_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg_8
   (out,
    Q,
    shiftReg_ce_0,
    in,
    ap_clk);
  output [1:0]out;
  input [2:0]Q;
  input shiftReg_ce_0;
  input [1:0]in;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [1:0]in;
  wire [1:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce_0;

  (* srl_bus_name = "inst/\tmp_16_cast_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\tmp_16_cast_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__4 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__6 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\tmp_16_cast_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\tmp_16_cast_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
endmodule

(* ORIG_REF_NAME = "fifo_w11_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d2_A_shiftReg_9
   (out,
    Q,
    shiftReg_ce_0,
    in,
    ap_clk);
  output [10:0]out;
  input [2:0]Q;
  input shiftReg_ce_0;
  input [10:0]in;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [10:0]in;
  wire [10:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce_0;

  (* srl_bus_name = "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__3 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__5 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\tmp_15_loc_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w1_d2_A
   (switch_loc_c_dout,
    switch_loc_c_empty_n,
    switch_loc_c_full_n,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    shiftReg_ce,
    Block_arrayctor_loop_U0_switch_out_out_din,
    ap_clk,
    internal_full_n_reg_2,
    internal_empty_n4_out,
    ap_rst_n,
    shiftReg_ce_0,
    tmp_16_loc_c_full_n,
    p_neg393_i_loc_c_full_n,
    \SRL_SIG_reg[2][0]_srl3_i_1 ,
    tmp_15_loc_c_full_n,
    rows_cast727_loc_c_full_n,
    p_neg393_i_loc_c757_full_n,
    Loop_loop_height_pro_U0_ap_start,
    Q,
    \mOutPtr_reg[2]_0 ,
    p_neg393_i_cast_loc_c_empty_n,
    tmp_16_loc_c_empty_n,
    tmp_16_cast_loc_c_empty_n,
    \mOutPtr[2]_i_3_0 ,
    ap_rst_n_inv,
    E);
  output switch_loc_c_dout;
  output switch_loc_c_empty_n;
  output switch_loc_c_full_n;
  output internal_full_n_reg_0;
  output internal_full_n_reg_1;
  input shiftReg_ce;
  input Block_arrayctor_loop_U0_switch_out_out_din;
  input ap_clk;
  input internal_full_n_reg_2;
  input internal_empty_n4_out;
  input ap_rst_n;
  input shiftReg_ce_0;
  input tmp_16_loc_c_full_n;
  input p_neg393_i_loc_c_full_n;
  input [0:0]\SRL_SIG_reg[2][0]_srl3_i_1 ;
  input tmp_15_loc_c_full_n;
  input rows_cast727_loc_c_full_n;
  input p_neg393_i_loc_c757_full_n;
  input Loop_loop_height_pro_U0_ap_start;
  input [0:0]Q;
  input \mOutPtr_reg[2]_0 ;
  input p_neg393_i_cast_loc_c_empty_n;
  input tmp_16_loc_c_empty_n;
  input tmp_16_cast_loc_c_empty_n;
  input \mOutPtr[2]_i_3_0 ;
  input ap_rst_n_inv;
  input [0:0]E;

  wire Block_arrayctor_loop_U0_switch_out_out_din;
  wire [0:0]E;
  wire Loop_loop_height_pro_U0_ap_start;
  wire [0:0]Q;
  wire [0:0]\SRL_SIG_reg[2][0]_srl3_i_1 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1_n_0;
  wire internal_empty_n_i_3_n_0;
  wire internal_full_n_i_2__0_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr[1]_i_1__9_n_0 ;
  wire \mOutPtr[2]_i_2_n_0 ;
  wire \mOutPtr[2]_i_3_0 ;
  wire \mOutPtr[2]_i_4_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire p_neg393_i_cast_loc_c_empty_n;
  wire p_neg393_i_loc_c757_full_n;
  wire p_neg393_i_loc_c_full_n;
  wire rows_cast727_loc_c_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire switch_loc_c_dout;
  wire switch_loc_c_empty_n;
  wire switch_loc_c_full_n;
  wire tmp_15_loc_c_full_n;
  wire tmp_16_cast_loc_c_empty_n;
  wire tmp_16_loc_c_empty_n;
  wire tmp_16_loc_c_full_n;

  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \SRL_SIG_reg[2][0]_srl3_i_5 
       (.I0(switch_loc_c_full_n),
        .I1(tmp_16_loc_c_full_n),
        .I2(p_neg393_i_loc_c_full_n),
        .I3(\SRL_SIG_reg[2][0]_srl3_i_1 ),
        .I4(tmp_15_loc_c_full_n),
        .I5(rows_cast727_loc_c_full_n),
        .O(internal_full_n_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w1_d2_A_shiftReg U_fifo_w1_d2_A_ram
       (.Block_arrayctor_loop_U0_switch_out_out_din(Block_arrayctor_loop_U0_switch_out_out_din),
        .Q(mOutPtr),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce),
        .switch_loc_c_dout(switch_loc_c_dout));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E0E000)) 
    internal_empty_n_i_1
       (.I0(internal_empty_n4_out),
        .I1(switch_loc_c_empty_n),
        .I2(ap_rst_n),
        .I3(mOutPtr[0]),
        .I4(internal_empty_n_i_3_n_0),
        .I5(mOutPtr[2]),
        .O(internal_empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    internal_empty_n_i_3
       (.I0(mOutPtr[1]),
        .I1(shiftReg_ce_0),
        .I2(shiftReg_ce),
        .O(internal_empty_n_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_0),
        .Q(switch_loc_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8AAAAAA)) 
    internal_full_n_i_2__0
       (.I0(switch_loc_c_full_n),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[0]),
        .I4(shiftReg_ce),
        .I5(shiftReg_ce_0),
        .O(internal_full_n_i_2__0_n_0));
  FDSE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_2__0_n_0),
        .Q(switch_loc_c_full_n),
        .S(internal_full_n_reg_2));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__9 
       (.I0(mOutPtr[0]),
        .I1(internal_full_n_reg_1),
        .I2(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA9A55AAAA9A)) 
    \mOutPtr[2]_i_2 
       (.I0(mOutPtr[2]),
        .I1(shiftReg_ce),
        .I2(shiftReg_ce_0),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(internal_full_n_reg_1),
        .O(\mOutPtr[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \mOutPtr[2]_i_3 
       (.I0(p_neg393_i_loc_c757_full_n),
        .I1(Loop_loop_height_pro_U0_ap_start),
        .I2(\mOutPtr[2]_i_4_n_0 ),
        .I3(Q),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(switch_loc_c_empty_n),
        .O(internal_full_n_reg_1));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \mOutPtr[2]_i_4 
       (.I0(switch_loc_c_empty_n),
        .I1(p_neg393_i_cast_loc_c_empty_n),
        .I2(tmp_16_loc_c_empty_n),
        .I3(tmp_16_cast_loc_c_empty_n),
        .I4(\mOutPtr[2]_i_3_0 ),
        .O(\mOutPtr[2]_i_4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__9_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w1_d2_A_shiftReg
   (switch_loc_c_dout,
    shiftReg_ce,
    Block_arrayctor_loop_U0_switch_out_out_din,
    ap_clk,
    Q);
  output switch_loc_c_dout;
  input shiftReg_ce;
  input Block_arrayctor_loop_U0_switch_out_out_din;
  input ap_clk;
  input [2:0]Q;

  wire Block_arrayctor_loop_U0_switch_out_out_din;
  wire [2:0]Q;
  wire ap_clk;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;
  wire switch_loc_c_dout;

  (* srl_bus_name = "inst/\switch_loc_c_U/U_fifo_w1_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\switch_loc_c_U/U_fifo_w1_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Block_arrayctor_loop_U0_switch_out_out_din),
        .Q(switch_loc_c_dout));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr[1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w31_d3_A
   (col_packets_loc_c_full_n,
    col_packets_loc_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[2]_0 ,
    \mOutPtr_reg[2]_1 ,
    sel,
    in,
    ap_rst_n_inv);
  output col_packets_loc_c_full_n;
  output col_packets_loc_c_empty_n;
  output [30:0]out;
  input ap_clk;
  input ap_rst_n;
  input [0:0]\mOutPtr_reg[2]_0 ;
  input [0:0]\mOutPtr_reg[2]_1 ;
  input sel;
  input [30:0]in;
  input ap_rst_n_inv;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire col_packets_loc_c_empty_n;
  wire col_packets_loc_c_full_n;
  wire [30:0]in;
  wire internal_empty_n_i_1__10_n_0;
  wire internal_empty_n_i_2__8_n_0;
  wire internal_full_n_i_1__4_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire [0:0]\mOutPtr_reg[2]_0 ;
  wire [0:0]\mOutPtr_reg[2]_1 ;
  wire [30:0]out;
  wire sel;
  wire [1:1]shiftReg_addr;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w31_d3_A_shiftReg U_fifo_w31_d3_A_ram
       (.ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[1] (shiftReg_addr),
        .out(out),
        .sel(sel));
  LUT6 #(
    .INIT(64'hEEEE0E0000000000)) 
    internal_empty_n_i_1__10
       (.I0(internal_empty_n_i_2__8_n_0),
        .I1(mOutPtr[2]),
        .I2(\mOutPtr_reg[2]_1 ),
        .I3(sel),
        .I4(col_packets_loc_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hFEEEFFFF)) 
    internal_empty_n_i_2__8
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(col_packets_loc_c_full_n),
        .I4(\mOutPtr_reg[2]_1 ),
        .O(internal_empty_n_i_2__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_0),
        .Q(col_packets_loc_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF55FF55)) 
    internal_full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(mOutPtr[0]),
        .I2(shiftReg_addr),
        .I3(col_packets_loc_c_full_n),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(\mOutPtr_reg[2]_1 ),
        .O(internal_full_n_i_1__4_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_0),
        .Q(col_packets_loc_c_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(col_packets_loc_c_full_n),
        .I2(\mOutPtr_reg[2]_1 ),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hDBBB2444)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[2]_1 ),
        .I2(col_packets_loc_c_full_n),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7EFEFEF08101010)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_1 ),
        .I3(col_packets_loc_c_full_n),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w31_d3_A_shiftReg
   (\mOutPtr_reg[1] ,
    out,
    mOutPtr,
    sel,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [30:0]out;
  input [2:0]mOutPtr;
  input sel;
  input [30:0]in;
  input ap_clk;

  wire ap_clk;
  wire [30:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [30:0]out;
  wire sel;
  wire [0:0]shiftReg_addr;

  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_loc_c_U/U_fifo_w31_d3_A_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A
   (Block_Mat_exit406734_U0_ap_continue,
    packets_loc_channel_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    in,
    \mOutPtr_reg[0]_0 ,
    ap_done_reg,
    ap_rst_n_inv);
  output Block_Mat_exit406734_U0_ap_continue;
  output packets_loc_channel_empty_n;
  output [31:0]out;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input [31:0]in;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input ap_done_reg;
  input ap_rst_n_inv;

  wire Block_Mat_exit406734_U0_ap_continue;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]in;
  wire internal_empty_n_i_1__11_n_0;
  wire internal_empty_n_i_2__7_n_0;
  wire internal_full_n_i_1__0_n_0;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire [31:0]out;
  wire packets_loc_channel_empty_n;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg U_fifo_w32_d2_A_ram
       (.ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    internal_empty_n_i_1__11
       (.I0(internal_empty_n_i_2__7_n_0),
        .I1(mOutPtr[2]),
        .I2(shiftReg_ce),
        .I3(packets_loc_channel_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    internal_empty_n_i_2__7
       (.I0(mOutPtr[0]),
        .I1(packets_loc_channel_empty_n),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .O(internal_empty_n_i_2__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_0),
        .Q(packets_loc_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(Block_Mat_exit406734_U0_ap_continue),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_0),
        .Q(Block_Mat_exit406734_U0_ap_continue),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8787877778787888)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(packets_loc_channel_empty_n),
        .I2(Block_Mat_exit406734_U0_ap_continue),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(ap_done_reg),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(packets_loc_channel_empty_n),
        .I3(Q),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(packets_loc_channel_empty_n),
        .I4(Q),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg
   (\mOutPtr_reg[0] ,
    out,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [31:0]out;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [31:0]in;
  input ap_clk;

  wire ap_clk;
  wire [31:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [31:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][21]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][22]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][23]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][24]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][25]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][26]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][27]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][28]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][29]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][30]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][30]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][31]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][31]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A
   (\mOutPtr_reg[0]_0 ,
    g_img_0_data_stream_s_full_n,
    g_img_0_data_stream_s_empty_n,
    D,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    shiftReg_ce,
    Loop_loop_height_pro_U0_g_img_0_data_stream_0_V_read,
    ap_rst_n,
    \SRL_SIG_reg[0][7] );
  output \mOutPtr_reg[0]_0 ;
  output g_img_0_data_stream_s_full_n;
  output g_img_0_data_stream_s_empty_n;
  output [7:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input shiftReg_ce;
  input Loop_loop_height_pro_U0_g_img_0_data_stream_0_V_read;
  input ap_rst_n;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [7:0]D;
  wire Loop_loop_height_pro_U0_g_img_0_data_stream_0_V_read;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire g_img_0_data_stream_s_empty_n;
  wire g_img_0_data_stream_s_full_n;
  wire internal_empty_n_i_1__7_n_0;
  wire internal_full_n_i_1__1_n_0;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_13 U_fifo_w8_d1_A_ram
       (.D(D),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .\reg_444_reg[0] (\mOutPtr_reg_n_0_[1] ),
        .\reg_444_reg[7] (\mOutPtr_reg[0]_0 ),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__7
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(ap_rst_n),
        .I3(Loop_loop_height_pro_U0_g_img_0_data_stream_0_V_read),
        .I4(shiftReg_ce),
        .I5(g_img_0_data_stream_s_empty_n),
        .O(internal_empty_n_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_0),
        .Q(g_img_0_data_stream_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(g_img_0_data_stream_s_full_n),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(shiftReg_ce),
        .I5(Loop_loop_height_pro_U0_g_img_0_data_stream_0_V_read),
        .O(internal_full_n_i_1__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_0),
        .Q(g_img_0_data_stream_s_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(shiftReg_ce),
        .I2(Loop_loop_height_pro_U0_g_img_0_data_stream_0_V_read),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_0
   (\mOutPtr_reg[0]_0 ,
    g_img_1_data_stream_s_full_n,
    g_img_1_data_stream_s_empty_n,
    D,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[1]_0 ,
    shiftReg_ce,
    ap_rst_n,
    \SRL_SIG_reg[0][7] );
  output \mOutPtr_reg[0]_0 ;
  output g_img_1_data_stream_s_full_n;
  output g_img_1_data_stream_s_empty_n;
  output [7:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input \mOutPtr_reg[1]_0 ;
  input shiftReg_ce;
  input ap_rst_n;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire g_img_1_data_stream_s_empty_n;
  wire g_img_1_data_stream_s_full_n;
  wire internal_empty_n_i_1__9_n_0;
  wire internal_full_n_i_1__3_n_0;
  wire \mOutPtr[1]_i_1__0_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg U_fifo_w8_d1_A_ram
       (.D(D),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce),
        .\tmp_32_reg_403_reg[0] (\mOutPtr_reg_n_0_[1] ),
        .\tmp_32_reg_403_reg[7] (\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0E0F0000000)) 
    internal_empty_n_i_1__9
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(ap_rst_n),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(shiftReg_ce),
        .I5(g_img_1_data_stream_s_empty_n),
        .O(internal_empty_n_i_1__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_0),
        .Q(g_img_1_data_stream_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDD5DDDDDDDDFFFF)) 
    internal_full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(g_img_1_data_stream_s_full_n),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(shiftReg_ce),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(internal_full_n_i_1__3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_0),
        .Q(g_img_1_data_stream_s_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg
   (D,
    \tmp_32_reg_403_reg[0] ,
    \tmp_32_reg_403_reg[7] ,
    shiftReg_ce,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]D;
  input \tmp_32_reg_403_reg[0] ;
  input \tmp_32_reg_403_reg[7] ;
  input shiftReg_ce;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire shiftReg_ce;
  wire \tmp_32_reg_403_reg[0] ;
  wire \tmp_32_reg_403_reg[7] ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_32_reg_403[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(\tmp_32_reg_403_reg[0] ),
        .I2(\tmp_32_reg_403_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_32_reg_403[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(\tmp_32_reg_403_reg[0] ),
        .I2(\tmp_32_reg_403_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_32_reg_403[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(\tmp_32_reg_403_reg[0] ),
        .I2(\tmp_32_reg_403_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_32_reg_403[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(\tmp_32_reg_403_reg[0] ),
        .I2(\tmp_32_reg_403_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_32_reg_403[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(\tmp_32_reg_403_reg[0] ),
        .I2(\tmp_32_reg_403_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_32_reg_403[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(\tmp_32_reg_403_reg[0] ),
        .I2(\tmp_32_reg_403_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_32_reg_403[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(\tmp_32_reg_403_reg[0] ),
        .I2(\tmp_32_reg_403_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_32_reg_403[7]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(\tmp_32_reg_403_reg[0] ),
        .I2(\tmp_32_reg_403_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_13
   (D,
    \reg_444_reg[0] ,
    \reg_444_reg[7] ,
    shiftReg_ce,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]D;
  input \reg_444_reg[0] ;
  input \reg_444_reg[7] ;
  input shiftReg_ce;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \reg_444_reg[0] ;
  wire \reg_444_reg[7] ;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \reg_444[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(\reg_444_reg[0] ),
        .I2(\reg_444_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \reg_444[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(\reg_444_reg[0] ),
        .I2(\reg_444_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \reg_444[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(\reg_444_reg[0] ),
        .I2(\reg_444_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \reg_444[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(\reg_444_reg[0] ),
        .I2(\reg_444_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \reg_444[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(\reg_444_reg[0] ),
        .I2(\reg_444_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \reg_444[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(\reg_444_reg[0] ),
        .I2(\reg_444_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \reg_444[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(\reg_444_reg[0] ),
        .I2(\reg_444_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \reg_444[7]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(\reg_444_reg[0] ),
        .I2(\reg_444_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(D[7]));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
