Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/WIN/program/vivado2017.2/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a02c180f2e4e43528284df6b9096202a --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_sim_behav xil_defaultlib.datapath_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/ALU.v:91]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/ROM.v" Line 1. Module ROM(ROM_DATA="C:\\2_19.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/IF_ID.v" Line 1. Module IF_ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/Ctrl.v" Line 4. Module Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/Ctrl.v" Line 426. Module Ctrl4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/regfile.v" Line 2. Module REGFILE_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/ID_EX.v" Line 1. Module ID_EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/EX_MEM.v" Line 1. Module EX_MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/MUX4_32.v" Line 1. Module MUX4_32(width=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/MEM_WB.v" Line 1. Module MEM_WB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/MUX4_32.v" Line 1. Module MUX4_32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/MUX4_32.v" Line 1. Module MUX4_32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/forward.v" Line 1. Module forward doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/regUsed.v" Line 1. Module regUsed doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/forward_decode.v" Line 1. Module forward_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/forward_decode.v" Line 1. Module forward_decode doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCreg
Compiling module xil_defaultlib.ROM(ROM_DATA="C:\\2_19.hex")
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Ctrl
Compiling module xil_defaultlib.Ctrl4
Compiling module xil_defaultlib.REGFILE_default
Compiling module xil_defaultlib.unsign_extend
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MUX4_32(width=4)
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.MUX4_32
Compiling module xil_defaultlib.regUsed
Compiling module xil_defaultlib.forward_decode
Compiling module xil_defaultlib.forward
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.datapath_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot datapath_sim_behav
