// Seed: 4096348555
module module_0;
  wire id_1;
endmodule
module module_1;
  assign id_1[1] = id_1;
  module_0();
endmodule
module module_2 (
    output wor  id_0,
    output tri1 id_1,
    output wand id_2
);
  wire id_4;
  module_0();
  wire id_5;
endmodule
module module_3 (
    input  logic id_0,
    output logic id_1,
    input  wor   id_2
);
  always @(*) begin
    for (id_1 = id_2; id_2; id_1 = id_0) id_1 = #1 1'b0;
  end
  not (id_1, id_2);
  module_0();
endmodule
