Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: AD_Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "AD_Top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "AD_Top"
Output Format                      : NGC
Target Device                      : xc3s500e-4-vq100

---- Source Options
Top Module Name                    : AD_Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Soft
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Verilog HDL/AD_Table.v" in library work
Compiling verilog file "Verilog HDL/AD_SPI_Trans.v" in library work
Module <AD_Table> compiled
Compiling verilog file "Verilog HDL/AD_Top.v" in library work
Module <AD_SPI_Trans> compiled
Module <AD_Top> compiled
No errors in compilation
Analysis of file <"AD_Top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <AD_Top> in library <work> with parameters.
	Init_Auto1Mode_Frame1 = "1000000000000000"
	Init_Auto1Mode_Frame2 = "0000000000001111"
	Init_Auto2Mode = "1001000101000000"
	Init_ManualMode = "0001100001000000"
	Init_Set_Alarm_Frame1 = "1101000000000000"
	Init_Set_Alarm_Frame2 = "1111001111111111"
	Init_Set_GPIO = "0100000010001011"
	Remain_Mode = "0000000000000000"
	Reset = "0100001000000000"
	Status_Init = "00"
	Status_Init_Auto1Mode_Frame1 = "001"
	Status_Init_Auto1Mode_Frame2 = "010"
	Status_Init_Auto2Mode = "011"
	Status_Init_ManualMode = "000"
	Status_Init_SetAlarm_Frame1 = "100"
	Status_Init_SetAlarm_Frame2 = "101"
	Status_Init_SetGPIO = "110"
	Status_Remain_Mode = "10"
	Status_Reset = "11"
	Status_Set_Mode = "01"

Analyzing hierarchy for module <AD_SPI_Trans> in library <work>.

Analyzing hierarchy for module <AD_Table> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <AD_Top>.
	Init_Auto1Mode_Frame1 = 16'b1000000000000000
	Init_Auto1Mode_Frame2 = 16'b0000000000001111
	Init_Auto2Mode = 16'b1001000101000000
	Init_ManualMode = 16'b0001100001000000
	Init_Set_Alarm_Frame1 = 16'b1101000000000000
	Init_Set_Alarm_Frame2 = 16'b1111001111111111
	Init_Set_GPIO = 16'b0100000010001011
	Remain_Mode = 16'b0000000000000000
	Reset = 16'b0100001000000000
	Status_Init = 2'b00
	Status_Init_Auto1Mode_Frame1 = 3'b001
	Status_Init_Auto1Mode_Frame2 = 3'b010
	Status_Init_Auto2Mode = 3'b011
	Status_Init_ManualMode = 3'b000
	Status_Init_SetAlarm_Frame1 = 3'b100
	Status_Init_SetAlarm_Frame2 = 3'b101
	Status_Init_SetGPIO = 3'b110
	Status_Remain_Mode = 2'b10
	Status_Reset = 2'b11
	Status_Set_Mode = 2'b01
Module <AD_Top> is correct for synthesis.
 
Analyzing module <AD_SPI_Trans> in library <work>.
Module <AD_SPI_Trans> is correct for synthesis.
 
Analyzing module <AD_Table> in library <work>.
Module <AD_Table> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <AD_SPI_Trans>.
    Related source file is "Verilog HDL/AD_SPI_Trans.v".
    Found 1-bit register for signal <CS>.
    Found 16-bit register for signal <Data_In>.
    Found 1-bit register for signal <SCLK>.
    Found 1-bit register for signal <SDO>.
    Found 5-bit comparator less for signal <CS$cmp_lt0000> created at line 62.
    Found 5-bit up counter for signal <CS_Cnt>.
    Found 5-bit comparator less for signal <CS_Cnt$cmp_lt0000> created at line 54.
    Found 5-bit comparator greatequal for signal <Data_In_0$cmp_ge0000> created at line 94.
    Found 3-bit comparator greatequal for signal <SCLK$cmp_ge0000> created at line 39.
    Found 3-bit up counter for signal <SCLK_Cnt>.
    Found 3-bit comparator less for signal <SCLK_Cnt$cmp_lt0000> created at line 32.
    Found 3-bit comparator less for signal <SCLK_Cnt$cmp_lt0001> created at line 39.
    Found 5-bit up counter for signal <SDI_Bit>.
    Found 5-bit comparator less for signal <SDI_Bit$cmp_lt0000> created at line 94.
    Found 5-bit up counter for signal <SDO_Bit>.
    Found 5-bit comparator less for signal <SDO_Bit$cmp_lt0000> created at line 75.
    Summary:
	inferred   4 Counter(s).
	inferred  19 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <AD_SPI_Trans> synthesized.


Synthesizing Unit <AD_Table>.
    Related source file is "Verilog HDL/AD_Table.v".
    Found 4096x12-bit ROM for signal <BCD_Out$mux0000> created at line 12.
    Found 12-bit register for signal <BCD_Out>.
    Summary:
	inferred   1 ROM(s).
	inferred  12 D-type flip-flop(s).
Unit <AD_Table> synthesized.


Synthesizing Unit <AD_Top>.
    Related source file is "Verilog HDL/AD_Top.v".
WARNING:Xst:1780 - Signal <cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <Status_Init_Sta>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 28                                             |
    | Inputs             | 3                                              |
    | Outputs            | 18                                             |
    | Clock              | CS                        (rising_edge)        |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <Status>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 4                                              |
    | Clock              | CS                        (rising_edge)        |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4x16-bit ROM for signal <Set_Mode$mux0000> created at line 156.
    Found 16-bit register for signal <Data_Out>.
    Found 1-bit register for signal <ReadData_Flag>.
    Found 16-bit register for signal <Set_Mode>.
    Found 16-bit register for signal <Set_Mode_Reg>.
    Found 16-bit comparator equal for signal <Status$cmp_eq0000> created at line 127.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred  49 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <AD_Top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 4096x12-bit ROM                                       : 1
 4x16-bit ROM                                          : 1
# Counters                                             : 4
 3-bit up counter                                      : 1
 5-bit up counter                                      : 3
# Registers                                            : 24
 1-bit register                                        : 20
 12-bit register                                       : 1
 16-bit register                                       : 3
# Comparators                                          : 9
 16-bit comparator equal                               : 1
 3-bit comparator greatequal                           : 1
 3-bit comparator less                                 : 2
 5-bit comparator greatequal                           : 1
 5-bit comparator less                                 : 4
# Multiplexers                                         : 1
 1-bit 15-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <Status/FSM> on signal <Status[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Status_Init_Sta/FSM> on signal <Status_Init_Sta[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
 110   | 110
-------------------

Synthesizing (advanced) Unit <AD_Table>.
INFO:Xst:3044 - The ROM <Mrom_BCD_Out_mux0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <BCD_Out>.
INFO:Xst:3225 - The RAM <Mrom_BCD_Out_mux0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 12-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Table_CLK>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <Data_In>       |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <BCD_Out>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <AD_Table> synthesized (advanced).

Synthesizing (advanced) Unit <AD_Top>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_Set_Mode_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <AD_Top> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# RAMs                                                 : 1
 4096x12-bit single-port block RAM                     : 1
# ROMs                                                 : 1
 4x16-bit ROM                                          : 1
# Counters                                             : 4
 3-bit up counter                                      : 1
 5-bit up counter                                      : 3
# Registers                                            : 68
 Flip-Flops                                            : 68
# Comparators                                          : 9
 16-bit comparator equal                               : 1
 3-bit comparator greatequal                           : 1
 3-bit comparator less                                 : 2
 5-bit comparator greatequal                           : 1
 5-bit comparator less                                 : 4
# Multiplexers                                         : 1
 1-bit 15-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <Set_Mode_15> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_14> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_13> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_12> has a constant value of 1 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_11> has a constant value of 1 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_10> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_9> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_6> has a constant value of 1 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_5> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_4> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_3> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_2> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_1> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_0> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_Reg_15> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_Reg_14> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_Reg_13> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_Reg_12> has a constant value of 1 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_Reg_11> has a constant value of 1 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_Reg_10> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_Reg_9> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_Reg_6> has a constant value of 1 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_Reg_5> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_Reg_4> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_Reg_3> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_Reg_2> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_Reg_1> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Set_Mode_Reg_0> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Data_Out_10> has a constant value of 0 in block <AD_Top>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <AD_Top> ...

Optimizing unit <AD_SPI_Trans> ...

Optimizing unit <AD_Table> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block AD_Top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 62
 Flip-Flops                                            : 62

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : AD_Top.ngr
Top Level Output File Name         : AD_Top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Soft

Design Statistics
# IOs                              : 23

Cell Usage :
# BELS                             : 111
#      GND                         : 3
#      INV                         : 7
#      LUT1                        : 1
#      LUT2                        : 11
#      LUT2_D                      : 2
#      LUT2_L                      : 2
#      LUT3                        : 22
#      LUT3_L                      : 5
#      LUT4                        : 39
#      LUT4_D                      : 3
#      LUT4_L                      : 5
#      MUXF5                       : 5
#      MUXF6                       : 2
#      MUXF7                       : 1
#      VCC                         : 3
# FlipFlops/Latches                : 62
#      FD                          : 12
#      FDE                         : 2
#      FDE_1                       : 17
#      FDR                         : 12
#      FDRE                        : 10
#      FDS                         : 8
#      FDSE                        : 1
# RAMS                             : 3
#      RAMB16_S4                   : 3
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 3
#      OBUF                        : 19
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500evq100-4 

 Number of Slices:                       59  out of   4656     1%  
 Number of Slice Flip Flops:             62  out of   9312     0%  
 Number of 4 input LUTs:                 97  out of   9312     1%  
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of     66    34%  
 Number of BRAMs:                         3  out of     20    15%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
AD_SPI_Trans/CS1                   | BUFG                   | 26    |
CLK                                | BUFGP                  | 7     |
AD_SPI_Trans/SCLK1                 | BUFG                   | 32    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.612ns (Maximum Frequency: 178.190MHz)
   Minimum input arrival time before clock: 2.560ns
   Maximum output required time after clock: 7.514ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'AD_SPI_Trans/CS1'
  Clock period: 4.858ns (frequency: 205.846MHz)
  Total number of paths / destination ports: 159 / 31
-------------------------------------------------------------------------
Delay:               4.858ns (Levels of Logic = 3)
  Source:            Set_Mode_Reg_8 (FF)
  Destination:       Data_Out_7 (FF)
  Source Clock:      AD_SPI_Trans/CS1 rising
  Destination Clock: AD_SPI_Trans/CS1 rising

  Data Path: Set_Mode_Reg_8 to Data_Out_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.455  Set_Mode_Reg_8 (Set_Mode_Reg_8)
     LUT4_D:I2->O         11   0.704   0.937  Status_cmp_eq000021 (Status_cmp_eq0000)
     LUT4:I3->O            1   0.704   0.455  Data_Out_mux0000<8>_SW1 (N22)
     LUT4:I2->O            1   0.704   0.000  Data_Out_mux0000<8> (Data_Out_mux0000<8>)
     FD:D                      0.308          Data_Out_8
    ----------------------------------------
    Total                      4.858ns (3.011ns logic, 1.847ns route)
                                       (62.0% logic, 38.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.388ns (frequency: 295.159MHz)
  Total number of paths / destination ports: 14 / 8
-------------------------------------------------------------------------
Delay:               3.388ns (Levels of Logic = 1)
  Source:            AD_SPI_Trans/SCLK_Cnt_1 (FF)
  Destination:       AD_SPI_Trans/SCLK (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: AD_SPI_Trans/SCLK_Cnt_1 to AD_SPI_Trans/SCLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.591   0.762  SCLK_Cnt_1 (SCLK_Cnt_1)
     LUT2:I0->O            1   0.704   0.420  SCLK_or00001 (SCLK_or0000)
     FDR:R                     0.911          SCLK
    ----------------------------------------
    Total                      3.388ns (2.206ns logic, 1.182ns route)
                                       (65.1% logic, 34.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'AD_SPI_Trans/SCLK1'
  Clock period: 5.612ns (frequency: 178.190MHz)
  Total number of paths / destination ports: 199 / 48
-------------------------------------------------------------------------
Delay:               5.612ns (Levels of Logic = 3)
  Source:            AD_SPI_Trans/SDO_Bit_3 (FF)
  Destination:       AD_SPI_Trans/SDO (FF)
  Source Clock:      AD_SPI_Trans/SCLK1 falling
  Destination Clock: AD_SPI_Trans/SCLK1 falling

  Data Path: AD_SPI_Trans/SDO_Bit_3 to AD_SPI_Trans/SDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.591   0.762  SDO_Bit_3 (SDO_Bit_3)
     LUT2:I0->O            1   0.704   0.424  SDO_Bit_cmp_lt00001_SW0 (N4)
     LUT4:I3->O            6   0.704   0.748  SDO_Bit_cmp_lt00001 (SDO_Bit_cmp_lt0000)
     LUT2:I1->O            1   0.704   0.420  SDO_not00011 (SDO_not0001)
     FDE_1:CE                  0.555          SDO
    ----------------------------------------
    Total                      5.612ns (3.258ns logic, 2.354ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'AD_SPI_Trans/SCLK1'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              2.560ns (Levels of Logic = 2)
  Source:            SDI (PAD)
  Destination:       AD_SPI_Trans/Data_In_0 (FF)
  Destination Clock: AD_SPI_Trans/SCLK1 falling

  Data Path: SDI to AD_SPI_Trans/Data_In_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.218   1.034  SDI_IBUF (SDI_IBUF)
     begin scope: 'AD_SPI_Trans'
     FDE_1:D                   0.308          Data_In_0
    ----------------------------------------
    Total                      2.560ns (1.526ns logic, 1.034ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.549ns (Levels of Logic = 1)
  Source:            Switch<0> (PAD)
  Destination:       Set_Mode_7 (FF)
  Destination Clock: CLK rising

  Data Path: Switch<0> to Set_Mode_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  Switch_0_IBUF (Switch_0_IBUF)
     FDR:R                     0.911          Set_Mode_7
    ----------------------------------------
    Total                      2.549ns (2.129ns logic, 0.420ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              7.514ns (Levels of Logic = 3)
  Source:            AD_SPI_Trans/CS (FF)
  Destination:       CS (PAD)
  Source Clock:      CLK rising

  Data Path: AD_SPI_Trans/CS to CS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q            11   0.591   0.933  CS (CS1)
     BUFG:I->O            27   1.457   1.261  CS_BUFG (CS)
     end scope: 'AD_SPI_Trans'
     OBUF:I->O                 3.272          CS_OBUF (CS)
    ----------------------------------------
    Total                      7.514ns (5.320ns logic, 2.194ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'AD_SPI_Trans/SCLK1'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 2)
  Source:            AD_SPI_Trans/SDO (FF)
  Destination:       SDO (PAD)
  Source Clock:      AD_SPI_Trans/SCLK1 falling

  Data Path: AD_SPI_Trans/SDO to SDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            1   0.591   0.420  SDO (SDO)
     end scope: 'AD_SPI_Trans'
     OBUF:I->O                 3.272          SDO_OBUF (SDO)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'AD_SPI_Trans/CS1'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              6.492ns (Levels of Logic = 2)
  Source:            AD_Table/Mrom_BCD_Out_mux00003 (RAM)
  Destination:       AD_BCDOut<11> (PAD)
  Source Clock:      AD_SPI_Trans/CS1 rising

  Data Path: AD_Table/Mrom_BCD_Out_mux00003 to AD_BCDOut<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S4:CLK->DO3    1   2.800   0.420  Mrom_BCD_Out_mux00003 (BCD_Out<11>)
     end scope: 'AD_Table'
     OBUF:I->O                 3.272          AD_BCDOut_11_OBUF (AD_BCDOut<11>)
    ----------------------------------------
    Total                      6.492ns (6.072ns logic, 0.420ns route)
                                       (93.5% logic, 6.5% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.71 secs
 
--> 

Total memory usage is 276228 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   30 (   0 filtered)
Number of infos    :    3 (   0 filtered)

