
*** Running vivado
    with args -log system_seven_seg_ip_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_seven_seg_ip_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_seven_seg_ip_0_0.tcl -notrace
Command: synth_design -top system_seven_seg_ip_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9256 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 317.836 ; gain = 78.238
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_seven_seg_ip_0_0' [c:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.srcs/sources_1/bd/system/ip/system_seven_seg_ip_0_0/synth/system_seven_seg_ip_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'seven_seg_ip_v1_0' [c:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.srcs/sources_1/bd/system/ipshared/2835/hdl/seven_seg_ip_v1_0.v:4]
	Parameter SEVEN_SEG_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'seven_seg_ip_v1_0_S_AXI' [c:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.srcs/sources_1/bd/system/ipshared/2835/hdl/seven_seg_ip_v1_0_S_AXI.v:4]
	Parameter SEVEN_SEG_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'user_logic' [c:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.srcs/sources_1/bd/system/ipshared/2835/hdl/user_logic.v:23]
	Parameter SEVEN_SEG_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'user_logic' (1#1) [c:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.srcs/sources_1/bd/system/ipshared/2835/hdl/user_logic.v:23]
WARNING: [Synth 8-6014] Unused sequential element byte_index was removed.  [c:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.srcs/sources_1/bd/system/ipshared/2835/hdl/seven_seg_ip_v1_0_S_AXI.v:225]
INFO: [Synth 8-256] done synthesizing module 'seven_seg_ip_v1_0_S_AXI' (2#1) [c:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.srcs/sources_1/bd/system/ipshared/2835/hdl/seven_seg_ip_v1_0_S_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'seven_seg_ip_v1_0' (3#1) [c:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.srcs/sources_1/bd/system/ipshared/2835/hdl/seven_seg_ip_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'system_seven_seg_ip_0_0' (4#1) [c:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.srcs/sources_1/bd/system/ip/system_seven_seg_ip_0_0/synth/system_seven_seg_ip_0_0.v:57]
WARNING: [Synth 8-3331] design seven_seg_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design seven_seg_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design seven_seg_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design seven_seg_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design seven_seg_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design seven_seg_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 357.914 ; gain = 118.316
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 357.914 ; gain = 118.316
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 671.340 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 671.340 ; gain = 431.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 671.340 ; gain = 431.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 671.340 ; gain = 431.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 671.340 ; gain = 431.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   8 Input     32 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module user_logic 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module seven_seg_ip_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   8 Input     32 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design system_seven_seg_ip_0_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design system_seven_seg_ip_0_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design system_seven_seg_ip_0_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design system_seven_seg_ip_0_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design system_seven_seg_ip_0_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design system_seven_seg_ip_0_0 has unconnected port s_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/seven_seg_ip_v1_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/seven_seg_ip_v1_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/seven_seg_ip_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/seven_seg_ip_v1_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/seven_seg_ip_v1_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/seven_seg_ip_v1_0_S_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/seven_seg_ip_v1_0_S_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module system_seven_seg_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/seven_seg_ip_v1_0_S_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module system_seven_seg_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/seven_seg_ip_v1_0_S_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module system_seven_seg_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/seven_seg_ip_v1_0_S_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module system_seven_seg_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/seven_seg_ip_v1_0_S_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module system_seven_seg_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/seven_seg_ip_v1_0_S_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module system_seven_seg_ip_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 671.340 ; gain = 431.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:01:00 . Memory (MB): peak = 671.340 ; gain = 431.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:00 . Memory (MB): peak = 671.340 ; gain = 431.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:01:00 . Memory (MB): peak = 671.340 ; gain = 431.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 671.340 ; gain = 431.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 671.340 ; gain = 431.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 671.340 ; gain = 431.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 671.340 ; gain = 431.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 671.340 ; gain = 431.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 671.340 ; gain = 431.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |     1|
|3     |LUT3  |     2|
|4     |LUT4  |     8|
|5     |LUT5  |    60|
|6     |LUT6  |    37|
|7     |MUXF7 |    32|
|8     |FDRE  |   275|
|9     |FDSE  |     1|
+------+------+------+

Report Instance Areas: 
+------+---------------------------------+------------------------+------+
|      |Instance                         |Module                  |Cells |
+------+---------------------------------+------------------------+------+
|1     |top                              |                        |   417|
|2     |  inst                           |seven_seg_ip_v1_0       |   417|
|3     |    seven_seg_ip_v1_0_S_AXI_inst |seven_seg_ip_v1_0_S_AXI |   417|
|4     |      U1                         |user_logic              |    12|
+------+---------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 671.340 ; gain = 431.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 671.340 ; gain = 118.316
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 671.340 ; gain = 431.742
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

26 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:06 . Memory (MB): peak = 671.340 ; gain = 433.117
INFO: [Common 17-1381] The checkpoint 'C:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.runs/system_seven_seg_ip_0_0_synth_1/system_seven_seg_ip_0_0.dcp' has been generated.
