
nucleo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010c54  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001edc  08010e38  08010e38  00020e38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012d14  08012d14  000301e8  2**0
                  CONTENTS
  4 .ARM          00000008  08012d14  08012d14  00022d14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012d1c  08012d1c  000301e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012d1c  08012d1c  00022d1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012d20  08012d20  00022d20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  08012d24  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005070  200001e8  08012f0c  000301e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005258  08012f0c  00035258  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00039059  00000000  00000000  00030218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007966  00000000  00000000  00069271  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000020d8  00000000  00000000  00070bd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001de8  00000000  00000000  00072cb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b930  00000000  00000000  00074a98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002ab97  00000000  00000000  000a03c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f6d0a  00000000  00000000  000caf5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c3  00000000  00000000  001c1c69  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000098ec  00000000  00000000  001c1d2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    0000016e  00000000  00000000  001cb618  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001e8 	.word	0x200001e8
 80001fc:	00000000 	.word	0x00000000
 8000200:	08010e1c 	.word	0x08010e1c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001ec 	.word	0x200001ec
 800021c:	08010e1c 	.word	0x08010e1c

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b96e 	b.w	8000eec <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	4604      	mov	r4, r0
 8000c30:	468c      	mov	ip, r1
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	f040 8083 	bne.w	8000d3e <__udivmoddi4+0x116>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d947      	bls.n	8000cce <__udivmoddi4+0xa6>
 8000c3e:	fab2 f282 	clz	r2, r2
 8000c42:	b142      	cbz	r2, 8000c56 <__udivmoddi4+0x2e>
 8000c44:	f1c2 0020 	rsb	r0, r2, #32
 8000c48:	fa24 f000 	lsr.w	r0, r4, r0
 8000c4c:	4091      	lsls	r1, r2
 8000c4e:	4097      	lsls	r7, r2
 8000c50:	ea40 0c01 	orr.w	ip, r0, r1
 8000c54:	4094      	lsls	r4, r2
 8000c56:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c5a:	0c23      	lsrs	r3, r4, #16
 8000c5c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c60:	fa1f fe87 	uxth.w	lr, r7
 8000c64:	fb08 c116 	mls	r1, r8, r6, ip
 8000c68:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c70:	4299      	cmp	r1, r3
 8000c72:	d909      	bls.n	8000c88 <__udivmoddi4+0x60>
 8000c74:	18fb      	adds	r3, r7, r3
 8000c76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c7a:	f080 8119 	bcs.w	8000eb0 <__udivmoddi4+0x288>
 8000c7e:	4299      	cmp	r1, r3
 8000c80:	f240 8116 	bls.w	8000eb0 <__udivmoddi4+0x288>
 8000c84:	3e02      	subs	r6, #2
 8000c86:	443b      	add	r3, r7
 8000c88:	1a5b      	subs	r3, r3, r1
 8000c8a:	b2a4      	uxth	r4, r4
 8000c8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c90:	fb08 3310 	mls	r3, r8, r0, r3
 8000c94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c98:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c9c:	45a6      	cmp	lr, r4
 8000c9e:	d909      	bls.n	8000cb4 <__udivmoddi4+0x8c>
 8000ca0:	193c      	adds	r4, r7, r4
 8000ca2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ca6:	f080 8105 	bcs.w	8000eb4 <__udivmoddi4+0x28c>
 8000caa:	45a6      	cmp	lr, r4
 8000cac:	f240 8102 	bls.w	8000eb4 <__udivmoddi4+0x28c>
 8000cb0:	3802      	subs	r0, #2
 8000cb2:	443c      	add	r4, r7
 8000cb4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cb8:	eba4 040e 	sub.w	r4, r4, lr
 8000cbc:	2600      	movs	r6, #0
 8000cbe:	b11d      	cbz	r5, 8000cc8 <__udivmoddi4+0xa0>
 8000cc0:	40d4      	lsrs	r4, r2
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000cc8:	4631      	mov	r1, r6
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	b902      	cbnz	r2, 8000cd2 <__udivmoddi4+0xaa>
 8000cd0:	deff      	udf	#255	; 0xff
 8000cd2:	fab2 f282 	clz	r2, r2
 8000cd6:	2a00      	cmp	r2, #0
 8000cd8:	d150      	bne.n	8000d7c <__udivmoddi4+0x154>
 8000cda:	1bcb      	subs	r3, r1, r7
 8000cdc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ce0:	fa1f f887 	uxth.w	r8, r7
 8000ce4:	2601      	movs	r6, #1
 8000ce6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cea:	0c21      	lsrs	r1, r4, #16
 8000cec:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cf0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cf4:	fb08 f30c 	mul.w	r3, r8, ip
 8000cf8:	428b      	cmp	r3, r1
 8000cfa:	d907      	bls.n	8000d0c <__udivmoddi4+0xe4>
 8000cfc:	1879      	adds	r1, r7, r1
 8000cfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d02:	d202      	bcs.n	8000d0a <__udivmoddi4+0xe2>
 8000d04:	428b      	cmp	r3, r1
 8000d06:	f200 80e9 	bhi.w	8000edc <__udivmoddi4+0x2b4>
 8000d0a:	4684      	mov	ip, r0
 8000d0c:	1ac9      	subs	r1, r1, r3
 8000d0e:	b2a3      	uxth	r3, r4
 8000d10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d14:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d18:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d1c:	fb08 f800 	mul.w	r8, r8, r0
 8000d20:	45a0      	cmp	r8, r4
 8000d22:	d907      	bls.n	8000d34 <__udivmoddi4+0x10c>
 8000d24:	193c      	adds	r4, r7, r4
 8000d26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x10a>
 8000d2c:	45a0      	cmp	r8, r4
 8000d2e:	f200 80d9 	bhi.w	8000ee4 <__udivmoddi4+0x2bc>
 8000d32:	4618      	mov	r0, r3
 8000d34:	eba4 0408 	sub.w	r4, r4, r8
 8000d38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d3c:	e7bf      	b.n	8000cbe <__udivmoddi4+0x96>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d909      	bls.n	8000d56 <__udivmoddi4+0x12e>
 8000d42:	2d00      	cmp	r5, #0
 8000d44:	f000 80b1 	beq.w	8000eaa <__udivmoddi4+0x282>
 8000d48:	2600      	movs	r6, #0
 8000d4a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d4e:	4630      	mov	r0, r6
 8000d50:	4631      	mov	r1, r6
 8000d52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d56:	fab3 f683 	clz	r6, r3
 8000d5a:	2e00      	cmp	r6, #0
 8000d5c:	d14a      	bne.n	8000df4 <__udivmoddi4+0x1cc>
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d302      	bcc.n	8000d68 <__udivmoddi4+0x140>
 8000d62:	4282      	cmp	r2, r0
 8000d64:	f200 80b8 	bhi.w	8000ed8 <__udivmoddi4+0x2b0>
 8000d68:	1a84      	subs	r4, r0, r2
 8000d6a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d6e:	2001      	movs	r0, #1
 8000d70:	468c      	mov	ip, r1
 8000d72:	2d00      	cmp	r5, #0
 8000d74:	d0a8      	beq.n	8000cc8 <__udivmoddi4+0xa0>
 8000d76:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d7a:	e7a5      	b.n	8000cc8 <__udivmoddi4+0xa0>
 8000d7c:	f1c2 0320 	rsb	r3, r2, #32
 8000d80:	fa20 f603 	lsr.w	r6, r0, r3
 8000d84:	4097      	lsls	r7, r2
 8000d86:	fa01 f002 	lsl.w	r0, r1, r2
 8000d8a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d8e:	40d9      	lsrs	r1, r3
 8000d90:	4330      	orrs	r0, r6
 8000d92:	0c03      	lsrs	r3, r0, #16
 8000d94:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d98:	fa1f f887 	uxth.w	r8, r7
 8000d9c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000da0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000da4:	fb06 f108 	mul.w	r1, r6, r8
 8000da8:	4299      	cmp	r1, r3
 8000daa:	fa04 f402 	lsl.w	r4, r4, r2
 8000dae:	d909      	bls.n	8000dc4 <__udivmoddi4+0x19c>
 8000db0:	18fb      	adds	r3, r7, r3
 8000db2:	f106 3cff 	add.w	ip, r6, #4294967295
 8000db6:	f080 808d 	bcs.w	8000ed4 <__udivmoddi4+0x2ac>
 8000dba:	4299      	cmp	r1, r3
 8000dbc:	f240 808a 	bls.w	8000ed4 <__udivmoddi4+0x2ac>
 8000dc0:	3e02      	subs	r6, #2
 8000dc2:	443b      	add	r3, r7
 8000dc4:	1a5b      	subs	r3, r3, r1
 8000dc6:	b281      	uxth	r1, r0
 8000dc8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dcc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dd0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dd4:	fb00 f308 	mul.w	r3, r0, r8
 8000dd8:	428b      	cmp	r3, r1
 8000dda:	d907      	bls.n	8000dec <__udivmoddi4+0x1c4>
 8000ddc:	1879      	adds	r1, r7, r1
 8000dde:	f100 3cff 	add.w	ip, r0, #4294967295
 8000de2:	d273      	bcs.n	8000ecc <__udivmoddi4+0x2a4>
 8000de4:	428b      	cmp	r3, r1
 8000de6:	d971      	bls.n	8000ecc <__udivmoddi4+0x2a4>
 8000de8:	3802      	subs	r0, #2
 8000dea:	4439      	add	r1, r7
 8000dec:	1acb      	subs	r3, r1, r3
 8000dee:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000df2:	e778      	b.n	8000ce6 <__udivmoddi4+0xbe>
 8000df4:	f1c6 0c20 	rsb	ip, r6, #32
 8000df8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dfc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e00:	431c      	orrs	r4, r3
 8000e02:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e06:	fa01 f306 	lsl.w	r3, r1, r6
 8000e0a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e0e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e12:	431f      	orrs	r7, r3
 8000e14:	0c3b      	lsrs	r3, r7, #16
 8000e16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e1a:	fa1f f884 	uxth.w	r8, r4
 8000e1e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e22:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e26:	fb09 fa08 	mul.w	sl, r9, r8
 8000e2a:	458a      	cmp	sl, r1
 8000e2c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e30:	fa00 f306 	lsl.w	r3, r0, r6
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x220>
 8000e36:	1861      	adds	r1, r4, r1
 8000e38:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e3c:	d248      	bcs.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e3e:	458a      	cmp	sl, r1
 8000e40:	d946      	bls.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e42:	f1a9 0902 	sub.w	r9, r9, #2
 8000e46:	4421      	add	r1, r4
 8000e48:	eba1 010a 	sub.w	r1, r1, sl
 8000e4c:	b2bf      	uxth	r7, r7
 8000e4e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e52:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e56:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e5a:	fb00 f808 	mul.w	r8, r0, r8
 8000e5e:	45b8      	cmp	r8, r7
 8000e60:	d907      	bls.n	8000e72 <__udivmoddi4+0x24a>
 8000e62:	19e7      	adds	r7, r4, r7
 8000e64:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e68:	d22e      	bcs.n	8000ec8 <__udivmoddi4+0x2a0>
 8000e6a:	45b8      	cmp	r8, r7
 8000e6c:	d92c      	bls.n	8000ec8 <__udivmoddi4+0x2a0>
 8000e6e:	3802      	subs	r0, #2
 8000e70:	4427      	add	r7, r4
 8000e72:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e76:	eba7 0708 	sub.w	r7, r7, r8
 8000e7a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e7e:	454f      	cmp	r7, r9
 8000e80:	46c6      	mov	lr, r8
 8000e82:	4649      	mov	r1, r9
 8000e84:	d31a      	bcc.n	8000ebc <__udivmoddi4+0x294>
 8000e86:	d017      	beq.n	8000eb8 <__udivmoddi4+0x290>
 8000e88:	b15d      	cbz	r5, 8000ea2 <__udivmoddi4+0x27a>
 8000e8a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e8e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e92:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e96:	40f2      	lsrs	r2, r6
 8000e98:	ea4c 0202 	orr.w	r2, ip, r2
 8000e9c:	40f7      	lsrs	r7, r6
 8000e9e:	e9c5 2700 	strd	r2, r7, [r5]
 8000ea2:	2600      	movs	r6, #0
 8000ea4:	4631      	mov	r1, r6
 8000ea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eaa:	462e      	mov	r6, r5
 8000eac:	4628      	mov	r0, r5
 8000eae:	e70b      	b.n	8000cc8 <__udivmoddi4+0xa0>
 8000eb0:	4606      	mov	r6, r0
 8000eb2:	e6e9      	b.n	8000c88 <__udivmoddi4+0x60>
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	e6fd      	b.n	8000cb4 <__udivmoddi4+0x8c>
 8000eb8:	4543      	cmp	r3, r8
 8000eba:	d2e5      	bcs.n	8000e88 <__udivmoddi4+0x260>
 8000ebc:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ec0:	eb69 0104 	sbc.w	r1, r9, r4
 8000ec4:	3801      	subs	r0, #1
 8000ec6:	e7df      	b.n	8000e88 <__udivmoddi4+0x260>
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e7d2      	b.n	8000e72 <__udivmoddi4+0x24a>
 8000ecc:	4660      	mov	r0, ip
 8000ece:	e78d      	b.n	8000dec <__udivmoddi4+0x1c4>
 8000ed0:	4681      	mov	r9, r0
 8000ed2:	e7b9      	b.n	8000e48 <__udivmoddi4+0x220>
 8000ed4:	4666      	mov	r6, ip
 8000ed6:	e775      	b.n	8000dc4 <__udivmoddi4+0x19c>
 8000ed8:	4630      	mov	r0, r6
 8000eda:	e74a      	b.n	8000d72 <__udivmoddi4+0x14a>
 8000edc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee0:	4439      	add	r1, r7
 8000ee2:	e713      	b.n	8000d0c <__udivmoddi4+0xe4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	443c      	add	r4, r7
 8000ee8:	e724      	b.n	8000d34 <__udivmoddi4+0x10c>
 8000eea:	bf00      	nop

08000eec <__aeabi_idiv0>:
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop

08000ef0 <_ZN7EncoderC1Ev>:

protected:
	void set_angle(float new_angle); // angle_ can be set by child classes that implement specific encoders

public:
	Encoder() {} // constructor does nothing
 8000ef0:	b480      	push	{r7}
 8000ef2:	b083      	sub	sp, #12
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
 8000ef8:	4a08      	ldr	r2, [pc, #32]	; (8000f1c <_ZN7EncoderC1Ev+0x2c>)
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	601a      	str	r2, [r3, #0]
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	f04f 0200 	mov.w	r2, #0
 8000f04:	605a      	str	r2, [r3, #4]
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	f04f 0200 	mov.w	r2, #0
 8000f0c:	609a      	str	r2, [r3, #8]
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	4618      	mov	r0, r3
 8000f12:	370c      	adds	r7, #12
 8000f14:	46bd      	mov	sp, r7
 8000f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1a:	4770      	bx	lr
 8000f1c:	08012070 	.word	0x08012070

08000f20 <_ZN7AS5048AC1EP19__SPI_HandleTypeDefP12GPIO_TypeDeftm>:
/* NOTE: Code is written for SPI mode 1 (I think), with 8-bit words. Could be rewritten for 16-bit words using HAL NSS pin function. */

/**
 * @brief Constructor.
 */
AS5048A::AS5048A(
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b084      	sub	sp, #16
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	60f8      	str	r0, [r7, #12]
 8000f28:	60b9      	str	r1, [r7, #8]
 8000f2a:	607a      	str	r2, [r7, #4]
 8000f2c:	807b      	strh	r3, [r7, #2]
		uint16_t encoder_cs_pin,
		uint32_t spi_timeout)
	: encoder_spi_(encoder_spi)
	, encoder_cs_port_(encoder_cs_port)
	, encoder_cs_pin_(encoder_cs_pin)
	, spi_timeout_(spi_timeout)
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	4618      	mov	r0, r3
 8000f32:	f7ff ffdd 	bl	8000ef0 <_ZN7EncoderC1Ev>
 8000f36:	4a0a      	ldr	r2, [pc, #40]	; (8000f60 <_ZN7AS5048AC1EP19__SPI_HandleTypeDefP12GPIO_TypeDeftm+0x40>)
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	601a      	str	r2, [r3, #0]
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	68ba      	ldr	r2, [r7, #8]
 8000f40:	60da      	str	r2, [r3, #12]
 8000f42:	68fb      	ldr	r3, [r7, #12]
 8000f44:	687a      	ldr	r2, [r7, #4]
 8000f46:	611a      	str	r2, [r3, #16]
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	887a      	ldrh	r2, [r7, #2]
 8000f4c:	829a      	strh	r2, [r3, #20]
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	69ba      	ldr	r2, [r7, #24]
 8000f52:	619a      	str	r2, [r3, #24]
{

}
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	4618      	mov	r0, r3
 8000f58:	3710      	adds	r7, #16
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	08012060 	.word	0x08012060

08000f64 <_ZN7AS5048A4InitEv>:

/**
 * @brief Initializes the interface to the AS5048A
 */
void AS5048A::Init() {
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
	ClearErrorFlag_(); // clear the error flag in case it was set during a previous transaction
 8000f6c:	6878      	ldr	r0, [r7, #4]
 8000f6e:	f000 f8f5 	bl	800115c <_ZN7AS5048A15ClearErrorFlag_Ev>
}
 8000f72:	bf00      	nop
 8000f74:	3708      	adds	r7, #8
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}

08000f7a <_ZN7AS5048A6UpdateEv>:

/**
 * @brief Reads the AS5048A encoder over SPI.
 */
void AS5048A::Update() {
 8000f7a:	b590      	push	{r4, r7, lr}
 8000f7c:	b083      	sub	sp, #12
 8000f7e:	af00      	add	r7, sp, #0
 8000f80:	6078      	str	r0, [r7, #4]
	set_angle(ReadAngle_());
 8000f82:	687c      	ldr	r4, [r7, #4]
 8000f84:	6878      	ldr	r0, [r7, #4]
 8000f86:	f000 f8ad 	bl	80010e4 <_ZN7AS5048A10ReadAngle_Ev>
 8000f8a:	eef0 7a40 	vmov.f32	s15, s0
 8000f8e:	eeb0 0a67 	vmov.f32	s0, s15
 8000f92:	4620      	mov	r0, r4
 8000f94:	f000 f9e0 	bl	8001358 <_ZN7Encoder9set_angleEf>
}
 8000f98:	bf00      	nop
 8000f9a:	370c      	adds	r7, #12
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd90      	pop	{r4, r7, pc}

08000fa0 <_ZN7AS5048A15CalcEvenParity_Et>:
/**
 * @brief Calculates the parity bit to ensure that a 16-bit unsigned integer has even parity.
 * @param[in] val 16-bit value that needs a parity bit (only the 15 LS bits are read).
 * @retval The parity bit that will reside in the MS bit to make the uint16_t have even parity.
 */
uint8_t AS5048A::CalcEvenParity_(uint16_t val) {
 8000fa0:	b480      	push	{r7}
 8000fa2:	b085      	sub	sp, #20
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
 8000fa8:	460b      	mov	r3, r1
 8000faa:	807b      	strh	r3, [r7, #2]
	// Efficient method for calculating parity: https://www.geeksforgeeks.org/finding-the-parity-of-a-number-efficiently/
	val = val<<1; // mask off 16th bit (MSb)
 8000fac:	887b      	ldrh	r3, [r7, #2]
 8000fae:	005b      	lsls	r3, r3, #1
 8000fb0:	807b      	strh	r3, [r7, #2]
	uint8_t x = val ^ (val>>8);
 8000fb2:	887b      	ldrh	r3, [r7, #2]
 8000fb4:	b25a      	sxtb	r2, r3
 8000fb6:	887b      	ldrh	r3, [r7, #2]
 8000fb8:	121b      	asrs	r3, r3, #8
 8000fba:	b25b      	sxtb	r3, r3
 8000fbc:	4053      	eors	r3, r2
 8000fbe:	b25b      	sxtb	r3, r3
 8000fc0:	73fb      	strb	r3, [r7, #15]
	x = x^(x>>4);
 8000fc2:	7bfb      	ldrb	r3, [r7, #15]
 8000fc4:	111b      	asrs	r3, r3, #4
 8000fc6:	b25a      	sxtb	r2, r3
 8000fc8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fcc:	4053      	eors	r3, r2
 8000fce:	b25b      	sxtb	r3, r3
 8000fd0:	73fb      	strb	r3, [r7, #15]
	x = x^(x>>2);
 8000fd2:	7bfb      	ldrb	r3, [r7, #15]
 8000fd4:	109b      	asrs	r3, r3, #2
 8000fd6:	b25a      	sxtb	r2, r3
 8000fd8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fdc:	4053      	eors	r3, r2
 8000fde:	b25b      	sxtb	r3, r3
 8000fe0:	73fb      	strb	r3, [r7, #15]
	x = x^(x>>1);
 8000fe2:	7bfb      	ldrb	r3, [r7, #15]
 8000fe4:	105b      	asrs	r3, r3, #1
 8000fe6:	b25a      	sxtb	r2, r3
 8000fe8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fec:	4053      	eors	r3, r2
 8000fee:	b25b      	sxtb	r3, r3
 8000ff0:	73fb      	strb	r3, [r7, #15]
	return x&0b1 ? 1 : 0; // present parity bit to make integer has even parity
 8000ff2:	7bfb      	ldrb	r3, [r7, #15]
 8000ff4:	f003 0301 	and.w	r3, r3, #1
 8000ff8:	b2db      	uxtb	r3, r3
//	uint8_t par = 0;
//	for (uint8_t shift = 0; shift < 15; shift++) {
//		par ^= ((val >> shift) & 0x1);
//	}
//	return par;
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	3714      	adds	r7, #20
 8000ffe:	46bd      	mov	sp, r7
 8001000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001004:	4770      	bx	lr

08001006 <_ZN7AS5048A20CreateCommandPacket_Eth>:
 * @brief Creates a data packet for specifying an AS5048A address.
 * @param[in] addr 14 bit address code.
 * @param[in] rw 1-bit read(1)/write(0) flag.
 * @retval 16-bit command packet.
 */
uint16_t AS5048A::CreateCommandPacket_(uint16_t addr, uint8_t rw) {
 8001006:	b580      	push	{r7, lr}
 8001008:	b084      	sub	sp, #16
 800100a:	af00      	add	r7, sp, #0
 800100c:	6078      	str	r0, [r7, #4]
 800100e:	460b      	mov	r3, r1
 8001010:	807b      	strh	r3, [r7, #2]
 8001012:	4613      	mov	r3, r2
 8001014:	707b      	strb	r3, [r7, #1]
	uint16_t pack = addr & (0xFFFF >> 2); // ignore 2 MSbs
 8001016:	887b      	ldrh	r3, [r7, #2]
 8001018:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800101c:	81fb      	strh	r3, [r7, #14]
	pack |= (rw & 0b1) << 14; // mask r/w bit, set as bit 15
 800101e:	787b      	ldrb	r3, [r7, #1]
 8001020:	039b      	lsls	r3, r3, #14
 8001022:	b21b      	sxth	r3, r3
 8001024:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001028:	b21a      	sxth	r2, r3
 800102a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800102e:	4313      	orrs	r3, r2
 8001030:	b21b      	sxth	r3, r3
 8001032:	81fb      	strh	r3, [r7, #14]
	pack |= CalcEvenParity_(pack) << 15; // set parity bit
 8001034:	89fb      	ldrh	r3, [r7, #14]
 8001036:	4619      	mov	r1, r3
 8001038:	6878      	ldr	r0, [r7, #4]
 800103a:	f7ff ffb1 	bl	8000fa0 <_ZN7AS5048A15CalcEvenParity_Et>
 800103e:	4603      	mov	r3, r0
 8001040:	03db      	lsls	r3, r3, #15
 8001042:	b21a      	sxth	r2, r3
 8001044:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001048:	4313      	orrs	r3, r2
 800104a:	b21b      	sxth	r3, r3
 800104c:	81fb      	strh	r3, [r7, #14]
	return pack;
 800104e:	89fb      	ldrh	r3, [r7, #14]
}
 8001050:	4618      	mov	r0, r3
 8001052:	3710      	adds	r7, #16
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}

08001058 <_ZN7AS5048A18CreateWritePacket_Et>:
/**
 * @brief Creates a data packet that can be written to a previously specified AS5048A address.
 * @param[in] data 14 bit data to write to the selected address.
 * @retval 16-bit write packet with parity bit and reserved bit populated.
 */
uint16_t AS5048A::CreateWritePacket_(uint16_t data) {
 8001058:	b580      	push	{r7, lr}
 800105a:	b084      	sub	sp, #16
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
 8001060:	460b      	mov	r3, r1
 8001062:	807b      	strh	r3, [r7, #2]
	uint16_t pack = data & (0xFFFF >> 2); // ignore 2 MSBs
 8001064:	887b      	ldrh	r3, [r7, #2]
 8001066:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800106a:	81fb      	strh	r3, [r7, #14]
	// bit 14 has to be 0 (already done)
	pack |= CalcEvenParity_(pack) << 15; // set parity bit
 800106c:	89fb      	ldrh	r3, [r7, #14]
 800106e:	4619      	mov	r1, r3
 8001070:	6878      	ldr	r0, [r7, #4]
 8001072:	f7ff ff95 	bl	8000fa0 <_ZN7AS5048A15CalcEvenParity_Et>
 8001076:	4603      	mov	r3, r0
 8001078:	03db      	lsls	r3, r3, #15
 800107a:	b21a      	sxth	r2, r3
 800107c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001080:	4313      	orrs	r3, r2
 8001082:	b21b      	sxth	r3, r3
 8001084:	81fb      	strh	r3, [r7, #14]
	return pack;
 8001086:	89fb      	ldrh	r3, [r7, #14]
}
 8001088:	4618      	mov	r0, r3
 800108a:	3710      	adds	r7, #16
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}

08001090 <_ZN7AS5048A20ParseReceivedPacket_Et>:
/**
 * @brief Extracts data from a packet received from the AS5048A. Can indicate a parity error with PARSE_ERR.
 * @param[in] packet Raw SPI packet received from AS5048a.
 * @retval Extracted data if parse successful, otherwise PARSE_ERR.
 */
uint16_t AS5048A::ParseReceivedPacket_(uint16_t packet) {
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
 8001098:	460b      	mov	r3, r1
 800109a:	807b      	strh	r3, [r7, #2]
	if ((packet >> 14) & 0x1) {
 800109c:	887b      	ldrh	r3, [r7, #2]
 800109e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d002      	beq.n	80010ac <_ZN7AS5048A20ParseReceivedPacket_Et+0x1c>
		// EF error flag is set, issue with previous host transmission
		return PARSE_ERR;
 80010a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010aa:	e016      	b.n	80010da <_ZN7AS5048A20ParseReceivedPacket_Et+0x4a>
	}
	if (CalcEvenParity_(packet) != (packet >> 15)) {
 80010ac:	887b      	ldrh	r3, [r7, #2]
 80010ae:	4619      	mov	r1, r3
 80010b0:	6878      	ldr	r0, [r7, #4]
 80010b2:	f7ff ff75 	bl	8000fa0 <_ZN7AS5048A15CalcEvenParity_Et>
 80010b6:	4603      	mov	r3, r0
 80010b8:	461a      	mov	r2, r3
 80010ba:	887b      	ldrh	r3, [r7, #2]
 80010bc:	13db      	asrs	r3, r3, #15
 80010be:	429a      	cmp	r2, r3
 80010c0:	bf14      	ite	ne
 80010c2:	2301      	movne	r3, #1
 80010c4:	2300      	moveq	r3, #0
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d002      	beq.n	80010d2 <_ZN7AS5048A20ParseReceivedPacket_Et+0x42>
		// parity bit is incorrect
		return PARSE_ERR;
 80010cc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010d0:	e003      	b.n	80010da <_ZN7AS5048A20ParseReceivedPacket_Et+0x4a>
	}
	return (packet & (0xFFFF >> 2));
 80010d2:	887b      	ldrh	r3, [r7, #2]
 80010d4:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80010d8:	b29b      	uxth	r3, r3
}
 80010da:	4618      	mov	r0, r3
 80010dc:	3708      	adds	r7, #8
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
	...

080010e4 <_ZN7AS5048A10ReadAngle_Ev>:

/**
 * @brief SPI interface function that reads the current angle from the encoder.
 * @retval The value of the angle that was read, or PARSE_ERR (0xFFFF) if error encountered.
 */
float AS5048A::ReadAngle_() {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
	uint16_t read_cmd = CreateCommandPacket_(ADDR_ANGLE, CMD_READ);
 80010ec:	2201      	movs	r2, #1
 80010ee:	f643 71ff 	movw	r1, #16383	; 0x3fff
 80010f2:	6878      	ldr	r0, [r7, #4]
 80010f4:	f7ff ff87 	bl	8001006 <_ZN7AS5048A20CreateCommandPacket_Eth>
 80010f8:	4603      	mov	r3, r0
 80010fa:	81fb      	strh	r3, [r7, #14]
	SPITransmit16_(read_cmd);
 80010fc:	89fb      	ldrh	r3, [r7, #14]
 80010fe:	4619      	mov	r1, r3
 8001100:	6878      	ldr	r0, [r7, #4]
 8001102:	f000 f84f 	bl	80011a4 <_ZN7AS5048A14SPITransmit16_Et>

	uint16_t dummy_data = CreateWritePacket_(DATA_DUMMY);
 8001106:	2100      	movs	r1, #0
 8001108:	6878      	ldr	r0, [r7, #4]
 800110a:	f7ff ffa5 	bl	8001058 <_ZN7AS5048A18CreateWritePacket_Et>
 800110e:	4603      	mov	r3, r0
 8001110:	81bb      	strh	r3, [r7, #12]
	uint16_t raw_angle_val = ParseReceivedPacket_(SPITransmitReceive16_(dummy_data));
 8001112:	89bb      	ldrh	r3, [r7, #12]
 8001114:	4619      	mov	r1, r3
 8001116:	6878      	ldr	r0, [r7, #4]
 8001118:	f000 f86e 	bl	80011f8 <_ZN7AS5048A21SPITransmitReceive16_Et>
 800111c:	4603      	mov	r3, r0
 800111e:	4619      	mov	r1, r3
 8001120:	6878      	ldr	r0, [r7, #4]
 8001122:	f7ff ffb5 	bl	8001090 <_ZN7AS5048A20ParseReceivedPacket_Et>
 8001126:	4603      	mov	r3, r0
 8001128:	817b      	strh	r3, [r7, #10]
	return static_cast<float>(raw_angle_val) * 360.0f / static_cast<float>(DATA_MAX);
 800112a:	897b      	ldrh	r3, [r7, #10]
 800112c:	ee07 3a90 	vmov	s15, r3
 8001130:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001134:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8001154 <_ZN7AS5048A10ReadAngle_Ev+0x70>
 8001138:	ee67 7a87 	vmul.f32	s15, s15, s14
 800113c:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001158 <_ZN7AS5048A10ReadAngle_Ev+0x74>
 8001140:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001144:	eef0 7a66 	vmov.f32	s15, s13
}
 8001148:	eeb0 0a67 	vmov.f32	s0, s15
 800114c:	3710      	adds	r7, #16
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	43b40000 	.word	0x43b40000
 8001158:	467ffc00 	.word	0x467ffc00

0800115c <_ZN7AS5048A15ClearErrorFlag_Ev>:

/**
 * @brief Clears the error flag from the AS5048A to allow transmissions to continue after an error.
 * @retval The contents of the error register (parity bit and error flag masked off, 14 LSb's only).
 */
uint16_t AS5048A::ClearErrorFlag_() {
 800115c:	b580      	push	{r7, lr}
 800115e:	b084      	sub	sp, #16
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
	uint16_t clear_err_flag_cmd = CreateCommandPacket_(ADDR_CLEAR_ERROR_FLAG, CMD_READ);
 8001164:	2201      	movs	r2, #1
 8001166:	2101      	movs	r1, #1
 8001168:	6878      	ldr	r0, [r7, #4]
 800116a:	f7ff ff4c 	bl	8001006 <_ZN7AS5048A20CreateCommandPacket_Eth>
 800116e:	4603      	mov	r3, r0
 8001170:	81fb      	strh	r3, [r7, #14]
	SPITransmit16_(clear_err_flag_cmd);
 8001172:	89fb      	ldrh	r3, [r7, #14]
 8001174:	4619      	mov	r1, r3
 8001176:	6878      	ldr	r0, [r7, #4]
 8001178:	f000 f814 	bl	80011a4 <_ZN7AS5048A14SPITransmit16_Et>
	uint16_t dummy_data = CreateWritePacket_(DATA_DUMMY);
 800117c:	2100      	movs	r1, #0
 800117e:	6878      	ldr	r0, [r7, #4]
 8001180:	f7ff ff6a 	bl	8001058 <_ZN7AS5048A18CreateWritePacket_Et>
 8001184:	4603      	mov	r3, r0
 8001186:	81bb      	strh	r3, [r7, #12]
	uint16_t error_reg_content = SPITransmitReceive16_(dummy_data) & (0xFF >> 2); // mask off parity bit and error flag
 8001188:	89bb      	ldrh	r3, [r7, #12]
 800118a:	4619      	mov	r1, r3
 800118c:	6878      	ldr	r0, [r7, #4]
 800118e:	f000 f833 	bl	80011f8 <_ZN7AS5048A21SPITransmitReceive16_Et>
 8001192:	4603      	mov	r3, r0
 8001194:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001198:	817b      	strh	r3, [r7, #10]
	// new error reg contents will be returned on next command
	return error_reg_content;
 800119a:	897b      	ldrh	r3, [r7, #10]
}
 800119c:	4618      	mov	r0, r3
 800119e:	3710      	adds	r7, #16
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}

080011a4 <_ZN7AS5048A14SPITransmit16_Et>:

/**
 * @brief Helper utility that writes 16 bits over SPI. Used because sending MSB first is a pain.
 */
void AS5048A::SPITransmit16_(uint16_t tx_data) {
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b084      	sub	sp, #16
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
 80011ac:	460b      	mov	r3, r1
 80011ae:	807b      	strh	r3, [r7, #2]
	uint8_t tx_buf[2];
	tx_buf[0] = tx_data >> 8; // MSB first
 80011b0:	887b      	ldrh	r3, [r7, #2]
 80011b2:	121b      	asrs	r3, r3, #8
 80011b4:	b2db      	uxtb	r3, r3
 80011b6:	733b      	strb	r3, [r7, #12]
	tx_buf[1] = tx_data & 0xFF; // LSB second
 80011b8:	887b      	ldrh	r3, [r7, #2]
 80011ba:	b2db      	uxtb	r3, r3
 80011bc:	737b      	strb	r3, [r7, #13]
	HAL_GPIO_WritePin(encoder_cs_port_, encoder_cs_pin_, GPIO_PIN_RESET);
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	6918      	ldr	r0, [r3, #16]
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	8a9b      	ldrh	r3, [r3, #20]
 80011c6:	2200      	movs	r2, #0
 80011c8:	4619      	mov	r1, r3
 80011ca:	f005 fb85 	bl	80068d8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(encoder_spi_, (uint8_t *)&tx_buf, 2, spi_timeout_);
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	68d8      	ldr	r0, [r3, #12]
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	699b      	ldr	r3, [r3, #24]
 80011d6:	f107 010c 	add.w	r1, r7, #12
 80011da:	2202      	movs	r2, #2
 80011dc:	f006 fe25 	bl	8007e2a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(encoder_cs_port_,  encoder_cs_pin_, GPIO_PIN_SET);
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	6918      	ldr	r0, [r3, #16]
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	8a9b      	ldrh	r3, [r3, #20]
 80011e8:	2201      	movs	r2, #1
 80011ea:	4619      	mov	r1, r3
 80011ec:	f005 fb74 	bl	80068d8 <HAL_GPIO_WritePin>
}
 80011f0:	bf00      	nop
 80011f2:	3710      	adds	r7, #16
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}

080011f8 <_ZN7AS5048A21SPITransmitReceive16_Et>:

/**
 * @brief Helper utility that writes 16 bits and reads 16 bits over SPI. Used because sending MSB first is a pain.
 * @retval 16 bits that are read.
 */
uint16_t AS5048A::SPITransmitReceive16_(uint16_t tx_data) {
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b086      	sub	sp, #24
 80011fc:	af02      	add	r7, sp, #8
 80011fe:	6078      	str	r0, [r7, #4]
 8001200:	460b      	mov	r3, r1
 8001202:	807b      	strh	r3, [r7, #2]
	uint8_t tx_buf[2];
	uint8_t rx_buf[2];
	tx_buf[0] = tx_data >> 8; // send MSB first
 8001204:	887b      	ldrh	r3, [r7, #2]
 8001206:	121b      	asrs	r3, r3, #8
 8001208:	b2db      	uxtb	r3, r3
 800120a:	733b      	strb	r3, [r7, #12]
	tx_buf[1] = tx_data & 0xFF; // send LSB second
 800120c:	887b      	ldrh	r3, [r7, #2]
 800120e:	b2db      	uxtb	r3, r3
 8001210:	737b      	strb	r3, [r7, #13]
	HAL_GPIO_WritePin(encoder_cs_port_, encoder_cs_pin_, GPIO_PIN_RESET);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	6918      	ldr	r0, [r3, #16]
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	8a9b      	ldrh	r3, [r3, #20]
 800121a:	2200      	movs	r2, #0
 800121c:	4619      	mov	r1, r3
 800121e:	f005 fb5b 	bl	80068d8 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(encoder_spi_, (uint8_t *)&tx_buf, (uint8_t *)&rx_buf, 2, spi_timeout_);
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	68d8      	ldr	r0, [r3, #12]
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	699b      	ldr	r3, [r3, #24]
 800122a:	f107 0208 	add.w	r2, r7, #8
 800122e:	f107 010c 	add.w	r1, r7, #12
 8001232:	9300      	str	r3, [sp, #0]
 8001234:	2302      	movs	r3, #2
 8001236:	f006 ff66 	bl	8008106 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(encoder_cs_port_,  encoder_cs_pin_, GPIO_PIN_SET);
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	6918      	ldr	r0, [r3, #16]
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	8a9b      	ldrh	r3, [r3, #20]
 8001242:	2201      	movs	r2, #1
 8001244:	4619      	mov	r1, r3
 8001246:	f005 fb47 	bl	80068d8 <HAL_GPIO_WritePin>

	uint16_t rx_data = 0;
 800124a:	2300      	movs	r3, #0
 800124c:	81fb      	strh	r3, [r7, #14]
	rx_data |= (rx_buf[0] << 8); // received MSB first
 800124e:	7a3b      	ldrb	r3, [r7, #8]
 8001250:	021b      	lsls	r3, r3, #8
 8001252:	b21a      	sxth	r2, r3
 8001254:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001258:	4313      	orrs	r3, r2
 800125a:	b21b      	sxth	r3, r3
 800125c:	81fb      	strh	r3, [r7, #14]
	rx_data |= rx_buf[1]; // received LSB second TODO: is this right?
 800125e:	7a7b      	ldrb	r3, [r7, #9]
 8001260:	b29a      	uxth	r2, r3
 8001262:	89fb      	ldrh	r3, [r7, #14]
 8001264:	4313      	orrs	r3, r2
 8001266:	81fb      	strh	r3, [r7, #14]
	return rx_data;
 8001268:	89fb      	ldrh	r3, [r7, #14]
}
 800126a:	4618      	mov	r0, r3
 800126c:	3710      	adds	r7, #16
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}

08001272 <_ZSt5floorf>:
  using ::floor;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  floor(float __x)
  { return __builtin_floorf(__x); }
 8001272:	b480      	push	{r7}
 8001274:	b083      	sub	sp, #12
 8001276:	af00      	add	r7, sp, #0
 8001278:	ed87 0a01 	vstr	s0, [r7, #4]
 800127c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001280:	fefb 7a67 	vrintm.f32	s15, s15
 8001284:	eeb0 0a67 	vmov.f32	s0, s15
 8001288:	370c      	adds	r7, #12
 800128a:	46bd      	mov	sp, r7
 800128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001290:	4770      	bx	lr
	...

08001294 <_ZN7Encoder10WrapAngle_Ef>:
/**
 * @brief Helper function that wraps an angle into the range 0-360 degrees.
 * @param[in] angle Angle value to be wrapped (float, degrees).
 * @retval Wrapped value, in degrees.
 */
float Encoder::WrapAngle_(float raw_angle) {
 8001294:	b580      	push	{r7, lr}
 8001296:	b084      	sub	sp, #16
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
 800129c:	ed87 0a00 	vstr	s0, [r7]
	float wrapped_angle = raw_angle - 360.0f * floor(raw_angle / 360.0f);
 80012a0:	edd7 7a00 	vldr	s15, [r7]
 80012a4:	eddf 6a15 	vldr	s13, [pc, #84]	; 80012fc <_ZN7Encoder10WrapAngle_Ef+0x68>
 80012a8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80012ac:	eeb0 0a47 	vmov.f32	s0, s14
 80012b0:	f7ff ffdf 	bl	8001272 <_ZSt5floorf>
 80012b4:	eef0 7a40 	vmov.f32	s15, s0
 80012b8:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80012fc <_ZN7Encoder10WrapAngle_Ef+0x68>
 80012bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012c0:	ed97 7a00 	vldr	s14, [r7]
 80012c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012c8:	edc7 7a03 	vstr	s15, [r7, #12]
	if (wrapped_angle < 0.0f) {
 80012cc:	edd7 7a03 	vldr	s15, [r7, #12]
 80012d0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012d8:	d507      	bpl.n	80012ea <_ZN7Encoder10WrapAngle_Ef+0x56>
		wrapped_angle += 360.0f;
 80012da:	edd7 7a03 	vldr	s15, [r7, #12]
 80012de:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80012fc <_ZN7Encoder10WrapAngle_Ef+0x68>
 80012e2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80012e6:	edc7 7a03 	vstr	s15, [r7, #12]
	}
	return wrapped_angle;
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	ee07 3a90 	vmov	s15, r3
}
 80012f0:	eeb0 0a67 	vmov.f32	s0, s15
 80012f4:	3710      	adds	r7, #16
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	43b40000 	.word	0x43b40000

08001300 <_ZN7Encoder14set_zero_angleEf>:

/**
 * @brief Sets the encoder zero position to a specific value.
 * @param[in] new_zero_angle The new zero position of the encoder, in degrees.
 */
void Encoder::set_zero_angle(float new_zero_angle) {
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
 8001308:	ed87 0a00 	vstr	s0, [r7]
	zero_angle_ = WrapAngle_(new_zero_angle);
 800130c:	ed97 0a00 	vldr	s0, [r7]
 8001310:	6878      	ldr	r0, [r7, #4]
 8001312:	f7ff ffbf 	bl	8001294 <_ZN7Encoder10WrapAngle_Ef>
 8001316:	eef0 7a40 	vmov.f32	s15, s0
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	edc3 7a01 	vstr	s15, [r3, #4]
}
 8001320:	bf00      	nop
 8001322:	3708      	adds	r7, #8
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}

08001328 <_ZN7Encoder9get_angleEv>:

/**
 * @brief Returns the current angle of the encoder, in degrees.
 * @retval Angle of the encoder, in degrees.
 */
float Encoder::get_angle() {
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
	return WrapAngle_(angle_ - zero_angle_);
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	ed93 7a02 	vldr	s14, [r3, #8]
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	edd3 7a01 	vldr	s15, [r3, #4]
 800133c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001340:	eeb0 0a67 	vmov.f32	s0, s15
 8001344:	6878      	ldr	r0, [r7, #4]
 8001346:	f7ff ffa5 	bl	8001294 <_ZN7Encoder10WrapAngle_Ef>
 800134a:	eef0 7a40 	vmov.f32	s15, s0
}
 800134e:	eeb0 0a67 	vmov.f32	s0, s15
 8001352:	3708      	adds	r7, #8
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}

08001358 <_ZN7Encoder9set_angleEf>:
/**
 * @brief Sets the angle (in degrees) stored by the Encoder object. Takes care of wrapping to store the value
 * between 0-360.
 * @param[in] angle Angle value in degrees (float).
 */
void Encoder::set_angle(float new_angle) {
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
 8001360:	ed87 0a00 	vstr	s0, [r7]
	angle_ = WrapAngle_(new_angle);
 8001364:	ed97 0a00 	vldr	s0, [r7]
 8001368:	6878      	ldr	r0, [r7, #4]
 800136a:	f7ff ff93 	bl	8001294 <_ZN7Encoder10WrapAngle_Ef>
 800136e:	eef0 7a40 	vmov.f32	s15, s0
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8001378:	bf00      	nop
 800137a:	3708      	adds	r7, #8
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}

08001380 <_ZN13CurrentSensor9LinkToADCEPVtS1_S1_>:
 * is being transferred to a buffer via DMA.
 * @param[in] adc_counts_u_in Reference pointing to location in ADC buffer for phase U current.
 * @param[in] adc_counts_v_in Reference pointing to location in ADC buffer for phase V current.
 * @param[in] adc_counts_w_in Reference pointing to location in ADC buffer for phase W current.
 */
void CurrentSensor::LinkToADC(volatile uint16_t* adc_counts_u_in, volatile uint16_t* adc_counts_v_in, volatile uint16_t* adc_counts_w_in) {
 8001380:	b480      	push	{r7}
 8001382:	b085      	sub	sp, #20
 8001384:	af00      	add	r7, sp, #0
 8001386:	60f8      	str	r0, [r7, #12]
 8001388:	60b9      	str	r1, [r7, #8]
 800138a:	607a      	str	r2, [r7, #4]
 800138c:	603b      	str	r3, [r7, #0]
	adc_counts_u_ = adc_counts_u_in;
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	68ba      	ldr	r2, [r7, #8]
 8001392:	61da      	str	r2, [r3, #28]
	adc_counts_v_ = adc_counts_v_in;
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	687a      	ldr	r2, [r7, #4]
 8001398:	621a      	str	r2, [r3, #32]
	adc_counts_w_ = adc_counts_w_in;
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	683a      	ldr	r2, [r7, #0]
 800139e:	625a      	str	r2, [r3, #36]	; 0x24
}
 80013a0:	bf00      	nop
 80013a2:	3714      	adds	r7, #20
 80013a4:	46bd      	mov	sp, r7
 80013a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013aa:	4770      	bx	lr

080013ac <_ZN13CurrentSensor12ReadCurrentsEv>:

void CurrentSensor::ReadCurrents() {
 80013ac:	b480      	push	{r7}
 80013ae:	b083      	sub	sp, #12
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
	i_u = (static_cast<float>(*adc_counts_u_) / static_cast<float>(adc_max_counts_) * adc_max_volts_ - adc_offset_volts_) / adc_gain_;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	69db      	ldr	r3, [r3, #28]
 80013b8:	881b      	ldrh	r3, [r3, #0]
 80013ba:	b29b      	uxth	r3, r3
 80013bc:	ee07 3a90 	vmov	s15, r3
 80013c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	899b      	ldrh	r3, [r3, #12]
 80013c8:	ee07 3a90 	vmov	s15, r3
 80013cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013d0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	edd3 7a04 	vldr	s15, [r3, #16]
 80013da:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	edd3 7a05 	vldr	s15, [r3, #20]
 80013e4:	ee77 6a67 	vsub.f32	s13, s14, s15
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	ed93 7a06 	vldr	s14, [r3, #24]
 80013ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	edc3 7a00 	vstr	s15, [r3]
	i_v = (static_cast<float>(*adc_counts_v_) / static_cast<float>(adc_max_counts_) * adc_max_volts_ - adc_offset_volts_) / adc_gain_;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6a1b      	ldr	r3, [r3, #32]
 80013fc:	881b      	ldrh	r3, [r3, #0]
 80013fe:	b29b      	uxth	r3, r3
 8001400:	ee07 3a90 	vmov	s15, r3
 8001404:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	899b      	ldrh	r3, [r3, #12]
 800140c:	ee07 3a90 	vmov	s15, r3
 8001410:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001414:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	edd3 7a04 	vldr	s15, [r3, #16]
 800141e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	edd3 7a05 	vldr	s15, [r3, #20]
 8001428:	ee77 6a67 	vsub.f32	s13, s14, s15
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	ed93 7a06 	vldr	s14, [r3, #24]
 8001432:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	edc3 7a01 	vstr	s15, [r3, #4]
	i_w = (static_cast<float>(*adc_counts_w_) / static_cast<float>(adc_max_counts_) * adc_max_volts_ - adc_offset_volts_) / adc_gain_;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001440:	881b      	ldrh	r3, [r3, #0]
 8001442:	b29b      	uxth	r3, r3
 8001444:	ee07 3a90 	vmov	s15, r3
 8001448:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	899b      	ldrh	r3, [r3, #12]
 8001450:	ee07 3a90 	vmov	s15, r3
 8001454:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001458:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001462:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	edd3 7a05 	vldr	s15, [r3, #20]
 800146c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	ed93 7a06 	vldr	s14, [r3, #24]
 8001476:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8001480:	bf00      	nop
 8001482:	370c      	adds	r7, #12
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr

0800148c <_ZN10HalfBridge11get_op_modeEv>:

/**
 * @brief Returns the operation mode of the half-bridge.
 * @retval Halfbridge operation mode.
 */
HalfBridge::OpMode HalfBridge::get_op_mode() {
 800148c:	b480      	push	{r7}
 800148e:	b083      	sub	sp, #12
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
	return op_mode_;
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	7b1b      	ldrb	r3, [r3, #12]
}
 8001498:	4618      	mov	r0, r3
 800149a:	370c      	adds	r7, #12
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	4770      	bx	lr

080014a4 <_ZN5Motor4InitEv>:
 */

#include "motor.hh"
#include "foc_utils.hh"

void Motor::Init() {
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b082      	sub	sp, #8
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
	// Initialize all the lil bits
	enc_->Init();
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	69da      	ldr	r2, [r3, #28]
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	69db      	ldr	r3, [r3, #28]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4610      	mov	r0, r2
 80014ba:	4798      	blx	r3
	//	enc_.set_zero_angle(); // startup position is the zero position
	driver_->Init(); // start driver PWM
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	699b      	ldr	r3, [r3, #24]
 80014c0:	4618      	mov	r0, r3
 80014c2:	f000 f932 	bl	800172a <_ZN11MotorDriver4InitEv>
	last_update_micros_ = GetTickMicros();
 80014c6:	f000 fe17 	bl	80020f8 <_Z13GetTickMicrosv>
 80014ca:	4602      	mov	r2, r0
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	631a      	str	r2, [r3, #48]	; 0x30

	// initialization sequence for motor will go here

}
 80014d0:	bf00      	nop
 80014d2:	3708      	adds	r7, #8
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}

080014d8 <_ZN5Motor10SetCurrentEfff>:
 * @brief Set target phase currents, set motor to current control mode.
 * @param[in] i_u Target current for phase U, in Amps.
 * @param[in] i_v Target current for phase V, in Amps.
 * @param[in] i_w Target current for phase W, in Amps.
 */
void Motor::SetCurrent(float i_u, float i_v, float i_w) {
 80014d8:	b480      	push	{r7}
 80014da:	b085      	sub	sp, #20
 80014dc:	af00      	add	r7, sp, #0
 80014de:	60f8      	str	r0, [r7, #12]
 80014e0:	ed87 0a02 	vstr	s0, [r7, #8]
 80014e4:	edc7 0a01 	vstr	s1, [r7, #4]
 80014e8:	ed87 1a00 	vstr	s2, [r7]
	mode_ = CURRENT_CONTROL;
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	2200      	movs	r2, #0
 80014f0:	751a      	strb	r2, [r3, #20]
	// Simple open loop control with voltage setpoints.
	v_u_cmd_ = i_u * config_.phase_resistance;
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	ed93 7a01 	vldr	s14, [r3, #4]
 80014f8:	edd7 7a02 	vldr	s15, [r7, #8]
 80014fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74
	v_v_cmd_ = i_v * config_.phase_resistance;
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	ed93 7a01 	vldr	s14, [r3, #4]
 800150c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001510:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	edc3 7a1e 	vstr	s15, [r3, #120]	; 0x78
	v_w_cmd_ = i_w * config_.phase_resistance;
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	ed93 7a01 	vldr	s14, [r3, #4]
 8001520:	edd7 7a00 	vldr	s15, [r7]
 8001524:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	edc3 7a1f 	vstr	s15, [r3, #124]	; 0x7c
}
 800152e:	bf00      	nop
 8001530:	3714      	adds	r7, #20
 8001532:	46bd      	mov	sp, r7
 8001534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001538:	4770      	bx	lr
	...

0800153c <_ZN5Motor6UpdateEv>:
void Motor::SetPosition(float theta) {
	mode_ = POSITION_CONTROL;
	theta_cmd_ = theta;
}

void Motor::Update() {
 800153c:	b580      	push	{r7, lr}
 800153e:	b084      	sub	sp, #16
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
	uint32_t curr_time_micros = GetTickMicros();
 8001544:	f000 fdd8 	bl	80020f8 <_Z13GetTickMicrosv>
 8001548:	60f8      	str	r0, [r7, #12]
	float ms_since_last_update = (static_cast<float>(curr_time_micros - last_update_micros_)) / 1000.0f;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800154e:	68fa      	ldr	r2, [r7, #12]
 8001550:	1ad3      	subs	r3, r2, r3
 8001552:	ee07 3a90 	vmov	s15, r3
 8001556:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800155a:	eddf 6a66 	vldr	s13, [pc, #408]	; 80016f4 <_ZN5Motor6UpdateEv+0x1b8>
 800155e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001562:	edc7 7a02 	vstr	s15, [r7, #8]

	// Read the encoder
	enc_->Update();
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	69da      	ldr	r2, [r3, #28]
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	69db      	ldr	r3, [r3, #28]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	3304      	adds	r3, #4
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4610      	mov	r0, r2
 8001576:	4798      	blx	r3
	theta_meas_ = NormalizeAngle(ElectricalAngle(enc_->get_angle(), config_.num_pole_pairs));
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	69db      	ldr	r3, [r3, #28]
 800157c:	4618      	mov	r0, r3
 800157e:	f7ff fed3 	bl	8001328 <_ZN7Encoder9get_angleEv>
 8001582:	eef0 7a40 	vmov.f32	s15, s0
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	881b      	ldrh	r3, [r3, #0]
 800158a:	4618      	mov	r0, r3
 800158c:	eeb0 0a67 	vmov.f32	s0, s15
 8001590:	f000 ff60 	bl	8002454 <_Z15ElectricalAngleft>
 8001594:	eef0 7a40 	vmov.f32	s15, s0
 8001598:	eeb0 0a67 	vmov.f32	s0, s15
 800159c:	f000 ff72 	bl	8002484 <_Z14NormalizeAnglef>
 80015a0:	eef0 7a40 	vmov.f32	s15, s0
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38

	// Read the current sensors
	csense_->ReadCurrents();
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	6a1b      	ldr	r3, [r3, #32]
 80015ae:	4618      	mov	r0, r3
 80015b0:	f7ff fefc 	bl	80013ac <_ZN13CurrentSensor12ReadCurrentsEv>
	i_u_meas_ = csense_->i_u;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	6a1b      	ldr	r3, [r3, #32]
 80015b8:	681a      	ldr	r2, [r3, #0]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	65da      	str	r2, [r3, #92]	; 0x5c
	i_v_meas_ = csense_->i_v;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	6a1b      	ldr	r3, [r3, #32]
 80015c2:	685a      	ldr	r2, [r3, #4]
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	661a      	str	r2, [r3, #96]	; 0x60
	i_w_meas_ = csense_->i_w;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	6a1b      	ldr	r3, [r3, #32]
 80015cc:	689a      	ldr	r2, [r3, #8]
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	665a      	str	r2, [r3, #100]	; 0x64

	switch(mode_) {
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	7d1b      	ldrb	r3, [r3, #20]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d061      	beq.n	800169e <_ZN5Motor6UpdateEv+0x162>
 80015da:	2b00      	cmp	r3, #0
 80015dc:	f2c0 8082 	blt.w	80016e4 <_ZN5Motor6UpdateEv+0x1a8>
 80015e0:	3b01      	subs	r3, #1
 80015e2:	2b02      	cmp	r3, #2
 80015e4:	d87e      	bhi.n	80016e4 <_ZN5Motor6UpdateEv+0x1a8>
		// Set velocity to control position.
	case VELOCITY_CONTROL:
		// Set torque to control velocity.
	case TORQUE_CONTROL:
		// Use DQZ transform to transform measured phase currents into rotating reference frame.
		TransFwdDQZ(theta_meas_, i_u_meas_, i_v_meas_, i_w_meas_, i_d_meas_, i_q_meas_, i_z_meas_);
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	ed93 7a17 	vldr	s14, [r3, #92]	; 0x5c
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	edd3 6a18 	vldr	s13, [r3, #96]	; 0x60
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	ed93 6a19 	vldr	s12, [r3, #100]	; 0x64
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	f103 0048 	add.w	r0, r3, #72	; 0x48
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	f103 0150 	add.w	r1, r3, #80	; 0x50
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	3358      	adds	r3, #88	; 0x58
 800160e:	461a      	mov	r2, r3
 8001610:	eef0 1a46 	vmov.f32	s3, s12
 8001614:	eeb0 1a66 	vmov.f32	s2, s13
 8001618:	eef0 0a47 	vmov.f32	s1, s14
 800161c:	eeb0 0a67 	vmov.f32	s0, s15
 8001620:	f000 fdce 	bl	80021c0 <_Z11TransFwdDQZffffRfS_S_>

		// Set voltages in rotating reference frame to control currents in rotating reference frame.
		v_d_cmd_ = 0; // TODO: add PID controller for i_d error for true FOC control.
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	f04f 0200 	mov.w	r2, #0
 800162a:	669a      	str	r2, [r3, #104]	; 0x68
		v_q_cmd_ = pid_torque_->Update(i_q_cmd_ - i_q_meas_, ms_since_last_update);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 800163c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001640:	edd7 0a02 	vldr	s1, [r7, #8]
 8001644:	eeb0 0a67 	vmov.f32	s0, s15
 8001648:	4610      	mov	r0, r2
 800164a:	f000 fc33 	bl	8001eb4 <_ZN13PIDController6UpdateEff>
 800164e:	eef0 7a40 	vmov.f32	s15, s0
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
		v_z_cmd_ = 0;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	f04f 0200 	mov.w	r2, #0
 800165e:	671a      	str	r2, [r3, #112]	; 0x70

		// Convert rotating reference frame voltages back into stator voltages.
		TransRevDQZ(theta_meas_, v_d_cmd_, v_q_cmd_, v_z_cmd_, v_u_cmd_, v_v_cmd_, v_w_cmd_);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	edd3 6a1b 	vldr	s13, [r3, #108]	; 0x6c
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	ed93 6a1c 	vldr	s12, [r3, #112]	; 0x70
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	f103 0074 	add.w	r0, r3, #116	; 0x74
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	f103 0178 	add.w	r1, r3, #120	; 0x78
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	337c      	adds	r3, #124	; 0x7c
 8001688:	461a      	mov	r2, r3
 800168a:	eef0 1a46 	vmov.f32	s3, s12
 800168e:	eeb0 1a66 	vmov.f32	s2, s13
 8001692:	eef0 0a47 	vmov.f32	s1, s14
 8001696:	eeb0 0a67 	vmov.f32	s0, s15
 800169a:	f000 fe37 	bl	800230c <_Z11TransRevDQZffffRfS_S_>

	case CURRENT_CONTROL:
		// Set voltage (duty cycle) to control current.
		// Open-loop PWM duty cycle control.
		driver_->SetDutyCycle(
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	699a      	ldr	r2, [r3, #24]
			v_u_cmd_ / config_.power_supply_voltage,
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	edd3 7a04 	vldr	s15, [r3, #16]
		driver_->SetDutyCycle(
 80016ae:	eec7 6a27 	vdiv.f32	s13, s14, s15
			v_v_cmd_ / config_.power_supply_voltage,
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	ed93 7a1e 	vldr	s14, [r3, #120]	; 0x78
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	edd3 7a04 	vldr	s15, [r3, #16]
		driver_->SetDutyCycle(
 80016be:	ee87 6a27 	vdiv.f32	s12, s14, s15
			v_w_cmd_ / config_.power_supply_voltage);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	ed93 7a1f 	vldr	s14, [r3, #124]	; 0x7c
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	edd3 7a04 	vldr	s15, [r3, #16]
		driver_->SetDutyCycle(
 80016ce:	eec7 5a27 	vdiv.f32	s11, s14, s15
 80016d2:	eeb0 1a65 	vmov.f32	s2, s11
 80016d6:	eef0 0a46 	vmov.f32	s1, s12
 80016da:	eeb0 0a66 	vmov.f32	s0, s13
 80016de:	4610      	mov	r0, r2
 80016e0:	f000 f85b 	bl	800179a <_ZN11MotorDriver12SetDutyCycleEfff>
	}

	// Save as a snack for later.
	last_update_micros_ = curr_time_micros;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	68fa      	ldr	r2, [r7, #12]
 80016e8:	631a      	str	r2, [r3, #48]	; 0x30

}
 80016ea:	bf00      	nop
 80016ec:	3710      	adds	r7, #16
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	447a0000 	.word	0x447a0000

080016f8 <_ZN11MotorDriver9LinkToPWMEP17TIM_HandleTypeDefmmm>:
void MotorDriver::LinkToPWM(
	TIM_HandleTypeDef * timer,
	uint32_t timer_u_channel_id,
	uint32_t timer_v_channel_id,
	uint32_t timer_w_channel_id)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b085      	sub	sp, #20
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	60f8      	str	r0, [r7, #12]
 8001700:	60b9      	str	r1, [r7, #8]
 8001702:	607a      	str	r2, [r7, #4]
 8001704:	603b      	str	r3, [r7, #0]
	timer_ = timer;
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	68ba      	ldr	r2, [r7, #8]
 800170a:	619a      	str	r2, [r3, #24]
	timer_u_channel_id_ = timer_u_channel_id;
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	687a      	ldr	r2, [r7, #4]
 8001710:	61da      	str	r2, [r3, #28]
	timer_v_channel_id_ = timer_v_channel_id;
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	683a      	ldr	r2, [r7, #0]
 8001716:	621a      	str	r2, [r3, #32]
	timer_w_channel_id_ = timer_w_channel_id;
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	69ba      	ldr	r2, [r7, #24]
 800171c:	625a      	str	r2, [r3, #36]	; 0x24
}
 800171e:	bf00      	nop
 8001720:	3714      	adds	r7, #20
 8001722:	46bd      	mov	sp, r7
 8001724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001728:	4770      	bx	lr

0800172a <_ZN11MotorDriver4InitEv>:

/**
 * @brief Start PWM timers.
 */
void MotorDriver::Init() {
 800172a:	b580      	push	{r7, lr}
 800172c:	b082      	sub	sp, #8
 800172e:	af00      	add	r7, sp, #0
 8001730:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(timer_, timer_u_channel_id_); // get the party started
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	699a      	ldr	r2, [r3, #24]
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	69db      	ldr	r3, [r3, #28]
 800173a:	4619      	mov	r1, r3
 800173c:	4610      	mov	r0, r2
 800173e:	f007 f9e7 	bl	8008b10 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(timer_, timer_u_channel_id_); // get the (complementary) party started
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	699a      	ldr	r2, [r3, #24]
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	69db      	ldr	r3, [r3, #28]
 800174a:	4619      	mov	r1, r3
 800174c:	4610      	mov	r0, r2
 800174e:	f008 fb57 	bl	8009e00 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(timer_, timer_v_channel_id_); // get the party started
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	699a      	ldr	r2, [r3, #24]
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6a1b      	ldr	r3, [r3, #32]
 800175a:	4619      	mov	r1, r3
 800175c:	4610      	mov	r0, r2
 800175e:	f007 f9d7 	bl	8008b10 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(timer_, timer_v_channel_id_); // get the (complementary) party started
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	699a      	ldr	r2, [r3, #24]
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6a1b      	ldr	r3, [r3, #32]
 800176a:	4619      	mov	r1, r3
 800176c:	4610      	mov	r0, r2
 800176e:	f008 fb47 	bl	8009e00 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(timer_, timer_w_channel_id_); // get the party started
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	699a      	ldr	r2, [r3, #24]
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800177a:	4619      	mov	r1, r3
 800177c:	4610      	mov	r0, r2
 800177e:	f007 f9c7 	bl	8008b10 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(timer_, timer_w_channel_id_); // get the (complementary) party started
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	699a      	ldr	r2, [r3, #24]
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800178a:	4619      	mov	r1, r3
 800178c:	4610      	mov	r0, r2
 800178e:	f008 fb37 	bl	8009e00 <HAL_TIMEx_PWMN_Start>
}
 8001792:	bf00      	nop
 8001794:	3708      	adds	r7, #8
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}

0800179a <_ZN11MotorDriver12SetDutyCycleEfff>:

/**
 *
 */
void MotorDriver::SetDutyCycle(float duty_u, float duty_v, float duty_w) {
 800179a:	b480      	push	{r7}
 800179c:	b085      	sub	sp, #20
 800179e:	af00      	add	r7, sp, #0
 80017a0:	60f8      	str	r0, [r7, #12]
 80017a2:	ed87 0a02 	vstr	s0, [r7, #8]
 80017a6:	edc7 0a01 	vstr	s1, [r7, #4]
 80017aa:	ed87 1a00 	vstr	s2, [r7]
	duty_u_ = CONSTRAIN(duty_u, duty_min_, duty_max_);
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	edd3 7a04 	vldr	s15, [r3, #16]
 80017b4:	ed97 7a02 	vldr	s14, [r7, #8]
 80017b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017c0:	d502      	bpl.n	80017c8 <_ZN11MotorDriver12SetDutyCycleEfff+0x2e>
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	691b      	ldr	r3, [r3, #16]
 80017c6:	e00d      	b.n	80017e4 <_ZN11MotorDriver12SetDutyCycleEfff+0x4a>
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	edd3 7a03 	vldr	s15, [r3, #12]
 80017ce:	ed97 7a02 	vldr	s14, [r7, #8]
 80017d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017da:	dd02      	ble.n	80017e2 <_ZN11MotorDriver12SetDutyCycleEfff+0x48>
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	68db      	ldr	r3, [r3, #12]
 80017e0:	e000      	b.n	80017e4 <_ZN11MotorDriver12SetDutyCycleEfff+0x4a>
 80017e2:	68bb      	ldr	r3, [r7, #8]
 80017e4:	68fa      	ldr	r2, [r7, #12]
 80017e6:	6013      	str	r3, [r2, #0]
	duty_v_ = CONSTRAIN(duty_v, duty_min_, duty_max_);
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	edd3 7a04 	vldr	s15, [r3, #16]
 80017ee:	ed97 7a01 	vldr	s14, [r7, #4]
 80017f2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017fa:	d502      	bpl.n	8001802 <_ZN11MotorDriver12SetDutyCycleEfff+0x68>
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	691b      	ldr	r3, [r3, #16]
 8001800:	e00d      	b.n	800181e <_ZN11MotorDriver12SetDutyCycleEfff+0x84>
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	edd3 7a03 	vldr	s15, [r3, #12]
 8001808:	ed97 7a01 	vldr	s14, [r7, #4]
 800180c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001810:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001814:	dd02      	ble.n	800181c <_ZN11MotorDriver12SetDutyCycleEfff+0x82>
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	68db      	ldr	r3, [r3, #12]
 800181a:	e000      	b.n	800181e <_ZN11MotorDriver12SetDutyCycleEfff+0x84>
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	68fa      	ldr	r2, [r7, #12]
 8001820:	6053      	str	r3, [r2, #4]
	duty_w_ = CONSTRAIN(duty_w, duty_min_, duty_max_);
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	edd3 7a04 	vldr	s15, [r3, #16]
 8001828:	ed97 7a00 	vldr	s14, [r7]
 800182c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001830:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001834:	d502      	bpl.n	800183c <_ZN11MotorDriver12SetDutyCycleEfff+0xa2>
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	691b      	ldr	r3, [r3, #16]
 800183a:	e00d      	b.n	8001858 <_ZN11MotorDriver12SetDutyCycleEfff+0xbe>
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	edd3 7a03 	vldr	s15, [r3, #12]
 8001842:	ed97 7a00 	vldr	s14, [r7]
 8001846:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800184a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800184e:	dd02      	ble.n	8001856 <_ZN11MotorDriver12SetDutyCycleEfff+0xbc>
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	68db      	ldr	r3, [r3, #12]
 8001854:	e000      	b.n	8001858 <_ZN11MotorDriver12SetDutyCycleEfff+0xbe>
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	68fa      	ldr	r2, [r7, #12]
 800185a:	6093      	str	r3, [r2, #8]

	// Set duty cycle: note that CH and CHN are in HIGH polarity; counter expiration triggers low side current sense
	__HAL_TIM_SET_COMPARE(timer_, timer_u_channel_id_, static_cast<uint16_t>(duty_u_ * pulse_max_));
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	69db      	ldr	r3, [r3, #28]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d114      	bne.n	800188e <_ZN11MotorDriver12SetDutyCycleEfff+0xf4>
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	ed93 7a00 	vldr	s14, [r3]
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	8a9b      	ldrh	r3, [r3, #20]
 800186e:	ee07 3a90 	vmov	s15, r3
 8001872:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001876:	ee67 7a27 	vmul.f32	s15, s14, s15
 800187a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800187e:	ee17 3a90 	vmov	r3, s15
 8001882:	b29a      	uxth	r2, r3
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	699b      	ldr	r3, [r3, #24]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	635a      	str	r2, [r3, #52]	; 0x34
 800188c:	e077      	b.n	800197e <_ZN11MotorDriver12SetDutyCycleEfff+0x1e4>
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	69db      	ldr	r3, [r3, #28]
 8001892:	2b04      	cmp	r3, #4
 8001894:	d114      	bne.n	80018c0 <_ZN11MotorDriver12SetDutyCycleEfff+0x126>
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	ed93 7a00 	vldr	s14, [r3]
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	8a9b      	ldrh	r3, [r3, #20]
 80018a0:	ee07 3a90 	vmov	s15, r3
 80018a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018b0:	ee17 3a90 	vmov	r3, s15
 80018b4:	b29a      	uxth	r2, r3
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	699b      	ldr	r3, [r3, #24]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	639a      	str	r2, [r3, #56]	; 0x38
 80018be:	e05e      	b.n	800197e <_ZN11MotorDriver12SetDutyCycleEfff+0x1e4>
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	69db      	ldr	r3, [r3, #28]
 80018c4:	2b08      	cmp	r3, #8
 80018c6:	d114      	bne.n	80018f2 <_ZN11MotorDriver12SetDutyCycleEfff+0x158>
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	ed93 7a00 	vldr	s14, [r3]
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	8a9b      	ldrh	r3, [r3, #20]
 80018d2:	ee07 3a90 	vmov	s15, r3
 80018d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018e2:	ee17 3a90 	vmov	r3, s15
 80018e6:	b29a      	uxth	r2, r3
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	699b      	ldr	r3, [r3, #24]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	63da      	str	r2, [r3, #60]	; 0x3c
 80018f0:	e045      	b.n	800197e <_ZN11MotorDriver12SetDutyCycleEfff+0x1e4>
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	69db      	ldr	r3, [r3, #28]
 80018f6:	2b0c      	cmp	r3, #12
 80018f8:	d114      	bne.n	8001924 <_ZN11MotorDriver12SetDutyCycleEfff+0x18a>
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	ed93 7a00 	vldr	s14, [r3]
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	8a9b      	ldrh	r3, [r3, #20]
 8001904:	ee07 3a90 	vmov	s15, r3
 8001908:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800190c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001910:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001914:	ee17 3a90 	vmov	r3, s15
 8001918:	b29a      	uxth	r2, r3
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	699b      	ldr	r3, [r3, #24]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	641a      	str	r2, [r3, #64]	; 0x40
 8001922:	e02c      	b.n	800197e <_ZN11MotorDriver12SetDutyCycleEfff+0x1e4>
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	69db      	ldr	r3, [r3, #28]
 8001928:	2b10      	cmp	r3, #16
 800192a:	d114      	bne.n	8001956 <_ZN11MotorDriver12SetDutyCycleEfff+0x1bc>
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	ed93 7a00 	vldr	s14, [r3]
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	8a9b      	ldrh	r3, [r3, #20]
 8001936:	ee07 3a90 	vmov	s15, r3
 800193a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800193e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001942:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001946:	ee17 3a90 	vmov	r3, s15
 800194a:	b29a      	uxth	r2, r3
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	699b      	ldr	r3, [r3, #24]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	659a      	str	r2, [r3, #88]	; 0x58
 8001954:	e013      	b.n	800197e <_ZN11MotorDriver12SetDutyCycleEfff+0x1e4>
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	ed93 7a00 	vldr	s14, [r3]
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	8a9b      	ldrh	r3, [r3, #20]
 8001960:	ee07 3a90 	vmov	s15, r3
 8001964:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001968:	ee67 7a27 	vmul.f32	s15, s14, s15
 800196c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001970:	ee17 3a90 	vmov	r3, s15
 8001974:	b29a      	uxth	r2, r3
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	699b      	ldr	r3, [r3, #24]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	65da      	str	r2, [r3, #92]	; 0x5c
	__HAL_TIM_SET_COMPARE(timer_, timer_v_channel_id_, static_cast<uint16_t>(duty_v_ * pulse_max_));
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	6a1b      	ldr	r3, [r3, #32]
 8001982:	2b00      	cmp	r3, #0
 8001984:	d114      	bne.n	80019b0 <_ZN11MotorDriver12SetDutyCycleEfff+0x216>
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	ed93 7a01 	vldr	s14, [r3, #4]
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	8a9b      	ldrh	r3, [r3, #20]
 8001990:	ee07 3a90 	vmov	s15, r3
 8001994:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001998:	ee67 7a27 	vmul.f32	s15, s14, s15
 800199c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80019a0:	ee17 3a90 	vmov	r3, s15
 80019a4:	b29a      	uxth	r2, r3
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	699b      	ldr	r3, [r3, #24]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	635a      	str	r2, [r3, #52]	; 0x34
 80019ae:	e077      	b.n	8001aa0 <_ZN11MotorDriver12SetDutyCycleEfff+0x306>
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	6a1b      	ldr	r3, [r3, #32]
 80019b4:	2b04      	cmp	r3, #4
 80019b6:	d114      	bne.n	80019e2 <_ZN11MotorDriver12SetDutyCycleEfff+0x248>
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	ed93 7a01 	vldr	s14, [r3, #4]
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	8a9b      	ldrh	r3, [r3, #20]
 80019c2:	ee07 3a90 	vmov	s15, r3
 80019c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80019d2:	ee17 3a90 	vmov	r3, s15
 80019d6:	b29a      	uxth	r2, r3
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	699b      	ldr	r3, [r3, #24]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	639a      	str	r2, [r3, #56]	; 0x38
 80019e0:	e05e      	b.n	8001aa0 <_ZN11MotorDriver12SetDutyCycleEfff+0x306>
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	6a1b      	ldr	r3, [r3, #32]
 80019e6:	2b08      	cmp	r3, #8
 80019e8:	d114      	bne.n	8001a14 <_ZN11MotorDriver12SetDutyCycleEfff+0x27a>
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	ed93 7a01 	vldr	s14, [r3, #4]
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	8a9b      	ldrh	r3, [r3, #20]
 80019f4:	ee07 3a90 	vmov	s15, r3
 80019f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a00:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a04:	ee17 3a90 	vmov	r3, s15
 8001a08:	b29a      	uxth	r2, r3
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	699b      	ldr	r3, [r3, #24]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	63da      	str	r2, [r3, #60]	; 0x3c
 8001a12:	e045      	b.n	8001aa0 <_ZN11MotorDriver12SetDutyCycleEfff+0x306>
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	6a1b      	ldr	r3, [r3, #32]
 8001a18:	2b0c      	cmp	r3, #12
 8001a1a:	d114      	bne.n	8001a46 <_ZN11MotorDriver12SetDutyCycleEfff+0x2ac>
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	ed93 7a01 	vldr	s14, [r3, #4]
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	8a9b      	ldrh	r3, [r3, #20]
 8001a26:	ee07 3a90 	vmov	s15, r3
 8001a2a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a32:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a36:	ee17 3a90 	vmov	r3, s15
 8001a3a:	b29a      	uxth	r2, r3
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	699b      	ldr	r3, [r3, #24]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	641a      	str	r2, [r3, #64]	; 0x40
 8001a44:	e02c      	b.n	8001aa0 <_ZN11MotorDriver12SetDutyCycleEfff+0x306>
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	6a1b      	ldr	r3, [r3, #32]
 8001a4a:	2b10      	cmp	r3, #16
 8001a4c:	d114      	bne.n	8001a78 <_ZN11MotorDriver12SetDutyCycleEfff+0x2de>
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	ed93 7a01 	vldr	s14, [r3, #4]
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	8a9b      	ldrh	r3, [r3, #20]
 8001a58:	ee07 3a90 	vmov	s15, r3
 8001a5c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a60:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a64:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a68:	ee17 3a90 	vmov	r3, s15
 8001a6c:	b29a      	uxth	r2, r3
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	699b      	ldr	r3, [r3, #24]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	659a      	str	r2, [r3, #88]	; 0x58
 8001a76:	e013      	b.n	8001aa0 <_ZN11MotorDriver12SetDutyCycleEfff+0x306>
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	ed93 7a01 	vldr	s14, [r3, #4]
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	8a9b      	ldrh	r3, [r3, #20]
 8001a82:	ee07 3a90 	vmov	s15, r3
 8001a86:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a8e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a92:	ee17 3a90 	vmov	r3, s15
 8001a96:	b29a      	uxth	r2, r3
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	699b      	ldr	r3, [r3, #24]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	65da      	str	r2, [r3, #92]	; 0x5c
	__HAL_TIM_SET_COMPARE(timer_, timer_w_channel_id_, static_cast<uint16_t>(duty_w_ * pulse_max_));
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d114      	bne.n	8001ad2 <_ZN11MotorDriver12SetDutyCycleEfff+0x338>
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	ed93 7a02 	vldr	s14, [r3, #8]
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	8a9b      	ldrh	r3, [r3, #20]
 8001ab2:	ee07 3a90 	vmov	s15, r3
 8001ab6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001aba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001abe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ac2:	ee17 3a90 	vmov	r3, s15
 8001ac6:	b29a      	uxth	r2, r3
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	699b      	ldr	r3, [r3, #24]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001ad0:	e077      	b.n	8001bc2 <_ZN11MotorDriver12SetDutyCycleEfff+0x428>
	__HAL_TIM_SET_COMPARE(timer_, timer_w_channel_id_, static_cast<uint16_t>(duty_w_ * pulse_max_));
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ad6:	2b04      	cmp	r3, #4
 8001ad8:	d114      	bne.n	8001b04 <_ZN11MotorDriver12SetDutyCycleEfff+0x36a>
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	ed93 7a02 	vldr	s14, [r3, #8]
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	8a9b      	ldrh	r3, [r3, #20]
 8001ae4:	ee07 3a90 	vmov	s15, r3
 8001ae8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001aec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001af0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001af4:	ee17 3a90 	vmov	r3, s15
 8001af8:	b29a      	uxth	r2, r3
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	699b      	ldr	r3, [r3, #24]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001b02:	e05e      	b.n	8001bc2 <_ZN11MotorDriver12SetDutyCycleEfff+0x428>
	__HAL_TIM_SET_COMPARE(timer_, timer_w_channel_id_, static_cast<uint16_t>(duty_w_ * pulse_max_));
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b08:	2b08      	cmp	r3, #8
 8001b0a:	d114      	bne.n	8001b36 <_ZN11MotorDriver12SetDutyCycleEfff+0x39c>
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	ed93 7a02 	vldr	s14, [r3, #8]
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	8a9b      	ldrh	r3, [r3, #20]
 8001b16:	ee07 3a90 	vmov	s15, r3
 8001b1a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b26:	ee17 3a90 	vmov	r3, s15
 8001b2a:	b29a      	uxth	r2, r3
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	699b      	ldr	r3, [r3, #24]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8001b34:	e045      	b.n	8001bc2 <_ZN11MotorDriver12SetDutyCycleEfff+0x428>
	__HAL_TIM_SET_COMPARE(timer_, timer_w_channel_id_, static_cast<uint16_t>(duty_w_ * pulse_max_));
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b3a:	2b0c      	cmp	r3, #12
 8001b3c:	d114      	bne.n	8001b68 <_ZN11MotorDriver12SetDutyCycleEfff+0x3ce>
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	ed93 7a02 	vldr	s14, [r3, #8]
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	8a9b      	ldrh	r3, [r3, #20]
 8001b48:	ee07 3a90 	vmov	s15, r3
 8001b4c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b54:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b58:	ee17 3a90 	vmov	r3, s15
 8001b5c:	b29a      	uxth	r2, r3
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	699b      	ldr	r3, [r3, #24]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001b66:	e02c      	b.n	8001bc2 <_ZN11MotorDriver12SetDutyCycleEfff+0x428>
	__HAL_TIM_SET_COMPARE(timer_, timer_w_channel_id_, static_cast<uint16_t>(duty_w_ * pulse_max_));
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b6c:	2b10      	cmp	r3, #16
 8001b6e:	d114      	bne.n	8001b9a <_ZN11MotorDriver12SetDutyCycleEfff+0x400>
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	ed93 7a02 	vldr	s14, [r3, #8]
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	8a9b      	ldrh	r3, [r3, #20]
 8001b7a:	ee07 3a90 	vmov	s15, r3
 8001b7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b86:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b8a:	ee17 3a90 	vmov	r3, s15
 8001b8e:	b29a      	uxth	r2, r3
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	699b      	ldr	r3, [r3, #24]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	659a      	str	r2, [r3, #88]	; 0x58
}
 8001b98:	e013      	b.n	8001bc2 <_ZN11MotorDriver12SetDutyCycleEfff+0x428>
	__HAL_TIM_SET_COMPARE(timer_, timer_w_channel_id_, static_cast<uint16_t>(duty_w_ * pulse_max_));
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	ed93 7a02 	vldr	s14, [r3, #8]
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	8a9b      	ldrh	r3, [r3, #20]
 8001ba4:	ee07 3a90 	vmov	s15, r3
 8001ba8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bb0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001bb4:	ee17 3a90 	vmov	r3, s15
 8001bb8:	b29a      	uxth	r2, r3
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	699b      	ldr	r3, [r3, #24]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8001bc2:	bf00      	nop
 8001bc4:	3714      	adds	r7, #20
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr

08001bce <_ZN9STSPIN8304InitEv>:
const float kDutyCycleMin = 0.05f; // allow current measurement during D

/**
 * @brief Initializes the relevant channel of the STSPIN320 half-bridge.
 */
void STSPIN830::Init() {
 8001bce:	b580      	push	{r7, lr}
 8001bd0:	b082      	sub	sp, #8
 8001bd2:	af00      	add	r7, sp, #0
 8001bd4:	6078      	str	r0, [r7, #4]
	pid_last_update_us = GetTickMicros(); // enable time intervals to be passed to PID controller
 8001bd6:	f000 fa8f 	bl	80020f8 <_Z13GetTickMicrosv>
 8001bda:	4602      	mov	r2, r0
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	621a      	str	r2, [r3, #32]
	HAL_TIM_PWM_Start(timer_, timer_channel_id_); // get the party started
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	691a      	ldr	r2, [r3, #16]
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	695b      	ldr	r3, [r3, #20]
 8001be8:	4619      	mov	r1, r3
 8001bea:	4610      	mov	r0, r2
 8001bec:	f006 ff90 	bl	8008b10 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(timer_, timer_channel_id_); // get the (complementary) party started
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	691a      	ldr	r2, [r3, #16]
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	695b      	ldr	r3, [r3, #20]
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	4610      	mov	r0, r2
 8001bfc:	f008 f900 	bl	8009e00 <HAL_TIMEx_PWMN_Start>
	is_initialized_ = true;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2201      	movs	r2, #1
 8001c04:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
}
 8001c08:	bf00      	nop
 8001c0a:	3708      	adds	r7, #8
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}

08001c10 <_ZN9STSPIN8306UpdateEv>:

/**
 * Updates the PWM period of the half bridge based on the measured current. Should be called by the ConversionCplt callback
 * of the ADC, which should in turn have been called by a reset trigger event from the half bridge timer.
 */
void STSPIN830::Update() {
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b084      	sub	sp, #16
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
	if (!is_initialized_) {
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8001c1e:	f083 0301 	eor.w	r3, r3, #1
 8001c22:	b2db      	uxtb	r3, r3
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	f040 80e6 	bne.w	8001df6 <_ZN9STSPIN8306UpdateEv+0x1e6>
		// Don't run until the important stuff is set up!
		return;
	}
	// Calculate current
	float curr_sense_adc_voltage = static_cast<float>(curr_sense_adc_counts_) / kADCMaxCounts * kADCMaxVolts;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	699b      	ldr	r3, [r3, #24]
 8001c2e:	881b      	ldrh	r3, [r3, #0]
 8001c30:	b29b      	uxth	r3, r3
 8001c32:	ee07 3a90 	vmov	s15, r3
 8001c36:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001c3a:	eddf 6a71 	vldr	s13, [pc, #452]	; 8001e00 <_ZN9STSPIN8306UpdateEv+0x1f0>
 8001c3e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c42:	ed9f 7a70 	vldr	s14, [pc, #448]	; 8001e04 <_ZN9STSPIN8306UpdateEv+0x1f4>
 8001c46:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c4a:	edc7 7a03 	vstr	s15, [r7, #12]
	current_ma_ = (curr_sense_adc_voltage - kADCOffsetVolts) / kADCGain * 1000;
 8001c4e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c52:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8001e08 <_ZN9STSPIN8306UpdateEv+0x1f8>
 8001c56:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001c5a:	eddf 6a6c 	vldr	s13, [pc, #432]	; 8001e0c <_ZN9STSPIN8306UpdateEv+0x1fc>
 8001c5e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c62:	ed9f 7a6b 	vldr	s14, [pc, #428]	; 8001e10 <_ZN9STSPIN8306UpdateEv+0x200>
 8001c66:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	edc3 7a07 	vstr	s15, [r3, #28]
	// TODO: set break bit for the PWM if current too large, enter FAULT state
	// Update target current
	uint32_t curr_time_us = GetTickMicros();
 8001c70:	f000 fa42 	bl	80020f8 <_Z13GetTickMicrosv>
 8001c74:	60b8      	str	r0, [r7, #8]
	// Calculate duty cycle for closed loop control
	duty_cycle_ -= pid.Update(target_current_ - current_ma_, (curr_time_us - pid_last_update_us) / 1000.0f);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	f103 012c 	add.w	r1, r3, #44	; 0x2c
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	ed93 7a01 	vldr	s14, [r3, #4]
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	edd3 7a07 	vldr	s15, [r3, #28]
 8001c88:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6a1b      	ldr	r3, [r3, #32]
 8001c90:	68ba      	ldr	r2, [r7, #8]
 8001c92:	1ad3      	subs	r3, r2, r3
 8001c94:	ee07 3a90 	vmov	s15, r3
 8001c98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c9c:	ed9f 6a5c 	vldr	s12, [pc, #368]	; 8001e10 <_ZN9STSPIN8306UpdateEv+0x200>
 8001ca0:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8001ca4:	eef0 0a66 	vmov.f32	s1, s13
 8001ca8:	eeb0 0a47 	vmov.f32	s0, s14
 8001cac:	4608      	mov	r0, r1
 8001cae:	f000 f901 	bl	8001eb4 <_ZN13PIDController6UpdateEff>
 8001cb2:	eeb0 7a40 	vmov.f32	s14, s0
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001cbc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
	if (duty_cycle_ > kDutyCycleMax) {
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001ccc:	ed9f 7a51 	vldr	s14, [pc, #324]	; 8001e14 <_ZN9STSPIN8306UpdateEv+0x204>
 8001cd0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001cd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cd8:	dd03      	ble.n	8001ce2 <_ZN9STSPIN8306UpdateEv+0xd2>
		duty_cycle_ = kDutyCycleMax;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	4a4e      	ldr	r2, [pc, #312]	; (8001e18 <_ZN9STSPIN8306UpdateEv+0x208>)
 8001cde:	625a      	str	r2, [r3, #36]	; 0x24
 8001ce0:	e00c      	b.n	8001cfc <_ZN9STSPIN8306UpdateEv+0xec>
	} else if (duty_cycle_ < kDutyCycleMin) {
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001ce8:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8001e1c <_ZN9STSPIN8306UpdateEv+0x20c>
 8001cec:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001cf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cf4:	d502      	bpl.n	8001cfc <_ZN9STSPIN8306UpdateEv+0xec>
		duty_cycle_ = kDutyCycleMin;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	4a49      	ldr	r2, [pc, #292]	; (8001e20 <_ZN9STSPIN8306UpdateEv+0x210>)
 8001cfa:	625a      	str	r2, [r3, #36]	; 0x24
	}
	pid_last_update_us = curr_time_us;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	68ba      	ldr	r2, [r7, #8]
 8001d00:	621a      	str	r2, [r3, #32]
	// Set duty cycle: note that CH and CHN are in HIGH polarity; counter expiration triggers low side current sense
	__HAL_TIM_SET_COMPARE(timer_, timer_channel_id_, static_cast<uint16_t>(duty_cycle_ * kPulseMax));
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	695b      	ldr	r3, [r3, #20]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d110      	bne.n	8001d2c <_ZN9STSPIN8306UpdateEv+0x11c>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001d10:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8001e24 <_ZN9STSPIN8306UpdateEv+0x214>
 8001d14:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d18:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d1c:	ee17 3a90 	vmov	r3, s15
 8001d20:	b29a      	uxth	r2, r3
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	691b      	ldr	r3, [r3, #16]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	635a      	str	r2, [r3, #52]	; 0x34
 8001d2a:	e065      	b.n	8001df8 <_ZN9STSPIN8306UpdateEv+0x1e8>
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	695b      	ldr	r3, [r3, #20]
 8001d30:	2b04      	cmp	r3, #4
 8001d32:	d110      	bne.n	8001d56 <_ZN9STSPIN8306UpdateEv+0x146>
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001d3a:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 8001e24 <_ZN9STSPIN8306UpdateEv+0x214>
 8001d3e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d46:	ee17 3a90 	vmov	r3, s15
 8001d4a:	b29a      	uxth	r2, r3
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	691b      	ldr	r3, [r3, #16]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	639a      	str	r2, [r3, #56]	; 0x38
 8001d54:	e050      	b.n	8001df8 <_ZN9STSPIN8306UpdateEv+0x1e8>
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	695b      	ldr	r3, [r3, #20]
 8001d5a:	2b08      	cmp	r3, #8
 8001d5c:	d110      	bne.n	8001d80 <_ZN9STSPIN8306UpdateEv+0x170>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001d64:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8001e24 <_ZN9STSPIN8306UpdateEv+0x214>
 8001d68:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d6c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d70:	ee17 3a90 	vmov	r3, s15
 8001d74:	b29a      	uxth	r2, r3
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	691b      	ldr	r3, [r3, #16]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	63da      	str	r2, [r3, #60]	; 0x3c
 8001d7e:	e03b      	b.n	8001df8 <_ZN9STSPIN8306UpdateEv+0x1e8>
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	695b      	ldr	r3, [r3, #20]
 8001d84:	2b0c      	cmp	r3, #12
 8001d86:	d110      	bne.n	8001daa <_ZN9STSPIN8306UpdateEv+0x19a>
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001d8e:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8001e24 <_ZN9STSPIN8306UpdateEv+0x214>
 8001d92:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d96:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d9a:	ee17 3a90 	vmov	r3, s15
 8001d9e:	b29a      	uxth	r2, r3
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	691b      	ldr	r3, [r3, #16]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	641a      	str	r2, [r3, #64]	; 0x40
 8001da8:	e026      	b.n	8001df8 <_ZN9STSPIN8306UpdateEv+0x1e8>
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	695b      	ldr	r3, [r3, #20]
 8001dae:	2b10      	cmp	r3, #16
 8001db0:	d110      	bne.n	8001dd4 <_ZN9STSPIN8306UpdateEv+0x1c4>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001db8:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8001e24 <_ZN9STSPIN8306UpdateEv+0x214>
 8001dbc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001dc0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001dc4:	ee17 3a90 	vmov	r3, s15
 8001dc8:	b29a      	uxth	r2, r3
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	691b      	ldr	r3, [r3, #16]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	659a      	str	r2, [r3, #88]	; 0x58
 8001dd2:	e011      	b.n	8001df8 <_ZN9STSPIN8306UpdateEv+0x1e8>
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001dda:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8001e24 <_ZN9STSPIN8306UpdateEv+0x214>
 8001dde:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001de2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001de6:	ee17 3a90 	vmov	r3, s15
 8001dea:	b29a      	uxth	r2, r3
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	691b      	ldr	r3, [r3, #16]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	65da      	str	r2, [r3, #92]	; 0x5c
 8001df4:	e000      	b.n	8001df8 <_ZN9STSPIN8306UpdateEv+0x1e8>
		return;
 8001df6:	bf00      	nop
}
 8001df8:	3710      	adds	r7, #16
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	457ff000 	.word	0x457ff000
 8001e04:	40533333 	.word	0x40533333
 8001e08:	3fc7ae14 	.word	0x3fc7ae14
 8001e0c:	3f014121 	.word	0x3f014121
 8001e10:	447a0000 	.word	0x447a0000
 8001e14:	3f733333 	.word	0x3f733333
 8001e18:	3f733333 	.word	0x3f733333
 8001e1c:	3d4ccccd 	.word	0x3d4ccccd
 8001e20:	3d4ccccd 	.word	0x3d4ccccd
 8001e24:	461c4000 	.word	0x461c4000

08001e28 <_ZN13PIDControllerC1Efffff>:
 * @param[in] k_i_in Integral gain.
 * @param[in] k_d_in Derivative gain.
 * @param[in] ramp_in Maximum ramp (derivative) of output.
 * @param[in] limit_in Maximum value of output.
 */
PIDController::PIDController(float k_p_in, float k_i_in, float k_d_in, float ramp_in = 0.0f, float limit_in = kDefaultLimit)
 8001e28:	b480      	push	{r7}
 8001e2a:	b087      	sub	sp, #28
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6178      	str	r0, [r7, #20]
 8001e30:	ed87 0a04 	vstr	s0, [r7, #16]
 8001e34:	edc7 0a03 	vstr	s1, [r7, #12]
 8001e38:	ed87 1a02 	vstr	s2, [r7, #8]
 8001e3c:	edc7 1a01 	vstr	s3, [r7, #4]
 8001e40:	ed87 2a00 	vstr	s4, [r7]
	: k_p(k_p_in)
	, k_i(k_i_in)
	, k_d(k_d_in)
	, ramp(ramp_in >= 0.0f ? ramp_in : 0.0f) // don't allow negative ramp values
	, limit(limit_in > 0.0f ? limit_in : kDefaultLimit){} // don't allow zero or negative limit values
 8001e44:	697b      	ldr	r3, [r7, #20]
 8001e46:	693a      	ldr	r2, [r7, #16]
 8001e48:	601a      	str	r2, [r3, #0]
 8001e4a:	697b      	ldr	r3, [r7, #20]
 8001e4c:	68fa      	ldr	r2, [r7, #12]
 8001e4e:	605a      	str	r2, [r3, #4]
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	68ba      	ldr	r2, [r7, #8]
 8001e54:	609a      	str	r2, [r3, #8]
	, ramp(ramp_in >= 0.0f ? ramp_in : 0.0f) // don't allow negative ramp values
 8001e56:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e5a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001e5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e62:	db01      	blt.n	8001e68 <_ZN13PIDControllerC1Efffff+0x40>
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	e001      	b.n	8001e6c <_ZN13PIDControllerC1Efffff+0x44>
 8001e68:	f04f 0300 	mov.w	r3, #0
	, limit(limit_in > 0.0f ? limit_in : kDefaultLimit){} // don't allow zero or negative limit values
 8001e6c:	697a      	ldr	r2, [r7, #20]
 8001e6e:	60d3      	str	r3, [r2, #12]
 8001e70:	edd7 7a00 	vldr	s15, [r7]
 8001e74:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001e78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e7c:	dd01      	ble.n	8001e82 <_ZN13PIDControllerC1Efffff+0x5a>
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	e000      	b.n	8001e84 <_ZN13PIDControllerC1Efffff+0x5c>
 8001e82:	4b0b      	ldr	r3, [pc, #44]	; (8001eb0 <_ZN13PIDControllerC1Efffff+0x88>)
 8001e84:	697a      	ldr	r2, [r7, #20]
 8001e86:	6113      	str	r3, [r2, #16]
 8001e88:	697b      	ldr	r3, [r7, #20]
 8001e8a:	f04f 0200 	mov.w	r2, #0
 8001e8e:	615a      	str	r2, [r3, #20]
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	f04f 0200 	mov.w	r2, #0
 8001e96:	619a      	str	r2, [r3, #24]
 8001e98:	697b      	ldr	r3, [r7, #20]
 8001e9a:	f04f 0200 	mov.w	r2, #0
 8001e9e:	61da      	str	r2, [r3, #28]
 8001ea0:	697b      	ldr	r3, [r7, #20]
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	371c      	adds	r7, #28
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr
 8001eae:	bf00      	nop
 8001eb0:	447a0000 	.word	0x447a0000

08001eb4 <_ZN13PIDController6UpdateEff>:
 * based on the state and target of the plant, as well as the time elapsed since the last update.
 * @param[in] ms_since_last_update Milliseconds elapsed since last update function call. Used for
 * integrating error in the error accumulator.
 * @retval Calculated output response of PID controller.
 */
float PIDController::Update(float error, float ms_since_last_update) {
 8001eb4:	b480      	push	{r7}
 8001eb6:	b089      	sub	sp, #36	; 0x24
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	60f8      	str	r0, [r7, #12]
 8001ebc:	ed87 0a02 	vstr	s0, [r7, #8]
 8001ec0:	edc7 0a01 	vstr	s1, [r7, #4]
	if (ms_since_last_update <= 0.0f) {
 8001ec4:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ec8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ecc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ed0:	d802      	bhi.n	8001ed8 <_ZN13PIDController6UpdateEff+0x24>
		return 0; // only allow updates with positive time steps (avoid errors for i, d)
 8001ed2:	f04f 0300 	mov.w	r3, #0
 8001ed6:	e0dc      	b.n	8002092 <_ZN13PIDController6UpdateEff+0x1de>
	}

	float p = k_p * error;
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	edd3 7a00 	vldr	s15, [r3]
 8001ede:	ed97 7a02 	vldr	s14, [r7, #8]
 8001ee2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ee6:	edc7 7a06 	vstr	s15, [r7, #24]
	float i = i_error_ + k_i * ((error + prev_error_)*ms_since_last_update/2); // Tustin's method (trapezoidal integration)
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	ed93 7a05 	vldr	s14, [r3, #20]
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	edd3 6a01 	vldr	s13, [r3, #4]
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	ed93 6a07 	vldr	s12, [r3, #28]
 8001efc:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f00:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001f04:	edd7 7a01 	vldr	s15, [r7, #4]
 8001f08:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001f0c:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 8001f10:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001f14:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f18:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f1c:	edc7 7a05 	vstr	s15, [r7, #20]
	i = CONSTRAIN(i, -limit, limit); // integral anti-windup
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	edd3 7a04 	vldr	s15, [r3, #16]
 8001f26:	eef1 7a67 	vneg.f32	s15, s15
 8001f2a:	ed97 7a05 	vldr	s14, [r7, #20]
 8001f2e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f36:	d505      	bpl.n	8001f44 <_ZN13PIDController6UpdateEff+0x90>
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	edd3 7a04 	vldr	s15, [r3, #16]
 8001f3e:	eef1 7a67 	vneg.f32	s15, s15
 8001f42:	e00f      	b.n	8001f64 <_ZN13PIDController6UpdateEff+0xb0>
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	edd3 7a04 	vldr	s15, [r3, #16]
 8001f4a:	ed97 7a05 	vldr	s14, [r7, #20]
 8001f4e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f56:	dd03      	ble.n	8001f60 <_ZN13PIDController6UpdateEff+0xac>
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	edd3 7a04 	vldr	s15, [r3, #16]
 8001f5e:	e001      	b.n	8001f64 <_ZN13PIDController6UpdateEff+0xb0>
 8001f60:	edd7 7a05 	vldr	s15, [r7, #20]
 8001f64:	edc7 7a05 	vstr	s15, [r7, #20]
	float d = k_d * (error - prev_error_) / ms_since_last_update;
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	ed93 7a02 	vldr	s14, [r3, #8]
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	edd3 7a07 	vldr	s15, [r3, #28]
 8001f74:	edd7 6a02 	vldr	s13, [r7, #8]
 8001f78:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001f7c:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001f80:	ed97 7a01 	vldr	s14, [r7, #4]
 8001f84:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f88:	edc7 7a04 	vstr	s15, [r7, #16]

	float output = CONSTRAIN(p + i + d, -limit, limit); // sum and constrain output
 8001f8c:	ed97 7a06 	vldr	s14, [r7, #24]
 8001f90:	edd7 7a05 	vldr	s15, [r7, #20]
 8001f94:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f98:	edd7 7a04 	vldr	s15, [r7, #16]
 8001f9c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	edd3 7a04 	vldr	s15, [r3, #16]
 8001fa6:	eef1 7a67 	vneg.f32	s15, s15
 8001faa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001fae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fb2:	d505      	bpl.n	8001fc0 <_ZN13PIDController6UpdateEff+0x10c>
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	edd3 7a04 	vldr	s15, [r3, #16]
 8001fba:	eef1 7a67 	vneg.f32	s15, s15
 8001fbe:	e01f      	b.n	8002000 <_ZN13PIDController6UpdateEff+0x14c>
 8001fc0:	ed97 7a06 	vldr	s14, [r7, #24]
 8001fc4:	edd7 7a05 	vldr	s15, [r7, #20]
 8001fc8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001fcc:	edd7 7a04 	vldr	s15, [r7, #16]
 8001fd0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	edd3 7a04 	vldr	s15, [r3, #16]
 8001fda:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001fde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fe2:	dd03      	ble.n	8001fec <_ZN13PIDController6UpdateEff+0x138>
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	edd3 7a04 	vldr	s15, [r3, #16]
 8001fea:	e009      	b.n	8002000 <_ZN13PIDController6UpdateEff+0x14c>
 8001fec:	ed97 7a06 	vldr	s14, [r7, #24]
 8001ff0:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ff4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001ff8:	edd7 7a04 	vldr	s15, [r7, #16]
 8001ffc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002000:	edc7 7a07 	vstr	s15, [r7, #28]

	if (ramp > 0.0f) { // output ramp is defined
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	edd3 7a03 	vldr	s15, [r3, #12]
 800200a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800200e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002012:	dd34      	ble.n	800207e <_ZN13PIDController6UpdateEff+0x1ca>
		if (output - prev_output_ > ramp) {
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	edd3 7a06 	vldr	s15, [r3, #24]
 800201a:	ed97 7a07 	vldr	s14, [r7, #28]
 800201e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	edd3 7a03 	vldr	s15, [r3, #12]
 8002028:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800202c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002030:	dd0a      	ble.n	8002048 <_ZN13PIDController6UpdateEff+0x194>
			output = prev_output_ + ramp; // rail to positive ramp
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	ed93 7a06 	vldr	s14, [r3, #24]
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	edd3 7a03 	vldr	s15, [r3, #12]
 800203e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002042:	edc7 7a07 	vstr	s15, [r7, #28]
 8002046:	e01a      	b.n	800207e <_ZN13PIDController6UpdateEff+0x1ca>
		} else if (output - prev_output_ < -ramp) {
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	edd3 7a06 	vldr	s15, [r3, #24]
 800204e:	ed97 7a07 	vldr	s14, [r7, #28]
 8002052:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	edd3 7a03 	vldr	s15, [r3, #12]
 800205c:	eef1 7a67 	vneg.f32	s15, s15
 8002060:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002064:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002068:	d509      	bpl.n	800207e <_ZN13PIDController6UpdateEff+0x1ca>
			output = prev_output_ - ramp; // rail to negative ramp
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	ed93 7a06 	vldr	s14, [r3, #24]
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	edd3 7a03 	vldr	s15, [r3, #12]
 8002076:	ee77 7a67 	vsub.f32	s15, s14, s15
 800207a:	edc7 7a07 	vstr	s15, [r7, #28]
		}
	}

	// save stuff for next round
	prev_error_ = error;
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	68ba      	ldr	r2, [r7, #8]
 8002082:	61da      	str	r2, [r3, #28]
	prev_output_ = output;
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	69fa      	ldr	r2, [r7, #28]
 8002088:	619a      	str	r2, [r3, #24]
	i_error_ = i;
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	697a      	ldr	r2, [r7, #20]
 800208e:	615a      	str	r2, [r3, #20]

	return output;
 8002090:	69fb      	ldr	r3, [r7, #28]
 8002092:	ee07 3a90 	vmov	s15, r3
}
 8002096:	eeb0 0a67 	vmov.f32	s0, s15
 800209a:	3724      	adds	r7, #36	; 0x24
 800209c:	46bd      	mov	sp, r7
 800209e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a2:	4770      	bx	lr

080020a4 <_ZN13PIDController5ResetEv>:

/**
 * @brief Zeroes the integral accumulator of the PID Controller and forces an update.
 */
void PIDController::Reset() {
 80020a4:	b480      	push	{r7}
 80020a6:	b083      	sub	sp, #12
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
	i_error_ = 0;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	f04f 0200 	mov.w	r2, #0
 80020b2:	615a      	str	r2, [r3, #20]
	prev_error_ = 0;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	f04f 0200 	mov.w	r2, #0
 80020ba:	61da      	str	r2, [r3, #28]
	prev_output_ = 0;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	f04f 0200 	mov.w	r2, #0
 80020c2:	619a      	str	r2, [r3, #24]
}
 80020c4:	bf00      	nop
 80020c6:	370c      	adds	r7, #12
 80020c8:	46bd      	mov	sp, r7
 80020ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ce:	4770      	bx	lr

080020d0 <_ZSt4fmodff>:
  using ::fmod;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  fmod(float __x, float __y)
  { return __builtin_fmodf(__x, __y); }
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b082      	sub	sp, #8
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	ed87 0a01 	vstr	s0, [r7, #4]
 80020da:	edc7 0a00 	vstr	s1, [r7]
 80020de:	edd7 0a00 	vldr	s1, [r7]
 80020e2:	ed97 0a01 	vldr	s0, [r7, #4]
 80020e6:	f00c f85b 	bl	800e1a0 <fmodf>
 80020ea:	eef0 7a40 	vmov.f32	s15, s0
 80020ee:	eeb0 0a67 	vmov.f32	s0, s15
 80020f2:	3708      	adds	r7, #8
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}

080020f8 <_Z13GetTickMicrosv>:

/**
 * @brief Utility function that returns the current time in microseconds.
 * @retval Current uptime, in microseconds.
 */
uint32_t GetTickMicros() {
 80020f8:	b580      	push	{r7, lr}
 80020fa:	af00      	add	r7, sp, #0
	return HAL_GetTick() * 1000 - SysTick->VAL / ((SysTick->LOAD + 1) / 1000);
 80020fc:	f003 f9ae 	bl	800545c <HAL_GetTick>
 8002100:	4603      	mov	r3, r0
 8002102:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002106:	fb02 f203 	mul.w	r2, r2, r3
 800210a:	4b07      	ldr	r3, [pc, #28]	; (8002128 <_Z13GetTickMicrosv+0x30>)
 800210c:	6899      	ldr	r1, [r3, #8]
 800210e:	4b06      	ldr	r3, [pc, #24]	; (8002128 <_Z13GetTickMicrosv+0x30>)
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	3301      	adds	r3, #1
 8002114:	4805      	ldr	r0, [pc, #20]	; (800212c <_Z13GetTickMicrosv+0x34>)
 8002116:	fba0 0303 	umull	r0, r3, r0, r3
 800211a:	099b      	lsrs	r3, r3, #6
 800211c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002120:	1ad3      	subs	r3, r2, r3
}
 8002122:	4618      	mov	r0, r3
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop
 8002128:	e000e010 	.word	0xe000e010
 800212c:	10624dd3 	.word	0x10624dd3

08002130 <_Z8DegToRadf>:
/**
 * @brief Helper function that converts an angle in degrees to an angle in radians.
 * @param[in] Angle value in degrees.
 * @retval Angle value in radians.
 */
float DegToRad(float deg) {
 8002130:	b480      	push	{r7}
 8002132:	b083      	sub	sp, #12
 8002134:	af00      	add	r7, sp, #0
 8002136:	ed87 0a01 	vstr	s0, [r7, #4]
	return deg / 360.0f * 2.0f * PI;
 800213a:	ed97 7a01 	vldr	s14, [r7, #4]
 800213e:	eddf 6a08 	vldr	s13, [pc, #32]	; 8002160 <_Z8DegToRadf+0x30>
 8002142:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002146:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800214a:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8002164 <_Z8DegToRadf+0x34>
 800214e:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8002152:	eeb0 0a67 	vmov.f32	s0, s15
 8002156:	370c      	adds	r7, #12
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr
 8002160:	43b40000 	.word	0x43b40000
 8002164:	40490fdb 	.word	0x40490fdb

08002168 <_Z4sindf>:
/**
 * @brief Returns the sine of an angle (degrees).
 * @param[in] theta Angle, in degrees.
 * @retval Sine of theta.
 */
float sind(float theta) {
 8002168:	b580      	push	{r7, lr}
 800216a:	b082      	sub	sp, #8
 800216c:	af00      	add	r7, sp, #0
 800216e:	ed87 0a01 	vstr	s0, [r7, #4]
	return arm_sin_f32(DegToRad(theta));
 8002172:	ed97 0a01 	vldr	s0, [r7, #4]
 8002176:	f7ff ffdb 	bl	8002130 <_Z8DegToRadf>
 800217a:	eef0 7a40 	vmov.f32	s15, s0
 800217e:	eeb0 0a67 	vmov.f32	s0, s15
 8002182:	f00b ff5b 	bl	800e03c <arm_sin_f32>
 8002186:	eef0 7a40 	vmov.f32	s15, s0
}
 800218a:	eeb0 0a67 	vmov.f32	s0, s15
 800218e:	3708      	adds	r7, #8
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}

08002194 <_Z4cosdf>:
/**
 * @brief Returns thecosine of an angle (degrees).
 * @param[in] theta Angle, in degrees.
 * @retval Cosine of theta.
 */
float cosd(float theta) {
 8002194:	b580      	push	{r7, lr}
 8002196:	b082      	sub	sp, #8
 8002198:	af00      	add	r7, sp, #0
 800219a:	ed87 0a01 	vstr	s0, [r7, #4]
	return arm_cos_f32(DegToRad(theta));
 800219e:	ed97 0a01 	vldr	s0, [r7, #4]
 80021a2:	f7ff ffc5 	bl	8002130 <_Z8DegToRadf>
 80021a6:	eef0 7a40 	vmov.f32	s15, s0
 80021aa:	eeb0 0a67 	vmov.f32	s0, s15
 80021ae:	f00b ff89 	bl	800e0c4 <arm_cos_f32>
 80021b2:	eef0 7a40 	vmov.f32	s15, s0
}
 80021b6:	eeb0 0a67 	vmov.f32	s0, s15
 80021ba:	3708      	adds	r7, #8
 80021bc:	46bd      	mov	sp, r7
 80021be:	bd80      	pop	{r7, pc}

080021c0 <_Z11TransFwdDQZffffRfS_S_>:
 * @param[out] i_z Zero current magnitude in rotating reference frame.
 */
void TransFwdDQZ(
		float theta, float i_u, float i_v, float i_w,
		float& i_d, float& i_q, float& i_z)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	ed2d 8b02 	vpush	{d8}
 80021c6:	b088      	sub	sp, #32
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	ed87 0a07 	vstr	s0, [r7, #28]
 80021ce:	edc7 0a06 	vstr	s1, [r7, #24]
 80021d2:	ed87 1a05 	vstr	s2, [r7, #20]
 80021d6:	edc7 1a04 	vstr	s3, [r7, #16]
 80021da:	60f8      	str	r0, [r7, #12]
 80021dc:	60b9      	str	r1, [r7, #8]
 80021de:	607a      	str	r2, [r7, #4]
	i_d = sqrtf(2.0f/3.0f) * (cosd(theta)*i_u + cosd(theta-120.0f)*i_v + cosd(theta+120.0f)*i_w);
 80021e0:	ed97 0a07 	vldr	s0, [r7, #28]
 80021e4:	f7ff ffd6 	bl	8002194 <_Z4cosdf>
 80021e8:	eeb0 7a40 	vmov.f32	s14, s0
 80021ec:	edd7 7a06 	vldr	s15, [r7, #24]
 80021f0:	ee27 8a27 	vmul.f32	s16, s14, s15
 80021f4:	edd7 7a07 	vldr	s15, [r7, #28]
 80021f8:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8002300 <_Z11TransFwdDQZffffRfS_S_+0x140>
 80021fc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002200:	eeb0 0a67 	vmov.f32	s0, s15
 8002204:	f7ff ffc6 	bl	8002194 <_Z4cosdf>
 8002208:	eeb0 7a40 	vmov.f32	s14, s0
 800220c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002210:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002214:	ee38 8a27 	vadd.f32	s16, s16, s15
 8002218:	edd7 7a07 	vldr	s15, [r7, #28]
 800221c:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8002300 <_Z11TransFwdDQZffffRfS_S_+0x140>
 8002220:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002224:	eeb0 0a67 	vmov.f32	s0, s15
 8002228:	f7ff ffb4 	bl	8002194 <_Z4cosdf>
 800222c:	eeb0 7a40 	vmov.f32	s14, s0
 8002230:	edd7 7a04 	vldr	s15, [r7, #16]
 8002234:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002238:	ee78 7a27 	vadd.f32	s15, s16, s15
 800223c:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8002304 <_Z11TransFwdDQZffffRfS_S_+0x144>
 8002240:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	edc3 7a00 	vstr	s15, [r3]
	i_q = sqrtf(2.0f/3.0f) * (-sind(theta)*i_u - sind(theta-120.0f)*i_v - sind(theta+120.0f)*i_w);
 800224a:	ed97 0a07 	vldr	s0, [r7, #28]
 800224e:	f7ff ff8b 	bl	8002168 <_Z4sindf>
 8002252:	eef0 7a40 	vmov.f32	s15, s0
 8002256:	eeb1 7a67 	vneg.f32	s14, s15
 800225a:	edd7 7a06 	vldr	s15, [r7, #24]
 800225e:	ee27 8a27 	vmul.f32	s16, s14, s15
 8002262:	edd7 7a07 	vldr	s15, [r7, #28]
 8002266:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8002300 <_Z11TransFwdDQZffffRfS_S_+0x140>
 800226a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800226e:	eeb0 0a67 	vmov.f32	s0, s15
 8002272:	f7ff ff79 	bl	8002168 <_Z4sindf>
 8002276:	eeb0 7a40 	vmov.f32	s14, s0
 800227a:	edd7 7a05 	vldr	s15, [r7, #20]
 800227e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002282:	ee38 8a67 	vsub.f32	s16, s16, s15
 8002286:	edd7 7a07 	vldr	s15, [r7, #28]
 800228a:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8002300 <_Z11TransFwdDQZffffRfS_S_+0x140>
 800228e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002292:	eeb0 0a67 	vmov.f32	s0, s15
 8002296:	f7ff ff67 	bl	8002168 <_Z4sindf>
 800229a:	eeb0 7a40 	vmov.f32	s14, s0
 800229e:	edd7 7a04 	vldr	s15, [r7, #16]
 80022a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022a6:	ee78 7a67 	vsub.f32	s15, s16, s15
 80022aa:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8002304 <_Z11TransFwdDQZffffRfS_S_+0x144>
 80022ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022b2:	68bb      	ldr	r3, [r7, #8]
 80022b4:	edc3 7a00 	vstr	s15, [r3]
	i_z = sqrtf(2.0f/3.0f) * (sqrtf(2.0f)/2.0f*i_u + sqrtf(2.0f)/2.0f*i_v + sqrtf(2.0f)/2.0f*i_w);
 80022b8:	edd7 7a06 	vldr	s15, [r7, #24]
 80022bc:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8002308 <_Z11TransFwdDQZffffRfS_S_+0x148>
 80022c0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80022c4:	edd7 7a05 	vldr	s15, [r7, #20]
 80022c8:	eddf 6a0f 	vldr	s13, [pc, #60]	; 8002308 <_Z11TransFwdDQZffffRfS_S_+0x148>
 80022cc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80022d0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80022d4:	edd7 7a04 	vldr	s15, [r7, #16]
 80022d8:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8002308 <_Z11TransFwdDQZffffRfS_S_+0x148>
 80022dc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80022e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022e4:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8002304 <_Z11TransFwdDQZffffRfS_S_+0x144>
 80022e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	edc3 7a00 	vstr	s15, [r3]
}
 80022f2:	bf00      	nop
 80022f4:	3720      	adds	r7, #32
 80022f6:	46bd      	mov	sp, r7
 80022f8:	ecbd 8b02 	vpop	{d8}
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	42f00000 	.word	0x42f00000
 8002304:	3f5105ec 	.word	0x3f5105ec
 8002308:	3f3504f3 	.word	0x3f3504f3

0800230c <_Z11TransRevDQZffffRfS_S_>:
 * @param[out] i_w Current in Z direction in XYZ reference frame.
 */
void TransRevDQZ(
		float theta, float i_d, float i_q, float i_z,
		float& i_u, float& i_v, float& i_w)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	ed2d 8b02 	vpush	{d8}
 8002312:	b088      	sub	sp, #32
 8002314:	af00      	add	r7, sp, #0
 8002316:	ed87 0a07 	vstr	s0, [r7, #28]
 800231a:	edc7 0a06 	vstr	s1, [r7, #24]
 800231e:	ed87 1a05 	vstr	s2, [r7, #20]
 8002322:	edc7 1a04 	vstr	s3, [r7, #16]
 8002326:	60f8      	str	r0, [r7, #12]
 8002328:	60b9      	str	r1, [r7, #8]
 800232a:	607a      	str	r2, [r7, #4]
	i_u = sqrtf(2.0f/3.0f) * (cosd(theta)*i_d - sind(theta)*i_q + sqrtf(2.0f)/2.0f*i_z);
 800232c:	ed97 0a07 	vldr	s0, [r7, #28]
 8002330:	f7ff ff30 	bl	8002194 <_Z4cosdf>
 8002334:	eeb0 7a40 	vmov.f32	s14, s0
 8002338:	edd7 7a06 	vldr	s15, [r7, #24]
 800233c:	ee27 8a27 	vmul.f32	s16, s14, s15
 8002340:	ed97 0a07 	vldr	s0, [r7, #28]
 8002344:	f7ff ff10 	bl	8002168 <_Z4sindf>
 8002348:	eeb0 7a40 	vmov.f32	s14, s0
 800234c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002350:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002354:	ee38 7a67 	vsub.f32	s14, s16, s15
 8002358:	edd7 7a04 	vldr	s15, [r7, #16]
 800235c:	eddf 6a3a 	vldr	s13, [pc, #232]	; 8002448 <_Z11TransRevDQZffffRfS_S_+0x13c>
 8002360:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002364:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002368:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800244c <_Z11TransRevDQZffffRfS_S_+0x140>
 800236c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	edc3 7a00 	vstr	s15, [r3]
	i_v = sqrtf(2.0f/3.0f) * (cosd(theta-120.0f)*i_d - sind(theta-120.0f)*i_q + sqrtf(2.0f)/2.0f*i_z);
 8002376:	edd7 7a07 	vldr	s15, [r7, #28]
 800237a:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8002450 <_Z11TransRevDQZffffRfS_S_+0x144>
 800237e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002382:	eeb0 0a67 	vmov.f32	s0, s15
 8002386:	f7ff ff05 	bl	8002194 <_Z4cosdf>
 800238a:	eeb0 7a40 	vmov.f32	s14, s0
 800238e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002392:	ee27 8a27 	vmul.f32	s16, s14, s15
 8002396:	edd7 7a07 	vldr	s15, [r7, #28]
 800239a:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8002450 <_Z11TransRevDQZffffRfS_S_+0x144>
 800239e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80023a2:	eeb0 0a67 	vmov.f32	s0, s15
 80023a6:	f7ff fedf 	bl	8002168 <_Z4sindf>
 80023aa:	eeb0 7a40 	vmov.f32	s14, s0
 80023ae:	edd7 7a05 	vldr	s15, [r7, #20]
 80023b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023b6:	ee38 7a67 	vsub.f32	s14, s16, s15
 80023ba:	edd7 7a04 	vldr	s15, [r7, #16]
 80023be:	eddf 6a22 	vldr	s13, [pc, #136]	; 8002448 <_Z11TransRevDQZffffRfS_S_+0x13c>
 80023c2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80023c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023ca:	ed9f 7a20 	vldr	s14, [pc, #128]	; 800244c <_Z11TransRevDQZffffRfS_S_+0x140>
 80023ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023d2:	68bb      	ldr	r3, [r7, #8]
 80023d4:	edc3 7a00 	vstr	s15, [r3]
	i_w = sqrtf(2.0f/3.0f) * (cosd(theta+120.0f)*i_d - sind(theta+120.0f)*i_q + sqrtf(2.0f)/2.0f*i_z);
 80023d8:	edd7 7a07 	vldr	s15, [r7, #28]
 80023dc:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8002450 <_Z11TransRevDQZffffRfS_S_+0x144>
 80023e0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80023e4:	eeb0 0a67 	vmov.f32	s0, s15
 80023e8:	f7ff fed4 	bl	8002194 <_Z4cosdf>
 80023ec:	eeb0 7a40 	vmov.f32	s14, s0
 80023f0:	edd7 7a06 	vldr	s15, [r7, #24]
 80023f4:	ee27 8a27 	vmul.f32	s16, s14, s15
 80023f8:	edd7 7a07 	vldr	s15, [r7, #28]
 80023fc:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8002450 <_Z11TransRevDQZffffRfS_S_+0x144>
 8002400:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002404:	eeb0 0a67 	vmov.f32	s0, s15
 8002408:	f7ff feae 	bl	8002168 <_Z4sindf>
 800240c:	eeb0 7a40 	vmov.f32	s14, s0
 8002410:	edd7 7a05 	vldr	s15, [r7, #20]
 8002414:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002418:	ee38 7a67 	vsub.f32	s14, s16, s15
 800241c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002420:	eddf 6a09 	vldr	s13, [pc, #36]	; 8002448 <_Z11TransRevDQZffffRfS_S_+0x13c>
 8002424:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002428:	ee77 7a27 	vadd.f32	s15, s14, s15
 800242c:	ed9f 7a07 	vldr	s14, [pc, #28]	; 800244c <_Z11TransRevDQZffffRfS_S_+0x140>
 8002430:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	edc3 7a00 	vstr	s15, [r3]
}
 800243a:	bf00      	nop
 800243c:	3720      	adds	r7, #32
 800243e:	46bd      	mov	sp, r7
 8002440:	ecbd 8b02 	vpop	{d8}
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	3f3504f3 	.word	0x3f3504f3
 800244c:	3f5105ec 	.word	0x3f5105ec
 8002450:	42f00000 	.word	0x42f00000

08002454 <_Z15ElectricalAngleft>:
 * represents 360 degrees * num pole pairs rotation of the electrical angle.
 * @param[in] shaft_angle Shaft angle, in degrees.
 * @param[in] num_pole_pairs Number of pole pairs in the motor.
 * @retval Electrical angle, in degrees.
 */
float ElectricalAngle(float shaft_angle, uint16_t num_pole_pairs) {
 8002454:	b480      	push	{r7}
 8002456:	b083      	sub	sp, #12
 8002458:	af00      	add	r7, sp, #0
 800245a:	ed87 0a01 	vstr	s0, [r7, #4]
 800245e:	4603      	mov	r3, r0
 8002460:	807b      	strh	r3, [r7, #2]
	return shaft_angle * static_cast<float>(num_pole_pairs);
 8002462:	887b      	ldrh	r3, [r7, #2]
 8002464:	ee07 3a90 	vmov	s15, r3
 8002468:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800246c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002470:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8002474:	eeb0 0a67 	vmov.f32	s0, s15
 8002478:	370c      	adds	r7, #12
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr
	...

08002484 <_Z14NormalizeAnglef>:
/**
 * @brief Normalizes the value of an angle in degrees to between 0-360 degrees.
 * @param[in] angle Angle to be normalized, in degrees.
 * @retval Normalized angle value between 0 and 360 degrees.
 */
float NormalizeAngle(float angle) {
 8002484:	b580      	push	{r7, lr}
 8002486:	b084      	sub	sp, #16
 8002488:	af00      	add	r7, sp, #0
 800248a:	ed87 0a01 	vstr	s0, [r7, #4]
	float normalized_angle = fmod(angle, 360.0f);
 800248e:	eddf 0a0e 	vldr	s1, [pc, #56]	; 80024c8 <_Z14NormalizeAnglef+0x44>
 8002492:	ed97 0a01 	vldr	s0, [r7, #4]
 8002496:	f7ff fe1b 	bl	80020d0 <_ZSt4fmodff>
 800249a:	ed87 0a03 	vstr	s0, [r7, #12]
	return normalized_angle > 0 ? normalized_angle : normalized_angle + 360.0f;
 800249e:	edd7 7a03 	vldr	s15, [r7, #12]
 80024a2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80024a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024aa:	dd02      	ble.n	80024b2 <_Z14NormalizeAnglef+0x2e>
 80024ac:	edd7 7a03 	vldr	s15, [r7, #12]
 80024b0:	e005      	b.n	80024be <_Z14NormalizeAnglef+0x3a>
 80024b2:	edd7 7a03 	vldr	s15, [r7, #12]
 80024b6:	ed9f 7a04 	vldr	s14, [pc, #16]	; 80024c8 <_Z14NormalizeAnglef+0x44>
 80024ba:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 80024be:	eeb0 0a67 	vmov.f32	s0, s15
 80024c2:	3710      	adds	r7, #16
 80024c4:	46bd      	mov	sp, r7
 80024c6:	bd80      	pop	{r7, pc}
 80024c8:	43b40000 	.word	0x43b40000

080024cc <_ZN13CurrentSensorC1Etfff>:
	float i_u{0}; // [A] current measured by current sensor
	float i_v{0};
	float i_w{0};

	// Consturctor
	CurrentSensor(
 80024cc:	b480      	push	{r7}
 80024ce:	b087      	sub	sp, #28
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6178      	str	r0, [r7, #20]
 80024d4:	460b      	mov	r3, r1
 80024d6:	ed87 0a03 	vstr	s0, [r7, #12]
 80024da:	edc7 0a02 	vstr	s1, [r7, #8]
 80024de:	ed87 1a01 	vstr	s2, [r7, #4]
 80024e2:	827b      	strh	r3, [r7, #18]
		float adc_offset_volts_in,
		float adc_gain_in)
		: adc_max_counts_(adc_max_counts_in)
		, adc_max_volts_(adc_max_volts_in)
		, adc_offset_volts_(adc_offset_volts_in)
		, adc_gain_(adc_gain_in){};
 80024e4:	697b      	ldr	r3, [r7, #20]
 80024e6:	f04f 0200 	mov.w	r2, #0
 80024ea:	601a      	str	r2, [r3, #0]
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	f04f 0200 	mov.w	r2, #0
 80024f2:	605a      	str	r2, [r3, #4]
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	f04f 0200 	mov.w	r2, #0
 80024fa:	609a      	str	r2, [r3, #8]
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	8a7a      	ldrh	r2, [r7, #18]
 8002500:	819a      	strh	r2, [r3, #12]
 8002502:	697b      	ldr	r3, [r7, #20]
 8002504:	68fa      	ldr	r2, [r7, #12]
 8002506:	611a      	str	r2, [r3, #16]
 8002508:	697b      	ldr	r3, [r7, #20]
 800250a:	68ba      	ldr	r2, [r7, #8]
 800250c:	615a      	str	r2, [r3, #20]
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	687a      	ldr	r2, [r7, #4]
 8002512:	619a      	str	r2, [r3, #24]
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	2200      	movs	r2, #0
 8002518:	61da      	str	r2, [r3, #28]
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	2200      	movs	r2, #0
 800251e:	621a      	str	r2, [r3, #32]
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	2200      	movs	r2, #0
 8002524:	625a      	str	r2, [r3, #36]	; 0x24
 8002526:	697b      	ldr	r3, [r7, #20]
 8002528:	4618      	mov	r0, r3
 800252a:	371c      	adds	r7, #28
 800252c:	46bd      	mov	sp, r7
 800252e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002532:	4770      	bx	lr

08002534 <_ZN11MotorDriverC1Efft>:

	/**
	 * @brief MotorDriver constructor.
	 * @param[in] duty_max_in Float containing maximum allowable duty cycle.
	 */
	MotorDriver(float duty_max_in, float duty_min_in, uint16_t pulse_max_in)
 8002534:	b480      	push	{r7}
 8002536:	b085      	sub	sp, #20
 8002538:	af00      	add	r7, sp, #0
 800253a:	60f8      	str	r0, [r7, #12]
 800253c:	ed87 0a02 	vstr	s0, [r7, #8]
 8002540:	edc7 0a01 	vstr	s1, [r7, #4]
 8002544:	460b      	mov	r3, r1
 8002546:	807b      	strh	r3, [r7, #2]
		: duty_max_(duty_max_in)
		, duty_min_(duty_min_in)
		, pulse_max_(pulse_max_in){};
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	f04f 0200 	mov.w	r2, #0
 800254e:	601a      	str	r2, [r3, #0]
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	f04f 0200 	mov.w	r2, #0
 8002556:	605a      	str	r2, [r3, #4]
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	f04f 0200 	mov.w	r2, #0
 800255e:	609a      	str	r2, [r3, #8]
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	68ba      	ldr	r2, [r7, #8]
 8002564:	60da      	str	r2, [r3, #12]
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	687a      	ldr	r2, [r7, #4]
 800256a:	611a      	str	r2, [r3, #16]
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	887a      	ldrh	r2, [r7, #2]
 8002570:	829a      	strh	r2, [r3, #20]
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	2200      	movs	r2, #0
 8002576:	619a      	str	r2, [r3, #24]
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	2200      	movs	r2, #0
 800257c:	61da      	str	r2, [r3, #28]
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	2200      	movs	r2, #0
 8002582:	621a      	str	r2, [r3, #32]
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	2200      	movs	r2, #0
 8002588:	625a      	str	r2, [r3, #36]	; 0x24
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	4618      	mov	r0, r3
 800258e:	3714      	adds	r7, #20
 8002590:	46bd      	mov	sp, r7
 8002592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002596:	4770      	bx	lr

08002598 <_ZN5MotorC1ENS_13MotorConfig_tEP11MotorDriverP7EncoderP13CurrentSensorP13PIDController>:
	/**
	 * @brief Constructor for Motor object.
	 * @param[in] driver MotorDriver for motor.
	 * @param[in] enc Absolute position encoder for motor.
	 */
	Motor(
 8002598:	b084      	sub	sp, #16
 800259a:	b4b0      	push	{r4, r5, r7}
 800259c:	b083      	sub	sp, #12
 800259e:	af00      	add	r7, sp, #0
 80025a0:	6078      	str	r0, [r7, #4]
 80025a2:	f107 001c 	add.w	r0, r7, #28
 80025a6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
		PIDController * pid_torque)
		: config_(config)
		, driver_(driver)
		, enc_(enc)
		, csense_(csense)
		, pid_torque_(pid_torque) {};
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	461d      	mov	r5, r3
 80025ae:	f107 041c 	add.w	r4, r7, #28
 80025b2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80025b4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80025b6:	6823      	ldr	r3, [r4, #0]
 80025b8:	602b      	str	r3, [r5, #0]
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2200      	movs	r2, #0
 80025be:	751a      	strb	r2, [r3, #20]
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80025c4:	619a      	str	r2, [r3, #24]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80025ca:	61da      	str	r2, [r3, #28]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80025d0:	621a      	str	r2, [r3, #32]
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80025d6:	625a      	str	r2, [r3, #36]	; 0x24
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2200      	movs	r2, #0
 80025dc:	629a      	str	r2, [r3, #40]	; 0x28
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2200      	movs	r2, #0
 80025e2:	62da      	str	r2, [r3, #44]	; 0x2c
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2200      	movs	r2, #0
 80025e8:	631a      	str	r2, [r3, #48]	; 0x30
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	f04f 0200 	mov.w	r2, #0
 80025f0:	635a      	str	r2, [r3, #52]	; 0x34
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	f04f 0200 	mov.w	r2, #0
 80025f8:	639a      	str	r2, [r3, #56]	; 0x38
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	f04f 0200 	mov.w	r2, #0
 8002600:	63da      	str	r2, [r3, #60]	; 0x3c
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	f04f 0200 	mov.w	r2, #0
 8002608:	641a      	str	r2, [r3, #64]	; 0x40
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	f04f 0200 	mov.w	r2, #0
 8002610:	645a      	str	r2, [r3, #68]	; 0x44
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	f04f 0200 	mov.w	r2, #0
 8002618:	649a      	str	r2, [r3, #72]	; 0x48
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	f04f 0200 	mov.w	r2, #0
 8002620:	64da      	str	r2, [r3, #76]	; 0x4c
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	f04f 0200 	mov.w	r2, #0
 8002628:	651a      	str	r2, [r3, #80]	; 0x50
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	f04f 0200 	mov.w	r2, #0
 8002630:	655a      	str	r2, [r3, #84]	; 0x54
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	f04f 0200 	mov.w	r2, #0
 8002638:	659a      	str	r2, [r3, #88]	; 0x58
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	f04f 0200 	mov.w	r2, #0
 8002640:	65da      	str	r2, [r3, #92]	; 0x5c
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	f04f 0200 	mov.w	r2, #0
 8002648:	661a      	str	r2, [r3, #96]	; 0x60
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	f04f 0200 	mov.w	r2, #0
 8002650:	665a      	str	r2, [r3, #100]	; 0x64
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	f04f 0200 	mov.w	r2, #0
 8002658:	669a      	str	r2, [r3, #104]	; 0x68
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	f04f 0200 	mov.w	r2, #0
 8002660:	66da      	str	r2, [r3, #108]	; 0x6c
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	f04f 0200 	mov.w	r2, #0
 8002668:	671a      	str	r2, [r3, #112]	; 0x70
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	f04f 0200 	mov.w	r2, #0
 8002670:	675a      	str	r2, [r3, #116]	; 0x74
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	f04f 0200 	mov.w	r2, #0
 8002678:	679a      	str	r2, [r3, #120]	; 0x78
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	f04f 0200 	mov.w	r2, #0
 8002680:	67da      	str	r2, [r3, #124]	; 0x7c
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	4618      	mov	r0, r3
 8002686:	370c      	adds	r7, #12
 8002688:	46bd      	mov	sp, r7
 800268a:	bcb0      	pop	{r4, r5, r7}
 800268c:	b004      	add	sp, #16
 800268e:	4770      	bx	lr

08002690 <main_run>:

/**
 * @brief Main function that avoids all the auto-generated junk from ST CubeMX.
 * @retval int
 */
int main_run() {
 8002690:	b5b0      	push	{r4, r5, r7, lr}
 8002692:	b09c      	sub	sp, #112	; 0x70
 8002694:	af06      	add	r7, sp, #24
	Motor::MotorConfig_t config = {
 8002696:	4b5d      	ldr	r3, [pc, #372]	; (800280c <main_run+0x17c>)
 8002698:	463c      	mov	r4, r7
 800269a:	461d      	mov	r5, r3
 800269c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800269e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80026a0:	682b      	ldr	r3, [r5, #0]
 80026a2:	6023      	str	r3, [r4, #0]
		0.0f, // [nH] phase_inductance (unused)
		2.0f, // [A] current_limit
		DEFAULT_POWER_SUPPLY_VOLTAGE // [V] power_suply_voltage
	};

	const float kDutyMax = 0.95;
 80026a4:	4b5a      	ldr	r3, [pc, #360]	; (8002810 <main_run+0x180>)
 80026a6:	657b      	str	r3, [r7, #84]	; 0x54
	const float kDutyMin = 0.05f;
 80026a8:	4b5a      	ldr	r3, [pc, #360]	; (8002814 <main_run+0x184>)
 80026aa:	653b      	str	r3, [r7, #80]	; 0x50
	const uint16_t kPulseMax = 10000;
 80026ac:	f242 7310 	movw	r3, #10000	; 0x2710
 80026b0:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
	MotorDriver * driver = new MotorDriver(kDutyMax, kDutyMin, kPulseMax);
 80026b4:	2028      	movs	r0, #40	; 0x28
 80026b6:	f00b fd45 	bl	800e144 <_Znwj>
 80026ba:	4603      	mov	r3, r0
 80026bc:	461c      	mov	r4, r3
 80026be:	f242 7110 	movw	r1, #10000	; 0x2710
 80026c2:	eddf 0a55 	vldr	s1, [pc, #340]	; 8002818 <main_run+0x188>
 80026c6:	ed9f 0a55 	vldr	s0, [pc, #340]	; 800281c <main_run+0x18c>
 80026ca:	4620      	mov	r0, r4
 80026cc:	f7ff ff32 	bl	8002534 <_ZN11MotorDriverC1Efft>
 80026d0:	64bc      	str	r4, [r7, #72]	; 0x48
	driver->LinkToPWM(half_bridge_pwm_timer, TIM_CHANNEL_1, TIM_CHANNEL_2, TIM_CHANNEL_3);
 80026d2:	4b53      	ldr	r3, [pc, #332]	; (8002820 <main_run+0x190>)
 80026d4:	6819      	ldr	r1, [r3, #0]
 80026d6:	2308      	movs	r3, #8
 80026d8:	9300      	str	r3, [sp, #0]
 80026da:	2304      	movs	r3, #4
 80026dc:	2200      	movs	r2, #0
 80026de:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80026e0:	f7ff f80a 	bl	80016f8 <_ZN11MotorDriver9LinkToPWMEP17TIM_HandleTypeDefmmm>

	Encoder * enc = new AS5048A(encoder_hspi, ENC_SPI_CS_GPIO_Port, ENC_SPI_CS_Pin);
 80026e4:	201c      	movs	r0, #28
 80026e6:	f00b fd2d 	bl	800e144 <_Znwj>
 80026ea:	4603      	mov	r3, r0
 80026ec:	461c      	mov	r4, r3
 80026ee:	4b4d      	ldr	r3, [pc, #308]	; (8002824 <main_run+0x194>)
 80026f0:	6819      	ldr	r1, [r3, #0]
 80026f2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80026f6:	9300      	str	r3, [sp, #0]
 80026f8:	2310      	movs	r3, #16
 80026fa:	4a4b      	ldr	r2, [pc, #300]	; (8002828 <main_run+0x198>)
 80026fc:	4620      	mov	r0, r4
 80026fe:	f7fe fc0f 	bl	8000f20 <_ZN7AS5048AC1EP19__SPI_HandleTypeDefP12GPIO_TypeDeftm>
 8002702:	647c      	str	r4, [r7, #68]	; 0x44

	const float kADCMaxCounts = 0xFFF; // 12-bit ADC
 8002704:	4b49      	ldr	r3, [pc, #292]	; (800282c <main_run+0x19c>)
 8002706:	643b      	str	r3, [r7, #64]	; 0x40
	const float kADCMaxVolts = 3.3f; // VDD rail of MCU
 8002708:	4b49      	ldr	r3, [pc, #292]	; (8002830 <main_run+0x1a0>)
 800270a:	63fb      	str	r3, [r7, #60]	; 0x3c
	const float kADCOffsetVolts = 1.56f; // IHM16M1 datasheet
 800270c:	4b49      	ldr	r3, [pc, #292]	; (8002834 <main_run+0x1a4>)
 800270e:	63bb      	str	r3, [r7, #56]	; 0x38
	const float kADCGain = 1.53f * 0.33f;
 8002710:	4b49      	ldr	r3, [pc, #292]	; (8002838 <main_run+0x1a8>)
 8002712:	637b      	str	r3, [r7, #52]	; 0x34
	CurrentSensor * csense = new CurrentSensor(kADCMaxCounts, kADCMaxVolts, kADCOffsetVolts, kADCGain);
 8002714:	2028      	movs	r0, #40	; 0x28
 8002716:	f00b fd15 	bl	800e144 <_Znwj>
 800271a:	4603      	mov	r3, r0
 800271c:	461c      	mov	r4, r3
 800271e:	ed9f 1a47 	vldr	s2, [pc, #284]	; 800283c <main_run+0x1ac>
 8002722:	eddf 0a47 	vldr	s1, [pc, #284]	; 8002840 <main_run+0x1b0>
 8002726:	ed9f 0a47 	vldr	s0, [pc, #284]	; 8002844 <main_run+0x1b4>
 800272a:	f640 71ff 	movw	r1, #4095	; 0xfff
 800272e:	4620      	mov	r0, r4
 8002730:	f7ff fecc 	bl	80024cc <_ZN13CurrentSensorC1Etfff>
 8002734:	633c      	str	r4, [r7, #48]	; 0x30
	csense->LinkToADC(&(curr_sense_adc_buf[0]), &(curr_sense_adc_buf[1]), &(curr_sense_adc_buf[2]));
 8002736:	4b44      	ldr	r3, [pc, #272]	; (8002848 <main_run+0x1b8>)
 8002738:	4a44      	ldr	r2, [pc, #272]	; (800284c <main_run+0x1bc>)
 800273a:	4945      	ldr	r1, [pc, #276]	; (8002850 <main_run+0x1c0>)
 800273c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800273e:	f7fe fe1f 	bl	8001380 <_ZN13CurrentSensor9LinkToADCEPVtS1_S1_>

	const float kMaxPhaseVoltage = CONSTRAIN(DEFAULT_POWER_SUPPLY_VOLTAGE, 0.0f, config.current_limit * config.phase_resistance);
 8002742:	ed97 7a03 	vldr	s14, [r7, #12]
 8002746:	edd7 7a01 	vldr	s15, [r7, #4]
 800274a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800274e:	eeb2 7a08 	vmov.f32	s14, #40	; 0x41400000  12.0
 8002752:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002756:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800275a:	d506      	bpl.n	800276a <main_run+0xda>
 800275c:	ed97 7a03 	vldr	s14, [r7, #12]
 8002760:	edd7 7a01 	vldr	s15, [r7, #4]
 8002764:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002768:	e001      	b.n	800276e <main_run+0xde>
 800276a:	eef2 7a08 	vmov.f32	s15, #40	; 0x41400000  12.0
 800276e:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	PIDController * pid_torque = new PIDController(DEFAULT_PID_CURR_P, DEFAULT_PID_CURR_I, DEFAULT_PID_CURR_D, DEFAULT_PID_CURR_RAMP, kMaxPhaseVoltage);
 8002772:	2020      	movs	r0, #32
 8002774:	f00b fce6 	bl	800e144 <_Znwj>
 8002778:	4603      	mov	r3, r0
 800277a:	461c      	mov	r4, r3
 800277c:	ed97 2a0b 	vldr	s4, [r7, #44]	; 0x2c
 8002780:	eddf 1a34 	vldr	s3, [pc, #208]	; 8002854 <main_run+0x1c4>
 8002784:	ed9f 1a33 	vldr	s2, [pc, #204]	; 8002854 <main_run+0x1c4>
 8002788:	eddf 0a33 	vldr	s1, [pc, #204]	; 8002858 <main_run+0x1c8>
 800278c:	eeb0 0a08 	vmov.f32	s0, #8	; 0x40400000  3.0
 8002790:	4620      	mov	r0, r4
 8002792:	f7ff fb49 	bl	8001e28 <_ZN13PIDControllerC1Efffff>
 8002796:	62bc      	str	r4, [r7, #40]	; 0x28

	motor = new Motor(config, driver, enc, csense, pid_torque);
 8002798:	f107 0414 	add.w	r4, r7, #20
 800279c:	463d      	mov	r5, r7
 800279e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80027a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80027a2:	682b      	ldr	r3, [r5, #0]
 80027a4:	6023      	str	r3, [r4, #0]
 80027a6:	2080      	movs	r0, #128	; 0x80
 80027a8:	f00b fccc 	bl	800e144 <_Znwj>
 80027ac:	4603      	mov	r3, r0
 80027ae:	461c      	mov	r4, r3
 80027b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027b2:	9305      	str	r3, [sp, #20]
 80027b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027b6:	9304      	str	r3, [sp, #16]
 80027b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80027ba:	9303      	str	r3, [sp, #12]
 80027bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80027be:	9302      	str	r3, [sp, #8]
 80027c0:	466a      	mov	r2, sp
 80027c2:	f107 0320 	add.w	r3, r7, #32
 80027c6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80027ca:	e882 0003 	stmia.w	r2, {r0, r1}
 80027ce:	f107 0314 	add.w	r3, r7, #20
 80027d2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80027d4:	4620      	mov	r0, r4
 80027d6:	f7ff fedf 	bl	8002598 <_ZN5MotorC1ENS_13MotorConfig_tEP11MotorDriverP7EncoderP13CurrentSensorP13PIDController>
 80027da:	4b20      	ldr	r3, [pc, #128]	; (800285c <main_run+0x1cc>)
 80027dc:	601c      	str	r4, [r3, #0]

#ifdef RUN_TESTS
	RunAllTests();
 80027de:	f000 f8d3 	bl	8002988 <_Z11RunAllTestsv>
#endif

	task1Handle = osThreadNew(startTask1, NULL, &task1Attributes);
 80027e2:	4a1f      	ldr	r2, [pc, #124]	; (8002860 <main_run+0x1d0>)
 80027e4:	2100      	movs	r1, #0
 80027e6:	481f      	ldr	r0, [pc, #124]	; (8002864 <main_run+0x1d4>)
 80027e8:	f008 fd12 	bl	800b210 <osThreadNew>
 80027ec:	4603      	mov	r3, r0
 80027ee:	4a1e      	ldr	r2, [pc, #120]	; (8002868 <main_run+0x1d8>)
 80027f0:	6013      	str	r3, [r2, #0]
	motor_control_task_handle = osThreadNew(StartMotorControlTask, NULL, &motor_control_task_attrs);
 80027f2:	4a1e      	ldr	r2, [pc, #120]	; (800286c <main_run+0x1dc>)
 80027f4:	2100      	movs	r1, #0
 80027f6:	481e      	ldr	r0, [pc, #120]	; (8002870 <main_run+0x1e0>)
 80027f8:	f008 fd0a 	bl	800b210 <osThreadNew>
 80027fc:	4603      	mov	r3, r0
 80027fe:	4a1d      	ldr	r2, [pc, #116]	; (8002874 <main_run+0x1e4>)
 8002800:	6013      	str	r3, [r2, #0]

	return 1;
 8002802:	2301      	movs	r3, #1
}
 8002804:	4618      	mov	r0, r3
 8002806:	3758      	adds	r7, #88	; 0x58
 8002808:	46bd      	mov	sp, r7
 800280a:	bdb0      	pop	{r4, r5, r7, pc}
 800280c:	08010e58 	.word	0x08010e58
 8002810:	3f733333 	.word	0x3f733333
 8002814:	3d4ccccd 	.word	0x3d4ccccd
 8002818:	3d4ccccd 	.word	0x3d4ccccd
 800281c:	3f733333 	.word	0x3f733333
 8002820:	20004b30 	.word	0x20004b30
 8002824:	20005070 	.word	0x20005070
 8002828:	40020000 	.word	0x40020000
 800282c:	457ff000 	.word	0x457ff000
 8002830:	40533333 	.word	0x40533333
 8002834:	3fc7ae14 	.word	0x3fc7ae14
 8002838:	3f014121 	.word	0x3f014121
 800283c:	3f014121 	.word	0x3f014121
 8002840:	3fc7ae14 	.word	0x3fc7ae14
 8002844:	40533333 	.word	0x40533333
 8002848:	20000214 	.word	0x20000214
 800284c:	20000212 	.word	0x20000212
 8002850:	20000210 	.word	0x20000210
 8002854:	00000000 	.word	0x00000000
 8002858:	43960000 	.word	0x43960000
 800285c:	2000020c 	.word	0x2000020c
 8002860:	08012088 	.word	0x08012088
 8002864:	08002879 	.word	0x08002879
 8002868:	20000204 	.word	0x20000204
 800286c:	080120ac 	.word	0x080120ac
 8002870:	08002945 	.word	0x08002945
 8002874:	20000208 	.word	0x20000208

08002878 <_Z10startTask1Pv>:

void startTask1(void * argument) {
 8002878:	b580      	push	{r7, lr}
 800287a:	b088      	sub	sp, #32
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
	// Currents to toggle between
	float theta = 0;
 8002880:	f04f 0300 	mov.w	r3, #0
 8002884:	61fb      	str	r3, [r7, #28]
	float dtheta = 1;
 8002886:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800288a:	61bb      	str	r3, [r7, #24]
	float max_current = 2.0; // [A]
 800288c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002890:	617b      	str	r3, [r7, #20]

	while(1) {
		uint32_t osTickCount = osKernelGetTickCount();
 8002892:	f008 fc8b 	bl	800b1ac <osKernelGetTickCount>
 8002896:	6138      	str	r0, [r7, #16]
		uint32_t osTickFreq = osKernelGetTickFreq();
 8002898:	f008 fcb0 	bl	800b1fc <osKernelGetTickFreq>
 800289c:	60f8      	str	r0, [r7, #12]
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800289e:	2180      	movs	r1, #128	; 0x80
 80028a0:	4824      	ldr	r0, [pc, #144]	; (8002934 <_Z10startTask1Pv+0xbc>)
 80028a2:	f004 f832 	bl	800690a <HAL_GPIO_TogglePin>

		motor->SetCurrent(max_current, 0.0f, 0.0f);
 80028a6:	4b24      	ldr	r3, [pc, #144]	; (8002938 <_Z10startTask1Pv+0xc0>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	ed9f 1a24 	vldr	s2, [pc, #144]	; 800293c <_Z10startTask1Pv+0xc4>
 80028ae:	eddf 0a23 	vldr	s1, [pc, #140]	; 800293c <_Z10startTask1Pv+0xc4>
 80028b2:	ed97 0a05 	vldr	s0, [r7, #20]
 80028b6:	4618      	mov	r0, r3
 80028b8:	f7fe fe0e 	bl	80014d8 <_ZN5Motor10SetCurrentEfff>
		osDelayUntil(osTickCount + osTickFreq / task1Freq);
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	4a20      	ldr	r2, [pc, #128]	; (8002940 <_Z10startTask1Pv+0xc8>)
 80028c0:	fba2 2303 	umull	r2, r3, r2, r3
 80028c4:	08da      	lsrs	r2, r3, #3
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	4413      	add	r3, r2
 80028ca:	4618      	mov	r0, r3
 80028cc:	f008 fd74 	bl	800b3b8 <osDelayUntil>
		osTickCount = osKernelGetTickCount();
 80028d0:	f008 fc6c 	bl	800b1ac <osKernelGetTickCount>
 80028d4:	6138      	str	r0, [r7, #16]
		motor->SetCurrent(0.0f, max_current, 0.0f);
 80028d6:	4b18      	ldr	r3, [pc, #96]	; (8002938 <_Z10startTask1Pv+0xc0>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	ed9f 1a18 	vldr	s2, [pc, #96]	; 800293c <_Z10startTask1Pv+0xc4>
 80028de:	edd7 0a05 	vldr	s1, [r7, #20]
 80028e2:	ed9f 0a16 	vldr	s0, [pc, #88]	; 800293c <_Z10startTask1Pv+0xc4>
 80028e6:	4618      	mov	r0, r3
 80028e8:	f7fe fdf6 	bl	80014d8 <_ZN5Motor10SetCurrentEfff>
		osDelayUntil(osTickCount + osTickFreq / task1Freq);
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	4a14      	ldr	r2, [pc, #80]	; (8002940 <_Z10startTask1Pv+0xc8>)
 80028f0:	fba2 2303 	umull	r2, r3, r2, r3
 80028f4:	08da      	lsrs	r2, r3, #3
 80028f6:	693b      	ldr	r3, [r7, #16]
 80028f8:	4413      	add	r3, r2
 80028fa:	4618      	mov	r0, r3
 80028fc:	f008 fd5c 	bl	800b3b8 <osDelayUntil>
		osTickCount = osKernelGetTickCount();
 8002900:	f008 fc54 	bl	800b1ac <osKernelGetTickCount>
 8002904:	6138      	str	r0, [r7, #16]
		motor->SetCurrent(0.0f, 0.0f, max_current);
 8002906:	4b0c      	ldr	r3, [pc, #48]	; (8002938 <_Z10startTask1Pv+0xc0>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	ed97 1a05 	vldr	s2, [r7, #20]
 800290e:	eddf 0a0b 	vldr	s1, [pc, #44]	; 800293c <_Z10startTask1Pv+0xc4>
 8002912:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 800293c <_Z10startTask1Pv+0xc4>
 8002916:	4618      	mov	r0, r3
 8002918:	f7fe fdde 	bl	80014d8 <_ZN5Motor10SetCurrentEfff>

		// Wrap theta
//		theta = WrapAngle(theta + dtheta);

		osDelayUntil(osTickCount + osTickFreq / task1Freq);
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	4a08      	ldr	r2, [pc, #32]	; (8002940 <_Z10startTask1Pv+0xc8>)
 8002920:	fba2 2303 	umull	r2, r3, r2, r3
 8002924:	08da      	lsrs	r2, r3, #3
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	4413      	add	r3, r2
 800292a:	4618      	mov	r0, r3
 800292c:	f008 fd44 	bl	800b3b8 <osDelayUntil>
	}
 8002930:	e7af      	b.n	8002892 <_Z10startTask1Pv+0x1a>
 8002932:	bf00      	nop
 8002934:	40020400 	.word	0x40020400
 8002938:	2000020c 	.word	0x2000020c
 800293c:	00000000 	.word	0x00000000
 8002940:	cccccccd 	.word	0xcccccccd

08002944 <_Z21StartMotorControlTaskPv>:
}

void StartMotorControlTask(void * argument) {
 8002944:	b580      	push	{r7, lr}
 8002946:	b082      	sub	sp, #8
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]

	motor->Init();
 800294c:	4b0c      	ldr	r3, [pc, #48]	; (8002980 <_Z21StartMotorControlTaskPv+0x3c>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4618      	mov	r0, r3
 8002952:	f7fe fda7 	bl	80014a4 <_ZN5Motor4InitEv>

	while (1) {
		HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_SET);
 8002956:	2201      	movs	r2, #1
 8002958:	2140      	movs	r1, #64	; 0x40
 800295a:	480a      	ldr	r0, [pc, #40]	; (8002984 <_Z21StartMotorControlTaskPv+0x40>)
 800295c:	f003 ffbc 	bl	80068d8 <HAL_GPIO_WritePin>
		motor->Update();
 8002960:	4b07      	ldr	r3, [pc, #28]	; (8002980 <_Z21StartMotorControlTaskPv+0x3c>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4618      	mov	r0, r3
 8002966:	f7fe fde9 	bl	800153c <_ZN5Motor6UpdateEv>
		HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);
 800296a:	2200      	movs	r2, #0
 800296c:	2140      	movs	r1, #64	; 0x40
 800296e:	4805      	ldr	r0, [pc, #20]	; (8002984 <_Z21StartMotorControlTaskPv+0x40>)
 8002970:	f003 ffb2 	bl	80068d8 <HAL_GPIO_WritePin>
		ulTaskNotifyTake(pdTRUE, portMAX_DELAY); // wait indefinitely for run notification, clear notifications (set to 0) upon receiving one
 8002974:	f04f 31ff 	mov.w	r1, #4294967295
 8002978:	2001      	movs	r0, #1
 800297a:	f00a fab3 	bl	800cee4 <ulTaskNotifyTake>
		HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_SET);
 800297e:	e7ea      	b.n	8002956 <_Z21StartMotorControlTaskPv+0x12>
 8002980:	2000020c 	.word	0x2000020c
 8002984:	40021800 	.word	0x40021800

08002988 <_Z11RunAllTestsv>:
	}
}

#ifdef RUN_TESTS
void RunAllTests() {
 8002988:	b580      	push	{r7, lr}
 800298a:	af00      	add	r7, sp, #0
	TestEncoderAll();
 800298c:	f000 fc76 	bl	800327c <_Z14TestEncoderAllv>
	TestPIDControllerAll();
 8002990:	f001 fc8a 	bl	80042a8 <_Z20TestPIDControllerAllv>
	TestHalfBridgeAll();
 8002994:	f001 f860 	bl	8003a58 <_Z17TestHalfBridgeAllv>
	TestCurrentSensorAll();
 8002998:	f000 f98e 	bl	8002cb8 <_Z20TestCurrentSensorAllv>
	TestMotorDriverAll();
 800299c:	f001 f8a4 	bl	8003ae8 <_Z18TestMotorDriverAllv>
	TestFOCUtilsAll();
 80029a0:	f000 ff94 	bl	80038cc <_Z15TestFOCUtilsAllv>
}
 80029a4:	bf00      	nop
 80029a6:	bd80      	pop	{r7, pc}

080029a8 <_Z18CurrentsAreCorrect13CurrentSensorfff>:
 */

#include "test_framework.hh"
#include "test_current_sensor.hh"

bool CurrentsAreCorrect(CurrentSensor current_sensor, float i_u_expect, float i_v_expect, float i_w_expect) {
 80029a8:	b084      	sub	sp, #16
 80029aa:	b5b0      	push	{r4, r5, r7, lr}
 80029ac:	b086      	sub	sp, #24
 80029ae:	af02      	add	r7, sp, #8
 80029b0:	f107 0420 	add.w	r4, r7, #32
 80029b4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80029b8:	ed87 0a03 	vstr	s0, [r7, #12]
 80029bc:	edc7 0a02 	vstr	s1, [r7, #8]
 80029c0:	ed87 1a01 	vstr	s2, [r7, #4]
	if (current_sensor.i_u != i_u_expect) {
 80029c4:	edd7 7a08 	vldr	s15, [r7, #32]
 80029c8:	ed97 7a03 	vldr	s14, [r7, #12]
 80029cc:	eeb4 7a67 	vcmp.f32	s14, s15
 80029d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029d4:	d013      	beq.n	80029fe <_Z18CurrentsAreCorrect13CurrentSensorfff+0x56>
		T_FAIL_PRINT("Incorrect phase U current: expected %f but got %f.\r\n", i_u_expect, current_sensor.i_u);
 80029d6:	68f8      	ldr	r0, [r7, #12]
 80029d8:	f7fd fdde 	bl	8000598 <__aeabi_f2d>
 80029dc:	4604      	mov	r4, r0
 80029de:	460d      	mov	r5, r1
 80029e0:	6a3b      	ldr	r3, [r7, #32]
 80029e2:	4618      	mov	r0, r3
 80029e4:	f7fd fdd8 	bl	8000598 <__aeabi_f2d>
 80029e8:	4602      	mov	r2, r0
 80029ea:	460b      	mov	r3, r1
 80029ec:	e9cd 2300 	strd	r2, r3, [sp]
 80029f0:	4622      	mov	r2, r4
 80029f2:	462b      	mov	r3, r5
 80029f4:	4823      	ldr	r0, [pc, #140]	; (8002a84 <_Z18CurrentsAreCorrect13CurrentSensorfff+0xdc>)
 80029f6:	f00c f9e5 	bl	800edc4 <iprintf>
		return false;
 80029fa:	2300      	movs	r3, #0
 80029fc:	e03a      	b.n	8002a74 <_Z18CurrentsAreCorrect13CurrentSensorfff+0xcc>
	} else if (current_sensor.i_v != i_v_expect) {
 80029fe:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002a02:	ed97 7a02 	vldr	s14, [r7, #8]
 8002a06:	eeb4 7a67 	vcmp.f32	s14, s15
 8002a0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a0e:	d013      	beq.n	8002a38 <_Z18CurrentsAreCorrect13CurrentSensorfff+0x90>
		T_FAIL_PRINT("Incorrect phase V current: expected %f but got %f.\r\n", i_v_expect, current_sensor.i_v);
 8002a10:	68b8      	ldr	r0, [r7, #8]
 8002a12:	f7fd fdc1 	bl	8000598 <__aeabi_f2d>
 8002a16:	4604      	mov	r4, r0
 8002a18:	460d      	mov	r5, r1
 8002a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	f7fd fdbb 	bl	8000598 <__aeabi_f2d>
 8002a22:	4602      	mov	r2, r0
 8002a24:	460b      	mov	r3, r1
 8002a26:	e9cd 2300 	strd	r2, r3, [sp]
 8002a2a:	4622      	mov	r2, r4
 8002a2c:	462b      	mov	r3, r5
 8002a2e:	4816      	ldr	r0, [pc, #88]	; (8002a88 <_Z18CurrentsAreCorrect13CurrentSensorfff+0xe0>)
 8002a30:	f00c f9c8 	bl	800edc4 <iprintf>
		return false;
 8002a34:	2300      	movs	r3, #0
 8002a36:	e01d      	b.n	8002a74 <_Z18CurrentsAreCorrect13CurrentSensorfff+0xcc>
	} else if (current_sensor.i_w != i_w_expect) {
 8002a38:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002a3c:	ed97 7a01 	vldr	s14, [r7, #4]
 8002a40:	eeb4 7a67 	vcmp.f32	s14, s15
 8002a44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a48:	d013      	beq.n	8002a72 <_Z18CurrentsAreCorrect13CurrentSensorfff+0xca>
		T_FAIL_PRINT("Incorrect phase W current: expected %f but got %f.\r\n", i_w_expect, current_sensor.i_w);
 8002a4a:	6878      	ldr	r0, [r7, #4]
 8002a4c:	f7fd fda4 	bl	8000598 <__aeabi_f2d>
 8002a50:	4604      	mov	r4, r0
 8002a52:	460d      	mov	r5, r1
 8002a54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a56:	4618      	mov	r0, r3
 8002a58:	f7fd fd9e 	bl	8000598 <__aeabi_f2d>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	460b      	mov	r3, r1
 8002a60:	e9cd 2300 	strd	r2, r3, [sp]
 8002a64:	4622      	mov	r2, r4
 8002a66:	462b      	mov	r3, r5
 8002a68:	4808      	ldr	r0, [pc, #32]	; (8002a8c <_Z18CurrentsAreCorrect13CurrentSensorfff+0xe4>)
 8002a6a:	f00c f9ab 	bl	800edc4 <iprintf>
		return false;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	e000      	b.n	8002a74 <_Z18CurrentsAreCorrect13CurrentSensorfff+0xcc>
	}
	return true;
 8002a72:	2301      	movs	r3, #1
}
 8002a74:	4618      	mov	r0, r3
 8002a76:	3710      	adds	r7, #16
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8002a7e:	b004      	add	sp, #16
 8002a80:	4770      	bx	lr
 8002a82:	bf00      	nop
 8002a84:	08010e6c 	.word	0x08010e6c
 8002a88:	08010ebc 	.word	0x08010ebc
 8002a8c:	08010f0c 	.word	0x08010f0c

08002a90 <_Z24TestCurrentSensorCurrentv>:

bool TestCurrentSensorCurrent() {
 8002a90:	b5b0      	push	{r4, r5, r7, lr}
 8002a92:	b09a      	sub	sp, #104	; 0x68
 8002a94:	af06      	add	r7, sp, #24
	TEST_PRINT("Simulate Current through Current Sensor.\r\n");
 8002a96:	4881      	ldr	r0, [pc, #516]	; (8002c9c <_Z24TestCurrentSensorCurrentv+0x20c>)
 8002a98:	f00c fa1a 	bl	800eed0 <puts>
	uint16_t csense_adc_counts[3] = {0};
 8002a9c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	601a      	str	r2, [r3, #0]
 8002aa4:	809a      	strh	r2, [r3, #4]

	uint16_t adc_max_counts = 0xFFF;
 8002aa6:	f640 73ff 	movw	r3, #4095	; 0xfff
 8002aaa:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
	float adc_max_volts = 3.3f;
 8002aae:	4b7c      	ldr	r3, [pc, #496]	; (8002ca0 <_Z24TestCurrentSensorCurrentv+0x210>)
 8002ab0:	64bb      	str	r3, [r7, #72]	; 0x48
	float adc_offset = 1.56f;
 8002ab2:	4b7c      	ldr	r3, [pc, #496]	; (8002ca4 <_Z24TestCurrentSensorCurrentv+0x214>)
 8002ab4:	647b      	str	r3, [r7, #68]	; 0x44
	float adc_gain = 0.33f;
 8002ab6:	4b7c      	ldr	r3, [pc, #496]	; (8002ca8 <_Z24TestCurrentSensorCurrentv+0x218>)
 8002ab8:	643b      	str	r3, [r7, #64]	; 0x40
	CurrentSensor current_sensor(adc_max_counts, adc_max_volts, adc_offset, adc_gain);
 8002aba:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8002abe:	1d3b      	adds	r3, r7, #4
 8002ac0:	ed97 1a10 	vldr	s2, [r7, #64]	; 0x40
 8002ac4:	edd7 0a11 	vldr	s1, [r7, #68]	; 0x44
 8002ac8:	ed97 0a12 	vldr	s0, [r7, #72]	; 0x48
 8002acc:	4611      	mov	r1, r2
 8002ace:	4618      	mov	r0, r3
 8002ad0:	f7ff fcfc 	bl	80024cc <_ZN13CurrentSensorC1Etfff>
	current_sensor.LinkToADC(&(csense_adc_counts[0]), &(csense_adc_counts[1]), &(csense_adc_counts[2]));
 8002ad4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002ad8:	1d1c      	adds	r4, r3, #4
 8002ada:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002ade:	1c9a      	adds	r2, r3, #2
 8002ae0:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8002ae4:	1d38      	adds	r0, r7, #4
 8002ae6:	4623      	mov	r3, r4
 8002ae8:	f7fe fc4a 	bl	8001380 <_ZN13CurrentSensor9LinkToADCEPVtS1_S1_>

	T_TEST_PRINT("Current sense ADC counts at 0.\r\n");
 8002aec:	486f      	ldr	r0, [pc, #444]	; (8002cac <_Z24TestCurrentSensorCurrentv+0x21c>)
 8002aee:	f00c f9ef 	bl	800eed0 <puts>
	current_sensor.ReadCurrents();
 8002af2:	1d3b      	adds	r3, r7, #4
 8002af4:	4618      	mov	r0, r3
 8002af6:	f7fe fc59 	bl	80013ac <_ZN13CurrentSensor12ReadCurrentsEv>
	float i_u_expect = -adc_offset / adc_gain * 1000;
 8002afa:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002afe:	eef1 6a67 	vneg.f32	s13, s15
 8002b02:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002b06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002b0a:	ed9f 7a69 	vldr	s14, [pc, #420]	; 8002cb0 <_Z24TestCurrentSensorCurrentv+0x220>
 8002b0e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b12:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
	float i_v_expect = -adc_offset / adc_gain * 1000;
 8002b16:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002b1a:	eef1 6a67 	vneg.f32	s13, s15
 8002b1e:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002b22:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002b26:	ed9f 7a62 	vldr	s14, [pc, #392]	; 8002cb0 <_Z24TestCurrentSensorCurrentv+0x220>
 8002b2a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b2e:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
	float i_w_expect = -adc_offset / adc_gain * 1000;
 8002b32:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002b36:	eef1 6a67 	vneg.f32	s13, s15
 8002b3a:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002b3e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002b42:	ed9f 7a5b 	vldr	s14, [pc, #364]	; 8002cb0 <_Z24TestCurrentSensorCurrentv+0x220>
 8002b46:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b4a:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34

	if (!CurrentsAreCorrect(current_sensor, i_u_expect, i_v_expect, i_w_expect)) {
 8002b4e:	466d      	mov	r5, sp
 8002b50:	f107 0414 	add.w	r4, r7, #20
 8002b54:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002b56:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002b58:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002b5c:	e885 0003 	stmia.w	r5, {r0, r1}
 8002b60:	1d3b      	adds	r3, r7, #4
 8002b62:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002b64:	ed97 1a0d 	vldr	s2, [r7, #52]	; 0x34
 8002b68:	edd7 0a0e 	vldr	s1, [r7, #56]	; 0x38
 8002b6c:	ed97 0a0f 	vldr	s0, [r7, #60]	; 0x3c
 8002b70:	f7ff ff1a 	bl	80029a8 <_Z18CurrentsAreCorrect13CurrentSensorfff>
 8002b74:	4603      	mov	r3, r0
 8002b76:	f083 0301 	eor.w	r3, r3, #1
 8002b7a:	b2db      	uxtb	r3, r3
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d001      	beq.n	8002b84 <_Z24TestCurrentSensorCurrentv+0xf4>
		return false;
 8002b80:	2300      	movs	r3, #0
 8002b82:	e087      	b.n	8002c94 <_Z24TestCurrentSensorCurrentv+0x204>
	}

	T_TEST_PRINT("Current sense ADC counts at random values.\r\n");
 8002b84:	484b      	ldr	r0, [pc, #300]	; (8002cb4 <_Z24TestCurrentSensorCurrentv+0x224>)
 8002b86:	f00c f9a3 	bl	800eed0 <puts>
	csense_adc_counts[0] = 156;
 8002b8a:	239c      	movs	r3, #156	; 0x9c
 8002b8c:	85bb      	strh	r3, [r7, #44]	; 0x2c
	csense_adc_counts[1] = 0xFFF;
 8002b8e:	f640 73ff 	movw	r3, #4095	; 0xfff
 8002b92:	85fb      	strh	r3, [r7, #46]	; 0x2e
	csense_adc_counts[2] = 2934;
 8002b94:	f640 3376 	movw	r3, #2934	; 0xb76
 8002b98:	863b      	strh	r3, [r7, #48]	; 0x30
	current_sensor.ReadCurrents();
 8002b9a:	1d3b      	adds	r3, r7, #4
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f7fe fc05 	bl	80013ac <_ZN13CurrentSensor12ReadCurrentsEv>
	i_u_expect = (static_cast<float>(csense_adc_counts[0]) / adc_max_counts * adc_max_volts - adc_offset) / adc_gain * 1000;
 8002ba2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8002ba4:	ee07 3a90 	vmov	s15, r3
 8002ba8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002bac:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002bb0:	ee07 3a90 	vmov	s15, r3
 8002bb4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002bb8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002bbc:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8002bc0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002bc4:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002bc8:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002bcc:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002bd0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002bd4:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8002cb0 <_Z24TestCurrentSensorCurrentv+0x220>
 8002bd8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bdc:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
	i_v_expect = (static_cast<float>(csense_adc_counts[1]) / adc_max_counts * adc_max_volts - adc_offset) / adc_gain * 1000;
 8002be0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002be2:	ee07 3a90 	vmov	s15, r3
 8002be6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002bea:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002bee:	ee07 3a90 	vmov	s15, r3
 8002bf2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002bf6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002bfa:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8002bfe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c02:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002c06:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002c0a:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002c0e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002c12:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8002cb0 <_Z24TestCurrentSensorCurrentv+0x220>
 8002c16:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c1a:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
	i_w_expect = (static_cast<float>(csense_adc_counts[2]) / adc_max_counts * adc_max_volts - adc_offset) / adc_gain * 1000;
 8002c1e:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8002c20:	ee07 3a90 	vmov	s15, r3
 8002c24:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002c28:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002c2c:	ee07 3a90 	vmov	s15, r3
 8002c30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002c34:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002c38:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8002c3c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c40:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002c44:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002c48:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002c4c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002c50:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8002cb0 <_Z24TestCurrentSensorCurrentv+0x220>
 8002c54:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c58:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34

	if (!CurrentsAreCorrect(current_sensor, i_u_expect, i_v_expect, i_w_expect)) {
 8002c5c:	466d      	mov	r5, sp
 8002c5e:	f107 0414 	add.w	r4, r7, #20
 8002c62:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c64:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c66:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002c6a:	e885 0003 	stmia.w	r5, {r0, r1}
 8002c6e:	1d3b      	adds	r3, r7, #4
 8002c70:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002c72:	ed97 1a0d 	vldr	s2, [r7, #52]	; 0x34
 8002c76:	edd7 0a0e 	vldr	s1, [r7, #56]	; 0x38
 8002c7a:	ed97 0a0f 	vldr	s0, [r7, #60]	; 0x3c
 8002c7e:	f7ff fe93 	bl	80029a8 <_Z18CurrentsAreCorrect13CurrentSensorfff>
 8002c82:	4603      	mov	r3, r0
 8002c84:	f083 0301 	eor.w	r3, r3, #1
 8002c88:	b2db      	uxtb	r3, r3
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d001      	beq.n	8002c92 <_Z24TestCurrentSensorCurrentv+0x202>
		return false;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	e000      	b.n	8002c94 <_Z24TestCurrentSensorCurrentv+0x204>
	}
	return true;
 8002c92:	2301      	movs	r3, #1
}
 8002c94:	4618      	mov	r0, r3
 8002c96:	3750      	adds	r7, #80	; 0x50
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bdb0      	pop	{r4, r5, r7, pc}
 8002c9c:	08010f5c 	.word	0x08010f5c
 8002ca0:	40533333 	.word	0x40533333
 8002ca4:	3fc7ae14 	.word	0x3fc7ae14
 8002ca8:	3ea8f5c3 	.word	0x3ea8f5c3
 8002cac:	08010f98 	.word	0x08010f98
 8002cb0:	447a0000 	.word	0x447a0000
 8002cb4:	08010fcc 	.word	0x08010fcc

08002cb8 <_Z20TestCurrentSensorAllv>:

void TestCurrentSensorAll() {
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b082      	sub	sp, #8
 8002cbc:	af00      	add	r7, sp, #0
	bool csense_passed = true;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	71fb      	strb	r3, [r7, #7]
	L_PRINT("Test CurrentSensor Class");
 8002cc2:	490e      	ldr	r1, [pc, #56]	; (8002cfc <_Z20TestCurrentSensorAllv+0x44>)
 8002cc4:	480e      	ldr	r0, [pc, #56]	; (8002d00 <_Z20TestCurrentSensorAllv+0x48>)
 8002cc6:	f00c f87d 	bl	800edc4 <iprintf>
	csense_passed &= TestCurrentSensorCurrent();
 8002cca:	f7ff fee1 	bl	8002a90 <_Z24TestCurrentSensorCurrentv>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	461a      	mov	r2, r3
 8002cd2:	79fb      	ldrb	r3, [r7, #7]
 8002cd4:	4013      	ands	r3, r2
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	bf14      	ite	ne
 8002cda:	2301      	movne	r3, #1
 8002cdc:	2300      	moveq	r3, #0
 8002cde:	71fb      	strb	r3, [r7, #7]
	if (csense_passed) {
 8002ce0:	79fb      	ldrb	r3, [r7, #7]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d003      	beq.n	8002cee <_Z20TestCurrentSensorAllv+0x36>
		PASS_PRINT("CurrentSensor Class\r\n");
 8002ce6:	4807      	ldr	r0, [pc, #28]	; (8002d04 <_Z20TestCurrentSensorAllv+0x4c>)
 8002ce8:	f00c f8f2 	bl	800eed0 <puts>
	} else {
		FAIL_PRINT("CurrentSensor Class\r\n");
	}
}
 8002cec:	e002      	b.n	8002cf4 <_Z20TestCurrentSensorAllv+0x3c>
		FAIL_PRINT("CurrentSensor Class\r\n");
 8002cee:	4806      	ldr	r0, [pc, #24]	; (8002d08 <_Z20TestCurrentSensorAllv+0x50>)
 8002cf0:	f00c f8ee 	bl	800eed0 <puts>
}
 8002cf4:	bf00      	nop
 8002cf6:	3708      	adds	r7, #8
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bd80      	pop	{r7, pc}
 8002cfc:	0801100c 	.word	0x0801100c
 8002d00:	08011028 	.word	0x08011028
 8002d04:	0801103c 	.word	0x0801103c
 8002d08:	08011068 	.word	0x08011068

08002d0c <_Z17TestEncoderCreatev>:
//#define TEST_SPI // run actual SPI test on the honest to god SPI port (use logic analyzer to debug)
#ifdef TEST_SPI
#include "main.h" // gives access to encoder_spi global handle
#endif

bool TestEncoderCreate() {
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b08c      	sub	sp, #48	; 0x30
 8002d10:	af02      	add	r7, sp, #8
	TEST_PRINT("Create Encoder.\r\n");
 8002d12:	4816      	ldr	r0, [pc, #88]	; (8002d6c <_Z17TestEncoderCreatev+0x60>)
 8002d14:	f00c f8dc 	bl	800eed0 <puts>
	SPI_HandleTypeDef * dummy_spi = NULL;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_TypeDef * dummy_cs_port = NULL;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	623b      	str	r3, [r7, #32]
	uint16_t dummy_cs_pin = 0;
 8002d20:	2300      	movs	r3, #0
 8002d22:	83fb      	strh	r3, [r7, #30]
	AS5048A enc(dummy_spi, dummy_cs_port, dummy_cs_pin);
 8002d24:	8bfb      	ldrh	r3, [r7, #30]
 8002d26:	4638      	mov	r0, r7
 8002d28:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002d2c:	9200      	str	r2, [sp, #0]
 8002d2e:	6a3a      	ldr	r2, [r7, #32]
 8002d30:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002d32:	f7fe f8f5 	bl	8000f20 <_ZN7AS5048AC1EP19__SPI_HandleTypeDefP12GPIO_TypeDeftm>

	uint16_t enc_angle = enc.get_angle();
 8002d36:	463b      	mov	r3, r7
 8002d38:	4618      	mov	r0, r3
 8002d3a:	f7fe faf5 	bl	8001328 <_ZN7Encoder9get_angleEv>
 8002d3e:	eef0 7a40 	vmov.f32	s15, s0
 8002d42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d46:	ee17 3a90 	vmov	r3, s15
 8002d4a:	83bb      	strh	r3, [r7, #28]
	if (enc_angle != 0) {
 8002d4c:	8bbb      	ldrh	r3, [r7, #28]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d007      	beq.n	8002d62 <_Z17TestEncoderCreatev+0x56>
		FAIL_PRINT("Initialized with nonzero encoder angle: got %d but expected %d.\r\n", enc_angle, 0);
 8002d52:	8bbb      	ldrh	r3, [r7, #28]
 8002d54:	2200      	movs	r2, #0
 8002d56:	4619      	mov	r1, r3
 8002d58:	4805      	ldr	r0, [pc, #20]	; (8002d70 <_Z17TestEncoderCreatev+0x64>)
 8002d5a:	f00c f833 	bl	800edc4 <iprintf>
		return false;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	e000      	b.n	8002d64 <_Z17TestEncoderCreatev+0x58>
	}

	return true;
 8002d62:	2301      	movs	r3, #1
}
 8002d64:	4618      	mov	r0, r3
 8002d66:	3728      	adds	r7, #40	; 0x28
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd80      	pop	{r7, pc}
 8002d6c:	08011094 	.word	0x08011094
 8002d70:	080110b4 	.word	0x080110b4

08002d74 <_Z15TestEncoderZerov>:

bool TestEncoderZero() {
 8002d74:	b5b0      	push	{r4, r5, r7, lr}
 8002d76:	b08e      	sub	sp, #56	; 0x38
 8002d78:	af02      	add	r7, sp, #8
	TEST_PRINT("Zero Encoder.\r\n");
 8002d7a:	4839      	ldr	r0, [pc, #228]	; (8002e60 <_Z15TestEncoderZerov+0xec>)
 8002d7c:	f00c f8a8 	bl	800eed0 <puts>
	SPI_HandleTypeDef * dummy_spi = NULL;
 8002d80:	2300      	movs	r3, #0
 8002d82:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_TypeDef * dummy_cs_port = NULL;
 8002d84:	2300      	movs	r3, #0
 8002d86:	62bb      	str	r3, [r7, #40]	; 0x28
	uint16_t dummy_cs_pin = 0;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	84fb      	strh	r3, [r7, #38]	; 0x26
	AS5048A enc(dummy_spi, dummy_cs_port, dummy_cs_pin);
 8002d8c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002d8e:	4638      	mov	r0, r7
 8002d90:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002d94:	9200      	str	r2, [sp, #0]
 8002d96:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002d98:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002d9a:	f7fe f8c1 	bl	8000f20 <_ZN7AS5048AC1EP19__SPI_HandleTypeDefP12GPIO_TypeDeftm>

	T_TEST_PRINT("Test negative relative angle.\r\n");
 8002d9e:	4831      	ldr	r0, [pc, #196]	; (8002e64 <_Z15TestEncoderZerov+0xf0>)
 8002da0:	f00c f896 	bl	800eed0 <puts>
	enc.set_zero_angle(55); // set zero angle to 55 degrees
 8002da4:	463b      	mov	r3, r7
 8002da6:	ed9f 0a30 	vldr	s0, [pc, #192]	; 8002e68 <_Z15TestEncoderZerov+0xf4>
 8002daa:	4618      	mov	r0, r3
 8002dac:	f7fe faa8 	bl	8001300 <_ZN7Encoder14set_zero_angleEf>
	float angle = enc.get_angle();
 8002db0:	463b      	mov	r3, r7
 8002db2:	4618      	mov	r0, r3
 8002db4:	f7fe fab8 	bl	8001328 <_ZN7Encoder9get_angleEv>
 8002db8:	ed87 0a08 	vstr	s0, [r7, #32]
	float expect_angle = 360.0 - 55;
 8002dbc:	4b2b      	ldr	r3, [pc, #172]	; (8002e6c <_Z15TestEncoderZerov+0xf8>)
 8002dbe:	61fb      	str	r3, [r7, #28]
	if (angle != expect_angle) {
 8002dc0:	ed97 7a08 	vldr	s14, [r7, #32]
 8002dc4:	edd7 7a07 	vldr	s15, [r7, #28]
 8002dc8:	eeb4 7a67 	vcmp.f32	s14, s15
 8002dcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dd0:	d012      	beq.n	8002df8 <_Z15TestEncoderZerov+0x84>
		TT_FAIL_PRINT("Expected angle to be %f but got %f.\r\n", expect_angle, angle);
 8002dd2:	69f8      	ldr	r0, [r7, #28]
 8002dd4:	f7fd fbe0 	bl	8000598 <__aeabi_f2d>
 8002dd8:	4604      	mov	r4, r0
 8002dda:	460d      	mov	r5, r1
 8002ddc:	6a38      	ldr	r0, [r7, #32]
 8002dde:	f7fd fbdb 	bl	8000598 <__aeabi_f2d>
 8002de2:	4602      	mov	r2, r0
 8002de4:	460b      	mov	r3, r1
 8002de6:	e9cd 2300 	strd	r2, r3, [sp]
 8002dea:	4622      	mov	r2, r4
 8002dec:	462b      	mov	r3, r5
 8002dee:	4820      	ldr	r0, [pc, #128]	; (8002e70 <_Z15TestEncoderZerov+0xfc>)
 8002df0:	f00b ffe8 	bl	800edc4 <iprintf>
		return false;
 8002df4:	2300      	movs	r3, #0
 8002df6:	e02e      	b.n	8002e56 <_Z15TestEncoderZerov+0xe2>
	}

	T_TEST_PRINT("Test setting zero angle too large.\r\n");
 8002df8:	481e      	ldr	r0, [pc, #120]	; (8002e74 <_Z15TestEncoderZerov+0x100>)
 8002dfa:	f00c f869 	bl	800eed0 <puts>
	enc.set_zero_angle(3600);
 8002dfe:	463b      	mov	r3, r7
 8002e00:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 8002e78 <_Z15TestEncoderZerov+0x104>
 8002e04:	4618      	mov	r0, r3
 8002e06:	f7fe fa7b 	bl	8001300 <_ZN7Encoder14set_zero_angleEf>
	angle = enc.get_angle();
 8002e0a:	463b      	mov	r3, r7
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f7fe fa8b 	bl	8001328 <_ZN7Encoder9get_angleEv>
 8002e12:	ed87 0a08 	vstr	s0, [r7, #32]
	expect_angle = 0;
 8002e16:	f04f 0300 	mov.w	r3, #0
 8002e1a:	61fb      	str	r3, [r7, #28]
	if (angle != expect_angle) {
 8002e1c:	ed97 7a08 	vldr	s14, [r7, #32]
 8002e20:	edd7 7a07 	vldr	s15, [r7, #28]
 8002e24:	eeb4 7a67 	vcmp.f32	s14, s15
 8002e28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e2c:	d012      	beq.n	8002e54 <_Z15TestEncoderZerov+0xe0>
		TT_FAIL_PRINT("Expected angle to be %f but got %f.\r\n", expect_angle, angle);
 8002e2e:	69f8      	ldr	r0, [r7, #28]
 8002e30:	f7fd fbb2 	bl	8000598 <__aeabi_f2d>
 8002e34:	4604      	mov	r4, r0
 8002e36:	460d      	mov	r5, r1
 8002e38:	6a38      	ldr	r0, [r7, #32]
 8002e3a:	f7fd fbad 	bl	8000598 <__aeabi_f2d>
 8002e3e:	4602      	mov	r2, r0
 8002e40:	460b      	mov	r3, r1
 8002e42:	e9cd 2300 	strd	r2, r3, [sp]
 8002e46:	4622      	mov	r2, r4
 8002e48:	462b      	mov	r3, r5
 8002e4a:	4809      	ldr	r0, [pc, #36]	; (8002e70 <_Z15TestEncoderZerov+0xfc>)
 8002e4c:	f00b ffba 	bl	800edc4 <iprintf>
		return false;
 8002e50:	2300      	movs	r3, #0
 8002e52:	e000      	b.n	8002e56 <_Z15TestEncoderZerov+0xe2>
	}

	return true;
 8002e54:	2301      	movs	r3, #1
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	3730      	adds	r7, #48	; 0x30
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bdb0      	pop	{r4, r5, r7, pc}
 8002e5e:	bf00      	nop
 8002e60:	08011110 	.word	0x08011110
 8002e64:	08011130 	.word	0x08011130
 8002e68:	425c0000 	.word	0x425c0000
 8002e6c:	43988000 	.word	0x43988000
 8002e70:	08011160 	.word	0x08011160
 8002e74:	080111a4 	.word	0x080111a4
 8002e78:	45610000 	.word	0x45610000

08002e7c <_Z16TestEncoderAnglev>:

bool TestEncoderAngle() {
 8002e7c:	b5b0      	push	{r4, r5, r7, lr}
 8002e7e:	b08e      	sub	sp, #56	; 0x38
 8002e80:	af02      	add	r7, sp, #8
	TEST_PRINT("Test encoder angle.\r\n");
 8002e82:	4838      	ldr	r0, [pc, #224]	; (8002f64 <_Z16TestEncoderAnglev+0xe8>)
 8002e84:	f00c f824 	bl	800eed0 <puts>
	SPI_HandleTypeDef * dummy_spi = NULL;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_TypeDef * dummy_cs_port = NULL;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	62bb      	str	r3, [r7, #40]	; 0x28
	uint16_t dummy_cs_pin = 0;
 8002e90:	2300      	movs	r3, #0
 8002e92:	84fb      	strh	r3, [r7, #38]	; 0x26
	AS5048A enc(dummy_spi, dummy_cs_port, dummy_cs_pin);
 8002e94:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002e96:	4638      	mov	r0, r7
 8002e98:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002e9c:	9200      	str	r2, [sp, #0]
 8002e9e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002ea0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002ea2:	f7fe f83d 	bl	8000f20 <_ZN7AS5048AC1EP19__SPI_HandleTypeDefP12GPIO_TypeDeftm>

	T_TEST_PRINT("Test positive wrap.\r\n");
 8002ea6:	4830      	ldr	r0, [pc, #192]	; (8002f68 <_Z16TestEncoderAnglev+0xec>)
 8002ea8:	f00c f812 	bl	800eed0 <puts>
	enc.set_angle(450.5);
 8002eac:	463b      	mov	r3, r7
 8002eae:	ed9f 0a2f 	vldr	s0, [pc, #188]	; 8002f6c <_Z16TestEncoderAnglev+0xf0>
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f7fe fa50 	bl	8001358 <_ZN7Encoder9set_angleEf>
	float angle = enc.get_angle();
 8002eb8:	463b      	mov	r3, r7
 8002eba:	4618      	mov	r0, r3
 8002ebc:	f7fe fa34 	bl	8001328 <_ZN7Encoder9get_angleEv>
 8002ec0:	ed87 0a08 	vstr	s0, [r7, #32]
	float expect_angle = 450.5 - 360;
 8002ec4:	4b2a      	ldr	r3, [pc, #168]	; (8002f70 <_Z16TestEncoderAnglev+0xf4>)
 8002ec6:	61fb      	str	r3, [r7, #28]
	if (angle != expect_angle) {
 8002ec8:	ed97 7a08 	vldr	s14, [r7, #32]
 8002ecc:	edd7 7a07 	vldr	s15, [r7, #28]
 8002ed0:	eeb4 7a67 	vcmp.f32	s14, s15
 8002ed4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ed8:	d012      	beq.n	8002f00 <_Z16TestEncoderAnglev+0x84>
		TT_FAIL_PRINT("Expected angle to be %f but got %f.\r\n", expect_angle, angle);
 8002eda:	69f8      	ldr	r0, [r7, #28]
 8002edc:	f7fd fb5c 	bl	8000598 <__aeabi_f2d>
 8002ee0:	4604      	mov	r4, r0
 8002ee2:	460d      	mov	r5, r1
 8002ee4:	6a38      	ldr	r0, [r7, #32]
 8002ee6:	f7fd fb57 	bl	8000598 <__aeabi_f2d>
 8002eea:	4602      	mov	r2, r0
 8002eec:	460b      	mov	r3, r1
 8002eee:	e9cd 2300 	strd	r2, r3, [sp]
 8002ef2:	4622      	mov	r2, r4
 8002ef4:	462b      	mov	r3, r5
 8002ef6:	481f      	ldr	r0, [pc, #124]	; (8002f74 <_Z16TestEncoderAnglev+0xf8>)
 8002ef8:	f00b ff64 	bl	800edc4 <iprintf>
		return false;
 8002efc:	2300      	movs	r3, #0
 8002efe:	e02d      	b.n	8002f5c <_Z16TestEncoderAnglev+0xe0>
	}

	T_TEST_PRINT("Test negative wrap.\r\n");
 8002f00:	481d      	ldr	r0, [pc, #116]	; (8002f78 <_Z16TestEncoderAnglev+0xfc>)
 8002f02:	f00b ffe5 	bl	800eed0 <puts>
	enc.set_angle(-500.9);
 8002f06:	463b      	mov	r3, r7
 8002f08:	ed9f 0a1c 	vldr	s0, [pc, #112]	; 8002f7c <_Z16TestEncoderAnglev+0x100>
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	f7fe fa23 	bl	8001358 <_ZN7Encoder9set_angleEf>
	angle = enc.get_angle();
 8002f12:	463b      	mov	r3, r7
 8002f14:	4618      	mov	r0, r3
 8002f16:	f7fe fa07 	bl	8001328 <_ZN7Encoder9get_angleEv>
 8002f1a:	ed87 0a08 	vstr	s0, [r7, #32]
	expect_angle = -500.9 + 2*360;
 8002f1e:	4b18      	ldr	r3, [pc, #96]	; (8002f80 <_Z16TestEncoderAnglev+0x104>)
 8002f20:	61fb      	str	r3, [r7, #28]
	if (angle != expect_angle) {
 8002f22:	ed97 7a08 	vldr	s14, [r7, #32]
 8002f26:	edd7 7a07 	vldr	s15, [r7, #28]
 8002f2a:	eeb4 7a67 	vcmp.f32	s14, s15
 8002f2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f32:	d012      	beq.n	8002f5a <_Z16TestEncoderAnglev+0xde>
		TT_FAIL_PRINT("Expected angle to be %f but got %f.\r\n", expect_angle, angle);
 8002f34:	69f8      	ldr	r0, [r7, #28]
 8002f36:	f7fd fb2f 	bl	8000598 <__aeabi_f2d>
 8002f3a:	4604      	mov	r4, r0
 8002f3c:	460d      	mov	r5, r1
 8002f3e:	6a38      	ldr	r0, [r7, #32]
 8002f40:	f7fd fb2a 	bl	8000598 <__aeabi_f2d>
 8002f44:	4602      	mov	r2, r0
 8002f46:	460b      	mov	r3, r1
 8002f48:	e9cd 2300 	strd	r2, r3, [sp]
 8002f4c:	4622      	mov	r2, r4
 8002f4e:	462b      	mov	r3, r5
 8002f50:	4808      	ldr	r0, [pc, #32]	; (8002f74 <_Z16TestEncoderAnglev+0xf8>)
 8002f52:	f00b ff37 	bl	800edc4 <iprintf>
		return false;
 8002f56:	2300      	movs	r3, #0
 8002f58:	e000      	b.n	8002f5c <_Z16TestEncoderAnglev+0xe0>
	}

	return true;
 8002f5a:	2301      	movs	r3, #1
}
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	3730      	adds	r7, #48	; 0x30
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bdb0      	pop	{r4, r5, r7, pc}
 8002f64:	080111dc 	.word	0x080111dc
 8002f68:	08011200 	.word	0x08011200
 8002f6c:	43e14000 	.word	0x43e14000
 8002f70:	42b50000 	.word	0x42b50000
 8002f74:	08011160 	.word	0x08011160
 8002f78:	08011228 	.word	0x08011228
 8002f7c:	c3fa7333 	.word	0xc3fa7333
 8002f80:	435b199a 	.word	0x435b199a

08002f84 <_Z17TestAS5048AParityv>:

bool TestAS5048AParity() {
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b08c      	sub	sp, #48	; 0x30
 8002f88:	af02      	add	r7, sp, #8
	TEST_PRINT("Test AS5048A SPI parity helper.\r\n");
 8002f8a:	483c      	ldr	r0, [pc, #240]	; (800307c <_Z17TestAS5048AParityv+0xf8>)
 8002f8c:	f00b ffa0 	bl	800eed0 <puts>
	SPI_HandleTypeDef * dummy_spi = NULL;
 8002f90:	2300      	movs	r3, #0
 8002f92:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_TypeDef * dummy_cs_port = NULL;
 8002f94:	2300      	movs	r3, #0
 8002f96:	623b      	str	r3, [r7, #32]
	uint16_t dummy_cs_pin = 0;
 8002f98:	2300      	movs	r3, #0
 8002f9a:	83fb      	strh	r3, [r7, #30]
	AS5048A enc(dummy_spi, dummy_cs_port, dummy_cs_pin);
 8002f9c:	8bfb      	ldrh	r3, [r7, #30]
 8002f9e:	4638      	mov	r0, r7
 8002fa0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002fa4:	9200      	str	r2, [sp, #0]
 8002fa6:	6a3a      	ldr	r2, [r7, #32]
 8002fa8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002faa:	f7fd ffb9 	bl	8000f20 <_ZN7AS5048AC1EP19__SPI_HandleTypeDefP12GPIO_TypeDeftm>

	T_TEST_PRINT("Test parity on 0x0.\r\n");
 8002fae:	4834      	ldr	r0, [pc, #208]	; (8003080 <_Z17TestAS5048AParityv+0xfc>)
 8002fb0:	f00b ff8e 	bl	800eed0 <puts>
	uint8_t par = enc.CalcEvenParity_(0b0000000000000000);
 8002fb4:	463b      	mov	r3, r7
 8002fb6:	2100      	movs	r1, #0
 8002fb8:	4618      	mov	r0, r3
 8002fba:	f7fd fff1 	bl	8000fa0 <_ZN7AS5048A15CalcEvenParity_Et>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	777b      	strb	r3, [r7, #29]
	uint8_t expect_par = 0;
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	773b      	strb	r3, [r7, #28]
	if (par != expect_par) {
 8002fc6:	7f7a      	ldrb	r2, [r7, #29]
 8002fc8:	7f3b      	ldrb	r3, [r7, #28]
 8002fca:	429a      	cmp	r2, r3
 8002fcc:	d007      	beq.n	8002fde <_Z17TestAS5048AParityv+0x5a>
		TT_FAIL_PRINT("Expected parity bit to be %d but got %d.\r\n", expect_par, par);
 8002fce:	7f3b      	ldrb	r3, [r7, #28]
 8002fd0:	7f7a      	ldrb	r2, [r7, #29]
 8002fd2:	4619      	mov	r1, r3
 8002fd4:	482b      	ldr	r0, [pc, #172]	; (8003084 <_Z17TestAS5048AParityv+0x100>)
 8002fd6:	f00b fef5 	bl	800edc4 <iprintf>
		return false;
 8002fda:	2300      	movs	r3, #0
 8002fdc:	e04a      	b.n	8003074 <_Z17TestAS5048AParityv+0xf0>
	}

	T_TEST_PRINT("Test parity on 0x1.\r\n");
 8002fde:	482a      	ldr	r0, [pc, #168]	; (8003088 <_Z17TestAS5048AParityv+0x104>)
 8002fe0:	f00b ff76 	bl	800eed0 <puts>
	par = enc.CalcEvenParity_(0b0000000000000001);
 8002fe4:	463b      	mov	r3, r7
 8002fe6:	2101      	movs	r1, #1
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f7fd ffd9 	bl	8000fa0 <_ZN7AS5048A15CalcEvenParity_Et>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	777b      	strb	r3, [r7, #29]
	expect_par = 1;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	773b      	strb	r3, [r7, #28]
	if (par != expect_par) {
 8002ff6:	7f7a      	ldrb	r2, [r7, #29]
 8002ff8:	7f3b      	ldrb	r3, [r7, #28]
 8002ffa:	429a      	cmp	r2, r3
 8002ffc:	d007      	beq.n	800300e <_Z17TestAS5048AParityv+0x8a>
		TT_FAIL_PRINT("Expected parity bit to be %d but got %d.\r\n", expect_par, par);
 8002ffe:	7f3b      	ldrb	r3, [r7, #28]
 8003000:	7f7a      	ldrb	r2, [r7, #29]
 8003002:	4619      	mov	r1, r3
 8003004:	481f      	ldr	r0, [pc, #124]	; (8003084 <_Z17TestAS5048AParityv+0x100>)
 8003006:	f00b fedd 	bl	800edc4 <iprintf>
		return false;
 800300a:	2300      	movs	r3, #0
 800300c:	e032      	b.n	8003074 <_Z17TestAS5048AParityv+0xf0>
	}

	T_TEST_PRINT("Test parity on 15th bit is 1.\r\n");
 800300e:	481f      	ldr	r0, [pc, #124]	; (800308c <_Z17TestAS5048AParityv+0x108>)
 8003010:	f00b ff5e 	bl	800eed0 <puts>
	par = enc.CalcEvenParity_(0b0100000000000000);
 8003014:	463b      	mov	r3, r7
 8003016:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800301a:	4618      	mov	r0, r3
 800301c:	f7fd ffc0 	bl	8000fa0 <_ZN7AS5048A15CalcEvenParity_Et>
 8003020:	4603      	mov	r3, r0
 8003022:	777b      	strb	r3, [r7, #29]
	expect_par = 1;
 8003024:	2301      	movs	r3, #1
 8003026:	773b      	strb	r3, [r7, #28]
	if (par != expect_par) {
 8003028:	7f7a      	ldrb	r2, [r7, #29]
 800302a:	7f3b      	ldrb	r3, [r7, #28]
 800302c:	429a      	cmp	r2, r3
 800302e:	d007      	beq.n	8003040 <_Z17TestAS5048AParityv+0xbc>
		TT_FAIL_PRINT("Expected parity bit to be %d but got %d.\r\n", expect_par, par);
 8003030:	7f3b      	ldrb	r3, [r7, #28]
 8003032:	7f7a      	ldrb	r2, [r7, #29]
 8003034:	4619      	mov	r1, r3
 8003036:	4813      	ldr	r0, [pc, #76]	; (8003084 <_Z17TestAS5048AParityv+0x100>)
 8003038:	f00b fec4 	bl	800edc4 <iprintf>
		return false;
 800303c:	2300      	movs	r3, #0
 800303e:	e019      	b.n	8003074 <_Z17TestAS5048AParityv+0xf0>
	}

	T_TEST_PRINT("Test parity on ignore 16th bit.\r\n");
 8003040:	4813      	ldr	r0, [pc, #76]	; (8003090 <_Z17TestAS5048AParityv+0x10c>)
 8003042:	f00b ff45 	bl	800eed0 <puts>
	par = enc.CalcEvenParity_(0b1000000000000000);
 8003046:	463b      	mov	r3, r7
 8003048:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800304c:	4618      	mov	r0, r3
 800304e:	f7fd ffa7 	bl	8000fa0 <_ZN7AS5048A15CalcEvenParity_Et>
 8003052:	4603      	mov	r3, r0
 8003054:	777b      	strb	r3, [r7, #29]
	expect_par = 0;
 8003056:	2300      	movs	r3, #0
 8003058:	773b      	strb	r3, [r7, #28]
	if (par != expect_par) {
 800305a:	7f7a      	ldrb	r2, [r7, #29]
 800305c:	7f3b      	ldrb	r3, [r7, #28]
 800305e:	429a      	cmp	r2, r3
 8003060:	d007      	beq.n	8003072 <_Z17TestAS5048AParityv+0xee>
		TT_FAIL_PRINT("Expected parity bit to be %d but got %d.\r\n", expect_par, par);
 8003062:	7f3b      	ldrb	r3, [r7, #28]
 8003064:	7f7a      	ldrb	r2, [r7, #29]
 8003066:	4619      	mov	r1, r3
 8003068:	4806      	ldr	r0, [pc, #24]	; (8003084 <_Z17TestAS5048AParityv+0x100>)
 800306a:	f00b feab 	bl	800edc4 <iprintf>
		return false;
 800306e:	2300      	movs	r3, #0
 8003070:	e000      	b.n	8003074 <_Z17TestAS5048AParityv+0xf0>
	}

	return true;
 8003072:	2301      	movs	r3, #1
}
 8003074:	4618      	mov	r0, r3
 8003076:	3728      	adds	r7, #40	; 0x28
 8003078:	46bd      	mov	sp, r7
 800307a:	bd80      	pop	{r7, pc}
 800307c:	08011250 	.word	0x08011250
 8003080:	08011280 	.word	0x08011280
 8003084:	080112a8 	.word	0x080112a8
 8003088:	080112f0 	.word	0x080112f0
 800308c:	08011318 	.word	0x08011318
 8003090:	08011348 	.word	0x08011348

08003094 <_Z18TestAS5048APacketsv>:

bool TestAS5048APackets() {
 8003094:	b580      	push	{r7, lr}
 8003096:	b08e      	sub	sp, #56	; 0x38
 8003098:	af02      	add	r7, sp, #8
	TEST_PRINT("Test AS5048A SPI Packet Assemblers.\r\n");
 800309a:	486d      	ldr	r0, [pc, #436]	; (8003250 <_Z18TestAS5048APacketsv+0x1bc>)
 800309c:	f00b ff18 	bl	800eed0 <puts>
	SPI_HandleTypeDef * dummy_spi = NULL;
 80030a0:	2300      	movs	r3, #0
 80030a2:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_TypeDef * dummy_cs_port = NULL;
 80030a4:	2300      	movs	r3, #0
 80030a6:	62bb      	str	r3, [r7, #40]	; 0x28
	uint16_t dummy_cs_pin = 0;
 80030a8:	2300      	movs	r3, #0
 80030aa:	84fb      	strh	r3, [r7, #38]	; 0x26
	AS5048A enc(dummy_spi, dummy_cs_port, dummy_cs_pin);
 80030ac:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80030ae:	4638      	mov	r0, r7
 80030b0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80030b4:	9200      	str	r2, [sp, #0]
 80030b6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80030b8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80030ba:	f7fd ff31 	bl	8000f20 <_ZN7AS5048AC1EP19__SPI_HandleTypeDefP12GPIO_TypeDeftm>

	T_TEST_PRINT("Test CreateCommandPacket (write).\r\n");
 80030be:	4865      	ldr	r0, [pc, #404]	; (8003254 <_Z18TestAS5048APacketsv+0x1c0>)
 80030c0:	f00b ff06 	bl	800eed0 <puts>
	uint16_t pack = enc.CreateCommandPacket_(0xBEEF, 1);
 80030c4:	463b      	mov	r3, r7
 80030c6:	2201      	movs	r2, #1
 80030c8:	f64b 61ef 	movw	r1, #48879	; 0xbeef
 80030cc:	4618      	mov	r0, r3
 80030ce:	f7fd ff9a 	bl	8001006 <_ZN7AS5048A20CreateCommandPacket_Eth>
 80030d2:	4603      	mov	r3, r0
 80030d4:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t expect_pack = 0b1111111011101111;
 80030d6:	f64f 63ef 	movw	r3, #65263	; 0xfeef
 80030da:	847b      	strh	r3, [r7, #34]	; 0x22
	if (pack != expect_pack) {
 80030dc:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80030de:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80030e0:	429a      	cmp	r2, r3
 80030e2:	d007      	beq.n	80030f4 <_Z18TestAS5048APacketsv+0x60>
		TT_FAIL_PRINT("Expected CommandPacket to be 0x%x but got 0x%x\r\n.", expect_pack, pack);
 80030e4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80030e6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80030e8:	4619      	mov	r1, r3
 80030ea:	485b      	ldr	r0, [pc, #364]	; (8003258 <_Z18TestAS5048APacketsv+0x1c4>)
 80030ec:	f00b fe6a 	bl	800edc4 <iprintf>
		return false;
 80030f0:	2300      	movs	r3, #0
 80030f2:	e0a9      	b.n	8003248 <_Z18TestAS5048APacketsv+0x1b4>
	}

	T_TEST_PRINT("Test CreateCommandPacket (read).\r\n");
 80030f4:	4859      	ldr	r0, [pc, #356]	; (800325c <_Z18TestAS5048APacketsv+0x1c8>)
 80030f6:	f00b feeb 	bl	800eed0 <puts>
	pack = enc.CreateCommandPacket_(0xBEEF, 0);
 80030fa:	463b      	mov	r3, r7
 80030fc:	2200      	movs	r2, #0
 80030fe:	f64b 61ef 	movw	r1, #48879	; 0xbeef
 8003102:	4618      	mov	r0, r3
 8003104:	f7fd ff7f 	bl	8001006 <_ZN7AS5048A20CreateCommandPacket_Eth>
 8003108:	4603      	mov	r3, r0
 800310a:	84bb      	strh	r3, [r7, #36]	; 0x24
	expect_pack = 0b0011111011101111;
 800310c:	f643 63ef 	movw	r3, #16111	; 0x3eef
 8003110:	847b      	strh	r3, [r7, #34]	; 0x22
	if (pack != expect_pack) {
 8003112:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003114:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003116:	429a      	cmp	r2, r3
 8003118:	d007      	beq.n	800312a <_Z18TestAS5048APacketsv+0x96>
		TT_FAIL_PRINT("Expected CommandPacket to be 0x%x but got 0x%x\r\n.", expect_pack, pack);
 800311a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800311c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800311e:	4619      	mov	r1, r3
 8003120:	484d      	ldr	r0, [pc, #308]	; (8003258 <_Z18TestAS5048APacketsv+0x1c4>)
 8003122:	f00b fe4f 	bl	800edc4 <iprintf>
		return false;
 8003126:	2300      	movs	r3, #0
 8003128:	e08e      	b.n	8003248 <_Z18TestAS5048APacketsv+0x1b4>
	}

	T_TEST_PRINT("Test CreateWritePacket.\r\n");
 800312a:	484d      	ldr	r0, [pc, #308]	; (8003260 <_Z18TestAS5048APacketsv+0x1cc>)
 800312c:	f00b fed0 	bl	800eed0 <puts>
	pack = enc.CreateWritePacket_(0xDEAD);
 8003130:	463b      	mov	r3, r7
 8003132:	f64d 61ad 	movw	r1, #57005	; 0xdead
 8003136:	4618      	mov	r0, r3
 8003138:	f7fd ff8e 	bl	8001058 <_ZN7AS5048A18CreateWritePacket_Et>
 800313c:	4603      	mov	r3, r0
 800313e:	84bb      	strh	r3, [r7, #36]	; 0x24
	expect_pack = 0b1001111010101101;
 8003140:	f649 63ad 	movw	r3, #40621	; 0x9ead
 8003144:	847b      	strh	r3, [r7, #34]	; 0x22
	if (pack != expect_pack) {
 8003146:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003148:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800314a:	429a      	cmp	r2, r3
 800314c:	d007      	beq.n	800315e <_Z18TestAS5048APacketsv+0xca>
		TT_FAIL_PRINT("Expected WritePacket to be 0x%x but got 0x%x\r\n.", expect_pack, pack);
 800314e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003150:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003152:	4619      	mov	r1, r3
 8003154:	4843      	ldr	r0, [pc, #268]	; (8003264 <_Z18TestAS5048APacketsv+0x1d0>)
 8003156:	f00b fe35 	bl	800edc4 <iprintf>
		return false;
 800315a:	2300      	movs	r3, #0
 800315c:	e074      	b.n	8003248 <_Z18TestAS5048APacketsv+0x1b4>
	}

	T_TEST_PRINT("Test ParseReceivedPacket (nominal).\r\n");
 800315e:	4842      	ldr	r0, [pc, #264]	; (8003268 <_Z18TestAS5048APacketsv+0x1d4>)
 8003160:	f00b feb6 	bl	800eed0 <puts>
	uint16_t received_pack = 0b1001111010101101;
 8003164:	f649 63ad 	movw	r3, #40621	; 0x9ead
 8003168:	843b      	strh	r3, [r7, #32]
	uint16_t data = enc.ParseReceivedPacket_(received_pack);
 800316a:	8c3a      	ldrh	r2, [r7, #32]
 800316c:	463b      	mov	r3, r7
 800316e:	4611      	mov	r1, r2
 8003170:	4618      	mov	r0, r3
 8003172:	f7fd ff8d 	bl	8001090 <_ZN7AS5048A20ParseReceivedPacket_Et>
 8003176:	4603      	mov	r3, r0
 8003178:	83fb      	strh	r3, [r7, #30]
	uint16_t expect_data = 0xDEAD & (0xFFFF >> 2);
 800317a:	f641 63ad 	movw	r3, #7853	; 0x1ead
 800317e:	83bb      	strh	r3, [r7, #28]
	if (data != expect_data) {
 8003180:	8bfa      	ldrh	r2, [r7, #30]
 8003182:	8bbb      	ldrh	r3, [r7, #28]
 8003184:	429a      	cmp	r2, r3
 8003186:	d007      	beq.n	8003198 <_Z18TestAS5048APacketsv+0x104>
		TT_FAIL_PRINT("Expected data to be 0x%x but got 0x%x.\r\n", expect_data, data);
 8003188:	8bbb      	ldrh	r3, [r7, #28]
 800318a:	8bfa      	ldrh	r2, [r7, #30]
 800318c:	4619      	mov	r1, r3
 800318e:	4837      	ldr	r0, [pc, #220]	; (800326c <_Z18TestAS5048APacketsv+0x1d8>)
 8003190:	f00b fe18 	bl	800edc4 <iprintf>
		return false;
 8003194:	2300      	movs	r3, #0
 8003196:	e057      	b.n	8003248 <_Z18TestAS5048APacketsv+0x1b4>
	}

	T_TEST_PRINT("Test ParseReceivedPacket (parity error).\r\n");
 8003198:	4835      	ldr	r0, [pc, #212]	; (8003270 <_Z18TestAS5048APacketsv+0x1dc>)
 800319a:	f00b fe99 	bl	800eed0 <puts>
	received_pack = 0b0001111010101101;
 800319e:	f641 63ad 	movw	r3, #7853	; 0x1ead
 80031a2:	843b      	strh	r3, [r7, #32]
	data = enc.ParseReceivedPacket_(received_pack);
 80031a4:	8c3a      	ldrh	r2, [r7, #32]
 80031a6:	463b      	mov	r3, r7
 80031a8:	4611      	mov	r1, r2
 80031aa:	4618      	mov	r0, r3
 80031ac:	f7fd ff70 	bl	8001090 <_ZN7AS5048A20ParseReceivedPacket_Et>
 80031b0:	4603      	mov	r3, r0
 80031b2:	83fb      	strh	r3, [r7, #30]
	expect_data = 0xFFFF; // PARSE_ERR
 80031b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80031b8:	83bb      	strh	r3, [r7, #28]
	if (data != expect_data) {
 80031ba:	8bfa      	ldrh	r2, [r7, #30]
 80031bc:	8bbb      	ldrh	r3, [r7, #28]
 80031be:	429a      	cmp	r2, r3
 80031c0:	d007      	beq.n	80031d2 <_Z18TestAS5048APacketsv+0x13e>
		TT_FAIL_PRINT("Expected data to be 0x%x but got 0x%x.\r\n", expect_data, data);
 80031c2:	8bbb      	ldrh	r3, [r7, #28]
 80031c4:	8bfa      	ldrh	r2, [r7, #30]
 80031c6:	4619      	mov	r1, r3
 80031c8:	4828      	ldr	r0, [pc, #160]	; (800326c <_Z18TestAS5048APacketsv+0x1d8>)
 80031ca:	f00b fdfb 	bl	800edc4 <iprintf>
		return false;
 80031ce:	2300      	movs	r3, #0
 80031d0:	e03a      	b.n	8003248 <_Z18TestAS5048APacketsv+0x1b4>
	}

	T_TEST_PRINT("Test ParseReceivedPacket (host err).\r\n");
 80031d2:	4828      	ldr	r0, [pc, #160]	; (8003274 <_Z18TestAS5048APacketsv+0x1e0>)
 80031d4:	f00b fe7c 	bl	800eed0 <puts>
	received_pack = 0b0101111010101101;
 80031d8:	f645 63ad 	movw	r3, #24237	; 0x5ead
 80031dc:	843b      	strh	r3, [r7, #32]
	data = enc.ParseReceivedPacket_(received_pack);
 80031de:	8c3a      	ldrh	r2, [r7, #32]
 80031e0:	463b      	mov	r3, r7
 80031e2:	4611      	mov	r1, r2
 80031e4:	4618      	mov	r0, r3
 80031e6:	f7fd ff53 	bl	8001090 <_ZN7AS5048A20ParseReceivedPacket_Et>
 80031ea:	4603      	mov	r3, r0
 80031ec:	83fb      	strh	r3, [r7, #30]
	expect_data = 0xFFFF; // PARSE_ERR
 80031ee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80031f2:	83bb      	strh	r3, [r7, #28]
	if (data != expect_data) {
 80031f4:	8bfa      	ldrh	r2, [r7, #30]
 80031f6:	8bbb      	ldrh	r3, [r7, #28]
 80031f8:	429a      	cmp	r2, r3
 80031fa:	d007      	beq.n	800320c <_Z18TestAS5048APacketsv+0x178>
		TT_FAIL_PRINT("Expected data to be 0x%x but got 0x%x.\r\n", expect_data, data);
 80031fc:	8bbb      	ldrh	r3, [r7, #28]
 80031fe:	8bfa      	ldrh	r2, [r7, #30]
 8003200:	4619      	mov	r1, r3
 8003202:	481a      	ldr	r0, [pc, #104]	; (800326c <_Z18TestAS5048APacketsv+0x1d8>)
 8003204:	f00b fdde 	bl	800edc4 <iprintf>
		return false;
 8003208:	2300      	movs	r3, #0
 800320a:	e01d      	b.n	8003248 <_Z18TestAS5048APacketsv+0x1b4>
	}

	T_TEST_PRINT("Test ParseReceivedPacket (parity and host err).\r\n");
 800320c:	481a      	ldr	r0, [pc, #104]	; (8003278 <_Z18TestAS5048APacketsv+0x1e4>)
 800320e:	f00b fe5f 	bl	800eed0 <puts>
	received_pack = 0b1101111010101101;
 8003212:	f64d 63ad 	movw	r3, #57005	; 0xdead
 8003216:	843b      	strh	r3, [r7, #32]
	data = enc.ParseReceivedPacket_(received_pack);
 8003218:	8c3a      	ldrh	r2, [r7, #32]
 800321a:	463b      	mov	r3, r7
 800321c:	4611      	mov	r1, r2
 800321e:	4618      	mov	r0, r3
 8003220:	f7fd ff36 	bl	8001090 <_ZN7AS5048A20ParseReceivedPacket_Et>
 8003224:	4603      	mov	r3, r0
 8003226:	83fb      	strh	r3, [r7, #30]
	expect_data = 0xFFFF; // PARSE_ERR
 8003228:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800322c:	83bb      	strh	r3, [r7, #28]
	if (data != expect_data) {
 800322e:	8bfa      	ldrh	r2, [r7, #30]
 8003230:	8bbb      	ldrh	r3, [r7, #28]
 8003232:	429a      	cmp	r2, r3
 8003234:	d007      	beq.n	8003246 <_Z18TestAS5048APacketsv+0x1b2>
		TT_FAIL_PRINT("Expected data to be 0x%x but got 0x%x.\r\n", expect_data, data);
 8003236:	8bbb      	ldrh	r3, [r7, #28]
 8003238:	8bfa      	ldrh	r2, [r7, #30]
 800323a:	4619      	mov	r1, r3
 800323c:	480b      	ldr	r0, [pc, #44]	; (800326c <_Z18TestAS5048APacketsv+0x1d8>)
 800323e:	f00b fdc1 	bl	800edc4 <iprintf>
		return false;
 8003242:	2300      	movs	r3, #0
 8003244:	e000      	b.n	8003248 <_Z18TestAS5048APacketsv+0x1b4>
	}

	return true;
 8003246:	2301      	movs	r3, #1
}
 8003248:	4618      	mov	r0, r3
 800324a:	3730      	adds	r7, #48	; 0x30
 800324c:	46bd      	mov	sp, r7
 800324e:	bd80      	pop	{r7, pc}
 8003250:	0801137c 	.word	0x0801137c
 8003254:	080113b0 	.word	0x080113b0
 8003258:	080113e4 	.word	0x080113e4
 800325c:	08011434 	.word	0x08011434
 8003260:	08011468 	.word	0x08011468
 8003264:	08011494 	.word	0x08011494
 8003268:	080114e0 	.word	0x080114e0
 800326c:	08011518 	.word	0x08011518
 8003270:	0801155c 	.word	0x0801155c
 8003274:	08011598 	.word	0x08011598
 8003278:	080115d0 	.word	0x080115d0

0800327c <_Z14TestEncoderAllv>:

	return false;
}
#endif

void TestEncoderAll() {
 800327c:	b580      	push	{r7, lr}
 800327e:	b082      	sub	sp, #8
 8003280:	af00      	add	r7, sp, #0
	bool enc_passed = true;
 8003282:	2301      	movs	r3, #1
 8003284:	71fb      	strb	r3, [r7, #7]
	L_PRINT("Test Encoder Class");
 8003286:	492c      	ldr	r1, [pc, #176]	; (8003338 <_Z14TestEncoderAllv+0xbc>)
 8003288:	482c      	ldr	r0, [pc, #176]	; (800333c <_Z14TestEncoderAllv+0xc0>)
 800328a:	f00b fd9b 	bl	800edc4 <iprintf>
	enc_passed &= TestEncoderCreate();
 800328e:	f7ff fd3d 	bl	8002d0c <_Z17TestEncoderCreatev>
 8003292:	4603      	mov	r3, r0
 8003294:	461a      	mov	r2, r3
 8003296:	79fb      	ldrb	r3, [r7, #7]
 8003298:	4013      	ands	r3, r2
 800329a:	2b00      	cmp	r3, #0
 800329c:	bf14      	ite	ne
 800329e:	2301      	movne	r3, #1
 80032a0:	2300      	moveq	r3, #0
 80032a2:	71fb      	strb	r3, [r7, #7]
	enc_passed &= TestEncoderZero();
 80032a4:	f7ff fd66 	bl	8002d74 <_Z15TestEncoderZerov>
 80032a8:	4603      	mov	r3, r0
 80032aa:	461a      	mov	r2, r3
 80032ac:	79fb      	ldrb	r3, [r7, #7]
 80032ae:	4013      	ands	r3, r2
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	bf14      	ite	ne
 80032b4:	2301      	movne	r3, #1
 80032b6:	2300      	moveq	r3, #0
 80032b8:	71fb      	strb	r3, [r7, #7]
	enc_passed &= TestEncoderAngle();
 80032ba:	f7ff fddf 	bl	8002e7c <_Z16TestEncoderAnglev>
 80032be:	4603      	mov	r3, r0
 80032c0:	461a      	mov	r2, r3
 80032c2:	79fb      	ldrb	r3, [r7, #7]
 80032c4:	4013      	ands	r3, r2
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	bf14      	ite	ne
 80032ca:	2301      	movne	r3, #1
 80032cc:	2300      	moveq	r3, #0
 80032ce:	71fb      	strb	r3, [r7, #7]
	if (enc_passed) {
 80032d0:	79fb      	ldrb	r3, [r7, #7]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d003      	beq.n	80032de <_Z14TestEncoderAllv+0x62>
		PASS_PRINT("Encoder Class\r\n");
 80032d6:	481a      	ldr	r0, [pc, #104]	; (8003340 <_Z14TestEncoderAllv+0xc4>)
 80032d8:	f00b fdfa 	bl	800eed0 <puts>
 80032dc:	e002      	b.n	80032e4 <_Z14TestEncoderAllv+0x68>
	} else {
		FAIL_PRINT("Encoder Class\r\n");
 80032de:	4819      	ldr	r0, [pc, #100]	; (8003344 <_Z14TestEncoderAllv+0xc8>)
 80032e0:	f00b fdf6 	bl	800eed0 <puts>
	}

	L_PRINT("Test AS5048A Class");
 80032e4:	4918      	ldr	r1, [pc, #96]	; (8003348 <_Z14TestEncoderAllv+0xcc>)
 80032e6:	4815      	ldr	r0, [pc, #84]	; (800333c <_Z14TestEncoderAllv+0xc0>)
 80032e8:	f00b fd6c 	bl	800edc4 <iprintf>
	bool as5048a_passed = true;
 80032ec:	2301      	movs	r3, #1
 80032ee:	71bb      	strb	r3, [r7, #6]
	as5048a_passed &= TestAS5048AParity();
 80032f0:	f7ff fe48 	bl	8002f84 <_Z17TestAS5048AParityv>
 80032f4:	4603      	mov	r3, r0
 80032f6:	461a      	mov	r2, r3
 80032f8:	79bb      	ldrb	r3, [r7, #6]
 80032fa:	4013      	ands	r3, r2
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	bf14      	ite	ne
 8003300:	2301      	movne	r3, #1
 8003302:	2300      	moveq	r3, #0
 8003304:	71bb      	strb	r3, [r7, #6]
	as5048a_passed &= TestAS5048APackets();
 8003306:	f7ff fec5 	bl	8003094 <_Z18TestAS5048APacketsv>
 800330a:	4603      	mov	r3, r0
 800330c:	461a      	mov	r2, r3
 800330e:	79bb      	ldrb	r3, [r7, #6]
 8003310:	4013      	ands	r3, r2
 8003312:	2b00      	cmp	r3, #0
 8003314:	bf14      	ite	ne
 8003316:	2301      	movne	r3, #1
 8003318:	2300      	moveq	r3, #0
 800331a:	71bb      	strb	r3, [r7, #6]
	if (as5048a_passed) {
 800331c:	79bb      	ldrb	r3, [r7, #6]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d003      	beq.n	800332a <_Z14TestEncoderAllv+0xae>
		PASS_PRINT("AS5048A Class\r\n");
 8003322:	480a      	ldr	r0, [pc, #40]	; (800334c <_Z14TestEncoderAllv+0xd0>)
 8003324:	f00b fdd4 	bl	800eed0 <puts>
		TestEncoderSPI();
		// restart test if comms fail
	}
#endif

}
 8003328:	e002      	b.n	8003330 <_Z14TestEncoderAllv+0xb4>
		FAIL_PRINT("AS5048A Class\r\n");
 800332a:	4809      	ldr	r0, [pc, #36]	; (8003350 <_Z14TestEncoderAllv+0xd4>)
 800332c:	f00b fdd0 	bl	800eed0 <puts>
}
 8003330:	bf00      	nop
 8003332:	3708      	adds	r7, #8
 8003334:	46bd      	mov	sp, r7
 8003336:	bd80      	pop	{r7, pc}
 8003338:	08011614 	.word	0x08011614
 800333c:	08011628 	.word	0x08011628
 8003340:	0801163c 	.word	0x0801163c
 8003344:	08011664 	.word	0x08011664
 8003348:	0801168c 	.word	0x0801168c
 800334c:	080116a0 	.word	0x080116a0
 8003350:	080116c8 	.word	0x080116c8
 8003354:	00000000 	.word	0x00000000

08003358 <_Z10MatchThreeffffff>:
#include "test_foc_utils.hh"
#include "foc_utils.hh"

#define ERROR_MARGIN 0.1

bool MatchThree(float a, float b, float c, float expect_a, float expect_b, float expect_c) {
 8003358:	b5b0      	push	{r4, r5, r7, lr}
 800335a:	b088      	sub	sp, #32
 800335c:	af00      	add	r7, sp, #0
 800335e:	ed87 0a05 	vstr	s0, [r7, #20]
 8003362:	edc7 0a04 	vstr	s1, [r7, #16]
 8003366:	ed87 1a03 	vstr	s2, [r7, #12]
 800336a:	edc7 1a02 	vstr	s3, [r7, #8]
 800336e:	ed87 2a01 	vstr	s4, [r7, #4]
 8003372:	edc7 2a00 	vstr	s5, [r7]
	bool all_match = true;
 8003376:	2301      	movs	r3, #1
 8003378:	77fb      	strb	r3, [r7, #31]
	all_match &= WITHIN(a, expect_a, ERROR_MARGIN);
 800337a:	7ffc      	ldrb	r4, [r7, #31]
 800337c:	ed97 7a05 	vldr	s14, [r7, #20]
 8003380:	edd7 7a02 	vldr	s15, [r7, #8]
 8003384:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003388:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800338c:	dd17      	ble.n	80033be <_Z10MatchThreeffffff+0x66>
 800338e:	ed97 7a05 	vldr	s14, [r7, #20]
 8003392:	edd7 7a02 	vldr	s15, [r7, #8]
 8003396:	ee77 7a67 	vsub.f32	s15, s14, s15
 800339a:	ee17 0a90 	vmov	r0, s15
 800339e:	f7fd f8fb 	bl	8000598 <__aeabi_f2d>
 80033a2:	2301      	movs	r3, #1
 80033a4:	461d      	mov	r5, r3
 80033a6:	a356      	add	r3, pc, #344	; (adr r3, 8003500 <_Z10MatchThreeffffff+0x1a8>)
 80033a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033ac:	f7fd fbbe 	bl	8000b2c <__aeabi_dcmplt>
 80033b0:	4603      	mov	r3, r0
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d101      	bne.n	80033ba <_Z10MatchThreeffffff+0x62>
 80033b6:	2300      	movs	r3, #0
 80033b8:	461d      	mov	r5, r3
 80033ba:	b2eb      	uxtb	r3, r5
 80033bc:	e016      	b.n	80033ec <_Z10MatchThreeffffff+0x94>
 80033be:	ed97 7a02 	vldr	s14, [r7, #8]
 80033c2:	edd7 7a05 	vldr	s15, [r7, #20]
 80033c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80033ca:	ee17 0a90 	vmov	r0, s15
 80033ce:	f7fd f8e3 	bl	8000598 <__aeabi_f2d>
 80033d2:	2301      	movs	r3, #1
 80033d4:	461d      	mov	r5, r3
 80033d6:	a34a      	add	r3, pc, #296	; (adr r3, 8003500 <_Z10MatchThreeffffff+0x1a8>)
 80033d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033dc:	f7fd fba6 	bl	8000b2c <__aeabi_dcmplt>
 80033e0:	4603      	mov	r3, r0
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d101      	bne.n	80033ea <_Z10MatchThreeffffff+0x92>
 80033e6:	2300      	movs	r3, #0
 80033e8:	461d      	mov	r5, r3
 80033ea:	b2eb      	uxtb	r3, r5
 80033ec:	4023      	ands	r3, r4
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	bf14      	ite	ne
 80033f2:	2301      	movne	r3, #1
 80033f4:	2300      	moveq	r3, #0
 80033f6:	77fb      	strb	r3, [r7, #31]
	all_match &= WITHIN(b, expect_b, ERROR_MARGIN);
 80033f8:	7ffc      	ldrb	r4, [r7, #31]
 80033fa:	ed97 7a04 	vldr	s14, [r7, #16]
 80033fe:	edd7 7a01 	vldr	s15, [r7, #4]
 8003402:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003406:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800340a:	dd17      	ble.n	800343c <_Z10MatchThreeffffff+0xe4>
 800340c:	ed97 7a04 	vldr	s14, [r7, #16]
 8003410:	edd7 7a01 	vldr	s15, [r7, #4]
 8003414:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003418:	ee17 0a90 	vmov	r0, s15
 800341c:	f7fd f8bc 	bl	8000598 <__aeabi_f2d>
 8003420:	2301      	movs	r3, #1
 8003422:	461d      	mov	r5, r3
 8003424:	a336      	add	r3, pc, #216	; (adr r3, 8003500 <_Z10MatchThreeffffff+0x1a8>)
 8003426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800342a:	f7fd fb7f 	bl	8000b2c <__aeabi_dcmplt>
 800342e:	4603      	mov	r3, r0
 8003430:	2b00      	cmp	r3, #0
 8003432:	d101      	bne.n	8003438 <_Z10MatchThreeffffff+0xe0>
 8003434:	2300      	movs	r3, #0
 8003436:	461d      	mov	r5, r3
 8003438:	b2eb      	uxtb	r3, r5
 800343a:	e016      	b.n	800346a <_Z10MatchThreeffffff+0x112>
 800343c:	ed97 7a01 	vldr	s14, [r7, #4]
 8003440:	edd7 7a04 	vldr	s15, [r7, #16]
 8003444:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003448:	ee17 0a90 	vmov	r0, s15
 800344c:	f7fd f8a4 	bl	8000598 <__aeabi_f2d>
 8003450:	2301      	movs	r3, #1
 8003452:	461d      	mov	r5, r3
 8003454:	a32a      	add	r3, pc, #168	; (adr r3, 8003500 <_Z10MatchThreeffffff+0x1a8>)
 8003456:	e9d3 2300 	ldrd	r2, r3, [r3]
 800345a:	f7fd fb67 	bl	8000b2c <__aeabi_dcmplt>
 800345e:	4603      	mov	r3, r0
 8003460:	2b00      	cmp	r3, #0
 8003462:	d101      	bne.n	8003468 <_Z10MatchThreeffffff+0x110>
 8003464:	2300      	movs	r3, #0
 8003466:	461d      	mov	r5, r3
 8003468:	b2eb      	uxtb	r3, r5
 800346a:	4023      	ands	r3, r4
 800346c:	2b00      	cmp	r3, #0
 800346e:	bf14      	ite	ne
 8003470:	2301      	movne	r3, #1
 8003472:	2300      	moveq	r3, #0
 8003474:	77fb      	strb	r3, [r7, #31]
	all_match &= WITHIN(c, expect_c, ERROR_MARGIN);
 8003476:	7ffc      	ldrb	r4, [r7, #31]
 8003478:	ed97 7a03 	vldr	s14, [r7, #12]
 800347c:	edd7 7a00 	vldr	s15, [r7]
 8003480:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003484:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003488:	dd17      	ble.n	80034ba <_Z10MatchThreeffffff+0x162>
 800348a:	ed97 7a03 	vldr	s14, [r7, #12]
 800348e:	edd7 7a00 	vldr	s15, [r7]
 8003492:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003496:	ee17 0a90 	vmov	r0, s15
 800349a:	f7fd f87d 	bl	8000598 <__aeabi_f2d>
 800349e:	2301      	movs	r3, #1
 80034a0:	461d      	mov	r5, r3
 80034a2:	a317      	add	r3, pc, #92	; (adr r3, 8003500 <_Z10MatchThreeffffff+0x1a8>)
 80034a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034a8:	f7fd fb40 	bl	8000b2c <__aeabi_dcmplt>
 80034ac:	4603      	mov	r3, r0
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d101      	bne.n	80034b6 <_Z10MatchThreeffffff+0x15e>
 80034b2:	2300      	movs	r3, #0
 80034b4:	461d      	mov	r5, r3
 80034b6:	b2eb      	uxtb	r3, r5
 80034b8:	e016      	b.n	80034e8 <_Z10MatchThreeffffff+0x190>
 80034ba:	ed97 7a00 	vldr	s14, [r7]
 80034be:	edd7 7a03 	vldr	s15, [r7, #12]
 80034c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034c6:	ee17 0a90 	vmov	r0, s15
 80034ca:	f7fd f865 	bl	8000598 <__aeabi_f2d>
 80034ce:	2301      	movs	r3, #1
 80034d0:	461d      	mov	r5, r3
 80034d2:	a30b      	add	r3, pc, #44	; (adr r3, 8003500 <_Z10MatchThreeffffff+0x1a8>)
 80034d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034d8:	f7fd fb28 	bl	8000b2c <__aeabi_dcmplt>
 80034dc:	4603      	mov	r3, r0
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d101      	bne.n	80034e6 <_Z10MatchThreeffffff+0x18e>
 80034e2:	2300      	movs	r3, #0
 80034e4:	461d      	mov	r5, r3
 80034e6:	b2eb      	uxtb	r3, r5
 80034e8:	4023      	ands	r3, r4
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	bf14      	ite	ne
 80034ee:	2301      	movne	r3, #1
 80034f0:	2300      	moveq	r3, #0
 80034f2:	77fb      	strb	r3, [r7, #31]

	return all_match;
 80034f4:	7ffb      	ldrb	r3, [r7, #31]
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	3720      	adds	r7, #32
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bdb0      	pop	{r4, r5, r7, pc}
 80034fe:	bf00      	nop
 8003500:	9999999a 	.word	0x9999999a
 8003504:	3fb99999 	.word	0x3fb99999

08003508 <_Z16TestTransFwddDQZv>:

bool TestTransFwddDQZ() {
 8003508:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800350c:	b098      	sub	sp, #96	; 0x60
 800350e:	af0a      	add	r7, sp, #40	; 0x28
	TEST_PRINT("Forward DQZ\r\n");
 8003510:	4841      	ldr	r0, [pc, #260]	; (8003618 <_Z16TestTransFwddDQZv+0x110>)
 8003512:	f00b fcdd 	bl	800eed0 <puts>

	T_TEST_PRINT("Give 'em the good ol 123.\r\n");
 8003516:	4841      	ldr	r0, [pc, #260]	; (800361c <_Z16TestTransFwddDQZv+0x114>)
 8003518:	f00b fcda 	bl	800eed0 <puts>

	float theta = 123.0f;
 800351c:	4b40      	ldr	r3, [pc, #256]	; (8003620 <_Z16TestTransFwddDQZv+0x118>)
 800351e:	637b      	str	r3, [r7, #52]	; 0x34

	float i_d = 0.0f;
 8003520:	f04f 0300 	mov.w	r3, #0
 8003524:	61bb      	str	r3, [r7, #24]
	float i_q = 0.0f;
 8003526:	f04f 0300 	mov.w	r3, #0
 800352a:	617b      	str	r3, [r7, #20]
	float i_z = 0.0f;
 800352c:	f04f 0300 	mov.w	r3, #0
 8003530:	613b      	str	r3, [r7, #16]

	float i_u = 1.0f;
 8003532:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003536:	633b      	str	r3, [r7, #48]	; 0x30
	float i_v = 2.0f;
 8003538:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800353c:	62fb      	str	r3, [r7, #44]	; 0x2c
	float i_w = 3.0f;
 800353e:	4b39      	ldr	r3, [pc, #228]	; (8003624 <_Z16TestTransFwddDQZv+0x11c>)
 8003540:	62bb      	str	r3, [r7, #40]	; 0x28


	float expect_i_d =  0.074014f;
 8003542:	4b39      	ldr	r3, [pc, #228]	; (8003628 <_Z16TestTransFwddDQZv+0x120>)
 8003544:	627b      	str	r3, [r7, #36]	; 0x24
	float expect_i_q =  1.412275f;
 8003546:	4b39      	ldr	r3, [pc, #228]	; (800362c <_Z16TestTransFwddDQZv+0x124>)
 8003548:	623b      	str	r3, [r7, #32]
	float expect_i_z =  3.464102f;
 800354a:	4b39      	ldr	r3, [pc, #228]	; (8003630 <_Z16TestTransFwddDQZv+0x128>)
 800354c:	61fb      	str	r3, [r7, #28]

	TransFwdDQZ(theta, i_u, i_v, i_w, i_d, i_q, i_z);
 800354e:	f107 0210 	add.w	r2, r7, #16
 8003552:	f107 0114 	add.w	r1, r7, #20
 8003556:	f107 0318 	add.w	r3, r7, #24
 800355a:	4618      	mov	r0, r3
 800355c:	edd7 1a0a 	vldr	s3, [r7, #40]	; 0x28
 8003560:	ed97 1a0b 	vldr	s2, [r7, #44]	; 0x2c
 8003564:	edd7 0a0c 	vldr	s1, [r7, #48]	; 0x30
 8003568:	ed97 0a0d 	vldr	s0, [r7, #52]	; 0x34
 800356c:	f7fe fe28 	bl	80021c0 <_Z11TransFwdDQZffffRfS_S_>

	if (!MatchThree(i_d, i_q, i_z, expect_i_d, expect_i_q, expect_i_z)) {
 8003570:	edd7 7a06 	vldr	s15, [r7, #24]
 8003574:	ed97 7a05 	vldr	s14, [r7, #20]
 8003578:	edd7 6a04 	vldr	s13, [r7, #16]
 800357c:	edd7 2a07 	vldr	s5, [r7, #28]
 8003580:	ed97 2a08 	vldr	s4, [r7, #32]
 8003584:	edd7 1a09 	vldr	s3, [r7, #36]	; 0x24
 8003588:	eeb0 1a66 	vmov.f32	s2, s13
 800358c:	eef0 0a47 	vmov.f32	s1, s14
 8003590:	eeb0 0a67 	vmov.f32	s0, s15
 8003594:	f7ff fee0 	bl	8003358 <_Z10MatchThreeffffff>
 8003598:	4603      	mov	r3, r0
 800359a:	f083 0301 	eor.w	r3, r3, #1
 800359e:	b2db      	uxtb	r3, r3
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d033      	beq.n	800360c <_Z16TestTransFwddDQZv+0x104>
		TT_FAIL_PRINT("DQZ currents do not match.\r\n\t\tReceived: i_d = %f i_q = %f i_z = %f\r\n\t\tExpected: i_d = %f i_q = %f i_z = %f\r\n",
 80035a4:	69bb      	ldr	r3, [r7, #24]
 80035a6:	4618      	mov	r0, r3
 80035a8:	f7fc fff6 	bl	8000598 <__aeabi_f2d>
 80035ac:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	4618      	mov	r0, r3
 80035b4:	f7fc fff0 	bl	8000598 <__aeabi_f2d>
 80035b8:	4604      	mov	r4, r0
 80035ba:	460d      	mov	r5, r1
 80035bc:	693b      	ldr	r3, [r7, #16]
 80035be:	4618      	mov	r0, r3
 80035c0:	f7fc ffea 	bl	8000598 <__aeabi_f2d>
 80035c4:	4680      	mov	r8, r0
 80035c6:	4689      	mov	r9, r1
 80035c8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80035ca:	f7fc ffe5 	bl	8000598 <__aeabi_f2d>
 80035ce:	4682      	mov	sl, r0
 80035d0:	468b      	mov	fp, r1
 80035d2:	6a38      	ldr	r0, [r7, #32]
 80035d4:	f7fc ffe0 	bl	8000598 <__aeabi_f2d>
 80035d8:	e9c7 0100 	strd	r0, r1, [r7]
 80035dc:	69f8      	ldr	r0, [r7, #28]
 80035de:	f7fc ffdb 	bl	8000598 <__aeabi_f2d>
 80035e2:	4602      	mov	r2, r0
 80035e4:	460b      	mov	r3, r1
 80035e6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80035ea:	ed97 7b00 	vldr	d7, [r7]
 80035ee:	ed8d 7b06 	vstr	d7, [sp, #24]
 80035f2:	e9cd ab04 	strd	sl, fp, [sp, #16]
 80035f6:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80035fa:	e9cd 4500 	strd	r4, r5, [sp]
 80035fe:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003602:	480c      	ldr	r0, [pc, #48]	; (8003634 <_Z16TestTransFwddDQZv+0x12c>)
 8003604:	f00b fbde 	bl	800edc4 <iprintf>
				i_d, i_q, i_z, expect_i_d, expect_i_q, expect_i_z);
		return false;
 8003608:	2300      	movs	r3, #0
 800360a:	e000      	b.n	800360e <_Z16TestTransFwddDQZv+0x106>
	}

	return true;
 800360c:	2301      	movs	r3, #1
}
 800360e:	4618      	mov	r0, r3
 8003610:	3738      	adds	r7, #56	; 0x38
 8003612:	46bd      	mov	sp, r7
 8003614:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003618:	080116f0 	.word	0x080116f0
 800361c:	0801170c 	.word	0x0801170c
 8003620:	42f60000 	.word	0x42f60000
 8003624:	40400000 	.word	0x40400000
 8003628:	3d9794a7 	.word	0x3d9794a7
 800362c:	3fb4c56d 	.word	0x3fb4c56d
 8003630:	405db3d9 	.word	0x405db3d9
 8003634:	08011738 	.word	0x08011738

08003638 <_Z15TestTransRevDQZv>:

bool TestTransRevDQZ() {
 8003638:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800363c:	b098      	sub	sp, #96	; 0x60
 800363e:	af0a      	add	r7, sp, #40	; 0x28
	TEST_PRINT("Reverse DQZ\r\n");
 8003640:	4841      	ldr	r0, [pc, #260]	; (8003748 <_Z15TestTransRevDQZv+0x110>)
 8003642:	f00b fc45 	bl	800eed0 <puts>

	T_TEST_PRINT("Give 'em the good ol 123.\r\n");
 8003646:	4841      	ldr	r0, [pc, #260]	; (800374c <_Z15TestTransRevDQZv+0x114>)
 8003648:	f00b fc42 	bl	800eed0 <puts>

	float theta = 123.0f;
 800364c:	4b40      	ldr	r3, [pc, #256]	; (8003750 <_Z15TestTransRevDQZv+0x118>)
 800364e:	637b      	str	r3, [r7, #52]	; 0x34

	float i_u = 0.0f;
 8003650:	f04f 0300 	mov.w	r3, #0
 8003654:	61bb      	str	r3, [r7, #24]
	float i_v = 0.0f;
 8003656:	f04f 0300 	mov.w	r3, #0
 800365a:	617b      	str	r3, [r7, #20]
	float i_w = 0.0f;
 800365c:	f04f 0300 	mov.w	r3, #0
 8003660:	613b      	str	r3, [r7, #16]

	float i_d = 1.0f;
 8003662:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003666:	633b      	str	r3, [r7, #48]	; 0x30
	float i_q = 2.0f;
 8003668:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800366c:	62fb      	str	r3, [r7, #44]	; 0x2c
	float i_z = 3.0f;
 800366e:	4b39      	ldr	r3, [pc, #228]	; (8003754 <_Z15TestTransRevDQZv+0x11c>)
 8003670:	62bb      	str	r3, [r7, #40]	; 0x28

	float expect_i_u =  -0.082188;
 8003672:	4b39      	ldr	r3, [pc, #228]	; (8003758 <_Z15TestTransRevDQZv+0x120>)
 8003674:	627b      	str	r3, [r7, #36]	; 0x24
	float expect_i_v =  2.461964;
 8003676:	4b39      	ldr	r3, [pc, #228]	; (800375c <_Z15TestTransRevDQZv+0x124>)
 8003678:	623b      	str	r3, [r7, #32]
	float expect_i_w =  2.816377;
 800367a:	4b39      	ldr	r3, [pc, #228]	; (8003760 <_Z15TestTransRevDQZv+0x128>)
 800367c:	61fb      	str	r3, [r7, #28]

	TransRevDQZ(theta, i_d, i_q, i_z, i_u, i_v, i_w);
 800367e:	f107 0210 	add.w	r2, r7, #16
 8003682:	f107 0114 	add.w	r1, r7, #20
 8003686:	f107 0318 	add.w	r3, r7, #24
 800368a:	4618      	mov	r0, r3
 800368c:	edd7 1a0a 	vldr	s3, [r7, #40]	; 0x28
 8003690:	ed97 1a0b 	vldr	s2, [r7, #44]	; 0x2c
 8003694:	edd7 0a0c 	vldr	s1, [r7, #48]	; 0x30
 8003698:	ed97 0a0d 	vldr	s0, [r7, #52]	; 0x34
 800369c:	f7fe fe36 	bl	800230c <_Z11TransRevDQZffffRfS_S_>

	if (!MatchThree(i_u, i_v, i_w, expect_i_u, expect_i_v, expect_i_w)) {
 80036a0:	edd7 7a06 	vldr	s15, [r7, #24]
 80036a4:	ed97 7a05 	vldr	s14, [r7, #20]
 80036a8:	edd7 6a04 	vldr	s13, [r7, #16]
 80036ac:	edd7 2a07 	vldr	s5, [r7, #28]
 80036b0:	ed97 2a08 	vldr	s4, [r7, #32]
 80036b4:	edd7 1a09 	vldr	s3, [r7, #36]	; 0x24
 80036b8:	eeb0 1a66 	vmov.f32	s2, s13
 80036bc:	eef0 0a47 	vmov.f32	s1, s14
 80036c0:	eeb0 0a67 	vmov.f32	s0, s15
 80036c4:	f7ff fe48 	bl	8003358 <_Z10MatchThreeffffff>
 80036c8:	4603      	mov	r3, r0
 80036ca:	f083 0301 	eor.w	r3, r3, #1
 80036ce:	b2db      	uxtb	r3, r3
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d033      	beq.n	800373c <_Z15TestTransRevDQZv+0x104>
		TT_FAIL_PRINT("XYZ currents do not match.\r\n\t\tReceived: i_u = %f i_v = %f i_w = %f\r\n\t\tExpected: i_u = %f i_v = %f i_w = %f\r\n",
 80036d4:	69bb      	ldr	r3, [r7, #24]
 80036d6:	4618      	mov	r0, r3
 80036d8:	f7fc ff5e 	bl	8000598 <__aeabi_f2d>
 80036dc:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80036e0:	697b      	ldr	r3, [r7, #20]
 80036e2:	4618      	mov	r0, r3
 80036e4:	f7fc ff58 	bl	8000598 <__aeabi_f2d>
 80036e8:	4604      	mov	r4, r0
 80036ea:	460d      	mov	r5, r1
 80036ec:	693b      	ldr	r3, [r7, #16]
 80036ee:	4618      	mov	r0, r3
 80036f0:	f7fc ff52 	bl	8000598 <__aeabi_f2d>
 80036f4:	4680      	mov	r8, r0
 80036f6:	4689      	mov	r9, r1
 80036f8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80036fa:	f7fc ff4d 	bl	8000598 <__aeabi_f2d>
 80036fe:	4682      	mov	sl, r0
 8003700:	468b      	mov	fp, r1
 8003702:	6a38      	ldr	r0, [r7, #32]
 8003704:	f7fc ff48 	bl	8000598 <__aeabi_f2d>
 8003708:	e9c7 0100 	strd	r0, r1, [r7]
 800370c:	69f8      	ldr	r0, [r7, #28]
 800370e:	f7fc ff43 	bl	8000598 <__aeabi_f2d>
 8003712:	4602      	mov	r2, r0
 8003714:	460b      	mov	r3, r1
 8003716:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800371a:	ed97 7b00 	vldr	d7, [r7]
 800371e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003722:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8003726:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800372a:	e9cd 4500 	strd	r4, r5, [sp]
 800372e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003732:	480c      	ldr	r0, [pc, #48]	; (8003764 <_Z15TestTransRevDQZv+0x12c>)
 8003734:	f00b fb46 	bl	800edc4 <iprintf>
				i_u, i_v, i_w, expect_i_u, expect_i_v, expect_i_w);
		return false;
 8003738:	2300      	movs	r3, #0
 800373a:	e000      	b.n	800373e <_Z15TestTransRevDQZv+0x106>
	}

	return true;
 800373c:	2301      	movs	r3, #1
}
 800373e:	4618      	mov	r0, r3
 8003740:	3738      	adds	r7, #56	; 0x38
 8003742:	46bd      	mov	sp, r7
 8003744:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003748:	080117c0 	.word	0x080117c0
 800374c:	0801170c 	.word	0x0801170c
 8003750:	42f60000 	.word	0x42f60000
 8003754:	40400000 	.word	0x40400000
 8003758:	bda8522f 	.word	0xbda8522f
 800375c:	401d90d1 	.word	0x401d90d1
 8003760:	40343f85 	.word	0x40343f85
 8003764:	080117dc 	.word	0x080117dc

08003768 <_Z18TestTransFwdRevDQZv>:

bool TestTransFwdRevDQZ() {
 8003768:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800376c:	b098      	sub	sp, #96	; 0x60
 800376e:	af0a      	add	r7, sp, #40	; 0x28
	TEST_PRINT("Forward then Reverse DQZ\r\n");
 8003770:	484f      	ldr	r0, [pc, #316]	; (80038b0 <_Z18TestTransFwdRevDQZv+0x148>)
 8003772:	f00b fbad 	bl	800eed0 <puts>

	T_TEST_PRINT("Random values.\r\n");
 8003776:	484f      	ldr	r0, [pc, #316]	; (80038b4 <_Z18TestTransFwdRevDQZv+0x14c>)
 8003778:	f00b fbaa 	bl	800eed0 <puts>

	float theta = 123.0f;
 800377c:	4b4e      	ldr	r3, [pc, #312]	; (80038b8 <_Z18TestTransFwdRevDQZv+0x150>)
 800377e:	637b      	str	r3, [r7, #52]	; 0x34

	float i_d = 0.0f;
 8003780:	f04f 0300 	mov.w	r3, #0
 8003784:	627b      	str	r3, [r7, #36]	; 0x24
	float i_q = 0.0f;
 8003786:	f04f 0300 	mov.w	r3, #0
 800378a:	623b      	str	r3, [r7, #32]
	float i_z = 0.0f;
 800378c:	f04f 0300 	mov.w	r3, #0
 8003790:	61fb      	str	r3, [r7, #28]

	float i_u = 5.878f;
 8003792:	4b4a      	ldr	r3, [pc, #296]	; (80038bc <_Z18TestTransFwdRevDQZv+0x154>)
 8003794:	61bb      	str	r3, [r7, #24]
	float i_v = -1234.5f;
 8003796:	4b4a      	ldr	r3, [pc, #296]	; (80038c0 <_Z18TestTransFwdRevDQZv+0x158>)
 8003798:	617b      	str	r3, [r7, #20]
	float i_w = 68.547f;
 800379a:	4b4a      	ldr	r3, [pc, #296]	; (80038c4 <_Z18TestTransFwdRevDQZv+0x15c>)
 800379c:	613b      	str	r3, [r7, #16]

	float expect_i_u =  i_u;
 800379e:	69bb      	ldr	r3, [r7, #24]
 80037a0:	633b      	str	r3, [r7, #48]	; 0x30
	float expect_i_v =  i_v;
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	62fb      	str	r3, [r7, #44]	; 0x2c
	float expect_i_w =  i_w;
 80037a6:	693b      	ldr	r3, [r7, #16]
 80037a8:	62bb      	str	r3, [r7, #40]	; 0x28

	TransFwdDQZ(theta, i_u, i_v, i_w, i_d, i_q, i_z);
 80037aa:	edd7 7a06 	vldr	s15, [r7, #24]
 80037ae:	ed97 7a05 	vldr	s14, [r7, #20]
 80037b2:	edd7 6a04 	vldr	s13, [r7, #16]
 80037b6:	f107 021c 	add.w	r2, r7, #28
 80037ba:	f107 0120 	add.w	r1, r7, #32
 80037be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80037c2:	4618      	mov	r0, r3
 80037c4:	eef0 1a66 	vmov.f32	s3, s13
 80037c8:	eeb0 1a47 	vmov.f32	s2, s14
 80037cc:	eef0 0a67 	vmov.f32	s1, s15
 80037d0:	ed97 0a0d 	vldr	s0, [r7, #52]	; 0x34
 80037d4:	f7fe fcf4 	bl	80021c0 <_Z11TransFwdDQZffffRfS_S_>
	TransRevDQZ(theta, i_d, i_q, i_z, i_u, i_v, i_w);
 80037d8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80037dc:	ed97 7a08 	vldr	s14, [r7, #32]
 80037e0:	edd7 6a07 	vldr	s13, [r7, #28]
 80037e4:	f107 0210 	add.w	r2, r7, #16
 80037e8:	f107 0114 	add.w	r1, r7, #20
 80037ec:	f107 0318 	add.w	r3, r7, #24
 80037f0:	4618      	mov	r0, r3
 80037f2:	eef0 1a66 	vmov.f32	s3, s13
 80037f6:	eeb0 1a47 	vmov.f32	s2, s14
 80037fa:	eef0 0a67 	vmov.f32	s1, s15
 80037fe:	ed97 0a0d 	vldr	s0, [r7, #52]	; 0x34
 8003802:	f7fe fd83 	bl	800230c <_Z11TransRevDQZffffRfS_S_>

	if (!MatchThree(i_u, i_v, i_w, expect_i_u, expect_i_v, expect_i_w)) {
 8003806:	edd7 7a06 	vldr	s15, [r7, #24]
 800380a:	ed97 7a05 	vldr	s14, [r7, #20]
 800380e:	edd7 6a04 	vldr	s13, [r7, #16]
 8003812:	edd7 2a0a 	vldr	s5, [r7, #40]	; 0x28
 8003816:	ed97 2a0b 	vldr	s4, [r7, #44]	; 0x2c
 800381a:	edd7 1a0c 	vldr	s3, [r7, #48]	; 0x30
 800381e:	eeb0 1a66 	vmov.f32	s2, s13
 8003822:	eef0 0a47 	vmov.f32	s1, s14
 8003826:	eeb0 0a67 	vmov.f32	s0, s15
 800382a:	f7ff fd95 	bl	8003358 <_Z10MatchThreeffffff>
 800382e:	4603      	mov	r3, r0
 8003830:	f083 0301 	eor.w	r3, r3, #1
 8003834:	b2db      	uxtb	r3, r3
 8003836:	2b00      	cmp	r3, #0
 8003838:	d033      	beq.n	80038a2 <_Z18TestTransFwdRevDQZv+0x13a>
		TT_FAIL_PRINT("XYZ currents do not match.\r\n\t\tReceived: i_u = %f i_v = %f i_w = %f\r\n\t\tExpected: i_u = %f i_v = %f i_w = %f\r\n",
 800383a:	69bb      	ldr	r3, [r7, #24]
 800383c:	4618      	mov	r0, r3
 800383e:	f7fc feab 	bl	8000598 <__aeabi_f2d>
 8003842:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8003846:	697b      	ldr	r3, [r7, #20]
 8003848:	4618      	mov	r0, r3
 800384a:	f7fc fea5 	bl	8000598 <__aeabi_f2d>
 800384e:	4604      	mov	r4, r0
 8003850:	460d      	mov	r5, r1
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	4618      	mov	r0, r3
 8003856:	f7fc fe9f 	bl	8000598 <__aeabi_f2d>
 800385a:	4680      	mov	r8, r0
 800385c:	4689      	mov	r9, r1
 800385e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003860:	f7fc fe9a 	bl	8000598 <__aeabi_f2d>
 8003864:	4682      	mov	sl, r0
 8003866:	468b      	mov	fp, r1
 8003868:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800386a:	f7fc fe95 	bl	8000598 <__aeabi_f2d>
 800386e:	e9c7 0100 	strd	r0, r1, [r7]
 8003872:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003874:	f7fc fe90 	bl	8000598 <__aeabi_f2d>
 8003878:	4602      	mov	r2, r0
 800387a:	460b      	mov	r3, r1
 800387c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8003880:	ed97 7b00 	vldr	d7, [r7]
 8003884:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003888:	e9cd ab04 	strd	sl, fp, [sp, #16]
 800388c:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8003890:	e9cd 4500 	strd	r4, r5, [sp]
 8003894:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003898:	480b      	ldr	r0, [pc, #44]	; (80038c8 <_Z18TestTransFwdRevDQZv+0x160>)
 800389a:	f00b fa93 	bl	800edc4 <iprintf>
				i_u, i_v, i_w, expect_i_u, expect_i_v, expect_i_w);
		return false;
 800389e:	2300      	movs	r3, #0
 80038a0:	e000      	b.n	80038a4 <_Z18TestTransFwdRevDQZv+0x13c>
	}

	return true;
 80038a2:	2301      	movs	r3, #1
}
 80038a4:	4618      	mov	r0, r3
 80038a6:	3738      	adds	r7, #56	; 0x38
 80038a8:	46bd      	mov	sp, r7
 80038aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80038ae:	bf00      	nop
 80038b0:	08011864 	.word	0x08011864
 80038b4:	08011890 	.word	0x08011890
 80038b8:	42f60000 	.word	0x42f60000
 80038bc:	40bc1893 	.word	0x40bc1893
 80038c0:	c49a5000 	.word	0xc49a5000
 80038c4:	42891810 	.word	0x42891810
 80038c8:	080117dc 	.word	0x080117dc

080038cc <_Z15TestFOCUtilsAllv>:

void TestFOCUtilsAll() {
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b082      	sub	sp, #8
 80038d0:	af00      	add	r7, sp, #0
	L_PRINT("FOC Utils");
 80038d2:	491a      	ldr	r1, [pc, #104]	; (800393c <_Z15TestFOCUtilsAllv+0x70>)
 80038d4:	481a      	ldr	r0, [pc, #104]	; (8003940 <_Z15TestFOCUtilsAllv+0x74>)
 80038d6:	f00b fa75 	bl	800edc4 <iprintf>
	bool utils_ok = true;
 80038da:	2301      	movs	r3, #1
 80038dc:	71fb      	strb	r3, [r7, #7]

	utils_ok &= TestTransFwddDQZ();
 80038de:	f7ff fe13 	bl	8003508 <_Z16TestTransFwddDQZv>
 80038e2:	4603      	mov	r3, r0
 80038e4:	461a      	mov	r2, r3
 80038e6:	79fb      	ldrb	r3, [r7, #7]
 80038e8:	4013      	ands	r3, r2
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	bf14      	ite	ne
 80038ee:	2301      	movne	r3, #1
 80038f0:	2300      	moveq	r3, #0
 80038f2:	71fb      	strb	r3, [r7, #7]
	utils_ok &= TestTransRevDQZ();
 80038f4:	f7ff fea0 	bl	8003638 <_Z15TestTransRevDQZv>
 80038f8:	4603      	mov	r3, r0
 80038fa:	461a      	mov	r2, r3
 80038fc:	79fb      	ldrb	r3, [r7, #7]
 80038fe:	4013      	ands	r3, r2
 8003900:	2b00      	cmp	r3, #0
 8003902:	bf14      	ite	ne
 8003904:	2301      	movne	r3, #1
 8003906:	2300      	moveq	r3, #0
 8003908:	71fb      	strb	r3, [r7, #7]
	utils_ok &= TestTransFwdRevDQZ();
 800390a:	f7ff ff2d 	bl	8003768 <_Z18TestTransFwdRevDQZv>
 800390e:	4603      	mov	r3, r0
 8003910:	461a      	mov	r2, r3
 8003912:	79fb      	ldrb	r3, [r7, #7]
 8003914:	4013      	ands	r3, r2
 8003916:	2b00      	cmp	r3, #0
 8003918:	bf14      	ite	ne
 800391a:	2301      	movne	r3, #1
 800391c:	2300      	moveq	r3, #0
 800391e:	71fb      	strb	r3, [r7, #7]

	if (utils_ok) {
 8003920:	79fb      	ldrb	r3, [r7, #7]
 8003922:	2b00      	cmp	r3, #0
 8003924:	d003      	beq.n	800392e <_Z15TestFOCUtilsAllv+0x62>
		PASS_PRINT("FOC Utils\r\n");
 8003926:	4807      	ldr	r0, [pc, #28]	; (8003944 <_Z15TestFOCUtilsAllv+0x78>)
 8003928:	f00b fad2 	bl	800eed0 <puts>
	} else {
		FAIL_PRINT("FOC Utils\r\n");
	}
}
 800392c:	e002      	b.n	8003934 <_Z15TestFOCUtilsAllv+0x68>
		FAIL_PRINT("FOC Utils\r\n");
 800392e:	4806      	ldr	r0, [pc, #24]	; (8003948 <_Z15TestFOCUtilsAllv+0x7c>)
 8003930:	f00b face 	bl	800eed0 <puts>
}
 8003934:	bf00      	nop
 8003936:	3708      	adds	r7, #8
 8003938:	46bd      	mov	sp, r7
 800393a:	bd80      	pop	{r7, pc}
 800393c:	080118b4 	.word	0x080118b4
 8003940:	080118c0 	.word	0x080118c0
 8003944:	080118d4 	.word	0x080118d4
 8003948:	080118f8 	.word	0x080118f8

0800394c <_ZN10HalfBridgeC1Ev>:
#ifndef MOTOR_INC_HALF_BRIDGE_HH_
#define MOTOR_INC_HALF_BRIDGE_HH_

#include <stdint.h>

class HalfBridge {
 800394c:	b480      	push	{r7}
 800394e:	b083      	sub	sp, #12
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
 8003954:	4a0a      	ldr	r2, [pc, #40]	; (8003980 <_ZN10HalfBridgeC1Ev+0x34>)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	601a      	str	r2, [r3, #0]
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	f04f 0200 	mov.w	r2, #0
 8003960:	605a      	str	r2, [r3, #4]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	f04f 0200 	mov.w	r2, #0
 8003968:	609a      	str	r2, [r3, #8]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2200      	movs	r2, #0
 800396e:	731a      	strb	r2, [r3, #12]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	4618      	mov	r0, r3
 8003974:	370c      	adds	r7, #12
 8003976:	46bd      	mov	sp, r7
 8003978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397c:	4770      	bx	lr
 800397e:	bf00      	nop
 8003980:	080120d8 	.word	0x080120d8

08003984 <_ZN9STSPIN830C1EP17TIM_HandleTypeDefmRVKt>:
	 * @param[in] timer_channel_id 			Identifier of the channel on the HAL timer being used for the EN/IN pin PWM.
	 * @param[in] curr_sense_adc_voltage	Pointer to the ADC current sense value, to be updated continuously over DMA.
	 * 										Passed as a const reference; will not be changed by the STSPIN830. Is a count
	 * 										out of the full resolution of the ADC.
	 */
	STSPIN830(
 8003984:	b580      	push	{r7, lr}
 8003986:	b084      	sub	sp, #16
 8003988:	af00      	add	r7, sp, #0
 800398a:	60f8      	str	r0, [r7, #12]
 800398c:	60b9      	str	r1, [r7, #8]
 800398e:	607a      	str	r2, [r7, #4]
 8003990:	603b      	str	r3, [r7, #0]
		uint32_t timer_channel_id,
		const volatile uint16_t& curr_sense_adc_voltage)
		: timer_(timer)
		, timer_channel_id_(timer_channel_id)
		, curr_sense_adc_counts_(curr_sense_adc_voltage)
		, pid(0.0005f, 0.0f, 0.000f, 0.0, 0.0){};
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	4618      	mov	r0, r3
 8003996:	f7ff ffd9 	bl	800394c <_ZN10HalfBridgeC1Ev>
 800399a:	4a19      	ldr	r2, [pc, #100]	; (8003a00 <_ZN9STSPIN830C1EP17TIM_HandleTypeDefmRVKt+0x7c>)
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	601a      	str	r2, [r3, #0]
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	68ba      	ldr	r2, [r7, #8]
 80039a4:	611a      	str	r2, [r3, #16]
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	687a      	ldr	r2, [r7, #4]
 80039aa:	615a      	str	r2, [r3, #20]
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	683a      	ldr	r2, [r7, #0]
 80039b0:	619a      	str	r2, [r3, #24]
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	f04f 0200 	mov.w	r2, #0
 80039b8:	61da      	str	r2, [r3, #28]
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	2200      	movs	r2, #0
 80039be:	621a      	str	r2, [r3, #32]
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	f04f 0200 	mov.w	r2, #0
 80039c6:	625a      	str	r2, [r3, #36]	; 0x24
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80039ce:	851a      	strh	r2, [r3, #40]	; 0x28
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	2200      	movs	r2, #0
 80039d4:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	332c      	adds	r3, #44	; 0x2c
 80039dc:	ed9f 2a09 	vldr	s4, [pc, #36]	; 8003a04 <_ZN9STSPIN830C1EP17TIM_HandleTypeDefmRVKt+0x80>
 80039e0:	eddf 1a08 	vldr	s3, [pc, #32]	; 8003a04 <_ZN9STSPIN830C1EP17TIM_HandleTypeDefmRVKt+0x80>
 80039e4:	ed9f 1a07 	vldr	s2, [pc, #28]	; 8003a04 <_ZN9STSPIN830C1EP17TIM_HandleTypeDefmRVKt+0x80>
 80039e8:	eddf 0a06 	vldr	s1, [pc, #24]	; 8003a04 <_ZN9STSPIN830C1EP17TIM_HandleTypeDefmRVKt+0x80>
 80039ec:	ed9f 0a06 	vldr	s0, [pc, #24]	; 8003a08 <_ZN9STSPIN830C1EP17TIM_HandleTypeDefmRVKt+0x84>
 80039f0:	4618      	mov	r0, r3
 80039f2:	f7fe fa19 	bl	8001e28 <_ZN13PIDControllerC1Efffff>
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	4618      	mov	r0, r3
 80039fa:	3710      	adds	r7, #16
 80039fc:	46bd      	mov	sp, r7
 80039fe:	bd80      	pop	{r7, pc}
 8003a00:	08012080 	.word	0x08012080
 8003a04:	00000000 	.word	0x00000000
 8003a08:	3a03126f 	.word	0x3a03126f

08003a0c <_Z20TestHalfBridgeCreatev>:

/**
 * Test Setup Instructions
 */

bool TestHalfBridgeCreate() {
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b096      	sub	sp, #88	; 0x58
 8003a10:	af00      	add	r7, sp, #0
	TIM_HandleTypeDef * dummy_timer = NULL;
 8003a12:	2300      	movs	r3, #0
 8003a14:	657b      	str	r3, [r7, #84]	; 0x54
	uint32_t dummy_timer_id = 0;
 8003a16:	2300      	movs	r3, #0
 8003a18:	653b      	str	r3, [r7, #80]	; 0x50
	uint16_t adc_buf[1];
	STSPIN830 half_bridge(
			dummy_timer,
			dummy_timer_id,
			adc_buf[0]);
 8003a1a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003a1e:	4638      	mov	r0, r7
 8003a20:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003a22:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003a24:	f7ff ffae 	bl	8003984 <_ZN9STSPIN830C1EP17TIM_HandleTypeDefmRVKt>

	if (half_bridge.get_op_mode() != HalfBridge::OFF) {
 8003a28:	463b      	mov	r3, r7
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	f7fd fd2e 	bl	800148c <_ZN10HalfBridge11get_op_modeEv>
 8003a30:	4603      	mov	r3, r0
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	bf14      	ite	ne
 8003a36:	2301      	movne	r3, #1
 8003a38:	2300      	moveq	r3, #0
 8003a3a:	b2db      	uxtb	r3, r3
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d004      	beq.n	8003a4a <_Z20TestHalfBridgeCreatev+0x3e>
		FAIL_PRINT("HalfBridge not initialized in OFF op mode.\r\n");
 8003a40:	4804      	ldr	r0, [pc, #16]	; (8003a54 <_Z20TestHalfBridgeCreatev+0x48>)
 8003a42:	f00b fa45 	bl	800eed0 <puts>
		return false;
 8003a46:	2300      	movs	r3, #0
 8003a48:	e000      	b.n	8003a4c <_Z20TestHalfBridgeCreatev+0x40>
	}
	return true;
 8003a4a:	2301      	movs	r3, #1
}
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	3758      	adds	r7, #88	; 0x58
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bd80      	pop	{r7, pc}
 8003a54:	0801191c 	.word	0x0801191c

08003a58 <_Z17TestHalfBridgeAllv>:
	}
}
#endif


void TestHalfBridgeAll() {
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b082      	sub	sp, #8
 8003a5c:	af00      	add	r7, sp, #0
	L_PRINT("Test HalfBridge Class");
 8003a5e:	490f      	ldr	r1, [pc, #60]	; (8003a9c <_Z17TestHalfBridgeAllv+0x44>)
 8003a60:	480f      	ldr	r0, [pc, #60]	; (8003aa0 <_Z17TestHalfBridgeAllv+0x48>)
 8003a62:	f00b f9af 	bl	800edc4 <iprintf>
	bool hb_passed = true;
 8003a66:	2301      	movs	r3, #1
 8003a68:	71fb      	strb	r3, [r7, #7]
	hb_passed &= TestHalfBridgeCreate();
 8003a6a:	f7ff ffcf 	bl	8003a0c <_Z20TestHalfBridgeCreatev>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	461a      	mov	r2, r3
 8003a72:	79fb      	ldrb	r3, [r7, #7]
 8003a74:	4013      	ands	r3, r2
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	bf14      	ite	ne
 8003a7a:	2301      	movne	r3, #1
 8003a7c:	2300      	moveq	r3, #0
 8003a7e:	71fb      	strb	r3, [r7, #7]
#ifdef HARDWARE_TEST
	hb_passed &= TestHalfBridgeHardware();
#endif
	if (hb_passed) {
 8003a80:	79fb      	ldrb	r3, [r7, #7]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d003      	beq.n	8003a8e <_Z17TestHalfBridgeAllv+0x36>
		PASS_PRINT("HalfBridge Class\r\n");
 8003a86:	4807      	ldr	r0, [pc, #28]	; (8003aa4 <_Z17TestHalfBridgeAllv+0x4c>)
 8003a88:	f00b fa22 	bl	800eed0 <puts>
	} else {
		FAIL_PRINT("HalfBridge Class\r\n");
	}

}
 8003a8c:	e002      	b.n	8003a94 <_Z17TestHalfBridgeAllv+0x3c>
		FAIL_PRINT("HalfBridge Class\r\n");
 8003a8e:	4806      	ldr	r0, [pc, #24]	; (8003aa8 <_Z17TestHalfBridgeAllv+0x50>)
 8003a90:	f00b fa1e 	bl	800eed0 <puts>
}
 8003a94:	bf00      	nop
 8003a96:	3708      	adds	r7, #8
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	bd80      	pop	{r7, pc}
 8003a9c:	08011960 	.word	0x08011960
 8003aa0:	08011978 	.word	0x08011978
 8003aa4:	0801198c 	.word	0x0801198c
 8003aa8:	080119b8 	.word	0x080119b8

08003aac <_Z21TestMotorDriverCreatev>:

#include "test_framework.hh"
#include "test_motor_driver.hh"
#include "motor_driver.hh"

bool TestMotorDriverCreate() {
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b08e      	sub	sp, #56	; 0x38
 8003ab0:	af00      	add	r7, sp, #0
	float duty_cycle_max = 0.95;
 8003ab2:	4b0b      	ldr	r3, [pc, #44]	; (8003ae0 <_Z21TestMotorDriverCreatev+0x34>)
 8003ab4:	637b      	str	r3, [r7, #52]	; 0x34
	float duty_cycle_min = 0.05;
 8003ab6:	4b0b      	ldr	r3, [pc, #44]	; (8003ae4 <_Z21TestMotorDriverCreatev+0x38>)
 8003ab8:	633b      	str	r3, [r7, #48]	; 0x30
	uint16_t pulse_max_in = 0xFFFF;
 8003aba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003abe:	85fb      	strh	r3, [r7, #46]	; 0x2e

	MotorDriver md(duty_cycle_max, duty_cycle_min, pulse_max_in);
 8003ac0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8003ac2:	1d3b      	adds	r3, r7, #4
 8003ac4:	4611      	mov	r1, r2
 8003ac6:	edd7 0a0c 	vldr	s1, [r7, #48]	; 0x30
 8003aca:	ed97 0a0d 	vldr	s0, [r7, #52]	; 0x34
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f7fe fd30 	bl	8002534 <_ZN11MotorDriverC1Efft>
	return true;
 8003ad4:	2301      	movs	r3, #1
}
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	3738      	adds	r7, #56	; 0x38
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd80      	pop	{r7, pc}
 8003ade:	bf00      	nop
 8003ae0:	3f733333 	.word	0x3f733333
 8003ae4:	3d4ccccd 	.word	0x3d4ccccd

08003ae8 <_Z18TestMotorDriverAllv>:

void TestMotorDriverAll() {
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b082      	sub	sp, #8
 8003aec:	af00      	add	r7, sp, #0
	L_PRINT("MotorDriver Class");
 8003aee:	490f      	ldr	r1, [pc, #60]	; (8003b2c <_Z18TestMotorDriverAllv+0x44>)
 8003af0:	480f      	ldr	r0, [pc, #60]	; (8003b30 <_Z18TestMotorDriverAllv+0x48>)
 8003af2:	f00b f967 	bl	800edc4 <iprintf>
	bool md_ok = true;
 8003af6:	2301      	movs	r3, #1
 8003af8:	71fb      	strb	r3, [r7, #7]
	md_ok &= TestMotorDriverCreate();
 8003afa:	f7ff ffd7 	bl	8003aac <_Z21TestMotorDriverCreatev>
 8003afe:	4603      	mov	r3, r0
 8003b00:	461a      	mov	r2, r3
 8003b02:	79fb      	ldrb	r3, [r7, #7]
 8003b04:	4013      	ands	r3, r2
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	bf14      	ite	ne
 8003b0a:	2301      	movne	r3, #1
 8003b0c:	2300      	moveq	r3, #0
 8003b0e:	71fb      	strb	r3, [r7, #7]
	if (md_ok) {
 8003b10:	79fb      	ldrb	r3, [r7, #7]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d003      	beq.n	8003b1e <_Z18TestMotorDriverAllv+0x36>
		PASS_PRINT("MotorDriver Class\r\n");
 8003b16:	4807      	ldr	r0, [pc, #28]	; (8003b34 <_Z18TestMotorDriverAllv+0x4c>)
 8003b18:	f00b f9da 	bl	800eed0 <puts>
	} else {
		FAIL_PRINT("MotorDriver Class\r\n");
	}

}
 8003b1c:	e002      	b.n	8003b24 <_Z18TestMotorDriverAllv+0x3c>
		FAIL_PRINT("MotorDriver Class\r\n");
 8003b1e:	4806      	ldr	r0, [pc, #24]	; (8003b38 <_Z18TestMotorDriverAllv+0x50>)
 8003b20:	f00b f9d6 	bl	800eed0 <puts>
}
 8003b24:	bf00      	nop
 8003b26:	3708      	adds	r7, #8
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	bd80      	pop	{r7, pc}
 8003b2c:	080119e4 	.word	0x080119e4
 8003b30:	080119f8 	.word	0x080119f8
 8003b34:	08011a0c 	.word	0x08011a0c
 8003b38:	08011a38 	.word	0x08011a38

08003b3c <_Z23TestPIDControllerCreatev>:
#include "pid_controller.hh"
#include "foc_utils.hh"

const float kErrorMargin = 0.01;

bool TestPIDControllerCreate() {
 8003b3c:	b5b0      	push	{r4, r5, r7, lr}
 8003b3e:	b090      	sub	sp, #64	; 0x40
 8003b40:	af02      	add	r7, sp, #8
	TEST_PRINT("Create PID Controller.\r\n");
 8003b42:	485a      	ldr	r0, [pc, #360]	; (8003cac <_Z23TestPIDControllerCreatev+0x170>)
 8003b44:	f00b f9c4 	bl	800eed0 <puts>

	T_TEST_PRINT("Set gains with PID values.\r\n");
 8003b48:	4859      	ldr	r0, [pc, #356]	; (8003cb0 <_Z23TestPIDControllerCreatev+0x174>)
 8003b4a:	f00b f9c1 	bl	800eed0 <puts>
	float k_p = 1.2;
 8003b4e:	4b59      	ldr	r3, [pc, #356]	; (8003cb4 <_Z23TestPIDControllerCreatev+0x178>)
 8003b50:	637b      	str	r3, [r7, #52]	; 0x34
	float k_i = 3.4;
 8003b52:	4b59      	ldr	r3, [pc, #356]	; (8003cb8 <_Z23TestPIDControllerCreatev+0x17c>)
 8003b54:	633b      	str	r3, [r7, #48]	; 0x30
	float k_d = 5.6;
 8003b56:	4b59      	ldr	r3, [pc, #356]	; (8003cbc <_Z23TestPIDControllerCreatev+0x180>)
 8003b58:	62fb      	str	r3, [r7, #44]	; 0x2c
	float ramp = 5.1;
 8003b5a:	4b59      	ldr	r3, [pc, #356]	; (8003cc0 <_Z23TestPIDControllerCreatev+0x184>)
 8003b5c:	62bb      	str	r3, [r7, #40]	; 0x28
	float limit = 2.2;
 8003b5e:	4b59      	ldr	r3, [pc, #356]	; (8003cc4 <_Z23TestPIDControllerCreatev+0x188>)
 8003b60:	627b      	str	r3, [r7, #36]	; 0x24
	PIDController pid(k_p, k_i, k_d, ramp, limit);
 8003b62:	1d3b      	adds	r3, r7, #4
 8003b64:	ed97 2a09 	vldr	s4, [r7, #36]	; 0x24
 8003b68:	edd7 1a0a 	vldr	s3, [r7, #40]	; 0x28
 8003b6c:	ed97 1a0b 	vldr	s2, [r7, #44]	; 0x2c
 8003b70:	edd7 0a0c 	vldr	s1, [r7, #48]	; 0x30
 8003b74:	ed97 0a0d 	vldr	s0, [r7, #52]	; 0x34
 8003b78:	4618      	mov	r0, r3
 8003b7a:	f7fe f955 	bl	8001e28 <_ZN13PIDControllerC1Efffff>

	if (pid.k_p != k_p) {
 8003b7e:	edd7 7a01 	vldr	s15, [r7, #4]
 8003b82:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8003b86:	eeb4 7a67 	vcmp.f32	s14, s15
 8003b8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b8e:	d013      	beq.n	8003bb8 <_Z23TestPIDControllerCreatev+0x7c>
		T_FAIL_PRINT("Incorrect k_p, constructed with %f but got %f.\r\n", k_p, pid.k_p);
 8003b90:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003b92:	f7fc fd01 	bl	8000598 <__aeabi_f2d>
 8003b96:	4604      	mov	r4, r0
 8003b98:	460d      	mov	r5, r1
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	f7fc fcfb 	bl	8000598 <__aeabi_f2d>
 8003ba2:	4602      	mov	r2, r0
 8003ba4:	460b      	mov	r3, r1
 8003ba6:	e9cd 2300 	strd	r2, r3, [sp]
 8003baa:	4622      	mov	r2, r4
 8003bac:	462b      	mov	r3, r5
 8003bae:	4846      	ldr	r0, [pc, #280]	; (8003cc8 <_Z23TestPIDControllerCreatev+0x18c>)
 8003bb0:	f00b f908 	bl	800edc4 <iprintf>
		return false;
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	e074      	b.n	8003ca2 <_Z23TestPIDControllerCreatev+0x166>
	}
	if (pid.k_i != k_i) {
 8003bb8:	edd7 7a02 	vldr	s15, [r7, #8]
 8003bbc:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8003bc0:	eeb4 7a67 	vcmp.f32	s14, s15
 8003bc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bc8:	d013      	beq.n	8003bf2 <_Z23TestPIDControllerCreatev+0xb6>
		T_FAIL_PRINT("Incorrect k_i, constructed with %f but got %f.\r\n", k_i, pid.k_i);
 8003bca:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003bcc:	f7fc fce4 	bl	8000598 <__aeabi_f2d>
 8003bd0:	4604      	mov	r4, r0
 8003bd2:	460d      	mov	r5, r1
 8003bd4:	68bb      	ldr	r3, [r7, #8]
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	f7fc fcde 	bl	8000598 <__aeabi_f2d>
 8003bdc:	4602      	mov	r2, r0
 8003bde:	460b      	mov	r3, r1
 8003be0:	e9cd 2300 	strd	r2, r3, [sp]
 8003be4:	4622      	mov	r2, r4
 8003be6:	462b      	mov	r3, r5
 8003be8:	4838      	ldr	r0, [pc, #224]	; (8003ccc <_Z23TestPIDControllerCreatev+0x190>)
 8003bea:	f00b f8eb 	bl	800edc4 <iprintf>
		return false;
 8003bee:	2300      	movs	r3, #0
 8003bf0:	e057      	b.n	8003ca2 <_Z23TestPIDControllerCreatev+0x166>
	}
	if (pid.k_d != k_d) {
 8003bf2:	edd7 7a03 	vldr	s15, [r7, #12]
 8003bf6:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8003bfa:	eeb4 7a67 	vcmp.f32	s14, s15
 8003bfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c02:	d013      	beq.n	8003c2c <_Z23TestPIDControllerCreatev+0xf0>
		T_FAIL_PRINT("Incorrect k_d, constructed with %f but got %f.\r\n", k_d, pid.k_d);
 8003c04:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003c06:	f7fc fcc7 	bl	8000598 <__aeabi_f2d>
 8003c0a:	4604      	mov	r4, r0
 8003c0c:	460d      	mov	r5, r1
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	4618      	mov	r0, r3
 8003c12:	f7fc fcc1 	bl	8000598 <__aeabi_f2d>
 8003c16:	4602      	mov	r2, r0
 8003c18:	460b      	mov	r3, r1
 8003c1a:	e9cd 2300 	strd	r2, r3, [sp]
 8003c1e:	4622      	mov	r2, r4
 8003c20:	462b      	mov	r3, r5
 8003c22:	482b      	ldr	r0, [pc, #172]	; (8003cd0 <_Z23TestPIDControllerCreatev+0x194>)
 8003c24:	f00b f8ce 	bl	800edc4 <iprintf>
		return false;
 8003c28:	2300      	movs	r3, #0
 8003c2a:	e03a      	b.n	8003ca2 <_Z23TestPIDControllerCreatev+0x166>
	}
	if (pid.ramp != ramp) {
 8003c2c:	edd7 7a04 	vldr	s15, [r7, #16]
 8003c30:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003c34:	eeb4 7a67 	vcmp.f32	s14, s15
 8003c38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c3c:	d013      	beq.n	8003c66 <_Z23TestPIDControllerCreatev+0x12a>
		T_FAIL_PRINT("Incorrect ramp, constructed with %f but got %f.\r\n", ramp, pid.ramp);
 8003c3e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003c40:	f7fc fcaa 	bl	8000598 <__aeabi_f2d>
 8003c44:	4604      	mov	r4, r0
 8003c46:	460d      	mov	r5, r1
 8003c48:	693b      	ldr	r3, [r7, #16]
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	f7fc fca4 	bl	8000598 <__aeabi_f2d>
 8003c50:	4602      	mov	r2, r0
 8003c52:	460b      	mov	r3, r1
 8003c54:	e9cd 2300 	strd	r2, r3, [sp]
 8003c58:	4622      	mov	r2, r4
 8003c5a:	462b      	mov	r3, r5
 8003c5c:	481d      	ldr	r0, [pc, #116]	; (8003cd4 <_Z23TestPIDControllerCreatev+0x198>)
 8003c5e:	f00b f8b1 	bl	800edc4 <iprintf>
		return false;
 8003c62:	2300      	movs	r3, #0
 8003c64:	e01d      	b.n	8003ca2 <_Z23TestPIDControllerCreatev+0x166>
	}
	if (pid.limit != limit) {
 8003c66:	edd7 7a05 	vldr	s15, [r7, #20]
 8003c6a:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8003c6e:	eeb4 7a67 	vcmp.f32	s14, s15
 8003c72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c76:	d013      	beq.n	8003ca0 <_Z23TestPIDControllerCreatev+0x164>
		T_FAIL_PRINT("Incorrect limit, constructed with %f but got %f.\r\n", limit, pid.limit);
 8003c78:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003c7a:	f7fc fc8d 	bl	8000598 <__aeabi_f2d>
 8003c7e:	4604      	mov	r4, r0
 8003c80:	460d      	mov	r5, r1
 8003c82:	697b      	ldr	r3, [r7, #20]
 8003c84:	4618      	mov	r0, r3
 8003c86:	f7fc fc87 	bl	8000598 <__aeabi_f2d>
 8003c8a:	4602      	mov	r2, r0
 8003c8c:	460b      	mov	r3, r1
 8003c8e:	e9cd 2300 	strd	r2, r3, [sp]
 8003c92:	4622      	mov	r2, r4
 8003c94:	462b      	mov	r3, r5
 8003c96:	4810      	ldr	r0, [pc, #64]	; (8003cd8 <_Z23TestPIDControllerCreatev+0x19c>)
 8003c98:	f00b f894 	bl	800edc4 <iprintf>
		return false;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	e000      	b.n	8003ca2 <_Z23TestPIDControllerCreatev+0x166>
}

	return true;
 8003ca0:	2301      	movs	r3, #1
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	3738      	adds	r7, #56	; 0x38
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bdb0      	pop	{r4, r5, r7, pc}
 8003caa:	bf00      	nop
 8003cac:	08011a64 	.word	0x08011a64
 8003cb0:	08011a8c 	.word	0x08011a8c
 8003cb4:	3f99999a 	.word	0x3f99999a
 8003cb8:	4059999a 	.word	0x4059999a
 8003cbc:	40b33333 	.word	0x40b33333
 8003cc0:	40a33333 	.word	0x40a33333
 8003cc4:	400ccccd 	.word	0x400ccccd
 8003cc8:	08011abc 	.word	0x08011abc
 8003ccc:	08011b08 	.word	0x08011b08
 8003cd0:	08011b54 	.word	0x08011b54
 8003cd4:	08011ba0 	.word	0x08011ba0
 8003cd8:	08011bec 	.word	0x08011bec

08003cdc <_Z25TestPIDControllerResponsev>:

bool TestPIDControllerResponse() {
 8003cdc:	b5b0      	push	{r4, r5, r7, lr}
 8003cde:	b092      	sub	sp, #72	; 0x48
 8003ce0:	af02      	add	r7, sp, #8
	float state = 0;
 8003ce2:	f04f 0300 	mov.w	r3, #0
 8003ce6:	63fb      	str	r3, [r7, #60]	; 0x3c
	float target = 0;
 8003ce8:	f04f 0300 	mov.w	r3, #0
 8003cec:	63bb      	str	r3, [r7, #56]	; 0x38
	float output = 0;
 8003cee:	f04f 0300 	mov.w	r3, #0
 8003cf2:	637b      	str	r3, [r7, #52]	; 0x34

	float ramp = 0;
 8003cf4:	f04f 0300 	mov.w	r3, #0
 8003cf8:	633b      	str	r3, [r7, #48]	; 0x30
	float limit = 0;
 8003cfa:	f04f 0300 	mov.w	r3, #0
 8003cfe:	62fb      	str	r3, [r7, #44]	; 0x2c

	TEST_PRINT("Test PID Controller Response.\r\n");
 8003d00:	48b7      	ldr	r0, [pc, #732]	; (8003fe0 <_Z25TestPIDControllerResponsev+0x304>)
 8003d02:	f00b f8e5 	bl	800eed0 <puts>
	T_TEST_PRINT("Test default response afer initialization.\r\n");
 8003d06:	48b7      	ldr	r0, [pc, #732]	; (8003fe4 <_Z25TestPIDControllerResponsev+0x308>)
 8003d08:	f00b f8e2 	bl	800eed0 <puts>
	PIDController pid = PIDController(0, 0, 0, ramp, limit);
 8003d0c:	1d3b      	adds	r3, r7, #4
 8003d0e:	ed97 2a0b 	vldr	s4, [r7, #44]	; 0x2c
 8003d12:	edd7 1a0c 	vldr	s3, [r7, #48]	; 0x30
 8003d16:	ed9f 1ab4 	vldr	s2, [pc, #720]	; 8003fe8 <_Z25TestPIDControllerResponsev+0x30c>
 8003d1a:	eddf 0ab3 	vldr	s1, [pc, #716]	; 8003fe8 <_Z25TestPIDControllerResponsev+0x30c>
 8003d1e:	ed9f 0ab2 	vldr	s0, [pc, #712]	; 8003fe8 <_Z25TestPIDControllerResponsev+0x30c>
 8003d22:	4618      	mov	r0, r3
 8003d24:	f7fe f880 	bl	8001e28 <_ZN13PIDControllerC1Efffff>
	output = pid.Update(0.0f, 10.0f);
 8003d28:	1d3b      	adds	r3, r7, #4
 8003d2a:	eef2 0a04 	vmov.f32	s1, #36	; 0x41200000  10.0
 8003d2e:	ed9f 0aae 	vldr	s0, [pc, #696]	; 8003fe8 <_Z25TestPIDControllerResponsev+0x30c>
 8003d32:	4618      	mov	r0, r3
 8003d34:	f7fe f8be 	bl	8001eb4 <_ZN13PIDController6UpdateEff>
 8003d38:	ed87 0a0d 	vstr	s0, [r7, #52]	; 0x34
	if (output != 0) {
 8003d3c:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8003d40:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003d44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d48:	d00f      	beq.n	8003d6a <_Z25TestPIDControllerResponsev+0x8e>
		T_FAIL_PRINT("Nonzero output after creation, expected %f but got %f.\r\n", 0.0, output);
 8003d4a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003d4c:	f7fc fc24 	bl	8000598 <__aeabi_f2d>
 8003d50:	4602      	mov	r2, r0
 8003d52:	460b      	mov	r3, r1
 8003d54:	e9cd 2300 	strd	r2, r3, [sp]
 8003d58:	f04f 0200 	mov.w	r2, #0
 8003d5c:	f04f 0300 	mov.w	r3, #0
 8003d60:	48a2      	ldr	r0, [pc, #648]	; (8003fec <_Z25TestPIDControllerResponsev+0x310>)
 8003d62:	f00b f82f 	bl	800edc4 <iprintf>
		return false;
 8003d66:	2300      	movs	r3, #0
 8003d68:	e282      	b.n	8004270 <_Z25TestPIDControllerResponsev+0x594>
	}

	T_TEST_PRINT("k_p Test #1.\r\n");
 8003d6a:	48a1      	ldr	r0, [pc, #644]	; (8003ff0 <_Z25TestPIDControllerResponsev+0x314>)
 8003d6c:	f00b f8b0 	bl	800eed0 <puts>
	state = 1.0;
 8003d70:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003d74:	63fb      	str	r3, [r7, #60]	; 0x3c
	target = 2.0;
 8003d76:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003d7a:	63bb      	str	r3, [r7, #56]	; 0x38
	pid.k_p = 5.0;
 8003d7c:	4b9d      	ldr	r3, [pc, #628]	; (8003ff4 <_Z25TestPIDControllerResponsev+0x318>)
 8003d7e:	607b      	str	r3, [r7, #4]
	output = pid.Update(state - target, 10.5);
 8003d80:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8003d84:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003d88:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d8c:	1d3b      	adds	r3, r7, #4
 8003d8e:	eef2 0a05 	vmov.f32	s1, #37	; 0x41280000  10.5
 8003d92:	eeb0 0a67 	vmov.f32	s0, s15
 8003d96:	4618      	mov	r0, r3
 8003d98:	f7fe f88c 	bl	8001eb4 <_ZN13PIDController6UpdateEff>
 8003d9c:	ed87 0a0d 	vstr	s0, [r7, #52]	; 0x34
	float expect_output = (1.0 - 2.0) * 5.0;
 8003da0:	4b95      	ldr	r3, [pc, #596]	; (8003ff8 <_Z25TestPIDControllerResponsev+0x31c>)
 8003da2:	62bb      	str	r3, [r7, #40]	; 0x28
	if (output != expect_output) {
 8003da4:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8003da8:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003dac:	eeb4 7a67 	vcmp.f32	s14, s15
 8003db0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003db4:	d012      	beq.n	8003ddc <_Z25TestPIDControllerResponsev+0x100>
		T_FAIL_PRINT("Failed k_p test #1, expected output %f but got %f.\r\n",
 8003db6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003db8:	f7fc fbee 	bl	8000598 <__aeabi_f2d>
 8003dbc:	4604      	mov	r4, r0
 8003dbe:	460d      	mov	r5, r1
 8003dc0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003dc2:	f7fc fbe9 	bl	8000598 <__aeabi_f2d>
 8003dc6:	4602      	mov	r2, r0
 8003dc8:	460b      	mov	r3, r1
 8003dca:	e9cd 2300 	strd	r2, r3, [sp]
 8003dce:	4622      	mov	r2, r4
 8003dd0:	462b      	mov	r3, r5
 8003dd2:	488a      	ldr	r0, [pc, #552]	; (8003ffc <_Z25TestPIDControllerResponsev+0x320>)
 8003dd4:	f00a fff6 	bl	800edc4 <iprintf>
				expect_output, output);
		return false;
 8003dd8:	2300      	movs	r3, #0
 8003dda:	e249      	b.n	8004270 <_Z25TestPIDControllerResponsev+0x594>
	}

	T_TEST_PRINT("k_i Test #1.\r\n");
 8003ddc:	4888      	ldr	r0, [pc, #544]	; (8004000 <_Z25TestPIDControllerResponsev+0x324>)
 8003dde:	f00b f877 	bl	800eed0 <puts>
	float prev_error = state - target;
 8003de2:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8003de6:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003dea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003dee:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	pid.k_p = 0;
 8003df2:	f04f 0300 	mov.w	r3, #0
 8003df6:	607b      	str	r3, [r7, #4]
	pid.k_i = 3;
 8003df8:	4b82      	ldr	r3, [pc, #520]	; (8004004 <_Z25TestPIDControllerResponsev+0x328>)
 8003dfa:	60bb      	str	r3, [r7, #8]
	target = 98.5;
 8003dfc:	4b82      	ldr	r3, [pc, #520]	; (8004008 <_Z25TestPIDControllerResponsev+0x32c>)
 8003dfe:	63bb      	str	r3, [r7, #56]	; 0x38
	state = 70;
 8003e00:	4b82      	ldr	r3, [pc, #520]	; (800400c <_Z25TestPIDControllerResponsev+0x330>)
 8003e02:	63fb      	str	r3, [r7, #60]	; 0x3c
	output = pid.Update(state - target, 10.7);
 8003e04:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8003e08:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003e0c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003e10:	1d3b      	adds	r3, r7, #4
 8003e12:	eddf 0a7f 	vldr	s1, [pc, #508]	; 8004010 <_Z25TestPIDControllerResponsev+0x334>
 8003e16:	eeb0 0a67 	vmov.f32	s0, s15
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	f7fe f84a 	bl	8001eb4 <_ZN13PIDController6UpdateEff>
 8003e20:	ed87 0a0d 	vstr	s0, [r7, #52]	; 0x34
	expect_output = pid.k_i * (prev_error + (state - target)) * 10.7f / 2.0f;
 8003e24:	ed97 7a02 	vldr	s14, [r7, #8]
 8003e28:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8003e2c:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003e30:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8003e34:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003e38:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003e3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e40:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8004010 <_Z25TestPIDControllerResponsev+0x334>
 8003e44:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003e48:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8003e4c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003e50:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	if (!WITHIN(output, expect_output, kErrorMargin)) {
 8003e54:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8003e58:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003e5c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003e60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e64:	dd13      	ble.n	8003e8e <_Z25TestPIDControllerResponsev+0x1b2>
 8003e66:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8003e6a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003e6e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003e72:	ed9f 7a68 	vldr	s14, [pc, #416]	; 8004014 <_Z25TestPIDControllerResponsev+0x338>
 8003e76:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003e7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e7e:	bf4c      	ite	mi
 8003e80:	2301      	movmi	r3, #1
 8003e82:	2300      	movpl	r3, #0
 8003e84:	b2db      	uxtb	r3, r3
 8003e86:	f083 0301 	eor.w	r3, r3, #1
 8003e8a:	b2db      	uxtb	r3, r3
 8003e8c:	e012      	b.n	8003eb4 <_Z25TestPIDControllerResponsev+0x1d8>
 8003e8e:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003e92:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8003e96:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003e9a:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 8004014 <_Z25TestPIDControllerResponsev+0x338>
 8003e9e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003ea2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ea6:	bf4c      	ite	mi
 8003ea8:	2301      	movmi	r3, #1
 8003eaa:	2300      	movpl	r3, #0
 8003eac:	b2db      	uxtb	r3, r3
 8003eae:	f083 0301 	eor.w	r3, r3, #1
 8003eb2:	b2db      	uxtb	r3, r3
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d012      	beq.n	8003ede <_Z25TestPIDControllerResponsev+0x202>
		T_FAIL_PRINT("Failed k_i test #1, expected output %f but got %f.\r\n",
 8003eb8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003eba:	f7fc fb6d 	bl	8000598 <__aeabi_f2d>
 8003ebe:	4604      	mov	r4, r0
 8003ec0:	460d      	mov	r5, r1
 8003ec2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003ec4:	f7fc fb68 	bl	8000598 <__aeabi_f2d>
 8003ec8:	4602      	mov	r2, r0
 8003eca:	460b      	mov	r3, r1
 8003ecc:	e9cd 2300 	strd	r2, r3, [sp]
 8003ed0:	4622      	mov	r2, r4
 8003ed2:	462b      	mov	r3, r5
 8003ed4:	4850      	ldr	r0, [pc, #320]	; (8004018 <_Z25TestPIDControllerResponsev+0x33c>)
 8003ed6:	f00a ff75 	bl	800edc4 <iprintf>
				expect_output, output);
		return false;
 8003eda:	2300      	movs	r3, #0
 8003edc:	e1c8      	b.n	8004270 <_Z25TestPIDControllerResponsev+0x594>
	}

	T_TEST_PRINT("k_i Test #2.\r\n");
 8003ede:	484f      	ldr	r0, [pc, #316]	; (800401c <_Z25TestPIDControllerResponsev+0x340>)
 8003ee0:	f00a fff6 	bl	800eed0 <puts>
	prev_error = state - target;
 8003ee4:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8003ee8:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003eec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ef0:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	target = 2;
 8003ef4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003ef8:	63bb      	str	r3, [r7, #56]	; 0x38
	state = 5;
 8003efa:	4b3e      	ldr	r3, [pc, #248]	; (8003ff4 <_Z25TestPIDControllerResponsev+0x318>)
 8003efc:	63fb      	str	r3, [r7, #60]	; 0x3c
	output = pid.Update(state - target, 11.9);
 8003efe:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8003f02:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003f06:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003f0a:	1d3b      	adds	r3, r7, #4
 8003f0c:	eddf 0a44 	vldr	s1, [pc, #272]	; 8004020 <_Z25TestPIDControllerResponsev+0x344>
 8003f10:	eeb0 0a67 	vmov.f32	s0, s15
 8003f14:	4618      	mov	r0, r3
 8003f16:	f7fd ffcd 	bl	8001eb4 <_ZN13PIDController6UpdateEff>
 8003f1a:	ed87 0a0d 	vstr	s0, [r7, #52]	; 0x34
	expect_output += pid.k_i * (prev_error + (state - target)) * 11.9f / 2.0f;
 8003f1e:	ed97 7a02 	vldr	s14, [r7, #8]
 8003f22:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8003f26:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003f2a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8003f2e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003f32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f3a:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8004020 <_Z25TestPIDControllerResponsev+0x344>
 8003f3e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003f42:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8003f46:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003f4a:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003f4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003f52:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	if (!WITHIN(output, expect_output, kErrorMargin)) {
 8003f56:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8003f5a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003f5e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003f62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f66:	dd13      	ble.n	8003f90 <_Z25TestPIDControllerResponsev+0x2b4>
 8003f68:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8003f6c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003f70:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003f74:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8004014 <_Z25TestPIDControllerResponsev+0x338>
 8003f78:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003f7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f80:	bf4c      	ite	mi
 8003f82:	2301      	movmi	r3, #1
 8003f84:	2300      	movpl	r3, #0
 8003f86:	b2db      	uxtb	r3, r3
 8003f88:	f083 0301 	eor.w	r3, r3, #1
 8003f8c:	b2db      	uxtb	r3, r3
 8003f8e:	e012      	b.n	8003fb6 <_Z25TestPIDControllerResponsev+0x2da>
 8003f90:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003f94:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8003f98:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003f9c:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8004014 <_Z25TestPIDControllerResponsev+0x338>
 8003fa0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003fa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003fa8:	bf4c      	ite	mi
 8003faa:	2301      	movmi	r3, #1
 8003fac:	2300      	movpl	r3, #0
 8003fae:	b2db      	uxtb	r3, r3
 8003fb0:	f083 0301 	eor.w	r3, r3, #1
 8003fb4:	b2db      	uxtb	r3, r3
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d036      	beq.n	8004028 <_Z25TestPIDControllerResponsev+0x34c>
		T_FAIL_PRINT("Failed k_i test #2, expected output %f but got %f.\r\n",
 8003fba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003fbc:	f7fc faec 	bl	8000598 <__aeabi_f2d>
 8003fc0:	4604      	mov	r4, r0
 8003fc2:	460d      	mov	r5, r1
 8003fc4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003fc6:	f7fc fae7 	bl	8000598 <__aeabi_f2d>
 8003fca:	4602      	mov	r2, r0
 8003fcc:	460b      	mov	r3, r1
 8003fce:	e9cd 2300 	strd	r2, r3, [sp]
 8003fd2:	4622      	mov	r2, r4
 8003fd4:	462b      	mov	r3, r5
 8003fd6:	4813      	ldr	r0, [pc, #76]	; (8004024 <_Z25TestPIDControllerResponsev+0x348>)
 8003fd8:	f00a fef4 	bl	800edc4 <iprintf>
				expect_output, output);
		return false;
 8003fdc:	2300      	movs	r3, #0
 8003fde:	e147      	b.n	8004270 <_Z25TestPIDControllerResponsev+0x594>
 8003fe0:	08011c38 	.word	0x08011c38
 8003fe4:	08011c68 	.word	0x08011c68
 8003fe8:	00000000 	.word	0x00000000
 8003fec:	08011ca8 	.word	0x08011ca8
 8003ff0:	08011cfc 	.word	0x08011cfc
 8003ff4:	40a00000 	.word	0x40a00000
 8003ff8:	c0a00000 	.word	0xc0a00000
 8003ffc:	08011d1c 	.word	0x08011d1c
 8004000:	08011d6c 	.word	0x08011d6c
 8004004:	40400000 	.word	0x40400000
 8004008:	42c50000 	.word	0x42c50000
 800400c:	428c0000 	.word	0x428c0000
 8004010:	412b3333 	.word	0x412b3333
 8004014:	3c23d70a 	.word	0x3c23d70a
 8004018:	08011d8c 	.word	0x08011d8c
 800401c:	08011ddc 	.word	0x08011ddc
 8004020:	413e6666 	.word	0x413e6666
 8004024:	08011dfc 	.word	0x08011dfc
	}

	T_TEST_PRINT("Reset Test #1.\r\n");
 8004028:	4893      	ldr	r0, [pc, #588]	; (8004278 <_Z25TestPIDControllerResponsev+0x59c>)
 800402a:	f00a ff51 	bl	800eed0 <puts>
	pid.Reset();
 800402e:	1d3b      	adds	r3, r7, #4
 8004030:	4618      	mov	r0, r3
 8004032:	f7fe f837 	bl	80020a4 <_ZN13PIDController5ResetEv>
	pid.k_p = 0;
 8004036:	f04f 0300 	mov.w	r3, #0
 800403a:	607b      	str	r3, [r7, #4]
	pid.k_i = 0;
 800403c:	f04f 0300 	mov.w	r3, #0
 8004040:	60bb      	str	r3, [r7, #8]
	pid.k_d = 0;
 8004042:	f04f 0300 	mov.w	r3, #0
 8004046:	60fb      	str	r3, [r7, #12]
	output = pid.Update(5.0, 1.2);
 8004048:	1d3b      	adds	r3, r7, #4
 800404a:	eddf 0a8c 	vldr	s1, [pc, #560]	; 800427c <_Z25TestPIDControllerResponsev+0x5a0>
 800404e:	eeb1 0a04 	vmov.f32	s0, #20	; 0x40a00000  5.0
 8004052:	4618      	mov	r0, r3
 8004054:	f7fd ff2e 	bl	8001eb4 <_ZN13PIDController6UpdateEff>
 8004058:	ed87 0a0d 	vstr	s0, [r7, #52]	; 0x34
	expect_output = 0;
 800405c:	f04f 0300 	mov.w	r3, #0
 8004060:	62bb      	str	r3, [r7, #40]	; 0x28
	if (!WITHIN(output, expect_output, kErrorMargin)) {
 8004062:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8004066:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800406a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800406e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004072:	dd13      	ble.n	800409c <_Z25TestPIDControllerResponsev+0x3c0>
 8004074:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8004078:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800407c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004080:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 8004280 <_Z25TestPIDControllerResponsev+0x5a4>
 8004084:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004088:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800408c:	bf4c      	ite	mi
 800408e:	2301      	movmi	r3, #1
 8004090:	2300      	movpl	r3, #0
 8004092:	b2db      	uxtb	r3, r3
 8004094:	f083 0301 	eor.w	r3, r3, #1
 8004098:	b2db      	uxtb	r3, r3
 800409a:	e012      	b.n	80040c2 <_Z25TestPIDControllerResponsev+0x3e6>
 800409c:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80040a0:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80040a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80040a8:	ed9f 7a75 	vldr	s14, [pc, #468]	; 8004280 <_Z25TestPIDControllerResponsev+0x5a4>
 80040ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80040b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040b4:	bf4c      	ite	mi
 80040b6:	2301      	movmi	r3, #1
 80040b8:	2300      	movpl	r3, #0
 80040ba:	b2db      	uxtb	r3, r3
 80040bc:	f083 0301 	eor.w	r3, r3, #1
 80040c0:	b2db      	uxtb	r3, r3
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d012      	beq.n	80040ec <_Z25TestPIDControllerResponsev+0x410>
		T_FAIL_PRINT("Failed reset test #1, expected output %f but got %f.\r\n",
 80040c6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80040c8:	f7fc fa66 	bl	8000598 <__aeabi_f2d>
 80040cc:	4604      	mov	r4, r0
 80040ce:	460d      	mov	r5, r1
 80040d0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80040d2:	f7fc fa61 	bl	8000598 <__aeabi_f2d>
 80040d6:	4602      	mov	r2, r0
 80040d8:	460b      	mov	r3, r1
 80040da:	e9cd 2300 	strd	r2, r3, [sp]
 80040de:	4622      	mov	r2, r4
 80040e0:	462b      	mov	r3, r5
 80040e2:	4868      	ldr	r0, [pc, #416]	; (8004284 <_Z25TestPIDControllerResponsev+0x5a8>)
 80040e4:	f00a fe6e 	bl	800edc4 <iprintf>
				expect_output, output);
		return false;
 80040e8:	2300      	movs	r3, #0
 80040ea:	e0c1      	b.n	8004270 <_Z25TestPIDControllerResponsev+0x594>
	}

	T_TEST_PRINT("Reset Test #2.\r\n");
 80040ec:	4866      	ldr	r0, [pc, #408]	; (8004288 <_Z25TestPIDControllerResponsev+0x5ac>)
 80040ee:	f00a feef 	bl	800eed0 <puts>
	state = 0;
 80040f2:	f04f 0300 	mov.w	r3, #0
 80040f6:	63fb      	str	r3, [r7, #60]	; 0x3c
	target = 0;
 80040f8:	f04f 0300 	mov.w	r3, #0
 80040fc:	63bb      	str	r3, [r7, #56]	; 0x38
	output = pid.Update(state - target, 10);
 80040fe:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8004102:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8004106:	ee77 7a67 	vsub.f32	s15, s14, s15
 800410a:	1d3b      	adds	r3, r7, #4
 800410c:	eef2 0a04 	vmov.f32	s1, #36	; 0x41200000  10.0
 8004110:	eeb0 0a67 	vmov.f32	s0, s15
 8004114:	4618      	mov	r0, r3
 8004116:	f7fd fecd 	bl	8001eb4 <_ZN13PIDController6UpdateEff>
 800411a:	ed87 0a0d 	vstr	s0, [r7, #52]	; 0x34
	expect_output = 0;
 800411e:	f04f 0300 	mov.w	r3, #0
 8004122:	62bb      	str	r3, [r7, #40]	; 0x28
	if (!WITHIN(output, expect_output, kErrorMargin)) {
 8004124:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8004128:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800412c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004130:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004134:	dd13      	ble.n	800415e <_Z25TestPIDControllerResponsev+0x482>
 8004136:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 800413a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800413e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004142:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 8004280 <_Z25TestPIDControllerResponsev+0x5a4>
 8004146:	eef4 7ac7 	vcmpe.f32	s15, s14
 800414a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800414e:	bf4c      	ite	mi
 8004150:	2301      	movmi	r3, #1
 8004152:	2300      	movpl	r3, #0
 8004154:	b2db      	uxtb	r3, r3
 8004156:	f083 0301 	eor.w	r3, r3, #1
 800415a:	b2db      	uxtb	r3, r3
 800415c:	e012      	b.n	8004184 <_Z25TestPIDControllerResponsev+0x4a8>
 800415e:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8004162:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8004166:	ee77 7a67 	vsub.f32	s15, s14, s15
 800416a:	ed9f 7a45 	vldr	s14, [pc, #276]	; 8004280 <_Z25TestPIDControllerResponsev+0x5a4>
 800416e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004172:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004176:	bf4c      	ite	mi
 8004178:	2301      	movmi	r3, #1
 800417a:	2300      	movpl	r3, #0
 800417c:	b2db      	uxtb	r3, r3
 800417e:	f083 0301 	eor.w	r3, r3, #1
 8004182:	b2db      	uxtb	r3, r3
 8004184:	2b00      	cmp	r3, #0
 8004186:	d012      	beq.n	80041ae <_Z25TestPIDControllerResponsev+0x4d2>
		T_FAIL_PRINT("Failed reset test #2, expected output %f but got %f.\r\n",
 8004188:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800418a:	f7fc fa05 	bl	8000598 <__aeabi_f2d>
 800418e:	4604      	mov	r4, r0
 8004190:	460d      	mov	r5, r1
 8004192:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004194:	f7fc fa00 	bl	8000598 <__aeabi_f2d>
 8004198:	4602      	mov	r2, r0
 800419a:	460b      	mov	r3, r1
 800419c:	e9cd 2300 	strd	r2, r3, [sp]
 80041a0:	4622      	mov	r2, r4
 80041a2:	462b      	mov	r3, r5
 80041a4:	4839      	ldr	r0, [pc, #228]	; (800428c <_Z25TestPIDControllerResponsev+0x5b0>)
 80041a6:	f00a fe0d 	bl	800edc4 <iprintf>
				expect_output, output);
		return false;
 80041aa:	2300      	movs	r3, #0
 80041ac:	e060      	b.n	8004270 <_Z25TestPIDControllerResponsev+0x594>
	}

	T_TEST_PRINT("k_d Test #1.\r\n");
 80041ae:	4838      	ldr	r0, [pc, #224]	; (8004290 <_Z25TestPIDControllerResponsev+0x5b4>)
 80041b0:	f00a fe8e 	bl	800eed0 <puts>
	pid.k_d = 13.5;
 80041b4:	4b37      	ldr	r3, [pc, #220]	; (8004294 <_Z25TestPIDControllerResponsev+0x5b8>)
 80041b6:	60fb      	str	r3, [r7, #12]
	state = -487.3;
 80041b8:	4b37      	ldr	r3, [pc, #220]	; (8004298 <_Z25TestPIDControllerResponsev+0x5bc>)
 80041ba:	63fb      	str	r3, [r7, #60]	; 0x3c
	target = 22;
 80041bc:	4b37      	ldr	r3, [pc, #220]	; (800429c <_Z25TestPIDControllerResponsev+0x5c0>)
 80041be:	63bb      	str	r3, [r7, #56]	; 0x38
	output = pid.Update(state - target, 10);
 80041c0:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80041c4:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80041c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80041cc:	1d3b      	adds	r3, r7, #4
 80041ce:	eef2 0a04 	vmov.f32	s1, #36	; 0x41200000  10.0
 80041d2:	eeb0 0a67 	vmov.f32	s0, s15
 80041d6:	4618      	mov	r0, r3
 80041d8:	f7fd fe6c 	bl	8001eb4 <_ZN13PIDController6UpdateEff>
 80041dc:	ed87 0a0d 	vstr	s0, [r7, #52]	; 0x34
	expect_output = (-487.3 - 22) * 13.5 / 10;
 80041e0:	4b2f      	ldr	r3, [pc, #188]	; (80042a0 <_Z25TestPIDControllerResponsev+0x5c4>)
 80041e2:	62bb      	str	r3, [r7, #40]	; 0x28
	if (!WITHIN(output, expect_output, kErrorMargin)) {
 80041e4:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 80041e8:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80041ec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80041f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041f4:	dd13      	ble.n	800421e <_Z25TestPIDControllerResponsev+0x542>
 80041f6:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 80041fa:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80041fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004202:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8004280 <_Z25TestPIDControllerResponsev+0x5a4>
 8004206:	eef4 7ac7 	vcmpe.f32	s15, s14
 800420a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800420e:	bf4c      	ite	mi
 8004210:	2301      	movmi	r3, #1
 8004212:	2300      	movpl	r3, #0
 8004214:	b2db      	uxtb	r3, r3
 8004216:	f083 0301 	eor.w	r3, r3, #1
 800421a:	b2db      	uxtb	r3, r3
 800421c:	e012      	b.n	8004244 <_Z25TestPIDControllerResponsev+0x568>
 800421e:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8004222:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8004226:	ee77 7a67 	vsub.f32	s15, s14, s15
 800422a:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8004280 <_Z25TestPIDControllerResponsev+0x5a4>
 800422e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004232:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004236:	bf4c      	ite	mi
 8004238:	2301      	movmi	r3, #1
 800423a:	2300      	movpl	r3, #0
 800423c:	b2db      	uxtb	r3, r3
 800423e:	f083 0301 	eor.w	r3, r3, #1
 8004242:	b2db      	uxtb	r3, r3
 8004244:	2b00      	cmp	r3, #0
 8004246:	d012      	beq.n	800426e <_Z25TestPIDControllerResponsev+0x592>
		T_FAIL_PRINT("Failed k_d Test #1, expected output %f but got %f.\r\n",
 8004248:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800424a:	f7fc f9a5 	bl	8000598 <__aeabi_f2d>
 800424e:	4604      	mov	r4, r0
 8004250:	460d      	mov	r5, r1
 8004252:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004254:	f7fc f9a0 	bl	8000598 <__aeabi_f2d>
 8004258:	4602      	mov	r2, r0
 800425a:	460b      	mov	r3, r1
 800425c:	e9cd 2300 	strd	r2, r3, [sp]
 8004260:	4622      	mov	r2, r4
 8004262:	462b      	mov	r3, r5
 8004264:	480f      	ldr	r0, [pc, #60]	; (80042a4 <_Z25TestPIDControllerResponsev+0x5c8>)
 8004266:	f00a fdad 	bl	800edc4 <iprintf>
				expect_output, output);
		return false;
 800426a:	2300      	movs	r3, #0
 800426c:	e000      	b.n	8004270 <_Z25TestPIDControllerResponsev+0x594>
	}

	// TODO: test ramp and limit

	return true;
 800426e:	2301      	movs	r3, #1
}
 8004270:	4618      	mov	r0, r3
 8004272:	3740      	adds	r7, #64	; 0x40
 8004274:	46bd      	mov	sp, r7
 8004276:	bdb0      	pop	{r4, r5, r7, pc}
 8004278:	08011e4c 	.word	0x08011e4c
 800427c:	3f99999a 	.word	0x3f99999a
 8004280:	3c23d70a 	.word	0x3c23d70a
 8004284:	08011e70 	.word	0x08011e70
 8004288:	08011ec0 	.word	0x08011ec0
 800428c:	08011ee4 	.word	0x08011ee4
 8004290:	08011f34 	.word	0x08011f34
 8004294:	41580000 	.word	0x41580000
 8004298:	c3f3a666 	.word	0xc3f3a666
 800429c:	41b00000 	.word	0x41b00000
 80042a0:	c42be385 	.word	0xc42be385
 80042a4:	08011f54 	.word	0x08011f54

080042a8 <_Z20TestPIDControllerAllv>:

void TestPIDControllerAll() {
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b082      	sub	sp, #8
 80042ac:	af00      	add	r7, sp, #0
	L_PRINT("Test PID Controller Class");
 80042ae:	4915      	ldr	r1, [pc, #84]	; (8004304 <_Z20TestPIDControllerAllv+0x5c>)
 80042b0:	4815      	ldr	r0, [pc, #84]	; (8004308 <_Z20TestPIDControllerAllv+0x60>)
 80042b2:	f00a fd87 	bl	800edc4 <iprintf>
	bool pid_passed = true;
 80042b6:	2301      	movs	r3, #1
 80042b8:	71fb      	strb	r3, [r7, #7]
	pid_passed &= TestPIDControllerCreate();
 80042ba:	f7ff fc3f 	bl	8003b3c <_Z23TestPIDControllerCreatev>
 80042be:	4603      	mov	r3, r0
 80042c0:	461a      	mov	r2, r3
 80042c2:	79fb      	ldrb	r3, [r7, #7]
 80042c4:	4013      	ands	r3, r2
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	bf14      	ite	ne
 80042ca:	2301      	movne	r3, #1
 80042cc:	2300      	moveq	r3, #0
 80042ce:	71fb      	strb	r3, [r7, #7]
	pid_passed &= TestPIDControllerResponse();
 80042d0:	f7ff fd04 	bl	8003cdc <_Z25TestPIDControllerResponsev>
 80042d4:	4603      	mov	r3, r0
 80042d6:	461a      	mov	r2, r3
 80042d8:	79fb      	ldrb	r3, [r7, #7]
 80042da:	4013      	ands	r3, r2
 80042dc:	2b00      	cmp	r3, #0
 80042de:	bf14      	ite	ne
 80042e0:	2301      	movne	r3, #1
 80042e2:	2300      	moveq	r3, #0
 80042e4:	71fb      	strb	r3, [r7, #7]
	if (pid_passed) {
 80042e6:	79fb      	ldrb	r3, [r7, #7]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d003      	beq.n	80042f4 <_Z20TestPIDControllerAllv+0x4c>
		PASS_PRINT("PID Controller Class\r\n");
 80042ec:	4807      	ldr	r0, [pc, #28]	; (800430c <_Z20TestPIDControllerAllv+0x64>)
 80042ee:	f00a fdef 	bl	800eed0 <puts>
	} else {
		FAIL_PRINT("PID Controller Class\r\n");
	}
}
 80042f2:	e002      	b.n	80042fa <_Z20TestPIDControllerAllv+0x52>
		FAIL_PRINT("PID Controller Class\r\n");
 80042f4:	4806      	ldr	r0, [pc, #24]	; (8004310 <_Z20TestPIDControllerAllv+0x68>)
 80042f6:	f00a fdeb 	bl	800eed0 <puts>
}
 80042fa:	bf00      	nop
 80042fc:	3708      	adds	r7, #8
 80042fe:	46bd      	mov	sp, r7
 8004300:	bd80      	pop	{r7, pc}
 8004302:	bf00      	nop
 8004304:	08011fa4 	.word	0x08011fa4
 8004308:	08011fc0 	.word	0x08011fc0
 800430c:	08011fd4 	.word	0x08011fd4
 8004310:	08012004 	.word	0x08012004

08004314 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	dbprint_uart = &huart3;
 8004318:	4b1e      	ldr	r3, [pc, #120]	; (8004394 <main+0x80>)
 800431a:	4a1f      	ldr	r2, [pc, #124]	; (8004398 <main+0x84>)
 800431c:	601a      	str	r2, [r3, #0]
	encoder_hspi = &hspi5;
 800431e:	4b1f      	ldr	r3, [pc, #124]	; (800439c <main+0x88>)
 8004320:	4a1f      	ldr	r2, [pc, #124]	; (80043a0 <main+0x8c>)
 8004322:	601a      	str	r2, [r3, #0]
	half_bridge_pwm_timer = &htim1;
 8004324:	4b1f      	ldr	r3, [pc, #124]	; (80043a4 <main+0x90>)
 8004326:	4a20      	ldr	r2, [pc, #128]	; (80043a8 <main+0x94>)
 8004328:	601a      	str	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800432a:	f001 f876 	bl	800541a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800432e:	f000 f84b 	bl	80043c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004332:	f000 fbad 	bl	8004a90 <MX_GPIO_Init>
  MX_DMA_Init();
 8004336:	f000 fb8d 	bl	8004a54 <MX_DMA_Init>
  MX_USART3_UART_Init();
 800433a:	f000 fb2d 	bl	8004998 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800433e:	f000 fb5b 	bl	80049f8 <MX_USB_OTG_FS_PCD_Init>
  MX_SPI5_Init();
 8004342:	f000 f945 	bl	80045d0 <MX_SPI5_Init>
  MX_ADC1_Init();
 8004346:	f000 f8d5 	bl	80044f4 <MX_ADC1_Init>
  MX_TIM4_Init();
 800434a:	f000 faaf 	bl	80048ac <MX_TIM4_Init>
  MX_TIM1_Init();
 800434e:	f000 f97d 	bl	800464c <MX_TIM1_Init>
  MX_TIM2_Init();
 8004352:	f000 fa3f 	bl	80047d4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(ENC_SPI_CS_GPIO_Port, ENC_SPI_CS_Pin, GPIO_PIN_SET); // start with CS deselected
 8004356:	2201      	movs	r2, #1
 8004358:	2110      	movs	r1, #16
 800435a:	4814      	ldr	r0, [pc, #80]	; (80043ac <main+0x98>)
 800435c:	f002 fabc 	bl	80068d8 <HAL_GPIO_WritePin>

  // Begin ADC sampling + transfer over DMA
  if (HAL_ADC_Start_DMA(&hadc1, (uint32_t *)curr_sense_adc_buf, ADC_BUF_LEN) != HAL_OK) {
 8004360:	2203      	movs	r2, #3
 8004362:	4913      	ldr	r1, [pc, #76]	; (80043b0 <main+0x9c>)
 8004364:	4813      	ldr	r0, [pc, #76]	; (80043b4 <main+0xa0>)
 8004366:	f001 f8ed 	bl	8005544 <HAL_ADC_Start_DMA>
 800436a:	4603      	mov	r3, r0
 800436c:	2b00      	cmp	r3, #0
 800436e:	d001      	beq.n	8004374 <main+0x60>
  	  Error_Handler();
 8004370:	f000 fc9c 	bl	8004cac <Error_Handler>
  }
  HAL_TIM_Base_Start_IT(&htim4);
 8004374:	4810      	ldr	r0, [pc, #64]	; (80043b8 <main+0xa4>)
 8004376:	f004 fa91 	bl	800889c <HAL_TIM_Base_Start_IT>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800437a:	f006 fead 	bl	800b0d8 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800437e:	4a0f      	ldr	r2, [pc, #60]	; (80043bc <main+0xa8>)
 8004380:	2100      	movs	r1, #0
 8004382:	480f      	ldr	r0, [pc, #60]	; (80043c0 <main+0xac>)
 8004384:	f006 ff44 	bl	800b210 <osThreadNew>
 8004388:	4603      	mov	r3, r0
 800438a:	4a0e      	ldr	r2, [pc, #56]	; (80043c4 <main+0xb0>)
 800438c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800438e:	f006 fed7 	bl	800b140 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8004392:	e7fe      	b.n	8004392 <main+0x7e>
 8004394:	200051b4 	.word	0x200051b4
 8004398:	20004be8 	.word	0x20004be8
 800439c:	20005070 	.word	0x20005070
 80043a0:	20004b38 	.word	0x20004b38
 80043a4:	20004b30 	.word	0x20004b30
 80043a8:	2000511c 	.word	0x2000511c
 80043ac:	40020000 	.word	0x40020000
 80043b0:	20000210 	.word	0x20000210
 80043b4:	20005074 	.word	0x20005074
 80043b8:	20004b9c 	.word	0x20004b9c
 80043bc:	080120e0 	.word	0x080120e0
 80043c0:	08004c71 	.word	0x08004c71
 80043c4:	20004b34 	.word	0x20004b34

080043c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b0b4      	sub	sp, #208	; 0xd0
 80043cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80043ce:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80043d2:	2230      	movs	r2, #48	; 0x30
 80043d4:	2100      	movs	r1, #0
 80043d6:	4618      	mov	r0, r3
 80043d8:	f009 ffd8 	bl	800e38c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80043dc:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80043e0:	2200      	movs	r2, #0
 80043e2:	601a      	str	r2, [r3, #0]
 80043e4:	605a      	str	r2, [r3, #4]
 80043e6:	609a      	str	r2, [r3, #8]
 80043e8:	60da      	str	r2, [r3, #12]
 80043ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80043ec:	f107 030c 	add.w	r3, r7, #12
 80043f0:	2280      	movs	r2, #128	; 0x80
 80043f2:	2100      	movs	r1, #0
 80043f4:	4618      	mov	r0, r3
 80043f6:	f009 ffc9 	bl	800e38c <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80043fa:	f002 fbe9 	bl	8006bd0 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80043fe:	4b3a      	ldr	r3, [pc, #232]	; (80044e8 <SystemClock_Config+0x120>)
 8004400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004402:	4a39      	ldr	r2, [pc, #228]	; (80044e8 <SystemClock_Config+0x120>)
 8004404:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004408:	6413      	str	r3, [r2, #64]	; 0x40
 800440a:	4b37      	ldr	r3, [pc, #220]	; (80044e8 <SystemClock_Config+0x120>)
 800440c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800440e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004412:	60bb      	str	r3, [r7, #8]
 8004414:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004416:	4b35      	ldr	r3, [pc, #212]	; (80044ec <SystemClock_Config+0x124>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4a34      	ldr	r2, [pc, #208]	; (80044ec <SystemClock_Config+0x124>)
 800441c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004420:	6013      	str	r3, [r2, #0]
 8004422:	4b32      	ldr	r3, [pc, #200]	; (80044ec <SystemClock_Config+0x124>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800442a:	607b      	str	r3, [r7, #4]
 800442c:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800442e:	2301      	movs	r3, #1
 8004430:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8004434:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8004438:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800443c:	2302      	movs	r3, #2
 800443e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004442:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004446:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 4;
 800444a:	2304      	movs	r3, #4
 800444c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 216;
 8004450:	23d8      	movs	r3, #216	; 0xd8
 8004452:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004456:	2302      	movs	r3, #2
 8004458:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 9;
 800445c:	2309      	movs	r3, #9
 800445e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004462:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8004466:	4618      	mov	r0, r3
 8004468:	f002 fc12 	bl	8006c90 <HAL_RCC_OscConfig>
 800446c:	4603      	mov	r3, r0
 800446e:	2b00      	cmp	r3, #0
 8004470:	d001      	beq.n	8004476 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8004472:	f000 fc1b 	bl	8004cac <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8004476:	f002 fbbb 	bl	8006bf0 <HAL_PWREx_EnableOverDrive>
 800447a:	4603      	mov	r3, r0
 800447c:	2b00      	cmp	r3, #0
 800447e:	d001      	beq.n	8004484 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8004480:	f000 fc14 	bl	8004cac <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004484:	230f      	movs	r3, #15
 8004486:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800448a:	2302      	movs	r3, #2
 800448c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004490:	2300      	movs	r3, #0
 8004492:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004496:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800449a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800449e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80044a2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80044a6:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80044aa:	2107      	movs	r1, #7
 80044ac:	4618      	mov	r0, r3
 80044ae:	f002 fe93 	bl	80071d8 <HAL_RCC_ClockConfig>
 80044b2:	4603      	mov	r3, r0
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d001      	beq.n	80044bc <SystemClock_Config+0xf4>
  {
    Error_Handler();
 80044b8:	f000 fbf8 	bl	8004cac <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_CLK48;
 80044bc:	4b0c      	ldr	r3, [pc, #48]	; (80044f0 <SystemClock_Config+0x128>)
 80044be:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80044c0:	2300      	movs	r3, #0
 80044c2:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80044c4:	2300      	movs	r3, #0
 80044c6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80044ca:	f107 030c 	add.w	r3, r7, #12
 80044ce:	4618      	mov	r0, r3
 80044d0:	f003 f8b6 	bl	8007640 <HAL_RCCEx_PeriphCLKConfig>
 80044d4:	4603      	mov	r3, r0
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d001      	beq.n	80044de <SystemClock_Config+0x116>
  {
    Error_Handler();
 80044da:	f000 fbe7 	bl	8004cac <Error_Handler>
  }
}
 80044de:	bf00      	nop
 80044e0:	37d0      	adds	r7, #208	; 0xd0
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bd80      	pop	{r7, pc}
 80044e6:	bf00      	nop
 80044e8:	40023800 	.word	0x40023800
 80044ec:	40007000 	.word	0x40007000
 80044f0:	00200100 	.word	0x00200100

080044f4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b084      	sub	sp, #16
 80044f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80044fa:	463b      	mov	r3, r7
 80044fc:	2200      	movs	r2, #0
 80044fe:	601a      	str	r2, [r3, #0]
 8004500:	605a      	str	r2, [r3, #4]
 8004502:	609a      	str	r2, [r3, #8]
 8004504:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8004506:	4b30      	ldr	r3, [pc, #192]	; (80045c8 <MX_ADC1_Init+0xd4>)
 8004508:	4a30      	ldr	r2, [pc, #192]	; (80045cc <MX_ADC1_Init+0xd8>)
 800450a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800450c:	4b2e      	ldr	r3, [pc, #184]	; (80045c8 <MX_ADC1_Init+0xd4>)
 800450e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004512:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004514:	4b2c      	ldr	r3, [pc, #176]	; (80045c8 <MX_ADC1_Init+0xd4>)
 8004516:	2200      	movs	r2, #0
 8004518:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800451a:	4b2b      	ldr	r3, [pc, #172]	; (80045c8 <MX_ADC1_Init+0xd4>)
 800451c:	2201      	movs	r2, #1
 800451e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8004520:	4b29      	ldr	r3, [pc, #164]	; (80045c8 <MX_ADC1_Init+0xd4>)
 8004522:	2200      	movs	r2, #0
 8004524:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004526:	4b28      	ldr	r3, [pc, #160]	; (80045c8 <MX_ADC1_Init+0xd4>)
 8004528:	2200      	movs	r2, #0
 800452a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800452e:	4b26      	ldr	r3, [pc, #152]	; (80045c8 <MX_ADC1_Init+0xd4>)
 8004530:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004534:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 8004536:	4b24      	ldr	r3, [pc, #144]	; (80045c8 <MX_ADC1_Init+0xd4>)
 8004538:	f04f 6230 	mov.w	r2, #184549376	; 0xb000000
 800453c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800453e:	4b22      	ldr	r3, [pc, #136]	; (80045c8 <MX_ADC1_Init+0xd4>)
 8004540:	2200      	movs	r2, #0
 8004542:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 8004544:	4b20      	ldr	r3, [pc, #128]	; (80045c8 <MX_ADC1_Init+0xd4>)
 8004546:	2203      	movs	r2, #3
 8004548:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800454a:	4b1f      	ldr	r3, [pc, #124]	; (80045c8 <MX_ADC1_Init+0xd4>)
 800454c:	2201      	movs	r2, #1
 800454e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8004552:	4b1d      	ldr	r3, [pc, #116]	; (80045c8 <MX_ADC1_Init+0xd4>)
 8004554:	2200      	movs	r2, #0
 8004556:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004558:	481b      	ldr	r0, [pc, #108]	; (80045c8 <MX_ADC1_Init+0xd4>)
 800455a:	f000 ffaf 	bl	80054bc <HAL_ADC_Init>
 800455e:	4603      	mov	r3, r0
 8004560:	2b00      	cmp	r3, #0
 8004562:	d001      	beq.n	8004568 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8004564:	f000 fba2 	bl	8004cac <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8004568:	2301      	movs	r3, #1
 800456a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800456c:	2301      	movs	r3, #1
 800456e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8004570:	2301      	movs	r3, #1
 8004572:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004574:	463b      	mov	r3, r7
 8004576:	4619      	mov	r1, r3
 8004578:	4813      	ldr	r0, [pc, #76]	; (80045c8 <MX_ADC1_Init+0xd4>)
 800457a:	f001 f8f1 	bl	8005760 <HAL_ADC_ConfigChannel>
 800457e:	4603      	mov	r3, r0
 8004580:	2b00      	cmp	r3, #0
 8004582:	d001      	beq.n	8004588 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8004584:	f000 fb92 	bl	8004cac <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8004588:	2309      	movs	r3, #9
 800458a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800458c:	2302      	movs	r3, #2
 800458e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004590:	463b      	mov	r3, r7
 8004592:	4619      	mov	r1, r3
 8004594:	480c      	ldr	r0, [pc, #48]	; (80045c8 <MX_ADC1_Init+0xd4>)
 8004596:	f001 f8e3 	bl	8005760 <HAL_ADC_ConfigChannel>
 800459a:	4603      	mov	r3, r0
 800459c:	2b00      	cmp	r3, #0
 800459e:	d001      	beq.n	80045a4 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 80045a0:	f000 fb84 	bl	8004cac <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80045a4:	2308      	movs	r3, #8
 80045a6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80045a8:	2303      	movs	r3, #3
 80045aa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80045ac:	463b      	mov	r3, r7
 80045ae:	4619      	mov	r1, r3
 80045b0:	4805      	ldr	r0, [pc, #20]	; (80045c8 <MX_ADC1_Init+0xd4>)
 80045b2:	f001 f8d5 	bl	8005760 <HAL_ADC_ConfigChannel>
 80045b6:	4603      	mov	r3, r0
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d001      	beq.n	80045c0 <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 80045bc:	f000 fb76 	bl	8004cac <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80045c0:	bf00      	nop
 80045c2:	3710      	adds	r7, #16
 80045c4:	46bd      	mov	sp, r7
 80045c6:	bd80      	pop	{r7, pc}
 80045c8:	20005074 	.word	0x20005074
 80045cc:	40012000 	.word	0x40012000

080045d0 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 80045d4:	4b1b      	ldr	r3, [pc, #108]	; (8004644 <MX_SPI5_Init+0x74>)
 80045d6:	4a1c      	ldr	r2, [pc, #112]	; (8004648 <MX_SPI5_Init+0x78>)
 80045d8:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80045da:	4b1a      	ldr	r3, [pc, #104]	; (8004644 <MX_SPI5_Init+0x74>)
 80045dc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80045e0:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80045e2:	4b18      	ldr	r3, [pc, #96]	; (8004644 <MX_SPI5_Init+0x74>)
 80045e4:	2200      	movs	r2, #0
 80045e6:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80045e8:	4b16      	ldr	r3, [pc, #88]	; (8004644 <MX_SPI5_Init+0x74>)
 80045ea:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80045ee:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80045f0:	4b14      	ldr	r3, [pc, #80]	; (8004644 <MX_SPI5_Init+0x74>)
 80045f2:	2200      	movs	r2, #0
 80045f4:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_2EDGE;
 80045f6:	4b13      	ldr	r3, [pc, #76]	; (8004644 <MX_SPI5_Init+0x74>)
 80045f8:	2201      	movs	r2, #1
 80045fa:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80045fc:	4b11      	ldr	r3, [pc, #68]	; (8004644 <MX_SPI5_Init+0x74>)
 80045fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004602:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8004604:	4b0f      	ldr	r3, [pc, #60]	; (8004644 <MX_SPI5_Init+0x74>)
 8004606:	2218      	movs	r2, #24
 8004608:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800460a:	4b0e      	ldr	r3, [pc, #56]	; (8004644 <MX_SPI5_Init+0x74>)
 800460c:	2200      	movs	r2, #0
 800460e:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8004610:	4b0c      	ldr	r3, [pc, #48]	; (8004644 <MX_SPI5_Init+0x74>)
 8004612:	2200      	movs	r2, #0
 8004614:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004616:	4b0b      	ldr	r3, [pc, #44]	; (8004644 <MX_SPI5_Init+0x74>)
 8004618:	2200      	movs	r2, #0
 800461a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 7;
 800461c:	4b09      	ldr	r3, [pc, #36]	; (8004644 <MX_SPI5_Init+0x74>)
 800461e:	2207      	movs	r2, #7
 8004620:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi5.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004622:	4b08      	ldr	r3, [pc, #32]	; (8004644 <MX_SPI5_Init+0x74>)
 8004624:	2200      	movs	r2, #0
 8004626:	631a      	str	r2, [r3, #48]	; 0x30
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8004628:	4b06      	ldr	r3, [pc, #24]	; (8004644 <MX_SPI5_Init+0x74>)
 800462a:	2200      	movs	r2, #0
 800462c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 800462e:	4805      	ldr	r0, [pc, #20]	; (8004644 <MX_SPI5_Init+0x74>)
 8004630:	f003 fb50 	bl	8007cd4 <HAL_SPI_Init>
 8004634:	4603      	mov	r3, r0
 8004636:	2b00      	cmp	r3, #0
 8004638:	d001      	beq.n	800463e <MX_SPI5_Init+0x6e>
  {
    Error_Handler();
 800463a:	f000 fb37 	bl	8004cac <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 800463e:	bf00      	nop
 8004640:	bd80      	pop	{r7, pc}
 8004642:	bf00      	nop
 8004644:	20004b38 	.word	0x20004b38
 8004648:	40015000 	.word	0x40015000

0800464c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b09a      	sub	sp, #104	; 0x68
 8004650:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004652:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004656:	2200      	movs	r2, #0
 8004658:	601a      	str	r2, [r3, #0]
 800465a:	605a      	str	r2, [r3, #4]
 800465c:	609a      	str	r2, [r3, #8]
 800465e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004660:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004664:	2200      	movs	r2, #0
 8004666:	601a      	str	r2, [r3, #0]
 8004668:	605a      	str	r2, [r3, #4]
 800466a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800466c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004670:	2200      	movs	r2, #0
 8004672:	601a      	str	r2, [r3, #0]
 8004674:	605a      	str	r2, [r3, #4]
 8004676:	609a      	str	r2, [r3, #8]
 8004678:	60da      	str	r2, [r3, #12]
 800467a:	611a      	str	r2, [r3, #16]
 800467c:	615a      	str	r2, [r3, #20]
 800467e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004680:	1d3b      	adds	r3, r7, #4
 8004682:	222c      	movs	r2, #44	; 0x2c
 8004684:	2100      	movs	r1, #0
 8004686:	4618      	mov	r0, r3
 8004688:	f009 fe80 	bl	800e38c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800468c:	4b4f      	ldr	r3, [pc, #316]	; (80047cc <MX_TIM1_Init+0x180>)
 800468e:	4a50      	ldr	r2, [pc, #320]	; (80047d0 <MX_TIM1_Init+0x184>)
 8004690:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8004692:	4b4e      	ldr	r3, [pc, #312]	; (80047cc <MX_TIM1_Init+0x180>)
 8004694:	2200      	movs	r2, #0
 8004696:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004698:	4b4c      	ldr	r3, [pc, #304]	; (80047cc <MX_TIM1_Init+0x180>)
 800469a:	2200      	movs	r2, #0
 800469c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000;
 800469e:	4b4b      	ldr	r3, [pc, #300]	; (80047cc <MX_TIM1_Init+0x180>)
 80046a0:	f242 7210 	movw	r2, #10000	; 0x2710
 80046a4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80046a6:	4b49      	ldr	r3, [pc, #292]	; (80047cc <MX_TIM1_Init+0x180>)
 80046a8:	2200      	movs	r2, #0
 80046aa:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80046ac:	4b47      	ldr	r3, [pc, #284]	; (80047cc <MX_TIM1_Init+0x180>)
 80046ae:	2200      	movs	r2, #0
 80046b0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80046b2:	4b46      	ldr	r3, [pc, #280]	; (80047cc <MX_TIM1_Init+0x180>)
 80046b4:	2280      	movs	r2, #128	; 0x80
 80046b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80046b8:	4844      	ldr	r0, [pc, #272]	; (80047cc <MX_TIM1_Init+0x180>)
 80046ba:	f004 f897 	bl	80087ec <HAL_TIM_Base_Init>
 80046be:	4603      	mov	r3, r0
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d001      	beq.n	80046c8 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80046c4:	f000 faf2 	bl	8004cac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80046c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80046cc:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80046ce:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80046d2:	4619      	mov	r1, r3
 80046d4:	483d      	ldr	r0, [pc, #244]	; (80047cc <MX_TIM1_Init+0x180>)
 80046d6:	f004 fe15 	bl	8009304 <HAL_TIM_ConfigClockSource>
 80046da:	4603      	mov	r3, r0
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d001      	beq.n	80046e4 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80046e0:	f000 fae4 	bl	8004cac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80046e4:	4839      	ldr	r0, [pc, #228]	; (80047cc <MX_TIM1_Init+0x180>)
 80046e6:	f004 f9b2 	bl	8008a4e <HAL_TIM_PWM_Init>
 80046ea:	4603      	mov	r3, r0
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d001      	beq.n	80046f4 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80046f0:	f000 fadc 	bl	8004cac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80046f4:	2320      	movs	r3, #32
 80046f6:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80046f8:	2300      	movs	r3, #0
 80046fa:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80046fc:	2300      	movs	r3, #0
 80046fe:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004700:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004704:	4619      	mov	r1, r3
 8004706:	4831      	ldr	r0, [pc, #196]	; (80047cc <MX_TIM1_Init+0x180>)
 8004708:	f005 fc3c 	bl	8009f84 <HAL_TIMEx_MasterConfigSynchronization>
 800470c:	4603      	mov	r3, r0
 800470e:	2b00      	cmp	r3, #0
 8004710:	d001      	beq.n	8004716 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8004712:	f000 facb 	bl	8004cac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8004716:	2370      	movs	r3, #112	; 0x70
 8004718:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 800471a:	2300      	movs	r3, #0
 800471c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800471e:	2300      	movs	r3, #0
 8004720:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004722:	2300      	movs	r3, #0
 8004724:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004726:	2300      	movs	r3, #0
 8004728:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800472a:	2300      	movs	r3, #0
 800472c:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800472e:	2300      	movs	r3, #0
 8004730:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004732:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004736:	2200      	movs	r2, #0
 8004738:	4619      	mov	r1, r3
 800473a:	4824      	ldr	r0, [pc, #144]	; (80047cc <MX_TIM1_Init+0x180>)
 800473c:	f004 fcd2 	bl	80090e4 <HAL_TIM_PWM_ConfigChannel>
 8004740:	4603      	mov	r3, r0
 8004742:	2b00      	cmp	r3, #0
 8004744:	d001      	beq.n	800474a <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8004746:	f000 fab1 	bl	8004cac <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800474a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800474e:	2204      	movs	r2, #4
 8004750:	4619      	mov	r1, r3
 8004752:	481e      	ldr	r0, [pc, #120]	; (80047cc <MX_TIM1_Init+0x180>)
 8004754:	f004 fcc6 	bl	80090e4 <HAL_TIM_PWM_ConfigChannel>
 8004758:	4603      	mov	r3, r0
 800475a:	2b00      	cmp	r3, #0
 800475c:	d001      	beq.n	8004762 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 800475e:	f000 faa5 	bl	8004cac <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004762:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004766:	2208      	movs	r2, #8
 8004768:	4619      	mov	r1, r3
 800476a:	4818      	ldr	r0, [pc, #96]	; (80047cc <MX_TIM1_Init+0x180>)
 800476c:	f004 fcba 	bl	80090e4 <HAL_TIM_PWM_ConfigChannel>
 8004770:	4603      	mov	r3, r0
 8004772:	2b00      	cmp	r3, #0
 8004774:	d001      	beq.n	800477a <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 8004776:	f000 fa99 	bl	8004cac <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800477a:	2300      	movs	r3, #0
 800477c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800477e:	2300      	movs	r3, #0
 8004780:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004782:	2300      	movs	r3, #0
 8004784:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 75;
 8004786:	234b      	movs	r3, #75	; 0x4b
 8004788:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800478a:	2300      	movs	r3, #0
 800478c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800478e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004792:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8004794:	2300      	movs	r3, #0
 8004796:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8004798:	2300      	movs	r3, #0
 800479a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800479c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80047a0:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80047a2:	2300      	movs	r3, #0
 80047a4:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80047a6:	2300      	movs	r3, #0
 80047a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80047aa:	1d3b      	adds	r3, r7, #4
 80047ac:	4619      	mov	r1, r3
 80047ae:	4807      	ldr	r0, [pc, #28]	; (80047cc <MX_TIM1_Init+0x180>)
 80047b0:	f005 fc76 	bl	800a0a0 <HAL_TIMEx_ConfigBreakDeadTime>
 80047b4:	4603      	mov	r3, r0
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d001      	beq.n	80047be <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 80047ba:	f000 fa77 	bl	8004cac <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80047be:	4803      	ldr	r0, [pc, #12]	; (80047cc <MX_TIM1_Init+0x180>)
 80047c0:	f000 fbba 	bl	8004f38 <HAL_TIM_MspPostInit>

}
 80047c4:	bf00      	nop
 80047c6:	3768      	adds	r7, #104	; 0x68
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bd80      	pop	{r7, pc}
 80047cc:	2000511c 	.word	0x2000511c
 80047d0:	40010000 	.word	0x40010000

080047d4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b08c      	sub	sp, #48	; 0x30
 80047d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80047da:	f107 0320 	add.w	r3, r7, #32
 80047de:	2200      	movs	r2, #0
 80047e0:	601a      	str	r2, [r3, #0]
 80047e2:	605a      	str	r2, [r3, #4]
 80047e4:	609a      	str	r2, [r3, #8]
 80047e6:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80047e8:	f107 030c 	add.w	r3, r7, #12
 80047ec:	2200      	movs	r2, #0
 80047ee:	601a      	str	r2, [r3, #0]
 80047f0:	605a      	str	r2, [r3, #4]
 80047f2:	609a      	str	r2, [r3, #8]
 80047f4:	60da      	str	r2, [r3, #12]
 80047f6:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80047f8:	463b      	mov	r3, r7
 80047fa:	2200      	movs	r2, #0
 80047fc:	601a      	str	r2, [r3, #0]
 80047fe:	605a      	str	r2, [r3, #4]
 8004800:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004802:	4b29      	ldr	r3, [pc, #164]	; (80048a8 <MX_TIM2_Init+0xd4>)
 8004804:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004808:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800480a:	4b27      	ldr	r3, [pc, #156]	; (80048a8 <MX_TIM2_Init+0xd4>)
 800480c:	2200      	movs	r2, #0
 800480e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004810:	4b25      	ldr	r3, [pc, #148]	; (80048a8 <MX_TIM2_Init+0xd4>)
 8004812:	2200      	movs	r2, #0
 8004814:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 150;
 8004816:	4b24      	ldr	r3, [pc, #144]	; (80048a8 <MX_TIM2_Init+0xd4>)
 8004818:	2296      	movs	r2, #150	; 0x96
 800481a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800481c:	4b22      	ldr	r3, [pc, #136]	; (80048a8 <MX_TIM2_Init+0xd4>)
 800481e:	2200      	movs	r2, #0
 8004820:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004822:	4b21      	ldr	r3, [pc, #132]	; (80048a8 <MX_TIM2_Init+0xd4>)
 8004824:	2200      	movs	r2, #0
 8004826:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004828:	481f      	ldr	r0, [pc, #124]	; (80048a8 <MX_TIM2_Init+0xd4>)
 800482a:	f003 ffdf 	bl	80087ec <HAL_TIM_Base_Init>
 800482e:	4603      	mov	r3, r0
 8004830:	2b00      	cmp	r3, #0
 8004832:	d001      	beq.n	8004838 <MX_TIM2_Init+0x64>
  {
    Error_Handler();
 8004834:	f000 fa3a 	bl	8004cac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004838:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800483c:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800483e:	f107 0320 	add.w	r3, r7, #32
 8004842:	4619      	mov	r1, r3
 8004844:	4818      	ldr	r0, [pc, #96]	; (80048a8 <MX_TIM2_Init+0xd4>)
 8004846:	f004 fd5d 	bl	8009304 <HAL_TIM_ConfigClockSource>
 800484a:	4603      	mov	r3, r0
 800484c:	2b00      	cmp	r3, #0
 800484e:	d001      	beq.n	8004854 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8004850:	f000 fa2c 	bl	8004cac <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim2, TIM_OPMODE_SINGLE) != HAL_OK)
 8004854:	2108      	movs	r1, #8
 8004856:	4814      	ldr	r0, [pc, #80]	; (80048a8 <MX_TIM2_Init+0xd4>)
 8004858:	f004 fa54 	bl	8008d04 <HAL_TIM_OnePulse_Init>
 800485c:	4603      	mov	r3, r0
 800485e:	2b00      	cmp	r3, #0
 8004860:	d001      	beq.n	8004866 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8004862:	f000 fa23 	bl	8004cac <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8004866:	2306      	movs	r3, #6
 8004868:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 800486a:	2300      	movs	r3, #0
 800486c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 800486e:	f107 030c 	add.w	r3, r7, #12
 8004872:	4619      	mov	r1, r3
 8004874:	480c      	ldr	r0, [pc, #48]	; (80048a8 <MX_TIM2_Init+0xd4>)
 8004876:	f004 fe0b 	bl	8009490 <HAL_TIM_SlaveConfigSynchro>
 800487a:	4603      	mov	r3, r0
 800487c:	2b00      	cmp	r3, #0
 800487e:	d001      	beq.n	8004884 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8004880:	f000 fa14 	bl	8004cac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8004884:	2320      	movs	r3, #32
 8004886:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004888:	2300      	movs	r3, #0
 800488a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800488c:	463b      	mov	r3, r7
 800488e:	4619      	mov	r1, r3
 8004890:	4805      	ldr	r0, [pc, #20]	; (80048a8 <MX_TIM2_Init+0xd4>)
 8004892:	f005 fb77 	bl	8009f84 <HAL_TIMEx_MasterConfigSynchronization>
 8004896:	4603      	mov	r3, r0
 8004898:	2b00      	cmp	r3, #0
 800489a:	d001      	beq.n	80048a0 <MX_TIM2_Init+0xcc>
  {
    Error_Handler();
 800489c:	f000 fa06 	bl	8004cac <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80048a0:	bf00      	nop
 80048a2:	3730      	adds	r7, #48	; 0x30
 80048a4:	46bd      	mov	sp, r7
 80048a6:	bd80      	pop	{r7, pc}
 80048a8:	20005168 	.word	0x20005168

080048ac <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b08e      	sub	sp, #56	; 0x38
 80048b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80048b2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80048b6:	2200      	movs	r2, #0
 80048b8:	601a      	str	r2, [r3, #0]
 80048ba:	605a      	str	r2, [r3, #4]
 80048bc:	609a      	str	r2, [r3, #8]
 80048be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80048c0:	f107 031c 	add.w	r3, r7, #28
 80048c4:	2200      	movs	r2, #0
 80048c6:	601a      	str	r2, [r3, #0]
 80048c8:	605a      	str	r2, [r3, #4]
 80048ca:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80048cc:	463b      	mov	r3, r7
 80048ce:	2200      	movs	r2, #0
 80048d0:	601a      	str	r2, [r3, #0]
 80048d2:	605a      	str	r2, [r3, #4]
 80048d4:	609a      	str	r2, [r3, #8]
 80048d6:	60da      	str	r2, [r3, #12]
 80048d8:	611a      	str	r2, [r3, #16]
 80048da:	615a      	str	r2, [r3, #20]
 80048dc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80048de:	4b2c      	ldr	r3, [pc, #176]	; (8004990 <MX_TIM4_Init+0xe4>)
 80048e0:	4a2c      	ldr	r2, [pc, #176]	; (8004994 <MX_TIM4_Init+0xe8>)
 80048e2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 21600;
 80048e4:	4b2a      	ldr	r3, [pc, #168]	; (8004990 <MX_TIM4_Init+0xe4>)
 80048e6:	f245 4260 	movw	r2, #21600	; 0x5460
 80048ea:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80048ec:	4b28      	ldr	r3, [pc, #160]	; (8004990 <MX_TIM4_Init+0xe4>)
 80048ee:	2200      	movs	r2, #0
 80048f0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80048f2:	4b27      	ldr	r3, [pc, #156]	; (8004990 <MX_TIM4_Init+0xe4>)
 80048f4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80048f8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80048fa:	4b25      	ldr	r3, [pc, #148]	; (8004990 <MX_TIM4_Init+0xe4>)
 80048fc:	2200      	movs	r2, #0
 80048fe:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004900:	4b23      	ldr	r3, [pc, #140]	; (8004990 <MX_TIM4_Init+0xe4>)
 8004902:	2280      	movs	r2, #128	; 0x80
 8004904:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8004906:	4822      	ldr	r0, [pc, #136]	; (8004990 <MX_TIM4_Init+0xe4>)
 8004908:	f003 ff70 	bl	80087ec <HAL_TIM_Base_Init>
 800490c:	4603      	mov	r3, r0
 800490e:	2b00      	cmp	r3, #0
 8004910:	d001      	beq.n	8004916 <MX_TIM4_Init+0x6a>
  {
    Error_Handler();
 8004912:	f000 f9cb 	bl	8004cac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004916:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800491a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800491c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004920:	4619      	mov	r1, r3
 8004922:	481b      	ldr	r0, [pc, #108]	; (8004990 <MX_TIM4_Init+0xe4>)
 8004924:	f004 fcee 	bl	8009304 <HAL_TIM_ConfigClockSource>
 8004928:	4603      	mov	r3, r0
 800492a:	2b00      	cmp	r3, #0
 800492c:	d001      	beq.n	8004932 <MX_TIM4_Init+0x86>
  {
    Error_Handler();
 800492e:	f000 f9bd 	bl	8004cac <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 8004932:	4817      	ldr	r0, [pc, #92]	; (8004990 <MX_TIM4_Init+0xe4>)
 8004934:	f004 f82a 	bl	800898c <HAL_TIM_OC_Init>
 8004938:	4603      	mov	r3, r0
 800493a:	2b00      	cmp	r3, #0
 800493c:	d001      	beq.n	8004942 <MX_TIM4_Init+0x96>
  {
    Error_Handler();
 800493e:	f000 f9b5 	bl	8004cac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8004942:	2320      	movs	r3, #32
 8004944:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004946:	2300      	movs	r3, #0
 8004948:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800494a:	f107 031c 	add.w	r3, r7, #28
 800494e:	4619      	mov	r1, r3
 8004950:	480f      	ldr	r0, [pc, #60]	; (8004990 <MX_TIM4_Init+0xe4>)
 8004952:	f005 fb17 	bl	8009f84 <HAL_TIMEx_MasterConfigSynchronization>
 8004956:	4603      	mov	r3, r0
 8004958:	2b00      	cmp	r3, #0
 800495a:	d001      	beq.n	8004960 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 800495c:	f000 f9a6 	bl	8004cac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8004960:	2300      	movs	r3, #0
 8004962:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8004964:	2300      	movs	r3, #0
 8004966:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004968:	2300      	movs	r3, #0
 800496a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800496c:	2300      	movs	r3, #0
 800496e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004970:	463b      	mov	r3, r7
 8004972:	220c      	movs	r2, #12
 8004974:	4619      	mov	r1, r3
 8004976:	4806      	ldr	r0, [pc, #24]	; (8004990 <MX_TIM4_Init+0xe4>)
 8004978:	f004 fb3e 	bl	8008ff8 <HAL_TIM_OC_ConfigChannel>
 800497c:	4603      	mov	r3, r0
 800497e:	2b00      	cmp	r3, #0
 8004980:	d001      	beq.n	8004986 <MX_TIM4_Init+0xda>
  {
    Error_Handler();
 8004982:	f000 f993 	bl	8004cac <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8004986:	bf00      	nop
 8004988:	3738      	adds	r7, #56	; 0x38
 800498a:	46bd      	mov	sp, r7
 800498c:	bd80      	pop	{r7, pc}
 800498e:	bf00      	nop
 8004990:	20004b9c 	.word	0x20004b9c
 8004994:	40000800 	.word	0x40000800

08004998 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800499c:	4b14      	ldr	r3, [pc, #80]	; (80049f0 <MX_USART3_UART_Init+0x58>)
 800499e:	4a15      	ldr	r2, [pc, #84]	; (80049f4 <MX_USART3_UART_Init+0x5c>)
 80049a0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80049a2:	4b13      	ldr	r3, [pc, #76]	; (80049f0 <MX_USART3_UART_Init+0x58>)
 80049a4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80049a8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80049aa:	4b11      	ldr	r3, [pc, #68]	; (80049f0 <MX_USART3_UART_Init+0x58>)
 80049ac:	2200      	movs	r2, #0
 80049ae:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80049b0:	4b0f      	ldr	r3, [pc, #60]	; (80049f0 <MX_USART3_UART_Init+0x58>)
 80049b2:	2200      	movs	r2, #0
 80049b4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80049b6:	4b0e      	ldr	r3, [pc, #56]	; (80049f0 <MX_USART3_UART_Init+0x58>)
 80049b8:	2200      	movs	r2, #0
 80049ba:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80049bc:	4b0c      	ldr	r3, [pc, #48]	; (80049f0 <MX_USART3_UART_Init+0x58>)
 80049be:	220c      	movs	r2, #12
 80049c0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80049c2:	4b0b      	ldr	r3, [pc, #44]	; (80049f0 <MX_USART3_UART_Init+0x58>)
 80049c4:	2200      	movs	r2, #0
 80049c6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80049c8:	4b09      	ldr	r3, [pc, #36]	; (80049f0 <MX_USART3_UART_Init+0x58>)
 80049ca:	2200      	movs	r2, #0
 80049cc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80049ce:	4b08      	ldr	r3, [pc, #32]	; (80049f0 <MX_USART3_UART_Init+0x58>)
 80049d0:	2200      	movs	r2, #0
 80049d2:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80049d4:	4b06      	ldr	r3, [pc, #24]	; (80049f0 <MX_USART3_UART_Init+0x58>)
 80049d6:	2200      	movs	r2, #0
 80049d8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80049da:	4805      	ldr	r0, [pc, #20]	; (80049f0 <MX_USART3_UART_Init+0x58>)
 80049dc:	f005 fc21 	bl	800a222 <HAL_UART_Init>
 80049e0:	4603      	mov	r3, r0
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d001      	beq.n	80049ea <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80049e6:	f000 f961 	bl	8004cac <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80049ea:	bf00      	nop
 80049ec:	bd80      	pop	{r7, pc}
 80049ee:	bf00      	nop
 80049f0:	20004be8 	.word	0x20004be8
 80049f4:	40004800 	.word	0x40004800

080049f8 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80049fc:	4b14      	ldr	r3, [pc, #80]	; (8004a50 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80049fe:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8004a02:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8004a04:	4b12      	ldr	r3, [pc, #72]	; (8004a50 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8004a06:	2206      	movs	r2, #6
 8004a08:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8004a0a:	4b11      	ldr	r3, [pc, #68]	; (8004a50 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8004a10:	4b0f      	ldr	r3, [pc, #60]	; (8004a50 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8004a12:	2202      	movs	r2, #2
 8004a14:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8004a16:	4b0e      	ldr	r3, [pc, #56]	; (8004a50 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8004a18:	2200      	movs	r2, #0
 8004a1a:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8004a1c:	4b0c      	ldr	r3, [pc, #48]	; (8004a50 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8004a1e:	2200      	movs	r2, #0
 8004a20:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8004a22:	4b0b      	ldr	r3, [pc, #44]	; (8004a50 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8004a24:	2200      	movs	r2, #0
 8004a26:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8004a28:	4b09      	ldr	r3, [pc, #36]	; (8004a50 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8004a2e:	4b08      	ldr	r3, [pc, #32]	; (8004a50 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8004a30:	2200      	movs	r2, #0
 8004a32:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8004a34:	4b06      	ldr	r3, [pc, #24]	; (8004a50 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8004a36:	2200      	movs	r2, #0
 8004a38:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8004a3a:	4805      	ldr	r0, [pc, #20]	; (8004a50 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8004a3c:	f001 ff7f 	bl	800693e <HAL_PCD_Init>
 8004a40:	4603      	mov	r3, r0
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d001      	beq.n	8004a4a <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8004a46:	f000 f931 	bl	8004cac <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8004a4a:	bf00      	nop
 8004a4c:	bd80      	pop	{r7, pc}
 8004a4e:	bf00      	nop
 8004a50:	20004c6c 	.word	0x20004c6c

08004a54 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b082      	sub	sp, #8
 8004a58:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8004a5a:	4b0c      	ldr	r3, [pc, #48]	; (8004a8c <MX_DMA_Init+0x38>)
 8004a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a5e:	4a0b      	ldr	r2, [pc, #44]	; (8004a8c <MX_DMA_Init+0x38>)
 8004a60:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004a64:	6313      	str	r3, [r2, #48]	; 0x30
 8004a66:	4b09      	ldr	r3, [pc, #36]	; (8004a8c <MX_DMA_Init+0x38>)
 8004a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a6a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a6e:	607b      	str	r3, [r7, #4]
 8004a70:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8004a72:	2200      	movs	r2, #0
 8004a74:	2105      	movs	r1, #5
 8004a76:	2038      	movs	r0, #56	; 0x38
 8004a78:	f001 f9f0 	bl	8005e5c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8004a7c:	2038      	movs	r0, #56	; 0x38
 8004a7e:	f001 fa09 	bl	8005e94 <HAL_NVIC_EnableIRQ>

}
 8004a82:	bf00      	nop
 8004a84:	3708      	adds	r7, #8
 8004a86:	46bd      	mov	sp, r7
 8004a88:	bd80      	pop	{r7, pc}
 8004a8a:	bf00      	nop
 8004a8c:	40023800 	.word	0x40023800

08004a90 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b08c      	sub	sp, #48	; 0x30
 8004a94:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a96:	f107 031c 	add.w	r3, r7, #28
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	601a      	str	r2, [r3, #0]
 8004a9e:	605a      	str	r2, [r3, #4]
 8004aa0:	609a      	str	r2, [r3, #8]
 8004aa2:	60da      	str	r2, [r3, #12]
 8004aa4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004aa6:	4b4f      	ldr	r3, [pc, #316]	; (8004be4 <MX_GPIO_Init+0x154>)
 8004aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aaa:	4a4e      	ldr	r2, [pc, #312]	; (8004be4 <MX_GPIO_Init+0x154>)
 8004aac:	f043 0304 	orr.w	r3, r3, #4
 8004ab0:	6313      	str	r3, [r2, #48]	; 0x30
 8004ab2:	4b4c      	ldr	r3, [pc, #304]	; (8004be4 <MX_GPIO_Init+0x154>)
 8004ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ab6:	f003 0304 	and.w	r3, r3, #4
 8004aba:	61bb      	str	r3, [r7, #24]
 8004abc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004abe:	4b49      	ldr	r3, [pc, #292]	; (8004be4 <MX_GPIO_Init+0x154>)
 8004ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ac2:	4a48      	ldr	r2, [pc, #288]	; (8004be4 <MX_GPIO_Init+0x154>)
 8004ac4:	f043 0320 	orr.w	r3, r3, #32
 8004ac8:	6313      	str	r3, [r2, #48]	; 0x30
 8004aca:	4b46      	ldr	r3, [pc, #280]	; (8004be4 <MX_GPIO_Init+0x154>)
 8004acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ace:	f003 0320 	and.w	r3, r3, #32
 8004ad2:	617b      	str	r3, [r7, #20]
 8004ad4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004ad6:	4b43      	ldr	r3, [pc, #268]	; (8004be4 <MX_GPIO_Init+0x154>)
 8004ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ada:	4a42      	ldr	r2, [pc, #264]	; (8004be4 <MX_GPIO_Init+0x154>)
 8004adc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004ae0:	6313      	str	r3, [r2, #48]	; 0x30
 8004ae2:	4b40      	ldr	r3, [pc, #256]	; (8004be4 <MX_GPIO_Init+0x154>)
 8004ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ae6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004aea:	613b      	str	r3, [r7, #16]
 8004aec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004aee:	4b3d      	ldr	r3, [pc, #244]	; (8004be4 <MX_GPIO_Init+0x154>)
 8004af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004af2:	4a3c      	ldr	r2, [pc, #240]	; (8004be4 <MX_GPIO_Init+0x154>)
 8004af4:	f043 0301 	orr.w	r3, r3, #1
 8004af8:	6313      	str	r3, [r2, #48]	; 0x30
 8004afa:	4b3a      	ldr	r3, [pc, #232]	; (8004be4 <MX_GPIO_Init+0x154>)
 8004afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004afe:	f003 0301 	and.w	r3, r3, #1
 8004b02:	60fb      	str	r3, [r7, #12]
 8004b04:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b06:	4b37      	ldr	r3, [pc, #220]	; (8004be4 <MX_GPIO_Init+0x154>)
 8004b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b0a:	4a36      	ldr	r2, [pc, #216]	; (8004be4 <MX_GPIO_Init+0x154>)
 8004b0c:	f043 0302 	orr.w	r3, r3, #2
 8004b10:	6313      	str	r3, [r2, #48]	; 0x30
 8004b12:	4b34      	ldr	r3, [pc, #208]	; (8004be4 <MX_GPIO_Init+0x154>)
 8004b14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b16:	f003 0302 	and.w	r3, r3, #2
 8004b1a:	60bb      	str	r3, [r7, #8]
 8004b1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004b1e:	4b31      	ldr	r3, [pc, #196]	; (8004be4 <MX_GPIO_Init+0x154>)
 8004b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b22:	4a30      	ldr	r2, [pc, #192]	; (8004be4 <MX_GPIO_Init+0x154>)
 8004b24:	f043 0308 	orr.w	r3, r3, #8
 8004b28:	6313      	str	r3, [r2, #48]	; 0x30
 8004b2a:	4b2e      	ldr	r3, [pc, #184]	; (8004be4 <MX_GPIO_Init+0x154>)
 8004b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b2e:	f003 0308 	and.w	r3, r3, #8
 8004b32:	607b      	str	r3, [r7, #4]
 8004b34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8004b36:	4b2b      	ldr	r3, [pc, #172]	; (8004be4 <MX_GPIO_Init+0x154>)
 8004b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b3a:	4a2a      	ldr	r2, [pc, #168]	; (8004be4 <MX_GPIO_Init+0x154>)
 8004b3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004b40:	6313      	str	r3, [r2, #48]	; 0x30
 8004b42:	4b28      	ldr	r3, [pc, #160]	; (8004be4 <MX_GPIO_Init+0x154>)
 8004b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b4a:	603b      	str	r3, [r7, #0]
 8004b4c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ENC_SPI_CS_GPIO_Port, ENC_SPI_CS_Pin, GPIO_PIN_RESET);
 8004b4e:	2200      	movs	r2, #0
 8004b50:	2110      	movs	r1, #16
 8004b52:	4825      	ldr	r0, [pc, #148]	; (8004be8 <MX_GPIO_Init+0x158>)
 8004b54:	f001 fec0 	bl	80068d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);
 8004b58:	2200      	movs	r2, #0
 8004b5a:	2140      	movs	r1, #64	; 0x40
 8004b5c:	4823      	ldr	r0, [pc, #140]	; (8004bec <MX_GPIO_Init+0x15c>)
 8004b5e:	f001 febb 	bl	80068d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8004b62:	2200      	movs	r2, #0
 8004b64:	2180      	movs	r1, #128	; 0x80
 8004b66:	4822      	ldr	r0, [pc, #136]	; (8004bf0 <MX_GPIO_Init+0x160>)
 8004b68:	f001 feb6 	bl	80068d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8004b6c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004b70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004b72:	4b20      	ldr	r3, [pc, #128]	; (8004bf4 <MX_GPIO_Init+0x164>)
 8004b74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b76:	2300      	movs	r3, #0
 8004b78:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8004b7a:	f107 031c 	add.w	r3, r7, #28
 8004b7e:	4619      	mov	r1, r3
 8004b80:	481d      	ldr	r0, [pc, #116]	; (8004bf8 <MX_GPIO_Init+0x168>)
 8004b82:	f001 fd0d 	bl	80065a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENC_SPI_CS_Pin */
  GPIO_InitStruct.Pin = ENC_SPI_CS_Pin;
 8004b86:	2310      	movs	r3, #16
 8004b88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b8e:	2300      	movs	r3, #0
 8004b90:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004b92:	2302      	movs	r3, #2
 8004b94:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(ENC_SPI_CS_GPIO_Port, &GPIO_InitStruct);
 8004b96:	f107 031c 	add.w	r3, r7, #28
 8004b9a:	4619      	mov	r1, r3
 8004b9c:	4812      	ldr	r0, [pc, #72]	; (8004be8 <MX_GPIO_Init+0x158>)
 8004b9e:	f001 fcff 	bl	80065a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004ba2:	2340      	movs	r3, #64	; 0x40
 8004ba4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004baa:	2300      	movs	r3, #0
 8004bac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004bae:	2300      	movs	r3, #0
 8004bb0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004bb2:	f107 031c 	add.w	r3, r7, #28
 8004bb6:	4619      	mov	r1, r3
 8004bb8:	480c      	ldr	r0, [pc, #48]	; (8004bec <MX_GPIO_Init+0x15c>)
 8004bba:	f001 fcf1 	bl	80065a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8004bbe:	2380      	movs	r3, #128	; 0x80
 8004bc0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004bca:	2300      	movs	r3, #0
 8004bcc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8004bce:	f107 031c 	add.w	r3, r7, #28
 8004bd2:	4619      	mov	r1, r3
 8004bd4:	4806      	ldr	r0, [pc, #24]	; (8004bf0 <MX_GPIO_Init+0x160>)
 8004bd6:	f001 fce3 	bl	80065a0 <HAL_GPIO_Init>

}
 8004bda:	bf00      	nop
 8004bdc:	3730      	adds	r7, #48	; 0x30
 8004bde:	46bd      	mov	sp, r7
 8004be0:	bd80      	pop	{r7, pc}
 8004be2:	bf00      	nop
 8004be4:	40023800 	.word	0x40023800
 8004be8:	40020000 	.word	0x40020000
 8004bec:	40021800 	.word	0x40021800
 8004bf0:	40020400 	.word	0x40020400
 8004bf4:	10110000 	.word	0x10110000
 8004bf8:	40020800 	.word	0x40020800

08004bfc <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b082      	sub	sp, #8
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
  HAL_UART_Transmit(dbprint_uart, (uint8_t *)&ch, 1, 0xFFFF);
 8004c04:	4b06      	ldr	r3, [pc, #24]	; (8004c20 <__io_putchar+0x24>)
 8004c06:	6818      	ldr	r0, [r3, #0]
 8004c08:	1d39      	adds	r1, r7, #4
 8004c0a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004c0e:	2201      	movs	r2, #1
 8004c10:	f005 fb55 	bl	800a2be <HAL_UART_Transmit>

  return ch;
 8004c14:	687b      	ldr	r3, [r7, #4]
}
 8004c16:	4618      	mov	r0, r3
 8004c18:	3708      	adds	r7, #8
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}
 8004c1e:	bf00      	nop
 8004c20:	200051b4 	.word	0x200051b4

08004c24 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b084      	sub	sp, #16
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
  /* This is called after the conversion is completed */
//  printf("hay\r\n");
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	60fb      	str	r3, [r7, #12]
	if (motor_control_task_handle != NULL) {
 8004c30:	4b0d      	ldr	r3, [pc, #52]	; (8004c68 <HAL_ADC_ConvCpltCallback+0x44>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d012      	beq.n	8004c5e <HAL_ADC_ConvCpltCallback+0x3a>
		vTaskNotifyGiveFromISR((TaskHandle_t)motor_control_task_handle, &xHigherPriorityTaskWoken);
 8004c38:	4b0b      	ldr	r3, [pc, #44]	; (8004c68 <HAL_ADC_ConvCpltCallback+0x44>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f107 020c 	add.w	r2, r7, #12
 8004c40:	4611      	mov	r1, r2
 8004c42:	4618      	mov	r0, r3
 8004c44:	f008 f996 	bl	800cf74 <vTaskNotifyGiveFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d007      	beq.n	8004c5e <HAL_ADC_ConvCpltCallback+0x3a>
 8004c4e:	4b07      	ldr	r3, [pc, #28]	; (8004c6c <HAL_ADC_ConvCpltCallback+0x48>)
 8004c50:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c54:	601a      	str	r2, [r3, #0]
 8004c56:	f3bf 8f4f 	dsb	sy
 8004c5a:	f3bf 8f6f 	isb	sy
	}
}
 8004c5e:	bf00      	nop
 8004c60:	3710      	adds	r7, #16
 8004c62:	46bd      	mov	sp, r7
 8004c64:	bd80      	pop	{r7, pc}
 8004c66:	bf00      	nop
 8004c68:	20000208 	.word	0x20000208
 8004c6c:	e000ed04 	.word	0xe000ed04

08004c70 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b082      	sub	sp, #8
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  main_run();
 8004c78:	f7fd fd0a 	bl	8002690 <main_run>
  /* Infinite loop */
  for(;;)
  {
//	  HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
	  osDelay(1000);
 8004c7c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004c80:	f006 fb6c 	bl	800b35c <osDelay>
 8004c84:	e7fa      	b.n	8004c7c <StartDefaultTask+0xc>
	...

08004c88 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b082      	sub	sp, #8
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4a04      	ldr	r2, [pc, #16]	; (8004ca8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d101      	bne.n	8004c9e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8004c9a:	f000 fbcb 	bl	8005434 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8004c9e:	bf00      	nop
 8004ca0:	3708      	adds	r7, #8
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	bd80      	pop	{r7, pc}
 8004ca6:	bf00      	nop
 8004ca8:	40001000 	.word	0x40001000

08004cac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004cac:	b480      	push	{r7}
 8004cae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004cb0:	b672      	cpsid	i
}
 8004cb2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004cb4:	e7fe      	b.n	8004cb4 <Error_Handler+0x8>
	...

08004cb8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b082      	sub	sp, #8
 8004cbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8004cbe:	4b11      	ldr	r3, [pc, #68]	; (8004d04 <HAL_MspInit+0x4c>)
 8004cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cc2:	4a10      	ldr	r2, [pc, #64]	; (8004d04 <HAL_MspInit+0x4c>)
 8004cc4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004cc8:	6413      	str	r3, [r2, #64]	; 0x40
 8004cca:	4b0e      	ldr	r3, [pc, #56]	; (8004d04 <HAL_MspInit+0x4c>)
 8004ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cd2:	607b      	str	r3, [r7, #4]
 8004cd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004cd6:	4b0b      	ldr	r3, [pc, #44]	; (8004d04 <HAL_MspInit+0x4c>)
 8004cd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cda:	4a0a      	ldr	r2, [pc, #40]	; (8004d04 <HAL_MspInit+0x4c>)
 8004cdc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004ce0:	6453      	str	r3, [r2, #68]	; 0x44
 8004ce2:	4b08      	ldr	r3, [pc, #32]	; (8004d04 <HAL_MspInit+0x4c>)
 8004ce4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ce6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004cea:	603b      	str	r3, [r7, #0]
 8004cec:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004cee:	2200      	movs	r2, #0
 8004cf0:	210f      	movs	r1, #15
 8004cf2:	f06f 0001 	mvn.w	r0, #1
 8004cf6:	f001 f8b1 	bl	8005e5c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004cfa:	bf00      	nop
 8004cfc:	3708      	adds	r7, #8
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	bd80      	pop	{r7, pc}
 8004d02:	bf00      	nop
 8004d04:	40023800 	.word	0x40023800

08004d08 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b08a      	sub	sp, #40	; 0x28
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d10:	f107 0314 	add.w	r3, r7, #20
 8004d14:	2200      	movs	r2, #0
 8004d16:	601a      	str	r2, [r3, #0]
 8004d18:	605a      	str	r2, [r3, #4]
 8004d1a:	609a      	str	r2, [r3, #8]
 8004d1c:	60da      	str	r2, [r3, #12]
 8004d1e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4a39      	ldr	r2, [pc, #228]	; (8004e0c <HAL_ADC_MspInit+0x104>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d16c      	bne.n	8004e04 <HAL_ADC_MspInit+0xfc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004d2a:	4b39      	ldr	r3, [pc, #228]	; (8004e10 <HAL_ADC_MspInit+0x108>)
 8004d2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d2e:	4a38      	ldr	r2, [pc, #224]	; (8004e10 <HAL_ADC_MspInit+0x108>)
 8004d30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d34:	6453      	str	r3, [r2, #68]	; 0x44
 8004d36:	4b36      	ldr	r3, [pc, #216]	; (8004e10 <HAL_ADC_MspInit+0x108>)
 8004d38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d3e:	613b      	str	r3, [r7, #16]
 8004d40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d42:	4b33      	ldr	r3, [pc, #204]	; (8004e10 <HAL_ADC_MspInit+0x108>)
 8004d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d46:	4a32      	ldr	r2, [pc, #200]	; (8004e10 <HAL_ADC_MspInit+0x108>)
 8004d48:	f043 0301 	orr.w	r3, r3, #1
 8004d4c:	6313      	str	r3, [r2, #48]	; 0x30
 8004d4e:	4b30      	ldr	r3, [pc, #192]	; (8004e10 <HAL_ADC_MspInit+0x108>)
 8004d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d52:	f003 0301 	and.w	r3, r3, #1
 8004d56:	60fb      	str	r3, [r7, #12]
 8004d58:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d5a:	4b2d      	ldr	r3, [pc, #180]	; (8004e10 <HAL_ADC_MspInit+0x108>)
 8004d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d5e:	4a2c      	ldr	r2, [pc, #176]	; (8004e10 <HAL_ADC_MspInit+0x108>)
 8004d60:	f043 0302 	orr.w	r3, r3, #2
 8004d64:	6313      	str	r3, [r2, #48]	; 0x30
 8004d66:	4b2a      	ldr	r3, [pc, #168]	; (8004e10 <HAL_ADC_MspInit+0x108>)
 8004d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d6a:	f003 0302 	and.w	r3, r3, #2
 8004d6e:	60bb      	str	r3, [r7, #8]
 8004d70:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = CURR_FB_U_Pin;
 8004d72:	2302      	movs	r3, #2
 8004d74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004d76:	2303      	movs	r3, #3
 8004d78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(CURR_FB_U_GPIO_Port, &GPIO_InitStruct);
 8004d7e:	f107 0314 	add.w	r3, r7, #20
 8004d82:	4619      	mov	r1, r3
 8004d84:	4823      	ldr	r0, [pc, #140]	; (8004e14 <HAL_ADC_MspInit+0x10c>)
 8004d86:	f001 fc0b 	bl	80065a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CURR_FB_W_Pin|CURR_FB_V_Pin;
 8004d8a:	2303      	movs	r3, #3
 8004d8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004d8e:	2303      	movs	r3, #3
 8004d90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d92:	2300      	movs	r3, #0
 8004d94:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004d96:	f107 0314 	add.w	r3, r7, #20
 8004d9a:	4619      	mov	r1, r3
 8004d9c:	481e      	ldr	r0, [pc, #120]	; (8004e18 <HAL_ADC_MspInit+0x110>)
 8004d9e:	f001 fbff 	bl	80065a0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8004da2:	4b1e      	ldr	r3, [pc, #120]	; (8004e1c <HAL_ADC_MspInit+0x114>)
 8004da4:	4a1e      	ldr	r2, [pc, #120]	; (8004e20 <HAL_ADC_MspInit+0x118>)
 8004da6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8004da8:	4b1c      	ldr	r3, [pc, #112]	; (8004e1c <HAL_ADC_MspInit+0x114>)
 8004daa:	2200      	movs	r2, #0
 8004dac:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004dae:	4b1b      	ldr	r3, [pc, #108]	; (8004e1c <HAL_ADC_MspInit+0x114>)
 8004db0:	2200      	movs	r2, #0
 8004db2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004db4:	4b19      	ldr	r3, [pc, #100]	; (8004e1c <HAL_ADC_MspInit+0x114>)
 8004db6:	2200      	movs	r2, #0
 8004db8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004dba:	4b18      	ldr	r3, [pc, #96]	; (8004e1c <HAL_ADC_MspInit+0x114>)
 8004dbc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004dc0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004dc2:	4b16      	ldr	r3, [pc, #88]	; (8004e1c <HAL_ADC_MspInit+0x114>)
 8004dc4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004dc8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004dca:	4b14      	ldr	r3, [pc, #80]	; (8004e1c <HAL_ADC_MspInit+0x114>)
 8004dcc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004dd0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004dd2:	4b12      	ldr	r3, [pc, #72]	; (8004e1c <HAL_ADC_MspInit+0x114>)
 8004dd4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004dd8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8004dda:	4b10      	ldr	r3, [pc, #64]	; (8004e1c <HAL_ADC_MspInit+0x114>)
 8004ddc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004de0:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004de2:	4b0e      	ldr	r3, [pc, #56]	; (8004e1c <HAL_ADC_MspInit+0x114>)
 8004de4:	2200      	movs	r2, #0
 8004de6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004de8:	480c      	ldr	r0, [pc, #48]	; (8004e1c <HAL_ADC_MspInit+0x114>)
 8004dea:	f001 f861 	bl	8005eb0 <HAL_DMA_Init>
 8004dee:	4603      	mov	r3, r0
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d001      	beq.n	8004df8 <HAL_ADC_MspInit+0xf0>
    {
      Error_Handler();
 8004df4:	f7ff ff5a 	bl	8004cac <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	4a08      	ldr	r2, [pc, #32]	; (8004e1c <HAL_ADC_MspInit+0x114>)
 8004dfc:	639a      	str	r2, [r3, #56]	; 0x38
 8004dfe:	4a07      	ldr	r2, [pc, #28]	; (8004e1c <HAL_ADC_MspInit+0x114>)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004e04:	bf00      	nop
 8004e06:	3728      	adds	r7, #40	; 0x28
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	bd80      	pop	{r7, pc}
 8004e0c:	40012000 	.word	0x40012000
 8004e10:	40023800 	.word	0x40023800
 8004e14:	40020000 	.word	0x40020000
 8004e18:	40020400 	.word	0x40020400
 8004e1c:	200050bc 	.word	0x200050bc
 8004e20:	40026410 	.word	0x40026410

08004e24 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b08a      	sub	sp, #40	; 0x28
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e2c:	f107 0314 	add.w	r3, r7, #20
 8004e30:	2200      	movs	r2, #0
 8004e32:	601a      	str	r2, [r3, #0]
 8004e34:	605a      	str	r2, [r3, #4]
 8004e36:	609a      	str	r2, [r3, #8]
 8004e38:	60da      	str	r2, [r3, #12]
 8004e3a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4a17      	ldr	r2, [pc, #92]	; (8004ea0 <HAL_SPI_MspInit+0x7c>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d128      	bne.n	8004e98 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8004e46:	4b17      	ldr	r3, [pc, #92]	; (8004ea4 <HAL_SPI_MspInit+0x80>)
 8004e48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e4a:	4a16      	ldr	r2, [pc, #88]	; (8004ea4 <HAL_SPI_MspInit+0x80>)
 8004e4c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004e50:	6453      	str	r3, [r2, #68]	; 0x44
 8004e52:	4b14      	ldr	r3, [pc, #80]	; (8004ea4 <HAL_SPI_MspInit+0x80>)
 8004e54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e56:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004e5a:	613b      	str	r3, [r7, #16]
 8004e5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004e5e:	4b11      	ldr	r3, [pc, #68]	; (8004ea4 <HAL_SPI_MspInit+0x80>)
 8004e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e62:	4a10      	ldr	r2, [pc, #64]	; (8004ea4 <HAL_SPI_MspInit+0x80>)
 8004e64:	f043 0320 	orr.w	r3, r3, #32
 8004e68:	6313      	str	r3, [r2, #48]	; 0x30
 8004e6a:	4b0e      	ldr	r3, [pc, #56]	; (8004ea4 <HAL_SPI_MspInit+0x80>)
 8004e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e6e:	f003 0320 	and.w	r3, r3, #32
 8004e72:	60fb      	str	r3, [r7, #12]
 8004e74:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF11     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_11;
 8004e76:	f44f 6318 	mov.w	r3, #2432	; 0x980
 8004e7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e7c:	2302      	movs	r3, #2
 8004e7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e80:	2300      	movs	r3, #0
 8004e82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e84:	2303      	movs	r3, #3
 8004e86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8004e88:	2305      	movs	r3, #5
 8004e8a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004e8c:	f107 0314 	add.w	r3, r7, #20
 8004e90:	4619      	mov	r1, r3
 8004e92:	4805      	ldr	r0, [pc, #20]	; (8004ea8 <HAL_SPI_MspInit+0x84>)
 8004e94:	f001 fb84 	bl	80065a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 8004e98:	bf00      	nop
 8004e9a:	3728      	adds	r7, #40	; 0x28
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	bd80      	pop	{r7, pc}
 8004ea0:	40015000 	.word	0x40015000
 8004ea4:	40023800 	.word	0x40023800
 8004ea8:	40021400 	.word	0x40021400

08004eac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004eac:	b480      	push	{r7}
 8004eae:	b087      	sub	sp, #28
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	4a1c      	ldr	r2, [pc, #112]	; (8004f2c <HAL_TIM_Base_MspInit+0x80>)
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d10c      	bne.n	8004ed8 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004ebe:	4b1c      	ldr	r3, [pc, #112]	; (8004f30 <HAL_TIM_Base_MspInit+0x84>)
 8004ec0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ec2:	4a1b      	ldr	r2, [pc, #108]	; (8004f30 <HAL_TIM_Base_MspInit+0x84>)
 8004ec4:	f043 0301 	orr.w	r3, r3, #1
 8004ec8:	6453      	str	r3, [r2, #68]	; 0x44
 8004eca:	4b19      	ldr	r3, [pc, #100]	; (8004f30 <HAL_TIM_Base_MspInit+0x84>)
 8004ecc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ece:	f003 0301 	and.w	r3, r3, #1
 8004ed2:	617b      	str	r3, [r7, #20]
 8004ed4:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8004ed6:	e022      	b.n	8004f1e <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM2)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ee0:	d10c      	bne.n	8004efc <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004ee2:	4b13      	ldr	r3, [pc, #76]	; (8004f30 <HAL_TIM_Base_MspInit+0x84>)
 8004ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ee6:	4a12      	ldr	r2, [pc, #72]	; (8004f30 <HAL_TIM_Base_MspInit+0x84>)
 8004ee8:	f043 0301 	orr.w	r3, r3, #1
 8004eec:	6413      	str	r3, [r2, #64]	; 0x40
 8004eee:	4b10      	ldr	r3, [pc, #64]	; (8004f30 <HAL_TIM_Base_MspInit+0x84>)
 8004ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ef2:	f003 0301 	and.w	r3, r3, #1
 8004ef6:	613b      	str	r3, [r7, #16]
 8004ef8:	693b      	ldr	r3, [r7, #16]
}
 8004efa:	e010      	b.n	8004f1e <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM4)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4a0c      	ldr	r2, [pc, #48]	; (8004f34 <HAL_TIM_Base_MspInit+0x88>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d10b      	bne.n	8004f1e <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004f06:	4b0a      	ldr	r3, [pc, #40]	; (8004f30 <HAL_TIM_Base_MspInit+0x84>)
 8004f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f0a:	4a09      	ldr	r2, [pc, #36]	; (8004f30 <HAL_TIM_Base_MspInit+0x84>)
 8004f0c:	f043 0304 	orr.w	r3, r3, #4
 8004f10:	6413      	str	r3, [r2, #64]	; 0x40
 8004f12:	4b07      	ldr	r3, [pc, #28]	; (8004f30 <HAL_TIM_Base_MspInit+0x84>)
 8004f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f16:	f003 0304 	and.w	r3, r3, #4
 8004f1a:	60fb      	str	r3, [r7, #12]
 8004f1c:	68fb      	ldr	r3, [r7, #12]
}
 8004f1e:	bf00      	nop
 8004f20:	371c      	adds	r7, #28
 8004f22:	46bd      	mov	sp, r7
 8004f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f28:	4770      	bx	lr
 8004f2a:	bf00      	nop
 8004f2c:	40010000 	.word	0x40010000
 8004f30:	40023800 	.word	0x40023800
 8004f34:	40000800 	.word	0x40000800

08004f38 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b08a      	sub	sp, #40	; 0x28
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f40:	f107 0314 	add.w	r3, r7, #20
 8004f44:	2200      	movs	r2, #0
 8004f46:	601a      	str	r2, [r3, #0]
 8004f48:	605a      	str	r2, [r3, #4]
 8004f4a:	609a      	str	r2, [r3, #8]
 8004f4c:	60da      	str	r2, [r3, #12]
 8004f4e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	4a20      	ldr	r2, [pc, #128]	; (8004fd8 <HAL_TIM_MspPostInit+0xa0>)
 8004f56:	4293      	cmp	r3, r2
 8004f58:	d139      	bne.n	8004fce <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004f5a:	4b20      	ldr	r3, [pc, #128]	; (8004fdc <HAL_TIM_MspPostInit+0xa4>)
 8004f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f5e:	4a1f      	ldr	r2, [pc, #124]	; (8004fdc <HAL_TIM_MspPostInit+0xa4>)
 8004f60:	f043 0302 	orr.w	r3, r3, #2
 8004f64:	6313      	str	r3, [r2, #48]	; 0x30
 8004f66:	4b1d      	ldr	r3, [pc, #116]	; (8004fdc <HAL_TIM_MspPostInit+0xa4>)
 8004f68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f6a:	f003 0302 	and.w	r3, r3, #2
 8004f6e:	613b      	str	r3, [r7, #16]
 8004f70:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004f72:	4b1a      	ldr	r3, [pc, #104]	; (8004fdc <HAL_TIM_MspPostInit+0xa4>)
 8004f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f76:	4a19      	ldr	r2, [pc, #100]	; (8004fdc <HAL_TIM_MspPostInit+0xa4>)
 8004f78:	f043 0301 	orr.w	r3, r3, #1
 8004f7c:	6313      	str	r3, [r2, #48]	; 0x30
 8004f7e:	4b17      	ldr	r3, [pc, #92]	; (8004fdc <HAL_TIM_MspPostInit+0xa4>)
 8004f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f82:	f003 0301 	and.w	r3, r3, #1
 8004f86:	60fb      	str	r3, [r7, #12]
 8004f88:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = ENU_Pin|ENV_Pin|ENW_Pin;
 8004f8a:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8004f8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f90:	2302      	movs	r3, #2
 8004f92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f94:	2300      	movs	r3, #0
 8004f96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f98:	2300      	movs	r3, #0
 8004f9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004fa0:	f107 0314 	add.w	r3, r7, #20
 8004fa4:	4619      	mov	r1, r3
 8004fa6:	480e      	ldr	r0, [pc, #56]	; (8004fe0 <HAL_TIM_MspPostInit+0xa8>)
 8004fa8:	f001 fafa 	bl	80065a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = INU_Pin|INV_Pin|INW_Pin;
 8004fac:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8004fb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fb2:	2302      	movs	r3, #2
 8004fb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004fba:	2300      	movs	r3, #0
 8004fbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004fc2:	f107 0314 	add.w	r3, r7, #20
 8004fc6:	4619      	mov	r1, r3
 8004fc8:	4806      	ldr	r0, [pc, #24]	; (8004fe4 <HAL_TIM_MspPostInit+0xac>)
 8004fca:	f001 fae9 	bl	80065a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8004fce:	bf00      	nop
 8004fd0:	3728      	adds	r7, #40	; 0x28
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}
 8004fd6:	bf00      	nop
 8004fd8:	40010000 	.word	0x40010000
 8004fdc:	40023800 	.word	0x40023800
 8004fe0:	40020400 	.word	0x40020400
 8004fe4:	40020000 	.word	0x40020000

08004fe8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b08a      	sub	sp, #40	; 0x28
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ff0:	f107 0314 	add.w	r3, r7, #20
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	601a      	str	r2, [r3, #0]
 8004ff8:	605a      	str	r2, [r3, #4]
 8004ffa:	609a      	str	r2, [r3, #8]
 8004ffc:	60da      	str	r2, [r3, #12]
 8004ffe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	4a17      	ldr	r2, [pc, #92]	; (8005064 <HAL_UART_MspInit+0x7c>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d128      	bne.n	800505c <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800500a:	4b17      	ldr	r3, [pc, #92]	; (8005068 <HAL_UART_MspInit+0x80>)
 800500c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800500e:	4a16      	ldr	r2, [pc, #88]	; (8005068 <HAL_UART_MspInit+0x80>)
 8005010:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005014:	6413      	str	r3, [r2, #64]	; 0x40
 8005016:	4b14      	ldr	r3, [pc, #80]	; (8005068 <HAL_UART_MspInit+0x80>)
 8005018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800501a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800501e:	613b      	str	r3, [r7, #16]
 8005020:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005022:	4b11      	ldr	r3, [pc, #68]	; (8005068 <HAL_UART_MspInit+0x80>)
 8005024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005026:	4a10      	ldr	r2, [pc, #64]	; (8005068 <HAL_UART_MspInit+0x80>)
 8005028:	f043 0308 	orr.w	r3, r3, #8
 800502c:	6313      	str	r3, [r2, #48]	; 0x30
 800502e:	4b0e      	ldr	r3, [pc, #56]	; (8005068 <HAL_UART_MspInit+0x80>)
 8005030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005032:	f003 0308 	and.w	r3, r3, #8
 8005036:	60fb      	str	r3, [r7, #12]
 8005038:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800503a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800503e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005040:	2302      	movs	r3, #2
 8005042:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005044:	2300      	movs	r3, #0
 8005046:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005048:	2303      	movs	r3, #3
 800504a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800504c:	2307      	movs	r3, #7
 800504e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005050:	f107 0314 	add.w	r3, r7, #20
 8005054:	4619      	mov	r1, r3
 8005056:	4805      	ldr	r0, [pc, #20]	; (800506c <HAL_UART_MspInit+0x84>)
 8005058:	f001 faa2 	bl	80065a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800505c:	bf00      	nop
 800505e:	3728      	adds	r7, #40	; 0x28
 8005060:	46bd      	mov	sp, r7
 8005062:	bd80      	pop	{r7, pc}
 8005064:	40004800 	.word	0x40004800
 8005068:	40023800 	.word	0x40023800
 800506c:	40020c00 	.word	0x40020c00

08005070 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8005070:	b580      	push	{r7, lr}
 8005072:	b08a      	sub	sp, #40	; 0x28
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005078:	f107 0314 	add.w	r3, r7, #20
 800507c:	2200      	movs	r2, #0
 800507e:	601a      	str	r2, [r3, #0]
 8005080:	605a      	str	r2, [r3, #4]
 8005082:	609a      	str	r2, [r3, #8]
 8005084:	60da      	str	r2, [r3, #12]
 8005086:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005090:	d134      	bne.n	80050fc <HAL_PCD_MspInit+0x8c>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005092:	4b1c      	ldr	r3, [pc, #112]	; (8005104 <HAL_PCD_MspInit+0x94>)
 8005094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005096:	4a1b      	ldr	r2, [pc, #108]	; (8005104 <HAL_PCD_MspInit+0x94>)
 8005098:	f043 0301 	orr.w	r3, r3, #1
 800509c:	6313      	str	r3, [r2, #48]	; 0x30
 800509e:	4b19      	ldr	r3, [pc, #100]	; (8005104 <HAL_PCD_MspInit+0x94>)
 80050a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050a2:	f003 0301 	and.w	r3, r3, #1
 80050a6:	613b      	str	r3, [r7, #16]
 80050a8:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_DM_Pin|USB_DP_Pin;
 80050aa:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80050ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80050b0:	2302      	movs	r3, #2
 80050b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050b4:	2300      	movs	r3, #0
 80050b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80050b8:	2303      	movs	r3, #3
 80050ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80050bc:	230a      	movs	r3, #10
 80050be:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80050c0:	f107 0314 	add.w	r3, r7, #20
 80050c4:	4619      	mov	r1, r3
 80050c6:	4810      	ldr	r0, [pc, #64]	; (8005108 <HAL_PCD_MspInit+0x98>)
 80050c8:	f001 fa6a 	bl	80065a0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80050cc:	4b0d      	ldr	r3, [pc, #52]	; (8005104 <HAL_PCD_MspInit+0x94>)
 80050ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050d0:	4a0c      	ldr	r2, [pc, #48]	; (8005104 <HAL_PCD_MspInit+0x94>)
 80050d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80050d6:	6353      	str	r3, [r2, #52]	; 0x34
 80050d8:	4b0a      	ldr	r3, [pc, #40]	; (8005104 <HAL_PCD_MspInit+0x94>)
 80050da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050e0:	60fb      	str	r3, [r7, #12]
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	4b07      	ldr	r3, [pc, #28]	; (8005104 <HAL_PCD_MspInit+0x94>)
 80050e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050e8:	4a06      	ldr	r2, [pc, #24]	; (8005104 <HAL_PCD_MspInit+0x94>)
 80050ea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80050ee:	6453      	str	r3, [r2, #68]	; 0x44
 80050f0:	4b04      	ldr	r3, [pc, #16]	; (8005104 <HAL_PCD_MspInit+0x94>)
 80050f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80050f8:	60bb      	str	r3, [r7, #8]
 80050fa:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 80050fc:	bf00      	nop
 80050fe:	3728      	adds	r7, #40	; 0x28
 8005100:	46bd      	mov	sp, r7
 8005102:	bd80      	pop	{r7, pc}
 8005104:	40023800 	.word	0x40023800
 8005108:	40020000 	.word	0x40020000

0800510c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b08c      	sub	sp, #48	; 0x30
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8005114:	2300      	movs	r3, #0
 8005116:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8005118:	2300      	movs	r3, #0
 800511a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 800511c:	2200      	movs	r2, #0
 800511e:	6879      	ldr	r1, [r7, #4]
 8005120:	2036      	movs	r0, #54	; 0x36
 8005122:	f000 fe9b 	bl	8005e5c <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005126:	2036      	movs	r0, #54	; 0x36
 8005128:	f000 feb4 	bl	8005e94 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800512c:	4b1f      	ldr	r3, [pc, #124]	; (80051ac <HAL_InitTick+0xa0>)
 800512e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005130:	4a1e      	ldr	r2, [pc, #120]	; (80051ac <HAL_InitTick+0xa0>)
 8005132:	f043 0310 	orr.w	r3, r3, #16
 8005136:	6413      	str	r3, [r2, #64]	; 0x40
 8005138:	4b1c      	ldr	r3, [pc, #112]	; (80051ac <HAL_InitTick+0xa0>)
 800513a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800513c:	f003 0310 	and.w	r3, r3, #16
 8005140:	60fb      	str	r3, [r7, #12]
 8005142:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8005144:	f107 0210 	add.w	r2, r7, #16
 8005148:	f107 0314 	add.w	r3, r7, #20
 800514c:	4611      	mov	r1, r2
 800514e:	4618      	mov	r0, r3
 8005150:	f002 fa44 	bl	80075dc <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8005154:	f002 fa1a 	bl	800758c <HAL_RCC_GetPCLK1Freq>
 8005158:	4603      	mov	r3, r0
 800515a:	005b      	lsls	r3, r3, #1
 800515c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800515e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005160:	4a13      	ldr	r2, [pc, #76]	; (80051b0 <HAL_InitTick+0xa4>)
 8005162:	fba2 2303 	umull	r2, r3, r2, r3
 8005166:	0c9b      	lsrs	r3, r3, #18
 8005168:	3b01      	subs	r3, #1
 800516a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800516c:	4b11      	ldr	r3, [pc, #68]	; (80051b4 <HAL_InitTick+0xa8>)
 800516e:	4a12      	ldr	r2, [pc, #72]	; (80051b8 <HAL_InitTick+0xac>)
 8005170:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8005172:	4b10      	ldr	r3, [pc, #64]	; (80051b4 <HAL_InitTick+0xa8>)
 8005174:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005178:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800517a:	4a0e      	ldr	r2, [pc, #56]	; (80051b4 <HAL_InitTick+0xa8>)
 800517c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800517e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8005180:	4b0c      	ldr	r3, [pc, #48]	; (80051b4 <HAL_InitTick+0xa8>)
 8005182:	2200      	movs	r2, #0
 8005184:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005186:	4b0b      	ldr	r3, [pc, #44]	; (80051b4 <HAL_InitTick+0xa8>)
 8005188:	2200      	movs	r2, #0
 800518a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 800518c:	4809      	ldr	r0, [pc, #36]	; (80051b4 <HAL_InitTick+0xa8>)
 800518e:	f003 fb2d 	bl	80087ec <HAL_TIM_Base_Init>
 8005192:	4603      	mov	r3, r0
 8005194:	2b00      	cmp	r3, #0
 8005196:	d104      	bne.n	80051a2 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8005198:	4806      	ldr	r0, [pc, #24]	; (80051b4 <HAL_InitTick+0xa8>)
 800519a:	f003 fb7f 	bl	800889c <HAL_TIM_Base_Start_IT>
 800519e:	4603      	mov	r3, r0
 80051a0:	e000      	b.n	80051a4 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 80051a2:	2301      	movs	r3, #1
}
 80051a4:	4618      	mov	r0, r3
 80051a6:	3730      	adds	r7, #48	; 0x30
 80051a8:	46bd      	mov	sp, r7
 80051aa:	bd80      	pop	{r7, pc}
 80051ac:	40023800 	.word	0x40023800
 80051b0:	431bde83 	.word	0x431bde83
 80051b4:	200051b8 	.word	0x200051b8
 80051b8:	40001000 	.word	0x40001000

080051bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80051bc:	b480      	push	{r7}
 80051be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80051c0:	e7fe      	b.n	80051c0 <NMI_Handler+0x4>

080051c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80051c2:	b480      	push	{r7}
 80051c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80051c6:	e7fe      	b.n	80051c6 <HardFault_Handler+0x4>

080051c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80051c8:	b480      	push	{r7}
 80051ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80051cc:	e7fe      	b.n	80051cc <MemManage_Handler+0x4>

080051ce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80051ce:	b480      	push	{r7}
 80051d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80051d2:	e7fe      	b.n	80051d2 <BusFault_Handler+0x4>

080051d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80051d4:	b480      	push	{r7}
 80051d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80051d8:	e7fe      	b.n	80051d8 <UsageFault_Handler+0x4>

080051da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80051da:	b480      	push	{r7}
 80051dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80051de:	bf00      	nop
 80051e0:	46bd      	mov	sp, r7
 80051e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e6:	4770      	bx	lr

080051e8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80051ec:	4802      	ldr	r0, [pc, #8]	; (80051f8 <TIM6_DAC_IRQHandler+0x10>)
 80051ee:	f003 fde3 	bl	8008db8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80051f2:	bf00      	nop
 80051f4:	bd80      	pop	{r7, pc}
 80051f6:	bf00      	nop
 80051f8:	200051b8 	.word	0x200051b8

080051fc <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8005200:	4802      	ldr	r0, [pc, #8]	; (800520c <DMA2_Stream0_IRQHandler+0x10>)
 8005202:	f000 ff63 	bl	80060cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8005206:	bf00      	nop
 8005208:	bd80      	pop	{r7, pc}
 800520a:	bf00      	nop
 800520c:	200050bc 	.word	0x200050bc

08005210 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005210:	b480      	push	{r7}
 8005212:	af00      	add	r7, sp, #0
	return 1;
 8005214:	2301      	movs	r3, #1
}
 8005216:	4618      	mov	r0, r3
 8005218:	46bd      	mov	sp, r7
 800521a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521e:	4770      	bx	lr

08005220 <_kill>:

int _kill(int pid, int sig)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	b082      	sub	sp, #8
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
 8005228:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800522a:	f009 f86f 	bl	800e30c <__errno>
 800522e:	4603      	mov	r3, r0
 8005230:	2216      	movs	r2, #22
 8005232:	601a      	str	r2, [r3, #0]
	return -1;
 8005234:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005238:	4618      	mov	r0, r3
 800523a:	3708      	adds	r7, #8
 800523c:	46bd      	mov	sp, r7
 800523e:	bd80      	pop	{r7, pc}

08005240 <_exit>:

void _exit (int status)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b082      	sub	sp, #8
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8005248:	f04f 31ff 	mov.w	r1, #4294967295
 800524c:	6878      	ldr	r0, [r7, #4]
 800524e:	f7ff ffe7 	bl	8005220 <_kill>
	while (1) {}		/* Make sure we hang here */
 8005252:	e7fe      	b.n	8005252 <_exit+0x12>

08005254 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b086      	sub	sp, #24
 8005258:	af00      	add	r7, sp, #0
 800525a:	60f8      	str	r0, [r7, #12]
 800525c:	60b9      	str	r1, [r7, #8]
 800525e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005260:	2300      	movs	r3, #0
 8005262:	617b      	str	r3, [r7, #20]
 8005264:	e00a      	b.n	800527c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8005266:	f3af 8000 	nop.w
 800526a:	4601      	mov	r1, r0
 800526c:	68bb      	ldr	r3, [r7, #8]
 800526e:	1c5a      	adds	r2, r3, #1
 8005270:	60ba      	str	r2, [r7, #8]
 8005272:	b2ca      	uxtb	r2, r1
 8005274:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005276:	697b      	ldr	r3, [r7, #20]
 8005278:	3301      	adds	r3, #1
 800527a:	617b      	str	r3, [r7, #20]
 800527c:	697a      	ldr	r2, [r7, #20]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	429a      	cmp	r2, r3
 8005282:	dbf0      	blt.n	8005266 <_read+0x12>
	}

return len;
 8005284:	687b      	ldr	r3, [r7, #4]
}
 8005286:	4618      	mov	r0, r3
 8005288:	3718      	adds	r7, #24
 800528a:	46bd      	mov	sp, r7
 800528c:	bd80      	pop	{r7, pc}

0800528e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800528e:	b580      	push	{r7, lr}
 8005290:	b086      	sub	sp, #24
 8005292:	af00      	add	r7, sp, #0
 8005294:	60f8      	str	r0, [r7, #12]
 8005296:	60b9      	str	r1, [r7, #8]
 8005298:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800529a:	2300      	movs	r3, #0
 800529c:	617b      	str	r3, [r7, #20]
 800529e:	e009      	b.n	80052b4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80052a0:	68bb      	ldr	r3, [r7, #8]
 80052a2:	1c5a      	adds	r2, r3, #1
 80052a4:	60ba      	str	r2, [r7, #8]
 80052a6:	781b      	ldrb	r3, [r3, #0]
 80052a8:	4618      	mov	r0, r3
 80052aa:	f7ff fca7 	bl	8004bfc <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	3301      	adds	r3, #1
 80052b2:	617b      	str	r3, [r7, #20]
 80052b4:	697a      	ldr	r2, [r7, #20]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	429a      	cmp	r2, r3
 80052ba:	dbf1      	blt.n	80052a0 <_write+0x12>
	}
	return len;
 80052bc:	687b      	ldr	r3, [r7, #4]
}
 80052be:	4618      	mov	r0, r3
 80052c0:	3718      	adds	r7, #24
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}

080052c6 <_close>:

int _close(int file)
{
 80052c6:	b480      	push	{r7}
 80052c8:	b083      	sub	sp, #12
 80052ca:	af00      	add	r7, sp, #0
 80052cc:	6078      	str	r0, [r7, #4]
	return -1;
 80052ce:	f04f 33ff 	mov.w	r3, #4294967295
}
 80052d2:	4618      	mov	r0, r3
 80052d4:	370c      	adds	r7, #12
 80052d6:	46bd      	mov	sp, r7
 80052d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052dc:	4770      	bx	lr

080052de <_fstat>:


int _fstat(int file, struct stat *st)
{
 80052de:	b480      	push	{r7}
 80052e0:	b083      	sub	sp, #12
 80052e2:	af00      	add	r7, sp, #0
 80052e4:	6078      	str	r0, [r7, #4]
 80052e6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80052ee:	605a      	str	r2, [r3, #4]
	return 0;
 80052f0:	2300      	movs	r3, #0
}
 80052f2:	4618      	mov	r0, r3
 80052f4:	370c      	adds	r7, #12
 80052f6:	46bd      	mov	sp, r7
 80052f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fc:	4770      	bx	lr

080052fe <_isatty>:

int _isatty(int file)
{
 80052fe:	b480      	push	{r7}
 8005300:	b083      	sub	sp, #12
 8005302:	af00      	add	r7, sp, #0
 8005304:	6078      	str	r0, [r7, #4]
	return 1;
 8005306:	2301      	movs	r3, #1
}
 8005308:	4618      	mov	r0, r3
 800530a:	370c      	adds	r7, #12
 800530c:	46bd      	mov	sp, r7
 800530e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005312:	4770      	bx	lr

08005314 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005314:	b480      	push	{r7}
 8005316:	b085      	sub	sp, #20
 8005318:	af00      	add	r7, sp, #0
 800531a:	60f8      	str	r0, [r7, #12]
 800531c:	60b9      	str	r1, [r7, #8]
 800531e:	607a      	str	r2, [r7, #4]
	return 0;
 8005320:	2300      	movs	r3, #0
}
 8005322:	4618      	mov	r0, r3
 8005324:	3714      	adds	r7, #20
 8005326:	46bd      	mov	sp, r7
 8005328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532c:	4770      	bx	lr
	...

08005330 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005330:	b580      	push	{r7, lr}
 8005332:	b086      	sub	sp, #24
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005338:	4a14      	ldr	r2, [pc, #80]	; (800538c <_sbrk+0x5c>)
 800533a:	4b15      	ldr	r3, [pc, #84]	; (8005390 <_sbrk+0x60>)
 800533c:	1ad3      	subs	r3, r2, r3
 800533e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005340:	697b      	ldr	r3, [r7, #20]
 8005342:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005344:	4b13      	ldr	r3, [pc, #76]	; (8005394 <_sbrk+0x64>)
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	2b00      	cmp	r3, #0
 800534a:	d102      	bne.n	8005352 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800534c:	4b11      	ldr	r3, [pc, #68]	; (8005394 <_sbrk+0x64>)
 800534e:	4a12      	ldr	r2, [pc, #72]	; (8005398 <_sbrk+0x68>)
 8005350:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005352:	4b10      	ldr	r3, [pc, #64]	; (8005394 <_sbrk+0x64>)
 8005354:	681a      	ldr	r2, [r3, #0]
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	4413      	add	r3, r2
 800535a:	693a      	ldr	r2, [r7, #16]
 800535c:	429a      	cmp	r2, r3
 800535e:	d207      	bcs.n	8005370 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005360:	f008 ffd4 	bl	800e30c <__errno>
 8005364:	4603      	mov	r3, r0
 8005366:	220c      	movs	r2, #12
 8005368:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800536a:	f04f 33ff 	mov.w	r3, #4294967295
 800536e:	e009      	b.n	8005384 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005370:	4b08      	ldr	r3, [pc, #32]	; (8005394 <_sbrk+0x64>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005376:	4b07      	ldr	r3, [pc, #28]	; (8005394 <_sbrk+0x64>)
 8005378:	681a      	ldr	r2, [r3, #0]
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	4413      	add	r3, r2
 800537e:	4a05      	ldr	r2, [pc, #20]	; (8005394 <_sbrk+0x64>)
 8005380:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005382:	68fb      	ldr	r3, [r7, #12]
}
 8005384:	4618      	mov	r0, r3
 8005386:	3718      	adds	r7, #24
 8005388:	46bd      	mov	sp, r7
 800538a:	bd80      	pop	{r7, pc}
 800538c:	20040000 	.word	0x20040000
 8005390:	00000400 	.word	0x00000400
 8005394:	20000218 	.word	0x20000218
 8005398:	20005258 	.word	0x20005258

0800539c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800539c:	b480      	push	{r7}
 800539e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80053a0:	4b08      	ldr	r3, [pc, #32]	; (80053c4 <SystemInit+0x28>)
 80053a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053a6:	4a07      	ldr	r2, [pc, #28]	; (80053c4 <SystemInit+0x28>)
 80053a8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80053ac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80053b0:	4b04      	ldr	r3, [pc, #16]	; (80053c4 <SystemInit+0x28>)
 80053b2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80053b6:	609a      	str	r2, [r3, #8]
#endif
}
 80053b8:	bf00      	nop
 80053ba:	46bd      	mov	sp, r7
 80053bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c0:	4770      	bx	lr
 80053c2:	bf00      	nop
 80053c4:	e000ed00 	.word	0xe000ed00

080053c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80053c8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005400 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80053cc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80053ce:	e003      	b.n	80053d8 <LoopCopyDataInit>

080053d0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80053d0:	4b0c      	ldr	r3, [pc, #48]	; (8005404 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80053d2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80053d4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80053d6:	3104      	adds	r1, #4

080053d8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80053d8:	480b      	ldr	r0, [pc, #44]	; (8005408 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80053da:	4b0c      	ldr	r3, [pc, #48]	; (800540c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80053dc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80053de:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80053e0:	d3f6      	bcc.n	80053d0 <CopyDataInit>
  ldr  r2, =_sbss
 80053e2:	4a0b      	ldr	r2, [pc, #44]	; (8005410 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80053e4:	e002      	b.n	80053ec <LoopFillZerobss>

080053e6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80053e6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80053e8:	f842 3b04 	str.w	r3, [r2], #4

080053ec <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80053ec:	4b09      	ldr	r3, [pc, #36]	; (8005414 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80053ee:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80053f0:	d3f9      	bcc.n	80053e6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80053f2:	f7ff ffd3 	bl	800539c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80053f6:	f008 ff8f 	bl	800e318 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80053fa:	f7fe ff8b 	bl	8004314 <main>
  bx  lr    
 80053fe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005400:	20040000 	.word	0x20040000
  ldr  r3, =_sidata
 8005404:	08012d24 	.word	0x08012d24
  ldr  r0, =_sdata
 8005408:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800540c:	200001e8 	.word	0x200001e8
  ldr  r2, =_sbss
 8005410:	200001e8 	.word	0x200001e8
  ldr  r3, = _ebss
 8005414:	20005258 	.word	0x20005258

08005418 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005418:	e7fe      	b.n	8005418 <ADC_IRQHandler>

0800541a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800541a:	b580      	push	{r7, lr}
 800541c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800541e:	2003      	movs	r0, #3
 8005420:	f000 fd11 	bl	8005e46 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005424:	2000      	movs	r0, #0
 8005426:	f7ff fe71 	bl	800510c <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 800542a:	f7ff fc45 	bl	8004cb8 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 800542e:	2300      	movs	r3, #0
}
 8005430:	4618      	mov	r0, r3
 8005432:	bd80      	pop	{r7, pc}

08005434 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005434:	b480      	push	{r7}
 8005436:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005438:	4b06      	ldr	r3, [pc, #24]	; (8005454 <HAL_IncTick+0x20>)
 800543a:	781b      	ldrb	r3, [r3, #0]
 800543c:	461a      	mov	r2, r3
 800543e:	4b06      	ldr	r3, [pc, #24]	; (8005458 <HAL_IncTick+0x24>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4413      	add	r3, r2
 8005444:	4a04      	ldr	r2, [pc, #16]	; (8005458 <HAL_IncTick+0x24>)
 8005446:	6013      	str	r3, [r2, #0]
}
 8005448:	bf00      	nop
 800544a:	46bd      	mov	sp, r7
 800544c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005450:	4770      	bx	lr
 8005452:	bf00      	nop
 8005454:	20000008 	.word	0x20000008
 8005458:	20005204 	.word	0x20005204

0800545c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800545c:	b480      	push	{r7}
 800545e:	af00      	add	r7, sp, #0
  return uwTick;
 8005460:	4b03      	ldr	r3, [pc, #12]	; (8005470 <HAL_GetTick+0x14>)
 8005462:	681b      	ldr	r3, [r3, #0]
}
 8005464:	4618      	mov	r0, r3
 8005466:	46bd      	mov	sp, r7
 8005468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546c:	4770      	bx	lr
 800546e:	bf00      	nop
 8005470:	20005204 	.word	0x20005204

08005474 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b084      	sub	sp, #16
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800547c:	f7ff ffee 	bl	800545c <HAL_GetTick>
 8005480:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	f1b3 3fff 	cmp.w	r3, #4294967295
 800548c:	d005      	beq.n	800549a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800548e:	4b0a      	ldr	r3, [pc, #40]	; (80054b8 <HAL_Delay+0x44>)
 8005490:	781b      	ldrb	r3, [r3, #0]
 8005492:	461a      	mov	r2, r3
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	4413      	add	r3, r2
 8005498:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800549a:	bf00      	nop
 800549c:	f7ff ffde 	bl	800545c <HAL_GetTick>
 80054a0:	4602      	mov	r2, r0
 80054a2:	68bb      	ldr	r3, [r7, #8]
 80054a4:	1ad3      	subs	r3, r2, r3
 80054a6:	68fa      	ldr	r2, [r7, #12]
 80054a8:	429a      	cmp	r2, r3
 80054aa:	d8f7      	bhi.n	800549c <HAL_Delay+0x28>
  {
  }
}
 80054ac:	bf00      	nop
 80054ae:	bf00      	nop
 80054b0:	3710      	adds	r7, #16
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}
 80054b6:	bf00      	nop
 80054b8:	20000008 	.word	0x20000008

080054bc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	b084      	sub	sp, #16
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80054c4:	2300      	movs	r3, #0
 80054c6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d101      	bne.n	80054d2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80054ce:	2301      	movs	r3, #1
 80054d0:	e031      	b.n	8005536 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d109      	bne.n	80054ee <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80054da:	6878      	ldr	r0, [r7, #4]
 80054dc:	f7ff fc14 	bl	8004d08 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2200      	movs	r2, #0
 80054e4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2200      	movs	r2, #0
 80054ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054f2:	f003 0310 	and.w	r3, r3, #16
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d116      	bne.n	8005528 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80054fe:	4b10      	ldr	r3, [pc, #64]	; (8005540 <HAL_ADC_Init+0x84>)
 8005500:	4013      	ands	r3, r2
 8005502:	f043 0202 	orr.w	r2, r3, #2
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800550a:	6878      	ldr	r0, [r7, #4]
 800550c:	f000 fa72 	bl	80059f4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2200      	movs	r2, #0
 8005514:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800551a:	f023 0303 	bic.w	r3, r3, #3
 800551e:	f043 0201 	orr.w	r2, r3, #1
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	641a      	str	r2, [r3, #64]	; 0x40
 8005526:	e001      	b.n	800552c <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005528:	2301      	movs	r3, #1
 800552a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2200      	movs	r2, #0
 8005530:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005534:	7bfb      	ldrb	r3, [r7, #15]
}
 8005536:	4618      	mov	r0, r3
 8005538:	3710      	adds	r7, #16
 800553a:	46bd      	mov	sp, r7
 800553c:	bd80      	pop	{r7, pc}
 800553e:	bf00      	nop
 8005540:	ffffeefd 	.word	0xffffeefd

08005544 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b086      	sub	sp, #24
 8005548:	af00      	add	r7, sp, #0
 800554a:	60f8      	str	r0, [r7, #12]
 800554c:	60b9      	str	r1, [r7, #8]
 800554e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0;
 8005550:	2300      	movs	r3, #0
 8005552:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800555a:	2b01      	cmp	r3, #1
 800555c:	d101      	bne.n	8005562 <HAL_ADC_Start_DMA+0x1e>
 800555e:	2302      	movs	r3, #2
 8005560:	e0d4      	b.n	800570c <HAL_ADC_Start_DMA+0x1c8>
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	2201      	movs	r2, #1
 8005566:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	689b      	ldr	r3, [r3, #8]
 8005570:	f003 0301 	and.w	r3, r3, #1
 8005574:	2b01      	cmp	r3, #1
 8005576:	d018      	beq.n	80055aa <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	689a      	ldr	r2, [r3, #8]
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f042 0201 	orr.w	r2, r2, #1
 8005586:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8005588:	4b62      	ldr	r3, [pc, #392]	; (8005714 <HAL_ADC_Start_DMA+0x1d0>)
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	4a62      	ldr	r2, [pc, #392]	; (8005718 <HAL_ADC_Start_DMA+0x1d4>)
 800558e:	fba2 2303 	umull	r2, r3, r2, r3
 8005592:	0c9a      	lsrs	r2, r3, #18
 8005594:	4613      	mov	r3, r2
 8005596:	005b      	lsls	r3, r3, #1
 8005598:	4413      	add	r3, r2
 800559a:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 800559c:	e002      	b.n	80055a4 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800559e:	697b      	ldr	r3, [r7, #20]
 80055a0:	3b01      	subs	r3, #1
 80055a2:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 80055a4:	697b      	ldr	r3, [r7, #20]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d1f9      	bne.n	800559e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	689b      	ldr	r3, [r3, #8]
 80055b0:	f003 0301 	and.w	r3, r3, #1
 80055b4:	2b01      	cmp	r3, #1
 80055b6:	f040 809c 	bne.w	80056f2 <HAL_ADC_Start_DMA+0x1ae>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80055be:	4b57      	ldr	r3, [pc, #348]	; (800571c <HAL_ADC_Start_DMA+0x1d8>)
 80055c0:	4013      	ands	r3, r2
 80055c2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	685b      	ldr	r3, [r3, #4]
 80055d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d007      	beq.n	80055e8 <HAL_ADC_Start_DMA+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055dc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80055e0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055ec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80055f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055f4:	d106      	bne.n	8005604 <HAL_ADC_Start_DMA+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055fa:	f023 0206 	bic.w	r2, r3, #6
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	645a      	str	r2, [r3, #68]	; 0x44
 8005602:	e002      	b.n	800560a <HAL_ADC_Start_DMA+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	2200      	movs	r2, #0
 8005608:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	2200      	movs	r2, #0
 800560e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005616:	4a42      	ldr	r2, [pc, #264]	; (8005720 <HAL_ADC_Start_DMA+0x1dc>)
 8005618:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800561e:	4a41      	ldr	r2, [pc, #260]	; (8005724 <HAL_ADC_Start_DMA+0x1e0>)
 8005620:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005626:	4a40      	ldr	r2, [pc, #256]	; (8005728 <HAL_ADC_Start_DMA+0x1e4>)
 8005628:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8005632:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	685a      	ldr	r2, [r3, #4]
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8005642:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	689a      	ldr	r2, [r3, #8]
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005652:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	334c      	adds	r3, #76	; 0x4c
 800565e:	4619      	mov	r1, r3
 8005660:	68ba      	ldr	r2, [r7, #8]
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	f000 fcd2 	bl	800600c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8005668:	4b30      	ldr	r3, [pc, #192]	; (800572c <HAL_ADC_Start_DMA+0x1e8>)
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	f003 031f 	and.w	r3, r3, #31
 8005670:	2b00      	cmp	r3, #0
 8005672:	d10f      	bne.n	8005694 <HAL_ADC_Start_DMA+0x150>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	689b      	ldr	r3, [r3, #8]
 800567a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800567e:	2b00      	cmp	r3, #0
 8005680:	d143      	bne.n	800570a <HAL_ADC_Start_DMA+0x1c6>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	689a      	ldr	r2, [r3, #8]
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005690:	609a      	str	r2, [r3, #8]
 8005692:	e03a      	b.n	800570a <HAL_ADC_Start_DMA+0x1c6>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	4a25      	ldr	r2, [pc, #148]	; (8005730 <HAL_ADC_Start_DMA+0x1ec>)
 800569a:	4293      	cmp	r3, r2
 800569c:	d10e      	bne.n	80056bc <HAL_ADC_Start_DMA+0x178>
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	689b      	ldr	r3, [r3, #8]
 80056a4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d107      	bne.n	80056bc <HAL_ADC_Start_DMA+0x178>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	689a      	ldr	r2, [r3, #8]
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80056ba:	609a      	str	r2, [r3, #8]
      }
      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80056bc:	4b1b      	ldr	r3, [pc, #108]	; (800572c <HAL_ADC_Start_DMA+0x1e8>)
 80056be:	685b      	ldr	r3, [r3, #4]
 80056c0:	f003 0310 	and.w	r3, r3, #16
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d120      	bne.n	800570a <HAL_ADC_Start_DMA+0x1c6>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4a19      	ldr	r2, [pc, #100]	; (8005734 <HAL_ADC_Start_DMA+0x1f0>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d11b      	bne.n	800570a <HAL_ADC_Start_DMA+0x1c6>
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	689b      	ldr	r3, [r3, #8]
 80056d8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d114      	bne.n	800570a <HAL_ADC_Start_DMA+0x1c6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	689a      	ldr	r2, [r3, #8]
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80056ee:	609a      	str	r2, [r3, #8]
 80056f0:	e00b      	b.n	800570a <HAL_ADC_Start_DMA+0x1c6>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056f6:	f043 0210 	orr.w	r2, r3, #16
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005702:	f043 0201 	orr.w	r2, r3, #1
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800570a:	2300      	movs	r3, #0
}
 800570c:	4618      	mov	r0, r3
 800570e:	3718      	adds	r7, #24
 8005710:	46bd      	mov	sp, r7
 8005712:	bd80      	pop	{r7, pc}
 8005714:	20000000 	.word	0x20000000
 8005718:	431bde83 	.word	0x431bde83
 800571c:	fffff8fe 	.word	0xfffff8fe
 8005720:	08005be9 	.word	0x08005be9
 8005724:	08005ca3 	.word	0x08005ca3
 8005728:	08005cbf 	.word	0x08005cbf
 800572c:	40012300 	.word	0x40012300
 8005730:	40012000 	.word	0x40012000
 8005734:	40012200 	.word	0x40012200

08005738 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8005738:	b480      	push	{r7}
 800573a:	b083      	sub	sp, #12
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8005740:	bf00      	nop
 8005742:	370c      	adds	r7, #12
 8005744:	46bd      	mov	sp, r7
 8005746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574a:	4770      	bx	lr

0800574c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800574c:	b480      	push	{r7}
 800574e:	b083      	sub	sp, #12
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8005754:	bf00      	nop
 8005756:	370c      	adds	r7, #12
 8005758:	46bd      	mov	sp, r7
 800575a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575e:	4770      	bx	lr

08005760 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005760:	b480      	push	{r7}
 8005762:	b085      	sub	sp, #20
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
 8005768:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 800576a:	2300      	movs	r3, #0
 800576c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005774:	2b01      	cmp	r3, #1
 8005776:	d101      	bne.n	800577c <HAL_ADC_ConfigChannel+0x1c>
 8005778:	2302      	movs	r3, #2
 800577a:	e12a      	b.n	80059d2 <HAL_ADC_ConfigChannel+0x272>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2201      	movs	r2, #1
 8005780:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	2b09      	cmp	r3, #9
 800578a:	d93a      	bls.n	8005802 <HAL_ADC_ConfigChannel+0xa2>
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005794:	d035      	beq.n	8005802 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	68d9      	ldr	r1, [r3, #12]
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	b29b      	uxth	r3, r3
 80057a2:	461a      	mov	r2, r3
 80057a4:	4613      	mov	r3, r2
 80057a6:	005b      	lsls	r3, r3, #1
 80057a8:	4413      	add	r3, r2
 80057aa:	3b1e      	subs	r3, #30
 80057ac:	2207      	movs	r2, #7
 80057ae:	fa02 f303 	lsl.w	r3, r2, r3
 80057b2:	43da      	mvns	r2, r3
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	400a      	ands	r2, r1
 80057ba:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	4a87      	ldr	r2, [pc, #540]	; (80059e0 <HAL_ADC_ConfigChannel+0x280>)
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d10a      	bne.n	80057dc <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	68d9      	ldr	r1, [r3, #12]
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	689b      	ldr	r3, [r3, #8]
 80057d0:	061a      	lsls	r2, r3, #24
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	430a      	orrs	r2, r1
 80057d8:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80057da:	e035      	b.n	8005848 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	68d9      	ldr	r1, [r3, #12]
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	689a      	ldr	r2, [r3, #8]
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	b29b      	uxth	r3, r3
 80057ec:	4618      	mov	r0, r3
 80057ee:	4603      	mov	r3, r0
 80057f0:	005b      	lsls	r3, r3, #1
 80057f2:	4403      	add	r3, r0
 80057f4:	3b1e      	subs	r3, #30
 80057f6:	409a      	lsls	r2, r3
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	430a      	orrs	r2, r1
 80057fe:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005800:	e022      	b.n	8005848 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	6919      	ldr	r1, [r3, #16]
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	b29b      	uxth	r3, r3
 800580e:	461a      	mov	r2, r3
 8005810:	4613      	mov	r3, r2
 8005812:	005b      	lsls	r3, r3, #1
 8005814:	4413      	add	r3, r2
 8005816:	2207      	movs	r2, #7
 8005818:	fa02 f303 	lsl.w	r3, r2, r3
 800581c:	43da      	mvns	r2, r3
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	400a      	ands	r2, r1
 8005824:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	6919      	ldr	r1, [r3, #16]
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	689a      	ldr	r2, [r3, #8]
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	b29b      	uxth	r3, r3
 8005836:	4618      	mov	r0, r3
 8005838:	4603      	mov	r3, r0
 800583a:	005b      	lsls	r3, r3, #1
 800583c:	4403      	add	r3, r0
 800583e:	409a      	lsls	r2, r3
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	430a      	orrs	r2, r1
 8005846:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	685b      	ldr	r3, [r3, #4]
 800584c:	2b06      	cmp	r3, #6
 800584e:	d824      	bhi.n	800589a <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	685a      	ldr	r2, [r3, #4]
 800585a:	4613      	mov	r3, r2
 800585c:	009b      	lsls	r3, r3, #2
 800585e:	4413      	add	r3, r2
 8005860:	3b05      	subs	r3, #5
 8005862:	221f      	movs	r2, #31
 8005864:	fa02 f303 	lsl.w	r3, r2, r3
 8005868:	43da      	mvns	r2, r3
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	400a      	ands	r2, r1
 8005870:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	b29b      	uxth	r3, r3
 800587e:	4618      	mov	r0, r3
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	685a      	ldr	r2, [r3, #4]
 8005884:	4613      	mov	r3, r2
 8005886:	009b      	lsls	r3, r3, #2
 8005888:	4413      	add	r3, r2
 800588a:	3b05      	subs	r3, #5
 800588c:	fa00 f203 	lsl.w	r2, r0, r3
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	430a      	orrs	r2, r1
 8005896:	635a      	str	r2, [r3, #52]	; 0x34
 8005898:	e04c      	b.n	8005934 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	2b0c      	cmp	r3, #12
 80058a0:	d824      	bhi.n	80058ec <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	685a      	ldr	r2, [r3, #4]
 80058ac:	4613      	mov	r3, r2
 80058ae:	009b      	lsls	r3, r3, #2
 80058b0:	4413      	add	r3, r2
 80058b2:	3b23      	subs	r3, #35	; 0x23
 80058b4:	221f      	movs	r2, #31
 80058b6:	fa02 f303 	lsl.w	r3, r2, r3
 80058ba:	43da      	mvns	r2, r3
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	400a      	ands	r2, r1
 80058c2:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	b29b      	uxth	r3, r3
 80058d0:	4618      	mov	r0, r3
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	685a      	ldr	r2, [r3, #4]
 80058d6:	4613      	mov	r3, r2
 80058d8:	009b      	lsls	r3, r3, #2
 80058da:	4413      	add	r3, r2
 80058dc:	3b23      	subs	r3, #35	; 0x23
 80058de:	fa00 f203 	lsl.w	r2, r0, r3
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	430a      	orrs	r2, r1
 80058e8:	631a      	str	r2, [r3, #48]	; 0x30
 80058ea:	e023      	b.n	8005934 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	685a      	ldr	r2, [r3, #4]
 80058f6:	4613      	mov	r3, r2
 80058f8:	009b      	lsls	r3, r3, #2
 80058fa:	4413      	add	r3, r2
 80058fc:	3b41      	subs	r3, #65	; 0x41
 80058fe:	221f      	movs	r2, #31
 8005900:	fa02 f303 	lsl.w	r3, r2, r3
 8005904:	43da      	mvns	r2, r3
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	400a      	ands	r2, r1
 800590c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	b29b      	uxth	r3, r3
 800591a:	4618      	mov	r0, r3
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	685a      	ldr	r2, [r3, #4]
 8005920:	4613      	mov	r3, r2
 8005922:	009b      	lsls	r3, r3, #2
 8005924:	4413      	add	r3, r2
 8005926:	3b41      	subs	r3, #65	; 0x41
 8005928:	fa00 f203 	lsl.w	r2, r0, r3
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	430a      	orrs	r2, r1
 8005932:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	4a2a      	ldr	r2, [pc, #168]	; (80059e4 <HAL_ADC_ConfigChannel+0x284>)
 800593a:	4293      	cmp	r3, r2
 800593c:	d10a      	bne.n	8005954 <HAL_ADC_ConfigChannel+0x1f4>
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005946:	d105      	bne.n	8005954 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8005948:	4b27      	ldr	r3, [pc, #156]	; (80059e8 <HAL_ADC_ConfigChannel+0x288>)
 800594a:	685b      	ldr	r3, [r3, #4]
 800594c:	4a26      	ldr	r2, [pc, #152]	; (80059e8 <HAL_ADC_ConfigChannel+0x288>)
 800594e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8005952:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	4a22      	ldr	r2, [pc, #136]	; (80059e4 <HAL_ADC_ConfigChannel+0x284>)
 800595a:	4293      	cmp	r3, r2
 800595c:	d109      	bne.n	8005972 <HAL_ADC_ConfigChannel+0x212>
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	2b12      	cmp	r3, #18
 8005964:	d105      	bne.n	8005972 <HAL_ADC_ConfigChannel+0x212>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8005966:	4b20      	ldr	r3, [pc, #128]	; (80059e8 <HAL_ADC_ConfigChannel+0x288>)
 8005968:	685b      	ldr	r3, [r3, #4]
 800596a:	4a1f      	ldr	r2, [pc, #124]	; (80059e8 <HAL_ADC_ConfigChannel+0x288>)
 800596c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005970:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	4a1b      	ldr	r2, [pc, #108]	; (80059e4 <HAL_ADC_ConfigChannel+0x284>)
 8005978:	4293      	cmp	r3, r2
 800597a:	d125      	bne.n	80059c8 <HAL_ADC_ConfigChannel+0x268>
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	4a17      	ldr	r2, [pc, #92]	; (80059e0 <HAL_ADC_ConfigChannel+0x280>)
 8005982:	4293      	cmp	r3, r2
 8005984:	d003      	beq.n	800598e <HAL_ADC_ConfigChannel+0x22e>
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	2b11      	cmp	r3, #17
 800598c:	d11c      	bne.n	80059c8 <HAL_ADC_ConfigChannel+0x268>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800598e:	4b16      	ldr	r3, [pc, #88]	; (80059e8 <HAL_ADC_ConfigChannel+0x288>)
 8005990:	685b      	ldr	r3, [r3, #4]
 8005992:	4a15      	ldr	r2, [pc, #84]	; (80059e8 <HAL_ADC_ConfigChannel+0x288>)
 8005994:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005998:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	4a10      	ldr	r2, [pc, #64]	; (80059e0 <HAL_ADC_ConfigChannel+0x280>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d111      	bne.n	80059c8 <HAL_ADC_ConfigChannel+0x268>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80059a4:	4b11      	ldr	r3, [pc, #68]	; (80059ec <HAL_ADC_ConfigChannel+0x28c>)
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	4a11      	ldr	r2, [pc, #68]	; (80059f0 <HAL_ADC_ConfigChannel+0x290>)
 80059aa:	fba2 2303 	umull	r2, r3, r2, r3
 80059ae:	0c9a      	lsrs	r2, r3, #18
 80059b0:	4613      	mov	r3, r2
 80059b2:	009b      	lsls	r3, r3, #2
 80059b4:	4413      	add	r3, r2
 80059b6:	005b      	lsls	r3, r3, #1
 80059b8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80059ba:	e002      	b.n	80059c2 <HAL_ADC_ConfigChannel+0x262>
      {
        counter--;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	3b01      	subs	r3, #1
 80059c0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d1f9      	bne.n	80059bc <HAL_ADC_ConfigChannel+0x25c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2200      	movs	r2, #0
 80059cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80059d0:	2300      	movs	r3, #0
}
 80059d2:	4618      	mov	r0, r3
 80059d4:	3714      	adds	r7, #20
 80059d6:	46bd      	mov	sp, r7
 80059d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059dc:	4770      	bx	lr
 80059de:	bf00      	nop
 80059e0:	10000012 	.word	0x10000012
 80059e4:	40012000 	.word	0x40012000
 80059e8:	40012300 	.word	0x40012300
 80059ec:	20000000 	.word	0x20000000
 80059f0:	431bde83 	.word	0x431bde83

080059f4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80059f4:	b480      	push	{r7}
 80059f6:	b083      	sub	sp, #12
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80059fc:	4b78      	ldr	r3, [pc, #480]	; (8005be0 <ADC_Init+0x1ec>)
 80059fe:	685b      	ldr	r3, [r3, #4]
 8005a00:	4a77      	ldr	r2, [pc, #476]	; (8005be0 <ADC_Init+0x1ec>)
 8005a02:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8005a06:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8005a08:	4b75      	ldr	r3, [pc, #468]	; (8005be0 <ADC_Init+0x1ec>)
 8005a0a:	685a      	ldr	r2, [r3, #4]
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	685b      	ldr	r3, [r3, #4]
 8005a10:	4973      	ldr	r1, [pc, #460]	; (8005be0 <ADC_Init+0x1ec>)
 8005a12:	4313      	orrs	r3, r2
 8005a14:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	685a      	ldr	r2, [r3, #4]
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005a24:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	6859      	ldr	r1, [r3, #4]
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	691b      	ldr	r3, [r3, #16]
 8005a30:	021a      	lsls	r2, r3, #8
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	430a      	orrs	r2, r1
 8005a38:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	685a      	ldr	r2, [r3, #4]
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005a48:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	6859      	ldr	r1, [r3, #4]
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	689a      	ldr	r2, [r3, #8]
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	430a      	orrs	r2, r1
 8005a5a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	689a      	ldr	r2, [r3, #8]
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005a6a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	6899      	ldr	r1, [r3, #8]
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	68da      	ldr	r2, [r3, #12]
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	430a      	orrs	r2, r1
 8005a7c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a82:	4a58      	ldr	r2, [pc, #352]	; (8005be4 <ADC_Init+0x1f0>)
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d022      	beq.n	8005ace <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	689a      	ldr	r2, [r3, #8]
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005a96:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	6899      	ldr	r1, [r3, #8]
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	430a      	orrs	r2, r1
 8005aa8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	689a      	ldr	r2, [r3, #8]
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005ab8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	6899      	ldr	r1, [r3, #8]
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	430a      	orrs	r2, r1
 8005aca:	609a      	str	r2, [r3, #8]
 8005acc:	e00f      	b.n	8005aee <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	689a      	ldr	r2, [r3, #8]
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005adc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	689a      	ldr	r2, [r3, #8]
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005aec:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	689a      	ldr	r2, [r3, #8]
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f022 0202 	bic.w	r2, r2, #2
 8005afc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	6899      	ldr	r1, [r3, #8]
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	699b      	ldr	r3, [r3, #24]
 8005b08:	005a      	lsls	r2, r3, #1
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	430a      	orrs	r2, r1
 8005b10:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d01b      	beq.n	8005b54 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	685a      	ldr	r2, [r3, #4]
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005b2a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	685a      	ldr	r2, [r3, #4]
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005b3a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	6859      	ldr	r1, [r3, #4]
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b46:	3b01      	subs	r3, #1
 8005b48:	035a      	lsls	r2, r3, #13
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	430a      	orrs	r2, r1
 8005b50:	605a      	str	r2, [r3, #4]
 8005b52:	e007      	b.n	8005b64 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	685a      	ldr	r2, [r3, #4]
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005b62:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005b72:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	69db      	ldr	r3, [r3, #28]
 8005b7e:	3b01      	subs	r3, #1
 8005b80:	051a      	lsls	r2, r3, #20
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	430a      	orrs	r2, r1
 8005b88:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	689a      	ldr	r2, [r3, #8]
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005b98:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	6899      	ldr	r1, [r3, #8]
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005ba6:	025a      	lsls	r2, r3, #9
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	430a      	orrs	r2, r1
 8005bae:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	689a      	ldr	r2, [r3, #8]
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005bbe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	6899      	ldr	r1, [r3, #8]
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	695b      	ldr	r3, [r3, #20]
 8005bca:	029a      	lsls	r2, r3, #10
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	430a      	orrs	r2, r1
 8005bd2:	609a      	str	r2, [r3, #8]
}
 8005bd4:	bf00      	nop
 8005bd6:	370c      	adds	r7, #12
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bde:	4770      	bx	lr
 8005be0:	40012300 	.word	0x40012300
 8005be4:	0f000001 	.word	0x0f000001

08005be8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b084      	sub	sp, #16
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bf4:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bfa:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d13c      	bne.n	8005c7c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c06:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	689b      	ldr	r3, [r3, #8]
 8005c14:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d12b      	bne.n	8005c74 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d127      	bne.n	8005c74 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c2a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d006      	beq.n	8005c40 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	689b      	ldr	r3, [r3, #8]
 8005c38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d119      	bne.n	8005c74 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	685a      	ldr	r2, [r3, #4]
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f022 0220 	bic.w	r2, r2, #32
 8005c4e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c54:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c60:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d105      	bne.n	8005c74 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c6c:	f043 0201 	orr.w	r2, r3, #1
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005c74:	68f8      	ldr	r0, [r7, #12]
 8005c76:	f7fe ffd5 	bl	8004c24 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005c7a:	e00e      	b.n	8005c9a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c80:	f003 0310 	and.w	r3, r3, #16
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d003      	beq.n	8005c90 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8005c88:	68f8      	ldr	r0, [r7, #12]
 8005c8a:	f7ff fd5f 	bl	800574c <HAL_ADC_ErrorCallback>
}
 8005c8e:	e004      	b.n	8005c9a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c96:	6878      	ldr	r0, [r7, #4]
 8005c98:	4798      	blx	r3
}
 8005c9a:	bf00      	nop
 8005c9c:	3710      	adds	r7, #16
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bd80      	pop	{r7, pc}

08005ca2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8005ca2:	b580      	push	{r7, lr}
 8005ca4:	b084      	sub	sp, #16
 8005ca6:	af00      	add	r7, sp, #0
 8005ca8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cae:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005cb0:	68f8      	ldr	r0, [r7, #12]
 8005cb2:	f7ff fd41 	bl	8005738 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005cb6:	bf00      	nop
 8005cb8:	3710      	adds	r7, #16
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	bd80      	pop	{r7, pc}

08005cbe <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8005cbe:	b580      	push	{r7, lr}
 8005cc0:	b084      	sub	sp, #16
 8005cc2:	af00      	add	r7, sp, #0
 8005cc4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cca:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	2240      	movs	r2, #64	; 0x40
 8005cd0:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cd6:	f043 0204 	orr.w	r2, r3, #4
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	645a      	str	r2, [r3, #68]	; 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005cde:	68f8      	ldr	r0, [r7, #12]
 8005ce0:	f7ff fd34 	bl	800574c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005ce4:	bf00      	nop
 8005ce6:	3710      	adds	r7, #16
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	bd80      	pop	{r7, pc}

08005cec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005cec:	b480      	push	{r7}
 8005cee:	b085      	sub	sp, #20
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	f003 0307 	and.w	r3, r3, #7
 8005cfa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005cfc:	4b0b      	ldr	r3, [pc, #44]	; (8005d2c <__NVIC_SetPriorityGrouping+0x40>)
 8005cfe:	68db      	ldr	r3, [r3, #12]
 8005d00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005d02:	68ba      	ldr	r2, [r7, #8]
 8005d04:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005d08:	4013      	ands	r3, r2
 8005d0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005d14:	4b06      	ldr	r3, [pc, #24]	; (8005d30 <__NVIC_SetPriorityGrouping+0x44>)
 8005d16:	4313      	orrs	r3, r2
 8005d18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005d1a:	4a04      	ldr	r2, [pc, #16]	; (8005d2c <__NVIC_SetPriorityGrouping+0x40>)
 8005d1c:	68bb      	ldr	r3, [r7, #8]
 8005d1e:	60d3      	str	r3, [r2, #12]
}
 8005d20:	bf00      	nop
 8005d22:	3714      	adds	r7, #20
 8005d24:	46bd      	mov	sp, r7
 8005d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2a:	4770      	bx	lr
 8005d2c:	e000ed00 	.word	0xe000ed00
 8005d30:	05fa0000 	.word	0x05fa0000

08005d34 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005d34:	b480      	push	{r7}
 8005d36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005d38:	4b04      	ldr	r3, [pc, #16]	; (8005d4c <__NVIC_GetPriorityGrouping+0x18>)
 8005d3a:	68db      	ldr	r3, [r3, #12]
 8005d3c:	0a1b      	lsrs	r3, r3, #8
 8005d3e:	f003 0307 	and.w	r3, r3, #7
}
 8005d42:	4618      	mov	r0, r3
 8005d44:	46bd      	mov	sp, r7
 8005d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4a:	4770      	bx	lr
 8005d4c:	e000ed00 	.word	0xe000ed00

08005d50 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005d50:	b480      	push	{r7}
 8005d52:	b083      	sub	sp, #12
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	4603      	mov	r3, r0
 8005d58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005d5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	db0b      	blt.n	8005d7a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005d62:	79fb      	ldrb	r3, [r7, #7]
 8005d64:	f003 021f 	and.w	r2, r3, #31
 8005d68:	4907      	ldr	r1, [pc, #28]	; (8005d88 <__NVIC_EnableIRQ+0x38>)
 8005d6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d6e:	095b      	lsrs	r3, r3, #5
 8005d70:	2001      	movs	r0, #1
 8005d72:	fa00 f202 	lsl.w	r2, r0, r2
 8005d76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005d7a:	bf00      	nop
 8005d7c:	370c      	adds	r7, #12
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d84:	4770      	bx	lr
 8005d86:	bf00      	nop
 8005d88:	e000e100 	.word	0xe000e100

08005d8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	b083      	sub	sp, #12
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	4603      	mov	r3, r0
 8005d94:	6039      	str	r1, [r7, #0]
 8005d96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005d98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	db0a      	blt.n	8005db6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005da0:	683b      	ldr	r3, [r7, #0]
 8005da2:	b2da      	uxtb	r2, r3
 8005da4:	490c      	ldr	r1, [pc, #48]	; (8005dd8 <__NVIC_SetPriority+0x4c>)
 8005da6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005daa:	0112      	lsls	r2, r2, #4
 8005dac:	b2d2      	uxtb	r2, r2
 8005dae:	440b      	add	r3, r1
 8005db0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005db4:	e00a      	b.n	8005dcc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	b2da      	uxtb	r2, r3
 8005dba:	4908      	ldr	r1, [pc, #32]	; (8005ddc <__NVIC_SetPriority+0x50>)
 8005dbc:	79fb      	ldrb	r3, [r7, #7]
 8005dbe:	f003 030f 	and.w	r3, r3, #15
 8005dc2:	3b04      	subs	r3, #4
 8005dc4:	0112      	lsls	r2, r2, #4
 8005dc6:	b2d2      	uxtb	r2, r2
 8005dc8:	440b      	add	r3, r1
 8005dca:	761a      	strb	r2, [r3, #24]
}
 8005dcc:	bf00      	nop
 8005dce:	370c      	adds	r7, #12
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd6:	4770      	bx	lr
 8005dd8:	e000e100 	.word	0xe000e100
 8005ddc:	e000ed00 	.word	0xe000ed00

08005de0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005de0:	b480      	push	{r7}
 8005de2:	b089      	sub	sp, #36	; 0x24
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	60f8      	str	r0, [r7, #12]
 8005de8:	60b9      	str	r1, [r7, #8]
 8005dea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	f003 0307 	and.w	r3, r3, #7
 8005df2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005df4:	69fb      	ldr	r3, [r7, #28]
 8005df6:	f1c3 0307 	rsb	r3, r3, #7
 8005dfa:	2b04      	cmp	r3, #4
 8005dfc:	bf28      	it	cs
 8005dfe:	2304      	movcs	r3, #4
 8005e00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005e02:	69fb      	ldr	r3, [r7, #28]
 8005e04:	3304      	adds	r3, #4
 8005e06:	2b06      	cmp	r3, #6
 8005e08:	d902      	bls.n	8005e10 <NVIC_EncodePriority+0x30>
 8005e0a:	69fb      	ldr	r3, [r7, #28]
 8005e0c:	3b03      	subs	r3, #3
 8005e0e:	e000      	b.n	8005e12 <NVIC_EncodePriority+0x32>
 8005e10:	2300      	movs	r3, #0
 8005e12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005e14:	f04f 32ff 	mov.w	r2, #4294967295
 8005e18:	69bb      	ldr	r3, [r7, #24]
 8005e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8005e1e:	43da      	mvns	r2, r3
 8005e20:	68bb      	ldr	r3, [r7, #8]
 8005e22:	401a      	ands	r2, r3
 8005e24:	697b      	ldr	r3, [r7, #20]
 8005e26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005e28:	f04f 31ff 	mov.w	r1, #4294967295
 8005e2c:	697b      	ldr	r3, [r7, #20]
 8005e2e:	fa01 f303 	lsl.w	r3, r1, r3
 8005e32:	43d9      	mvns	r1, r3
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005e38:	4313      	orrs	r3, r2
         );
}
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	3724      	adds	r7, #36	; 0x24
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e44:	4770      	bx	lr

08005e46 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005e46:	b580      	push	{r7, lr}
 8005e48:	b082      	sub	sp, #8
 8005e4a:	af00      	add	r7, sp, #0
 8005e4c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005e4e:	6878      	ldr	r0, [r7, #4]
 8005e50:	f7ff ff4c 	bl	8005cec <__NVIC_SetPriorityGrouping>
}
 8005e54:	bf00      	nop
 8005e56:	3708      	adds	r7, #8
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	bd80      	pop	{r7, pc}

08005e5c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b086      	sub	sp, #24
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	4603      	mov	r3, r0
 8005e64:	60b9      	str	r1, [r7, #8]
 8005e66:	607a      	str	r2, [r7, #4]
 8005e68:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005e6e:	f7ff ff61 	bl	8005d34 <__NVIC_GetPriorityGrouping>
 8005e72:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005e74:	687a      	ldr	r2, [r7, #4]
 8005e76:	68b9      	ldr	r1, [r7, #8]
 8005e78:	6978      	ldr	r0, [r7, #20]
 8005e7a:	f7ff ffb1 	bl	8005de0 <NVIC_EncodePriority>
 8005e7e:	4602      	mov	r2, r0
 8005e80:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005e84:	4611      	mov	r1, r2
 8005e86:	4618      	mov	r0, r3
 8005e88:	f7ff ff80 	bl	8005d8c <__NVIC_SetPriority>
}
 8005e8c:	bf00      	nop
 8005e8e:	3718      	adds	r7, #24
 8005e90:	46bd      	mov	sp, r7
 8005e92:	bd80      	pop	{r7, pc}

08005e94 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b082      	sub	sp, #8
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	4603      	mov	r3, r0
 8005e9c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005e9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	f7ff ff54 	bl	8005d50 <__NVIC_EnableIRQ>
}
 8005ea8:	bf00      	nop
 8005eaa:	3708      	adds	r7, #8
 8005eac:	46bd      	mov	sp, r7
 8005eae:	bd80      	pop	{r7, pc}

08005eb0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b086      	sub	sp, #24
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005eb8:	2300      	movs	r3, #0
 8005eba:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005ebc:	f7ff face 	bl	800545c <HAL_GetTick>
 8005ec0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d101      	bne.n	8005ecc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005ec8:	2301      	movs	r3, #1
 8005eca:	e099      	b.n	8006000 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2200      	movs	r2, #0
 8005ed0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2202      	movs	r2, #2
 8005ed8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	681a      	ldr	r2, [r3, #0]
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f022 0201 	bic.w	r2, r2, #1
 8005eea:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005eec:	e00f      	b.n	8005f0e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005eee:	f7ff fab5 	bl	800545c <HAL_GetTick>
 8005ef2:	4602      	mov	r2, r0
 8005ef4:	693b      	ldr	r3, [r7, #16]
 8005ef6:	1ad3      	subs	r3, r2, r3
 8005ef8:	2b05      	cmp	r3, #5
 8005efa:	d908      	bls.n	8005f0e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2220      	movs	r2, #32
 8005f00:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2203      	movs	r2, #3
 8005f06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005f0a:	2303      	movs	r3, #3
 8005f0c:	e078      	b.n	8006000 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f003 0301 	and.w	r3, r3, #1
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d1e8      	bne.n	8005eee <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005f24:	697a      	ldr	r2, [r7, #20]
 8005f26:	4b38      	ldr	r3, [pc, #224]	; (8006008 <HAL_DMA_Init+0x158>)
 8005f28:	4013      	ands	r3, r2
 8005f2a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	685a      	ldr	r2, [r3, #4]
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	689b      	ldr	r3, [r3, #8]
 8005f34:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005f3a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	691b      	ldr	r3, [r3, #16]
 8005f40:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005f46:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	699b      	ldr	r3, [r3, #24]
 8005f4c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005f52:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	6a1b      	ldr	r3, [r3, #32]
 8005f58:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005f5a:	697a      	ldr	r2, [r7, #20]
 8005f5c:	4313      	orrs	r3, r2
 8005f5e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f64:	2b04      	cmp	r3, #4
 8005f66:	d107      	bne.n	8005f78 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f70:	4313      	orrs	r3, r2
 8005f72:	697a      	ldr	r2, [r7, #20]
 8005f74:	4313      	orrs	r3, r2
 8005f76:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	697a      	ldr	r2, [r7, #20]
 8005f7e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	695b      	ldr	r3, [r3, #20]
 8005f86:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005f88:	697b      	ldr	r3, [r7, #20]
 8005f8a:	f023 0307 	bic.w	r3, r3, #7
 8005f8e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f94:	697a      	ldr	r2, [r7, #20]
 8005f96:	4313      	orrs	r3, r2
 8005f98:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f9e:	2b04      	cmp	r3, #4
 8005fa0:	d117      	bne.n	8005fd2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fa6:	697a      	ldr	r2, [r7, #20]
 8005fa8:	4313      	orrs	r3, r2
 8005faa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d00e      	beq.n	8005fd2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005fb4:	6878      	ldr	r0, [r7, #4]
 8005fb6:	f000 fa77 	bl	80064a8 <DMA_CheckFifoParam>
 8005fba:	4603      	mov	r3, r0
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d008      	beq.n	8005fd2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2240      	movs	r2, #64	; 0x40
 8005fc4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2201      	movs	r2, #1
 8005fca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005fce:	2301      	movs	r3, #1
 8005fd0:	e016      	b.n	8006000 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	697a      	ldr	r2, [r7, #20]
 8005fd8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005fda:	6878      	ldr	r0, [r7, #4]
 8005fdc:	f000 fa2e 	bl	800643c <DMA_CalcBaseAndBitshift>
 8005fe0:	4603      	mov	r3, r0
 8005fe2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005fe8:	223f      	movs	r2, #63	; 0x3f
 8005fea:	409a      	lsls	r2, r3
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2201      	movs	r2, #1
 8005ffa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005ffe:	2300      	movs	r3, #0
}
 8006000:	4618      	mov	r0, r3
 8006002:	3718      	adds	r7, #24
 8006004:	46bd      	mov	sp, r7
 8006006:	bd80      	pop	{r7, pc}
 8006008:	e010803f 	.word	0xe010803f

0800600c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b086      	sub	sp, #24
 8006010:	af00      	add	r7, sp, #0
 8006012:	60f8      	str	r0, [r7, #12]
 8006014:	60b9      	str	r1, [r7, #8]
 8006016:	607a      	str	r2, [r7, #4]
 8006018:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800601a:	2300      	movs	r3, #0
 800601c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006022:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800602a:	2b01      	cmp	r3, #1
 800602c:	d101      	bne.n	8006032 <HAL_DMA_Start_IT+0x26>
 800602e:	2302      	movs	r3, #2
 8006030:	e048      	b.n	80060c4 <HAL_DMA_Start_IT+0xb8>
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	2201      	movs	r2, #1
 8006036:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006040:	b2db      	uxtb	r3, r3
 8006042:	2b01      	cmp	r3, #1
 8006044:	d137      	bne.n	80060b6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	2202      	movs	r2, #2
 800604a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	2200      	movs	r2, #0
 8006052:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	687a      	ldr	r2, [r7, #4]
 8006058:	68b9      	ldr	r1, [r7, #8]
 800605a:	68f8      	ldr	r0, [r7, #12]
 800605c:	f000 f9c0 	bl	80063e0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006064:	223f      	movs	r2, #63	; 0x3f
 8006066:	409a      	lsls	r2, r3
 8006068:	693b      	ldr	r3, [r7, #16]
 800606a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	681a      	ldr	r2, [r3, #0]
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f042 0216 	orr.w	r2, r2, #22
 800607a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	695a      	ldr	r2, [r3, #20]
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800608a:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006090:	2b00      	cmp	r3, #0
 8006092:	d007      	beq.n	80060a4 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	681a      	ldr	r2, [r3, #0]
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f042 0208 	orr.w	r2, r2, #8
 80060a2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	681a      	ldr	r2, [r3, #0]
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f042 0201 	orr.w	r2, r2, #1
 80060b2:	601a      	str	r2, [r3, #0]
 80060b4:	e005      	b.n	80060c2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	2200      	movs	r2, #0
 80060ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80060be:	2302      	movs	r3, #2
 80060c0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80060c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80060c4:	4618      	mov	r0, r3
 80060c6:	3718      	adds	r7, #24
 80060c8:	46bd      	mov	sp, r7
 80060ca:	bd80      	pop	{r7, pc}

080060cc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b086      	sub	sp, #24
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 80060d4:	2300      	movs	r3, #0
 80060d6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 80060d8:	4b92      	ldr	r3, [pc, #584]	; (8006324 <HAL_DMA_IRQHandler+0x258>)
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	4a92      	ldr	r2, [pc, #584]	; (8006328 <HAL_DMA_IRQHandler+0x25c>)
 80060de:	fba2 2303 	umull	r2, r3, r2, r3
 80060e2:	0a9b      	lsrs	r3, r3, #10
 80060e4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060ea:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80060ec:	693b      	ldr	r3, [r7, #16]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80060f6:	2208      	movs	r2, #8
 80060f8:	409a      	lsls	r2, r3
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	4013      	ands	r3, r2
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d01a      	beq.n	8006138 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f003 0304 	and.w	r3, r3, #4
 800610c:	2b00      	cmp	r3, #0
 800610e:	d013      	beq.n	8006138 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	681a      	ldr	r2, [r3, #0]
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f022 0204 	bic.w	r2, r2, #4
 800611e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006124:	2208      	movs	r2, #8
 8006126:	409a      	lsls	r2, r3
 8006128:	693b      	ldr	r3, [r7, #16]
 800612a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006130:	f043 0201 	orr.w	r2, r3, #1
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800613c:	2201      	movs	r2, #1
 800613e:	409a      	lsls	r2, r3
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	4013      	ands	r3, r2
 8006144:	2b00      	cmp	r3, #0
 8006146:	d012      	beq.n	800616e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	695b      	ldr	r3, [r3, #20]
 800614e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006152:	2b00      	cmp	r3, #0
 8006154:	d00b      	beq.n	800616e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800615a:	2201      	movs	r2, #1
 800615c:	409a      	lsls	r2, r3
 800615e:	693b      	ldr	r3, [r7, #16]
 8006160:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006166:	f043 0202 	orr.w	r2, r3, #2
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006172:	2204      	movs	r2, #4
 8006174:	409a      	lsls	r2, r3
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	4013      	ands	r3, r2
 800617a:	2b00      	cmp	r3, #0
 800617c:	d012      	beq.n	80061a4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f003 0302 	and.w	r3, r3, #2
 8006188:	2b00      	cmp	r3, #0
 800618a:	d00b      	beq.n	80061a4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006190:	2204      	movs	r2, #4
 8006192:	409a      	lsls	r2, r3
 8006194:	693b      	ldr	r3, [r7, #16]
 8006196:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800619c:	f043 0204 	orr.w	r2, r3, #4
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061a8:	2210      	movs	r2, #16
 80061aa:	409a      	lsls	r2, r3
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	4013      	ands	r3, r2
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d043      	beq.n	800623c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f003 0308 	and.w	r3, r3, #8
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d03c      	beq.n	800623c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061c6:	2210      	movs	r2, #16
 80061c8:	409a      	lsls	r2, r3
 80061ca:	693b      	ldr	r3, [r7, #16]
 80061cc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d018      	beq.n	800620e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d108      	bne.n	80061fc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d024      	beq.n	800623c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061f6:	6878      	ldr	r0, [r7, #4]
 80061f8:	4798      	blx	r3
 80061fa:	e01f      	b.n	800623c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006200:	2b00      	cmp	r3, #0
 8006202:	d01b      	beq.n	800623c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006208:	6878      	ldr	r0, [r7, #4]
 800620a:	4798      	blx	r3
 800620c:	e016      	b.n	800623c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006218:	2b00      	cmp	r3, #0
 800621a:	d107      	bne.n	800622c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	681a      	ldr	r2, [r3, #0]
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f022 0208 	bic.w	r2, r2, #8
 800622a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006230:	2b00      	cmp	r3, #0
 8006232:	d003      	beq.n	800623c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006238:	6878      	ldr	r0, [r7, #4]
 800623a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006240:	2220      	movs	r2, #32
 8006242:	409a      	lsls	r2, r3
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	4013      	ands	r3, r2
 8006248:	2b00      	cmp	r3, #0
 800624a:	f000 808e 	beq.w	800636a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f003 0310 	and.w	r3, r3, #16
 8006258:	2b00      	cmp	r3, #0
 800625a:	f000 8086 	beq.w	800636a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006262:	2220      	movs	r2, #32
 8006264:	409a      	lsls	r2, r3
 8006266:	693b      	ldr	r3, [r7, #16]
 8006268:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006270:	b2db      	uxtb	r3, r3
 8006272:	2b05      	cmp	r3, #5
 8006274:	d136      	bne.n	80062e4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	681a      	ldr	r2, [r3, #0]
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f022 0216 	bic.w	r2, r2, #22
 8006284:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	695a      	ldr	r2, [r3, #20]
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006294:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800629a:	2b00      	cmp	r3, #0
 800629c:	d103      	bne.n	80062a6 <HAL_DMA_IRQHandler+0x1da>
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d007      	beq.n	80062b6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	681a      	ldr	r2, [r3, #0]
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f022 0208 	bic.w	r2, r2, #8
 80062b4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062ba:	223f      	movs	r2, #63	; 0x3f
 80062bc:	409a      	lsls	r2, r3
 80062be:	693b      	ldr	r3, [r7, #16]
 80062c0:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	2200      	movs	r2, #0
 80062c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2201      	movs	r2, #1
 80062ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d07d      	beq.n	80063d6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80062de:	6878      	ldr	r0, [r7, #4]
 80062e0:	4798      	blx	r3
        }
        return;
 80062e2:	e078      	b.n	80063d6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d01c      	beq.n	800632c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d108      	bne.n	8006312 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006304:	2b00      	cmp	r3, #0
 8006306:	d030      	beq.n	800636a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800630c:	6878      	ldr	r0, [r7, #4]
 800630e:	4798      	blx	r3
 8006310:	e02b      	b.n	800636a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006316:	2b00      	cmp	r3, #0
 8006318:	d027      	beq.n	800636a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800631e:	6878      	ldr	r0, [r7, #4]
 8006320:	4798      	blx	r3
 8006322:	e022      	b.n	800636a <HAL_DMA_IRQHandler+0x29e>
 8006324:	20000000 	.word	0x20000000
 8006328:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006336:	2b00      	cmp	r3, #0
 8006338:	d10f      	bne.n	800635a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	681a      	ldr	r2, [r3, #0]
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f022 0210 	bic.w	r2, r2, #16
 8006348:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	2200      	movs	r2, #0
 800634e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2201      	movs	r2, #1
 8006356:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800635e:	2b00      	cmp	r3, #0
 8006360:	d003      	beq.n	800636a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006366:	6878      	ldr	r0, [r7, #4]
 8006368:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800636e:	2b00      	cmp	r3, #0
 8006370:	d032      	beq.n	80063d8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006376:	f003 0301 	and.w	r3, r3, #1
 800637a:	2b00      	cmp	r3, #0
 800637c:	d022      	beq.n	80063c4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	2205      	movs	r2, #5
 8006382:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	681a      	ldr	r2, [r3, #0]
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f022 0201 	bic.w	r2, r2, #1
 8006394:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006396:	68bb      	ldr	r3, [r7, #8]
 8006398:	3301      	adds	r3, #1
 800639a:	60bb      	str	r3, [r7, #8]
 800639c:	697a      	ldr	r2, [r7, #20]
 800639e:	429a      	cmp	r2, r3
 80063a0:	d307      	bcc.n	80063b2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f003 0301 	and.w	r3, r3, #1
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d1f2      	bne.n	8006396 <HAL_DMA_IRQHandler+0x2ca>
 80063b0:	e000      	b.n	80063b4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80063b2:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2200      	movs	r2, #0
 80063b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2201      	movs	r2, #1
 80063c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d005      	beq.n	80063d8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80063d0:	6878      	ldr	r0, [r7, #4]
 80063d2:	4798      	blx	r3
 80063d4:	e000      	b.n	80063d8 <HAL_DMA_IRQHandler+0x30c>
        return;
 80063d6:	bf00      	nop
    }
  }
}
 80063d8:	3718      	adds	r7, #24
 80063da:	46bd      	mov	sp, r7
 80063dc:	bd80      	pop	{r7, pc}
 80063de:	bf00      	nop

080063e0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80063e0:	b480      	push	{r7}
 80063e2:	b085      	sub	sp, #20
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	60f8      	str	r0, [r7, #12]
 80063e8:	60b9      	str	r1, [r7, #8]
 80063ea:	607a      	str	r2, [r7, #4]
 80063ec:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	681a      	ldr	r2, [r3, #0]
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80063fc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	683a      	ldr	r2, [r7, #0]
 8006404:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	689b      	ldr	r3, [r3, #8]
 800640a:	2b40      	cmp	r3, #64	; 0x40
 800640c:	d108      	bne.n	8006420 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	687a      	ldr	r2, [r7, #4]
 8006414:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	68ba      	ldr	r2, [r7, #8]
 800641c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800641e:	e007      	b.n	8006430 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	68ba      	ldr	r2, [r7, #8]
 8006426:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	687a      	ldr	r2, [r7, #4]
 800642e:	60da      	str	r2, [r3, #12]
}
 8006430:	bf00      	nop
 8006432:	3714      	adds	r7, #20
 8006434:	46bd      	mov	sp, r7
 8006436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643a:	4770      	bx	lr

0800643c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800643c:	b480      	push	{r7}
 800643e:	b085      	sub	sp, #20
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	b2db      	uxtb	r3, r3
 800644a:	3b10      	subs	r3, #16
 800644c:	4a13      	ldr	r2, [pc, #76]	; (800649c <DMA_CalcBaseAndBitshift+0x60>)
 800644e:	fba2 2303 	umull	r2, r3, r2, r3
 8006452:	091b      	lsrs	r3, r3, #4
 8006454:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006456:	4a12      	ldr	r2, [pc, #72]	; (80064a0 <DMA_CalcBaseAndBitshift+0x64>)
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	4413      	add	r3, r2
 800645c:	781b      	ldrb	r3, [r3, #0]
 800645e:	461a      	mov	r2, r3
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	2b03      	cmp	r3, #3
 8006468:	d908      	bls.n	800647c <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	461a      	mov	r2, r3
 8006470:	4b0c      	ldr	r3, [pc, #48]	; (80064a4 <DMA_CalcBaseAndBitshift+0x68>)
 8006472:	4013      	ands	r3, r2
 8006474:	1d1a      	adds	r2, r3, #4
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	659a      	str	r2, [r3, #88]	; 0x58
 800647a:	e006      	b.n	800648a <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	461a      	mov	r2, r3
 8006482:	4b08      	ldr	r3, [pc, #32]	; (80064a4 <DMA_CalcBaseAndBitshift+0x68>)
 8006484:	4013      	ands	r3, r2
 8006486:	687a      	ldr	r2, [r7, #4]
 8006488:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800648e:	4618      	mov	r0, r3
 8006490:	3714      	adds	r7, #20
 8006492:	46bd      	mov	sp, r7
 8006494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006498:	4770      	bx	lr
 800649a:	bf00      	nop
 800649c:	aaaaaaab 	.word	0xaaaaaaab
 80064a0:	0801211c 	.word	0x0801211c
 80064a4:	fffffc00 	.word	0xfffffc00

080064a8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80064a8:	b480      	push	{r7}
 80064aa:	b085      	sub	sp, #20
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80064b0:	2300      	movs	r3, #0
 80064b2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064b8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	699b      	ldr	r3, [r3, #24]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d11f      	bne.n	8006502 <DMA_CheckFifoParam+0x5a>
 80064c2:	68bb      	ldr	r3, [r7, #8]
 80064c4:	2b03      	cmp	r3, #3
 80064c6:	d856      	bhi.n	8006576 <DMA_CheckFifoParam+0xce>
 80064c8:	a201      	add	r2, pc, #4	; (adr r2, 80064d0 <DMA_CheckFifoParam+0x28>)
 80064ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064ce:	bf00      	nop
 80064d0:	080064e1 	.word	0x080064e1
 80064d4:	080064f3 	.word	0x080064f3
 80064d8:	080064e1 	.word	0x080064e1
 80064dc:	08006577 	.word	0x08006577
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064e4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d046      	beq.n	800657a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80064ec:	2301      	movs	r3, #1
 80064ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80064f0:	e043      	b.n	800657a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064f6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80064fa:	d140      	bne.n	800657e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80064fc:	2301      	movs	r3, #1
 80064fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006500:	e03d      	b.n	800657e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	699b      	ldr	r3, [r3, #24]
 8006506:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800650a:	d121      	bne.n	8006550 <DMA_CheckFifoParam+0xa8>
 800650c:	68bb      	ldr	r3, [r7, #8]
 800650e:	2b03      	cmp	r3, #3
 8006510:	d837      	bhi.n	8006582 <DMA_CheckFifoParam+0xda>
 8006512:	a201      	add	r2, pc, #4	; (adr r2, 8006518 <DMA_CheckFifoParam+0x70>)
 8006514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006518:	08006529 	.word	0x08006529
 800651c:	0800652f 	.word	0x0800652f
 8006520:	08006529 	.word	0x08006529
 8006524:	08006541 	.word	0x08006541
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006528:	2301      	movs	r3, #1
 800652a:	73fb      	strb	r3, [r7, #15]
      break;
 800652c:	e030      	b.n	8006590 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006532:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006536:	2b00      	cmp	r3, #0
 8006538:	d025      	beq.n	8006586 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800653a:	2301      	movs	r3, #1
 800653c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800653e:	e022      	b.n	8006586 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006544:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006548:	d11f      	bne.n	800658a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800654a:	2301      	movs	r3, #1
 800654c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800654e:	e01c      	b.n	800658a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006550:	68bb      	ldr	r3, [r7, #8]
 8006552:	2b02      	cmp	r3, #2
 8006554:	d903      	bls.n	800655e <DMA_CheckFifoParam+0xb6>
 8006556:	68bb      	ldr	r3, [r7, #8]
 8006558:	2b03      	cmp	r3, #3
 800655a:	d003      	beq.n	8006564 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800655c:	e018      	b.n	8006590 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800655e:	2301      	movs	r3, #1
 8006560:	73fb      	strb	r3, [r7, #15]
      break;
 8006562:	e015      	b.n	8006590 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006568:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800656c:	2b00      	cmp	r3, #0
 800656e:	d00e      	beq.n	800658e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006570:	2301      	movs	r3, #1
 8006572:	73fb      	strb	r3, [r7, #15]
      break;
 8006574:	e00b      	b.n	800658e <DMA_CheckFifoParam+0xe6>
      break;
 8006576:	bf00      	nop
 8006578:	e00a      	b.n	8006590 <DMA_CheckFifoParam+0xe8>
      break;
 800657a:	bf00      	nop
 800657c:	e008      	b.n	8006590 <DMA_CheckFifoParam+0xe8>
      break;
 800657e:	bf00      	nop
 8006580:	e006      	b.n	8006590 <DMA_CheckFifoParam+0xe8>
      break;
 8006582:	bf00      	nop
 8006584:	e004      	b.n	8006590 <DMA_CheckFifoParam+0xe8>
      break;
 8006586:	bf00      	nop
 8006588:	e002      	b.n	8006590 <DMA_CheckFifoParam+0xe8>
      break;   
 800658a:	bf00      	nop
 800658c:	e000      	b.n	8006590 <DMA_CheckFifoParam+0xe8>
      break;
 800658e:	bf00      	nop
    }
  } 
  
  return status; 
 8006590:	7bfb      	ldrb	r3, [r7, #15]
}
 8006592:	4618      	mov	r0, r3
 8006594:	3714      	adds	r7, #20
 8006596:	46bd      	mov	sp, r7
 8006598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659c:	4770      	bx	lr
 800659e:	bf00      	nop

080065a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80065a0:	b480      	push	{r7}
 80065a2:	b089      	sub	sp, #36	; 0x24
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
 80065a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80065aa:	2300      	movs	r3, #0
 80065ac:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80065ae:	2300      	movs	r3, #0
 80065b0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80065b2:	2300      	movs	r3, #0
 80065b4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80065b6:	2300      	movs	r3, #0
 80065b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80065ba:	2300      	movs	r3, #0
 80065bc:	61fb      	str	r3, [r7, #28]
 80065be:	e169      	b.n	8006894 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80065c0:	2201      	movs	r2, #1
 80065c2:	69fb      	ldr	r3, [r7, #28]
 80065c4:	fa02 f303 	lsl.w	r3, r2, r3
 80065c8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	697a      	ldr	r2, [r7, #20]
 80065d0:	4013      	ands	r3, r2
 80065d2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80065d4:	693a      	ldr	r2, [r7, #16]
 80065d6:	697b      	ldr	r3, [r7, #20]
 80065d8:	429a      	cmp	r2, r3
 80065da:	f040 8158 	bne.w	800688e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	685b      	ldr	r3, [r3, #4]
 80065e2:	2b01      	cmp	r3, #1
 80065e4:	d00b      	beq.n	80065fe <HAL_GPIO_Init+0x5e>
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	685b      	ldr	r3, [r3, #4]
 80065ea:	2b02      	cmp	r3, #2
 80065ec:	d007      	beq.n	80065fe <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80065f2:	2b11      	cmp	r3, #17
 80065f4:	d003      	beq.n	80065fe <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80065f6:	683b      	ldr	r3, [r7, #0]
 80065f8:	685b      	ldr	r3, [r3, #4]
 80065fa:	2b12      	cmp	r3, #18
 80065fc:	d130      	bne.n	8006660 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	689b      	ldr	r3, [r3, #8]
 8006602:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8006604:	69fb      	ldr	r3, [r7, #28]
 8006606:	005b      	lsls	r3, r3, #1
 8006608:	2203      	movs	r2, #3
 800660a:	fa02 f303 	lsl.w	r3, r2, r3
 800660e:	43db      	mvns	r3, r3
 8006610:	69ba      	ldr	r2, [r7, #24]
 8006612:	4013      	ands	r3, r2
 8006614:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8006616:	683b      	ldr	r3, [r7, #0]
 8006618:	68da      	ldr	r2, [r3, #12]
 800661a:	69fb      	ldr	r3, [r7, #28]
 800661c:	005b      	lsls	r3, r3, #1
 800661e:	fa02 f303 	lsl.w	r3, r2, r3
 8006622:	69ba      	ldr	r2, [r7, #24]
 8006624:	4313      	orrs	r3, r2
 8006626:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	69ba      	ldr	r2, [r7, #24]
 800662c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	685b      	ldr	r3, [r3, #4]
 8006632:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006634:	2201      	movs	r2, #1
 8006636:	69fb      	ldr	r3, [r7, #28]
 8006638:	fa02 f303 	lsl.w	r3, r2, r3
 800663c:	43db      	mvns	r3, r3
 800663e:	69ba      	ldr	r2, [r7, #24]
 8006640:	4013      	ands	r3, r2
 8006642:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8006644:	683b      	ldr	r3, [r7, #0]
 8006646:	685b      	ldr	r3, [r3, #4]
 8006648:	091b      	lsrs	r3, r3, #4
 800664a:	f003 0201 	and.w	r2, r3, #1
 800664e:	69fb      	ldr	r3, [r7, #28]
 8006650:	fa02 f303 	lsl.w	r3, r2, r3
 8006654:	69ba      	ldr	r2, [r7, #24]
 8006656:	4313      	orrs	r3, r2
 8006658:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	69ba      	ldr	r2, [r7, #24]
 800665e:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	68db      	ldr	r3, [r3, #12]
 8006664:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8006666:	69fb      	ldr	r3, [r7, #28]
 8006668:	005b      	lsls	r3, r3, #1
 800666a:	2203      	movs	r2, #3
 800666c:	fa02 f303 	lsl.w	r3, r2, r3
 8006670:	43db      	mvns	r3, r3
 8006672:	69ba      	ldr	r2, [r7, #24]
 8006674:	4013      	ands	r3, r2
 8006676:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	689a      	ldr	r2, [r3, #8]
 800667c:	69fb      	ldr	r3, [r7, #28]
 800667e:	005b      	lsls	r3, r3, #1
 8006680:	fa02 f303 	lsl.w	r3, r2, r3
 8006684:	69ba      	ldr	r2, [r7, #24]
 8006686:	4313      	orrs	r3, r2
 8006688:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	69ba      	ldr	r2, [r7, #24]
 800668e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	685b      	ldr	r3, [r3, #4]
 8006694:	2b02      	cmp	r3, #2
 8006696:	d003      	beq.n	80066a0 <HAL_GPIO_Init+0x100>
 8006698:	683b      	ldr	r3, [r7, #0]
 800669a:	685b      	ldr	r3, [r3, #4]
 800669c:	2b12      	cmp	r3, #18
 800669e:	d123      	bne.n	80066e8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80066a0:	69fb      	ldr	r3, [r7, #28]
 80066a2:	08da      	lsrs	r2, r3, #3
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	3208      	adds	r2, #8
 80066a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80066ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80066ae:	69fb      	ldr	r3, [r7, #28]
 80066b0:	f003 0307 	and.w	r3, r3, #7
 80066b4:	009b      	lsls	r3, r3, #2
 80066b6:	220f      	movs	r2, #15
 80066b8:	fa02 f303 	lsl.w	r3, r2, r3
 80066bc:	43db      	mvns	r3, r3
 80066be:	69ba      	ldr	r2, [r7, #24]
 80066c0:	4013      	ands	r3, r2
 80066c2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	691a      	ldr	r2, [r3, #16]
 80066c8:	69fb      	ldr	r3, [r7, #28]
 80066ca:	f003 0307 	and.w	r3, r3, #7
 80066ce:	009b      	lsls	r3, r3, #2
 80066d0:	fa02 f303 	lsl.w	r3, r2, r3
 80066d4:	69ba      	ldr	r2, [r7, #24]
 80066d6:	4313      	orrs	r3, r2
 80066d8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80066da:	69fb      	ldr	r3, [r7, #28]
 80066dc:	08da      	lsrs	r2, r3, #3
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	3208      	adds	r2, #8
 80066e2:	69b9      	ldr	r1, [r7, #24]
 80066e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80066ee:	69fb      	ldr	r3, [r7, #28]
 80066f0:	005b      	lsls	r3, r3, #1
 80066f2:	2203      	movs	r2, #3
 80066f4:	fa02 f303 	lsl.w	r3, r2, r3
 80066f8:	43db      	mvns	r3, r3
 80066fa:	69ba      	ldr	r2, [r7, #24]
 80066fc:	4013      	ands	r3, r2
 80066fe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8006700:	683b      	ldr	r3, [r7, #0]
 8006702:	685b      	ldr	r3, [r3, #4]
 8006704:	f003 0203 	and.w	r2, r3, #3
 8006708:	69fb      	ldr	r3, [r7, #28]
 800670a:	005b      	lsls	r3, r3, #1
 800670c:	fa02 f303 	lsl.w	r3, r2, r3
 8006710:	69ba      	ldr	r2, [r7, #24]
 8006712:	4313      	orrs	r3, r2
 8006714:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	69ba      	ldr	r2, [r7, #24]
 800671a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800671c:	683b      	ldr	r3, [r7, #0]
 800671e:	685b      	ldr	r3, [r3, #4]
 8006720:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006724:	2b00      	cmp	r3, #0
 8006726:	f000 80b2 	beq.w	800688e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800672a:	4b60      	ldr	r3, [pc, #384]	; (80068ac <HAL_GPIO_Init+0x30c>)
 800672c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800672e:	4a5f      	ldr	r2, [pc, #380]	; (80068ac <HAL_GPIO_Init+0x30c>)
 8006730:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006734:	6453      	str	r3, [r2, #68]	; 0x44
 8006736:	4b5d      	ldr	r3, [pc, #372]	; (80068ac <HAL_GPIO_Init+0x30c>)
 8006738:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800673a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800673e:	60fb      	str	r3, [r7, #12]
 8006740:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8006742:	4a5b      	ldr	r2, [pc, #364]	; (80068b0 <HAL_GPIO_Init+0x310>)
 8006744:	69fb      	ldr	r3, [r7, #28]
 8006746:	089b      	lsrs	r3, r3, #2
 8006748:	3302      	adds	r3, #2
 800674a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800674e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8006750:	69fb      	ldr	r3, [r7, #28]
 8006752:	f003 0303 	and.w	r3, r3, #3
 8006756:	009b      	lsls	r3, r3, #2
 8006758:	220f      	movs	r2, #15
 800675a:	fa02 f303 	lsl.w	r3, r2, r3
 800675e:	43db      	mvns	r3, r3
 8006760:	69ba      	ldr	r2, [r7, #24]
 8006762:	4013      	ands	r3, r2
 8006764:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	4a52      	ldr	r2, [pc, #328]	; (80068b4 <HAL_GPIO_Init+0x314>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d02b      	beq.n	80067c6 <HAL_GPIO_Init+0x226>
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	4a51      	ldr	r2, [pc, #324]	; (80068b8 <HAL_GPIO_Init+0x318>)
 8006772:	4293      	cmp	r3, r2
 8006774:	d025      	beq.n	80067c2 <HAL_GPIO_Init+0x222>
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	4a50      	ldr	r2, [pc, #320]	; (80068bc <HAL_GPIO_Init+0x31c>)
 800677a:	4293      	cmp	r3, r2
 800677c:	d01f      	beq.n	80067be <HAL_GPIO_Init+0x21e>
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	4a4f      	ldr	r2, [pc, #316]	; (80068c0 <HAL_GPIO_Init+0x320>)
 8006782:	4293      	cmp	r3, r2
 8006784:	d019      	beq.n	80067ba <HAL_GPIO_Init+0x21a>
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	4a4e      	ldr	r2, [pc, #312]	; (80068c4 <HAL_GPIO_Init+0x324>)
 800678a:	4293      	cmp	r3, r2
 800678c:	d013      	beq.n	80067b6 <HAL_GPIO_Init+0x216>
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	4a4d      	ldr	r2, [pc, #308]	; (80068c8 <HAL_GPIO_Init+0x328>)
 8006792:	4293      	cmp	r3, r2
 8006794:	d00d      	beq.n	80067b2 <HAL_GPIO_Init+0x212>
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	4a4c      	ldr	r2, [pc, #304]	; (80068cc <HAL_GPIO_Init+0x32c>)
 800679a:	4293      	cmp	r3, r2
 800679c:	d007      	beq.n	80067ae <HAL_GPIO_Init+0x20e>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	4a4b      	ldr	r2, [pc, #300]	; (80068d0 <HAL_GPIO_Init+0x330>)
 80067a2:	4293      	cmp	r3, r2
 80067a4:	d101      	bne.n	80067aa <HAL_GPIO_Init+0x20a>
 80067a6:	2307      	movs	r3, #7
 80067a8:	e00e      	b.n	80067c8 <HAL_GPIO_Init+0x228>
 80067aa:	2308      	movs	r3, #8
 80067ac:	e00c      	b.n	80067c8 <HAL_GPIO_Init+0x228>
 80067ae:	2306      	movs	r3, #6
 80067b0:	e00a      	b.n	80067c8 <HAL_GPIO_Init+0x228>
 80067b2:	2305      	movs	r3, #5
 80067b4:	e008      	b.n	80067c8 <HAL_GPIO_Init+0x228>
 80067b6:	2304      	movs	r3, #4
 80067b8:	e006      	b.n	80067c8 <HAL_GPIO_Init+0x228>
 80067ba:	2303      	movs	r3, #3
 80067bc:	e004      	b.n	80067c8 <HAL_GPIO_Init+0x228>
 80067be:	2302      	movs	r3, #2
 80067c0:	e002      	b.n	80067c8 <HAL_GPIO_Init+0x228>
 80067c2:	2301      	movs	r3, #1
 80067c4:	e000      	b.n	80067c8 <HAL_GPIO_Init+0x228>
 80067c6:	2300      	movs	r3, #0
 80067c8:	69fa      	ldr	r2, [r7, #28]
 80067ca:	f002 0203 	and.w	r2, r2, #3
 80067ce:	0092      	lsls	r2, r2, #2
 80067d0:	4093      	lsls	r3, r2
 80067d2:	69ba      	ldr	r2, [r7, #24]
 80067d4:	4313      	orrs	r3, r2
 80067d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80067d8:	4935      	ldr	r1, [pc, #212]	; (80068b0 <HAL_GPIO_Init+0x310>)
 80067da:	69fb      	ldr	r3, [r7, #28]
 80067dc:	089b      	lsrs	r3, r3, #2
 80067de:	3302      	adds	r3, #2
 80067e0:	69ba      	ldr	r2, [r7, #24]
 80067e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80067e6:	4b3b      	ldr	r3, [pc, #236]	; (80068d4 <HAL_GPIO_Init+0x334>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80067ec:	693b      	ldr	r3, [r7, #16]
 80067ee:	43db      	mvns	r3, r3
 80067f0:	69ba      	ldr	r2, [r7, #24]
 80067f2:	4013      	ands	r3, r2
 80067f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80067f6:	683b      	ldr	r3, [r7, #0]
 80067f8:	685b      	ldr	r3, [r3, #4]
 80067fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d003      	beq.n	800680a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8006802:	69ba      	ldr	r2, [r7, #24]
 8006804:	693b      	ldr	r3, [r7, #16]
 8006806:	4313      	orrs	r3, r2
 8006808:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800680a:	4a32      	ldr	r2, [pc, #200]	; (80068d4 <HAL_GPIO_Init+0x334>)
 800680c:	69bb      	ldr	r3, [r7, #24]
 800680e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8006810:	4b30      	ldr	r3, [pc, #192]	; (80068d4 <HAL_GPIO_Init+0x334>)
 8006812:	685b      	ldr	r3, [r3, #4]
 8006814:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006816:	693b      	ldr	r3, [r7, #16]
 8006818:	43db      	mvns	r3, r3
 800681a:	69ba      	ldr	r2, [r7, #24]
 800681c:	4013      	ands	r3, r2
 800681e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	685b      	ldr	r3, [r3, #4]
 8006824:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006828:	2b00      	cmp	r3, #0
 800682a:	d003      	beq.n	8006834 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800682c:	69ba      	ldr	r2, [r7, #24]
 800682e:	693b      	ldr	r3, [r7, #16]
 8006830:	4313      	orrs	r3, r2
 8006832:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006834:	4a27      	ldr	r2, [pc, #156]	; (80068d4 <HAL_GPIO_Init+0x334>)
 8006836:	69bb      	ldr	r3, [r7, #24]
 8006838:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800683a:	4b26      	ldr	r3, [pc, #152]	; (80068d4 <HAL_GPIO_Init+0x334>)
 800683c:	689b      	ldr	r3, [r3, #8]
 800683e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006840:	693b      	ldr	r3, [r7, #16]
 8006842:	43db      	mvns	r3, r3
 8006844:	69ba      	ldr	r2, [r7, #24]
 8006846:	4013      	ands	r3, r2
 8006848:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	685b      	ldr	r3, [r3, #4]
 800684e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006852:	2b00      	cmp	r3, #0
 8006854:	d003      	beq.n	800685e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8006856:	69ba      	ldr	r2, [r7, #24]
 8006858:	693b      	ldr	r3, [r7, #16]
 800685a:	4313      	orrs	r3, r2
 800685c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800685e:	4a1d      	ldr	r2, [pc, #116]	; (80068d4 <HAL_GPIO_Init+0x334>)
 8006860:	69bb      	ldr	r3, [r7, #24]
 8006862:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006864:	4b1b      	ldr	r3, [pc, #108]	; (80068d4 <HAL_GPIO_Init+0x334>)
 8006866:	68db      	ldr	r3, [r3, #12]
 8006868:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800686a:	693b      	ldr	r3, [r7, #16]
 800686c:	43db      	mvns	r3, r3
 800686e:	69ba      	ldr	r2, [r7, #24]
 8006870:	4013      	ands	r3, r2
 8006872:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	685b      	ldr	r3, [r3, #4]
 8006878:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800687c:	2b00      	cmp	r3, #0
 800687e:	d003      	beq.n	8006888 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006880:	69ba      	ldr	r2, [r7, #24]
 8006882:	693b      	ldr	r3, [r7, #16]
 8006884:	4313      	orrs	r3, r2
 8006886:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006888:	4a12      	ldr	r2, [pc, #72]	; (80068d4 <HAL_GPIO_Init+0x334>)
 800688a:	69bb      	ldr	r3, [r7, #24]
 800688c:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 800688e:	69fb      	ldr	r3, [r7, #28]
 8006890:	3301      	adds	r3, #1
 8006892:	61fb      	str	r3, [r7, #28]
 8006894:	69fb      	ldr	r3, [r7, #28]
 8006896:	2b0f      	cmp	r3, #15
 8006898:	f67f ae92 	bls.w	80065c0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800689c:	bf00      	nop
 800689e:	bf00      	nop
 80068a0:	3724      	adds	r7, #36	; 0x24
 80068a2:	46bd      	mov	sp, r7
 80068a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a8:	4770      	bx	lr
 80068aa:	bf00      	nop
 80068ac:	40023800 	.word	0x40023800
 80068b0:	40013800 	.word	0x40013800
 80068b4:	40020000 	.word	0x40020000
 80068b8:	40020400 	.word	0x40020400
 80068bc:	40020800 	.word	0x40020800
 80068c0:	40020c00 	.word	0x40020c00
 80068c4:	40021000 	.word	0x40021000
 80068c8:	40021400 	.word	0x40021400
 80068cc:	40021800 	.word	0x40021800
 80068d0:	40021c00 	.word	0x40021c00
 80068d4:	40013c00 	.word	0x40013c00

080068d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80068d8:	b480      	push	{r7}
 80068da:	b083      	sub	sp, #12
 80068dc:	af00      	add	r7, sp, #0
 80068de:	6078      	str	r0, [r7, #4]
 80068e0:	460b      	mov	r3, r1
 80068e2:	807b      	strh	r3, [r7, #2]
 80068e4:	4613      	mov	r3, r2
 80068e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80068e8:	787b      	ldrb	r3, [r7, #1]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d003      	beq.n	80068f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80068ee:	887a      	ldrh	r2, [r7, #2]
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80068f4:	e003      	b.n	80068fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80068f6:	887b      	ldrh	r3, [r7, #2]
 80068f8:	041a      	lsls	r2, r3, #16
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	619a      	str	r2, [r3, #24]
}
 80068fe:	bf00      	nop
 8006900:	370c      	adds	r7, #12
 8006902:	46bd      	mov	sp, r7
 8006904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006908:	4770      	bx	lr

0800690a <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800690a:	b480      	push	{r7}
 800690c:	b085      	sub	sp, #20
 800690e:	af00      	add	r7, sp, #0
 8006910:	6078      	str	r0, [r7, #4]
 8006912:	460b      	mov	r3, r1
 8006914:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	695b      	ldr	r3, [r3, #20]
 800691a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800691c:	887a      	ldrh	r2, [r7, #2]
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	4013      	ands	r3, r2
 8006922:	041a      	lsls	r2, r3, #16
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	43d9      	mvns	r1, r3
 8006928:	887b      	ldrh	r3, [r7, #2]
 800692a:	400b      	ands	r3, r1
 800692c:	431a      	orrs	r2, r3
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	619a      	str	r2, [r3, #24]
}
 8006932:	bf00      	nop
 8006934:	3714      	adds	r7, #20
 8006936:	46bd      	mov	sp, r7
 8006938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693c:	4770      	bx	lr

0800693e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800693e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006940:	b08f      	sub	sp, #60	; 0x3c
 8006942:	af0a      	add	r7, sp, #40	; 0x28
 8006944:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	2b00      	cmp	r3, #0
 800694a:	d101      	bne.n	8006950 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800694c:	2301      	movs	r3, #1
 800694e:	e116      	b.n	8006b7e <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 800695c:	b2db      	uxtb	r3, r3
 800695e:	2b00      	cmp	r3, #0
 8006960:	d106      	bne.n	8006970 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2200      	movs	r2, #0
 8006966:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800696a:	6878      	ldr	r0, [r7, #4]
 800696c:	f7fe fb80 	bl	8005070 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2203      	movs	r2, #3
 8006974:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8006978:	68bb      	ldr	r3, [r7, #8]
 800697a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800697c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006980:	2b00      	cmp	r3, #0
 8006982:	d102      	bne.n	800698a <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2200      	movs	r2, #0
 8006988:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	4618      	mov	r0, r3
 8006990:	f004 f93a 	bl	800ac08 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	603b      	str	r3, [r7, #0]
 800699a:	687e      	ldr	r6, [r7, #4]
 800699c:	466d      	mov	r5, sp
 800699e:	f106 0410 	add.w	r4, r6, #16
 80069a2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80069a4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80069a6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80069a8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80069aa:	e894 0003 	ldmia.w	r4, {r0, r1}
 80069ae:	e885 0003 	stmia.w	r5, {r0, r1}
 80069b2:	1d33      	adds	r3, r6, #4
 80069b4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80069b6:	6838      	ldr	r0, [r7, #0]
 80069b8:	f004 f8c8 	bl	800ab4c <USB_CoreInit>
 80069bc:	4603      	mov	r3, r0
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d005      	beq.n	80069ce <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	2202      	movs	r2, #2
 80069c6:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80069ca:	2301      	movs	r3, #1
 80069cc:	e0d7      	b.n	8006b7e <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	2100      	movs	r1, #0
 80069d4:	4618      	mov	r0, r3
 80069d6:	f004 f928 	bl	800ac2a <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80069da:	2300      	movs	r3, #0
 80069dc:	73fb      	strb	r3, [r7, #15]
 80069de:	e04a      	b.n	8006a76 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80069e0:	7bfa      	ldrb	r2, [r7, #15]
 80069e2:	6879      	ldr	r1, [r7, #4]
 80069e4:	4613      	mov	r3, r2
 80069e6:	00db      	lsls	r3, r3, #3
 80069e8:	1a9b      	subs	r3, r3, r2
 80069ea:	009b      	lsls	r3, r3, #2
 80069ec:	440b      	add	r3, r1
 80069ee:	333d      	adds	r3, #61	; 0x3d
 80069f0:	2201      	movs	r2, #1
 80069f2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80069f4:	7bfa      	ldrb	r2, [r7, #15]
 80069f6:	6879      	ldr	r1, [r7, #4]
 80069f8:	4613      	mov	r3, r2
 80069fa:	00db      	lsls	r3, r3, #3
 80069fc:	1a9b      	subs	r3, r3, r2
 80069fe:	009b      	lsls	r3, r3, #2
 8006a00:	440b      	add	r3, r1
 8006a02:	333c      	adds	r3, #60	; 0x3c
 8006a04:	7bfa      	ldrb	r2, [r7, #15]
 8006a06:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8006a08:	7bfa      	ldrb	r2, [r7, #15]
 8006a0a:	7bfb      	ldrb	r3, [r7, #15]
 8006a0c:	b298      	uxth	r0, r3
 8006a0e:	6879      	ldr	r1, [r7, #4]
 8006a10:	4613      	mov	r3, r2
 8006a12:	00db      	lsls	r3, r3, #3
 8006a14:	1a9b      	subs	r3, r3, r2
 8006a16:	009b      	lsls	r3, r3, #2
 8006a18:	440b      	add	r3, r1
 8006a1a:	3342      	adds	r3, #66	; 0x42
 8006a1c:	4602      	mov	r2, r0
 8006a1e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006a20:	7bfa      	ldrb	r2, [r7, #15]
 8006a22:	6879      	ldr	r1, [r7, #4]
 8006a24:	4613      	mov	r3, r2
 8006a26:	00db      	lsls	r3, r3, #3
 8006a28:	1a9b      	subs	r3, r3, r2
 8006a2a:	009b      	lsls	r3, r3, #2
 8006a2c:	440b      	add	r3, r1
 8006a2e:	333f      	adds	r3, #63	; 0x3f
 8006a30:	2200      	movs	r2, #0
 8006a32:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8006a34:	7bfa      	ldrb	r2, [r7, #15]
 8006a36:	6879      	ldr	r1, [r7, #4]
 8006a38:	4613      	mov	r3, r2
 8006a3a:	00db      	lsls	r3, r3, #3
 8006a3c:	1a9b      	subs	r3, r3, r2
 8006a3e:	009b      	lsls	r3, r3, #2
 8006a40:	440b      	add	r3, r1
 8006a42:	3344      	adds	r3, #68	; 0x44
 8006a44:	2200      	movs	r2, #0
 8006a46:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006a48:	7bfa      	ldrb	r2, [r7, #15]
 8006a4a:	6879      	ldr	r1, [r7, #4]
 8006a4c:	4613      	mov	r3, r2
 8006a4e:	00db      	lsls	r3, r3, #3
 8006a50:	1a9b      	subs	r3, r3, r2
 8006a52:	009b      	lsls	r3, r3, #2
 8006a54:	440b      	add	r3, r1
 8006a56:	3348      	adds	r3, #72	; 0x48
 8006a58:	2200      	movs	r2, #0
 8006a5a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006a5c:	7bfa      	ldrb	r2, [r7, #15]
 8006a5e:	6879      	ldr	r1, [r7, #4]
 8006a60:	4613      	mov	r3, r2
 8006a62:	00db      	lsls	r3, r3, #3
 8006a64:	1a9b      	subs	r3, r3, r2
 8006a66:	009b      	lsls	r3, r3, #2
 8006a68:	440b      	add	r3, r1
 8006a6a:	3350      	adds	r3, #80	; 0x50
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006a70:	7bfb      	ldrb	r3, [r7, #15]
 8006a72:	3301      	adds	r3, #1
 8006a74:	73fb      	strb	r3, [r7, #15]
 8006a76:	7bfa      	ldrb	r2, [r7, #15]
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	685b      	ldr	r3, [r3, #4]
 8006a7c:	429a      	cmp	r2, r3
 8006a7e:	d3af      	bcc.n	80069e0 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006a80:	2300      	movs	r3, #0
 8006a82:	73fb      	strb	r3, [r7, #15]
 8006a84:	e044      	b.n	8006b10 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8006a86:	7bfa      	ldrb	r2, [r7, #15]
 8006a88:	6879      	ldr	r1, [r7, #4]
 8006a8a:	4613      	mov	r3, r2
 8006a8c:	00db      	lsls	r3, r3, #3
 8006a8e:	1a9b      	subs	r3, r3, r2
 8006a90:	009b      	lsls	r3, r3, #2
 8006a92:	440b      	add	r3, r1
 8006a94:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8006a98:	2200      	movs	r2, #0
 8006a9a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006a9c:	7bfa      	ldrb	r2, [r7, #15]
 8006a9e:	6879      	ldr	r1, [r7, #4]
 8006aa0:	4613      	mov	r3, r2
 8006aa2:	00db      	lsls	r3, r3, #3
 8006aa4:	1a9b      	subs	r3, r3, r2
 8006aa6:	009b      	lsls	r3, r3, #2
 8006aa8:	440b      	add	r3, r1
 8006aaa:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8006aae:	7bfa      	ldrb	r2, [r7, #15]
 8006ab0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006ab2:	7bfa      	ldrb	r2, [r7, #15]
 8006ab4:	6879      	ldr	r1, [r7, #4]
 8006ab6:	4613      	mov	r3, r2
 8006ab8:	00db      	lsls	r3, r3, #3
 8006aba:	1a9b      	subs	r3, r3, r2
 8006abc:	009b      	lsls	r3, r3, #2
 8006abe:	440b      	add	r3, r1
 8006ac0:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8006ac4:	2200      	movs	r2, #0
 8006ac6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006ac8:	7bfa      	ldrb	r2, [r7, #15]
 8006aca:	6879      	ldr	r1, [r7, #4]
 8006acc:	4613      	mov	r3, r2
 8006ace:	00db      	lsls	r3, r3, #3
 8006ad0:	1a9b      	subs	r3, r3, r2
 8006ad2:	009b      	lsls	r3, r3, #2
 8006ad4:	440b      	add	r3, r1
 8006ad6:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8006ada:	2200      	movs	r2, #0
 8006adc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006ade:	7bfa      	ldrb	r2, [r7, #15]
 8006ae0:	6879      	ldr	r1, [r7, #4]
 8006ae2:	4613      	mov	r3, r2
 8006ae4:	00db      	lsls	r3, r3, #3
 8006ae6:	1a9b      	subs	r3, r3, r2
 8006ae8:	009b      	lsls	r3, r3, #2
 8006aea:	440b      	add	r3, r1
 8006aec:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8006af0:	2200      	movs	r2, #0
 8006af2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006af4:	7bfa      	ldrb	r2, [r7, #15]
 8006af6:	6879      	ldr	r1, [r7, #4]
 8006af8:	4613      	mov	r3, r2
 8006afa:	00db      	lsls	r3, r3, #3
 8006afc:	1a9b      	subs	r3, r3, r2
 8006afe:	009b      	lsls	r3, r3, #2
 8006b00:	440b      	add	r3, r1
 8006b02:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8006b06:	2200      	movs	r2, #0
 8006b08:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006b0a:	7bfb      	ldrb	r3, [r7, #15]
 8006b0c:	3301      	adds	r3, #1
 8006b0e:	73fb      	strb	r3, [r7, #15]
 8006b10:	7bfa      	ldrb	r2, [r7, #15]
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	685b      	ldr	r3, [r3, #4]
 8006b16:	429a      	cmp	r2, r3
 8006b18:	d3b5      	bcc.n	8006a86 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	603b      	str	r3, [r7, #0]
 8006b20:	687e      	ldr	r6, [r7, #4]
 8006b22:	466d      	mov	r5, sp
 8006b24:	f106 0410 	add.w	r4, r6, #16
 8006b28:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006b2a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006b2c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006b2e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006b30:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006b34:	e885 0003 	stmia.w	r5, {r0, r1}
 8006b38:	1d33      	adds	r3, r6, #4
 8006b3a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006b3c:	6838      	ldr	r0, [r7, #0]
 8006b3e:	f004 f89f 	bl	800ac80 <USB_DevInit>
 8006b42:	4603      	mov	r3, r0
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d005      	beq.n	8006b54 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2202      	movs	r2, #2
 8006b4c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8006b50:	2301      	movs	r3, #1
 8006b52:	e014      	b.n	8006b7e <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2200      	movs	r2, #0
 8006b58:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2201      	movs	r2, #1
 8006b60:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b68:	2b01      	cmp	r3, #1
 8006b6a:	d102      	bne.n	8006b72 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8006b6c:	6878      	ldr	r0, [r7, #4]
 8006b6e:	f000 f80b 	bl	8006b88 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	4618      	mov	r0, r3
 8006b78:	f004 fa51 	bl	800b01e <USB_DevDisconnect>

  return HAL_OK;
 8006b7c:	2300      	movs	r3, #0
}
 8006b7e:	4618      	mov	r0, r3
 8006b80:	3714      	adds	r7, #20
 8006b82:	46bd      	mov	sp, r7
 8006b84:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08006b88 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8006b88:	b480      	push	{r7}
 8006b8a:	b085      	sub	sp, #20
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2201      	movs	r2, #1
 8006b9a:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	699b      	ldr	r3, [r3, #24]
 8006baa:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006bb6:	4b05      	ldr	r3, [pc, #20]	; (8006bcc <HAL_PCDEx_ActivateLPM+0x44>)
 8006bb8:	4313      	orrs	r3, r2
 8006bba:	68fa      	ldr	r2, [r7, #12]
 8006bbc:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8006bbe:	2300      	movs	r3, #0
}
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	3714      	adds	r7, #20
 8006bc4:	46bd      	mov	sp, r7
 8006bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bca:	4770      	bx	lr
 8006bcc:	10000003 	.word	0x10000003

08006bd0 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006bd0:	b480      	push	{r7}
 8006bd2:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006bd4:	4b05      	ldr	r3, [pc, #20]	; (8006bec <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	4a04      	ldr	r2, [pc, #16]	; (8006bec <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006bda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006bde:	6013      	str	r3, [r2, #0]
}
 8006be0:	bf00      	nop
 8006be2:	46bd      	mov	sp, r7
 8006be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be8:	4770      	bx	lr
 8006bea:	bf00      	nop
 8006bec:	40007000 	.word	0x40007000

08006bf0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8006bf0:	b580      	push	{r7, lr}
 8006bf2:	b082      	sub	sp, #8
 8006bf4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8006bfa:	4b23      	ldr	r3, [pc, #140]	; (8006c88 <HAL_PWREx_EnableOverDrive+0x98>)
 8006bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bfe:	4a22      	ldr	r2, [pc, #136]	; (8006c88 <HAL_PWREx_EnableOverDrive+0x98>)
 8006c00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006c04:	6413      	str	r3, [r2, #64]	; 0x40
 8006c06:	4b20      	ldr	r3, [pc, #128]	; (8006c88 <HAL_PWREx_EnableOverDrive+0x98>)
 8006c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c0e:	603b      	str	r3, [r7, #0]
 8006c10:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8006c12:	4b1e      	ldr	r3, [pc, #120]	; (8006c8c <HAL_PWREx_EnableOverDrive+0x9c>)
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	4a1d      	ldr	r2, [pc, #116]	; (8006c8c <HAL_PWREx_EnableOverDrive+0x9c>)
 8006c18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006c1c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006c1e:	f7fe fc1d 	bl	800545c <HAL_GetTick>
 8006c22:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006c24:	e009      	b.n	8006c3a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006c26:	f7fe fc19 	bl	800545c <HAL_GetTick>
 8006c2a:	4602      	mov	r2, r0
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	1ad3      	subs	r3, r2, r3
 8006c30:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006c34:	d901      	bls.n	8006c3a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8006c36:	2303      	movs	r3, #3
 8006c38:	e022      	b.n	8006c80 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006c3a:	4b14      	ldr	r3, [pc, #80]	; (8006c8c <HAL_PWREx_EnableOverDrive+0x9c>)
 8006c3c:	685b      	ldr	r3, [r3, #4]
 8006c3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006c42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c46:	d1ee      	bne.n	8006c26 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8006c48:	4b10      	ldr	r3, [pc, #64]	; (8006c8c <HAL_PWREx_EnableOverDrive+0x9c>)
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	4a0f      	ldr	r2, [pc, #60]	; (8006c8c <HAL_PWREx_EnableOverDrive+0x9c>)
 8006c4e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006c52:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006c54:	f7fe fc02 	bl	800545c <HAL_GetTick>
 8006c58:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006c5a:	e009      	b.n	8006c70 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006c5c:	f7fe fbfe 	bl	800545c <HAL_GetTick>
 8006c60:	4602      	mov	r2, r0
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	1ad3      	subs	r3, r2, r3
 8006c66:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006c6a:	d901      	bls.n	8006c70 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8006c6c:	2303      	movs	r3, #3
 8006c6e:	e007      	b.n	8006c80 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006c70:	4b06      	ldr	r3, [pc, #24]	; (8006c8c <HAL_PWREx_EnableOverDrive+0x9c>)
 8006c72:	685b      	ldr	r3, [r3, #4]
 8006c74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c78:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006c7c:	d1ee      	bne.n	8006c5c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8006c7e:	2300      	movs	r3, #0
}
 8006c80:	4618      	mov	r0, r3
 8006c82:	3708      	adds	r7, #8
 8006c84:	46bd      	mov	sp, r7
 8006c86:	bd80      	pop	{r7, pc}
 8006c88:	40023800 	.word	0x40023800
 8006c8c:	40007000 	.word	0x40007000

08006c90 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006c90:	b580      	push	{r7, lr}
 8006c92:	b086      	sub	sp, #24
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8006c98:	2300      	movs	r3, #0
 8006c9a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d101      	bne.n	8006ca6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8006ca2:	2301      	movs	r3, #1
 8006ca4:	e291      	b.n	80071ca <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	f003 0301 	and.w	r3, r3, #1
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	f000 8087 	beq.w	8006dc2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006cb4:	4b96      	ldr	r3, [pc, #600]	; (8006f10 <HAL_RCC_OscConfig+0x280>)
 8006cb6:	689b      	ldr	r3, [r3, #8]
 8006cb8:	f003 030c 	and.w	r3, r3, #12
 8006cbc:	2b04      	cmp	r3, #4
 8006cbe:	d00c      	beq.n	8006cda <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006cc0:	4b93      	ldr	r3, [pc, #588]	; (8006f10 <HAL_RCC_OscConfig+0x280>)
 8006cc2:	689b      	ldr	r3, [r3, #8]
 8006cc4:	f003 030c 	and.w	r3, r3, #12
 8006cc8:	2b08      	cmp	r3, #8
 8006cca:	d112      	bne.n	8006cf2 <HAL_RCC_OscConfig+0x62>
 8006ccc:	4b90      	ldr	r3, [pc, #576]	; (8006f10 <HAL_RCC_OscConfig+0x280>)
 8006cce:	685b      	ldr	r3, [r3, #4]
 8006cd0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006cd4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006cd8:	d10b      	bne.n	8006cf2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006cda:	4b8d      	ldr	r3, [pc, #564]	; (8006f10 <HAL_RCC_OscConfig+0x280>)
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d06c      	beq.n	8006dc0 <HAL_RCC_OscConfig+0x130>
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	685b      	ldr	r3, [r3, #4]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d168      	bne.n	8006dc0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8006cee:	2301      	movs	r3, #1
 8006cf0:	e26b      	b.n	80071ca <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	685b      	ldr	r3, [r3, #4]
 8006cf6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006cfa:	d106      	bne.n	8006d0a <HAL_RCC_OscConfig+0x7a>
 8006cfc:	4b84      	ldr	r3, [pc, #528]	; (8006f10 <HAL_RCC_OscConfig+0x280>)
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	4a83      	ldr	r2, [pc, #524]	; (8006f10 <HAL_RCC_OscConfig+0x280>)
 8006d02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006d06:	6013      	str	r3, [r2, #0]
 8006d08:	e02e      	b.n	8006d68 <HAL_RCC_OscConfig+0xd8>
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	685b      	ldr	r3, [r3, #4]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d10c      	bne.n	8006d2c <HAL_RCC_OscConfig+0x9c>
 8006d12:	4b7f      	ldr	r3, [pc, #508]	; (8006f10 <HAL_RCC_OscConfig+0x280>)
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	4a7e      	ldr	r2, [pc, #504]	; (8006f10 <HAL_RCC_OscConfig+0x280>)
 8006d18:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006d1c:	6013      	str	r3, [r2, #0]
 8006d1e:	4b7c      	ldr	r3, [pc, #496]	; (8006f10 <HAL_RCC_OscConfig+0x280>)
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	4a7b      	ldr	r2, [pc, #492]	; (8006f10 <HAL_RCC_OscConfig+0x280>)
 8006d24:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006d28:	6013      	str	r3, [r2, #0]
 8006d2a:	e01d      	b.n	8006d68 <HAL_RCC_OscConfig+0xd8>
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	685b      	ldr	r3, [r3, #4]
 8006d30:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006d34:	d10c      	bne.n	8006d50 <HAL_RCC_OscConfig+0xc0>
 8006d36:	4b76      	ldr	r3, [pc, #472]	; (8006f10 <HAL_RCC_OscConfig+0x280>)
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	4a75      	ldr	r2, [pc, #468]	; (8006f10 <HAL_RCC_OscConfig+0x280>)
 8006d3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006d40:	6013      	str	r3, [r2, #0]
 8006d42:	4b73      	ldr	r3, [pc, #460]	; (8006f10 <HAL_RCC_OscConfig+0x280>)
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	4a72      	ldr	r2, [pc, #456]	; (8006f10 <HAL_RCC_OscConfig+0x280>)
 8006d48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006d4c:	6013      	str	r3, [r2, #0]
 8006d4e:	e00b      	b.n	8006d68 <HAL_RCC_OscConfig+0xd8>
 8006d50:	4b6f      	ldr	r3, [pc, #444]	; (8006f10 <HAL_RCC_OscConfig+0x280>)
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	4a6e      	ldr	r2, [pc, #440]	; (8006f10 <HAL_RCC_OscConfig+0x280>)
 8006d56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006d5a:	6013      	str	r3, [r2, #0]
 8006d5c:	4b6c      	ldr	r3, [pc, #432]	; (8006f10 <HAL_RCC_OscConfig+0x280>)
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	4a6b      	ldr	r2, [pc, #428]	; (8006f10 <HAL_RCC_OscConfig+0x280>)
 8006d62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006d66:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	685b      	ldr	r3, [r3, #4]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d013      	beq.n	8006d98 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d70:	f7fe fb74 	bl	800545c <HAL_GetTick>
 8006d74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d76:	e008      	b.n	8006d8a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006d78:	f7fe fb70 	bl	800545c <HAL_GetTick>
 8006d7c:	4602      	mov	r2, r0
 8006d7e:	693b      	ldr	r3, [r7, #16]
 8006d80:	1ad3      	subs	r3, r2, r3
 8006d82:	2b64      	cmp	r3, #100	; 0x64
 8006d84:	d901      	bls.n	8006d8a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006d86:	2303      	movs	r3, #3
 8006d88:	e21f      	b.n	80071ca <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d8a:	4b61      	ldr	r3, [pc, #388]	; (8006f10 <HAL_RCC_OscConfig+0x280>)
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d0f0      	beq.n	8006d78 <HAL_RCC_OscConfig+0xe8>
 8006d96:	e014      	b.n	8006dc2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d98:	f7fe fb60 	bl	800545c <HAL_GetTick>
 8006d9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006d9e:	e008      	b.n	8006db2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006da0:	f7fe fb5c 	bl	800545c <HAL_GetTick>
 8006da4:	4602      	mov	r2, r0
 8006da6:	693b      	ldr	r3, [r7, #16]
 8006da8:	1ad3      	subs	r3, r2, r3
 8006daa:	2b64      	cmp	r3, #100	; 0x64
 8006dac:	d901      	bls.n	8006db2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8006dae:	2303      	movs	r3, #3
 8006db0:	e20b      	b.n	80071ca <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006db2:	4b57      	ldr	r3, [pc, #348]	; (8006f10 <HAL_RCC_OscConfig+0x280>)
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d1f0      	bne.n	8006da0 <HAL_RCC_OscConfig+0x110>
 8006dbe:	e000      	b.n	8006dc2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006dc0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	f003 0302 	and.w	r3, r3, #2
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d069      	beq.n	8006ea2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006dce:	4b50      	ldr	r3, [pc, #320]	; (8006f10 <HAL_RCC_OscConfig+0x280>)
 8006dd0:	689b      	ldr	r3, [r3, #8]
 8006dd2:	f003 030c 	and.w	r3, r3, #12
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d00b      	beq.n	8006df2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006dda:	4b4d      	ldr	r3, [pc, #308]	; (8006f10 <HAL_RCC_OscConfig+0x280>)
 8006ddc:	689b      	ldr	r3, [r3, #8]
 8006dde:	f003 030c 	and.w	r3, r3, #12
 8006de2:	2b08      	cmp	r3, #8
 8006de4:	d11c      	bne.n	8006e20 <HAL_RCC_OscConfig+0x190>
 8006de6:	4b4a      	ldr	r3, [pc, #296]	; (8006f10 <HAL_RCC_OscConfig+0x280>)
 8006de8:	685b      	ldr	r3, [r3, #4]
 8006dea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d116      	bne.n	8006e20 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006df2:	4b47      	ldr	r3, [pc, #284]	; (8006f10 <HAL_RCC_OscConfig+0x280>)
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f003 0302 	and.w	r3, r3, #2
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d005      	beq.n	8006e0a <HAL_RCC_OscConfig+0x17a>
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	68db      	ldr	r3, [r3, #12]
 8006e02:	2b01      	cmp	r3, #1
 8006e04:	d001      	beq.n	8006e0a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8006e06:	2301      	movs	r3, #1
 8006e08:	e1df      	b.n	80071ca <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e0a:	4b41      	ldr	r3, [pc, #260]	; (8006f10 <HAL_RCC_OscConfig+0x280>)
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	691b      	ldr	r3, [r3, #16]
 8006e16:	00db      	lsls	r3, r3, #3
 8006e18:	493d      	ldr	r1, [pc, #244]	; (8006f10 <HAL_RCC_OscConfig+0x280>)
 8006e1a:	4313      	orrs	r3, r2
 8006e1c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006e1e:	e040      	b.n	8006ea2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	68db      	ldr	r3, [r3, #12]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d023      	beq.n	8006e70 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006e28:	4b39      	ldr	r3, [pc, #228]	; (8006f10 <HAL_RCC_OscConfig+0x280>)
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	4a38      	ldr	r2, [pc, #224]	; (8006f10 <HAL_RCC_OscConfig+0x280>)
 8006e2e:	f043 0301 	orr.w	r3, r3, #1
 8006e32:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e34:	f7fe fb12 	bl	800545c <HAL_GetTick>
 8006e38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006e3a:	e008      	b.n	8006e4e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006e3c:	f7fe fb0e 	bl	800545c <HAL_GetTick>
 8006e40:	4602      	mov	r2, r0
 8006e42:	693b      	ldr	r3, [r7, #16]
 8006e44:	1ad3      	subs	r3, r2, r3
 8006e46:	2b02      	cmp	r3, #2
 8006e48:	d901      	bls.n	8006e4e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8006e4a:	2303      	movs	r3, #3
 8006e4c:	e1bd      	b.n	80071ca <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006e4e:	4b30      	ldr	r3, [pc, #192]	; (8006f10 <HAL_RCC_OscConfig+0x280>)
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	f003 0302 	and.w	r3, r3, #2
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d0f0      	beq.n	8006e3c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e5a:	4b2d      	ldr	r3, [pc, #180]	; (8006f10 <HAL_RCC_OscConfig+0x280>)
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	691b      	ldr	r3, [r3, #16]
 8006e66:	00db      	lsls	r3, r3, #3
 8006e68:	4929      	ldr	r1, [pc, #164]	; (8006f10 <HAL_RCC_OscConfig+0x280>)
 8006e6a:	4313      	orrs	r3, r2
 8006e6c:	600b      	str	r3, [r1, #0]
 8006e6e:	e018      	b.n	8006ea2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006e70:	4b27      	ldr	r3, [pc, #156]	; (8006f10 <HAL_RCC_OscConfig+0x280>)
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	4a26      	ldr	r2, [pc, #152]	; (8006f10 <HAL_RCC_OscConfig+0x280>)
 8006e76:	f023 0301 	bic.w	r3, r3, #1
 8006e7a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e7c:	f7fe faee 	bl	800545c <HAL_GetTick>
 8006e80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006e82:	e008      	b.n	8006e96 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006e84:	f7fe faea 	bl	800545c <HAL_GetTick>
 8006e88:	4602      	mov	r2, r0
 8006e8a:	693b      	ldr	r3, [r7, #16]
 8006e8c:	1ad3      	subs	r3, r2, r3
 8006e8e:	2b02      	cmp	r3, #2
 8006e90:	d901      	bls.n	8006e96 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8006e92:	2303      	movs	r3, #3
 8006e94:	e199      	b.n	80071ca <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006e96:	4b1e      	ldr	r3, [pc, #120]	; (8006f10 <HAL_RCC_OscConfig+0x280>)
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	f003 0302 	and.w	r3, r3, #2
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d1f0      	bne.n	8006e84 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f003 0308 	and.w	r3, r3, #8
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d038      	beq.n	8006f20 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	695b      	ldr	r3, [r3, #20]
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d019      	beq.n	8006eea <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006eb6:	4b16      	ldr	r3, [pc, #88]	; (8006f10 <HAL_RCC_OscConfig+0x280>)
 8006eb8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006eba:	4a15      	ldr	r2, [pc, #84]	; (8006f10 <HAL_RCC_OscConfig+0x280>)
 8006ebc:	f043 0301 	orr.w	r3, r3, #1
 8006ec0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ec2:	f7fe facb 	bl	800545c <HAL_GetTick>
 8006ec6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006ec8:	e008      	b.n	8006edc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006eca:	f7fe fac7 	bl	800545c <HAL_GetTick>
 8006ece:	4602      	mov	r2, r0
 8006ed0:	693b      	ldr	r3, [r7, #16]
 8006ed2:	1ad3      	subs	r3, r2, r3
 8006ed4:	2b02      	cmp	r3, #2
 8006ed6:	d901      	bls.n	8006edc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006ed8:	2303      	movs	r3, #3
 8006eda:	e176      	b.n	80071ca <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006edc:	4b0c      	ldr	r3, [pc, #48]	; (8006f10 <HAL_RCC_OscConfig+0x280>)
 8006ede:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006ee0:	f003 0302 	and.w	r3, r3, #2
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d0f0      	beq.n	8006eca <HAL_RCC_OscConfig+0x23a>
 8006ee8:	e01a      	b.n	8006f20 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006eea:	4b09      	ldr	r3, [pc, #36]	; (8006f10 <HAL_RCC_OscConfig+0x280>)
 8006eec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006eee:	4a08      	ldr	r2, [pc, #32]	; (8006f10 <HAL_RCC_OscConfig+0x280>)
 8006ef0:	f023 0301 	bic.w	r3, r3, #1
 8006ef4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ef6:	f7fe fab1 	bl	800545c <HAL_GetTick>
 8006efa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006efc:	e00a      	b.n	8006f14 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006efe:	f7fe faad 	bl	800545c <HAL_GetTick>
 8006f02:	4602      	mov	r2, r0
 8006f04:	693b      	ldr	r3, [r7, #16]
 8006f06:	1ad3      	subs	r3, r2, r3
 8006f08:	2b02      	cmp	r3, #2
 8006f0a:	d903      	bls.n	8006f14 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006f0c:	2303      	movs	r3, #3
 8006f0e:	e15c      	b.n	80071ca <HAL_RCC_OscConfig+0x53a>
 8006f10:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006f14:	4b91      	ldr	r3, [pc, #580]	; (800715c <HAL_RCC_OscConfig+0x4cc>)
 8006f16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006f18:	f003 0302 	and.w	r3, r3, #2
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d1ee      	bne.n	8006efe <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	f003 0304 	and.w	r3, r3, #4
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	f000 80a4 	beq.w	8007076 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006f2e:	4b8b      	ldr	r3, [pc, #556]	; (800715c <HAL_RCC_OscConfig+0x4cc>)
 8006f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d10d      	bne.n	8006f56 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8006f3a:	4b88      	ldr	r3, [pc, #544]	; (800715c <HAL_RCC_OscConfig+0x4cc>)
 8006f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f3e:	4a87      	ldr	r2, [pc, #540]	; (800715c <HAL_RCC_OscConfig+0x4cc>)
 8006f40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006f44:	6413      	str	r3, [r2, #64]	; 0x40
 8006f46:	4b85      	ldr	r3, [pc, #532]	; (800715c <HAL_RCC_OscConfig+0x4cc>)
 8006f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f4e:	60bb      	str	r3, [r7, #8]
 8006f50:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006f52:	2301      	movs	r3, #1
 8006f54:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006f56:	4b82      	ldr	r3, [pc, #520]	; (8007160 <HAL_RCC_OscConfig+0x4d0>)
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d118      	bne.n	8006f94 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8006f62:	4b7f      	ldr	r3, [pc, #508]	; (8007160 <HAL_RCC_OscConfig+0x4d0>)
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	4a7e      	ldr	r2, [pc, #504]	; (8007160 <HAL_RCC_OscConfig+0x4d0>)
 8006f68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006f6c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006f6e:	f7fe fa75 	bl	800545c <HAL_GetTick>
 8006f72:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006f74:	e008      	b.n	8006f88 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006f76:	f7fe fa71 	bl	800545c <HAL_GetTick>
 8006f7a:	4602      	mov	r2, r0
 8006f7c:	693b      	ldr	r3, [r7, #16]
 8006f7e:	1ad3      	subs	r3, r2, r3
 8006f80:	2b64      	cmp	r3, #100	; 0x64
 8006f82:	d901      	bls.n	8006f88 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8006f84:	2303      	movs	r3, #3
 8006f86:	e120      	b.n	80071ca <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006f88:	4b75      	ldr	r3, [pc, #468]	; (8007160 <HAL_RCC_OscConfig+0x4d0>)
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d0f0      	beq.n	8006f76 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	689b      	ldr	r3, [r3, #8]
 8006f98:	2b01      	cmp	r3, #1
 8006f9a:	d106      	bne.n	8006faa <HAL_RCC_OscConfig+0x31a>
 8006f9c:	4b6f      	ldr	r3, [pc, #444]	; (800715c <HAL_RCC_OscConfig+0x4cc>)
 8006f9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fa0:	4a6e      	ldr	r2, [pc, #440]	; (800715c <HAL_RCC_OscConfig+0x4cc>)
 8006fa2:	f043 0301 	orr.w	r3, r3, #1
 8006fa6:	6713      	str	r3, [r2, #112]	; 0x70
 8006fa8:	e02d      	b.n	8007006 <HAL_RCC_OscConfig+0x376>
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	689b      	ldr	r3, [r3, #8]
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d10c      	bne.n	8006fcc <HAL_RCC_OscConfig+0x33c>
 8006fb2:	4b6a      	ldr	r3, [pc, #424]	; (800715c <HAL_RCC_OscConfig+0x4cc>)
 8006fb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fb6:	4a69      	ldr	r2, [pc, #420]	; (800715c <HAL_RCC_OscConfig+0x4cc>)
 8006fb8:	f023 0301 	bic.w	r3, r3, #1
 8006fbc:	6713      	str	r3, [r2, #112]	; 0x70
 8006fbe:	4b67      	ldr	r3, [pc, #412]	; (800715c <HAL_RCC_OscConfig+0x4cc>)
 8006fc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fc2:	4a66      	ldr	r2, [pc, #408]	; (800715c <HAL_RCC_OscConfig+0x4cc>)
 8006fc4:	f023 0304 	bic.w	r3, r3, #4
 8006fc8:	6713      	str	r3, [r2, #112]	; 0x70
 8006fca:	e01c      	b.n	8007006 <HAL_RCC_OscConfig+0x376>
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	689b      	ldr	r3, [r3, #8]
 8006fd0:	2b05      	cmp	r3, #5
 8006fd2:	d10c      	bne.n	8006fee <HAL_RCC_OscConfig+0x35e>
 8006fd4:	4b61      	ldr	r3, [pc, #388]	; (800715c <HAL_RCC_OscConfig+0x4cc>)
 8006fd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fd8:	4a60      	ldr	r2, [pc, #384]	; (800715c <HAL_RCC_OscConfig+0x4cc>)
 8006fda:	f043 0304 	orr.w	r3, r3, #4
 8006fde:	6713      	str	r3, [r2, #112]	; 0x70
 8006fe0:	4b5e      	ldr	r3, [pc, #376]	; (800715c <HAL_RCC_OscConfig+0x4cc>)
 8006fe2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fe4:	4a5d      	ldr	r2, [pc, #372]	; (800715c <HAL_RCC_OscConfig+0x4cc>)
 8006fe6:	f043 0301 	orr.w	r3, r3, #1
 8006fea:	6713      	str	r3, [r2, #112]	; 0x70
 8006fec:	e00b      	b.n	8007006 <HAL_RCC_OscConfig+0x376>
 8006fee:	4b5b      	ldr	r3, [pc, #364]	; (800715c <HAL_RCC_OscConfig+0x4cc>)
 8006ff0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ff2:	4a5a      	ldr	r2, [pc, #360]	; (800715c <HAL_RCC_OscConfig+0x4cc>)
 8006ff4:	f023 0301 	bic.w	r3, r3, #1
 8006ff8:	6713      	str	r3, [r2, #112]	; 0x70
 8006ffa:	4b58      	ldr	r3, [pc, #352]	; (800715c <HAL_RCC_OscConfig+0x4cc>)
 8006ffc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ffe:	4a57      	ldr	r2, [pc, #348]	; (800715c <HAL_RCC_OscConfig+0x4cc>)
 8007000:	f023 0304 	bic.w	r3, r3, #4
 8007004:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	689b      	ldr	r3, [r3, #8]
 800700a:	2b00      	cmp	r3, #0
 800700c:	d015      	beq.n	800703a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800700e:	f7fe fa25 	bl	800545c <HAL_GetTick>
 8007012:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007014:	e00a      	b.n	800702c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007016:	f7fe fa21 	bl	800545c <HAL_GetTick>
 800701a:	4602      	mov	r2, r0
 800701c:	693b      	ldr	r3, [r7, #16]
 800701e:	1ad3      	subs	r3, r2, r3
 8007020:	f241 3288 	movw	r2, #5000	; 0x1388
 8007024:	4293      	cmp	r3, r2
 8007026:	d901      	bls.n	800702c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8007028:	2303      	movs	r3, #3
 800702a:	e0ce      	b.n	80071ca <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800702c:	4b4b      	ldr	r3, [pc, #300]	; (800715c <HAL_RCC_OscConfig+0x4cc>)
 800702e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007030:	f003 0302 	and.w	r3, r3, #2
 8007034:	2b00      	cmp	r3, #0
 8007036:	d0ee      	beq.n	8007016 <HAL_RCC_OscConfig+0x386>
 8007038:	e014      	b.n	8007064 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800703a:	f7fe fa0f 	bl	800545c <HAL_GetTick>
 800703e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007040:	e00a      	b.n	8007058 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007042:	f7fe fa0b 	bl	800545c <HAL_GetTick>
 8007046:	4602      	mov	r2, r0
 8007048:	693b      	ldr	r3, [r7, #16]
 800704a:	1ad3      	subs	r3, r2, r3
 800704c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007050:	4293      	cmp	r3, r2
 8007052:	d901      	bls.n	8007058 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8007054:	2303      	movs	r3, #3
 8007056:	e0b8      	b.n	80071ca <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007058:	4b40      	ldr	r3, [pc, #256]	; (800715c <HAL_RCC_OscConfig+0x4cc>)
 800705a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800705c:	f003 0302 	and.w	r3, r3, #2
 8007060:	2b00      	cmp	r3, #0
 8007062:	d1ee      	bne.n	8007042 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007064:	7dfb      	ldrb	r3, [r7, #23]
 8007066:	2b01      	cmp	r3, #1
 8007068:	d105      	bne.n	8007076 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800706a:	4b3c      	ldr	r3, [pc, #240]	; (800715c <HAL_RCC_OscConfig+0x4cc>)
 800706c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800706e:	4a3b      	ldr	r2, [pc, #236]	; (800715c <HAL_RCC_OscConfig+0x4cc>)
 8007070:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007074:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	699b      	ldr	r3, [r3, #24]
 800707a:	2b00      	cmp	r3, #0
 800707c:	f000 80a4 	beq.w	80071c8 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007080:	4b36      	ldr	r3, [pc, #216]	; (800715c <HAL_RCC_OscConfig+0x4cc>)
 8007082:	689b      	ldr	r3, [r3, #8]
 8007084:	f003 030c 	and.w	r3, r3, #12
 8007088:	2b08      	cmp	r3, #8
 800708a:	d06b      	beq.n	8007164 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	699b      	ldr	r3, [r3, #24]
 8007090:	2b02      	cmp	r3, #2
 8007092:	d149      	bne.n	8007128 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007094:	4b31      	ldr	r3, [pc, #196]	; (800715c <HAL_RCC_OscConfig+0x4cc>)
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	4a30      	ldr	r2, [pc, #192]	; (800715c <HAL_RCC_OscConfig+0x4cc>)
 800709a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800709e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070a0:	f7fe f9dc 	bl	800545c <HAL_GetTick>
 80070a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80070a6:	e008      	b.n	80070ba <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80070a8:	f7fe f9d8 	bl	800545c <HAL_GetTick>
 80070ac:	4602      	mov	r2, r0
 80070ae:	693b      	ldr	r3, [r7, #16]
 80070b0:	1ad3      	subs	r3, r2, r3
 80070b2:	2b02      	cmp	r3, #2
 80070b4:	d901      	bls.n	80070ba <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80070b6:	2303      	movs	r3, #3
 80070b8:	e087      	b.n	80071ca <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80070ba:	4b28      	ldr	r3, [pc, #160]	; (800715c <HAL_RCC_OscConfig+0x4cc>)
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d1f0      	bne.n	80070a8 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	69da      	ldr	r2, [r3, #28]
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	6a1b      	ldr	r3, [r3, #32]
 80070ce:	431a      	orrs	r2, r3
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070d4:	019b      	lsls	r3, r3, #6
 80070d6:	431a      	orrs	r2, r3
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070dc:	085b      	lsrs	r3, r3, #1
 80070de:	3b01      	subs	r3, #1
 80070e0:	041b      	lsls	r3, r3, #16
 80070e2:	431a      	orrs	r2, r3
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070e8:	061b      	lsls	r3, r3, #24
 80070ea:	4313      	orrs	r3, r2
 80070ec:	4a1b      	ldr	r2, [pc, #108]	; (800715c <HAL_RCC_OscConfig+0x4cc>)
 80070ee:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80070f2:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80070f4:	4b19      	ldr	r3, [pc, #100]	; (800715c <HAL_RCC_OscConfig+0x4cc>)
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	4a18      	ldr	r2, [pc, #96]	; (800715c <HAL_RCC_OscConfig+0x4cc>)
 80070fa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80070fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007100:	f7fe f9ac 	bl	800545c <HAL_GetTick>
 8007104:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007106:	e008      	b.n	800711a <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007108:	f7fe f9a8 	bl	800545c <HAL_GetTick>
 800710c:	4602      	mov	r2, r0
 800710e:	693b      	ldr	r3, [r7, #16]
 8007110:	1ad3      	subs	r3, r2, r3
 8007112:	2b02      	cmp	r3, #2
 8007114:	d901      	bls.n	800711a <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8007116:	2303      	movs	r3, #3
 8007118:	e057      	b.n	80071ca <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800711a:	4b10      	ldr	r3, [pc, #64]	; (800715c <HAL_RCC_OscConfig+0x4cc>)
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007122:	2b00      	cmp	r3, #0
 8007124:	d0f0      	beq.n	8007108 <HAL_RCC_OscConfig+0x478>
 8007126:	e04f      	b.n	80071c8 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007128:	4b0c      	ldr	r3, [pc, #48]	; (800715c <HAL_RCC_OscConfig+0x4cc>)
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	4a0b      	ldr	r2, [pc, #44]	; (800715c <HAL_RCC_OscConfig+0x4cc>)
 800712e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007132:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007134:	f7fe f992 	bl	800545c <HAL_GetTick>
 8007138:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800713a:	e008      	b.n	800714e <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800713c:	f7fe f98e 	bl	800545c <HAL_GetTick>
 8007140:	4602      	mov	r2, r0
 8007142:	693b      	ldr	r3, [r7, #16]
 8007144:	1ad3      	subs	r3, r2, r3
 8007146:	2b02      	cmp	r3, #2
 8007148:	d901      	bls.n	800714e <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800714a:	2303      	movs	r3, #3
 800714c:	e03d      	b.n	80071ca <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800714e:	4b03      	ldr	r3, [pc, #12]	; (800715c <HAL_RCC_OscConfig+0x4cc>)
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007156:	2b00      	cmp	r3, #0
 8007158:	d1f0      	bne.n	800713c <HAL_RCC_OscConfig+0x4ac>
 800715a:	e035      	b.n	80071c8 <HAL_RCC_OscConfig+0x538>
 800715c:	40023800 	.word	0x40023800
 8007160:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8007164:	4b1b      	ldr	r3, [pc, #108]	; (80071d4 <HAL_RCC_OscConfig+0x544>)
 8007166:	685b      	ldr	r3, [r3, #4]
 8007168:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	699b      	ldr	r3, [r3, #24]
 800716e:	2b01      	cmp	r3, #1
 8007170:	d028      	beq.n	80071c4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800717c:	429a      	cmp	r2, r3
 800717e:	d121      	bne.n	80071c4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800718a:	429a      	cmp	r2, r3
 800718c:	d11a      	bne.n	80071c4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800718e:	68fa      	ldr	r2, [r7, #12]
 8007190:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007194:	4013      	ands	r3, r2
 8007196:	687a      	ldr	r2, [r7, #4]
 8007198:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800719a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800719c:	4293      	cmp	r3, r2
 800719e:	d111      	bne.n	80071c4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071aa:	085b      	lsrs	r3, r3, #1
 80071ac:	3b01      	subs	r3, #1
 80071ae:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80071b0:	429a      	cmp	r2, r3
 80071b2:	d107      	bne.n	80071c4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071be:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80071c0:	429a      	cmp	r2, r3
 80071c2:	d001      	beq.n	80071c8 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80071c4:	2301      	movs	r3, #1
 80071c6:	e000      	b.n	80071ca <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80071c8:	2300      	movs	r3, #0
}
 80071ca:	4618      	mov	r0, r3
 80071cc:	3718      	adds	r7, #24
 80071ce:	46bd      	mov	sp, r7
 80071d0:	bd80      	pop	{r7, pc}
 80071d2:	bf00      	nop
 80071d4:	40023800 	.word	0x40023800

080071d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80071d8:	b580      	push	{r7, lr}
 80071da:	b084      	sub	sp, #16
 80071dc:	af00      	add	r7, sp, #0
 80071de:	6078      	str	r0, [r7, #4]
 80071e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80071e2:	2300      	movs	r3, #0
 80071e4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d101      	bne.n	80071f0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80071ec:	2301      	movs	r3, #1
 80071ee:	e0d0      	b.n	8007392 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80071f0:	4b6a      	ldr	r3, [pc, #424]	; (800739c <HAL_RCC_ClockConfig+0x1c4>)
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	f003 030f 	and.w	r3, r3, #15
 80071f8:	683a      	ldr	r2, [r7, #0]
 80071fa:	429a      	cmp	r2, r3
 80071fc:	d910      	bls.n	8007220 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80071fe:	4b67      	ldr	r3, [pc, #412]	; (800739c <HAL_RCC_ClockConfig+0x1c4>)
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	f023 020f 	bic.w	r2, r3, #15
 8007206:	4965      	ldr	r1, [pc, #404]	; (800739c <HAL_RCC_ClockConfig+0x1c4>)
 8007208:	683b      	ldr	r3, [r7, #0]
 800720a:	4313      	orrs	r3, r2
 800720c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800720e:	4b63      	ldr	r3, [pc, #396]	; (800739c <HAL_RCC_ClockConfig+0x1c4>)
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f003 030f 	and.w	r3, r3, #15
 8007216:	683a      	ldr	r2, [r7, #0]
 8007218:	429a      	cmp	r2, r3
 800721a:	d001      	beq.n	8007220 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800721c:	2301      	movs	r3, #1
 800721e:	e0b8      	b.n	8007392 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f003 0302 	and.w	r3, r3, #2
 8007228:	2b00      	cmp	r3, #0
 800722a:	d020      	beq.n	800726e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	f003 0304 	and.w	r3, r3, #4
 8007234:	2b00      	cmp	r3, #0
 8007236:	d005      	beq.n	8007244 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007238:	4b59      	ldr	r3, [pc, #356]	; (80073a0 <HAL_RCC_ClockConfig+0x1c8>)
 800723a:	689b      	ldr	r3, [r3, #8]
 800723c:	4a58      	ldr	r2, [pc, #352]	; (80073a0 <HAL_RCC_ClockConfig+0x1c8>)
 800723e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007242:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	f003 0308 	and.w	r3, r3, #8
 800724c:	2b00      	cmp	r3, #0
 800724e:	d005      	beq.n	800725c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007250:	4b53      	ldr	r3, [pc, #332]	; (80073a0 <HAL_RCC_ClockConfig+0x1c8>)
 8007252:	689b      	ldr	r3, [r3, #8]
 8007254:	4a52      	ldr	r2, [pc, #328]	; (80073a0 <HAL_RCC_ClockConfig+0x1c8>)
 8007256:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800725a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800725c:	4b50      	ldr	r3, [pc, #320]	; (80073a0 <HAL_RCC_ClockConfig+0x1c8>)
 800725e:	689b      	ldr	r3, [r3, #8]
 8007260:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	689b      	ldr	r3, [r3, #8]
 8007268:	494d      	ldr	r1, [pc, #308]	; (80073a0 <HAL_RCC_ClockConfig+0x1c8>)
 800726a:	4313      	orrs	r3, r2
 800726c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f003 0301 	and.w	r3, r3, #1
 8007276:	2b00      	cmp	r3, #0
 8007278:	d040      	beq.n	80072fc <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	685b      	ldr	r3, [r3, #4]
 800727e:	2b01      	cmp	r3, #1
 8007280:	d107      	bne.n	8007292 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007282:	4b47      	ldr	r3, [pc, #284]	; (80073a0 <HAL_RCC_ClockConfig+0x1c8>)
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800728a:	2b00      	cmp	r3, #0
 800728c:	d115      	bne.n	80072ba <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800728e:	2301      	movs	r3, #1
 8007290:	e07f      	b.n	8007392 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	685b      	ldr	r3, [r3, #4]
 8007296:	2b02      	cmp	r3, #2
 8007298:	d107      	bne.n	80072aa <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800729a:	4b41      	ldr	r3, [pc, #260]	; (80073a0 <HAL_RCC_ClockConfig+0x1c8>)
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d109      	bne.n	80072ba <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80072a6:	2301      	movs	r3, #1
 80072a8:	e073      	b.n	8007392 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80072aa:	4b3d      	ldr	r3, [pc, #244]	; (80073a0 <HAL_RCC_ClockConfig+0x1c8>)
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	f003 0302 	and.w	r3, r3, #2
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d101      	bne.n	80072ba <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80072b6:	2301      	movs	r3, #1
 80072b8:	e06b      	b.n	8007392 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80072ba:	4b39      	ldr	r3, [pc, #228]	; (80073a0 <HAL_RCC_ClockConfig+0x1c8>)
 80072bc:	689b      	ldr	r3, [r3, #8]
 80072be:	f023 0203 	bic.w	r2, r3, #3
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	685b      	ldr	r3, [r3, #4]
 80072c6:	4936      	ldr	r1, [pc, #216]	; (80073a0 <HAL_RCC_ClockConfig+0x1c8>)
 80072c8:	4313      	orrs	r3, r2
 80072ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80072cc:	f7fe f8c6 	bl	800545c <HAL_GetTick>
 80072d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80072d2:	e00a      	b.n	80072ea <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80072d4:	f7fe f8c2 	bl	800545c <HAL_GetTick>
 80072d8:	4602      	mov	r2, r0
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	1ad3      	subs	r3, r2, r3
 80072de:	f241 3288 	movw	r2, #5000	; 0x1388
 80072e2:	4293      	cmp	r3, r2
 80072e4:	d901      	bls.n	80072ea <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80072e6:	2303      	movs	r3, #3
 80072e8:	e053      	b.n	8007392 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80072ea:	4b2d      	ldr	r3, [pc, #180]	; (80073a0 <HAL_RCC_ClockConfig+0x1c8>)
 80072ec:	689b      	ldr	r3, [r3, #8]
 80072ee:	f003 020c 	and.w	r2, r3, #12
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	685b      	ldr	r3, [r3, #4]
 80072f6:	009b      	lsls	r3, r3, #2
 80072f8:	429a      	cmp	r2, r3
 80072fa:	d1eb      	bne.n	80072d4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80072fc:	4b27      	ldr	r3, [pc, #156]	; (800739c <HAL_RCC_ClockConfig+0x1c4>)
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	f003 030f 	and.w	r3, r3, #15
 8007304:	683a      	ldr	r2, [r7, #0]
 8007306:	429a      	cmp	r2, r3
 8007308:	d210      	bcs.n	800732c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800730a:	4b24      	ldr	r3, [pc, #144]	; (800739c <HAL_RCC_ClockConfig+0x1c4>)
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	f023 020f 	bic.w	r2, r3, #15
 8007312:	4922      	ldr	r1, [pc, #136]	; (800739c <HAL_RCC_ClockConfig+0x1c4>)
 8007314:	683b      	ldr	r3, [r7, #0]
 8007316:	4313      	orrs	r3, r2
 8007318:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800731a:	4b20      	ldr	r3, [pc, #128]	; (800739c <HAL_RCC_ClockConfig+0x1c4>)
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f003 030f 	and.w	r3, r3, #15
 8007322:	683a      	ldr	r2, [r7, #0]
 8007324:	429a      	cmp	r2, r3
 8007326:	d001      	beq.n	800732c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8007328:	2301      	movs	r3, #1
 800732a:	e032      	b.n	8007392 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	f003 0304 	and.w	r3, r3, #4
 8007334:	2b00      	cmp	r3, #0
 8007336:	d008      	beq.n	800734a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007338:	4b19      	ldr	r3, [pc, #100]	; (80073a0 <HAL_RCC_ClockConfig+0x1c8>)
 800733a:	689b      	ldr	r3, [r3, #8]
 800733c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	68db      	ldr	r3, [r3, #12]
 8007344:	4916      	ldr	r1, [pc, #88]	; (80073a0 <HAL_RCC_ClockConfig+0x1c8>)
 8007346:	4313      	orrs	r3, r2
 8007348:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	f003 0308 	and.w	r3, r3, #8
 8007352:	2b00      	cmp	r3, #0
 8007354:	d009      	beq.n	800736a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007356:	4b12      	ldr	r3, [pc, #72]	; (80073a0 <HAL_RCC_ClockConfig+0x1c8>)
 8007358:	689b      	ldr	r3, [r3, #8]
 800735a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	691b      	ldr	r3, [r3, #16]
 8007362:	00db      	lsls	r3, r3, #3
 8007364:	490e      	ldr	r1, [pc, #56]	; (80073a0 <HAL_RCC_ClockConfig+0x1c8>)
 8007366:	4313      	orrs	r3, r2
 8007368:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800736a:	f000 f821 	bl	80073b0 <HAL_RCC_GetSysClockFreq>
 800736e:	4602      	mov	r2, r0
 8007370:	4b0b      	ldr	r3, [pc, #44]	; (80073a0 <HAL_RCC_ClockConfig+0x1c8>)
 8007372:	689b      	ldr	r3, [r3, #8]
 8007374:	091b      	lsrs	r3, r3, #4
 8007376:	f003 030f 	and.w	r3, r3, #15
 800737a:	490a      	ldr	r1, [pc, #40]	; (80073a4 <HAL_RCC_ClockConfig+0x1cc>)
 800737c:	5ccb      	ldrb	r3, [r1, r3]
 800737e:	fa22 f303 	lsr.w	r3, r2, r3
 8007382:	4a09      	ldr	r2, [pc, #36]	; (80073a8 <HAL_RCC_ClockConfig+0x1d0>)
 8007384:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007386:	4b09      	ldr	r3, [pc, #36]	; (80073ac <HAL_RCC_ClockConfig+0x1d4>)
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	4618      	mov	r0, r3
 800738c:	f7fd febe 	bl	800510c <HAL_InitTick>

  return HAL_OK;
 8007390:	2300      	movs	r3, #0
}
 8007392:	4618      	mov	r0, r3
 8007394:	3710      	adds	r7, #16
 8007396:	46bd      	mov	sp, r7
 8007398:	bd80      	pop	{r7, pc}
 800739a:	bf00      	nop
 800739c:	40023c00 	.word	0x40023c00
 80073a0:	40023800 	.word	0x40023800
 80073a4:	08012104 	.word	0x08012104
 80073a8:	20000000 	.word	0x20000000
 80073ac:	20000004 	.word	0x20000004

080073b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80073b0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80073b4:	b084      	sub	sp, #16
 80073b6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80073b8:	2300      	movs	r3, #0
 80073ba:	607b      	str	r3, [r7, #4]
 80073bc:	2300      	movs	r3, #0
 80073be:	60fb      	str	r3, [r7, #12]
 80073c0:	2300      	movs	r3, #0
 80073c2:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 80073c4:	2300      	movs	r3, #0
 80073c6:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80073c8:	4b67      	ldr	r3, [pc, #412]	; (8007568 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80073ca:	689b      	ldr	r3, [r3, #8]
 80073cc:	f003 030c 	and.w	r3, r3, #12
 80073d0:	2b08      	cmp	r3, #8
 80073d2:	d00d      	beq.n	80073f0 <HAL_RCC_GetSysClockFreq+0x40>
 80073d4:	2b08      	cmp	r3, #8
 80073d6:	f200 80bd 	bhi.w	8007554 <HAL_RCC_GetSysClockFreq+0x1a4>
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d002      	beq.n	80073e4 <HAL_RCC_GetSysClockFreq+0x34>
 80073de:	2b04      	cmp	r3, #4
 80073e0:	d003      	beq.n	80073ea <HAL_RCC_GetSysClockFreq+0x3a>
 80073e2:	e0b7      	b.n	8007554 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80073e4:	4b61      	ldr	r3, [pc, #388]	; (800756c <HAL_RCC_GetSysClockFreq+0x1bc>)
 80073e6:	60bb      	str	r3, [r7, #8]
      break;
 80073e8:	e0b7      	b.n	800755a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80073ea:	4b61      	ldr	r3, [pc, #388]	; (8007570 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80073ec:	60bb      	str	r3, [r7, #8]
      break;
 80073ee:	e0b4      	b.n	800755a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80073f0:	4b5d      	ldr	r3, [pc, #372]	; (8007568 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80073f2:	685b      	ldr	r3, [r3, #4]
 80073f4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80073f8:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80073fa:	4b5b      	ldr	r3, [pc, #364]	; (8007568 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80073fc:	685b      	ldr	r3, [r3, #4]
 80073fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007402:	2b00      	cmp	r3, #0
 8007404:	d04d      	beq.n	80074a2 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007406:	4b58      	ldr	r3, [pc, #352]	; (8007568 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007408:	685b      	ldr	r3, [r3, #4]
 800740a:	099b      	lsrs	r3, r3, #6
 800740c:	461a      	mov	r2, r3
 800740e:	f04f 0300 	mov.w	r3, #0
 8007412:	f240 10ff 	movw	r0, #511	; 0x1ff
 8007416:	f04f 0100 	mov.w	r1, #0
 800741a:	ea02 0800 	and.w	r8, r2, r0
 800741e:	ea03 0901 	and.w	r9, r3, r1
 8007422:	4640      	mov	r0, r8
 8007424:	4649      	mov	r1, r9
 8007426:	f04f 0200 	mov.w	r2, #0
 800742a:	f04f 0300 	mov.w	r3, #0
 800742e:	014b      	lsls	r3, r1, #5
 8007430:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8007434:	0142      	lsls	r2, r0, #5
 8007436:	4610      	mov	r0, r2
 8007438:	4619      	mov	r1, r3
 800743a:	ebb0 0008 	subs.w	r0, r0, r8
 800743e:	eb61 0109 	sbc.w	r1, r1, r9
 8007442:	f04f 0200 	mov.w	r2, #0
 8007446:	f04f 0300 	mov.w	r3, #0
 800744a:	018b      	lsls	r3, r1, #6
 800744c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8007450:	0182      	lsls	r2, r0, #6
 8007452:	1a12      	subs	r2, r2, r0
 8007454:	eb63 0301 	sbc.w	r3, r3, r1
 8007458:	f04f 0000 	mov.w	r0, #0
 800745c:	f04f 0100 	mov.w	r1, #0
 8007460:	00d9      	lsls	r1, r3, #3
 8007462:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007466:	00d0      	lsls	r0, r2, #3
 8007468:	4602      	mov	r2, r0
 800746a:	460b      	mov	r3, r1
 800746c:	eb12 0208 	adds.w	r2, r2, r8
 8007470:	eb43 0309 	adc.w	r3, r3, r9
 8007474:	f04f 0000 	mov.w	r0, #0
 8007478:	f04f 0100 	mov.w	r1, #0
 800747c:	0259      	lsls	r1, r3, #9
 800747e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8007482:	0250      	lsls	r0, r2, #9
 8007484:	4602      	mov	r2, r0
 8007486:	460b      	mov	r3, r1
 8007488:	4610      	mov	r0, r2
 800748a:	4619      	mov	r1, r3
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	461a      	mov	r2, r3
 8007490:	f04f 0300 	mov.w	r3, #0
 8007494:	f7f9 fbb0 	bl	8000bf8 <__aeabi_uldivmod>
 8007498:	4602      	mov	r2, r0
 800749a:	460b      	mov	r3, r1
 800749c:	4613      	mov	r3, r2
 800749e:	60fb      	str	r3, [r7, #12]
 80074a0:	e04a      	b.n	8007538 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80074a2:	4b31      	ldr	r3, [pc, #196]	; (8007568 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80074a4:	685b      	ldr	r3, [r3, #4]
 80074a6:	099b      	lsrs	r3, r3, #6
 80074a8:	461a      	mov	r2, r3
 80074aa:	f04f 0300 	mov.w	r3, #0
 80074ae:	f240 10ff 	movw	r0, #511	; 0x1ff
 80074b2:	f04f 0100 	mov.w	r1, #0
 80074b6:	ea02 0400 	and.w	r4, r2, r0
 80074ba:	ea03 0501 	and.w	r5, r3, r1
 80074be:	4620      	mov	r0, r4
 80074c0:	4629      	mov	r1, r5
 80074c2:	f04f 0200 	mov.w	r2, #0
 80074c6:	f04f 0300 	mov.w	r3, #0
 80074ca:	014b      	lsls	r3, r1, #5
 80074cc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80074d0:	0142      	lsls	r2, r0, #5
 80074d2:	4610      	mov	r0, r2
 80074d4:	4619      	mov	r1, r3
 80074d6:	1b00      	subs	r0, r0, r4
 80074d8:	eb61 0105 	sbc.w	r1, r1, r5
 80074dc:	f04f 0200 	mov.w	r2, #0
 80074e0:	f04f 0300 	mov.w	r3, #0
 80074e4:	018b      	lsls	r3, r1, #6
 80074e6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80074ea:	0182      	lsls	r2, r0, #6
 80074ec:	1a12      	subs	r2, r2, r0
 80074ee:	eb63 0301 	sbc.w	r3, r3, r1
 80074f2:	f04f 0000 	mov.w	r0, #0
 80074f6:	f04f 0100 	mov.w	r1, #0
 80074fa:	00d9      	lsls	r1, r3, #3
 80074fc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007500:	00d0      	lsls	r0, r2, #3
 8007502:	4602      	mov	r2, r0
 8007504:	460b      	mov	r3, r1
 8007506:	1912      	adds	r2, r2, r4
 8007508:	eb45 0303 	adc.w	r3, r5, r3
 800750c:	f04f 0000 	mov.w	r0, #0
 8007510:	f04f 0100 	mov.w	r1, #0
 8007514:	0299      	lsls	r1, r3, #10
 8007516:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800751a:	0290      	lsls	r0, r2, #10
 800751c:	4602      	mov	r2, r0
 800751e:	460b      	mov	r3, r1
 8007520:	4610      	mov	r0, r2
 8007522:	4619      	mov	r1, r3
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	461a      	mov	r2, r3
 8007528:	f04f 0300 	mov.w	r3, #0
 800752c:	f7f9 fb64 	bl	8000bf8 <__aeabi_uldivmod>
 8007530:	4602      	mov	r2, r0
 8007532:	460b      	mov	r3, r1
 8007534:	4613      	mov	r3, r2
 8007536:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8007538:	4b0b      	ldr	r3, [pc, #44]	; (8007568 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800753a:	685b      	ldr	r3, [r3, #4]
 800753c:	0c1b      	lsrs	r3, r3, #16
 800753e:	f003 0303 	and.w	r3, r3, #3
 8007542:	3301      	adds	r3, #1
 8007544:	005b      	lsls	r3, r3, #1
 8007546:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8007548:	68fa      	ldr	r2, [r7, #12]
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007550:	60bb      	str	r3, [r7, #8]
      break;
 8007552:	e002      	b.n	800755a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007554:	4b05      	ldr	r3, [pc, #20]	; (800756c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8007556:	60bb      	str	r3, [r7, #8]
      break;
 8007558:	bf00      	nop
    }
  }
  return sysclockfreq;
 800755a:	68bb      	ldr	r3, [r7, #8]
}
 800755c:	4618      	mov	r0, r3
 800755e:	3710      	adds	r7, #16
 8007560:	46bd      	mov	sp, r7
 8007562:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8007566:	bf00      	nop
 8007568:	40023800 	.word	0x40023800
 800756c:	00f42400 	.word	0x00f42400
 8007570:	007a1200 	.word	0x007a1200

08007574 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007574:	b480      	push	{r7}
 8007576:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007578:	4b03      	ldr	r3, [pc, #12]	; (8007588 <HAL_RCC_GetHCLKFreq+0x14>)
 800757a:	681b      	ldr	r3, [r3, #0]
}
 800757c:	4618      	mov	r0, r3
 800757e:	46bd      	mov	sp, r7
 8007580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007584:	4770      	bx	lr
 8007586:	bf00      	nop
 8007588:	20000000 	.word	0x20000000

0800758c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800758c:	b580      	push	{r7, lr}
 800758e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007590:	f7ff fff0 	bl	8007574 <HAL_RCC_GetHCLKFreq>
 8007594:	4602      	mov	r2, r0
 8007596:	4b05      	ldr	r3, [pc, #20]	; (80075ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8007598:	689b      	ldr	r3, [r3, #8]
 800759a:	0a9b      	lsrs	r3, r3, #10
 800759c:	f003 0307 	and.w	r3, r3, #7
 80075a0:	4903      	ldr	r1, [pc, #12]	; (80075b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80075a2:	5ccb      	ldrb	r3, [r1, r3]
 80075a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80075a8:	4618      	mov	r0, r3
 80075aa:	bd80      	pop	{r7, pc}
 80075ac:	40023800 	.word	0x40023800
 80075b0:	08012114 	.word	0x08012114

080075b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80075b4:	b580      	push	{r7, lr}
 80075b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80075b8:	f7ff ffdc 	bl	8007574 <HAL_RCC_GetHCLKFreq>
 80075bc:	4602      	mov	r2, r0
 80075be:	4b05      	ldr	r3, [pc, #20]	; (80075d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80075c0:	689b      	ldr	r3, [r3, #8]
 80075c2:	0b5b      	lsrs	r3, r3, #13
 80075c4:	f003 0307 	and.w	r3, r3, #7
 80075c8:	4903      	ldr	r1, [pc, #12]	; (80075d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80075ca:	5ccb      	ldrb	r3, [r1, r3]
 80075cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80075d0:	4618      	mov	r0, r3
 80075d2:	bd80      	pop	{r7, pc}
 80075d4:	40023800 	.word	0x40023800
 80075d8:	08012114 	.word	0x08012114

080075dc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80075dc:	b480      	push	{r7}
 80075de:	b083      	sub	sp, #12
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]
 80075e4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	220f      	movs	r2, #15
 80075ea:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80075ec:	4b12      	ldr	r3, [pc, #72]	; (8007638 <HAL_RCC_GetClockConfig+0x5c>)
 80075ee:	689b      	ldr	r3, [r3, #8]
 80075f0:	f003 0203 	and.w	r2, r3, #3
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80075f8:	4b0f      	ldr	r3, [pc, #60]	; (8007638 <HAL_RCC_GetClockConfig+0x5c>)
 80075fa:	689b      	ldr	r3, [r3, #8]
 80075fc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007604:	4b0c      	ldr	r3, [pc, #48]	; (8007638 <HAL_RCC_GetClockConfig+0x5c>)
 8007606:	689b      	ldr	r3, [r3, #8]
 8007608:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8007610:	4b09      	ldr	r3, [pc, #36]	; (8007638 <HAL_RCC_GetClockConfig+0x5c>)
 8007612:	689b      	ldr	r3, [r3, #8]
 8007614:	08db      	lsrs	r3, r3, #3
 8007616:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800761e:	4b07      	ldr	r3, [pc, #28]	; (800763c <HAL_RCC_GetClockConfig+0x60>)
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	f003 020f 	and.w	r2, r3, #15
 8007626:	683b      	ldr	r3, [r7, #0]
 8007628:	601a      	str	r2, [r3, #0]
}
 800762a:	bf00      	nop
 800762c:	370c      	adds	r7, #12
 800762e:	46bd      	mov	sp, r7
 8007630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007634:	4770      	bx	lr
 8007636:	bf00      	nop
 8007638:	40023800 	.word	0x40023800
 800763c:	40023c00 	.word	0x40023c00

08007640 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007640:	b580      	push	{r7, lr}
 8007642:	b088      	sub	sp, #32
 8007644:	af00      	add	r7, sp, #0
 8007646:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8007648:	2300      	movs	r3, #0
 800764a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800764c:	2300      	movs	r3, #0
 800764e:	613b      	str	r3, [r7, #16]
  uint32_t plli2sused = 0;
 8007650:	2300      	movs	r3, #0
 8007652:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8007654:	2300      	movs	r3, #0
 8007656:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f003 0301 	and.w	r3, r3, #1
 8007660:	2b00      	cmp	r3, #0
 8007662:	d012      	beq.n	800768a <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007664:	4b65      	ldr	r3, [pc, #404]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007666:	689b      	ldr	r3, [r3, #8]
 8007668:	4a64      	ldr	r2, [pc, #400]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800766a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800766e:	6093      	str	r3, [r2, #8]
 8007670:	4b62      	ldr	r3, [pc, #392]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007672:	689a      	ldr	r2, [r3, #8]
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007678:	4960      	ldr	r1, [pc, #384]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800767a:	4313      	orrs	r3, r2
 800767c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007682:	2b00      	cmp	r3, #0
 8007684:	d101      	bne.n	800768a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      plli2sused = 1;
 8007686:	2301      	movs	r3, #1
 8007688:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007692:	2b00      	cmp	r3, #0
 8007694:	d017      	beq.n	80076c6 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007696:	4b59      	ldr	r3, [pc, #356]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007698:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800769c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80076a4:	4955      	ldr	r1, [pc, #340]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80076a6:	4313      	orrs	r3, r2
 80076a8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80076b0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80076b4:	d101      	bne.n	80076ba <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      plli2sused = 1;
 80076b6:	2301      	movs	r3, #1
 80076b8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d101      	bne.n	80076c6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      pllsaiused = 1;
 80076c2:	2301      	movs	r3, #1
 80076c4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d017      	beq.n	8007702 <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80076d2:	4b4a      	ldr	r3, [pc, #296]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80076d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80076d8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076e0:	4946      	ldr	r1, [pc, #280]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80076e2:	4313      	orrs	r3, r2
 80076e4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076ec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80076f0:	d101      	bne.n	80076f6 <HAL_RCCEx_PeriphCLKConfig+0xb6>
    {
      plli2sused = 1;
 80076f2:	2301      	movs	r3, #1
 80076f4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d101      	bne.n	8007702 <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
      pllsaiused = 1;
 80076fe:	2301      	movs	r3, #1
 8007700:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	f003 0320 	and.w	r3, r3, #32
 800770a:	2b00      	cmp	r3, #0
 800770c:	f000 808b 	beq.w	8007826 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007710:	4b3a      	ldr	r3, [pc, #232]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007712:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007714:	4a39      	ldr	r2, [pc, #228]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007716:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800771a:	6413      	str	r3, [r2, #64]	; 0x40
 800771c:	4b37      	ldr	r3, [pc, #220]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800771e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007720:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007724:	60fb      	str	r3, [r7, #12]
 8007726:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8007728:	4b35      	ldr	r3, [pc, #212]	; (8007800 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	4a34      	ldr	r2, [pc, #208]	; (8007800 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800772e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007732:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007734:	f7fd fe92 	bl	800545c <HAL_GetTick>
 8007738:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800773a:	e008      	b.n	800774e <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800773c:	f7fd fe8e 	bl	800545c <HAL_GetTick>
 8007740:	4602      	mov	r2, r0
 8007742:	697b      	ldr	r3, [r7, #20]
 8007744:	1ad3      	subs	r3, r2, r3
 8007746:	2b64      	cmp	r3, #100	; 0x64
 8007748:	d901      	bls.n	800774e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800774a:	2303      	movs	r3, #3
 800774c:	e2bc      	b.n	8007cc8 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800774e:	4b2c      	ldr	r3, [pc, #176]	; (8007800 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007756:	2b00      	cmp	r3, #0
 8007758:	d0f0      	beq.n	800773c <HAL_RCCEx_PeriphCLKConfig+0xfc>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800775a:	4b28      	ldr	r3, [pc, #160]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800775c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800775e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007762:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007764:	693b      	ldr	r3, [r7, #16]
 8007766:	2b00      	cmp	r3, #0
 8007768:	d035      	beq.n	80077d6 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800776e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007772:	693a      	ldr	r2, [r7, #16]
 8007774:	429a      	cmp	r2, r3
 8007776:	d02e      	beq.n	80077d6 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007778:	4b20      	ldr	r3, [pc, #128]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800777a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800777c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007780:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007782:	4b1e      	ldr	r3, [pc, #120]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007784:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007786:	4a1d      	ldr	r2, [pc, #116]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007788:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800778c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800778e:	4b1b      	ldr	r3, [pc, #108]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007790:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007792:	4a1a      	ldr	r2, [pc, #104]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007794:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007798:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800779a:	4a18      	ldr	r2, [pc, #96]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800779c:	693b      	ldr	r3, [r7, #16]
 800779e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80077a0:	4b16      	ldr	r3, [pc, #88]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80077a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077a4:	f003 0301 	and.w	r3, r3, #1
 80077a8:	2b01      	cmp	r3, #1
 80077aa:	d114      	bne.n	80077d6 <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077ac:	f7fd fe56 	bl	800545c <HAL_GetTick>
 80077b0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80077b2:	e00a      	b.n	80077ca <HAL_RCCEx_PeriphCLKConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80077b4:	f7fd fe52 	bl	800545c <HAL_GetTick>
 80077b8:	4602      	mov	r2, r0
 80077ba:	697b      	ldr	r3, [r7, #20]
 80077bc:	1ad3      	subs	r3, r2, r3
 80077be:	f241 3288 	movw	r2, #5000	; 0x1388
 80077c2:	4293      	cmp	r3, r2
 80077c4:	d901      	bls.n	80077ca <HAL_RCCEx_PeriphCLKConfig+0x18a>
          {
            return HAL_TIMEOUT;
 80077c6:	2303      	movs	r3, #3
 80077c8:	e27e      	b.n	8007cc8 <HAL_RCCEx_PeriphCLKConfig+0x688>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80077ca:	4b0c      	ldr	r3, [pc, #48]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80077cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077ce:	f003 0302 	and.w	r3, r3, #2
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d0ee      	beq.n	80077b4 <HAL_RCCEx_PeriphCLKConfig+0x174>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80077de:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80077e2:	d111      	bne.n	8007808 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
 80077e4:	4b05      	ldr	r3, [pc, #20]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80077e6:	689b      	ldr	r3, [r3, #8]
 80077e8:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80077f0:	4b04      	ldr	r3, [pc, #16]	; (8007804 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80077f2:	400b      	ands	r3, r1
 80077f4:	4901      	ldr	r1, [pc, #4]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80077f6:	4313      	orrs	r3, r2
 80077f8:	608b      	str	r3, [r1, #8]
 80077fa:	e00b      	b.n	8007814 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 80077fc:	40023800 	.word	0x40023800
 8007800:	40007000 	.word	0x40007000
 8007804:	0ffffcff 	.word	0x0ffffcff
 8007808:	4ba4      	ldr	r3, [pc, #656]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800780a:	689b      	ldr	r3, [r3, #8]
 800780c:	4aa3      	ldr	r2, [pc, #652]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800780e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8007812:	6093      	str	r3, [r2, #8]
 8007814:	4ba1      	ldr	r3, [pc, #644]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007816:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800781c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007820:	499e      	ldr	r1, [pc, #632]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007822:	4313      	orrs	r3, r2
 8007824:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	f003 0310 	and.w	r3, r3, #16
 800782e:	2b00      	cmp	r3, #0
 8007830:	d010      	beq.n	8007854 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007832:	4b9a      	ldr	r3, [pc, #616]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007834:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007838:	4a98      	ldr	r2, [pc, #608]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800783a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800783e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8007842:	4b96      	ldr	r3, [pc, #600]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007844:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800784c:	4993      	ldr	r1, [pc, #588]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800784e:	4313      	orrs	r3, r2
 8007850:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800785c:	2b00      	cmp	r3, #0
 800785e:	d00a      	beq.n	8007876 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007860:	4b8e      	ldr	r3, [pc, #568]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007862:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007866:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800786e:	498b      	ldr	r1, [pc, #556]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007870:	4313      	orrs	r3, r2
 8007872:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800787e:	2b00      	cmp	r3, #0
 8007880:	d00a      	beq.n	8007898 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007882:	4b86      	ldr	r3, [pc, #536]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007884:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007888:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007890:	4982      	ldr	r1, [pc, #520]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007892:	4313      	orrs	r3, r2
 8007894:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d00a      	beq.n	80078ba <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80078a4:	4b7d      	ldr	r3, [pc, #500]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80078a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078aa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80078b2:	497a      	ldr	r1, [pc, #488]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80078b4:	4313      	orrs	r3, r2
 80078b6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d00a      	beq.n	80078dc <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80078c6:	4b75      	ldr	r3, [pc, #468]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80078c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078cc:	f023 0203 	bic.w	r2, r3, #3
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80078d4:	4971      	ldr	r1, [pc, #452]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80078d6:	4313      	orrs	r3, r2
 80078d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d00a      	beq.n	80078fe <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80078e8:	4b6c      	ldr	r3, [pc, #432]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80078ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078ee:	f023 020c 	bic.w	r2, r3, #12
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078f6:	4969      	ldr	r1, [pc, #420]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80078f8:	4313      	orrs	r3, r2
 80078fa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007906:	2b00      	cmp	r3, #0
 8007908:	d00a      	beq.n	8007920 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800790a:	4b64      	ldr	r3, [pc, #400]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800790c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007910:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007918:	4960      	ldr	r1, [pc, #384]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800791a:	4313      	orrs	r3, r2
 800791c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007928:	2b00      	cmp	r3, #0
 800792a:	d00a      	beq.n	8007942 <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800792c:	4b5b      	ldr	r3, [pc, #364]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800792e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007932:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800793a:	4958      	ldr	r1, [pc, #352]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800793c:	4313      	orrs	r3, r2
 800793e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800794a:	2b00      	cmp	r3, #0
 800794c:	d00a      	beq.n	8007964 <HAL_RCCEx_PeriphCLKConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800794e:	4b53      	ldr	r3, [pc, #332]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007950:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007954:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800795c:	494f      	ldr	r1, [pc, #316]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800795e:	4313      	orrs	r3, r2
 8007960:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800796c:	2b00      	cmp	r3, #0
 800796e:	d00a      	beq.n	8007986 <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8007970:	4b4a      	ldr	r3, [pc, #296]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007972:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007976:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800797e:	4947      	ldr	r1, [pc, #284]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007980:	4313      	orrs	r3, r2
 8007982:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800798e:	2b00      	cmp	r3, #0
 8007990:	d00a      	beq.n	80079a8 <HAL_RCCEx_PeriphCLKConfig+0x368>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8007992:	4b42      	ldr	r3, [pc, #264]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007994:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007998:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079a0:	493e      	ldr	r1, [pc, #248]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80079a2:	4313      	orrs	r3, r2
 80079a4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d00a      	beq.n	80079ca <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80079b4:	4b39      	ldr	r3, [pc, #228]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80079b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80079ba:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80079c2:	4936      	ldr	r1, [pc, #216]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80079c4:	4313      	orrs	r3, r2
 80079c6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d011      	beq.n	80079fa <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80079d6:	4b31      	ldr	r3, [pc, #196]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80079d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80079dc:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80079e4:	492d      	ldr	r1, [pc, #180]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80079e6:	4313      	orrs	r3, r2
 80079e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80079f0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80079f4:	d101      	bne.n	80079fa <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      pllsaiused = 1;
 80079f6:	2301      	movs	r3, #1
 80079f8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d00a      	beq.n	8007a1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007a06:	4b25      	ldr	r3, [pc, #148]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007a08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a0c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007a14:	4921      	ldr	r1, [pc, #132]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007a16:	4313      	orrs	r3, r2
 8007a18:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d00a      	beq.n	8007a3e <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007a28:	4b1c      	ldr	r3, [pc, #112]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007a2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a2e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007a36:	4919      	ldr	r1, [pc, #100]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007a38:	4313      	orrs	r3, r2
 8007a3a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d00a      	beq.n	8007a60 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8007a4a:	4b14      	ldr	r3, [pc, #80]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007a4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a50:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007a58:	4910      	ldr	r1, [pc, #64]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007a5a:	4313      	orrs	r3, r2
 8007a5c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007a60:	69fb      	ldr	r3, [r7, #28]
 8007a62:	2b01      	cmp	r3, #1
 8007a64:	d006      	beq.n	8007a74 <HAL_RCCEx_PeriphCLKConfig+0x434>
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	f000 809d 	beq.w	8007bae <HAL_RCCEx_PeriphCLKConfig+0x56e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007a74:	4b09      	ldr	r3, [pc, #36]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	4a08      	ldr	r2, [pc, #32]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007a7a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007a7e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007a80:	f7fd fcec 	bl	800545c <HAL_GetTick>
 8007a84:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007a86:	e00b      	b.n	8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007a88:	f7fd fce8 	bl	800545c <HAL_GetTick>
 8007a8c:	4602      	mov	r2, r0
 8007a8e:	697b      	ldr	r3, [r7, #20]
 8007a90:	1ad3      	subs	r3, r2, r3
 8007a92:	2b64      	cmp	r3, #100	; 0x64
 8007a94:	d904      	bls.n	8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007a96:	2303      	movs	r3, #3
 8007a98:	e116      	b.n	8007cc8 <HAL_RCCEx_PeriphCLKConfig+0x688>
 8007a9a:	bf00      	nop
 8007a9c:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007aa0:	4b8b      	ldr	r3, [pc, #556]	; (8007cd0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d1ed      	bne.n	8007a88 <HAL_RCCEx_PeriphCLKConfig+0x448>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f003 0301 	and.w	r3, r3, #1
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d017      	beq.n	8007ae8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d113      	bne.n	8007ae8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007ac0:	4b83      	ldr	r3, [pc, #524]	; (8007cd0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007ac2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007ac6:	0e1b      	lsrs	r3, r3, #24
 8007ac8:	f003 030f 	and.w	r3, r3, #15
 8007acc:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	685b      	ldr	r3, [r3, #4]
 8007ad2:	019a      	lsls	r2, r3, #6
 8007ad4:	693b      	ldr	r3, [r7, #16]
 8007ad6:	061b      	lsls	r3, r3, #24
 8007ad8:	431a      	orrs	r2, r3
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	689b      	ldr	r3, [r3, #8]
 8007ade:	071b      	lsls	r3, r3, #28
 8007ae0:	497b      	ldr	r1, [pc, #492]	; (8007cd0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007ae2:	4313      	orrs	r3, r2
 8007ae4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d004      	beq.n	8007afe <HAL_RCCEx_PeriphCLKConfig+0x4be>
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007af8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007afc:	d00a      	beq.n	8007b14 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d024      	beq.n	8007b54 <HAL_RCCEx_PeriphCLKConfig+0x514>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b0e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007b12:	d11f      	bne.n	8007b54 <HAL_RCCEx_PeriphCLKConfig+0x514>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007b14:	4b6e      	ldr	r3, [pc, #440]	; (8007cd0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007b16:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007b1a:	0f1b      	lsrs	r3, r3, #28
 8007b1c:	f003 0307 	and.w	r3, r3, #7
 8007b20:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	685b      	ldr	r3, [r3, #4]
 8007b26:	019a      	lsls	r2, r3, #6
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	68db      	ldr	r3, [r3, #12]
 8007b2c:	061b      	lsls	r3, r3, #24
 8007b2e:	431a      	orrs	r2, r3
 8007b30:	693b      	ldr	r3, [r7, #16]
 8007b32:	071b      	lsls	r3, r3, #28
 8007b34:	4966      	ldr	r1, [pc, #408]	; (8007cd0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007b36:	4313      	orrs	r3, r2
 8007b38:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8007b3c:	4b64      	ldr	r3, [pc, #400]	; (8007cd0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007b3e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007b42:	f023 021f 	bic.w	r2, r3, #31
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	69db      	ldr	r3, [r3, #28]
 8007b4a:	3b01      	subs	r3, #1
 8007b4c:	4960      	ldr	r1, [pc, #384]	; (8007cd0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007b4e:	4313      	orrs	r3, r2
 8007b50:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d00d      	beq.n	8007b7c <HAL_RCCEx_PeriphCLKConfig+0x53c>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	685b      	ldr	r3, [r3, #4]
 8007b64:	019a      	lsls	r2, r3, #6
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	68db      	ldr	r3, [r3, #12]
 8007b6a:	061b      	lsls	r3, r3, #24
 8007b6c:	431a      	orrs	r2, r3
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	689b      	ldr	r3, [r3, #8]
 8007b72:	071b      	lsls	r3, r3, #28
 8007b74:	4956      	ldr	r1, [pc, #344]	; (8007cd0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007b76:	4313      	orrs	r3, r2
 8007b78:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007b7c:	4b54      	ldr	r3, [pc, #336]	; (8007cd0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	4a53      	ldr	r2, [pc, #332]	; (8007cd0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007b82:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007b86:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007b88:	f7fd fc68 	bl	800545c <HAL_GetTick>
 8007b8c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007b8e:	e008      	b.n	8007ba2 <HAL_RCCEx_PeriphCLKConfig+0x562>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007b90:	f7fd fc64 	bl	800545c <HAL_GetTick>
 8007b94:	4602      	mov	r2, r0
 8007b96:	697b      	ldr	r3, [r7, #20]
 8007b98:	1ad3      	subs	r3, r2, r3
 8007b9a:	2b64      	cmp	r3, #100	; 0x64
 8007b9c:	d901      	bls.n	8007ba2 <HAL_RCCEx_PeriphCLKConfig+0x562>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007b9e:	2303      	movs	r3, #3
 8007ba0:	e092      	b.n	8007cc8 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007ba2:	4b4b      	ldr	r3, [pc, #300]	; (8007cd0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d0f0      	beq.n	8007b90 <HAL_RCCEx_PeriphCLKConfig+0x550>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8007bae:	69bb      	ldr	r3, [r7, #24]
 8007bb0:	2b01      	cmp	r3, #1
 8007bb2:	f040 8088 	bne.w	8007cc6 <HAL_RCCEx_PeriphCLKConfig+0x686>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007bb6:	4b46      	ldr	r3, [pc, #280]	; (8007cd0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	4a45      	ldr	r2, [pc, #276]	; (8007cd0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007bbc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007bc0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007bc2:	f7fd fc4b 	bl	800545c <HAL_GetTick>
 8007bc6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007bc8:	e008      	b.n	8007bdc <HAL_RCCEx_PeriphCLKConfig+0x59c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007bca:	f7fd fc47 	bl	800545c <HAL_GetTick>
 8007bce:	4602      	mov	r2, r0
 8007bd0:	697b      	ldr	r3, [r7, #20]
 8007bd2:	1ad3      	subs	r3, r2, r3
 8007bd4:	2b64      	cmp	r3, #100	; 0x64
 8007bd6:	d901      	bls.n	8007bdc <HAL_RCCEx_PeriphCLKConfig+0x59c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007bd8:	2303      	movs	r3, #3
 8007bda:	e075      	b.n	8007cc8 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007bdc:	4b3c      	ldr	r3, [pc, #240]	; (8007cd0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007be4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007be8:	d0ef      	beq.n	8007bca <HAL_RCCEx_PeriphCLKConfig+0x58a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d003      	beq.n	8007bfe <HAL_RCCEx_PeriphCLKConfig+0x5be>
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d009      	beq.n	8007c12 <HAL_RCCEx_PeriphCLKConfig+0x5d2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d024      	beq.n	8007c54 <HAL_RCCEx_PeriphCLKConfig+0x614>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d120      	bne.n	8007c54 <HAL_RCCEx_PeriphCLKConfig+0x614>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007c12:	4b2f      	ldr	r3, [pc, #188]	; (8007cd0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007c14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c18:	0c1b      	lsrs	r3, r3, #16
 8007c1a:	f003 0303 	and.w	r3, r3, #3
 8007c1e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	691b      	ldr	r3, [r3, #16]
 8007c24:	019a      	lsls	r2, r3, #6
 8007c26:	693b      	ldr	r3, [r7, #16]
 8007c28:	041b      	lsls	r3, r3, #16
 8007c2a:	431a      	orrs	r2, r3
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	695b      	ldr	r3, [r3, #20]
 8007c30:	061b      	lsls	r3, r3, #24
 8007c32:	4927      	ldr	r1, [pc, #156]	; (8007cd0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007c34:	4313      	orrs	r3, r2
 8007c36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007c3a:	4b25      	ldr	r3, [pc, #148]	; (8007cd0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007c3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007c40:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	6a1b      	ldr	r3, [r3, #32]
 8007c48:	3b01      	subs	r3, #1
 8007c4a:	021b      	lsls	r3, r3, #8
 8007c4c:	4920      	ldr	r1, [pc, #128]	; (8007cd0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007c4e:	4313      	orrs	r3, r2
 8007c50:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d018      	beq.n	8007c92 <HAL_RCCEx_PeriphCLKConfig+0x652>
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007c64:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007c68:	d113      	bne.n	8007c92 <HAL_RCCEx_PeriphCLKConfig+0x652>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007c6a:	4b19      	ldr	r3, [pc, #100]	; (8007cd0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007c6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c70:	0e1b      	lsrs	r3, r3, #24
 8007c72:	f003 030f 	and.w	r3, r3, #15
 8007c76:	613b      	str	r3, [r7, #16]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	691b      	ldr	r3, [r3, #16]
 8007c7c:	019a      	lsls	r2, r3, #6
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	699b      	ldr	r3, [r3, #24]
 8007c82:	041b      	lsls	r3, r3, #16
 8007c84:	431a      	orrs	r2, r3
 8007c86:	693b      	ldr	r3, [r7, #16]
 8007c88:	061b      	lsls	r3, r3, #24
 8007c8a:	4911      	ldr	r1, [pc, #68]	; (8007cd0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007c8c:	4313      	orrs	r3, r2
 8007c8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007c92:	4b0f      	ldr	r3, [pc, #60]	; (8007cd0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	4a0e      	ldr	r2, [pc, #56]	; (8007cd0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007c98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007c9c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007c9e:	f7fd fbdd 	bl	800545c <HAL_GetTick>
 8007ca2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007ca4:	e008      	b.n	8007cb8 <HAL_RCCEx_PeriphCLKConfig+0x678>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007ca6:	f7fd fbd9 	bl	800545c <HAL_GetTick>
 8007caa:	4602      	mov	r2, r0
 8007cac:	697b      	ldr	r3, [r7, #20]
 8007cae:	1ad3      	subs	r3, r2, r3
 8007cb0:	2b64      	cmp	r3, #100	; 0x64
 8007cb2:	d901      	bls.n	8007cb8 <HAL_RCCEx_PeriphCLKConfig+0x678>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007cb4:	2303      	movs	r3, #3
 8007cb6:	e007      	b.n	8007cc8 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007cb8:	4b05      	ldr	r3, [pc, #20]	; (8007cd0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007cc0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007cc4:	d1ef      	bne.n	8007ca6 <HAL_RCCEx_PeriphCLKConfig+0x666>
      }
    }
  }
  return HAL_OK;
 8007cc6:	2300      	movs	r3, #0
}
 8007cc8:	4618      	mov	r0, r3
 8007cca:	3720      	adds	r7, #32
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	bd80      	pop	{r7, pc}
 8007cd0:	40023800 	.word	0x40023800

08007cd4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007cd4:	b580      	push	{r7, lr}
 8007cd6:	b084      	sub	sp, #16
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d101      	bne.n	8007ce6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007ce2:	2301      	movs	r3, #1
 8007ce4:	e09d      	b.n	8007e22 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d108      	bne.n	8007d00 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	685b      	ldr	r3, [r3, #4]
 8007cf2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007cf6:	d009      	beq.n	8007d0c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	61da      	str	r2, [r3, #28]
 8007cfe:	e005      	b.n	8007d0c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	2200      	movs	r2, #0
 8007d04:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	2200      	movs	r2, #0
 8007d0a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2200      	movs	r2, #0
 8007d10:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007d18:	b2db      	uxtb	r3, r3
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d106      	bne.n	8007d2c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2200      	movs	r2, #0
 8007d22:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007d26:	6878      	ldr	r0, [r7, #4]
 8007d28:	f7fd f87c 	bl	8004e24 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	2202      	movs	r2, #2
 8007d30:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	681a      	ldr	r2, [r3, #0]
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007d42:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	68db      	ldr	r3, [r3, #12]
 8007d48:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007d4c:	d902      	bls.n	8007d54 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007d4e:	2300      	movs	r3, #0
 8007d50:	60fb      	str	r3, [r7, #12]
 8007d52:	e002      	b.n	8007d5a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007d54:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007d58:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	68db      	ldr	r3, [r3, #12]
 8007d5e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8007d62:	d007      	beq.n	8007d74 <HAL_SPI_Init+0xa0>
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	68db      	ldr	r3, [r3, #12]
 8007d68:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007d6c:	d002      	beq.n	8007d74 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2200      	movs	r2, #0
 8007d72:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	685b      	ldr	r3, [r3, #4]
 8007d78:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	689b      	ldr	r3, [r3, #8]
 8007d80:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007d84:	431a      	orrs	r2, r3
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	691b      	ldr	r3, [r3, #16]
 8007d8a:	f003 0302 	and.w	r3, r3, #2
 8007d8e:	431a      	orrs	r2, r3
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	695b      	ldr	r3, [r3, #20]
 8007d94:	f003 0301 	and.w	r3, r3, #1
 8007d98:	431a      	orrs	r2, r3
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	699b      	ldr	r3, [r3, #24]
 8007d9e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007da2:	431a      	orrs	r2, r3
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	69db      	ldr	r3, [r3, #28]
 8007da8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007dac:	431a      	orrs	r2, r3
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	6a1b      	ldr	r3, [r3, #32]
 8007db2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007db6:	ea42 0103 	orr.w	r1, r2, r3
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007dbe:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	430a      	orrs	r2, r1
 8007dc8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	699b      	ldr	r3, [r3, #24]
 8007dce:	0c1b      	lsrs	r3, r3, #16
 8007dd0:	f003 0204 	and.w	r2, r3, #4
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dd8:	f003 0310 	and.w	r3, r3, #16
 8007ddc:	431a      	orrs	r2, r3
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007de2:	f003 0308 	and.w	r3, r3, #8
 8007de6:	431a      	orrs	r2, r3
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	68db      	ldr	r3, [r3, #12]
 8007dec:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8007df0:	ea42 0103 	orr.w	r1, r2, r3
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	430a      	orrs	r2, r1
 8007e00:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	69da      	ldr	r2, [r3, #28]
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007e10:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	2200      	movs	r2, #0
 8007e16:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	2201      	movs	r2, #1
 8007e1c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8007e20:	2300      	movs	r3, #0
}
 8007e22:	4618      	mov	r0, r3
 8007e24:	3710      	adds	r7, #16
 8007e26:	46bd      	mov	sp, r7
 8007e28:	bd80      	pop	{r7, pc}

08007e2a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007e2a:	b580      	push	{r7, lr}
 8007e2c:	b088      	sub	sp, #32
 8007e2e:	af00      	add	r7, sp, #0
 8007e30:	60f8      	str	r0, [r7, #12]
 8007e32:	60b9      	str	r1, [r7, #8]
 8007e34:	603b      	str	r3, [r7, #0]
 8007e36:	4613      	mov	r3, r2
 8007e38:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007e44:	2b01      	cmp	r3, #1
 8007e46:	d101      	bne.n	8007e4c <HAL_SPI_Transmit+0x22>
 8007e48:	2302      	movs	r3, #2
 8007e4a:	e158      	b.n	80080fe <HAL_SPI_Transmit+0x2d4>
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	2201      	movs	r2, #1
 8007e50:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007e54:	f7fd fb02 	bl	800545c <HAL_GetTick>
 8007e58:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007e5a:	88fb      	ldrh	r3, [r7, #6]
 8007e5c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007e64:	b2db      	uxtb	r3, r3
 8007e66:	2b01      	cmp	r3, #1
 8007e68:	d002      	beq.n	8007e70 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007e6a:	2302      	movs	r3, #2
 8007e6c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007e6e:	e13d      	b.n	80080ec <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8007e70:	68bb      	ldr	r3, [r7, #8]
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d002      	beq.n	8007e7c <HAL_SPI_Transmit+0x52>
 8007e76:	88fb      	ldrh	r3, [r7, #6]
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d102      	bne.n	8007e82 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007e7c:	2301      	movs	r3, #1
 8007e7e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007e80:	e134      	b.n	80080ec <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	2203      	movs	r2, #3
 8007e86:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	68ba      	ldr	r2, [r7, #8]
 8007e94:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	88fa      	ldrh	r2, [r7, #6]
 8007e9a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	88fa      	ldrh	r2, [r7, #6]
 8007ea0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	2200      	movs	r2, #0
 8007ea6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	2200      	movs	r2, #0
 8007eac:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	2200      	movs	r2, #0
 8007ebc:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	2200      	movs	r2, #0
 8007ec2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	689b      	ldr	r3, [r3, #8]
 8007ec8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ecc:	d10f      	bne.n	8007eee <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	681a      	ldr	r2, [r3, #0]
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007edc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	681a      	ldr	r2, [r3, #0]
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007eec:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ef8:	2b40      	cmp	r3, #64	; 0x40
 8007efa:	d007      	beq.n	8007f0c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	681a      	ldr	r2, [r3, #0]
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007f0a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	68db      	ldr	r3, [r3, #12]
 8007f10:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007f14:	d94b      	bls.n	8007fae <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	685b      	ldr	r3, [r3, #4]
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d002      	beq.n	8007f24 <HAL_SPI_Transmit+0xfa>
 8007f1e:	8afb      	ldrh	r3, [r7, #22]
 8007f20:	2b01      	cmp	r3, #1
 8007f22:	d13e      	bne.n	8007fa2 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f28:	881a      	ldrh	r2, [r3, #0]
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f34:	1c9a      	adds	r2, r3, #2
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f3e:	b29b      	uxth	r3, r3
 8007f40:	3b01      	subs	r3, #1
 8007f42:	b29a      	uxth	r2, r3
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007f48:	e02b      	b.n	8007fa2 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	689b      	ldr	r3, [r3, #8]
 8007f50:	f003 0302 	and.w	r3, r3, #2
 8007f54:	2b02      	cmp	r3, #2
 8007f56:	d112      	bne.n	8007f7e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f5c:	881a      	ldrh	r2, [r3, #0]
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f68:	1c9a      	adds	r2, r3, #2
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f72:	b29b      	uxth	r3, r3
 8007f74:	3b01      	subs	r3, #1
 8007f76:	b29a      	uxth	r2, r3
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007f7c:	e011      	b.n	8007fa2 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007f7e:	f7fd fa6d 	bl	800545c <HAL_GetTick>
 8007f82:	4602      	mov	r2, r0
 8007f84:	69bb      	ldr	r3, [r7, #24]
 8007f86:	1ad3      	subs	r3, r2, r3
 8007f88:	683a      	ldr	r2, [r7, #0]
 8007f8a:	429a      	cmp	r2, r3
 8007f8c:	d803      	bhi.n	8007f96 <HAL_SPI_Transmit+0x16c>
 8007f8e:	683b      	ldr	r3, [r7, #0]
 8007f90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f94:	d102      	bne.n	8007f9c <HAL_SPI_Transmit+0x172>
 8007f96:	683b      	ldr	r3, [r7, #0]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d102      	bne.n	8007fa2 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8007f9c:	2303      	movs	r3, #3
 8007f9e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007fa0:	e0a4      	b.n	80080ec <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007fa6:	b29b      	uxth	r3, r3
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d1ce      	bne.n	8007f4a <HAL_SPI_Transmit+0x120>
 8007fac:	e07c      	b.n	80080a8 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	685b      	ldr	r3, [r3, #4]
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d002      	beq.n	8007fbc <HAL_SPI_Transmit+0x192>
 8007fb6:	8afb      	ldrh	r3, [r7, #22]
 8007fb8:	2b01      	cmp	r3, #1
 8007fba:	d170      	bne.n	800809e <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007fc0:	b29b      	uxth	r3, r3
 8007fc2:	2b01      	cmp	r3, #1
 8007fc4:	d912      	bls.n	8007fec <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fca:	881a      	ldrh	r2, [r3, #0]
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fd6:	1c9a      	adds	r2, r3, #2
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007fe0:	b29b      	uxth	r3, r3
 8007fe2:	3b02      	subs	r3, #2
 8007fe4:	b29a      	uxth	r2, r3
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007fea:	e058      	b.n	800809e <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	330c      	adds	r3, #12
 8007ff6:	7812      	ldrb	r2, [r2, #0]
 8007ff8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ffe:	1c5a      	adds	r2, r3, #1
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008008:	b29b      	uxth	r3, r3
 800800a:	3b01      	subs	r3, #1
 800800c:	b29a      	uxth	r2, r3
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8008012:	e044      	b.n	800809e <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	689b      	ldr	r3, [r3, #8]
 800801a:	f003 0302 	and.w	r3, r3, #2
 800801e:	2b02      	cmp	r3, #2
 8008020:	d12b      	bne.n	800807a <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008026:	b29b      	uxth	r3, r3
 8008028:	2b01      	cmp	r3, #1
 800802a:	d912      	bls.n	8008052 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008030:	881a      	ldrh	r2, [r3, #0]
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800803c:	1c9a      	adds	r2, r3, #2
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008046:	b29b      	uxth	r3, r3
 8008048:	3b02      	subs	r3, #2
 800804a:	b29a      	uxth	r2, r3
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008050:	e025      	b.n	800809e <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	330c      	adds	r3, #12
 800805c:	7812      	ldrb	r2, [r2, #0]
 800805e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008064:	1c5a      	adds	r2, r3, #1
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800806e:	b29b      	uxth	r3, r3
 8008070:	3b01      	subs	r3, #1
 8008072:	b29a      	uxth	r2, r3
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008078:	e011      	b.n	800809e <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800807a:	f7fd f9ef 	bl	800545c <HAL_GetTick>
 800807e:	4602      	mov	r2, r0
 8008080:	69bb      	ldr	r3, [r7, #24]
 8008082:	1ad3      	subs	r3, r2, r3
 8008084:	683a      	ldr	r2, [r7, #0]
 8008086:	429a      	cmp	r2, r3
 8008088:	d803      	bhi.n	8008092 <HAL_SPI_Transmit+0x268>
 800808a:	683b      	ldr	r3, [r7, #0]
 800808c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008090:	d102      	bne.n	8008098 <HAL_SPI_Transmit+0x26e>
 8008092:	683b      	ldr	r3, [r7, #0]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d102      	bne.n	800809e <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8008098:	2303      	movs	r3, #3
 800809a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800809c:	e026      	b.n	80080ec <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80080a2:	b29b      	uxth	r3, r3
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d1b5      	bne.n	8008014 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80080a8:	69ba      	ldr	r2, [r7, #24]
 80080aa:	6839      	ldr	r1, [r7, #0]
 80080ac:	68f8      	ldr	r0, [r7, #12]
 80080ae:	f000 fb57 	bl	8008760 <SPI_EndRxTxTransaction>
 80080b2:	4603      	mov	r3, r0
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d002      	beq.n	80080be <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	2220      	movs	r2, #32
 80080bc:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	689b      	ldr	r3, [r3, #8]
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d10a      	bne.n	80080dc <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80080c6:	2300      	movs	r3, #0
 80080c8:	613b      	str	r3, [r7, #16]
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	68db      	ldr	r3, [r3, #12]
 80080d0:	613b      	str	r3, [r7, #16]
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	689b      	ldr	r3, [r3, #8]
 80080d8:	613b      	str	r3, [r7, #16]
 80080da:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d002      	beq.n	80080ea <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 80080e4:	2301      	movs	r3, #1
 80080e6:	77fb      	strb	r3, [r7, #31]
 80080e8:	e000      	b.n	80080ec <HAL_SPI_Transmit+0x2c2>
  }

error:
 80080ea:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	2201      	movs	r2, #1
 80080f0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	2200      	movs	r2, #0
 80080f8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80080fc:	7ffb      	ldrb	r3, [r7, #31]
}
 80080fe:	4618      	mov	r0, r3
 8008100:	3720      	adds	r7, #32
 8008102:	46bd      	mov	sp, r7
 8008104:	bd80      	pop	{r7, pc}

08008106 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008106:	b580      	push	{r7, lr}
 8008108:	b08a      	sub	sp, #40	; 0x28
 800810a:	af00      	add	r7, sp, #0
 800810c:	60f8      	str	r0, [r7, #12]
 800810e:	60b9      	str	r1, [r7, #8]
 8008110:	607a      	str	r2, [r7, #4]
 8008112:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008114:	2301      	movs	r3, #1
 8008116:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008118:	2300      	movs	r3, #0
 800811a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8008124:	2b01      	cmp	r3, #1
 8008126:	d101      	bne.n	800812c <HAL_SPI_TransmitReceive+0x26>
 8008128:	2302      	movs	r3, #2
 800812a:	e1fb      	b.n	8008524 <HAL_SPI_TransmitReceive+0x41e>
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	2201      	movs	r2, #1
 8008130:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008134:	f7fd f992 	bl	800545c <HAL_GetTick>
 8008138:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008140:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	685b      	ldr	r3, [r3, #4]
 8008146:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8008148:	887b      	ldrh	r3, [r7, #2]
 800814a:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800814c:	887b      	ldrh	r3, [r7, #2]
 800814e:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008150:	7efb      	ldrb	r3, [r7, #27]
 8008152:	2b01      	cmp	r3, #1
 8008154:	d00e      	beq.n	8008174 <HAL_SPI_TransmitReceive+0x6e>
 8008156:	697b      	ldr	r3, [r7, #20]
 8008158:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800815c:	d106      	bne.n	800816c <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	689b      	ldr	r3, [r3, #8]
 8008162:	2b00      	cmp	r3, #0
 8008164:	d102      	bne.n	800816c <HAL_SPI_TransmitReceive+0x66>
 8008166:	7efb      	ldrb	r3, [r7, #27]
 8008168:	2b04      	cmp	r3, #4
 800816a:	d003      	beq.n	8008174 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800816c:	2302      	movs	r3, #2
 800816e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8008172:	e1cd      	b.n	8008510 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008174:	68bb      	ldr	r3, [r7, #8]
 8008176:	2b00      	cmp	r3, #0
 8008178:	d005      	beq.n	8008186 <HAL_SPI_TransmitReceive+0x80>
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	2b00      	cmp	r3, #0
 800817e:	d002      	beq.n	8008186 <HAL_SPI_TransmitReceive+0x80>
 8008180:	887b      	ldrh	r3, [r7, #2]
 8008182:	2b00      	cmp	r3, #0
 8008184:	d103      	bne.n	800818e <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8008186:	2301      	movs	r3, #1
 8008188:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800818c:	e1c0      	b.n	8008510 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008194:	b2db      	uxtb	r3, r3
 8008196:	2b04      	cmp	r3, #4
 8008198:	d003      	beq.n	80081a2 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	2205      	movs	r2, #5
 800819e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	2200      	movs	r2, #0
 80081a6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	687a      	ldr	r2, [r7, #4]
 80081ac:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	887a      	ldrh	r2, [r7, #2]
 80081b2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	887a      	ldrh	r2, [r7, #2]
 80081ba:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	68ba      	ldr	r2, [r7, #8]
 80081c2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	887a      	ldrh	r2, [r7, #2]
 80081c8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	887a      	ldrh	r2, [r7, #2]
 80081ce:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	2200      	movs	r2, #0
 80081d4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	2200      	movs	r2, #0
 80081da:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	68db      	ldr	r3, [r3, #12]
 80081e0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80081e4:	d802      	bhi.n	80081ec <HAL_SPI_TransmitReceive+0xe6>
 80081e6:	8a3b      	ldrh	r3, [r7, #16]
 80081e8:	2b01      	cmp	r3, #1
 80081ea:	d908      	bls.n	80081fe <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	685a      	ldr	r2, [r3, #4]
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80081fa:	605a      	str	r2, [r3, #4]
 80081fc:	e007      	b.n	800820e <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	685a      	ldr	r2, [r3, #4]
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800820c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008218:	2b40      	cmp	r3, #64	; 0x40
 800821a:	d007      	beq.n	800822c <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	681a      	ldr	r2, [r3, #0]
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800822a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	68db      	ldr	r3, [r3, #12]
 8008230:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008234:	d97c      	bls.n	8008330 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	685b      	ldr	r3, [r3, #4]
 800823a:	2b00      	cmp	r3, #0
 800823c:	d002      	beq.n	8008244 <HAL_SPI_TransmitReceive+0x13e>
 800823e:	8a7b      	ldrh	r3, [r7, #18]
 8008240:	2b01      	cmp	r3, #1
 8008242:	d169      	bne.n	8008318 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008248:	881a      	ldrh	r2, [r3, #0]
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008254:	1c9a      	adds	r2, r3, #2
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800825e:	b29b      	uxth	r3, r3
 8008260:	3b01      	subs	r3, #1
 8008262:	b29a      	uxth	r2, r3
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008268:	e056      	b.n	8008318 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	689b      	ldr	r3, [r3, #8]
 8008270:	f003 0302 	and.w	r3, r3, #2
 8008274:	2b02      	cmp	r3, #2
 8008276:	d11b      	bne.n	80082b0 <HAL_SPI_TransmitReceive+0x1aa>
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800827c:	b29b      	uxth	r3, r3
 800827e:	2b00      	cmp	r3, #0
 8008280:	d016      	beq.n	80082b0 <HAL_SPI_TransmitReceive+0x1aa>
 8008282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008284:	2b01      	cmp	r3, #1
 8008286:	d113      	bne.n	80082b0 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800828c:	881a      	ldrh	r2, [r3, #0]
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008298:	1c9a      	adds	r2, r3, #2
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80082a2:	b29b      	uxth	r3, r3
 80082a4:	3b01      	subs	r3, #1
 80082a6:	b29a      	uxth	r2, r3
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80082ac:	2300      	movs	r3, #0
 80082ae:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	689b      	ldr	r3, [r3, #8]
 80082b6:	f003 0301 	and.w	r3, r3, #1
 80082ba:	2b01      	cmp	r3, #1
 80082bc:	d11c      	bne.n	80082f8 <HAL_SPI_TransmitReceive+0x1f2>
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80082c4:	b29b      	uxth	r3, r3
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d016      	beq.n	80082f8 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	68da      	ldr	r2, [r3, #12]
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082d4:	b292      	uxth	r2, r2
 80082d6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082dc:	1c9a      	adds	r2, r3, #2
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80082e8:	b29b      	uxth	r3, r3
 80082ea:	3b01      	subs	r3, #1
 80082ec:	b29a      	uxth	r2, r3
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80082f4:	2301      	movs	r3, #1
 80082f6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80082f8:	f7fd f8b0 	bl	800545c <HAL_GetTick>
 80082fc:	4602      	mov	r2, r0
 80082fe:	69fb      	ldr	r3, [r7, #28]
 8008300:	1ad3      	subs	r3, r2, r3
 8008302:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008304:	429a      	cmp	r2, r3
 8008306:	d807      	bhi.n	8008318 <HAL_SPI_TransmitReceive+0x212>
 8008308:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800830a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800830e:	d003      	beq.n	8008318 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8008310:	2303      	movs	r3, #3
 8008312:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8008316:	e0fb      	b.n	8008510 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800831c:	b29b      	uxth	r3, r3
 800831e:	2b00      	cmp	r3, #0
 8008320:	d1a3      	bne.n	800826a <HAL_SPI_TransmitReceive+0x164>
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008328:	b29b      	uxth	r3, r3
 800832a:	2b00      	cmp	r3, #0
 800832c:	d19d      	bne.n	800826a <HAL_SPI_TransmitReceive+0x164>
 800832e:	e0df      	b.n	80084f0 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	685b      	ldr	r3, [r3, #4]
 8008334:	2b00      	cmp	r3, #0
 8008336:	d003      	beq.n	8008340 <HAL_SPI_TransmitReceive+0x23a>
 8008338:	8a7b      	ldrh	r3, [r7, #18]
 800833a:	2b01      	cmp	r3, #1
 800833c:	f040 80cb 	bne.w	80084d6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008344:	b29b      	uxth	r3, r3
 8008346:	2b01      	cmp	r3, #1
 8008348:	d912      	bls.n	8008370 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800834e:	881a      	ldrh	r2, [r3, #0]
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800835a:	1c9a      	adds	r2, r3, #2
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008364:	b29b      	uxth	r3, r3
 8008366:	3b02      	subs	r3, #2
 8008368:	b29a      	uxth	r2, r3
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800836e:	e0b2      	b.n	80084d6 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	330c      	adds	r3, #12
 800837a:	7812      	ldrb	r2, [r2, #0]
 800837c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008382:	1c5a      	adds	r2, r3, #1
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800838c:	b29b      	uxth	r3, r3
 800838e:	3b01      	subs	r3, #1
 8008390:	b29a      	uxth	r2, r3
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008396:	e09e      	b.n	80084d6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	689b      	ldr	r3, [r3, #8]
 800839e:	f003 0302 	and.w	r3, r3, #2
 80083a2:	2b02      	cmp	r3, #2
 80083a4:	d134      	bne.n	8008410 <HAL_SPI_TransmitReceive+0x30a>
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80083aa:	b29b      	uxth	r3, r3
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d02f      	beq.n	8008410 <HAL_SPI_TransmitReceive+0x30a>
 80083b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083b2:	2b01      	cmp	r3, #1
 80083b4:	d12c      	bne.n	8008410 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80083ba:	b29b      	uxth	r3, r3
 80083bc:	2b01      	cmp	r3, #1
 80083be:	d912      	bls.n	80083e6 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083c4:	881a      	ldrh	r2, [r3, #0]
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083d0:	1c9a      	adds	r2, r3, #2
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80083da:	b29b      	uxth	r3, r3
 80083dc:	3b02      	subs	r3, #2
 80083de:	b29a      	uxth	r2, r3
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80083e4:	e012      	b.n	800840c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	330c      	adds	r3, #12
 80083f0:	7812      	ldrb	r2, [r2, #0]
 80083f2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083f8:	1c5a      	adds	r2, r3, #1
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008402:	b29b      	uxth	r3, r3
 8008404:	3b01      	subs	r3, #1
 8008406:	b29a      	uxth	r2, r3
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800840c:	2300      	movs	r3, #0
 800840e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	689b      	ldr	r3, [r3, #8]
 8008416:	f003 0301 	and.w	r3, r3, #1
 800841a:	2b01      	cmp	r3, #1
 800841c:	d148      	bne.n	80084b0 <HAL_SPI_TransmitReceive+0x3aa>
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008424:	b29b      	uxth	r3, r3
 8008426:	2b00      	cmp	r3, #0
 8008428:	d042      	beq.n	80084b0 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008430:	b29b      	uxth	r3, r3
 8008432:	2b01      	cmp	r3, #1
 8008434:	d923      	bls.n	800847e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	68da      	ldr	r2, [r3, #12]
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008440:	b292      	uxth	r2, r2
 8008442:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008448:	1c9a      	adds	r2, r3, #2
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008454:	b29b      	uxth	r3, r3
 8008456:	3b02      	subs	r3, #2
 8008458:	b29a      	uxth	r2, r3
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008466:	b29b      	uxth	r3, r3
 8008468:	2b01      	cmp	r3, #1
 800846a:	d81f      	bhi.n	80084ac <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	685a      	ldr	r2, [r3, #4]
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800847a:	605a      	str	r2, [r3, #4]
 800847c:	e016      	b.n	80084ac <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	f103 020c 	add.w	r2, r3, #12
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800848a:	7812      	ldrb	r2, [r2, #0]
 800848c:	b2d2      	uxtb	r2, r2
 800848e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008494:	1c5a      	adds	r2, r3, #1
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80084a0:	b29b      	uxth	r3, r3
 80084a2:	3b01      	subs	r3, #1
 80084a4:	b29a      	uxth	r2, r3
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80084ac:	2301      	movs	r3, #1
 80084ae:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80084b0:	f7fc ffd4 	bl	800545c <HAL_GetTick>
 80084b4:	4602      	mov	r2, r0
 80084b6:	69fb      	ldr	r3, [r7, #28]
 80084b8:	1ad3      	subs	r3, r2, r3
 80084ba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80084bc:	429a      	cmp	r2, r3
 80084be:	d803      	bhi.n	80084c8 <HAL_SPI_TransmitReceive+0x3c2>
 80084c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084c6:	d102      	bne.n	80084ce <HAL_SPI_TransmitReceive+0x3c8>
 80084c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d103      	bne.n	80084d6 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80084ce:	2303      	movs	r3, #3
 80084d0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80084d4:	e01c      	b.n	8008510 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80084da:	b29b      	uxth	r3, r3
 80084dc:	2b00      	cmp	r3, #0
 80084de:	f47f af5b 	bne.w	8008398 <HAL_SPI_TransmitReceive+0x292>
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80084e8:	b29b      	uxth	r3, r3
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	f47f af54 	bne.w	8008398 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80084f0:	69fa      	ldr	r2, [r7, #28]
 80084f2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80084f4:	68f8      	ldr	r0, [r7, #12]
 80084f6:	f000 f933 	bl	8008760 <SPI_EndRxTxTransaction>
 80084fa:	4603      	mov	r3, r0
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d006      	beq.n	800850e <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8008500:	2301      	movs	r3, #1
 8008502:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	2220      	movs	r2, #32
 800850a:	661a      	str	r2, [r3, #96]	; 0x60
 800850c:	e000      	b.n	8008510 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800850e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	2201      	movs	r2, #1
 8008514:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	2200      	movs	r2, #0
 800851c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8008520:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8008524:	4618      	mov	r0, r3
 8008526:	3728      	adds	r7, #40	; 0x28
 8008528:	46bd      	mov	sp, r7
 800852a:	bd80      	pop	{r7, pc}

0800852c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800852c:	b580      	push	{r7, lr}
 800852e:	b088      	sub	sp, #32
 8008530:	af00      	add	r7, sp, #0
 8008532:	60f8      	str	r0, [r7, #12]
 8008534:	60b9      	str	r1, [r7, #8]
 8008536:	603b      	str	r3, [r7, #0]
 8008538:	4613      	mov	r3, r2
 800853a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800853c:	f7fc ff8e 	bl	800545c <HAL_GetTick>
 8008540:	4602      	mov	r2, r0
 8008542:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008544:	1a9b      	subs	r3, r3, r2
 8008546:	683a      	ldr	r2, [r7, #0]
 8008548:	4413      	add	r3, r2
 800854a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800854c:	f7fc ff86 	bl	800545c <HAL_GetTick>
 8008550:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008552:	4b39      	ldr	r3, [pc, #228]	; (8008638 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	015b      	lsls	r3, r3, #5
 8008558:	0d1b      	lsrs	r3, r3, #20
 800855a:	69fa      	ldr	r2, [r7, #28]
 800855c:	fb02 f303 	mul.w	r3, r2, r3
 8008560:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008562:	e054      	b.n	800860e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008564:	683b      	ldr	r3, [r7, #0]
 8008566:	f1b3 3fff 	cmp.w	r3, #4294967295
 800856a:	d050      	beq.n	800860e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800856c:	f7fc ff76 	bl	800545c <HAL_GetTick>
 8008570:	4602      	mov	r2, r0
 8008572:	69bb      	ldr	r3, [r7, #24]
 8008574:	1ad3      	subs	r3, r2, r3
 8008576:	69fa      	ldr	r2, [r7, #28]
 8008578:	429a      	cmp	r2, r3
 800857a:	d902      	bls.n	8008582 <SPI_WaitFlagStateUntilTimeout+0x56>
 800857c:	69fb      	ldr	r3, [r7, #28]
 800857e:	2b00      	cmp	r3, #0
 8008580:	d13d      	bne.n	80085fe <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	685a      	ldr	r2, [r3, #4]
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008590:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	685b      	ldr	r3, [r3, #4]
 8008596:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800859a:	d111      	bne.n	80085c0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	689b      	ldr	r3, [r3, #8]
 80085a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80085a4:	d004      	beq.n	80085b0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	689b      	ldr	r3, [r3, #8]
 80085aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80085ae:	d107      	bne.n	80085c0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	681a      	ldr	r2, [r3, #0]
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80085be:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80085c8:	d10f      	bne.n	80085ea <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	681a      	ldr	r2, [r3, #0]
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80085d8:	601a      	str	r2, [r3, #0]
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	681a      	ldr	r2, [r3, #0]
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80085e8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	2201      	movs	r2, #1
 80085ee:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	2200      	movs	r2, #0
 80085f6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80085fa:	2303      	movs	r3, #3
 80085fc:	e017      	b.n	800862e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80085fe:	697b      	ldr	r3, [r7, #20]
 8008600:	2b00      	cmp	r3, #0
 8008602:	d101      	bne.n	8008608 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008604:	2300      	movs	r3, #0
 8008606:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008608:	697b      	ldr	r3, [r7, #20]
 800860a:	3b01      	subs	r3, #1
 800860c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	689a      	ldr	r2, [r3, #8]
 8008614:	68bb      	ldr	r3, [r7, #8]
 8008616:	4013      	ands	r3, r2
 8008618:	68ba      	ldr	r2, [r7, #8]
 800861a:	429a      	cmp	r2, r3
 800861c:	bf0c      	ite	eq
 800861e:	2301      	moveq	r3, #1
 8008620:	2300      	movne	r3, #0
 8008622:	b2db      	uxtb	r3, r3
 8008624:	461a      	mov	r2, r3
 8008626:	79fb      	ldrb	r3, [r7, #7]
 8008628:	429a      	cmp	r2, r3
 800862a:	d19b      	bne.n	8008564 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800862c:	2300      	movs	r3, #0
}
 800862e:	4618      	mov	r0, r3
 8008630:	3720      	adds	r7, #32
 8008632:	46bd      	mov	sp, r7
 8008634:	bd80      	pop	{r7, pc}
 8008636:	bf00      	nop
 8008638:	20000000 	.word	0x20000000

0800863c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800863c:	b580      	push	{r7, lr}
 800863e:	b088      	sub	sp, #32
 8008640:	af00      	add	r7, sp, #0
 8008642:	60f8      	str	r0, [r7, #12]
 8008644:	60b9      	str	r1, [r7, #8]
 8008646:	607a      	str	r2, [r7, #4]
 8008648:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800864a:	f7fc ff07 	bl	800545c <HAL_GetTick>
 800864e:	4602      	mov	r2, r0
 8008650:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008652:	1a9b      	subs	r3, r3, r2
 8008654:	683a      	ldr	r2, [r7, #0]
 8008656:	4413      	add	r3, r2
 8008658:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800865a:	f7fc feff 	bl	800545c <HAL_GetTick>
 800865e:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8008660:	4b3e      	ldr	r3, [pc, #248]	; (800875c <SPI_WaitFifoStateUntilTimeout+0x120>)
 8008662:	681a      	ldr	r2, [r3, #0]
 8008664:	4613      	mov	r3, r2
 8008666:	009b      	lsls	r3, r3, #2
 8008668:	4413      	add	r3, r2
 800866a:	00da      	lsls	r2, r3, #3
 800866c:	1ad3      	subs	r3, r2, r3
 800866e:	0d1b      	lsrs	r3, r3, #20
 8008670:	69fa      	ldr	r2, [r7, #28]
 8008672:	fb02 f303 	mul.w	r3, r2, r3
 8008676:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 8008678:	e062      	b.n	8008740 <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800867a:	68bb      	ldr	r3, [r7, #8]
 800867c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8008680:	d109      	bne.n	8008696 <SPI_WaitFifoStateUntilTimeout+0x5a>
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	2b00      	cmp	r3, #0
 8008686:	d106      	bne.n	8008696 <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	330c      	adds	r3, #12
 800868e:	781b      	ldrb	r3, [r3, #0]
 8008690:	b2db      	uxtb	r3, r3
 8008692:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8008694:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 8008696:	683b      	ldr	r3, [r7, #0]
 8008698:	f1b3 3fff 	cmp.w	r3, #4294967295
 800869c:	d050      	beq.n	8008740 <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800869e:	f7fc fedd 	bl	800545c <HAL_GetTick>
 80086a2:	4602      	mov	r2, r0
 80086a4:	69bb      	ldr	r3, [r7, #24]
 80086a6:	1ad3      	subs	r3, r2, r3
 80086a8:	69fa      	ldr	r2, [r7, #28]
 80086aa:	429a      	cmp	r2, r3
 80086ac:	d902      	bls.n	80086b4 <SPI_WaitFifoStateUntilTimeout+0x78>
 80086ae:	69fb      	ldr	r3, [r7, #28]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d13d      	bne.n	8008730 <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	685a      	ldr	r2, [r3, #4]
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80086c2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	685b      	ldr	r3, [r3, #4]
 80086c8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80086cc:	d111      	bne.n	80086f2 <SPI_WaitFifoStateUntilTimeout+0xb6>
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	689b      	ldr	r3, [r3, #8]
 80086d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80086d6:	d004      	beq.n	80086e2 <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	689b      	ldr	r3, [r3, #8]
 80086dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80086e0:	d107      	bne.n	80086f2 <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	681a      	ldr	r2, [r3, #0]
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80086f0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80086fa:	d10f      	bne.n	800871c <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	681a      	ldr	r2, [r3, #0]
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800870a:	601a      	str	r2, [r3, #0]
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	681a      	ldr	r2, [r3, #0]
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800871a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	2201      	movs	r2, #1
 8008720:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	2200      	movs	r2, #0
 8008728:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800872c:	2303      	movs	r3, #3
 800872e:	e010      	b.n	8008752 <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8008730:	693b      	ldr	r3, [r7, #16]
 8008732:	2b00      	cmp	r3, #0
 8008734:	d101      	bne.n	800873a <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 8008736:	2300      	movs	r3, #0
 8008738:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 800873a:	693b      	ldr	r3, [r7, #16]
 800873c:	3b01      	subs	r3, #1
 800873e:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	689a      	ldr	r2, [r3, #8]
 8008746:	68bb      	ldr	r3, [r7, #8]
 8008748:	4013      	ands	r3, r2
 800874a:	687a      	ldr	r2, [r7, #4]
 800874c:	429a      	cmp	r2, r3
 800874e:	d194      	bne.n	800867a <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 8008750:	2300      	movs	r3, #0
}
 8008752:	4618      	mov	r0, r3
 8008754:	3720      	adds	r7, #32
 8008756:	46bd      	mov	sp, r7
 8008758:	bd80      	pop	{r7, pc}
 800875a:	bf00      	nop
 800875c:	20000000 	.word	0x20000000

08008760 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008760:	b580      	push	{r7, lr}
 8008762:	b086      	sub	sp, #24
 8008764:	af02      	add	r7, sp, #8
 8008766:	60f8      	str	r0, [r7, #12]
 8008768:	60b9      	str	r1, [r7, #8]
 800876a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	9300      	str	r3, [sp, #0]
 8008770:	68bb      	ldr	r3, [r7, #8]
 8008772:	2200      	movs	r2, #0
 8008774:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8008778:	68f8      	ldr	r0, [r7, #12]
 800877a:	f7ff ff5f 	bl	800863c <SPI_WaitFifoStateUntilTimeout>
 800877e:	4603      	mov	r3, r0
 8008780:	2b00      	cmp	r3, #0
 8008782:	d007      	beq.n	8008794 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008788:	f043 0220 	orr.w	r2, r3, #32
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008790:	2303      	movs	r3, #3
 8008792:	e027      	b.n	80087e4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	9300      	str	r3, [sp, #0]
 8008798:	68bb      	ldr	r3, [r7, #8]
 800879a:	2200      	movs	r2, #0
 800879c:	2180      	movs	r1, #128	; 0x80
 800879e:	68f8      	ldr	r0, [r7, #12]
 80087a0:	f7ff fec4 	bl	800852c <SPI_WaitFlagStateUntilTimeout>
 80087a4:	4603      	mov	r3, r0
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d007      	beq.n	80087ba <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80087ae:	f043 0220 	orr.w	r2, r3, #32
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80087b6:	2303      	movs	r3, #3
 80087b8:	e014      	b.n	80087e4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	9300      	str	r3, [sp, #0]
 80087be:	68bb      	ldr	r3, [r7, #8]
 80087c0:	2200      	movs	r2, #0
 80087c2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80087c6:	68f8      	ldr	r0, [r7, #12]
 80087c8:	f7ff ff38 	bl	800863c <SPI_WaitFifoStateUntilTimeout>
 80087cc:	4603      	mov	r3, r0
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d007      	beq.n	80087e2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80087d6:	f043 0220 	orr.w	r2, r3, #32
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80087de:	2303      	movs	r3, #3
 80087e0:	e000      	b.n	80087e4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80087e2:	2300      	movs	r3, #0
}
 80087e4:	4618      	mov	r0, r3
 80087e6:	3710      	adds	r7, #16
 80087e8:	46bd      	mov	sp, r7
 80087ea:	bd80      	pop	{r7, pc}

080087ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80087ec:	b580      	push	{r7, lr}
 80087ee:	b082      	sub	sp, #8
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d101      	bne.n	80087fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80087fa:	2301      	movs	r3, #1
 80087fc:	e049      	b.n	8008892 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008804:	b2db      	uxtb	r3, r3
 8008806:	2b00      	cmp	r3, #0
 8008808:	d106      	bne.n	8008818 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	2200      	movs	r2, #0
 800880e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008812:	6878      	ldr	r0, [r7, #4]
 8008814:	f7fc fb4a 	bl	8004eac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	2202      	movs	r2, #2
 800881c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681a      	ldr	r2, [r3, #0]
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	3304      	adds	r3, #4
 8008828:	4619      	mov	r1, r3
 800882a:	4610      	mov	r0, r2
 800882c:	f000 fe9a 	bl	8009564 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	2201      	movs	r2, #1
 8008834:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	2201      	movs	r2, #1
 800883c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	2201      	movs	r2, #1
 8008844:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	2201      	movs	r2, #1
 800884c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	2201      	movs	r2, #1
 8008854:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	2201      	movs	r2, #1
 800885c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	2201      	movs	r2, #1
 8008864:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	2201      	movs	r2, #1
 800886c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	2201      	movs	r2, #1
 8008874:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	2201      	movs	r2, #1
 800887c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	2201      	movs	r2, #1
 8008884:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	2201      	movs	r2, #1
 800888c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008890:	2300      	movs	r3, #0
}
 8008892:	4618      	mov	r0, r3
 8008894:	3708      	adds	r7, #8
 8008896:	46bd      	mov	sp, r7
 8008898:	bd80      	pop	{r7, pc}
	...

0800889c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800889c:	b480      	push	{r7}
 800889e:	b085      	sub	sp, #20
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80088aa:	b2db      	uxtb	r3, r3
 80088ac:	2b01      	cmp	r3, #1
 80088ae:	d001      	beq.n	80088b4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80088b0:	2301      	movs	r3, #1
 80088b2:	e054      	b.n	800895e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2202      	movs	r2, #2
 80088b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	68da      	ldr	r2, [r3, #12]
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	f042 0201 	orr.w	r2, r2, #1
 80088ca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	4a26      	ldr	r2, [pc, #152]	; (800896c <HAL_TIM_Base_Start_IT+0xd0>)
 80088d2:	4293      	cmp	r3, r2
 80088d4:	d022      	beq.n	800891c <HAL_TIM_Base_Start_IT+0x80>
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80088de:	d01d      	beq.n	800891c <HAL_TIM_Base_Start_IT+0x80>
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	4a22      	ldr	r2, [pc, #136]	; (8008970 <HAL_TIM_Base_Start_IT+0xd4>)
 80088e6:	4293      	cmp	r3, r2
 80088e8:	d018      	beq.n	800891c <HAL_TIM_Base_Start_IT+0x80>
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	4a21      	ldr	r2, [pc, #132]	; (8008974 <HAL_TIM_Base_Start_IT+0xd8>)
 80088f0:	4293      	cmp	r3, r2
 80088f2:	d013      	beq.n	800891c <HAL_TIM_Base_Start_IT+0x80>
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	4a1f      	ldr	r2, [pc, #124]	; (8008978 <HAL_TIM_Base_Start_IT+0xdc>)
 80088fa:	4293      	cmp	r3, r2
 80088fc:	d00e      	beq.n	800891c <HAL_TIM_Base_Start_IT+0x80>
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	4a1e      	ldr	r2, [pc, #120]	; (800897c <HAL_TIM_Base_Start_IT+0xe0>)
 8008904:	4293      	cmp	r3, r2
 8008906:	d009      	beq.n	800891c <HAL_TIM_Base_Start_IT+0x80>
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	4a1c      	ldr	r2, [pc, #112]	; (8008980 <HAL_TIM_Base_Start_IT+0xe4>)
 800890e:	4293      	cmp	r3, r2
 8008910:	d004      	beq.n	800891c <HAL_TIM_Base_Start_IT+0x80>
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	4a1b      	ldr	r2, [pc, #108]	; (8008984 <HAL_TIM_Base_Start_IT+0xe8>)
 8008918:	4293      	cmp	r3, r2
 800891a:	d115      	bne.n	8008948 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	689a      	ldr	r2, [r3, #8]
 8008922:	4b19      	ldr	r3, [pc, #100]	; (8008988 <HAL_TIM_Base_Start_IT+0xec>)
 8008924:	4013      	ands	r3, r2
 8008926:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	2b06      	cmp	r3, #6
 800892c:	d015      	beq.n	800895a <HAL_TIM_Base_Start_IT+0xbe>
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008934:	d011      	beq.n	800895a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	681a      	ldr	r2, [r3, #0]
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	f042 0201 	orr.w	r2, r2, #1
 8008944:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008946:	e008      	b.n	800895a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	681a      	ldr	r2, [r3, #0]
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	f042 0201 	orr.w	r2, r2, #1
 8008956:	601a      	str	r2, [r3, #0]
 8008958:	e000      	b.n	800895c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800895a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800895c:	2300      	movs	r3, #0
}
 800895e:	4618      	mov	r0, r3
 8008960:	3714      	adds	r7, #20
 8008962:	46bd      	mov	sp, r7
 8008964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008968:	4770      	bx	lr
 800896a:	bf00      	nop
 800896c:	40010000 	.word	0x40010000
 8008970:	40000400 	.word	0x40000400
 8008974:	40000800 	.word	0x40000800
 8008978:	40000c00 	.word	0x40000c00
 800897c:	40010400 	.word	0x40010400
 8008980:	40014000 	.word	0x40014000
 8008984:	40001800 	.word	0x40001800
 8008988:	00010007 	.word	0x00010007

0800898c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800898c:	b580      	push	{r7, lr}
 800898e:	b082      	sub	sp, #8
 8008990:	af00      	add	r7, sp, #0
 8008992:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	2b00      	cmp	r3, #0
 8008998:	d101      	bne.n	800899e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800899a:	2301      	movs	r3, #1
 800899c:	e049      	b.n	8008a32 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80089a4:	b2db      	uxtb	r3, r3
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d106      	bne.n	80089b8 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	2200      	movs	r2, #0
 80089ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80089b2:	6878      	ldr	r0, [r7, #4]
 80089b4:	f000 f841 	bl	8008a3a <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	2202      	movs	r2, #2
 80089bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681a      	ldr	r2, [r3, #0]
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	3304      	adds	r3, #4
 80089c8:	4619      	mov	r1, r3
 80089ca:	4610      	mov	r0, r2
 80089cc:	f000 fdca 	bl	8009564 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	2201      	movs	r2, #1
 80089d4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	2201      	movs	r2, #1
 80089dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	2201      	movs	r2, #1
 80089e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	2201      	movs	r2, #1
 80089ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	2201      	movs	r2, #1
 80089f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	2201      	movs	r2, #1
 80089fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	2201      	movs	r2, #1
 8008a04:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	2201      	movs	r2, #1
 8008a0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	2201      	movs	r2, #1
 8008a14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	2201      	movs	r2, #1
 8008a1c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	2201      	movs	r2, #1
 8008a24:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	2201      	movs	r2, #1
 8008a2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008a30:	2300      	movs	r3, #0
}
 8008a32:	4618      	mov	r0, r3
 8008a34:	3708      	adds	r7, #8
 8008a36:	46bd      	mov	sp, r7
 8008a38:	bd80      	pop	{r7, pc}

08008a3a <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8008a3a:	b480      	push	{r7}
 8008a3c:	b083      	sub	sp, #12
 8008a3e:	af00      	add	r7, sp, #0
 8008a40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8008a42:	bf00      	nop
 8008a44:	370c      	adds	r7, #12
 8008a46:	46bd      	mov	sp, r7
 8008a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a4c:	4770      	bx	lr

08008a4e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008a4e:	b580      	push	{r7, lr}
 8008a50:	b082      	sub	sp, #8
 8008a52:	af00      	add	r7, sp, #0
 8008a54:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d101      	bne.n	8008a60 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008a5c:	2301      	movs	r3, #1
 8008a5e:	e049      	b.n	8008af4 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008a66:	b2db      	uxtb	r3, r3
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d106      	bne.n	8008a7a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	2200      	movs	r2, #0
 8008a70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008a74:	6878      	ldr	r0, [r7, #4]
 8008a76:	f000 f841 	bl	8008afc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	2202      	movs	r2, #2
 8008a7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681a      	ldr	r2, [r3, #0]
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	3304      	adds	r3, #4
 8008a8a:	4619      	mov	r1, r3
 8008a8c:	4610      	mov	r0, r2
 8008a8e:	f000 fd69 	bl	8009564 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	2201      	movs	r2, #1
 8008a96:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	2201      	movs	r2, #1
 8008a9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	2201      	movs	r2, #1
 8008aa6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	2201      	movs	r2, #1
 8008aae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	2201      	movs	r2, #1
 8008ab6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	2201      	movs	r2, #1
 8008abe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	2201      	movs	r2, #1
 8008ac6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	2201      	movs	r2, #1
 8008ace:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	2201      	movs	r2, #1
 8008ad6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	2201      	movs	r2, #1
 8008ade:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	2201      	movs	r2, #1
 8008ae6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	2201      	movs	r2, #1
 8008aee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008af2:	2300      	movs	r3, #0
}
 8008af4:	4618      	mov	r0, r3
 8008af6:	3708      	adds	r7, #8
 8008af8:	46bd      	mov	sp, r7
 8008afa:	bd80      	pop	{r7, pc}

08008afc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008afc:	b480      	push	{r7}
 8008afe:	b083      	sub	sp, #12
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008b04:	bf00      	nop
 8008b06:	370c      	adds	r7, #12
 8008b08:	46bd      	mov	sp, r7
 8008b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0e:	4770      	bx	lr

08008b10 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008b10:	b580      	push	{r7, lr}
 8008b12:	b084      	sub	sp, #16
 8008b14:	af00      	add	r7, sp, #0
 8008b16:	6078      	str	r0, [r7, #4]
 8008b18:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008b1a:	683b      	ldr	r3, [r7, #0]
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d109      	bne.n	8008b34 <HAL_TIM_PWM_Start+0x24>
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008b26:	b2db      	uxtb	r3, r3
 8008b28:	2b01      	cmp	r3, #1
 8008b2a:	bf14      	ite	ne
 8008b2c:	2301      	movne	r3, #1
 8008b2e:	2300      	moveq	r3, #0
 8008b30:	b2db      	uxtb	r3, r3
 8008b32:	e03c      	b.n	8008bae <HAL_TIM_PWM_Start+0x9e>
 8008b34:	683b      	ldr	r3, [r7, #0]
 8008b36:	2b04      	cmp	r3, #4
 8008b38:	d109      	bne.n	8008b4e <HAL_TIM_PWM_Start+0x3e>
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008b40:	b2db      	uxtb	r3, r3
 8008b42:	2b01      	cmp	r3, #1
 8008b44:	bf14      	ite	ne
 8008b46:	2301      	movne	r3, #1
 8008b48:	2300      	moveq	r3, #0
 8008b4a:	b2db      	uxtb	r3, r3
 8008b4c:	e02f      	b.n	8008bae <HAL_TIM_PWM_Start+0x9e>
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	2b08      	cmp	r3, #8
 8008b52:	d109      	bne.n	8008b68 <HAL_TIM_PWM_Start+0x58>
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008b5a:	b2db      	uxtb	r3, r3
 8008b5c:	2b01      	cmp	r3, #1
 8008b5e:	bf14      	ite	ne
 8008b60:	2301      	movne	r3, #1
 8008b62:	2300      	moveq	r3, #0
 8008b64:	b2db      	uxtb	r3, r3
 8008b66:	e022      	b.n	8008bae <HAL_TIM_PWM_Start+0x9e>
 8008b68:	683b      	ldr	r3, [r7, #0]
 8008b6a:	2b0c      	cmp	r3, #12
 8008b6c:	d109      	bne.n	8008b82 <HAL_TIM_PWM_Start+0x72>
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008b74:	b2db      	uxtb	r3, r3
 8008b76:	2b01      	cmp	r3, #1
 8008b78:	bf14      	ite	ne
 8008b7a:	2301      	movne	r3, #1
 8008b7c:	2300      	moveq	r3, #0
 8008b7e:	b2db      	uxtb	r3, r3
 8008b80:	e015      	b.n	8008bae <HAL_TIM_PWM_Start+0x9e>
 8008b82:	683b      	ldr	r3, [r7, #0]
 8008b84:	2b10      	cmp	r3, #16
 8008b86:	d109      	bne.n	8008b9c <HAL_TIM_PWM_Start+0x8c>
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008b8e:	b2db      	uxtb	r3, r3
 8008b90:	2b01      	cmp	r3, #1
 8008b92:	bf14      	ite	ne
 8008b94:	2301      	movne	r3, #1
 8008b96:	2300      	moveq	r3, #0
 8008b98:	b2db      	uxtb	r3, r3
 8008b9a:	e008      	b.n	8008bae <HAL_TIM_PWM_Start+0x9e>
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008ba2:	b2db      	uxtb	r3, r3
 8008ba4:	2b01      	cmp	r3, #1
 8008ba6:	bf14      	ite	ne
 8008ba8:	2301      	movne	r3, #1
 8008baa:	2300      	moveq	r3, #0
 8008bac:	b2db      	uxtb	r3, r3
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d001      	beq.n	8008bb6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8008bb2:	2301      	movs	r3, #1
 8008bb4:	e092      	b.n	8008cdc <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008bb6:	683b      	ldr	r3, [r7, #0]
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d104      	bne.n	8008bc6 <HAL_TIM_PWM_Start+0xb6>
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	2202      	movs	r2, #2
 8008bc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008bc4:	e023      	b.n	8008c0e <HAL_TIM_PWM_Start+0xfe>
 8008bc6:	683b      	ldr	r3, [r7, #0]
 8008bc8:	2b04      	cmp	r3, #4
 8008bca:	d104      	bne.n	8008bd6 <HAL_TIM_PWM_Start+0xc6>
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	2202      	movs	r2, #2
 8008bd0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008bd4:	e01b      	b.n	8008c0e <HAL_TIM_PWM_Start+0xfe>
 8008bd6:	683b      	ldr	r3, [r7, #0]
 8008bd8:	2b08      	cmp	r3, #8
 8008bda:	d104      	bne.n	8008be6 <HAL_TIM_PWM_Start+0xd6>
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	2202      	movs	r2, #2
 8008be0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008be4:	e013      	b.n	8008c0e <HAL_TIM_PWM_Start+0xfe>
 8008be6:	683b      	ldr	r3, [r7, #0]
 8008be8:	2b0c      	cmp	r3, #12
 8008bea:	d104      	bne.n	8008bf6 <HAL_TIM_PWM_Start+0xe6>
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2202      	movs	r2, #2
 8008bf0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008bf4:	e00b      	b.n	8008c0e <HAL_TIM_PWM_Start+0xfe>
 8008bf6:	683b      	ldr	r3, [r7, #0]
 8008bf8:	2b10      	cmp	r3, #16
 8008bfa:	d104      	bne.n	8008c06 <HAL_TIM_PWM_Start+0xf6>
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	2202      	movs	r2, #2
 8008c00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008c04:	e003      	b.n	8008c0e <HAL_TIM_PWM_Start+0xfe>
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	2202      	movs	r2, #2
 8008c0a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	2201      	movs	r2, #1
 8008c14:	6839      	ldr	r1, [r7, #0]
 8008c16:	4618      	mov	r0, r3
 8008c18:	f001 f8cc 	bl	8009db4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	4a30      	ldr	r2, [pc, #192]	; (8008ce4 <HAL_TIM_PWM_Start+0x1d4>)
 8008c22:	4293      	cmp	r3, r2
 8008c24:	d004      	beq.n	8008c30 <HAL_TIM_PWM_Start+0x120>
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	4a2f      	ldr	r2, [pc, #188]	; (8008ce8 <HAL_TIM_PWM_Start+0x1d8>)
 8008c2c:	4293      	cmp	r3, r2
 8008c2e:	d101      	bne.n	8008c34 <HAL_TIM_PWM_Start+0x124>
 8008c30:	2301      	movs	r3, #1
 8008c32:	e000      	b.n	8008c36 <HAL_TIM_PWM_Start+0x126>
 8008c34:	2300      	movs	r3, #0
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d007      	beq.n	8008c4a <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008c48:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	4a25      	ldr	r2, [pc, #148]	; (8008ce4 <HAL_TIM_PWM_Start+0x1d4>)
 8008c50:	4293      	cmp	r3, r2
 8008c52:	d022      	beq.n	8008c9a <HAL_TIM_PWM_Start+0x18a>
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c5c:	d01d      	beq.n	8008c9a <HAL_TIM_PWM_Start+0x18a>
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	4a22      	ldr	r2, [pc, #136]	; (8008cec <HAL_TIM_PWM_Start+0x1dc>)
 8008c64:	4293      	cmp	r3, r2
 8008c66:	d018      	beq.n	8008c9a <HAL_TIM_PWM_Start+0x18a>
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	4a20      	ldr	r2, [pc, #128]	; (8008cf0 <HAL_TIM_PWM_Start+0x1e0>)
 8008c6e:	4293      	cmp	r3, r2
 8008c70:	d013      	beq.n	8008c9a <HAL_TIM_PWM_Start+0x18a>
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	4a1f      	ldr	r2, [pc, #124]	; (8008cf4 <HAL_TIM_PWM_Start+0x1e4>)
 8008c78:	4293      	cmp	r3, r2
 8008c7a:	d00e      	beq.n	8008c9a <HAL_TIM_PWM_Start+0x18a>
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	4a19      	ldr	r2, [pc, #100]	; (8008ce8 <HAL_TIM_PWM_Start+0x1d8>)
 8008c82:	4293      	cmp	r3, r2
 8008c84:	d009      	beq.n	8008c9a <HAL_TIM_PWM_Start+0x18a>
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	4a1b      	ldr	r2, [pc, #108]	; (8008cf8 <HAL_TIM_PWM_Start+0x1e8>)
 8008c8c:	4293      	cmp	r3, r2
 8008c8e:	d004      	beq.n	8008c9a <HAL_TIM_PWM_Start+0x18a>
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	4a19      	ldr	r2, [pc, #100]	; (8008cfc <HAL_TIM_PWM_Start+0x1ec>)
 8008c96:	4293      	cmp	r3, r2
 8008c98:	d115      	bne.n	8008cc6 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	689a      	ldr	r2, [r3, #8]
 8008ca0:	4b17      	ldr	r3, [pc, #92]	; (8008d00 <HAL_TIM_PWM_Start+0x1f0>)
 8008ca2:	4013      	ands	r3, r2
 8008ca4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	2b06      	cmp	r3, #6
 8008caa:	d015      	beq.n	8008cd8 <HAL_TIM_PWM_Start+0x1c8>
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008cb2:	d011      	beq.n	8008cd8 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	681a      	ldr	r2, [r3, #0]
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	f042 0201 	orr.w	r2, r2, #1
 8008cc2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008cc4:	e008      	b.n	8008cd8 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	681a      	ldr	r2, [r3, #0]
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	f042 0201 	orr.w	r2, r2, #1
 8008cd4:	601a      	str	r2, [r3, #0]
 8008cd6:	e000      	b.n	8008cda <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008cd8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008cda:	2300      	movs	r3, #0
}
 8008cdc:	4618      	mov	r0, r3
 8008cde:	3710      	adds	r7, #16
 8008ce0:	46bd      	mov	sp, r7
 8008ce2:	bd80      	pop	{r7, pc}
 8008ce4:	40010000 	.word	0x40010000
 8008ce8:	40010400 	.word	0x40010400
 8008cec:	40000400 	.word	0x40000400
 8008cf0:	40000800 	.word	0x40000800
 8008cf4:	40000c00 	.word	0x40000c00
 8008cf8:	40014000 	.word	0x40014000
 8008cfc:	40001800 	.word	0x40001800
 8008d00:	00010007 	.word	0x00010007

08008d04 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8008d04:	b580      	push	{r7, lr}
 8008d06:	b082      	sub	sp, #8
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	6078      	str	r0, [r7, #4]
 8008d0c:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d101      	bne.n	8008d18 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8008d14:	2301      	movs	r3, #1
 8008d16:	e041      	b.n	8008d9c <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008d1e:	b2db      	uxtb	r3, r3
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d106      	bne.n	8008d32 <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	2200      	movs	r2, #0
 8008d28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 8008d2c:	6878      	ldr	r0, [r7, #4]
 8008d2e:	f000 f839 	bl	8008da4 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	2202      	movs	r2, #2
 8008d36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681a      	ldr	r2, [r3, #0]
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	3304      	adds	r3, #4
 8008d42:	4619      	mov	r1, r3
 8008d44:	4610      	mov	r0, r2
 8008d46:	f000 fc0d 	bl	8009564 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	681a      	ldr	r2, [r3, #0]
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	f022 0208 	bic.w	r2, r2, #8
 8008d58:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	6819      	ldr	r1, [r3, #0]
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	683a      	ldr	r2, [r7, #0]
 8008d66:	430a      	orrs	r2, r1
 8008d68:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	2201      	movs	r2, #1
 8008d6e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	2201      	movs	r2, #1
 8008d76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	2201      	movs	r2, #1
 8008d7e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	2201      	movs	r2, #1
 8008d86:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	2201      	movs	r2, #1
 8008d8e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	2201      	movs	r2, #1
 8008d96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008d9a:	2300      	movs	r3, #0
}
 8008d9c:	4618      	mov	r0, r3
 8008d9e:	3708      	adds	r7, #8
 8008da0:	46bd      	mov	sp, r7
 8008da2:	bd80      	pop	{r7, pc}

08008da4 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8008da4:	b480      	push	{r7}
 8008da6:	b083      	sub	sp, #12
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8008dac:	bf00      	nop
 8008dae:	370c      	adds	r7, #12
 8008db0:	46bd      	mov	sp, r7
 8008db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db6:	4770      	bx	lr

08008db8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008db8:	b580      	push	{r7, lr}
 8008dba:	b082      	sub	sp, #8
 8008dbc:	af00      	add	r7, sp, #0
 8008dbe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	691b      	ldr	r3, [r3, #16]
 8008dc6:	f003 0302 	and.w	r3, r3, #2
 8008dca:	2b02      	cmp	r3, #2
 8008dcc:	d122      	bne.n	8008e14 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	68db      	ldr	r3, [r3, #12]
 8008dd4:	f003 0302 	and.w	r3, r3, #2
 8008dd8:	2b02      	cmp	r3, #2
 8008dda:	d11b      	bne.n	8008e14 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	f06f 0202 	mvn.w	r2, #2
 8008de4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	2201      	movs	r2, #1
 8008dea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	699b      	ldr	r3, [r3, #24]
 8008df2:	f003 0303 	and.w	r3, r3, #3
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d003      	beq.n	8008e02 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008dfa:	6878      	ldr	r0, [r7, #4]
 8008dfc:	f000 fb94 	bl	8009528 <HAL_TIM_IC_CaptureCallback>
 8008e00:	e005      	b.n	8008e0e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e02:	6878      	ldr	r0, [r7, #4]
 8008e04:	f000 fb86 	bl	8009514 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e08:	6878      	ldr	r0, [r7, #4]
 8008e0a:	f000 fb97 	bl	800953c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	2200      	movs	r2, #0
 8008e12:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	691b      	ldr	r3, [r3, #16]
 8008e1a:	f003 0304 	and.w	r3, r3, #4
 8008e1e:	2b04      	cmp	r3, #4
 8008e20:	d122      	bne.n	8008e68 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	68db      	ldr	r3, [r3, #12]
 8008e28:	f003 0304 	and.w	r3, r3, #4
 8008e2c:	2b04      	cmp	r3, #4
 8008e2e:	d11b      	bne.n	8008e68 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	f06f 0204 	mvn.w	r2, #4
 8008e38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	2202      	movs	r2, #2
 8008e3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	699b      	ldr	r3, [r3, #24]
 8008e46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d003      	beq.n	8008e56 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008e4e:	6878      	ldr	r0, [r7, #4]
 8008e50:	f000 fb6a 	bl	8009528 <HAL_TIM_IC_CaptureCallback>
 8008e54:	e005      	b.n	8008e62 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e56:	6878      	ldr	r0, [r7, #4]
 8008e58:	f000 fb5c 	bl	8009514 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e5c:	6878      	ldr	r0, [r7, #4]
 8008e5e:	f000 fb6d 	bl	800953c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	2200      	movs	r2, #0
 8008e66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	691b      	ldr	r3, [r3, #16]
 8008e6e:	f003 0308 	and.w	r3, r3, #8
 8008e72:	2b08      	cmp	r3, #8
 8008e74:	d122      	bne.n	8008ebc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	68db      	ldr	r3, [r3, #12]
 8008e7c:	f003 0308 	and.w	r3, r3, #8
 8008e80:	2b08      	cmp	r3, #8
 8008e82:	d11b      	bne.n	8008ebc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	f06f 0208 	mvn.w	r2, #8
 8008e8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	2204      	movs	r2, #4
 8008e92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	69db      	ldr	r3, [r3, #28]
 8008e9a:	f003 0303 	and.w	r3, r3, #3
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d003      	beq.n	8008eaa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008ea2:	6878      	ldr	r0, [r7, #4]
 8008ea4:	f000 fb40 	bl	8009528 <HAL_TIM_IC_CaptureCallback>
 8008ea8:	e005      	b.n	8008eb6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008eaa:	6878      	ldr	r0, [r7, #4]
 8008eac:	f000 fb32 	bl	8009514 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008eb0:	6878      	ldr	r0, [r7, #4]
 8008eb2:	f000 fb43 	bl	800953c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	2200      	movs	r2, #0
 8008eba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	691b      	ldr	r3, [r3, #16]
 8008ec2:	f003 0310 	and.w	r3, r3, #16
 8008ec6:	2b10      	cmp	r3, #16
 8008ec8:	d122      	bne.n	8008f10 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	68db      	ldr	r3, [r3, #12]
 8008ed0:	f003 0310 	and.w	r3, r3, #16
 8008ed4:	2b10      	cmp	r3, #16
 8008ed6:	d11b      	bne.n	8008f10 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	f06f 0210 	mvn.w	r2, #16
 8008ee0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	2208      	movs	r2, #8
 8008ee6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	69db      	ldr	r3, [r3, #28]
 8008eee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d003      	beq.n	8008efe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008ef6:	6878      	ldr	r0, [r7, #4]
 8008ef8:	f000 fb16 	bl	8009528 <HAL_TIM_IC_CaptureCallback>
 8008efc:	e005      	b.n	8008f0a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008efe:	6878      	ldr	r0, [r7, #4]
 8008f00:	f000 fb08 	bl	8009514 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008f04:	6878      	ldr	r0, [r7, #4]
 8008f06:	f000 fb19 	bl	800953c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	2200      	movs	r2, #0
 8008f0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	691b      	ldr	r3, [r3, #16]
 8008f16:	f003 0301 	and.w	r3, r3, #1
 8008f1a:	2b01      	cmp	r3, #1
 8008f1c:	d10e      	bne.n	8008f3c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	68db      	ldr	r3, [r3, #12]
 8008f24:	f003 0301 	and.w	r3, r3, #1
 8008f28:	2b01      	cmp	r3, #1
 8008f2a:	d107      	bne.n	8008f3c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	f06f 0201 	mvn.w	r2, #1
 8008f34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008f36:	6878      	ldr	r0, [r7, #4]
 8008f38:	f7fb fea6 	bl	8004c88 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	691b      	ldr	r3, [r3, #16]
 8008f42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f46:	2b80      	cmp	r3, #128	; 0x80
 8008f48:	d10e      	bne.n	8008f68 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	68db      	ldr	r3, [r3, #12]
 8008f50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f54:	2b80      	cmp	r3, #128	; 0x80
 8008f56:	d107      	bne.n	8008f68 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008f60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008f62:	6878      	ldr	r0, [r7, #4]
 8008f64:	f001 f924 	bl	800a1b0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	691b      	ldr	r3, [r3, #16]
 8008f6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008f72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008f76:	d10e      	bne.n	8008f96 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	68db      	ldr	r3, [r3, #12]
 8008f7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f82:	2b80      	cmp	r3, #128	; 0x80
 8008f84:	d107      	bne.n	8008f96 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008f8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008f90:	6878      	ldr	r0, [r7, #4]
 8008f92:	f001 f917 	bl	800a1c4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	691b      	ldr	r3, [r3, #16]
 8008f9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fa0:	2b40      	cmp	r3, #64	; 0x40
 8008fa2:	d10e      	bne.n	8008fc2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	68db      	ldr	r3, [r3, #12]
 8008faa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fae:	2b40      	cmp	r3, #64	; 0x40
 8008fb0:	d107      	bne.n	8008fc2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008fba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008fbc:	6878      	ldr	r0, [r7, #4]
 8008fbe:	f000 fac7 	bl	8009550 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	691b      	ldr	r3, [r3, #16]
 8008fc8:	f003 0320 	and.w	r3, r3, #32
 8008fcc:	2b20      	cmp	r3, #32
 8008fce:	d10e      	bne.n	8008fee <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	68db      	ldr	r3, [r3, #12]
 8008fd6:	f003 0320 	and.w	r3, r3, #32
 8008fda:	2b20      	cmp	r3, #32
 8008fdc:	d107      	bne.n	8008fee <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	f06f 0220 	mvn.w	r2, #32
 8008fe6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008fe8:	6878      	ldr	r0, [r7, #4]
 8008fea:	f001 f8d7 	bl	800a19c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008fee:	bf00      	nop
 8008ff0:	3708      	adds	r7, #8
 8008ff2:	46bd      	mov	sp, r7
 8008ff4:	bd80      	pop	{r7, pc}
	...

08008ff8 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	b084      	sub	sp, #16
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	60f8      	str	r0, [r7, #12]
 8009000:	60b9      	str	r1, [r7, #8]
 8009002:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800900a:	2b01      	cmp	r3, #1
 800900c:	d101      	bne.n	8009012 <HAL_TIM_OC_ConfigChannel+0x1a>
 800900e:	2302      	movs	r3, #2
 8009010:	e064      	b.n	80090dc <HAL_TIM_OC_ConfigChannel+0xe4>
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	2201      	movs	r2, #1
 8009016:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	2b14      	cmp	r3, #20
 800901e:	d857      	bhi.n	80090d0 <HAL_TIM_OC_ConfigChannel+0xd8>
 8009020:	a201      	add	r2, pc, #4	; (adr r2, 8009028 <HAL_TIM_OC_ConfigChannel+0x30>)
 8009022:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009026:	bf00      	nop
 8009028:	0800907d 	.word	0x0800907d
 800902c:	080090d1 	.word	0x080090d1
 8009030:	080090d1 	.word	0x080090d1
 8009034:	080090d1 	.word	0x080090d1
 8009038:	0800908b 	.word	0x0800908b
 800903c:	080090d1 	.word	0x080090d1
 8009040:	080090d1 	.word	0x080090d1
 8009044:	080090d1 	.word	0x080090d1
 8009048:	08009099 	.word	0x08009099
 800904c:	080090d1 	.word	0x080090d1
 8009050:	080090d1 	.word	0x080090d1
 8009054:	080090d1 	.word	0x080090d1
 8009058:	080090a7 	.word	0x080090a7
 800905c:	080090d1 	.word	0x080090d1
 8009060:	080090d1 	.word	0x080090d1
 8009064:	080090d1 	.word	0x080090d1
 8009068:	080090b5 	.word	0x080090b5
 800906c:	080090d1 	.word	0x080090d1
 8009070:	080090d1 	.word	0x080090d1
 8009074:	080090d1 	.word	0x080090d1
 8009078:	080090c3 	.word	0x080090c3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	68b9      	ldr	r1, [r7, #8]
 8009082:	4618      	mov	r0, r3
 8009084:	f000 fb0e 	bl	80096a4 <TIM_OC1_SetConfig>
      break;
 8009088:	e023      	b.n	80090d2 <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	68b9      	ldr	r1, [r7, #8]
 8009090:	4618      	mov	r0, r3
 8009092:	f000 fb79 	bl	8009788 <TIM_OC2_SetConfig>
      break;
 8009096:	e01c      	b.n	80090d2 <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	68b9      	ldr	r1, [r7, #8]
 800909e:	4618      	mov	r0, r3
 80090a0:	f000 fbea 	bl	8009878 <TIM_OC3_SetConfig>
      break;
 80090a4:	e015      	b.n	80090d2 <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	68b9      	ldr	r1, [r7, #8]
 80090ac:	4618      	mov	r0, r3
 80090ae:	f000 fc59 	bl	8009964 <TIM_OC4_SetConfig>
      break;
 80090b2:	e00e      	b.n	80090d2 <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	68b9      	ldr	r1, [r7, #8]
 80090ba:	4618      	mov	r0, r3
 80090bc:	f000 fcaa 	bl	8009a14 <TIM_OC5_SetConfig>
      break;
 80090c0:	e007      	b.n	80090d2 <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	68b9      	ldr	r1, [r7, #8]
 80090c8:	4618      	mov	r0, r3
 80090ca:	f000 fcf5 	bl	8009ab8 <TIM_OC6_SetConfig>
      break;
 80090ce:	e000      	b.n	80090d2 <HAL_TIM_OC_ConfigChannel+0xda>
    }

    default:
      break;
 80090d0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	2200      	movs	r2, #0
 80090d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80090da:	2300      	movs	r3, #0
}
 80090dc:	4618      	mov	r0, r3
 80090de:	3710      	adds	r7, #16
 80090e0:	46bd      	mov	sp, r7
 80090e2:	bd80      	pop	{r7, pc}

080090e4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80090e4:	b580      	push	{r7, lr}
 80090e6:	b084      	sub	sp, #16
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	60f8      	str	r0, [r7, #12]
 80090ec:	60b9      	str	r1, [r7, #8]
 80090ee:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80090f6:	2b01      	cmp	r3, #1
 80090f8:	d101      	bne.n	80090fe <HAL_TIM_PWM_ConfigChannel+0x1a>
 80090fa:	2302      	movs	r3, #2
 80090fc:	e0fd      	b.n	80092fa <HAL_TIM_PWM_ConfigChannel+0x216>
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	2201      	movs	r2, #1
 8009102:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	2b14      	cmp	r3, #20
 800910a:	f200 80f0 	bhi.w	80092ee <HAL_TIM_PWM_ConfigChannel+0x20a>
 800910e:	a201      	add	r2, pc, #4	; (adr r2, 8009114 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8009110:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009114:	08009169 	.word	0x08009169
 8009118:	080092ef 	.word	0x080092ef
 800911c:	080092ef 	.word	0x080092ef
 8009120:	080092ef 	.word	0x080092ef
 8009124:	080091a9 	.word	0x080091a9
 8009128:	080092ef 	.word	0x080092ef
 800912c:	080092ef 	.word	0x080092ef
 8009130:	080092ef 	.word	0x080092ef
 8009134:	080091eb 	.word	0x080091eb
 8009138:	080092ef 	.word	0x080092ef
 800913c:	080092ef 	.word	0x080092ef
 8009140:	080092ef 	.word	0x080092ef
 8009144:	0800922b 	.word	0x0800922b
 8009148:	080092ef 	.word	0x080092ef
 800914c:	080092ef 	.word	0x080092ef
 8009150:	080092ef 	.word	0x080092ef
 8009154:	0800926d 	.word	0x0800926d
 8009158:	080092ef 	.word	0x080092ef
 800915c:	080092ef 	.word	0x080092ef
 8009160:	080092ef 	.word	0x080092ef
 8009164:	080092ad 	.word	0x080092ad
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	68b9      	ldr	r1, [r7, #8]
 800916e:	4618      	mov	r0, r3
 8009170:	f000 fa98 	bl	80096a4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	699a      	ldr	r2, [r3, #24]
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	f042 0208 	orr.w	r2, r2, #8
 8009182:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	699a      	ldr	r2, [r3, #24]
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	f022 0204 	bic.w	r2, r2, #4
 8009192:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	6999      	ldr	r1, [r3, #24]
 800919a:	68bb      	ldr	r3, [r7, #8]
 800919c:	691a      	ldr	r2, [r3, #16]
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	430a      	orrs	r2, r1
 80091a4:	619a      	str	r2, [r3, #24]
      break;
 80091a6:	e0a3      	b.n	80092f0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	68b9      	ldr	r1, [r7, #8]
 80091ae:	4618      	mov	r0, r3
 80091b0:	f000 faea 	bl	8009788 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	699a      	ldr	r2, [r3, #24]
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80091c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	699a      	ldr	r2, [r3, #24]
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80091d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	6999      	ldr	r1, [r3, #24]
 80091da:	68bb      	ldr	r3, [r7, #8]
 80091dc:	691b      	ldr	r3, [r3, #16]
 80091de:	021a      	lsls	r2, r3, #8
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	430a      	orrs	r2, r1
 80091e6:	619a      	str	r2, [r3, #24]
      break;
 80091e8:	e082      	b.n	80092f0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	68b9      	ldr	r1, [r7, #8]
 80091f0:	4618      	mov	r0, r3
 80091f2:	f000 fb41 	bl	8009878 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	69da      	ldr	r2, [r3, #28]
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	f042 0208 	orr.w	r2, r2, #8
 8009204:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	69da      	ldr	r2, [r3, #28]
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	f022 0204 	bic.w	r2, r2, #4
 8009214:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	69d9      	ldr	r1, [r3, #28]
 800921c:	68bb      	ldr	r3, [r7, #8]
 800921e:	691a      	ldr	r2, [r3, #16]
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	430a      	orrs	r2, r1
 8009226:	61da      	str	r2, [r3, #28]
      break;
 8009228:	e062      	b.n	80092f0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	68b9      	ldr	r1, [r7, #8]
 8009230:	4618      	mov	r0, r3
 8009232:	f000 fb97 	bl	8009964 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	69da      	ldr	r2, [r3, #28]
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009244:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	69da      	ldr	r2, [r3, #28]
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009254:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	69d9      	ldr	r1, [r3, #28]
 800925c:	68bb      	ldr	r3, [r7, #8]
 800925e:	691b      	ldr	r3, [r3, #16]
 8009260:	021a      	lsls	r2, r3, #8
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	430a      	orrs	r2, r1
 8009268:	61da      	str	r2, [r3, #28]
      break;
 800926a:	e041      	b.n	80092f0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	68b9      	ldr	r1, [r7, #8]
 8009272:	4618      	mov	r0, r3
 8009274:	f000 fbce 	bl	8009a14 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	f042 0208 	orr.w	r2, r2, #8
 8009286:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	f022 0204 	bic.w	r2, r2, #4
 8009296:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800929e:	68bb      	ldr	r3, [r7, #8]
 80092a0:	691a      	ldr	r2, [r3, #16]
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	430a      	orrs	r2, r1
 80092a8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80092aa:	e021      	b.n	80092f0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	68b9      	ldr	r1, [r7, #8]
 80092b2:	4618      	mov	r0, r3
 80092b4:	f000 fc00 	bl	8009ab8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80092c6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80092d6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80092de:	68bb      	ldr	r3, [r7, #8]
 80092e0:	691b      	ldr	r3, [r3, #16]
 80092e2:	021a      	lsls	r2, r3, #8
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	430a      	orrs	r2, r1
 80092ea:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80092ec:	e000      	b.n	80092f0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 80092ee:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	2200      	movs	r2, #0
 80092f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80092f8:	2300      	movs	r3, #0
}
 80092fa:	4618      	mov	r0, r3
 80092fc:	3710      	adds	r7, #16
 80092fe:	46bd      	mov	sp, r7
 8009300:	bd80      	pop	{r7, pc}
 8009302:	bf00      	nop

08009304 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009304:	b580      	push	{r7, lr}
 8009306:	b084      	sub	sp, #16
 8009308:	af00      	add	r7, sp, #0
 800930a:	6078      	str	r0, [r7, #4]
 800930c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009314:	2b01      	cmp	r3, #1
 8009316:	d101      	bne.n	800931c <HAL_TIM_ConfigClockSource+0x18>
 8009318:	2302      	movs	r3, #2
 800931a:	e0b3      	b.n	8009484 <HAL_TIM_ConfigClockSource+0x180>
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	2201      	movs	r2, #1
 8009320:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	2202      	movs	r2, #2
 8009328:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	689b      	ldr	r3, [r3, #8]
 8009332:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009334:	68fa      	ldr	r2, [r7, #12]
 8009336:	4b55      	ldr	r3, [pc, #340]	; (800948c <HAL_TIM_ConfigClockSource+0x188>)
 8009338:	4013      	ands	r3, r2
 800933a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009342:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	68fa      	ldr	r2, [r7, #12]
 800934a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800934c:	683b      	ldr	r3, [r7, #0]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009354:	d03e      	beq.n	80093d4 <HAL_TIM_ConfigClockSource+0xd0>
 8009356:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800935a:	f200 8087 	bhi.w	800946c <HAL_TIM_ConfigClockSource+0x168>
 800935e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009362:	f000 8085 	beq.w	8009470 <HAL_TIM_ConfigClockSource+0x16c>
 8009366:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800936a:	d87f      	bhi.n	800946c <HAL_TIM_ConfigClockSource+0x168>
 800936c:	2b70      	cmp	r3, #112	; 0x70
 800936e:	d01a      	beq.n	80093a6 <HAL_TIM_ConfigClockSource+0xa2>
 8009370:	2b70      	cmp	r3, #112	; 0x70
 8009372:	d87b      	bhi.n	800946c <HAL_TIM_ConfigClockSource+0x168>
 8009374:	2b60      	cmp	r3, #96	; 0x60
 8009376:	d050      	beq.n	800941a <HAL_TIM_ConfigClockSource+0x116>
 8009378:	2b60      	cmp	r3, #96	; 0x60
 800937a:	d877      	bhi.n	800946c <HAL_TIM_ConfigClockSource+0x168>
 800937c:	2b50      	cmp	r3, #80	; 0x50
 800937e:	d03c      	beq.n	80093fa <HAL_TIM_ConfigClockSource+0xf6>
 8009380:	2b50      	cmp	r3, #80	; 0x50
 8009382:	d873      	bhi.n	800946c <HAL_TIM_ConfigClockSource+0x168>
 8009384:	2b40      	cmp	r3, #64	; 0x40
 8009386:	d058      	beq.n	800943a <HAL_TIM_ConfigClockSource+0x136>
 8009388:	2b40      	cmp	r3, #64	; 0x40
 800938a:	d86f      	bhi.n	800946c <HAL_TIM_ConfigClockSource+0x168>
 800938c:	2b30      	cmp	r3, #48	; 0x30
 800938e:	d064      	beq.n	800945a <HAL_TIM_ConfigClockSource+0x156>
 8009390:	2b30      	cmp	r3, #48	; 0x30
 8009392:	d86b      	bhi.n	800946c <HAL_TIM_ConfigClockSource+0x168>
 8009394:	2b20      	cmp	r3, #32
 8009396:	d060      	beq.n	800945a <HAL_TIM_ConfigClockSource+0x156>
 8009398:	2b20      	cmp	r3, #32
 800939a:	d867      	bhi.n	800946c <HAL_TIM_ConfigClockSource+0x168>
 800939c:	2b00      	cmp	r3, #0
 800939e:	d05c      	beq.n	800945a <HAL_TIM_ConfigClockSource+0x156>
 80093a0:	2b10      	cmp	r3, #16
 80093a2:	d05a      	beq.n	800945a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80093a4:	e062      	b.n	800946c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	6818      	ldr	r0, [r3, #0]
 80093aa:	683b      	ldr	r3, [r7, #0]
 80093ac:	6899      	ldr	r1, [r3, #8]
 80093ae:	683b      	ldr	r3, [r7, #0]
 80093b0:	685a      	ldr	r2, [r3, #4]
 80093b2:	683b      	ldr	r3, [r7, #0]
 80093b4:	68db      	ldr	r3, [r3, #12]
 80093b6:	f000 fcdd 	bl	8009d74 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	689b      	ldr	r3, [r3, #8]
 80093c0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80093c8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	68fa      	ldr	r2, [r7, #12]
 80093d0:	609a      	str	r2, [r3, #8]
      break;
 80093d2:	e04e      	b.n	8009472 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	6818      	ldr	r0, [r3, #0]
 80093d8:	683b      	ldr	r3, [r7, #0]
 80093da:	6899      	ldr	r1, [r3, #8]
 80093dc:	683b      	ldr	r3, [r7, #0]
 80093de:	685a      	ldr	r2, [r3, #4]
 80093e0:	683b      	ldr	r3, [r7, #0]
 80093e2:	68db      	ldr	r3, [r3, #12]
 80093e4:	f000 fcc6 	bl	8009d74 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	689a      	ldr	r2, [r3, #8]
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80093f6:	609a      	str	r2, [r3, #8]
      break;
 80093f8:	e03b      	b.n	8009472 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	6818      	ldr	r0, [r3, #0]
 80093fe:	683b      	ldr	r3, [r7, #0]
 8009400:	6859      	ldr	r1, [r3, #4]
 8009402:	683b      	ldr	r3, [r7, #0]
 8009404:	68db      	ldr	r3, [r3, #12]
 8009406:	461a      	mov	r2, r3
 8009408:	f000 fc3a 	bl	8009c80 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	2150      	movs	r1, #80	; 0x50
 8009412:	4618      	mov	r0, r3
 8009414:	f000 fc93 	bl	8009d3e <TIM_ITRx_SetConfig>
      break;
 8009418:	e02b      	b.n	8009472 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	6818      	ldr	r0, [r3, #0]
 800941e:	683b      	ldr	r3, [r7, #0]
 8009420:	6859      	ldr	r1, [r3, #4]
 8009422:	683b      	ldr	r3, [r7, #0]
 8009424:	68db      	ldr	r3, [r3, #12]
 8009426:	461a      	mov	r2, r3
 8009428:	f000 fc59 	bl	8009cde <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	2160      	movs	r1, #96	; 0x60
 8009432:	4618      	mov	r0, r3
 8009434:	f000 fc83 	bl	8009d3e <TIM_ITRx_SetConfig>
      break;
 8009438:	e01b      	b.n	8009472 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	6818      	ldr	r0, [r3, #0]
 800943e:	683b      	ldr	r3, [r7, #0]
 8009440:	6859      	ldr	r1, [r3, #4]
 8009442:	683b      	ldr	r3, [r7, #0]
 8009444:	68db      	ldr	r3, [r3, #12]
 8009446:	461a      	mov	r2, r3
 8009448:	f000 fc1a 	bl	8009c80 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	2140      	movs	r1, #64	; 0x40
 8009452:	4618      	mov	r0, r3
 8009454:	f000 fc73 	bl	8009d3e <TIM_ITRx_SetConfig>
      break;
 8009458:	e00b      	b.n	8009472 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	681a      	ldr	r2, [r3, #0]
 800945e:	683b      	ldr	r3, [r7, #0]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	4619      	mov	r1, r3
 8009464:	4610      	mov	r0, r2
 8009466:	f000 fc6a 	bl	8009d3e <TIM_ITRx_SetConfig>
        break;
 800946a:	e002      	b.n	8009472 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800946c:	bf00      	nop
 800946e:	e000      	b.n	8009472 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8009470:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	2201      	movs	r2, #1
 8009476:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	2200      	movs	r2, #0
 800947e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009482:	2300      	movs	r3, #0
}
 8009484:	4618      	mov	r0, r3
 8009486:	3710      	adds	r7, #16
 8009488:	46bd      	mov	sp, r7
 800948a:	bd80      	pop	{r7, pc}
 800948c:	fffeff88 	.word	0xfffeff88

08009490 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8009490:	b580      	push	{r7, lr}
 8009492:	b082      	sub	sp, #8
 8009494:	af00      	add	r7, sp, #0
 8009496:	6078      	str	r0, [r7, #4]
 8009498:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80094a0:	2b01      	cmp	r3, #1
 80094a2:	d101      	bne.n	80094a8 <HAL_TIM_SlaveConfigSynchro+0x18>
 80094a4:	2302      	movs	r3, #2
 80094a6:	e031      	b.n	800950c <HAL_TIM_SlaveConfigSynchro+0x7c>
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	2201      	movs	r2, #1
 80094ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	2202      	movs	r2, #2
 80094b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80094b8:	6839      	ldr	r1, [r7, #0]
 80094ba:	6878      	ldr	r0, [r7, #4]
 80094bc:	f000 fb50 	bl	8009b60 <TIM_SlaveTimer_SetConfig>
 80094c0:	4603      	mov	r3, r0
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d009      	beq.n	80094da <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	2201      	movs	r2, #1
 80094ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	2200      	movs	r2, #0
 80094d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 80094d6:	2301      	movs	r3, #1
 80094d8:	e018      	b.n	800950c <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	68da      	ldr	r2, [r3, #12]
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80094e8:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	68da      	ldr	r2, [r3, #12]
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80094f8:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	2201      	movs	r2, #1
 80094fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	2200      	movs	r2, #0
 8009506:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800950a:	2300      	movs	r3, #0
}
 800950c:	4618      	mov	r0, r3
 800950e:	3708      	adds	r7, #8
 8009510:	46bd      	mov	sp, r7
 8009512:	bd80      	pop	{r7, pc}

08009514 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009514:	b480      	push	{r7}
 8009516:	b083      	sub	sp, #12
 8009518:	af00      	add	r7, sp, #0
 800951a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800951c:	bf00      	nop
 800951e:	370c      	adds	r7, #12
 8009520:	46bd      	mov	sp, r7
 8009522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009526:	4770      	bx	lr

08009528 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009528:	b480      	push	{r7}
 800952a:	b083      	sub	sp, #12
 800952c:	af00      	add	r7, sp, #0
 800952e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009530:	bf00      	nop
 8009532:	370c      	adds	r7, #12
 8009534:	46bd      	mov	sp, r7
 8009536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800953a:	4770      	bx	lr

0800953c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800953c:	b480      	push	{r7}
 800953e:	b083      	sub	sp, #12
 8009540:	af00      	add	r7, sp, #0
 8009542:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009544:	bf00      	nop
 8009546:	370c      	adds	r7, #12
 8009548:	46bd      	mov	sp, r7
 800954a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800954e:	4770      	bx	lr

08009550 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009550:	b480      	push	{r7}
 8009552:	b083      	sub	sp, #12
 8009554:	af00      	add	r7, sp, #0
 8009556:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009558:	bf00      	nop
 800955a:	370c      	adds	r7, #12
 800955c:	46bd      	mov	sp, r7
 800955e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009562:	4770      	bx	lr

08009564 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009564:	b480      	push	{r7}
 8009566:	b085      	sub	sp, #20
 8009568:	af00      	add	r7, sp, #0
 800956a:	6078      	str	r0, [r7, #4]
 800956c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	4a40      	ldr	r2, [pc, #256]	; (8009678 <TIM_Base_SetConfig+0x114>)
 8009578:	4293      	cmp	r3, r2
 800957a:	d013      	beq.n	80095a4 <TIM_Base_SetConfig+0x40>
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009582:	d00f      	beq.n	80095a4 <TIM_Base_SetConfig+0x40>
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	4a3d      	ldr	r2, [pc, #244]	; (800967c <TIM_Base_SetConfig+0x118>)
 8009588:	4293      	cmp	r3, r2
 800958a:	d00b      	beq.n	80095a4 <TIM_Base_SetConfig+0x40>
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	4a3c      	ldr	r2, [pc, #240]	; (8009680 <TIM_Base_SetConfig+0x11c>)
 8009590:	4293      	cmp	r3, r2
 8009592:	d007      	beq.n	80095a4 <TIM_Base_SetConfig+0x40>
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	4a3b      	ldr	r2, [pc, #236]	; (8009684 <TIM_Base_SetConfig+0x120>)
 8009598:	4293      	cmp	r3, r2
 800959a:	d003      	beq.n	80095a4 <TIM_Base_SetConfig+0x40>
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	4a3a      	ldr	r2, [pc, #232]	; (8009688 <TIM_Base_SetConfig+0x124>)
 80095a0:	4293      	cmp	r3, r2
 80095a2:	d108      	bne.n	80095b6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80095aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80095ac:	683b      	ldr	r3, [r7, #0]
 80095ae:	685b      	ldr	r3, [r3, #4]
 80095b0:	68fa      	ldr	r2, [r7, #12]
 80095b2:	4313      	orrs	r3, r2
 80095b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	4a2f      	ldr	r2, [pc, #188]	; (8009678 <TIM_Base_SetConfig+0x114>)
 80095ba:	4293      	cmp	r3, r2
 80095bc:	d02b      	beq.n	8009616 <TIM_Base_SetConfig+0xb2>
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80095c4:	d027      	beq.n	8009616 <TIM_Base_SetConfig+0xb2>
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	4a2c      	ldr	r2, [pc, #176]	; (800967c <TIM_Base_SetConfig+0x118>)
 80095ca:	4293      	cmp	r3, r2
 80095cc:	d023      	beq.n	8009616 <TIM_Base_SetConfig+0xb2>
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	4a2b      	ldr	r2, [pc, #172]	; (8009680 <TIM_Base_SetConfig+0x11c>)
 80095d2:	4293      	cmp	r3, r2
 80095d4:	d01f      	beq.n	8009616 <TIM_Base_SetConfig+0xb2>
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	4a2a      	ldr	r2, [pc, #168]	; (8009684 <TIM_Base_SetConfig+0x120>)
 80095da:	4293      	cmp	r3, r2
 80095dc:	d01b      	beq.n	8009616 <TIM_Base_SetConfig+0xb2>
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	4a29      	ldr	r2, [pc, #164]	; (8009688 <TIM_Base_SetConfig+0x124>)
 80095e2:	4293      	cmp	r3, r2
 80095e4:	d017      	beq.n	8009616 <TIM_Base_SetConfig+0xb2>
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	4a28      	ldr	r2, [pc, #160]	; (800968c <TIM_Base_SetConfig+0x128>)
 80095ea:	4293      	cmp	r3, r2
 80095ec:	d013      	beq.n	8009616 <TIM_Base_SetConfig+0xb2>
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	4a27      	ldr	r2, [pc, #156]	; (8009690 <TIM_Base_SetConfig+0x12c>)
 80095f2:	4293      	cmp	r3, r2
 80095f4:	d00f      	beq.n	8009616 <TIM_Base_SetConfig+0xb2>
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	4a26      	ldr	r2, [pc, #152]	; (8009694 <TIM_Base_SetConfig+0x130>)
 80095fa:	4293      	cmp	r3, r2
 80095fc:	d00b      	beq.n	8009616 <TIM_Base_SetConfig+0xb2>
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	4a25      	ldr	r2, [pc, #148]	; (8009698 <TIM_Base_SetConfig+0x134>)
 8009602:	4293      	cmp	r3, r2
 8009604:	d007      	beq.n	8009616 <TIM_Base_SetConfig+0xb2>
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	4a24      	ldr	r2, [pc, #144]	; (800969c <TIM_Base_SetConfig+0x138>)
 800960a:	4293      	cmp	r3, r2
 800960c:	d003      	beq.n	8009616 <TIM_Base_SetConfig+0xb2>
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	4a23      	ldr	r2, [pc, #140]	; (80096a0 <TIM_Base_SetConfig+0x13c>)
 8009612:	4293      	cmp	r3, r2
 8009614:	d108      	bne.n	8009628 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800961c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800961e:	683b      	ldr	r3, [r7, #0]
 8009620:	68db      	ldr	r3, [r3, #12]
 8009622:	68fa      	ldr	r2, [r7, #12]
 8009624:	4313      	orrs	r3, r2
 8009626:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800962e:	683b      	ldr	r3, [r7, #0]
 8009630:	695b      	ldr	r3, [r3, #20]
 8009632:	4313      	orrs	r3, r2
 8009634:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	68fa      	ldr	r2, [r7, #12]
 800963a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800963c:	683b      	ldr	r3, [r7, #0]
 800963e:	689a      	ldr	r2, [r3, #8]
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009644:	683b      	ldr	r3, [r7, #0]
 8009646:	681a      	ldr	r2, [r3, #0]
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	4a0a      	ldr	r2, [pc, #40]	; (8009678 <TIM_Base_SetConfig+0x114>)
 8009650:	4293      	cmp	r3, r2
 8009652:	d003      	beq.n	800965c <TIM_Base_SetConfig+0xf8>
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	4a0c      	ldr	r2, [pc, #48]	; (8009688 <TIM_Base_SetConfig+0x124>)
 8009658:	4293      	cmp	r3, r2
 800965a:	d103      	bne.n	8009664 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800965c:	683b      	ldr	r3, [r7, #0]
 800965e:	691a      	ldr	r2, [r3, #16]
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	2201      	movs	r2, #1
 8009668:	615a      	str	r2, [r3, #20]
}
 800966a:	bf00      	nop
 800966c:	3714      	adds	r7, #20
 800966e:	46bd      	mov	sp, r7
 8009670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009674:	4770      	bx	lr
 8009676:	bf00      	nop
 8009678:	40010000 	.word	0x40010000
 800967c:	40000400 	.word	0x40000400
 8009680:	40000800 	.word	0x40000800
 8009684:	40000c00 	.word	0x40000c00
 8009688:	40010400 	.word	0x40010400
 800968c:	40014000 	.word	0x40014000
 8009690:	40014400 	.word	0x40014400
 8009694:	40014800 	.word	0x40014800
 8009698:	40001800 	.word	0x40001800
 800969c:	40001c00 	.word	0x40001c00
 80096a0:	40002000 	.word	0x40002000

080096a4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80096a4:	b480      	push	{r7}
 80096a6:	b087      	sub	sp, #28
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	6078      	str	r0, [r7, #4]
 80096ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	6a1b      	ldr	r3, [r3, #32]
 80096b2:	f023 0201 	bic.w	r2, r3, #1
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	6a1b      	ldr	r3, [r3, #32]
 80096be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	685b      	ldr	r3, [r3, #4]
 80096c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	699b      	ldr	r3, [r3, #24]
 80096ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80096cc:	68fa      	ldr	r2, [r7, #12]
 80096ce:	4b2b      	ldr	r3, [pc, #172]	; (800977c <TIM_OC1_SetConfig+0xd8>)
 80096d0:	4013      	ands	r3, r2
 80096d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	f023 0303 	bic.w	r3, r3, #3
 80096da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80096dc:	683b      	ldr	r3, [r7, #0]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	68fa      	ldr	r2, [r7, #12]
 80096e2:	4313      	orrs	r3, r2
 80096e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80096e6:	697b      	ldr	r3, [r7, #20]
 80096e8:	f023 0302 	bic.w	r3, r3, #2
 80096ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80096ee:	683b      	ldr	r3, [r7, #0]
 80096f0:	689b      	ldr	r3, [r3, #8]
 80096f2:	697a      	ldr	r2, [r7, #20]
 80096f4:	4313      	orrs	r3, r2
 80096f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	4a21      	ldr	r2, [pc, #132]	; (8009780 <TIM_OC1_SetConfig+0xdc>)
 80096fc:	4293      	cmp	r3, r2
 80096fe:	d003      	beq.n	8009708 <TIM_OC1_SetConfig+0x64>
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	4a20      	ldr	r2, [pc, #128]	; (8009784 <TIM_OC1_SetConfig+0xe0>)
 8009704:	4293      	cmp	r3, r2
 8009706:	d10c      	bne.n	8009722 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009708:	697b      	ldr	r3, [r7, #20]
 800970a:	f023 0308 	bic.w	r3, r3, #8
 800970e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009710:	683b      	ldr	r3, [r7, #0]
 8009712:	68db      	ldr	r3, [r3, #12]
 8009714:	697a      	ldr	r2, [r7, #20]
 8009716:	4313      	orrs	r3, r2
 8009718:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800971a:	697b      	ldr	r3, [r7, #20]
 800971c:	f023 0304 	bic.w	r3, r3, #4
 8009720:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	4a16      	ldr	r2, [pc, #88]	; (8009780 <TIM_OC1_SetConfig+0xdc>)
 8009726:	4293      	cmp	r3, r2
 8009728:	d003      	beq.n	8009732 <TIM_OC1_SetConfig+0x8e>
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	4a15      	ldr	r2, [pc, #84]	; (8009784 <TIM_OC1_SetConfig+0xe0>)
 800972e:	4293      	cmp	r3, r2
 8009730:	d111      	bne.n	8009756 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009732:	693b      	ldr	r3, [r7, #16]
 8009734:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009738:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800973a:	693b      	ldr	r3, [r7, #16]
 800973c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009740:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009742:	683b      	ldr	r3, [r7, #0]
 8009744:	695b      	ldr	r3, [r3, #20]
 8009746:	693a      	ldr	r2, [r7, #16]
 8009748:	4313      	orrs	r3, r2
 800974a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800974c:	683b      	ldr	r3, [r7, #0]
 800974e:	699b      	ldr	r3, [r3, #24]
 8009750:	693a      	ldr	r2, [r7, #16]
 8009752:	4313      	orrs	r3, r2
 8009754:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	693a      	ldr	r2, [r7, #16]
 800975a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	68fa      	ldr	r2, [r7, #12]
 8009760:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009762:	683b      	ldr	r3, [r7, #0]
 8009764:	685a      	ldr	r2, [r3, #4]
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	697a      	ldr	r2, [r7, #20]
 800976e:	621a      	str	r2, [r3, #32]
}
 8009770:	bf00      	nop
 8009772:	371c      	adds	r7, #28
 8009774:	46bd      	mov	sp, r7
 8009776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800977a:	4770      	bx	lr
 800977c:	fffeff8f 	.word	0xfffeff8f
 8009780:	40010000 	.word	0x40010000
 8009784:	40010400 	.word	0x40010400

08009788 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009788:	b480      	push	{r7}
 800978a:	b087      	sub	sp, #28
 800978c:	af00      	add	r7, sp, #0
 800978e:	6078      	str	r0, [r7, #4]
 8009790:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	6a1b      	ldr	r3, [r3, #32]
 8009796:	f023 0210 	bic.w	r2, r3, #16
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	6a1b      	ldr	r3, [r3, #32]
 80097a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	685b      	ldr	r3, [r3, #4]
 80097a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	699b      	ldr	r3, [r3, #24]
 80097ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80097b0:	68fa      	ldr	r2, [r7, #12]
 80097b2:	4b2e      	ldr	r3, [pc, #184]	; (800986c <TIM_OC2_SetConfig+0xe4>)
 80097b4:	4013      	ands	r3, r2
 80097b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80097be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80097c0:	683b      	ldr	r3, [r7, #0]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	021b      	lsls	r3, r3, #8
 80097c6:	68fa      	ldr	r2, [r7, #12]
 80097c8:	4313      	orrs	r3, r2
 80097ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80097cc:	697b      	ldr	r3, [r7, #20]
 80097ce:	f023 0320 	bic.w	r3, r3, #32
 80097d2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80097d4:	683b      	ldr	r3, [r7, #0]
 80097d6:	689b      	ldr	r3, [r3, #8]
 80097d8:	011b      	lsls	r3, r3, #4
 80097da:	697a      	ldr	r2, [r7, #20]
 80097dc:	4313      	orrs	r3, r2
 80097de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	4a23      	ldr	r2, [pc, #140]	; (8009870 <TIM_OC2_SetConfig+0xe8>)
 80097e4:	4293      	cmp	r3, r2
 80097e6:	d003      	beq.n	80097f0 <TIM_OC2_SetConfig+0x68>
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	4a22      	ldr	r2, [pc, #136]	; (8009874 <TIM_OC2_SetConfig+0xec>)
 80097ec:	4293      	cmp	r3, r2
 80097ee:	d10d      	bne.n	800980c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80097f0:	697b      	ldr	r3, [r7, #20]
 80097f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80097f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80097f8:	683b      	ldr	r3, [r7, #0]
 80097fa:	68db      	ldr	r3, [r3, #12]
 80097fc:	011b      	lsls	r3, r3, #4
 80097fe:	697a      	ldr	r2, [r7, #20]
 8009800:	4313      	orrs	r3, r2
 8009802:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009804:	697b      	ldr	r3, [r7, #20]
 8009806:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800980a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	4a18      	ldr	r2, [pc, #96]	; (8009870 <TIM_OC2_SetConfig+0xe8>)
 8009810:	4293      	cmp	r3, r2
 8009812:	d003      	beq.n	800981c <TIM_OC2_SetConfig+0x94>
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	4a17      	ldr	r2, [pc, #92]	; (8009874 <TIM_OC2_SetConfig+0xec>)
 8009818:	4293      	cmp	r3, r2
 800981a:	d113      	bne.n	8009844 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800981c:	693b      	ldr	r3, [r7, #16]
 800981e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009822:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009824:	693b      	ldr	r3, [r7, #16]
 8009826:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800982a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800982c:	683b      	ldr	r3, [r7, #0]
 800982e:	695b      	ldr	r3, [r3, #20]
 8009830:	009b      	lsls	r3, r3, #2
 8009832:	693a      	ldr	r2, [r7, #16]
 8009834:	4313      	orrs	r3, r2
 8009836:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009838:	683b      	ldr	r3, [r7, #0]
 800983a:	699b      	ldr	r3, [r3, #24]
 800983c:	009b      	lsls	r3, r3, #2
 800983e:	693a      	ldr	r2, [r7, #16]
 8009840:	4313      	orrs	r3, r2
 8009842:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	693a      	ldr	r2, [r7, #16]
 8009848:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	68fa      	ldr	r2, [r7, #12]
 800984e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009850:	683b      	ldr	r3, [r7, #0]
 8009852:	685a      	ldr	r2, [r3, #4]
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	697a      	ldr	r2, [r7, #20]
 800985c:	621a      	str	r2, [r3, #32]
}
 800985e:	bf00      	nop
 8009860:	371c      	adds	r7, #28
 8009862:	46bd      	mov	sp, r7
 8009864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009868:	4770      	bx	lr
 800986a:	bf00      	nop
 800986c:	feff8fff 	.word	0xfeff8fff
 8009870:	40010000 	.word	0x40010000
 8009874:	40010400 	.word	0x40010400

08009878 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009878:	b480      	push	{r7}
 800987a:	b087      	sub	sp, #28
 800987c:	af00      	add	r7, sp, #0
 800987e:	6078      	str	r0, [r7, #4]
 8009880:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	6a1b      	ldr	r3, [r3, #32]
 8009886:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	6a1b      	ldr	r3, [r3, #32]
 8009892:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	685b      	ldr	r3, [r3, #4]
 8009898:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	69db      	ldr	r3, [r3, #28]
 800989e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80098a0:	68fa      	ldr	r2, [r7, #12]
 80098a2:	4b2d      	ldr	r3, [pc, #180]	; (8009958 <TIM_OC3_SetConfig+0xe0>)
 80098a4:	4013      	ands	r3, r2
 80098a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	f023 0303 	bic.w	r3, r3, #3
 80098ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80098b0:	683b      	ldr	r3, [r7, #0]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	68fa      	ldr	r2, [r7, #12]
 80098b6:	4313      	orrs	r3, r2
 80098b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80098ba:	697b      	ldr	r3, [r7, #20]
 80098bc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80098c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80098c2:	683b      	ldr	r3, [r7, #0]
 80098c4:	689b      	ldr	r3, [r3, #8]
 80098c6:	021b      	lsls	r3, r3, #8
 80098c8:	697a      	ldr	r2, [r7, #20]
 80098ca:	4313      	orrs	r3, r2
 80098cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	4a22      	ldr	r2, [pc, #136]	; (800995c <TIM_OC3_SetConfig+0xe4>)
 80098d2:	4293      	cmp	r3, r2
 80098d4:	d003      	beq.n	80098de <TIM_OC3_SetConfig+0x66>
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	4a21      	ldr	r2, [pc, #132]	; (8009960 <TIM_OC3_SetConfig+0xe8>)
 80098da:	4293      	cmp	r3, r2
 80098dc:	d10d      	bne.n	80098fa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80098de:	697b      	ldr	r3, [r7, #20]
 80098e0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80098e4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80098e6:	683b      	ldr	r3, [r7, #0]
 80098e8:	68db      	ldr	r3, [r3, #12]
 80098ea:	021b      	lsls	r3, r3, #8
 80098ec:	697a      	ldr	r2, [r7, #20]
 80098ee:	4313      	orrs	r3, r2
 80098f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80098f2:	697b      	ldr	r3, [r7, #20]
 80098f4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80098f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	4a17      	ldr	r2, [pc, #92]	; (800995c <TIM_OC3_SetConfig+0xe4>)
 80098fe:	4293      	cmp	r3, r2
 8009900:	d003      	beq.n	800990a <TIM_OC3_SetConfig+0x92>
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	4a16      	ldr	r2, [pc, #88]	; (8009960 <TIM_OC3_SetConfig+0xe8>)
 8009906:	4293      	cmp	r3, r2
 8009908:	d113      	bne.n	8009932 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800990a:	693b      	ldr	r3, [r7, #16]
 800990c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009910:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009912:	693b      	ldr	r3, [r7, #16]
 8009914:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009918:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800991a:	683b      	ldr	r3, [r7, #0]
 800991c:	695b      	ldr	r3, [r3, #20]
 800991e:	011b      	lsls	r3, r3, #4
 8009920:	693a      	ldr	r2, [r7, #16]
 8009922:	4313      	orrs	r3, r2
 8009924:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009926:	683b      	ldr	r3, [r7, #0]
 8009928:	699b      	ldr	r3, [r3, #24]
 800992a:	011b      	lsls	r3, r3, #4
 800992c:	693a      	ldr	r2, [r7, #16]
 800992e:	4313      	orrs	r3, r2
 8009930:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	693a      	ldr	r2, [r7, #16]
 8009936:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	68fa      	ldr	r2, [r7, #12]
 800993c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800993e:	683b      	ldr	r3, [r7, #0]
 8009940:	685a      	ldr	r2, [r3, #4]
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	697a      	ldr	r2, [r7, #20]
 800994a:	621a      	str	r2, [r3, #32]
}
 800994c:	bf00      	nop
 800994e:	371c      	adds	r7, #28
 8009950:	46bd      	mov	sp, r7
 8009952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009956:	4770      	bx	lr
 8009958:	fffeff8f 	.word	0xfffeff8f
 800995c:	40010000 	.word	0x40010000
 8009960:	40010400 	.word	0x40010400

08009964 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009964:	b480      	push	{r7}
 8009966:	b087      	sub	sp, #28
 8009968:	af00      	add	r7, sp, #0
 800996a:	6078      	str	r0, [r7, #4]
 800996c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	6a1b      	ldr	r3, [r3, #32]
 8009972:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	6a1b      	ldr	r3, [r3, #32]
 800997e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	685b      	ldr	r3, [r3, #4]
 8009984:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	69db      	ldr	r3, [r3, #28]
 800998a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800998c:	68fa      	ldr	r2, [r7, #12]
 800998e:	4b1e      	ldr	r3, [pc, #120]	; (8009a08 <TIM_OC4_SetConfig+0xa4>)
 8009990:	4013      	ands	r3, r2
 8009992:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800999a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800999c:	683b      	ldr	r3, [r7, #0]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	021b      	lsls	r3, r3, #8
 80099a2:	68fa      	ldr	r2, [r7, #12]
 80099a4:	4313      	orrs	r3, r2
 80099a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80099a8:	693b      	ldr	r3, [r7, #16]
 80099aa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80099ae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80099b0:	683b      	ldr	r3, [r7, #0]
 80099b2:	689b      	ldr	r3, [r3, #8]
 80099b4:	031b      	lsls	r3, r3, #12
 80099b6:	693a      	ldr	r2, [r7, #16]
 80099b8:	4313      	orrs	r3, r2
 80099ba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	4a13      	ldr	r2, [pc, #76]	; (8009a0c <TIM_OC4_SetConfig+0xa8>)
 80099c0:	4293      	cmp	r3, r2
 80099c2:	d003      	beq.n	80099cc <TIM_OC4_SetConfig+0x68>
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	4a12      	ldr	r2, [pc, #72]	; (8009a10 <TIM_OC4_SetConfig+0xac>)
 80099c8:	4293      	cmp	r3, r2
 80099ca:	d109      	bne.n	80099e0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80099cc:	697b      	ldr	r3, [r7, #20]
 80099ce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80099d2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80099d4:	683b      	ldr	r3, [r7, #0]
 80099d6:	695b      	ldr	r3, [r3, #20]
 80099d8:	019b      	lsls	r3, r3, #6
 80099da:	697a      	ldr	r2, [r7, #20]
 80099dc:	4313      	orrs	r3, r2
 80099de:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	697a      	ldr	r2, [r7, #20]
 80099e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	68fa      	ldr	r2, [r7, #12]
 80099ea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80099ec:	683b      	ldr	r3, [r7, #0]
 80099ee:	685a      	ldr	r2, [r3, #4]
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	693a      	ldr	r2, [r7, #16]
 80099f8:	621a      	str	r2, [r3, #32]
}
 80099fa:	bf00      	nop
 80099fc:	371c      	adds	r7, #28
 80099fe:	46bd      	mov	sp, r7
 8009a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a04:	4770      	bx	lr
 8009a06:	bf00      	nop
 8009a08:	feff8fff 	.word	0xfeff8fff
 8009a0c:	40010000 	.word	0x40010000
 8009a10:	40010400 	.word	0x40010400

08009a14 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8009a14:	b480      	push	{r7}
 8009a16:	b087      	sub	sp, #28
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	6078      	str	r0, [r7, #4]
 8009a1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	6a1b      	ldr	r3, [r3, #32]
 8009a22:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	6a1b      	ldr	r3, [r3, #32]
 8009a2e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	685b      	ldr	r3, [r3, #4]
 8009a34:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009a3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009a3c:	68fa      	ldr	r2, [r7, #12]
 8009a3e:	4b1b      	ldr	r3, [pc, #108]	; (8009aac <TIM_OC5_SetConfig+0x98>)
 8009a40:	4013      	ands	r3, r2
 8009a42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009a44:	683b      	ldr	r3, [r7, #0]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	68fa      	ldr	r2, [r7, #12]
 8009a4a:	4313      	orrs	r3, r2
 8009a4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009a4e:	693b      	ldr	r3, [r7, #16]
 8009a50:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8009a54:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009a56:	683b      	ldr	r3, [r7, #0]
 8009a58:	689b      	ldr	r3, [r3, #8]
 8009a5a:	041b      	lsls	r3, r3, #16
 8009a5c:	693a      	ldr	r2, [r7, #16]
 8009a5e:	4313      	orrs	r3, r2
 8009a60:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	4a12      	ldr	r2, [pc, #72]	; (8009ab0 <TIM_OC5_SetConfig+0x9c>)
 8009a66:	4293      	cmp	r3, r2
 8009a68:	d003      	beq.n	8009a72 <TIM_OC5_SetConfig+0x5e>
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	4a11      	ldr	r2, [pc, #68]	; (8009ab4 <TIM_OC5_SetConfig+0xa0>)
 8009a6e:	4293      	cmp	r3, r2
 8009a70:	d109      	bne.n	8009a86 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009a72:	697b      	ldr	r3, [r7, #20]
 8009a74:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009a78:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009a7a:	683b      	ldr	r3, [r7, #0]
 8009a7c:	695b      	ldr	r3, [r3, #20]
 8009a7e:	021b      	lsls	r3, r3, #8
 8009a80:	697a      	ldr	r2, [r7, #20]
 8009a82:	4313      	orrs	r3, r2
 8009a84:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	697a      	ldr	r2, [r7, #20]
 8009a8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	68fa      	ldr	r2, [r7, #12]
 8009a90:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009a92:	683b      	ldr	r3, [r7, #0]
 8009a94:	685a      	ldr	r2, [r3, #4]
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	693a      	ldr	r2, [r7, #16]
 8009a9e:	621a      	str	r2, [r3, #32]
}
 8009aa0:	bf00      	nop
 8009aa2:	371c      	adds	r7, #28
 8009aa4:	46bd      	mov	sp, r7
 8009aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aaa:	4770      	bx	lr
 8009aac:	fffeff8f 	.word	0xfffeff8f
 8009ab0:	40010000 	.word	0x40010000
 8009ab4:	40010400 	.word	0x40010400

08009ab8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8009ab8:	b480      	push	{r7}
 8009aba:	b087      	sub	sp, #28
 8009abc:	af00      	add	r7, sp, #0
 8009abe:	6078      	str	r0, [r7, #4]
 8009ac0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	6a1b      	ldr	r3, [r3, #32]
 8009ac6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	6a1b      	ldr	r3, [r3, #32]
 8009ad2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	685b      	ldr	r3, [r3, #4]
 8009ad8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009ade:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009ae0:	68fa      	ldr	r2, [r7, #12]
 8009ae2:	4b1c      	ldr	r3, [pc, #112]	; (8009b54 <TIM_OC6_SetConfig+0x9c>)
 8009ae4:	4013      	ands	r3, r2
 8009ae6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009ae8:	683b      	ldr	r3, [r7, #0]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	021b      	lsls	r3, r3, #8
 8009aee:	68fa      	ldr	r2, [r7, #12]
 8009af0:	4313      	orrs	r3, r2
 8009af2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009af4:	693b      	ldr	r3, [r7, #16]
 8009af6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009afa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009afc:	683b      	ldr	r3, [r7, #0]
 8009afe:	689b      	ldr	r3, [r3, #8]
 8009b00:	051b      	lsls	r3, r3, #20
 8009b02:	693a      	ldr	r2, [r7, #16]
 8009b04:	4313      	orrs	r3, r2
 8009b06:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	4a13      	ldr	r2, [pc, #76]	; (8009b58 <TIM_OC6_SetConfig+0xa0>)
 8009b0c:	4293      	cmp	r3, r2
 8009b0e:	d003      	beq.n	8009b18 <TIM_OC6_SetConfig+0x60>
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	4a12      	ldr	r2, [pc, #72]	; (8009b5c <TIM_OC6_SetConfig+0xa4>)
 8009b14:	4293      	cmp	r3, r2
 8009b16:	d109      	bne.n	8009b2c <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009b18:	697b      	ldr	r3, [r7, #20]
 8009b1a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009b1e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009b20:	683b      	ldr	r3, [r7, #0]
 8009b22:	695b      	ldr	r3, [r3, #20]
 8009b24:	029b      	lsls	r3, r3, #10
 8009b26:	697a      	ldr	r2, [r7, #20]
 8009b28:	4313      	orrs	r3, r2
 8009b2a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	697a      	ldr	r2, [r7, #20]
 8009b30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	68fa      	ldr	r2, [r7, #12]
 8009b36:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009b38:	683b      	ldr	r3, [r7, #0]
 8009b3a:	685a      	ldr	r2, [r3, #4]
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	693a      	ldr	r2, [r7, #16]
 8009b44:	621a      	str	r2, [r3, #32]
}
 8009b46:	bf00      	nop
 8009b48:	371c      	adds	r7, #28
 8009b4a:	46bd      	mov	sp, r7
 8009b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b50:	4770      	bx	lr
 8009b52:	bf00      	nop
 8009b54:	feff8fff 	.word	0xfeff8fff
 8009b58:	40010000 	.word	0x40010000
 8009b5c:	40010400 	.word	0x40010400

08009b60 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8009b60:	b580      	push	{r7, lr}
 8009b62:	b086      	sub	sp, #24
 8009b64:	af00      	add	r7, sp, #0
 8009b66:	6078      	str	r0, [r7, #4]
 8009b68:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	689b      	ldr	r3, [r3, #8]
 8009b70:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009b72:	697b      	ldr	r3, [r7, #20]
 8009b74:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009b78:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8009b7a:	683b      	ldr	r3, [r7, #0]
 8009b7c:	685b      	ldr	r3, [r3, #4]
 8009b7e:	697a      	ldr	r2, [r7, #20]
 8009b80:	4313      	orrs	r3, r2
 8009b82:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8009b84:	697a      	ldr	r2, [r7, #20]
 8009b86:	4b3d      	ldr	r3, [pc, #244]	; (8009c7c <TIM_SlaveTimer_SetConfig+0x11c>)
 8009b88:	4013      	ands	r3, r2
 8009b8a:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8009b8c:	683b      	ldr	r3, [r7, #0]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	697a      	ldr	r2, [r7, #20]
 8009b92:	4313      	orrs	r3, r2
 8009b94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	697a      	ldr	r2, [r7, #20]
 8009b9c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8009b9e:	683b      	ldr	r3, [r7, #0]
 8009ba0:	685b      	ldr	r3, [r3, #4]
 8009ba2:	2b70      	cmp	r3, #112	; 0x70
 8009ba4:	d01a      	beq.n	8009bdc <TIM_SlaveTimer_SetConfig+0x7c>
 8009ba6:	2b70      	cmp	r3, #112	; 0x70
 8009ba8:	d860      	bhi.n	8009c6c <TIM_SlaveTimer_SetConfig+0x10c>
 8009baa:	2b60      	cmp	r3, #96	; 0x60
 8009bac:	d054      	beq.n	8009c58 <TIM_SlaveTimer_SetConfig+0xf8>
 8009bae:	2b60      	cmp	r3, #96	; 0x60
 8009bb0:	d85c      	bhi.n	8009c6c <TIM_SlaveTimer_SetConfig+0x10c>
 8009bb2:	2b50      	cmp	r3, #80	; 0x50
 8009bb4:	d046      	beq.n	8009c44 <TIM_SlaveTimer_SetConfig+0xe4>
 8009bb6:	2b50      	cmp	r3, #80	; 0x50
 8009bb8:	d858      	bhi.n	8009c6c <TIM_SlaveTimer_SetConfig+0x10c>
 8009bba:	2b40      	cmp	r3, #64	; 0x40
 8009bbc:	d019      	beq.n	8009bf2 <TIM_SlaveTimer_SetConfig+0x92>
 8009bbe:	2b40      	cmp	r3, #64	; 0x40
 8009bc0:	d854      	bhi.n	8009c6c <TIM_SlaveTimer_SetConfig+0x10c>
 8009bc2:	2b30      	cmp	r3, #48	; 0x30
 8009bc4:	d054      	beq.n	8009c70 <TIM_SlaveTimer_SetConfig+0x110>
 8009bc6:	2b30      	cmp	r3, #48	; 0x30
 8009bc8:	d850      	bhi.n	8009c6c <TIM_SlaveTimer_SetConfig+0x10c>
 8009bca:	2b20      	cmp	r3, #32
 8009bcc:	d050      	beq.n	8009c70 <TIM_SlaveTimer_SetConfig+0x110>
 8009bce:	2b20      	cmp	r3, #32
 8009bd0:	d84c      	bhi.n	8009c6c <TIM_SlaveTimer_SetConfig+0x10c>
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d04c      	beq.n	8009c70 <TIM_SlaveTimer_SetConfig+0x110>
 8009bd6:	2b10      	cmp	r3, #16
 8009bd8:	d04a      	beq.n	8009c70 <TIM_SlaveTimer_SetConfig+0x110>
        assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
        break;
      }

    default:
      break;
 8009bda:	e047      	b.n	8009c6c <TIM_SlaveTimer_SetConfig+0x10c>
      TIM_ETR_SetConfig(htim->Instance,
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	6818      	ldr	r0, [r3, #0]
 8009be0:	683b      	ldr	r3, [r7, #0]
 8009be2:	68d9      	ldr	r1, [r3, #12]
 8009be4:	683b      	ldr	r3, [r7, #0]
 8009be6:	689a      	ldr	r2, [r3, #8]
 8009be8:	683b      	ldr	r3, [r7, #0]
 8009bea:	691b      	ldr	r3, [r3, #16]
 8009bec:	f000 f8c2 	bl	8009d74 <TIM_ETR_SetConfig>
      break;
 8009bf0:	e03f      	b.n	8009c72 <TIM_SlaveTimer_SetConfig+0x112>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8009bf2:	683b      	ldr	r3, [r7, #0]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	2b05      	cmp	r3, #5
 8009bf8:	d101      	bne.n	8009bfe <TIM_SlaveTimer_SetConfig+0x9e>
        return HAL_ERROR;
 8009bfa:	2301      	movs	r3, #1
 8009bfc:	e03a      	b.n	8009c74 <TIM_SlaveTimer_SetConfig+0x114>
      tmpccer = htim->Instance->CCER;
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	6a1b      	ldr	r3, [r3, #32]
 8009c04:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	6a1a      	ldr	r2, [r3, #32]
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	f022 0201 	bic.w	r2, r2, #1
 8009c14:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	699b      	ldr	r3, [r3, #24]
 8009c1c:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009c24:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8009c26:	683b      	ldr	r3, [r7, #0]
 8009c28:	691b      	ldr	r3, [r3, #16]
 8009c2a:	011b      	lsls	r3, r3, #4
 8009c2c:	68fa      	ldr	r2, [r7, #12]
 8009c2e:	4313      	orrs	r3, r2
 8009c30:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	68fa      	ldr	r2, [r7, #12]
 8009c38:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	693a      	ldr	r2, [r7, #16]
 8009c40:	621a      	str	r2, [r3, #32]
      break;
 8009c42:	e016      	b.n	8009c72 <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	6818      	ldr	r0, [r3, #0]
 8009c48:	683b      	ldr	r3, [r7, #0]
 8009c4a:	6899      	ldr	r1, [r3, #8]
 8009c4c:	683b      	ldr	r3, [r7, #0]
 8009c4e:	691b      	ldr	r3, [r3, #16]
 8009c50:	461a      	mov	r2, r3
 8009c52:	f000 f815 	bl	8009c80 <TIM_TI1_ConfigInputStage>
      break;
 8009c56:	e00c      	b.n	8009c72 <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	6818      	ldr	r0, [r3, #0]
 8009c5c:	683b      	ldr	r3, [r7, #0]
 8009c5e:	6899      	ldr	r1, [r3, #8]
 8009c60:	683b      	ldr	r3, [r7, #0]
 8009c62:	691b      	ldr	r3, [r3, #16]
 8009c64:	461a      	mov	r2, r3
 8009c66:	f000 f83a 	bl	8009cde <TIM_TI2_ConfigInputStage>
      break;
 8009c6a:	e002      	b.n	8009c72 <TIM_SlaveTimer_SetConfig+0x112>
      break;
 8009c6c:	bf00      	nop
 8009c6e:	e000      	b.n	8009c72 <TIM_SlaveTimer_SetConfig+0x112>
        break;
 8009c70:	bf00      	nop
  }
  return HAL_OK;
 8009c72:	2300      	movs	r3, #0
}
 8009c74:	4618      	mov	r0, r3
 8009c76:	3718      	adds	r7, #24
 8009c78:	46bd      	mov	sp, r7
 8009c7a:	bd80      	pop	{r7, pc}
 8009c7c:	fffefff8 	.word	0xfffefff8

08009c80 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009c80:	b480      	push	{r7}
 8009c82:	b087      	sub	sp, #28
 8009c84:	af00      	add	r7, sp, #0
 8009c86:	60f8      	str	r0, [r7, #12]
 8009c88:	60b9      	str	r1, [r7, #8]
 8009c8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	6a1b      	ldr	r3, [r3, #32]
 8009c90:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	6a1b      	ldr	r3, [r3, #32]
 8009c96:	f023 0201 	bic.w	r2, r3, #1
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	699b      	ldr	r3, [r3, #24]
 8009ca2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009ca4:	693b      	ldr	r3, [r7, #16]
 8009ca6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009caa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	011b      	lsls	r3, r3, #4
 8009cb0:	693a      	ldr	r2, [r7, #16]
 8009cb2:	4313      	orrs	r3, r2
 8009cb4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009cb6:	697b      	ldr	r3, [r7, #20]
 8009cb8:	f023 030a 	bic.w	r3, r3, #10
 8009cbc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009cbe:	697a      	ldr	r2, [r7, #20]
 8009cc0:	68bb      	ldr	r3, [r7, #8]
 8009cc2:	4313      	orrs	r3, r2
 8009cc4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	693a      	ldr	r2, [r7, #16]
 8009cca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	697a      	ldr	r2, [r7, #20]
 8009cd0:	621a      	str	r2, [r3, #32]
}
 8009cd2:	bf00      	nop
 8009cd4:	371c      	adds	r7, #28
 8009cd6:	46bd      	mov	sp, r7
 8009cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cdc:	4770      	bx	lr

08009cde <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009cde:	b480      	push	{r7}
 8009ce0:	b087      	sub	sp, #28
 8009ce2:	af00      	add	r7, sp, #0
 8009ce4:	60f8      	str	r0, [r7, #12]
 8009ce6:	60b9      	str	r1, [r7, #8]
 8009ce8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	6a1b      	ldr	r3, [r3, #32]
 8009cee:	f023 0210 	bic.w	r2, r3, #16
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	699b      	ldr	r3, [r3, #24]
 8009cfa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	6a1b      	ldr	r3, [r3, #32]
 8009d00:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009d02:	697b      	ldr	r3, [r7, #20]
 8009d04:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009d08:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	031b      	lsls	r3, r3, #12
 8009d0e:	697a      	ldr	r2, [r7, #20]
 8009d10:	4313      	orrs	r3, r2
 8009d12:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009d14:	693b      	ldr	r3, [r7, #16]
 8009d16:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009d1a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009d1c:	68bb      	ldr	r3, [r7, #8]
 8009d1e:	011b      	lsls	r3, r3, #4
 8009d20:	693a      	ldr	r2, [r7, #16]
 8009d22:	4313      	orrs	r3, r2
 8009d24:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	697a      	ldr	r2, [r7, #20]
 8009d2a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	693a      	ldr	r2, [r7, #16]
 8009d30:	621a      	str	r2, [r3, #32]
}
 8009d32:	bf00      	nop
 8009d34:	371c      	adds	r7, #28
 8009d36:	46bd      	mov	sp, r7
 8009d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d3c:	4770      	bx	lr

08009d3e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009d3e:	b480      	push	{r7}
 8009d40:	b085      	sub	sp, #20
 8009d42:	af00      	add	r7, sp, #0
 8009d44:	6078      	str	r0, [r7, #4]
 8009d46:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	689b      	ldr	r3, [r3, #8]
 8009d4c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009d54:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009d56:	683a      	ldr	r2, [r7, #0]
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	4313      	orrs	r3, r2
 8009d5c:	f043 0307 	orr.w	r3, r3, #7
 8009d60:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	68fa      	ldr	r2, [r7, #12]
 8009d66:	609a      	str	r2, [r3, #8]
}
 8009d68:	bf00      	nop
 8009d6a:	3714      	adds	r7, #20
 8009d6c:	46bd      	mov	sp, r7
 8009d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d72:	4770      	bx	lr

08009d74 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009d74:	b480      	push	{r7}
 8009d76:	b087      	sub	sp, #28
 8009d78:	af00      	add	r7, sp, #0
 8009d7a:	60f8      	str	r0, [r7, #12]
 8009d7c:	60b9      	str	r1, [r7, #8]
 8009d7e:	607a      	str	r2, [r7, #4]
 8009d80:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	689b      	ldr	r3, [r3, #8]
 8009d86:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009d88:	697b      	ldr	r3, [r7, #20]
 8009d8a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009d8e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009d90:	683b      	ldr	r3, [r7, #0]
 8009d92:	021a      	lsls	r2, r3, #8
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	431a      	orrs	r2, r3
 8009d98:	68bb      	ldr	r3, [r7, #8]
 8009d9a:	4313      	orrs	r3, r2
 8009d9c:	697a      	ldr	r2, [r7, #20]
 8009d9e:	4313      	orrs	r3, r2
 8009da0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	697a      	ldr	r2, [r7, #20]
 8009da6:	609a      	str	r2, [r3, #8]
}
 8009da8:	bf00      	nop
 8009daa:	371c      	adds	r7, #28
 8009dac:	46bd      	mov	sp, r7
 8009dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db2:	4770      	bx	lr

08009db4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009db4:	b480      	push	{r7}
 8009db6:	b087      	sub	sp, #28
 8009db8:	af00      	add	r7, sp, #0
 8009dba:	60f8      	str	r0, [r7, #12]
 8009dbc:	60b9      	str	r1, [r7, #8]
 8009dbe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009dc0:	68bb      	ldr	r3, [r7, #8]
 8009dc2:	f003 031f 	and.w	r3, r3, #31
 8009dc6:	2201      	movs	r2, #1
 8009dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8009dcc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	6a1a      	ldr	r2, [r3, #32]
 8009dd2:	697b      	ldr	r3, [r7, #20]
 8009dd4:	43db      	mvns	r3, r3
 8009dd6:	401a      	ands	r2, r3
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	6a1a      	ldr	r2, [r3, #32]
 8009de0:	68bb      	ldr	r3, [r7, #8]
 8009de2:	f003 031f 	and.w	r3, r3, #31
 8009de6:	6879      	ldr	r1, [r7, #4]
 8009de8:	fa01 f303 	lsl.w	r3, r1, r3
 8009dec:	431a      	orrs	r2, r3
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	621a      	str	r2, [r3, #32]
}
 8009df2:	bf00      	nop
 8009df4:	371c      	adds	r7, #28
 8009df6:	46bd      	mov	sp, r7
 8009df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dfc:	4770      	bx	lr
	...

08009e00 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009e00:	b580      	push	{r7, lr}
 8009e02:	b084      	sub	sp, #16
 8009e04:	af00      	add	r7, sp, #0
 8009e06:	6078      	str	r0, [r7, #4]
 8009e08:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009e0a:	683b      	ldr	r3, [r7, #0]
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d109      	bne.n	8009e24 <HAL_TIMEx_PWMN_Start+0x24>
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009e16:	b2db      	uxtb	r3, r3
 8009e18:	2b01      	cmp	r3, #1
 8009e1a:	bf14      	ite	ne
 8009e1c:	2301      	movne	r3, #1
 8009e1e:	2300      	moveq	r3, #0
 8009e20:	b2db      	uxtb	r3, r3
 8009e22:	e022      	b.n	8009e6a <HAL_TIMEx_PWMN_Start+0x6a>
 8009e24:	683b      	ldr	r3, [r7, #0]
 8009e26:	2b04      	cmp	r3, #4
 8009e28:	d109      	bne.n	8009e3e <HAL_TIMEx_PWMN_Start+0x3e>
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009e30:	b2db      	uxtb	r3, r3
 8009e32:	2b01      	cmp	r3, #1
 8009e34:	bf14      	ite	ne
 8009e36:	2301      	movne	r3, #1
 8009e38:	2300      	moveq	r3, #0
 8009e3a:	b2db      	uxtb	r3, r3
 8009e3c:	e015      	b.n	8009e6a <HAL_TIMEx_PWMN_Start+0x6a>
 8009e3e:	683b      	ldr	r3, [r7, #0]
 8009e40:	2b08      	cmp	r3, #8
 8009e42:	d109      	bne.n	8009e58 <HAL_TIMEx_PWMN_Start+0x58>
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8009e4a:	b2db      	uxtb	r3, r3
 8009e4c:	2b01      	cmp	r3, #1
 8009e4e:	bf14      	ite	ne
 8009e50:	2301      	movne	r3, #1
 8009e52:	2300      	moveq	r3, #0
 8009e54:	b2db      	uxtb	r3, r3
 8009e56:	e008      	b.n	8009e6a <HAL_TIMEx_PWMN_Start+0x6a>
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8009e5e:	b2db      	uxtb	r3, r3
 8009e60:	2b01      	cmp	r3, #1
 8009e62:	bf14      	ite	ne
 8009e64:	2301      	movne	r3, #1
 8009e66:	2300      	moveq	r3, #0
 8009e68:	b2db      	uxtb	r3, r3
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d001      	beq.n	8009e72 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8009e6e:	2301      	movs	r3, #1
 8009e70:	e073      	b.n	8009f5a <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009e72:	683b      	ldr	r3, [r7, #0]
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d104      	bne.n	8009e82 <HAL_TIMEx_PWMN_Start+0x82>
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	2202      	movs	r2, #2
 8009e7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009e80:	e013      	b.n	8009eaa <HAL_TIMEx_PWMN_Start+0xaa>
 8009e82:	683b      	ldr	r3, [r7, #0]
 8009e84:	2b04      	cmp	r3, #4
 8009e86:	d104      	bne.n	8009e92 <HAL_TIMEx_PWMN_Start+0x92>
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	2202      	movs	r2, #2
 8009e8c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009e90:	e00b      	b.n	8009eaa <HAL_TIMEx_PWMN_Start+0xaa>
 8009e92:	683b      	ldr	r3, [r7, #0]
 8009e94:	2b08      	cmp	r3, #8
 8009e96:	d104      	bne.n	8009ea2 <HAL_TIMEx_PWMN_Start+0xa2>
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	2202      	movs	r2, #2
 8009e9c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009ea0:	e003      	b.n	8009eaa <HAL_TIMEx_PWMN_Start+0xaa>
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	2202      	movs	r2, #2
 8009ea6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	2204      	movs	r2, #4
 8009eb0:	6839      	ldr	r1, [r7, #0]
 8009eb2:	4618      	mov	r0, r3
 8009eb4:	f000 f990 	bl	800a1d8 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009ec6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	4a25      	ldr	r2, [pc, #148]	; (8009f64 <HAL_TIMEx_PWMN_Start+0x164>)
 8009ece:	4293      	cmp	r3, r2
 8009ed0:	d022      	beq.n	8009f18 <HAL_TIMEx_PWMN_Start+0x118>
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009eda:	d01d      	beq.n	8009f18 <HAL_TIMEx_PWMN_Start+0x118>
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	4a21      	ldr	r2, [pc, #132]	; (8009f68 <HAL_TIMEx_PWMN_Start+0x168>)
 8009ee2:	4293      	cmp	r3, r2
 8009ee4:	d018      	beq.n	8009f18 <HAL_TIMEx_PWMN_Start+0x118>
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	4a20      	ldr	r2, [pc, #128]	; (8009f6c <HAL_TIMEx_PWMN_Start+0x16c>)
 8009eec:	4293      	cmp	r3, r2
 8009eee:	d013      	beq.n	8009f18 <HAL_TIMEx_PWMN_Start+0x118>
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	4a1e      	ldr	r2, [pc, #120]	; (8009f70 <HAL_TIMEx_PWMN_Start+0x170>)
 8009ef6:	4293      	cmp	r3, r2
 8009ef8:	d00e      	beq.n	8009f18 <HAL_TIMEx_PWMN_Start+0x118>
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	4a1d      	ldr	r2, [pc, #116]	; (8009f74 <HAL_TIMEx_PWMN_Start+0x174>)
 8009f00:	4293      	cmp	r3, r2
 8009f02:	d009      	beq.n	8009f18 <HAL_TIMEx_PWMN_Start+0x118>
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	4a1b      	ldr	r2, [pc, #108]	; (8009f78 <HAL_TIMEx_PWMN_Start+0x178>)
 8009f0a:	4293      	cmp	r3, r2
 8009f0c:	d004      	beq.n	8009f18 <HAL_TIMEx_PWMN_Start+0x118>
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	4a1a      	ldr	r2, [pc, #104]	; (8009f7c <HAL_TIMEx_PWMN_Start+0x17c>)
 8009f14:	4293      	cmp	r3, r2
 8009f16:	d115      	bne.n	8009f44 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	689a      	ldr	r2, [r3, #8]
 8009f1e:	4b18      	ldr	r3, [pc, #96]	; (8009f80 <HAL_TIMEx_PWMN_Start+0x180>)
 8009f20:	4013      	ands	r3, r2
 8009f22:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	2b06      	cmp	r3, #6
 8009f28:	d015      	beq.n	8009f56 <HAL_TIMEx_PWMN_Start+0x156>
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009f30:	d011      	beq.n	8009f56 <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	681a      	ldr	r2, [r3, #0]
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	f042 0201 	orr.w	r2, r2, #1
 8009f40:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009f42:	e008      	b.n	8009f56 <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	681a      	ldr	r2, [r3, #0]
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	f042 0201 	orr.w	r2, r2, #1
 8009f52:	601a      	str	r2, [r3, #0]
 8009f54:	e000      	b.n	8009f58 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009f56:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009f58:	2300      	movs	r3, #0
}
 8009f5a:	4618      	mov	r0, r3
 8009f5c:	3710      	adds	r7, #16
 8009f5e:	46bd      	mov	sp, r7
 8009f60:	bd80      	pop	{r7, pc}
 8009f62:	bf00      	nop
 8009f64:	40010000 	.word	0x40010000
 8009f68:	40000400 	.word	0x40000400
 8009f6c:	40000800 	.word	0x40000800
 8009f70:	40000c00 	.word	0x40000c00
 8009f74:	40010400 	.word	0x40010400
 8009f78:	40014000 	.word	0x40014000
 8009f7c:	40001800 	.word	0x40001800
 8009f80:	00010007 	.word	0x00010007

08009f84 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009f84:	b480      	push	{r7}
 8009f86:	b085      	sub	sp, #20
 8009f88:	af00      	add	r7, sp, #0
 8009f8a:	6078      	str	r0, [r7, #4]
 8009f8c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009f94:	2b01      	cmp	r3, #1
 8009f96:	d101      	bne.n	8009f9c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009f98:	2302      	movs	r3, #2
 8009f9a:	e06d      	b.n	800a078 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	2201      	movs	r2, #1
 8009fa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	2202      	movs	r2, #2
 8009fa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	685b      	ldr	r3, [r3, #4]
 8009fb2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	689b      	ldr	r3, [r3, #8]
 8009fba:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	4a30      	ldr	r2, [pc, #192]	; (800a084 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009fc2:	4293      	cmp	r3, r2
 8009fc4:	d004      	beq.n	8009fd0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	4a2f      	ldr	r2, [pc, #188]	; (800a088 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009fcc:	4293      	cmp	r3, r2
 8009fce:	d108      	bne.n	8009fe2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009fd6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009fd8:	683b      	ldr	r3, [r7, #0]
 8009fda:	685b      	ldr	r3, [r3, #4]
 8009fdc:	68fa      	ldr	r2, [r7, #12]
 8009fde:	4313      	orrs	r3, r2
 8009fe0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009fe8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009fea:	683b      	ldr	r3, [r7, #0]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	68fa      	ldr	r2, [r7, #12]
 8009ff0:	4313      	orrs	r3, r2
 8009ff2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	68fa      	ldr	r2, [r7, #12]
 8009ffa:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	4a20      	ldr	r2, [pc, #128]	; (800a084 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a002:	4293      	cmp	r3, r2
 800a004:	d022      	beq.n	800a04c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a00e:	d01d      	beq.n	800a04c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	4a1d      	ldr	r2, [pc, #116]	; (800a08c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800a016:	4293      	cmp	r3, r2
 800a018:	d018      	beq.n	800a04c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	4a1c      	ldr	r2, [pc, #112]	; (800a090 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800a020:	4293      	cmp	r3, r2
 800a022:	d013      	beq.n	800a04c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	4a1a      	ldr	r2, [pc, #104]	; (800a094 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800a02a:	4293      	cmp	r3, r2
 800a02c:	d00e      	beq.n	800a04c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	4a15      	ldr	r2, [pc, #84]	; (800a088 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a034:	4293      	cmp	r3, r2
 800a036:	d009      	beq.n	800a04c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	4a16      	ldr	r2, [pc, #88]	; (800a098 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a03e:	4293      	cmp	r3, r2
 800a040:	d004      	beq.n	800a04c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	4a15      	ldr	r2, [pc, #84]	; (800a09c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a048:	4293      	cmp	r3, r2
 800a04a:	d10c      	bne.n	800a066 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a04c:	68bb      	ldr	r3, [r7, #8]
 800a04e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a052:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a054:	683b      	ldr	r3, [r7, #0]
 800a056:	689b      	ldr	r3, [r3, #8]
 800a058:	68ba      	ldr	r2, [r7, #8]
 800a05a:	4313      	orrs	r3, r2
 800a05c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	68ba      	ldr	r2, [r7, #8]
 800a064:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	2201      	movs	r2, #1
 800a06a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	2200      	movs	r2, #0
 800a072:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a076:	2300      	movs	r3, #0
}
 800a078:	4618      	mov	r0, r3
 800a07a:	3714      	adds	r7, #20
 800a07c:	46bd      	mov	sp, r7
 800a07e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a082:	4770      	bx	lr
 800a084:	40010000 	.word	0x40010000
 800a088:	40010400 	.word	0x40010400
 800a08c:	40000400 	.word	0x40000400
 800a090:	40000800 	.word	0x40000800
 800a094:	40000c00 	.word	0x40000c00
 800a098:	40014000 	.word	0x40014000
 800a09c:	40001800 	.word	0x40001800

0800a0a0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a0a0:	b480      	push	{r7}
 800a0a2:	b085      	sub	sp, #20
 800a0a4:	af00      	add	r7, sp, #0
 800a0a6:	6078      	str	r0, [r7, #4]
 800a0a8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a0aa:	2300      	movs	r3, #0
 800a0ac:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a0b4:	2b01      	cmp	r3, #1
 800a0b6:	d101      	bne.n	800a0bc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a0b8:	2302      	movs	r3, #2
 800a0ba:	e065      	b.n	800a188 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	2201      	movs	r2, #1
 800a0c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800a0ca:	683b      	ldr	r3, [r7, #0]
 800a0cc:	68db      	ldr	r3, [r3, #12]
 800a0ce:	4313      	orrs	r3, r2
 800a0d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a0d8:	683b      	ldr	r3, [r7, #0]
 800a0da:	689b      	ldr	r3, [r3, #8]
 800a0dc:	4313      	orrs	r3, r2
 800a0de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800a0e6:	683b      	ldr	r3, [r7, #0]
 800a0e8:	685b      	ldr	r3, [r3, #4]
 800a0ea:	4313      	orrs	r3, r2
 800a0ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800a0f4:	683b      	ldr	r3, [r7, #0]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	4313      	orrs	r3, r2
 800a0fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a102:	683b      	ldr	r3, [r7, #0]
 800a104:	691b      	ldr	r3, [r3, #16]
 800a106:	4313      	orrs	r3, r2
 800a108:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800a110:	683b      	ldr	r3, [r7, #0]
 800a112:	695b      	ldr	r3, [r3, #20]
 800a114:	4313      	orrs	r3, r2
 800a116:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800a11e:	683b      	ldr	r3, [r7, #0]
 800a120:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a122:	4313      	orrs	r3, r2
 800a124:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800a12c:	683b      	ldr	r3, [r7, #0]
 800a12e:	699b      	ldr	r3, [r3, #24]
 800a130:	041b      	lsls	r3, r3, #16
 800a132:	4313      	orrs	r3, r2
 800a134:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	4a16      	ldr	r2, [pc, #88]	; (800a194 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800a13c:	4293      	cmp	r3, r2
 800a13e:	d004      	beq.n	800a14a <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	4a14      	ldr	r2, [pc, #80]	; (800a198 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800a146:	4293      	cmp	r3, r2
 800a148:	d115      	bne.n	800a176 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800a150:	683b      	ldr	r3, [r7, #0]
 800a152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a154:	051b      	lsls	r3, r3, #20
 800a156:	4313      	orrs	r3, r2
 800a158:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800a160:	683b      	ldr	r3, [r7, #0]
 800a162:	69db      	ldr	r3, [r3, #28]
 800a164:	4313      	orrs	r3, r2
 800a166:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800a16e:	683b      	ldr	r3, [r7, #0]
 800a170:	6a1b      	ldr	r3, [r3, #32]
 800a172:	4313      	orrs	r3, r2
 800a174:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	68fa      	ldr	r2, [r7, #12]
 800a17c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	2200      	movs	r2, #0
 800a182:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a186:	2300      	movs	r3, #0
}
 800a188:	4618      	mov	r0, r3
 800a18a:	3714      	adds	r7, #20
 800a18c:	46bd      	mov	sp, r7
 800a18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a192:	4770      	bx	lr
 800a194:	40010000 	.word	0x40010000
 800a198:	40010400 	.word	0x40010400

0800a19c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a19c:	b480      	push	{r7}
 800a19e:	b083      	sub	sp, #12
 800a1a0:	af00      	add	r7, sp, #0
 800a1a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a1a4:	bf00      	nop
 800a1a6:	370c      	adds	r7, #12
 800a1a8:	46bd      	mov	sp, r7
 800a1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ae:	4770      	bx	lr

0800a1b0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a1b0:	b480      	push	{r7}
 800a1b2:	b083      	sub	sp, #12
 800a1b4:	af00      	add	r7, sp, #0
 800a1b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a1b8:	bf00      	nop
 800a1ba:	370c      	adds	r7, #12
 800a1bc:	46bd      	mov	sp, r7
 800a1be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c2:	4770      	bx	lr

0800a1c4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a1c4:	b480      	push	{r7}
 800a1c6:	b083      	sub	sp, #12
 800a1c8:	af00      	add	r7, sp, #0
 800a1ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a1cc:	bf00      	nop
 800a1ce:	370c      	adds	r7, #12
 800a1d0:	46bd      	mov	sp, r7
 800a1d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d6:	4770      	bx	lr

0800a1d8 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800a1d8:	b480      	push	{r7}
 800a1da:	b087      	sub	sp, #28
 800a1dc:	af00      	add	r7, sp, #0
 800a1de:	60f8      	str	r0, [r7, #12]
 800a1e0:	60b9      	str	r1, [r7, #8]
 800a1e2:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a1e4:	68bb      	ldr	r3, [r7, #8]
 800a1e6:	f003 031f 	and.w	r3, r3, #31
 800a1ea:	2204      	movs	r2, #4
 800a1ec:	fa02 f303 	lsl.w	r3, r2, r3
 800a1f0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	6a1a      	ldr	r2, [r3, #32]
 800a1f6:	697b      	ldr	r3, [r7, #20]
 800a1f8:	43db      	mvns	r3, r3
 800a1fa:	401a      	ands	r2, r3
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	6a1a      	ldr	r2, [r3, #32]
 800a204:	68bb      	ldr	r3, [r7, #8]
 800a206:	f003 031f 	and.w	r3, r3, #31
 800a20a:	6879      	ldr	r1, [r7, #4]
 800a20c:	fa01 f303 	lsl.w	r3, r1, r3
 800a210:	431a      	orrs	r2, r3
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	621a      	str	r2, [r3, #32]
}
 800a216:	bf00      	nop
 800a218:	371c      	adds	r7, #28
 800a21a:	46bd      	mov	sp, r7
 800a21c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a220:	4770      	bx	lr

0800a222 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a222:	b580      	push	{r7, lr}
 800a224:	b082      	sub	sp, #8
 800a226:	af00      	add	r7, sp, #0
 800a228:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d101      	bne.n	800a234 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a230:	2301      	movs	r3, #1
 800a232:	e040      	b.n	800a2b6 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d106      	bne.n	800a24a <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	2200      	movs	r2, #0
 800a240:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a244:	6878      	ldr	r0, [r7, #4]
 800a246:	f7fa fecf 	bl	8004fe8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	2224      	movs	r2, #36	; 0x24
 800a24e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	681a      	ldr	r2, [r3, #0]
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	f022 0201 	bic.w	r2, r2, #1
 800a25e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a260:	6878      	ldr	r0, [r7, #4]
 800a262:	f000 f8bf 	bl	800a3e4 <UART_SetConfig>
 800a266:	4603      	mov	r3, r0
 800a268:	2b01      	cmp	r3, #1
 800a26a:	d101      	bne.n	800a270 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800a26c:	2301      	movs	r3, #1
 800a26e:	e022      	b.n	800a2b6 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a274:	2b00      	cmp	r3, #0
 800a276:	d002      	beq.n	800a27e <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800a278:	6878      	ldr	r0, [r7, #4]
 800a27a:	f000 fb15 	bl	800a8a8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	685a      	ldr	r2, [r3, #4]
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a28c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	689a      	ldr	r2, [r3, #8]
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a29c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	681a      	ldr	r2, [r3, #0]
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	f042 0201 	orr.w	r2, r2, #1
 800a2ac:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a2ae:	6878      	ldr	r0, [r7, #4]
 800a2b0:	f000 fb9c 	bl	800a9ec <UART_CheckIdleState>
 800a2b4:	4603      	mov	r3, r0
}
 800a2b6:	4618      	mov	r0, r3
 800a2b8:	3708      	adds	r7, #8
 800a2ba:	46bd      	mov	sp, r7
 800a2bc:	bd80      	pop	{r7, pc}

0800a2be <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a2be:	b580      	push	{r7, lr}
 800a2c0:	b08a      	sub	sp, #40	; 0x28
 800a2c2:	af02      	add	r7, sp, #8
 800a2c4:	60f8      	str	r0, [r7, #12]
 800a2c6:	60b9      	str	r1, [r7, #8]
 800a2c8:	603b      	str	r3, [r7, #0]
 800a2ca:	4613      	mov	r3, r2
 800a2cc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a2d2:	2b20      	cmp	r3, #32
 800a2d4:	f040 8081 	bne.w	800a3da <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 800a2d8:	68bb      	ldr	r3, [r7, #8]
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d002      	beq.n	800a2e4 <HAL_UART_Transmit+0x26>
 800a2de:	88fb      	ldrh	r3, [r7, #6]
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d101      	bne.n	800a2e8 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800a2e4:	2301      	movs	r3, #1
 800a2e6:	e079      	b.n	800a3dc <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800a2ee:	2b01      	cmp	r3, #1
 800a2f0:	d101      	bne.n	800a2f6 <HAL_UART_Transmit+0x38>
 800a2f2:	2302      	movs	r3, #2
 800a2f4:	e072      	b.n	800a3dc <HAL_UART_Transmit+0x11e>
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	2201      	movs	r2, #1
 800a2fa:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	2200      	movs	r2, #0
 800a302:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	2221      	movs	r2, #33	; 0x21
 800a30a:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a30c:	f7fb f8a6 	bl	800545c <HAL_GetTick>
 800a310:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	88fa      	ldrh	r2, [r7, #6]
 800a316:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	88fa      	ldrh	r2, [r7, #6]
 800a31e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	689b      	ldr	r3, [r3, #8]
 800a326:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a32a:	d108      	bne.n	800a33e <HAL_UART_Transmit+0x80>
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	691b      	ldr	r3, [r3, #16]
 800a330:	2b00      	cmp	r3, #0
 800a332:	d104      	bne.n	800a33e <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800a334:	2300      	movs	r3, #0
 800a336:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800a338:	68bb      	ldr	r3, [r7, #8]
 800a33a:	61bb      	str	r3, [r7, #24]
 800a33c:	e003      	b.n	800a346 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800a33e:	68bb      	ldr	r3, [r7, #8]
 800a340:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a342:	2300      	movs	r3, #0
 800a344:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	2200      	movs	r2, #0
 800a34a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 800a34e:	e02c      	b.n	800a3aa <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a350:	683b      	ldr	r3, [r7, #0]
 800a352:	9300      	str	r3, [sp, #0]
 800a354:	697b      	ldr	r3, [r7, #20]
 800a356:	2200      	movs	r2, #0
 800a358:	2180      	movs	r1, #128	; 0x80
 800a35a:	68f8      	ldr	r0, [r7, #12]
 800a35c:	f000 fb79 	bl	800aa52 <UART_WaitOnFlagUntilTimeout>
 800a360:	4603      	mov	r3, r0
 800a362:	2b00      	cmp	r3, #0
 800a364:	d001      	beq.n	800a36a <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 800a366:	2303      	movs	r3, #3
 800a368:	e038      	b.n	800a3dc <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 800a36a:	69fb      	ldr	r3, [r7, #28]
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d10b      	bne.n	800a388 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a370:	69bb      	ldr	r3, [r7, #24]
 800a372:	881b      	ldrh	r3, [r3, #0]
 800a374:	461a      	mov	r2, r3
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a37e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800a380:	69bb      	ldr	r3, [r7, #24]
 800a382:	3302      	adds	r3, #2
 800a384:	61bb      	str	r3, [r7, #24]
 800a386:	e007      	b.n	800a398 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a388:	69fb      	ldr	r3, [r7, #28]
 800a38a:	781a      	ldrb	r2, [r3, #0]
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800a392:	69fb      	ldr	r3, [r7, #28]
 800a394:	3301      	adds	r3, #1
 800a396:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800a39e:	b29b      	uxth	r3, r3
 800a3a0:	3b01      	subs	r3, #1
 800a3a2:	b29a      	uxth	r2, r3
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800a3b0:	b29b      	uxth	r3, r3
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d1cc      	bne.n	800a350 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a3b6:	683b      	ldr	r3, [r7, #0]
 800a3b8:	9300      	str	r3, [sp, #0]
 800a3ba:	697b      	ldr	r3, [r7, #20]
 800a3bc:	2200      	movs	r2, #0
 800a3be:	2140      	movs	r1, #64	; 0x40
 800a3c0:	68f8      	ldr	r0, [r7, #12]
 800a3c2:	f000 fb46 	bl	800aa52 <UART_WaitOnFlagUntilTimeout>
 800a3c6:	4603      	mov	r3, r0
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d001      	beq.n	800a3d0 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 800a3cc:	2303      	movs	r3, #3
 800a3ce:	e005      	b.n	800a3dc <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	2220      	movs	r2, #32
 800a3d4:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800a3d6:	2300      	movs	r3, #0
 800a3d8:	e000      	b.n	800a3dc <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 800a3da:	2302      	movs	r3, #2
  }
}
 800a3dc:	4618      	mov	r0, r3
 800a3de:	3720      	adds	r7, #32
 800a3e0:	46bd      	mov	sp, r7
 800a3e2:	bd80      	pop	{r7, pc}

0800a3e4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a3e4:	b580      	push	{r7, lr}
 800a3e6:	b088      	sub	sp, #32
 800a3e8:	af00      	add	r7, sp, #0
 800a3ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a3ec:	2300      	movs	r3, #0
 800a3ee:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	689a      	ldr	r2, [r3, #8]
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	691b      	ldr	r3, [r3, #16]
 800a3f8:	431a      	orrs	r2, r3
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	695b      	ldr	r3, [r3, #20]
 800a3fe:	431a      	orrs	r2, r3
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	69db      	ldr	r3, [r3, #28]
 800a404:	4313      	orrs	r3, r2
 800a406:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	681a      	ldr	r2, [r3, #0]
 800a40e:	4ba7      	ldr	r3, [pc, #668]	; (800a6ac <UART_SetConfig+0x2c8>)
 800a410:	4013      	ands	r3, r2
 800a412:	687a      	ldr	r2, [r7, #4]
 800a414:	6812      	ldr	r2, [r2, #0]
 800a416:	6979      	ldr	r1, [r7, #20]
 800a418:	430b      	orrs	r3, r1
 800a41a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	685b      	ldr	r3, [r3, #4]
 800a422:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	68da      	ldr	r2, [r3, #12]
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	430a      	orrs	r2, r1
 800a430:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	699b      	ldr	r3, [r3, #24]
 800a436:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	6a1b      	ldr	r3, [r3, #32]
 800a43c:	697a      	ldr	r2, [r7, #20]
 800a43e:	4313      	orrs	r3, r2
 800a440:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	689b      	ldr	r3, [r3, #8]
 800a448:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	697a      	ldr	r2, [r7, #20]
 800a452:	430a      	orrs	r2, r1
 800a454:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	4a95      	ldr	r2, [pc, #596]	; (800a6b0 <UART_SetConfig+0x2cc>)
 800a45c:	4293      	cmp	r3, r2
 800a45e:	d120      	bne.n	800a4a2 <UART_SetConfig+0xbe>
 800a460:	4b94      	ldr	r3, [pc, #592]	; (800a6b4 <UART_SetConfig+0x2d0>)
 800a462:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a466:	f003 0303 	and.w	r3, r3, #3
 800a46a:	2b03      	cmp	r3, #3
 800a46c:	d816      	bhi.n	800a49c <UART_SetConfig+0xb8>
 800a46e:	a201      	add	r2, pc, #4	; (adr r2, 800a474 <UART_SetConfig+0x90>)
 800a470:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a474:	0800a485 	.word	0x0800a485
 800a478:	0800a491 	.word	0x0800a491
 800a47c:	0800a48b 	.word	0x0800a48b
 800a480:	0800a497 	.word	0x0800a497
 800a484:	2301      	movs	r3, #1
 800a486:	77fb      	strb	r3, [r7, #31]
 800a488:	e14f      	b.n	800a72a <UART_SetConfig+0x346>
 800a48a:	2302      	movs	r3, #2
 800a48c:	77fb      	strb	r3, [r7, #31]
 800a48e:	e14c      	b.n	800a72a <UART_SetConfig+0x346>
 800a490:	2304      	movs	r3, #4
 800a492:	77fb      	strb	r3, [r7, #31]
 800a494:	e149      	b.n	800a72a <UART_SetConfig+0x346>
 800a496:	2308      	movs	r3, #8
 800a498:	77fb      	strb	r3, [r7, #31]
 800a49a:	e146      	b.n	800a72a <UART_SetConfig+0x346>
 800a49c:	2310      	movs	r3, #16
 800a49e:	77fb      	strb	r3, [r7, #31]
 800a4a0:	e143      	b.n	800a72a <UART_SetConfig+0x346>
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	4a84      	ldr	r2, [pc, #528]	; (800a6b8 <UART_SetConfig+0x2d4>)
 800a4a8:	4293      	cmp	r3, r2
 800a4aa:	d132      	bne.n	800a512 <UART_SetConfig+0x12e>
 800a4ac:	4b81      	ldr	r3, [pc, #516]	; (800a6b4 <UART_SetConfig+0x2d0>)
 800a4ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a4b2:	f003 030c 	and.w	r3, r3, #12
 800a4b6:	2b0c      	cmp	r3, #12
 800a4b8:	d828      	bhi.n	800a50c <UART_SetConfig+0x128>
 800a4ba:	a201      	add	r2, pc, #4	; (adr r2, 800a4c0 <UART_SetConfig+0xdc>)
 800a4bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4c0:	0800a4f5 	.word	0x0800a4f5
 800a4c4:	0800a50d 	.word	0x0800a50d
 800a4c8:	0800a50d 	.word	0x0800a50d
 800a4cc:	0800a50d 	.word	0x0800a50d
 800a4d0:	0800a501 	.word	0x0800a501
 800a4d4:	0800a50d 	.word	0x0800a50d
 800a4d8:	0800a50d 	.word	0x0800a50d
 800a4dc:	0800a50d 	.word	0x0800a50d
 800a4e0:	0800a4fb 	.word	0x0800a4fb
 800a4e4:	0800a50d 	.word	0x0800a50d
 800a4e8:	0800a50d 	.word	0x0800a50d
 800a4ec:	0800a50d 	.word	0x0800a50d
 800a4f0:	0800a507 	.word	0x0800a507
 800a4f4:	2300      	movs	r3, #0
 800a4f6:	77fb      	strb	r3, [r7, #31]
 800a4f8:	e117      	b.n	800a72a <UART_SetConfig+0x346>
 800a4fa:	2302      	movs	r3, #2
 800a4fc:	77fb      	strb	r3, [r7, #31]
 800a4fe:	e114      	b.n	800a72a <UART_SetConfig+0x346>
 800a500:	2304      	movs	r3, #4
 800a502:	77fb      	strb	r3, [r7, #31]
 800a504:	e111      	b.n	800a72a <UART_SetConfig+0x346>
 800a506:	2308      	movs	r3, #8
 800a508:	77fb      	strb	r3, [r7, #31]
 800a50a:	e10e      	b.n	800a72a <UART_SetConfig+0x346>
 800a50c:	2310      	movs	r3, #16
 800a50e:	77fb      	strb	r3, [r7, #31]
 800a510:	e10b      	b.n	800a72a <UART_SetConfig+0x346>
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	4a69      	ldr	r2, [pc, #420]	; (800a6bc <UART_SetConfig+0x2d8>)
 800a518:	4293      	cmp	r3, r2
 800a51a:	d120      	bne.n	800a55e <UART_SetConfig+0x17a>
 800a51c:	4b65      	ldr	r3, [pc, #404]	; (800a6b4 <UART_SetConfig+0x2d0>)
 800a51e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a522:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800a526:	2b30      	cmp	r3, #48	; 0x30
 800a528:	d013      	beq.n	800a552 <UART_SetConfig+0x16e>
 800a52a:	2b30      	cmp	r3, #48	; 0x30
 800a52c:	d814      	bhi.n	800a558 <UART_SetConfig+0x174>
 800a52e:	2b20      	cmp	r3, #32
 800a530:	d009      	beq.n	800a546 <UART_SetConfig+0x162>
 800a532:	2b20      	cmp	r3, #32
 800a534:	d810      	bhi.n	800a558 <UART_SetConfig+0x174>
 800a536:	2b00      	cmp	r3, #0
 800a538:	d002      	beq.n	800a540 <UART_SetConfig+0x15c>
 800a53a:	2b10      	cmp	r3, #16
 800a53c:	d006      	beq.n	800a54c <UART_SetConfig+0x168>
 800a53e:	e00b      	b.n	800a558 <UART_SetConfig+0x174>
 800a540:	2300      	movs	r3, #0
 800a542:	77fb      	strb	r3, [r7, #31]
 800a544:	e0f1      	b.n	800a72a <UART_SetConfig+0x346>
 800a546:	2302      	movs	r3, #2
 800a548:	77fb      	strb	r3, [r7, #31]
 800a54a:	e0ee      	b.n	800a72a <UART_SetConfig+0x346>
 800a54c:	2304      	movs	r3, #4
 800a54e:	77fb      	strb	r3, [r7, #31]
 800a550:	e0eb      	b.n	800a72a <UART_SetConfig+0x346>
 800a552:	2308      	movs	r3, #8
 800a554:	77fb      	strb	r3, [r7, #31]
 800a556:	e0e8      	b.n	800a72a <UART_SetConfig+0x346>
 800a558:	2310      	movs	r3, #16
 800a55a:	77fb      	strb	r3, [r7, #31]
 800a55c:	e0e5      	b.n	800a72a <UART_SetConfig+0x346>
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	4a57      	ldr	r2, [pc, #348]	; (800a6c0 <UART_SetConfig+0x2dc>)
 800a564:	4293      	cmp	r3, r2
 800a566:	d120      	bne.n	800a5aa <UART_SetConfig+0x1c6>
 800a568:	4b52      	ldr	r3, [pc, #328]	; (800a6b4 <UART_SetConfig+0x2d0>)
 800a56a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a56e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800a572:	2bc0      	cmp	r3, #192	; 0xc0
 800a574:	d013      	beq.n	800a59e <UART_SetConfig+0x1ba>
 800a576:	2bc0      	cmp	r3, #192	; 0xc0
 800a578:	d814      	bhi.n	800a5a4 <UART_SetConfig+0x1c0>
 800a57a:	2b80      	cmp	r3, #128	; 0x80
 800a57c:	d009      	beq.n	800a592 <UART_SetConfig+0x1ae>
 800a57e:	2b80      	cmp	r3, #128	; 0x80
 800a580:	d810      	bhi.n	800a5a4 <UART_SetConfig+0x1c0>
 800a582:	2b00      	cmp	r3, #0
 800a584:	d002      	beq.n	800a58c <UART_SetConfig+0x1a8>
 800a586:	2b40      	cmp	r3, #64	; 0x40
 800a588:	d006      	beq.n	800a598 <UART_SetConfig+0x1b4>
 800a58a:	e00b      	b.n	800a5a4 <UART_SetConfig+0x1c0>
 800a58c:	2300      	movs	r3, #0
 800a58e:	77fb      	strb	r3, [r7, #31]
 800a590:	e0cb      	b.n	800a72a <UART_SetConfig+0x346>
 800a592:	2302      	movs	r3, #2
 800a594:	77fb      	strb	r3, [r7, #31]
 800a596:	e0c8      	b.n	800a72a <UART_SetConfig+0x346>
 800a598:	2304      	movs	r3, #4
 800a59a:	77fb      	strb	r3, [r7, #31]
 800a59c:	e0c5      	b.n	800a72a <UART_SetConfig+0x346>
 800a59e:	2308      	movs	r3, #8
 800a5a0:	77fb      	strb	r3, [r7, #31]
 800a5a2:	e0c2      	b.n	800a72a <UART_SetConfig+0x346>
 800a5a4:	2310      	movs	r3, #16
 800a5a6:	77fb      	strb	r3, [r7, #31]
 800a5a8:	e0bf      	b.n	800a72a <UART_SetConfig+0x346>
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	4a45      	ldr	r2, [pc, #276]	; (800a6c4 <UART_SetConfig+0x2e0>)
 800a5b0:	4293      	cmp	r3, r2
 800a5b2:	d125      	bne.n	800a600 <UART_SetConfig+0x21c>
 800a5b4:	4b3f      	ldr	r3, [pc, #252]	; (800a6b4 <UART_SetConfig+0x2d0>)
 800a5b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a5ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a5be:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a5c2:	d017      	beq.n	800a5f4 <UART_SetConfig+0x210>
 800a5c4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a5c8:	d817      	bhi.n	800a5fa <UART_SetConfig+0x216>
 800a5ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a5ce:	d00b      	beq.n	800a5e8 <UART_SetConfig+0x204>
 800a5d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a5d4:	d811      	bhi.n	800a5fa <UART_SetConfig+0x216>
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d003      	beq.n	800a5e2 <UART_SetConfig+0x1fe>
 800a5da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a5de:	d006      	beq.n	800a5ee <UART_SetConfig+0x20a>
 800a5e0:	e00b      	b.n	800a5fa <UART_SetConfig+0x216>
 800a5e2:	2300      	movs	r3, #0
 800a5e4:	77fb      	strb	r3, [r7, #31]
 800a5e6:	e0a0      	b.n	800a72a <UART_SetConfig+0x346>
 800a5e8:	2302      	movs	r3, #2
 800a5ea:	77fb      	strb	r3, [r7, #31]
 800a5ec:	e09d      	b.n	800a72a <UART_SetConfig+0x346>
 800a5ee:	2304      	movs	r3, #4
 800a5f0:	77fb      	strb	r3, [r7, #31]
 800a5f2:	e09a      	b.n	800a72a <UART_SetConfig+0x346>
 800a5f4:	2308      	movs	r3, #8
 800a5f6:	77fb      	strb	r3, [r7, #31]
 800a5f8:	e097      	b.n	800a72a <UART_SetConfig+0x346>
 800a5fa:	2310      	movs	r3, #16
 800a5fc:	77fb      	strb	r3, [r7, #31]
 800a5fe:	e094      	b.n	800a72a <UART_SetConfig+0x346>
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	4a30      	ldr	r2, [pc, #192]	; (800a6c8 <UART_SetConfig+0x2e4>)
 800a606:	4293      	cmp	r3, r2
 800a608:	d125      	bne.n	800a656 <UART_SetConfig+0x272>
 800a60a:	4b2a      	ldr	r3, [pc, #168]	; (800a6b4 <UART_SetConfig+0x2d0>)
 800a60c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a610:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800a614:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a618:	d017      	beq.n	800a64a <UART_SetConfig+0x266>
 800a61a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a61e:	d817      	bhi.n	800a650 <UART_SetConfig+0x26c>
 800a620:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a624:	d00b      	beq.n	800a63e <UART_SetConfig+0x25a>
 800a626:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a62a:	d811      	bhi.n	800a650 <UART_SetConfig+0x26c>
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d003      	beq.n	800a638 <UART_SetConfig+0x254>
 800a630:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a634:	d006      	beq.n	800a644 <UART_SetConfig+0x260>
 800a636:	e00b      	b.n	800a650 <UART_SetConfig+0x26c>
 800a638:	2301      	movs	r3, #1
 800a63a:	77fb      	strb	r3, [r7, #31]
 800a63c:	e075      	b.n	800a72a <UART_SetConfig+0x346>
 800a63e:	2302      	movs	r3, #2
 800a640:	77fb      	strb	r3, [r7, #31]
 800a642:	e072      	b.n	800a72a <UART_SetConfig+0x346>
 800a644:	2304      	movs	r3, #4
 800a646:	77fb      	strb	r3, [r7, #31]
 800a648:	e06f      	b.n	800a72a <UART_SetConfig+0x346>
 800a64a:	2308      	movs	r3, #8
 800a64c:	77fb      	strb	r3, [r7, #31]
 800a64e:	e06c      	b.n	800a72a <UART_SetConfig+0x346>
 800a650:	2310      	movs	r3, #16
 800a652:	77fb      	strb	r3, [r7, #31]
 800a654:	e069      	b.n	800a72a <UART_SetConfig+0x346>
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	4a1c      	ldr	r2, [pc, #112]	; (800a6cc <UART_SetConfig+0x2e8>)
 800a65c:	4293      	cmp	r3, r2
 800a65e:	d137      	bne.n	800a6d0 <UART_SetConfig+0x2ec>
 800a660:	4b14      	ldr	r3, [pc, #80]	; (800a6b4 <UART_SetConfig+0x2d0>)
 800a662:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a666:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800a66a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800a66e:	d017      	beq.n	800a6a0 <UART_SetConfig+0x2bc>
 800a670:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800a674:	d817      	bhi.n	800a6a6 <UART_SetConfig+0x2c2>
 800a676:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a67a:	d00b      	beq.n	800a694 <UART_SetConfig+0x2b0>
 800a67c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a680:	d811      	bhi.n	800a6a6 <UART_SetConfig+0x2c2>
 800a682:	2b00      	cmp	r3, #0
 800a684:	d003      	beq.n	800a68e <UART_SetConfig+0x2aa>
 800a686:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a68a:	d006      	beq.n	800a69a <UART_SetConfig+0x2b6>
 800a68c:	e00b      	b.n	800a6a6 <UART_SetConfig+0x2c2>
 800a68e:	2300      	movs	r3, #0
 800a690:	77fb      	strb	r3, [r7, #31]
 800a692:	e04a      	b.n	800a72a <UART_SetConfig+0x346>
 800a694:	2302      	movs	r3, #2
 800a696:	77fb      	strb	r3, [r7, #31]
 800a698:	e047      	b.n	800a72a <UART_SetConfig+0x346>
 800a69a:	2304      	movs	r3, #4
 800a69c:	77fb      	strb	r3, [r7, #31]
 800a69e:	e044      	b.n	800a72a <UART_SetConfig+0x346>
 800a6a0:	2308      	movs	r3, #8
 800a6a2:	77fb      	strb	r3, [r7, #31]
 800a6a4:	e041      	b.n	800a72a <UART_SetConfig+0x346>
 800a6a6:	2310      	movs	r3, #16
 800a6a8:	77fb      	strb	r3, [r7, #31]
 800a6aa:	e03e      	b.n	800a72a <UART_SetConfig+0x346>
 800a6ac:	efff69f3 	.word	0xefff69f3
 800a6b0:	40011000 	.word	0x40011000
 800a6b4:	40023800 	.word	0x40023800
 800a6b8:	40004400 	.word	0x40004400
 800a6bc:	40004800 	.word	0x40004800
 800a6c0:	40004c00 	.word	0x40004c00
 800a6c4:	40005000 	.word	0x40005000
 800a6c8:	40011400 	.word	0x40011400
 800a6cc:	40007800 	.word	0x40007800
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	4a71      	ldr	r2, [pc, #452]	; (800a89c <UART_SetConfig+0x4b8>)
 800a6d6:	4293      	cmp	r3, r2
 800a6d8:	d125      	bne.n	800a726 <UART_SetConfig+0x342>
 800a6da:	4b71      	ldr	r3, [pc, #452]	; (800a8a0 <UART_SetConfig+0x4bc>)
 800a6dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a6e0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800a6e4:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800a6e8:	d017      	beq.n	800a71a <UART_SetConfig+0x336>
 800a6ea:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800a6ee:	d817      	bhi.n	800a720 <UART_SetConfig+0x33c>
 800a6f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a6f4:	d00b      	beq.n	800a70e <UART_SetConfig+0x32a>
 800a6f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a6fa:	d811      	bhi.n	800a720 <UART_SetConfig+0x33c>
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d003      	beq.n	800a708 <UART_SetConfig+0x324>
 800a700:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a704:	d006      	beq.n	800a714 <UART_SetConfig+0x330>
 800a706:	e00b      	b.n	800a720 <UART_SetConfig+0x33c>
 800a708:	2300      	movs	r3, #0
 800a70a:	77fb      	strb	r3, [r7, #31]
 800a70c:	e00d      	b.n	800a72a <UART_SetConfig+0x346>
 800a70e:	2302      	movs	r3, #2
 800a710:	77fb      	strb	r3, [r7, #31]
 800a712:	e00a      	b.n	800a72a <UART_SetConfig+0x346>
 800a714:	2304      	movs	r3, #4
 800a716:	77fb      	strb	r3, [r7, #31]
 800a718:	e007      	b.n	800a72a <UART_SetConfig+0x346>
 800a71a:	2308      	movs	r3, #8
 800a71c:	77fb      	strb	r3, [r7, #31]
 800a71e:	e004      	b.n	800a72a <UART_SetConfig+0x346>
 800a720:	2310      	movs	r3, #16
 800a722:	77fb      	strb	r3, [r7, #31]
 800a724:	e001      	b.n	800a72a <UART_SetConfig+0x346>
 800a726:	2310      	movs	r3, #16
 800a728:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	69db      	ldr	r3, [r3, #28]
 800a72e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a732:	d15b      	bne.n	800a7ec <UART_SetConfig+0x408>
  {
    switch (clocksource)
 800a734:	7ffb      	ldrb	r3, [r7, #31]
 800a736:	2b08      	cmp	r3, #8
 800a738:	d827      	bhi.n	800a78a <UART_SetConfig+0x3a6>
 800a73a:	a201      	add	r2, pc, #4	; (adr r2, 800a740 <UART_SetConfig+0x35c>)
 800a73c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a740:	0800a765 	.word	0x0800a765
 800a744:	0800a76d 	.word	0x0800a76d
 800a748:	0800a775 	.word	0x0800a775
 800a74c:	0800a78b 	.word	0x0800a78b
 800a750:	0800a77b 	.word	0x0800a77b
 800a754:	0800a78b 	.word	0x0800a78b
 800a758:	0800a78b 	.word	0x0800a78b
 800a75c:	0800a78b 	.word	0x0800a78b
 800a760:	0800a783 	.word	0x0800a783
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a764:	f7fc ff12 	bl	800758c <HAL_RCC_GetPCLK1Freq>
 800a768:	61b8      	str	r0, [r7, #24]
        break;
 800a76a:	e013      	b.n	800a794 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a76c:	f7fc ff22 	bl	80075b4 <HAL_RCC_GetPCLK2Freq>
 800a770:	61b8      	str	r0, [r7, #24]
        break;
 800a772:	e00f      	b.n	800a794 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a774:	4b4b      	ldr	r3, [pc, #300]	; (800a8a4 <UART_SetConfig+0x4c0>)
 800a776:	61bb      	str	r3, [r7, #24]
        break;
 800a778:	e00c      	b.n	800a794 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a77a:	f7fc fe19 	bl	80073b0 <HAL_RCC_GetSysClockFreq>
 800a77e:	61b8      	str	r0, [r7, #24]
        break;
 800a780:	e008      	b.n	800a794 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a782:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a786:	61bb      	str	r3, [r7, #24]
        break;
 800a788:	e004      	b.n	800a794 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 800a78a:	2300      	movs	r3, #0
 800a78c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a78e:	2301      	movs	r3, #1
 800a790:	77bb      	strb	r3, [r7, #30]
        break;
 800a792:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a794:	69bb      	ldr	r3, [r7, #24]
 800a796:	2b00      	cmp	r3, #0
 800a798:	d074      	beq.n	800a884 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a79a:	69bb      	ldr	r3, [r7, #24]
 800a79c:	005a      	lsls	r2, r3, #1
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	685b      	ldr	r3, [r3, #4]
 800a7a2:	085b      	lsrs	r3, r3, #1
 800a7a4:	441a      	add	r2, r3
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	685b      	ldr	r3, [r3, #4]
 800a7aa:	fbb2 f3f3 	udiv	r3, r2, r3
 800a7ae:	b29b      	uxth	r3, r3
 800a7b0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a7b2:	693b      	ldr	r3, [r7, #16]
 800a7b4:	2b0f      	cmp	r3, #15
 800a7b6:	d916      	bls.n	800a7e6 <UART_SetConfig+0x402>
 800a7b8:	693b      	ldr	r3, [r7, #16]
 800a7ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a7be:	d212      	bcs.n	800a7e6 <UART_SetConfig+0x402>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a7c0:	693b      	ldr	r3, [r7, #16]
 800a7c2:	b29b      	uxth	r3, r3
 800a7c4:	f023 030f 	bic.w	r3, r3, #15
 800a7c8:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a7ca:	693b      	ldr	r3, [r7, #16]
 800a7cc:	085b      	lsrs	r3, r3, #1
 800a7ce:	b29b      	uxth	r3, r3
 800a7d0:	f003 0307 	and.w	r3, r3, #7
 800a7d4:	b29a      	uxth	r2, r3
 800a7d6:	89fb      	ldrh	r3, [r7, #14]
 800a7d8:	4313      	orrs	r3, r2
 800a7da:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	89fa      	ldrh	r2, [r7, #14]
 800a7e2:	60da      	str	r2, [r3, #12]
 800a7e4:	e04e      	b.n	800a884 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 800a7e6:	2301      	movs	r3, #1
 800a7e8:	77bb      	strb	r3, [r7, #30]
 800a7ea:	e04b      	b.n	800a884 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a7ec:	7ffb      	ldrb	r3, [r7, #31]
 800a7ee:	2b08      	cmp	r3, #8
 800a7f0:	d827      	bhi.n	800a842 <UART_SetConfig+0x45e>
 800a7f2:	a201      	add	r2, pc, #4	; (adr r2, 800a7f8 <UART_SetConfig+0x414>)
 800a7f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7f8:	0800a81d 	.word	0x0800a81d
 800a7fc:	0800a825 	.word	0x0800a825
 800a800:	0800a82d 	.word	0x0800a82d
 800a804:	0800a843 	.word	0x0800a843
 800a808:	0800a833 	.word	0x0800a833
 800a80c:	0800a843 	.word	0x0800a843
 800a810:	0800a843 	.word	0x0800a843
 800a814:	0800a843 	.word	0x0800a843
 800a818:	0800a83b 	.word	0x0800a83b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a81c:	f7fc feb6 	bl	800758c <HAL_RCC_GetPCLK1Freq>
 800a820:	61b8      	str	r0, [r7, #24]
        break;
 800a822:	e013      	b.n	800a84c <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a824:	f7fc fec6 	bl	80075b4 <HAL_RCC_GetPCLK2Freq>
 800a828:	61b8      	str	r0, [r7, #24]
        break;
 800a82a:	e00f      	b.n	800a84c <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a82c:	4b1d      	ldr	r3, [pc, #116]	; (800a8a4 <UART_SetConfig+0x4c0>)
 800a82e:	61bb      	str	r3, [r7, #24]
        break;
 800a830:	e00c      	b.n	800a84c <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a832:	f7fc fdbd 	bl	80073b0 <HAL_RCC_GetSysClockFreq>
 800a836:	61b8      	str	r0, [r7, #24]
        break;
 800a838:	e008      	b.n	800a84c <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a83a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a83e:	61bb      	str	r3, [r7, #24]
        break;
 800a840:	e004      	b.n	800a84c <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 800a842:	2300      	movs	r3, #0
 800a844:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a846:	2301      	movs	r3, #1
 800a848:	77bb      	strb	r3, [r7, #30]
        break;
 800a84a:	bf00      	nop
    }

    if (pclk != 0U)
 800a84c:	69bb      	ldr	r3, [r7, #24]
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d018      	beq.n	800a884 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	685b      	ldr	r3, [r3, #4]
 800a856:	085a      	lsrs	r2, r3, #1
 800a858:	69bb      	ldr	r3, [r7, #24]
 800a85a:	441a      	add	r2, r3
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	685b      	ldr	r3, [r3, #4]
 800a860:	fbb2 f3f3 	udiv	r3, r2, r3
 800a864:	b29b      	uxth	r3, r3
 800a866:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a868:	693b      	ldr	r3, [r7, #16]
 800a86a:	2b0f      	cmp	r3, #15
 800a86c:	d908      	bls.n	800a880 <UART_SetConfig+0x49c>
 800a86e:	693b      	ldr	r3, [r7, #16]
 800a870:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a874:	d204      	bcs.n	800a880 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = usartdiv;
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	693a      	ldr	r2, [r7, #16]
 800a87c:	60da      	str	r2, [r3, #12]
 800a87e:	e001      	b.n	800a884 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 800a880:	2301      	movs	r3, #1
 800a882:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	2200      	movs	r2, #0
 800a888:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	2200      	movs	r2, #0
 800a88e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800a890:	7fbb      	ldrb	r3, [r7, #30]
}
 800a892:	4618      	mov	r0, r3
 800a894:	3720      	adds	r7, #32
 800a896:	46bd      	mov	sp, r7
 800a898:	bd80      	pop	{r7, pc}
 800a89a:	bf00      	nop
 800a89c:	40007c00 	.word	0x40007c00
 800a8a0:	40023800 	.word	0x40023800
 800a8a4:	00f42400 	.word	0x00f42400

0800a8a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a8a8:	b480      	push	{r7}
 800a8aa:	b083      	sub	sp, #12
 800a8ac:	af00      	add	r7, sp, #0
 800a8ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8b4:	f003 0301 	and.w	r3, r3, #1
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d00a      	beq.n	800a8d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	685b      	ldr	r3, [r3, #4]
 800a8c2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	430a      	orrs	r2, r1
 800a8d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8d6:	f003 0302 	and.w	r3, r3, #2
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d00a      	beq.n	800a8f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	685b      	ldr	r3, [r3, #4]
 800a8e4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	430a      	orrs	r2, r1
 800a8f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8f8:	f003 0304 	and.w	r3, r3, #4
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d00a      	beq.n	800a916 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	685b      	ldr	r3, [r3, #4]
 800a906:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	430a      	orrs	r2, r1
 800a914:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a91a:	f003 0308 	and.w	r3, r3, #8
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d00a      	beq.n	800a938 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	685b      	ldr	r3, [r3, #4]
 800a928:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	430a      	orrs	r2, r1
 800a936:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a93c:	f003 0310 	and.w	r3, r3, #16
 800a940:	2b00      	cmp	r3, #0
 800a942:	d00a      	beq.n	800a95a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	689b      	ldr	r3, [r3, #8]
 800a94a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	430a      	orrs	r2, r1
 800a958:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a95e:	f003 0320 	and.w	r3, r3, #32
 800a962:	2b00      	cmp	r3, #0
 800a964:	d00a      	beq.n	800a97c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	689b      	ldr	r3, [r3, #8]
 800a96c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	430a      	orrs	r2, r1
 800a97a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a980:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a984:	2b00      	cmp	r3, #0
 800a986:	d01a      	beq.n	800a9be <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	685b      	ldr	r3, [r3, #4]
 800a98e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	430a      	orrs	r2, r1
 800a99c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a9a2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a9a6:	d10a      	bne.n	800a9be <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	685b      	ldr	r3, [r3, #4]
 800a9ae:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	430a      	orrs	r2, r1
 800a9bc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d00a      	beq.n	800a9e0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	685b      	ldr	r3, [r3, #4]
 800a9d0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	430a      	orrs	r2, r1
 800a9de:	605a      	str	r2, [r3, #4]
  }
}
 800a9e0:	bf00      	nop
 800a9e2:	370c      	adds	r7, #12
 800a9e4:	46bd      	mov	sp, r7
 800a9e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ea:	4770      	bx	lr

0800a9ec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a9ec:	b580      	push	{r7, lr}
 800a9ee:	b086      	sub	sp, #24
 800a9f0:	af02      	add	r7, sp, #8
 800a9f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	2200      	movs	r2, #0
 800a9f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a9fc:	f7fa fd2e 	bl	800545c <HAL_GetTick>
 800aa00:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	f003 0308 	and.w	r3, r3, #8
 800aa0c:	2b08      	cmp	r3, #8
 800aa0e:	d10e      	bne.n	800aa2e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800aa10:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800aa14:	9300      	str	r3, [sp, #0]
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	2200      	movs	r2, #0
 800aa1a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800aa1e:	6878      	ldr	r0, [r7, #4]
 800aa20:	f000 f817 	bl	800aa52 <UART_WaitOnFlagUntilTimeout>
 800aa24:	4603      	mov	r3, r0
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d001      	beq.n	800aa2e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800aa2a:	2303      	movs	r3, #3
 800aa2c:	e00d      	b.n	800aa4a <UART_CheckIdleState+0x5e>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	2220      	movs	r2, #32
 800aa32:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	2220      	movs	r2, #32
 800aa38:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	2200      	movs	r2, #0
 800aa3e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	2200      	movs	r2, #0
 800aa44:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800aa48:	2300      	movs	r3, #0
}
 800aa4a:	4618      	mov	r0, r3
 800aa4c:	3710      	adds	r7, #16
 800aa4e:	46bd      	mov	sp, r7
 800aa50:	bd80      	pop	{r7, pc}

0800aa52 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800aa52:	b580      	push	{r7, lr}
 800aa54:	b084      	sub	sp, #16
 800aa56:	af00      	add	r7, sp, #0
 800aa58:	60f8      	str	r0, [r7, #12]
 800aa5a:	60b9      	str	r1, [r7, #8]
 800aa5c:	603b      	str	r3, [r7, #0]
 800aa5e:	4613      	mov	r3, r2
 800aa60:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800aa62:	e05e      	b.n	800ab22 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800aa64:	69bb      	ldr	r3, [r7, #24]
 800aa66:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa6a:	d05a      	beq.n	800ab22 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800aa6c:	f7fa fcf6 	bl	800545c <HAL_GetTick>
 800aa70:	4602      	mov	r2, r0
 800aa72:	683b      	ldr	r3, [r7, #0]
 800aa74:	1ad3      	subs	r3, r2, r3
 800aa76:	69ba      	ldr	r2, [r7, #24]
 800aa78:	429a      	cmp	r2, r3
 800aa7a:	d302      	bcc.n	800aa82 <UART_WaitOnFlagUntilTimeout+0x30>
 800aa7c:	69bb      	ldr	r3, [r7, #24]
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	d11b      	bne.n	800aaba <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	681a      	ldr	r2, [r3, #0]
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800aa90:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	689a      	ldr	r2, [r3, #8]
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	f022 0201 	bic.w	r2, r2, #1
 800aaa0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	2220      	movs	r2, #32
 800aaa6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	2220      	movs	r2, #32
 800aaac:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	2200      	movs	r2, #0
 800aab2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800aab6:	2303      	movs	r3, #3
 800aab8:	e043      	b.n	800ab42 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	f003 0304 	and.w	r3, r3, #4
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d02c      	beq.n	800ab22 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	69db      	ldr	r3, [r3, #28]
 800aace:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800aad2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800aad6:	d124      	bne.n	800ab22 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800aae0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	681a      	ldr	r2, [r3, #0]
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800aaf0:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	689a      	ldr	r2, [r3, #8]
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	f022 0201 	bic.w	r2, r2, #1
 800ab00:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	2220      	movs	r2, #32
 800ab06:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	2220      	movs	r2, #32
 800ab0c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	2220      	movs	r2, #32
 800ab12:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	2200      	movs	r2, #0
 800ab1a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800ab1e:	2303      	movs	r3, #3
 800ab20:	e00f      	b.n	800ab42 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	69da      	ldr	r2, [r3, #28]
 800ab28:	68bb      	ldr	r3, [r7, #8]
 800ab2a:	4013      	ands	r3, r2
 800ab2c:	68ba      	ldr	r2, [r7, #8]
 800ab2e:	429a      	cmp	r2, r3
 800ab30:	bf0c      	ite	eq
 800ab32:	2301      	moveq	r3, #1
 800ab34:	2300      	movne	r3, #0
 800ab36:	b2db      	uxtb	r3, r3
 800ab38:	461a      	mov	r2, r3
 800ab3a:	79fb      	ldrb	r3, [r7, #7]
 800ab3c:	429a      	cmp	r2, r3
 800ab3e:	d091      	beq.n	800aa64 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ab40:	2300      	movs	r3, #0
}
 800ab42:	4618      	mov	r0, r3
 800ab44:	3710      	adds	r7, #16
 800ab46:	46bd      	mov	sp, r7
 800ab48:	bd80      	pop	{r7, pc}
	...

0800ab4c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800ab4c:	b084      	sub	sp, #16
 800ab4e:	b580      	push	{r7, lr}
 800ab50:	b084      	sub	sp, #16
 800ab52:	af00      	add	r7, sp, #0
 800ab54:	6078      	str	r0, [r7, #4]
 800ab56:	f107 001c 	add.w	r0, r7, #28
 800ab5a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800ab5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab60:	2b01      	cmp	r3, #1
 800ab62:	d126      	bne.n	800abb2 <USB_CoreInit+0x66>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab68:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	68da      	ldr	r2, [r3, #12]
 800ab74:	4b23      	ldr	r3, [pc, #140]	; (800ac04 <USB_CoreInit+0xb8>)
 800ab76:	4013      	ands	r3, r2
 800ab78:	687a      	ldr	r2, [r7, #4]
 800ab7a:	60d3      	str	r3, [r2, #12]

#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx)
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	68db      	ldr	r3, [r3, #12]
 800ab80:	f043 0210 	orr.w	r2, r3, #16
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	60da      	str	r2, [r3, #12]
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	68db      	ldr	r3, [r3, #12]
 800ab8c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800ab94:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ab96:	2b01      	cmp	r3, #1
 800ab98:	d105      	bne.n	800aba6 <USB_CoreInit+0x5a>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	68db      	ldr	r3, [r3, #12]
 800ab9e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800aba6:	6878      	ldr	r0, [r7, #4]
 800aba8:	f000 fa5a 	bl	800b060 <USB_CoreReset>
 800abac:	4603      	mov	r3, r0
 800abae:	73fb      	strb	r3, [r7, #15]
 800abb0:	e010      	b.n	800abd4 <USB_CoreInit+0x88>
  }
#endif
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	68db      	ldr	r3, [r3, #12]
 800abb6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800abbe:	6878      	ldr	r0, [r7, #4]
 800abc0:	f000 fa4e 	bl	800b060 <USB_CoreReset>
 800abc4:	4603      	mov	r3, r0
 800abc6:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800abcc:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 800abd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abd6:	2b01      	cmp	r3, #1
 800abd8:	d10b      	bne.n	800abf2 <USB_CoreInit+0xa6>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	689b      	ldr	r3, [r3, #8]
 800abde:	f043 0206 	orr.w	r2, r3, #6
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	689b      	ldr	r3, [r3, #8]
 800abea:	f043 0220 	orr.w	r2, r3, #32
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800abf2:	7bfb      	ldrb	r3, [r7, #15]
}
 800abf4:	4618      	mov	r0, r3
 800abf6:	3710      	adds	r7, #16
 800abf8:	46bd      	mov	sp, r7
 800abfa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800abfe:	b004      	add	sp, #16
 800ac00:	4770      	bx	lr
 800ac02:	bf00      	nop
 800ac04:	ffbdffbf 	.word	0xffbdffbf

0800ac08 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800ac08:	b480      	push	{r7}
 800ac0a:	b083      	sub	sp, #12
 800ac0c:	af00      	add	r7, sp, #0
 800ac0e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	689b      	ldr	r3, [r3, #8]
 800ac14:	f023 0201 	bic.w	r2, r3, #1
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800ac1c:	2300      	movs	r3, #0
}
 800ac1e:	4618      	mov	r0, r3
 800ac20:	370c      	adds	r7, #12
 800ac22:	46bd      	mov	sp, r7
 800ac24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac28:	4770      	bx	lr

0800ac2a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800ac2a:	b580      	push	{r7, lr}
 800ac2c:	b082      	sub	sp, #8
 800ac2e:	af00      	add	r7, sp, #0
 800ac30:	6078      	str	r0, [r7, #4]
 800ac32:	460b      	mov	r3, r1
 800ac34:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	68db      	ldr	r3, [r3, #12]
 800ac3a:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800ac42:	78fb      	ldrb	r3, [r7, #3]
 800ac44:	2b01      	cmp	r3, #1
 800ac46:	d106      	bne.n	800ac56 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	68db      	ldr	r3, [r3, #12]
 800ac4c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	60da      	str	r2, [r3, #12]
 800ac54:	e00b      	b.n	800ac6e <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800ac56:	78fb      	ldrb	r3, [r7, #3]
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d106      	bne.n	800ac6a <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	68db      	ldr	r3, [r3, #12]
 800ac60:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	60da      	str	r2, [r3, #12]
 800ac68:	e001      	b.n	800ac6e <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800ac6a:	2301      	movs	r3, #1
 800ac6c:	e003      	b.n	800ac76 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800ac6e:	2032      	movs	r0, #50	; 0x32
 800ac70:	f7fa fc00 	bl	8005474 <HAL_Delay>

  return HAL_OK;
 800ac74:	2300      	movs	r3, #0
}
 800ac76:	4618      	mov	r0, r3
 800ac78:	3708      	adds	r7, #8
 800ac7a:	46bd      	mov	sp, r7
 800ac7c:	bd80      	pop	{r7, pc}
	...

0800ac80 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800ac80:	b084      	sub	sp, #16
 800ac82:	b580      	push	{r7, lr}
 800ac84:	b086      	sub	sp, #24
 800ac86:	af00      	add	r7, sp, #0
 800ac88:	6078      	str	r0, [r7, #4]
 800ac8a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800ac8e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800ac92:	2300      	movs	r3, #0
 800ac94:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800ac9a:	2300      	movs	r3, #0
 800ac9c:	613b      	str	r3, [r7, #16]
 800ac9e:	e009      	b.n	800acb4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800aca0:	687a      	ldr	r2, [r7, #4]
 800aca2:	693b      	ldr	r3, [r7, #16]
 800aca4:	3340      	adds	r3, #64	; 0x40
 800aca6:	009b      	lsls	r3, r3, #2
 800aca8:	4413      	add	r3, r2
 800acaa:	2200      	movs	r2, #0
 800acac:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800acae:	693b      	ldr	r3, [r7, #16]
 800acb0:	3301      	adds	r3, #1
 800acb2:	613b      	str	r3, [r7, #16]
 800acb4:	693b      	ldr	r3, [r7, #16]
 800acb6:	2b0e      	cmp	r3, #14
 800acb8:	d9f2      	bls.n	800aca0 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800acba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d11c      	bne.n	800acfa <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800acc6:	685b      	ldr	r3, [r3, #4]
 800acc8:	68fa      	ldr	r2, [r7, #12]
 800acca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800acce:	f043 0302 	orr.w	r3, r3, #2
 800acd2:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acd8:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	601a      	str	r2, [r3, #0]
 800acf8:	e005      	b.n	800ad06 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acfe:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800ad0c:	461a      	mov	r2, r3
 800ad0e:	2300      	movs	r3, #0
 800ad10:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ad18:	4619      	mov	r1, r3
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ad20:	461a      	mov	r2, r3
 800ad22:	680b      	ldr	r3, [r1, #0]
 800ad24:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800ad26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad28:	2b01      	cmp	r3, #1
 800ad2a:	d10c      	bne.n	800ad46 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800ad2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d104      	bne.n	800ad3c <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800ad32:	2100      	movs	r1, #0
 800ad34:	6878      	ldr	r0, [r7, #4]
 800ad36:	f000 f959 	bl	800afec <USB_SetDevSpeed>
 800ad3a:	e018      	b.n	800ad6e <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800ad3c:	2101      	movs	r1, #1
 800ad3e:	6878      	ldr	r0, [r7, #4]
 800ad40:	f000 f954 	bl	800afec <USB_SetDevSpeed>
 800ad44:	e013      	b.n	800ad6e <USB_DevInit+0xee>
    }
  }
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 800ad46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad48:	2b03      	cmp	r3, #3
 800ad4a:	d10c      	bne.n	800ad66 <USB_DevInit+0xe6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800ad4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d104      	bne.n	800ad5c <USB_DevInit+0xdc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800ad52:	2100      	movs	r1, #0
 800ad54:	6878      	ldr	r0, [r7, #4]
 800ad56:	f000 f949 	bl	800afec <USB_SetDevSpeed>
 800ad5a:	e008      	b.n	800ad6e <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800ad5c:	2101      	movs	r1, #1
 800ad5e:	6878      	ldr	r0, [r7, #4]
 800ad60:	f000 f944 	bl	800afec <USB_SetDevSpeed>
 800ad64:	e003      	b.n	800ad6e <USB_DevInit+0xee>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800ad66:	2103      	movs	r1, #3
 800ad68:	6878      	ldr	r0, [r7, #4]
 800ad6a:	f000 f93f 	bl	800afec <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800ad6e:	2110      	movs	r1, #16
 800ad70:	6878      	ldr	r0, [r7, #4]
 800ad72:	f000 f8f3 	bl	800af5c <USB_FlushTxFifo>
 800ad76:	4603      	mov	r3, r0
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d001      	beq.n	800ad80 <USB_DevInit+0x100>
  {
    ret = HAL_ERROR;
 800ad7c:	2301      	movs	r3, #1
 800ad7e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800ad80:	6878      	ldr	r0, [r7, #4]
 800ad82:	f000 f911 	bl	800afa8 <USB_FlushRxFifo>
 800ad86:	4603      	mov	r3, r0
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d001      	beq.n	800ad90 <USB_DevInit+0x110>
  {
    ret = HAL_ERROR;
 800ad8c:	2301      	movs	r3, #1
 800ad8e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ad96:	461a      	mov	r2, r3
 800ad98:	2300      	movs	r3, #0
 800ad9a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ada2:	461a      	mov	r2, r3
 800ada4:	2300      	movs	r3, #0
 800ada6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800adae:	461a      	mov	r2, r3
 800adb0:	2300      	movs	r3, #0
 800adb2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800adb4:	2300      	movs	r3, #0
 800adb6:	613b      	str	r3, [r7, #16]
 800adb8:	e043      	b.n	800ae42 <USB_DevInit+0x1c2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800adba:	693b      	ldr	r3, [r7, #16]
 800adbc:	015a      	lsls	r2, r3, #5
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	4413      	add	r3, r2
 800adc2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800adcc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800add0:	d118      	bne.n	800ae04 <USB_DevInit+0x184>
    {
      if (i == 0U)
 800add2:	693b      	ldr	r3, [r7, #16]
 800add4:	2b00      	cmp	r3, #0
 800add6:	d10a      	bne.n	800adee <USB_DevInit+0x16e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800add8:	693b      	ldr	r3, [r7, #16]
 800adda:	015a      	lsls	r2, r3, #5
 800addc:	68fb      	ldr	r3, [r7, #12]
 800adde:	4413      	add	r3, r2
 800ade0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ade4:	461a      	mov	r2, r3
 800ade6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800adea:	6013      	str	r3, [r2, #0]
 800adec:	e013      	b.n	800ae16 <USB_DevInit+0x196>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800adee:	693b      	ldr	r3, [r7, #16]
 800adf0:	015a      	lsls	r2, r3, #5
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	4413      	add	r3, r2
 800adf6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800adfa:	461a      	mov	r2, r3
 800adfc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800ae00:	6013      	str	r3, [r2, #0]
 800ae02:	e008      	b.n	800ae16 <USB_DevInit+0x196>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800ae04:	693b      	ldr	r3, [r7, #16]
 800ae06:	015a      	lsls	r2, r3, #5
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	4413      	add	r3, r2
 800ae0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae10:	461a      	mov	r2, r3
 800ae12:	2300      	movs	r3, #0
 800ae14:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800ae16:	693b      	ldr	r3, [r7, #16]
 800ae18:	015a      	lsls	r2, r3, #5
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	4413      	add	r3, r2
 800ae1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae22:	461a      	mov	r2, r3
 800ae24:	2300      	movs	r3, #0
 800ae26:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800ae28:	693b      	ldr	r3, [r7, #16]
 800ae2a:	015a      	lsls	r2, r3, #5
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	4413      	add	r3, r2
 800ae30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae34:	461a      	mov	r2, r3
 800ae36:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800ae3a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ae3c:	693b      	ldr	r3, [r7, #16]
 800ae3e:	3301      	adds	r3, #1
 800ae40:	613b      	str	r3, [r7, #16]
 800ae42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae44:	693a      	ldr	r2, [r7, #16]
 800ae46:	429a      	cmp	r2, r3
 800ae48:	d3b7      	bcc.n	800adba <USB_DevInit+0x13a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ae4a:	2300      	movs	r3, #0
 800ae4c:	613b      	str	r3, [r7, #16]
 800ae4e:	e043      	b.n	800aed8 <USB_DevInit+0x258>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ae50:	693b      	ldr	r3, [r7, #16]
 800ae52:	015a      	lsls	r2, r3, #5
 800ae54:	68fb      	ldr	r3, [r7, #12]
 800ae56:	4413      	add	r3, r2
 800ae58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ae62:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ae66:	d118      	bne.n	800ae9a <USB_DevInit+0x21a>
    {
      if (i == 0U)
 800ae68:	693b      	ldr	r3, [r7, #16]
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d10a      	bne.n	800ae84 <USB_DevInit+0x204>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800ae6e:	693b      	ldr	r3, [r7, #16]
 800ae70:	015a      	lsls	r2, r3, #5
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	4413      	add	r3, r2
 800ae76:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ae7a:	461a      	mov	r2, r3
 800ae7c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800ae80:	6013      	str	r3, [r2, #0]
 800ae82:	e013      	b.n	800aeac <USB_DevInit+0x22c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800ae84:	693b      	ldr	r3, [r7, #16]
 800ae86:	015a      	lsls	r2, r3, #5
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	4413      	add	r3, r2
 800ae8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ae90:	461a      	mov	r2, r3
 800ae92:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800ae96:	6013      	str	r3, [r2, #0]
 800ae98:	e008      	b.n	800aeac <USB_DevInit+0x22c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800ae9a:	693b      	ldr	r3, [r7, #16]
 800ae9c:	015a      	lsls	r2, r3, #5
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	4413      	add	r3, r2
 800aea2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aea6:	461a      	mov	r2, r3
 800aea8:	2300      	movs	r3, #0
 800aeaa:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800aeac:	693b      	ldr	r3, [r7, #16]
 800aeae:	015a      	lsls	r2, r3, #5
 800aeb0:	68fb      	ldr	r3, [r7, #12]
 800aeb2:	4413      	add	r3, r2
 800aeb4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aeb8:	461a      	mov	r2, r3
 800aeba:	2300      	movs	r3, #0
 800aebc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800aebe:	693b      	ldr	r3, [r7, #16]
 800aec0:	015a      	lsls	r2, r3, #5
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	4413      	add	r3, r2
 800aec6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aeca:	461a      	mov	r2, r3
 800aecc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800aed0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800aed2:	693b      	ldr	r3, [r7, #16]
 800aed4:	3301      	adds	r3, #1
 800aed6:	613b      	str	r3, [r7, #16]
 800aed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aeda:	693a      	ldr	r2, [r7, #16]
 800aedc:	429a      	cmp	r2, r3
 800aede:	d3b7      	bcc.n	800ae50 <USB_DevInit+0x1d0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aee6:	691b      	ldr	r3, [r3, #16]
 800aee8:	68fa      	ldr	r2, [r7, #12]
 800aeea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800aeee:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800aef2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	2200      	movs	r2, #0
 800aef8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800af00:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800af02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af04:	2b00      	cmp	r3, #0
 800af06:	d105      	bne.n	800af14 <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	699b      	ldr	r3, [r3, #24]
 800af0c:	f043 0210 	orr.w	r2, r3, #16
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	699a      	ldr	r2, [r3, #24]
 800af18:	4b0e      	ldr	r3, [pc, #56]	; (800af54 <USB_DevInit+0x2d4>)
 800af1a:	4313      	orrs	r3, r2
 800af1c:	687a      	ldr	r2, [r7, #4]
 800af1e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800af20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800af22:	2b00      	cmp	r3, #0
 800af24:	d005      	beq.n	800af32 <USB_DevInit+0x2b2>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	699b      	ldr	r3, [r3, #24]
 800af2a:	f043 0208 	orr.w	r2, r3, #8
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800af32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800af34:	2b01      	cmp	r3, #1
 800af36:	d105      	bne.n	800af44 <USB_DevInit+0x2c4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	699a      	ldr	r2, [r3, #24]
 800af3c:	4b06      	ldr	r3, [pc, #24]	; (800af58 <USB_DevInit+0x2d8>)
 800af3e:	4313      	orrs	r3, r2
 800af40:	687a      	ldr	r2, [r7, #4]
 800af42:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800af44:	7dfb      	ldrb	r3, [r7, #23]
}
 800af46:	4618      	mov	r0, r3
 800af48:	3718      	adds	r7, #24
 800af4a:	46bd      	mov	sp, r7
 800af4c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800af50:	b004      	add	sp, #16
 800af52:	4770      	bx	lr
 800af54:	803c3800 	.word	0x803c3800
 800af58:	40000004 	.word	0x40000004

0800af5c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800af5c:	b480      	push	{r7}
 800af5e:	b085      	sub	sp, #20
 800af60:	af00      	add	r7, sp, #0
 800af62:	6078      	str	r0, [r7, #4]
 800af64:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800af66:	2300      	movs	r3, #0
 800af68:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800af6a:	683b      	ldr	r3, [r7, #0]
 800af6c:	019b      	lsls	r3, r3, #6
 800af6e:	f043 0220 	orr.w	r2, r3, #32
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	3301      	adds	r3, #1
 800af7a:	60fb      	str	r3, [r7, #12]
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	4a09      	ldr	r2, [pc, #36]	; (800afa4 <USB_FlushTxFifo+0x48>)
 800af80:	4293      	cmp	r3, r2
 800af82:	d901      	bls.n	800af88 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800af84:	2303      	movs	r3, #3
 800af86:	e006      	b.n	800af96 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	691b      	ldr	r3, [r3, #16]
 800af8c:	f003 0320 	and.w	r3, r3, #32
 800af90:	2b20      	cmp	r3, #32
 800af92:	d0f0      	beq.n	800af76 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800af94:	2300      	movs	r3, #0
}
 800af96:	4618      	mov	r0, r3
 800af98:	3714      	adds	r7, #20
 800af9a:	46bd      	mov	sp, r7
 800af9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afa0:	4770      	bx	lr
 800afa2:	bf00      	nop
 800afa4:	00030d40 	.word	0x00030d40

0800afa8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800afa8:	b480      	push	{r7}
 800afaa:	b085      	sub	sp, #20
 800afac:	af00      	add	r7, sp, #0
 800afae:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800afb0:	2300      	movs	r3, #0
 800afb2:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	2210      	movs	r2, #16
 800afb8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	3301      	adds	r3, #1
 800afbe:	60fb      	str	r3, [r7, #12]
 800afc0:	68fb      	ldr	r3, [r7, #12]
 800afc2:	4a09      	ldr	r2, [pc, #36]	; (800afe8 <USB_FlushRxFifo+0x40>)
 800afc4:	4293      	cmp	r3, r2
 800afc6:	d901      	bls.n	800afcc <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800afc8:	2303      	movs	r3, #3
 800afca:	e006      	b.n	800afda <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	691b      	ldr	r3, [r3, #16]
 800afd0:	f003 0310 	and.w	r3, r3, #16
 800afd4:	2b10      	cmp	r3, #16
 800afd6:	d0f0      	beq.n	800afba <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800afd8:	2300      	movs	r3, #0
}
 800afda:	4618      	mov	r0, r3
 800afdc:	3714      	adds	r7, #20
 800afde:	46bd      	mov	sp, r7
 800afe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe4:	4770      	bx	lr
 800afe6:	bf00      	nop
 800afe8:	00030d40 	.word	0x00030d40

0800afec <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800afec:	b480      	push	{r7}
 800afee:	b085      	sub	sp, #20
 800aff0:	af00      	add	r7, sp, #0
 800aff2:	6078      	str	r0, [r7, #4]
 800aff4:	460b      	mov	r3, r1
 800aff6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b002:	681a      	ldr	r2, [r3, #0]
 800b004:	78fb      	ldrb	r3, [r7, #3]
 800b006:	68f9      	ldr	r1, [r7, #12]
 800b008:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b00c:	4313      	orrs	r3, r2
 800b00e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800b010:	2300      	movs	r3, #0
}
 800b012:	4618      	mov	r0, r3
 800b014:	3714      	adds	r7, #20
 800b016:	46bd      	mov	sp, r7
 800b018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b01c:	4770      	bx	lr

0800b01e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800b01e:	b480      	push	{r7}
 800b020:	b085      	sub	sp, #20
 800b022:	af00      	add	r7, sp, #0
 800b024:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b02a:	68fb      	ldr	r3, [r7, #12]
 800b02c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	68fa      	ldr	r2, [r7, #12]
 800b034:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b038:	f023 0303 	bic.w	r3, r3, #3
 800b03c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b03e:	68fb      	ldr	r3, [r7, #12]
 800b040:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b044:	685b      	ldr	r3, [r3, #4]
 800b046:	68fa      	ldr	r2, [r7, #12]
 800b048:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b04c:	f043 0302 	orr.w	r3, r3, #2
 800b050:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b052:	2300      	movs	r3, #0
}
 800b054:	4618      	mov	r0, r3
 800b056:	3714      	adds	r7, #20
 800b058:	46bd      	mov	sp, r7
 800b05a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b05e:	4770      	bx	lr

0800b060 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800b060:	b480      	push	{r7}
 800b062:	b085      	sub	sp, #20
 800b064:	af00      	add	r7, sp, #0
 800b066:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800b068:	2300      	movs	r3, #0
 800b06a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	3301      	adds	r3, #1
 800b070:	60fb      	str	r3, [r7, #12]
 800b072:	68fb      	ldr	r3, [r7, #12]
 800b074:	4a13      	ldr	r2, [pc, #76]	; (800b0c4 <USB_CoreReset+0x64>)
 800b076:	4293      	cmp	r3, r2
 800b078:	d901      	bls.n	800b07e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800b07a:	2303      	movs	r3, #3
 800b07c:	e01b      	b.n	800b0b6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	691b      	ldr	r3, [r3, #16]
 800b082:	2b00      	cmp	r3, #0
 800b084:	daf2      	bge.n	800b06c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800b086:	2300      	movs	r3, #0
 800b088:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	691b      	ldr	r3, [r3, #16]
 800b08e:	f043 0201 	orr.w	r2, r3, #1
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	3301      	adds	r3, #1
 800b09a:	60fb      	str	r3, [r7, #12]
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	4a09      	ldr	r2, [pc, #36]	; (800b0c4 <USB_CoreReset+0x64>)
 800b0a0:	4293      	cmp	r3, r2
 800b0a2:	d901      	bls.n	800b0a8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800b0a4:	2303      	movs	r3, #3
 800b0a6:	e006      	b.n	800b0b6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	691b      	ldr	r3, [r3, #16]
 800b0ac:	f003 0301 	and.w	r3, r3, #1
 800b0b0:	2b01      	cmp	r3, #1
 800b0b2:	d0f0      	beq.n	800b096 <USB_CoreReset+0x36>

  return HAL_OK;
 800b0b4:	2300      	movs	r3, #0
}
 800b0b6:	4618      	mov	r0, r3
 800b0b8:	3714      	adds	r7, #20
 800b0ba:	46bd      	mov	sp, r7
 800b0bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c0:	4770      	bx	lr
 800b0c2:	bf00      	nop
 800b0c4:	00030d40 	.word	0x00030d40

0800b0c8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800b0c8:	b480      	push	{r7}
 800b0ca:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 800b0cc:	bf00      	nop
 800b0ce:	46bd      	mov	sp, r7
 800b0d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0d4:	4770      	bx	lr
	...

0800b0d8 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800b0d8:	b480      	push	{r7}
 800b0da:	b085      	sub	sp, #20
 800b0dc:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b0de:	f3ef 8305 	mrs	r3, IPSR
 800b0e2:	60bb      	str	r3, [r7, #8]
  return(result);
 800b0e4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d10f      	bne.n	800b10a <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b0ea:	f3ef 8310 	mrs	r3, PRIMASK
 800b0ee:	607b      	str	r3, [r7, #4]
  return(result);
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d105      	bne.n	800b102 <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800b0f6:	f3ef 8311 	mrs	r3, BASEPRI
 800b0fa:	603b      	str	r3, [r7, #0]
  return(result);
 800b0fc:	683b      	ldr	r3, [r7, #0]
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d007      	beq.n	800b112 <osKernelInitialize+0x3a>
 800b102:	4b0e      	ldr	r3, [pc, #56]	; (800b13c <osKernelInitialize+0x64>)
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	2b02      	cmp	r3, #2
 800b108:	d103      	bne.n	800b112 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800b10a:	f06f 0305 	mvn.w	r3, #5
 800b10e:	60fb      	str	r3, [r7, #12]
 800b110:	e00c      	b.n	800b12c <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800b112:	4b0a      	ldr	r3, [pc, #40]	; (800b13c <osKernelInitialize+0x64>)
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	2b00      	cmp	r3, #0
 800b118:	d105      	bne.n	800b126 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800b11a:	4b08      	ldr	r3, [pc, #32]	; (800b13c <osKernelInitialize+0x64>)
 800b11c:	2201      	movs	r2, #1
 800b11e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800b120:	2300      	movs	r3, #0
 800b122:	60fb      	str	r3, [r7, #12]
 800b124:	e002      	b.n	800b12c <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800b126:	f04f 33ff 	mov.w	r3, #4294967295
 800b12a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800b12c:	68fb      	ldr	r3, [r7, #12]
}
 800b12e:	4618      	mov	r0, r3
 800b130:	3714      	adds	r7, #20
 800b132:	46bd      	mov	sp, r7
 800b134:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b138:	4770      	bx	lr
 800b13a:	bf00      	nop
 800b13c:	2000021c 	.word	0x2000021c

0800b140 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800b140:	b580      	push	{r7, lr}
 800b142:	b084      	sub	sp, #16
 800b144:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b146:	f3ef 8305 	mrs	r3, IPSR
 800b14a:	60bb      	str	r3, [r7, #8]
  return(result);
 800b14c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d10f      	bne.n	800b172 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b152:	f3ef 8310 	mrs	r3, PRIMASK
 800b156:	607b      	str	r3, [r7, #4]
  return(result);
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	d105      	bne.n	800b16a <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800b15e:	f3ef 8311 	mrs	r3, BASEPRI
 800b162:	603b      	str	r3, [r7, #0]
  return(result);
 800b164:	683b      	ldr	r3, [r7, #0]
 800b166:	2b00      	cmp	r3, #0
 800b168:	d007      	beq.n	800b17a <osKernelStart+0x3a>
 800b16a:	4b0f      	ldr	r3, [pc, #60]	; (800b1a8 <osKernelStart+0x68>)
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	2b02      	cmp	r3, #2
 800b170:	d103      	bne.n	800b17a <osKernelStart+0x3a>
    stat = osErrorISR;
 800b172:	f06f 0305 	mvn.w	r3, #5
 800b176:	60fb      	str	r3, [r7, #12]
 800b178:	e010      	b.n	800b19c <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 800b17a:	4b0b      	ldr	r3, [pc, #44]	; (800b1a8 <osKernelStart+0x68>)
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	2b01      	cmp	r3, #1
 800b180:	d109      	bne.n	800b196 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800b182:	f7ff ffa1 	bl	800b0c8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800b186:	4b08      	ldr	r3, [pc, #32]	; (800b1a8 <osKernelStart+0x68>)
 800b188:	2202      	movs	r2, #2
 800b18a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800b18c:	f001 f9aa 	bl	800c4e4 <vTaskStartScheduler>
      stat = osOK;
 800b190:	2300      	movs	r3, #0
 800b192:	60fb      	str	r3, [r7, #12]
 800b194:	e002      	b.n	800b19c <osKernelStart+0x5c>
    } else {
      stat = osError;
 800b196:	f04f 33ff 	mov.w	r3, #4294967295
 800b19a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800b19c:	68fb      	ldr	r3, [r7, #12]
}
 800b19e:	4618      	mov	r0, r3
 800b1a0:	3710      	adds	r7, #16
 800b1a2:	46bd      	mov	sp, r7
 800b1a4:	bd80      	pop	{r7, pc}
 800b1a6:	bf00      	nop
 800b1a8:	2000021c 	.word	0x2000021c

0800b1ac <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800b1ac:	b580      	push	{r7, lr}
 800b1ae:	b084      	sub	sp, #16
 800b1b0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b1b2:	f3ef 8305 	mrs	r3, IPSR
 800b1b6:	60bb      	str	r3, [r7, #8]
  return(result);
 800b1b8:	68bb      	ldr	r3, [r7, #8]
  TickType_t ticks;

  if (IS_IRQ()) {
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d10f      	bne.n	800b1de <osKernelGetTickCount+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b1be:	f3ef 8310 	mrs	r3, PRIMASK
 800b1c2:	607b      	str	r3, [r7, #4]
  return(result);
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d105      	bne.n	800b1d6 <osKernelGetTickCount+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800b1ca:	f3ef 8311 	mrs	r3, BASEPRI
 800b1ce:	603b      	str	r3, [r7, #0]
  return(result);
 800b1d0:	683b      	ldr	r3, [r7, #0]
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d007      	beq.n	800b1e6 <osKernelGetTickCount+0x3a>
 800b1d6:	4b08      	ldr	r3, [pc, #32]	; (800b1f8 <osKernelGetTickCount+0x4c>)
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	2b02      	cmp	r3, #2
 800b1dc:	d103      	bne.n	800b1e6 <osKernelGetTickCount+0x3a>
    ticks = xTaskGetTickCountFromISR();
 800b1de:	f001 faa9 	bl	800c734 <xTaskGetTickCountFromISR>
 800b1e2:	60f8      	str	r0, [r7, #12]
 800b1e4:	e002      	b.n	800b1ec <osKernelGetTickCount+0x40>
  } else {
    ticks = xTaskGetTickCount();
 800b1e6:	f001 fa95 	bl	800c714 <xTaskGetTickCount>
 800b1ea:	60f8      	str	r0, [r7, #12]
  }

  return (ticks);
 800b1ec:	68fb      	ldr	r3, [r7, #12]
}
 800b1ee:	4618      	mov	r0, r3
 800b1f0:	3710      	adds	r7, #16
 800b1f2:	46bd      	mov	sp, r7
 800b1f4:	bd80      	pop	{r7, pc}
 800b1f6:	bf00      	nop
 800b1f8:	2000021c 	.word	0x2000021c

0800b1fc <osKernelGetTickFreq>:

uint32_t osKernelGetTickFreq (void) {
 800b1fc:	b480      	push	{r7}
 800b1fe:	af00      	add	r7, sp, #0
  return (configTICK_RATE_HZ);
 800b200:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
}
 800b204:	4618      	mov	r0, r3
 800b206:	46bd      	mov	sp, r7
 800b208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b20c:	4770      	bx	lr
	...

0800b210 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800b210:	b580      	push	{r7, lr}
 800b212:	b090      	sub	sp, #64	; 0x40
 800b214:	af04      	add	r7, sp, #16
 800b216:	60f8      	str	r0, [r7, #12]
 800b218:	60b9      	str	r1, [r7, #8]
 800b21a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800b21c:	2300      	movs	r3, #0
 800b21e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b220:	f3ef 8305 	mrs	r3, IPSR
 800b224:	61fb      	str	r3, [r7, #28]
  return(result);
 800b226:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 800b228:	2b00      	cmp	r3, #0
 800b22a:	f040 808f 	bne.w	800b34c <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b22e:	f3ef 8310 	mrs	r3, PRIMASK
 800b232:	61bb      	str	r3, [r7, #24]
  return(result);
 800b234:	69bb      	ldr	r3, [r7, #24]
 800b236:	2b00      	cmp	r3, #0
 800b238:	d105      	bne.n	800b246 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800b23a:	f3ef 8311 	mrs	r3, BASEPRI
 800b23e:	617b      	str	r3, [r7, #20]
  return(result);
 800b240:	697b      	ldr	r3, [r7, #20]
 800b242:	2b00      	cmp	r3, #0
 800b244:	d003      	beq.n	800b24e <osThreadNew+0x3e>
 800b246:	4b44      	ldr	r3, [pc, #272]	; (800b358 <osThreadNew+0x148>)
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	2b02      	cmp	r3, #2
 800b24c:	d07e      	beq.n	800b34c <osThreadNew+0x13c>
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	2b00      	cmp	r3, #0
 800b252:	d07b      	beq.n	800b34c <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 800b254:	2380      	movs	r3, #128	; 0x80
 800b256:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 800b258:	2318      	movs	r3, #24
 800b25a:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 800b25c:	2300      	movs	r3, #0
 800b25e:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 800b260:	f04f 33ff 	mov.w	r3, #4294967295
 800b264:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d045      	beq.n	800b2f8 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	2b00      	cmp	r3, #0
 800b272:	d002      	beq.n	800b27a <osThreadNew+0x6a>
        name = attr->name;
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	681b      	ldr	r3, [r3, #0]
 800b278:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	699b      	ldr	r3, [r3, #24]
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d002      	beq.n	800b288 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	699b      	ldr	r3, [r3, #24]
 800b286:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800b288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d008      	beq.n	800b2a0 <osThreadNew+0x90>
 800b28e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b290:	2b38      	cmp	r3, #56	; 0x38
 800b292:	d805      	bhi.n	800b2a0 <osThreadNew+0x90>
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	685b      	ldr	r3, [r3, #4]
 800b298:	f003 0301 	and.w	r3, r3, #1
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d001      	beq.n	800b2a4 <osThreadNew+0x94>
        return (NULL);
 800b2a0:	2300      	movs	r3, #0
 800b2a2:	e054      	b.n	800b34e <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	695b      	ldr	r3, [r3, #20]
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d003      	beq.n	800b2b4 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	695b      	ldr	r3, [r3, #20]
 800b2b0:	089b      	lsrs	r3, r3, #2
 800b2b2:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	689b      	ldr	r3, [r3, #8]
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d00e      	beq.n	800b2da <osThreadNew+0xca>
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	68db      	ldr	r3, [r3, #12]
 800b2c0:	2b5b      	cmp	r3, #91	; 0x5b
 800b2c2:	d90a      	bls.n	800b2da <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d006      	beq.n	800b2da <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	695b      	ldr	r3, [r3, #20]
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d002      	beq.n	800b2da <osThreadNew+0xca>
        mem = 1;
 800b2d4:	2301      	movs	r3, #1
 800b2d6:	623b      	str	r3, [r7, #32]
 800b2d8:	e010      	b.n	800b2fc <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	689b      	ldr	r3, [r3, #8]
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d10c      	bne.n	800b2fc <osThreadNew+0xec>
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	68db      	ldr	r3, [r3, #12]
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d108      	bne.n	800b2fc <osThreadNew+0xec>
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	691b      	ldr	r3, [r3, #16]
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d104      	bne.n	800b2fc <osThreadNew+0xec>
          mem = 0;
 800b2f2:	2300      	movs	r3, #0
 800b2f4:	623b      	str	r3, [r7, #32]
 800b2f6:	e001      	b.n	800b2fc <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 800b2f8:	2300      	movs	r3, #0
 800b2fa:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800b2fc:	6a3b      	ldr	r3, [r7, #32]
 800b2fe:	2b01      	cmp	r3, #1
 800b300:	d110      	bne.n	800b324 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800b306:	687a      	ldr	r2, [r7, #4]
 800b308:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b30a:	9202      	str	r2, [sp, #8]
 800b30c:	9301      	str	r3, [sp, #4]
 800b30e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b310:	9300      	str	r3, [sp, #0]
 800b312:	68bb      	ldr	r3, [r7, #8]
 800b314:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b316:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b318:	68f8      	ldr	r0, [r7, #12]
 800b31a:	f000 fe7f 	bl	800c01c <xTaskCreateStatic>
 800b31e:	4603      	mov	r3, r0
 800b320:	613b      	str	r3, [r7, #16]
 800b322:	e013      	b.n	800b34c <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 800b324:	6a3b      	ldr	r3, [r7, #32]
 800b326:	2b00      	cmp	r3, #0
 800b328:	d110      	bne.n	800b34c <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800b32a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b32c:	b29a      	uxth	r2, r3
 800b32e:	f107 0310 	add.w	r3, r7, #16
 800b332:	9301      	str	r3, [sp, #4]
 800b334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b336:	9300      	str	r3, [sp, #0]
 800b338:	68bb      	ldr	r3, [r7, #8]
 800b33a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b33c:	68f8      	ldr	r0, [r7, #12]
 800b33e:	f000 fed0 	bl	800c0e2 <xTaskCreate>
 800b342:	4603      	mov	r3, r0
 800b344:	2b01      	cmp	r3, #1
 800b346:	d001      	beq.n	800b34c <osThreadNew+0x13c>
          hTask = NULL;
 800b348:	2300      	movs	r3, #0
 800b34a:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800b34c:	693b      	ldr	r3, [r7, #16]
}
 800b34e:	4618      	mov	r0, r3
 800b350:	3730      	adds	r7, #48	; 0x30
 800b352:	46bd      	mov	sp, r7
 800b354:	bd80      	pop	{r7, pc}
 800b356:	bf00      	nop
 800b358:	2000021c 	.word	0x2000021c

0800b35c <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 800b35c:	b580      	push	{r7, lr}
 800b35e:	b086      	sub	sp, #24
 800b360:	af00      	add	r7, sp, #0
 800b362:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b364:	f3ef 8305 	mrs	r3, IPSR
 800b368:	613b      	str	r3, [r7, #16]
  return(result);
 800b36a:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	d10f      	bne.n	800b390 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b370:	f3ef 8310 	mrs	r3, PRIMASK
 800b374:	60fb      	str	r3, [r7, #12]
  return(result);
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	2b00      	cmp	r3, #0
 800b37a:	d105      	bne.n	800b388 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800b37c:	f3ef 8311 	mrs	r3, BASEPRI
 800b380:	60bb      	str	r3, [r7, #8]
  return(result);
 800b382:	68bb      	ldr	r3, [r7, #8]
 800b384:	2b00      	cmp	r3, #0
 800b386:	d007      	beq.n	800b398 <osDelay+0x3c>
 800b388:	4b0a      	ldr	r3, [pc, #40]	; (800b3b4 <osDelay+0x58>)
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	2b02      	cmp	r3, #2
 800b38e:	d103      	bne.n	800b398 <osDelay+0x3c>
    stat = osErrorISR;
 800b390:	f06f 0305 	mvn.w	r3, #5
 800b394:	617b      	str	r3, [r7, #20]
 800b396:	e007      	b.n	800b3a8 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 800b398:	2300      	movs	r3, #0
 800b39a:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	d002      	beq.n	800b3a8 <osDelay+0x4c>
      vTaskDelay(ticks);
 800b3a2:	6878      	ldr	r0, [r7, #4]
 800b3a4:	f001 f868 	bl	800c478 <vTaskDelay>
    }
  }

  return (stat);
 800b3a8:	697b      	ldr	r3, [r7, #20]
}
 800b3aa:	4618      	mov	r0, r3
 800b3ac:	3718      	adds	r7, #24
 800b3ae:	46bd      	mov	sp, r7
 800b3b0:	bd80      	pop	{r7, pc}
 800b3b2:	bf00      	nop
 800b3b4:	2000021c 	.word	0x2000021c

0800b3b8 <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 800b3b8:	b580      	push	{r7, lr}
 800b3ba:	b088      	sub	sp, #32
 800b3bc:	af00      	add	r7, sp, #0
 800b3be:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b3c0:	f3ef 8305 	mrs	r3, IPSR
 800b3c4:	617b      	str	r3, [r7, #20]
  return(result);
 800b3c6:	697b      	ldr	r3, [r7, #20]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d10f      	bne.n	800b3ec <osDelayUntil+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b3cc:	f3ef 8310 	mrs	r3, PRIMASK
 800b3d0:	613b      	str	r3, [r7, #16]
  return(result);
 800b3d2:	693b      	ldr	r3, [r7, #16]
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d105      	bne.n	800b3e4 <osDelayUntil+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800b3d8:	f3ef 8311 	mrs	r3, BASEPRI
 800b3dc:	60fb      	str	r3, [r7, #12]
  return(result);
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d007      	beq.n	800b3f4 <osDelayUntil+0x3c>
 800b3e4:	4b13      	ldr	r3, [pc, #76]	; (800b434 <osDelayUntil+0x7c>)
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	2b02      	cmp	r3, #2
 800b3ea:	d103      	bne.n	800b3f4 <osDelayUntil+0x3c>
    stat = osErrorISR;
 800b3ec:	f06f 0305 	mvn.w	r3, #5
 800b3f0:	61fb      	str	r3, [r7, #28]
 800b3f2:	e019      	b.n	800b428 <osDelayUntil+0x70>
  }
  else {
    stat = osOK;
 800b3f4:	2300      	movs	r3, #0
 800b3f6:	61fb      	str	r3, [r7, #28]
    tcnt = xTaskGetTickCount();
 800b3f8:	f001 f98c 	bl	800c714 <xTaskGetTickCount>
 800b3fc:	4603      	mov	r3, r0
 800b3fe:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 800b400:	68bb      	ldr	r3, [r7, #8]
 800b402:	687a      	ldr	r2, [r7, #4]
 800b404:	1ad3      	subs	r3, r2, r3
 800b406:	61bb      	str	r3, [r7, #24]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 800b408:	69bb      	ldr	r3, [r7, #24]
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d009      	beq.n	800b422 <osDelayUntil+0x6a>
 800b40e:	69bb      	ldr	r3, [r7, #24]
 800b410:	2b00      	cmp	r3, #0
 800b412:	db06      	blt.n	800b422 <osDelayUntil+0x6a>
      vTaskDelayUntil (&tcnt, delay);
 800b414:	f107 0308 	add.w	r3, r7, #8
 800b418:	69b9      	ldr	r1, [r7, #24]
 800b41a:	4618      	mov	r0, r3
 800b41c:	f000 ffa8 	bl	800c370 <vTaskDelayUntil>
 800b420:	e002      	b.n	800b428 <osDelayUntil+0x70>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 800b422:	f06f 0303 	mvn.w	r3, #3
 800b426:	61fb      	str	r3, [r7, #28]
    }
  }

  return (stat);
 800b428:	69fb      	ldr	r3, [r7, #28]
}
 800b42a:	4618      	mov	r0, r3
 800b42c:	3720      	adds	r7, #32
 800b42e:	46bd      	mov	sp, r7
 800b430:	bd80      	pop	{r7, pc}
 800b432:	bf00      	nop
 800b434:	2000021c 	.word	0x2000021c

0800b438 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800b438:	b480      	push	{r7}
 800b43a:	b085      	sub	sp, #20
 800b43c:	af00      	add	r7, sp, #0
 800b43e:	60f8      	str	r0, [r7, #12]
 800b440:	60b9      	str	r1, [r7, #8]
 800b442:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	4a07      	ldr	r2, [pc, #28]	; (800b464 <vApplicationGetIdleTaskMemory+0x2c>)
 800b448:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800b44a:	68bb      	ldr	r3, [r7, #8]
 800b44c:	4a06      	ldr	r2, [pc, #24]	; (800b468 <vApplicationGetIdleTaskMemory+0x30>)
 800b44e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	2280      	movs	r2, #128	; 0x80
 800b454:	601a      	str	r2, [r3, #0]
}
 800b456:	bf00      	nop
 800b458:	3714      	adds	r7, #20
 800b45a:	46bd      	mov	sp, r7
 800b45c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b460:	4770      	bx	lr
 800b462:	bf00      	nop
 800b464:	20000220 	.word	0x20000220
 800b468:	2000027c 	.word	0x2000027c

0800b46c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800b46c:	b480      	push	{r7}
 800b46e:	b085      	sub	sp, #20
 800b470:	af00      	add	r7, sp, #0
 800b472:	60f8      	str	r0, [r7, #12]
 800b474:	60b9      	str	r1, [r7, #8]
 800b476:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	4a07      	ldr	r2, [pc, #28]	; (800b498 <vApplicationGetTimerTaskMemory+0x2c>)
 800b47c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800b47e:	68bb      	ldr	r3, [r7, #8]
 800b480:	4a06      	ldr	r2, [pc, #24]	; (800b49c <vApplicationGetTimerTaskMemory+0x30>)
 800b482:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b48a:	601a      	str	r2, [r3, #0]
}
 800b48c:	bf00      	nop
 800b48e:	3714      	adds	r7, #20
 800b490:	46bd      	mov	sp, r7
 800b492:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b496:	4770      	bx	lr
 800b498:	2000047c 	.word	0x2000047c
 800b49c:	200004d8 	.word	0x200004d8

0800b4a0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b4a0:	b480      	push	{r7}
 800b4a2:	b083      	sub	sp, #12
 800b4a4:	af00      	add	r7, sp, #0
 800b4a6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	f103 0208 	add.w	r2, r3, #8
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	f04f 32ff 	mov.w	r2, #4294967295
 800b4b8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	f103 0208 	add.w	r2, r3, #8
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	f103 0208 	add.w	r2, r3, #8
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	2200      	movs	r2, #0
 800b4d2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b4d4:	bf00      	nop
 800b4d6:	370c      	adds	r7, #12
 800b4d8:	46bd      	mov	sp, r7
 800b4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4de:	4770      	bx	lr

0800b4e0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b4e0:	b480      	push	{r7}
 800b4e2:	b083      	sub	sp, #12
 800b4e4:	af00      	add	r7, sp, #0
 800b4e6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	2200      	movs	r2, #0
 800b4ec:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b4ee:	bf00      	nop
 800b4f0:	370c      	adds	r7, #12
 800b4f2:	46bd      	mov	sp, r7
 800b4f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4f8:	4770      	bx	lr

0800b4fa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b4fa:	b480      	push	{r7}
 800b4fc:	b085      	sub	sp, #20
 800b4fe:	af00      	add	r7, sp, #0
 800b500:	6078      	str	r0, [r7, #4]
 800b502:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	685b      	ldr	r3, [r3, #4]
 800b508:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b50a:	683b      	ldr	r3, [r7, #0]
 800b50c:	68fa      	ldr	r2, [r7, #12]
 800b50e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	689a      	ldr	r2, [r3, #8]
 800b514:	683b      	ldr	r3, [r7, #0]
 800b516:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	689b      	ldr	r3, [r3, #8]
 800b51c:	683a      	ldr	r2, [r7, #0]
 800b51e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	683a      	ldr	r2, [r7, #0]
 800b524:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b526:	683b      	ldr	r3, [r7, #0]
 800b528:	687a      	ldr	r2, [r7, #4]
 800b52a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	1c5a      	adds	r2, r3, #1
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	601a      	str	r2, [r3, #0]
}
 800b536:	bf00      	nop
 800b538:	3714      	adds	r7, #20
 800b53a:	46bd      	mov	sp, r7
 800b53c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b540:	4770      	bx	lr

0800b542 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b542:	b480      	push	{r7}
 800b544:	b085      	sub	sp, #20
 800b546:	af00      	add	r7, sp, #0
 800b548:	6078      	str	r0, [r7, #4]
 800b54a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b54c:	683b      	ldr	r3, [r7, #0]
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b552:	68bb      	ldr	r3, [r7, #8]
 800b554:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b558:	d103      	bne.n	800b562 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	691b      	ldr	r3, [r3, #16]
 800b55e:	60fb      	str	r3, [r7, #12]
 800b560:	e00c      	b.n	800b57c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	3308      	adds	r3, #8
 800b566:	60fb      	str	r3, [r7, #12]
 800b568:	e002      	b.n	800b570 <vListInsert+0x2e>
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	685b      	ldr	r3, [r3, #4]
 800b56e:	60fb      	str	r3, [r7, #12]
 800b570:	68fb      	ldr	r3, [r7, #12]
 800b572:	685b      	ldr	r3, [r3, #4]
 800b574:	681b      	ldr	r3, [r3, #0]
 800b576:	68ba      	ldr	r2, [r7, #8]
 800b578:	429a      	cmp	r2, r3
 800b57a:	d2f6      	bcs.n	800b56a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	685a      	ldr	r2, [r3, #4]
 800b580:	683b      	ldr	r3, [r7, #0]
 800b582:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b584:	683b      	ldr	r3, [r7, #0]
 800b586:	685b      	ldr	r3, [r3, #4]
 800b588:	683a      	ldr	r2, [r7, #0]
 800b58a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b58c:	683b      	ldr	r3, [r7, #0]
 800b58e:	68fa      	ldr	r2, [r7, #12]
 800b590:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b592:	68fb      	ldr	r3, [r7, #12]
 800b594:	683a      	ldr	r2, [r7, #0]
 800b596:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b598:	683b      	ldr	r3, [r7, #0]
 800b59a:	687a      	ldr	r2, [r7, #4]
 800b59c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	681b      	ldr	r3, [r3, #0]
 800b5a2:	1c5a      	adds	r2, r3, #1
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	601a      	str	r2, [r3, #0]
}
 800b5a8:	bf00      	nop
 800b5aa:	3714      	adds	r7, #20
 800b5ac:	46bd      	mov	sp, r7
 800b5ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5b2:	4770      	bx	lr

0800b5b4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b5b4:	b480      	push	{r7}
 800b5b6:	b085      	sub	sp, #20
 800b5b8:	af00      	add	r7, sp, #0
 800b5ba:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	691b      	ldr	r3, [r3, #16]
 800b5c0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	685b      	ldr	r3, [r3, #4]
 800b5c6:	687a      	ldr	r2, [r7, #4]
 800b5c8:	6892      	ldr	r2, [r2, #8]
 800b5ca:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	689b      	ldr	r3, [r3, #8]
 800b5d0:	687a      	ldr	r2, [r7, #4]
 800b5d2:	6852      	ldr	r2, [r2, #4]
 800b5d4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	685b      	ldr	r3, [r3, #4]
 800b5da:	687a      	ldr	r2, [r7, #4]
 800b5dc:	429a      	cmp	r2, r3
 800b5de:	d103      	bne.n	800b5e8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	689a      	ldr	r2, [r3, #8]
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	2200      	movs	r2, #0
 800b5ec:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b5ee:	68fb      	ldr	r3, [r7, #12]
 800b5f0:	681b      	ldr	r3, [r3, #0]
 800b5f2:	1e5a      	subs	r2, r3, #1
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	681b      	ldr	r3, [r3, #0]
}
 800b5fc:	4618      	mov	r0, r3
 800b5fe:	3714      	adds	r7, #20
 800b600:	46bd      	mov	sp, r7
 800b602:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b606:	4770      	bx	lr

0800b608 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b608:	b580      	push	{r7, lr}
 800b60a:	b084      	sub	sp, #16
 800b60c:	af00      	add	r7, sp, #0
 800b60e:	6078      	str	r0, [r7, #4]
 800b610:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b616:	68fb      	ldr	r3, [r7, #12]
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d10c      	bne.n	800b636 <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b61c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b620:	b672      	cpsid	i
 800b622:	f383 8811 	msr	BASEPRI, r3
 800b626:	f3bf 8f6f 	isb	sy
 800b62a:	f3bf 8f4f 	dsb	sy
 800b62e:	b662      	cpsie	i
 800b630:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b632:	bf00      	nop
 800b634:	e7fe      	b.n	800b634 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800b636:	f002 f9f1 	bl	800da1c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b63a:	68fb      	ldr	r3, [r7, #12]
 800b63c:	681a      	ldr	r2, [r3, #0]
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b642:	68f9      	ldr	r1, [r7, #12]
 800b644:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b646:	fb01 f303 	mul.w	r3, r1, r3
 800b64a:	441a      	add	r2, r3
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b650:	68fb      	ldr	r3, [r7, #12]
 800b652:	2200      	movs	r2, #0
 800b654:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b656:	68fb      	ldr	r3, [r7, #12]
 800b658:	681a      	ldr	r2, [r3, #0]
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	681a      	ldr	r2, [r3, #0]
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b666:	3b01      	subs	r3, #1
 800b668:	68f9      	ldr	r1, [r7, #12]
 800b66a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b66c:	fb01 f303 	mul.w	r3, r1, r3
 800b670:	441a      	add	r2, r3
 800b672:	68fb      	ldr	r3, [r7, #12]
 800b674:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	22ff      	movs	r2, #255	; 0xff
 800b67a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	22ff      	movs	r2, #255	; 0xff
 800b682:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b686:	683b      	ldr	r3, [r7, #0]
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d114      	bne.n	800b6b6 <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	691b      	ldr	r3, [r3, #16]
 800b690:	2b00      	cmp	r3, #0
 800b692:	d01a      	beq.n	800b6ca <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b694:	68fb      	ldr	r3, [r7, #12]
 800b696:	3310      	adds	r3, #16
 800b698:	4618      	mov	r0, r3
 800b69a:	f001 f9cd 	bl	800ca38 <xTaskRemoveFromEventList>
 800b69e:	4603      	mov	r3, r0
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d012      	beq.n	800b6ca <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b6a4:	4b0c      	ldr	r3, [pc, #48]	; (800b6d8 <xQueueGenericReset+0xd0>)
 800b6a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b6aa:	601a      	str	r2, [r3, #0]
 800b6ac:	f3bf 8f4f 	dsb	sy
 800b6b0:	f3bf 8f6f 	isb	sy
 800b6b4:	e009      	b.n	800b6ca <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	3310      	adds	r3, #16
 800b6ba:	4618      	mov	r0, r3
 800b6bc:	f7ff fef0 	bl	800b4a0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	3324      	adds	r3, #36	; 0x24
 800b6c4:	4618      	mov	r0, r3
 800b6c6:	f7ff feeb 	bl	800b4a0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b6ca:	f002 f9db 	bl	800da84 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b6ce:	2301      	movs	r3, #1
}
 800b6d0:	4618      	mov	r0, r3
 800b6d2:	3710      	adds	r7, #16
 800b6d4:	46bd      	mov	sp, r7
 800b6d6:	bd80      	pop	{r7, pc}
 800b6d8:	e000ed04 	.word	0xe000ed04

0800b6dc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b6dc:	b580      	push	{r7, lr}
 800b6de:	b08e      	sub	sp, #56	; 0x38
 800b6e0:	af02      	add	r7, sp, #8
 800b6e2:	60f8      	str	r0, [r7, #12]
 800b6e4:	60b9      	str	r1, [r7, #8]
 800b6e6:	607a      	str	r2, [r7, #4]
 800b6e8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b6ea:	68fb      	ldr	r3, [r7, #12]
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d10c      	bne.n	800b70a <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 800b6f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6f4:	b672      	cpsid	i
 800b6f6:	f383 8811 	msr	BASEPRI, r3
 800b6fa:	f3bf 8f6f 	isb	sy
 800b6fe:	f3bf 8f4f 	dsb	sy
 800b702:	b662      	cpsie	i
 800b704:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b706:	bf00      	nop
 800b708:	e7fe      	b.n	800b708 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b70a:	683b      	ldr	r3, [r7, #0]
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d10c      	bne.n	800b72a <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 800b710:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b714:	b672      	cpsid	i
 800b716:	f383 8811 	msr	BASEPRI, r3
 800b71a:	f3bf 8f6f 	isb	sy
 800b71e:	f3bf 8f4f 	dsb	sy
 800b722:	b662      	cpsie	i
 800b724:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b726:	bf00      	nop
 800b728:	e7fe      	b.n	800b728 <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d002      	beq.n	800b736 <xQueueGenericCreateStatic+0x5a>
 800b730:	68bb      	ldr	r3, [r7, #8]
 800b732:	2b00      	cmp	r3, #0
 800b734:	d001      	beq.n	800b73a <xQueueGenericCreateStatic+0x5e>
 800b736:	2301      	movs	r3, #1
 800b738:	e000      	b.n	800b73c <xQueueGenericCreateStatic+0x60>
 800b73a:	2300      	movs	r3, #0
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d10c      	bne.n	800b75a <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 800b740:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b744:	b672      	cpsid	i
 800b746:	f383 8811 	msr	BASEPRI, r3
 800b74a:	f3bf 8f6f 	isb	sy
 800b74e:	f3bf 8f4f 	dsb	sy
 800b752:	b662      	cpsie	i
 800b754:	623b      	str	r3, [r7, #32]
}
 800b756:	bf00      	nop
 800b758:	e7fe      	b.n	800b758 <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d102      	bne.n	800b766 <xQueueGenericCreateStatic+0x8a>
 800b760:	68bb      	ldr	r3, [r7, #8]
 800b762:	2b00      	cmp	r3, #0
 800b764:	d101      	bne.n	800b76a <xQueueGenericCreateStatic+0x8e>
 800b766:	2301      	movs	r3, #1
 800b768:	e000      	b.n	800b76c <xQueueGenericCreateStatic+0x90>
 800b76a:	2300      	movs	r3, #0
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d10c      	bne.n	800b78a <xQueueGenericCreateStatic+0xae>
	__asm volatile
 800b770:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b774:	b672      	cpsid	i
 800b776:	f383 8811 	msr	BASEPRI, r3
 800b77a:	f3bf 8f6f 	isb	sy
 800b77e:	f3bf 8f4f 	dsb	sy
 800b782:	b662      	cpsie	i
 800b784:	61fb      	str	r3, [r7, #28]
}
 800b786:	bf00      	nop
 800b788:	e7fe      	b.n	800b788 <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b78a:	2350      	movs	r3, #80	; 0x50
 800b78c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b78e:	697b      	ldr	r3, [r7, #20]
 800b790:	2b50      	cmp	r3, #80	; 0x50
 800b792:	d00c      	beq.n	800b7ae <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 800b794:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b798:	b672      	cpsid	i
 800b79a:	f383 8811 	msr	BASEPRI, r3
 800b79e:	f3bf 8f6f 	isb	sy
 800b7a2:	f3bf 8f4f 	dsb	sy
 800b7a6:	b662      	cpsie	i
 800b7a8:	61bb      	str	r3, [r7, #24]
}
 800b7aa:	bf00      	nop
 800b7ac:	e7fe      	b.n	800b7ac <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b7ae:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b7b0:	683b      	ldr	r3, [r7, #0]
 800b7b2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800b7b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d00d      	beq.n	800b7d6 <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b7ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7bc:	2201      	movs	r2, #1
 800b7be:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b7c2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800b7c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7c8:	9300      	str	r3, [sp, #0]
 800b7ca:	4613      	mov	r3, r2
 800b7cc:	687a      	ldr	r2, [r7, #4]
 800b7ce:	68b9      	ldr	r1, [r7, #8]
 800b7d0:	68f8      	ldr	r0, [r7, #12]
 800b7d2:	f000 f805 	bl	800b7e0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b7d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800b7d8:	4618      	mov	r0, r3
 800b7da:	3730      	adds	r7, #48	; 0x30
 800b7dc:	46bd      	mov	sp, r7
 800b7de:	bd80      	pop	{r7, pc}

0800b7e0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b7e0:	b580      	push	{r7, lr}
 800b7e2:	b084      	sub	sp, #16
 800b7e4:	af00      	add	r7, sp, #0
 800b7e6:	60f8      	str	r0, [r7, #12]
 800b7e8:	60b9      	str	r1, [r7, #8]
 800b7ea:	607a      	str	r2, [r7, #4]
 800b7ec:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b7ee:	68bb      	ldr	r3, [r7, #8]
 800b7f0:	2b00      	cmp	r3, #0
 800b7f2:	d103      	bne.n	800b7fc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b7f4:	69bb      	ldr	r3, [r7, #24]
 800b7f6:	69ba      	ldr	r2, [r7, #24]
 800b7f8:	601a      	str	r2, [r3, #0]
 800b7fa:	e002      	b.n	800b802 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b7fc:	69bb      	ldr	r3, [r7, #24]
 800b7fe:	687a      	ldr	r2, [r7, #4]
 800b800:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b802:	69bb      	ldr	r3, [r7, #24]
 800b804:	68fa      	ldr	r2, [r7, #12]
 800b806:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b808:	69bb      	ldr	r3, [r7, #24]
 800b80a:	68ba      	ldr	r2, [r7, #8]
 800b80c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b80e:	2101      	movs	r1, #1
 800b810:	69b8      	ldr	r0, [r7, #24]
 800b812:	f7ff fef9 	bl	800b608 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800b816:	69bb      	ldr	r3, [r7, #24]
 800b818:	78fa      	ldrb	r2, [r7, #3]
 800b81a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b81e:	bf00      	nop
 800b820:	3710      	adds	r7, #16
 800b822:	46bd      	mov	sp, r7
 800b824:	bd80      	pop	{r7, pc}
	...

0800b828 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b828:	b580      	push	{r7, lr}
 800b82a:	b08e      	sub	sp, #56	; 0x38
 800b82c:	af00      	add	r7, sp, #0
 800b82e:	60f8      	str	r0, [r7, #12]
 800b830:	60b9      	str	r1, [r7, #8]
 800b832:	607a      	str	r2, [r7, #4]
 800b834:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b836:	2300      	movs	r3, #0
 800b838:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b83a:	68fb      	ldr	r3, [r7, #12]
 800b83c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b83e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b840:	2b00      	cmp	r3, #0
 800b842:	d10c      	bne.n	800b85e <xQueueGenericSend+0x36>
	__asm volatile
 800b844:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b848:	b672      	cpsid	i
 800b84a:	f383 8811 	msr	BASEPRI, r3
 800b84e:	f3bf 8f6f 	isb	sy
 800b852:	f3bf 8f4f 	dsb	sy
 800b856:	b662      	cpsie	i
 800b858:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b85a:	bf00      	nop
 800b85c:	e7fe      	b.n	800b85c <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b85e:	68bb      	ldr	r3, [r7, #8]
 800b860:	2b00      	cmp	r3, #0
 800b862:	d103      	bne.n	800b86c <xQueueGenericSend+0x44>
 800b864:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b868:	2b00      	cmp	r3, #0
 800b86a:	d101      	bne.n	800b870 <xQueueGenericSend+0x48>
 800b86c:	2301      	movs	r3, #1
 800b86e:	e000      	b.n	800b872 <xQueueGenericSend+0x4a>
 800b870:	2300      	movs	r3, #0
 800b872:	2b00      	cmp	r3, #0
 800b874:	d10c      	bne.n	800b890 <xQueueGenericSend+0x68>
	__asm volatile
 800b876:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b87a:	b672      	cpsid	i
 800b87c:	f383 8811 	msr	BASEPRI, r3
 800b880:	f3bf 8f6f 	isb	sy
 800b884:	f3bf 8f4f 	dsb	sy
 800b888:	b662      	cpsie	i
 800b88a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b88c:	bf00      	nop
 800b88e:	e7fe      	b.n	800b88e <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b890:	683b      	ldr	r3, [r7, #0]
 800b892:	2b02      	cmp	r3, #2
 800b894:	d103      	bne.n	800b89e <xQueueGenericSend+0x76>
 800b896:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b898:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b89a:	2b01      	cmp	r3, #1
 800b89c:	d101      	bne.n	800b8a2 <xQueueGenericSend+0x7a>
 800b89e:	2301      	movs	r3, #1
 800b8a0:	e000      	b.n	800b8a4 <xQueueGenericSend+0x7c>
 800b8a2:	2300      	movs	r3, #0
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d10c      	bne.n	800b8c2 <xQueueGenericSend+0x9a>
	__asm volatile
 800b8a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8ac:	b672      	cpsid	i
 800b8ae:	f383 8811 	msr	BASEPRI, r3
 800b8b2:	f3bf 8f6f 	isb	sy
 800b8b6:	f3bf 8f4f 	dsb	sy
 800b8ba:	b662      	cpsie	i
 800b8bc:	623b      	str	r3, [r7, #32]
}
 800b8be:	bf00      	nop
 800b8c0:	e7fe      	b.n	800b8c0 <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b8c2:	f001 fa7f 	bl	800cdc4 <xTaskGetSchedulerState>
 800b8c6:	4603      	mov	r3, r0
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	d102      	bne.n	800b8d2 <xQueueGenericSend+0xaa>
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d101      	bne.n	800b8d6 <xQueueGenericSend+0xae>
 800b8d2:	2301      	movs	r3, #1
 800b8d4:	e000      	b.n	800b8d8 <xQueueGenericSend+0xb0>
 800b8d6:	2300      	movs	r3, #0
 800b8d8:	2b00      	cmp	r3, #0
 800b8da:	d10c      	bne.n	800b8f6 <xQueueGenericSend+0xce>
	__asm volatile
 800b8dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8e0:	b672      	cpsid	i
 800b8e2:	f383 8811 	msr	BASEPRI, r3
 800b8e6:	f3bf 8f6f 	isb	sy
 800b8ea:	f3bf 8f4f 	dsb	sy
 800b8ee:	b662      	cpsie	i
 800b8f0:	61fb      	str	r3, [r7, #28]
}
 800b8f2:	bf00      	nop
 800b8f4:	e7fe      	b.n	800b8f4 <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b8f6:	f002 f891 	bl	800da1c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b8fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b8fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b900:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b902:	429a      	cmp	r2, r3
 800b904:	d302      	bcc.n	800b90c <xQueueGenericSend+0xe4>
 800b906:	683b      	ldr	r3, [r7, #0]
 800b908:	2b02      	cmp	r3, #2
 800b90a:	d129      	bne.n	800b960 <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b90c:	683a      	ldr	r2, [r7, #0]
 800b90e:	68b9      	ldr	r1, [r7, #8]
 800b910:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b912:	f000 fa15 	bl	800bd40 <prvCopyDataToQueue>
 800b916:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b918:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b91a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d010      	beq.n	800b942 <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b920:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b922:	3324      	adds	r3, #36	; 0x24
 800b924:	4618      	mov	r0, r3
 800b926:	f001 f887 	bl	800ca38 <xTaskRemoveFromEventList>
 800b92a:	4603      	mov	r3, r0
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d013      	beq.n	800b958 <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b930:	4b3f      	ldr	r3, [pc, #252]	; (800ba30 <xQueueGenericSend+0x208>)
 800b932:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b936:	601a      	str	r2, [r3, #0]
 800b938:	f3bf 8f4f 	dsb	sy
 800b93c:	f3bf 8f6f 	isb	sy
 800b940:	e00a      	b.n	800b958 <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b942:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b944:	2b00      	cmp	r3, #0
 800b946:	d007      	beq.n	800b958 <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b948:	4b39      	ldr	r3, [pc, #228]	; (800ba30 <xQueueGenericSend+0x208>)
 800b94a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b94e:	601a      	str	r2, [r3, #0]
 800b950:	f3bf 8f4f 	dsb	sy
 800b954:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b958:	f002 f894 	bl	800da84 <vPortExitCritical>
				return pdPASS;
 800b95c:	2301      	movs	r3, #1
 800b95e:	e063      	b.n	800ba28 <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	2b00      	cmp	r3, #0
 800b964:	d103      	bne.n	800b96e <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b966:	f002 f88d 	bl	800da84 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b96a:	2300      	movs	r3, #0
 800b96c:	e05c      	b.n	800ba28 <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b96e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b970:	2b00      	cmp	r3, #0
 800b972:	d106      	bne.n	800b982 <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b974:	f107 0314 	add.w	r3, r7, #20
 800b978:	4618      	mov	r0, r3
 800b97a:	f001 f8c3 	bl	800cb04 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b97e:	2301      	movs	r3, #1
 800b980:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b982:	f002 f87f 	bl	800da84 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b986:	f000 fe17 	bl	800c5b8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b98a:	f002 f847 	bl	800da1c <vPortEnterCritical>
 800b98e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b990:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b994:	b25b      	sxtb	r3, r3
 800b996:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b99a:	d103      	bne.n	800b9a4 <xQueueGenericSend+0x17c>
 800b99c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b99e:	2200      	movs	r2, #0
 800b9a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b9a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9a6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b9aa:	b25b      	sxtb	r3, r3
 800b9ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b9b0:	d103      	bne.n	800b9ba <xQueueGenericSend+0x192>
 800b9b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9b4:	2200      	movs	r2, #0
 800b9b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b9ba:	f002 f863 	bl	800da84 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b9be:	1d3a      	adds	r2, r7, #4
 800b9c0:	f107 0314 	add.w	r3, r7, #20
 800b9c4:	4611      	mov	r1, r2
 800b9c6:	4618      	mov	r0, r3
 800b9c8:	f001 f8b2 	bl	800cb30 <xTaskCheckForTimeOut>
 800b9cc:	4603      	mov	r3, r0
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	d124      	bne.n	800ba1c <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b9d2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b9d4:	f000 faac 	bl	800bf30 <prvIsQueueFull>
 800b9d8:	4603      	mov	r3, r0
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d018      	beq.n	800ba10 <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b9de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9e0:	3310      	adds	r3, #16
 800b9e2:	687a      	ldr	r2, [r7, #4]
 800b9e4:	4611      	mov	r1, r2
 800b9e6:	4618      	mov	r0, r3
 800b9e8:	f000 ffd2 	bl	800c990 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b9ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b9ee:	f000 fa37 	bl	800be60 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b9f2:	f000 fdef 	bl	800c5d4 <xTaskResumeAll>
 800b9f6:	4603      	mov	r3, r0
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	f47f af7c 	bne.w	800b8f6 <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 800b9fe:	4b0c      	ldr	r3, [pc, #48]	; (800ba30 <xQueueGenericSend+0x208>)
 800ba00:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba04:	601a      	str	r2, [r3, #0]
 800ba06:	f3bf 8f4f 	dsb	sy
 800ba0a:	f3bf 8f6f 	isb	sy
 800ba0e:	e772      	b.n	800b8f6 <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800ba10:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ba12:	f000 fa25 	bl	800be60 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ba16:	f000 fddd 	bl	800c5d4 <xTaskResumeAll>
 800ba1a:	e76c      	b.n	800b8f6 <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800ba1c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ba1e:	f000 fa1f 	bl	800be60 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ba22:	f000 fdd7 	bl	800c5d4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800ba26:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800ba28:	4618      	mov	r0, r3
 800ba2a:	3738      	adds	r7, #56	; 0x38
 800ba2c:	46bd      	mov	sp, r7
 800ba2e:	bd80      	pop	{r7, pc}
 800ba30:	e000ed04 	.word	0xe000ed04

0800ba34 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800ba34:	b580      	push	{r7, lr}
 800ba36:	b08e      	sub	sp, #56	; 0x38
 800ba38:	af00      	add	r7, sp, #0
 800ba3a:	60f8      	str	r0, [r7, #12]
 800ba3c:	60b9      	str	r1, [r7, #8]
 800ba3e:	607a      	str	r2, [r7, #4]
 800ba40:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800ba46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	d10c      	bne.n	800ba66 <xQueueGenericSendFromISR+0x32>
	__asm volatile
 800ba4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba50:	b672      	cpsid	i
 800ba52:	f383 8811 	msr	BASEPRI, r3
 800ba56:	f3bf 8f6f 	isb	sy
 800ba5a:	f3bf 8f4f 	dsb	sy
 800ba5e:	b662      	cpsie	i
 800ba60:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ba62:	bf00      	nop
 800ba64:	e7fe      	b.n	800ba64 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ba66:	68bb      	ldr	r3, [r7, #8]
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d103      	bne.n	800ba74 <xQueueGenericSendFromISR+0x40>
 800ba6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba70:	2b00      	cmp	r3, #0
 800ba72:	d101      	bne.n	800ba78 <xQueueGenericSendFromISR+0x44>
 800ba74:	2301      	movs	r3, #1
 800ba76:	e000      	b.n	800ba7a <xQueueGenericSendFromISR+0x46>
 800ba78:	2300      	movs	r3, #0
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d10c      	bne.n	800ba98 <xQueueGenericSendFromISR+0x64>
	__asm volatile
 800ba7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba82:	b672      	cpsid	i
 800ba84:	f383 8811 	msr	BASEPRI, r3
 800ba88:	f3bf 8f6f 	isb	sy
 800ba8c:	f3bf 8f4f 	dsb	sy
 800ba90:	b662      	cpsie	i
 800ba92:	623b      	str	r3, [r7, #32]
}
 800ba94:	bf00      	nop
 800ba96:	e7fe      	b.n	800ba96 <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ba98:	683b      	ldr	r3, [r7, #0]
 800ba9a:	2b02      	cmp	r3, #2
 800ba9c:	d103      	bne.n	800baa6 <xQueueGenericSendFromISR+0x72>
 800ba9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800baa0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800baa2:	2b01      	cmp	r3, #1
 800baa4:	d101      	bne.n	800baaa <xQueueGenericSendFromISR+0x76>
 800baa6:	2301      	movs	r3, #1
 800baa8:	e000      	b.n	800baac <xQueueGenericSendFromISR+0x78>
 800baaa:	2300      	movs	r3, #0
 800baac:	2b00      	cmp	r3, #0
 800baae:	d10c      	bne.n	800baca <xQueueGenericSendFromISR+0x96>
	__asm volatile
 800bab0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bab4:	b672      	cpsid	i
 800bab6:	f383 8811 	msr	BASEPRI, r3
 800baba:	f3bf 8f6f 	isb	sy
 800babe:	f3bf 8f4f 	dsb	sy
 800bac2:	b662      	cpsie	i
 800bac4:	61fb      	str	r3, [r7, #28]
}
 800bac6:	bf00      	nop
 800bac8:	e7fe      	b.n	800bac8 <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800baca:	f002 f88f 	bl	800dbec <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800bace:	f3ef 8211 	mrs	r2, BASEPRI
 800bad2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bad6:	b672      	cpsid	i
 800bad8:	f383 8811 	msr	BASEPRI, r3
 800badc:	f3bf 8f6f 	isb	sy
 800bae0:	f3bf 8f4f 	dsb	sy
 800bae4:	b662      	cpsie	i
 800bae6:	61ba      	str	r2, [r7, #24]
 800bae8:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800baea:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800baec:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800baee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800baf0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800baf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800baf4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800baf6:	429a      	cmp	r2, r3
 800baf8:	d302      	bcc.n	800bb00 <xQueueGenericSendFromISR+0xcc>
 800bafa:	683b      	ldr	r3, [r7, #0]
 800bafc:	2b02      	cmp	r3, #2
 800bafe:	d12c      	bne.n	800bb5a <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800bb00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb02:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bb06:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bb0a:	683a      	ldr	r2, [r7, #0]
 800bb0c:	68b9      	ldr	r1, [r7, #8]
 800bb0e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bb10:	f000 f916 	bl	800bd40 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800bb14:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800bb18:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb1c:	d112      	bne.n	800bb44 <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bb1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	d016      	beq.n	800bb54 <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bb26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb28:	3324      	adds	r3, #36	; 0x24
 800bb2a:	4618      	mov	r0, r3
 800bb2c:	f000 ff84 	bl	800ca38 <xTaskRemoveFromEventList>
 800bb30:	4603      	mov	r3, r0
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	d00e      	beq.n	800bb54 <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	d00b      	beq.n	800bb54 <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	2201      	movs	r2, #1
 800bb40:	601a      	str	r2, [r3, #0]
 800bb42:	e007      	b.n	800bb54 <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800bb44:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800bb48:	3301      	adds	r3, #1
 800bb4a:	b2db      	uxtb	r3, r3
 800bb4c:	b25a      	sxtb	r2, r3
 800bb4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb50:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800bb54:	2301      	movs	r3, #1
 800bb56:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800bb58:	e001      	b.n	800bb5e <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800bb5a:	2300      	movs	r3, #0
 800bb5c:	637b      	str	r3, [r7, #52]	; 0x34
 800bb5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bb60:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800bb62:	693b      	ldr	r3, [r7, #16]
 800bb64:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800bb68:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bb6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800bb6c:	4618      	mov	r0, r3
 800bb6e:	3738      	adds	r7, #56	; 0x38
 800bb70:	46bd      	mov	sp, r7
 800bb72:	bd80      	pop	{r7, pc}

0800bb74 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800bb74:	b580      	push	{r7, lr}
 800bb76:	b08c      	sub	sp, #48	; 0x30
 800bb78:	af00      	add	r7, sp, #0
 800bb7a:	60f8      	str	r0, [r7, #12]
 800bb7c:	60b9      	str	r1, [r7, #8]
 800bb7e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800bb80:	2300      	movs	r3, #0
 800bb82:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bb84:	68fb      	ldr	r3, [r7, #12]
 800bb86:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800bb88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d10c      	bne.n	800bba8 <xQueueReceive+0x34>
	__asm volatile
 800bb8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb92:	b672      	cpsid	i
 800bb94:	f383 8811 	msr	BASEPRI, r3
 800bb98:	f3bf 8f6f 	isb	sy
 800bb9c:	f3bf 8f4f 	dsb	sy
 800bba0:	b662      	cpsie	i
 800bba2:	623b      	str	r3, [r7, #32]
}
 800bba4:	bf00      	nop
 800bba6:	e7fe      	b.n	800bba6 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bba8:	68bb      	ldr	r3, [r7, #8]
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	d103      	bne.n	800bbb6 <xQueueReceive+0x42>
 800bbae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bbb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bbb2:	2b00      	cmp	r3, #0
 800bbb4:	d101      	bne.n	800bbba <xQueueReceive+0x46>
 800bbb6:	2301      	movs	r3, #1
 800bbb8:	e000      	b.n	800bbbc <xQueueReceive+0x48>
 800bbba:	2300      	movs	r3, #0
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	d10c      	bne.n	800bbda <xQueueReceive+0x66>
	__asm volatile
 800bbc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbc4:	b672      	cpsid	i
 800bbc6:	f383 8811 	msr	BASEPRI, r3
 800bbca:	f3bf 8f6f 	isb	sy
 800bbce:	f3bf 8f4f 	dsb	sy
 800bbd2:	b662      	cpsie	i
 800bbd4:	61fb      	str	r3, [r7, #28]
}
 800bbd6:	bf00      	nop
 800bbd8:	e7fe      	b.n	800bbd8 <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bbda:	f001 f8f3 	bl	800cdc4 <xTaskGetSchedulerState>
 800bbde:	4603      	mov	r3, r0
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	d102      	bne.n	800bbea <xQueueReceive+0x76>
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	2b00      	cmp	r3, #0
 800bbe8:	d101      	bne.n	800bbee <xQueueReceive+0x7a>
 800bbea:	2301      	movs	r3, #1
 800bbec:	e000      	b.n	800bbf0 <xQueueReceive+0x7c>
 800bbee:	2300      	movs	r3, #0
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d10c      	bne.n	800bc0e <xQueueReceive+0x9a>
	__asm volatile
 800bbf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbf8:	b672      	cpsid	i
 800bbfa:	f383 8811 	msr	BASEPRI, r3
 800bbfe:	f3bf 8f6f 	isb	sy
 800bc02:	f3bf 8f4f 	dsb	sy
 800bc06:	b662      	cpsie	i
 800bc08:	61bb      	str	r3, [r7, #24]
}
 800bc0a:	bf00      	nop
 800bc0c:	e7fe      	b.n	800bc0c <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bc0e:	f001 ff05 	bl	800da1c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bc12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc16:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bc18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	d01f      	beq.n	800bc5e <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800bc1e:	68b9      	ldr	r1, [r7, #8]
 800bc20:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bc22:	f000 f8f7 	bl	800be14 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800bc26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc28:	1e5a      	subs	r2, r3, #1
 800bc2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc2c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bc2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc30:	691b      	ldr	r3, [r3, #16]
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	d00f      	beq.n	800bc56 <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bc36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc38:	3310      	adds	r3, #16
 800bc3a:	4618      	mov	r0, r3
 800bc3c:	f000 fefc 	bl	800ca38 <xTaskRemoveFromEventList>
 800bc40:	4603      	mov	r3, r0
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d007      	beq.n	800bc56 <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800bc46:	4b3d      	ldr	r3, [pc, #244]	; (800bd3c <xQueueReceive+0x1c8>)
 800bc48:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bc4c:	601a      	str	r2, [r3, #0]
 800bc4e:	f3bf 8f4f 	dsb	sy
 800bc52:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800bc56:	f001 ff15 	bl	800da84 <vPortExitCritical>
				return pdPASS;
 800bc5a:	2301      	movs	r3, #1
 800bc5c:	e069      	b.n	800bd32 <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	d103      	bne.n	800bc6c <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800bc64:	f001 ff0e 	bl	800da84 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800bc68:	2300      	movs	r3, #0
 800bc6a:	e062      	b.n	800bd32 <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bc6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d106      	bne.n	800bc80 <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bc72:	f107 0310 	add.w	r3, r7, #16
 800bc76:	4618      	mov	r0, r3
 800bc78:	f000 ff44 	bl	800cb04 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bc7c:	2301      	movs	r3, #1
 800bc7e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bc80:	f001 ff00 	bl	800da84 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bc84:	f000 fc98 	bl	800c5b8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bc88:	f001 fec8 	bl	800da1c <vPortEnterCritical>
 800bc8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc8e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bc92:	b25b      	sxtb	r3, r3
 800bc94:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc98:	d103      	bne.n	800bca2 <xQueueReceive+0x12e>
 800bc9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc9c:	2200      	movs	r2, #0
 800bc9e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bca2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bca4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bca8:	b25b      	sxtb	r3, r3
 800bcaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bcae:	d103      	bne.n	800bcb8 <xQueueReceive+0x144>
 800bcb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcb2:	2200      	movs	r2, #0
 800bcb4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bcb8:	f001 fee4 	bl	800da84 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bcbc:	1d3a      	adds	r2, r7, #4
 800bcbe:	f107 0310 	add.w	r3, r7, #16
 800bcc2:	4611      	mov	r1, r2
 800bcc4:	4618      	mov	r0, r3
 800bcc6:	f000 ff33 	bl	800cb30 <xTaskCheckForTimeOut>
 800bcca:	4603      	mov	r3, r0
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d123      	bne.n	800bd18 <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bcd0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bcd2:	f000 f917 	bl	800bf04 <prvIsQueueEmpty>
 800bcd6:	4603      	mov	r3, r0
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d017      	beq.n	800bd0c <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800bcdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcde:	3324      	adds	r3, #36	; 0x24
 800bce0:	687a      	ldr	r2, [r7, #4]
 800bce2:	4611      	mov	r1, r2
 800bce4:	4618      	mov	r0, r3
 800bce6:	f000 fe53 	bl	800c990 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800bcea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bcec:	f000 f8b8 	bl	800be60 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800bcf0:	f000 fc70 	bl	800c5d4 <xTaskResumeAll>
 800bcf4:	4603      	mov	r3, r0
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d189      	bne.n	800bc0e <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 800bcfa:	4b10      	ldr	r3, [pc, #64]	; (800bd3c <xQueueReceive+0x1c8>)
 800bcfc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bd00:	601a      	str	r2, [r3, #0]
 800bd02:	f3bf 8f4f 	dsb	sy
 800bd06:	f3bf 8f6f 	isb	sy
 800bd0a:	e780      	b.n	800bc0e <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800bd0c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bd0e:	f000 f8a7 	bl	800be60 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bd12:	f000 fc5f 	bl	800c5d4 <xTaskResumeAll>
 800bd16:	e77a      	b.n	800bc0e <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800bd18:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bd1a:	f000 f8a1 	bl	800be60 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bd1e:	f000 fc59 	bl	800c5d4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bd22:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bd24:	f000 f8ee 	bl	800bf04 <prvIsQueueEmpty>
 800bd28:	4603      	mov	r3, r0
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	f43f af6f 	beq.w	800bc0e <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800bd30:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800bd32:	4618      	mov	r0, r3
 800bd34:	3730      	adds	r7, #48	; 0x30
 800bd36:	46bd      	mov	sp, r7
 800bd38:	bd80      	pop	{r7, pc}
 800bd3a:	bf00      	nop
 800bd3c:	e000ed04 	.word	0xe000ed04

0800bd40 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800bd40:	b580      	push	{r7, lr}
 800bd42:	b086      	sub	sp, #24
 800bd44:	af00      	add	r7, sp, #0
 800bd46:	60f8      	str	r0, [r7, #12]
 800bd48:	60b9      	str	r1, [r7, #8]
 800bd4a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800bd4c:	2300      	movs	r3, #0
 800bd4e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bd50:	68fb      	ldr	r3, [r7, #12]
 800bd52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd54:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800bd56:	68fb      	ldr	r3, [r7, #12]
 800bd58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d10d      	bne.n	800bd7a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800bd5e:	68fb      	ldr	r3, [r7, #12]
 800bd60:	681b      	ldr	r3, [r3, #0]
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	d14d      	bne.n	800be02 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800bd66:	68fb      	ldr	r3, [r7, #12]
 800bd68:	689b      	ldr	r3, [r3, #8]
 800bd6a:	4618      	mov	r0, r3
 800bd6c:	f001 f848 	bl	800ce00 <xTaskPriorityDisinherit>
 800bd70:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800bd72:	68fb      	ldr	r3, [r7, #12]
 800bd74:	2200      	movs	r2, #0
 800bd76:	609a      	str	r2, [r3, #8]
 800bd78:	e043      	b.n	800be02 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	d119      	bne.n	800bdb4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800bd80:	68fb      	ldr	r3, [r7, #12]
 800bd82:	6858      	ldr	r0, [r3, #4]
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd88:	461a      	mov	r2, r3
 800bd8a:	68b9      	ldr	r1, [r7, #8]
 800bd8c:	f002 faf0 	bl	800e370 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800bd90:	68fb      	ldr	r3, [r7, #12]
 800bd92:	685a      	ldr	r2, [r3, #4]
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd98:	441a      	add	r2, r3
 800bd9a:	68fb      	ldr	r3, [r7, #12]
 800bd9c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	685a      	ldr	r2, [r3, #4]
 800bda2:	68fb      	ldr	r3, [r7, #12]
 800bda4:	689b      	ldr	r3, [r3, #8]
 800bda6:	429a      	cmp	r2, r3
 800bda8:	d32b      	bcc.n	800be02 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	681a      	ldr	r2, [r3, #0]
 800bdae:	68fb      	ldr	r3, [r7, #12]
 800bdb0:	605a      	str	r2, [r3, #4]
 800bdb2:	e026      	b.n	800be02 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800bdb4:	68fb      	ldr	r3, [r7, #12]
 800bdb6:	68d8      	ldr	r0, [r3, #12]
 800bdb8:	68fb      	ldr	r3, [r7, #12]
 800bdba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bdbc:	461a      	mov	r2, r3
 800bdbe:	68b9      	ldr	r1, [r7, #8]
 800bdc0:	f002 fad6 	bl	800e370 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	68da      	ldr	r2, [r3, #12]
 800bdc8:	68fb      	ldr	r3, [r7, #12]
 800bdca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bdcc:	425b      	negs	r3, r3
 800bdce:	441a      	add	r2, r3
 800bdd0:	68fb      	ldr	r3, [r7, #12]
 800bdd2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	68da      	ldr	r2, [r3, #12]
 800bdd8:	68fb      	ldr	r3, [r7, #12]
 800bdda:	681b      	ldr	r3, [r3, #0]
 800bddc:	429a      	cmp	r2, r3
 800bdde:	d207      	bcs.n	800bdf0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800bde0:	68fb      	ldr	r3, [r7, #12]
 800bde2:	689a      	ldr	r2, [r3, #8]
 800bde4:	68fb      	ldr	r3, [r7, #12]
 800bde6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bde8:	425b      	negs	r3, r3
 800bdea:	441a      	add	r2, r3
 800bdec:	68fb      	ldr	r3, [r7, #12]
 800bdee:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	2b02      	cmp	r3, #2
 800bdf4:	d105      	bne.n	800be02 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bdf6:	693b      	ldr	r3, [r7, #16]
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	d002      	beq.n	800be02 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800bdfc:	693b      	ldr	r3, [r7, #16]
 800bdfe:	3b01      	subs	r3, #1
 800be00:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800be02:	693b      	ldr	r3, [r7, #16]
 800be04:	1c5a      	adds	r2, r3, #1
 800be06:	68fb      	ldr	r3, [r7, #12]
 800be08:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800be0a:	697b      	ldr	r3, [r7, #20]
}
 800be0c:	4618      	mov	r0, r3
 800be0e:	3718      	adds	r7, #24
 800be10:	46bd      	mov	sp, r7
 800be12:	bd80      	pop	{r7, pc}

0800be14 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800be14:	b580      	push	{r7, lr}
 800be16:	b082      	sub	sp, #8
 800be18:	af00      	add	r7, sp, #0
 800be1a:	6078      	str	r0, [r7, #4]
 800be1c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be22:	2b00      	cmp	r3, #0
 800be24:	d018      	beq.n	800be58 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	68da      	ldr	r2, [r3, #12]
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be2e:	441a      	add	r2, r3
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	68da      	ldr	r2, [r3, #12]
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	689b      	ldr	r3, [r3, #8]
 800be3c:	429a      	cmp	r2, r3
 800be3e:	d303      	bcc.n	800be48 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	681a      	ldr	r2, [r3, #0]
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	68d9      	ldr	r1, [r3, #12]
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be50:	461a      	mov	r2, r3
 800be52:	6838      	ldr	r0, [r7, #0]
 800be54:	f002 fa8c 	bl	800e370 <memcpy>
	}
}
 800be58:	bf00      	nop
 800be5a:	3708      	adds	r7, #8
 800be5c:	46bd      	mov	sp, r7
 800be5e:	bd80      	pop	{r7, pc}

0800be60 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800be60:	b580      	push	{r7, lr}
 800be62:	b084      	sub	sp, #16
 800be64:	af00      	add	r7, sp, #0
 800be66:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800be68:	f001 fdd8 	bl	800da1c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800be72:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800be74:	e011      	b.n	800be9a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be7a:	2b00      	cmp	r3, #0
 800be7c:	d012      	beq.n	800bea4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	3324      	adds	r3, #36	; 0x24
 800be82:	4618      	mov	r0, r3
 800be84:	f000 fdd8 	bl	800ca38 <xTaskRemoveFromEventList>
 800be88:	4603      	mov	r3, r0
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d001      	beq.n	800be92 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800be8e:	f000 feb5 	bl	800cbfc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800be92:	7bfb      	ldrb	r3, [r7, #15]
 800be94:	3b01      	subs	r3, #1
 800be96:	b2db      	uxtb	r3, r3
 800be98:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800be9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	dce9      	bgt.n	800be76 <prvUnlockQueue+0x16>
 800bea2:	e000      	b.n	800bea6 <prvUnlockQueue+0x46>
					break;
 800bea4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	22ff      	movs	r2, #255	; 0xff
 800beaa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800beae:	f001 fde9 	bl	800da84 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800beb2:	f001 fdb3 	bl	800da1c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bebc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bebe:	e011      	b.n	800bee4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	691b      	ldr	r3, [r3, #16]
 800bec4:	2b00      	cmp	r3, #0
 800bec6:	d012      	beq.n	800beee <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	3310      	adds	r3, #16
 800becc:	4618      	mov	r0, r3
 800bece:	f000 fdb3 	bl	800ca38 <xTaskRemoveFromEventList>
 800bed2:	4603      	mov	r3, r0
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	d001      	beq.n	800bedc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800bed8:	f000 fe90 	bl	800cbfc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800bedc:	7bbb      	ldrb	r3, [r7, #14]
 800bede:	3b01      	subs	r3, #1
 800bee0:	b2db      	uxtb	r3, r3
 800bee2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bee4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bee8:	2b00      	cmp	r3, #0
 800beea:	dce9      	bgt.n	800bec0 <prvUnlockQueue+0x60>
 800beec:	e000      	b.n	800bef0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800beee:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	22ff      	movs	r2, #255	; 0xff
 800bef4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800bef8:	f001 fdc4 	bl	800da84 <vPortExitCritical>
}
 800befc:	bf00      	nop
 800befe:	3710      	adds	r7, #16
 800bf00:	46bd      	mov	sp, r7
 800bf02:	bd80      	pop	{r7, pc}

0800bf04 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800bf04:	b580      	push	{r7, lr}
 800bf06:	b084      	sub	sp, #16
 800bf08:	af00      	add	r7, sp, #0
 800bf0a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bf0c:	f001 fd86 	bl	800da1c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d102      	bne.n	800bf1e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800bf18:	2301      	movs	r3, #1
 800bf1a:	60fb      	str	r3, [r7, #12]
 800bf1c:	e001      	b.n	800bf22 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800bf1e:	2300      	movs	r3, #0
 800bf20:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bf22:	f001 fdaf 	bl	800da84 <vPortExitCritical>

	return xReturn;
 800bf26:	68fb      	ldr	r3, [r7, #12]
}
 800bf28:	4618      	mov	r0, r3
 800bf2a:	3710      	adds	r7, #16
 800bf2c:	46bd      	mov	sp, r7
 800bf2e:	bd80      	pop	{r7, pc}

0800bf30 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800bf30:	b580      	push	{r7, lr}
 800bf32:	b084      	sub	sp, #16
 800bf34:	af00      	add	r7, sp, #0
 800bf36:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bf38:	f001 fd70 	bl	800da1c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bf44:	429a      	cmp	r2, r3
 800bf46:	d102      	bne.n	800bf4e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800bf48:	2301      	movs	r3, #1
 800bf4a:	60fb      	str	r3, [r7, #12]
 800bf4c:	e001      	b.n	800bf52 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800bf4e:	2300      	movs	r3, #0
 800bf50:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bf52:	f001 fd97 	bl	800da84 <vPortExitCritical>

	return xReturn;
 800bf56:	68fb      	ldr	r3, [r7, #12]
}
 800bf58:	4618      	mov	r0, r3
 800bf5a:	3710      	adds	r7, #16
 800bf5c:	46bd      	mov	sp, r7
 800bf5e:	bd80      	pop	{r7, pc}

0800bf60 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800bf60:	b480      	push	{r7}
 800bf62:	b085      	sub	sp, #20
 800bf64:	af00      	add	r7, sp, #0
 800bf66:	6078      	str	r0, [r7, #4]
 800bf68:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800bf6a:	2300      	movs	r3, #0
 800bf6c:	60fb      	str	r3, [r7, #12]
 800bf6e:	e014      	b.n	800bf9a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800bf70:	4a0f      	ldr	r2, [pc, #60]	; (800bfb0 <vQueueAddToRegistry+0x50>)
 800bf72:	68fb      	ldr	r3, [r7, #12]
 800bf74:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	d10b      	bne.n	800bf94 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800bf7c:	490c      	ldr	r1, [pc, #48]	; (800bfb0 <vQueueAddToRegistry+0x50>)
 800bf7e:	68fb      	ldr	r3, [r7, #12]
 800bf80:	683a      	ldr	r2, [r7, #0]
 800bf82:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800bf86:	4a0a      	ldr	r2, [pc, #40]	; (800bfb0 <vQueueAddToRegistry+0x50>)
 800bf88:	68fb      	ldr	r3, [r7, #12]
 800bf8a:	00db      	lsls	r3, r3, #3
 800bf8c:	4413      	add	r3, r2
 800bf8e:	687a      	ldr	r2, [r7, #4]
 800bf90:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800bf92:	e006      	b.n	800bfa2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	3301      	adds	r3, #1
 800bf98:	60fb      	str	r3, [r7, #12]
 800bf9a:	68fb      	ldr	r3, [r7, #12]
 800bf9c:	2b07      	cmp	r3, #7
 800bf9e:	d9e7      	bls.n	800bf70 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800bfa0:	bf00      	nop
 800bfa2:	bf00      	nop
 800bfa4:	3714      	adds	r7, #20
 800bfa6:	46bd      	mov	sp, r7
 800bfa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfac:	4770      	bx	lr
 800bfae:	bf00      	nop
 800bfb0:	20005208 	.word	0x20005208

0800bfb4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800bfb4:	b580      	push	{r7, lr}
 800bfb6:	b086      	sub	sp, #24
 800bfb8:	af00      	add	r7, sp, #0
 800bfba:	60f8      	str	r0, [r7, #12]
 800bfbc:	60b9      	str	r1, [r7, #8]
 800bfbe:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800bfc0:	68fb      	ldr	r3, [r7, #12]
 800bfc2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800bfc4:	f001 fd2a 	bl	800da1c <vPortEnterCritical>
 800bfc8:	697b      	ldr	r3, [r7, #20]
 800bfca:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bfce:	b25b      	sxtb	r3, r3
 800bfd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bfd4:	d103      	bne.n	800bfde <vQueueWaitForMessageRestricted+0x2a>
 800bfd6:	697b      	ldr	r3, [r7, #20]
 800bfd8:	2200      	movs	r2, #0
 800bfda:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bfde:	697b      	ldr	r3, [r7, #20]
 800bfe0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bfe4:	b25b      	sxtb	r3, r3
 800bfe6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bfea:	d103      	bne.n	800bff4 <vQueueWaitForMessageRestricted+0x40>
 800bfec:	697b      	ldr	r3, [r7, #20]
 800bfee:	2200      	movs	r2, #0
 800bff0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bff4:	f001 fd46 	bl	800da84 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800bff8:	697b      	ldr	r3, [r7, #20]
 800bffa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	d106      	bne.n	800c00e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800c000:	697b      	ldr	r3, [r7, #20]
 800c002:	3324      	adds	r3, #36	; 0x24
 800c004:	687a      	ldr	r2, [r7, #4]
 800c006:	68b9      	ldr	r1, [r7, #8]
 800c008:	4618      	mov	r0, r3
 800c00a:	f000 fce7 	bl	800c9dc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800c00e:	6978      	ldr	r0, [r7, #20]
 800c010:	f7ff ff26 	bl	800be60 <prvUnlockQueue>
	}
 800c014:	bf00      	nop
 800c016:	3718      	adds	r7, #24
 800c018:	46bd      	mov	sp, r7
 800c01a:	bd80      	pop	{r7, pc}

0800c01c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c01c:	b580      	push	{r7, lr}
 800c01e:	b08e      	sub	sp, #56	; 0x38
 800c020:	af04      	add	r7, sp, #16
 800c022:	60f8      	str	r0, [r7, #12]
 800c024:	60b9      	str	r1, [r7, #8]
 800c026:	607a      	str	r2, [r7, #4]
 800c028:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800c02a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	d10c      	bne.n	800c04a <xTaskCreateStatic+0x2e>
	__asm volatile
 800c030:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c034:	b672      	cpsid	i
 800c036:	f383 8811 	msr	BASEPRI, r3
 800c03a:	f3bf 8f6f 	isb	sy
 800c03e:	f3bf 8f4f 	dsb	sy
 800c042:	b662      	cpsie	i
 800c044:	623b      	str	r3, [r7, #32]
}
 800c046:	bf00      	nop
 800c048:	e7fe      	b.n	800c048 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800c04a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c04c:	2b00      	cmp	r3, #0
 800c04e:	d10c      	bne.n	800c06a <xTaskCreateStatic+0x4e>
	__asm volatile
 800c050:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c054:	b672      	cpsid	i
 800c056:	f383 8811 	msr	BASEPRI, r3
 800c05a:	f3bf 8f6f 	isb	sy
 800c05e:	f3bf 8f4f 	dsb	sy
 800c062:	b662      	cpsie	i
 800c064:	61fb      	str	r3, [r7, #28]
}
 800c066:	bf00      	nop
 800c068:	e7fe      	b.n	800c068 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800c06a:	235c      	movs	r3, #92	; 0x5c
 800c06c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800c06e:	693b      	ldr	r3, [r7, #16]
 800c070:	2b5c      	cmp	r3, #92	; 0x5c
 800c072:	d00c      	beq.n	800c08e <xTaskCreateStatic+0x72>
	__asm volatile
 800c074:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c078:	b672      	cpsid	i
 800c07a:	f383 8811 	msr	BASEPRI, r3
 800c07e:	f3bf 8f6f 	isb	sy
 800c082:	f3bf 8f4f 	dsb	sy
 800c086:	b662      	cpsie	i
 800c088:	61bb      	str	r3, [r7, #24]
}
 800c08a:	bf00      	nop
 800c08c:	e7fe      	b.n	800c08c <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800c08e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800c090:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c092:	2b00      	cmp	r3, #0
 800c094:	d01e      	beq.n	800c0d4 <xTaskCreateStatic+0xb8>
 800c096:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d01b      	beq.n	800c0d4 <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c09c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c09e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800c0a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0a2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c0a4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c0a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0a8:	2202      	movs	r2, #2
 800c0aa:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800c0ae:	2300      	movs	r3, #0
 800c0b0:	9303      	str	r3, [sp, #12]
 800c0b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0b4:	9302      	str	r3, [sp, #8]
 800c0b6:	f107 0314 	add.w	r3, r7, #20
 800c0ba:	9301      	str	r3, [sp, #4]
 800c0bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c0be:	9300      	str	r3, [sp, #0]
 800c0c0:	683b      	ldr	r3, [r7, #0]
 800c0c2:	687a      	ldr	r2, [r7, #4]
 800c0c4:	68b9      	ldr	r1, [r7, #8]
 800c0c6:	68f8      	ldr	r0, [r7, #12]
 800c0c8:	f000 f850 	bl	800c16c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c0cc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c0ce:	f000 f8df 	bl	800c290 <prvAddNewTaskToReadyList>
 800c0d2:	e001      	b.n	800c0d8 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 800c0d4:	2300      	movs	r3, #0
 800c0d6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800c0d8:	697b      	ldr	r3, [r7, #20]
	}
 800c0da:	4618      	mov	r0, r3
 800c0dc:	3728      	adds	r7, #40	; 0x28
 800c0de:	46bd      	mov	sp, r7
 800c0e0:	bd80      	pop	{r7, pc}

0800c0e2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c0e2:	b580      	push	{r7, lr}
 800c0e4:	b08c      	sub	sp, #48	; 0x30
 800c0e6:	af04      	add	r7, sp, #16
 800c0e8:	60f8      	str	r0, [r7, #12]
 800c0ea:	60b9      	str	r1, [r7, #8]
 800c0ec:	603b      	str	r3, [r7, #0]
 800c0ee:	4613      	mov	r3, r2
 800c0f0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800c0f2:	88fb      	ldrh	r3, [r7, #6]
 800c0f4:	009b      	lsls	r3, r3, #2
 800c0f6:	4618      	mov	r0, r3
 800c0f8:	f001 fdbc 	bl	800dc74 <pvPortMalloc>
 800c0fc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c0fe:	697b      	ldr	r3, [r7, #20]
 800c100:	2b00      	cmp	r3, #0
 800c102:	d00e      	beq.n	800c122 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800c104:	205c      	movs	r0, #92	; 0x5c
 800c106:	f001 fdb5 	bl	800dc74 <pvPortMalloc>
 800c10a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c10c:	69fb      	ldr	r3, [r7, #28]
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d003      	beq.n	800c11a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c112:	69fb      	ldr	r3, [r7, #28]
 800c114:	697a      	ldr	r2, [r7, #20]
 800c116:	631a      	str	r2, [r3, #48]	; 0x30
 800c118:	e005      	b.n	800c126 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c11a:	6978      	ldr	r0, [r7, #20]
 800c11c:	f001 fe74 	bl	800de08 <vPortFree>
 800c120:	e001      	b.n	800c126 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c122:	2300      	movs	r3, #0
 800c124:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c126:	69fb      	ldr	r3, [r7, #28]
 800c128:	2b00      	cmp	r3, #0
 800c12a:	d017      	beq.n	800c15c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800c12c:	69fb      	ldr	r3, [r7, #28]
 800c12e:	2200      	movs	r2, #0
 800c130:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c134:	88fa      	ldrh	r2, [r7, #6]
 800c136:	2300      	movs	r3, #0
 800c138:	9303      	str	r3, [sp, #12]
 800c13a:	69fb      	ldr	r3, [r7, #28]
 800c13c:	9302      	str	r3, [sp, #8]
 800c13e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c140:	9301      	str	r3, [sp, #4]
 800c142:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c144:	9300      	str	r3, [sp, #0]
 800c146:	683b      	ldr	r3, [r7, #0]
 800c148:	68b9      	ldr	r1, [r7, #8]
 800c14a:	68f8      	ldr	r0, [r7, #12]
 800c14c:	f000 f80e 	bl	800c16c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c150:	69f8      	ldr	r0, [r7, #28]
 800c152:	f000 f89d 	bl	800c290 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c156:	2301      	movs	r3, #1
 800c158:	61bb      	str	r3, [r7, #24]
 800c15a:	e002      	b.n	800c162 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c15c:	f04f 33ff 	mov.w	r3, #4294967295
 800c160:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c162:	69bb      	ldr	r3, [r7, #24]
	}
 800c164:	4618      	mov	r0, r3
 800c166:	3720      	adds	r7, #32
 800c168:	46bd      	mov	sp, r7
 800c16a:	bd80      	pop	{r7, pc}

0800c16c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c16c:	b580      	push	{r7, lr}
 800c16e:	b088      	sub	sp, #32
 800c170:	af00      	add	r7, sp, #0
 800c172:	60f8      	str	r0, [r7, #12]
 800c174:	60b9      	str	r1, [r7, #8]
 800c176:	607a      	str	r2, [r7, #4]
 800c178:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800c17a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c17c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	009b      	lsls	r3, r3, #2
 800c182:	461a      	mov	r2, r3
 800c184:	21a5      	movs	r1, #165	; 0xa5
 800c186:	f002 f901 	bl	800e38c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c18a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c18c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c18e:	6879      	ldr	r1, [r7, #4]
 800c190:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800c194:	440b      	add	r3, r1
 800c196:	009b      	lsls	r3, r3, #2
 800c198:	4413      	add	r3, r2
 800c19a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c19c:	69bb      	ldr	r3, [r7, #24]
 800c19e:	f023 0307 	bic.w	r3, r3, #7
 800c1a2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c1a4:	69bb      	ldr	r3, [r7, #24]
 800c1a6:	f003 0307 	and.w	r3, r3, #7
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	d00c      	beq.n	800c1c8 <prvInitialiseNewTask+0x5c>
	__asm volatile
 800c1ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1b2:	b672      	cpsid	i
 800c1b4:	f383 8811 	msr	BASEPRI, r3
 800c1b8:	f3bf 8f6f 	isb	sy
 800c1bc:	f3bf 8f4f 	dsb	sy
 800c1c0:	b662      	cpsie	i
 800c1c2:	617b      	str	r3, [r7, #20]
}
 800c1c4:	bf00      	nop
 800c1c6:	e7fe      	b.n	800c1c6 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c1c8:	68bb      	ldr	r3, [r7, #8]
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	d01f      	beq.n	800c20e <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c1ce:	2300      	movs	r3, #0
 800c1d0:	61fb      	str	r3, [r7, #28]
 800c1d2:	e012      	b.n	800c1fa <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c1d4:	68ba      	ldr	r2, [r7, #8]
 800c1d6:	69fb      	ldr	r3, [r7, #28]
 800c1d8:	4413      	add	r3, r2
 800c1da:	7819      	ldrb	r1, [r3, #0]
 800c1dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c1de:	69fb      	ldr	r3, [r7, #28]
 800c1e0:	4413      	add	r3, r2
 800c1e2:	3334      	adds	r3, #52	; 0x34
 800c1e4:	460a      	mov	r2, r1
 800c1e6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c1e8:	68ba      	ldr	r2, [r7, #8]
 800c1ea:	69fb      	ldr	r3, [r7, #28]
 800c1ec:	4413      	add	r3, r2
 800c1ee:	781b      	ldrb	r3, [r3, #0]
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d006      	beq.n	800c202 <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c1f4:	69fb      	ldr	r3, [r7, #28]
 800c1f6:	3301      	adds	r3, #1
 800c1f8:	61fb      	str	r3, [r7, #28]
 800c1fa:	69fb      	ldr	r3, [r7, #28]
 800c1fc:	2b0f      	cmp	r3, #15
 800c1fe:	d9e9      	bls.n	800c1d4 <prvInitialiseNewTask+0x68>
 800c200:	e000      	b.n	800c204 <prvInitialiseNewTask+0x98>
			{
				break;
 800c202:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c204:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c206:	2200      	movs	r2, #0
 800c208:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800c20c:	e003      	b.n	800c216 <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c20e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c210:	2200      	movs	r2, #0
 800c212:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c216:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c218:	2b37      	cmp	r3, #55	; 0x37
 800c21a:	d901      	bls.n	800c220 <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c21c:	2337      	movs	r3, #55	; 0x37
 800c21e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c220:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c222:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c224:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c226:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c228:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c22a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800c22c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c22e:	2200      	movs	r2, #0
 800c230:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c232:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c234:	3304      	adds	r3, #4
 800c236:	4618      	mov	r0, r3
 800c238:	f7ff f952 	bl	800b4e0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c23c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c23e:	3318      	adds	r3, #24
 800c240:	4618      	mov	r0, r3
 800c242:	f7ff f94d 	bl	800b4e0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c246:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c248:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c24a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c24c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c24e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c252:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c254:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c256:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c258:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c25a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c25c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c25e:	2200      	movs	r2, #0
 800c260:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c262:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c264:	2200      	movs	r2, #0
 800c266:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c26a:	683a      	ldr	r2, [r7, #0]
 800c26c:	68f9      	ldr	r1, [r7, #12]
 800c26e:	69b8      	ldr	r0, [r7, #24]
 800c270:	f001 fac8 	bl	800d804 <pxPortInitialiseStack>
 800c274:	4602      	mov	r2, r0
 800c276:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c278:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c27a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	d002      	beq.n	800c286 <prvInitialiseNewTask+0x11a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c280:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c282:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c284:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c286:	bf00      	nop
 800c288:	3720      	adds	r7, #32
 800c28a:	46bd      	mov	sp, r7
 800c28c:	bd80      	pop	{r7, pc}
	...

0800c290 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c290:	b580      	push	{r7, lr}
 800c292:	b082      	sub	sp, #8
 800c294:	af00      	add	r7, sp, #0
 800c296:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c298:	f001 fbc0 	bl	800da1c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c29c:	4b2d      	ldr	r3, [pc, #180]	; (800c354 <prvAddNewTaskToReadyList+0xc4>)
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	3301      	adds	r3, #1
 800c2a2:	4a2c      	ldr	r2, [pc, #176]	; (800c354 <prvAddNewTaskToReadyList+0xc4>)
 800c2a4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c2a6:	4b2c      	ldr	r3, [pc, #176]	; (800c358 <prvAddNewTaskToReadyList+0xc8>)
 800c2a8:	681b      	ldr	r3, [r3, #0]
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	d109      	bne.n	800c2c2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c2ae:	4a2a      	ldr	r2, [pc, #168]	; (800c358 <prvAddNewTaskToReadyList+0xc8>)
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c2b4:	4b27      	ldr	r3, [pc, #156]	; (800c354 <prvAddNewTaskToReadyList+0xc4>)
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	2b01      	cmp	r3, #1
 800c2ba:	d110      	bne.n	800c2de <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c2bc:	f000 fcc2 	bl	800cc44 <prvInitialiseTaskLists>
 800c2c0:	e00d      	b.n	800c2de <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c2c2:	4b26      	ldr	r3, [pc, #152]	; (800c35c <prvAddNewTaskToReadyList+0xcc>)
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	d109      	bne.n	800c2de <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c2ca:	4b23      	ldr	r3, [pc, #140]	; (800c358 <prvAddNewTaskToReadyList+0xc8>)
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c2d4:	429a      	cmp	r2, r3
 800c2d6:	d802      	bhi.n	800c2de <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c2d8:	4a1f      	ldr	r2, [pc, #124]	; (800c358 <prvAddNewTaskToReadyList+0xc8>)
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c2de:	4b20      	ldr	r3, [pc, #128]	; (800c360 <prvAddNewTaskToReadyList+0xd0>)
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	3301      	adds	r3, #1
 800c2e4:	4a1e      	ldr	r2, [pc, #120]	; (800c360 <prvAddNewTaskToReadyList+0xd0>)
 800c2e6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800c2e8:	4b1d      	ldr	r3, [pc, #116]	; (800c360 <prvAddNewTaskToReadyList+0xd0>)
 800c2ea:	681a      	ldr	r2, [r3, #0]
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c2f4:	4b1b      	ldr	r3, [pc, #108]	; (800c364 <prvAddNewTaskToReadyList+0xd4>)
 800c2f6:	681b      	ldr	r3, [r3, #0]
 800c2f8:	429a      	cmp	r2, r3
 800c2fa:	d903      	bls.n	800c304 <prvAddNewTaskToReadyList+0x74>
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c300:	4a18      	ldr	r2, [pc, #96]	; (800c364 <prvAddNewTaskToReadyList+0xd4>)
 800c302:	6013      	str	r3, [r2, #0]
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c308:	4613      	mov	r3, r2
 800c30a:	009b      	lsls	r3, r3, #2
 800c30c:	4413      	add	r3, r2
 800c30e:	009b      	lsls	r3, r3, #2
 800c310:	4a15      	ldr	r2, [pc, #84]	; (800c368 <prvAddNewTaskToReadyList+0xd8>)
 800c312:	441a      	add	r2, r3
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	3304      	adds	r3, #4
 800c318:	4619      	mov	r1, r3
 800c31a:	4610      	mov	r0, r2
 800c31c:	f7ff f8ed 	bl	800b4fa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c320:	f001 fbb0 	bl	800da84 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c324:	4b0d      	ldr	r3, [pc, #52]	; (800c35c <prvAddNewTaskToReadyList+0xcc>)
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	2b00      	cmp	r3, #0
 800c32a:	d00e      	beq.n	800c34a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c32c:	4b0a      	ldr	r3, [pc, #40]	; (800c358 <prvAddNewTaskToReadyList+0xc8>)
 800c32e:	681b      	ldr	r3, [r3, #0]
 800c330:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c336:	429a      	cmp	r2, r3
 800c338:	d207      	bcs.n	800c34a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c33a:	4b0c      	ldr	r3, [pc, #48]	; (800c36c <prvAddNewTaskToReadyList+0xdc>)
 800c33c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c340:	601a      	str	r2, [r3, #0]
 800c342:	f3bf 8f4f 	dsb	sy
 800c346:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c34a:	bf00      	nop
 800c34c:	3708      	adds	r7, #8
 800c34e:	46bd      	mov	sp, r7
 800c350:	bd80      	pop	{r7, pc}
 800c352:	bf00      	nop
 800c354:	20000dac 	.word	0x20000dac
 800c358:	200008d8 	.word	0x200008d8
 800c35c:	20000db8 	.word	0x20000db8
 800c360:	20000dc8 	.word	0x20000dc8
 800c364:	20000db4 	.word	0x20000db4
 800c368:	200008dc 	.word	0x200008dc
 800c36c:	e000ed04 	.word	0xe000ed04

0800c370 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800c370:	b580      	push	{r7, lr}
 800c372:	b08a      	sub	sp, #40	; 0x28
 800c374:	af00      	add	r7, sp, #0
 800c376:	6078      	str	r0, [r7, #4]
 800c378:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800c37a:	2300      	movs	r3, #0
 800c37c:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	2b00      	cmp	r3, #0
 800c382:	d10c      	bne.n	800c39e <vTaskDelayUntil+0x2e>
	__asm volatile
 800c384:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c388:	b672      	cpsid	i
 800c38a:	f383 8811 	msr	BASEPRI, r3
 800c38e:	f3bf 8f6f 	isb	sy
 800c392:	f3bf 8f4f 	dsb	sy
 800c396:	b662      	cpsie	i
 800c398:	617b      	str	r3, [r7, #20]
}
 800c39a:	bf00      	nop
 800c39c:	e7fe      	b.n	800c39c <vTaskDelayUntil+0x2c>
		configASSERT( ( xTimeIncrement > 0U ) );
 800c39e:	683b      	ldr	r3, [r7, #0]
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d10c      	bne.n	800c3be <vTaskDelayUntil+0x4e>
	__asm volatile
 800c3a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3a8:	b672      	cpsid	i
 800c3aa:	f383 8811 	msr	BASEPRI, r3
 800c3ae:	f3bf 8f6f 	isb	sy
 800c3b2:	f3bf 8f4f 	dsb	sy
 800c3b6:	b662      	cpsie	i
 800c3b8:	613b      	str	r3, [r7, #16]
}
 800c3ba:	bf00      	nop
 800c3bc:	e7fe      	b.n	800c3bc <vTaskDelayUntil+0x4c>
		configASSERT( uxSchedulerSuspended == 0 );
 800c3be:	4b2b      	ldr	r3, [pc, #172]	; (800c46c <vTaskDelayUntil+0xfc>)
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	d00c      	beq.n	800c3e0 <vTaskDelayUntil+0x70>
	__asm volatile
 800c3c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3ca:	b672      	cpsid	i
 800c3cc:	f383 8811 	msr	BASEPRI, r3
 800c3d0:	f3bf 8f6f 	isb	sy
 800c3d4:	f3bf 8f4f 	dsb	sy
 800c3d8:	b662      	cpsie	i
 800c3da:	60fb      	str	r3, [r7, #12]
}
 800c3dc:	bf00      	nop
 800c3de:	e7fe      	b.n	800c3de <vTaskDelayUntil+0x6e>

		vTaskSuspendAll();
 800c3e0:	f000 f8ea 	bl	800c5b8 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800c3e4:	4b22      	ldr	r3, [pc, #136]	; (800c470 <vTaskDelayUntil+0x100>)
 800c3e6:	681b      	ldr	r3, [r3, #0]
 800c3e8:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	681b      	ldr	r3, [r3, #0]
 800c3ee:	683a      	ldr	r2, [r7, #0]
 800c3f0:	4413      	add	r3, r2
 800c3f2:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	681b      	ldr	r3, [r3, #0]
 800c3f8:	6a3a      	ldr	r2, [r7, #32]
 800c3fa:	429a      	cmp	r2, r3
 800c3fc:	d20b      	bcs.n	800c416 <vTaskDelayUntil+0xa6>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	69fa      	ldr	r2, [r7, #28]
 800c404:	429a      	cmp	r2, r3
 800c406:	d211      	bcs.n	800c42c <vTaskDelayUntil+0xbc>
 800c408:	69fa      	ldr	r2, [r7, #28]
 800c40a:	6a3b      	ldr	r3, [r7, #32]
 800c40c:	429a      	cmp	r2, r3
 800c40e:	d90d      	bls.n	800c42c <vTaskDelayUntil+0xbc>
				{
					xShouldDelay = pdTRUE;
 800c410:	2301      	movs	r3, #1
 800c412:	627b      	str	r3, [r7, #36]	; 0x24
 800c414:	e00a      	b.n	800c42c <vTaskDelayUntil+0xbc>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	69fa      	ldr	r2, [r7, #28]
 800c41c:	429a      	cmp	r2, r3
 800c41e:	d303      	bcc.n	800c428 <vTaskDelayUntil+0xb8>
 800c420:	69fa      	ldr	r2, [r7, #28]
 800c422:	6a3b      	ldr	r3, [r7, #32]
 800c424:	429a      	cmp	r2, r3
 800c426:	d901      	bls.n	800c42c <vTaskDelayUntil+0xbc>
				{
					xShouldDelay = pdTRUE;
 800c428:	2301      	movs	r3, #1
 800c42a:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	69fa      	ldr	r2, [r7, #28]
 800c430:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800c432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c434:	2b00      	cmp	r3, #0
 800c436:	d006      	beq.n	800c446 <vTaskDelayUntil+0xd6>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800c438:	69fa      	ldr	r2, [r7, #28]
 800c43a:	6a3b      	ldr	r3, [r7, #32]
 800c43c:	1ad3      	subs	r3, r2, r3
 800c43e:	2100      	movs	r1, #0
 800c440:	4618      	mov	r0, r3
 800c442:	f000 fe2f 	bl	800d0a4 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800c446:	f000 f8c5 	bl	800c5d4 <xTaskResumeAll>
 800c44a:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c44c:	69bb      	ldr	r3, [r7, #24]
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d107      	bne.n	800c462 <vTaskDelayUntil+0xf2>
		{
			portYIELD_WITHIN_API();
 800c452:	4b08      	ldr	r3, [pc, #32]	; (800c474 <vTaskDelayUntil+0x104>)
 800c454:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c458:	601a      	str	r2, [r3, #0]
 800c45a:	f3bf 8f4f 	dsb	sy
 800c45e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c462:	bf00      	nop
 800c464:	3728      	adds	r7, #40	; 0x28
 800c466:	46bd      	mov	sp, r7
 800c468:	bd80      	pop	{r7, pc}
 800c46a:	bf00      	nop
 800c46c:	20000dd4 	.word	0x20000dd4
 800c470:	20000db0 	.word	0x20000db0
 800c474:	e000ed04 	.word	0xe000ed04

0800c478 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c478:	b580      	push	{r7, lr}
 800c47a:	b084      	sub	sp, #16
 800c47c:	af00      	add	r7, sp, #0
 800c47e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c480:	2300      	movs	r3, #0
 800c482:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	2b00      	cmp	r3, #0
 800c488:	d019      	beq.n	800c4be <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c48a:	4b14      	ldr	r3, [pc, #80]	; (800c4dc <vTaskDelay+0x64>)
 800c48c:	681b      	ldr	r3, [r3, #0]
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d00c      	beq.n	800c4ac <vTaskDelay+0x34>
	__asm volatile
 800c492:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c496:	b672      	cpsid	i
 800c498:	f383 8811 	msr	BASEPRI, r3
 800c49c:	f3bf 8f6f 	isb	sy
 800c4a0:	f3bf 8f4f 	dsb	sy
 800c4a4:	b662      	cpsie	i
 800c4a6:	60bb      	str	r3, [r7, #8]
}
 800c4a8:	bf00      	nop
 800c4aa:	e7fe      	b.n	800c4aa <vTaskDelay+0x32>
			vTaskSuspendAll();
 800c4ac:	f000 f884 	bl	800c5b8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c4b0:	2100      	movs	r1, #0
 800c4b2:	6878      	ldr	r0, [r7, #4]
 800c4b4:	f000 fdf6 	bl	800d0a4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c4b8:	f000 f88c 	bl	800c5d4 <xTaskResumeAll>
 800c4bc:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c4be:	68fb      	ldr	r3, [r7, #12]
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	d107      	bne.n	800c4d4 <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 800c4c4:	4b06      	ldr	r3, [pc, #24]	; (800c4e0 <vTaskDelay+0x68>)
 800c4c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c4ca:	601a      	str	r2, [r3, #0]
 800c4cc:	f3bf 8f4f 	dsb	sy
 800c4d0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c4d4:	bf00      	nop
 800c4d6:	3710      	adds	r7, #16
 800c4d8:	46bd      	mov	sp, r7
 800c4da:	bd80      	pop	{r7, pc}
 800c4dc:	20000dd4 	.word	0x20000dd4
 800c4e0:	e000ed04 	.word	0xe000ed04

0800c4e4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c4e4:	b580      	push	{r7, lr}
 800c4e6:	b08a      	sub	sp, #40	; 0x28
 800c4e8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c4ea:	2300      	movs	r3, #0
 800c4ec:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c4ee:	2300      	movs	r3, #0
 800c4f0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c4f2:	463a      	mov	r2, r7
 800c4f4:	1d39      	adds	r1, r7, #4
 800c4f6:	f107 0308 	add.w	r3, r7, #8
 800c4fa:	4618      	mov	r0, r3
 800c4fc:	f7fe ff9c 	bl	800b438 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c500:	6839      	ldr	r1, [r7, #0]
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	68ba      	ldr	r2, [r7, #8]
 800c506:	9202      	str	r2, [sp, #8]
 800c508:	9301      	str	r3, [sp, #4]
 800c50a:	2300      	movs	r3, #0
 800c50c:	9300      	str	r3, [sp, #0]
 800c50e:	2300      	movs	r3, #0
 800c510:	460a      	mov	r2, r1
 800c512:	4923      	ldr	r1, [pc, #140]	; (800c5a0 <vTaskStartScheduler+0xbc>)
 800c514:	4823      	ldr	r0, [pc, #140]	; (800c5a4 <vTaskStartScheduler+0xc0>)
 800c516:	f7ff fd81 	bl	800c01c <xTaskCreateStatic>
 800c51a:	4603      	mov	r3, r0
 800c51c:	4a22      	ldr	r2, [pc, #136]	; (800c5a8 <vTaskStartScheduler+0xc4>)
 800c51e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c520:	4b21      	ldr	r3, [pc, #132]	; (800c5a8 <vTaskStartScheduler+0xc4>)
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	2b00      	cmp	r3, #0
 800c526:	d002      	beq.n	800c52e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c528:	2301      	movs	r3, #1
 800c52a:	617b      	str	r3, [r7, #20]
 800c52c:	e001      	b.n	800c532 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c52e:	2300      	movs	r3, #0
 800c530:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800c532:	697b      	ldr	r3, [r7, #20]
 800c534:	2b01      	cmp	r3, #1
 800c536:	d102      	bne.n	800c53e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800c538:	f000 fe08 	bl	800d14c <xTimerCreateTimerTask>
 800c53c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c53e:	697b      	ldr	r3, [r7, #20]
 800c540:	2b01      	cmp	r3, #1
 800c542:	d118      	bne.n	800c576 <vTaskStartScheduler+0x92>
	__asm volatile
 800c544:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c548:	b672      	cpsid	i
 800c54a:	f383 8811 	msr	BASEPRI, r3
 800c54e:	f3bf 8f6f 	isb	sy
 800c552:	f3bf 8f4f 	dsb	sy
 800c556:	b662      	cpsie	i
 800c558:	613b      	str	r3, [r7, #16]
}
 800c55a:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c55c:	4b13      	ldr	r3, [pc, #76]	; (800c5ac <vTaskStartScheduler+0xc8>)
 800c55e:	f04f 32ff 	mov.w	r2, #4294967295
 800c562:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c564:	4b12      	ldr	r3, [pc, #72]	; (800c5b0 <vTaskStartScheduler+0xcc>)
 800c566:	2201      	movs	r2, #1
 800c568:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c56a:	4b12      	ldr	r3, [pc, #72]	; (800c5b4 <vTaskStartScheduler+0xd0>)
 800c56c:	2200      	movs	r2, #0
 800c56e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c570:	f001 f9d6 	bl	800d920 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c574:	e010      	b.n	800c598 <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c576:	697b      	ldr	r3, [r7, #20]
 800c578:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c57c:	d10c      	bne.n	800c598 <vTaskStartScheduler+0xb4>
	__asm volatile
 800c57e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c582:	b672      	cpsid	i
 800c584:	f383 8811 	msr	BASEPRI, r3
 800c588:	f3bf 8f6f 	isb	sy
 800c58c:	f3bf 8f4f 	dsb	sy
 800c590:	b662      	cpsie	i
 800c592:	60fb      	str	r3, [r7, #12]
}
 800c594:	bf00      	nop
 800c596:	e7fe      	b.n	800c596 <vTaskStartScheduler+0xb2>
}
 800c598:	bf00      	nop
 800c59a:	3718      	adds	r7, #24
 800c59c:	46bd      	mov	sp, r7
 800c59e:	bd80      	pop	{r7, pc}
 800c5a0:	08012040 	.word	0x08012040
 800c5a4:	0800cc15 	.word	0x0800cc15
 800c5a8:	20000dd0 	.word	0x20000dd0
 800c5ac:	20000dcc 	.word	0x20000dcc
 800c5b0:	20000db8 	.word	0x20000db8
 800c5b4:	20000db0 	.word	0x20000db0

0800c5b8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c5b8:	b480      	push	{r7}
 800c5ba:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800c5bc:	4b04      	ldr	r3, [pc, #16]	; (800c5d0 <vTaskSuspendAll+0x18>)
 800c5be:	681b      	ldr	r3, [r3, #0]
 800c5c0:	3301      	adds	r3, #1
 800c5c2:	4a03      	ldr	r2, [pc, #12]	; (800c5d0 <vTaskSuspendAll+0x18>)
 800c5c4:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800c5c6:	bf00      	nop
 800c5c8:	46bd      	mov	sp, r7
 800c5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ce:	4770      	bx	lr
 800c5d0:	20000dd4 	.word	0x20000dd4

0800c5d4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c5d4:	b580      	push	{r7, lr}
 800c5d6:	b084      	sub	sp, #16
 800c5d8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c5da:	2300      	movs	r3, #0
 800c5dc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c5de:	2300      	movs	r3, #0
 800c5e0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c5e2:	4b43      	ldr	r3, [pc, #268]	; (800c6f0 <xTaskResumeAll+0x11c>)
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d10c      	bne.n	800c604 <xTaskResumeAll+0x30>
	__asm volatile
 800c5ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5ee:	b672      	cpsid	i
 800c5f0:	f383 8811 	msr	BASEPRI, r3
 800c5f4:	f3bf 8f6f 	isb	sy
 800c5f8:	f3bf 8f4f 	dsb	sy
 800c5fc:	b662      	cpsie	i
 800c5fe:	603b      	str	r3, [r7, #0]
}
 800c600:	bf00      	nop
 800c602:	e7fe      	b.n	800c602 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c604:	f001 fa0a 	bl	800da1c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c608:	4b39      	ldr	r3, [pc, #228]	; (800c6f0 <xTaskResumeAll+0x11c>)
 800c60a:	681b      	ldr	r3, [r3, #0]
 800c60c:	3b01      	subs	r3, #1
 800c60e:	4a38      	ldr	r2, [pc, #224]	; (800c6f0 <xTaskResumeAll+0x11c>)
 800c610:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c612:	4b37      	ldr	r3, [pc, #220]	; (800c6f0 <xTaskResumeAll+0x11c>)
 800c614:	681b      	ldr	r3, [r3, #0]
 800c616:	2b00      	cmp	r3, #0
 800c618:	d162      	bne.n	800c6e0 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c61a:	4b36      	ldr	r3, [pc, #216]	; (800c6f4 <xTaskResumeAll+0x120>)
 800c61c:	681b      	ldr	r3, [r3, #0]
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d05e      	beq.n	800c6e0 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c622:	e02f      	b.n	800c684 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c624:	4b34      	ldr	r3, [pc, #208]	; (800c6f8 <xTaskResumeAll+0x124>)
 800c626:	68db      	ldr	r3, [r3, #12]
 800c628:	68db      	ldr	r3, [r3, #12]
 800c62a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c62c:	68fb      	ldr	r3, [r7, #12]
 800c62e:	3318      	adds	r3, #24
 800c630:	4618      	mov	r0, r3
 800c632:	f7fe ffbf 	bl	800b5b4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c636:	68fb      	ldr	r3, [r7, #12]
 800c638:	3304      	adds	r3, #4
 800c63a:	4618      	mov	r0, r3
 800c63c:	f7fe ffba 	bl	800b5b4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c640:	68fb      	ldr	r3, [r7, #12]
 800c642:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c644:	4b2d      	ldr	r3, [pc, #180]	; (800c6fc <xTaskResumeAll+0x128>)
 800c646:	681b      	ldr	r3, [r3, #0]
 800c648:	429a      	cmp	r2, r3
 800c64a:	d903      	bls.n	800c654 <xTaskResumeAll+0x80>
 800c64c:	68fb      	ldr	r3, [r7, #12]
 800c64e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c650:	4a2a      	ldr	r2, [pc, #168]	; (800c6fc <xTaskResumeAll+0x128>)
 800c652:	6013      	str	r3, [r2, #0]
 800c654:	68fb      	ldr	r3, [r7, #12]
 800c656:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c658:	4613      	mov	r3, r2
 800c65a:	009b      	lsls	r3, r3, #2
 800c65c:	4413      	add	r3, r2
 800c65e:	009b      	lsls	r3, r3, #2
 800c660:	4a27      	ldr	r2, [pc, #156]	; (800c700 <xTaskResumeAll+0x12c>)
 800c662:	441a      	add	r2, r3
 800c664:	68fb      	ldr	r3, [r7, #12]
 800c666:	3304      	adds	r3, #4
 800c668:	4619      	mov	r1, r3
 800c66a:	4610      	mov	r0, r2
 800c66c:	f7fe ff45 	bl	800b4fa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c670:	68fb      	ldr	r3, [r7, #12]
 800c672:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c674:	4b23      	ldr	r3, [pc, #140]	; (800c704 <xTaskResumeAll+0x130>)
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c67a:	429a      	cmp	r2, r3
 800c67c:	d302      	bcc.n	800c684 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 800c67e:	4b22      	ldr	r3, [pc, #136]	; (800c708 <xTaskResumeAll+0x134>)
 800c680:	2201      	movs	r2, #1
 800c682:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c684:	4b1c      	ldr	r3, [pc, #112]	; (800c6f8 <xTaskResumeAll+0x124>)
 800c686:	681b      	ldr	r3, [r3, #0]
 800c688:	2b00      	cmp	r3, #0
 800c68a:	d1cb      	bne.n	800c624 <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	2b00      	cmp	r3, #0
 800c690:	d001      	beq.n	800c696 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c692:	f000 fb77 	bl	800cd84 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800c696:	4b1d      	ldr	r3, [pc, #116]	; (800c70c <xTaskResumeAll+0x138>)
 800c698:	681b      	ldr	r3, [r3, #0]
 800c69a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	2b00      	cmp	r3, #0
 800c6a0:	d010      	beq.n	800c6c4 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c6a2:	f000 f859 	bl	800c758 <xTaskIncrementTick>
 800c6a6:	4603      	mov	r3, r0
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	d002      	beq.n	800c6b2 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 800c6ac:	4b16      	ldr	r3, [pc, #88]	; (800c708 <xTaskResumeAll+0x134>)
 800c6ae:	2201      	movs	r2, #1
 800c6b0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	3b01      	subs	r3, #1
 800c6b6:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	2b00      	cmp	r3, #0
 800c6bc:	d1f1      	bne.n	800c6a2 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 800c6be:	4b13      	ldr	r3, [pc, #76]	; (800c70c <xTaskResumeAll+0x138>)
 800c6c0:	2200      	movs	r2, #0
 800c6c2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c6c4:	4b10      	ldr	r3, [pc, #64]	; (800c708 <xTaskResumeAll+0x134>)
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	d009      	beq.n	800c6e0 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c6cc:	2301      	movs	r3, #1
 800c6ce:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c6d0:	4b0f      	ldr	r3, [pc, #60]	; (800c710 <xTaskResumeAll+0x13c>)
 800c6d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c6d6:	601a      	str	r2, [r3, #0]
 800c6d8:	f3bf 8f4f 	dsb	sy
 800c6dc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c6e0:	f001 f9d0 	bl	800da84 <vPortExitCritical>

	return xAlreadyYielded;
 800c6e4:	68bb      	ldr	r3, [r7, #8]
}
 800c6e6:	4618      	mov	r0, r3
 800c6e8:	3710      	adds	r7, #16
 800c6ea:	46bd      	mov	sp, r7
 800c6ec:	bd80      	pop	{r7, pc}
 800c6ee:	bf00      	nop
 800c6f0:	20000dd4 	.word	0x20000dd4
 800c6f4:	20000dac 	.word	0x20000dac
 800c6f8:	20000d6c 	.word	0x20000d6c
 800c6fc:	20000db4 	.word	0x20000db4
 800c700:	200008dc 	.word	0x200008dc
 800c704:	200008d8 	.word	0x200008d8
 800c708:	20000dc0 	.word	0x20000dc0
 800c70c:	20000dbc 	.word	0x20000dbc
 800c710:	e000ed04 	.word	0xe000ed04

0800c714 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c714:	b480      	push	{r7}
 800c716:	b083      	sub	sp, #12
 800c718:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c71a:	4b05      	ldr	r3, [pc, #20]	; (800c730 <xTaskGetTickCount+0x1c>)
 800c71c:	681b      	ldr	r3, [r3, #0]
 800c71e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800c720:	687b      	ldr	r3, [r7, #4]
}
 800c722:	4618      	mov	r0, r3
 800c724:	370c      	adds	r7, #12
 800c726:	46bd      	mov	sp, r7
 800c728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c72c:	4770      	bx	lr
 800c72e:	bf00      	nop
 800c730:	20000db0 	.word	0x20000db0

0800c734 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800c734:	b580      	push	{r7, lr}
 800c736:	b082      	sub	sp, #8
 800c738:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c73a:	f001 fa57 	bl	800dbec <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800c73e:	2300      	movs	r3, #0
 800c740:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800c742:	4b04      	ldr	r3, [pc, #16]	; (800c754 <xTaskGetTickCountFromISR+0x20>)
 800c744:	681b      	ldr	r3, [r3, #0]
 800c746:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c748:	683b      	ldr	r3, [r7, #0]
}
 800c74a:	4618      	mov	r0, r3
 800c74c:	3708      	adds	r7, #8
 800c74e:	46bd      	mov	sp, r7
 800c750:	bd80      	pop	{r7, pc}
 800c752:	bf00      	nop
 800c754:	20000db0 	.word	0x20000db0

0800c758 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c758:	b580      	push	{r7, lr}
 800c75a:	b086      	sub	sp, #24
 800c75c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c75e:	2300      	movs	r3, #0
 800c760:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c762:	4b50      	ldr	r3, [pc, #320]	; (800c8a4 <xTaskIncrementTick+0x14c>)
 800c764:	681b      	ldr	r3, [r3, #0]
 800c766:	2b00      	cmp	r3, #0
 800c768:	f040 808b 	bne.w	800c882 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c76c:	4b4e      	ldr	r3, [pc, #312]	; (800c8a8 <xTaskIncrementTick+0x150>)
 800c76e:	681b      	ldr	r3, [r3, #0]
 800c770:	3301      	adds	r3, #1
 800c772:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c774:	4a4c      	ldr	r2, [pc, #304]	; (800c8a8 <xTaskIncrementTick+0x150>)
 800c776:	693b      	ldr	r3, [r7, #16]
 800c778:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c77a:	693b      	ldr	r3, [r7, #16]
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d122      	bne.n	800c7c6 <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 800c780:	4b4a      	ldr	r3, [pc, #296]	; (800c8ac <xTaskIncrementTick+0x154>)
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	681b      	ldr	r3, [r3, #0]
 800c786:	2b00      	cmp	r3, #0
 800c788:	d00c      	beq.n	800c7a4 <xTaskIncrementTick+0x4c>
	__asm volatile
 800c78a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c78e:	b672      	cpsid	i
 800c790:	f383 8811 	msr	BASEPRI, r3
 800c794:	f3bf 8f6f 	isb	sy
 800c798:	f3bf 8f4f 	dsb	sy
 800c79c:	b662      	cpsie	i
 800c79e:	603b      	str	r3, [r7, #0]
}
 800c7a0:	bf00      	nop
 800c7a2:	e7fe      	b.n	800c7a2 <xTaskIncrementTick+0x4a>
 800c7a4:	4b41      	ldr	r3, [pc, #260]	; (800c8ac <xTaskIncrementTick+0x154>)
 800c7a6:	681b      	ldr	r3, [r3, #0]
 800c7a8:	60fb      	str	r3, [r7, #12]
 800c7aa:	4b41      	ldr	r3, [pc, #260]	; (800c8b0 <xTaskIncrementTick+0x158>)
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	4a3f      	ldr	r2, [pc, #252]	; (800c8ac <xTaskIncrementTick+0x154>)
 800c7b0:	6013      	str	r3, [r2, #0]
 800c7b2:	4a3f      	ldr	r2, [pc, #252]	; (800c8b0 <xTaskIncrementTick+0x158>)
 800c7b4:	68fb      	ldr	r3, [r7, #12]
 800c7b6:	6013      	str	r3, [r2, #0]
 800c7b8:	4b3e      	ldr	r3, [pc, #248]	; (800c8b4 <xTaskIncrementTick+0x15c>)
 800c7ba:	681b      	ldr	r3, [r3, #0]
 800c7bc:	3301      	adds	r3, #1
 800c7be:	4a3d      	ldr	r2, [pc, #244]	; (800c8b4 <xTaskIncrementTick+0x15c>)
 800c7c0:	6013      	str	r3, [r2, #0]
 800c7c2:	f000 fadf 	bl	800cd84 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c7c6:	4b3c      	ldr	r3, [pc, #240]	; (800c8b8 <xTaskIncrementTick+0x160>)
 800c7c8:	681b      	ldr	r3, [r3, #0]
 800c7ca:	693a      	ldr	r2, [r7, #16]
 800c7cc:	429a      	cmp	r2, r3
 800c7ce:	d349      	bcc.n	800c864 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c7d0:	4b36      	ldr	r3, [pc, #216]	; (800c8ac <xTaskIncrementTick+0x154>)
 800c7d2:	681b      	ldr	r3, [r3, #0]
 800c7d4:	681b      	ldr	r3, [r3, #0]
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d104      	bne.n	800c7e4 <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c7da:	4b37      	ldr	r3, [pc, #220]	; (800c8b8 <xTaskIncrementTick+0x160>)
 800c7dc:	f04f 32ff 	mov.w	r2, #4294967295
 800c7e0:	601a      	str	r2, [r3, #0]
					break;
 800c7e2:	e03f      	b.n	800c864 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c7e4:	4b31      	ldr	r3, [pc, #196]	; (800c8ac <xTaskIncrementTick+0x154>)
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	68db      	ldr	r3, [r3, #12]
 800c7ea:	68db      	ldr	r3, [r3, #12]
 800c7ec:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c7ee:	68bb      	ldr	r3, [r7, #8]
 800c7f0:	685b      	ldr	r3, [r3, #4]
 800c7f2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c7f4:	693a      	ldr	r2, [r7, #16]
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	429a      	cmp	r2, r3
 800c7fa:	d203      	bcs.n	800c804 <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c7fc:	4a2e      	ldr	r2, [pc, #184]	; (800c8b8 <xTaskIncrementTick+0x160>)
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c802:	e02f      	b.n	800c864 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c804:	68bb      	ldr	r3, [r7, #8]
 800c806:	3304      	adds	r3, #4
 800c808:	4618      	mov	r0, r3
 800c80a:	f7fe fed3 	bl	800b5b4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c80e:	68bb      	ldr	r3, [r7, #8]
 800c810:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c812:	2b00      	cmp	r3, #0
 800c814:	d004      	beq.n	800c820 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c816:	68bb      	ldr	r3, [r7, #8]
 800c818:	3318      	adds	r3, #24
 800c81a:	4618      	mov	r0, r3
 800c81c:	f7fe feca 	bl	800b5b4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c820:	68bb      	ldr	r3, [r7, #8]
 800c822:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c824:	4b25      	ldr	r3, [pc, #148]	; (800c8bc <xTaskIncrementTick+0x164>)
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	429a      	cmp	r2, r3
 800c82a:	d903      	bls.n	800c834 <xTaskIncrementTick+0xdc>
 800c82c:	68bb      	ldr	r3, [r7, #8]
 800c82e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c830:	4a22      	ldr	r2, [pc, #136]	; (800c8bc <xTaskIncrementTick+0x164>)
 800c832:	6013      	str	r3, [r2, #0]
 800c834:	68bb      	ldr	r3, [r7, #8]
 800c836:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c838:	4613      	mov	r3, r2
 800c83a:	009b      	lsls	r3, r3, #2
 800c83c:	4413      	add	r3, r2
 800c83e:	009b      	lsls	r3, r3, #2
 800c840:	4a1f      	ldr	r2, [pc, #124]	; (800c8c0 <xTaskIncrementTick+0x168>)
 800c842:	441a      	add	r2, r3
 800c844:	68bb      	ldr	r3, [r7, #8]
 800c846:	3304      	adds	r3, #4
 800c848:	4619      	mov	r1, r3
 800c84a:	4610      	mov	r0, r2
 800c84c:	f7fe fe55 	bl	800b4fa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c850:	68bb      	ldr	r3, [r7, #8]
 800c852:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c854:	4b1b      	ldr	r3, [pc, #108]	; (800c8c4 <xTaskIncrementTick+0x16c>)
 800c856:	681b      	ldr	r3, [r3, #0]
 800c858:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c85a:	429a      	cmp	r2, r3
 800c85c:	d3b8      	bcc.n	800c7d0 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 800c85e:	2301      	movs	r3, #1
 800c860:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c862:	e7b5      	b.n	800c7d0 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c864:	4b17      	ldr	r3, [pc, #92]	; (800c8c4 <xTaskIncrementTick+0x16c>)
 800c866:	681b      	ldr	r3, [r3, #0]
 800c868:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c86a:	4915      	ldr	r1, [pc, #84]	; (800c8c0 <xTaskIncrementTick+0x168>)
 800c86c:	4613      	mov	r3, r2
 800c86e:	009b      	lsls	r3, r3, #2
 800c870:	4413      	add	r3, r2
 800c872:	009b      	lsls	r3, r3, #2
 800c874:	440b      	add	r3, r1
 800c876:	681b      	ldr	r3, [r3, #0]
 800c878:	2b01      	cmp	r3, #1
 800c87a:	d907      	bls.n	800c88c <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 800c87c:	2301      	movs	r3, #1
 800c87e:	617b      	str	r3, [r7, #20]
 800c880:	e004      	b.n	800c88c <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800c882:	4b11      	ldr	r3, [pc, #68]	; (800c8c8 <xTaskIncrementTick+0x170>)
 800c884:	681b      	ldr	r3, [r3, #0]
 800c886:	3301      	adds	r3, #1
 800c888:	4a0f      	ldr	r2, [pc, #60]	; (800c8c8 <xTaskIncrementTick+0x170>)
 800c88a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800c88c:	4b0f      	ldr	r3, [pc, #60]	; (800c8cc <xTaskIncrementTick+0x174>)
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	2b00      	cmp	r3, #0
 800c892:	d001      	beq.n	800c898 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 800c894:	2301      	movs	r3, #1
 800c896:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800c898:	697b      	ldr	r3, [r7, #20]
}
 800c89a:	4618      	mov	r0, r3
 800c89c:	3718      	adds	r7, #24
 800c89e:	46bd      	mov	sp, r7
 800c8a0:	bd80      	pop	{r7, pc}
 800c8a2:	bf00      	nop
 800c8a4:	20000dd4 	.word	0x20000dd4
 800c8a8:	20000db0 	.word	0x20000db0
 800c8ac:	20000d64 	.word	0x20000d64
 800c8b0:	20000d68 	.word	0x20000d68
 800c8b4:	20000dc4 	.word	0x20000dc4
 800c8b8:	20000dcc 	.word	0x20000dcc
 800c8bc:	20000db4 	.word	0x20000db4
 800c8c0:	200008dc 	.word	0x200008dc
 800c8c4:	200008d8 	.word	0x200008d8
 800c8c8:	20000dbc 	.word	0x20000dbc
 800c8cc:	20000dc0 	.word	0x20000dc0

0800c8d0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c8d0:	b480      	push	{r7}
 800c8d2:	b085      	sub	sp, #20
 800c8d4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c8d6:	4b29      	ldr	r3, [pc, #164]	; (800c97c <vTaskSwitchContext+0xac>)
 800c8d8:	681b      	ldr	r3, [r3, #0]
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	d003      	beq.n	800c8e6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c8de:	4b28      	ldr	r3, [pc, #160]	; (800c980 <vTaskSwitchContext+0xb0>)
 800c8e0:	2201      	movs	r2, #1
 800c8e2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c8e4:	e043      	b.n	800c96e <vTaskSwitchContext+0x9e>
		xYieldPending = pdFALSE;
 800c8e6:	4b26      	ldr	r3, [pc, #152]	; (800c980 <vTaskSwitchContext+0xb0>)
 800c8e8:	2200      	movs	r2, #0
 800c8ea:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c8ec:	4b25      	ldr	r3, [pc, #148]	; (800c984 <vTaskSwitchContext+0xb4>)
 800c8ee:	681b      	ldr	r3, [r3, #0]
 800c8f0:	60fb      	str	r3, [r7, #12]
 800c8f2:	e012      	b.n	800c91a <vTaskSwitchContext+0x4a>
 800c8f4:	68fb      	ldr	r3, [r7, #12]
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d10c      	bne.n	800c914 <vTaskSwitchContext+0x44>
	__asm volatile
 800c8fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8fe:	b672      	cpsid	i
 800c900:	f383 8811 	msr	BASEPRI, r3
 800c904:	f3bf 8f6f 	isb	sy
 800c908:	f3bf 8f4f 	dsb	sy
 800c90c:	b662      	cpsie	i
 800c90e:	607b      	str	r3, [r7, #4]
}
 800c910:	bf00      	nop
 800c912:	e7fe      	b.n	800c912 <vTaskSwitchContext+0x42>
 800c914:	68fb      	ldr	r3, [r7, #12]
 800c916:	3b01      	subs	r3, #1
 800c918:	60fb      	str	r3, [r7, #12]
 800c91a:	491b      	ldr	r1, [pc, #108]	; (800c988 <vTaskSwitchContext+0xb8>)
 800c91c:	68fa      	ldr	r2, [r7, #12]
 800c91e:	4613      	mov	r3, r2
 800c920:	009b      	lsls	r3, r3, #2
 800c922:	4413      	add	r3, r2
 800c924:	009b      	lsls	r3, r3, #2
 800c926:	440b      	add	r3, r1
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	d0e2      	beq.n	800c8f4 <vTaskSwitchContext+0x24>
 800c92e:	68fa      	ldr	r2, [r7, #12]
 800c930:	4613      	mov	r3, r2
 800c932:	009b      	lsls	r3, r3, #2
 800c934:	4413      	add	r3, r2
 800c936:	009b      	lsls	r3, r3, #2
 800c938:	4a13      	ldr	r2, [pc, #76]	; (800c988 <vTaskSwitchContext+0xb8>)
 800c93a:	4413      	add	r3, r2
 800c93c:	60bb      	str	r3, [r7, #8]
 800c93e:	68bb      	ldr	r3, [r7, #8]
 800c940:	685b      	ldr	r3, [r3, #4]
 800c942:	685a      	ldr	r2, [r3, #4]
 800c944:	68bb      	ldr	r3, [r7, #8]
 800c946:	605a      	str	r2, [r3, #4]
 800c948:	68bb      	ldr	r3, [r7, #8]
 800c94a:	685a      	ldr	r2, [r3, #4]
 800c94c:	68bb      	ldr	r3, [r7, #8]
 800c94e:	3308      	adds	r3, #8
 800c950:	429a      	cmp	r2, r3
 800c952:	d104      	bne.n	800c95e <vTaskSwitchContext+0x8e>
 800c954:	68bb      	ldr	r3, [r7, #8]
 800c956:	685b      	ldr	r3, [r3, #4]
 800c958:	685a      	ldr	r2, [r3, #4]
 800c95a:	68bb      	ldr	r3, [r7, #8]
 800c95c:	605a      	str	r2, [r3, #4]
 800c95e:	68bb      	ldr	r3, [r7, #8]
 800c960:	685b      	ldr	r3, [r3, #4]
 800c962:	68db      	ldr	r3, [r3, #12]
 800c964:	4a09      	ldr	r2, [pc, #36]	; (800c98c <vTaskSwitchContext+0xbc>)
 800c966:	6013      	str	r3, [r2, #0]
 800c968:	4a06      	ldr	r2, [pc, #24]	; (800c984 <vTaskSwitchContext+0xb4>)
 800c96a:	68fb      	ldr	r3, [r7, #12]
 800c96c:	6013      	str	r3, [r2, #0]
}
 800c96e:	bf00      	nop
 800c970:	3714      	adds	r7, #20
 800c972:	46bd      	mov	sp, r7
 800c974:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c978:	4770      	bx	lr
 800c97a:	bf00      	nop
 800c97c:	20000dd4 	.word	0x20000dd4
 800c980:	20000dc0 	.word	0x20000dc0
 800c984:	20000db4 	.word	0x20000db4
 800c988:	200008dc 	.word	0x200008dc
 800c98c:	200008d8 	.word	0x200008d8

0800c990 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c990:	b580      	push	{r7, lr}
 800c992:	b084      	sub	sp, #16
 800c994:	af00      	add	r7, sp, #0
 800c996:	6078      	str	r0, [r7, #4]
 800c998:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	d10c      	bne.n	800c9ba <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 800c9a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9a4:	b672      	cpsid	i
 800c9a6:	f383 8811 	msr	BASEPRI, r3
 800c9aa:	f3bf 8f6f 	isb	sy
 800c9ae:	f3bf 8f4f 	dsb	sy
 800c9b2:	b662      	cpsie	i
 800c9b4:	60fb      	str	r3, [r7, #12]
}
 800c9b6:	bf00      	nop
 800c9b8:	e7fe      	b.n	800c9b8 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c9ba:	4b07      	ldr	r3, [pc, #28]	; (800c9d8 <vTaskPlaceOnEventList+0x48>)
 800c9bc:	681b      	ldr	r3, [r3, #0]
 800c9be:	3318      	adds	r3, #24
 800c9c0:	4619      	mov	r1, r3
 800c9c2:	6878      	ldr	r0, [r7, #4]
 800c9c4:	f7fe fdbd 	bl	800b542 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c9c8:	2101      	movs	r1, #1
 800c9ca:	6838      	ldr	r0, [r7, #0]
 800c9cc:	f000 fb6a 	bl	800d0a4 <prvAddCurrentTaskToDelayedList>
}
 800c9d0:	bf00      	nop
 800c9d2:	3710      	adds	r7, #16
 800c9d4:	46bd      	mov	sp, r7
 800c9d6:	bd80      	pop	{r7, pc}
 800c9d8:	200008d8 	.word	0x200008d8

0800c9dc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c9dc:	b580      	push	{r7, lr}
 800c9de:	b086      	sub	sp, #24
 800c9e0:	af00      	add	r7, sp, #0
 800c9e2:	60f8      	str	r0, [r7, #12]
 800c9e4:	60b9      	str	r1, [r7, #8]
 800c9e6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800c9e8:	68fb      	ldr	r3, [r7, #12]
 800c9ea:	2b00      	cmp	r3, #0
 800c9ec:	d10c      	bne.n	800ca08 <vTaskPlaceOnEventListRestricted+0x2c>
	__asm volatile
 800c9ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9f2:	b672      	cpsid	i
 800c9f4:	f383 8811 	msr	BASEPRI, r3
 800c9f8:	f3bf 8f6f 	isb	sy
 800c9fc:	f3bf 8f4f 	dsb	sy
 800ca00:	b662      	cpsie	i
 800ca02:	617b      	str	r3, [r7, #20]
}
 800ca04:	bf00      	nop
 800ca06:	e7fe      	b.n	800ca06 <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ca08:	4b0a      	ldr	r3, [pc, #40]	; (800ca34 <vTaskPlaceOnEventListRestricted+0x58>)
 800ca0a:	681b      	ldr	r3, [r3, #0]
 800ca0c:	3318      	adds	r3, #24
 800ca0e:	4619      	mov	r1, r3
 800ca10:	68f8      	ldr	r0, [r7, #12]
 800ca12:	f7fe fd72 	bl	800b4fa <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	2b00      	cmp	r3, #0
 800ca1a:	d002      	beq.n	800ca22 <vTaskPlaceOnEventListRestricted+0x46>
		{
			xTicksToWait = portMAX_DELAY;
 800ca1c:	f04f 33ff 	mov.w	r3, #4294967295
 800ca20:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800ca22:	6879      	ldr	r1, [r7, #4]
 800ca24:	68b8      	ldr	r0, [r7, #8]
 800ca26:	f000 fb3d 	bl	800d0a4 <prvAddCurrentTaskToDelayedList>
	}
 800ca2a:	bf00      	nop
 800ca2c:	3718      	adds	r7, #24
 800ca2e:	46bd      	mov	sp, r7
 800ca30:	bd80      	pop	{r7, pc}
 800ca32:	bf00      	nop
 800ca34:	200008d8 	.word	0x200008d8

0800ca38 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ca38:	b580      	push	{r7, lr}
 800ca3a:	b086      	sub	sp, #24
 800ca3c:	af00      	add	r7, sp, #0
 800ca3e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	68db      	ldr	r3, [r3, #12]
 800ca44:	68db      	ldr	r3, [r3, #12]
 800ca46:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ca48:	693b      	ldr	r3, [r7, #16]
 800ca4a:	2b00      	cmp	r3, #0
 800ca4c:	d10c      	bne.n	800ca68 <xTaskRemoveFromEventList+0x30>
	__asm volatile
 800ca4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca52:	b672      	cpsid	i
 800ca54:	f383 8811 	msr	BASEPRI, r3
 800ca58:	f3bf 8f6f 	isb	sy
 800ca5c:	f3bf 8f4f 	dsb	sy
 800ca60:	b662      	cpsie	i
 800ca62:	60fb      	str	r3, [r7, #12]
}
 800ca64:	bf00      	nop
 800ca66:	e7fe      	b.n	800ca66 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ca68:	693b      	ldr	r3, [r7, #16]
 800ca6a:	3318      	adds	r3, #24
 800ca6c:	4618      	mov	r0, r3
 800ca6e:	f7fe fda1 	bl	800b5b4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ca72:	4b1e      	ldr	r3, [pc, #120]	; (800caec <xTaskRemoveFromEventList+0xb4>)
 800ca74:	681b      	ldr	r3, [r3, #0]
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	d11d      	bne.n	800cab6 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ca7a:	693b      	ldr	r3, [r7, #16]
 800ca7c:	3304      	adds	r3, #4
 800ca7e:	4618      	mov	r0, r3
 800ca80:	f7fe fd98 	bl	800b5b4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ca84:	693b      	ldr	r3, [r7, #16]
 800ca86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ca88:	4b19      	ldr	r3, [pc, #100]	; (800caf0 <xTaskRemoveFromEventList+0xb8>)
 800ca8a:	681b      	ldr	r3, [r3, #0]
 800ca8c:	429a      	cmp	r2, r3
 800ca8e:	d903      	bls.n	800ca98 <xTaskRemoveFromEventList+0x60>
 800ca90:	693b      	ldr	r3, [r7, #16]
 800ca92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca94:	4a16      	ldr	r2, [pc, #88]	; (800caf0 <xTaskRemoveFromEventList+0xb8>)
 800ca96:	6013      	str	r3, [r2, #0]
 800ca98:	693b      	ldr	r3, [r7, #16]
 800ca9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ca9c:	4613      	mov	r3, r2
 800ca9e:	009b      	lsls	r3, r3, #2
 800caa0:	4413      	add	r3, r2
 800caa2:	009b      	lsls	r3, r3, #2
 800caa4:	4a13      	ldr	r2, [pc, #76]	; (800caf4 <xTaskRemoveFromEventList+0xbc>)
 800caa6:	441a      	add	r2, r3
 800caa8:	693b      	ldr	r3, [r7, #16]
 800caaa:	3304      	adds	r3, #4
 800caac:	4619      	mov	r1, r3
 800caae:	4610      	mov	r0, r2
 800cab0:	f7fe fd23 	bl	800b4fa <vListInsertEnd>
 800cab4:	e005      	b.n	800cac2 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800cab6:	693b      	ldr	r3, [r7, #16]
 800cab8:	3318      	adds	r3, #24
 800caba:	4619      	mov	r1, r3
 800cabc:	480e      	ldr	r0, [pc, #56]	; (800caf8 <xTaskRemoveFromEventList+0xc0>)
 800cabe:	f7fe fd1c 	bl	800b4fa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800cac2:	693b      	ldr	r3, [r7, #16]
 800cac4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cac6:	4b0d      	ldr	r3, [pc, #52]	; (800cafc <xTaskRemoveFromEventList+0xc4>)
 800cac8:	681b      	ldr	r3, [r3, #0]
 800caca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cacc:	429a      	cmp	r2, r3
 800cace:	d905      	bls.n	800cadc <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800cad0:	2301      	movs	r3, #1
 800cad2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800cad4:	4b0a      	ldr	r3, [pc, #40]	; (800cb00 <xTaskRemoveFromEventList+0xc8>)
 800cad6:	2201      	movs	r2, #1
 800cad8:	601a      	str	r2, [r3, #0]
 800cada:	e001      	b.n	800cae0 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 800cadc:	2300      	movs	r3, #0
 800cade:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800cae0:	697b      	ldr	r3, [r7, #20]
}
 800cae2:	4618      	mov	r0, r3
 800cae4:	3718      	adds	r7, #24
 800cae6:	46bd      	mov	sp, r7
 800cae8:	bd80      	pop	{r7, pc}
 800caea:	bf00      	nop
 800caec:	20000dd4 	.word	0x20000dd4
 800caf0:	20000db4 	.word	0x20000db4
 800caf4:	200008dc 	.word	0x200008dc
 800caf8:	20000d6c 	.word	0x20000d6c
 800cafc:	200008d8 	.word	0x200008d8
 800cb00:	20000dc0 	.word	0x20000dc0

0800cb04 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800cb04:	b480      	push	{r7}
 800cb06:	b083      	sub	sp, #12
 800cb08:	af00      	add	r7, sp, #0
 800cb0a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800cb0c:	4b06      	ldr	r3, [pc, #24]	; (800cb28 <vTaskInternalSetTimeOutState+0x24>)
 800cb0e:	681a      	ldr	r2, [r3, #0]
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800cb14:	4b05      	ldr	r3, [pc, #20]	; (800cb2c <vTaskInternalSetTimeOutState+0x28>)
 800cb16:	681a      	ldr	r2, [r3, #0]
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	605a      	str	r2, [r3, #4]
}
 800cb1c:	bf00      	nop
 800cb1e:	370c      	adds	r7, #12
 800cb20:	46bd      	mov	sp, r7
 800cb22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb26:	4770      	bx	lr
 800cb28:	20000dc4 	.word	0x20000dc4
 800cb2c:	20000db0 	.word	0x20000db0

0800cb30 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800cb30:	b580      	push	{r7, lr}
 800cb32:	b088      	sub	sp, #32
 800cb34:	af00      	add	r7, sp, #0
 800cb36:	6078      	str	r0, [r7, #4]
 800cb38:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	d10c      	bne.n	800cb5a <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 800cb40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb44:	b672      	cpsid	i
 800cb46:	f383 8811 	msr	BASEPRI, r3
 800cb4a:	f3bf 8f6f 	isb	sy
 800cb4e:	f3bf 8f4f 	dsb	sy
 800cb52:	b662      	cpsie	i
 800cb54:	613b      	str	r3, [r7, #16]
}
 800cb56:	bf00      	nop
 800cb58:	e7fe      	b.n	800cb58 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800cb5a:	683b      	ldr	r3, [r7, #0]
 800cb5c:	2b00      	cmp	r3, #0
 800cb5e:	d10c      	bne.n	800cb7a <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 800cb60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb64:	b672      	cpsid	i
 800cb66:	f383 8811 	msr	BASEPRI, r3
 800cb6a:	f3bf 8f6f 	isb	sy
 800cb6e:	f3bf 8f4f 	dsb	sy
 800cb72:	b662      	cpsie	i
 800cb74:	60fb      	str	r3, [r7, #12]
}
 800cb76:	bf00      	nop
 800cb78:	e7fe      	b.n	800cb78 <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 800cb7a:	f000 ff4f 	bl	800da1c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800cb7e:	4b1d      	ldr	r3, [pc, #116]	; (800cbf4 <xTaskCheckForTimeOut+0xc4>)
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	685b      	ldr	r3, [r3, #4]
 800cb88:	69ba      	ldr	r2, [r7, #24]
 800cb8a:	1ad3      	subs	r3, r2, r3
 800cb8c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800cb8e:	683b      	ldr	r3, [r7, #0]
 800cb90:	681b      	ldr	r3, [r3, #0]
 800cb92:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb96:	d102      	bne.n	800cb9e <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800cb98:	2300      	movs	r3, #0
 800cb9a:	61fb      	str	r3, [r7, #28]
 800cb9c:	e023      	b.n	800cbe6 <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	681a      	ldr	r2, [r3, #0]
 800cba2:	4b15      	ldr	r3, [pc, #84]	; (800cbf8 <xTaskCheckForTimeOut+0xc8>)
 800cba4:	681b      	ldr	r3, [r3, #0]
 800cba6:	429a      	cmp	r2, r3
 800cba8:	d007      	beq.n	800cbba <xTaskCheckForTimeOut+0x8a>
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	685b      	ldr	r3, [r3, #4]
 800cbae:	69ba      	ldr	r2, [r7, #24]
 800cbb0:	429a      	cmp	r2, r3
 800cbb2:	d302      	bcc.n	800cbba <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800cbb4:	2301      	movs	r3, #1
 800cbb6:	61fb      	str	r3, [r7, #28]
 800cbb8:	e015      	b.n	800cbe6 <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800cbba:	683b      	ldr	r3, [r7, #0]
 800cbbc:	681b      	ldr	r3, [r3, #0]
 800cbbe:	697a      	ldr	r2, [r7, #20]
 800cbc0:	429a      	cmp	r2, r3
 800cbc2:	d20b      	bcs.n	800cbdc <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800cbc4:	683b      	ldr	r3, [r7, #0]
 800cbc6:	681a      	ldr	r2, [r3, #0]
 800cbc8:	697b      	ldr	r3, [r7, #20]
 800cbca:	1ad2      	subs	r2, r2, r3
 800cbcc:	683b      	ldr	r3, [r7, #0]
 800cbce:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800cbd0:	6878      	ldr	r0, [r7, #4]
 800cbd2:	f7ff ff97 	bl	800cb04 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800cbd6:	2300      	movs	r3, #0
 800cbd8:	61fb      	str	r3, [r7, #28]
 800cbda:	e004      	b.n	800cbe6 <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 800cbdc:	683b      	ldr	r3, [r7, #0]
 800cbde:	2200      	movs	r2, #0
 800cbe0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800cbe2:	2301      	movs	r3, #1
 800cbe4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800cbe6:	f000 ff4d 	bl	800da84 <vPortExitCritical>

	return xReturn;
 800cbea:	69fb      	ldr	r3, [r7, #28]
}
 800cbec:	4618      	mov	r0, r3
 800cbee:	3720      	adds	r7, #32
 800cbf0:	46bd      	mov	sp, r7
 800cbf2:	bd80      	pop	{r7, pc}
 800cbf4:	20000db0 	.word	0x20000db0
 800cbf8:	20000dc4 	.word	0x20000dc4

0800cbfc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800cbfc:	b480      	push	{r7}
 800cbfe:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800cc00:	4b03      	ldr	r3, [pc, #12]	; (800cc10 <vTaskMissedYield+0x14>)
 800cc02:	2201      	movs	r2, #1
 800cc04:	601a      	str	r2, [r3, #0]
}
 800cc06:	bf00      	nop
 800cc08:	46bd      	mov	sp, r7
 800cc0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc0e:	4770      	bx	lr
 800cc10:	20000dc0 	.word	0x20000dc0

0800cc14 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800cc14:	b580      	push	{r7, lr}
 800cc16:	b082      	sub	sp, #8
 800cc18:	af00      	add	r7, sp, #0
 800cc1a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800cc1c:	f000 f852 	bl	800ccc4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800cc20:	4b06      	ldr	r3, [pc, #24]	; (800cc3c <prvIdleTask+0x28>)
 800cc22:	681b      	ldr	r3, [r3, #0]
 800cc24:	2b01      	cmp	r3, #1
 800cc26:	d9f9      	bls.n	800cc1c <prvIdleTask+0x8>
			{
				taskYIELD();
 800cc28:	4b05      	ldr	r3, [pc, #20]	; (800cc40 <prvIdleTask+0x2c>)
 800cc2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cc2e:	601a      	str	r2, [r3, #0]
 800cc30:	f3bf 8f4f 	dsb	sy
 800cc34:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800cc38:	e7f0      	b.n	800cc1c <prvIdleTask+0x8>
 800cc3a:	bf00      	nop
 800cc3c:	200008dc 	.word	0x200008dc
 800cc40:	e000ed04 	.word	0xe000ed04

0800cc44 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800cc44:	b580      	push	{r7, lr}
 800cc46:	b082      	sub	sp, #8
 800cc48:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cc4a:	2300      	movs	r3, #0
 800cc4c:	607b      	str	r3, [r7, #4]
 800cc4e:	e00c      	b.n	800cc6a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800cc50:	687a      	ldr	r2, [r7, #4]
 800cc52:	4613      	mov	r3, r2
 800cc54:	009b      	lsls	r3, r3, #2
 800cc56:	4413      	add	r3, r2
 800cc58:	009b      	lsls	r3, r3, #2
 800cc5a:	4a12      	ldr	r2, [pc, #72]	; (800cca4 <prvInitialiseTaskLists+0x60>)
 800cc5c:	4413      	add	r3, r2
 800cc5e:	4618      	mov	r0, r3
 800cc60:	f7fe fc1e 	bl	800b4a0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	3301      	adds	r3, #1
 800cc68:	607b      	str	r3, [r7, #4]
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	2b37      	cmp	r3, #55	; 0x37
 800cc6e:	d9ef      	bls.n	800cc50 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800cc70:	480d      	ldr	r0, [pc, #52]	; (800cca8 <prvInitialiseTaskLists+0x64>)
 800cc72:	f7fe fc15 	bl	800b4a0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800cc76:	480d      	ldr	r0, [pc, #52]	; (800ccac <prvInitialiseTaskLists+0x68>)
 800cc78:	f7fe fc12 	bl	800b4a0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800cc7c:	480c      	ldr	r0, [pc, #48]	; (800ccb0 <prvInitialiseTaskLists+0x6c>)
 800cc7e:	f7fe fc0f 	bl	800b4a0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800cc82:	480c      	ldr	r0, [pc, #48]	; (800ccb4 <prvInitialiseTaskLists+0x70>)
 800cc84:	f7fe fc0c 	bl	800b4a0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800cc88:	480b      	ldr	r0, [pc, #44]	; (800ccb8 <prvInitialiseTaskLists+0x74>)
 800cc8a:	f7fe fc09 	bl	800b4a0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800cc8e:	4b0b      	ldr	r3, [pc, #44]	; (800ccbc <prvInitialiseTaskLists+0x78>)
 800cc90:	4a05      	ldr	r2, [pc, #20]	; (800cca8 <prvInitialiseTaskLists+0x64>)
 800cc92:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800cc94:	4b0a      	ldr	r3, [pc, #40]	; (800ccc0 <prvInitialiseTaskLists+0x7c>)
 800cc96:	4a05      	ldr	r2, [pc, #20]	; (800ccac <prvInitialiseTaskLists+0x68>)
 800cc98:	601a      	str	r2, [r3, #0]
}
 800cc9a:	bf00      	nop
 800cc9c:	3708      	adds	r7, #8
 800cc9e:	46bd      	mov	sp, r7
 800cca0:	bd80      	pop	{r7, pc}
 800cca2:	bf00      	nop
 800cca4:	200008dc 	.word	0x200008dc
 800cca8:	20000d3c 	.word	0x20000d3c
 800ccac:	20000d50 	.word	0x20000d50
 800ccb0:	20000d6c 	.word	0x20000d6c
 800ccb4:	20000d80 	.word	0x20000d80
 800ccb8:	20000d98 	.word	0x20000d98
 800ccbc:	20000d64 	.word	0x20000d64
 800ccc0:	20000d68 	.word	0x20000d68

0800ccc4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ccc4:	b580      	push	{r7, lr}
 800ccc6:	b082      	sub	sp, #8
 800ccc8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ccca:	e019      	b.n	800cd00 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800cccc:	f000 fea6 	bl	800da1c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ccd0:	4b10      	ldr	r3, [pc, #64]	; (800cd14 <prvCheckTasksWaitingTermination+0x50>)
 800ccd2:	68db      	ldr	r3, [r3, #12]
 800ccd4:	68db      	ldr	r3, [r3, #12]
 800ccd6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	3304      	adds	r3, #4
 800ccdc:	4618      	mov	r0, r3
 800ccde:	f7fe fc69 	bl	800b5b4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800cce2:	4b0d      	ldr	r3, [pc, #52]	; (800cd18 <prvCheckTasksWaitingTermination+0x54>)
 800cce4:	681b      	ldr	r3, [r3, #0]
 800cce6:	3b01      	subs	r3, #1
 800cce8:	4a0b      	ldr	r2, [pc, #44]	; (800cd18 <prvCheckTasksWaitingTermination+0x54>)
 800ccea:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ccec:	4b0b      	ldr	r3, [pc, #44]	; (800cd1c <prvCheckTasksWaitingTermination+0x58>)
 800ccee:	681b      	ldr	r3, [r3, #0]
 800ccf0:	3b01      	subs	r3, #1
 800ccf2:	4a0a      	ldr	r2, [pc, #40]	; (800cd1c <prvCheckTasksWaitingTermination+0x58>)
 800ccf4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ccf6:	f000 fec5 	bl	800da84 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ccfa:	6878      	ldr	r0, [r7, #4]
 800ccfc:	f000 f810 	bl	800cd20 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800cd00:	4b06      	ldr	r3, [pc, #24]	; (800cd1c <prvCheckTasksWaitingTermination+0x58>)
 800cd02:	681b      	ldr	r3, [r3, #0]
 800cd04:	2b00      	cmp	r3, #0
 800cd06:	d1e1      	bne.n	800cccc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800cd08:	bf00      	nop
 800cd0a:	bf00      	nop
 800cd0c:	3708      	adds	r7, #8
 800cd0e:	46bd      	mov	sp, r7
 800cd10:	bd80      	pop	{r7, pc}
 800cd12:	bf00      	nop
 800cd14:	20000d80 	.word	0x20000d80
 800cd18:	20000dac 	.word	0x20000dac
 800cd1c:	20000d94 	.word	0x20000d94

0800cd20 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800cd20:	b580      	push	{r7, lr}
 800cd22:	b084      	sub	sp, #16
 800cd24:	af00      	add	r7, sp, #0
 800cd26:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800cd2e:	2b00      	cmp	r3, #0
 800cd30:	d108      	bne.n	800cd44 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cd36:	4618      	mov	r0, r3
 800cd38:	f001 f866 	bl	800de08 <vPortFree>
				vPortFree( pxTCB );
 800cd3c:	6878      	ldr	r0, [r7, #4]
 800cd3e:	f001 f863 	bl	800de08 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800cd42:	e01a      	b.n	800cd7a <prvDeleteTCB+0x5a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800cd4a:	2b01      	cmp	r3, #1
 800cd4c:	d103      	bne.n	800cd56 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800cd4e:	6878      	ldr	r0, [r7, #4]
 800cd50:	f001 f85a 	bl	800de08 <vPortFree>
	}
 800cd54:	e011      	b.n	800cd7a <prvDeleteTCB+0x5a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800cd5c:	2b02      	cmp	r3, #2
 800cd5e:	d00c      	beq.n	800cd7a <prvDeleteTCB+0x5a>
	__asm volatile
 800cd60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd64:	b672      	cpsid	i
 800cd66:	f383 8811 	msr	BASEPRI, r3
 800cd6a:	f3bf 8f6f 	isb	sy
 800cd6e:	f3bf 8f4f 	dsb	sy
 800cd72:	b662      	cpsie	i
 800cd74:	60fb      	str	r3, [r7, #12]
}
 800cd76:	bf00      	nop
 800cd78:	e7fe      	b.n	800cd78 <prvDeleteTCB+0x58>
	}
 800cd7a:	bf00      	nop
 800cd7c:	3710      	adds	r7, #16
 800cd7e:	46bd      	mov	sp, r7
 800cd80:	bd80      	pop	{r7, pc}
	...

0800cd84 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800cd84:	b480      	push	{r7}
 800cd86:	b083      	sub	sp, #12
 800cd88:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cd8a:	4b0c      	ldr	r3, [pc, #48]	; (800cdbc <prvResetNextTaskUnblockTime+0x38>)
 800cd8c:	681b      	ldr	r3, [r3, #0]
 800cd8e:	681b      	ldr	r3, [r3, #0]
 800cd90:	2b00      	cmp	r3, #0
 800cd92:	d104      	bne.n	800cd9e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800cd94:	4b0a      	ldr	r3, [pc, #40]	; (800cdc0 <prvResetNextTaskUnblockTime+0x3c>)
 800cd96:	f04f 32ff 	mov.w	r2, #4294967295
 800cd9a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800cd9c:	e008      	b.n	800cdb0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cd9e:	4b07      	ldr	r3, [pc, #28]	; (800cdbc <prvResetNextTaskUnblockTime+0x38>)
 800cda0:	681b      	ldr	r3, [r3, #0]
 800cda2:	68db      	ldr	r3, [r3, #12]
 800cda4:	68db      	ldr	r3, [r3, #12]
 800cda6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	685b      	ldr	r3, [r3, #4]
 800cdac:	4a04      	ldr	r2, [pc, #16]	; (800cdc0 <prvResetNextTaskUnblockTime+0x3c>)
 800cdae:	6013      	str	r3, [r2, #0]
}
 800cdb0:	bf00      	nop
 800cdb2:	370c      	adds	r7, #12
 800cdb4:	46bd      	mov	sp, r7
 800cdb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdba:	4770      	bx	lr
 800cdbc:	20000d64 	.word	0x20000d64
 800cdc0:	20000dcc 	.word	0x20000dcc

0800cdc4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800cdc4:	b480      	push	{r7}
 800cdc6:	b083      	sub	sp, #12
 800cdc8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800cdca:	4b0b      	ldr	r3, [pc, #44]	; (800cdf8 <xTaskGetSchedulerState+0x34>)
 800cdcc:	681b      	ldr	r3, [r3, #0]
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	d102      	bne.n	800cdd8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800cdd2:	2301      	movs	r3, #1
 800cdd4:	607b      	str	r3, [r7, #4]
 800cdd6:	e008      	b.n	800cdea <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cdd8:	4b08      	ldr	r3, [pc, #32]	; (800cdfc <xTaskGetSchedulerState+0x38>)
 800cdda:	681b      	ldr	r3, [r3, #0]
 800cddc:	2b00      	cmp	r3, #0
 800cdde:	d102      	bne.n	800cde6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800cde0:	2302      	movs	r3, #2
 800cde2:	607b      	str	r3, [r7, #4]
 800cde4:	e001      	b.n	800cdea <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800cde6:	2300      	movs	r3, #0
 800cde8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800cdea:	687b      	ldr	r3, [r7, #4]
	}
 800cdec:	4618      	mov	r0, r3
 800cdee:	370c      	adds	r7, #12
 800cdf0:	46bd      	mov	sp, r7
 800cdf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdf6:	4770      	bx	lr
 800cdf8:	20000db8 	.word	0x20000db8
 800cdfc:	20000dd4 	.word	0x20000dd4

0800ce00 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ce00:	b580      	push	{r7, lr}
 800ce02:	b086      	sub	sp, #24
 800ce04:	af00      	add	r7, sp, #0
 800ce06:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800ce0c:	2300      	movs	r3, #0
 800ce0e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	d05a      	beq.n	800cecc <xTaskPriorityDisinherit+0xcc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ce16:	4b30      	ldr	r3, [pc, #192]	; (800ced8 <xTaskPriorityDisinherit+0xd8>)
 800ce18:	681b      	ldr	r3, [r3, #0]
 800ce1a:	693a      	ldr	r2, [r7, #16]
 800ce1c:	429a      	cmp	r2, r3
 800ce1e:	d00c      	beq.n	800ce3a <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 800ce20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce24:	b672      	cpsid	i
 800ce26:	f383 8811 	msr	BASEPRI, r3
 800ce2a:	f3bf 8f6f 	isb	sy
 800ce2e:	f3bf 8f4f 	dsb	sy
 800ce32:	b662      	cpsie	i
 800ce34:	60fb      	str	r3, [r7, #12]
}
 800ce36:	bf00      	nop
 800ce38:	e7fe      	b.n	800ce38 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800ce3a:	693b      	ldr	r3, [r7, #16]
 800ce3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	d10c      	bne.n	800ce5c <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 800ce42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce46:	b672      	cpsid	i
 800ce48:	f383 8811 	msr	BASEPRI, r3
 800ce4c:	f3bf 8f6f 	isb	sy
 800ce50:	f3bf 8f4f 	dsb	sy
 800ce54:	b662      	cpsie	i
 800ce56:	60bb      	str	r3, [r7, #8]
}
 800ce58:	bf00      	nop
 800ce5a:	e7fe      	b.n	800ce5a <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 800ce5c:	693b      	ldr	r3, [r7, #16]
 800ce5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ce60:	1e5a      	subs	r2, r3, #1
 800ce62:	693b      	ldr	r3, [r7, #16]
 800ce64:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ce66:	693b      	ldr	r3, [r7, #16]
 800ce68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ce6a:	693b      	ldr	r3, [r7, #16]
 800ce6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ce6e:	429a      	cmp	r2, r3
 800ce70:	d02c      	beq.n	800cecc <xTaskPriorityDisinherit+0xcc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ce72:	693b      	ldr	r3, [r7, #16]
 800ce74:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d128      	bne.n	800cecc <xTaskPriorityDisinherit+0xcc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ce7a:	693b      	ldr	r3, [r7, #16]
 800ce7c:	3304      	adds	r3, #4
 800ce7e:	4618      	mov	r0, r3
 800ce80:	f7fe fb98 	bl	800b5b4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ce84:	693b      	ldr	r3, [r7, #16]
 800ce86:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ce88:	693b      	ldr	r3, [r7, #16]
 800ce8a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ce8c:	693b      	ldr	r3, [r7, #16]
 800ce8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce90:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800ce94:	693b      	ldr	r3, [r7, #16]
 800ce96:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800ce98:	693b      	ldr	r3, [r7, #16]
 800ce9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ce9c:	4b0f      	ldr	r3, [pc, #60]	; (800cedc <xTaskPriorityDisinherit+0xdc>)
 800ce9e:	681b      	ldr	r3, [r3, #0]
 800cea0:	429a      	cmp	r2, r3
 800cea2:	d903      	bls.n	800ceac <xTaskPriorityDisinherit+0xac>
 800cea4:	693b      	ldr	r3, [r7, #16]
 800cea6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cea8:	4a0c      	ldr	r2, [pc, #48]	; (800cedc <xTaskPriorityDisinherit+0xdc>)
 800ceaa:	6013      	str	r3, [r2, #0]
 800ceac:	693b      	ldr	r3, [r7, #16]
 800ceae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ceb0:	4613      	mov	r3, r2
 800ceb2:	009b      	lsls	r3, r3, #2
 800ceb4:	4413      	add	r3, r2
 800ceb6:	009b      	lsls	r3, r3, #2
 800ceb8:	4a09      	ldr	r2, [pc, #36]	; (800cee0 <xTaskPriorityDisinherit+0xe0>)
 800ceba:	441a      	add	r2, r3
 800cebc:	693b      	ldr	r3, [r7, #16]
 800cebe:	3304      	adds	r3, #4
 800cec0:	4619      	mov	r1, r3
 800cec2:	4610      	mov	r0, r2
 800cec4:	f7fe fb19 	bl	800b4fa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800cec8:	2301      	movs	r3, #1
 800ceca:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800cecc:	697b      	ldr	r3, [r7, #20]
	}
 800cece:	4618      	mov	r0, r3
 800ced0:	3718      	adds	r7, #24
 800ced2:	46bd      	mov	sp, r7
 800ced4:	bd80      	pop	{r7, pc}
 800ced6:	bf00      	nop
 800ced8:	200008d8 	.word	0x200008d8
 800cedc:	20000db4 	.word	0x20000db4
 800cee0:	200008dc 	.word	0x200008dc

0800cee4 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 800cee4:	b580      	push	{r7, lr}
 800cee6:	b084      	sub	sp, #16
 800cee8:	af00      	add	r7, sp, #0
 800ceea:	6078      	str	r0, [r7, #4]
 800ceec:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 800ceee:	f000 fd95 	bl	800da1c <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 800cef2:	4b1e      	ldr	r3, [pc, #120]	; (800cf6c <ulTaskNotifyTake+0x88>)
 800cef4:	681b      	ldr	r3, [r3, #0]
 800cef6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cef8:	2b00      	cmp	r3, #0
 800cefa:	d113      	bne.n	800cf24 <ulTaskNotifyTake+0x40>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800cefc:	4b1b      	ldr	r3, [pc, #108]	; (800cf6c <ulTaskNotifyTake+0x88>)
 800cefe:	681b      	ldr	r3, [r3, #0]
 800cf00:	2201      	movs	r2, #1
 800cf02:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 800cf06:	683b      	ldr	r3, [r7, #0]
 800cf08:	2b00      	cmp	r3, #0
 800cf0a:	d00b      	beq.n	800cf24 <ulTaskNotifyTake+0x40>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800cf0c:	2101      	movs	r1, #1
 800cf0e:	6838      	ldr	r0, [r7, #0]
 800cf10:	f000 f8c8 	bl	800d0a4 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800cf14:	4b16      	ldr	r3, [pc, #88]	; (800cf70 <ulTaskNotifyTake+0x8c>)
 800cf16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cf1a:	601a      	str	r2, [r3, #0]
 800cf1c:	f3bf 8f4f 	dsb	sy
 800cf20:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800cf24:	f000 fdae 	bl	800da84 <vPortExitCritical>

		taskENTER_CRITICAL();
 800cf28:	f000 fd78 	bl	800da1c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 800cf2c:	4b0f      	ldr	r3, [pc, #60]	; (800cf6c <ulTaskNotifyTake+0x88>)
 800cf2e:	681b      	ldr	r3, [r3, #0]
 800cf30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cf32:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 800cf34:	68fb      	ldr	r3, [r7, #12]
 800cf36:	2b00      	cmp	r3, #0
 800cf38:	d00c      	beq.n	800cf54 <ulTaskNotifyTake+0x70>
			{
				if( xClearCountOnExit != pdFALSE )
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	2b00      	cmp	r3, #0
 800cf3e:	d004      	beq.n	800cf4a <ulTaskNotifyTake+0x66>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 800cf40:	4b0a      	ldr	r3, [pc, #40]	; (800cf6c <ulTaskNotifyTake+0x88>)
 800cf42:	681b      	ldr	r3, [r3, #0]
 800cf44:	2200      	movs	r2, #0
 800cf46:	655a      	str	r2, [r3, #84]	; 0x54
 800cf48:	e004      	b.n	800cf54 <ulTaskNotifyTake+0x70>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 800cf4a:	4b08      	ldr	r3, [pc, #32]	; (800cf6c <ulTaskNotifyTake+0x88>)
 800cf4c:	681b      	ldr	r3, [r3, #0]
 800cf4e:	68fa      	ldr	r2, [r7, #12]
 800cf50:	3a01      	subs	r2, #1
 800cf52:	655a      	str	r2, [r3, #84]	; 0x54
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800cf54:	4b05      	ldr	r3, [pc, #20]	; (800cf6c <ulTaskNotifyTake+0x88>)
 800cf56:	681b      	ldr	r3, [r3, #0]
 800cf58:	2200      	movs	r2, #0
 800cf5a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
 800cf5e:	f000 fd91 	bl	800da84 <vPortExitCritical>

		return ulReturn;
 800cf62:	68fb      	ldr	r3, [r7, #12]
	}
 800cf64:	4618      	mov	r0, r3
 800cf66:	3710      	adds	r7, #16
 800cf68:	46bd      	mov	sp, r7
 800cf6a:	bd80      	pop	{r7, pc}
 800cf6c:	200008d8 	.word	0x200008d8
 800cf70:	e000ed04 	.word	0xe000ed04

0800cf74 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800cf74:	b580      	push	{r7, lr}
 800cf76:	b08a      	sub	sp, #40	; 0x28
 800cf78:	af00      	add	r7, sp, #0
 800cf7a:	6078      	str	r0, [r7, #4]
 800cf7c:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	2b00      	cmp	r3, #0
 800cf82:	d10c      	bne.n	800cf9e <vTaskNotifyGiveFromISR+0x2a>
	__asm volatile
 800cf84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf88:	b672      	cpsid	i
 800cf8a:	f383 8811 	msr	BASEPRI, r3
 800cf8e:	f3bf 8f6f 	isb	sy
 800cf92:	f3bf 8f4f 	dsb	sy
 800cf96:	b662      	cpsie	i
 800cf98:	61bb      	str	r3, [r7, #24]
}
 800cf9a:	bf00      	nop
 800cf9c:	e7fe      	b.n	800cf9c <vTaskNotifyGiveFromISR+0x28>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800cf9e:	f000 fe25 	bl	800dbec <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	627b      	str	r3, [r7, #36]	; 0x24
	__asm volatile
 800cfa6:	f3ef 8211 	mrs	r2, BASEPRI
 800cfaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfae:	b672      	cpsid	i
 800cfb0:	f383 8811 	msr	BASEPRI, r3
 800cfb4:	f3bf 8f6f 	isb	sy
 800cfb8:	f3bf 8f4f 	dsb	sy
 800cfbc:	b662      	cpsie	i
 800cfbe:	617a      	str	r2, [r7, #20]
 800cfc0:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800cfc2:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800cfc4:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800cfc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfc8:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800cfcc:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800cfce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfd0:	2202      	movs	r2, #2
 800cfd2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 800cfd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cfda:	1c5a      	adds	r2, r3, #1
 800cfdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfde:	655a      	str	r2, [r3, #84]	; 0x54

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800cfe0:	7ffb      	ldrb	r3, [r7, #31]
 800cfe2:	2b01      	cmp	r3, #1
 800cfe4:	d148      	bne.n	800d078 <vTaskNotifyGiveFromISR+0x104>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800cfe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfe8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cfea:	2b00      	cmp	r3, #0
 800cfec:	d00c      	beq.n	800d008 <vTaskNotifyGiveFromISR+0x94>
	__asm volatile
 800cfee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cff2:	b672      	cpsid	i
 800cff4:	f383 8811 	msr	BASEPRI, r3
 800cff8:	f3bf 8f6f 	isb	sy
 800cffc:	f3bf 8f4f 	dsb	sy
 800d000:	b662      	cpsie	i
 800d002:	60fb      	str	r3, [r7, #12]
}
 800d004:	bf00      	nop
 800d006:	e7fe      	b.n	800d006 <vTaskNotifyGiveFromISR+0x92>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d008:	4b20      	ldr	r3, [pc, #128]	; (800d08c <vTaskNotifyGiveFromISR+0x118>)
 800d00a:	681b      	ldr	r3, [r3, #0]
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	d11d      	bne.n	800d04c <vTaskNotifyGiveFromISR+0xd8>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d012:	3304      	adds	r3, #4
 800d014:	4618      	mov	r0, r3
 800d016:	f7fe facd 	bl	800b5b4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d01a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d01c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d01e:	4b1c      	ldr	r3, [pc, #112]	; (800d090 <vTaskNotifyGiveFromISR+0x11c>)
 800d020:	681b      	ldr	r3, [r3, #0]
 800d022:	429a      	cmp	r2, r3
 800d024:	d903      	bls.n	800d02e <vTaskNotifyGiveFromISR+0xba>
 800d026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d028:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d02a:	4a19      	ldr	r2, [pc, #100]	; (800d090 <vTaskNotifyGiveFromISR+0x11c>)
 800d02c:	6013      	str	r3, [r2, #0]
 800d02e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d030:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d032:	4613      	mov	r3, r2
 800d034:	009b      	lsls	r3, r3, #2
 800d036:	4413      	add	r3, r2
 800d038:	009b      	lsls	r3, r3, #2
 800d03a:	4a16      	ldr	r2, [pc, #88]	; (800d094 <vTaskNotifyGiveFromISR+0x120>)
 800d03c:	441a      	add	r2, r3
 800d03e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d040:	3304      	adds	r3, #4
 800d042:	4619      	mov	r1, r3
 800d044:	4610      	mov	r0, r2
 800d046:	f7fe fa58 	bl	800b4fa <vListInsertEnd>
 800d04a:	e005      	b.n	800d058 <vTaskNotifyGiveFromISR+0xe4>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800d04c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d04e:	3318      	adds	r3, #24
 800d050:	4619      	mov	r1, r3
 800d052:	4811      	ldr	r0, [pc, #68]	; (800d098 <vTaskNotifyGiveFromISR+0x124>)
 800d054:	f7fe fa51 	bl	800b4fa <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d05a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d05c:	4b0f      	ldr	r3, [pc, #60]	; (800d09c <vTaskNotifyGiveFromISR+0x128>)
 800d05e:	681b      	ldr	r3, [r3, #0]
 800d060:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d062:	429a      	cmp	r2, r3
 800d064:	d908      	bls.n	800d078 <vTaskNotifyGiveFromISR+0x104>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800d066:	683b      	ldr	r3, [r7, #0]
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d002      	beq.n	800d072 <vTaskNotifyGiveFromISR+0xfe>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800d06c:	683b      	ldr	r3, [r7, #0]
 800d06e:	2201      	movs	r2, #1
 800d070:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800d072:	4b0b      	ldr	r3, [pc, #44]	; (800d0a0 <vTaskNotifyGiveFromISR+0x12c>)
 800d074:	2201      	movs	r2, #1
 800d076:	601a      	str	r2, [r3, #0]
 800d078:	6a3b      	ldr	r3, [r7, #32]
 800d07a:	60bb      	str	r3, [r7, #8]
	__asm volatile
 800d07c:	68bb      	ldr	r3, [r7, #8]
 800d07e:	f383 8811 	msr	BASEPRI, r3
}
 800d082:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 800d084:	bf00      	nop
 800d086:	3728      	adds	r7, #40	; 0x28
 800d088:	46bd      	mov	sp, r7
 800d08a:	bd80      	pop	{r7, pc}
 800d08c:	20000dd4 	.word	0x20000dd4
 800d090:	20000db4 	.word	0x20000db4
 800d094:	200008dc 	.word	0x200008dc
 800d098:	20000d6c 	.word	0x20000d6c
 800d09c:	200008d8 	.word	0x200008d8
 800d0a0:	20000dc0 	.word	0x20000dc0

0800d0a4 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800d0a4:	b580      	push	{r7, lr}
 800d0a6:	b084      	sub	sp, #16
 800d0a8:	af00      	add	r7, sp, #0
 800d0aa:	6078      	str	r0, [r7, #4]
 800d0ac:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800d0ae:	4b21      	ldr	r3, [pc, #132]	; (800d134 <prvAddCurrentTaskToDelayedList+0x90>)
 800d0b0:	681b      	ldr	r3, [r3, #0]
 800d0b2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d0b4:	4b20      	ldr	r3, [pc, #128]	; (800d138 <prvAddCurrentTaskToDelayedList+0x94>)
 800d0b6:	681b      	ldr	r3, [r3, #0]
 800d0b8:	3304      	adds	r3, #4
 800d0ba:	4618      	mov	r0, r3
 800d0bc:	f7fe fa7a 	bl	800b5b4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d0c6:	d10a      	bne.n	800d0de <prvAddCurrentTaskToDelayedList+0x3a>
 800d0c8:	683b      	ldr	r3, [r7, #0]
 800d0ca:	2b00      	cmp	r3, #0
 800d0cc:	d007      	beq.n	800d0de <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d0ce:	4b1a      	ldr	r3, [pc, #104]	; (800d138 <prvAddCurrentTaskToDelayedList+0x94>)
 800d0d0:	681b      	ldr	r3, [r3, #0]
 800d0d2:	3304      	adds	r3, #4
 800d0d4:	4619      	mov	r1, r3
 800d0d6:	4819      	ldr	r0, [pc, #100]	; (800d13c <prvAddCurrentTaskToDelayedList+0x98>)
 800d0d8:	f7fe fa0f 	bl	800b4fa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800d0dc:	e026      	b.n	800d12c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800d0de:	68fa      	ldr	r2, [r7, #12]
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	4413      	add	r3, r2
 800d0e4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d0e6:	4b14      	ldr	r3, [pc, #80]	; (800d138 <prvAddCurrentTaskToDelayedList+0x94>)
 800d0e8:	681b      	ldr	r3, [r3, #0]
 800d0ea:	68ba      	ldr	r2, [r7, #8]
 800d0ec:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800d0ee:	68ba      	ldr	r2, [r7, #8]
 800d0f0:	68fb      	ldr	r3, [r7, #12]
 800d0f2:	429a      	cmp	r2, r3
 800d0f4:	d209      	bcs.n	800d10a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d0f6:	4b12      	ldr	r3, [pc, #72]	; (800d140 <prvAddCurrentTaskToDelayedList+0x9c>)
 800d0f8:	681a      	ldr	r2, [r3, #0]
 800d0fa:	4b0f      	ldr	r3, [pc, #60]	; (800d138 <prvAddCurrentTaskToDelayedList+0x94>)
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	3304      	adds	r3, #4
 800d100:	4619      	mov	r1, r3
 800d102:	4610      	mov	r0, r2
 800d104:	f7fe fa1d 	bl	800b542 <vListInsert>
}
 800d108:	e010      	b.n	800d12c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d10a:	4b0e      	ldr	r3, [pc, #56]	; (800d144 <prvAddCurrentTaskToDelayedList+0xa0>)
 800d10c:	681a      	ldr	r2, [r3, #0]
 800d10e:	4b0a      	ldr	r3, [pc, #40]	; (800d138 <prvAddCurrentTaskToDelayedList+0x94>)
 800d110:	681b      	ldr	r3, [r3, #0]
 800d112:	3304      	adds	r3, #4
 800d114:	4619      	mov	r1, r3
 800d116:	4610      	mov	r0, r2
 800d118:	f7fe fa13 	bl	800b542 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800d11c:	4b0a      	ldr	r3, [pc, #40]	; (800d148 <prvAddCurrentTaskToDelayedList+0xa4>)
 800d11e:	681b      	ldr	r3, [r3, #0]
 800d120:	68ba      	ldr	r2, [r7, #8]
 800d122:	429a      	cmp	r2, r3
 800d124:	d202      	bcs.n	800d12c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800d126:	4a08      	ldr	r2, [pc, #32]	; (800d148 <prvAddCurrentTaskToDelayedList+0xa4>)
 800d128:	68bb      	ldr	r3, [r7, #8]
 800d12a:	6013      	str	r3, [r2, #0]
}
 800d12c:	bf00      	nop
 800d12e:	3710      	adds	r7, #16
 800d130:	46bd      	mov	sp, r7
 800d132:	bd80      	pop	{r7, pc}
 800d134:	20000db0 	.word	0x20000db0
 800d138:	200008d8 	.word	0x200008d8
 800d13c:	20000d98 	.word	0x20000d98
 800d140:	20000d68 	.word	0x20000d68
 800d144:	20000d64 	.word	0x20000d64
 800d148:	20000dcc 	.word	0x20000dcc

0800d14c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800d14c:	b580      	push	{r7, lr}
 800d14e:	b08a      	sub	sp, #40	; 0x28
 800d150:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800d152:	2300      	movs	r3, #0
 800d154:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800d156:	f000 fb15 	bl	800d784 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800d15a:	4b1d      	ldr	r3, [pc, #116]	; (800d1d0 <xTimerCreateTimerTask+0x84>)
 800d15c:	681b      	ldr	r3, [r3, #0]
 800d15e:	2b00      	cmp	r3, #0
 800d160:	d021      	beq.n	800d1a6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800d162:	2300      	movs	r3, #0
 800d164:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800d166:	2300      	movs	r3, #0
 800d168:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800d16a:	1d3a      	adds	r2, r7, #4
 800d16c:	f107 0108 	add.w	r1, r7, #8
 800d170:	f107 030c 	add.w	r3, r7, #12
 800d174:	4618      	mov	r0, r3
 800d176:	f7fe f979 	bl	800b46c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800d17a:	6879      	ldr	r1, [r7, #4]
 800d17c:	68bb      	ldr	r3, [r7, #8]
 800d17e:	68fa      	ldr	r2, [r7, #12]
 800d180:	9202      	str	r2, [sp, #8]
 800d182:	9301      	str	r3, [sp, #4]
 800d184:	2302      	movs	r3, #2
 800d186:	9300      	str	r3, [sp, #0]
 800d188:	2300      	movs	r3, #0
 800d18a:	460a      	mov	r2, r1
 800d18c:	4911      	ldr	r1, [pc, #68]	; (800d1d4 <xTimerCreateTimerTask+0x88>)
 800d18e:	4812      	ldr	r0, [pc, #72]	; (800d1d8 <xTimerCreateTimerTask+0x8c>)
 800d190:	f7fe ff44 	bl	800c01c <xTaskCreateStatic>
 800d194:	4603      	mov	r3, r0
 800d196:	4a11      	ldr	r2, [pc, #68]	; (800d1dc <xTimerCreateTimerTask+0x90>)
 800d198:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800d19a:	4b10      	ldr	r3, [pc, #64]	; (800d1dc <xTimerCreateTimerTask+0x90>)
 800d19c:	681b      	ldr	r3, [r3, #0]
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	d001      	beq.n	800d1a6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800d1a2:	2301      	movs	r3, #1
 800d1a4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800d1a6:	697b      	ldr	r3, [r7, #20]
 800d1a8:	2b00      	cmp	r3, #0
 800d1aa:	d10c      	bne.n	800d1c6 <xTimerCreateTimerTask+0x7a>
	__asm volatile
 800d1ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1b0:	b672      	cpsid	i
 800d1b2:	f383 8811 	msr	BASEPRI, r3
 800d1b6:	f3bf 8f6f 	isb	sy
 800d1ba:	f3bf 8f4f 	dsb	sy
 800d1be:	b662      	cpsie	i
 800d1c0:	613b      	str	r3, [r7, #16]
}
 800d1c2:	bf00      	nop
 800d1c4:	e7fe      	b.n	800d1c4 <xTimerCreateTimerTask+0x78>
	return xReturn;
 800d1c6:	697b      	ldr	r3, [r7, #20]
}
 800d1c8:	4618      	mov	r0, r3
 800d1ca:	3718      	adds	r7, #24
 800d1cc:	46bd      	mov	sp, r7
 800d1ce:	bd80      	pop	{r7, pc}
 800d1d0:	20000e08 	.word	0x20000e08
 800d1d4:	08012048 	.word	0x08012048
 800d1d8:	0800d31d 	.word	0x0800d31d
 800d1dc:	20000e0c 	.word	0x20000e0c

0800d1e0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800d1e0:	b580      	push	{r7, lr}
 800d1e2:	b08a      	sub	sp, #40	; 0x28
 800d1e4:	af00      	add	r7, sp, #0
 800d1e6:	60f8      	str	r0, [r7, #12]
 800d1e8:	60b9      	str	r1, [r7, #8]
 800d1ea:	607a      	str	r2, [r7, #4]
 800d1ec:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800d1ee:	2300      	movs	r3, #0
 800d1f0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800d1f2:	68fb      	ldr	r3, [r7, #12]
 800d1f4:	2b00      	cmp	r3, #0
 800d1f6:	d10c      	bne.n	800d212 <xTimerGenericCommand+0x32>
	__asm volatile
 800d1f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1fc:	b672      	cpsid	i
 800d1fe:	f383 8811 	msr	BASEPRI, r3
 800d202:	f3bf 8f6f 	isb	sy
 800d206:	f3bf 8f4f 	dsb	sy
 800d20a:	b662      	cpsie	i
 800d20c:	623b      	str	r3, [r7, #32]
}
 800d20e:	bf00      	nop
 800d210:	e7fe      	b.n	800d210 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800d212:	4b1a      	ldr	r3, [pc, #104]	; (800d27c <xTimerGenericCommand+0x9c>)
 800d214:	681b      	ldr	r3, [r3, #0]
 800d216:	2b00      	cmp	r3, #0
 800d218:	d02a      	beq.n	800d270 <xTimerGenericCommand+0x90>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800d21a:	68bb      	ldr	r3, [r7, #8]
 800d21c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800d21e:	687b      	ldr	r3, [r7, #4]
 800d220:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800d222:	68fb      	ldr	r3, [r7, #12]
 800d224:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800d226:	68bb      	ldr	r3, [r7, #8]
 800d228:	2b05      	cmp	r3, #5
 800d22a:	dc18      	bgt.n	800d25e <xTimerGenericCommand+0x7e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800d22c:	f7ff fdca 	bl	800cdc4 <xTaskGetSchedulerState>
 800d230:	4603      	mov	r3, r0
 800d232:	2b02      	cmp	r3, #2
 800d234:	d109      	bne.n	800d24a <xTimerGenericCommand+0x6a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800d236:	4b11      	ldr	r3, [pc, #68]	; (800d27c <xTimerGenericCommand+0x9c>)
 800d238:	6818      	ldr	r0, [r3, #0]
 800d23a:	f107 0110 	add.w	r1, r7, #16
 800d23e:	2300      	movs	r3, #0
 800d240:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d242:	f7fe faf1 	bl	800b828 <xQueueGenericSend>
 800d246:	6278      	str	r0, [r7, #36]	; 0x24
 800d248:	e012      	b.n	800d270 <xTimerGenericCommand+0x90>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800d24a:	4b0c      	ldr	r3, [pc, #48]	; (800d27c <xTimerGenericCommand+0x9c>)
 800d24c:	6818      	ldr	r0, [r3, #0]
 800d24e:	f107 0110 	add.w	r1, r7, #16
 800d252:	2300      	movs	r3, #0
 800d254:	2200      	movs	r2, #0
 800d256:	f7fe fae7 	bl	800b828 <xQueueGenericSend>
 800d25a:	6278      	str	r0, [r7, #36]	; 0x24
 800d25c:	e008      	b.n	800d270 <xTimerGenericCommand+0x90>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800d25e:	4b07      	ldr	r3, [pc, #28]	; (800d27c <xTimerGenericCommand+0x9c>)
 800d260:	6818      	ldr	r0, [r3, #0]
 800d262:	f107 0110 	add.w	r1, r7, #16
 800d266:	2300      	movs	r3, #0
 800d268:	683a      	ldr	r2, [r7, #0]
 800d26a:	f7fe fbe3 	bl	800ba34 <xQueueGenericSendFromISR>
 800d26e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800d270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800d272:	4618      	mov	r0, r3
 800d274:	3728      	adds	r7, #40	; 0x28
 800d276:	46bd      	mov	sp, r7
 800d278:	bd80      	pop	{r7, pc}
 800d27a:	bf00      	nop
 800d27c:	20000e08 	.word	0x20000e08

0800d280 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800d280:	b580      	push	{r7, lr}
 800d282:	b088      	sub	sp, #32
 800d284:	af02      	add	r7, sp, #8
 800d286:	6078      	str	r0, [r7, #4]
 800d288:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d28a:	4b23      	ldr	r3, [pc, #140]	; (800d318 <prvProcessExpiredTimer+0x98>)
 800d28c:	681b      	ldr	r3, [r3, #0]
 800d28e:	68db      	ldr	r3, [r3, #12]
 800d290:	68db      	ldr	r3, [r3, #12]
 800d292:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d294:	697b      	ldr	r3, [r7, #20]
 800d296:	3304      	adds	r3, #4
 800d298:	4618      	mov	r0, r3
 800d29a:	f7fe f98b 	bl	800b5b4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d29e:	697b      	ldr	r3, [r7, #20]
 800d2a0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d2a4:	f003 0304 	and.w	r3, r3, #4
 800d2a8:	2b00      	cmp	r3, #0
 800d2aa:	d024      	beq.n	800d2f6 <prvProcessExpiredTimer+0x76>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800d2ac:	697b      	ldr	r3, [r7, #20]
 800d2ae:	699a      	ldr	r2, [r3, #24]
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	18d1      	adds	r1, r2, r3
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	683a      	ldr	r2, [r7, #0]
 800d2b8:	6978      	ldr	r0, [r7, #20]
 800d2ba:	f000 f8d3 	bl	800d464 <prvInsertTimerInActiveList>
 800d2be:	4603      	mov	r3, r0
 800d2c0:	2b00      	cmp	r3, #0
 800d2c2:	d021      	beq.n	800d308 <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d2c4:	2300      	movs	r3, #0
 800d2c6:	9300      	str	r3, [sp, #0]
 800d2c8:	2300      	movs	r3, #0
 800d2ca:	687a      	ldr	r2, [r7, #4]
 800d2cc:	2100      	movs	r1, #0
 800d2ce:	6978      	ldr	r0, [r7, #20]
 800d2d0:	f7ff ff86 	bl	800d1e0 <xTimerGenericCommand>
 800d2d4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800d2d6:	693b      	ldr	r3, [r7, #16]
 800d2d8:	2b00      	cmp	r3, #0
 800d2da:	d115      	bne.n	800d308 <prvProcessExpiredTimer+0x88>
	__asm volatile
 800d2dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2e0:	b672      	cpsid	i
 800d2e2:	f383 8811 	msr	BASEPRI, r3
 800d2e6:	f3bf 8f6f 	isb	sy
 800d2ea:	f3bf 8f4f 	dsb	sy
 800d2ee:	b662      	cpsie	i
 800d2f0:	60fb      	str	r3, [r7, #12]
}
 800d2f2:	bf00      	nop
 800d2f4:	e7fe      	b.n	800d2f4 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d2f6:	697b      	ldr	r3, [r7, #20]
 800d2f8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d2fc:	f023 0301 	bic.w	r3, r3, #1
 800d300:	b2da      	uxtb	r2, r3
 800d302:	697b      	ldr	r3, [r7, #20]
 800d304:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d308:	697b      	ldr	r3, [r7, #20]
 800d30a:	6a1b      	ldr	r3, [r3, #32]
 800d30c:	6978      	ldr	r0, [r7, #20]
 800d30e:	4798      	blx	r3
}
 800d310:	bf00      	nop
 800d312:	3718      	adds	r7, #24
 800d314:	46bd      	mov	sp, r7
 800d316:	bd80      	pop	{r7, pc}
 800d318:	20000e00 	.word	0x20000e00

0800d31c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800d31c:	b580      	push	{r7, lr}
 800d31e:	b084      	sub	sp, #16
 800d320:	af00      	add	r7, sp, #0
 800d322:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d324:	f107 0308 	add.w	r3, r7, #8
 800d328:	4618      	mov	r0, r3
 800d32a:	f000 f857 	bl	800d3dc <prvGetNextExpireTime>
 800d32e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800d330:	68bb      	ldr	r3, [r7, #8]
 800d332:	4619      	mov	r1, r3
 800d334:	68f8      	ldr	r0, [r7, #12]
 800d336:	f000 f803 	bl	800d340 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800d33a:	f000 f8d5 	bl	800d4e8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d33e:	e7f1      	b.n	800d324 <prvTimerTask+0x8>

0800d340 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800d340:	b580      	push	{r7, lr}
 800d342:	b084      	sub	sp, #16
 800d344:	af00      	add	r7, sp, #0
 800d346:	6078      	str	r0, [r7, #4]
 800d348:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800d34a:	f7ff f935 	bl	800c5b8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d34e:	f107 0308 	add.w	r3, r7, #8
 800d352:	4618      	mov	r0, r3
 800d354:	f000 f866 	bl	800d424 <prvSampleTimeNow>
 800d358:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800d35a:	68bb      	ldr	r3, [r7, #8]
 800d35c:	2b00      	cmp	r3, #0
 800d35e:	d130      	bne.n	800d3c2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800d360:	683b      	ldr	r3, [r7, #0]
 800d362:	2b00      	cmp	r3, #0
 800d364:	d10a      	bne.n	800d37c <prvProcessTimerOrBlockTask+0x3c>
 800d366:	687a      	ldr	r2, [r7, #4]
 800d368:	68fb      	ldr	r3, [r7, #12]
 800d36a:	429a      	cmp	r2, r3
 800d36c:	d806      	bhi.n	800d37c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800d36e:	f7ff f931 	bl	800c5d4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800d372:	68f9      	ldr	r1, [r7, #12]
 800d374:	6878      	ldr	r0, [r7, #4]
 800d376:	f7ff ff83 	bl	800d280 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800d37a:	e024      	b.n	800d3c6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800d37c:	683b      	ldr	r3, [r7, #0]
 800d37e:	2b00      	cmp	r3, #0
 800d380:	d008      	beq.n	800d394 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800d382:	4b13      	ldr	r3, [pc, #76]	; (800d3d0 <prvProcessTimerOrBlockTask+0x90>)
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	681b      	ldr	r3, [r3, #0]
 800d388:	2b00      	cmp	r3, #0
 800d38a:	d101      	bne.n	800d390 <prvProcessTimerOrBlockTask+0x50>
 800d38c:	2301      	movs	r3, #1
 800d38e:	e000      	b.n	800d392 <prvProcessTimerOrBlockTask+0x52>
 800d390:	2300      	movs	r3, #0
 800d392:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800d394:	4b0f      	ldr	r3, [pc, #60]	; (800d3d4 <prvProcessTimerOrBlockTask+0x94>)
 800d396:	6818      	ldr	r0, [r3, #0]
 800d398:	687a      	ldr	r2, [r7, #4]
 800d39a:	68fb      	ldr	r3, [r7, #12]
 800d39c:	1ad3      	subs	r3, r2, r3
 800d39e:	683a      	ldr	r2, [r7, #0]
 800d3a0:	4619      	mov	r1, r3
 800d3a2:	f7fe fe07 	bl	800bfb4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800d3a6:	f7ff f915 	bl	800c5d4 <xTaskResumeAll>
 800d3aa:	4603      	mov	r3, r0
 800d3ac:	2b00      	cmp	r3, #0
 800d3ae:	d10a      	bne.n	800d3c6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800d3b0:	4b09      	ldr	r3, [pc, #36]	; (800d3d8 <prvProcessTimerOrBlockTask+0x98>)
 800d3b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d3b6:	601a      	str	r2, [r3, #0]
 800d3b8:	f3bf 8f4f 	dsb	sy
 800d3bc:	f3bf 8f6f 	isb	sy
}
 800d3c0:	e001      	b.n	800d3c6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800d3c2:	f7ff f907 	bl	800c5d4 <xTaskResumeAll>
}
 800d3c6:	bf00      	nop
 800d3c8:	3710      	adds	r7, #16
 800d3ca:	46bd      	mov	sp, r7
 800d3cc:	bd80      	pop	{r7, pc}
 800d3ce:	bf00      	nop
 800d3d0:	20000e04 	.word	0x20000e04
 800d3d4:	20000e08 	.word	0x20000e08
 800d3d8:	e000ed04 	.word	0xe000ed04

0800d3dc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800d3dc:	b480      	push	{r7}
 800d3de:	b085      	sub	sp, #20
 800d3e0:	af00      	add	r7, sp, #0
 800d3e2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800d3e4:	4b0e      	ldr	r3, [pc, #56]	; (800d420 <prvGetNextExpireTime+0x44>)
 800d3e6:	681b      	ldr	r3, [r3, #0]
 800d3e8:	681b      	ldr	r3, [r3, #0]
 800d3ea:	2b00      	cmp	r3, #0
 800d3ec:	d101      	bne.n	800d3f2 <prvGetNextExpireTime+0x16>
 800d3ee:	2201      	movs	r2, #1
 800d3f0:	e000      	b.n	800d3f4 <prvGetNextExpireTime+0x18>
 800d3f2:	2200      	movs	r2, #0
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	681b      	ldr	r3, [r3, #0]
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	d105      	bne.n	800d40c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d400:	4b07      	ldr	r3, [pc, #28]	; (800d420 <prvGetNextExpireTime+0x44>)
 800d402:	681b      	ldr	r3, [r3, #0]
 800d404:	68db      	ldr	r3, [r3, #12]
 800d406:	681b      	ldr	r3, [r3, #0]
 800d408:	60fb      	str	r3, [r7, #12]
 800d40a:	e001      	b.n	800d410 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800d40c:	2300      	movs	r3, #0
 800d40e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800d410:	68fb      	ldr	r3, [r7, #12]
}
 800d412:	4618      	mov	r0, r3
 800d414:	3714      	adds	r7, #20
 800d416:	46bd      	mov	sp, r7
 800d418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d41c:	4770      	bx	lr
 800d41e:	bf00      	nop
 800d420:	20000e00 	.word	0x20000e00

0800d424 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800d424:	b580      	push	{r7, lr}
 800d426:	b084      	sub	sp, #16
 800d428:	af00      	add	r7, sp, #0
 800d42a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800d42c:	f7ff f972 	bl	800c714 <xTaskGetTickCount>
 800d430:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800d432:	4b0b      	ldr	r3, [pc, #44]	; (800d460 <prvSampleTimeNow+0x3c>)
 800d434:	681b      	ldr	r3, [r3, #0]
 800d436:	68fa      	ldr	r2, [r7, #12]
 800d438:	429a      	cmp	r2, r3
 800d43a:	d205      	bcs.n	800d448 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800d43c:	f000 f93c 	bl	800d6b8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	2201      	movs	r2, #1
 800d444:	601a      	str	r2, [r3, #0]
 800d446:	e002      	b.n	800d44e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	2200      	movs	r2, #0
 800d44c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800d44e:	4a04      	ldr	r2, [pc, #16]	; (800d460 <prvSampleTimeNow+0x3c>)
 800d450:	68fb      	ldr	r3, [r7, #12]
 800d452:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800d454:	68fb      	ldr	r3, [r7, #12]
}
 800d456:	4618      	mov	r0, r3
 800d458:	3710      	adds	r7, #16
 800d45a:	46bd      	mov	sp, r7
 800d45c:	bd80      	pop	{r7, pc}
 800d45e:	bf00      	nop
 800d460:	20000e10 	.word	0x20000e10

0800d464 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800d464:	b580      	push	{r7, lr}
 800d466:	b086      	sub	sp, #24
 800d468:	af00      	add	r7, sp, #0
 800d46a:	60f8      	str	r0, [r7, #12]
 800d46c:	60b9      	str	r1, [r7, #8]
 800d46e:	607a      	str	r2, [r7, #4]
 800d470:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800d472:	2300      	movs	r3, #0
 800d474:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800d476:	68fb      	ldr	r3, [r7, #12]
 800d478:	68ba      	ldr	r2, [r7, #8]
 800d47a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d47c:	68fb      	ldr	r3, [r7, #12]
 800d47e:	68fa      	ldr	r2, [r7, #12]
 800d480:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800d482:	68ba      	ldr	r2, [r7, #8]
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	429a      	cmp	r2, r3
 800d488:	d812      	bhi.n	800d4b0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d48a:	687a      	ldr	r2, [r7, #4]
 800d48c:	683b      	ldr	r3, [r7, #0]
 800d48e:	1ad2      	subs	r2, r2, r3
 800d490:	68fb      	ldr	r3, [r7, #12]
 800d492:	699b      	ldr	r3, [r3, #24]
 800d494:	429a      	cmp	r2, r3
 800d496:	d302      	bcc.n	800d49e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800d498:	2301      	movs	r3, #1
 800d49a:	617b      	str	r3, [r7, #20]
 800d49c:	e01b      	b.n	800d4d6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800d49e:	4b10      	ldr	r3, [pc, #64]	; (800d4e0 <prvInsertTimerInActiveList+0x7c>)
 800d4a0:	681a      	ldr	r2, [r3, #0]
 800d4a2:	68fb      	ldr	r3, [r7, #12]
 800d4a4:	3304      	adds	r3, #4
 800d4a6:	4619      	mov	r1, r3
 800d4a8:	4610      	mov	r0, r2
 800d4aa:	f7fe f84a 	bl	800b542 <vListInsert>
 800d4ae:	e012      	b.n	800d4d6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800d4b0:	687a      	ldr	r2, [r7, #4]
 800d4b2:	683b      	ldr	r3, [r7, #0]
 800d4b4:	429a      	cmp	r2, r3
 800d4b6:	d206      	bcs.n	800d4c6 <prvInsertTimerInActiveList+0x62>
 800d4b8:	68ba      	ldr	r2, [r7, #8]
 800d4ba:	683b      	ldr	r3, [r7, #0]
 800d4bc:	429a      	cmp	r2, r3
 800d4be:	d302      	bcc.n	800d4c6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800d4c0:	2301      	movs	r3, #1
 800d4c2:	617b      	str	r3, [r7, #20]
 800d4c4:	e007      	b.n	800d4d6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d4c6:	4b07      	ldr	r3, [pc, #28]	; (800d4e4 <prvInsertTimerInActiveList+0x80>)
 800d4c8:	681a      	ldr	r2, [r3, #0]
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	3304      	adds	r3, #4
 800d4ce:	4619      	mov	r1, r3
 800d4d0:	4610      	mov	r0, r2
 800d4d2:	f7fe f836 	bl	800b542 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800d4d6:	697b      	ldr	r3, [r7, #20]
}
 800d4d8:	4618      	mov	r0, r3
 800d4da:	3718      	adds	r7, #24
 800d4dc:	46bd      	mov	sp, r7
 800d4de:	bd80      	pop	{r7, pc}
 800d4e0:	20000e04 	.word	0x20000e04
 800d4e4:	20000e00 	.word	0x20000e00

0800d4e8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800d4e8:	b580      	push	{r7, lr}
 800d4ea:	b08e      	sub	sp, #56	; 0x38
 800d4ec:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d4ee:	e0d0      	b.n	800d692 <prvProcessReceivedCommands+0x1aa>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	2b00      	cmp	r3, #0
 800d4f4:	da1a      	bge.n	800d52c <prvProcessReceivedCommands+0x44>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800d4f6:	1d3b      	adds	r3, r7, #4
 800d4f8:	3304      	adds	r3, #4
 800d4fa:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800d4fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	d10c      	bne.n	800d51c <prvProcessReceivedCommands+0x34>
	__asm volatile
 800d502:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d506:	b672      	cpsid	i
 800d508:	f383 8811 	msr	BASEPRI, r3
 800d50c:	f3bf 8f6f 	isb	sy
 800d510:	f3bf 8f4f 	dsb	sy
 800d514:	b662      	cpsie	i
 800d516:	61fb      	str	r3, [r7, #28]
}
 800d518:	bf00      	nop
 800d51a:	e7fe      	b.n	800d51a <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800d51c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d51e:	681b      	ldr	r3, [r3, #0]
 800d520:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d522:	6850      	ldr	r0, [r2, #4]
 800d524:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d526:	6892      	ldr	r2, [r2, #8]
 800d528:	4611      	mov	r1, r2
 800d52a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	2b00      	cmp	r3, #0
 800d530:	f2c0 80ae 	blt.w	800d690 <prvProcessReceivedCommands+0x1a8>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800d534:	68fb      	ldr	r3, [r7, #12]
 800d536:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800d538:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d53a:	695b      	ldr	r3, [r3, #20]
 800d53c:	2b00      	cmp	r3, #0
 800d53e:	d004      	beq.n	800d54a <prvProcessReceivedCommands+0x62>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d540:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d542:	3304      	adds	r3, #4
 800d544:	4618      	mov	r0, r3
 800d546:	f7fe f835 	bl	800b5b4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d54a:	463b      	mov	r3, r7
 800d54c:	4618      	mov	r0, r3
 800d54e:	f7ff ff69 	bl	800d424 <prvSampleTimeNow>
 800d552:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	2b09      	cmp	r3, #9
 800d558:	f200 809b 	bhi.w	800d692 <prvProcessReceivedCommands+0x1aa>
 800d55c:	a201      	add	r2, pc, #4	; (adr r2, 800d564 <prvProcessReceivedCommands+0x7c>)
 800d55e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d562:	bf00      	nop
 800d564:	0800d58d 	.word	0x0800d58d
 800d568:	0800d58d 	.word	0x0800d58d
 800d56c:	0800d58d 	.word	0x0800d58d
 800d570:	0800d605 	.word	0x0800d605
 800d574:	0800d619 	.word	0x0800d619
 800d578:	0800d667 	.word	0x0800d667
 800d57c:	0800d58d 	.word	0x0800d58d
 800d580:	0800d58d 	.word	0x0800d58d
 800d584:	0800d605 	.word	0x0800d605
 800d588:	0800d619 	.word	0x0800d619
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d58c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d58e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d592:	f043 0301 	orr.w	r3, r3, #1
 800d596:	b2da      	uxtb	r2, r3
 800d598:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d59a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800d59e:	68ba      	ldr	r2, [r7, #8]
 800d5a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5a2:	699b      	ldr	r3, [r3, #24]
 800d5a4:	18d1      	adds	r1, r2, r3
 800d5a6:	68bb      	ldr	r3, [r7, #8]
 800d5a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d5aa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d5ac:	f7ff ff5a 	bl	800d464 <prvInsertTimerInActiveList>
 800d5b0:	4603      	mov	r3, r0
 800d5b2:	2b00      	cmp	r3, #0
 800d5b4:	d06d      	beq.n	800d692 <prvProcessReceivedCommands+0x1aa>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d5b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5b8:	6a1b      	ldr	r3, [r3, #32]
 800d5ba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d5bc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d5be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5c0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d5c4:	f003 0304 	and.w	r3, r3, #4
 800d5c8:	2b00      	cmp	r3, #0
 800d5ca:	d062      	beq.n	800d692 <prvProcessReceivedCommands+0x1aa>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800d5cc:	68ba      	ldr	r2, [r7, #8]
 800d5ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5d0:	699b      	ldr	r3, [r3, #24]
 800d5d2:	441a      	add	r2, r3
 800d5d4:	2300      	movs	r3, #0
 800d5d6:	9300      	str	r3, [sp, #0]
 800d5d8:	2300      	movs	r3, #0
 800d5da:	2100      	movs	r1, #0
 800d5dc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d5de:	f7ff fdff 	bl	800d1e0 <xTimerGenericCommand>
 800d5e2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800d5e4:	6a3b      	ldr	r3, [r7, #32]
 800d5e6:	2b00      	cmp	r3, #0
 800d5e8:	d153      	bne.n	800d692 <prvProcessReceivedCommands+0x1aa>
	__asm volatile
 800d5ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5ee:	b672      	cpsid	i
 800d5f0:	f383 8811 	msr	BASEPRI, r3
 800d5f4:	f3bf 8f6f 	isb	sy
 800d5f8:	f3bf 8f4f 	dsb	sy
 800d5fc:	b662      	cpsie	i
 800d5fe:	61bb      	str	r3, [r7, #24]
}
 800d600:	bf00      	nop
 800d602:	e7fe      	b.n	800d602 <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d604:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d606:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d60a:	f023 0301 	bic.w	r3, r3, #1
 800d60e:	b2da      	uxtb	r2, r3
 800d610:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d612:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800d616:	e03c      	b.n	800d692 <prvProcessReceivedCommands+0x1aa>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d618:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d61a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d61e:	f043 0301 	orr.w	r3, r3, #1
 800d622:	b2da      	uxtb	r2, r3
 800d624:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d626:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800d62a:	68ba      	ldr	r2, [r7, #8]
 800d62c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d62e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800d630:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d632:	699b      	ldr	r3, [r3, #24]
 800d634:	2b00      	cmp	r3, #0
 800d636:	d10c      	bne.n	800d652 <prvProcessReceivedCommands+0x16a>
	__asm volatile
 800d638:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d63c:	b672      	cpsid	i
 800d63e:	f383 8811 	msr	BASEPRI, r3
 800d642:	f3bf 8f6f 	isb	sy
 800d646:	f3bf 8f4f 	dsb	sy
 800d64a:	b662      	cpsie	i
 800d64c:	617b      	str	r3, [r7, #20]
}
 800d64e:	bf00      	nop
 800d650:	e7fe      	b.n	800d650 <prvProcessReceivedCommands+0x168>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800d652:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d654:	699a      	ldr	r2, [r3, #24]
 800d656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d658:	18d1      	adds	r1, r2, r3
 800d65a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d65c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d65e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d660:	f7ff ff00 	bl	800d464 <prvInsertTimerInActiveList>
					break;
 800d664:	e015      	b.n	800d692 <prvProcessReceivedCommands+0x1aa>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800d666:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d668:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d66c:	f003 0302 	and.w	r3, r3, #2
 800d670:	2b00      	cmp	r3, #0
 800d672:	d103      	bne.n	800d67c <prvProcessReceivedCommands+0x194>
						{
							vPortFree( pxTimer );
 800d674:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d676:	f000 fbc7 	bl	800de08 <vPortFree>
 800d67a:	e00a      	b.n	800d692 <prvProcessReceivedCommands+0x1aa>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d67c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d67e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d682:	f023 0301 	bic.w	r3, r3, #1
 800d686:	b2da      	uxtb	r2, r3
 800d688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d68a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800d68e:	e000      	b.n	800d692 <prvProcessReceivedCommands+0x1aa>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800d690:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d692:	4b08      	ldr	r3, [pc, #32]	; (800d6b4 <prvProcessReceivedCommands+0x1cc>)
 800d694:	681b      	ldr	r3, [r3, #0]
 800d696:	1d39      	adds	r1, r7, #4
 800d698:	2200      	movs	r2, #0
 800d69a:	4618      	mov	r0, r3
 800d69c:	f7fe fa6a 	bl	800bb74 <xQueueReceive>
 800d6a0:	4603      	mov	r3, r0
 800d6a2:	2b00      	cmp	r3, #0
 800d6a4:	f47f af24 	bne.w	800d4f0 <prvProcessReceivedCommands+0x8>
	}
}
 800d6a8:	bf00      	nop
 800d6aa:	bf00      	nop
 800d6ac:	3730      	adds	r7, #48	; 0x30
 800d6ae:	46bd      	mov	sp, r7
 800d6b0:	bd80      	pop	{r7, pc}
 800d6b2:	bf00      	nop
 800d6b4:	20000e08 	.word	0x20000e08

0800d6b8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800d6b8:	b580      	push	{r7, lr}
 800d6ba:	b088      	sub	sp, #32
 800d6bc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d6be:	e04a      	b.n	800d756 <prvSwitchTimerLists+0x9e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d6c0:	4b2e      	ldr	r3, [pc, #184]	; (800d77c <prvSwitchTimerLists+0xc4>)
 800d6c2:	681b      	ldr	r3, [r3, #0]
 800d6c4:	68db      	ldr	r3, [r3, #12]
 800d6c6:	681b      	ldr	r3, [r3, #0]
 800d6c8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d6ca:	4b2c      	ldr	r3, [pc, #176]	; (800d77c <prvSwitchTimerLists+0xc4>)
 800d6cc:	681b      	ldr	r3, [r3, #0]
 800d6ce:	68db      	ldr	r3, [r3, #12]
 800d6d0:	68db      	ldr	r3, [r3, #12]
 800d6d2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	3304      	adds	r3, #4
 800d6d8:	4618      	mov	r0, r3
 800d6da:	f7fd ff6b 	bl	800b5b4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d6de:	68fb      	ldr	r3, [r7, #12]
 800d6e0:	6a1b      	ldr	r3, [r3, #32]
 800d6e2:	68f8      	ldr	r0, [r7, #12]
 800d6e4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d6e6:	68fb      	ldr	r3, [r7, #12]
 800d6e8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d6ec:	f003 0304 	and.w	r3, r3, #4
 800d6f0:	2b00      	cmp	r3, #0
 800d6f2:	d030      	beq.n	800d756 <prvSwitchTimerLists+0x9e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800d6f4:	68fb      	ldr	r3, [r7, #12]
 800d6f6:	699b      	ldr	r3, [r3, #24]
 800d6f8:	693a      	ldr	r2, [r7, #16]
 800d6fa:	4413      	add	r3, r2
 800d6fc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800d6fe:	68ba      	ldr	r2, [r7, #8]
 800d700:	693b      	ldr	r3, [r7, #16]
 800d702:	429a      	cmp	r2, r3
 800d704:	d90e      	bls.n	800d724 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800d706:	68fb      	ldr	r3, [r7, #12]
 800d708:	68ba      	ldr	r2, [r7, #8]
 800d70a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d70c:	68fb      	ldr	r3, [r7, #12]
 800d70e:	68fa      	ldr	r2, [r7, #12]
 800d710:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d712:	4b1a      	ldr	r3, [pc, #104]	; (800d77c <prvSwitchTimerLists+0xc4>)
 800d714:	681a      	ldr	r2, [r3, #0]
 800d716:	68fb      	ldr	r3, [r7, #12]
 800d718:	3304      	adds	r3, #4
 800d71a:	4619      	mov	r1, r3
 800d71c:	4610      	mov	r0, r2
 800d71e:	f7fd ff10 	bl	800b542 <vListInsert>
 800d722:	e018      	b.n	800d756 <prvSwitchTimerLists+0x9e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d724:	2300      	movs	r3, #0
 800d726:	9300      	str	r3, [sp, #0]
 800d728:	2300      	movs	r3, #0
 800d72a:	693a      	ldr	r2, [r7, #16]
 800d72c:	2100      	movs	r1, #0
 800d72e:	68f8      	ldr	r0, [r7, #12]
 800d730:	f7ff fd56 	bl	800d1e0 <xTimerGenericCommand>
 800d734:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	2b00      	cmp	r3, #0
 800d73a:	d10c      	bne.n	800d756 <prvSwitchTimerLists+0x9e>
	__asm volatile
 800d73c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d740:	b672      	cpsid	i
 800d742:	f383 8811 	msr	BASEPRI, r3
 800d746:	f3bf 8f6f 	isb	sy
 800d74a:	f3bf 8f4f 	dsb	sy
 800d74e:	b662      	cpsie	i
 800d750:	603b      	str	r3, [r7, #0]
}
 800d752:	bf00      	nop
 800d754:	e7fe      	b.n	800d754 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d756:	4b09      	ldr	r3, [pc, #36]	; (800d77c <prvSwitchTimerLists+0xc4>)
 800d758:	681b      	ldr	r3, [r3, #0]
 800d75a:	681b      	ldr	r3, [r3, #0]
 800d75c:	2b00      	cmp	r3, #0
 800d75e:	d1af      	bne.n	800d6c0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800d760:	4b06      	ldr	r3, [pc, #24]	; (800d77c <prvSwitchTimerLists+0xc4>)
 800d762:	681b      	ldr	r3, [r3, #0]
 800d764:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800d766:	4b06      	ldr	r3, [pc, #24]	; (800d780 <prvSwitchTimerLists+0xc8>)
 800d768:	681b      	ldr	r3, [r3, #0]
 800d76a:	4a04      	ldr	r2, [pc, #16]	; (800d77c <prvSwitchTimerLists+0xc4>)
 800d76c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800d76e:	4a04      	ldr	r2, [pc, #16]	; (800d780 <prvSwitchTimerLists+0xc8>)
 800d770:	697b      	ldr	r3, [r7, #20]
 800d772:	6013      	str	r3, [r2, #0]
}
 800d774:	bf00      	nop
 800d776:	3718      	adds	r7, #24
 800d778:	46bd      	mov	sp, r7
 800d77a:	bd80      	pop	{r7, pc}
 800d77c:	20000e00 	.word	0x20000e00
 800d780:	20000e04 	.word	0x20000e04

0800d784 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800d784:	b580      	push	{r7, lr}
 800d786:	b082      	sub	sp, #8
 800d788:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800d78a:	f000 f947 	bl	800da1c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800d78e:	4b15      	ldr	r3, [pc, #84]	; (800d7e4 <prvCheckForValidListAndQueue+0x60>)
 800d790:	681b      	ldr	r3, [r3, #0]
 800d792:	2b00      	cmp	r3, #0
 800d794:	d120      	bne.n	800d7d8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800d796:	4814      	ldr	r0, [pc, #80]	; (800d7e8 <prvCheckForValidListAndQueue+0x64>)
 800d798:	f7fd fe82 	bl	800b4a0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800d79c:	4813      	ldr	r0, [pc, #76]	; (800d7ec <prvCheckForValidListAndQueue+0x68>)
 800d79e:	f7fd fe7f 	bl	800b4a0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800d7a2:	4b13      	ldr	r3, [pc, #76]	; (800d7f0 <prvCheckForValidListAndQueue+0x6c>)
 800d7a4:	4a10      	ldr	r2, [pc, #64]	; (800d7e8 <prvCheckForValidListAndQueue+0x64>)
 800d7a6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800d7a8:	4b12      	ldr	r3, [pc, #72]	; (800d7f4 <prvCheckForValidListAndQueue+0x70>)
 800d7aa:	4a10      	ldr	r2, [pc, #64]	; (800d7ec <prvCheckForValidListAndQueue+0x68>)
 800d7ac:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800d7ae:	2300      	movs	r3, #0
 800d7b0:	9300      	str	r3, [sp, #0]
 800d7b2:	4b11      	ldr	r3, [pc, #68]	; (800d7f8 <prvCheckForValidListAndQueue+0x74>)
 800d7b4:	4a11      	ldr	r2, [pc, #68]	; (800d7fc <prvCheckForValidListAndQueue+0x78>)
 800d7b6:	2110      	movs	r1, #16
 800d7b8:	200a      	movs	r0, #10
 800d7ba:	f7fd ff8f 	bl	800b6dc <xQueueGenericCreateStatic>
 800d7be:	4603      	mov	r3, r0
 800d7c0:	4a08      	ldr	r2, [pc, #32]	; (800d7e4 <prvCheckForValidListAndQueue+0x60>)
 800d7c2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800d7c4:	4b07      	ldr	r3, [pc, #28]	; (800d7e4 <prvCheckForValidListAndQueue+0x60>)
 800d7c6:	681b      	ldr	r3, [r3, #0]
 800d7c8:	2b00      	cmp	r3, #0
 800d7ca:	d005      	beq.n	800d7d8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800d7cc:	4b05      	ldr	r3, [pc, #20]	; (800d7e4 <prvCheckForValidListAndQueue+0x60>)
 800d7ce:	681b      	ldr	r3, [r3, #0]
 800d7d0:	490b      	ldr	r1, [pc, #44]	; (800d800 <prvCheckForValidListAndQueue+0x7c>)
 800d7d2:	4618      	mov	r0, r3
 800d7d4:	f7fe fbc4 	bl	800bf60 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d7d8:	f000 f954 	bl	800da84 <vPortExitCritical>
}
 800d7dc:	bf00      	nop
 800d7de:	46bd      	mov	sp, r7
 800d7e0:	bd80      	pop	{r7, pc}
 800d7e2:	bf00      	nop
 800d7e4:	20000e08 	.word	0x20000e08
 800d7e8:	20000dd8 	.word	0x20000dd8
 800d7ec:	20000dec 	.word	0x20000dec
 800d7f0:	20000e00 	.word	0x20000e00
 800d7f4:	20000e04 	.word	0x20000e04
 800d7f8:	20000eb4 	.word	0x20000eb4
 800d7fc:	20000e14 	.word	0x20000e14
 800d800:	08012050 	.word	0x08012050

0800d804 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d804:	b480      	push	{r7}
 800d806:	b085      	sub	sp, #20
 800d808:	af00      	add	r7, sp, #0
 800d80a:	60f8      	str	r0, [r7, #12]
 800d80c:	60b9      	str	r1, [r7, #8]
 800d80e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d810:	68fb      	ldr	r3, [r7, #12]
 800d812:	3b04      	subs	r3, #4
 800d814:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d816:	68fb      	ldr	r3, [r7, #12]
 800d818:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d81c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d81e:	68fb      	ldr	r3, [r7, #12]
 800d820:	3b04      	subs	r3, #4
 800d822:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d824:	68bb      	ldr	r3, [r7, #8]
 800d826:	f023 0201 	bic.w	r2, r3, #1
 800d82a:	68fb      	ldr	r3, [r7, #12]
 800d82c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d82e:	68fb      	ldr	r3, [r7, #12]
 800d830:	3b04      	subs	r3, #4
 800d832:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d834:	4a0c      	ldr	r2, [pc, #48]	; (800d868 <pxPortInitialiseStack+0x64>)
 800d836:	68fb      	ldr	r3, [r7, #12]
 800d838:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d83a:	68fb      	ldr	r3, [r7, #12]
 800d83c:	3b14      	subs	r3, #20
 800d83e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d840:	687a      	ldr	r2, [r7, #4]
 800d842:	68fb      	ldr	r3, [r7, #12]
 800d844:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d846:	68fb      	ldr	r3, [r7, #12]
 800d848:	3b04      	subs	r3, #4
 800d84a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d84c:	68fb      	ldr	r3, [r7, #12]
 800d84e:	f06f 0202 	mvn.w	r2, #2
 800d852:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d854:	68fb      	ldr	r3, [r7, #12]
 800d856:	3b20      	subs	r3, #32
 800d858:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d85a:	68fb      	ldr	r3, [r7, #12]
}
 800d85c:	4618      	mov	r0, r3
 800d85e:	3714      	adds	r7, #20
 800d860:	46bd      	mov	sp, r7
 800d862:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d866:	4770      	bx	lr
 800d868:	0800d86d 	.word	0x0800d86d

0800d86c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d86c:	b480      	push	{r7}
 800d86e:	b085      	sub	sp, #20
 800d870:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d872:	2300      	movs	r3, #0
 800d874:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d876:	4b14      	ldr	r3, [pc, #80]	; (800d8c8 <prvTaskExitError+0x5c>)
 800d878:	681b      	ldr	r3, [r3, #0]
 800d87a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d87e:	d00c      	beq.n	800d89a <prvTaskExitError+0x2e>
	__asm volatile
 800d880:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d884:	b672      	cpsid	i
 800d886:	f383 8811 	msr	BASEPRI, r3
 800d88a:	f3bf 8f6f 	isb	sy
 800d88e:	f3bf 8f4f 	dsb	sy
 800d892:	b662      	cpsie	i
 800d894:	60fb      	str	r3, [r7, #12]
}
 800d896:	bf00      	nop
 800d898:	e7fe      	b.n	800d898 <prvTaskExitError+0x2c>
	__asm volatile
 800d89a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d89e:	b672      	cpsid	i
 800d8a0:	f383 8811 	msr	BASEPRI, r3
 800d8a4:	f3bf 8f6f 	isb	sy
 800d8a8:	f3bf 8f4f 	dsb	sy
 800d8ac:	b662      	cpsie	i
 800d8ae:	60bb      	str	r3, [r7, #8]
}
 800d8b0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d8b2:	bf00      	nop
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	2b00      	cmp	r3, #0
 800d8b8:	d0fc      	beq.n	800d8b4 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d8ba:	bf00      	nop
 800d8bc:	bf00      	nop
 800d8be:	3714      	adds	r7, #20
 800d8c0:	46bd      	mov	sp, r7
 800d8c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8c6:	4770      	bx	lr
 800d8c8:	2000000c 	.word	0x2000000c
 800d8cc:	00000000 	.word	0x00000000

0800d8d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d8d0:	4b07      	ldr	r3, [pc, #28]	; (800d8f0 <pxCurrentTCBConst2>)
 800d8d2:	6819      	ldr	r1, [r3, #0]
 800d8d4:	6808      	ldr	r0, [r1, #0]
 800d8d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8da:	f380 8809 	msr	PSP, r0
 800d8de:	f3bf 8f6f 	isb	sy
 800d8e2:	f04f 0000 	mov.w	r0, #0
 800d8e6:	f380 8811 	msr	BASEPRI, r0
 800d8ea:	4770      	bx	lr
 800d8ec:	f3af 8000 	nop.w

0800d8f0 <pxCurrentTCBConst2>:
 800d8f0:	200008d8 	.word	0x200008d8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d8f4:	bf00      	nop
 800d8f6:	bf00      	nop

0800d8f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d8f8:	4808      	ldr	r0, [pc, #32]	; (800d91c <prvPortStartFirstTask+0x24>)
 800d8fa:	6800      	ldr	r0, [r0, #0]
 800d8fc:	6800      	ldr	r0, [r0, #0]
 800d8fe:	f380 8808 	msr	MSP, r0
 800d902:	f04f 0000 	mov.w	r0, #0
 800d906:	f380 8814 	msr	CONTROL, r0
 800d90a:	b662      	cpsie	i
 800d90c:	b661      	cpsie	f
 800d90e:	f3bf 8f4f 	dsb	sy
 800d912:	f3bf 8f6f 	isb	sy
 800d916:	df00      	svc	0
 800d918:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d91a:	bf00      	nop
 800d91c:	e000ed08 	.word	0xe000ed08

0800d920 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d920:	b580      	push	{r7, lr}
 800d922:	b084      	sub	sp, #16
 800d924:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d926:	4b37      	ldr	r3, [pc, #220]	; (800da04 <xPortStartScheduler+0xe4>)
 800d928:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d92a:	68fb      	ldr	r3, [r7, #12]
 800d92c:	781b      	ldrb	r3, [r3, #0]
 800d92e:	b2db      	uxtb	r3, r3
 800d930:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d932:	68fb      	ldr	r3, [r7, #12]
 800d934:	22ff      	movs	r2, #255	; 0xff
 800d936:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d938:	68fb      	ldr	r3, [r7, #12]
 800d93a:	781b      	ldrb	r3, [r3, #0]
 800d93c:	b2db      	uxtb	r3, r3
 800d93e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d940:	78fb      	ldrb	r3, [r7, #3]
 800d942:	b2db      	uxtb	r3, r3
 800d944:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800d948:	b2da      	uxtb	r2, r3
 800d94a:	4b2f      	ldr	r3, [pc, #188]	; (800da08 <xPortStartScheduler+0xe8>)
 800d94c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d94e:	4b2f      	ldr	r3, [pc, #188]	; (800da0c <xPortStartScheduler+0xec>)
 800d950:	2207      	movs	r2, #7
 800d952:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d954:	e009      	b.n	800d96a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800d956:	4b2d      	ldr	r3, [pc, #180]	; (800da0c <xPortStartScheduler+0xec>)
 800d958:	681b      	ldr	r3, [r3, #0]
 800d95a:	3b01      	subs	r3, #1
 800d95c:	4a2b      	ldr	r2, [pc, #172]	; (800da0c <xPortStartScheduler+0xec>)
 800d95e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d960:	78fb      	ldrb	r3, [r7, #3]
 800d962:	b2db      	uxtb	r3, r3
 800d964:	005b      	lsls	r3, r3, #1
 800d966:	b2db      	uxtb	r3, r3
 800d968:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d96a:	78fb      	ldrb	r3, [r7, #3]
 800d96c:	b2db      	uxtb	r3, r3
 800d96e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d972:	2b80      	cmp	r3, #128	; 0x80
 800d974:	d0ef      	beq.n	800d956 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d976:	4b25      	ldr	r3, [pc, #148]	; (800da0c <xPortStartScheduler+0xec>)
 800d978:	681b      	ldr	r3, [r3, #0]
 800d97a:	f1c3 0307 	rsb	r3, r3, #7
 800d97e:	2b04      	cmp	r3, #4
 800d980:	d00c      	beq.n	800d99c <xPortStartScheduler+0x7c>
	__asm volatile
 800d982:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d986:	b672      	cpsid	i
 800d988:	f383 8811 	msr	BASEPRI, r3
 800d98c:	f3bf 8f6f 	isb	sy
 800d990:	f3bf 8f4f 	dsb	sy
 800d994:	b662      	cpsie	i
 800d996:	60bb      	str	r3, [r7, #8]
}
 800d998:	bf00      	nop
 800d99a:	e7fe      	b.n	800d99a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d99c:	4b1b      	ldr	r3, [pc, #108]	; (800da0c <xPortStartScheduler+0xec>)
 800d99e:	681b      	ldr	r3, [r3, #0]
 800d9a0:	021b      	lsls	r3, r3, #8
 800d9a2:	4a1a      	ldr	r2, [pc, #104]	; (800da0c <xPortStartScheduler+0xec>)
 800d9a4:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d9a6:	4b19      	ldr	r3, [pc, #100]	; (800da0c <xPortStartScheduler+0xec>)
 800d9a8:	681b      	ldr	r3, [r3, #0]
 800d9aa:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800d9ae:	4a17      	ldr	r2, [pc, #92]	; (800da0c <xPortStartScheduler+0xec>)
 800d9b0:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	b2da      	uxtb	r2, r3
 800d9b6:	68fb      	ldr	r3, [r7, #12]
 800d9b8:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d9ba:	4b15      	ldr	r3, [pc, #84]	; (800da10 <xPortStartScheduler+0xf0>)
 800d9bc:	681b      	ldr	r3, [r3, #0]
 800d9be:	4a14      	ldr	r2, [pc, #80]	; (800da10 <xPortStartScheduler+0xf0>)
 800d9c0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800d9c4:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d9c6:	4b12      	ldr	r3, [pc, #72]	; (800da10 <xPortStartScheduler+0xf0>)
 800d9c8:	681b      	ldr	r3, [r3, #0]
 800d9ca:	4a11      	ldr	r2, [pc, #68]	; (800da10 <xPortStartScheduler+0xf0>)
 800d9cc:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800d9d0:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d9d2:	f000 f8dd 	bl	800db90 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d9d6:	4b0f      	ldr	r3, [pc, #60]	; (800da14 <xPortStartScheduler+0xf4>)
 800d9d8:	2200      	movs	r2, #0
 800d9da:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d9dc:	f000 f8fc 	bl	800dbd8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d9e0:	4b0d      	ldr	r3, [pc, #52]	; (800da18 <xPortStartScheduler+0xf8>)
 800d9e2:	681b      	ldr	r3, [r3, #0]
 800d9e4:	4a0c      	ldr	r2, [pc, #48]	; (800da18 <xPortStartScheduler+0xf8>)
 800d9e6:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800d9ea:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d9ec:	f7ff ff84 	bl	800d8f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d9f0:	f7fe ff6e 	bl	800c8d0 <vTaskSwitchContext>
	prvTaskExitError();
 800d9f4:	f7ff ff3a 	bl	800d86c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d9f8:	2300      	movs	r3, #0
}
 800d9fa:	4618      	mov	r0, r3
 800d9fc:	3710      	adds	r7, #16
 800d9fe:	46bd      	mov	sp, r7
 800da00:	bd80      	pop	{r7, pc}
 800da02:	bf00      	nop
 800da04:	e000e400 	.word	0xe000e400
 800da08:	20000f04 	.word	0x20000f04
 800da0c:	20000f08 	.word	0x20000f08
 800da10:	e000ed20 	.word	0xe000ed20
 800da14:	2000000c 	.word	0x2000000c
 800da18:	e000ef34 	.word	0xe000ef34

0800da1c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800da1c:	b480      	push	{r7}
 800da1e:	b083      	sub	sp, #12
 800da20:	af00      	add	r7, sp, #0
	__asm volatile
 800da22:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da26:	b672      	cpsid	i
 800da28:	f383 8811 	msr	BASEPRI, r3
 800da2c:	f3bf 8f6f 	isb	sy
 800da30:	f3bf 8f4f 	dsb	sy
 800da34:	b662      	cpsie	i
 800da36:	607b      	str	r3, [r7, #4]
}
 800da38:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800da3a:	4b10      	ldr	r3, [pc, #64]	; (800da7c <vPortEnterCritical+0x60>)
 800da3c:	681b      	ldr	r3, [r3, #0]
 800da3e:	3301      	adds	r3, #1
 800da40:	4a0e      	ldr	r2, [pc, #56]	; (800da7c <vPortEnterCritical+0x60>)
 800da42:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800da44:	4b0d      	ldr	r3, [pc, #52]	; (800da7c <vPortEnterCritical+0x60>)
 800da46:	681b      	ldr	r3, [r3, #0]
 800da48:	2b01      	cmp	r3, #1
 800da4a:	d111      	bne.n	800da70 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800da4c:	4b0c      	ldr	r3, [pc, #48]	; (800da80 <vPortEnterCritical+0x64>)
 800da4e:	681b      	ldr	r3, [r3, #0]
 800da50:	b2db      	uxtb	r3, r3
 800da52:	2b00      	cmp	r3, #0
 800da54:	d00c      	beq.n	800da70 <vPortEnterCritical+0x54>
	__asm volatile
 800da56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da5a:	b672      	cpsid	i
 800da5c:	f383 8811 	msr	BASEPRI, r3
 800da60:	f3bf 8f6f 	isb	sy
 800da64:	f3bf 8f4f 	dsb	sy
 800da68:	b662      	cpsie	i
 800da6a:	603b      	str	r3, [r7, #0]
}
 800da6c:	bf00      	nop
 800da6e:	e7fe      	b.n	800da6e <vPortEnterCritical+0x52>
	}
}
 800da70:	bf00      	nop
 800da72:	370c      	adds	r7, #12
 800da74:	46bd      	mov	sp, r7
 800da76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da7a:	4770      	bx	lr
 800da7c:	2000000c 	.word	0x2000000c
 800da80:	e000ed04 	.word	0xe000ed04

0800da84 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800da84:	b480      	push	{r7}
 800da86:	b083      	sub	sp, #12
 800da88:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800da8a:	4b13      	ldr	r3, [pc, #76]	; (800dad8 <vPortExitCritical+0x54>)
 800da8c:	681b      	ldr	r3, [r3, #0]
 800da8e:	2b00      	cmp	r3, #0
 800da90:	d10c      	bne.n	800daac <vPortExitCritical+0x28>
	__asm volatile
 800da92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da96:	b672      	cpsid	i
 800da98:	f383 8811 	msr	BASEPRI, r3
 800da9c:	f3bf 8f6f 	isb	sy
 800daa0:	f3bf 8f4f 	dsb	sy
 800daa4:	b662      	cpsie	i
 800daa6:	607b      	str	r3, [r7, #4]
}
 800daa8:	bf00      	nop
 800daaa:	e7fe      	b.n	800daaa <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800daac:	4b0a      	ldr	r3, [pc, #40]	; (800dad8 <vPortExitCritical+0x54>)
 800daae:	681b      	ldr	r3, [r3, #0]
 800dab0:	3b01      	subs	r3, #1
 800dab2:	4a09      	ldr	r2, [pc, #36]	; (800dad8 <vPortExitCritical+0x54>)
 800dab4:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800dab6:	4b08      	ldr	r3, [pc, #32]	; (800dad8 <vPortExitCritical+0x54>)
 800dab8:	681b      	ldr	r3, [r3, #0]
 800daba:	2b00      	cmp	r3, #0
 800dabc:	d105      	bne.n	800daca <vPortExitCritical+0x46>
 800dabe:	2300      	movs	r3, #0
 800dac0:	603b      	str	r3, [r7, #0]
	__asm volatile
 800dac2:	683b      	ldr	r3, [r7, #0]
 800dac4:	f383 8811 	msr	BASEPRI, r3
}
 800dac8:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800daca:	bf00      	nop
 800dacc:	370c      	adds	r7, #12
 800dace:	46bd      	mov	sp, r7
 800dad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dad4:	4770      	bx	lr
 800dad6:	bf00      	nop
 800dad8:	2000000c 	.word	0x2000000c
 800dadc:	00000000 	.word	0x00000000

0800dae0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800dae0:	f3ef 8009 	mrs	r0, PSP
 800dae4:	f3bf 8f6f 	isb	sy
 800dae8:	4b15      	ldr	r3, [pc, #84]	; (800db40 <pxCurrentTCBConst>)
 800daea:	681a      	ldr	r2, [r3, #0]
 800daec:	f01e 0f10 	tst.w	lr, #16
 800daf0:	bf08      	it	eq
 800daf2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800daf6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dafa:	6010      	str	r0, [r2, #0]
 800dafc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800db00:	f04f 0050 	mov.w	r0, #80	; 0x50
 800db04:	b672      	cpsid	i
 800db06:	f380 8811 	msr	BASEPRI, r0
 800db0a:	f3bf 8f4f 	dsb	sy
 800db0e:	f3bf 8f6f 	isb	sy
 800db12:	b662      	cpsie	i
 800db14:	f7fe fedc 	bl	800c8d0 <vTaskSwitchContext>
 800db18:	f04f 0000 	mov.w	r0, #0
 800db1c:	f380 8811 	msr	BASEPRI, r0
 800db20:	bc09      	pop	{r0, r3}
 800db22:	6819      	ldr	r1, [r3, #0]
 800db24:	6808      	ldr	r0, [r1, #0]
 800db26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db2a:	f01e 0f10 	tst.w	lr, #16
 800db2e:	bf08      	it	eq
 800db30:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800db34:	f380 8809 	msr	PSP, r0
 800db38:	f3bf 8f6f 	isb	sy
 800db3c:	4770      	bx	lr
 800db3e:	bf00      	nop

0800db40 <pxCurrentTCBConst>:
 800db40:	200008d8 	.word	0x200008d8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800db44:	bf00      	nop
 800db46:	bf00      	nop

0800db48 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800db48:	b580      	push	{r7, lr}
 800db4a:	b082      	sub	sp, #8
 800db4c:	af00      	add	r7, sp, #0
	__asm volatile
 800db4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db52:	b672      	cpsid	i
 800db54:	f383 8811 	msr	BASEPRI, r3
 800db58:	f3bf 8f6f 	isb	sy
 800db5c:	f3bf 8f4f 	dsb	sy
 800db60:	b662      	cpsie	i
 800db62:	607b      	str	r3, [r7, #4]
}
 800db64:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800db66:	f7fe fdf7 	bl	800c758 <xTaskIncrementTick>
 800db6a:	4603      	mov	r3, r0
 800db6c:	2b00      	cmp	r3, #0
 800db6e:	d003      	beq.n	800db78 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800db70:	4b06      	ldr	r3, [pc, #24]	; (800db8c <SysTick_Handler+0x44>)
 800db72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800db76:	601a      	str	r2, [r3, #0]
 800db78:	2300      	movs	r3, #0
 800db7a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800db7c:	683b      	ldr	r3, [r7, #0]
 800db7e:	f383 8811 	msr	BASEPRI, r3
}
 800db82:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800db84:	bf00      	nop
 800db86:	3708      	adds	r7, #8
 800db88:	46bd      	mov	sp, r7
 800db8a:	bd80      	pop	{r7, pc}
 800db8c:	e000ed04 	.word	0xe000ed04

0800db90 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800db90:	b480      	push	{r7}
 800db92:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800db94:	4b0b      	ldr	r3, [pc, #44]	; (800dbc4 <vPortSetupTimerInterrupt+0x34>)
 800db96:	2200      	movs	r2, #0
 800db98:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800db9a:	4b0b      	ldr	r3, [pc, #44]	; (800dbc8 <vPortSetupTimerInterrupt+0x38>)
 800db9c:	2200      	movs	r2, #0
 800db9e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800dba0:	4b0a      	ldr	r3, [pc, #40]	; (800dbcc <vPortSetupTimerInterrupt+0x3c>)
 800dba2:	681b      	ldr	r3, [r3, #0]
 800dba4:	4a0a      	ldr	r2, [pc, #40]	; (800dbd0 <vPortSetupTimerInterrupt+0x40>)
 800dba6:	fba2 2303 	umull	r2, r3, r2, r3
 800dbaa:	099b      	lsrs	r3, r3, #6
 800dbac:	4a09      	ldr	r2, [pc, #36]	; (800dbd4 <vPortSetupTimerInterrupt+0x44>)
 800dbae:	3b01      	subs	r3, #1
 800dbb0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800dbb2:	4b04      	ldr	r3, [pc, #16]	; (800dbc4 <vPortSetupTimerInterrupt+0x34>)
 800dbb4:	2207      	movs	r2, #7
 800dbb6:	601a      	str	r2, [r3, #0]
}
 800dbb8:	bf00      	nop
 800dbba:	46bd      	mov	sp, r7
 800dbbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbc0:	4770      	bx	lr
 800dbc2:	bf00      	nop
 800dbc4:	e000e010 	.word	0xe000e010
 800dbc8:	e000e018 	.word	0xe000e018
 800dbcc:	20000000 	.word	0x20000000
 800dbd0:	10624dd3 	.word	0x10624dd3
 800dbd4:	e000e014 	.word	0xe000e014

0800dbd8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800dbd8:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800dbe8 <vPortEnableVFP+0x10>
 800dbdc:	6801      	ldr	r1, [r0, #0]
 800dbde:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800dbe2:	6001      	str	r1, [r0, #0]
 800dbe4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800dbe6:	bf00      	nop
 800dbe8:	e000ed88 	.word	0xe000ed88

0800dbec <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800dbec:	b480      	push	{r7}
 800dbee:	b085      	sub	sp, #20
 800dbf0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800dbf2:	f3ef 8305 	mrs	r3, IPSR
 800dbf6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800dbf8:	68fb      	ldr	r3, [r7, #12]
 800dbfa:	2b0f      	cmp	r3, #15
 800dbfc:	d916      	bls.n	800dc2c <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800dbfe:	4a19      	ldr	r2, [pc, #100]	; (800dc64 <vPortValidateInterruptPriority+0x78>)
 800dc00:	68fb      	ldr	r3, [r7, #12]
 800dc02:	4413      	add	r3, r2
 800dc04:	781b      	ldrb	r3, [r3, #0]
 800dc06:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800dc08:	4b17      	ldr	r3, [pc, #92]	; (800dc68 <vPortValidateInterruptPriority+0x7c>)
 800dc0a:	781b      	ldrb	r3, [r3, #0]
 800dc0c:	7afa      	ldrb	r2, [r7, #11]
 800dc0e:	429a      	cmp	r2, r3
 800dc10:	d20c      	bcs.n	800dc2c <vPortValidateInterruptPriority+0x40>
	__asm volatile
 800dc12:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc16:	b672      	cpsid	i
 800dc18:	f383 8811 	msr	BASEPRI, r3
 800dc1c:	f3bf 8f6f 	isb	sy
 800dc20:	f3bf 8f4f 	dsb	sy
 800dc24:	b662      	cpsie	i
 800dc26:	607b      	str	r3, [r7, #4]
}
 800dc28:	bf00      	nop
 800dc2a:	e7fe      	b.n	800dc2a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800dc2c:	4b0f      	ldr	r3, [pc, #60]	; (800dc6c <vPortValidateInterruptPriority+0x80>)
 800dc2e:	681b      	ldr	r3, [r3, #0]
 800dc30:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800dc34:	4b0e      	ldr	r3, [pc, #56]	; (800dc70 <vPortValidateInterruptPriority+0x84>)
 800dc36:	681b      	ldr	r3, [r3, #0]
 800dc38:	429a      	cmp	r2, r3
 800dc3a:	d90c      	bls.n	800dc56 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 800dc3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc40:	b672      	cpsid	i
 800dc42:	f383 8811 	msr	BASEPRI, r3
 800dc46:	f3bf 8f6f 	isb	sy
 800dc4a:	f3bf 8f4f 	dsb	sy
 800dc4e:	b662      	cpsie	i
 800dc50:	603b      	str	r3, [r7, #0]
}
 800dc52:	bf00      	nop
 800dc54:	e7fe      	b.n	800dc54 <vPortValidateInterruptPriority+0x68>
	}
 800dc56:	bf00      	nop
 800dc58:	3714      	adds	r7, #20
 800dc5a:	46bd      	mov	sp, r7
 800dc5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc60:	4770      	bx	lr
 800dc62:	bf00      	nop
 800dc64:	e000e3f0 	.word	0xe000e3f0
 800dc68:	20000f04 	.word	0x20000f04
 800dc6c:	e000ed0c 	.word	0xe000ed0c
 800dc70:	20000f08 	.word	0x20000f08

0800dc74 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800dc74:	b580      	push	{r7, lr}
 800dc76:	b08a      	sub	sp, #40	; 0x28
 800dc78:	af00      	add	r7, sp, #0
 800dc7a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800dc7c:	2300      	movs	r3, #0
 800dc7e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800dc80:	f7fe fc9a 	bl	800c5b8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800dc84:	4b5b      	ldr	r3, [pc, #364]	; (800ddf4 <pvPortMalloc+0x180>)
 800dc86:	681b      	ldr	r3, [r3, #0]
 800dc88:	2b00      	cmp	r3, #0
 800dc8a:	d101      	bne.n	800dc90 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800dc8c:	f000 f91a 	bl	800dec4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800dc90:	4b59      	ldr	r3, [pc, #356]	; (800ddf8 <pvPortMalloc+0x184>)
 800dc92:	681a      	ldr	r2, [r3, #0]
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	4013      	ands	r3, r2
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	f040 8092 	bne.w	800ddc2 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	2b00      	cmp	r3, #0
 800dca2:	d01f      	beq.n	800dce4 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 800dca4:	2208      	movs	r2, #8
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	4413      	add	r3, r2
 800dcaa:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800dcac:	687b      	ldr	r3, [r7, #4]
 800dcae:	f003 0307 	and.w	r3, r3, #7
 800dcb2:	2b00      	cmp	r3, #0
 800dcb4:	d016      	beq.n	800dce4 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	f023 0307 	bic.w	r3, r3, #7
 800dcbc:	3308      	adds	r3, #8
 800dcbe:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	f003 0307 	and.w	r3, r3, #7
 800dcc6:	2b00      	cmp	r3, #0
 800dcc8:	d00c      	beq.n	800dce4 <pvPortMalloc+0x70>
	__asm volatile
 800dcca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dcce:	b672      	cpsid	i
 800dcd0:	f383 8811 	msr	BASEPRI, r3
 800dcd4:	f3bf 8f6f 	isb	sy
 800dcd8:	f3bf 8f4f 	dsb	sy
 800dcdc:	b662      	cpsie	i
 800dcde:	617b      	str	r3, [r7, #20]
}
 800dce0:	bf00      	nop
 800dce2:	e7fe      	b.n	800dce2 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800dce4:	687b      	ldr	r3, [r7, #4]
 800dce6:	2b00      	cmp	r3, #0
 800dce8:	d06b      	beq.n	800ddc2 <pvPortMalloc+0x14e>
 800dcea:	4b44      	ldr	r3, [pc, #272]	; (800ddfc <pvPortMalloc+0x188>)
 800dcec:	681b      	ldr	r3, [r3, #0]
 800dcee:	687a      	ldr	r2, [r7, #4]
 800dcf0:	429a      	cmp	r2, r3
 800dcf2:	d866      	bhi.n	800ddc2 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800dcf4:	4b42      	ldr	r3, [pc, #264]	; (800de00 <pvPortMalloc+0x18c>)
 800dcf6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800dcf8:	4b41      	ldr	r3, [pc, #260]	; (800de00 <pvPortMalloc+0x18c>)
 800dcfa:	681b      	ldr	r3, [r3, #0]
 800dcfc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800dcfe:	e004      	b.n	800dd0a <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 800dd00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd02:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800dd04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd06:	681b      	ldr	r3, [r3, #0]
 800dd08:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800dd0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd0c:	685b      	ldr	r3, [r3, #4]
 800dd0e:	687a      	ldr	r2, [r7, #4]
 800dd10:	429a      	cmp	r2, r3
 800dd12:	d903      	bls.n	800dd1c <pvPortMalloc+0xa8>
 800dd14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd16:	681b      	ldr	r3, [r3, #0]
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	d1f1      	bne.n	800dd00 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800dd1c:	4b35      	ldr	r3, [pc, #212]	; (800ddf4 <pvPortMalloc+0x180>)
 800dd1e:	681b      	ldr	r3, [r3, #0]
 800dd20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dd22:	429a      	cmp	r2, r3
 800dd24:	d04d      	beq.n	800ddc2 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800dd26:	6a3b      	ldr	r3, [r7, #32]
 800dd28:	681b      	ldr	r3, [r3, #0]
 800dd2a:	2208      	movs	r2, #8
 800dd2c:	4413      	add	r3, r2
 800dd2e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800dd30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd32:	681a      	ldr	r2, [r3, #0]
 800dd34:	6a3b      	ldr	r3, [r7, #32]
 800dd36:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800dd38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd3a:	685a      	ldr	r2, [r3, #4]
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	1ad2      	subs	r2, r2, r3
 800dd40:	2308      	movs	r3, #8
 800dd42:	005b      	lsls	r3, r3, #1
 800dd44:	429a      	cmp	r2, r3
 800dd46:	d921      	bls.n	800dd8c <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800dd48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	4413      	add	r3, r2
 800dd4e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800dd50:	69bb      	ldr	r3, [r7, #24]
 800dd52:	f003 0307 	and.w	r3, r3, #7
 800dd56:	2b00      	cmp	r3, #0
 800dd58:	d00c      	beq.n	800dd74 <pvPortMalloc+0x100>
	__asm volatile
 800dd5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd5e:	b672      	cpsid	i
 800dd60:	f383 8811 	msr	BASEPRI, r3
 800dd64:	f3bf 8f6f 	isb	sy
 800dd68:	f3bf 8f4f 	dsb	sy
 800dd6c:	b662      	cpsie	i
 800dd6e:	613b      	str	r3, [r7, #16]
}
 800dd70:	bf00      	nop
 800dd72:	e7fe      	b.n	800dd72 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800dd74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd76:	685a      	ldr	r2, [r3, #4]
 800dd78:	687b      	ldr	r3, [r7, #4]
 800dd7a:	1ad2      	subs	r2, r2, r3
 800dd7c:	69bb      	ldr	r3, [r7, #24]
 800dd7e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800dd80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd82:	687a      	ldr	r2, [r7, #4]
 800dd84:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800dd86:	69b8      	ldr	r0, [r7, #24]
 800dd88:	f000 f8fe 	bl	800df88 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800dd8c:	4b1b      	ldr	r3, [pc, #108]	; (800ddfc <pvPortMalloc+0x188>)
 800dd8e:	681a      	ldr	r2, [r3, #0]
 800dd90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd92:	685b      	ldr	r3, [r3, #4]
 800dd94:	1ad3      	subs	r3, r2, r3
 800dd96:	4a19      	ldr	r2, [pc, #100]	; (800ddfc <pvPortMalloc+0x188>)
 800dd98:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800dd9a:	4b18      	ldr	r3, [pc, #96]	; (800ddfc <pvPortMalloc+0x188>)
 800dd9c:	681a      	ldr	r2, [r3, #0]
 800dd9e:	4b19      	ldr	r3, [pc, #100]	; (800de04 <pvPortMalloc+0x190>)
 800dda0:	681b      	ldr	r3, [r3, #0]
 800dda2:	429a      	cmp	r2, r3
 800dda4:	d203      	bcs.n	800ddae <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800dda6:	4b15      	ldr	r3, [pc, #84]	; (800ddfc <pvPortMalloc+0x188>)
 800dda8:	681b      	ldr	r3, [r3, #0]
 800ddaa:	4a16      	ldr	r2, [pc, #88]	; (800de04 <pvPortMalloc+0x190>)
 800ddac:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ddae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ddb0:	685a      	ldr	r2, [r3, #4]
 800ddb2:	4b11      	ldr	r3, [pc, #68]	; (800ddf8 <pvPortMalloc+0x184>)
 800ddb4:	681b      	ldr	r3, [r3, #0]
 800ddb6:	431a      	orrs	r2, r3
 800ddb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ddba:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ddbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ddbe:	2200      	movs	r2, #0
 800ddc0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ddc2:	f7fe fc07 	bl	800c5d4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800ddc6:	69fb      	ldr	r3, [r7, #28]
 800ddc8:	f003 0307 	and.w	r3, r3, #7
 800ddcc:	2b00      	cmp	r3, #0
 800ddce:	d00c      	beq.n	800ddea <pvPortMalloc+0x176>
	__asm volatile
 800ddd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ddd4:	b672      	cpsid	i
 800ddd6:	f383 8811 	msr	BASEPRI, r3
 800ddda:	f3bf 8f6f 	isb	sy
 800ddde:	f3bf 8f4f 	dsb	sy
 800dde2:	b662      	cpsie	i
 800dde4:	60fb      	str	r3, [r7, #12]
}
 800dde6:	bf00      	nop
 800dde8:	e7fe      	b.n	800dde8 <pvPortMalloc+0x174>
	return pvReturn;
 800ddea:	69fb      	ldr	r3, [r7, #28]
}
 800ddec:	4618      	mov	r0, r3
 800ddee:	3728      	adds	r7, #40	; 0x28
 800ddf0:	46bd      	mov	sp, r7
 800ddf2:	bd80      	pop	{r7, pc}
 800ddf4:	20004b14 	.word	0x20004b14
 800ddf8:	20004b20 	.word	0x20004b20
 800ddfc:	20004b18 	.word	0x20004b18
 800de00:	20004b0c 	.word	0x20004b0c
 800de04:	20004b1c 	.word	0x20004b1c

0800de08 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800de08:	b580      	push	{r7, lr}
 800de0a:	b086      	sub	sp, #24
 800de0c:	af00      	add	r7, sp, #0
 800de0e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	2b00      	cmp	r3, #0
 800de18:	d04c      	beq.n	800deb4 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800de1a:	2308      	movs	r3, #8
 800de1c:	425b      	negs	r3, r3
 800de1e:	697a      	ldr	r2, [r7, #20]
 800de20:	4413      	add	r3, r2
 800de22:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800de24:	697b      	ldr	r3, [r7, #20]
 800de26:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800de28:	693b      	ldr	r3, [r7, #16]
 800de2a:	685a      	ldr	r2, [r3, #4]
 800de2c:	4b23      	ldr	r3, [pc, #140]	; (800debc <vPortFree+0xb4>)
 800de2e:	681b      	ldr	r3, [r3, #0]
 800de30:	4013      	ands	r3, r2
 800de32:	2b00      	cmp	r3, #0
 800de34:	d10c      	bne.n	800de50 <vPortFree+0x48>
	__asm volatile
 800de36:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de3a:	b672      	cpsid	i
 800de3c:	f383 8811 	msr	BASEPRI, r3
 800de40:	f3bf 8f6f 	isb	sy
 800de44:	f3bf 8f4f 	dsb	sy
 800de48:	b662      	cpsie	i
 800de4a:	60fb      	str	r3, [r7, #12]
}
 800de4c:	bf00      	nop
 800de4e:	e7fe      	b.n	800de4e <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800de50:	693b      	ldr	r3, [r7, #16]
 800de52:	681b      	ldr	r3, [r3, #0]
 800de54:	2b00      	cmp	r3, #0
 800de56:	d00c      	beq.n	800de72 <vPortFree+0x6a>
	__asm volatile
 800de58:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de5c:	b672      	cpsid	i
 800de5e:	f383 8811 	msr	BASEPRI, r3
 800de62:	f3bf 8f6f 	isb	sy
 800de66:	f3bf 8f4f 	dsb	sy
 800de6a:	b662      	cpsie	i
 800de6c:	60bb      	str	r3, [r7, #8]
}
 800de6e:	bf00      	nop
 800de70:	e7fe      	b.n	800de70 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800de72:	693b      	ldr	r3, [r7, #16]
 800de74:	685a      	ldr	r2, [r3, #4]
 800de76:	4b11      	ldr	r3, [pc, #68]	; (800debc <vPortFree+0xb4>)
 800de78:	681b      	ldr	r3, [r3, #0]
 800de7a:	4013      	ands	r3, r2
 800de7c:	2b00      	cmp	r3, #0
 800de7e:	d019      	beq.n	800deb4 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800de80:	693b      	ldr	r3, [r7, #16]
 800de82:	681b      	ldr	r3, [r3, #0]
 800de84:	2b00      	cmp	r3, #0
 800de86:	d115      	bne.n	800deb4 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800de88:	693b      	ldr	r3, [r7, #16]
 800de8a:	685a      	ldr	r2, [r3, #4]
 800de8c:	4b0b      	ldr	r3, [pc, #44]	; (800debc <vPortFree+0xb4>)
 800de8e:	681b      	ldr	r3, [r3, #0]
 800de90:	43db      	mvns	r3, r3
 800de92:	401a      	ands	r2, r3
 800de94:	693b      	ldr	r3, [r7, #16]
 800de96:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800de98:	f7fe fb8e 	bl	800c5b8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800de9c:	693b      	ldr	r3, [r7, #16]
 800de9e:	685a      	ldr	r2, [r3, #4]
 800dea0:	4b07      	ldr	r3, [pc, #28]	; (800dec0 <vPortFree+0xb8>)
 800dea2:	681b      	ldr	r3, [r3, #0]
 800dea4:	4413      	add	r3, r2
 800dea6:	4a06      	ldr	r2, [pc, #24]	; (800dec0 <vPortFree+0xb8>)
 800dea8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800deaa:	6938      	ldr	r0, [r7, #16]
 800deac:	f000 f86c 	bl	800df88 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800deb0:	f7fe fb90 	bl	800c5d4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800deb4:	bf00      	nop
 800deb6:	3718      	adds	r7, #24
 800deb8:	46bd      	mov	sp, r7
 800deba:	bd80      	pop	{r7, pc}
 800debc:	20004b20 	.word	0x20004b20
 800dec0:	20004b18 	.word	0x20004b18

0800dec4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800dec4:	b480      	push	{r7}
 800dec6:	b085      	sub	sp, #20
 800dec8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800deca:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800dece:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ded0:	4b27      	ldr	r3, [pc, #156]	; (800df70 <prvHeapInit+0xac>)
 800ded2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ded4:	68fb      	ldr	r3, [r7, #12]
 800ded6:	f003 0307 	and.w	r3, r3, #7
 800deda:	2b00      	cmp	r3, #0
 800dedc:	d00c      	beq.n	800def8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800dede:	68fb      	ldr	r3, [r7, #12]
 800dee0:	3307      	adds	r3, #7
 800dee2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800dee4:	68fb      	ldr	r3, [r7, #12]
 800dee6:	f023 0307 	bic.w	r3, r3, #7
 800deea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800deec:	68ba      	ldr	r2, [r7, #8]
 800deee:	68fb      	ldr	r3, [r7, #12]
 800def0:	1ad3      	subs	r3, r2, r3
 800def2:	4a1f      	ldr	r2, [pc, #124]	; (800df70 <prvHeapInit+0xac>)
 800def4:	4413      	add	r3, r2
 800def6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800def8:	68fb      	ldr	r3, [r7, #12]
 800defa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800defc:	4a1d      	ldr	r2, [pc, #116]	; (800df74 <prvHeapInit+0xb0>)
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800df02:	4b1c      	ldr	r3, [pc, #112]	; (800df74 <prvHeapInit+0xb0>)
 800df04:	2200      	movs	r2, #0
 800df06:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	68ba      	ldr	r2, [r7, #8]
 800df0c:	4413      	add	r3, r2
 800df0e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800df10:	2208      	movs	r2, #8
 800df12:	68fb      	ldr	r3, [r7, #12]
 800df14:	1a9b      	subs	r3, r3, r2
 800df16:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800df18:	68fb      	ldr	r3, [r7, #12]
 800df1a:	f023 0307 	bic.w	r3, r3, #7
 800df1e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800df20:	68fb      	ldr	r3, [r7, #12]
 800df22:	4a15      	ldr	r2, [pc, #84]	; (800df78 <prvHeapInit+0xb4>)
 800df24:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800df26:	4b14      	ldr	r3, [pc, #80]	; (800df78 <prvHeapInit+0xb4>)
 800df28:	681b      	ldr	r3, [r3, #0]
 800df2a:	2200      	movs	r2, #0
 800df2c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800df2e:	4b12      	ldr	r3, [pc, #72]	; (800df78 <prvHeapInit+0xb4>)
 800df30:	681b      	ldr	r3, [r3, #0]
 800df32:	2200      	movs	r2, #0
 800df34:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800df3a:	683b      	ldr	r3, [r7, #0]
 800df3c:	68fa      	ldr	r2, [r7, #12]
 800df3e:	1ad2      	subs	r2, r2, r3
 800df40:	683b      	ldr	r3, [r7, #0]
 800df42:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800df44:	4b0c      	ldr	r3, [pc, #48]	; (800df78 <prvHeapInit+0xb4>)
 800df46:	681a      	ldr	r2, [r3, #0]
 800df48:	683b      	ldr	r3, [r7, #0]
 800df4a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800df4c:	683b      	ldr	r3, [r7, #0]
 800df4e:	685b      	ldr	r3, [r3, #4]
 800df50:	4a0a      	ldr	r2, [pc, #40]	; (800df7c <prvHeapInit+0xb8>)
 800df52:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800df54:	683b      	ldr	r3, [r7, #0]
 800df56:	685b      	ldr	r3, [r3, #4]
 800df58:	4a09      	ldr	r2, [pc, #36]	; (800df80 <prvHeapInit+0xbc>)
 800df5a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800df5c:	4b09      	ldr	r3, [pc, #36]	; (800df84 <prvHeapInit+0xc0>)
 800df5e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800df62:	601a      	str	r2, [r3, #0]
}
 800df64:	bf00      	nop
 800df66:	3714      	adds	r7, #20
 800df68:	46bd      	mov	sp, r7
 800df6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df6e:	4770      	bx	lr
 800df70:	20000f0c 	.word	0x20000f0c
 800df74:	20004b0c 	.word	0x20004b0c
 800df78:	20004b14 	.word	0x20004b14
 800df7c:	20004b1c 	.word	0x20004b1c
 800df80:	20004b18 	.word	0x20004b18
 800df84:	20004b20 	.word	0x20004b20

0800df88 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800df88:	b480      	push	{r7}
 800df8a:	b085      	sub	sp, #20
 800df8c:	af00      	add	r7, sp, #0
 800df8e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800df90:	4b28      	ldr	r3, [pc, #160]	; (800e034 <prvInsertBlockIntoFreeList+0xac>)
 800df92:	60fb      	str	r3, [r7, #12]
 800df94:	e002      	b.n	800df9c <prvInsertBlockIntoFreeList+0x14>
 800df96:	68fb      	ldr	r3, [r7, #12]
 800df98:	681b      	ldr	r3, [r3, #0]
 800df9a:	60fb      	str	r3, [r7, #12]
 800df9c:	68fb      	ldr	r3, [r7, #12]
 800df9e:	681b      	ldr	r3, [r3, #0]
 800dfa0:	687a      	ldr	r2, [r7, #4]
 800dfa2:	429a      	cmp	r2, r3
 800dfa4:	d8f7      	bhi.n	800df96 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800dfa6:	68fb      	ldr	r3, [r7, #12]
 800dfa8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800dfaa:	68fb      	ldr	r3, [r7, #12]
 800dfac:	685b      	ldr	r3, [r3, #4]
 800dfae:	68ba      	ldr	r2, [r7, #8]
 800dfb0:	4413      	add	r3, r2
 800dfb2:	687a      	ldr	r2, [r7, #4]
 800dfb4:	429a      	cmp	r2, r3
 800dfb6:	d108      	bne.n	800dfca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800dfb8:	68fb      	ldr	r3, [r7, #12]
 800dfba:	685a      	ldr	r2, [r3, #4]
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	685b      	ldr	r3, [r3, #4]
 800dfc0:	441a      	add	r2, r3
 800dfc2:	68fb      	ldr	r3, [r7, #12]
 800dfc4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800dfc6:	68fb      	ldr	r3, [r7, #12]
 800dfc8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	685b      	ldr	r3, [r3, #4]
 800dfd2:	68ba      	ldr	r2, [r7, #8]
 800dfd4:	441a      	add	r2, r3
 800dfd6:	68fb      	ldr	r3, [r7, #12]
 800dfd8:	681b      	ldr	r3, [r3, #0]
 800dfda:	429a      	cmp	r2, r3
 800dfdc:	d118      	bne.n	800e010 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800dfde:	68fb      	ldr	r3, [r7, #12]
 800dfe0:	681a      	ldr	r2, [r3, #0]
 800dfe2:	4b15      	ldr	r3, [pc, #84]	; (800e038 <prvInsertBlockIntoFreeList+0xb0>)
 800dfe4:	681b      	ldr	r3, [r3, #0]
 800dfe6:	429a      	cmp	r2, r3
 800dfe8:	d00d      	beq.n	800e006 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	685a      	ldr	r2, [r3, #4]
 800dfee:	68fb      	ldr	r3, [r7, #12]
 800dff0:	681b      	ldr	r3, [r3, #0]
 800dff2:	685b      	ldr	r3, [r3, #4]
 800dff4:	441a      	add	r2, r3
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800dffa:	68fb      	ldr	r3, [r7, #12]
 800dffc:	681b      	ldr	r3, [r3, #0]
 800dffe:	681a      	ldr	r2, [r3, #0]
 800e000:	687b      	ldr	r3, [r7, #4]
 800e002:	601a      	str	r2, [r3, #0]
 800e004:	e008      	b.n	800e018 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800e006:	4b0c      	ldr	r3, [pc, #48]	; (800e038 <prvInsertBlockIntoFreeList+0xb0>)
 800e008:	681a      	ldr	r2, [r3, #0]
 800e00a:	687b      	ldr	r3, [r7, #4]
 800e00c:	601a      	str	r2, [r3, #0]
 800e00e:	e003      	b.n	800e018 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800e010:	68fb      	ldr	r3, [r7, #12]
 800e012:	681a      	ldr	r2, [r3, #0]
 800e014:	687b      	ldr	r3, [r7, #4]
 800e016:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800e018:	68fa      	ldr	r2, [r7, #12]
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	429a      	cmp	r2, r3
 800e01e:	d002      	beq.n	800e026 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800e020:	68fb      	ldr	r3, [r7, #12]
 800e022:	687a      	ldr	r2, [r7, #4]
 800e024:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e026:	bf00      	nop
 800e028:	3714      	adds	r7, #20
 800e02a:	46bd      	mov	sp, r7
 800e02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e030:	4770      	bx	lr
 800e032:	bf00      	nop
 800e034:	20004b0c 	.word	0x20004b0c
 800e038:	20004b14 	.word	0x20004b14

0800e03c <arm_sin_f32>:
 800e03c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800e040:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800e0b8 <arm_sin_f32+0x7c>
 800e044:	ee20 7a07 	vmul.f32	s14, s0, s14
 800e048:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e04c:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 800e050:	d42c      	bmi.n	800e0ac <arm_sin_f32+0x70>
 800e052:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e056:	eddf 6a19 	vldr	s13, [pc, #100]	; 800e0bc <arm_sin_f32+0x80>
 800e05a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e05e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800e062:	eef4 7ae6 	vcmpe.f32	s15, s13
 800e066:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e06a:	db01      	blt.n	800e070 <arm_sin_f32+0x34>
 800e06c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e070:	eebc 7ae7 	vcvt.u32.f32	s14, s15
 800e074:	4a12      	ldr	r2, [pc, #72]	; (800e0c0 <arm_sin_f32+0x84>)
 800e076:	ee17 3a10 	vmov	r3, s14
 800e07a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800e07e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e082:	ee06 3a90 	vmov	s13, r3
 800e086:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 800e08a:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800e08e:	ed91 0a00 	vldr	s0, [r1]
 800e092:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e096:	edd1 6a01 	vldr	s13, [r1, #4]
 800e09a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e09e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800e0a2:	ee27 0a00 	vmul.f32	s0, s14, s0
 800e0a6:	ee30 0a27 	vadd.f32	s0, s0, s15
 800e0aa:	4770      	bx	lr
 800e0ac:	ee17 3a90 	vmov	r3, s15
 800e0b0:	3b01      	subs	r3, #1
 800e0b2:	ee07 3a90 	vmov	s15, r3
 800e0b6:	e7cc      	b.n	800e052 <arm_sin_f32+0x16>
 800e0b8:	3e22f983 	.word	0x3e22f983
 800e0bc:	44000000 	.word	0x44000000
 800e0c0:	08012124 	.word	0x08012124

0800e0c4 <arm_cos_f32>:
 800e0c4:	eddf 7a1c 	vldr	s15, [pc, #112]	; 800e138 <arm_cos_f32+0x74>
 800e0c8:	eeb5 7a00 	vmov.f32	s14, #80	; 0x3e800000  0.250
 800e0cc:	ee20 0a27 	vmul.f32	s0, s0, s15
 800e0d0:	ee30 0a07 	vadd.f32	s0, s0, s14
 800e0d4:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800e0d8:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800e0dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e0e0:	d504      	bpl.n	800e0ec <arm_cos_f32+0x28>
 800e0e2:	ee17 3a90 	vmov	r3, s15
 800e0e6:	3b01      	subs	r3, #1
 800e0e8:	ee07 3a90 	vmov	s15, r3
 800e0ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e0f0:	eddf 6a12 	vldr	s13, [pc, #72]	; 800e13c <arm_cos_f32+0x78>
 800e0f4:	4a12      	ldr	r2, [pc, #72]	; (800e140 <arm_cos_f32+0x7c>)
 800e0f6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800e0fa:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e0fe:	ee20 0a26 	vmul.f32	s0, s0, s13
 800e102:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 800e106:	ee17 3a90 	vmov	r3, s15
 800e10a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e10e:	ee07 3a90 	vmov	s15, r3
 800e112:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 800e116:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e11a:	edd1 6a00 	vldr	s13, [r1]
 800e11e:	ee70 7a67 	vsub.f32	s15, s0, s15
 800e122:	ed91 0a01 	vldr	s0, [r1, #4]
 800e126:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e12a:	ee67 7a80 	vmul.f32	s15, s15, s0
 800e12e:	ee27 0a26 	vmul.f32	s0, s14, s13
 800e132:	ee30 0a27 	vadd.f32	s0, s0, s15
 800e136:	4770      	bx	lr
 800e138:	3e22f983 	.word	0x3e22f983
 800e13c:	44000000 	.word	0x44000000
 800e140:	08012124 	.word	0x08012124

0800e144 <_Znwj>:
 800e144:	2801      	cmp	r0, #1
 800e146:	bf38      	it	cc
 800e148:	2001      	movcc	r0, #1
 800e14a:	b510      	push	{r4, lr}
 800e14c:	4604      	mov	r4, r0
 800e14e:	4620      	mov	r0, r4
 800e150:	f000 f906 	bl	800e360 <malloc>
 800e154:	b930      	cbnz	r0, 800e164 <_Znwj+0x20>
 800e156:	f000 f81b 	bl	800e190 <_ZSt15get_new_handlerv>
 800e15a:	b908      	cbnz	r0, 800e160 <_Znwj+0x1c>
 800e15c:	f000 f8ce 	bl	800e2fc <abort>
 800e160:	4780      	blx	r0
 800e162:	e7f4      	b.n	800e14e <_Znwj+0xa>
 800e164:	bd10      	pop	{r4, pc}

0800e166 <__cxa_pure_virtual>:
 800e166:	b508      	push	{r3, lr}
 800e168:	f000 f80c 	bl	800e184 <_ZSt9terminatev>

0800e16c <_ZN10__cxxabiv111__terminateEPFvvE>:
 800e16c:	b508      	push	{r3, lr}
 800e16e:	4780      	blx	r0
 800e170:	f000 f8c4 	bl	800e2fc <abort>

0800e174 <_ZSt13get_terminatev>:
 800e174:	4b02      	ldr	r3, [pc, #8]	; (800e180 <_ZSt13get_terminatev+0xc>)
 800e176:	6818      	ldr	r0, [r3, #0]
 800e178:	f3bf 8f5b 	dmb	ish
 800e17c:	4770      	bx	lr
 800e17e:	bf00      	nop
 800e180:	20000010 	.word	0x20000010

0800e184 <_ZSt9terminatev>:
 800e184:	b508      	push	{r3, lr}
 800e186:	f7ff fff5 	bl	800e174 <_ZSt13get_terminatev>
 800e18a:	f7ff ffef 	bl	800e16c <_ZN10__cxxabiv111__terminateEPFvvE>
	...

0800e190 <_ZSt15get_new_handlerv>:
 800e190:	4b02      	ldr	r3, [pc, #8]	; (800e19c <_ZSt15get_new_handlerv+0xc>)
 800e192:	6818      	ldr	r0, [r3, #0]
 800e194:	f3bf 8f5b 	dmb	ish
 800e198:	4770      	bx	lr
 800e19a:	bf00      	nop
 800e19c:	20004b24 	.word	0x20004b24

0800e1a0 <fmodf>:
 800e1a0:	b508      	push	{r3, lr}
 800e1a2:	ed2d 8b02 	vpush	{d8}
 800e1a6:	eef0 8a40 	vmov.f32	s17, s0
 800e1aa:	eeb0 8a60 	vmov.f32	s16, s1
 800e1ae:	f000 f823 	bl	800e1f8 <__ieee754_fmodf>
 800e1b2:	4b0f      	ldr	r3, [pc, #60]	; (800e1f0 <fmodf+0x50>)
 800e1b4:	f993 3000 	ldrsb.w	r3, [r3]
 800e1b8:	3301      	adds	r3, #1
 800e1ba:	d016      	beq.n	800e1ea <fmodf+0x4a>
 800e1bc:	eeb4 8a48 	vcmp.f32	s16, s16
 800e1c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e1c4:	d611      	bvs.n	800e1ea <fmodf+0x4a>
 800e1c6:	eef4 8a68 	vcmp.f32	s17, s17
 800e1ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e1ce:	d60c      	bvs.n	800e1ea <fmodf+0x4a>
 800e1d0:	eddf 8a08 	vldr	s17, [pc, #32]	; 800e1f4 <fmodf+0x54>
 800e1d4:	eeb4 8a68 	vcmp.f32	s16, s17
 800e1d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e1dc:	d105      	bne.n	800e1ea <fmodf+0x4a>
 800e1de:	f000 f895 	bl	800e30c <__errno>
 800e1e2:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800e1e6:	2321      	movs	r3, #33	; 0x21
 800e1e8:	6003      	str	r3, [r0, #0]
 800e1ea:	ecbd 8b02 	vpop	{d8}
 800e1ee:	bd08      	pop	{r3, pc}
 800e1f0:	20000014 	.word	0x20000014
 800e1f4:	00000000 	.word	0x00000000

0800e1f8 <__ieee754_fmodf>:
 800e1f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e1fa:	ee10 6a90 	vmov	r6, s1
 800e1fe:	f036 4500 	bics.w	r5, r6, #2147483648	; 0x80000000
 800e202:	d009      	beq.n	800e218 <__ieee754_fmodf+0x20>
 800e204:	ee10 2a10 	vmov	r2, s0
 800e208:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 800e20c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800e210:	da02      	bge.n	800e218 <__ieee754_fmodf+0x20>
 800e212:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800e216:	dd04      	ble.n	800e222 <__ieee754_fmodf+0x2a>
 800e218:	ee60 0a20 	vmul.f32	s1, s0, s1
 800e21c:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 800e220:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e222:	42ab      	cmp	r3, r5
 800e224:	dbfc      	blt.n	800e220 <__ieee754_fmodf+0x28>
 800e226:	f002 4400 	and.w	r4, r2, #2147483648	; 0x80000000
 800e22a:	d106      	bne.n	800e23a <__ieee754_fmodf+0x42>
 800e22c:	4a32      	ldr	r2, [pc, #200]	; (800e2f8 <__ieee754_fmodf+0x100>)
 800e22e:	0fe3      	lsrs	r3, r4, #31
 800e230:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e234:	ed93 0a00 	vldr	s0, [r3]
 800e238:	e7f2      	b.n	800e220 <__ieee754_fmodf+0x28>
 800e23a:	f012 4fff 	tst.w	r2, #2139095040	; 0x7f800000
 800e23e:	d13f      	bne.n	800e2c0 <__ieee754_fmodf+0xc8>
 800e240:	0219      	lsls	r1, r3, #8
 800e242:	f06f 007d 	mvn.w	r0, #125	; 0x7d
 800e246:	2900      	cmp	r1, #0
 800e248:	dc37      	bgt.n	800e2ba <__ieee754_fmodf+0xc2>
 800e24a:	f016 4fff 	tst.w	r6, #2139095040	; 0x7f800000
 800e24e:	d13d      	bne.n	800e2cc <__ieee754_fmodf+0xd4>
 800e250:	022f      	lsls	r7, r5, #8
 800e252:	f06f 017d 	mvn.w	r1, #125	; 0x7d
 800e256:	2f00      	cmp	r7, #0
 800e258:	da35      	bge.n	800e2c6 <__ieee754_fmodf+0xce>
 800e25a:	f110 0f7e 	cmn.w	r0, #126	; 0x7e
 800e25e:	bfbb      	ittet	lt
 800e260:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 800e264:	1a12      	sublt	r2, r2, r0
 800e266:	f3c2 0316 	ubfxge	r3, r2, #0, #23
 800e26a:	4093      	lsllt	r3, r2
 800e26c:	bfa8      	it	ge
 800e26e:	f443 0300 	orrge.w	r3, r3, #8388608	; 0x800000
 800e272:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 800e276:	bfb5      	itete	lt
 800e278:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 800e27c:	f3c6 0516 	ubfxge	r5, r6, #0, #23
 800e280:	1a52      	sublt	r2, r2, r1
 800e282:	f445 0500 	orrge.w	r5, r5, #8388608	; 0x800000
 800e286:	bfb8      	it	lt
 800e288:	4095      	lsllt	r5, r2
 800e28a:	1a40      	subs	r0, r0, r1
 800e28c:	1b5a      	subs	r2, r3, r5
 800e28e:	bb00      	cbnz	r0, 800e2d2 <__ieee754_fmodf+0xda>
 800e290:	ea13 0322 	ands.w	r3, r3, r2, asr #32
 800e294:	bf38      	it	cc
 800e296:	4613      	movcc	r3, r2
 800e298:	2b00      	cmp	r3, #0
 800e29a:	d0c7      	beq.n	800e22c <__ieee754_fmodf+0x34>
 800e29c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800e2a0:	db1f      	blt.n	800e2e2 <__ieee754_fmodf+0xea>
 800e2a2:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 800e2a6:	db1f      	blt.n	800e2e8 <__ieee754_fmodf+0xf0>
 800e2a8:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800e2ac:	317f      	adds	r1, #127	; 0x7f
 800e2ae:	4323      	orrs	r3, r4
 800e2b0:	ea43 53c1 	orr.w	r3, r3, r1, lsl #23
 800e2b4:	ee00 3a10 	vmov	s0, r3
 800e2b8:	e7b2      	b.n	800e220 <__ieee754_fmodf+0x28>
 800e2ba:	3801      	subs	r0, #1
 800e2bc:	0049      	lsls	r1, r1, #1
 800e2be:	e7c2      	b.n	800e246 <__ieee754_fmodf+0x4e>
 800e2c0:	15d8      	asrs	r0, r3, #23
 800e2c2:	387f      	subs	r0, #127	; 0x7f
 800e2c4:	e7c1      	b.n	800e24a <__ieee754_fmodf+0x52>
 800e2c6:	3901      	subs	r1, #1
 800e2c8:	007f      	lsls	r7, r7, #1
 800e2ca:	e7c4      	b.n	800e256 <__ieee754_fmodf+0x5e>
 800e2cc:	15e9      	asrs	r1, r5, #23
 800e2ce:	397f      	subs	r1, #127	; 0x7f
 800e2d0:	e7c3      	b.n	800e25a <__ieee754_fmodf+0x62>
 800e2d2:	2a00      	cmp	r2, #0
 800e2d4:	da02      	bge.n	800e2dc <__ieee754_fmodf+0xe4>
 800e2d6:	005b      	lsls	r3, r3, #1
 800e2d8:	3801      	subs	r0, #1
 800e2da:	e7d7      	b.n	800e28c <__ieee754_fmodf+0x94>
 800e2dc:	d0a6      	beq.n	800e22c <__ieee754_fmodf+0x34>
 800e2de:	0053      	lsls	r3, r2, #1
 800e2e0:	e7fa      	b.n	800e2d8 <__ieee754_fmodf+0xe0>
 800e2e2:	005b      	lsls	r3, r3, #1
 800e2e4:	3901      	subs	r1, #1
 800e2e6:	e7d9      	b.n	800e29c <__ieee754_fmodf+0xa4>
 800e2e8:	f1c1 21ff 	rsb	r1, r1, #4278255360	; 0xff00ff00
 800e2ec:	f501 017f 	add.w	r1, r1, #16711680	; 0xff0000
 800e2f0:	3182      	adds	r1, #130	; 0x82
 800e2f2:	410b      	asrs	r3, r1
 800e2f4:	4323      	orrs	r3, r4
 800e2f6:	e7dd      	b.n	800e2b4 <__ieee754_fmodf+0xbc>
 800e2f8:	08012928 	.word	0x08012928

0800e2fc <abort>:
 800e2fc:	b508      	push	{r3, lr}
 800e2fe:	2006      	movs	r0, #6
 800e300:	f000 fe26 	bl	800ef50 <raise>
 800e304:	2001      	movs	r0, #1
 800e306:	f7f6 ff9b 	bl	8005240 <_exit>
	...

0800e30c <__errno>:
 800e30c:	4b01      	ldr	r3, [pc, #4]	; (800e314 <__errno+0x8>)
 800e30e:	6818      	ldr	r0, [r3, #0]
 800e310:	4770      	bx	lr
 800e312:	bf00      	nop
 800e314:	20000018 	.word	0x20000018

0800e318 <__libc_init_array>:
 800e318:	b570      	push	{r4, r5, r6, lr}
 800e31a:	4d0d      	ldr	r5, [pc, #52]	; (800e350 <__libc_init_array+0x38>)
 800e31c:	4c0d      	ldr	r4, [pc, #52]	; (800e354 <__libc_init_array+0x3c>)
 800e31e:	1b64      	subs	r4, r4, r5
 800e320:	10a4      	asrs	r4, r4, #2
 800e322:	2600      	movs	r6, #0
 800e324:	42a6      	cmp	r6, r4
 800e326:	d109      	bne.n	800e33c <__libc_init_array+0x24>
 800e328:	4d0b      	ldr	r5, [pc, #44]	; (800e358 <__libc_init_array+0x40>)
 800e32a:	4c0c      	ldr	r4, [pc, #48]	; (800e35c <__libc_init_array+0x44>)
 800e32c:	f002 fd76 	bl	8010e1c <_init>
 800e330:	1b64      	subs	r4, r4, r5
 800e332:	10a4      	asrs	r4, r4, #2
 800e334:	2600      	movs	r6, #0
 800e336:	42a6      	cmp	r6, r4
 800e338:	d105      	bne.n	800e346 <__libc_init_array+0x2e>
 800e33a:	bd70      	pop	{r4, r5, r6, pc}
 800e33c:	f855 3b04 	ldr.w	r3, [r5], #4
 800e340:	4798      	blx	r3
 800e342:	3601      	adds	r6, #1
 800e344:	e7ee      	b.n	800e324 <__libc_init_array+0xc>
 800e346:	f855 3b04 	ldr.w	r3, [r5], #4
 800e34a:	4798      	blx	r3
 800e34c:	3601      	adds	r6, #1
 800e34e:	e7f2      	b.n	800e336 <__libc_init_array+0x1e>
 800e350:	08012d1c 	.word	0x08012d1c
 800e354:	08012d1c 	.word	0x08012d1c
 800e358:	08012d1c 	.word	0x08012d1c
 800e35c:	08012d20 	.word	0x08012d20

0800e360 <malloc>:
 800e360:	4b02      	ldr	r3, [pc, #8]	; (800e36c <malloc+0xc>)
 800e362:	4601      	mov	r1, r0
 800e364:	6818      	ldr	r0, [r3, #0]
 800e366:	f000 b869 	b.w	800e43c <_malloc_r>
 800e36a:	bf00      	nop
 800e36c:	20000018 	.word	0x20000018

0800e370 <memcpy>:
 800e370:	440a      	add	r2, r1
 800e372:	4291      	cmp	r1, r2
 800e374:	f100 33ff 	add.w	r3, r0, #4294967295
 800e378:	d100      	bne.n	800e37c <memcpy+0xc>
 800e37a:	4770      	bx	lr
 800e37c:	b510      	push	{r4, lr}
 800e37e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e382:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e386:	4291      	cmp	r1, r2
 800e388:	d1f9      	bne.n	800e37e <memcpy+0xe>
 800e38a:	bd10      	pop	{r4, pc}

0800e38c <memset>:
 800e38c:	4402      	add	r2, r0
 800e38e:	4603      	mov	r3, r0
 800e390:	4293      	cmp	r3, r2
 800e392:	d100      	bne.n	800e396 <memset+0xa>
 800e394:	4770      	bx	lr
 800e396:	f803 1b01 	strb.w	r1, [r3], #1
 800e39a:	e7f9      	b.n	800e390 <memset+0x4>

0800e39c <_free_r>:
 800e39c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e39e:	2900      	cmp	r1, #0
 800e3a0:	d048      	beq.n	800e434 <_free_r+0x98>
 800e3a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e3a6:	9001      	str	r0, [sp, #4]
 800e3a8:	2b00      	cmp	r3, #0
 800e3aa:	f1a1 0404 	sub.w	r4, r1, #4
 800e3ae:	bfb8      	it	lt
 800e3b0:	18e4      	addlt	r4, r4, r3
 800e3b2:	f001 ff45 	bl	8010240 <__malloc_lock>
 800e3b6:	4a20      	ldr	r2, [pc, #128]	; (800e438 <_free_r+0x9c>)
 800e3b8:	9801      	ldr	r0, [sp, #4]
 800e3ba:	6813      	ldr	r3, [r2, #0]
 800e3bc:	4615      	mov	r5, r2
 800e3be:	b933      	cbnz	r3, 800e3ce <_free_r+0x32>
 800e3c0:	6063      	str	r3, [r4, #4]
 800e3c2:	6014      	str	r4, [r2, #0]
 800e3c4:	b003      	add	sp, #12
 800e3c6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e3ca:	f001 bf3f 	b.w	801024c <__malloc_unlock>
 800e3ce:	42a3      	cmp	r3, r4
 800e3d0:	d90b      	bls.n	800e3ea <_free_r+0x4e>
 800e3d2:	6821      	ldr	r1, [r4, #0]
 800e3d4:	1862      	adds	r2, r4, r1
 800e3d6:	4293      	cmp	r3, r2
 800e3d8:	bf04      	itt	eq
 800e3da:	681a      	ldreq	r2, [r3, #0]
 800e3dc:	685b      	ldreq	r3, [r3, #4]
 800e3de:	6063      	str	r3, [r4, #4]
 800e3e0:	bf04      	itt	eq
 800e3e2:	1852      	addeq	r2, r2, r1
 800e3e4:	6022      	streq	r2, [r4, #0]
 800e3e6:	602c      	str	r4, [r5, #0]
 800e3e8:	e7ec      	b.n	800e3c4 <_free_r+0x28>
 800e3ea:	461a      	mov	r2, r3
 800e3ec:	685b      	ldr	r3, [r3, #4]
 800e3ee:	b10b      	cbz	r3, 800e3f4 <_free_r+0x58>
 800e3f0:	42a3      	cmp	r3, r4
 800e3f2:	d9fa      	bls.n	800e3ea <_free_r+0x4e>
 800e3f4:	6811      	ldr	r1, [r2, #0]
 800e3f6:	1855      	adds	r5, r2, r1
 800e3f8:	42a5      	cmp	r5, r4
 800e3fa:	d10b      	bne.n	800e414 <_free_r+0x78>
 800e3fc:	6824      	ldr	r4, [r4, #0]
 800e3fe:	4421      	add	r1, r4
 800e400:	1854      	adds	r4, r2, r1
 800e402:	42a3      	cmp	r3, r4
 800e404:	6011      	str	r1, [r2, #0]
 800e406:	d1dd      	bne.n	800e3c4 <_free_r+0x28>
 800e408:	681c      	ldr	r4, [r3, #0]
 800e40a:	685b      	ldr	r3, [r3, #4]
 800e40c:	6053      	str	r3, [r2, #4]
 800e40e:	4421      	add	r1, r4
 800e410:	6011      	str	r1, [r2, #0]
 800e412:	e7d7      	b.n	800e3c4 <_free_r+0x28>
 800e414:	d902      	bls.n	800e41c <_free_r+0x80>
 800e416:	230c      	movs	r3, #12
 800e418:	6003      	str	r3, [r0, #0]
 800e41a:	e7d3      	b.n	800e3c4 <_free_r+0x28>
 800e41c:	6825      	ldr	r5, [r4, #0]
 800e41e:	1961      	adds	r1, r4, r5
 800e420:	428b      	cmp	r3, r1
 800e422:	bf04      	itt	eq
 800e424:	6819      	ldreq	r1, [r3, #0]
 800e426:	685b      	ldreq	r3, [r3, #4]
 800e428:	6063      	str	r3, [r4, #4]
 800e42a:	bf04      	itt	eq
 800e42c:	1949      	addeq	r1, r1, r5
 800e42e:	6021      	streq	r1, [r4, #0]
 800e430:	6054      	str	r4, [r2, #4]
 800e432:	e7c7      	b.n	800e3c4 <_free_r+0x28>
 800e434:	b003      	add	sp, #12
 800e436:	bd30      	pop	{r4, r5, pc}
 800e438:	20004b28 	.word	0x20004b28

0800e43c <_malloc_r>:
 800e43c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e43e:	1ccd      	adds	r5, r1, #3
 800e440:	f025 0503 	bic.w	r5, r5, #3
 800e444:	3508      	adds	r5, #8
 800e446:	2d0c      	cmp	r5, #12
 800e448:	bf38      	it	cc
 800e44a:	250c      	movcc	r5, #12
 800e44c:	2d00      	cmp	r5, #0
 800e44e:	4606      	mov	r6, r0
 800e450:	db01      	blt.n	800e456 <_malloc_r+0x1a>
 800e452:	42a9      	cmp	r1, r5
 800e454:	d903      	bls.n	800e45e <_malloc_r+0x22>
 800e456:	230c      	movs	r3, #12
 800e458:	6033      	str	r3, [r6, #0]
 800e45a:	2000      	movs	r0, #0
 800e45c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e45e:	f001 feef 	bl	8010240 <__malloc_lock>
 800e462:	4921      	ldr	r1, [pc, #132]	; (800e4e8 <_malloc_r+0xac>)
 800e464:	680a      	ldr	r2, [r1, #0]
 800e466:	4614      	mov	r4, r2
 800e468:	b99c      	cbnz	r4, 800e492 <_malloc_r+0x56>
 800e46a:	4f20      	ldr	r7, [pc, #128]	; (800e4ec <_malloc_r+0xb0>)
 800e46c:	683b      	ldr	r3, [r7, #0]
 800e46e:	b923      	cbnz	r3, 800e47a <_malloc_r+0x3e>
 800e470:	4621      	mov	r1, r4
 800e472:	4630      	mov	r0, r6
 800e474:	f000 fd34 	bl	800eee0 <_sbrk_r>
 800e478:	6038      	str	r0, [r7, #0]
 800e47a:	4629      	mov	r1, r5
 800e47c:	4630      	mov	r0, r6
 800e47e:	f000 fd2f 	bl	800eee0 <_sbrk_r>
 800e482:	1c43      	adds	r3, r0, #1
 800e484:	d123      	bne.n	800e4ce <_malloc_r+0x92>
 800e486:	230c      	movs	r3, #12
 800e488:	6033      	str	r3, [r6, #0]
 800e48a:	4630      	mov	r0, r6
 800e48c:	f001 fede 	bl	801024c <__malloc_unlock>
 800e490:	e7e3      	b.n	800e45a <_malloc_r+0x1e>
 800e492:	6823      	ldr	r3, [r4, #0]
 800e494:	1b5b      	subs	r3, r3, r5
 800e496:	d417      	bmi.n	800e4c8 <_malloc_r+0x8c>
 800e498:	2b0b      	cmp	r3, #11
 800e49a:	d903      	bls.n	800e4a4 <_malloc_r+0x68>
 800e49c:	6023      	str	r3, [r4, #0]
 800e49e:	441c      	add	r4, r3
 800e4a0:	6025      	str	r5, [r4, #0]
 800e4a2:	e004      	b.n	800e4ae <_malloc_r+0x72>
 800e4a4:	6863      	ldr	r3, [r4, #4]
 800e4a6:	42a2      	cmp	r2, r4
 800e4a8:	bf0c      	ite	eq
 800e4aa:	600b      	streq	r3, [r1, #0]
 800e4ac:	6053      	strne	r3, [r2, #4]
 800e4ae:	4630      	mov	r0, r6
 800e4b0:	f001 fecc 	bl	801024c <__malloc_unlock>
 800e4b4:	f104 000b 	add.w	r0, r4, #11
 800e4b8:	1d23      	adds	r3, r4, #4
 800e4ba:	f020 0007 	bic.w	r0, r0, #7
 800e4be:	1ac2      	subs	r2, r0, r3
 800e4c0:	d0cc      	beq.n	800e45c <_malloc_r+0x20>
 800e4c2:	1a1b      	subs	r3, r3, r0
 800e4c4:	50a3      	str	r3, [r4, r2]
 800e4c6:	e7c9      	b.n	800e45c <_malloc_r+0x20>
 800e4c8:	4622      	mov	r2, r4
 800e4ca:	6864      	ldr	r4, [r4, #4]
 800e4cc:	e7cc      	b.n	800e468 <_malloc_r+0x2c>
 800e4ce:	1cc4      	adds	r4, r0, #3
 800e4d0:	f024 0403 	bic.w	r4, r4, #3
 800e4d4:	42a0      	cmp	r0, r4
 800e4d6:	d0e3      	beq.n	800e4a0 <_malloc_r+0x64>
 800e4d8:	1a21      	subs	r1, r4, r0
 800e4da:	4630      	mov	r0, r6
 800e4dc:	f000 fd00 	bl	800eee0 <_sbrk_r>
 800e4e0:	3001      	adds	r0, #1
 800e4e2:	d1dd      	bne.n	800e4a0 <_malloc_r+0x64>
 800e4e4:	e7cf      	b.n	800e486 <_malloc_r+0x4a>
 800e4e6:	bf00      	nop
 800e4e8:	20004b28 	.word	0x20004b28
 800e4ec:	20004b2c 	.word	0x20004b2c

0800e4f0 <__cvt>:
 800e4f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e4f4:	ec55 4b10 	vmov	r4, r5, d0
 800e4f8:	2d00      	cmp	r5, #0
 800e4fa:	460e      	mov	r6, r1
 800e4fc:	4619      	mov	r1, r3
 800e4fe:	462b      	mov	r3, r5
 800e500:	bfbb      	ittet	lt
 800e502:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800e506:	461d      	movlt	r5, r3
 800e508:	2300      	movge	r3, #0
 800e50a:	232d      	movlt	r3, #45	; 0x2d
 800e50c:	700b      	strb	r3, [r1, #0]
 800e50e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e510:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800e514:	4691      	mov	r9, r2
 800e516:	f023 0820 	bic.w	r8, r3, #32
 800e51a:	bfbc      	itt	lt
 800e51c:	4622      	movlt	r2, r4
 800e51e:	4614      	movlt	r4, r2
 800e520:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e524:	d005      	beq.n	800e532 <__cvt+0x42>
 800e526:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800e52a:	d100      	bne.n	800e52e <__cvt+0x3e>
 800e52c:	3601      	adds	r6, #1
 800e52e:	2102      	movs	r1, #2
 800e530:	e000      	b.n	800e534 <__cvt+0x44>
 800e532:	2103      	movs	r1, #3
 800e534:	ab03      	add	r3, sp, #12
 800e536:	9301      	str	r3, [sp, #4]
 800e538:	ab02      	add	r3, sp, #8
 800e53a:	9300      	str	r3, [sp, #0]
 800e53c:	ec45 4b10 	vmov	d0, r4, r5
 800e540:	4653      	mov	r3, sl
 800e542:	4632      	mov	r2, r6
 800e544:	f000 fe6c 	bl	800f220 <_dtoa_r>
 800e548:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800e54c:	4607      	mov	r7, r0
 800e54e:	d102      	bne.n	800e556 <__cvt+0x66>
 800e550:	f019 0f01 	tst.w	r9, #1
 800e554:	d022      	beq.n	800e59c <__cvt+0xac>
 800e556:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e55a:	eb07 0906 	add.w	r9, r7, r6
 800e55e:	d110      	bne.n	800e582 <__cvt+0x92>
 800e560:	783b      	ldrb	r3, [r7, #0]
 800e562:	2b30      	cmp	r3, #48	; 0x30
 800e564:	d10a      	bne.n	800e57c <__cvt+0x8c>
 800e566:	2200      	movs	r2, #0
 800e568:	2300      	movs	r3, #0
 800e56a:	4620      	mov	r0, r4
 800e56c:	4629      	mov	r1, r5
 800e56e:	f7f2 fad3 	bl	8000b18 <__aeabi_dcmpeq>
 800e572:	b918      	cbnz	r0, 800e57c <__cvt+0x8c>
 800e574:	f1c6 0601 	rsb	r6, r6, #1
 800e578:	f8ca 6000 	str.w	r6, [sl]
 800e57c:	f8da 3000 	ldr.w	r3, [sl]
 800e580:	4499      	add	r9, r3
 800e582:	2200      	movs	r2, #0
 800e584:	2300      	movs	r3, #0
 800e586:	4620      	mov	r0, r4
 800e588:	4629      	mov	r1, r5
 800e58a:	f7f2 fac5 	bl	8000b18 <__aeabi_dcmpeq>
 800e58e:	b108      	cbz	r0, 800e594 <__cvt+0xa4>
 800e590:	f8cd 900c 	str.w	r9, [sp, #12]
 800e594:	2230      	movs	r2, #48	; 0x30
 800e596:	9b03      	ldr	r3, [sp, #12]
 800e598:	454b      	cmp	r3, r9
 800e59a:	d307      	bcc.n	800e5ac <__cvt+0xbc>
 800e59c:	9b03      	ldr	r3, [sp, #12]
 800e59e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e5a0:	1bdb      	subs	r3, r3, r7
 800e5a2:	4638      	mov	r0, r7
 800e5a4:	6013      	str	r3, [r2, #0]
 800e5a6:	b004      	add	sp, #16
 800e5a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e5ac:	1c59      	adds	r1, r3, #1
 800e5ae:	9103      	str	r1, [sp, #12]
 800e5b0:	701a      	strb	r2, [r3, #0]
 800e5b2:	e7f0      	b.n	800e596 <__cvt+0xa6>

0800e5b4 <__exponent>:
 800e5b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e5b6:	4603      	mov	r3, r0
 800e5b8:	2900      	cmp	r1, #0
 800e5ba:	bfb8      	it	lt
 800e5bc:	4249      	neglt	r1, r1
 800e5be:	f803 2b02 	strb.w	r2, [r3], #2
 800e5c2:	bfb4      	ite	lt
 800e5c4:	222d      	movlt	r2, #45	; 0x2d
 800e5c6:	222b      	movge	r2, #43	; 0x2b
 800e5c8:	2909      	cmp	r1, #9
 800e5ca:	7042      	strb	r2, [r0, #1]
 800e5cc:	dd2a      	ble.n	800e624 <__exponent+0x70>
 800e5ce:	f10d 0407 	add.w	r4, sp, #7
 800e5d2:	46a4      	mov	ip, r4
 800e5d4:	270a      	movs	r7, #10
 800e5d6:	46a6      	mov	lr, r4
 800e5d8:	460a      	mov	r2, r1
 800e5da:	fb91 f6f7 	sdiv	r6, r1, r7
 800e5de:	fb07 1516 	mls	r5, r7, r6, r1
 800e5e2:	3530      	adds	r5, #48	; 0x30
 800e5e4:	2a63      	cmp	r2, #99	; 0x63
 800e5e6:	f104 34ff 	add.w	r4, r4, #4294967295
 800e5ea:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800e5ee:	4631      	mov	r1, r6
 800e5f0:	dcf1      	bgt.n	800e5d6 <__exponent+0x22>
 800e5f2:	3130      	adds	r1, #48	; 0x30
 800e5f4:	f1ae 0502 	sub.w	r5, lr, #2
 800e5f8:	f804 1c01 	strb.w	r1, [r4, #-1]
 800e5fc:	1c44      	adds	r4, r0, #1
 800e5fe:	4629      	mov	r1, r5
 800e600:	4561      	cmp	r1, ip
 800e602:	d30a      	bcc.n	800e61a <__exponent+0x66>
 800e604:	f10d 0209 	add.w	r2, sp, #9
 800e608:	eba2 020e 	sub.w	r2, r2, lr
 800e60c:	4565      	cmp	r5, ip
 800e60e:	bf88      	it	hi
 800e610:	2200      	movhi	r2, #0
 800e612:	4413      	add	r3, r2
 800e614:	1a18      	subs	r0, r3, r0
 800e616:	b003      	add	sp, #12
 800e618:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e61a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e61e:	f804 2f01 	strb.w	r2, [r4, #1]!
 800e622:	e7ed      	b.n	800e600 <__exponent+0x4c>
 800e624:	2330      	movs	r3, #48	; 0x30
 800e626:	3130      	adds	r1, #48	; 0x30
 800e628:	7083      	strb	r3, [r0, #2]
 800e62a:	70c1      	strb	r1, [r0, #3]
 800e62c:	1d03      	adds	r3, r0, #4
 800e62e:	e7f1      	b.n	800e614 <__exponent+0x60>

0800e630 <_printf_float>:
 800e630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e634:	ed2d 8b02 	vpush	{d8}
 800e638:	b08d      	sub	sp, #52	; 0x34
 800e63a:	460c      	mov	r4, r1
 800e63c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800e640:	4616      	mov	r6, r2
 800e642:	461f      	mov	r7, r3
 800e644:	4605      	mov	r5, r0
 800e646:	f001 fd8f 	bl	8010168 <_localeconv_r>
 800e64a:	f8d0 a000 	ldr.w	sl, [r0]
 800e64e:	4650      	mov	r0, sl
 800e650:	f7f1 fde6 	bl	8000220 <strlen>
 800e654:	2300      	movs	r3, #0
 800e656:	930a      	str	r3, [sp, #40]	; 0x28
 800e658:	6823      	ldr	r3, [r4, #0]
 800e65a:	9305      	str	r3, [sp, #20]
 800e65c:	f8d8 3000 	ldr.w	r3, [r8]
 800e660:	f894 b018 	ldrb.w	fp, [r4, #24]
 800e664:	3307      	adds	r3, #7
 800e666:	f023 0307 	bic.w	r3, r3, #7
 800e66a:	f103 0208 	add.w	r2, r3, #8
 800e66e:	f8c8 2000 	str.w	r2, [r8]
 800e672:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e676:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800e67a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800e67e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e682:	9307      	str	r3, [sp, #28]
 800e684:	f8cd 8018 	str.w	r8, [sp, #24]
 800e688:	ee08 0a10 	vmov	s16, r0
 800e68c:	4b9f      	ldr	r3, [pc, #636]	; (800e90c <_printf_float+0x2dc>)
 800e68e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e692:	f04f 32ff 	mov.w	r2, #4294967295
 800e696:	f7f2 fa71 	bl	8000b7c <__aeabi_dcmpun>
 800e69a:	bb88      	cbnz	r0, 800e700 <_printf_float+0xd0>
 800e69c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e6a0:	4b9a      	ldr	r3, [pc, #616]	; (800e90c <_printf_float+0x2dc>)
 800e6a2:	f04f 32ff 	mov.w	r2, #4294967295
 800e6a6:	f7f2 fa4b 	bl	8000b40 <__aeabi_dcmple>
 800e6aa:	bb48      	cbnz	r0, 800e700 <_printf_float+0xd0>
 800e6ac:	2200      	movs	r2, #0
 800e6ae:	2300      	movs	r3, #0
 800e6b0:	4640      	mov	r0, r8
 800e6b2:	4649      	mov	r1, r9
 800e6b4:	f7f2 fa3a 	bl	8000b2c <__aeabi_dcmplt>
 800e6b8:	b110      	cbz	r0, 800e6c0 <_printf_float+0x90>
 800e6ba:	232d      	movs	r3, #45	; 0x2d
 800e6bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e6c0:	4b93      	ldr	r3, [pc, #588]	; (800e910 <_printf_float+0x2e0>)
 800e6c2:	4894      	ldr	r0, [pc, #592]	; (800e914 <_printf_float+0x2e4>)
 800e6c4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800e6c8:	bf94      	ite	ls
 800e6ca:	4698      	movls	r8, r3
 800e6cc:	4680      	movhi	r8, r0
 800e6ce:	2303      	movs	r3, #3
 800e6d0:	6123      	str	r3, [r4, #16]
 800e6d2:	9b05      	ldr	r3, [sp, #20]
 800e6d4:	f023 0204 	bic.w	r2, r3, #4
 800e6d8:	6022      	str	r2, [r4, #0]
 800e6da:	f04f 0900 	mov.w	r9, #0
 800e6de:	9700      	str	r7, [sp, #0]
 800e6e0:	4633      	mov	r3, r6
 800e6e2:	aa0b      	add	r2, sp, #44	; 0x2c
 800e6e4:	4621      	mov	r1, r4
 800e6e6:	4628      	mov	r0, r5
 800e6e8:	f000 f9d8 	bl	800ea9c <_printf_common>
 800e6ec:	3001      	adds	r0, #1
 800e6ee:	f040 8090 	bne.w	800e812 <_printf_float+0x1e2>
 800e6f2:	f04f 30ff 	mov.w	r0, #4294967295
 800e6f6:	b00d      	add	sp, #52	; 0x34
 800e6f8:	ecbd 8b02 	vpop	{d8}
 800e6fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e700:	4642      	mov	r2, r8
 800e702:	464b      	mov	r3, r9
 800e704:	4640      	mov	r0, r8
 800e706:	4649      	mov	r1, r9
 800e708:	f7f2 fa38 	bl	8000b7c <__aeabi_dcmpun>
 800e70c:	b140      	cbz	r0, 800e720 <_printf_float+0xf0>
 800e70e:	464b      	mov	r3, r9
 800e710:	2b00      	cmp	r3, #0
 800e712:	bfbc      	itt	lt
 800e714:	232d      	movlt	r3, #45	; 0x2d
 800e716:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800e71a:	487f      	ldr	r0, [pc, #508]	; (800e918 <_printf_float+0x2e8>)
 800e71c:	4b7f      	ldr	r3, [pc, #508]	; (800e91c <_printf_float+0x2ec>)
 800e71e:	e7d1      	b.n	800e6c4 <_printf_float+0x94>
 800e720:	6863      	ldr	r3, [r4, #4]
 800e722:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800e726:	9206      	str	r2, [sp, #24]
 800e728:	1c5a      	adds	r2, r3, #1
 800e72a:	d13f      	bne.n	800e7ac <_printf_float+0x17c>
 800e72c:	2306      	movs	r3, #6
 800e72e:	6063      	str	r3, [r4, #4]
 800e730:	9b05      	ldr	r3, [sp, #20]
 800e732:	6861      	ldr	r1, [r4, #4]
 800e734:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800e738:	2300      	movs	r3, #0
 800e73a:	9303      	str	r3, [sp, #12]
 800e73c:	ab0a      	add	r3, sp, #40	; 0x28
 800e73e:	e9cd b301 	strd	fp, r3, [sp, #4]
 800e742:	ab09      	add	r3, sp, #36	; 0x24
 800e744:	ec49 8b10 	vmov	d0, r8, r9
 800e748:	9300      	str	r3, [sp, #0]
 800e74a:	6022      	str	r2, [r4, #0]
 800e74c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800e750:	4628      	mov	r0, r5
 800e752:	f7ff fecd 	bl	800e4f0 <__cvt>
 800e756:	9b06      	ldr	r3, [sp, #24]
 800e758:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e75a:	2b47      	cmp	r3, #71	; 0x47
 800e75c:	4680      	mov	r8, r0
 800e75e:	d108      	bne.n	800e772 <_printf_float+0x142>
 800e760:	1cc8      	adds	r0, r1, #3
 800e762:	db02      	blt.n	800e76a <_printf_float+0x13a>
 800e764:	6863      	ldr	r3, [r4, #4]
 800e766:	4299      	cmp	r1, r3
 800e768:	dd41      	ble.n	800e7ee <_printf_float+0x1be>
 800e76a:	f1ab 0b02 	sub.w	fp, fp, #2
 800e76e:	fa5f fb8b 	uxtb.w	fp, fp
 800e772:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e776:	d820      	bhi.n	800e7ba <_printf_float+0x18a>
 800e778:	3901      	subs	r1, #1
 800e77a:	465a      	mov	r2, fp
 800e77c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800e780:	9109      	str	r1, [sp, #36]	; 0x24
 800e782:	f7ff ff17 	bl	800e5b4 <__exponent>
 800e786:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e788:	1813      	adds	r3, r2, r0
 800e78a:	2a01      	cmp	r2, #1
 800e78c:	4681      	mov	r9, r0
 800e78e:	6123      	str	r3, [r4, #16]
 800e790:	dc02      	bgt.n	800e798 <_printf_float+0x168>
 800e792:	6822      	ldr	r2, [r4, #0]
 800e794:	07d2      	lsls	r2, r2, #31
 800e796:	d501      	bpl.n	800e79c <_printf_float+0x16c>
 800e798:	3301      	adds	r3, #1
 800e79a:	6123      	str	r3, [r4, #16]
 800e79c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800e7a0:	2b00      	cmp	r3, #0
 800e7a2:	d09c      	beq.n	800e6de <_printf_float+0xae>
 800e7a4:	232d      	movs	r3, #45	; 0x2d
 800e7a6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e7aa:	e798      	b.n	800e6de <_printf_float+0xae>
 800e7ac:	9a06      	ldr	r2, [sp, #24]
 800e7ae:	2a47      	cmp	r2, #71	; 0x47
 800e7b0:	d1be      	bne.n	800e730 <_printf_float+0x100>
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d1bc      	bne.n	800e730 <_printf_float+0x100>
 800e7b6:	2301      	movs	r3, #1
 800e7b8:	e7b9      	b.n	800e72e <_printf_float+0xfe>
 800e7ba:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800e7be:	d118      	bne.n	800e7f2 <_printf_float+0x1c2>
 800e7c0:	2900      	cmp	r1, #0
 800e7c2:	6863      	ldr	r3, [r4, #4]
 800e7c4:	dd0b      	ble.n	800e7de <_printf_float+0x1ae>
 800e7c6:	6121      	str	r1, [r4, #16]
 800e7c8:	b913      	cbnz	r3, 800e7d0 <_printf_float+0x1a0>
 800e7ca:	6822      	ldr	r2, [r4, #0]
 800e7cc:	07d0      	lsls	r0, r2, #31
 800e7ce:	d502      	bpl.n	800e7d6 <_printf_float+0x1a6>
 800e7d0:	3301      	adds	r3, #1
 800e7d2:	440b      	add	r3, r1
 800e7d4:	6123      	str	r3, [r4, #16]
 800e7d6:	65a1      	str	r1, [r4, #88]	; 0x58
 800e7d8:	f04f 0900 	mov.w	r9, #0
 800e7dc:	e7de      	b.n	800e79c <_printf_float+0x16c>
 800e7de:	b913      	cbnz	r3, 800e7e6 <_printf_float+0x1b6>
 800e7e0:	6822      	ldr	r2, [r4, #0]
 800e7e2:	07d2      	lsls	r2, r2, #31
 800e7e4:	d501      	bpl.n	800e7ea <_printf_float+0x1ba>
 800e7e6:	3302      	adds	r3, #2
 800e7e8:	e7f4      	b.n	800e7d4 <_printf_float+0x1a4>
 800e7ea:	2301      	movs	r3, #1
 800e7ec:	e7f2      	b.n	800e7d4 <_printf_float+0x1a4>
 800e7ee:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800e7f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e7f4:	4299      	cmp	r1, r3
 800e7f6:	db05      	blt.n	800e804 <_printf_float+0x1d4>
 800e7f8:	6823      	ldr	r3, [r4, #0]
 800e7fa:	6121      	str	r1, [r4, #16]
 800e7fc:	07d8      	lsls	r0, r3, #31
 800e7fe:	d5ea      	bpl.n	800e7d6 <_printf_float+0x1a6>
 800e800:	1c4b      	adds	r3, r1, #1
 800e802:	e7e7      	b.n	800e7d4 <_printf_float+0x1a4>
 800e804:	2900      	cmp	r1, #0
 800e806:	bfd4      	ite	le
 800e808:	f1c1 0202 	rsble	r2, r1, #2
 800e80c:	2201      	movgt	r2, #1
 800e80e:	4413      	add	r3, r2
 800e810:	e7e0      	b.n	800e7d4 <_printf_float+0x1a4>
 800e812:	6823      	ldr	r3, [r4, #0]
 800e814:	055a      	lsls	r2, r3, #21
 800e816:	d407      	bmi.n	800e828 <_printf_float+0x1f8>
 800e818:	6923      	ldr	r3, [r4, #16]
 800e81a:	4642      	mov	r2, r8
 800e81c:	4631      	mov	r1, r6
 800e81e:	4628      	mov	r0, r5
 800e820:	47b8      	blx	r7
 800e822:	3001      	adds	r0, #1
 800e824:	d12c      	bne.n	800e880 <_printf_float+0x250>
 800e826:	e764      	b.n	800e6f2 <_printf_float+0xc2>
 800e828:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e82c:	f240 80e0 	bls.w	800e9f0 <_printf_float+0x3c0>
 800e830:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e834:	2200      	movs	r2, #0
 800e836:	2300      	movs	r3, #0
 800e838:	f7f2 f96e 	bl	8000b18 <__aeabi_dcmpeq>
 800e83c:	2800      	cmp	r0, #0
 800e83e:	d034      	beq.n	800e8aa <_printf_float+0x27a>
 800e840:	4a37      	ldr	r2, [pc, #220]	; (800e920 <_printf_float+0x2f0>)
 800e842:	2301      	movs	r3, #1
 800e844:	4631      	mov	r1, r6
 800e846:	4628      	mov	r0, r5
 800e848:	47b8      	blx	r7
 800e84a:	3001      	adds	r0, #1
 800e84c:	f43f af51 	beq.w	800e6f2 <_printf_float+0xc2>
 800e850:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e854:	429a      	cmp	r2, r3
 800e856:	db02      	blt.n	800e85e <_printf_float+0x22e>
 800e858:	6823      	ldr	r3, [r4, #0]
 800e85a:	07d8      	lsls	r0, r3, #31
 800e85c:	d510      	bpl.n	800e880 <_printf_float+0x250>
 800e85e:	ee18 3a10 	vmov	r3, s16
 800e862:	4652      	mov	r2, sl
 800e864:	4631      	mov	r1, r6
 800e866:	4628      	mov	r0, r5
 800e868:	47b8      	blx	r7
 800e86a:	3001      	adds	r0, #1
 800e86c:	f43f af41 	beq.w	800e6f2 <_printf_float+0xc2>
 800e870:	f04f 0800 	mov.w	r8, #0
 800e874:	f104 091a 	add.w	r9, r4, #26
 800e878:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e87a:	3b01      	subs	r3, #1
 800e87c:	4543      	cmp	r3, r8
 800e87e:	dc09      	bgt.n	800e894 <_printf_float+0x264>
 800e880:	6823      	ldr	r3, [r4, #0]
 800e882:	079b      	lsls	r3, r3, #30
 800e884:	f100 8105 	bmi.w	800ea92 <_printf_float+0x462>
 800e888:	68e0      	ldr	r0, [r4, #12]
 800e88a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e88c:	4298      	cmp	r0, r3
 800e88e:	bfb8      	it	lt
 800e890:	4618      	movlt	r0, r3
 800e892:	e730      	b.n	800e6f6 <_printf_float+0xc6>
 800e894:	2301      	movs	r3, #1
 800e896:	464a      	mov	r2, r9
 800e898:	4631      	mov	r1, r6
 800e89a:	4628      	mov	r0, r5
 800e89c:	47b8      	blx	r7
 800e89e:	3001      	adds	r0, #1
 800e8a0:	f43f af27 	beq.w	800e6f2 <_printf_float+0xc2>
 800e8a4:	f108 0801 	add.w	r8, r8, #1
 800e8a8:	e7e6      	b.n	800e878 <_printf_float+0x248>
 800e8aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e8ac:	2b00      	cmp	r3, #0
 800e8ae:	dc39      	bgt.n	800e924 <_printf_float+0x2f4>
 800e8b0:	4a1b      	ldr	r2, [pc, #108]	; (800e920 <_printf_float+0x2f0>)
 800e8b2:	2301      	movs	r3, #1
 800e8b4:	4631      	mov	r1, r6
 800e8b6:	4628      	mov	r0, r5
 800e8b8:	47b8      	blx	r7
 800e8ba:	3001      	adds	r0, #1
 800e8bc:	f43f af19 	beq.w	800e6f2 <_printf_float+0xc2>
 800e8c0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e8c4:	4313      	orrs	r3, r2
 800e8c6:	d102      	bne.n	800e8ce <_printf_float+0x29e>
 800e8c8:	6823      	ldr	r3, [r4, #0]
 800e8ca:	07d9      	lsls	r1, r3, #31
 800e8cc:	d5d8      	bpl.n	800e880 <_printf_float+0x250>
 800e8ce:	ee18 3a10 	vmov	r3, s16
 800e8d2:	4652      	mov	r2, sl
 800e8d4:	4631      	mov	r1, r6
 800e8d6:	4628      	mov	r0, r5
 800e8d8:	47b8      	blx	r7
 800e8da:	3001      	adds	r0, #1
 800e8dc:	f43f af09 	beq.w	800e6f2 <_printf_float+0xc2>
 800e8e0:	f04f 0900 	mov.w	r9, #0
 800e8e4:	f104 0a1a 	add.w	sl, r4, #26
 800e8e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e8ea:	425b      	negs	r3, r3
 800e8ec:	454b      	cmp	r3, r9
 800e8ee:	dc01      	bgt.n	800e8f4 <_printf_float+0x2c4>
 800e8f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e8f2:	e792      	b.n	800e81a <_printf_float+0x1ea>
 800e8f4:	2301      	movs	r3, #1
 800e8f6:	4652      	mov	r2, sl
 800e8f8:	4631      	mov	r1, r6
 800e8fa:	4628      	mov	r0, r5
 800e8fc:	47b8      	blx	r7
 800e8fe:	3001      	adds	r0, #1
 800e900:	f43f aef7 	beq.w	800e6f2 <_printf_float+0xc2>
 800e904:	f109 0901 	add.w	r9, r9, #1
 800e908:	e7ee      	b.n	800e8e8 <_printf_float+0x2b8>
 800e90a:	bf00      	nop
 800e90c:	7fefffff 	.word	0x7fefffff
 800e910:	08012934 	.word	0x08012934
 800e914:	08012938 	.word	0x08012938
 800e918:	08012940 	.word	0x08012940
 800e91c:	0801293c 	.word	0x0801293c
 800e920:	08012944 	.word	0x08012944
 800e924:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e926:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e928:	429a      	cmp	r2, r3
 800e92a:	bfa8      	it	ge
 800e92c:	461a      	movge	r2, r3
 800e92e:	2a00      	cmp	r2, #0
 800e930:	4691      	mov	r9, r2
 800e932:	dc37      	bgt.n	800e9a4 <_printf_float+0x374>
 800e934:	f04f 0b00 	mov.w	fp, #0
 800e938:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e93c:	f104 021a 	add.w	r2, r4, #26
 800e940:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e942:	9305      	str	r3, [sp, #20]
 800e944:	eba3 0309 	sub.w	r3, r3, r9
 800e948:	455b      	cmp	r3, fp
 800e94a:	dc33      	bgt.n	800e9b4 <_printf_float+0x384>
 800e94c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e950:	429a      	cmp	r2, r3
 800e952:	db3b      	blt.n	800e9cc <_printf_float+0x39c>
 800e954:	6823      	ldr	r3, [r4, #0]
 800e956:	07da      	lsls	r2, r3, #31
 800e958:	d438      	bmi.n	800e9cc <_printf_float+0x39c>
 800e95a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e95c:	9b05      	ldr	r3, [sp, #20]
 800e95e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e960:	1ad3      	subs	r3, r2, r3
 800e962:	eba2 0901 	sub.w	r9, r2, r1
 800e966:	4599      	cmp	r9, r3
 800e968:	bfa8      	it	ge
 800e96a:	4699      	movge	r9, r3
 800e96c:	f1b9 0f00 	cmp.w	r9, #0
 800e970:	dc35      	bgt.n	800e9de <_printf_float+0x3ae>
 800e972:	f04f 0800 	mov.w	r8, #0
 800e976:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e97a:	f104 0a1a 	add.w	sl, r4, #26
 800e97e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e982:	1a9b      	subs	r3, r3, r2
 800e984:	eba3 0309 	sub.w	r3, r3, r9
 800e988:	4543      	cmp	r3, r8
 800e98a:	f77f af79 	ble.w	800e880 <_printf_float+0x250>
 800e98e:	2301      	movs	r3, #1
 800e990:	4652      	mov	r2, sl
 800e992:	4631      	mov	r1, r6
 800e994:	4628      	mov	r0, r5
 800e996:	47b8      	blx	r7
 800e998:	3001      	adds	r0, #1
 800e99a:	f43f aeaa 	beq.w	800e6f2 <_printf_float+0xc2>
 800e99e:	f108 0801 	add.w	r8, r8, #1
 800e9a2:	e7ec      	b.n	800e97e <_printf_float+0x34e>
 800e9a4:	4613      	mov	r3, r2
 800e9a6:	4631      	mov	r1, r6
 800e9a8:	4642      	mov	r2, r8
 800e9aa:	4628      	mov	r0, r5
 800e9ac:	47b8      	blx	r7
 800e9ae:	3001      	adds	r0, #1
 800e9b0:	d1c0      	bne.n	800e934 <_printf_float+0x304>
 800e9b2:	e69e      	b.n	800e6f2 <_printf_float+0xc2>
 800e9b4:	2301      	movs	r3, #1
 800e9b6:	4631      	mov	r1, r6
 800e9b8:	4628      	mov	r0, r5
 800e9ba:	9205      	str	r2, [sp, #20]
 800e9bc:	47b8      	blx	r7
 800e9be:	3001      	adds	r0, #1
 800e9c0:	f43f ae97 	beq.w	800e6f2 <_printf_float+0xc2>
 800e9c4:	9a05      	ldr	r2, [sp, #20]
 800e9c6:	f10b 0b01 	add.w	fp, fp, #1
 800e9ca:	e7b9      	b.n	800e940 <_printf_float+0x310>
 800e9cc:	ee18 3a10 	vmov	r3, s16
 800e9d0:	4652      	mov	r2, sl
 800e9d2:	4631      	mov	r1, r6
 800e9d4:	4628      	mov	r0, r5
 800e9d6:	47b8      	blx	r7
 800e9d8:	3001      	adds	r0, #1
 800e9da:	d1be      	bne.n	800e95a <_printf_float+0x32a>
 800e9dc:	e689      	b.n	800e6f2 <_printf_float+0xc2>
 800e9de:	9a05      	ldr	r2, [sp, #20]
 800e9e0:	464b      	mov	r3, r9
 800e9e2:	4442      	add	r2, r8
 800e9e4:	4631      	mov	r1, r6
 800e9e6:	4628      	mov	r0, r5
 800e9e8:	47b8      	blx	r7
 800e9ea:	3001      	adds	r0, #1
 800e9ec:	d1c1      	bne.n	800e972 <_printf_float+0x342>
 800e9ee:	e680      	b.n	800e6f2 <_printf_float+0xc2>
 800e9f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e9f2:	2a01      	cmp	r2, #1
 800e9f4:	dc01      	bgt.n	800e9fa <_printf_float+0x3ca>
 800e9f6:	07db      	lsls	r3, r3, #31
 800e9f8:	d538      	bpl.n	800ea6c <_printf_float+0x43c>
 800e9fa:	2301      	movs	r3, #1
 800e9fc:	4642      	mov	r2, r8
 800e9fe:	4631      	mov	r1, r6
 800ea00:	4628      	mov	r0, r5
 800ea02:	47b8      	blx	r7
 800ea04:	3001      	adds	r0, #1
 800ea06:	f43f ae74 	beq.w	800e6f2 <_printf_float+0xc2>
 800ea0a:	ee18 3a10 	vmov	r3, s16
 800ea0e:	4652      	mov	r2, sl
 800ea10:	4631      	mov	r1, r6
 800ea12:	4628      	mov	r0, r5
 800ea14:	47b8      	blx	r7
 800ea16:	3001      	adds	r0, #1
 800ea18:	f43f ae6b 	beq.w	800e6f2 <_printf_float+0xc2>
 800ea1c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ea20:	2200      	movs	r2, #0
 800ea22:	2300      	movs	r3, #0
 800ea24:	f7f2 f878 	bl	8000b18 <__aeabi_dcmpeq>
 800ea28:	b9d8      	cbnz	r0, 800ea62 <_printf_float+0x432>
 800ea2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ea2c:	f108 0201 	add.w	r2, r8, #1
 800ea30:	3b01      	subs	r3, #1
 800ea32:	4631      	mov	r1, r6
 800ea34:	4628      	mov	r0, r5
 800ea36:	47b8      	blx	r7
 800ea38:	3001      	adds	r0, #1
 800ea3a:	d10e      	bne.n	800ea5a <_printf_float+0x42a>
 800ea3c:	e659      	b.n	800e6f2 <_printf_float+0xc2>
 800ea3e:	2301      	movs	r3, #1
 800ea40:	4652      	mov	r2, sl
 800ea42:	4631      	mov	r1, r6
 800ea44:	4628      	mov	r0, r5
 800ea46:	47b8      	blx	r7
 800ea48:	3001      	adds	r0, #1
 800ea4a:	f43f ae52 	beq.w	800e6f2 <_printf_float+0xc2>
 800ea4e:	f108 0801 	add.w	r8, r8, #1
 800ea52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ea54:	3b01      	subs	r3, #1
 800ea56:	4543      	cmp	r3, r8
 800ea58:	dcf1      	bgt.n	800ea3e <_printf_float+0x40e>
 800ea5a:	464b      	mov	r3, r9
 800ea5c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800ea60:	e6dc      	b.n	800e81c <_printf_float+0x1ec>
 800ea62:	f04f 0800 	mov.w	r8, #0
 800ea66:	f104 0a1a 	add.w	sl, r4, #26
 800ea6a:	e7f2      	b.n	800ea52 <_printf_float+0x422>
 800ea6c:	2301      	movs	r3, #1
 800ea6e:	4642      	mov	r2, r8
 800ea70:	e7df      	b.n	800ea32 <_printf_float+0x402>
 800ea72:	2301      	movs	r3, #1
 800ea74:	464a      	mov	r2, r9
 800ea76:	4631      	mov	r1, r6
 800ea78:	4628      	mov	r0, r5
 800ea7a:	47b8      	blx	r7
 800ea7c:	3001      	adds	r0, #1
 800ea7e:	f43f ae38 	beq.w	800e6f2 <_printf_float+0xc2>
 800ea82:	f108 0801 	add.w	r8, r8, #1
 800ea86:	68e3      	ldr	r3, [r4, #12]
 800ea88:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ea8a:	1a5b      	subs	r3, r3, r1
 800ea8c:	4543      	cmp	r3, r8
 800ea8e:	dcf0      	bgt.n	800ea72 <_printf_float+0x442>
 800ea90:	e6fa      	b.n	800e888 <_printf_float+0x258>
 800ea92:	f04f 0800 	mov.w	r8, #0
 800ea96:	f104 0919 	add.w	r9, r4, #25
 800ea9a:	e7f4      	b.n	800ea86 <_printf_float+0x456>

0800ea9c <_printf_common>:
 800ea9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eaa0:	4616      	mov	r6, r2
 800eaa2:	4699      	mov	r9, r3
 800eaa4:	688a      	ldr	r2, [r1, #8]
 800eaa6:	690b      	ldr	r3, [r1, #16]
 800eaa8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800eaac:	4293      	cmp	r3, r2
 800eaae:	bfb8      	it	lt
 800eab0:	4613      	movlt	r3, r2
 800eab2:	6033      	str	r3, [r6, #0]
 800eab4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800eab8:	4607      	mov	r7, r0
 800eaba:	460c      	mov	r4, r1
 800eabc:	b10a      	cbz	r2, 800eac2 <_printf_common+0x26>
 800eabe:	3301      	adds	r3, #1
 800eac0:	6033      	str	r3, [r6, #0]
 800eac2:	6823      	ldr	r3, [r4, #0]
 800eac4:	0699      	lsls	r1, r3, #26
 800eac6:	bf42      	ittt	mi
 800eac8:	6833      	ldrmi	r3, [r6, #0]
 800eaca:	3302      	addmi	r3, #2
 800eacc:	6033      	strmi	r3, [r6, #0]
 800eace:	6825      	ldr	r5, [r4, #0]
 800ead0:	f015 0506 	ands.w	r5, r5, #6
 800ead4:	d106      	bne.n	800eae4 <_printf_common+0x48>
 800ead6:	f104 0a19 	add.w	sl, r4, #25
 800eada:	68e3      	ldr	r3, [r4, #12]
 800eadc:	6832      	ldr	r2, [r6, #0]
 800eade:	1a9b      	subs	r3, r3, r2
 800eae0:	42ab      	cmp	r3, r5
 800eae2:	dc26      	bgt.n	800eb32 <_printf_common+0x96>
 800eae4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800eae8:	1e13      	subs	r3, r2, #0
 800eaea:	6822      	ldr	r2, [r4, #0]
 800eaec:	bf18      	it	ne
 800eaee:	2301      	movne	r3, #1
 800eaf0:	0692      	lsls	r2, r2, #26
 800eaf2:	d42b      	bmi.n	800eb4c <_printf_common+0xb0>
 800eaf4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800eaf8:	4649      	mov	r1, r9
 800eafa:	4638      	mov	r0, r7
 800eafc:	47c0      	blx	r8
 800eafe:	3001      	adds	r0, #1
 800eb00:	d01e      	beq.n	800eb40 <_printf_common+0xa4>
 800eb02:	6823      	ldr	r3, [r4, #0]
 800eb04:	68e5      	ldr	r5, [r4, #12]
 800eb06:	6832      	ldr	r2, [r6, #0]
 800eb08:	f003 0306 	and.w	r3, r3, #6
 800eb0c:	2b04      	cmp	r3, #4
 800eb0e:	bf08      	it	eq
 800eb10:	1aad      	subeq	r5, r5, r2
 800eb12:	68a3      	ldr	r3, [r4, #8]
 800eb14:	6922      	ldr	r2, [r4, #16]
 800eb16:	bf0c      	ite	eq
 800eb18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800eb1c:	2500      	movne	r5, #0
 800eb1e:	4293      	cmp	r3, r2
 800eb20:	bfc4      	itt	gt
 800eb22:	1a9b      	subgt	r3, r3, r2
 800eb24:	18ed      	addgt	r5, r5, r3
 800eb26:	2600      	movs	r6, #0
 800eb28:	341a      	adds	r4, #26
 800eb2a:	42b5      	cmp	r5, r6
 800eb2c:	d11a      	bne.n	800eb64 <_printf_common+0xc8>
 800eb2e:	2000      	movs	r0, #0
 800eb30:	e008      	b.n	800eb44 <_printf_common+0xa8>
 800eb32:	2301      	movs	r3, #1
 800eb34:	4652      	mov	r2, sl
 800eb36:	4649      	mov	r1, r9
 800eb38:	4638      	mov	r0, r7
 800eb3a:	47c0      	blx	r8
 800eb3c:	3001      	adds	r0, #1
 800eb3e:	d103      	bne.n	800eb48 <_printf_common+0xac>
 800eb40:	f04f 30ff 	mov.w	r0, #4294967295
 800eb44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eb48:	3501      	adds	r5, #1
 800eb4a:	e7c6      	b.n	800eada <_printf_common+0x3e>
 800eb4c:	18e1      	adds	r1, r4, r3
 800eb4e:	1c5a      	adds	r2, r3, #1
 800eb50:	2030      	movs	r0, #48	; 0x30
 800eb52:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800eb56:	4422      	add	r2, r4
 800eb58:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800eb5c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800eb60:	3302      	adds	r3, #2
 800eb62:	e7c7      	b.n	800eaf4 <_printf_common+0x58>
 800eb64:	2301      	movs	r3, #1
 800eb66:	4622      	mov	r2, r4
 800eb68:	4649      	mov	r1, r9
 800eb6a:	4638      	mov	r0, r7
 800eb6c:	47c0      	blx	r8
 800eb6e:	3001      	adds	r0, #1
 800eb70:	d0e6      	beq.n	800eb40 <_printf_common+0xa4>
 800eb72:	3601      	adds	r6, #1
 800eb74:	e7d9      	b.n	800eb2a <_printf_common+0x8e>
	...

0800eb78 <_printf_i>:
 800eb78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800eb7c:	460c      	mov	r4, r1
 800eb7e:	4691      	mov	r9, r2
 800eb80:	7e27      	ldrb	r7, [r4, #24]
 800eb82:	990c      	ldr	r1, [sp, #48]	; 0x30
 800eb84:	2f78      	cmp	r7, #120	; 0x78
 800eb86:	4680      	mov	r8, r0
 800eb88:	469a      	mov	sl, r3
 800eb8a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800eb8e:	d807      	bhi.n	800eba0 <_printf_i+0x28>
 800eb90:	2f62      	cmp	r7, #98	; 0x62
 800eb92:	d80a      	bhi.n	800ebaa <_printf_i+0x32>
 800eb94:	2f00      	cmp	r7, #0
 800eb96:	f000 80d8 	beq.w	800ed4a <_printf_i+0x1d2>
 800eb9a:	2f58      	cmp	r7, #88	; 0x58
 800eb9c:	f000 80a3 	beq.w	800ece6 <_printf_i+0x16e>
 800eba0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800eba4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800eba8:	e03a      	b.n	800ec20 <_printf_i+0xa8>
 800ebaa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ebae:	2b15      	cmp	r3, #21
 800ebb0:	d8f6      	bhi.n	800eba0 <_printf_i+0x28>
 800ebb2:	a001      	add	r0, pc, #4	; (adr r0, 800ebb8 <_printf_i+0x40>)
 800ebb4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800ebb8:	0800ec11 	.word	0x0800ec11
 800ebbc:	0800ec25 	.word	0x0800ec25
 800ebc0:	0800eba1 	.word	0x0800eba1
 800ebc4:	0800eba1 	.word	0x0800eba1
 800ebc8:	0800eba1 	.word	0x0800eba1
 800ebcc:	0800eba1 	.word	0x0800eba1
 800ebd0:	0800ec25 	.word	0x0800ec25
 800ebd4:	0800eba1 	.word	0x0800eba1
 800ebd8:	0800eba1 	.word	0x0800eba1
 800ebdc:	0800eba1 	.word	0x0800eba1
 800ebe0:	0800eba1 	.word	0x0800eba1
 800ebe4:	0800ed31 	.word	0x0800ed31
 800ebe8:	0800ec55 	.word	0x0800ec55
 800ebec:	0800ed13 	.word	0x0800ed13
 800ebf0:	0800eba1 	.word	0x0800eba1
 800ebf4:	0800eba1 	.word	0x0800eba1
 800ebf8:	0800ed53 	.word	0x0800ed53
 800ebfc:	0800eba1 	.word	0x0800eba1
 800ec00:	0800ec55 	.word	0x0800ec55
 800ec04:	0800eba1 	.word	0x0800eba1
 800ec08:	0800eba1 	.word	0x0800eba1
 800ec0c:	0800ed1b 	.word	0x0800ed1b
 800ec10:	680b      	ldr	r3, [r1, #0]
 800ec12:	1d1a      	adds	r2, r3, #4
 800ec14:	681b      	ldr	r3, [r3, #0]
 800ec16:	600a      	str	r2, [r1, #0]
 800ec18:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800ec1c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ec20:	2301      	movs	r3, #1
 800ec22:	e0a3      	b.n	800ed6c <_printf_i+0x1f4>
 800ec24:	6825      	ldr	r5, [r4, #0]
 800ec26:	6808      	ldr	r0, [r1, #0]
 800ec28:	062e      	lsls	r6, r5, #24
 800ec2a:	f100 0304 	add.w	r3, r0, #4
 800ec2e:	d50a      	bpl.n	800ec46 <_printf_i+0xce>
 800ec30:	6805      	ldr	r5, [r0, #0]
 800ec32:	600b      	str	r3, [r1, #0]
 800ec34:	2d00      	cmp	r5, #0
 800ec36:	da03      	bge.n	800ec40 <_printf_i+0xc8>
 800ec38:	232d      	movs	r3, #45	; 0x2d
 800ec3a:	426d      	negs	r5, r5
 800ec3c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ec40:	485e      	ldr	r0, [pc, #376]	; (800edbc <_printf_i+0x244>)
 800ec42:	230a      	movs	r3, #10
 800ec44:	e019      	b.n	800ec7a <_printf_i+0x102>
 800ec46:	f015 0f40 	tst.w	r5, #64	; 0x40
 800ec4a:	6805      	ldr	r5, [r0, #0]
 800ec4c:	600b      	str	r3, [r1, #0]
 800ec4e:	bf18      	it	ne
 800ec50:	b22d      	sxthne	r5, r5
 800ec52:	e7ef      	b.n	800ec34 <_printf_i+0xbc>
 800ec54:	680b      	ldr	r3, [r1, #0]
 800ec56:	6825      	ldr	r5, [r4, #0]
 800ec58:	1d18      	adds	r0, r3, #4
 800ec5a:	6008      	str	r0, [r1, #0]
 800ec5c:	0628      	lsls	r0, r5, #24
 800ec5e:	d501      	bpl.n	800ec64 <_printf_i+0xec>
 800ec60:	681d      	ldr	r5, [r3, #0]
 800ec62:	e002      	b.n	800ec6a <_printf_i+0xf2>
 800ec64:	0669      	lsls	r1, r5, #25
 800ec66:	d5fb      	bpl.n	800ec60 <_printf_i+0xe8>
 800ec68:	881d      	ldrh	r5, [r3, #0]
 800ec6a:	4854      	ldr	r0, [pc, #336]	; (800edbc <_printf_i+0x244>)
 800ec6c:	2f6f      	cmp	r7, #111	; 0x6f
 800ec6e:	bf0c      	ite	eq
 800ec70:	2308      	moveq	r3, #8
 800ec72:	230a      	movne	r3, #10
 800ec74:	2100      	movs	r1, #0
 800ec76:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ec7a:	6866      	ldr	r6, [r4, #4]
 800ec7c:	60a6      	str	r6, [r4, #8]
 800ec7e:	2e00      	cmp	r6, #0
 800ec80:	bfa2      	ittt	ge
 800ec82:	6821      	ldrge	r1, [r4, #0]
 800ec84:	f021 0104 	bicge.w	r1, r1, #4
 800ec88:	6021      	strge	r1, [r4, #0]
 800ec8a:	b90d      	cbnz	r5, 800ec90 <_printf_i+0x118>
 800ec8c:	2e00      	cmp	r6, #0
 800ec8e:	d04d      	beq.n	800ed2c <_printf_i+0x1b4>
 800ec90:	4616      	mov	r6, r2
 800ec92:	fbb5 f1f3 	udiv	r1, r5, r3
 800ec96:	fb03 5711 	mls	r7, r3, r1, r5
 800ec9a:	5dc7      	ldrb	r7, [r0, r7]
 800ec9c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800eca0:	462f      	mov	r7, r5
 800eca2:	42bb      	cmp	r3, r7
 800eca4:	460d      	mov	r5, r1
 800eca6:	d9f4      	bls.n	800ec92 <_printf_i+0x11a>
 800eca8:	2b08      	cmp	r3, #8
 800ecaa:	d10b      	bne.n	800ecc4 <_printf_i+0x14c>
 800ecac:	6823      	ldr	r3, [r4, #0]
 800ecae:	07df      	lsls	r7, r3, #31
 800ecb0:	d508      	bpl.n	800ecc4 <_printf_i+0x14c>
 800ecb2:	6923      	ldr	r3, [r4, #16]
 800ecb4:	6861      	ldr	r1, [r4, #4]
 800ecb6:	4299      	cmp	r1, r3
 800ecb8:	bfde      	ittt	le
 800ecba:	2330      	movle	r3, #48	; 0x30
 800ecbc:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ecc0:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ecc4:	1b92      	subs	r2, r2, r6
 800ecc6:	6122      	str	r2, [r4, #16]
 800ecc8:	f8cd a000 	str.w	sl, [sp]
 800eccc:	464b      	mov	r3, r9
 800ecce:	aa03      	add	r2, sp, #12
 800ecd0:	4621      	mov	r1, r4
 800ecd2:	4640      	mov	r0, r8
 800ecd4:	f7ff fee2 	bl	800ea9c <_printf_common>
 800ecd8:	3001      	adds	r0, #1
 800ecda:	d14c      	bne.n	800ed76 <_printf_i+0x1fe>
 800ecdc:	f04f 30ff 	mov.w	r0, #4294967295
 800ece0:	b004      	add	sp, #16
 800ece2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ece6:	4835      	ldr	r0, [pc, #212]	; (800edbc <_printf_i+0x244>)
 800ece8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800ecec:	6823      	ldr	r3, [r4, #0]
 800ecee:	680e      	ldr	r6, [r1, #0]
 800ecf0:	061f      	lsls	r7, r3, #24
 800ecf2:	f856 5b04 	ldr.w	r5, [r6], #4
 800ecf6:	600e      	str	r6, [r1, #0]
 800ecf8:	d514      	bpl.n	800ed24 <_printf_i+0x1ac>
 800ecfa:	07d9      	lsls	r1, r3, #31
 800ecfc:	bf44      	itt	mi
 800ecfe:	f043 0320 	orrmi.w	r3, r3, #32
 800ed02:	6023      	strmi	r3, [r4, #0]
 800ed04:	b91d      	cbnz	r5, 800ed0e <_printf_i+0x196>
 800ed06:	6823      	ldr	r3, [r4, #0]
 800ed08:	f023 0320 	bic.w	r3, r3, #32
 800ed0c:	6023      	str	r3, [r4, #0]
 800ed0e:	2310      	movs	r3, #16
 800ed10:	e7b0      	b.n	800ec74 <_printf_i+0xfc>
 800ed12:	6823      	ldr	r3, [r4, #0]
 800ed14:	f043 0320 	orr.w	r3, r3, #32
 800ed18:	6023      	str	r3, [r4, #0]
 800ed1a:	2378      	movs	r3, #120	; 0x78
 800ed1c:	4828      	ldr	r0, [pc, #160]	; (800edc0 <_printf_i+0x248>)
 800ed1e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ed22:	e7e3      	b.n	800ecec <_printf_i+0x174>
 800ed24:	065e      	lsls	r6, r3, #25
 800ed26:	bf48      	it	mi
 800ed28:	b2ad      	uxthmi	r5, r5
 800ed2a:	e7e6      	b.n	800ecfa <_printf_i+0x182>
 800ed2c:	4616      	mov	r6, r2
 800ed2e:	e7bb      	b.n	800eca8 <_printf_i+0x130>
 800ed30:	680b      	ldr	r3, [r1, #0]
 800ed32:	6826      	ldr	r6, [r4, #0]
 800ed34:	6960      	ldr	r0, [r4, #20]
 800ed36:	1d1d      	adds	r5, r3, #4
 800ed38:	600d      	str	r5, [r1, #0]
 800ed3a:	0635      	lsls	r5, r6, #24
 800ed3c:	681b      	ldr	r3, [r3, #0]
 800ed3e:	d501      	bpl.n	800ed44 <_printf_i+0x1cc>
 800ed40:	6018      	str	r0, [r3, #0]
 800ed42:	e002      	b.n	800ed4a <_printf_i+0x1d2>
 800ed44:	0671      	lsls	r1, r6, #25
 800ed46:	d5fb      	bpl.n	800ed40 <_printf_i+0x1c8>
 800ed48:	8018      	strh	r0, [r3, #0]
 800ed4a:	2300      	movs	r3, #0
 800ed4c:	6123      	str	r3, [r4, #16]
 800ed4e:	4616      	mov	r6, r2
 800ed50:	e7ba      	b.n	800ecc8 <_printf_i+0x150>
 800ed52:	680b      	ldr	r3, [r1, #0]
 800ed54:	1d1a      	adds	r2, r3, #4
 800ed56:	600a      	str	r2, [r1, #0]
 800ed58:	681e      	ldr	r6, [r3, #0]
 800ed5a:	6862      	ldr	r2, [r4, #4]
 800ed5c:	2100      	movs	r1, #0
 800ed5e:	4630      	mov	r0, r6
 800ed60:	f7f1 fa66 	bl	8000230 <memchr>
 800ed64:	b108      	cbz	r0, 800ed6a <_printf_i+0x1f2>
 800ed66:	1b80      	subs	r0, r0, r6
 800ed68:	6060      	str	r0, [r4, #4]
 800ed6a:	6863      	ldr	r3, [r4, #4]
 800ed6c:	6123      	str	r3, [r4, #16]
 800ed6e:	2300      	movs	r3, #0
 800ed70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ed74:	e7a8      	b.n	800ecc8 <_printf_i+0x150>
 800ed76:	6923      	ldr	r3, [r4, #16]
 800ed78:	4632      	mov	r2, r6
 800ed7a:	4649      	mov	r1, r9
 800ed7c:	4640      	mov	r0, r8
 800ed7e:	47d0      	blx	sl
 800ed80:	3001      	adds	r0, #1
 800ed82:	d0ab      	beq.n	800ecdc <_printf_i+0x164>
 800ed84:	6823      	ldr	r3, [r4, #0]
 800ed86:	079b      	lsls	r3, r3, #30
 800ed88:	d413      	bmi.n	800edb2 <_printf_i+0x23a>
 800ed8a:	68e0      	ldr	r0, [r4, #12]
 800ed8c:	9b03      	ldr	r3, [sp, #12]
 800ed8e:	4298      	cmp	r0, r3
 800ed90:	bfb8      	it	lt
 800ed92:	4618      	movlt	r0, r3
 800ed94:	e7a4      	b.n	800ece0 <_printf_i+0x168>
 800ed96:	2301      	movs	r3, #1
 800ed98:	4632      	mov	r2, r6
 800ed9a:	4649      	mov	r1, r9
 800ed9c:	4640      	mov	r0, r8
 800ed9e:	47d0      	blx	sl
 800eda0:	3001      	adds	r0, #1
 800eda2:	d09b      	beq.n	800ecdc <_printf_i+0x164>
 800eda4:	3501      	adds	r5, #1
 800eda6:	68e3      	ldr	r3, [r4, #12]
 800eda8:	9903      	ldr	r1, [sp, #12]
 800edaa:	1a5b      	subs	r3, r3, r1
 800edac:	42ab      	cmp	r3, r5
 800edae:	dcf2      	bgt.n	800ed96 <_printf_i+0x21e>
 800edb0:	e7eb      	b.n	800ed8a <_printf_i+0x212>
 800edb2:	2500      	movs	r5, #0
 800edb4:	f104 0619 	add.w	r6, r4, #25
 800edb8:	e7f5      	b.n	800eda6 <_printf_i+0x22e>
 800edba:	bf00      	nop
 800edbc:	08012946 	.word	0x08012946
 800edc0:	08012957 	.word	0x08012957

0800edc4 <iprintf>:
 800edc4:	b40f      	push	{r0, r1, r2, r3}
 800edc6:	4b0a      	ldr	r3, [pc, #40]	; (800edf0 <iprintf+0x2c>)
 800edc8:	b513      	push	{r0, r1, r4, lr}
 800edca:	681c      	ldr	r4, [r3, #0]
 800edcc:	b124      	cbz	r4, 800edd8 <iprintf+0x14>
 800edce:	69a3      	ldr	r3, [r4, #24]
 800edd0:	b913      	cbnz	r3, 800edd8 <iprintf+0x14>
 800edd2:	4620      	mov	r0, r4
 800edd4:	f001 f92a 	bl	801002c <__sinit>
 800edd8:	ab05      	add	r3, sp, #20
 800edda:	9a04      	ldr	r2, [sp, #16]
 800eddc:	68a1      	ldr	r1, [r4, #8]
 800edde:	9301      	str	r3, [sp, #4]
 800ede0:	4620      	mov	r0, r4
 800ede2:	f001 fdef 	bl	80109c4 <_vfiprintf_r>
 800ede6:	b002      	add	sp, #8
 800ede8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800edec:	b004      	add	sp, #16
 800edee:	4770      	bx	lr
 800edf0:	20000018 	.word	0x20000018

0800edf4 <_puts_r>:
 800edf4:	b570      	push	{r4, r5, r6, lr}
 800edf6:	460e      	mov	r6, r1
 800edf8:	4605      	mov	r5, r0
 800edfa:	b118      	cbz	r0, 800ee04 <_puts_r+0x10>
 800edfc:	6983      	ldr	r3, [r0, #24]
 800edfe:	b90b      	cbnz	r3, 800ee04 <_puts_r+0x10>
 800ee00:	f001 f914 	bl	801002c <__sinit>
 800ee04:	69ab      	ldr	r3, [r5, #24]
 800ee06:	68ac      	ldr	r4, [r5, #8]
 800ee08:	b913      	cbnz	r3, 800ee10 <_puts_r+0x1c>
 800ee0a:	4628      	mov	r0, r5
 800ee0c:	f001 f90e 	bl	801002c <__sinit>
 800ee10:	4b2c      	ldr	r3, [pc, #176]	; (800eec4 <_puts_r+0xd0>)
 800ee12:	429c      	cmp	r4, r3
 800ee14:	d120      	bne.n	800ee58 <_puts_r+0x64>
 800ee16:	686c      	ldr	r4, [r5, #4]
 800ee18:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ee1a:	07db      	lsls	r3, r3, #31
 800ee1c:	d405      	bmi.n	800ee2a <_puts_r+0x36>
 800ee1e:	89a3      	ldrh	r3, [r4, #12]
 800ee20:	0598      	lsls	r0, r3, #22
 800ee22:	d402      	bmi.n	800ee2a <_puts_r+0x36>
 800ee24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ee26:	f001 f9a4 	bl	8010172 <__retarget_lock_acquire_recursive>
 800ee2a:	89a3      	ldrh	r3, [r4, #12]
 800ee2c:	0719      	lsls	r1, r3, #28
 800ee2e:	d51d      	bpl.n	800ee6c <_puts_r+0x78>
 800ee30:	6923      	ldr	r3, [r4, #16]
 800ee32:	b1db      	cbz	r3, 800ee6c <_puts_r+0x78>
 800ee34:	3e01      	subs	r6, #1
 800ee36:	68a3      	ldr	r3, [r4, #8]
 800ee38:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ee3c:	3b01      	subs	r3, #1
 800ee3e:	60a3      	str	r3, [r4, #8]
 800ee40:	bb39      	cbnz	r1, 800ee92 <_puts_r+0x9e>
 800ee42:	2b00      	cmp	r3, #0
 800ee44:	da38      	bge.n	800eeb8 <_puts_r+0xc4>
 800ee46:	4622      	mov	r2, r4
 800ee48:	210a      	movs	r1, #10
 800ee4a:	4628      	mov	r0, r5
 800ee4c:	f000 f89c 	bl	800ef88 <__swbuf_r>
 800ee50:	3001      	adds	r0, #1
 800ee52:	d011      	beq.n	800ee78 <_puts_r+0x84>
 800ee54:	250a      	movs	r5, #10
 800ee56:	e011      	b.n	800ee7c <_puts_r+0x88>
 800ee58:	4b1b      	ldr	r3, [pc, #108]	; (800eec8 <_puts_r+0xd4>)
 800ee5a:	429c      	cmp	r4, r3
 800ee5c:	d101      	bne.n	800ee62 <_puts_r+0x6e>
 800ee5e:	68ac      	ldr	r4, [r5, #8]
 800ee60:	e7da      	b.n	800ee18 <_puts_r+0x24>
 800ee62:	4b1a      	ldr	r3, [pc, #104]	; (800eecc <_puts_r+0xd8>)
 800ee64:	429c      	cmp	r4, r3
 800ee66:	bf08      	it	eq
 800ee68:	68ec      	ldreq	r4, [r5, #12]
 800ee6a:	e7d5      	b.n	800ee18 <_puts_r+0x24>
 800ee6c:	4621      	mov	r1, r4
 800ee6e:	4628      	mov	r0, r5
 800ee70:	f000 f8dc 	bl	800f02c <__swsetup_r>
 800ee74:	2800      	cmp	r0, #0
 800ee76:	d0dd      	beq.n	800ee34 <_puts_r+0x40>
 800ee78:	f04f 35ff 	mov.w	r5, #4294967295
 800ee7c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ee7e:	07da      	lsls	r2, r3, #31
 800ee80:	d405      	bmi.n	800ee8e <_puts_r+0x9a>
 800ee82:	89a3      	ldrh	r3, [r4, #12]
 800ee84:	059b      	lsls	r3, r3, #22
 800ee86:	d402      	bmi.n	800ee8e <_puts_r+0x9a>
 800ee88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ee8a:	f001 f973 	bl	8010174 <__retarget_lock_release_recursive>
 800ee8e:	4628      	mov	r0, r5
 800ee90:	bd70      	pop	{r4, r5, r6, pc}
 800ee92:	2b00      	cmp	r3, #0
 800ee94:	da04      	bge.n	800eea0 <_puts_r+0xac>
 800ee96:	69a2      	ldr	r2, [r4, #24]
 800ee98:	429a      	cmp	r2, r3
 800ee9a:	dc06      	bgt.n	800eeaa <_puts_r+0xb6>
 800ee9c:	290a      	cmp	r1, #10
 800ee9e:	d004      	beq.n	800eeaa <_puts_r+0xb6>
 800eea0:	6823      	ldr	r3, [r4, #0]
 800eea2:	1c5a      	adds	r2, r3, #1
 800eea4:	6022      	str	r2, [r4, #0]
 800eea6:	7019      	strb	r1, [r3, #0]
 800eea8:	e7c5      	b.n	800ee36 <_puts_r+0x42>
 800eeaa:	4622      	mov	r2, r4
 800eeac:	4628      	mov	r0, r5
 800eeae:	f000 f86b 	bl	800ef88 <__swbuf_r>
 800eeb2:	3001      	adds	r0, #1
 800eeb4:	d1bf      	bne.n	800ee36 <_puts_r+0x42>
 800eeb6:	e7df      	b.n	800ee78 <_puts_r+0x84>
 800eeb8:	6823      	ldr	r3, [r4, #0]
 800eeba:	250a      	movs	r5, #10
 800eebc:	1c5a      	adds	r2, r3, #1
 800eebe:	6022      	str	r2, [r4, #0]
 800eec0:	701d      	strb	r5, [r3, #0]
 800eec2:	e7db      	b.n	800ee7c <_puts_r+0x88>
 800eec4:	08012a1c 	.word	0x08012a1c
 800eec8:	08012a3c 	.word	0x08012a3c
 800eecc:	080129fc 	.word	0x080129fc

0800eed0 <puts>:
 800eed0:	4b02      	ldr	r3, [pc, #8]	; (800eedc <puts+0xc>)
 800eed2:	4601      	mov	r1, r0
 800eed4:	6818      	ldr	r0, [r3, #0]
 800eed6:	f7ff bf8d 	b.w	800edf4 <_puts_r>
 800eeda:	bf00      	nop
 800eedc:	20000018 	.word	0x20000018

0800eee0 <_sbrk_r>:
 800eee0:	b538      	push	{r3, r4, r5, lr}
 800eee2:	4d06      	ldr	r5, [pc, #24]	; (800eefc <_sbrk_r+0x1c>)
 800eee4:	2300      	movs	r3, #0
 800eee6:	4604      	mov	r4, r0
 800eee8:	4608      	mov	r0, r1
 800eeea:	602b      	str	r3, [r5, #0]
 800eeec:	f7f6 fa20 	bl	8005330 <_sbrk>
 800eef0:	1c43      	adds	r3, r0, #1
 800eef2:	d102      	bne.n	800eefa <_sbrk_r+0x1a>
 800eef4:	682b      	ldr	r3, [r5, #0]
 800eef6:	b103      	cbz	r3, 800eefa <_sbrk_r+0x1a>
 800eef8:	6023      	str	r3, [r4, #0]
 800eefa:	bd38      	pop	{r3, r4, r5, pc}
 800eefc:	20005254 	.word	0x20005254

0800ef00 <_raise_r>:
 800ef00:	291f      	cmp	r1, #31
 800ef02:	b538      	push	{r3, r4, r5, lr}
 800ef04:	4604      	mov	r4, r0
 800ef06:	460d      	mov	r5, r1
 800ef08:	d904      	bls.n	800ef14 <_raise_r+0x14>
 800ef0a:	2316      	movs	r3, #22
 800ef0c:	6003      	str	r3, [r0, #0]
 800ef0e:	f04f 30ff 	mov.w	r0, #4294967295
 800ef12:	bd38      	pop	{r3, r4, r5, pc}
 800ef14:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ef16:	b112      	cbz	r2, 800ef1e <_raise_r+0x1e>
 800ef18:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ef1c:	b94b      	cbnz	r3, 800ef32 <_raise_r+0x32>
 800ef1e:	4620      	mov	r0, r4
 800ef20:	f000 f830 	bl	800ef84 <_getpid_r>
 800ef24:	462a      	mov	r2, r5
 800ef26:	4601      	mov	r1, r0
 800ef28:	4620      	mov	r0, r4
 800ef2a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ef2e:	f000 b817 	b.w	800ef60 <_kill_r>
 800ef32:	2b01      	cmp	r3, #1
 800ef34:	d00a      	beq.n	800ef4c <_raise_r+0x4c>
 800ef36:	1c59      	adds	r1, r3, #1
 800ef38:	d103      	bne.n	800ef42 <_raise_r+0x42>
 800ef3a:	2316      	movs	r3, #22
 800ef3c:	6003      	str	r3, [r0, #0]
 800ef3e:	2001      	movs	r0, #1
 800ef40:	e7e7      	b.n	800ef12 <_raise_r+0x12>
 800ef42:	2400      	movs	r4, #0
 800ef44:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ef48:	4628      	mov	r0, r5
 800ef4a:	4798      	blx	r3
 800ef4c:	2000      	movs	r0, #0
 800ef4e:	e7e0      	b.n	800ef12 <_raise_r+0x12>

0800ef50 <raise>:
 800ef50:	4b02      	ldr	r3, [pc, #8]	; (800ef5c <raise+0xc>)
 800ef52:	4601      	mov	r1, r0
 800ef54:	6818      	ldr	r0, [r3, #0]
 800ef56:	f7ff bfd3 	b.w	800ef00 <_raise_r>
 800ef5a:	bf00      	nop
 800ef5c:	20000018 	.word	0x20000018

0800ef60 <_kill_r>:
 800ef60:	b538      	push	{r3, r4, r5, lr}
 800ef62:	4d07      	ldr	r5, [pc, #28]	; (800ef80 <_kill_r+0x20>)
 800ef64:	2300      	movs	r3, #0
 800ef66:	4604      	mov	r4, r0
 800ef68:	4608      	mov	r0, r1
 800ef6a:	4611      	mov	r1, r2
 800ef6c:	602b      	str	r3, [r5, #0]
 800ef6e:	f7f6 f957 	bl	8005220 <_kill>
 800ef72:	1c43      	adds	r3, r0, #1
 800ef74:	d102      	bne.n	800ef7c <_kill_r+0x1c>
 800ef76:	682b      	ldr	r3, [r5, #0]
 800ef78:	b103      	cbz	r3, 800ef7c <_kill_r+0x1c>
 800ef7a:	6023      	str	r3, [r4, #0]
 800ef7c:	bd38      	pop	{r3, r4, r5, pc}
 800ef7e:	bf00      	nop
 800ef80:	20005254 	.word	0x20005254

0800ef84 <_getpid_r>:
 800ef84:	f7f6 b944 	b.w	8005210 <_getpid>

0800ef88 <__swbuf_r>:
 800ef88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef8a:	460e      	mov	r6, r1
 800ef8c:	4614      	mov	r4, r2
 800ef8e:	4605      	mov	r5, r0
 800ef90:	b118      	cbz	r0, 800ef9a <__swbuf_r+0x12>
 800ef92:	6983      	ldr	r3, [r0, #24]
 800ef94:	b90b      	cbnz	r3, 800ef9a <__swbuf_r+0x12>
 800ef96:	f001 f849 	bl	801002c <__sinit>
 800ef9a:	4b21      	ldr	r3, [pc, #132]	; (800f020 <__swbuf_r+0x98>)
 800ef9c:	429c      	cmp	r4, r3
 800ef9e:	d12b      	bne.n	800eff8 <__swbuf_r+0x70>
 800efa0:	686c      	ldr	r4, [r5, #4]
 800efa2:	69a3      	ldr	r3, [r4, #24]
 800efa4:	60a3      	str	r3, [r4, #8]
 800efa6:	89a3      	ldrh	r3, [r4, #12]
 800efa8:	071a      	lsls	r2, r3, #28
 800efaa:	d52f      	bpl.n	800f00c <__swbuf_r+0x84>
 800efac:	6923      	ldr	r3, [r4, #16]
 800efae:	b36b      	cbz	r3, 800f00c <__swbuf_r+0x84>
 800efb0:	6923      	ldr	r3, [r4, #16]
 800efb2:	6820      	ldr	r0, [r4, #0]
 800efb4:	1ac0      	subs	r0, r0, r3
 800efb6:	6963      	ldr	r3, [r4, #20]
 800efb8:	b2f6      	uxtb	r6, r6
 800efba:	4283      	cmp	r3, r0
 800efbc:	4637      	mov	r7, r6
 800efbe:	dc04      	bgt.n	800efca <__swbuf_r+0x42>
 800efc0:	4621      	mov	r1, r4
 800efc2:	4628      	mov	r0, r5
 800efc4:	f000 ff9e 	bl	800ff04 <_fflush_r>
 800efc8:	bb30      	cbnz	r0, 800f018 <__swbuf_r+0x90>
 800efca:	68a3      	ldr	r3, [r4, #8]
 800efcc:	3b01      	subs	r3, #1
 800efce:	60a3      	str	r3, [r4, #8]
 800efd0:	6823      	ldr	r3, [r4, #0]
 800efd2:	1c5a      	adds	r2, r3, #1
 800efd4:	6022      	str	r2, [r4, #0]
 800efd6:	701e      	strb	r6, [r3, #0]
 800efd8:	6963      	ldr	r3, [r4, #20]
 800efda:	3001      	adds	r0, #1
 800efdc:	4283      	cmp	r3, r0
 800efde:	d004      	beq.n	800efea <__swbuf_r+0x62>
 800efe0:	89a3      	ldrh	r3, [r4, #12]
 800efe2:	07db      	lsls	r3, r3, #31
 800efe4:	d506      	bpl.n	800eff4 <__swbuf_r+0x6c>
 800efe6:	2e0a      	cmp	r6, #10
 800efe8:	d104      	bne.n	800eff4 <__swbuf_r+0x6c>
 800efea:	4621      	mov	r1, r4
 800efec:	4628      	mov	r0, r5
 800efee:	f000 ff89 	bl	800ff04 <_fflush_r>
 800eff2:	b988      	cbnz	r0, 800f018 <__swbuf_r+0x90>
 800eff4:	4638      	mov	r0, r7
 800eff6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eff8:	4b0a      	ldr	r3, [pc, #40]	; (800f024 <__swbuf_r+0x9c>)
 800effa:	429c      	cmp	r4, r3
 800effc:	d101      	bne.n	800f002 <__swbuf_r+0x7a>
 800effe:	68ac      	ldr	r4, [r5, #8]
 800f000:	e7cf      	b.n	800efa2 <__swbuf_r+0x1a>
 800f002:	4b09      	ldr	r3, [pc, #36]	; (800f028 <__swbuf_r+0xa0>)
 800f004:	429c      	cmp	r4, r3
 800f006:	bf08      	it	eq
 800f008:	68ec      	ldreq	r4, [r5, #12]
 800f00a:	e7ca      	b.n	800efa2 <__swbuf_r+0x1a>
 800f00c:	4621      	mov	r1, r4
 800f00e:	4628      	mov	r0, r5
 800f010:	f000 f80c 	bl	800f02c <__swsetup_r>
 800f014:	2800      	cmp	r0, #0
 800f016:	d0cb      	beq.n	800efb0 <__swbuf_r+0x28>
 800f018:	f04f 37ff 	mov.w	r7, #4294967295
 800f01c:	e7ea      	b.n	800eff4 <__swbuf_r+0x6c>
 800f01e:	bf00      	nop
 800f020:	08012a1c 	.word	0x08012a1c
 800f024:	08012a3c 	.word	0x08012a3c
 800f028:	080129fc 	.word	0x080129fc

0800f02c <__swsetup_r>:
 800f02c:	4b32      	ldr	r3, [pc, #200]	; (800f0f8 <__swsetup_r+0xcc>)
 800f02e:	b570      	push	{r4, r5, r6, lr}
 800f030:	681d      	ldr	r5, [r3, #0]
 800f032:	4606      	mov	r6, r0
 800f034:	460c      	mov	r4, r1
 800f036:	b125      	cbz	r5, 800f042 <__swsetup_r+0x16>
 800f038:	69ab      	ldr	r3, [r5, #24]
 800f03a:	b913      	cbnz	r3, 800f042 <__swsetup_r+0x16>
 800f03c:	4628      	mov	r0, r5
 800f03e:	f000 fff5 	bl	801002c <__sinit>
 800f042:	4b2e      	ldr	r3, [pc, #184]	; (800f0fc <__swsetup_r+0xd0>)
 800f044:	429c      	cmp	r4, r3
 800f046:	d10f      	bne.n	800f068 <__swsetup_r+0x3c>
 800f048:	686c      	ldr	r4, [r5, #4]
 800f04a:	89a3      	ldrh	r3, [r4, #12]
 800f04c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f050:	0719      	lsls	r1, r3, #28
 800f052:	d42c      	bmi.n	800f0ae <__swsetup_r+0x82>
 800f054:	06dd      	lsls	r5, r3, #27
 800f056:	d411      	bmi.n	800f07c <__swsetup_r+0x50>
 800f058:	2309      	movs	r3, #9
 800f05a:	6033      	str	r3, [r6, #0]
 800f05c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800f060:	81a3      	strh	r3, [r4, #12]
 800f062:	f04f 30ff 	mov.w	r0, #4294967295
 800f066:	e03e      	b.n	800f0e6 <__swsetup_r+0xba>
 800f068:	4b25      	ldr	r3, [pc, #148]	; (800f100 <__swsetup_r+0xd4>)
 800f06a:	429c      	cmp	r4, r3
 800f06c:	d101      	bne.n	800f072 <__swsetup_r+0x46>
 800f06e:	68ac      	ldr	r4, [r5, #8]
 800f070:	e7eb      	b.n	800f04a <__swsetup_r+0x1e>
 800f072:	4b24      	ldr	r3, [pc, #144]	; (800f104 <__swsetup_r+0xd8>)
 800f074:	429c      	cmp	r4, r3
 800f076:	bf08      	it	eq
 800f078:	68ec      	ldreq	r4, [r5, #12]
 800f07a:	e7e6      	b.n	800f04a <__swsetup_r+0x1e>
 800f07c:	0758      	lsls	r0, r3, #29
 800f07e:	d512      	bpl.n	800f0a6 <__swsetup_r+0x7a>
 800f080:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f082:	b141      	cbz	r1, 800f096 <__swsetup_r+0x6a>
 800f084:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f088:	4299      	cmp	r1, r3
 800f08a:	d002      	beq.n	800f092 <__swsetup_r+0x66>
 800f08c:	4630      	mov	r0, r6
 800f08e:	f7ff f985 	bl	800e39c <_free_r>
 800f092:	2300      	movs	r3, #0
 800f094:	6363      	str	r3, [r4, #52]	; 0x34
 800f096:	89a3      	ldrh	r3, [r4, #12]
 800f098:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f09c:	81a3      	strh	r3, [r4, #12]
 800f09e:	2300      	movs	r3, #0
 800f0a0:	6063      	str	r3, [r4, #4]
 800f0a2:	6923      	ldr	r3, [r4, #16]
 800f0a4:	6023      	str	r3, [r4, #0]
 800f0a6:	89a3      	ldrh	r3, [r4, #12]
 800f0a8:	f043 0308 	orr.w	r3, r3, #8
 800f0ac:	81a3      	strh	r3, [r4, #12]
 800f0ae:	6923      	ldr	r3, [r4, #16]
 800f0b0:	b94b      	cbnz	r3, 800f0c6 <__swsetup_r+0x9a>
 800f0b2:	89a3      	ldrh	r3, [r4, #12]
 800f0b4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f0b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f0bc:	d003      	beq.n	800f0c6 <__swsetup_r+0x9a>
 800f0be:	4621      	mov	r1, r4
 800f0c0:	4630      	mov	r0, r6
 800f0c2:	f001 f87d 	bl	80101c0 <__smakebuf_r>
 800f0c6:	89a0      	ldrh	r0, [r4, #12]
 800f0c8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f0cc:	f010 0301 	ands.w	r3, r0, #1
 800f0d0:	d00a      	beq.n	800f0e8 <__swsetup_r+0xbc>
 800f0d2:	2300      	movs	r3, #0
 800f0d4:	60a3      	str	r3, [r4, #8]
 800f0d6:	6963      	ldr	r3, [r4, #20]
 800f0d8:	425b      	negs	r3, r3
 800f0da:	61a3      	str	r3, [r4, #24]
 800f0dc:	6923      	ldr	r3, [r4, #16]
 800f0de:	b943      	cbnz	r3, 800f0f2 <__swsetup_r+0xc6>
 800f0e0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800f0e4:	d1ba      	bne.n	800f05c <__swsetup_r+0x30>
 800f0e6:	bd70      	pop	{r4, r5, r6, pc}
 800f0e8:	0781      	lsls	r1, r0, #30
 800f0ea:	bf58      	it	pl
 800f0ec:	6963      	ldrpl	r3, [r4, #20]
 800f0ee:	60a3      	str	r3, [r4, #8]
 800f0f0:	e7f4      	b.n	800f0dc <__swsetup_r+0xb0>
 800f0f2:	2000      	movs	r0, #0
 800f0f4:	e7f7      	b.n	800f0e6 <__swsetup_r+0xba>
 800f0f6:	bf00      	nop
 800f0f8:	20000018 	.word	0x20000018
 800f0fc:	08012a1c 	.word	0x08012a1c
 800f100:	08012a3c 	.word	0x08012a3c
 800f104:	080129fc 	.word	0x080129fc

0800f108 <quorem>:
 800f108:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f10c:	6903      	ldr	r3, [r0, #16]
 800f10e:	690c      	ldr	r4, [r1, #16]
 800f110:	42a3      	cmp	r3, r4
 800f112:	4607      	mov	r7, r0
 800f114:	f2c0 8081 	blt.w	800f21a <quorem+0x112>
 800f118:	3c01      	subs	r4, #1
 800f11a:	f101 0814 	add.w	r8, r1, #20
 800f11e:	f100 0514 	add.w	r5, r0, #20
 800f122:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f126:	9301      	str	r3, [sp, #4]
 800f128:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f12c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f130:	3301      	adds	r3, #1
 800f132:	429a      	cmp	r2, r3
 800f134:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800f138:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f13c:	fbb2 f6f3 	udiv	r6, r2, r3
 800f140:	d331      	bcc.n	800f1a6 <quorem+0x9e>
 800f142:	f04f 0e00 	mov.w	lr, #0
 800f146:	4640      	mov	r0, r8
 800f148:	46ac      	mov	ip, r5
 800f14a:	46f2      	mov	sl, lr
 800f14c:	f850 2b04 	ldr.w	r2, [r0], #4
 800f150:	b293      	uxth	r3, r2
 800f152:	fb06 e303 	mla	r3, r6, r3, lr
 800f156:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800f15a:	b29b      	uxth	r3, r3
 800f15c:	ebaa 0303 	sub.w	r3, sl, r3
 800f160:	0c12      	lsrs	r2, r2, #16
 800f162:	f8dc a000 	ldr.w	sl, [ip]
 800f166:	fb06 e202 	mla	r2, r6, r2, lr
 800f16a:	fa13 f38a 	uxtah	r3, r3, sl
 800f16e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800f172:	fa1f fa82 	uxth.w	sl, r2
 800f176:	f8dc 2000 	ldr.w	r2, [ip]
 800f17a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800f17e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f182:	b29b      	uxth	r3, r3
 800f184:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f188:	4581      	cmp	r9, r0
 800f18a:	f84c 3b04 	str.w	r3, [ip], #4
 800f18e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800f192:	d2db      	bcs.n	800f14c <quorem+0x44>
 800f194:	f855 300b 	ldr.w	r3, [r5, fp]
 800f198:	b92b      	cbnz	r3, 800f1a6 <quorem+0x9e>
 800f19a:	9b01      	ldr	r3, [sp, #4]
 800f19c:	3b04      	subs	r3, #4
 800f19e:	429d      	cmp	r5, r3
 800f1a0:	461a      	mov	r2, r3
 800f1a2:	d32e      	bcc.n	800f202 <quorem+0xfa>
 800f1a4:	613c      	str	r4, [r7, #16]
 800f1a6:	4638      	mov	r0, r7
 800f1a8:	f001 fad4 	bl	8010754 <__mcmp>
 800f1ac:	2800      	cmp	r0, #0
 800f1ae:	db24      	blt.n	800f1fa <quorem+0xf2>
 800f1b0:	3601      	adds	r6, #1
 800f1b2:	4628      	mov	r0, r5
 800f1b4:	f04f 0c00 	mov.w	ip, #0
 800f1b8:	f858 2b04 	ldr.w	r2, [r8], #4
 800f1bc:	f8d0 e000 	ldr.w	lr, [r0]
 800f1c0:	b293      	uxth	r3, r2
 800f1c2:	ebac 0303 	sub.w	r3, ip, r3
 800f1c6:	0c12      	lsrs	r2, r2, #16
 800f1c8:	fa13 f38e 	uxtah	r3, r3, lr
 800f1cc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800f1d0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f1d4:	b29b      	uxth	r3, r3
 800f1d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f1da:	45c1      	cmp	r9, r8
 800f1dc:	f840 3b04 	str.w	r3, [r0], #4
 800f1e0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800f1e4:	d2e8      	bcs.n	800f1b8 <quorem+0xb0>
 800f1e6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f1ea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f1ee:	b922      	cbnz	r2, 800f1fa <quorem+0xf2>
 800f1f0:	3b04      	subs	r3, #4
 800f1f2:	429d      	cmp	r5, r3
 800f1f4:	461a      	mov	r2, r3
 800f1f6:	d30a      	bcc.n	800f20e <quorem+0x106>
 800f1f8:	613c      	str	r4, [r7, #16]
 800f1fa:	4630      	mov	r0, r6
 800f1fc:	b003      	add	sp, #12
 800f1fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f202:	6812      	ldr	r2, [r2, #0]
 800f204:	3b04      	subs	r3, #4
 800f206:	2a00      	cmp	r2, #0
 800f208:	d1cc      	bne.n	800f1a4 <quorem+0x9c>
 800f20a:	3c01      	subs	r4, #1
 800f20c:	e7c7      	b.n	800f19e <quorem+0x96>
 800f20e:	6812      	ldr	r2, [r2, #0]
 800f210:	3b04      	subs	r3, #4
 800f212:	2a00      	cmp	r2, #0
 800f214:	d1f0      	bne.n	800f1f8 <quorem+0xf0>
 800f216:	3c01      	subs	r4, #1
 800f218:	e7eb      	b.n	800f1f2 <quorem+0xea>
 800f21a:	2000      	movs	r0, #0
 800f21c:	e7ee      	b.n	800f1fc <quorem+0xf4>
	...

0800f220 <_dtoa_r>:
 800f220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f224:	ed2d 8b02 	vpush	{d8}
 800f228:	ec57 6b10 	vmov	r6, r7, d0
 800f22c:	b095      	sub	sp, #84	; 0x54
 800f22e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800f230:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800f234:	9105      	str	r1, [sp, #20]
 800f236:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800f23a:	4604      	mov	r4, r0
 800f23c:	9209      	str	r2, [sp, #36]	; 0x24
 800f23e:	930f      	str	r3, [sp, #60]	; 0x3c
 800f240:	b975      	cbnz	r5, 800f260 <_dtoa_r+0x40>
 800f242:	2010      	movs	r0, #16
 800f244:	f7ff f88c 	bl	800e360 <malloc>
 800f248:	4602      	mov	r2, r0
 800f24a:	6260      	str	r0, [r4, #36]	; 0x24
 800f24c:	b920      	cbnz	r0, 800f258 <_dtoa_r+0x38>
 800f24e:	4bb2      	ldr	r3, [pc, #712]	; (800f518 <_dtoa_r+0x2f8>)
 800f250:	21ea      	movs	r1, #234	; 0xea
 800f252:	48b2      	ldr	r0, [pc, #712]	; (800f51c <_dtoa_r+0x2fc>)
 800f254:	f001 fd3c 	bl	8010cd0 <__assert_func>
 800f258:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f25c:	6005      	str	r5, [r0, #0]
 800f25e:	60c5      	str	r5, [r0, #12]
 800f260:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f262:	6819      	ldr	r1, [r3, #0]
 800f264:	b151      	cbz	r1, 800f27c <_dtoa_r+0x5c>
 800f266:	685a      	ldr	r2, [r3, #4]
 800f268:	604a      	str	r2, [r1, #4]
 800f26a:	2301      	movs	r3, #1
 800f26c:	4093      	lsls	r3, r2
 800f26e:	608b      	str	r3, [r1, #8]
 800f270:	4620      	mov	r0, r4
 800f272:	f001 f831 	bl	80102d8 <_Bfree>
 800f276:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f278:	2200      	movs	r2, #0
 800f27a:	601a      	str	r2, [r3, #0]
 800f27c:	1e3b      	subs	r3, r7, #0
 800f27e:	bfb9      	ittee	lt
 800f280:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800f284:	9303      	strlt	r3, [sp, #12]
 800f286:	2300      	movge	r3, #0
 800f288:	f8c8 3000 	strge.w	r3, [r8]
 800f28c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800f290:	4ba3      	ldr	r3, [pc, #652]	; (800f520 <_dtoa_r+0x300>)
 800f292:	bfbc      	itt	lt
 800f294:	2201      	movlt	r2, #1
 800f296:	f8c8 2000 	strlt.w	r2, [r8]
 800f29a:	ea33 0309 	bics.w	r3, r3, r9
 800f29e:	d11b      	bne.n	800f2d8 <_dtoa_r+0xb8>
 800f2a0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f2a2:	f242 730f 	movw	r3, #9999	; 0x270f
 800f2a6:	6013      	str	r3, [r2, #0]
 800f2a8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f2ac:	4333      	orrs	r3, r6
 800f2ae:	f000 857a 	beq.w	800fda6 <_dtoa_r+0xb86>
 800f2b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f2b4:	b963      	cbnz	r3, 800f2d0 <_dtoa_r+0xb0>
 800f2b6:	4b9b      	ldr	r3, [pc, #620]	; (800f524 <_dtoa_r+0x304>)
 800f2b8:	e024      	b.n	800f304 <_dtoa_r+0xe4>
 800f2ba:	4b9b      	ldr	r3, [pc, #620]	; (800f528 <_dtoa_r+0x308>)
 800f2bc:	9300      	str	r3, [sp, #0]
 800f2be:	3308      	adds	r3, #8
 800f2c0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f2c2:	6013      	str	r3, [r2, #0]
 800f2c4:	9800      	ldr	r0, [sp, #0]
 800f2c6:	b015      	add	sp, #84	; 0x54
 800f2c8:	ecbd 8b02 	vpop	{d8}
 800f2cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f2d0:	4b94      	ldr	r3, [pc, #592]	; (800f524 <_dtoa_r+0x304>)
 800f2d2:	9300      	str	r3, [sp, #0]
 800f2d4:	3303      	adds	r3, #3
 800f2d6:	e7f3      	b.n	800f2c0 <_dtoa_r+0xa0>
 800f2d8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f2dc:	2200      	movs	r2, #0
 800f2de:	ec51 0b17 	vmov	r0, r1, d7
 800f2e2:	2300      	movs	r3, #0
 800f2e4:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800f2e8:	f7f1 fc16 	bl	8000b18 <__aeabi_dcmpeq>
 800f2ec:	4680      	mov	r8, r0
 800f2ee:	b158      	cbz	r0, 800f308 <_dtoa_r+0xe8>
 800f2f0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f2f2:	2301      	movs	r3, #1
 800f2f4:	6013      	str	r3, [r2, #0]
 800f2f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f2f8:	2b00      	cmp	r3, #0
 800f2fa:	f000 8551 	beq.w	800fda0 <_dtoa_r+0xb80>
 800f2fe:	488b      	ldr	r0, [pc, #556]	; (800f52c <_dtoa_r+0x30c>)
 800f300:	6018      	str	r0, [r3, #0]
 800f302:	1e43      	subs	r3, r0, #1
 800f304:	9300      	str	r3, [sp, #0]
 800f306:	e7dd      	b.n	800f2c4 <_dtoa_r+0xa4>
 800f308:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800f30c:	aa12      	add	r2, sp, #72	; 0x48
 800f30e:	a913      	add	r1, sp, #76	; 0x4c
 800f310:	4620      	mov	r0, r4
 800f312:	f001 fac3 	bl	801089c <__d2b>
 800f316:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f31a:	4683      	mov	fp, r0
 800f31c:	2d00      	cmp	r5, #0
 800f31e:	d07c      	beq.n	800f41a <_dtoa_r+0x1fa>
 800f320:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f322:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800f326:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f32a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800f32e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800f332:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800f336:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800f33a:	4b7d      	ldr	r3, [pc, #500]	; (800f530 <_dtoa_r+0x310>)
 800f33c:	2200      	movs	r2, #0
 800f33e:	4630      	mov	r0, r6
 800f340:	4639      	mov	r1, r7
 800f342:	f7f0 ffc9 	bl	80002d8 <__aeabi_dsub>
 800f346:	a36e      	add	r3, pc, #440	; (adr r3, 800f500 <_dtoa_r+0x2e0>)
 800f348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f34c:	f7f1 f97c 	bl	8000648 <__aeabi_dmul>
 800f350:	a36d      	add	r3, pc, #436	; (adr r3, 800f508 <_dtoa_r+0x2e8>)
 800f352:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f356:	f7f0 ffc1 	bl	80002dc <__adddf3>
 800f35a:	4606      	mov	r6, r0
 800f35c:	4628      	mov	r0, r5
 800f35e:	460f      	mov	r7, r1
 800f360:	f7f1 f908 	bl	8000574 <__aeabi_i2d>
 800f364:	a36a      	add	r3, pc, #424	; (adr r3, 800f510 <_dtoa_r+0x2f0>)
 800f366:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f36a:	f7f1 f96d 	bl	8000648 <__aeabi_dmul>
 800f36e:	4602      	mov	r2, r0
 800f370:	460b      	mov	r3, r1
 800f372:	4630      	mov	r0, r6
 800f374:	4639      	mov	r1, r7
 800f376:	f7f0 ffb1 	bl	80002dc <__adddf3>
 800f37a:	4606      	mov	r6, r0
 800f37c:	460f      	mov	r7, r1
 800f37e:	f7f1 fc13 	bl	8000ba8 <__aeabi_d2iz>
 800f382:	2200      	movs	r2, #0
 800f384:	4682      	mov	sl, r0
 800f386:	2300      	movs	r3, #0
 800f388:	4630      	mov	r0, r6
 800f38a:	4639      	mov	r1, r7
 800f38c:	f7f1 fbce 	bl	8000b2c <__aeabi_dcmplt>
 800f390:	b148      	cbz	r0, 800f3a6 <_dtoa_r+0x186>
 800f392:	4650      	mov	r0, sl
 800f394:	f7f1 f8ee 	bl	8000574 <__aeabi_i2d>
 800f398:	4632      	mov	r2, r6
 800f39a:	463b      	mov	r3, r7
 800f39c:	f7f1 fbbc 	bl	8000b18 <__aeabi_dcmpeq>
 800f3a0:	b908      	cbnz	r0, 800f3a6 <_dtoa_r+0x186>
 800f3a2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f3a6:	f1ba 0f16 	cmp.w	sl, #22
 800f3aa:	d854      	bhi.n	800f456 <_dtoa_r+0x236>
 800f3ac:	4b61      	ldr	r3, [pc, #388]	; (800f534 <_dtoa_r+0x314>)
 800f3ae:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800f3b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3b6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f3ba:	f7f1 fbb7 	bl	8000b2c <__aeabi_dcmplt>
 800f3be:	2800      	cmp	r0, #0
 800f3c0:	d04b      	beq.n	800f45a <_dtoa_r+0x23a>
 800f3c2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f3c6:	2300      	movs	r3, #0
 800f3c8:	930e      	str	r3, [sp, #56]	; 0x38
 800f3ca:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f3cc:	1b5d      	subs	r5, r3, r5
 800f3ce:	1e6b      	subs	r3, r5, #1
 800f3d0:	9304      	str	r3, [sp, #16]
 800f3d2:	bf43      	ittte	mi
 800f3d4:	2300      	movmi	r3, #0
 800f3d6:	f1c5 0801 	rsbmi	r8, r5, #1
 800f3da:	9304      	strmi	r3, [sp, #16]
 800f3dc:	f04f 0800 	movpl.w	r8, #0
 800f3e0:	f1ba 0f00 	cmp.w	sl, #0
 800f3e4:	db3b      	blt.n	800f45e <_dtoa_r+0x23e>
 800f3e6:	9b04      	ldr	r3, [sp, #16]
 800f3e8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800f3ec:	4453      	add	r3, sl
 800f3ee:	9304      	str	r3, [sp, #16]
 800f3f0:	2300      	movs	r3, #0
 800f3f2:	9306      	str	r3, [sp, #24]
 800f3f4:	9b05      	ldr	r3, [sp, #20]
 800f3f6:	2b09      	cmp	r3, #9
 800f3f8:	d869      	bhi.n	800f4ce <_dtoa_r+0x2ae>
 800f3fa:	2b05      	cmp	r3, #5
 800f3fc:	bfc4      	itt	gt
 800f3fe:	3b04      	subgt	r3, #4
 800f400:	9305      	strgt	r3, [sp, #20]
 800f402:	9b05      	ldr	r3, [sp, #20]
 800f404:	f1a3 0302 	sub.w	r3, r3, #2
 800f408:	bfcc      	ite	gt
 800f40a:	2500      	movgt	r5, #0
 800f40c:	2501      	movle	r5, #1
 800f40e:	2b03      	cmp	r3, #3
 800f410:	d869      	bhi.n	800f4e6 <_dtoa_r+0x2c6>
 800f412:	e8df f003 	tbb	[pc, r3]
 800f416:	4e2c      	.short	0x4e2c
 800f418:	5a4c      	.short	0x5a4c
 800f41a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800f41e:	441d      	add	r5, r3
 800f420:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800f424:	2b20      	cmp	r3, #32
 800f426:	bfc1      	itttt	gt
 800f428:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800f42c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800f430:	fa09 f303 	lslgt.w	r3, r9, r3
 800f434:	fa26 f000 	lsrgt.w	r0, r6, r0
 800f438:	bfda      	itte	le
 800f43a:	f1c3 0320 	rsble	r3, r3, #32
 800f43e:	fa06 f003 	lslle.w	r0, r6, r3
 800f442:	4318      	orrgt	r0, r3
 800f444:	f7f1 f886 	bl	8000554 <__aeabi_ui2d>
 800f448:	2301      	movs	r3, #1
 800f44a:	4606      	mov	r6, r0
 800f44c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800f450:	3d01      	subs	r5, #1
 800f452:	9310      	str	r3, [sp, #64]	; 0x40
 800f454:	e771      	b.n	800f33a <_dtoa_r+0x11a>
 800f456:	2301      	movs	r3, #1
 800f458:	e7b6      	b.n	800f3c8 <_dtoa_r+0x1a8>
 800f45a:	900e      	str	r0, [sp, #56]	; 0x38
 800f45c:	e7b5      	b.n	800f3ca <_dtoa_r+0x1aa>
 800f45e:	f1ca 0300 	rsb	r3, sl, #0
 800f462:	9306      	str	r3, [sp, #24]
 800f464:	2300      	movs	r3, #0
 800f466:	eba8 080a 	sub.w	r8, r8, sl
 800f46a:	930d      	str	r3, [sp, #52]	; 0x34
 800f46c:	e7c2      	b.n	800f3f4 <_dtoa_r+0x1d4>
 800f46e:	2300      	movs	r3, #0
 800f470:	9308      	str	r3, [sp, #32]
 800f472:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f474:	2b00      	cmp	r3, #0
 800f476:	dc39      	bgt.n	800f4ec <_dtoa_r+0x2cc>
 800f478:	f04f 0901 	mov.w	r9, #1
 800f47c:	f8cd 9004 	str.w	r9, [sp, #4]
 800f480:	464b      	mov	r3, r9
 800f482:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800f486:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800f488:	2200      	movs	r2, #0
 800f48a:	6042      	str	r2, [r0, #4]
 800f48c:	2204      	movs	r2, #4
 800f48e:	f102 0614 	add.w	r6, r2, #20
 800f492:	429e      	cmp	r6, r3
 800f494:	6841      	ldr	r1, [r0, #4]
 800f496:	d92f      	bls.n	800f4f8 <_dtoa_r+0x2d8>
 800f498:	4620      	mov	r0, r4
 800f49a:	f000 fedd 	bl	8010258 <_Balloc>
 800f49e:	9000      	str	r0, [sp, #0]
 800f4a0:	2800      	cmp	r0, #0
 800f4a2:	d14b      	bne.n	800f53c <_dtoa_r+0x31c>
 800f4a4:	4b24      	ldr	r3, [pc, #144]	; (800f538 <_dtoa_r+0x318>)
 800f4a6:	4602      	mov	r2, r0
 800f4a8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800f4ac:	e6d1      	b.n	800f252 <_dtoa_r+0x32>
 800f4ae:	2301      	movs	r3, #1
 800f4b0:	e7de      	b.n	800f470 <_dtoa_r+0x250>
 800f4b2:	2300      	movs	r3, #0
 800f4b4:	9308      	str	r3, [sp, #32]
 800f4b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f4b8:	eb0a 0903 	add.w	r9, sl, r3
 800f4bc:	f109 0301 	add.w	r3, r9, #1
 800f4c0:	2b01      	cmp	r3, #1
 800f4c2:	9301      	str	r3, [sp, #4]
 800f4c4:	bfb8      	it	lt
 800f4c6:	2301      	movlt	r3, #1
 800f4c8:	e7dd      	b.n	800f486 <_dtoa_r+0x266>
 800f4ca:	2301      	movs	r3, #1
 800f4cc:	e7f2      	b.n	800f4b4 <_dtoa_r+0x294>
 800f4ce:	2501      	movs	r5, #1
 800f4d0:	2300      	movs	r3, #0
 800f4d2:	9305      	str	r3, [sp, #20]
 800f4d4:	9508      	str	r5, [sp, #32]
 800f4d6:	f04f 39ff 	mov.w	r9, #4294967295
 800f4da:	2200      	movs	r2, #0
 800f4dc:	f8cd 9004 	str.w	r9, [sp, #4]
 800f4e0:	2312      	movs	r3, #18
 800f4e2:	9209      	str	r2, [sp, #36]	; 0x24
 800f4e4:	e7cf      	b.n	800f486 <_dtoa_r+0x266>
 800f4e6:	2301      	movs	r3, #1
 800f4e8:	9308      	str	r3, [sp, #32]
 800f4ea:	e7f4      	b.n	800f4d6 <_dtoa_r+0x2b6>
 800f4ec:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800f4f0:	f8cd 9004 	str.w	r9, [sp, #4]
 800f4f4:	464b      	mov	r3, r9
 800f4f6:	e7c6      	b.n	800f486 <_dtoa_r+0x266>
 800f4f8:	3101      	adds	r1, #1
 800f4fa:	6041      	str	r1, [r0, #4]
 800f4fc:	0052      	lsls	r2, r2, #1
 800f4fe:	e7c6      	b.n	800f48e <_dtoa_r+0x26e>
 800f500:	636f4361 	.word	0x636f4361
 800f504:	3fd287a7 	.word	0x3fd287a7
 800f508:	8b60c8b3 	.word	0x8b60c8b3
 800f50c:	3fc68a28 	.word	0x3fc68a28
 800f510:	509f79fb 	.word	0x509f79fb
 800f514:	3fd34413 	.word	0x3fd34413
 800f518:	08012975 	.word	0x08012975
 800f51c:	0801298c 	.word	0x0801298c
 800f520:	7ff00000 	.word	0x7ff00000
 800f524:	08012971 	.word	0x08012971
 800f528:	08012968 	.word	0x08012968
 800f52c:	08012945 	.word	0x08012945
 800f530:	3ff80000 	.word	0x3ff80000
 800f534:	08012ae8 	.word	0x08012ae8
 800f538:	080129eb 	.word	0x080129eb
 800f53c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f53e:	9a00      	ldr	r2, [sp, #0]
 800f540:	601a      	str	r2, [r3, #0]
 800f542:	9b01      	ldr	r3, [sp, #4]
 800f544:	2b0e      	cmp	r3, #14
 800f546:	f200 80ad 	bhi.w	800f6a4 <_dtoa_r+0x484>
 800f54a:	2d00      	cmp	r5, #0
 800f54c:	f000 80aa 	beq.w	800f6a4 <_dtoa_r+0x484>
 800f550:	f1ba 0f00 	cmp.w	sl, #0
 800f554:	dd36      	ble.n	800f5c4 <_dtoa_r+0x3a4>
 800f556:	4ac3      	ldr	r2, [pc, #780]	; (800f864 <_dtoa_r+0x644>)
 800f558:	f00a 030f 	and.w	r3, sl, #15
 800f55c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800f560:	ed93 7b00 	vldr	d7, [r3]
 800f564:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800f568:	ea4f 172a 	mov.w	r7, sl, asr #4
 800f56c:	eeb0 8a47 	vmov.f32	s16, s14
 800f570:	eef0 8a67 	vmov.f32	s17, s15
 800f574:	d016      	beq.n	800f5a4 <_dtoa_r+0x384>
 800f576:	4bbc      	ldr	r3, [pc, #752]	; (800f868 <_dtoa_r+0x648>)
 800f578:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f57c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f580:	f7f1 f98c 	bl	800089c <__aeabi_ddiv>
 800f584:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f588:	f007 070f 	and.w	r7, r7, #15
 800f58c:	2503      	movs	r5, #3
 800f58e:	4eb6      	ldr	r6, [pc, #728]	; (800f868 <_dtoa_r+0x648>)
 800f590:	b957      	cbnz	r7, 800f5a8 <_dtoa_r+0x388>
 800f592:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f596:	ec53 2b18 	vmov	r2, r3, d8
 800f59a:	f7f1 f97f 	bl	800089c <__aeabi_ddiv>
 800f59e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f5a2:	e029      	b.n	800f5f8 <_dtoa_r+0x3d8>
 800f5a4:	2502      	movs	r5, #2
 800f5a6:	e7f2      	b.n	800f58e <_dtoa_r+0x36e>
 800f5a8:	07f9      	lsls	r1, r7, #31
 800f5aa:	d508      	bpl.n	800f5be <_dtoa_r+0x39e>
 800f5ac:	ec51 0b18 	vmov	r0, r1, d8
 800f5b0:	e9d6 2300 	ldrd	r2, r3, [r6]
 800f5b4:	f7f1 f848 	bl	8000648 <__aeabi_dmul>
 800f5b8:	ec41 0b18 	vmov	d8, r0, r1
 800f5bc:	3501      	adds	r5, #1
 800f5be:	107f      	asrs	r7, r7, #1
 800f5c0:	3608      	adds	r6, #8
 800f5c2:	e7e5      	b.n	800f590 <_dtoa_r+0x370>
 800f5c4:	f000 80a6 	beq.w	800f714 <_dtoa_r+0x4f4>
 800f5c8:	f1ca 0600 	rsb	r6, sl, #0
 800f5cc:	4ba5      	ldr	r3, [pc, #660]	; (800f864 <_dtoa_r+0x644>)
 800f5ce:	4fa6      	ldr	r7, [pc, #664]	; (800f868 <_dtoa_r+0x648>)
 800f5d0:	f006 020f 	and.w	r2, r6, #15
 800f5d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f5d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5dc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f5e0:	f7f1 f832 	bl	8000648 <__aeabi_dmul>
 800f5e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f5e8:	1136      	asrs	r6, r6, #4
 800f5ea:	2300      	movs	r3, #0
 800f5ec:	2502      	movs	r5, #2
 800f5ee:	2e00      	cmp	r6, #0
 800f5f0:	f040 8085 	bne.w	800f6fe <_dtoa_r+0x4de>
 800f5f4:	2b00      	cmp	r3, #0
 800f5f6:	d1d2      	bne.n	800f59e <_dtoa_r+0x37e>
 800f5f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f5fa:	2b00      	cmp	r3, #0
 800f5fc:	f000 808c 	beq.w	800f718 <_dtoa_r+0x4f8>
 800f600:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800f604:	4b99      	ldr	r3, [pc, #612]	; (800f86c <_dtoa_r+0x64c>)
 800f606:	2200      	movs	r2, #0
 800f608:	4630      	mov	r0, r6
 800f60a:	4639      	mov	r1, r7
 800f60c:	f7f1 fa8e 	bl	8000b2c <__aeabi_dcmplt>
 800f610:	2800      	cmp	r0, #0
 800f612:	f000 8081 	beq.w	800f718 <_dtoa_r+0x4f8>
 800f616:	9b01      	ldr	r3, [sp, #4]
 800f618:	2b00      	cmp	r3, #0
 800f61a:	d07d      	beq.n	800f718 <_dtoa_r+0x4f8>
 800f61c:	f1b9 0f00 	cmp.w	r9, #0
 800f620:	dd3c      	ble.n	800f69c <_dtoa_r+0x47c>
 800f622:	f10a 33ff 	add.w	r3, sl, #4294967295
 800f626:	9307      	str	r3, [sp, #28]
 800f628:	2200      	movs	r2, #0
 800f62a:	4b91      	ldr	r3, [pc, #580]	; (800f870 <_dtoa_r+0x650>)
 800f62c:	4630      	mov	r0, r6
 800f62e:	4639      	mov	r1, r7
 800f630:	f7f1 f80a 	bl	8000648 <__aeabi_dmul>
 800f634:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f638:	3501      	adds	r5, #1
 800f63a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800f63e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800f642:	4628      	mov	r0, r5
 800f644:	f7f0 ff96 	bl	8000574 <__aeabi_i2d>
 800f648:	4632      	mov	r2, r6
 800f64a:	463b      	mov	r3, r7
 800f64c:	f7f0 fffc 	bl	8000648 <__aeabi_dmul>
 800f650:	4b88      	ldr	r3, [pc, #544]	; (800f874 <_dtoa_r+0x654>)
 800f652:	2200      	movs	r2, #0
 800f654:	f7f0 fe42 	bl	80002dc <__adddf3>
 800f658:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800f65c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f660:	9303      	str	r3, [sp, #12]
 800f662:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f664:	2b00      	cmp	r3, #0
 800f666:	d15c      	bne.n	800f722 <_dtoa_r+0x502>
 800f668:	4b83      	ldr	r3, [pc, #524]	; (800f878 <_dtoa_r+0x658>)
 800f66a:	2200      	movs	r2, #0
 800f66c:	4630      	mov	r0, r6
 800f66e:	4639      	mov	r1, r7
 800f670:	f7f0 fe32 	bl	80002d8 <__aeabi_dsub>
 800f674:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f678:	4606      	mov	r6, r0
 800f67a:	460f      	mov	r7, r1
 800f67c:	f7f1 fa74 	bl	8000b68 <__aeabi_dcmpgt>
 800f680:	2800      	cmp	r0, #0
 800f682:	f040 8296 	bne.w	800fbb2 <_dtoa_r+0x992>
 800f686:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800f68a:	4630      	mov	r0, r6
 800f68c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f690:	4639      	mov	r1, r7
 800f692:	f7f1 fa4b 	bl	8000b2c <__aeabi_dcmplt>
 800f696:	2800      	cmp	r0, #0
 800f698:	f040 8288 	bne.w	800fbac <_dtoa_r+0x98c>
 800f69c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800f6a0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f6a4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800f6a6:	2b00      	cmp	r3, #0
 800f6a8:	f2c0 8158 	blt.w	800f95c <_dtoa_r+0x73c>
 800f6ac:	f1ba 0f0e 	cmp.w	sl, #14
 800f6b0:	f300 8154 	bgt.w	800f95c <_dtoa_r+0x73c>
 800f6b4:	4b6b      	ldr	r3, [pc, #428]	; (800f864 <_dtoa_r+0x644>)
 800f6b6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800f6ba:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f6be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f6c0:	2b00      	cmp	r3, #0
 800f6c2:	f280 80e3 	bge.w	800f88c <_dtoa_r+0x66c>
 800f6c6:	9b01      	ldr	r3, [sp, #4]
 800f6c8:	2b00      	cmp	r3, #0
 800f6ca:	f300 80df 	bgt.w	800f88c <_dtoa_r+0x66c>
 800f6ce:	f040 826d 	bne.w	800fbac <_dtoa_r+0x98c>
 800f6d2:	4b69      	ldr	r3, [pc, #420]	; (800f878 <_dtoa_r+0x658>)
 800f6d4:	2200      	movs	r2, #0
 800f6d6:	4640      	mov	r0, r8
 800f6d8:	4649      	mov	r1, r9
 800f6da:	f7f0 ffb5 	bl	8000648 <__aeabi_dmul>
 800f6de:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f6e2:	f7f1 fa37 	bl	8000b54 <__aeabi_dcmpge>
 800f6e6:	9e01      	ldr	r6, [sp, #4]
 800f6e8:	4637      	mov	r7, r6
 800f6ea:	2800      	cmp	r0, #0
 800f6ec:	f040 8243 	bne.w	800fb76 <_dtoa_r+0x956>
 800f6f0:	9d00      	ldr	r5, [sp, #0]
 800f6f2:	2331      	movs	r3, #49	; 0x31
 800f6f4:	f805 3b01 	strb.w	r3, [r5], #1
 800f6f8:	f10a 0a01 	add.w	sl, sl, #1
 800f6fc:	e23f      	b.n	800fb7e <_dtoa_r+0x95e>
 800f6fe:	07f2      	lsls	r2, r6, #31
 800f700:	d505      	bpl.n	800f70e <_dtoa_r+0x4ee>
 800f702:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f706:	f7f0 ff9f 	bl	8000648 <__aeabi_dmul>
 800f70a:	3501      	adds	r5, #1
 800f70c:	2301      	movs	r3, #1
 800f70e:	1076      	asrs	r6, r6, #1
 800f710:	3708      	adds	r7, #8
 800f712:	e76c      	b.n	800f5ee <_dtoa_r+0x3ce>
 800f714:	2502      	movs	r5, #2
 800f716:	e76f      	b.n	800f5f8 <_dtoa_r+0x3d8>
 800f718:	9b01      	ldr	r3, [sp, #4]
 800f71a:	f8cd a01c 	str.w	sl, [sp, #28]
 800f71e:	930c      	str	r3, [sp, #48]	; 0x30
 800f720:	e78d      	b.n	800f63e <_dtoa_r+0x41e>
 800f722:	9900      	ldr	r1, [sp, #0]
 800f724:	980c      	ldr	r0, [sp, #48]	; 0x30
 800f726:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f728:	4b4e      	ldr	r3, [pc, #312]	; (800f864 <_dtoa_r+0x644>)
 800f72a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f72e:	4401      	add	r1, r0
 800f730:	9102      	str	r1, [sp, #8]
 800f732:	9908      	ldr	r1, [sp, #32]
 800f734:	eeb0 8a47 	vmov.f32	s16, s14
 800f738:	eef0 8a67 	vmov.f32	s17, s15
 800f73c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f740:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f744:	2900      	cmp	r1, #0
 800f746:	d045      	beq.n	800f7d4 <_dtoa_r+0x5b4>
 800f748:	494c      	ldr	r1, [pc, #304]	; (800f87c <_dtoa_r+0x65c>)
 800f74a:	2000      	movs	r0, #0
 800f74c:	f7f1 f8a6 	bl	800089c <__aeabi_ddiv>
 800f750:	ec53 2b18 	vmov	r2, r3, d8
 800f754:	f7f0 fdc0 	bl	80002d8 <__aeabi_dsub>
 800f758:	9d00      	ldr	r5, [sp, #0]
 800f75a:	ec41 0b18 	vmov	d8, r0, r1
 800f75e:	4639      	mov	r1, r7
 800f760:	4630      	mov	r0, r6
 800f762:	f7f1 fa21 	bl	8000ba8 <__aeabi_d2iz>
 800f766:	900c      	str	r0, [sp, #48]	; 0x30
 800f768:	f7f0 ff04 	bl	8000574 <__aeabi_i2d>
 800f76c:	4602      	mov	r2, r0
 800f76e:	460b      	mov	r3, r1
 800f770:	4630      	mov	r0, r6
 800f772:	4639      	mov	r1, r7
 800f774:	f7f0 fdb0 	bl	80002d8 <__aeabi_dsub>
 800f778:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f77a:	3330      	adds	r3, #48	; 0x30
 800f77c:	f805 3b01 	strb.w	r3, [r5], #1
 800f780:	ec53 2b18 	vmov	r2, r3, d8
 800f784:	4606      	mov	r6, r0
 800f786:	460f      	mov	r7, r1
 800f788:	f7f1 f9d0 	bl	8000b2c <__aeabi_dcmplt>
 800f78c:	2800      	cmp	r0, #0
 800f78e:	d165      	bne.n	800f85c <_dtoa_r+0x63c>
 800f790:	4632      	mov	r2, r6
 800f792:	463b      	mov	r3, r7
 800f794:	4935      	ldr	r1, [pc, #212]	; (800f86c <_dtoa_r+0x64c>)
 800f796:	2000      	movs	r0, #0
 800f798:	f7f0 fd9e 	bl	80002d8 <__aeabi_dsub>
 800f79c:	ec53 2b18 	vmov	r2, r3, d8
 800f7a0:	f7f1 f9c4 	bl	8000b2c <__aeabi_dcmplt>
 800f7a4:	2800      	cmp	r0, #0
 800f7a6:	f040 80b9 	bne.w	800f91c <_dtoa_r+0x6fc>
 800f7aa:	9b02      	ldr	r3, [sp, #8]
 800f7ac:	429d      	cmp	r5, r3
 800f7ae:	f43f af75 	beq.w	800f69c <_dtoa_r+0x47c>
 800f7b2:	4b2f      	ldr	r3, [pc, #188]	; (800f870 <_dtoa_r+0x650>)
 800f7b4:	ec51 0b18 	vmov	r0, r1, d8
 800f7b8:	2200      	movs	r2, #0
 800f7ba:	f7f0 ff45 	bl	8000648 <__aeabi_dmul>
 800f7be:	4b2c      	ldr	r3, [pc, #176]	; (800f870 <_dtoa_r+0x650>)
 800f7c0:	ec41 0b18 	vmov	d8, r0, r1
 800f7c4:	2200      	movs	r2, #0
 800f7c6:	4630      	mov	r0, r6
 800f7c8:	4639      	mov	r1, r7
 800f7ca:	f7f0 ff3d 	bl	8000648 <__aeabi_dmul>
 800f7ce:	4606      	mov	r6, r0
 800f7d0:	460f      	mov	r7, r1
 800f7d2:	e7c4      	b.n	800f75e <_dtoa_r+0x53e>
 800f7d4:	ec51 0b17 	vmov	r0, r1, d7
 800f7d8:	f7f0 ff36 	bl	8000648 <__aeabi_dmul>
 800f7dc:	9b02      	ldr	r3, [sp, #8]
 800f7de:	9d00      	ldr	r5, [sp, #0]
 800f7e0:	930c      	str	r3, [sp, #48]	; 0x30
 800f7e2:	ec41 0b18 	vmov	d8, r0, r1
 800f7e6:	4639      	mov	r1, r7
 800f7e8:	4630      	mov	r0, r6
 800f7ea:	f7f1 f9dd 	bl	8000ba8 <__aeabi_d2iz>
 800f7ee:	9011      	str	r0, [sp, #68]	; 0x44
 800f7f0:	f7f0 fec0 	bl	8000574 <__aeabi_i2d>
 800f7f4:	4602      	mov	r2, r0
 800f7f6:	460b      	mov	r3, r1
 800f7f8:	4630      	mov	r0, r6
 800f7fa:	4639      	mov	r1, r7
 800f7fc:	f7f0 fd6c 	bl	80002d8 <__aeabi_dsub>
 800f800:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f802:	3330      	adds	r3, #48	; 0x30
 800f804:	f805 3b01 	strb.w	r3, [r5], #1
 800f808:	9b02      	ldr	r3, [sp, #8]
 800f80a:	429d      	cmp	r5, r3
 800f80c:	4606      	mov	r6, r0
 800f80e:	460f      	mov	r7, r1
 800f810:	f04f 0200 	mov.w	r2, #0
 800f814:	d134      	bne.n	800f880 <_dtoa_r+0x660>
 800f816:	4b19      	ldr	r3, [pc, #100]	; (800f87c <_dtoa_r+0x65c>)
 800f818:	ec51 0b18 	vmov	r0, r1, d8
 800f81c:	f7f0 fd5e 	bl	80002dc <__adddf3>
 800f820:	4602      	mov	r2, r0
 800f822:	460b      	mov	r3, r1
 800f824:	4630      	mov	r0, r6
 800f826:	4639      	mov	r1, r7
 800f828:	f7f1 f99e 	bl	8000b68 <__aeabi_dcmpgt>
 800f82c:	2800      	cmp	r0, #0
 800f82e:	d175      	bne.n	800f91c <_dtoa_r+0x6fc>
 800f830:	ec53 2b18 	vmov	r2, r3, d8
 800f834:	4911      	ldr	r1, [pc, #68]	; (800f87c <_dtoa_r+0x65c>)
 800f836:	2000      	movs	r0, #0
 800f838:	f7f0 fd4e 	bl	80002d8 <__aeabi_dsub>
 800f83c:	4602      	mov	r2, r0
 800f83e:	460b      	mov	r3, r1
 800f840:	4630      	mov	r0, r6
 800f842:	4639      	mov	r1, r7
 800f844:	f7f1 f972 	bl	8000b2c <__aeabi_dcmplt>
 800f848:	2800      	cmp	r0, #0
 800f84a:	f43f af27 	beq.w	800f69c <_dtoa_r+0x47c>
 800f84e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800f850:	1e6b      	subs	r3, r5, #1
 800f852:	930c      	str	r3, [sp, #48]	; 0x30
 800f854:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f858:	2b30      	cmp	r3, #48	; 0x30
 800f85a:	d0f8      	beq.n	800f84e <_dtoa_r+0x62e>
 800f85c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800f860:	e04a      	b.n	800f8f8 <_dtoa_r+0x6d8>
 800f862:	bf00      	nop
 800f864:	08012ae8 	.word	0x08012ae8
 800f868:	08012ac0 	.word	0x08012ac0
 800f86c:	3ff00000 	.word	0x3ff00000
 800f870:	40240000 	.word	0x40240000
 800f874:	401c0000 	.word	0x401c0000
 800f878:	40140000 	.word	0x40140000
 800f87c:	3fe00000 	.word	0x3fe00000
 800f880:	4baf      	ldr	r3, [pc, #700]	; (800fb40 <_dtoa_r+0x920>)
 800f882:	f7f0 fee1 	bl	8000648 <__aeabi_dmul>
 800f886:	4606      	mov	r6, r0
 800f888:	460f      	mov	r7, r1
 800f88a:	e7ac      	b.n	800f7e6 <_dtoa_r+0x5c6>
 800f88c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800f890:	9d00      	ldr	r5, [sp, #0]
 800f892:	4642      	mov	r2, r8
 800f894:	464b      	mov	r3, r9
 800f896:	4630      	mov	r0, r6
 800f898:	4639      	mov	r1, r7
 800f89a:	f7f0 ffff 	bl	800089c <__aeabi_ddiv>
 800f89e:	f7f1 f983 	bl	8000ba8 <__aeabi_d2iz>
 800f8a2:	9002      	str	r0, [sp, #8]
 800f8a4:	f7f0 fe66 	bl	8000574 <__aeabi_i2d>
 800f8a8:	4642      	mov	r2, r8
 800f8aa:	464b      	mov	r3, r9
 800f8ac:	f7f0 fecc 	bl	8000648 <__aeabi_dmul>
 800f8b0:	4602      	mov	r2, r0
 800f8b2:	460b      	mov	r3, r1
 800f8b4:	4630      	mov	r0, r6
 800f8b6:	4639      	mov	r1, r7
 800f8b8:	f7f0 fd0e 	bl	80002d8 <__aeabi_dsub>
 800f8bc:	9e02      	ldr	r6, [sp, #8]
 800f8be:	9f01      	ldr	r7, [sp, #4]
 800f8c0:	3630      	adds	r6, #48	; 0x30
 800f8c2:	f805 6b01 	strb.w	r6, [r5], #1
 800f8c6:	9e00      	ldr	r6, [sp, #0]
 800f8c8:	1bae      	subs	r6, r5, r6
 800f8ca:	42b7      	cmp	r7, r6
 800f8cc:	4602      	mov	r2, r0
 800f8ce:	460b      	mov	r3, r1
 800f8d0:	d137      	bne.n	800f942 <_dtoa_r+0x722>
 800f8d2:	f7f0 fd03 	bl	80002dc <__adddf3>
 800f8d6:	4642      	mov	r2, r8
 800f8d8:	464b      	mov	r3, r9
 800f8da:	4606      	mov	r6, r0
 800f8dc:	460f      	mov	r7, r1
 800f8de:	f7f1 f943 	bl	8000b68 <__aeabi_dcmpgt>
 800f8e2:	b9c8      	cbnz	r0, 800f918 <_dtoa_r+0x6f8>
 800f8e4:	4642      	mov	r2, r8
 800f8e6:	464b      	mov	r3, r9
 800f8e8:	4630      	mov	r0, r6
 800f8ea:	4639      	mov	r1, r7
 800f8ec:	f7f1 f914 	bl	8000b18 <__aeabi_dcmpeq>
 800f8f0:	b110      	cbz	r0, 800f8f8 <_dtoa_r+0x6d8>
 800f8f2:	9b02      	ldr	r3, [sp, #8]
 800f8f4:	07d9      	lsls	r1, r3, #31
 800f8f6:	d40f      	bmi.n	800f918 <_dtoa_r+0x6f8>
 800f8f8:	4620      	mov	r0, r4
 800f8fa:	4659      	mov	r1, fp
 800f8fc:	f000 fcec 	bl	80102d8 <_Bfree>
 800f900:	2300      	movs	r3, #0
 800f902:	702b      	strb	r3, [r5, #0]
 800f904:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f906:	f10a 0001 	add.w	r0, sl, #1
 800f90a:	6018      	str	r0, [r3, #0]
 800f90c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f90e:	2b00      	cmp	r3, #0
 800f910:	f43f acd8 	beq.w	800f2c4 <_dtoa_r+0xa4>
 800f914:	601d      	str	r5, [r3, #0]
 800f916:	e4d5      	b.n	800f2c4 <_dtoa_r+0xa4>
 800f918:	f8cd a01c 	str.w	sl, [sp, #28]
 800f91c:	462b      	mov	r3, r5
 800f91e:	461d      	mov	r5, r3
 800f920:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f924:	2a39      	cmp	r2, #57	; 0x39
 800f926:	d108      	bne.n	800f93a <_dtoa_r+0x71a>
 800f928:	9a00      	ldr	r2, [sp, #0]
 800f92a:	429a      	cmp	r2, r3
 800f92c:	d1f7      	bne.n	800f91e <_dtoa_r+0x6fe>
 800f92e:	9a07      	ldr	r2, [sp, #28]
 800f930:	9900      	ldr	r1, [sp, #0]
 800f932:	3201      	adds	r2, #1
 800f934:	9207      	str	r2, [sp, #28]
 800f936:	2230      	movs	r2, #48	; 0x30
 800f938:	700a      	strb	r2, [r1, #0]
 800f93a:	781a      	ldrb	r2, [r3, #0]
 800f93c:	3201      	adds	r2, #1
 800f93e:	701a      	strb	r2, [r3, #0]
 800f940:	e78c      	b.n	800f85c <_dtoa_r+0x63c>
 800f942:	4b7f      	ldr	r3, [pc, #508]	; (800fb40 <_dtoa_r+0x920>)
 800f944:	2200      	movs	r2, #0
 800f946:	f7f0 fe7f 	bl	8000648 <__aeabi_dmul>
 800f94a:	2200      	movs	r2, #0
 800f94c:	2300      	movs	r3, #0
 800f94e:	4606      	mov	r6, r0
 800f950:	460f      	mov	r7, r1
 800f952:	f7f1 f8e1 	bl	8000b18 <__aeabi_dcmpeq>
 800f956:	2800      	cmp	r0, #0
 800f958:	d09b      	beq.n	800f892 <_dtoa_r+0x672>
 800f95a:	e7cd      	b.n	800f8f8 <_dtoa_r+0x6d8>
 800f95c:	9a08      	ldr	r2, [sp, #32]
 800f95e:	2a00      	cmp	r2, #0
 800f960:	f000 80c4 	beq.w	800faec <_dtoa_r+0x8cc>
 800f964:	9a05      	ldr	r2, [sp, #20]
 800f966:	2a01      	cmp	r2, #1
 800f968:	f300 80a8 	bgt.w	800fabc <_dtoa_r+0x89c>
 800f96c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800f96e:	2a00      	cmp	r2, #0
 800f970:	f000 80a0 	beq.w	800fab4 <_dtoa_r+0x894>
 800f974:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800f978:	9e06      	ldr	r6, [sp, #24]
 800f97a:	4645      	mov	r5, r8
 800f97c:	9a04      	ldr	r2, [sp, #16]
 800f97e:	2101      	movs	r1, #1
 800f980:	441a      	add	r2, r3
 800f982:	4620      	mov	r0, r4
 800f984:	4498      	add	r8, r3
 800f986:	9204      	str	r2, [sp, #16]
 800f988:	f000 fd62 	bl	8010450 <__i2b>
 800f98c:	4607      	mov	r7, r0
 800f98e:	2d00      	cmp	r5, #0
 800f990:	dd0b      	ble.n	800f9aa <_dtoa_r+0x78a>
 800f992:	9b04      	ldr	r3, [sp, #16]
 800f994:	2b00      	cmp	r3, #0
 800f996:	dd08      	ble.n	800f9aa <_dtoa_r+0x78a>
 800f998:	42ab      	cmp	r3, r5
 800f99a:	9a04      	ldr	r2, [sp, #16]
 800f99c:	bfa8      	it	ge
 800f99e:	462b      	movge	r3, r5
 800f9a0:	eba8 0803 	sub.w	r8, r8, r3
 800f9a4:	1aed      	subs	r5, r5, r3
 800f9a6:	1ad3      	subs	r3, r2, r3
 800f9a8:	9304      	str	r3, [sp, #16]
 800f9aa:	9b06      	ldr	r3, [sp, #24]
 800f9ac:	b1fb      	cbz	r3, 800f9ee <_dtoa_r+0x7ce>
 800f9ae:	9b08      	ldr	r3, [sp, #32]
 800f9b0:	2b00      	cmp	r3, #0
 800f9b2:	f000 809f 	beq.w	800faf4 <_dtoa_r+0x8d4>
 800f9b6:	2e00      	cmp	r6, #0
 800f9b8:	dd11      	ble.n	800f9de <_dtoa_r+0x7be>
 800f9ba:	4639      	mov	r1, r7
 800f9bc:	4632      	mov	r2, r6
 800f9be:	4620      	mov	r0, r4
 800f9c0:	f000 fe02 	bl	80105c8 <__pow5mult>
 800f9c4:	465a      	mov	r2, fp
 800f9c6:	4601      	mov	r1, r0
 800f9c8:	4607      	mov	r7, r0
 800f9ca:	4620      	mov	r0, r4
 800f9cc:	f000 fd56 	bl	801047c <__multiply>
 800f9d0:	4659      	mov	r1, fp
 800f9d2:	9007      	str	r0, [sp, #28]
 800f9d4:	4620      	mov	r0, r4
 800f9d6:	f000 fc7f 	bl	80102d8 <_Bfree>
 800f9da:	9b07      	ldr	r3, [sp, #28]
 800f9dc:	469b      	mov	fp, r3
 800f9de:	9b06      	ldr	r3, [sp, #24]
 800f9e0:	1b9a      	subs	r2, r3, r6
 800f9e2:	d004      	beq.n	800f9ee <_dtoa_r+0x7ce>
 800f9e4:	4659      	mov	r1, fp
 800f9e6:	4620      	mov	r0, r4
 800f9e8:	f000 fdee 	bl	80105c8 <__pow5mult>
 800f9ec:	4683      	mov	fp, r0
 800f9ee:	2101      	movs	r1, #1
 800f9f0:	4620      	mov	r0, r4
 800f9f2:	f000 fd2d 	bl	8010450 <__i2b>
 800f9f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f9f8:	2b00      	cmp	r3, #0
 800f9fa:	4606      	mov	r6, r0
 800f9fc:	dd7c      	ble.n	800faf8 <_dtoa_r+0x8d8>
 800f9fe:	461a      	mov	r2, r3
 800fa00:	4601      	mov	r1, r0
 800fa02:	4620      	mov	r0, r4
 800fa04:	f000 fde0 	bl	80105c8 <__pow5mult>
 800fa08:	9b05      	ldr	r3, [sp, #20]
 800fa0a:	2b01      	cmp	r3, #1
 800fa0c:	4606      	mov	r6, r0
 800fa0e:	dd76      	ble.n	800fafe <_dtoa_r+0x8de>
 800fa10:	2300      	movs	r3, #0
 800fa12:	9306      	str	r3, [sp, #24]
 800fa14:	6933      	ldr	r3, [r6, #16]
 800fa16:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800fa1a:	6918      	ldr	r0, [r3, #16]
 800fa1c:	f000 fcc8 	bl	80103b0 <__hi0bits>
 800fa20:	f1c0 0020 	rsb	r0, r0, #32
 800fa24:	9b04      	ldr	r3, [sp, #16]
 800fa26:	4418      	add	r0, r3
 800fa28:	f010 001f 	ands.w	r0, r0, #31
 800fa2c:	f000 8086 	beq.w	800fb3c <_dtoa_r+0x91c>
 800fa30:	f1c0 0320 	rsb	r3, r0, #32
 800fa34:	2b04      	cmp	r3, #4
 800fa36:	dd7f      	ble.n	800fb38 <_dtoa_r+0x918>
 800fa38:	f1c0 001c 	rsb	r0, r0, #28
 800fa3c:	9b04      	ldr	r3, [sp, #16]
 800fa3e:	4403      	add	r3, r0
 800fa40:	4480      	add	r8, r0
 800fa42:	4405      	add	r5, r0
 800fa44:	9304      	str	r3, [sp, #16]
 800fa46:	f1b8 0f00 	cmp.w	r8, #0
 800fa4a:	dd05      	ble.n	800fa58 <_dtoa_r+0x838>
 800fa4c:	4659      	mov	r1, fp
 800fa4e:	4642      	mov	r2, r8
 800fa50:	4620      	mov	r0, r4
 800fa52:	f000 fe13 	bl	801067c <__lshift>
 800fa56:	4683      	mov	fp, r0
 800fa58:	9b04      	ldr	r3, [sp, #16]
 800fa5a:	2b00      	cmp	r3, #0
 800fa5c:	dd05      	ble.n	800fa6a <_dtoa_r+0x84a>
 800fa5e:	4631      	mov	r1, r6
 800fa60:	461a      	mov	r2, r3
 800fa62:	4620      	mov	r0, r4
 800fa64:	f000 fe0a 	bl	801067c <__lshift>
 800fa68:	4606      	mov	r6, r0
 800fa6a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800fa6c:	2b00      	cmp	r3, #0
 800fa6e:	d069      	beq.n	800fb44 <_dtoa_r+0x924>
 800fa70:	4631      	mov	r1, r6
 800fa72:	4658      	mov	r0, fp
 800fa74:	f000 fe6e 	bl	8010754 <__mcmp>
 800fa78:	2800      	cmp	r0, #0
 800fa7a:	da63      	bge.n	800fb44 <_dtoa_r+0x924>
 800fa7c:	2300      	movs	r3, #0
 800fa7e:	4659      	mov	r1, fp
 800fa80:	220a      	movs	r2, #10
 800fa82:	4620      	mov	r0, r4
 800fa84:	f000 fc4a 	bl	801031c <__multadd>
 800fa88:	9b08      	ldr	r3, [sp, #32]
 800fa8a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fa8e:	4683      	mov	fp, r0
 800fa90:	2b00      	cmp	r3, #0
 800fa92:	f000 818f 	beq.w	800fdb4 <_dtoa_r+0xb94>
 800fa96:	4639      	mov	r1, r7
 800fa98:	2300      	movs	r3, #0
 800fa9a:	220a      	movs	r2, #10
 800fa9c:	4620      	mov	r0, r4
 800fa9e:	f000 fc3d 	bl	801031c <__multadd>
 800faa2:	f1b9 0f00 	cmp.w	r9, #0
 800faa6:	4607      	mov	r7, r0
 800faa8:	f300 808e 	bgt.w	800fbc8 <_dtoa_r+0x9a8>
 800faac:	9b05      	ldr	r3, [sp, #20]
 800faae:	2b02      	cmp	r3, #2
 800fab0:	dc50      	bgt.n	800fb54 <_dtoa_r+0x934>
 800fab2:	e089      	b.n	800fbc8 <_dtoa_r+0x9a8>
 800fab4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800fab6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800faba:	e75d      	b.n	800f978 <_dtoa_r+0x758>
 800fabc:	9b01      	ldr	r3, [sp, #4]
 800fabe:	1e5e      	subs	r6, r3, #1
 800fac0:	9b06      	ldr	r3, [sp, #24]
 800fac2:	42b3      	cmp	r3, r6
 800fac4:	bfbf      	itttt	lt
 800fac6:	9b06      	ldrlt	r3, [sp, #24]
 800fac8:	9606      	strlt	r6, [sp, #24]
 800faca:	1af2      	sublt	r2, r6, r3
 800facc:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800face:	bfb6      	itet	lt
 800fad0:	189b      	addlt	r3, r3, r2
 800fad2:	1b9e      	subge	r6, r3, r6
 800fad4:	930d      	strlt	r3, [sp, #52]	; 0x34
 800fad6:	9b01      	ldr	r3, [sp, #4]
 800fad8:	bfb8      	it	lt
 800fada:	2600      	movlt	r6, #0
 800fadc:	2b00      	cmp	r3, #0
 800fade:	bfb5      	itete	lt
 800fae0:	eba8 0503 	sublt.w	r5, r8, r3
 800fae4:	9b01      	ldrge	r3, [sp, #4]
 800fae6:	2300      	movlt	r3, #0
 800fae8:	4645      	movge	r5, r8
 800faea:	e747      	b.n	800f97c <_dtoa_r+0x75c>
 800faec:	9e06      	ldr	r6, [sp, #24]
 800faee:	9f08      	ldr	r7, [sp, #32]
 800faf0:	4645      	mov	r5, r8
 800faf2:	e74c      	b.n	800f98e <_dtoa_r+0x76e>
 800faf4:	9a06      	ldr	r2, [sp, #24]
 800faf6:	e775      	b.n	800f9e4 <_dtoa_r+0x7c4>
 800faf8:	9b05      	ldr	r3, [sp, #20]
 800fafa:	2b01      	cmp	r3, #1
 800fafc:	dc18      	bgt.n	800fb30 <_dtoa_r+0x910>
 800fafe:	9b02      	ldr	r3, [sp, #8]
 800fb00:	b9b3      	cbnz	r3, 800fb30 <_dtoa_r+0x910>
 800fb02:	9b03      	ldr	r3, [sp, #12]
 800fb04:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fb08:	b9a3      	cbnz	r3, 800fb34 <_dtoa_r+0x914>
 800fb0a:	9b03      	ldr	r3, [sp, #12]
 800fb0c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800fb10:	0d1b      	lsrs	r3, r3, #20
 800fb12:	051b      	lsls	r3, r3, #20
 800fb14:	b12b      	cbz	r3, 800fb22 <_dtoa_r+0x902>
 800fb16:	9b04      	ldr	r3, [sp, #16]
 800fb18:	3301      	adds	r3, #1
 800fb1a:	9304      	str	r3, [sp, #16]
 800fb1c:	f108 0801 	add.w	r8, r8, #1
 800fb20:	2301      	movs	r3, #1
 800fb22:	9306      	str	r3, [sp, #24]
 800fb24:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fb26:	2b00      	cmp	r3, #0
 800fb28:	f47f af74 	bne.w	800fa14 <_dtoa_r+0x7f4>
 800fb2c:	2001      	movs	r0, #1
 800fb2e:	e779      	b.n	800fa24 <_dtoa_r+0x804>
 800fb30:	2300      	movs	r3, #0
 800fb32:	e7f6      	b.n	800fb22 <_dtoa_r+0x902>
 800fb34:	9b02      	ldr	r3, [sp, #8]
 800fb36:	e7f4      	b.n	800fb22 <_dtoa_r+0x902>
 800fb38:	d085      	beq.n	800fa46 <_dtoa_r+0x826>
 800fb3a:	4618      	mov	r0, r3
 800fb3c:	301c      	adds	r0, #28
 800fb3e:	e77d      	b.n	800fa3c <_dtoa_r+0x81c>
 800fb40:	40240000 	.word	0x40240000
 800fb44:	9b01      	ldr	r3, [sp, #4]
 800fb46:	2b00      	cmp	r3, #0
 800fb48:	dc38      	bgt.n	800fbbc <_dtoa_r+0x99c>
 800fb4a:	9b05      	ldr	r3, [sp, #20]
 800fb4c:	2b02      	cmp	r3, #2
 800fb4e:	dd35      	ble.n	800fbbc <_dtoa_r+0x99c>
 800fb50:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800fb54:	f1b9 0f00 	cmp.w	r9, #0
 800fb58:	d10d      	bne.n	800fb76 <_dtoa_r+0x956>
 800fb5a:	4631      	mov	r1, r6
 800fb5c:	464b      	mov	r3, r9
 800fb5e:	2205      	movs	r2, #5
 800fb60:	4620      	mov	r0, r4
 800fb62:	f000 fbdb 	bl	801031c <__multadd>
 800fb66:	4601      	mov	r1, r0
 800fb68:	4606      	mov	r6, r0
 800fb6a:	4658      	mov	r0, fp
 800fb6c:	f000 fdf2 	bl	8010754 <__mcmp>
 800fb70:	2800      	cmp	r0, #0
 800fb72:	f73f adbd 	bgt.w	800f6f0 <_dtoa_r+0x4d0>
 800fb76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fb78:	9d00      	ldr	r5, [sp, #0]
 800fb7a:	ea6f 0a03 	mvn.w	sl, r3
 800fb7e:	f04f 0800 	mov.w	r8, #0
 800fb82:	4631      	mov	r1, r6
 800fb84:	4620      	mov	r0, r4
 800fb86:	f000 fba7 	bl	80102d8 <_Bfree>
 800fb8a:	2f00      	cmp	r7, #0
 800fb8c:	f43f aeb4 	beq.w	800f8f8 <_dtoa_r+0x6d8>
 800fb90:	f1b8 0f00 	cmp.w	r8, #0
 800fb94:	d005      	beq.n	800fba2 <_dtoa_r+0x982>
 800fb96:	45b8      	cmp	r8, r7
 800fb98:	d003      	beq.n	800fba2 <_dtoa_r+0x982>
 800fb9a:	4641      	mov	r1, r8
 800fb9c:	4620      	mov	r0, r4
 800fb9e:	f000 fb9b 	bl	80102d8 <_Bfree>
 800fba2:	4639      	mov	r1, r7
 800fba4:	4620      	mov	r0, r4
 800fba6:	f000 fb97 	bl	80102d8 <_Bfree>
 800fbaa:	e6a5      	b.n	800f8f8 <_dtoa_r+0x6d8>
 800fbac:	2600      	movs	r6, #0
 800fbae:	4637      	mov	r7, r6
 800fbb0:	e7e1      	b.n	800fb76 <_dtoa_r+0x956>
 800fbb2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800fbb4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800fbb8:	4637      	mov	r7, r6
 800fbba:	e599      	b.n	800f6f0 <_dtoa_r+0x4d0>
 800fbbc:	9b08      	ldr	r3, [sp, #32]
 800fbbe:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800fbc2:	2b00      	cmp	r3, #0
 800fbc4:	f000 80fd 	beq.w	800fdc2 <_dtoa_r+0xba2>
 800fbc8:	2d00      	cmp	r5, #0
 800fbca:	dd05      	ble.n	800fbd8 <_dtoa_r+0x9b8>
 800fbcc:	4639      	mov	r1, r7
 800fbce:	462a      	mov	r2, r5
 800fbd0:	4620      	mov	r0, r4
 800fbd2:	f000 fd53 	bl	801067c <__lshift>
 800fbd6:	4607      	mov	r7, r0
 800fbd8:	9b06      	ldr	r3, [sp, #24]
 800fbda:	2b00      	cmp	r3, #0
 800fbdc:	d05c      	beq.n	800fc98 <_dtoa_r+0xa78>
 800fbde:	6879      	ldr	r1, [r7, #4]
 800fbe0:	4620      	mov	r0, r4
 800fbe2:	f000 fb39 	bl	8010258 <_Balloc>
 800fbe6:	4605      	mov	r5, r0
 800fbe8:	b928      	cbnz	r0, 800fbf6 <_dtoa_r+0x9d6>
 800fbea:	4b80      	ldr	r3, [pc, #512]	; (800fdec <_dtoa_r+0xbcc>)
 800fbec:	4602      	mov	r2, r0
 800fbee:	f240 21ea 	movw	r1, #746	; 0x2ea
 800fbf2:	f7ff bb2e 	b.w	800f252 <_dtoa_r+0x32>
 800fbf6:	693a      	ldr	r2, [r7, #16]
 800fbf8:	3202      	adds	r2, #2
 800fbfa:	0092      	lsls	r2, r2, #2
 800fbfc:	f107 010c 	add.w	r1, r7, #12
 800fc00:	300c      	adds	r0, #12
 800fc02:	f7fe fbb5 	bl	800e370 <memcpy>
 800fc06:	2201      	movs	r2, #1
 800fc08:	4629      	mov	r1, r5
 800fc0a:	4620      	mov	r0, r4
 800fc0c:	f000 fd36 	bl	801067c <__lshift>
 800fc10:	9b00      	ldr	r3, [sp, #0]
 800fc12:	3301      	adds	r3, #1
 800fc14:	9301      	str	r3, [sp, #4]
 800fc16:	9b00      	ldr	r3, [sp, #0]
 800fc18:	444b      	add	r3, r9
 800fc1a:	9307      	str	r3, [sp, #28]
 800fc1c:	9b02      	ldr	r3, [sp, #8]
 800fc1e:	f003 0301 	and.w	r3, r3, #1
 800fc22:	46b8      	mov	r8, r7
 800fc24:	9306      	str	r3, [sp, #24]
 800fc26:	4607      	mov	r7, r0
 800fc28:	9b01      	ldr	r3, [sp, #4]
 800fc2a:	4631      	mov	r1, r6
 800fc2c:	3b01      	subs	r3, #1
 800fc2e:	4658      	mov	r0, fp
 800fc30:	9302      	str	r3, [sp, #8]
 800fc32:	f7ff fa69 	bl	800f108 <quorem>
 800fc36:	4603      	mov	r3, r0
 800fc38:	3330      	adds	r3, #48	; 0x30
 800fc3a:	9004      	str	r0, [sp, #16]
 800fc3c:	4641      	mov	r1, r8
 800fc3e:	4658      	mov	r0, fp
 800fc40:	9308      	str	r3, [sp, #32]
 800fc42:	f000 fd87 	bl	8010754 <__mcmp>
 800fc46:	463a      	mov	r2, r7
 800fc48:	4681      	mov	r9, r0
 800fc4a:	4631      	mov	r1, r6
 800fc4c:	4620      	mov	r0, r4
 800fc4e:	f000 fd9d 	bl	801078c <__mdiff>
 800fc52:	68c2      	ldr	r2, [r0, #12]
 800fc54:	9b08      	ldr	r3, [sp, #32]
 800fc56:	4605      	mov	r5, r0
 800fc58:	bb02      	cbnz	r2, 800fc9c <_dtoa_r+0xa7c>
 800fc5a:	4601      	mov	r1, r0
 800fc5c:	4658      	mov	r0, fp
 800fc5e:	f000 fd79 	bl	8010754 <__mcmp>
 800fc62:	9b08      	ldr	r3, [sp, #32]
 800fc64:	4602      	mov	r2, r0
 800fc66:	4629      	mov	r1, r5
 800fc68:	4620      	mov	r0, r4
 800fc6a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800fc6e:	f000 fb33 	bl	80102d8 <_Bfree>
 800fc72:	9b05      	ldr	r3, [sp, #20]
 800fc74:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fc76:	9d01      	ldr	r5, [sp, #4]
 800fc78:	ea43 0102 	orr.w	r1, r3, r2
 800fc7c:	9b06      	ldr	r3, [sp, #24]
 800fc7e:	430b      	orrs	r3, r1
 800fc80:	9b08      	ldr	r3, [sp, #32]
 800fc82:	d10d      	bne.n	800fca0 <_dtoa_r+0xa80>
 800fc84:	2b39      	cmp	r3, #57	; 0x39
 800fc86:	d029      	beq.n	800fcdc <_dtoa_r+0xabc>
 800fc88:	f1b9 0f00 	cmp.w	r9, #0
 800fc8c:	dd01      	ble.n	800fc92 <_dtoa_r+0xa72>
 800fc8e:	9b04      	ldr	r3, [sp, #16]
 800fc90:	3331      	adds	r3, #49	; 0x31
 800fc92:	9a02      	ldr	r2, [sp, #8]
 800fc94:	7013      	strb	r3, [r2, #0]
 800fc96:	e774      	b.n	800fb82 <_dtoa_r+0x962>
 800fc98:	4638      	mov	r0, r7
 800fc9a:	e7b9      	b.n	800fc10 <_dtoa_r+0x9f0>
 800fc9c:	2201      	movs	r2, #1
 800fc9e:	e7e2      	b.n	800fc66 <_dtoa_r+0xa46>
 800fca0:	f1b9 0f00 	cmp.w	r9, #0
 800fca4:	db06      	blt.n	800fcb4 <_dtoa_r+0xa94>
 800fca6:	9905      	ldr	r1, [sp, #20]
 800fca8:	ea41 0909 	orr.w	r9, r1, r9
 800fcac:	9906      	ldr	r1, [sp, #24]
 800fcae:	ea59 0101 	orrs.w	r1, r9, r1
 800fcb2:	d120      	bne.n	800fcf6 <_dtoa_r+0xad6>
 800fcb4:	2a00      	cmp	r2, #0
 800fcb6:	ddec      	ble.n	800fc92 <_dtoa_r+0xa72>
 800fcb8:	4659      	mov	r1, fp
 800fcba:	2201      	movs	r2, #1
 800fcbc:	4620      	mov	r0, r4
 800fcbe:	9301      	str	r3, [sp, #4]
 800fcc0:	f000 fcdc 	bl	801067c <__lshift>
 800fcc4:	4631      	mov	r1, r6
 800fcc6:	4683      	mov	fp, r0
 800fcc8:	f000 fd44 	bl	8010754 <__mcmp>
 800fccc:	2800      	cmp	r0, #0
 800fcce:	9b01      	ldr	r3, [sp, #4]
 800fcd0:	dc02      	bgt.n	800fcd8 <_dtoa_r+0xab8>
 800fcd2:	d1de      	bne.n	800fc92 <_dtoa_r+0xa72>
 800fcd4:	07da      	lsls	r2, r3, #31
 800fcd6:	d5dc      	bpl.n	800fc92 <_dtoa_r+0xa72>
 800fcd8:	2b39      	cmp	r3, #57	; 0x39
 800fcda:	d1d8      	bne.n	800fc8e <_dtoa_r+0xa6e>
 800fcdc:	9a02      	ldr	r2, [sp, #8]
 800fcde:	2339      	movs	r3, #57	; 0x39
 800fce0:	7013      	strb	r3, [r2, #0]
 800fce2:	462b      	mov	r3, r5
 800fce4:	461d      	mov	r5, r3
 800fce6:	3b01      	subs	r3, #1
 800fce8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800fcec:	2a39      	cmp	r2, #57	; 0x39
 800fcee:	d050      	beq.n	800fd92 <_dtoa_r+0xb72>
 800fcf0:	3201      	adds	r2, #1
 800fcf2:	701a      	strb	r2, [r3, #0]
 800fcf4:	e745      	b.n	800fb82 <_dtoa_r+0x962>
 800fcf6:	2a00      	cmp	r2, #0
 800fcf8:	dd03      	ble.n	800fd02 <_dtoa_r+0xae2>
 800fcfa:	2b39      	cmp	r3, #57	; 0x39
 800fcfc:	d0ee      	beq.n	800fcdc <_dtoa_r+0xabc>
 800fcfe:	3301      	adds	r3, #1
 800fd00:	e7c7      	b.n	800fc92 <_dtoa_r+0xa72>
 800fd02:	9a01      	ldr	r2, [sp, #4]
 800fd04:	9907      	ldr	r1, [sp, #28]
 800fd06:	f802 3c01 	strb.w	r3, [r2, #-1]
 800fd0a:	428a      	cmp	r2, r1
 800fd0c:	d02a      	beq.n	800fd64 <_dtoa_r+0xb44>
 800fd0e:	4659      	mov	r1, fp
 800fd10:	2300      	movs	r3, #0
 800fd12:	220a      	movs	r2, #10
 800fd14:	4620      	mov	r0, r4
 800fd16:	f000 fb01 	bl	801031c <__multadd>
 800fd1a:	45b8      	cmp	r8, r7
 800fd1c:	4683      	mov	fp, r0
 800fd1e:	f04f 0300 	mov.w	r3, #0
 800fd22:	f04f 020a 	mov.w	r2, #10
 800fd26:	4641      	mov	r1, r8
 800fd28:	4620      	mov	r0, r4
 800fd2a:	d107      	bne.n	800fd3c <_dtoa_r+0xb1c>
 800fd2c:	f000 faf6 	bl	801031c <__multadd>
 800fd30:	4680      	mov	r8, r0
 800fd32:	4607      	mov	r7, r0
 800fd34:	9b01      	ldr	r3, [sp, #4]
 800fd36:	3301      	adds	r3, #1
 800fd38:	9301      	str	r3, [sp, #4]
 800fd3a:	e775      	b.n	800fc28 <_dtoa_r+0xa08>
 800fd3c:	f000 faee 	bl	801031c <__multadd>
 800fd40:	4639      	mov	r1, r7
 800fd42:	4680      	mov	r8, r0
 800fd44:	2300      	movs	r3, #0
 800fd46:	220a      	movs	r2, #10
 800fd48:	4620      	mov	r0, r4
 800fd4a:	f000 fae7 	bl	801031c <__multadd>
 800fd4e:	4607      	mov	r7, r0
 800fd50:	e7f0      	b.n	800fd34 <_dtoa_r+0xb14>
 800fd52:	f1b9 0f00 	cmp.w	r9, #0
 800fd56:	9a00      	ldr	r2, [sp, #0]
 800fd58:	bfcc      	ite	gt
 800fd5a:	464d      	movgt	r5, r9
 800fd5c:	2501      	movle	r5, #1
 800fd5e:	4415      	add	r5, r2
 800fd60:	f04f 0800 	mov.w	r8, #0
 800fd64:	4659      	mov	r1, fp
 800fd66:	2201      	movs	r2, #1
 800fd68:	4620      	mov	r0, r4
 800fd6a:	9301      	str	r3, [sp, #4]
 800fd6c:	f000 fc86 	bl	801067c <__lshift>
 800fd70:	4631      	mov	r1, r6
 800fd72:	4683      	mov	fp, r0
 800fd74:	f000 fcee 	bl	8010754 <__mcmp>
 800fd78:	2800      	cmp	r0, #0
 800fd7a:	dcb2      	bgt.n	800fce2 <_dtoa_r+0xac2>
 800fd7c:	d102      	bne.n	800fd84 <_dtoa_r+0xb64>
 800fd7e:	9b01      	ldr	r3, [sp, #4]
 800fd80:	07db      	lsls	r3, r3, #31
 800fd82:	d4ae      	bmi.n	800fce2 <_dtoa_r+0xac2>
 800fd84:	462b      	mov	r3, r5
 800fd86:	461d      	mov	r5, r3
 800fd88:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fd8c:	2a30      	cmp	r2, #48	; 0x30
 800fd8e:	d0fa      	beq.n	800fd86 <_dtoa_r+0xb66>
 800fd90:	e6f7      	b.n	800fb82 <_dtoa_r+0x962>
 800fd92:	9a00      	ldr	r2, [sp, #0]
 800fd94:	429a      	cmp	r2, r3
 800fd96:	d1a5      	bne.n	800fce4 <_dtoa_r+0xac4>
 800fd98:	f10a 0a01 	add.w	sl, sl, #1
 800fd9c:	2331      	movs	r3, #49	; 0x31
 800fd9e:	e779      	b.n	800fc94 <_dtoa_r+0xa74>
 800fda0:	4b13      	ldr	r3, [pc, #76]	; (800fdf0 <_dtoa_r+0xbd0>)
 800fda2:	f7ff baaf 	b.w	800f304 <_dtoa_r+0xe4>
 800fda6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fda8:	2b00      	cmp	r3, #0
 800fdaa:	f47f aa86 	bne.w	800f2ba <_dtoa_r+0x9a>
 800fdae:	4b11      	ldr	r3, [pc, #68]	; (800fdf4 <_dtoa_r+0xbd4>)
 800fdb0:	f7ff baa8 	b.w	800f304 <_dtoa_r+0xe4>
 800fdb4:	f1b9 0f00 	cmp.w	r9, #0
 800fdb8:	dc03      	bgt.n	800fdc2 <_dtoa_r+0xba2>
 800fdba:	9b05      	ldr	r3, [sp, #20]
 800fdbc:	2b02      	cmp	r3, #2
 800fdbe:	f73f aec9 	bgt.w	800fb54 <_dtoa_r+0x934>
 800fdc2:	9d00      	ldr	r5, [sp, #0]
 800fdc4:	4631      	mov	r1, r6
 800fdc6:	4658      	mov	r0, fp
 800fdc8:	f7ff f99e 	bl	800f108 <quorem>
 800fdcc:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800fdd0:	f805 3b01 	strb.w	r3, [r5], #1
 800fdd4:	9a00      	ldr	r2, [sp, #0]
 800fdd6:	1aaa      	subs	r2, r5, r2
 800fdd8:	4591      	cmp	r9, r2
 800fdda:	ddba      	ble.n	800fd52 <_dtoa_r+0xb32>
 800fddc:	4659      	mov	r1, fp
 800fdde:	2300      	movs	r3, #0
 800fde0:	220a      	movs	r2, #10
 800fde2:	4620      	mov	r0, r4
 800fde4:	f000 fa9a 	bl	801031c <__multadd>
 800fde8:	4683      	mov	fp, r0
 800fdea:	e7eb      	b.n	800fdc4 <_dtoa_r+0xba4>
 800fdec:	080129eb 	.word	0x080129eb
 800fdf0:	08012944 	.word	0x08012944
 800fdf4:	08012968 	.word	0x08012968

0800fdf8 <__sflush_r>:
 800fdf8:	898a      	ldrh	r2, [r1, #12]
 800fdfa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fdfe:	4605      	mov	r5, r0
 800fe00:	0710      	lsls	r0, r2, #28
 800fe02:	460c      	mov	r4, r1
 800fe04:	d458      	bmi.n	800feb8 <__sflush_r+0xc0>
 800fe06:	684b      	ldr	r3, [r1, #4]
 800fe08:	2b00      	cmp	r3, #0
 800fe0a:	dc05      	bgt.n	800fe18 <__sflush_r+0x20>
 800fe0c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800fe0e:	2b00      	cmp	r3, #0
 800fe10:	dc02      	bgt.n	800fe18 <__sflush_r+0x20>
 800fe12:	2000      	movs	r0, #0
 800fe14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fe18:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800fe1a:	2e00      	cmp	r6, #0
 800fe1c:	d0f9      	beq.n	800fe12 <__sflush_r+0x1a>
 800fe1e:	2300      	movs	r3, #0
 800fe20:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800fe24:	682f      	ldr	r7, [r5, #0]
 800fe26:	602b      	str	r3, [r5, #0]
 800fe28:	d032      	beq.n	800fe90 <__sflush_r+0x98>
 800fe2a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800fe2c:	89a3      	ldrh	r3, [r4, #12]
 800fe2e:	075a      	lsls	r2, r3, #29
 800fe30:	d505      	bpl.n	800fe3e <__sflush_r+0x46>
 800fe32:	6863      	ldr	r3, [r4, #4]
 800fe34:	1ac0      	subs	r0, r0, r3
 800fe36:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800fe38:	b10b      	cbz	r3, 800fe3e <__sflush_r+0x46>
 800fe3a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800fe3c:	1ac0      	subs	r0, r0, r3
 800fe3e:	2300      	movs	r3, #0
 800fe40:	4602      	mov	r2, r0
 800fe42:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800fe44:	6a21      	ldr	r1, [r4, #32]
 800fe46:	4628      	mov	r0, r5
 800fe48:	47b0      	blx	r6
 800fe4a:	1c43      	adds	r3, r0, #1
 800fe4c:	89a3      	ldrh	r3, [r4, #12]
 800fe4e:	d106      	bne.n	800fe5e <__sflush_r+0x66>
 800fe50:	6829      	ldr	r1, [r5, #0]
 800fe52:	291d      	cmp	r1, #29
 800fe54:	d82c      	bhi.n	800feb0 <__sflush_r+0xb8>
 800fe56:	4a2a      	ldr	r2, [pc, #168]	; (800ff00 <__sflush_r+0x108>)
 800fe58:	40ca      	lsrs	r2, r1
 800fe5a:	07d6      	lsls	r6, r2, #31
 800fe5c:	d528      	bpl.n	800feb0 <__sflush_r+0xb8>
 800fe5e:	2200      	movs	r2, #0
 800fe60:	6062      	str	r2, [r4, #4]
 800fe62:	04d9      	lsls	r1, r3, #19
 800fe64:	6922      	ldr	r2, [r4, #16]
 800fe66:	6022      	str	r2, [r4, #0]
 800fe68:	d504      	bpl.n	800fe74 <__sflush_r+0x7c>
 800fe6a:	1c42      	adds	r2, r0, #1
 800fe6c:	d101      	bne.n	800fe72 <__sflush_r+0x7a>
 800fe6e:	682b      	ldr	r3, [r5, #0]
 800fe70:	b903      	cbnz	r3, 800fe74 <__sflush_r+0x7c>
 800fe72:	6560      	str	r0, [r4, #84]	; 0x54
 800fe74:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fe76:	602f      	str	r7, [r5, #0]
 800fe78:	2900      	cmp	r1, #0
 800fe7a:	d0ca      	beq.n	800fe12 <__sflush_r+0x1a>
 800fe7c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fe80:	4299      	cmp	r1, r3
 800fe82:	d002      	beq.n	800fe8a <__sflush_r+0x92>
 800fe84:	4628      	mov	r0, r5
 800fe86:	f7fe fa89 	bl	800e39c <_free_r>
 800fe8a:	2000      	movs	r0, #0
 800fe8c:	6360      	str	r0, [r4, #52]	; 0x34
 800fe8e:	e7c1      	b.n	800fe14 <__sflush_r+0x1c>
 800fe90:	6a21      	ldr	r1, [r4, #32]
 800fe92:	2301      	movs	r3, #1
 800fe94:	4628      	mov	r0, r5
 800fe96:	47b0      	blx	r6
 800fe98:	1c41      	adds	r1, r0, #1
 800fe9a:	d1c7      	bne.n	800fe2c <__sflush_r+0x34>
 800fe9c:	682b      	ldr	r3, [r5, #0]
 800fe9e:	2b00      	cmp	r3, #0
 800fea0:	d0c4      	beq.n	800fe2c <__sflush_r+0x34>
 800fea2:	2b1d      	cmp	r3, #29
 800fea4:	d001      	beq.n	800feaa <__sflush_r+0xb2>
 800fea6:	2b16      	cmp	r3, #22
 800fea8:	d101      	bne.n	800feae <__sflush_r+0xb6>
 800feaa:	602f      	str	r7, [r5, #0]
 800feac:	e7b1      	b.n	800fe12 <__sflush_r+0x1a>
 800feae:	89a3      	ldrh	r3, [r4, #12]
 800feb0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800feb4:	81a3      	strh	r3, [r4, #12]
 800feb6:	e7ad      	b.n	800fe14 <__sflush_r+0x1c>
 800feb8:	690f      	ldr	r7, [r1, #16]
 800feba:	2f00      	cmp	r7, #0
 800febc:	d0a9      	beq.n	800fe12 <__sflush_r+0x1a>
 800febe:	0793      	lsls	r3, r2, #30
 800fec0:	680e      	ldr	r6, [r1, #0]
 800fec2:	bf08      	it	eq
 800fec4:	694b      	ldreq	r3, [r1, #20]
 800fec6:	600f      	str	r7, [r1, #0]
 800fec8:	bf18      	it	ne
 800feca:	2300      	movne	r3, #0
 800fecc:	eba6 0807 	sub.w	r8, r6, r7
 800fed0:	608b      	str	r3, [r1, #8]
 800fed2:	f1b8 0f00 	cmp.w	r8, #0
 800fed6:	dd9c      	ble.n	800fe12 <__sflush_r+0x1a>
 800fed8:	6a21      	ldr	r1, [r4, #32]
 800feda:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800fedc:	4643      	mov	r3, r8
 800fede:	463a      	mov	r2, r7
 800fee0:	4628      	mov	r0, r5
 800fee2:	47b0      	blx	r6
 800fee4:	2800      	cmp	r0, #0
 800fee6:	dc06      	bgt.n	800fef6 <__sflush_r+0xfe>
 800fee8:	89a3      	ldrh	r3, [r4, #12]
 800feea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800feee:	81a3      	strh	r3, [r4, #12]
 800fef0:	f04f 30ff 	mov.w	r0, #4294967295
 800fef4:	e78e      	b.n	800fe14 <__sflush_r+0x1c>
 800fef6:	4407      	add	r7, r0
 800fef8:	eba8 0800 	sub.w	r8, r8, r0
 800fefc:	e7e9      	b.n	800fed2 <__sflush_r+0xda>
 800fefe:	bf00      	nop
 800ff00:	20400001 	.word	0x20400001

0800ff04 <_fflush_r>:
 800ff04:	b538      	push	{r3, r4, r5, lr}
 800ff06:	690b      	ldr	r3, [r1, #16]
 800ff08:	4605      	mov	r5, r0
 800ff0a:	460c      	mov	r4, r1
 800ff0c:	b913      	cbnz	r3, 800ff14 <_fflush_r+0x10>
 800ff0e:	2500      	movs	r5, #0
 800ff10:	4628      	mov	r0, r5
 800ff12:	bd38      	pop	{r3, r4, r5, pc}
 800ff14:	b118      	cbz	r0, 800ff1e <_fflush_r+0x1a>
 800ff16:	6983      	ldr	r3, [r0, #24]
 800ff18:	b90b      	cbnz	r3, 800ff1e <_fflush_r+0x1a>
 800ff1a:	f000 f887 	bl	801002c <__sinit>
 800ff1e:	4b14      	ldr	r3, [pc, #80]	; (800ff70 <_fflush_r+0x6c>)
 800ff20:	429c      	cmp	r4, r3
 800ff22:	d11b      	bne.n	800ff5c <_fflush_r+0x58>
 800ff24:	686c      	ldr	r4, [r5, #4]
 800ff26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ff2a:	2b00      	cmp	r3, #0
 800ff2c:	d0ef      	beq.n	800ff0e <_fflush_r+0xa>
 800ff2e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ff30:	07d0      	lsls	r0, r2, #31
 800ff32:	d404      	bmi.n	800ff3e <_fflush_r+0x3a>
 800ff34:	0599      	lsls	r1, r3, #22
 800ff36:	d402      	bmi.n	800ff3e <_fflush_r+0x3a>
 800ff38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ff3a:	f000 f91a 	bl	8010172 <__retarget_lock_acquire_recursive>
 800ff3e:	4628      	mov	r0, r5
 800ff40:	4621      	mov	r1, r4
 800ff42:	f7ff ff59 	bl	800fdf8 <__sflush_r>
 800ff46:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ff48:	07da      	lsls	r2, r3, #31
 800ff4a:	4605      	mov	r5, r0
 800ff4c:	d4e0      	bmi.n	800ff10 <_fflush_r+0xc>
 800ff4e:	89a3      	ldrh	r3, [r4, #12]
 800ff50:	059b      	lsls	r3, r3, #22
 800ff52:	d4dd      	bmi.n	800ff10 <_fflush_r+0xc>
 800ff54:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ff56:	f000 f90d 	bl	8010174 <__retarget_lock_release_recursive>
 800ff5a:	e7d9      	b.n	800ff10 <_fflush_r+0xc>
 800ff5c:	4b05      	ldr	r3, [pc, #20]	; (800ff74 <_fflush_r+0x70>)
 800ff5e:	429c      	cmp	r4, r3
 800ff60:	d101      	bne.n	800ff66 <_fflush_r+0x62>
 800ff62:	68ac      	ldr	r4, [r5, #8]
 800ff64:	e7df      	b.n	800ff26 <_fflush_r+0x22>
 800ff66:	4b04      	ldr	r3, [pc, #16]	; (800ff78 <_fflush_r+0x74>)
 800ff68:	429c      	cmp	r4, r3
 800ff6a:	bf08      	it	eq
 800ff6c:	68ec      	ldreq	r4, [r5, #12]
 800ff6e:	e7da      	b.n	800ff26 <_fflush_r+0x22>
 800ff70:	08012a1c 	.word	0x08012a1c
 800ff74:	08012a3c 	.word	0x08012a3c
 800ff78:	080129fc 	.word	0x080129fc

0800ff7c <std>:
 800ff7c:	2300      	movs	r3, #0
 800ff7e:	b510      	push	{r4, lr}
 800ff80:	4604      	mov	r4, r0
 800ff82:	e9c0 3300 	strd	r3, r3, [r0]
 800ff86:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ff8a:	6083      	str	r3, [r0, #8]
 800ff8c:	8181      	strh	r1, [r0, #12]
 800ff8e:	6643      	str	r3, [r0, #100]	; 0x64
 800ff90:	81c2      	strh	r2, [r0, #14]
 800ff92:	6183      	str	r3, [r0, #24]
 800ff94:	4619      	mov	r1, r3
 800ff96:	2208      	movs	r2, #8
 800ff98:	305c      	adds	r0, #92	; 0x5c
 800ff9a:	f7fe f9f7 	bl	800e38c <memset>
 800ff9e:	4b05      	ldr	r3, [pc, #20]	; (800ffb4 <std+0x38>)
 800ffa0:	6263      	str	r3, [r4, #36]	; 0x24
 800ffa2:	4b05      	ldr	r3, [pc, #20]	; (800ffb8 <std+0x3c>)
 800ffa4:	62a3      	str	r3, [r4, #40]	; 0x28
 800ffa6:	4b05      	ldr	r3, [pc, #20]	; (800ffbc <std+0x40>)
 800ffa8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ffaa:	4b05      	ldr	r3, [pc, #20]	; (800ffc0 <std+0x44>)
 800ffac:	6224      	str	r4, [r4, #32]
 800ffae:	6323      	str	r3, [r4, #48]	; 0x30
 800ffb0:	bd10      	pop	{r4, pc}
 800ffb2:	bf00      	nop
 800ffb4:	08010c25 	.word	0x08010c25
 800ffb8:	08010c47 	.word	0x08010c47
 800ffbc:	08010c7f 	.word	0x08010c7f
 800ffc0:	08010ca3 	.word	0x08010ca3

0800ffc4 <_cleanup_r>:
 800ffc4:	4901      	ldr	r1, [pc, #4]	; (800ffcc <_cleanup_r+0x8>)
 800ffc6:	f000 b8af 	b.w	8010128 <_fwalk_reent>
 800ffca:	bf00      	nop
 800ffcc:	0800ff05 	.word	0x0800ff05

0800ffd0 <__sfmoreglue>:
 800ffd0:	b570      	push	{r4, r5, r6, lr}
 800ffd2:	1e4a      	subs	r2, r1, #1
 800ffd4:	2568      	movs	r5, #104	; 0x68
 800ffd6:	4355      	muls	r5, r2
 800ffd8:	460e      	mov	r6, r1
 800ffda:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ffde:	f7fe fa2d 	bl	800e43c <_malloc_r>
 800ffe2:	4604      	mov	r4, r0
 800ffe4:	b140      	cbz	r0, 800fff8 <__sfmoreglue+0x28>
 800ffe6:	2100      	movs	r1, #0
 800ffe8:	e9c0 1600 	strd	r1, r6, [r0]
 800ffec:	300c      	adds	r0, #12
 800ffee:	60a0      	str	r0, [r4, #8]
 800fff0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800fff4:	f7fe f9ca 	bl	800e38c <memset>
 800fff8:	4620      	mov	r0, r4
 800fffa:	bd70      	pop	{r4, r5, r6, pc}

0800fffc <__sfp_lock_acquire>:
 800fffc:	4801      	ldr	r0, [pc, #4]	; (8010004 <__sfp_lock_acquire+0x8>)
 800fffe:	f000 b8b8 	b.w	8010172 <__retarget_lock_acquire_recursive>
 8010002:	bf00      	nop
 8010004:	20005250 	.word	0x20005250

08010008 <__sfp_lock_release>:
 8010008:	4801      	ldr	r0, [pc, #4]	; (8010010 <__sfp_lock_release+0x8>)
 801000a:	f000 b8b3 	b.w	8010174 <__retarget_lock_release_recursive>
 801000e:	bf00      	nop
 8010010:	20005250 	.word	0x20005250

08010014 <__sinit_lock_acquire>:
 8010014:	4801      	ldr	r0, [pc, #4]	; (801001c <__sinit_lock_acquire+0x8>)
 8010016:	f000 b8ac 	b.w	8010172 <__retarget_lock_acquire_recursive>
 801001a:	bf00      	nop
 801001c:	2000524b 	.word	0x2000524b

08010020 <__sinit_lock_release>:
 8010020:	4801      	ldr	r0, [pc, #4]	; (8010028 <__sinit_lock_release+0x8>)
 8010022:	f000 b8a7 	b.w	8010174 <__retarget_lock_release_recursive>
 8010026:	bf00      	nop
 8010028:	2000524b 	.word	0x2000524b

0801002c <__sinit>:
 801002c:	b510      	push	{r4, lr}
 801002e:	4604      	mov	r4, r0
 8010030:	f7ff fff0 	bl	8010014 <__sinit_lock_acquire>
 8010034:	69a3      	ldr	r3, [r4, #24]
 8010036:	b11b      	cbz	r3, 8010040 <__sinit+0x14>
 8010038:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801003c:	f7ff bff0 	b.w	8010020 <__sinit_lock_release>
 8010040:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8010044:	6523      	str	r3, [r4, #80]	; 0x50
 8010046:	4b13      	ldr	r3, [pc, #76]	; (8010094 <__sinit+0x68>)
 8010048:	4a13      	ldr	r2, [pc, #76]	; (8010098 <__sinit+0x6c>)
 801004a:	681b      	ldr	r3, [r3, #0]
 801004c:	62a2      	str	r2, [r4, #40]	; 0x28
 801004e:	42a3      	cmp	r3, r4
 8010050:	bf04      	itt	eq
 8010052:	2301      	moveq	r3, #1
 8010054:	61a3      	streq	r3, [r4, #24]
 8010056:	4620      	mov	r0, r4
 8010058:	f000 f820 	bl	801009c <__sfp>
 801005c:	6060      	str	r0, [r4, #4]
 801005e:	4620      	mov	r0, r4
 8010060:	f000 f81c 	bl	801009c <__sfp>
 8010064:	60a0      	str	r0, [r4, #8]
 8010066:	4620      	mov	r0, r4
 8010068:	f000 f818 	bl	801009c <__sfp>
 801006c:	2200      	movs	r2, #0
 801006e:	60e0      	str	r0, [r4, #12]
 8010070:	2104      	movs	r1, #4
 8010072:	6860      	ldr	r0, [r4, #4]
 8010074:	f7ff ff82 	bl	800ff7c <std>
 8010078:	68a0      	ldr	r0, [r4, #8]
 801007a:	2201      	movs	r2, #1
 801007c:	2109      	movs	r1, #9
 801007e:	f7ff ff7d 	bl	800ff7c <std>
 8010082:	68e0      	ldr	r0, [r4, #12]
 8010084:	2202      	movs	r2, #2
 8010086:	2112      	movs	r1, #18
 8010088:	f7ff ff78 	bl	800ff7c <std>
 801008c:	2301      	movs	r3, #1
 801008e:	61a3      	str	r3, [r4, #24]
 8010090:	e7d2      	b.n	8010038 <__sinit+0xc>
 8010092:	bf00      	nop
 8010094:	08012930 	.word	0x08012930
 8010098:	0800ffc5 	.word	0x0800ffc5

0801009c <__sfp>:
 801009c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801009e:	4607      	mov	r7, r0
 80100a0:	f7ff ffac 	bl	800fffc <__sfp_lock_acquire>
 80100a4:	4b1e      	ldr	r3, [pc, #120]	; (8010120 <__sfp+0x84>)
 80100a6:	681e      	ldr	r6, [r3, #0]
 80100a8:	69b3      	ldr	r3, [r6, #24]
 80100aa:	b913      	cbnz	r3, 80100b2 <__sfp+0x16>
 80100ac:	4630      	mov	r0, r6
 80100ae:	f7ff ffbd 	bl	801002c <__sinit>
 80100b2:	3648      	adds	r6, #72	; 0x48
 80100b4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80100b8:	3b01      	subs	r3, #1
 80100ba:	d503      	bpl.n	80100c4 <__sfp+0x28>
 80100bc:	6833      	ldr	r3, [r6, #0]
 80100be:	b30b      	cbz	r3, 8010104 <__sfp+0x68>
 80100c0:	6836      	ldr	r6, [r6, #0]
 80100c2:	e7f7      	b.n	80100b4 <__sfp+0x18>
 80100c4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80100c8:	b9d5      	cbnz	r5, 8010100 <__sfp+0x64>
 80100ca:	4b16      	ldr	r3, [pc, #88]	; (8010124 <__sfp+0x88>)
 80100cc:	60e3      	str	r3, [r4, #12]
 80100ce:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80100d2:	6665      	str	r5, [r4, #100]	; 0x64
 80100d4:	f000 f84c 	bl	8010170 <__retarget_lock_init_recursive>
 80100d8:	f7ff ff96 	bl	8010008 <__sfp_lock_release>
 80100dc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80100e0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80100e4:	6025      	str	r5, [r4, #0]
 80100e6:	61a5      	str	r5, [r4, #24]
 80100e8:	2208      	movs	r2, #8
 80100ea:	4629      	mov	r1, r5
 80100ec:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80100f0:	f7fe f94c 	bl	800e38c <memset>
 80100f4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80100f8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80100fc:	4620      	mov	r0, r4
 80100fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010100:	3468      	adds	r4, #104	; 0x68
 8010102:	e7d9      	b.n	80100b8 <__sfp+0x1c>
 8010104:	2104      	movs	r1, #4
 8010106:	4638      	mov	r0, r7
 8010108:	f7ff ff62 	bl	800ffd0 <__sfmoreglue>
 801010c:	4604      	mov	r4, r0
 801010e:	6030      	str	r0, [r6, #0]
 8010110:	2800      	cmp	r0, #0
 8010112:	d1d5      	bne.n	80100c0 <__sfp+0x24>
 8010114:	f7ff ff78 	bl	8010008 <__sfp_lock_release>
 8010118:	230c      	movs	r3, #12
 801011a:	603b      	str	r3, [r7, #0]
 801011c:	e7ee      	b.n	80100fc <__sfp+0x60>
 801011e:	bf00      	nop
 8010120:	08012930 	.word	0x08012930
 8010124:	ffff0001 	.word	0xffff0001

08010128 <_fwalk_reent>:
 8010128:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801012c:	4606      	mov	r6, r0
 801012e:	4688      	mov	r8, r1
 8010130:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8010134:	2700      	movs	r7, #0
 8010136:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801013a:	f1b9 0901 	subs.w	r9, r9, #1
 801013e:	d505      	bpl.n	801014c <_fwalk_reent+0x24>
 8010140:	6824      	ldr	r4, [r4, #0]
 8010142:	2c00      	cmp	r4, #0
 8010144:	d1f7      	bne.n	8010136 <_fwalk_reent+0xe>
 8010146:	4638      	mov	r0, r7
 8010148:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801014c:	89ab      	ldrh	r3, [r5, #12]
 801014e:	2b01      	cmp	r3, #1
 8010150:	d907      	bls.n	8010162 <_fwalk_reent+0x3a>
 8010152:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010156:	3301      	adds	r3, #1
 8010158:	d003      	beq.n	8010162 <_fwalk_reent+0x3a>
 801015a:	4629      	mov	r1, r5
 801015c:	4630      	mov	r0, r6
 801015e:	47c0      	blx	r8
 8010160:	4307      	orrs	r7, r0
 8010162:	3568      	adds	r5, #104	; 0x68
 8010164:	e7e9      	b.n	801013a <_fwalk_reent+0x12>
	...

08010168 <_localeconv_r>:
 8010168:	4800      	ldr	r0, [pc, #0]	; (801016c <_localeconv_r+0x4>)
 801016a:	4770      	bx	lr
 801016c:	2000016c 	.word	0x2000016c

08010170 <__retarget_lock_init_recursive>:
 8010170:	4770      	bx	lr

08010172 <__retarget_lock_acquire_recursive>:
 8010172:	4770      	bx	lr

08010174 <__retarget_lock_release_recursive>:
 8010174:	4770      	bx	lr

08010176 <__swhatbuf_r>:
 8010176:	b570      	push	{r4, r5, r6, lr}
 8010178:	460e      	mov	r6, r1
 801017a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801017e:	2900      	cmp	r1, #0
 8010180:	b096      	sub	sp, #88	; 0x58
 8010182:	4614      	mov	r4, r2
 8010184:	461d      	mov	r5, r3
 8010186:	da07      	bge.n	8010198 <__swhatbuf_r+0x22>
 8010188:	2300      	movs	r3, #0
 801018a:	602b      	str	r3, [r5, #0]
 801018c:	89b3      	ldrh	r3, [r6, #12]
 801018e:	061a      	lsls	r2, r3, #24
 8010190:	d410      	bmi.n	80101b4 <__swhatbuf_r+0x3e>
 8010192:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010196:	e00e      	b.n	80101b6 <__swhatbuf_r+0x40>
 8010198:	466a      	mov	r2, sp
 801019a:	f000 fdd9 	bl	8010d50 <_fstat_r>
 801019e:	2800      	cmp	r0, #0
 80101a0:	dbf2      	blt.n	8010188 <__swhatbuf_r+0x12>
 80101a2:	9a01      	ldr	r2, [sp, #4]
 80101a4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80101a8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80101ac:	425a      	negs	r2, r3
 80101ae:	415a      	adcs	r2, r3
 80101b0:	602a      	str	r2, [r5, #0]
 80101b2:	e7ee      	b.n	8010192 <__swhatbuf_r+0x1c>
 80101b4:	2340      	movs	r3, #64	; 0x40
 80101b6:	2000      	movs	r0, #0
 80101b8:	6023      	str	r3, [r4, #0]
 80101ba:	b016      	add	sp, #88	; 0x58
 80101bc:	bd70      	pop	{r4, r5, r6, pc}
	...

080101c0 <__smakebuf_r>:
 80101c0:	898b      	ldrh	r3, [r1, #12]
 80101c2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80101c4:	079d      	lsls	r5, r3, #30
 80101c6:	4606      	mov	r6, r0
 80101c8:	460c      	mov	r4, r1
 80101ca:	d507      	bpl.n	80101dc <__smakebuf_r+0x1c>
 80101cc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80101d0:	6023      	str	r3, [r4, #0]
 80101d2:	6123      	str	r3, [r4, #16]
 80101d4:	2301      	movs	r3, #1
 80101d6:	6163      	str	r3, [r4, #20]
 80101d8:	b002      	add	sp, #8
 80101da:	bd70      	pop	{r4, r5, r6, pc}
 80101dc:	ab01      	add	r3, sp, #4
 80101de:	466a      	mov	r2, sp
 80101e0:	f7ff ffc9 	bl	8010176 <__swhatbuf_r>
 80101e4:	9900      	ldr	r1, [sp, #0]
 80101e6:	4605      	mov	r5, r0
 80101e8:	4630      	mov	r0, r6
 80101ea:	f7fe f927 	bl	800e43c <_malloc_r>
 80101ee:	b948      	cbnz	r0, 8010204 <__smakebuf_r+0x44>
 80101f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80101f4:	059a      	lsls	r2, r3, #22
 80101f6:	d4ef      	bmi.n	80101d8 <__smakebuf_r+0x18>
 80101f8:	f023 0303 	bic.w	r3, r3, #3
 80101fc:	f043 0302 	orr.w	r3, r3, #2
 8010200:	81a3      	strh	r3, [r4, #12]
 8010202:	e7e3      	b.n	80101cc <__smakebuf_r+0xc>
 8010204:	4b0d      	ldr	r3, [pc, #52]	; (801023c <__smakebuf_r+0x7c>)
 8010206:	62b3      	str	r3, [r6, #40]	; 0x28
 8010208:	89a3      	ldrh	r3, [r4, #12]
 801020a:	6020      	str	r0, [r4, #0]
 801020c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010210:	81a3      	strh	r3, [r4, #12]
 8010212:	9b00      	ldr	r3, [sp, #0]
 8010214:	6163      	str	r3, [r4, #20]
 8010216:	9b01      	ldr	r3, [sp, #4]
 8010218:	6120      	str	r0, [r4, #16]
 801021a:	b15b      	cbz	r3, 8010234 <__smakebuf_r+0x74>
 801021c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010220:	4630      	mov	r0, r6
 8010222:	f000 fda7 	bl	8010d74 <_isatty_r>
 8010226:	b128      	cbz	r0, 8010234 <__smakebuf_r+0x74>
 8010228:	89a3      	ldrh	r3, [r4, #12]
 801022a:	f023 0303 	bic.w	r3, r3, #3
 801022e:	f043 0301 	orr.w	r3, r3, #1
 8010232:	81a3      	strh	r3, [r4, #12]
 8010234:	89a0      	ldrh	r0, [r4, #12]
 8010236:	4305      	orrs	r5, r0
 8010238:	81a5      	strh	r5, [r4, #12]
 801023a:	e7cd      	b.n	80101d8 <__smakebuf_r+0x18>
 801023c:	0800ffc5 	.word	0x0800ffc5

08010240 <__malloc_lock>:
 8010240:	4801      	ldr	r0, [pc, #4]	; (8010248 <__malloc_lock+0x8>)
 8010242:	f7ff bf96 	b.w	8010172 <__retarget_lock_acquire_recursive>
 8010246:	bf00      	nop
 8010248:	2000524c 	.word	0x2000524c

0801024c <__malloc_unlock>:
 801024c:	4801      	ldr	r0, [pc, #4]	; (8010254 <__malloc_unlock+0x8>)
 801024e:	f7ff bf91 	b.w	8010174 <__retarget_lock_release_recursive>
 8010252:	bf00      	nop
 8010254:	2000524c 	.word	0x2000524c

08010258 <_Balloc>:
 8010258:	b570      	push	{r4, r5, r6, lr}
 801025a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801025c:	4604      	mov	r4, r0
 801025e:	460d      	mov	r5, r1
 8010260:	b976      	cbnz	r6, 8010280 <_Balloc+0x28>
 8010262:	2010      	movs	r0, #16
 8010264:	f7fe f87c 	bl	800e360 <malloc>
 8010268:	4602      	mov	r2, r0
 801026a:	6260      	str	r0, [r4, #36]	; 0x24
 801026c:	b920      	cbnz	r0, 8010278 <_Balloc+0x20>
 801026e:	4b18      	ldr	r3, [pc, #96]	; (80102d0 <_Balloc+0x78>)
 8010270:	4818      	ldr	r0, [pc, #96]	; (80102d4 <_Balloc+0x7c>)
 8010272:	2166      	movs	r1, #102	; 0x66
 8010274:	f000 fd2c 	bl	8010cd0 <__assert_func>
 8010278:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801027c:	6006      	str	r6, [r0, #0]
 801027e:	60c6      	str	r6, [r0, #12]
 8010280:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8010282:	68f3      	ldr	r3, [r6, #12]
 8010284:	b183      	cbz	r3, 80102a8 <_Balloc+0x50>
 8010286:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010288:	68db      	ldr	r3, [r3, #12]
 801028a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801028e:	b9b8      	cbnz	r0, 80102c0 <_Balloc+0x68>
 8010290:	2101      	movs	r1, #1
 8010292:	fa01 f605 	lsl.w	r6, r1, r5
 8010296:	1d72      	adds	r2, r6, #5
 8010298:	0092      	lsls	r2, r2, #2
 801029a:	4620      	mov	r0, r4
 801029c:	f000 fb5a 	bl	8010954 <_calloc_r>
 80102a0:	b160      	cbz	r0, 80102bc <_Balloc+0x64>
 80102a2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80102a6:	e00e      	b.n	80102c6 <_Balloc+0x6e>
 80102a8:	2221      	movs	r2, #33	; 0x21
 80102aa:	2104      	movs	r1, #4
 80102ac:	4620      	mov	r0, r4
 80102ae:	f000 fb51 	bl	8010954 <_calloc_r>
 80102b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80102b4:	60f0      	str	r0, [r6, #12]
 80102b6:	68db      	ldr	r3, [r3, #12]
 80102b8:	2b00      	cmp	r3, #0
 80102ba:	d1e4      	bne.n	8010286 <_Balloc+0x2e>
 80102bc:	2000      	movs	r0, #0
 80102be:	bd70      	pop	{r4, r5, r6, pc}
 80102c0:	6802      	ldr	r2, [r0, #0]
 80102c2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80102c6:	2300      	movs	r3, #0
 80102c8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80102cc:	e7f7      	b.n	80102be <_Balloc+0x66>
 80102ce:	bf00      	nop
 80102d0:	08012975 	.word	0x08012975
 80102d4:	08012a5c 	.word	0x08012a5c

080102d8 <_Bfree>:
 80102d8:	b570      	push	{r4, r5, r6, lr}
 80102da:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80102dc:	4605      	mov	r5, r0
 80102de:	460c      	mov	r4, r1
 80102e0:	b976      	cbnz	r6, 8010300 <_Bfree+0x28>
 80102e2:	2010      	movs	r0, #16
 80102e4:	f7fe f83c 	bl	800e360 <malloc>
 80102e8:	4602      	mov	r2, r0
 80102ea:	6268      	str	r0, [r5, #36]	; 0x24
 80102ec:	b920      	cbnz	r0, 80102f8 <_Bfree+0x20>
 80102ee:	4b09      	ldr	r3, [pc, #36]	; (8010314 <_Bfree+0x3c>)
 80102f0:	4809      	ldr	r0, [pc, #36]	; (8010318 <_Bfree+0x40>)
 80102f2:	218a      	movs	r1, #138	; 0x8a
 80102f4:	f000 fcec 	bl	8010cd0 <__assert_func>
 80102f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80102fc:	6006      	str	r6, [r0, #0]
 80102fe:	60c6      	str	r6, [r0, #12]
 8010300:	b13c      	cbz	r4, 8010312 <_Bfree+0x3a>
 8010302:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8010304:	6862      	ldr	r2, [r4, #4]
 8010306:	68db      	ldr	r3, [r3, #12]
 8010308:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801030c:	6021      	str	r1, [r4, #0]
 801030e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010312:	bd70      	pop	{r4, r5, r6, pc}
 8010314:	08012975 	.word	0x08012975
 8010318:	08012a5c 	.word	0x08012a5c

0801031c <__multadd>:
 801031c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010320:	690e      	ldr	r6, [r1, #16]
 8010322:	4607      	mov	r7, r0
 8010324:	4698      	mov	r8, r3
 8010326:	460c      	mov	r4, r1
 8010328:	f101 0014 	add.w	r0, r1, #20
 801032c:	2300      	movs	r3, #0
 801032e:	6805      	ldr	r5, [r0, #0]
 8010330:	b2a9      	uxth	r1, r5
 8010332:	fb02 8101 	mla	r1, r2, r1, r8
 8010336:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 801033a:	0c2d      	lsrs	r5, r5, #16
 801033c:	fb02 c505 	mla	r5, r2, r5, ip
 8010340:	b289      	uxth	r1, r1
 8010342:	3301      	adds	r3, #1
 8010344:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8010348:	429e      	cmp	r6, r3
 801034a:	f840 1b04 	str.w	r1, [r0], #4
 801034e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8010352:	dcec      	bgt.n	801032e <__multadd+0x12>
 8010354:	f1b8 0f00 	cmp.w	r8, #0
 8010358:	d022      	beq.n	80103a0 <__multadd+0x84>
 801035a:	68a3      	ldr	r3, [r4, #8]
 801035c:	42b3      	cmp	r3, r6
 801035e:	dc19      	bgt.n	8010394 <__multadd+0x78>
 8010360:	6861      	ldr	r1, [r4, #4]
 8010362:	4638      	mov	r0, r7
 8010364:	3101      	adds	r1, #1
 8010366:	f7ff ff77 	bl	8010258 <_Balloc>
 801036a:	4605      	mov	r5, r0
 801036c:	b928      	cbnz	r0, 801037a <__multadd+0x5e>
 801036e:	4602      	mov	r2, r0
 8010370:	4b0d      	ldr	r3, [pc, #52]	; (80103a8 <__multadd+0x8c>)
 8010372:	480e      	ldr	r0, [pc, #56]	; (80103ac <__multadd+0x90>)
 8010374:	21b5      	movs	r1, #181	; 0xb5
 8010376:	f000 fcab 	bl	8010cd0 <__assert_func>
 801037a:	6922      	ldr	r2, [r4, #16]
 801037c:	3202      	adds	r2, #2
 801037e:	f104 010c 	add.w	r1, r4, #12
 8010382:	0092      	lsls	r2, r2, #2
 8010384:	300c      	adds	r0, #12
 8010386:	f7fd fff3 	bl	800e370 <memcpy>
 801038a:	4621      	mov	r1, r4
 801038c:	4638      	mov	r0, r7
 801038e:	f7ff ffa3 	bl	80102d8 <_Bfree>
 8010392:	462c      	mov	r4, r5
 8010394:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8010398:	3601      	adds	r6, #1
 801039a:	f8c3 8014 	str.w	r8, [r3, #20]
 801039e:	6126      	str	r6, [r4, #16]
 80103a0:	4620      	mov	r0, r4
 80103a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80103a6:	bf00      	nop
 80103a8:	080129eb 	.word	0x080129eb
 80103ac:	08012a5c 	.word	0x08012a5c

080103b0 <__hi0bits>:
 80103b0:	0c03      	lsrs	r3, r0, #16
 80103b2:	041b      	lsls	r3, r3, #16
 80103b4:	b9d3      	cbnz	r3, 80103ec <__hi0bits+0x3c>
 80103b6:	0400      	lsls	r0, r0, #16
 80103b8:	2310      	movs	r3, #16
 80103ba:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80103be:	bf04      	itt	eq
 80103c0:	0200      	lsleq	r0, r0, #8
 80103c2:	3308      	addeq	r3, #8
 80103c4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80103c8:	bf04      	itt	eq
 80103ca:	0100      	lsleq	r0, r0, #4
 80103cc:	3304      	addeq	r3, #4
 80103ce:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80103d2:	bf04      	itt	eq
 80103d4:	0080      	lsleq	r0, r0, #2
 80103d6:	3302      	addeq	r3, #2
 80103d8:	2800      	cmp	r0, #0
 80103da:	db05      	blt.n	80103e8 <__hi0bits+0x38>
 80103dc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80103e0:	f103 0301 	add.w	r3, r3, #1
 80103e4:	bf08      	it	eq
 80103e6:	2320      	moveq	r3, #32
 80103e8:	4618      	mov	r0, r3
 80103ea:	4770      	bx	lr
 80103ec:	2300      	movs	r3, #0
 80103ee:	e7e4      	b.n	80103ba <__hi0bits+0xa>

080103f0 <__lo0bits>:
 80103f0:	6803      	ldr	r3, [r0, #0]
 80103f2:	f013 0207 	ands.w	r2, r3, #7
 80103f6:	4601      	mov	r1, r0
 80103f8:	d00b      	beq.n	8010412 <__lo0bits+0x22>
 80103fa:	07da      	lsls	r2, r3, #31
 80103fc:	d424      	bmi.n	8010448 <__lo0bits+0x58>
 80103fe:	0798      	lsls	r0, r3, #30
 8010400:	bf49      	itett	mi
 8010402:	085b      	lsrmi	r3, r3, #1
 8010404:	089b      	lsrpl	r3, r3, #2
 8010406:	2001      	movmi	r0, #1
 8010408:	600b      	strmi	r3, [r1, #0]
 801040a:	bf5c      	itt	pl
 801040c:	600b      	strpl	r3, [r1, #0]
 801040e:	2002      	movpl	r0, #2
 8010410:	4770      	bx	lr
 8010412:	b298      	uxth	r0, r3
 8010414:	b9b0      	cbnz	r0, 8010444 <__lo0bits+0x54>
 8010416:	0c1b      	lsrs	r3, r3, #16
 8010418:	2010      	movs	r0, #16
 801041a:	f013 0fff 	tst.w	r3, #255	; 0xff
 801041e:	bf04      	itt	eq
 8010420:	0a1b      	lsreq	r3, r3, #8
 8010422:	3008      	addeq	r0, #8
 8010424:	071a      	lsls	r2, r3, #28
 8010426:	bf04      	itt	eq
 8010428:	091b      	lsreq	r3, r3, #4
 801042a:	3004      	addeq	r0, #4
 801042c:	079a      	lsls	r2, r3, #30
 801042e:	bf04      	itt	eq
 8010430:	089b      	lsreq	r3, r3, #2
 8010432:	3002      	addeq	r0, #2
 8010434:	07da      	lsls	r2, r3, #31
 8010436:	d403      	bmi.n	8010440 <__lo0bits+0x50>
 8010438:	085b      	lsrs	r3, r3, #1
 801043a:	f100 0001 	add.w	r0, r0, #1
 801043e:	d005      	beq.n	801044c <__lo0bits+0x5c>
 8010440:	600b      	str	r3, [r1, #0]
 8010442:	4770      	bx	lr
 8010444:	4610      	mov	r0, r2
 8010446:	e7e8      	b.n	801041a <__lo0bits+0x2a>
 8010448:	2000      	movs	r0, #0
 801044a:	4770      	bx	lr
 801044c:	2020      	movs	r0, #32
 801044e:	4770      	bx	lr

08010450 <__i2b>:
 8010450:	b510      	push	{r4, lr}
 8010452:	460c      	mov	r4, r1
 8010454:	2101      	movs	r1, #1
 8010456:	f7ff feff 	bl	8010258 <_Balloc>
 801045a:	4602      	mov	r2, r0
 801045c:	b928      	cbnz	r0, 801046a <__i2b+0x1a>
 801045e:	4b05      	ldr	r3, [pc, #20]	; (8010474 <__i2b+0x24>)
 8010460:	4805      	ldr	r0, [pc, #20]	; (8010478 <__i2b+0x28>)
 8010462:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8010466:	f000 fc33 	bl	8010cd0 <__assert_func>
 801046a:	2301      	movs	r3, #1
 801046c:	6144      	str	r4, [r0, #20]
 801046e:	6103      	str	r3, [r0, #16]
 8010470:	bd10      	pop	{r4, pc}
 8010472:	bf00      	nop
 8010474:	080129eb 	.word	0x080129eb
 8010478:	08012a5c 	.word	0x08012a5c

0801047c <__multiply>:
 801047c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010480:	4614      	mov	r4, r2
 8010482:	690a      	ldr	r2, [r1, #16]
 8010484:	6923      	ldr	r3, [r4, #16]
 8010486:	429a      	cmp	r2, r3
 8010488:	bfb8      	it	lt
 801048a:	460b      	movlt	r3, r1
 801048c:	460d      	mov	r5, r1
 801048e:	bfbc      	itt	lt
 8010490:	4625      	movlt	r5, r4
 8010492:	461c      	movlt	r4, r3
 8010494:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8010498:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801049c:	68ab      	ldr	r3, [r5, #8]
 801049e:	6869      	ldr	r1, [r5, #4]
 80104a0:	eb0a 0709 	add.w	r7, sl, r9
 80104a4:	42bb      	cmp	r3, r7
 80104a6:	b085      	sub	sp, #20
 80104a8:	bfb8      	it	lt
 80104aa:	3101      	addlt	r1, #1
 80104ac:	f7ff fed4 	bl	8010258 <_Balloc>
 80104b0:	b930      	cbnz	r0, 80104c0 <__multiply+0x44>
 80104b2:	4602      	mov	r2, r0
 80104b4:	4b42      	ldr	r3, [pc, #264]	; (80105c0 <__multiply+0x144>)
 80104b6:	4843      	ldr	r0, [pc, #268]	; (80105c4 <__multiply+0x148>)
 80104b8:	f240 115d 	movw	r1, #349	; 0x15d
 80104bc:	f000 fc08 	bl	8010cd0 <__assert_func>
 80104c0:	f100 0614 	add.w	r6, r0, #20
 80104c4:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80104c8:	4633      	mov	r3, r6
 80104ca:	2200      	movs	r2, #0
 80104cc:	4543      	cmp	r3, r8
 80104ce:	d31e      	bcc.n	801050e <__multiply+0x92>
 80104d0:	f105 0c14 	add.w	ip, r5, #20
 80104d4:	f104 0314 	add.w	r3, r4, #20
 80104d8:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80104dc:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80104e0:	9202      	str	r2, [sp, #8]
 80104e2:	ebac 0205 	sub.w	r2, ip, r5
 80104e6:	3a15      	subs	r2, #21
 80104e8:	f022 0203 	bic.w	r2, r2, #3
 80104ec:	3204      	adds	r2, #4
 80104ee:	f105 0115 	add.w	r1, r5, #21
 80104f2:	458c      	cmp	ip, r1
 80104f4:	bf38      	it	cc
 80104f6:	2204      	movcc	r2, #4
 80104f8:	9201      	str	r2, [sp, #4]
 80104fa:	9a02      	ldr	r2, [sp, #8]
 80104fc:	9303      	str	r3, [sp, #12]
 80104fe:	429a      	cmp	r2, r3
 8010500:	d808      	bhi.n	8010514 <__multiply+0x98>
 8010502:	2f00      	cmp	r7, #0
 8010504:	dc55      	bgt.n	80105b2 <__multiply+0x136>
 8010506:	6107      	str	r7, [r0, #16]
 8010508:	b005      	add	sp, #20
 801050a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801050e:	f843 2b04 	str.w	r2, [r3], #4
 8010512:	e7db      	b.n	80104cc <__multiply+0x50>
 8010514:	f8b3 a000 	ldrh.w	sl, [r3]
 8010518:	f1ba 0f00 	cmp.w	sl, #0
 801051c:	d020      	beq.n	8010560 <__multiply+0xe4>
 801051e:	f105 0e14 	add.w	lr, r5, #20
 8010522:	46b1      	mov	r9, r6
 8010524:	2200      	movs	r2, #0
 8010526:	f85e 4b04 	ldr.w	r4, [lr], #4
 801052a:	f8d9 b000 	ldr.w	fp, [r9]
 801052e:	b2a1      	uxth	r1, r4
 8010530:	fa1f fb8b 	uxth.w	fp, fp
 8010534:	fb0a b101 	mla	r1, sl, r1, fp
 8010538:	4411      	add	r1, r2
 801053a:	f8d9 2000 	ldr.w	r2, [r9]
 801053e:	0c24      	lsrs	r4, r4, #16
 8010540:	0c12      	lsrs	r2, r2, #16
 8010542:	fb0a 2404 	mla	r4, sl, r4, r2
 8010546:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 801054a:	b289      	uxth	r1, r1
 801054c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8010550:	45f4      	cmp	ip, lr
 8010552:	f849 1b04 	str.w	r1, [r9], #4
 8010556:	ea4f 4214 	mov.w	r2, r4, lsr #16
 801055a:	d8e4      	bhi.n	8010526 <__multiply+0xaa>
 801055c:	9901      	ldr	r1, [sp, #4]
 801055e:	5072      	str	r2, [r6, r1]
 8010560:	9a03      	ldr	r2, [sp, #12]
 8010562:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8010566:	3304      	adds	r3, #4
 8010568:	f1b9 0f00 	cmp.w	r9, #0
 801056c:	d01f      	beq.n	80105ae <__multiply+0x132>
 801056e:	6834      	ldr	r4, [r6, #0]
 8010570:	f105 0114 	add.w	r1, r5, #20
 8010574:	46b6      	mov	lr, r6
 8010576:	f04f 0a00 	mov.w	sl, #0
 801057a:	880a      	ldrh	r2, [r1, #0]
 801057c:	f8be b002 	ldrh.w	fp, [lr, #2]
 8010580:	fb09 b202 	mla	r2, r9, r2, fp
 8010584:	4492      	add	sl, r2
 8010586:	b2a4      	uxth	r4, r4
 8010588:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 801058c:	f84e 4b04 	str.w	r4, [lr], #4
 8010590:	f851 4b04 	ldr.w	r4, [r1], #4
 8010594:	f8be 2000 	ldrh.w	r2, [lr]
 8010598:	0c24      	lsrs	r4, r4, #16
 801059a:	fb09 2404 	mla	r4, r9, r4, r2
 801059e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80105a2:	458c      	cmp	ip, r1
 80105a4:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80105a8:	d8e7      	bhi.n	801057a <__multiply+0xfe>
 80105aa:	9a01      	ldr	r2, [sp, #4]
 80105ac:	50b4      	str	r4, [r6, r2]
 80105ae:	3604      	adds	r6, #4
 80105b0:	e7a3      	b.n	80104fa <__multiply+0x7e>
 80105b2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80105b6:	2b00      	cmp	r3, #0
 80105b8:	d1a5      	bne.n	8010506 <__multiply+0x8a>
 80105ba:	3f01      	subs	r7, #1
 80105bc:	e7a1      	b.n	8010502 <__multiply+0x86>
 80105be:	bf00      	nop
 80105c0:	080129eb 	.word	0x080129eb
 80105c4:	08012a5c 	.word	0x08012a5c

080105c8 <__pow5mult>:
 80105c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80105cc:	4615      	mov	r5, r2
 80105ce:	f012 0203 	ands.w	r2, r2, #3
 80105d2:	4606      	mov	r6, r0
 80105d4:	460f      	mov	r7, r1
 80105d6:	d007      	beq.n	80105e8 <__pow5mult+0x20>
 80105d8:	4c25      	ldr	r4, [pc, #148]	; (8010670 <__pow5mult+0xa8>)
 80105da:	3a01      	subs	r2, #1
 80105dc:	2300      	movs	r3, #0
 80105de:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80105e2:	f7ff fe9b 	bl	801031c <__multadd>
 80105e6:	4607      	mov	r7, r0
 80105e8:	10ad      	asrs	r5, r5, #2
 80105ea:	d03d      	beq.n	8010668 <__pow5mult+0xa0>
 80105ec:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80105ee:	b97c      	cbnz	r4, 8010610 <__pow5mult+0x48>
 80105f0:	2010      	movs	r0, #16
 80105f2:	f7fd feb5 	bl	800e360 <malloc>
 80105f6:	4602      	mov	r2, r0
 80105f8:	6270      	str	r0, [r6, #36]	; 0x24
 80105fa:	b928      	cbnz	r0, 8010608 <__pow5mult+0x40>
 80105fc:	4b1d      	ldr	r3, [pc, #116]	; (8010674 <__pow5mult+0xac>)
 80105fe:	481e      	ldr	r0, [pc, #120]	; (8010678 <__pow5mult+0xb0>)
 8010600:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8010604:	f000 fb64 	bl	8010cd0 <__assert_func>
 8010608:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801060c:	6004      	str	r4, [r0, #0]
 801060e:	60c4      	str	r4, [r0, #12]
 8010610:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8010614:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010618:	b94c      	cbnz	r4, 801062e <__pow5mult+0x66>
 801061a:	f240 2171 	movw	r1, #625	; 0x271
 801061e:	4630      	mov	r0, r6
 8010620:	f7ff ff16 	bl	8010450 <__i2b>
 8010624:	2300      	movs	r3, #0
 8010626:	f8c8 0008 	str.w	r0, [r8, #8]
 801062a:	4604      	mov	r4, r0
 801062c:	6003      	str	r3, [r0, #0]
 801062e:	f04f 0900 	mov.w	r9, #0
 8010632:	07eb      	lsls	r3, r5, #31
 8010634:	d50a      	bpl.n	801064c <__pow5mult+0x84>
 8010636:	4639      	mov	r1, r7
 8010638:	4622      	mov	r2, r4
 801063a:	4630      	mov	r0, r6
 801063c:	f7ff ff1e 	bl	801047c <__multiply>
 8010640:	4639      	mov	r1, r7
 8010642:	4680      	mov	r8, r0
 8010644:	4630      	mov	r0, r6
 8010646:	f7ff fe47 	bl	80102d8 <_Bfree>
 801064a:	4647      	mov	r7, r8
 801064c:	106d      	asrs	r5, r5, #1
 801064e:	d00b      	beq.n	8010668 <__pow5mult+0xa0>
 8010650:	6820      	ldr	r0, [r4, #0]
 8010652:	b938      	cbnz	r0, 8010664 <__pow5mult+0x9c>
 8010654:	4622      	mov	r2, r4
 8010656:	4621      	mov	r1, r4
 8010658:	4630      	mov	r0, r6
 801065a:	f7ff ff0f 	bl	801047c <__multiply>
 801065e:	6020      	str	r0, [r4, #0]
 8010660:	f8c0 9000 	str.w	r9, [r0]
 8010664:	4604      	mov	r4, r0
 8010666:	e7e4      	b.n	8010632 <__pow5mult+0x6a>
 8010668:	4638      	mov	r0, r7
 801066a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801066e:	bf00      	nop
 8010670:	08012bb0 	.word	0x08012bb0
 8010674:	08012975 	.word	0x08012975
 8010678:	08012a5c 	.word	0x08012a5c

0801067c <__lshift>:
 801067c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010680:	460c      	mov	r4, r1
 8010682:	6849      	ldr	r1, [r1, #4]
 8010684:	6923      	ldr	r3, [r4, #16]
 8010686:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801068a:	68a3      	ldr	r3, [r4, #8]
 801068c:	4607      	mov	r7, r0
 801068e:	4691      	mov	r9, r2
 8010690:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010694:	f108 0601 	add.w	r6, r8, #1
 8010698:	42b3      	cmp	r3, r6
 801069a:	db0b      	blt.n	80106b4 <__lshift+0x38>
 801069c:	4638      	mov	r0, r7
 801069e:	f7ff fddb 	bl	8010258 <_Balloc>
 80106a2:	4605      	mov	r5, r0
 80106a4:	b948      	cbnz	r0, 80106ba <__lshift+0x3e>
 80106a6:	4602      	mov	r2, r0
 80106a8:	4b28      	ldr	r3, [pc, #160]	; (801074c <__lshift+0xd0>)
 80106aa:	4829      	ldr	r0, [pc, #164]	; (8010750 <__lshift+0xd4>)
 80106ac:	f240 11d9 	movw	r1, #473	; 0x1d9
 80106b0:	f000 fb0e 	bl	8010cd0 <__assert_func>
 80106b4:	3101      	adds	r1, #1
 80106b6:	005b      	lsls	r3, r3, #1
 80106b8:	e7ee      	b.n	8010698 <__lshift+0x1c>
 80106ba:	2300      	movs	r3, #0
 80106bc:	f100 0114 	add.w	r1, r0, #20
 80106c0:	f100 0210 	add.w	r2, r0, #16
 80106c4:	4618      	mov	r0, r3
 80106c6:	4553      	cmp	r3, sl
 80106c8:	db33      	blt.n	8010732 <__lshift+0xb6>
 80106ca:	6920      	ldr	r0, [r4, #16]
 80106cc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80106d0:	f104 0314 	add.w	r3, r4, #20
 80106d4:	f019 091f 	ands.w	r9, r9, #31
 80106d8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80106dc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80106e0:	d02b      	beq.n	801073a <__lshift+0xbe>
 80106e2:	f1c9 0e20 	rsb	lr, r9, #32
 80106e6:	468a      	mov	sl, r1
 80106e8:	2200      	movs	r2, #0
 80106ea:	6818      	ldr	r0, [r3, #0]
 80106ec:	fa00 f009 	lsl.w	r0, r0, r9
 80106f0:	4302      	orrs	r2, r0
 80106f2:	f84a 2b04 	str.w	r2, [sl], #4
 80106f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80106fa:	459c      	cmp	ip, r3
 80106fc:	fa22 f20e 	lsr.w	r2, r2, lr
 8010700:	d8f3      	bhi.n	80106ea <__lshift+0x6e>
 8010702:	ebac 0304 	sub.w	r3, ip, r4
 8010706:	3b15      	subs	r3, #21
 8010708:	f023 0303 	bic.w	r3, r3, #3
 801070c:	3304      	adds	r3, #4
 801070e:	f104 0015 	add.w	r0, r4, #21
 8010712:	4584      	cmp	ip, r0
 8010714:	bf38      	it	cc
 8010716:	2304      	movcc	r3, #4
 8010718:	50ca      	str	r2, [r1, r3]
 801071a:	b10a      	cbz	r2, 8010720 <__lshift+0xa4>
 801071c:	f108 0602 	add.w	r6, r8, #2
 8010720:	3e01      	subs	r6, #1
 8010722:	4638      	mov	r0, r7
 8010724:	612e      	str	r6, [r5, #16]
 8010726:	4621      	mov	r1, r4
 8010728:	f7ff fdd6 	bl	80102d8 <_Bfree>
 801072c:	4628      	mov	r0, r5
 801072e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010732:	f842 0f04 	str.w	r0, [r2, #4]!
 8010736:	3301      	adds	r3, #1
 8010738:	e7c5      	b.n	80106c6 <__lshift+0x4a>
 801073a:	3904      	subs	r1, #4
 801073c:	f853 2b04 	ldr.w	r2, [r3], #4
 8010740:	f841 2f04 	str.w	r2, [r1, #4]!
 8010744:	459c      	cmp	ip, r3
 8010746:	d8f9      	bhi.n	801073c <__lshift+0xc0>
 8010748:	e7ea      	b.n	8010720 <__lshift+0xa4>
 801074a:	bf00      	nop
 801074c:	080129eb 	.word	0x080129eb
 8010750:	08012a5c 	.word	0x08012a5c

08010754 <__mcmp>:
 8010754:	b530      	push	{r4, r5, lr}
 8010756:	6902      	ldr	r2, [r0, #16]
 8010758:	690c      	ldr	r4, [r1, #16]
 801075a:	1b12      	subs	r2, r2, r4
 801075c:	d10e      	bne.n	801077c <__mcmp+0x28>
 801075e:	f100 0314 	add.w	r3, r0, #20
 8010762:	3114      	adds	r1, #20
 8010764:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8010768:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801076c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8010770:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8010774:	42a5      	cmp	r5, r4
 8010776:	d003      	beq.n	8010780 <__mcmp+0x2c>
 8010778:	d305      	bcc.n	8010786 <__mcmp+0x32>
 801077a:	2201      	movs	r2, #1
 801077c:	4610      	mov	r0, r2
 801077e:	bd30      	pop	{r4, r5, pc}
 8010780:	4283      	cmp	r3, r0
 8010782:	d3f3      	bcc.n	801076c <__mcmp+0x18>
 8010784:	e7fa      	b.n	801077c <__mcmp+0x28>
 8010786:	f04f 32ff 	mov.w	r2, #4294967295
 801078a:	e7f7      	b.n	801077c <__mcmp+0x28>

0801078c <__mdiff>:
 801078c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010790:	460c      	mov	r4, r1
 8010792:	4606      	mov	r6, r0
 8010794:	4611      	mov	r1, r2
 8010796:	4620      	mov	r0, r4
 8010798:	4617      	mov	r7, r2
 801079a:	f7ff ffdb 	bl	8010754 <__mcmp>
 801079e:	1e05      	subs	r5, r0, #0
 80107a0:	d110      	bne.n	80107c4 <__mdiff+0x38>
 80107a2:	4629      	mov	r1, r5
 80107a4:	4630      	mov	r0, r6
 80107a6:	f7ff fd57 	bl	8010258 <_Balloc>
 80107aa:	b930      	cbnz	r0, 80107ba <__mdiff+0x2e>
 80107ac:	4b39      	ldr	r3, [pc, #228]	; (8010894 <__mdiff+0x108>)
 80107ae:	4602      	mov	r2, r0
 80107b0:	f240 2132 	movw	r1, #562	; 0x232
 80107b4:	4838      	ldr	r0, [pc, #224]	; (8010898 <__mdiff+0x10c>)
 80107b6:	f000 fa8b 	bl	8010cd0 <__assert_func>
 80107ba:	2301      	movs	r3, #1
 80107bc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80107c0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80107c4:	bfa4      	itt	ge
 80107c6:	463b      	movge	r3, r7
 80107c8:	4627      	movge	r7, r4
 80107ca:	4630      	mov	r0, r6
 80107cc:	6879      	ldr	r1, [r7, #4]
 80107ce:	bfa6      	itte	ge
 80107d0:	461c      	movge	r4, r3
 80107d2:	2500      	movge	r5, #0
 80107d4:	2501      	movlt	r5, #1
 80107d6:	f7ff fd3f 	bl	8010258 <_Balloc>
 80107da:	b920      	cbnz	r0, 80107e6 <__mdiff+0x5a>
 80107dc:	4b2d      	ldr	r3, [pc, #180]	; (8010894 <__mdiff+0x108>)
 80107de:	4602      	mov	r2, r0
 80107e0:	f44f 7110 	mov.w	r1, #576	; 0x240
 80107e4:	e7e6      	b.n	80107b4 <__mdiff+0x28>
 80107e6:	693e      	ldr	r6, [r7, #16]
 80107e8:	60c5      	str	r5, [r0, #12]
 80107ea:	6925      	ldr	r5, [r4, #16]
 80107ec:	f107 0114 	add.w	r1, r7, #20
 80107f0:	f104 0914 	add.w	r9, r4, #20
 80107f4:	f100 0e14 	add.w	lr, r0, #20
 80107f8:	f107 0210 	add.w	r2, r7, #16
 80107fc:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8010800:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8010804:	46f2      	mov	sl, lr
 8010806:	2700      	movs	r7, #0
 8010808:	f859 3b04 	ldr.w	r3, [r9], #4
 801080c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8010810:	fa1f f883 	uxth.w	r8, r3
 8010814:	fa17 f78b 	uxtah	r7, r7, fp
 8010818:	0c1b      	lsrs	r3, r3, #16
 801081a:	eba7 0808 	sub.w	r8, r7, r8
 801081e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8010822:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8010826:	fa1f f888 	uxth.w	r8, r8
 801082a:	141f      	asrs	r7, r3, #16
 801082c:	454d      	cmp	r5, r9
 801082e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8010832:	f84a 3b04 	str.w	r3, [sl], #4
 8010836:	d8e7      	bhi.n	8010808 <__mdiff+0x7c>
 8010838:	1b2b      	subs	r3, r5, r4
 801083a:	3b15      	subs	r3, #21
 801083c:	f023 0303 	bic.w	r3, r3, #3
 8010840:	3304      	adds	r3, #4
 8010842:	3415      	adds	r4, #21
 8010844:	42a5      	cmp	r5, r4
 8010846:	bf38      	it	cc
 8010848:	2304      	movcc	r3, #4
 801084a:	4419      	add	r1, r3
 801084c:	4473      	add	r3, lr
 801084e:	469e      	mov	lr, r3
 8010850:	460d      	mov	r5, r1
 8010852:	4565      	cmp	r5, ip
 8010854:	d30e      	bcc.n	8010874 <__mdiff+0xe8>
 8010856:	f10c 0203 	add.w	r2, ip, #3
 801085a:	1a52      	subs	r2, r2, r1
 801085c:	f022 0203 	bic.w	r2, r2, #3
 8010860:	3903      	subs	r1, #3
 8010862:	458c      	cmp	ip, r1
 8010864:	bf38      	it	cc
 8010866:	2200      	movcc	r2, #0
 8010868:	441a      	add	r2, r3
 801086a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801086e:	b17b      	cbz	r3, 8010890 <__mdiff+0x104>
 8010870:	6106      	str	r6, [r0, #16]
 8010872:	e7a5      	b.n	80107c0 <__mdiff+0x34>
 8010874:	f855 8b04 	ldr.w	r8, [r5], #4
 8010878:	fa17 f488 	uxtah	r4, r7, r8
 801087c:	1422      	asrs	r2, r4, #16
 801087e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8010882:	b2a4      	uxth	r4, r4
 8010884:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8010888:	f84e 4b04 	str.w	r4, [lr], #4
 801088c:	1417      	asrs	r7, r2, #16
 801088e:	e7e0      	b.n	8010852 <__mdiff+0xc6>
 8010890:	3e01      	subs	r6, #1
 8010892:	e7ea      	b.n	801086a <__mdiff+0xde>
 8010894:	080129eb 	.word	0x080129eb
 8010898:	08012a5c 	.word	0x08012a5c

0801089c <__d2b>:
 801089c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80108a0:	4689      	mov	r9, r1
 80108a2:	2101      	movs	r1, #1
 80108a4:	ec57 6b10 	vmov	r6, r7, d0
 80108a8:	4690      	mov	r8, r2
 80108aa:	f7ff fcd5 	bl	8010258 <_Balloc>
 80108ae:	4604      	mov	r4, r0
 80108b0:	b930      	cbnz	r0, 80108c0 <__d2b+0x24>
 80108b2:	4602      	mov	r2, r0
 80108b4:	4b25      	ldr	r3, [pc, #148]	; (801094c <__d2b+0xb0>)
 80108b6:	4826      	ldr	r0, [pc, #152]	; (8010950 <__d2b+0xb4>)
 80108b8:	f240 310a 	movw	r1, #778	; 0x30a
 80108bc:	f000 fa08 	bl	8010cd0 <__assert_func>
 80108c0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80108c4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80108c8:	bb35      	cbnz	r5, 8010918 <__d2b+0x7c>
 80108ca:	2e00      	cmp	r6, #0
 80108cc:	9301      	str	r3, [sp, #4]
 80108ce:	d028      	beq.n	8010922 <__d2b+0x86>
 80108d0:	4668      	mov	r0, sp
 80108d2:	9600      	str	r6, [sp, #0]
 80108d4:	f7ff fd8c 	bl	80103f0 <__lo0bits>
 80108d8:	9900      	ldr	r1, [sp, #0]
 80108da:	b300      	cbz	r0, 801091e <__d2b+0x82>
 80108dc:	9a01      	ldr	r2, [sp, #4]
 80108de:	f1c0 0320 	rsb	r3, r0, #32
 80108e2:	fa02 f303 	lsl.w	r3, r2, r3
 80108e6:	430b      	orrs	r3, r1
 80108e8:	40c2      	lsrs	r2, r0
 80108ea:	6163      	str	r3, [r4, #20]
 80108ec:	9201      	str	r2, [sp, #4]
 80108ee:	9b01      	ldr	r3, [sp, #4]
 80108f0:	61a3      	str	r3, [r4, #24]
 80108f2:	2b00      	cmp	r3, #0
 80108f4:	bf14      	ite	ne
 80108f6:	2202      	movne	r2, #2
 80108f8:	2201      	moveq	r2, #1
 80108fa:	6122      	str	r2, [r4, #16]
 80108fc:	b1d5      	cbz	r5, 8010934 <__d2b+0x98>
 80108fe:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8010902:	4405      	add	r5, r0
 8010904:	f8c9 5000 	str.w	r5, [r9]
 8010908:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801090c:	f8c8 0000 	str.w	r0, [r8]
 8010910:	4620      	mov	r0, r4
 8010912:	b003      	add	sp, #12
 8010914:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010918:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801091c:	e7d5      	b.n	80108ca <__d2b+0x2e>
 801091e:	6161      	str	r1, [r4, #20]
 8010920:	e7e5      	b.n	80108ee <__d2b+0x52>
 8010922:	a801      	add	r0, sp, #4
 8010924:	f7ff fd64 	bl	80103f0 <__lo0bits>
 8010928:	9b01      	ldr	r3, [sp, #4]
 801092a:	6163      	str	r3, [r4, #20]
 801092c:	2201      	movs	r2, #1
 801092e:	6122      	str	r2, [r4, #16]
 8010930:	3020      	adds	r0, #32
 8010932:	e7e3      	b.n	80108fc <__d2b+0x60>
 8010934:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8010938:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801093c:	f8c9 0000 	str.w	r0, [r9]
 8010940:	6918      	ldr	r0, [r3, #16]
 8010942:	f7ff fd35 	bl	80103b0 <__hi0bits>
 8010946:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801094a:	e7df      	b.n	801090c <__d2b+0x70>
 801094c:	080129eb 	.word	0x080129eb
 8010950:	08012a5c 	.word	0x08012a5c

08010954 <_calloc_r>:
 8010954:	b513      	push	{r0, r1, r4, lr}
 8010956:	434a      	muls	r2, r1
 8010958:	4611      	mov	r1, r2
 801095a:	9201      	str	r2, [sp, #4]
 801095c:	f7fd fd6e 	bl	800e43c <_malloc_r>
 8010960:	4604      	mov	r4, r0
 8010962:	b118      	cbz	r0, 801096c <_calloc_r+0x18>
 8010964:	9a01      	ldr	r2, [sp, #4]
 8010966:	2100      	movs	r1, #0
 8010968:	f7fd fd10 	bl	800e38c <memset>
 801096c:	4620      	mov	r0, r4
 801096e:	b002      	add	sp, #8
 8010970:	bd10      	pop	{r4, pc}

08010972 <__sfputc_r>:
 8010972:	6893      	ldr	r3, [r2, #8]
 8010974:	3b01      	subs	r3, #1
 8010976:	2b00      	cmp	r3, #0
 8010978:	b410      	push	{r4}
 801097a:	6093      	str	r3, [r2, #8]
 801097c:	da08      	bge.n	8010990 <__sfputc_r+0x1e>
 801097e:	6994      	ldr	r4, [r2, #24]
 8010980:	42a3      	cmp	r3, r4
 8010982:	db01      	blt.n	8010988 <__sfputc_r+0x16>
 8010984:	290a      	cmp	r1, #10
 8010986:	d103      	bne.n	8010990 <__sfputc_r+0x1e>
 8010988:	f85d 4b04 	ldr.w	r4, [sp], #4
 801098c:	f7fe bafc 	b.w	800ef88 <__swbuf_r>
 8010990:	6813      	ldr	r3, [r2, #0]
 8010992:	1c58      	adds	r0, r3, #1
 8010994:	6010      	str	r0, [r2, #0]
 8010996:	7019      	strb	r1, [r3, #0]
 8010998:	4608      	mov	r0, r1
 801099a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801099e:	4770      	bx	lr

080109a0 <__sfputs_r>:
 80109a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80109a2:	4606      	mov	r6, r0
 80109a4:	460f      	mov	r7, r1
 80109a6:	4614      	mov	r4, r2
 80109a8:	18d5      	adds	r5, r2, r3
 80109aa:	42ac      	cmp	r4, r5
 80109ac:	d101      	bne.n	80109b2 <__sfputs_r+0x12>
 80109ae:	2000      	movs	r0, #0
 80109b0:	e007      	b.n	80109c2 <__sfputs_r+0x22>
 80109b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80109b6:	463a      	mov	r2, r7
 80109b8:	4630      	mov	r0, r6
 80109ba:	f7ff ffda 	bl	8010972 <__sfputc_r>
 80109be:	1c43      	adds	r3, r0, #1
 80109c0:	d1f3      	bne.n	80109aa <__sfputs_r+0xa>
 80109c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080109c4 <_vfiprintf_r>:
 80109c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80109c8:	460d      	mov	r5, r1
 80109ca:	b09d      	sub	sp, #116	; 0x74
 80109cc:	4614      	mov	r4, r2
 80109ce:	4698      	mov	r8, r3
 80109d0:	4606      	mov	r6, r0
 80109d2:	b118      	cbz	r0, 80109dc <_vfiprintf_r+0x18>
 80109d4:	6983      	ldr	r3, [r0, #24]
 80109d6:	b90b      	cbnz	r3, 80109dc <_vfiprintf_r+0x18>
 80109d8:	f7ff fb28 	bl	801002c <__sinit>
 80109dc:	4b89      	ldr	r3, [pc, #548]	; (8010c04 <_vfiprintf_r+0x240>)
 80109de:	429d      	cmp	r5, r3
 80109e0:	d11b      	bne.n	8010a1a <_vfiprintf_r+0x56>
 80109e2:	6875      	ldr	r5, [r6, #4]
 80109e4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80109e6:	07d9      	lsls	r1, r3, #31
 80109e8:	d405      	bmi.n	80109f6 <_vfiprintf_r+0x32>
 80109ea:	89ab      	ldrh	r3, [r5, #12]
 80109ec:	059a      	lsls	r2, r3, #22
 80109ee:	d402      	bmi.n	80109f6 <_vfiprintf_r+0x32>
 80109f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80109f2:	f7ff fbbe 	bl	8010172 <__retarget_lock_acquire_recursive>
 80109f6:	89ab      	ldrh	r3, [r5, #12]
 80109f8:	071b      	lsls	r3, r3, #28
 80109fa:	d501      	bpl.n	8010a00 <_vfiprintf_r+0x3c>
 80109fc:	692b      	ldr	r3, [r5, #16]
 80109fe:	b9eb      	cbnz	r3, 8010a3c <_vfiprintf_r+0x78>
 8010a00:	4629      	mov	r1, r5
 8010a02:	4630      	mov	r0, r6
 8010a04:	f7fe fb12 	bl	800f02c <__swsetup_r>
 8010a08:	b1c0      	cbz	r0, 8010a3c <_vfiprintf_r+0x78>
 8010a0a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010a0c:	07dc      	lsls	r4, r3, #31
 8010a0e:	d50e      	bpl.n	8010a2e <_vfiprintf_r+0x6a>
 8010a10:	f04f 30ff 	mov.w	r0, #4294967295
 8010a14:	b01d      	add	sp, #116	; 0x74
 8010a16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a1a:	4b7b      	ldr	r3, [pc, #492]	; (8010c08 <_vfiprintf_r+0x244>)
 8010a1c:	429d      	cmp	r5, r3
 8010a1e:	d101      	bne.n	8010a24 <_vfiprintf_r+0x60>
 8010a20:	68b5      	ldr	r5, [r6, #8]
 8010a22:	e7df      	b.n	80109e4 <_vfiprintf_r+0x20>
 8010a24:	4b79      	ldr	r3, [pc, #484]	; (8010c0c <_vfiprintf_r+0x248>)
 8010a26:	429d      	cmp	r5, r3
 8010a28:	bf08      	it	eq
 8010a2a:	68f5      	ldreq	r5, [r6, #12]
 8010a2c:	e7da      	b.n	80109e4 <_vfiprintf_r+0x20>
 8010a2e:	89ab      	ldrh	r3, [r5, #12]
 8010a30:	0598      	lsls	r0, r3, #22
 8010a32:	d4ed      	bmi.n	8010a10 <_vfiprintf_r+0x4c>
 8010a34:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010a36:	f7ff fb9d 	bl	8010174 <__retarget_lock_release_recursive>
 8010a3a:	e7e9      	b.n	8010a10 <_vfiprintf_r+0x4c>
 8010a3c:	2300      	movs	r3, #0
 8010a3e:	9309      	str	r3, [sp, #36]	; 0x24
 8010a40:	2320      	movs	r3, #32
 8010a42:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010a46:	f8cd 800c 	str.w	r8, [sp, #12]
 8010a4a:	2330      	movs	r3, #48	; 0x30
 8010a4c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8010c10 <_vfiprintf_r+0x24c>
 8010a50:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010a54:	f04f 0901 	mov.w	r9, #1
 8010a58:	4623      	mov	r3, r4
 8010a5a:	469a      	mov	sl, r3
 8010a5c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010a60:	b10a      	cbz	r2, 8010a66 <_vfiprintf_r+0xa2>
 8010a62:	2a25      	cmp	r2, #37	; 0x25
 8010a64:	d1f9      	bne.n	8010a5a <_vfiprintf_r+0x96>
 8010a66:	ebba 0b04 	subs.w	fp, sl, r4
 8010a6a:	d00b      	beq.n	8010a84 <_vfiprintf_r+0xc0>
 8010a6c:	465b      	mov	r3, fp
 8010a6e:	4622      	mov	r2, r4
 8010a70:	4629      	mov	r1, r5
 8010a72:	4630      	mov	r0, r6
 8010a74:	f7ff ff94 	bl	80109a0 <__sfputs_r>
 8010a78:	3001      	adds	r0, #1
 8010a7a:	f000 80aa 	beq.w	8010bd2 <_vfiprintf_r+0x20e>
 8010a7e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010a80:	445a      	add	r2, fp
 8010a82:	9209      	str	r2, [sp, #36]	; 0x24
 8010a84:	f89a 3000 	ldrb.w	r3, [sl]
 8010a88:	2b00      	cmp	r3, #0
 8010a8a:	f000 80a2 	beq.w	8010bd2 <_vfiprintf_r+0x20e>
 8010a8e:	2300      	movs	r3, #0
 8010a90:	f04f 32ff 	mov.w	r2, #4294967295
 8010a94:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010a98:	f10a 0a01 	add.w	sl, sl, #1
 8010a9c:	9304      	str	r3, [sp, #16]
 8010a9e:	9307      	str	r3, [sp, #28]
 8010aa0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010aa4:	931a      	str	r3, [sp, #104]	; 0x68
 8010aa6:	4654      	mov	r4, sl
 8010aa8:	2205      	movs	r2, #5
 8010aaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010aae:	4858      	ldr	r0, [pc, #352]	; (8010c10 <_vfiprintf_r+0x24c>)
 8010ab0:	f7ef fbbe 	bl	8000230 <memchr>
 8010ab4:	9a04      	ldr	r2, [sp, #16]
 8010ab6:	b9d8      	cbnz	r0, 8010af0 <_vfiprintf_r+0x12c>
 8010ab8:	06d1      	lsls	r1, r2, #27
 8010aba:	bf44      	itt	mi
 8010abc:	2320      	movmi	r3, #32
 8010abe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010ac2:	0713      	lsls	r3, r2, #28
 8010ac4:	bf44      	itt	mi
 8010ac6:	232b      	movmi	r3, #43	; 0x2b
 8010ac8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010acc:	f89a 3000 	ldrb.w	r3, [sl]
 8010ad0:	2b2a      	cmp	r3, #42	; 0x2a
 8010ad2:	d015      	beq.n	8010b00 <_vfiprintf_r+0x13c>
 8010ad4:	9a07      	ldr	r2, [sp, #28]
 8010ad6:	4654      	mov	r4, sl
 8010ad8:	2000      	movs	r0, #0
 8010ada:	f04f 0c0a 	mov.w	ip, #10
 8010ade:	4621      	mov	r1, r4
 8010ae0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010ae4:	3b30      	subs	r3, #48	; 0x30
 8010ae6:	2b09      	cmp	r3, #9
 8010ae8:	d94e      	bls.n	8010b88 <_vfiprintf_r+0x1c4>
 8010aea:	b1b0      	cbz	r0, 8010b1a <_vfiprintf_r+0x156>
 8010aec:	9207      	str	r2, [sp, #28]
 8010aee:	e014      	b.n	8010b1a <_vfiprintf_r+0x156>
 8010af0:	eba0 0308 	sub.w	r3, r0, r8
 8010af4:	fa09 f303 	lsl.w	r3, r9, r3
 8010af8:	4313      	orrs	r3, r2
 8010afa:	9304      	str	r3, [sp, #16]
 8010afc:	46a2      	mov	sl, r4
 8010afe:	e7d2      	b.n	8010aa6 <_vfiprintf_r+0xe2>
 8010b00:	9b03      	ldr	r3, [sp, #12]
 8010b02:	1d19      	adds	r1, r3, #4
 8010b04:	681b      	ldr	r3, [r3, #0]
 8010b06:	9103      	str	r1, [sp, #12]
 8010b08:	2b00      	cmp	r3, #0
 8010b0a:	bfbb      	ittet	lt
 8010b0c:	425b      	neglt	r3, r3
 8010b0e:	f042 0202 	orrlt.w	r2, r2, #2
 8010b12:	9307      	strge	r3, [sp, #28]
 8010b14:	9307      	strlt	r3, [sp, #28]
 8010b16:	bfb8      	it	lt
 8010b18:	9204      	strlt	r2, [sp, #16]
 8010b1a:	7823      	ldrb	r3, [r4, #0]
 8010b1c:	2b2e      	cmp	r3, #46	; 0x2e
 8010b1e:	d10c      	bne.n	8010b3a <_vfiprintf_r+0x176>
 8010b20:	7863      	ldrb	r3, [r4, #1]
 8010b22:	2b2a      	cmp	r3, #42	; 0x2a
 8010b24:	d135      	bne.n	8010b92 <_vfiprintf_r+0x1ce>
 8010b26:	9b03      	ldr	r3, [sp, #12]
 8010b28:	1d1a      	adds	r2, r3, #4
 8010b2a:	681b      	ldr	r3, [r3, #0]
 8010b2c:	9203      	str	r2, [sp, #12]
 8010b2e:	2b00      	cmp	r3, #0
 8010b30:	bfb8      	it	lt
 8010b32:	f04f 33ff 	movlt.w	r3, #4294967295
 8010b36:	3402      	adds	r4, #2
 8010b38:	9305      	str	r3, [sp, #20]
 8010b3a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8010c20 <_vfiprintf_r+0x25c>
 8010b3e:	7821      	ldrb	r1, [r4, #0]
 8010b40:	2203      	movs	r2, #3
 8010b42:	4650      	mov	r0, sl
 8010b44:	f7ef fb74 	bl	8000230 <memchr>
 8010b48:	b140      	cbz	r0, 8010b5c <_vfiprintf_r+0x198>
 8010b4a:	2340      	movs	r3, #64	; 0x40
 8010b4c:	eba0 000a 	sub.w	r0, r0, sl
 8010b50:	fa03 f000 	lsl.w	r0, r3, r0
 8010b54:	9b04      	ldr	r3, [sp, #16]
 8010b56:	4303      	orrs	r3, r0
 8010b58:	3401      	adds	r4, #1
 8010b5a:	9304      	str	r3, [sp, #16]
 8010b5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010b60:	482c      	ldr	r0, [pc, #176]	; (8010c14 <_vfiprintf_r+0x250>)
 8010b62:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010b66:	2206      	movs	r2, #6
 8010b68:	f7ef fb62 	bl	8000230 <memchr>
 8010b6c:	2800      	cmp	r0, #0
 8010b6e:	d03f      	beq.n	8010bf0 <_vfiprintf_r+0x22c>
 8010b70:	4b29      	ldr	r3, [pc, #164]	; (8010c18 <_vfiprintf_r+0x254>)
 8010b72:	bb1b      	cbnz	r3, 8010bbc <_vfiprintf_r+0x1f8>
 8010b74:	9b03      	ldr	r3, [sp, #12]
 8010b76:	3307      	adds	r3, #7
 8010b78:	f023 0307 	bic.w	r3, r3, #7
 8010b7c:	3308      	adds	r3, #8
 8010b7e:	9303      	str	r3, [sp, #12]
 8010b80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010b82:	443b      	add	r3, r7
 8010b84:	9309      	str	r3, [sp, #36]	; 0x24
 8010b86:	e767      	b.n	8010a58 <_vfiprintf_r+0x94>
 8010b88:	fb0c 3202 	mla	r2, ip, r2, r3
 8010b8c:	460c      	mov	r4, r1
 8010b8e:	2001      	movs	r0, #1
 8010b90:	e7a5      	b.n	8010ade <_vfiprintf_r+0x11a>
 8010b92:	2300      	movs	r3, #0
 8010b94:	3401      	adds	r4, #1
 8010b96:	9305      	str	r3, [sp, #20]
 8010b98:	4619      	mov	r1, r3
 8010b9a:	f04f 0c0a 	mov.w	ip, #10
 8010b9e:	4620      	mov	r0, r4
 8010ba0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010ba4:	3a30      	subs	r2, #48	; 0x30
 8010ba6:	2a09      	cmp	r2, #9
 8010ba8:	d903      	bls.n	8010bb2 <_vfiprintf_r+0x1ee>
 8010baa:	2b00      	cmp	r3, #0
 8010bac:	d0c5      	beq.n	8010b3a <_vfiprintf_r+0x176>
 8010bae:	9105      	str	r1, [sp, #20]
 8010bb0:	e7c3      	b.n	8010b3a <_vfiprintf_r+0x176>
 8010bb2:	fb0c 2101 	mla	r1, ip, r1, r2
 8010bb6:	4604      	mov	r4, r0
 8010bb8:	2301      	movs	r3, #1
 8010bba:	e7f0      	b.n	8010b9e <_vfiprintf_r+0x1da>
 8010bbc:	ab03      	add	r3, sp, #12
 8010bbe:	9300      	str	r3, [sp, #0]
 8010bc0:	462a      	mov	r2, r5
 8010bc2:	4b16      	ldr	r3, [pc, #88]	; (8010c1c <_vfiprintf_r+0x258>)
 8010bc4:	a904      	add	r1, sp, #16
 8010bc6:	4630      	mov	r0, r6
 8010bc8:	f7fd fd32 	bl	800e630 <_printf_float>
 8010bcc:	4607      	mov	r7, r0
 8010bce:	1c78      	adds	r0, r7, #1
 8010bd0:	d1d6      	bne.n	8010b80 <_vfiprintf_r+0x1bc>
 8010bd2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010bd4:	07d9      	lsls	r1, r3, #31
 8010bd6:	d405      	bmi.n	8010be4 <_vfiprintf_r+0x220>
 8010bd8:	89ab      	ldrh	r3, [r5, #12]
 8010bda:	059a      	lsls	r2, r3, #22
 8010bdc:	d402      	bmi.n	8010be4 <_vfiprintf_r+0x220>
 8010bde:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010be0:	f7ff fac8 	bl	8010174 <__retarget_lock_release_recursive>
 8010be4:	89ab      	ldrh	r3, [r5, #12]
 8010be6:	065b      	lsls	r3, r3, #25
 8010be8:	f53f af12 	bmi.w	8010a10 <_vfiprintf_r+0x4c>
 8010bec:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010bee:	e711      	b.n	8010a14 <_vfiprintf_r+0x50>
 8010bf0:	ab03      	add	r3, sp, #12
 8010bf2:	9300      	str	r3, [sp, #0]
 8010bf4:	462a      	mov	r2, r5
 8010bf6:	4b09      	ldr	r3, [pc, #36]	; (8010c1c <_vfiprintf_r+0x258>)
 8010bf8:	a904      	add	r1, sp, #16
 8010bfa:	4630      	mov	r0, r6
 8010bfc:	f7fd ffbc 	bl	800eb78 <_printf_i>
 8010c00:	e7e4      	b.n	8010bcc <_vfiprintf_r+0x208>
 8010c02:	bf00      	nop
 8010c04:	08012a1c 	.word	0x08012a1c
 8010c08:	08012a3c 	.word	0x08012a3c
 8010c0c:	080129fc 	.word	0x080129fc
 8010c10:	08012bbc 	.word	0x08012bbc
 8010c14:	08012bc6 	.word	0x08012bc6
 8010c18:	0800e631 	.word	0x0800e631
 8010c1c:	080109a1 	.word	0x080109a1
 8010c20:	08012bc2 	.word	0x08012bc2

08010c24 <__sread>:
 8010c24:	b510      	push	{r4, lr}
 8010c26:	460c      	mov	r4, r1
 8010c28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010c2c:	f000 f8d6 	bl	8010ddc <_read_r>
 8010c30:	2800      	cmp	r0, #0
 8010c32:	bfab      	itete	ge
 8010c34:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8010c36:	89a3      	ldrhlt	r3, [r4, #12]
 8010c38:	181b      	addge	r3, r3, r0
 8010c3a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8010c3e:	bfac      	ite	ge
 8010c40:	6563      	strge	r3, [r4, #84]	; 0x54
 8010c42:	81a3      	strhlt	r3, [r4, #12]
 8010c44:	bd10      	pop	{r4, pc}

08010c46 <__swrite>:
 8010c46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010c4a:	461f      	mov	r7, r3
 8010c4c:	898b      	ldrh	r3, [r1, #12]
 8010c4e:	05db      	lsls	r3, r3, #23
 8010c50:	4605      	mov	r5, r0
 8010c52:	460c      	mov	r4, r1
 8010c54:	4616      	mov	r6, r2
 8010c56:	d505      	bpl.n	8010c64 <__swrite+0x1e>
 8010c58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010c5c:	2302      	movs	r3, #2
 8010c5e:	2200      	movs	r2, #0
 8010c60:	f000 f898 	bl	8010d94 <_lseek_r>
 8010c64:	89a3      	ldrh	r3, [r4, #12]
 8010c66:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010c6a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010c6e:	81a3      	strh	r3, [r4, #12]
 8010c70:	4632      	mov	r2, r6
 8010c72:	463b      	mov	r3, r7
 8010c74:	4628      	mov	r0, r5
 8010c76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010c7a:	f000 b817 	b.w	8010cac <_write_r>

08010c7e <__sseek>:
 8010c7e:	b510      	push	{r4, lr}
 8010c80:	460c      	mov	r4, r1
 8010c82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010c86:	f000 f885 	bl	8010d94 <_lseek_r>
 8010c8a:	1c43      	adds	r3, r0, #1
 8010c8c:	89a3      	ldrh	r3, [r4, #12]
 8010c8e:	bf15      	itete	ne
 8010c90:	6560      	strne	r0, [r4, #84]	; 0x54
 8010c92:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8010c96:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8010c9a:	81a3      	strheq	r3, [r4, #12]
 8010c9c:	bf18      	it	ne
 8010c9e:	81a3      	strhne	r3, [r4, #12]
 8010ca0:	bd10      	pop	{r4, pc}

08010ca2 <__sclose>:
 8010ca2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010ca6:	f000 b831 	b.w	8010d0c <_close_r>
	...

08010cac <_write_r>:
 8010cac:	b538      	push	{r3, r4, r5, lr}
 8010cae:	4d07      	ldr	r5, [pc, #28]	; (8010ccc <_write_r+0x20>)
 8010cb0:	4604      	mov	r4, r0
 8010cb2:	4608      	mov	r0, r1
 8010cb4:	4611      	mov	r1, r2
 8010cb6:	2200      	movs	r2, #0
 8010cb8:	602a      	str	r2, [r5, #0]
 8010cba:	461a      	mov	r2, r3
 8010cbc:	f7f4 fae7 	bl	800528e <_write>
 8010cc0:	1c43      	adds	r3, r0, #1
 8010cc2:	d102      	bne.n	8010cca <_write_r+0x1e>
 8010cc4:	682b      	ldr	r3, [r5, #0]
 8010cc6:	b103      	cbz	r3, 8010cca <_write_r+0x1e>
 8010cc8:	6023      	str	r3, [r4, #0]
 8010cca:	bd38      	pop	{r3, r4, r5, pc}
 8010ccc:	20005254 	.word	0x20005254

08010cd0 <__assert_func>:
 8010cd0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010cd2:	4614      	mov	r4, r2
 8010cd4:	461a      	mov	r2, r3
 8010cd6:	4b09      	ldr	r3, [pc, #36]	; (8010cfc <__assert_func+0x2c>)
 8010cd8:	681b      	ldr	r3, [r3, #0]
 8010cda:	4605      	mov	r5, r0
 8010cdc:	68d8      	ldr	r0, [r3, #12]
 8010cde:	b14c      	cbz	r4, 8010cf4 <__assert_func+0x24>
 8010ce0:	4b07      	ldr	r3, [pc, #28]	; (8010d00 <__assert_func+0x30>)
 8010ce2:	9100      	str	r1, [sp, #0]
 8010ce4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010ce8:	4906      	ldr	r1, [pc, #24]	; (8010d04 <__assert_func+0x34>)
 8010cea:	462b      	mov	r3, r5
 8010cec:	f000 f81e 	bl	8010d2c <fiprintf>
 8010cf0:	f7fd fb04 	bl	800e2fc <abort>
 8010cf4:	4b04      	ldr	r3, [pc, #16]	; (8010d08 <__assert_func+0x38>)
 8010cf6:	461c      	mov	r4, r3
 8010cf8:	e7f3      	b.n	8010ce2 <__assert_func+0x12>
 8010cfa:	bf00      	nop
 8010cfc:	20000018 	.word	0x20000018
 8010d00:	08012bcd 	.word	0x08012bcd
 8010d04:	08012bda 	.word	0x08012bda
 8010d08:	08012c08 	.word	0x08012c08

08010d0c <_close_r>:
 8010d0c:	b538      	push	{r3, r4, r5, lr}
 8010d0e:	4d06      	ldr	r5, [pc, #24]	; (8010d28 <_close_r+0x1c>)
 8010d10:	2300      	movs	r3, #0
 8010d12:	4604      	mov	r4, r0
 8010d14:	4608      	mov	r0, r1
 8010d16:	602b      	str	r3, [r5, #0]
 8010d18:	f7f4 fad5 	bl	80052c6 <_close>
 8010d1c:	1c43      	adds	r3, r0, #1
 8010d1e:	d102      	bne.n	8010d26 <_close_r+0x1a>
 8010d20:	682b      	ldr	r3, [r5, #0]
 8010d22:	b103      	cbz	r3, 8010d26 <_close_r+0x1a>
 8010d24:	6023      	str	r3, [r4, #0]
 8010d26:	bd38      	pop	{r3, r4, r5, pc}
 8010d28:	20005254 	.word	0x20005254

08010d2c <fiprintf>:
 8010d2c:	b40e      	push	{r1, r2, r3}
 8010d2e:	b503      	push	{r0, r1, lr}
 8010d30:	4601      	mov	r1, r0
 8010d32:	ab03      	add	r3, sp, #12
 8010d34:	4805      	ldr	r0, [pc, #20]	; (8010d4c <fiprintf+0x20>)
 8010d36:	f853 2b04 	ldr.w	r2, [r3], #4
 8010d3a:	6800      	ldr	r0, [r0, #0]
 8010d3c:	9301      	str	r3, [sp, #4]
 8010d3e:	f7ff fe41 	bl	80109c4 <_vfiprintf_r>
 8010d42:	b002      	add	sp, #8
 8010d44:	f85d eb04 	ldr.w	lr, [sp], #4
 8010d48:	b003      	add	sp, #12
 8010d4a:	4770      	bx	lr
 8010d4c:	20000018 	.word	0x20000018

08010d50 <_fstat_r>:
 8010d50:	b538      	push	{r3, r4, r5, lr}
 8010d52:	4d07      	ldr	r5, [pc, #28]	; (8010d70 <_fstat_r+0x20>)
 8010d54:	2300      	movs	r3, #0
 8010d56:	4604      	mov	r4, r0
 8010d58:	4608      	mov	r0, r1
 8010d5a:	4611      	mov	r1, r2
 8010d5c:	602b      	str	r3, [r5, #0]
 8010d5e:	f7f4 fabe 	bl	80052de <_fstat>
 8010d62:	1c43      	adds	r3, r0, #1
 8010d64:	d102      	bne.n	8010d6c <_fstat_r+0x1c>
 8010d66:	682b      	ldr	r3, [r5, #0]
 8010d68:	b103      	cbz	r3, 8010d6c <_fstat_r+0x1c>
 8010d6a:	6023      	str	r3, [r4, #0]
 8010d6c:	bd38      	pop	{r3, r4, r5, pc}
 8010d6e:	bf00      	nop
 8010d70:	20005254 	.word	0x20005254

08010d74 <_isatty_r>:
 8010d74:	b538      	push	{r3, r4, r5, lr}
 8010d76:	4d06      	ldr	r5, [pc, #24]	; (8010d90 <_isatty_r+0x1c>)
 8010d78:	2300      	movs	r3, #0
 8010d7a:	4604      	mov	r4, r0
 8010d7c:	4608      	mov	r0, r1
 8010d7e:	602b      	str	r3, [r5, #0]
 8010d80:	f7f4 fabd 	bl	80052fe <_isatty>
 8010d84:	1c43      	adds	r3, r0, #1
 8010d86:	d102      	bne.n	8010d8e <_isatty_r+0x1a>
 8010d88:	682b      	ldr	r3, [r5, #0]
 8010d8a:	b103      	cbz	r3, 8010d8e <_isatty_r+0x1a>
 8010d8c:	6023      	str	r3, [r4, #0]
 8010d8e:	bd38      	pop	{r3, r4, r5, pc}
 8010d90:	20005254 	.word	0x20005254

08010d94 <_lseek_r>:
 8010d94:	b538      	push	{r3, r4, r5, lr}
 8010d96:	4d07      	ldr	r5, [pc, #28]	; (8010db4 <_lseek_r+0x20>)
 8010d98:	4604      	mov	r4, r0
 8010d9a:	4608      	mov	r0, r1
 8010d9c:	4611      	mov	r1, r2
 8010d9e:	2200      	movs	r2, #0
 8010da0:	602a      	str	r2, [r5, #0]
 8010da2:	461a      	mov	r2, r3
 8010da4:	f7f4 fab6 	bl	8005314 <_lseek>
 8010da8:	1c43      	adds	r3, r0, #1
 8010daa:	d102      	bne.n	8010db2 <_lseek_r+0x1e>
 8010dac:	682b      	ldr	r3, [r5, #0]
 8010dae:	b103      	cbz	r3, 8010db2 <_lseek_r+0x1e>
 8010db0:	6023      	str	r3, [r4, #0]
 8010db2:	bd38      	pop	{r3, r4, r5, pc}
 8010db4:	20005254 	.word	0x20005254

08010db8 <__ascii_mbtowc>:
 8010db8:	b082      	sub	sp, #8
 8010dba:	b901      	cbnz	r1, 8010dbe <__ascii_mbtowc+0x6>
 8010dbc:	a901      	add	r1, sp, #4
 8010dbe:	b142      	cbz	r2, 8010dd2 <__ascii_mbtowc+0x1a>
 8010dc0:	b14b      	cbz	r3, 8010dd6 <__ascii_mbtowc+0x1e>
 8010dc2:	7813      	ldrb	r3, [r2, #0]
 8010dc4:	600b      	str	r3, [r1, #0]
 8010dc6:	7812      	ldrb	r2, [r2, #0]
 8010dc8:	1e10      	subs	r0, r2, #0
 8010dca:	bf18      	it	ne
 8010dcc:	2001      	movne	r0, #1
 8010dce:	b002      	add	sp, #8
 8010dd0:	4770      	bx	lr
 8010dd2:	4610      	mov	r0, r2
 8010dd4:	e7fb      	b.n	8010dce <__ascii_mbtowc+0x16>
 8010dd6:	f06f 0001 	mvn.w	r0, #1
 8010dda:	e7f8      	b.n	8010dce <__ascii_mbtowc+0x16>

08010ddc <_read_r>:
 8010ddc:	b538      	push	{r3, r4, r5, lr}
 8010dde:	4d07      	ldr	r5, [pc, #28]	; (8010dfc <_read_r+0x20>)
 8010de0:	4604      	mov	r4, r0
 8010de2:	4608      	mov	r0, r1
 8010de4:	4611      	mov	r1, r2
 8010de6:	2200      	movs	r2, #0
 8010de8:	602a      	str	r2, [r5, #0]
 8010dea:	461a      	mov	r2, r3
 8010dec:	f7f4 fa32 	bl	8005254 <_read>
 8010df0:	1c43      	adds	r3, r0, #1
 8010df2:	d102      	bne.n	8010dfa <_read_r+0x1e>
 8010df4:	682b      	ldr	r3, [r5, #0]
 8010df6:	b103      	cbz	r3, 8010dfa <_read_r+0x1e>
 8010df8:	6023      	str	r3, [r4, #0]
 8010dfa:	bd38      	pop	{r3, r4, r5, pc}
 8010dfc:	20005254 	.word	0x20005254

08010e00 <__ascii_wctomb>:
 8010e00:	b149      	cbz	r1, 8010e16 <__ascii_wctomb+0x16>
 8010e02:	2aff      	cmp	r2, #255	; 0xff
 8010e04:	bf85      	ittet	hi
 8010e06:	238a      	movhi	r3, #138	; 0x8a
 8010e08:	6003      	strhi	r3, [r0, #0]
 8010e0a:	700a      	strbls	r2, [r1, #0]
 8010e0c:	f04f 30ff 	movhi.w	r0, #4294967295
 8010e10:	bf98      	it	ls
 8010e12:	2001      	movls	r0, #1
 8010e14:	4770      	bx	lr
 8010e16:	4608      	mov	r0, r1
 8010e18:	4770      	bx	lr
	...

08010e1c <_init>:
 8010e1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e1e:	bf00      	nop
 8010e20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010e22:	bc08      	pop	{r3}
 8010e24:	469e      	mov	lr, r3
 8010e26:	4770      	bx	lr

08010e28 <_fini>:
 8010e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e2a:	bf00      	nop
 8010e2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010e2e:	bc08      	pop	{r3}
 8010e30:	469e      	mov	lr, r3
 8010e32:	4770      	bx	lr
