I 000042 55 2559 1729628938372 op_package
(_unit VHDL(op_package 0 24)
	(_version vf5)
	(_time 1729628938377 2024.10.22 16:28:58)
	(_source(\../src/op_package.vhd\))
	(_parameters tan)
	(_code 56590654500254415756470c045004505750515053)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~15 0 25(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_NOP 0 0 25(_ent(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~152 0 26(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_SLHI 1 0 26(_ent(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~154 0 27(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_AU 2 0 27(_ent(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~156 0 28(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_CNTIH 3 0 28(_ent(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~158 0 29(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_AHS 4 0 29(_ent(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1510 0 30(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_AND 5 0 30(_ent(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1512 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_BCW 6 0 31(_ent(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1514 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_MAXWS 7 0 32(_ent(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1516 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_MINWS 8 0 33(_ent(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1518 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_MLUH 9 0 34(_ent(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1520 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_MLHU 10 0 35(_ent(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1522 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_OR 11 0 36(_ent(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1524 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_CLZH 12 0 37(_ent(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1526 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_RLH 13 0 38(_ent(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1528 0 39(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_SFWU 14 0 39(_ent(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1530 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_SFHS 15 0 40(_ent(_string \"1111"\))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 879           1729654191046 CLZ
(_unit VHDL(clz 0 26(clz 0 34))
	(_version vf5)
	(_time 1729654191047 2024.10.22 23:29:51)
	(_source(\../src/CLZ.vhd\))
	(_parameters tan)
	(_code 9e989f9198c89b889ccaddc59e989d98cd99cf989d)
	(_ent
		(_time 1729653996666)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int input_hw 0 0 28(_ent(_in))))
		(_port(_int count 0 0 29(_ent(_out))))
		(_var(_int count_zeros -2 0 38(_prcs 0((i 0)))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . CLZ 1 -1)
)
I 000044 55 879           1729654208967 CLZ
(_unit VHDL(clz 0 26(clz 0 34))
	(_version vf5)
	(_time 1729654208968 2024.10.22 23:30:08)
	(_source(\../src/CLZ.vhd\))
	(_parameters tan)
	(_code a0a2abf7f3f6a5b6a2f4e3fba0a6a3a6f3a7f1a6a3)
	(_ent
		(_time 1729653996666)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int input_hw 0 0 28(_ent(_in))))
		(_port(_int count 0 0 29(_ent(_out))))
		(_var(_int count_zeros -2 0 38(_prcs 0((i 0)))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . CLZ 1 -1)
)
I 000046 55 2725          1729745063851 MAXWS
(_unit VHDL(maxws 0 24(maxws 0 32))
	(_version vf5)
	(_time 1729745063852 2024.10.24 00:44:23)
	(_source(\../src/MAXWS.vhd\))
	(_parameters tan)
	(_code 55060356510309425601460f505354525d52525256)
	(_ent
		(_time 1729745063835)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 26(_array -1((_dto i 127 i 0)))))
		(_port(_int input_a 0 0 26(_ent(_in))))
		(_port(_int input_b 0 0 27(_ent(_in))))
		(_port(_int output_result 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int a_w_index3 1 0 33(_arch(_uni))))
		(_sig(_int a_w_index2 1 0 34(_arch(_uni))))
		(_sig(_int a_w_index1 1 0 35(_arch(_uni))))
		(_sig(_int a_w_index0 1 0 36(_arch(_uni))))
		(_sig(_int b_w_index3 1 0 38(_arch(_uni))))
		(_sig(_int b_w_index2 1 0 39(_arch(_uni))))
		(_sig(_int b_w_index1 1 0 40(_arch(_uni))))
		(_sig(_int b_w_index0 1 0 41(_arch(_uni))))
		(_sig(_int result_w_index3 1 0 43(_arch(_uni))))
		(_sig(_int result_w_index2 1 0 44(_arch(_uni))))
		(_sig(_int result_w_index1 1 0 45(_arch(_uni))))
		(_sig(_int result_w_index0 1 0 46(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_alias((a_w_index3)(input_a(d_127_96))))(_trgt(3))(_sens(0(d_127_96))))))
			(line__50(_arch 1 0 50(_assignment(_alias((a_w_index2)(input_a(d_95_64))))(_trgt(4))(_sens(0(d_95_64))))))
			(line__51(_arch 2 0 51(_assignment(_alias((a_w_index1)(input_a(d_63_32))))(_trgt(5))(_sens(0(d_63_32))))))
			(line__52(_arch 3 0 52(_assignment(_alias((a_w_index0)(input_a(d_31_0))))(_trgt(6))(_sens(0(d_31_0))))))
			(line__54(_arch 4 0 54(_assignment(_alias((b_w_index3)(input_b(d_127_96))))(_trgt(7))(_sens(1(d_127_96))))))
			(line__55(_arch 5 0 55(_assignment(_alias((b_w_index2)(input_b(d_95_64))))(_trgt(8))(_sens(1(d_95_64))))))
			(line__56(_arch 6 0 56(_assignment(_alias((b_w_index1)(input_b(d_63_32))))(_trgt(9))(_sens(1(d_63_32))))))
			(line__57(_arch 7 0 57(_assignment(_alias((b_w_index0)(input_b(d_31_0))))(_trgt(10))(_sens(1(d_31_0))))))
			(line__59(_arch 8 0 59(_assignment(_alias((output_result)(result_w_index3)(result_w_index2)(result_w_index1)(result_w_index0)))(_trgt(2))(_sens(11)(12)(13)(14)))))
			(line__61(_arch 9 0 61(_prcs(_simple)(_trgt(11))(_sens(3)(7))(_mon))))
			(line__70(_arch 10 0 70(_prcs(_simple)(_trgt(12))(_sens(4)(8))(_mon))))
			(line__79(_arch 11 0 79(_prcs(_simple)(_trgt(13))(_sens(5)(9))(_mon))))
			(line__88(_arch 12 0 88(_prcs(_simple)(_trgt(14))(_sens(6)(10))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . MAXWS 13 -1)
)
I 000046 55 2725          1729745063923 MINWS
(_unit VHDL(minws 0 24(minws 0 32))
	(_version vf5)
	(_time 1729745063924 2024.10.24 00:44:23)
	(_source(\../src/MINWS.vhd\))
	(_parameters tan)
	(_code 94c7c29b99c3958397c187ce91929d92c193939397)
	(_ent
		(_time 1729745063920)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 26(_array -1((_dto i 127 i 0)))))
		(_port(_int input_a 0 0 26(_ent(_in))))
		(_port(_int input_b 0 0 27(_ent(_in))))
		(_port(_int output_result 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int a_w_index3 1 0 33(_arch(_uni))))
		(_sig(_int a_w_index2 1 0 34(_arch(_uni))))
		(_sig(_int a_w_index1 1 0 35(_arch(_uni))))
		(_sig(_int a_w_index0 1 0 36(_arch(_uni))))
		(_sig(_int b_w_index3 1 0 38(_arch(_uni))))
		(_sig(_int b_w_index2 1 0 39(_arch(_uni))))
		(_sig(_int b_w_index1 1 0 40(_arch(_uni))))
		(_sig(_int b_w_index0 1 0 41(_arch(_uni))))
		(_sig(_int result_w_index3 1 0 43(_arch(_uni))))
		(_sig(_int result_w_index2 1 0 44(_arch(_uni))))
		(_sig(_int result_w_index1 1 0 45(_arch(_uni))))
		(_sig(_int result_w_index0 1 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((a_w_index3)(input_a(d_127_96))))(_trgt(3))(_sens(0(d_127_96))))))
			(line__49(_arch 1 0 49(_assignment(_alias((a_w_index2)(input_a(d_95_64))))(_trgt(4))(_sens(0(d_95_64))))))
			(line__50(_arch 2 0 50(_assignment(_alias((a_w_index1)(input_a(d_63_32))))(_trgt(5))(_sens(0(d_63_32))))))
			(line__51(_arch 3 0 51(_assignment(_alias((a_w_index0)(input_a(d_31_0))))(_trgt(6))(_sens(0(d_31_0))))))
			(line__53(_arch 4 0 53(_assignment(_alias((b_w_index3)(input_b(d_127_96))))(_trgt(7))(_sens(1(d_127_96))))))
			(line__54(_arch 5 0 54(_assignment(_alias((b_w_index2)(input_b(d_95_64))))(_trgt(8))(_sens(1(d_95_64))))))
			(line__55(_arch 6 0 55(_assignment(_alias((b_w_index1)(input_b(d_63_32))))(_trgt(9))(_sens(1(d_63_32))))))
			(line__56(_arch 7 0 56(_assignment(_alias((b_w_index0)(input_b(d_31_0))))(_trgt(10))(_sens(1(d_31_0))))))
			(line__58(_arch 8 0 58(_assignment(_alias((output_result)(result_w_index3)(result_w_index2)(result_w_index1)(result_w_index0)))(_trgt(2))(_sens(11)(12)(13)(14)))))
			(line__60(_arch 9 0 60(_prcs(_simple)(_trgt(11))(_sens(3)(7))(_mon))))
			(line__69(_arch 10 0 69(_prcs(_simple)(_trgt(12))(_sens(4)(8))(_mon))))
			(line__78(_arch 11 0 78(_prcs(_simple)(_trgt(13))(_sens(5)(9))(_mon))))
			(line__87(_arch 12 0 87(_prcs(_simple)(_trgt(14))(_sens(6)(10))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . MINWS 13 -1)
)
I 000042 55 2560 1729745420210 op_package
(_unit VHDL(op_package 0 24)
	(_version vf5)
	(_time 1729745420211 2024.10.24 00:50:20)
	(_source(\../src/op_package.vhd\))
	(_parameters tan)
	(_code 5d5e095f09095f4a5c5d4c070f5b0f5b5c5b5a5b58)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~15 0 25(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_NOP 0 0 25(_ent(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~152 0 26(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_SLHI 1 0 26(_ent(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~154 0 27(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_AU 2 0 27(_ent(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~156 0 28(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_CNTIH 3 0 28(_ent(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~158 0 29(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_AHS 4 0 29(_ent(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1510 0 30(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_AND 5 0 30(_ent(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1512 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_BCW 6 0 31(_ent(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1514 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_MAXWS 7 0 32(_ent(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1516 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_MINWS 8 0 33(_ent(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1518 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_MLUH 9 0 34(_ent(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1520 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_MLHCU 10 0 35(_ent(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1522 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_OR 11 0 36(_ent(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1524 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_CLZH 12 0 37(_ent(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1526 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_RLH 13 0 38(_ent(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1528 0 39(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_SFWU 14 0 39(_ent(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1530 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_SFHS 15 0 40(_ent(_string \"1111"\))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 2725          1729745420247 MAXWS
(_unit VHDL(maxws 0 24(maxws 0 32))
	(_version vf5)
	(_time 1729745420248 2024.10.24 00:50:20)
	(_source(\../src/MAXWS.vhd\))
	(_parameters tan)
	(_code 7c7f2a7d2e2a206b7f286f26797a7d7b747b7b7b7f)
	(_ent
		(_time 1729745063834)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 26(_array -1((_dto i 127 i 0)))))
		(_port(_int input_a 0 0 26(_ent(_in))))
		(_port(_int input_b 0 0 27(_ent(_in))))
		(_port(_int output_result 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int a_w_index3 1 0 33(_arch(_uni))))
		(_sig(_int a_w_index2 1 0 34(_arch(_uni))))
		(_sig(_int a_w_index1 1 0 35(_arch(_uni))))
		(_sig(_int a_w_index0 1 0 36(_arch(_uni))))
		(_sig(_int b_w_index3 1 0 38(_arch(_uni))))
		(_sig(_int b_w_index2 1 0 39(_arch(_uni))))
		(_sig(_int b_w_index1 1 0 40(_arch(_uni))))
		(_sig(_int b_w_index0 1 0 41(_arch(_uni))))
		(_sig(_int result_w_index3 1 0 43(_arch(_uni))))
		(_sig(_int result_w_index2 1 0 44(_arch(_uni))))
		(_sig(_int result_w_index1 1 0 45(_arch(_uni))))
		(_sig(_int result_w_index0 1 0 46(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_alias((a_w_index3)(input_a(d_127_96))))(_trgt(3))(_sens(0(d_127_96))))))
			(line__50(_arch 1 0 50(_assignment(_alias((a_w_index2)(input_a(d_95_64))))(_trgt(4))(_sens(0(d_95_64))))))
			(line__51(_arch 2 0 51(_assignment(_alias((a_w_index1)(input_a(d_63_32))))(_trgt(5))(_sens(0(d_63_32))))))
			(line__52(_arch 3 0 52(_assignment(_alias((a_w_index0)(input_a(d_31_0))))(_trgt(6))(_sens(0(d_31_0))))))
			(line__54(_arch 4 0 54(_assignment(_alias((b_w_index3)(input_b(d_127_96))))(_trgt(7))(_sens(1(d_127_96))))))
			(line__55(_arch 5 0 55(_assignment(_alias((b_w_index2)(input_b(d_95_64))))(_trgt(8))(_sens(1(d_95_64))))))
			(line__56(_arch 6 0 56(_assignment(_alias((b_w_index1)(input_b(d_63_32))))(_trgt(9))(_sens(1(d_63_32))))))
			(line__57(_arch 7 0 57(_assignment(_alias((b_w_index0)(input_b(d_31_0))))(_trgt(10))(_sens(1(d_31_0))))))
			(line__59(_arch 8 0 59(_assignment(_alias((output_result)(result_w_index3)(result_w_index2)(result_w_index1)(result_w_index0)))(_trgt(2))(_sens(11)(12)(13)(14)))))
			(line__61(_arch 9 0 61(_prcs(_simple)(_trgt(11))(_sens(3)(7))(_mon))))
			(line__70(_arch 10 0 70(_prcs(_simple)(_trgt(12))(_sens(4)(8))(_mon))))
			(line__79(_arch 11 0 79(_prcs(_simple)(_trgt(13))(_sens(5)(9))(_mon))))
			(line__88(_arch 12 0 88(_prcs(_simple)(_trgt(14))(_sens(6)(10))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . MAXWS 13 -1)
)
I 000046 55 2725          1729745420306 MINWS
(_unit VHDL(minws 0 24(minws 0 32))
	(_version vf5)
	(_time 1729745420307 2024.10.24 00:50:20)
	(_source(\../src/MINWS.vhd\))
	(_parameters tan)
	(_code bab9eceee2edbbadb9efa9e0bfbcb3bcefbdbdbdb9)
	(_ent
		(_time 1729745063919)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 26(_array -1((_dto i 127 i 0)))))
		(_port(_int input_a 0 0 26(_ent(_in))))
		(_port(_int input_b 0 0 27(_ent(_in))))
		(_port(_int output_result 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int a_w_index3 1 0 33(_arch(_uni))))
		(_sig(_int a_w_index2 1 0 34(_arch(_uni))))
		(_sig(_int a_w_index1 1 0 35(_arch(_uni))))
		(_sig(_int a_w_index0 1 0 36(_arch(_uni))))
		(_sig(_int b_w_index3 1 0 38(_arch(_uni))))
		(_sig(_int b_w_index2 1 0 39(_arch(_uni))))
		(_sig(_int b_w_index1 1 0 40(_arch(_uni))))
		(_sig(_int b_w_index0 1 0 41(_arch(_uni))))
		(_sig(_int result_w_index3 1 0 43(_arch(_uni))))
		(_sig(_int result_w_index2 1 0 44(_arch(_uni))))
		(_sig(_int result_w_index1 1 0 45(_arch(_uni))))
		(_sig(_int result_w_index0 1 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((a_w_index3)(input_a(d_127_96))))(_trgt(3))(_sens(0(d_127_96))))))
			(line__49(_arch 1 0 49(_assignment(_alias((a_w_index2)(input_a(d_95_64))))(_trgt(4))(_sens(0(d_95_64))))))
			(line__50(_arch 2 0 50(_assignment(_alias((a_w_index1)(input_a(d_63_32))))(_trgt(5))(_sens(0(d_63_32))))))
			(line__51(_arch 3 0 51(_assignment(_alias((a_w_index0)(input_a(d_31_0))))(_trgt(6))(_sens(0(d_31_0))))))
			(line__53(_arch 4 0 53(_assignment(_alias((b_w_index3)(input_b(d_127_96))))(_trgt(7))(_sens(1(d_127_96))))))
			(line__54(_arch 5 0 54(_assignment(_alias((b_w_index2)(input_b(d_95_64))))(_trgt(8))(_sens(1(d_95_64))))))
			(line__55(_arch 6 0 55(_assignment(_alias((b_w_index1)(input_b(d_63_32))))(_trgt(9))(_sens(1(d_63_32))))))
			(line__56(_arch 7 0 56(_assignment(_alias((b_w_index0)(input_b(d_31_0))))(_trgt(10))(_sens(1(d_31_0))))))
			(line__58(_arch 8 0 58(_assignment(_alias((output_result)(result_w_index3)(result_w_index2)(result_w_index1)(result_w_index0)))(_trgt(2))(_sens(11)(12)(13)(14)))))
			(line__60(_arch 9 0 60(_prcs(_simple)(_trgt(11))(_sens(3)(7))(_mon))))
			(line__69(_arch 10 0 69(_prcs(_simple)(_trgt(12))(_sens(4)(8))(_mon))))
			(line__78(_arch 11 0 78(_prcs(_simple)(_trgt(13))(_sens(5)(9))(_mon))))
			(line__87(_arch 12 0 87(_prcs(_simple)(_trgt(14))(_sens(6)(10))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . MINWS 13 -1)
)
I 000042 55 2560 1729745455591 op_package
(_unit VHDL(op_package 0 24)
	(_version vf5)
	(_time 1729745455592 2024.10.24 00:50:55)
	(_source(\../src/op_package.vhd\))
	(_parameters tan)
	(_code 8cde8983dfd88e9b8d8c9dd6de8ade8a8d8a8b8a89)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~15 0 25(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_NOP 0 0 25(_ent(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~152 0 26(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_SLHI 1 0 26(_ent(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~154 0 27(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_AU 2 0 27(_ent(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~156 0 28(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_CNTIH 3 0 28(_ent(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~158 0 29(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_AHS 4 0 29(_ent(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1510 0 30(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_AND 5 0 30(_ent(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1512 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_BCW 6 0 31(_ent(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1514 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_MAXWS 7 0 32(_ent(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1516 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_MINWS 8 0 33(_ent(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1518 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_MLHU 9 0 34(_ent(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1520 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_MLHCU 10 0 35(_ent(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1522 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_OR 11 0 36(_ent(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1524 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_CLZH 12 0 37(_ent(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1526 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_RLH 13 0 38(_ent(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1528 0 39(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_SFWU 14 0 39(_ent(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1530 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_SFHS 15 0 40(_ent(_string \"1111"\))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 5737          1729745458978 R3_instruction
(_unit VHDL(r3_instruction 0 26(r3_instruction 0 38))
	(_version vf5)
	(_time 1729745458979 2024.10.24 00:50:58)
	(_source(\../src/R3_instruction.vhd\))
	(_parameters tan)
	(_code ca98c19a989ec8dccac88f9198cdcecdc8cdcfccc9)
	(_ent
		(_time 1729745458929)
	)
	(_inst CLZH_module 0 55(_ent . CLZ)
		(_port
			((input_hw)(a))
			((output_count)(CLZ_result))
		)
	)
	(_inst AHS_module 0 61(_ent . AHS)
		(_port
			((a_input)(a))
			((b_input)(b))
			((result_output)(AHS_result))
		)
	)
	(_inst CNT1H_module 0 68(_ent . CNT1H)
		(_port
			((input_hw)(a))
			((output_count)(CNT1H_result))
		)
	)
	(_inst SFHS_module 0 74(_ent . SFHS)
		(_port
			((input_a)(a))
			((input_b)(b))
			((output_result)(SFHS_result))
		)
	)
	(_inst MAXWS_module 0 81(_ent . MAXWS)
		(_port
			((input_a)(a))
			((input_b)(b))
			((output_result)(MAXWS_result))
		)
	)
	(_inst MINWS_module 0 88(_ent . MINWS)
		(_port
			((input_a)(a))
			((input_b)(b))
			((output_result)(MINWS_result))
		)
	)
	(_inst MLHCU_module 0 95(_ent . MLHCU)
		(_port
			((input_a)(a))
			((input_const)(imme))
			((output_result)(MLHCU_result))
		)
	)
	(_inst RLH_module 0 102(_ent . RLH)
		(_port
			((input_a)(a))
			((input_b)(b))
			((output_result)(RLH_result))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int opcode 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 29(_array -1((_dto i 4 i 0)))))
		(_port(_int imme 1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int a 2 0 30(_ent(_in))))
		(_port(_int b 2 0 31(_ent(_in))))
		(_port(_int result 2 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int current_op 3 0 39(_arch(_uni))))
		(_sig(_int shamt -2 0 40(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 41(_array -1((_dto i 127 i 0)))))
		(_sig(_int CLZ_result 4 0 41(_arch(_uni))))
		(_sig(_int AHS_result 4 0 42(_arch(_uni))))
		(_sig(_int CNT1H_result 4 0 43(_arch(_uni))))
		(_sig(_int SFHS_result 4 0 44(_arch(_uni))))
		(_sig(_int MAXWS_result 4 0 45(_arch(_uni))))
		(_sig(_int MINWS_result 4 0 46(_arch(_uni))))
		(_sig(_int MLHCU_result 4 0 47(_arch(_uni))))
		(_sig(_int RLH_result 4 0 48(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((current_op)(opcode(d_3_0))))(_trgt(5))(_sens(0(d_3_0))))))
			(line__52(_arch 1 0 52(_assignment(_trgt(6))(_sens(1(d_3_0)))(_mon))))
			(line__110(_arch 2 0 110(_prcs(_simple)(_trgt(4)(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(4(d_15_0))(4(d_31_16))(4(d_47_32))(4(d_63_48))(4(d_79_64))(4(d_95_80))(4(d_111_96))(4(d_127_112)))(_sens(0)(2)(3))(_read(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~15(3 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var(_ext mips.op_package.OP_NOP(3 OP_NOP)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~152(3 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var(_ext mips.op_package.OP_SLHI(3 OP_SLHI)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~154(3 ~STD_LOGIC_VECTOR{3~downto~0}~154)))
		(_var(_ext mips.op_package.OP_AU(3 OP_AU)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~156(3 ~STD_LOGIC_VECTOR{3~downto~0}~156)))
		(_var(_ext mips.op_package.OP_CNTIH(3 OP_CNTIH)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~158(3 ~STD_LOGIC_VECTOR{3~downto~0}~158)))
		(_var(_ext mips.op_package.OP_AHS(3 OP_AHS)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1510(3 ~STD_LOGIC_VECTOR{3~downto~0}~1510)))
		(_var(_ext mips.op_package.OP_AND(3 OP_AND)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1512(3 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var(_ext mips.op_package.OP_BCW(3 OP_BCW)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1514(3 ~STD_LOGIC_VECTOR{3~downto~0}~1514)))
		(_var(_ext mips.op_package.OP_MAXWS(3 OP_MAXWS)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1516(3 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var(_ext mips.op_package.OP_MINWS(3 OP_MINWS)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1518(3 ~STD_LOGIC_VECTOR{3~downto~0}~1518)))
		(_var(_ext mips.op_package.OP_MLHU(3 OP_MLHU)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1520(3 ~STD_LOGIC_VECTOR{3~downto~0}~1520)))
		(_var(_ext mips.op_package.OP_MLHCU(3 OP_MLHCU)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1522(3 ~STD_LOGIC_VECTOR{3~downto~0}~1522)))
		(_var(_ext mips.op_package.OP_OR(3 OP_OR)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1524(3 ~STD_LOGIC_VECTOR{3~downto~0}~1524)))
		(_var(_ext mips.op_package.OP_CLZH(3 OP_CLZH)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1526(3 ~STD_LOGIC_VECTOR{3~downto~0}~1526)))
		(_var(_ext mips.op_package.OP_RLH(3 OP_RLH)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1528(3 ~STD_LOGIC_VECTOR{3~downto~0}~1528)))
		(_var(_ext mips.op_package.OP_SFWU(3 OP_SFWU)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1530(3 ~STD_LOGIC_VECTOR{3~downto~0}~1530)))
		(_var(_ext mips.op_package.OP_SFHS(3 OP_SFHS)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(.(op_package)))
	(_model . R3_instruction 3 -1)
)
I 000044 55 3846          1729745531544 CLZ
(_unit VHDL(clz 0 26(clz 0 34))
	(_version vf5)
	(_time 1729745531545 2024.10.24 00:52:11)
	(_source(\../src/CLZ.vhd\))
	(_parameters tan)
	(_code 3d3b3b383a6b382b6f3b7e663d3b3e3b6e3a6c3b3e)
	(_ent
		(_time 1729745063812)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 28(_array -1((_dto i 127 i 0)))))
		(_port(_int input_hw 0 0 28(_ent(_in))))
		(_port(_int output_count 0 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int input_hw_index7 1 0 35(_arch(_uni))))
		(_sig(_int input_hw_index6 1 0 36(_arch(_uni))))
		(_sig(_int input_hw_index5 1 0 37(_arch(_uni))))
		(_sig(_int input_hw_index4 1 0 38(_arch(_uni))))
		(_sig(_int input_hw_index3 1 0 39(_arch(_uni))))
		(_sig(_int input_hw_index2 1 0 40(_arch(_uni))))
		(_sig(_int input_hw_index1 1 0 41(_arch(_uni))))
		(_sig(_int input_hw_index0 1 0 42(_arch(_uni))))
		(_sig(_int count_index7 1 0 44(_arch(_uni))))
		(_sig(_int count_index6 1 0 45(_arch(_uni))))
		(_sig(_int count_index5 1 0 46(_arch(_uni))))
		(_sig(_int count_index4 1 0 47(_arch(_uni))))
		(_sig(_int count_index3 1 0 48(_arch(_uni))))
		(_sig(_int count_index2 1 0 49(_arch(_uni))))
		(_sig(_int count_index1 1 0 50(_arch(_uni))))
		(_sig(_int count_index0 1 0 51(_arch(_uni))))
		(_var(_int count_zeros -2 0 67(_prcs 9((i 0)))))
		(_var(_int count_zeros -2 0 81(_prcs 10((i 0)))))
		(_var(_int count_zeros -2 0 95(_prcs 11((i 0)))))
		(_var(_int count_zeros -2 0 110(_prcs 12((i 0)))))
		(_var(_int count_zeros -2 0 125(_prcs 13((i 0)))))
		(_var(_int count_zeros -2 0 140(_prcs 14((i 0)))))
		(_var(_int count_zeros -2 0 155(_prcs 15((i 0)))))
		(_var(_int count_zeros -2 0 170(_prcs 16((i 0)))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((input_hw_index7)(input_hw(d_127_112))))(_trgt(2))(_sens(0(d_127_112))))))
			(line__56(_arch 1 0 56(_assignment(_alias((input_hw_index6)(input_hw(d_111_96))))(_trgt(3))(_sens(0(d_111_96))))))
			(line__57(_arch 2 0 57(_assignment(_alias((input_hw_index5)(input_hw(d_95_80))))(_trgt(4))(_sens(0(d_95_80))))))
			(line__58(_arch 3 0 58(_assignment(_alias((input_hw_index4)(input_hw(d_79_64))))(_trgt(5))(_sens(0(d_79_64))))))
			(line__59(_arch 4 0 59(_assignment(_alias((input_hw_index3)(input_hw(d_63_48))))(_trgt(6))(_sens(0(d_63_48))))))
			(line__60(_arch 5 0 60(_assignment(_alias((input_hw_index2)(input_hw(d_47_32))))(_trgt(7))(_sens(0(d_47_32))))))
			(line__61(_arch 6 0 61(_assignment(_alias((input_hw_index1)(input_hw(d_31_16))))(_trgt(8))(_sens(0(d_31_16))))))
			(line__62(_arch 7 0 62(_assignment(_alias((input_hw_index0)(input_hw(d_15_0))))(_trgt(9))(_sens(0(d_15_0))))))
			(line__64(_arch 8 0 64(_assignment(_alias((output_count)(count_index7)(count_index6)(count_index5)(count_index4)(count_index3)(count_index2)(count_index1)(count_index0)))(_trgt(1))(_sens(10)(11)(12)(13)(14)(15)(16)(17)))))
			(line__66(_arch 9 0 66(_prcs(_simple)(_trgt(10))(_sens(2))(_mon))))
			(line__80(_arch 10 0 80(_prcs(_simple)(_trgt(11))(_sens(3))(_mon))))
			(line__94(_arch 11 0 94(_prcs(_simple)(_trgt(12))(_sens(4))(_mon))))
			(line__109(_arch 12 0 109(_prcs(_simple)(_trgt(13))(_sens(5))(_mon))))
			(line__124(_arch 13 0 124(_prcs(_simple)(_trgt(14))(_sens(6))(_mon))))
			(line__139(_arch 14 0 139(_prcs(_simple)(_trgt(15))(_sens(7))(_mon))))
			(line__154(_arch 15 0 154(_prcs(_simple)(_trgt(16))(_sens(8))(_mon))))
			(line__169(_arch 16 0 169(_prcs(_simple)(_trgt(17))(_sens(9))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . CLZ 17 -1)
)
I 000055 55 5814          1729745559342 R3_instruction
(_unit VHDL(r3_instruction 0 26(r3_instruction 0 38))
	(_version vf5)
	(_time 1729745559343 2024.10.24 00:52:39)
	(_source(\../src/R3_instruction.vhd\))
	(_parameters tan)
	(_code d2d2d185d386d0c4d2d0978980d5d6d5d0d5d7d4d1)
	(_ent
		(_time 1729745559312)
	)
	(_inst CLZH_module 0 55(_ent . CLZ)
		(_port
			((input_hw)(a))
			((output_count)(CLZ_result))
		)
	)
	(_inst AHS_module 0 61(_ent . AHS)
		(_port
			((a_input)(a))
			((b_input)(b))
			((result_output)(AHS_result))
		)
	)
	(_inst CNT1H_module 0 68(_ent . CNT1H)
		(_port
			((input_hw)(a))
			((output_count)(CNT1H_result))
		)
	)
	(_inst SFHS_module 0 74(_ent . SFHS)
		(_port
			((input_a)(a))
			((input_b)(b))
			((output_result)(SFHS_result))
		)
	)
	(_inst MAXWS_module 0 81(_ent . MAXWS)
		(_port
			((input_a)(a))
			((input_b)(b))
			((output_result)(MAXWS_result))
		)
	)
	(_inst MINWS_module 0 88(_ent . MINWS)
		(_port
			((input_a)(a))
			((input_b)(b))
			((output_result)(MINWS_result))
		)
	)
	(_inst MLHCU_module 0 95(_ent . MLHCU)
		(_port
			((input_a)(a))
			((input_const)(imme))
			((output_result)(MLHCU_result))
		)
	)
	(_inst RLH_module 0 102(_ent . RLH)
		(_port
			((input_a)(a))
			((input_b)(b))
			((output_result)(RLH_result))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int opcode 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 29(_array -1((_dto i 4 i 0)))))
		(_port(_int imme 1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int a 2 0 30(_ent(_in))))
		(_port(_int b 2 0 31(_ent(_in))))
		(_port(_int result 2 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int current_op 3 0 39(_arch(_uni))))
		(_sig(_int shamt -2 0 40(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 41(_array -1((_dto i 127 i 0)))))
		(_sig(_int CLZ_result 4 0 41(_arch(_uni))))
		(_sig(_int AHS_result 4 0 42(_arch(_uni))))
		(_sig(_int CNT1H_result 4 0 43(_arch(_uni))))
		(_sig(_int SFHS_result 4 0 44(_arch(_uni))))
		(_sig(_int MAXWS_result 4 0 45(_arch(_uni))))
		(_sig(_int MINWS_result 4 0 46(_arch(_uni))))
		(_sig(_int MLHCU_result 4 0 47(_arch(_uni))))
		(_sig(_int RLH_result 4 0 48(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((current_op)(opcode(d_3_0))))(_trgt(5))(_sens(0(d_3_0))))))
			(line__52(_arch 1 0 52(_assignment(_trgt(6))(_sens(1(d_3_0)))(_mon))))
			(line__110(_arch 2 0 110(_prcs(_simple)(_trgt(4)(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(4(d_15_0))(4(d_31_16))(4(d_47_32))(4(d_63_48))(4(d_79_64))(4(d_95_80))(4(d_111_96))(4(d_127_112)))(_sens(0)(2)(3))(_read(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~15(3 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var(_ext mips.op_package.OP_NOP(3 OP_NOP)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~152(3 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var(_ext mips.op_package.OP_SLHI(3 OP_SLHI)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~154(3 ~STD_LOGIC_VECTOR{3~downto~0}~154)))
		(_var(_ext mips.op_package.OP_AU(3 OP_AU)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~156(3 ~STD_LOGIC_VECTOR{3~downto~0}~156)))
		(_var(_ext mips.op_package.OP_CNTIH(3 OP_CNTIH)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~158(3 ~STD_LOGIC_VECTOR{3~downto~0}~158)))
		(_var(_ext mips.op_package.OP_AHS(3 OP_AHS)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1510(3 ~STD_LOGIC_VECTOR{3~downto~0}~1510)))
		(_var(_ext mips.op_package.OP_AND(3 OP_AND)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1512(3 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var(_ext mips.op_package.OP_BCW(3 OP_BCW)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1514(3 ~STD_LOGIC_VECTOR{3~downto~0}~1514)))
		(_var(_ext mips.op_package.OP_MAXWS(3 OP_MAXWS)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1516(3 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var(_ext mips.op_package.OP_MINWS(3 OP_MINWS)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1518(3 ~STD_LOGIC_VECTOR{3~downto~0}~1518)))
		(_var(_ext mips.op_package.OP_MLHU(3 OP_MLHU)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1520(3 ~STD_LOGIC_VECTOR{3~downto~0}~1520)))
		(_var(_ext mips.op_package.OP_MLHCU(3 OP_MLHCU)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1522(3 ~STD_LOGIC_VECTOR{3~downto~0}~1522)))
		(_var(_ext mips.op_package.OP_OR(3 OP_OR)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1524(3 ~STD_LOGIC_VECTOR{3~downto~0}~1524)))
		(_var(_ext mips.op_package.OP_CLZH(3 OP_CLZH)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1526(3 ~STD_LOGIC_VECTOR{3~downto~0}~1526)))
		(_var(_ext mips.op_package.OP_RLH(3 OP_RLH)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1528(3 ~STD_LOGIC_VECTOR{3~downto~0}~1528)))
		(_var(_ext mips.op_package.OP_SFWU(3 OP_SFWU)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1530(3 ~STD_LOGIC_VECTOR{3~downto~0}~1530)))
		(_var(_ext mips.op_package.OP_SFHS(3 OP_SFHS)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(.(op_package)))
	(_model . R3_instruction 3 -1)
)
V 000042 55 2560 1729745559470 op_package
(_unit VHDL(op_package 0 24)
	(_version vf5)
	(_time 1729745559471 2024.10.24 00:52:39)
	(_source(\../src/op_package.vhd\))
	(_parameters tan)
	(_code 4f4e1b4c191b4d584e4f5e151d491d494e4948494a)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~15 0 25(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_NOP 0 0 25(_ent(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~152 0 26(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_SLHI 1 0 26(_ent(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~154 0 27(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_AU 2 0 27(_ent(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~156 0 28(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_CNTIH 3 0 28(_ent(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~158 0 29(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_AHS 4 0 29(_ent(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1510 0 30(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_AND 5 0 30(_ent(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1512 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_BCW 6 0 31(_ent(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1514 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_MAXWS 7 0 32(_ent(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1516 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_MINWS 8 0 33(_ent(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1518 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_MLHU 9 0 34(_ent(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1520 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_MLHCU 10 0 35(_ent(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1522 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_OR 11 0 36(_ent(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1524 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_CLZH 12 0 37(_ent(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1526 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_RLH 13 0 38(_ent(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1528 0 39(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_SFWU 14 0 39(_ent(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1530 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int OP_SFHS 15 0 40(_ent(_string \"1111"\))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 3846          1729745559483 CLZ
(_unit VHDL(clz 0 26(clz 0 34))
	(_version vf5)
	(_time 1729745559484 2024.10.24 00:52:39)
	(_source(\../src/CLZ.vhd\))
	(_parameters tan)
	(_code 5e5f5f5d58085b480c581d055e585d580d590f585d)
	(_ent
		(_time 1729745559480)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 28(_array -1((_dto i 127 i 0)))))
		(_port(_int input_hw 0 0 28(_ent(_in))))
		(_port(_int output_count 0 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int input_hw_index7 1 0 35(_arch(_uni))))
		(_sig(_int input_hw_index6 1 0 36(_arch(_uni))))
		(_sig(_int input_hw_index5 1 0 37(_arch(_uni))))
		(_sig(_int input_hw_index4 1 0 38(_arch(_uni))))
		(_sig(_int input_hw_index3 1 0 39(_arch(_uni))))
		(_sig(_int input_hw_index2 1 0 40(_arch(_uni))))
		(_sig(_int input_hw_index1 1 0 41(_arch(_uni))))
		(_sig(_int input_hw_index0 1 0 42(_arch(_uni))))
		(_sig(_int count_index7 1 0 44(_arch(_uni))))
		(_sig(_int count_index6 1 0 45(_arch(_uni))))
		(_sig(_int count_index5 1 0 46(_arch(_uni))))
		(_sig(_int count_index4 1 0 47(_arch(_uni))))
		(_sig(_int count_index3 1 0 48(_arch(_uni))))
		(_sig(_int count_index2 1 0 49(_arch(_uni))))
		(_sig(_int count_index1 1 0 50(_arch(_uni))))
		(_sig(_int count_index0 1 0 51(_arch(_uni))))
		(_var(_int count_zeros -2 0 67(_prcs 9((i 0)))))
		(_var(_int count_zeros -2 0 81(_prcs 10((i 0)))))
		(_var(_int count_zeros -2 0 95(_prcs 11((i 0)))))
		(_var(_int count_zeros -2 0 110(_prcs 12((i 0)))))
		(_var(_int count_zeros -2 0 125(_prcs 13((i 0)))))
		(_var(_int count_zeros -2 0 140(_prcs 14((i 0)))))
		(_var(_int count_zeros -2 0 155(_prcs 15((i 0)))))
		(_var(_int count_zeros -2 0 170(_prcs 16((i 0)))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((input_hw_index7)(input_hw(d_127_112))))(_trgt(2))(_sens(0(d_127_112))))))
			(line__56(_arch 1 0 56(_assignment(_alias((input_hw_index6)(input_hw(d_111_96))))(_trgt(3))(_sens(0(d_111_96))))))
			(line__57(_arch 2 0 57(_assignment(_alias((input_hw_index5)(input_hw(d_95_80))))(_trgt(4))(_sens(0(d_95_80))))))
			(line__58(_arch 3 0 58(_assignment(_alias((input_hw_index4)(input_hw(d_79_64))))(_trgt(5))(_sens(0(d_79_64))))))
			(line__59(_arch 4 0 59(_assignment(_alias((input_hw_index3)(input_hw(d_63_48))))(_trgt(6))(_sens(0(d_63_48))))))
			(line__60(_arch 5 0 60(_assignment(_alias((input_hw_index2)(input_hw(d_47_32))))(_trgt(7))(_sens(0(d_47_32))))))
			(line__61(_arch 6 0 61(_assignment(_alias((input_hw_index1)(input_hw(d_31_16))))(_trgt(8))(_sens(0(d_31_16))))))
			(line__62(_arch 7 0 62(_assignment(_alias((input_hw_index0)(input_hw(d_15_0))))(_trgt(9))(_sens(0(d_15_0))))))
			(line__64(_arch 8 0 64(_assignment(_alias((output_count)(count_index7)(count_index6)(count_index5)(count_index4)(count_index3)(count_index2)(count_index1)(count_index0)))(_trgt(1))(_sens(10)(11)(12)(13)(14)(15)(16)(17)))))
			(line__66(_arch 9 0 66(_prcs(_simple)(_trgt(10))(_sens(2))(_mon))))
			(line__80(_arch 10 0 80(_prcs(_simple)(_trgt(11))(_sens(3))(_mon))))
			(line__94(_arch 11 0 94(_prcs(_simple)(_trgt(12))(_sens(4))(_mon))))
			(line__109(_arch 12 0 109(_prcs(_simple)(_trgt(13))(_sens(5))(_mon))))
			(line__124(_arch 13 0 124(_prcs(_simple)(_trgt(14))(_sens(6))(_mon))))
			(line__139(_arch 14 0 139(_prcs(_simple)(_trgt(15))(_sens(7))(_mon))))
			(line__154(_arch 15 0 154(_prcs(_simple)(_trgt(16))(_sens(8))(_mon))))
			(line__169(_arch 16 0 169(_prcs(_simple)(_trgt(17))(_sens(9))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . CLZ 17 -1)
)
I 000044 55 5087          1729745831044 AHS
(_unit VHDL(ahs 0 25(ahs 0 35))
	(_version vf5)
	(_time 1729745831045 2024.10.24 00:57:11)
	(_source(\../src/AHS.vhd\))
	(_parameters tan)
	(_code 29262f2d287f7e3f212f31727b2f282f212e2a2f28)
	(_ent
		(_time 1729745777604)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 27(_array -1((_dto i 127 i 0)))))
		(_port(_int a_input 0 0 27(_ent(_in))))
		(_port(_int b_input 0 0 29(_ent(_in))))
		(_port(_int result_output 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 36(_array -1((_dto i 31 i 0)))))
		(_sig(_int a_long_index7 1 0 36(_arch(_uni))))
		(_sig(_int a_long_index6 1 0 37(_arch(_uni))))
		(_sig(_int a_long_index5 1 0 38(_arch(_uni))))
		(_sig(_int a_long_index4 1 0 39(_arch(_uni))))
		(_sig(_int a_long_index3 1 0 40(_arch(_uni))))
		(_sig(_int a_long_index2 1 0 41(_arch(_uni))))
		(_sig(_int a_long_index1 1 0 42(_arch(_uni))))
		(_sig(_int a_long_index0 1 0 43(_arch(_uni))))
		(_sig(_int b_long_index7 1 0 45(_arch(_uni))))
		(_sig(_int b_long_index6 1 0 46(_arch(_uni))))
		(_sig(_int b_long_index5 1 0 47(_arch(_uni))))
		(_sig(_int b_long_index4 1 0 48(_arch(_uni))))
		(_sig(_int b_long_index3 1 0 49(_arch(_uni))))
		(_sig(_int b_long_index2 1 0 50(_arch(_uni))))
		(_sig(_int b_long_index1 1 0 51(_arch(_uni))))
		(_sig(_int b_long_index0 1 0 52(_arch(_uni))))
		(_sig(_int result_long_index7 1 0 54(_arch(_uni))))
		(_sig(_int result_long_index6 1 0 55(_arch(_uni))))
		(_sig(_int result_long_index5 1 0 56(_arch(_uni))))
		(_sig(_int result_long_index4 1 0 57(_arch(_uni))))
		(_sig(_int result_long_index3 1 0 58(_arch(_uni))))
		(_sig(_int result_long_index2 1 0 59(_arch(_uni))))
		(_sig(_int result_long_index1 1 0 60(_arch(_uni))))
		(_sig(_int result_long_index0 1 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_index7 2 0 63(_arch(_uni))))
		(_sig(_int result_index6 2 0 64(_arch(_uni))))
		(_sig(_int result_index5 2 0 65(_arch(_uni))))
		(_sig(_int result_index4 2 0 66(_arch(_uni))))
		(_sig(_int result_index3 2 0 67(_arch(_uni))))
		(_sig(_int result_index2 2 0 68(_arch(_uni))))
		(_sig(_int result_index1 2 0 69(_arch(_uni))))
		(_sig(_int result_index0 2 0 70(_arch(_uni))))
		(_cnst(_int MAX -2 0 72(_arch((i 32767)))))
		(_cnst(_int MIN -2 0 73(_arch((i -32768)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 74(_array -1((_dto i 31 i 0)))))
		(_cnst(_int MAX_result 3 0 74(_arch(_string \"00000000000000000111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 75(_array -1((_dto i 31 i 0)))))
		(_cnst(_int MIN_result 4 0 75(_arch(_string \"00000000000000001000000000000000"\))))
		(_prcs
			(line__77(_arch 0 0 77(_assignment(_trgt(3))(_sens(0(d_127_112))))))
			(line__78(_arch 1 0 78(_assignment(_trgt(4))(_sens(0(d_111_96))))))
			(line__79(_arch 2 0 79(_assignment(_trgt(5))(_sens(0(d_95_80))))))
			(line__80(_arch 3 0 80(_assignment(_trgt(6))(_sens(0(d_79_64))))))
			(line__81(_arch 4 0 81(_assignment(_trgt(7))(_sens(0(d_63_48))))))
			(line__82(_arch 5 0 82(_assignment(_trgt(8))(_sens(0(d_47_32))))))
			(line__83(_arch 6 0 83(_assignment(_trgt(9))(_sens(0(d_31_16))))))
			(line__84(_arch 7 0 84(_assignment(_trgt(10))(_sens(0(d_15_0))))))
			(line__86(_arch 8 0 86(_assignment(_trgt(11))(_sens(1(d_127_112))))))
			(line__87(_arch 9 0 87(_assignment(_trgt(12))(_sens(1(d_111_96))))))
			(line__88(_arch 10 0 88(_assignment(_trgt(13))(_sens(1(d_95_80))))))
			(line__89(_arch 11 0 89(_assignment(_trgt(14))(_sens(1(d_79_64))))))
			(line__90(_arch 12 0 90(_assignment(_trgt(15))(_sens(1(d_63_48))))))
			(line__91(_arch 13 0 91(_assignment(_trgt(16))(_sens(1(d_47_32))))))
			(line__92(_arch 14 0 92(_assignment(_trgt(17))(_sens(1(d_31_16))))))
			(line__93(_arch 15 0 93(_assignment(_trgt(18))(_sens(1(d_15_0))))))
			(line__95(_arch 16 0 95(_assignment(_trgt(19))(_sens(3)(11)))))
			(line__96(_arch 17 0 96(_assignment(_trgt(20))(_sens(4)(12)))))
			(line__97(_arch 18 0 97(_assignment(_trgt(21))(_sens(5)(13)))))
			(line__98(_arch 19 0 98(_assignment(_trgt(22))(_sens(6)(14)))))
			(line__99(_arch 20 0 99(_assignment(_trgt(23))(_sens(7)(15)))))
			(line__100(_arch 21 0 100(_assignment(_trgt(24))(_sens(8)(16)))))
			(line__101(_arch 22 0 101(_assignment(_trgt(25))(_sens(9)(17)))))
			(line__102(_arch 23 0 102(_assignment(_trgt(26))(_sens(10)(18)))))
			(line__104(_arch 24 0 104(_prcs(_simple)(_trgt(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(2))(_sens(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_SIGNED(2 UNRESOLVED_SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . AHS 25 -1)
)
I 000046 55 3916          1729745870371 CNT1H
(_unit VHDL(cnt1h 0 25(cnt1h 0 32))
	(_version vf5)
	(_time 1729745870372 2024.10.24 00:57:50)
	(_source(\../src/CNT1H.vhd\))
	(_parameters tan)
	(_code c9ccca9c959f99dac0ced1939bcf9ccecdcac8cfc1)
	(_ent
		(_time 1729745559524)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 27(_array -1((_dto i 127 i 0)))))
		(_port(_int input_hw 0 0 27(_ent(_in))))
		(_port(_int output_count 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int input_hw_index7 1 0 33(_arch(_uni))))
		(_sig(_int input_hw_index6 1 0 34(_arch(_uni))))
		(_sig(_int input_hw_index5 1 0 35(_arch(_uni))))
		(_sig(_int input_hw_index4 1 0 36(_arch(_uni))))
		(_sig(_int input_hw_index3 1 0 37(_arch(_uni))))
		(_sig(_int input_hw_index2 1 0 38(_arch(_uni))))
		(_sig(_int input_hw_index1 1 0 39(_arch(_uni))))
		(_sig(_int input_hw_index0 1 0 40(_arch(_uni))))
		(_sig(_int output_count_index7 1 0 41(_arch(_uni))))
		(_sig(_int output_count_index6 1 0 42(_arch(_uni))))
		(_sig(_int output_count_index5 1 0 43(_arch(_uni))))
		(_sig(_int output_count_index4 1 0 44(_arch(_uni))))
		(_sig(_int output_count_index3 1 0 45(_arch(_uni))))
		(_sig(_int output_count_index2 1 0 46(_arch(_uni))))
		(_sig(_int output_count_index1 1 0 47(_arch(_uni))))
		(_sig(_int output_count_index0 1 0 48(_arch(_uni))))
		(_var(_int count -2 0 60(_prcs 8((i 0)))))
		(_var(_int count -2 0 71(_prcs 9((i 0)))))
		(_var(_int count -2 0 82(_prcs 10((i 0)))))
		(_var(_int count -2 0 93(_prcs 11((i 0)))))
		(_var(_int count -2 0 104(_prcs 12((i 0)))))
		(_var(_int count -2 0 115(_prcs 13((i 0)))))
		(_var(_int count -2 0 126(_prcs 14((i 0)))))
		(_var(_int count -2 0 137(_prcs 15((i 0)))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((input_hw_index7)(input_hw(d_127_112))))(_trgt(2))(_sens(0(d_127_112))))))
			(line__51(_arch 1 0 51(_assignment(_alias((input_hw_index6)(input_hw(d_111_96))))(_trgt(3))(_sens(0(d_111_96))))))
			(line__52(_arch 2 0 52(_assignment(_alias((input_hw_index5)(input_hw(d_95_80))))(_trgt(4))(_sens(0(d_95_80))))))
			(line__53(_arch 3 0 53(_assignment(_alias((input_hw_index4)(input_hw(d_79_64))))(_trgt(5))(_sens(0(d_79_64))))))
			(line__54(_arch 4 0 54(_assignment(_alias((input_hw_index3)(input_hw(d_63_48))))(_trgt(6))(_sens(0(d_63_48))))))
			(line__55(_arch 5 0 55(_assignment(_alias((input_hw_index2)(input_hw(d_47_32))))(_trgt(7))(_sens(0(d_47_32))))))
			(line__56(_arch 6 0 56(_assignment(_alias((input_hw_index1)(input_hw(d_31_16))))(_trgt(8))(_sens(0(d_31_16))))))
			(line__57(_arch 7 0 57(_assignment(_alias((input_hw_index0)(input_hw(d_15_0))))(_trgt(9))(_sens(0(d_15_0))))))
			(line__59(_arch 8 0 59(_prcs(_simple)(_trgt(10))(_sens(2))(_mon))))
			(line__70(_arch 9 0 70(_prcs(_simple)(_trgt(11))(_sens(3))(_mon))))
			(line__81(_arch 10 0 81(_prcs(_simple)(_trgt(12))(_sens(4))(_mon))))
			(line__92(_arch 11 0 92(_prcs(_simple)(_trgt(13))(_sens(5))(_mon))))
			(line__103(_arch 12 0 103(_prcs(_simple)(_trgt(14))(_sens(6))(_mon))))
			(line__114(_arch 13 0 114(_prcs(_simple)(_trgt(15))(_sens(7))(_mon))))
			(line__125(_arch 14 0 125(_prcs(_simple)(_trgt(16))(_sens(8))(_mon))))
			(line__136(_arch 15 0 136(_prcs(_simple)(_trgt(17))(_sens(9))(_mon))))
			(line__147(_arch 16 0 147(_assignment(_alias((output_count)(output_count_index7)(output_count_index6)(output_count_index5)(output_count_index4)(output_count_index3)(output_count_index2)(output_count_index1)(output_count_index0)))(_trgt(1))(_sens(10)(11)(12)(13)(14)(15)(16)(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . CNT1H 17 -1)
)
I 000045 55 5085          1729745963505 SFHS
(_unit VHDL(sfhs 0 24(sfhs 0 32))
	(_version vf5)
	(_time 1729745963506 2024.10.24 00:59:23)
	(_source(\../src/SFHS.vhd\))
	(_parameters tan)
	(_code 9d93cd92cfcac18a96cf8ec7ca9b959a9e9a9e9b9b)
	(_ent
		(_time 1729745559529)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 26(_array -1((_dto i 127 i 0)))))
		(_port(_int input_a 0 0 26(_ent(_in))))
		(_port(_int input_b 0 0 27(_ent(_in))))
		(_port(_int output_result 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int a_long_index7 1 0 33(_arch(_uni))))
		(_sig(_int a_long_index6 1 0 34(_arch(_uni))))
		(_sig(_int a_long_index5 1 0 35(_arch(_uni))))
		(_sig(_int a_long_index4 1 0 36(_arch(_uni))))
		(_sig(_int a_long_index3 1 0 37(_arch(_uni))))
		(_sig(_int a_long_index2 1 0 38(_arch(_uni))))
		(_sig(_int a_long_index1 1 0 39(_arch(_uni))))
		(_sig(_int a_long_index0 1 0 40(_arch(_uni))))
		(_sig(_int b_long_index7 1 0 42(_arch(_uni))))
		(_sig(_int b_long_index6 1 0 43(_arch(_uni))))
		(_sig(_int b_long_index5 1 0 44(_arch(_uni))))
		(_sig(_int b_long_index4 1 0 45(_arch(_uni))))
		(_sig(_int b_long_index3 1 0 46(_arch(_uni))))
		(_sig(_int b_long_index2 1 0 47(_arch(_uni))))
		(_sig(_int b_long_index1 1 0 48(_arch(_uni))))
		(_sig(_int b_long_index0 1 0 49(_arch(_uni))))
		(_sig(_int result_long_index7 1 0 51(_arch(_uni))))
		(_sig(_int result_long_index6 1 0 52(_arch(_uni))))
		(_sig(_int result_long_index5 1 0 53(_arch(_uni))))
		(_sig(_int result_long_index4 1 0 54(_arch(_uni))))
		(_sig(_int result_long_index3 1 0 55(_arch(_uni))))
		(_sig(_int result_long_index2 1 0 56(_arch(_uni))))
		(_sig(_int result_long_index1 1 0 57(_arch(_uni))))
		(_sig(_int result_long_index0 1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_index7 2 0 60(_arch(_uni))))
		(_sig(_int result_index6 2 0 61(_arch(_uni))))
		(_sig(_int result_index5 2 0 62(_arch(_uni))))
		(_sig(_int result_index4 2 0 63(_arch(_uni))))
		(_sig(_int result_index3 2 0 64(_arch(_uni))))
		(_sig(_int result_index2 2 0 65(_arch(_uni))))
		(_sig(_int result_index1 2 0 66(_arch(_uni))))
		(_sig(_int result_index0 2 0 67(_arch(_uni))))
		(_cnst(_int MAX -2 0 69(_arch((i 32767)))))
		(_cnst(_int MIN -2 0 70(_arch((i -32768)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 71(_array -1((_dto i 31 i 0)))))
		(_cnst(_int MAX_result 3 0 71(_arch(_string \"00000000000000000111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 72(_array -1((_dto i 31 i 0)))))
		(_cnst(_int MIN_result 4 0 72(_arch(_string \"00000000000000001000000000000000"\))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment(_trgt(3))(_sens(0(d_127_112))))))
			(line__75(_arch 1 0 75(_assignment(_trgt(4))(_sens(0(d_111_96))))))
			(line__76(_arch 2 0 76(_assignment(_trgt(5))(_sens(0(d_95_80))))))
			(line__77(_arch 3 0 77(_assignment(_trgt(6))(_sens(0(d_79_64))))))
			(line__78(_arch 4 0 78(_assignment(_trgt(7))(_sens(0(d_63_48))))))
			(line__79(_arch 5 0 79(_assignment(_trgt(8))(_sens(0(d_47_32))))))
			(line__80(_arch 6 0 80(_assignment(_trgt(9))(_sens(0(d_31_16))))))
			(line__81(_arch 7 0 81(_assignment(_trgt(10))(_sens(0(d_15_0))))))
			(line__83(_arch 8 0 83(_assignment(_trgt(11))(_sens(1(d_127_112))))))
			(line__84(_arch 9 0 84(_assignment(_trgt(12))(_sens(1(d_111_96))))))
			(line__85(_arch 10 0 85(_assignment(_trgt(13))(_sens(1(d_95_80))))))
			(line__86(_arch 11 0 86(_assignment(_trgt(14))(_sens(1(d_79_64))))))
			(line__87(_arch 12 0 87(_assignment(_trgt(15))(_sens(1(d_63_48))))))
			(line__88(_arch 13 0 88(_assignment(_trgt(16))(_sens(1(d_47_32))))))
			(line__89(_arch 14 0 89(_assignment(_trgt(17))(_sens(1(d_31_16))))))
			(line__90(_arch 15 0 90(_assignment(_trgt(18))(_sens(1(d_15_0))))))
			(line__92(_arch 16 0 92(_assignment(_trgt(19))(_sens(3)(11)))))
			(line__93(_arch 17 0 93(_assignment(_trgt(20))(_sens(4)(12)))))
			(line__94(_arch 18 0 94(_assignment(_trgt(21))(_sens(5)(13)))))
			(line__95(_arch 19 0 95(_assignment(_trgt(22))(_sens(6)(14)))))
			(line__96(_arch 20 0 96(_assignment(_trgt(23))(_sens(7)(15)))))
			(line__97(_arch 21 0 97(_assignment(_trgt(24))(_sens(8)(16)))))
			(line__98(_arch 22 0 98(_assignment(_trgt(25))(_sens(9)(17)))))
			(line__99(_arch 23 0 99(_assignment(_trgt(26))(_sens(10)(18)))))
			(line__101(_arch 24 0 101(_prcs(_simple)(_trgt(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(2))(_sens(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_SIGNED(2 UNRESOLVED_SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . SFHS 25 -1)
)
I 000046 55 2725          1729745967254 MAXWS
(_unit VHDL(maxws 0 24(maxws 0 32))
	(_version vf5)
	(_time 1729745967255 2024.10.24 00:59:27)
	(_source(\../src/MAXWS.vhd\))
	(_parameters tan)
	(_code 4314454141151f5440175019464542444b44444440)
	(_ent
		(_time 1729745967251)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 26(_array -1((_dto i 127 i 0)))))
		(_port(_int input_a 0 0 26(_ent(_in))))
		(_port(_int input_b 0 0 27(_ent(_in))))
		(_port(_int output_result 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int a_w_index3 1 0 33(_arch(_uni))))
		(_sig(_int a_w_index2 1 0 34(_arch(_uni))))
		(_sig(_int a_w_index1 1 0 35(_arch(_uni))))
		(_sig(_int a_w_index0 1 0 36(_arch(_uni))))
		(_sig(_int b_w_index3 1 0 38(_arch(_uni))))
		(_sig(_int b_w_index2 1 0 39(_arch(_uni))))
		(_sig(_int b_w_index1 1 0 40(_arch(_uni))))
		(_sig(_int b_w_index0 1 0 41(_arch(_uni))))
		(_sig(_int result_w_index3 1 0 43(_arch(_uni))))
		(_sig(_int result_w_index2 1 0 44(_arch(_uni))))
		(_sig(_int result_w_index1 1 0 45(_arch(_uni))))
		(_sig(_int result_w_index0 1 0 46(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_alias((a_w_index3)(input_a(d_127_96))))(_trgt(3))(_sens(0(d_127_96))))))
			(line__50(_arch 1 0 50(_assignment(_alias((a_w_index2)(input_a(d_95_64))))(_trgt(4))(_sens(0(d_95_64))))))
			(line__51(_arch 2 0 51(_assignment(_alias((a_w_index1)(input_a(d_63_32))))(_trgt(5))(_sens(0(d_63_32))))))
			(line__52(_arch 3 0 52(_assignment(_alias((a_w_index0)(input_a(d_31_0))))(_trgt(6))(_sens(0(d_31_0))))))
			(line__54(_arch 4 0 54(_assignment(_alias((b_w_index3)(input_b(d_127_96))))(_trgt(7))(_sens(1(d_127_96))))))
			(line__55(_arch 5 0 55(_assignment(_alias((b_w_index2)(input_b(d_95_64))))(_trgt(8))(_sens(1(d_95_64))))))
			(line__56(_arch 6 0 56(_assignment(_alias((b_w_index1)(input_b(d_63_32))))(_trgt(9))(_sens(1(d_63_32))))))
			(line__57(_arch 7 0 57(_assignment(_alias((b_w_index0)(input_b(d_31_0))))(_trgt(10))(_sens(1(d_31_0))))))
			(line__59(_arch 8 0 59(_assignment(_alias((output_result)(result_w_index3)(result_w_index2)(result_w_index1)(result_w_index0)))(_trgt(2))(_sens(11)(12)(13)(14)))))
			(line__61(_arch 9 0 61(_prcs(_simple)(_trgt(11))(_sens(3)(7))(_mon))))
			(line__70(_arch 10 0 70(_prcs(_simple)(_trgt(12))(_sens(4)(8))(_mon))))
			(line__79(_arch 11 0 79(_prcs(_simple)(_trgt(13))(_sens(5)(9))(_mon))))
			(line__88(_arch 12 0 88(_prcs(_simple)(_trgt(14))(_sens(6)(10))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . MAXWS 13 -1)
)
I 000046 55 2725          1729745973560 MINWS
(_unit VHDL(minws 0 24(minws 0 32))
	(_version vf5)
	(_time 1729745973561 2024.10.24 00:59:33)
	(_source(\../src/MINWS.vhd\))
	(_parameters tan)
	(_code dc898b8e868bddcbdf89cf86d9dad5da89dbdbdbdf)
	(_ent
		(_time 1729745973555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 26(_array -1((_dto i 127 i 0)))))
		(_port(_int input_a 0 0 26(_ent(_in))))
		(_port(_int input_b 0 0 27(_ent(_in))))
		(_port(_int output_result 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int a_w_index3 1 0 33(_arch(_uni))))
		(_sig(_int a_w_index2 1 0 34(_arch(_uni))))
		(_sig(_int a_w_index1 1 0 35(_arch(_uni))))
		(_sig(_int a_w_index0 1 0 36(_arch(_uni))))
		(_sig(_int b_w_index3 1 0 38(_arch(_uni))))
		(_sig(_int b_w_index2 1 0 39(_arch(_uni))))
		(_sig(_int b_w_index1 1 0 40(_arch(_uni))))
		(_sig(_int b_w_index0 1 0 41(_arch(_uni))))
		(_sig(_int result_w_index3 1 0 43(_arch(_uni))))
		(_sig(_int result_w_index2 1 0 44(_arch(_uni))))
		(_sig(_int result_w_index1 1 0 45(_arch(_uni))))
		(_sig(_int result_w_index0 1 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((a_w_index3)(input_a(d_127_96))))(_trgt(3))(_sens(0(d_127_96))))))
			(line__49(_arch 1 0 49(_assignment(_alias((a_w_index2)(input_a(d_95_64))))(_trgt(4))(_sens(0(d_95_64))))))
			(line__50(_arch 2 0 50(_assignment(_alias((a_w_index1)(input_a(d_63_32))))(_trgt(5))(_sens(0(d_63_32))))))
			(line__51(_arch 3 0 51(_assignment(_alias((a_w_index0)(input_a(d_31_0))))(_trgt(6))(_sens(0(d_31_0))))))
			(line__53(_arch 4 0 53(_assignment(_alias((b_w_index3)(input_b(d_127_96))))(_trgt(7))(_sens(1(d_127_96))))))
			(line__54(_arch 5 0 54(_assignment(_alias((b_w_index2)(input_b(d_95_64))))(_trgt(8))(_sens(1(d_95_64))))))
			(line__55(_arch 6 0 55(_assignment(_alias((b_w_index1)(input_b(d_63_32))))(_trgt(9))(_sens(1(d_63_32))))))
			(line__56(_arch 7 0 56(_assignment(_alias((b_w_index0)(input_b(d_31_0))))(_trgt(10))(_sens(1(d_31_0))))))
			(line__58(_arch 8 0 58(_assignment(_alias((output_result)(result_w_index3)(result_w_index2)(result_w_index1)(result_w_index0)))(_trgt(2))(_sens(11)(12)(13)(14)))))
			(line__60(_arch 9 0 60(_prcs(_simple)(_trgt(11))(_sens(3)(7))(_mon))))
			(line__69(_arch 10 0 69(_prcs(_simple)(_trgt(12))(_sens(4)(8))(_mon))))
			(line__78(_arch 11 0 78(_prcs(_simple)(_trgt(13))(_sens(5)(9))(_mon))))
			(line__87(_arch 12 0 87(_prcs(_simple)(_trgt(14))(_sens(6)(10))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . MINWS 13 -1)
)
I 000055 55 5814          1729745982705 R3_instruction
(_unit VHDL(r3_instruction 0 26(r3_instruction 0 38))
	(_version vf5)
	(_time 1729745982706 2024.10.24 00:59:42)
	(_source(\../src/R3_instruction.vhd\))
	(_parameters tan)
	(_code 91c3949b93c593879193d4cac39695969396949792)
	(_ent
		(_time 1729745982696)
	)
	(_inst CLZH_module 0 55(_ent . CLZ)
		(_port
			((input_hw)(a))
			((output_count)(CLZ_result))
		)
	)
	(_inst AHS_module 0 61(_ent . AHS)
		(_port
			((a_input)(a))
			((b_input)(b))
			((result_output)(AHS_result))
		)
	)
	(_inst CNT1H_module 0 68(_ent . CNT1H)
		(_port
			((input_hw)(a))
			((output_count)(CNT1H_result))
		)
	)
	(_inst SFHS_module 0 74(_ent . SFHS)
		(_port
			((input_a)(a))
			((input_b)(b))
			((output_result)(SFHS_result))
		)
	)
	(_inst MAXWS_module 0 81(_ent . MAXWS)
		(_port
			((input_a)(a))
			((input_b)(b))
			((output_result)(MAXWS_result))
		)
	)
	(_inst MINWS_module 0 88(_ent . MINWS)
		(_port
			((input_a)(a))
			((input_b)(b))
			((output_result)(MINWS_result))
		)
	)
	(_inst MLHCU_module 0 95(_ent . MLHCU)
		(_port
			((input_a)(a))
			((input_const)(imme))
			((output_result)(MLHCU_result))
		)
	)
	(_inst RLH_module 0 102(_ent . RLH)
		(_port
			((input_a)(a))
			((input_b)(b))
			((output_result)(RLH_result))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int opcode 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 29(_array -1((_dto i 4 i 0)))))
		(_port(_int imme 1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int a 2 0 30(_ent(_in))))
		(_port(_int b 2 0 31(_ent(_in))))
		(_port(_int result 2 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int current_op 3 0 39(_arch(_uni))))
		(_sig(_int shamt -2 0 40(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 41(_array -1((_dto i 127 i 0)))))
		(_sig(_int CLZ_result 4 0 41(_arch(_uni))))
		(_sig(_int AHS_result 4 0 42(_arch(_uni))))
		(_sig(_int CNT1H_result 4 0 43(_arch(_uni))))
		(_sig(_int SFHS_result 4 0 44(_arch(_uni))))
		(_sig(_int MAXWS_result 4 0 45(_arch(_uni))))
		(_sig(_int MINWS_result 4 0 46(_arch(_uni))))
		(_sig(_int MLHCU_result 4 0 47(_arch(_uni))))
		(_sig(_int RLH_result 4 0 48(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((current_op)(opcode(d_3_0))))(_trgt(5))(_sens(0(d_3_0))))))
			(line__52(_arch 1 0 52(_assignment(_trgt(6))(_sens(1(d_3_0)))(_mon))))
			(line__110(_arch 2 0 110(_prcs(_simple)(_trgt(4)(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(4(d_15_0))(4(d_31_16))(4(d_47_32))(4(d_63_48))(4(d_79_64))(4(d_95_80))(4(d_111_96))(4(d_127_112)))(_sens(0)(2)(3))(_read(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~15(3 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var(_ext mips.op_package.OP_NOP(3 OP_NOP)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~152(3 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var(_ext mips.op_package.OP_SLHI(3 OP_SLHI)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~154(3 ~STD_LOGIC_VECTOR{3~downto~0}~154)))
		(_var(_ext mips.op_package.OP_AU(3 OP_AU)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~156(3 ~STD_LOGIC_VECTOR{3~downto~0}~156)))
		(_var(_ext mips.op_package.OP_CNTIH(3 OP_CNTIH)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~158(3 ~STD_LOGIC_VECTOR{3~downto~0}~158)))
		(_var(_ext mips.op_package.OP_AHS(3 OP_AHS)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1510(3 ~STD_LOGIC_VECTOR{3~downto~0}~1510)))
		(_var(_ext mips.op_package.OP_AND(3 OP_AND)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1512(3 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var(_ext mips.op_package.OP_BCW(3 OP_BCW)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1514(3 ~STD_LOGIC_VECTOR{3~downto~0}~1514)))
		(_var(_ext mips.op_package.OP_MAXWS(3 OP_MAXWS)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1516(3 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var(_ext mips.op_package.OP_MINWS(3 OP_MINWS)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1518(3 ~STD_LOGIC_VECTOR{3~downto~0}~1518)))
		(_var(_ext mips.op_package.OP_MLHU(3 OP_MLHU)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1520(3 ~STD_LOGIC_VECTOR{3~downto~0}~1520)))
		(_var(_ext mips.op_package.OP_MLHCU(3 OP_MLHCU)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1522(3 ~STD_LOGIC_VECTOR{3~downto~0}~1522)))
		(_var(_ext mips.op_package.OP_OR(3 OP_OR)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1524(3 ~STD_LOGIC_VECTOR{3~downto~0}~1524)))
		(_var(_ext mips.op_package.OP_CLZH(3 OP_CLZH)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1526(3 ~STD_LOGIC_VECTOR{3~downto~0}~1526)))
		(_var(_ext mips.op_package.OP_RLH(3 OP_RLH)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1528(3 ~STD_LOGIC_VECTOR{3~downto~0}~1528)))
		(_var(_ext mips.op_package.OP_SFWU(3 OP_SFWU)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1530(3 ~STD_LOGIC_VECTOR{3~downto~0}~1530)))
		(_var(_ext mips.op_package.OP_SFHS(3 OP_SFHS)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(.(op_package)))
	(_model . R3_instruction 3 -1)
)
I 000044 55 3846          1729745982791 CLZ
(_unit VHDL(clz 0 26(clz 0 34))
	(_version vf5)
	(_time 1729745982792 2024.10.24 00:59:42)
	(_source(\../src/CLZ.vhd\))
	(_parameters tan)
	(_code efbcebbceab9eaf9bde9acb4efe9ece9bce8bee9ec)
	(_ent
		(_time 1729745559479)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 28(_array -1((_dto i 127 i 0)))))
		(_port(_int input_hw 0 0 28(_ent(_in))))
		(_port(_int output_count 0 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int input_hw_index7 1 0 35(_arch(_uni))))
		(_sig(_int input_hw_index6 1 0 36(_arch(_uni))))
		(_sig(_int input_hw_index5 1 0 37(_arch(_uni))))
		(_sig(_int input_hw_index4 1 0 38(_arch(_uni))))
		(_sig(_int input_hw_index3 1 0 39(_arch(_uni))))
		(_sig(_int input_hw_index2 1 0 40(_arch(_uni))))
		(_sig(_int input_hw_index1 1 0 41(_arch(_uni))))
		(_sig(_int input_hw_index0 1 0 42(_arch(_uni))))
		(_sig(_int count_index7 1 0 44(_arch(_uni))))
		(_sig(_int count_index6 1 0 45(_arch(_uni))))
		(_sig(_int count_index5 1 0 46(_arch(_uni))))
		(_sig(_int count_index4 1 0 47(_arch(_uni))))
		(_sig(_int count_index3 1 0 48(_arch(_uni))))
		(_sig(_int count_index2 1 0 49(_arch(_uni))))
		(_sig(_int count_index1 1 0 50(_arch(_uni))))
		(_sig(_int count_index0 1 0 51(_arch(_uni))))
		(_var(_int count_zeros -2 0 67(_prcs 9((i 0)))))
		(_var(_int count_zeros -2 0 81(_prcs 10((i 0)))))
		(_var(_int count_zeros -2 0 95(_prcs 11((i 0)))))
		(_var(_int count_zeros -2 0 110(_prcs 12((i 0)))))
		(_var(_int count_zeros -2 0 125(_prcs 13((i 0)))))
		(_var(_int count_zeros -2 0 140(_prcs 14((i 0)))))
		(_var(_int count_zeros -2 0 155(_prcs 15((i 0)))))
		(_var(_int count_zeros -2 0 170(_prcs 16((i 0)))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((input_hw_index7)(input_hw(d_127_112))))(_trgt(2))(_sens(0(d_127_112))))))
			(line__56(_arch 1 0 56(_assignment(_alias((input_hw_index6)(input_hw(d_111_96))))(_trgt(3))(_sens(0(d_111_96))))))
			(line__57(_arch 2 0 57(_assignment(_alias((input_hw_index5)(input_hw(d_95_80))))(_trgt(4))(_sens(0(d_95_80))))))
			(line__58(_arch 3 0 58(_assignment(_alias((input_hw_index4)(input_hw(d_79_64))))(_trgt(5))(_sens(0(d_79_64))))))
			(line__59(_arch 4 0 59(_assignment(_alias((input_hw_index3)(input_hw(d_63_48))))(_trgt(6))(_sens(0(d_63_48))))))
			(line__60(_arch 5 0 60(_assignment(_alias((input_hw_index2)(input_hw(d_47_32))))(_trgt(7))(_sens(0(d_47_32))))))
			(line__61(_arch 6 0 61(_assignment(_alias((input_hw_index1)(input_hw(d_31_16))))(_trgt(8))(_sens(0(d_31_16))))))
			(line__62(_arch 7 0 62(_assignment(_alias((input_hw_index0)(input_hw(d_15_0))))(_trgt(9))(_sens(0(d_15_0))))))
			(line__64(_arch 8 0 64(_assignment(_alias((output_count)(count_index7)(count_index6)(count_index5)(count_index4)(count_index3)(count_index2)(count_index1)(count_index0)))(_trgt(1))(_sens(10)(11)(12)(13)(14)(15)(16)(17)))))
			(line__66(_arch 9 0 66(_prcs(_simple)(_trgt(10))(_sens(2))(_mon))))
			(line__80(_arch 10 0 80(_prcs(_simple)(_trgt(11))(_sens(3))(_mon))))
			(line__94(_arch 11 0 94(_prcs(_simple)(_trgt(12))(_sens(4))(_mon))))
			(line__109(_arch 12 0 109(_prcs(_simple)(_trgt(13))(_sens(5))(_mon))))
			(line__124(_arch 13 0 124(_prcs(_simple)(_trgt(14))(_sens(6))(_mon))))
			(line__139(_arch 14 0 139(_prcs(_simple)(_trgt(15))(_sens(7))(_mon))))
			(line__154(_arch 15 0 154(_prcs(_simple)(_trgt(16))(_sens(8))(_mon))))
			(line__169(_arch 16 0 169(_prcs(_simple)(_trgt(17))(_sens(9))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . CLZ 17 -1)
)
I 000044 55 5087          1729745982835 AHS
(_unit VHDL(ahs 0 25(ahs 0 35))
	(_version vf5)
	(_time 1729745982836 2024.10.24 00:59:42)
	(_source(\../src/AHS.vhd\))
	(_parameters tan)
	(_code 1e4d171943484908161806454c181f1816191d181f)
	(_ent
		(_time 1729745777604)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 27(_array -1((_dto i 127 i 0)))))
		(_port(_int a_input 0 0 27(_ent(_in))))
		(_port(_int b_input 0 0 29(_ent(_in))))
		(_port(_int result_output 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 36(_array -1((_dto i 31 i 0)))))
		(_sig(_int a_long_index7 1 0 36(_arch(_uni))))
		(_sig(_int a_long_index6 1 0 37(_arch(_uni))))
		(_sig(_int a_long_index5 1 0 38(_arch(_uni))))
		(_sig(_int a_long_index4 1 0 39(_arch(_uni))))
		(_sig(_int a_long_index3 1 0 40(_arch(_uni))))
		(_sig(_int a_long_index2 1 0 41(_arch(_uni))))
		(_sig(_int a_long_index1 1 0 42(_arch(_uni))))
		(_sig(_int a_long_index0 1 0 43(_arch(_uni))))
		(_sig(_int b_long_index7 1 0 45(_arch(_uni))))
		(_sig(_int b_long_index6 1 0 46(_arch(_uni))))
		(_sig(_int b_long_index5 1 0 47(_arch(_uni))))
		(_sig(_int b_long_index4 1 0 48(_arch(_uni))))
		(_sig(_int b_long_index3 1 0 49(_arch(_uni))))
		(_sig(_int b_long_index2 1 0 50(_arch(_uni))))
		(_sig(_int b_long_index1 1 0 51(_arch(_uni))))
		(_sig(_int b_long_index0 1 0 52(_arch(_uni))))
		(_sig(_int result_long_index7 1 0 54(_arch(_uni))))
		(_sig(_int result_long_index6 1 0 55(_arch(_uni))))
		(_sig(_int result_long_index5 1 0 56(_arch(_uni))))
		(_sig(_int result_long_index4 1 0 57(_arch(_uni))))
		(_sig(_int result_long_index3 1 0 58(_arch(_uni))))
		(_sig(_int result_long_index2 1 0 59(_arch(_uni))))
		(_sig(_int result_long_index1 1 0 60(_arch(_uni))))
		(_sig(_int result_long_index0 1 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_index7 2 0 63(_arch(_uni))))
		(_sig(_int result_index6 2 0 64(_arch(_uni))))
		(_sig(_int result_index5 2 0 65(_arch(_uni))))
		(_sig(_int result_index4 2 0 66(_arch(_uni))))
		(_sig(_int result_index3 2 0 67(_arch(_uni))))
		(_sig(_int result_index2 2 0 68(_arch(_uni))))
		(_sig(_int result_index1 2 0 69(_arch(_uni))))
		(_sig(_int result_index0 2 0 70(_arch(_uni))))
		(_cnst(_int MAX -2 0 72(_arch((i 32767)))))
		(_cnst(_int MIN -2 0 73(_arch((i -32768)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 74(_array -1((_dto i 31 i 0)))))
		(_cnst(_int MAX_result 3 0 74(_arch(_string \"00000000000000000111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 75(_array -1((_dto i 31 i 0)))))
		(_cnst(_int MIN_result 4 0 75(_arch(_string \"00000000000000001000000000000000"\))))
		(_prcs
			(line__77(_arch 0 0 77(_assignment(_trgt(3))(_sens(0(d_127_112))))))
			(line__78(_arch 1 0 78(_assignment(_trgt(4))(_sens(0(d_111_96))))))
			(line__79(_arch 2 0 79(_assignment(_trgt(5))(_sens(0(d_95_80))))))
			(line__80(_arch 3 0 80(_assignment(_trgt(6))(_sens(0(d_79_64))))))
			(line__81(_arch 4 0 81(_assignment(_trgt(7))(_sens(0(d_63_48))))))
			(line__82(_arch 5 0 82(_assignment(_trgt(8))(_sens(0(d_47_32))))))
			(line__83(_arch 6 0 83(_assignment(_trgt(9))(_sens(0(d_31_16))))))
			(line__84(_arch 7 0 84(_assignment(_trgt(10))(_sens(0(d_15_0))))))
			(line__86(_arch 8 0 86(_assignment(_trgt(11))(_sens(1(d_127_112))))))
			(line__87(_arch 9 0 87(_assignment(_trgt(12))(_sens(1(d_111_96))))))
			(line__88(_arch 10 0 88(_assignment(_trgt(13))(_sens(1(d_95_80))))))
			(line__89(_arch 11 0 89(_assignment(_trgt(14))(_sens(1(d_79_64))))))
			(line__90(_arch 12 0 90(_assignment(_trgt(15))(_sens(1(d_63_48))))))
			(line__91(_arch 13 0 91(_assignment(_trgt(16))(_sens(1(d_47_32))))))
			(line__92(_arch 14 0 92(_assignment(_trgt(17))(_sens(1(d_31_16))))))
			(line__93(_arch 15 0 93(_assignment(_trgt(18))(_sens(1(d_15_0))))))
			(line__95(_arch 16 0 95(_assignment(_trgt(19))(_sens(3)(11)))))
			(line__96(_arch 17 0 96(_assignment(_trgt(20))(_sens(4)(12)))))
			(line__97(_arch 18 0 97(_assignment(_trgt(21))(_sens(5)(13)))))
			(line__98(_arch 19 0 98(_assignment(_trgt(22))(_sens(6)(14)))))
			(line__99(_arch 20 0 99(_assignment(_trgt(23))(_sens(7)(15)))))
			(line__100(_arch 21 0 100(_assignment(_trgt(24))(_sens(8)(16)))))
			(line__101(_arch 22 0 101(_assignment(_trgt(25))(_sens(9)(17)))))
			(line__102(_arch 23 0 102(_assignment(_trgt(26))(_sens(10)(18)))))
			(line__104(_arch 24 0 104(_prcs(_simple)(_trgt(2)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_sens(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_SIGNED(2 UNRESOLVED_SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . AHS 25 -1)
)
I 000046 55 3916          1729745982860 CNT1H
(_unit VHDL(cnt1h 0 25(cnt1h 0 32))
	(_version vf5)
	(_time 1729745982861 2024.10.24 00:59:42)
	(_source(\../src/CNT1H.vhd\))
	(_parameters tan)
	(_code 2d7e26292c7b7d3e242a35777f2b782a292e2c2b25)
	(_ent
		(_time 1729745559524)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 27(_array -1((_dto i 127 i 0)))))
		(_port(_int input_hw 0 0 27(_ent(_in))))
		(_port(_int output_count 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int input_hw_index7 1 0 33(_arch(_uni))))
		(_sig(_int input_hw_index6 1 0 34(_arch(_uni))))
		(_sig(_int input_hw_index5 1 0 35(_arch(_uni))))
		(_sig(_int input_hw_index4 1 0 36(_arch(_uni))))
		(_sig(_int input_hw_index3 1 0 37(_arch(_uni))))
		(_sig(_int input_hw_index2 1 0 38(_arch(_uni))))
		(_sig(_int input_hw_index1 1 0 39(_arch(_uni))))
		(_sig(_int input_hw_index0 1 0 40(_arch(_uni))))
		(_sig(_int output_count_index7 1 0 41(_arch(_uni))))
		(_sig(_int output_count_index6 1 0 42(_arch(_uni))))
		(_sig(_int output_count_index5 1 0 43(_arch(_uni))))
		(_sig(_int output_count_index4 1 0 44(_arch(_uni))))
		(_sig(_int output_count_index3 1 0 45(_arch(_uni))))
		(_sig(_int output_count_index2 1 0 46(_arch(_uni))))
		(_sig(_int output_count_index1 1 0 47(_arch(_uni))))
		(_sig(_int output_count_index0 1 0 48(_arch(_uni))))
		(_var(_int count -2 0 60(_prcs 8((i 0)))))
		(_var(_int count -2 0 71(_prcs 9((i 0)))))
		(_var(_int count -2 0 82(_prcs 10((i 0)))))
		(_var(_int count -2 0 93(_prcs 11((i 0)))))
		(_var(_int count -2 0 104(_prcs 12((i 0)))))
		(_var(_int count -2 0 115(_prcs 13((i 0)))))
		(_var(_int count -2 0 126(_prcs 14((i 0)))))
		(_var(_int count -2 0 137(_prcs 15((i 0)))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((input_hw_index7)(input_hw(d_127_112))))(_trgt(2))(_sens(0(d_127_112))))))
			(line__51(_arch 1 0 51(_assignment(_alias((input_hw_index6)(input_hw(d_111_96))))(_trgt(3))(_sens(0(d_111_96))))))
			(line__52(_arch 2 0 52(_assignment(_alias((input_hw_index5)(input_hw(d_95_80))))(_trgt(4))(_sens(0(d_95_80))))))
			(line__53(_arch 3 0 53(_assignment(_alias((input_hw_index4)(input_hw(d_79_64))))(_trgt(5))(_sens(0(d_79_64))))))
			(line__54(_arch 4 0 54(_assignment(_alias((input_hw_index3)(input_hw(d_63_48))))(_trgt(6))(_sens(0(d_63_48))))))
			(line__55(_arch 5 0 55(_assignment(_alias((input_hw_index2)(input_hw(d_47_32))))(_trgt(7))(_sens(0(d_47_32))))))
			(line__56(_arch 6 0 56(_assignment(_alias((input_hw_index1)(input_hw(d_31_16))))(_trgt(8))(_sens(0(d_31_16))))))
			(line__57(_arch 7 0 57(_assignment(_alias((input_hw_index0)(input_hw(d_15_0))))(_trgt(9))(_sens(0(d_15_0))))))
			(line__59(_arch 8 0 59(_prcs(_simple)(_trgt(10))(_sens(2))(_mon))))
			(line__70(_arch 9 0 70(_prcs(_simple)(_trgt(11))(_sens(3))(_mon))))
			(line__81(_arch 10 0 81(_prcs(_simple)(_trgt(12))(_sens(4))(_mon))))
			(line__92(_arch 11 0 92(_prcs(_simple)(_trgt(13))(_sens(5))(_mon))))
			(line__103(_arch 12 0 103(_prcs(_simple)(_trgt(14))(_sens(6))(_mon))))
			(line__114(_arch 13 0 114(_prcs(_simple)(_trgt(15))(_sens(7))(_mon))))
			(line__125(_arch 14 0 125(_prcs(_simple)(_trgt(16))(_sens(8))(_mon))))
			(line__136(_arch 15 0 136(_prcs(_simple)(_trgt(17))(_sens(9))(_mon))))
			(line__147(_arch 16 0 147(_assignment(_alias((output_count)(output_count_index7)(output_count_index6)(output_count_index5)(output_count_index4)(output_count_index3)(output_count_index2)(output_count_index1)(output_count_index0)))(_trgt(1))(_sens(10)(11)(12)(13)(14)(15)(16)(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . CNT1H 17 -1)
)
I 000045 55 5085          1729745982889 SFHS
(_unit VHDL(sfhs 0 24(sfhs 0 32))
	(_version vf5)
	(_time 1729745982890 2024.10.24 00:59:42)
	(_source(\../src/SFHS.vhd\))
	(_parameters tan)
	(_code 4c1e474e191b105b471e5f161b4a444b4f4b4f4a4a)
	(_ent
		(_time 1729745559529)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 26(_array -1((_dto i 127 i 0)))))
		(_port(_int input_a 0 0 26(_ent(_in))))
		(_port(_int input_b 0 0 27(_ent(_in))))
		(_port(_int output_result 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int a_long_index7 1 0 33(_arch(_uni))))
		(_sig(_int a_long_index6 1 0 34(_arch(_uni))))
		(_sig(_int a_long_index5 1 0 35(_arch(_uni))))
		(_sig(_int a_long_index4 1 0 36(_arch(_uni))))
		(_sig(_int a_long_index3 1 0 37(_arch(_uni))))
		(_sig(_int a_long_index2 1 0 38(_arch(_uni))))
		(_sig(_int a_long_index1 1 0 39(_arch(_uni))))
		(_sig(_int a_long_index0 1 0 40(_arch(_uni))))
		(_sig(_int b_long_index7 1 0 42(_arch(_uni))))
		(_sig(_int b_long_index6 1 0 43(_arch(_uni))))
		(_sig(_int b_long_index5 1 0 44(_arch(_uni))))
		(_sig(_int b_long_index4 1 0 45(_arch(_uni))))
		(_sig(_int b_long_index3 1 0 46(_arch(_uni))))
		(_sig(_int b_long_index2 1 0 47(_arch(_uni))))
		(_sig(_int b_long_index1 1 0 48(_arch(_uni))))
		(_sig(_int b_long_index0 1 0 49(_arch(_uni))))
		(_sig(_int result_long_index7 1 0 51(_arch(_uni))))
		(_sig(_int result_long_index6 1 0 52(_arch(_uni))))
		(_sig(_int result_long_index5 1 0 53(_arch(_uni))))
		(_sig(_int result_long_index4 1 0 54(_arch(_uni))))
		(_sig(_int result_long_index3 1 0 55(_arch(_uni))))
		(_sig(_int result_long_index2 1 0 56(_arch(_uni))))
		(_sig(_int result_long_index1 1 0 57(_arch(_uni))))
		(_sig(_int result_long_index0 1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_index7 2 0 60(_arch(_uni))))
		(_sig(_int result_index6 2 0 61(_arch(_uni))))
		(_sig(_int result_index5 2 0 62(_arch(_uni))))
		(_sig(_int result_index4 2 0 63(_arch(_uni))))
		(_sig(_int result_index3 2 0 64(_arch(_uni))))
		(_sig(_int result_index2 2 0 65(_arch(_uni))))
		(_sig(_int result_index1 2 0 66(_arch(_uni))))
		(_sig(_int result_index0 2 0 67(_arch(_uni))))
		(_cnst(_int MAX -2 0 69(_arch((i 32767)))))
		(_cnst(_int MIN -2 0 70(_arch((i -32768)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 71(_array -1((_dto i 31 i 0)))))
		(_cnst(_int MAX_result 3 0 71(_arch(_string \"00000000000000000111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 72(_array -1((_dto i 31 i 0)))))
		(_cnst(_int MIN_result 4 0 72(_arch(_string \"00000000000000001000000000000000"\))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment(_trgt(3))(_sens(0(d_127_112))))))
			(line__75(_arch 1 0 75(_assignment(_trgt(4))(_sens(0(d_111_96))))))
			(line__76(_arch 2 0 76(_assignment(_trgt(5))(_sens(0(d_95_80))))))
			(line__77(_arch 3 0 77(_assignment(_trgt(6))(_sens(0(d_79_64))))))
			(line__78(_arch 4 0 78(_assignment(_trgt(7))(_sens(0(d_63_48))))))
			(line__79(_arch 5 0 79(_assignment(_trgt(8))(_sens(0(d_47_32))))))
			(line__80(_arch 6 0 80(_assignment(_trgt(9))(_sens(0(d_31_16))))))
			(line__81(_arch 7 0 81(_assignment(_trgt(10))(_sens(0(d_15_0))))))
			(line__83(_arch 8 0 83(_assignment(_trgt(11))(_sens(1(d_127_112))))))
			(line__84(_arch 9 0 84(_assignment(_trgt(12))(_sens(1(d_111_96))))))
			(line__85(_arch 10 0 85(_assignment(_trgt(13))(_sens(1(d_95_80))))))
			(line__86(_arch 11 0 86(_assignment(_trgt(14))(_sens(1(d_79_64))))))
			(line__87(_arch 12 0 87(_assignment(_trgt(15))(_sens(1(d_63_48))))))
			(line__88(_arch 13 0 88(_assignment(_trgt(16))(_sens(1(d_47_32))))))
			(line__89(_arch 14 0 89(_assignment(_trgt(17))(_sens(1(d_31_16))))))
			(line__90(_arch 15 0 90(_assignment(_trgt(18))(_sens(1(d_15_0))))))
			(line__92(_arch 16 0 92(_assignment(_trgt(19))(_sens(3)(11)))))
			(line__93(_arch 17 0 93(_assignment(_trgt(20))(_sens(4)(12)))))
			(line__94(_arch 18 0 94(_assignment(_trgt(21))(_sens(5)(13)))))
			(line__95(_arch 19 0 95(_assignment(_trgt(22))(_sens(6)(14)))))
			(line__96(_arch 20 0 96(_assignment(_trgt(23))(_sens(7)(15)))))
			(line__97(_arch 21 0 97(_assignment(_trgt(24))(_sens(8)(16)))))
			(line__98(_arch 22 0 98(_assignment(_trgt(25))(_sens(9)(17)))))
			(line__99(_arch 23 0 99(_assignment(_trgt(26))(_sens(10)(18)))))
			(line__101(_arch 24 0 101(_prcs(_simple)(_trgt(2)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_sens(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_SIGNED(2 UNRESOLVED_SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . SFHS 25 -1)
)
I 000046 55 2725          1729745982939 MAXWS
(_unit VHDL(maxws 0 24(maxws 0 32))
	(_version vf5)
	(_time 1729745982940 2024.10.24 00:59:42)
	(_source(\../src/MAXWS.vhd\))
	(_parameters tan)
	(_code 7b28277a282d276c782f68217e7d7a7c737c7c7c78)
	(_ent
		(_time 1729745967250)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 26(_array -1((_dto i 127 i 0)))))
		(_port(_int input_a 0 0 26(_ent(_in))))
		(_port(_int input_b 0 0 27(_ent(_in))))
		(_port(_int output_result 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int a_w_index3 1 0 33(_arch(_uni))))
		(_sig(_int a_w_index2 1 0 34(_arch(_uni))))
		(_sig(_int a_w_index1 1 0 35(_arch(_uni))))
		(_sig(_int a_w_index0 1 0 36(_arch(_uni))))
		(_sig(_int b_w_index3 1 0 38(_arch(_uni))))
		(_sig(_int b_w_index2 1 0 39(_arch(_uni))))
		(_sig(_int b_w_index1 1 0 40(_arch(_uni))))
		(_sig(_int b_w_index0 1 0 41(_arch(_uni))))
		(_sig(_int result_w_index3 1 0 43(_arch(_uni))))
		(_sig(_int result_w_index2 1 0 44(_arch(_uni))))
		(_sig(_int result_w_index1 1 0 45(_arch(_uni))))
		(_sig(_int result_w_index0 1 0 46(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_alias((a_w_index3)(input_a(d_127_96))))(_trgt(3))(_sens(0(d_127_96))))))
			(line__50(_arch 1 0 50(_assignment(_alias((a_w_index2)(input_a(d_95_64))))(_trgt(4))(_sens(0(d_95_64))))))
			(line__51(_arch 2 0 51(_assignment(_alias((a_w_index1)(input_a(d_63_32))))(_trgt(5))(_sens(0(d_63_32))))))
			(line__52(_arch 3 0 52(_assignment(_alias((a_w_index0)(input_a(d_31_0))))(_trgt(6))(_sens(0(d_31_0))))))
			(line__54(_arch 4 0 54(_assignment(_alias((b_w_index3)(input_b(d_127_96))))(_trgt(7))(_sens(1(d_127_96))))))
			(line__55(_arch 5 0 55(_assignment(_alias((b_w_index2)(input_b(d_95_64))))(_trgt(8))(_sens(1(d_95_64))))))
			(line__56(_arch 6 0 56(_assignment(_alias((b_w_index1)(input_b(d_63_32))))(_trgt(9))(_sens(1(d_63_32))))))
			(line__57(_arch 7 0 57(_assignment(_alias((b_w_index0)(input_b(d_31_0))))(_trgt(10))(_sens(1(d_31_0))))))
			(line__59(_arch 8 0 59(_assignment(_alias((output_result)(result_w_index3)(result_w_index2)(result_w_index1)(result_w_index0)))(_trgt(2))(_sens(11)(12)(13)(14)))))
			(line__61(_arch 9 0 61(_prcs(_simple)(_trgt(11))(_sens(3)(7))(_mon))))
			(line__70(_arch 10 0 70(_prcs(_simple)(_trgt(12))(_sens(4)(8))(_mon))))
			(line__79(_arch 11 0 79(_prcs(_simple)(_trgt(13))(_sens(5)(9))(_mon))))
			(line__88(_arch 12 0 88(_prcs(_simple)(_trgt(14))(_sens(6)(10))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . MAXWS 13 -1)
)
I 000046 55 2725          1729745982963 MINWS
(_unit VHDL(minws 0 24(minws 0 32))
	(_version vf5)
	(_time 1729745982964 2024.10.24 00:59:42)
	(_source(\../src/MINWS.vhd\))
	(_parameters tan)
	(_code 9bc8c794c0cc9a8c98ce88c19e9d929dce9c9c9c98)
	(_ent
		(_time 1729745973554)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 26(_array -1((_dto i 127 i 0)))))
		(_port(_int input_a 0 0 26(_ent(_in))))
		(_port(_int input_b 0 0 27(_ent(_in))))
		(_port(_int output_result 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int a_w_index3 1 0 33(_arch(_uni))))
		(_sig(_int a_w_index2 1 0 34(_arch(_uni))))
		(_sig(_int a_w_index1 1 0 35(_arch(_uni))))
		(_sig(_int a_w_index0 1 0 36(_arch(_uni))))
		(_sig(_int b_w_index3 1 0 38(_arch(_uni))))
		(_sig(_int b_w_index2 1 0 39(_arch(_uni))))
		(_sig(_int b_w_index1 1 0 40(_arch(_uni))))
		(_sig(_int b_w_index0 1 0 41(_arch(_uni))))
		(_sig(_int result_w_index3 1 0 43(_arch(_uni))))
		(_sig(_int result_w_index2 1 0 44(_arch(_uni))))
		(_sig(_int result_w_index1 1 0 45(_arch(_uni))))
		(_sig(_int result_w_index0 1 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((a_w_index3)(input_a(d_127_96))))(_trgt(3))(_sens(0(d_127_96))))))
			(line__49(_arch 1 0 49(_assignment(_alias((a_w_index2)(input_a(d_95_64))))(_trgt(4))(_sens(0(d_95_64))))))
			(line__50(_arch 2 0 50(_assignment(_alias((a_w_index1)(input_a(d_63_32))))(_trgt(5))(_sens(0(d_63_32))))))
			(line__51(_arch 3 0 51(_assignment(_alias((a_w_index0)(input_a(d_31_0))))(_trgt(6))(_sens(0(d_31_0))))))
			(line__53(_arch 4 0 53(_assignment(_alias((b_w_index3)(input_b(d_127_96))))(_trgt(7))(_sens(1(d_127_96))))))
			(line__54(_arch 5 0 54(_assignment(_alias((b_w_index2)(input_b(d_95_64))))(_trgt(8))(_sens(1(d_95_64))))))
			(line__55(_arch 6 0 55(_assignment(_alias((b_w_index1)(input_b(d_63_32))))(_trgt(9))(_sens(1(d_63_32))))))
			(line__56(_arch 7 0 56(_assignment(_alias((b_w_index0)(input_b(d_31_0))))(_trgt(10))(_sens(1(d_31_0))))))
			(line__58(_arch 8 0 58(_assignment(_alias((output_result)(result_w_index3)(result_w_index2)(result_w_index1)(result_w_index0)))(_trgt(2))(_sens(11)(12)(13)(14)))))
			(line__60(_arch 9 0 60(_prcs(_simple)(_trgt(11))(_sens(3)(7))(_mon))))
			(line__69(_arch 10 0 69(_prcs(_simple)(_trgt(12))(_sens(4)(8))(_mon))))
			(line__78(_arch 11 0 78(_prcs(_simple)(_trgt(13))(_sens(5)(9))(_mon))))
			(line__87(_arch 12 0 87(_prcs(_simple)(_trgt(14))(_sens(6)(10))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . MINWS 13 -1)
)
I 000046 55 2606          1729783209100 MLHCU
(_unit VHDL(mlhcu 0 24(mlhcu 0 32))
	(_version vf5)
	(_time 1729783209102 2024.10.24 11:20:09)
	(_source(\../src/MLHCU.vhd\))
	(_parameters tan)
	(_code 3f3c6d3a3a6863293e3f2a653a396c3937393c383a)
	(_ent
		(_time 1729745982982)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 26(_array -1((_dto i 127 i 0)))))
		(_port(_int input_a 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 27(_array -1((_dto i 4 i 0)))))
		(_port(_int input_const 1 0 27(_ent(_in))))
		(_port(_int output_result 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int a_w_low_index3 2 0 33(_arch(_uni))))
		(_sig(_int a_w_low_index2 2 0 34(_arch(_uni))))
		(_sig(_int a_w_low_index1 2 0 35(_arch(_uni))))
		(_sig(_int a_w_low_index0 2 0 36(_arch(_uni))))
		(_sig(_int const_hw 2 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_w_index3 3 0 40(_arch(_uni))))
		(_sig(_int result_w_index2 3 0 41(_arch(_uni))))
		(_sig(_int result_w_index1 3 0 42(_arch(_uni))))
		(_sig(_int result_w_index0 3 0 43(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((a_w_low_index3)(input_a(d_111_96))))(_trgt(3))(_sens(0(d_111_96))))))
			(line__46(_arch 1 0 46(_assignment(_alias((a_w_low_index2)(input_a(d_79_64))))(_trgt(4))(_sens(0(d_79_64))))))
			(line__47(_arch 2 0 47(_assignment(_alias((a_w_low_index1)(input_a(d_47_32))))(_trgt(5))(_sens(0(d_47_32))))))
			(line__48(_arch 3 0 48(_assignment(_alias((a_w_low_index0)(input_a(d_15_0))))(_trgt(6))(_sens(0(d_15_0))))))
			(line__50(_arch 4 0 50(_assignment(_trgt(7))(_sens(1)))))
			(line__52(_arch 5 0 52(_assignment(_trgt(8))(_sens(3)(7)))))
			(line__53(_arch 6 0 53(_assignment(_trgt(9))(_sens(4)(7)))))
			(line__54(_arch 7 0 54(_assignment(_trgt(10))(_sens(5)(7)))))
			(line__55(_arch 8 0 55(_assignment(_trgt(11))(_sens(6)(7)))))
			(line__57(_arch 9 0 57(_assignment(_alias((output_result)(result_w_index3)(result_w_index2)(result_w_index1)(result_w_index0)))(_trgt(2))(_sens(8)(9)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 131586)
	)
	(_model . MLHCU 10 -1)
)
I 000044 55 4963          1729783996852 RLH
(_unit VHDL(rlh 0 24(rlh 0 32))
	(_version vf5)
	(_time 1729783996856 2024.10.24 11:33:16)
	(_source(\../src/RLH.vhd\))
	(_parameters tan)
	(_code 65673565333239726366263f3c62676336636d6267)
	(_ent
		(_time 1729745982990)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 26(_array -1((_dto i 127 i 0)))))
		(_port(_int input_a 0 0 26(_ent(_in))))
		(_port(_int input_b 0 0 27(_ent(_in))))
		(_port(_int output_result 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int a_hw_index7 1 0 33(_arch(_uni))))
		(_sig(_int a_hw_index6 1 0 34(_arch(_uni))))
		(_sig(_int a_hw_index5 1 0 35(_arch(_uni))))
		(_sig(_int a_hw_index4 1 0 36(_arch(_uni))))
		(_sig(_int a_hw_index3 1 0 37(_arch(_uni))))
		(_sig(_int a_hw_index2 1 0 38(_arch(_uni))))
		(_sig(_int a_hw_index1 1 0 39(_arch(_uni))))
		(_sig(_int a_hw_index0 1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int b_shamt_index7 2 0 42(_arch(_uni))))
		(_sig(_int b_shamt_index6 2 0 43(_arch(_uni))))
		(_sig(_int b_shamt_index5 2 0 44(_arch(_uni))))
		(_sig(_int b_shamt_index4 2 0 45(_arch(_uni))))
		(_sig(_int b_shamt_index3 2 0 46(_arch(_uni))))
		(_sig(_int b_shamt_index2 2 0 47(_arch(_uni))))
		(_sig(_int b_shamt_index1 2 0 48(_arch(_uni))))
		(_sig(_int b_shamt_index0 2 0 49(_arch(_uni))))
		(_sig(_int result_hw_index7 1 0 51(_arch(_uni))))
		(_sig(_int result_hw_index6 1 0 52(_arch(_uni))))
		(_sig(_int result_hw_index5 1 0 53(_arch(_uni))))
		(_sig(_int result_hw_index4 1 0 54(_arch(_uni))))
		(_sig(_int result_hw_index3 1 0 55(_arch(_uni))))
		(_sig(_int result_hw_index2 1 0 56(_arch(_uni))))
		(_sig(_int result_hw_index1 1 0 57(_arch(_uni))))
		(_sig(_int result_hw_index0 1 0 58(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_alias((a_hw_index7)(input_a(d_127_112))))(_trgt(3))(_sens(0(d_127_112))))))
			(line__61(_arch 1 0 61(_assignment(_alias((a_hw_index6)(input_a(d_111_96))))(_trgt(4))(_sens(0(d_111_96))))))
			(line__62(_arch 2 0 62(_assignment(_alias((a_hw_index5)(input_a(d_95_80))))(_trgt(5))(_sens(0(d_95_80))))))
			(line__63(_arch 3 0 63(_assignment(_alias((a_hw_index4)(input_a(d_79_64))))(_trgt(6))(_sens(0(d_79_64))))))
			(line__64(_arch 4 0 64(_assignment(_alias((a_hw_index3)(input_a(d_63_48))))(_trgt(7))(_sens(0(d_63_48))))))
			(line__65(_arch 5 0 65(_assignment(_alias((a_hw_index2)(input_a(d_47_32))))(_trgt(8))(_sens(0(d_47_32))))))
			(line__66(_arch 6 0 66(_assignment(_alias((a_hw_index1)(input_a(d_31_16))))(_trgt(9))(_sens(0(d_31_16))))))
			(line__67(_arch 7 0 67(_assignment(_alias((a_hw_index0)(input_a(d_15_0))))(_trgt(10))(_sens(0(d_15_0))))))
			(line__69(_arch 8 0 69(_assignment(_alias((b_shamt_index7)(input_b(d_115_112))))(_trgt(11))(_sens(1(d_115_112))))))
			(line__70(_arch 9 0 70(_assignment(_alias((b_shamt_index6)(input_b(d_99_96))))(_trgt(12))(_sens(1(d_99_96))))))
			(line__71(_arch 10 0 71(_assignment(_alias((b_shamt_index5)(input_b(d_83_80))))(_trgt(13))(_sens(1(d_83_80))))))
			(line__72(_arch 11 0 72(_assignment(_alias((b_shamt_index4)(input_b(d_67_64))))(_trgt(14))(_sens(1(d_67_64))))))
			(line__73(_arch 12 0 73(_assignment(_alias((b_shamt_index3)(input_b(d_51_48))))(_trgt(15))(_sens(1(d_51_48))))))
			(line__74(_arch 13 0 74(_assignment(_alias((b_shamt_index2)(input_b(d_35_32))))(_trgt(16))(_sens(1(d_35_32))))))
			(line__75(_arch 14 0 75(_assignment(_alias((b_shamt_index1)(input_b(d_19_16))))(_trgt(17))(_sens(1(d_19_16))))))
			(line__76(_arch 15 0 76(_assignment(_alias((b_shamt_index0)(input_b(d_3_0))))(_trgt(18))(_sens(1(d_3_0))))))
			(line__78(_arch 16 0 78(_assignment(_trgt(19))(_sens(3)(11))(_mon))))
			(line__79(_arch 17 0 79(_assignment(_trgt(20))(_sens(4)(12))(_mon))))
			(line__80(_arch 18 0 80(_assignment(_trgt(21))(_sens(5)(13))(_mon))))
			(line__81(_arch 19 0 81(_assignment(_trgt(22))(_sens(6)(14))(_mon))))
			(line__82(_arch 20 0 82(_assignment(_trgt(23))(_sens(7)(15))(_mon))))
			(line__83(_arch 21 0 83(_assignment(_trgt(24))(_sens(8)(16))(_mon))))
			(line__84(_arch 22 0 84(_assignment(_trgt(25))(_sens(9)(17))(_mon))))
			(line__85(_arch 23 0 85(_assignment(_trgt(26))(_sens(10)(18))(_mon))))
			(line__87(_arch 24 0 87(_assignment(_alias((output_result)(result_hw_index7)(result_hw_index6)(result_hw_index5)(result_hw_index4)(result_hw_index3)(result_hw_index2)(result_hw_index1)(result_hw_index0)))(_trgt(2))(_sens(19)(20)(21)(22)(23)(24)(25)(26)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . RLH 25 -1)
)
I 000055 55 5814          1729783998662 R3_instruction
(_unit VHDL(r3_instruction 0 26(r3_instruction 0 41))
	(_version vf5)
	(_time 1729783998663 2024.10.24 11:33:18)
	(_source(\../src/R3_instruction.vhd\))
	(_parameters tan)
	(_code 7978797d732d7b6f797b3c222b7e7d7e7b7e7c7f7a)
	(_ent
		(_time 1729745982696)
	)
	(_inst CLZH_module 0 58(_ent . CLZ)
		(_port
			((input_hw)(a))
			((output_count)(CLZ_result))
		)
	)
	(_inst AHS_module 0 64(_ent . AHS)
		(_port
			((a_input)(a))
			((b_input)(b))
			((result_output)(AHS_result))
		)
	)
	(_inst CNT1H_module 0 71(_ent . CNT1H)
		(_port
			((input_hw)(a))
			((output_count)(CNT1H_result))
		)
	)
	(_inst SFHS_module 0 77(_ent . SFHS)
		(_port
			((input_a)(a))
			((input_b)(b))
			((output_result)(SFHS_result))
		)
	)
	(_inst MAXWS_module 0 84(_ent . MAXWS)
		(_port
			((input_a)(a))
			((input_b)(b))
			((output_result)(MAXWS_result))
		)
	)
	(_inst MINWS_module 0 91(_ent . MINWS)
		(_port
			((input_a)(a))
			((input_b)(b))
			((output_result)(MINWS_result))
		)
	)
	(_inst MLHCU_module 0 98(_ent . MLHCU)
		(_port
			((input_a)(a))
			((input_const)(imme))
			((output_result)(MLHCU_result))
		)
	)
	(_inst RLH_module 0 105(_ent . RLH)
		(_port
			((input_a)(a))
			((input_b)(b))
			((output_result)(RLH_result))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int opcode 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 29(_array -1((_dto i 4 i 0)))))
		(_port(_int imme 1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int a 2 0 30(_ent(_in))))
		(_port(_int b 2 0 31(_ent(_in))))
		(_port(_int result 2 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int current_op 3 0 42(_arch(_uni))))
		(_sig(_int shamt -2 0 43(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int CLZ_result 4 0 44(_arch(_uni))))
		(_sig(_int AHS_result 4 0 45(_arch(_uni))))
		(_sig(_int CNT1H_result 4 0 46(_arch(_uni))))
		(_sig(_int SFHS_result 4 0 47(_arch(_uni))))
		(_sig(_int MAXWS_result 4 0 48(_arch(_uni))))
		(_sig(_int MINWS_result 4 0 49(_arch(_uni))))
		(_sig(_int MLHCU_result 4 0 50(_arch(_uni))))
		(_sig(_int RLH_result 4 0 51(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_alias((current_op)(opcode(d_3_0))))(_trgt(5))(_sens(0(d_3_0))))))
			(line__55(_arch 1 0 55(_assignment(_trgt(6))(_sens(1(d_3_0)))(_mon))))
			(line__113(_arch 2 0 113(_prcs(_simple)(_trgt(4)(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(4(d_15_0))(4(d_31_16))(4(d_47_32))(4(d_63_48))(4(d_79_64))(4(d_95_80))(4(d_111_96))(4(d_127_112)))(_sens(0)(2)(3))(_read(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~15(3 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var(_ext mips.op_package.OP_NOP(3 OP_NOP)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~152(3 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var(_ext mips.op_package.OP_SLHI(3 OP_SLHI)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~154(3 ~STD_LOGIC_VECTOR{3~downto~0}~154)))
		(_var(_ext mips.op_package.OP_AU(3 OP_AU)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~156(3 ~STD_LOGIC_VECTOR{3~downto~0}~156)))
		(_var(_ext mips.op_package.OP_CNTIH(3 OP_CNTIH)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~158(3 ~STD_LOGIC_VECTOR{3~downto~0}~158)))
		(_var(_ext mips.op_package.OP_AHS(3 OP_AHS)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1510(3 ~STD_LOGIC_VECTOR{3~downto~0}~1510)))
		(_var(_ext mips.op_package.OP_AND(3 OP_AND)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1512(3 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var(_ext mips.op_package.OP_BCW(3 OP_BCW)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1514(3 ~STD_LOGIC_VECTOR{3~downto~0}~1514)))
		(_var(_ext mips.op_package.OP_MAXWS(3 OP_MAXWS)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1516(3 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var(_ext mips.op_package.OP_MINWS(3 OP_MINWS)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1518(3 ~STD_LOGIC_VECTOR{3~downto~0}~1518)))
		(_var(_ext mips.op_package.OP_MLHU(3 OP_MLHU)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1520(3 ~STD_LOGIC_VECTOR{3~downto~0}~1520)))
		(_var(_ext mips.op_package.OP_MLHCU(3 OP_MLHCU)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1522(3 ~STD_LOGIC_VECTOR{3~downto~0}~1522)))
		(_var(_ext mips.op_package.OP_OR(3 OP_OR)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1524(3 ~STD_LOGIC_VECTOR{3~downto~0}~1524)))
		(_var(_ext mips.op_package.OP_CLZH(3 OP_CLZH)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1526(3 ~STD_LOGIC_VECTOR{3~downto~0}~1526)))
		(_var(_ext mips.op_package.OP_RLH(3 OP_RLH)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1528(3 ~STD_LOGIC_VECTOR{3~downto~0}~1528)))
		(_var(_ext mips.op_package.OP_SFWU(3 OP_SFWU)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1530(3 ~STD_LOGIC_VECTOR{3~downto~0}~1530)))
		(_var(_ext mips.op_package.OP_SFHS(3 OP_SFHS)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(.(op_package)))
	(_model . R3_instruction 3 -1)
)
I 000044 55 3846          1729783998762 CLZ
(_unit VHDL(clz 0 26(clz 0 34))
	(_version vf5)
	(_time 1729783998763 2024.10.24 11:33:18)
	(_source(\../src/CLZ.vhd\))
	(_parameters tan)
	(_code d7d7d6858381d2c185d1948cd7d1d4d184d086d1d4)
	(_ent
		(_time 1729745559479)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 28(_array -1((_dto i 127 i 0)))))
		(_port(_int input_hw 0 0 28(_ent(_in))))
		(_port(_int output_count 0 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int input_hw_index7 1 0 35(_arch(_uni))))
		(_sig(_int input_hw_index6 1 0 36(_arch(_uni))))
		(_sig(_int input_hw_index5 1 0 37(_arch(_uni))))
		(_sig(_int input_hw_index4 1 0 38(_arch(_uni))))
		(_sig(_int input_hw_index3 1 0 39(_arch(_uni))))
		(_sig(_int input_hw_index2 1 0 40(_arch(_uni))))
		(_sig(_int input_hw_index1 1 0 41(_arch(_uni))))
		(_sig(_int input_hw_index0 1 0 42(_arch(_uni))))
		(_sig(_int count_index7 1 0 44(_arch(_uni))))
		(_sig(_int count_index6 1 0 45(_arch(_uni))))
		(_sig(_int count_index5 1 0 46(_arch(_uni))))
		(_sig(_int count_index4 1 0 47(_arch(_uni))))
		(_sig(_int count_index3 1 0 48(_arch(_uni))))
		(_sig(_int count_index2 1 0 49(_arch(_uni))))
		(_sig(_int count_index1 1 0 50(_arch(_uni))))
		(_sig(_int count_index0 1 0 51(_arch(_uni))))
		(_var(_int count_zeros -2 0 67(_prcs 9((i 0)))))
		(_var(_int count_zeros -2 0 81(_prcs 10((i 0)))))
		(_var(_int count_zeros -2 0 95(_prcs 11((i 0)))))
		(_var(_int count_zeros -2 0 110(_prcs 12((i 0)))))
		(_var(_int count_zeros -2 0 125(_prcs 13((i 0)))))
		(_var(_int count_zeros -2 0 140(_prcs 14((i 0)))))
		(_var(_int count_zeros -2 0 155(_prcs 15((i 0)))))
		(_var(_int count_zeros -2 0 170(_prcs 16((i 0)))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((input_hw_index7)(input_hw(d_127_112))))(_trgt(2))(_sens(0(d_127_112))))))
			(line__56(_arch 1 0 56(_assignment(_alias((input_hw_index6)(input_hw(d_111_96))))(_trgt(3))(_sens(0(d_111_96))))))
			(line__57(_arch 2 0 57(_assignment(_alias((input_hw_index5)(input_hw(d_95_80))))(_trgt(4))(_sens(0(d_95_80))))))
			(line__58(_arch 3 0 58(_assignment(_alias((input_hw_index4)(input_hw(d_79_64))))(_trgt(5))(_sens(0(d_79_64))))))
			(line__59(_arch 4 0 59(_assignment(_alias((input_hw_index3)(input_hw(d_63_48))))(_trgt(6))(_sens(0(d_63_48))))))
			(line__60(_arch 5 0 60(_assignment(_alias((input_hw_index2)(input_hw(d_47_32))))(_trgt(7))(_sens(0(d_47_32))))))
			(line__61(_arch 6 0 61(_assignment(_alias((input_hw_index1)(input_hw(d_31_16))))(_trgt(8))(_sens(0(d_31_16))))))
			(line__62(_arch 7 0 62(_assignment(_alias((input_hw_index0)(input_hw(d_15_0))))(_trgt(9))(_sens(0(d_15_0))))))
			(line__64(_arch 8 0 64(_assignment(_alias((output_count)(count_index7)(count_index6)(count_index5)(count_index4)(count_index3)(count_index2)(count_index1)(count_index0)))(_trgt(1))(_sens(10)(11)(12)(13)(14)(15)(16)(17)))))
			(line__66(_arch 9 0 66(_prcs(_simple)(_trgt(10))(_sens(2))(_mon))))
			(line__80(_arch 10 0 80(_prcs(_simple)(_trgt(11))(_sens(3))(_mon))))
			(line__94(_arch 11 0 94(_prcs(_simple)(_trgt(12))(_sens(4))(_mon))))
			(line__109(_arch 12 0 109(_prcs(_simple)(_trgt(13))(_sens(5))(_mon))))
			(line__124(_arch 13 0 124(_prcs(_simple)(_trgt(14))(_sens(6))(_mon))))
			(line__139(_arch 14 0 139(_prcs(_simple)(_trgt(15))(_sens(7))(_mon))))
			(line__154(_arch 15 0 154(_prcs(_simple)(_trgt(16))(_sens(8))(_mon))))
			(line__169(_arch 16 0 169(_prcs(_simple)(_trgt(17))(_sens(9))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . CLZ 17 -1)
)
I 000044 55 5087          1729783998816 AHS
(_unit VHDL(ahs 0 25(ahs 0 35))
	(_version vf5)
	(_time 1729783998817 2024.10.24 11:33:18)
	(_source(\../src/AHS.vhd\))
	(_parameters tan)
	(_code 15151712184342031d130d4e471314131d12161314)
	(_ent
		(_time 1729745777604)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 27(_array -1((_dto i 127 i 0)))))
		(_port(_int a_input 0 0 27(_ent(_in))))
		(_port(_int b_input 0 0 29(_ent(_in))))
		(_port(_int result_output 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 36(_array -1((_dto i 31 i 0)))))
		(_sig(_int a_long_index7 1 0 36(_arch(_uni))))
		(_sig(_int a_long_index6 1 0 37(_arch(_uni))))
		(_sig(_int a_long_index5 1 0 38(_arch(_uni))))
		(_sig(_int a_long_index4 1 0 39(_arch(_uni))))
		(_sig(_int a_long_index3 1 0 40(_arch(_uni))))
		(_sig(_int a_long_index2 1 0 41(_arch(_uni))))
		(_sig(_int a_long_index1 1 0 42(_arch(_uni))))
		(_sig(_int a_long_index0 1 0 43(_arch(_uni))))
		(_sig(_int b_long_index7 1 0 45(_arch(_uni))))
		(_sig(_int b_long_index6 1 0 46(_arch(_uni))))
		(_sig(_int b_long_index5 1 0 47(_arch(_uni))))
		(_sig(_int b_long_index4 1 0 48(_arch(_uni))))
		(_sig(_int b_long_index3 1 0 49(_arch(_uni))))
		(_sig(_int b_long_index2 1 0 50(_arch(_uni))))
		(_sig(_int b_long_index1 1 0 51(_arch(_uni))))
		(_sig(_int b_long_index0 1 0 52(_arch(_uni))))
		(_sig(_int result_long_index7 1 0 54(_arch(_uni))))
		(_sig(_int result_long_index6 1 0 55(_arch(_uni))))
		(_sig(_int result_long_index5 1 0 56(_arch(_uni))))
		(_sig(_int result_long_index4 1 0 57(_arch(_uni))))
		(_sig(_int result_long_index3 1 0 58(_arch(_uni))))
		(_sig(_int result_long_index2 1 0 59(_arch(_uni))))
		(_sig(_int result_long_index1 1 0 60(_arch(_uni))))
		(_sig(_int result_long_index0 1 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_index7 2 0 63(_arch(_uni))))
		(_sig(_int result_index6 2 0 64(_arch(_uni))))
		(_sig(_int result_index5 2 0 65(_arch(_uni))))
		(_sig(_int result_index4 2 0 66(_arch(_uni))))
		(_sig(_int result_index3 2 0 67(_arch(_uni))))
		(_sig(_int result_index2 2 0 68(_arch(_uni))))
		(_sig(_int result_index1 2 0 69(_arch(_uni))))
		(_sig(_int result_index0 2 0 70(_arch(_uni))))
		(_cnst(_int MAX -2 0 72(_arch((i 32767)))))
		(_cnst(_int MIN -2 0 73(_arch((i -32768)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 74(_array -1((_dto i 31 i 0)))))
		(_cnst(_int MAX_result 3 0 74(_arch(_string \"00000000000000000111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 75(_array -1((_dto i 31 i 0)))))
		(_cnst(_int MIN_result 4 0 75(_arch(_string \"00000000000000001000000000000000"\))))
		(_prcs
			(line__77(_arch 0 0 77(_assignment(_trgt(3))(_sens(0(d_127_112))))))
			(line__78(_arch 1 0 78(_assignment(_trgt(4))(_sens(0(d_111_96))))))
			(line__79(_arch 2 0 79(_assignment(_trgt(5))(_sens(0(d_95_80))))))
			(line__80(_arch 3 0 80(_assignment(_trgt(6))(_sens(0(d_79_64))))))
			(line__81(_arch 4 0 81(_assignment(_trgt(7))(_sens(0(d_63_48))))))
			(line__82(_arch 5 0 82(_assignment(_trgt(8))(_sens(0(d_47_32))))))
			(line__83(_arch 6 0 83(_assignment(_trgt(9))(_sens(0(d_31_16))))))
			(line__84(_arch 7 0 84(_assignment(_trgt(10))(_sens(0(d_15_0))))))
			(line__86(_arch 8 0 86(_assignment(_trgt(11))(_sens(1(d_127_112))))))
			(line__87(_arch 9 0 87(_assignment(_trgt(12))(_sens(1(d_111_96))))))
			(line__88(_arch 10 0 88(_assignment(_trgt(13))(_sens(1(d_95_80))))))
			(line__89(_arch 11 0 89(_assignment(_trgt(14))(_sens(1(d_79_64))))))
			(line__90(_arch 12 0 90(_assignment(_trgt(15))(_sens(1(d_63_48))))))
			(line__91(_arch 13 0 91(_assignment(_trgt(16))(_sens(1(d_47_32))))))
			(line__92(_arch 14 0 92(_assignment(_trgt(17))(_sens(1(d_31_16))))))
			(line__93(_arch 15 0 93(_assignment(_trgt(18))(_sens(1(d_15_0))))))
			(line__95(_arch 16 0 95(_assignment(_trgt(19))(_sens(3)(11)))))
			(line__96(_arch 17 0 96(_assignment(_trgt(20))(_sens(4)(12)))))
			(line__97(_arch 18 0 97(_assignment(_trgt(21))(_sens(5)(13)))))
			(line__98(_arch 19 0 98(_assignment(_trgt(22))(_sens(6)(14)))))
			(line__99(_arch 20 0 99(_assignment(_trgt(23))(_sens(7)(15)))))
			(line__100(_arch 21 0 100(_assignment(_trgt(24))(_sens(8)(16)))))
			(line__101(_arch 22 0 101(_assignment(_trgt(25))(_sens(9)(17)))))
			(line__102(_arch 23 0 102(_assignment(_trgt(26))(_sens(10)(18)))))
			(line__104(_arch 24 0 104(_prcs(_simple)(_trgt(2)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_sens(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_SIGNED(2 UNRESOLVED_SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . AHS 25 -1)
)
I 000046 55 3916          1729783998845 CNT1H
(_unit VHDL(cnt1h 0 25(cnt1h 0 32))
	(_version vf5)
	(_time 1729783998846 2024.10.24 11:33:18)
	(_source(\../src/CNT1H.vhd\))
	(_parameters tan)
	(_code 25252521757375362c223d7f77237022212624232d)
	(_ent
		(_time 1729745559524)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 27(_array -1((_dto i 127 i 0)))))
		(_port(_int input_hw 0 0 27(_ent(_in))))
		(_port(_int output_count 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int input_hw_index7 1 0 33(_arch(_uni))))
		(_sig(_int input_hw_index6 1 0 34(_arch(_uni))))
		(_sig(_int input_hw_index5 1 0 35(_arch(_uni))))
		(_sig(_int input_hw_index4 1 0 36(_arch(_uni))))
		(_sig(_int input_hw_index3 1 0 37(_arch(_uni))))
		(_sig(_int input_hw_index2 1 0 38(_arch(_uni))))
		(_sig(_int input_hw_index1 1 0 39(_arch(_uni))))
		(_sig(_int input_hw_index0 1 0 40(_arch(_uni))))
		(_sig(_int output_count_index7 1 0 41(_arch(_uni))))
		(_sig(_int output_count_index6 1 0 42(_arch(_uni))))
		(_sig(_int output_count_index5 1 0 43(_arch(_uni))))
		(_sig(_int output_count_index4 1 0 44(_arch(_uni))))
		(_sig(_int output_count_index3 1 0 45(_arch(_uni))))
		(_sig(_int output_count_index2 1 0 46(_arch(_uni))))
		(_sig(_int output_count_index1 1 0 47(_arch(_uni))))
		(_sig(_int output_count_index0 1 0 48(_arch(_uni))))
		(_var(_int count -2 0 60(_prcs 8((i 0)))))
		(_var(_int count -2 0 71(_prcs 9((i 0)))))
		(_var(_int count -2 0 82(_prcs 10((i 0)))))
		(_var(_int count -2 0 93(_prcs 11((i 0)))))
		(_var(_int count -2 0 104(_prcs 12((i 0)))))
		(_var(_int count -2 0 115(_prcs 13((i 0)))))
		(_var(_int count -2 0 126(_prcs 14((i 0)))))
		(_var(_int count -2 0 137(_prcs 15((i 0)))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((input_hw_index7)(input_hw(d_127_112))))(_trgt(2))(_sens(0(d_127_112))))))
			(line__51(_arch 1 0 51(_assignment(_alias((input_hw_index6)(input_hw(d_111_96))))(_trgt(3))(_sens(0(d_111_96))))))
			(line__52(_arch 2 0 52(_assignment(_alias((input_hw_index5)(input_hw(d_95_80))))(_trgt(4))(_sens(0(d_95_80))))))
			(line__53(_arch 3 0 53(_assignment(_alias((input_hw_index4)(input_hw(d_79_64))))(_trgt(5))(_sens(0(d_79_64))))))
			(line__54(_arch 4 0 54(_assignment(_alias((input_hw_index3)(input_hw(d_63_48))))(_trgt(6))(_sens(0(d_63_48))))))
			(line__55(_arch 5 0 55(_assignment(_alias((input_hw_index2)(input_hw(d_47_32))))(_trgt(7))(_sens(0(d_47_32))))))
			(line__56(_arch 6 0 56(_assignment(_alias((input_hw_index1)(input_hw(d_31_16))))(_trgt(8))(_sens(0(d_31_16))))))
			(line__57(_arch 7 0 57(_assignment(_alias((input_hw_index0)(input_hw(d_15_0))))(_trgt(9))(_sens(0(d_15_0))))))
			(line__59(_arch 8 0 59(_prcs(_simple)(_trgt(10))(_sens(2))(_mon))))
			(line__70(_arch 9 0 70(_prcs(_simple)(_trgt(11))(_sens(3))(_mon))))
			(line__81(_arch 10 0 81(_prcs(_simple)(_trgt(12))(_sens(4))(_mon))))
			(line__92(_arch 11 0 92(_prcs(_simple)(_trgt(13))(_sens(5))(_mon))))
			(line__103(_arch 12 0 103(_prcs(_simple)(_trgt(14))(_sens(6))(_mon))))
			(line__114(_arch 13 0 114(_prcs(_simple)(_trgt(15))(_sens(7))(_mon))))
			(line__125(_arch 14 0 125(_prcs(_simple)(_trgt(16))(_sens(8))(_mon))))
			(line__136(_arch 15 0 136(_prcs(_simple)(_trgt(17))(_sens(9))(_mon))))
			(line__147(_arch 16 0 147(_assignment(_alias((output_count)(output_count_index7)(output_count_index6)(output_count_index5)(output_count_index4)(output_count_index3)(output_count_index2)(output_count_index1)(output_count_index0)))(_trgt(1))(_sens(10)(11)(12)(13)(14)(15)(16)(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . CNT1H 17 -1)
)
I 000045 55 5085          1729783998874 SFHS
(_unit VHDL(sfhs 0 24(sfhs 0 32))
	(_version vf5)
	(_time 1729783998875 2024.10.24 11:33:18)
	(_source(\../src/SFHS.vhd\))
	(_parameters tan)
	(_code 44454446461318534f16571e13424c434743474242)
	(_ent
		(_time 1729745559529)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 26(_array -1((_dto i 127 i 0)))))
		(_port(_int input_a 0 0 26(_ent(_in))))
		(_port(_int input_b 0 0 27(_ent(_in))))
		(_port(_int output_result 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int a_long_index7 1 0 33(_arch(_uni))))
		(_sig(_int a_long_index6 1 0 34(_arch(_uni))))
		(_sig(_int a_long_index5 1 0 35(_arch(_uni))))
		(_sig(_int a_long_index4 1 0 36(_arch(_uni))))
		(_sig(_int a_long_index3 1 0 37(_arch(_uni))))
		(_sig(_int a_long_index2 1 0 38(_arch(_uni))))
		(_sig(_int a_long_index1 1 0 39(_arch(_uni))))
		(_sig(_int a_long_index0 1 0 40(_arch(_uni))))
		(_sig(_int b_long_index7 1 0 42(_arch(_uni))))
		(_sig(_int b_long_index6 1 0 43(_arch(_uni))))
		(_sig(_int b_long_index5 1 0 44(_arch(_uni))))
		(_sig(_int b_long_index4 1 0 45(_arch(_uni))))
		(_sig(_int b_long_index3 1 0 46(_arch(_uni))))
		(_sig(_int b_long_index2 1 0 47(_arch(_uni))))
		(_sig(_int b_long_index1 1 0 48(_arch(_uni))))
		(_sig(_int b_long_index0 1 0 49(_arch(_uni))))
		(_sig(_int result_long_index7 1 0 51(_arch(_uni))))
		(_sig(_int result_long_index6 1 0 52(_arch(_uni))))
		(_sig(_int result_long_index5 1 0 53(_arch(_uni))))
		(_sig(_int result_long_index4 1 0 54(_arch(_uni))))
		(_sig(_int result_long_index3 1 0 55(_arch(_uni))))
		(_sig(_int result_long_index2 1 0 56(_arch(_uni))))
		(_sig(_int result_long_index1 1 0 57(_arch(_uni))))
		(_sig(_int result_long_index0 1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_index7 2 0 60(_arch(_uni))))
		(_sig(_int result_index6 2 0 61(_arch(_uni))))
		(_sig(_int result_index5 2 0 62(_arch(_uni))))
		(_sig(_int result_index4 2 0 63(_arch(_uni))))
		(_sig(_int result_index3 2 0 64(_arch(_uni))))
		(_sig(_int result_index2 2 0 65(_arch(_uni))))
		(_sig(_int result_index1 2 0 66(_arch(_uni))))
		(_sig(_int result_index0 2 0 67(_arch(_uni))))
		(_cnst(_int MAX -2 0 69(_arch((i 32767)))))
		(_cnst(_int MIN -2 0 70(_arch((i -32768)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 71(_array -1((_dto i 31 i 0)))))
		(_cnst(_int MAX_result 3 0 71(_arch(_string \"00000000000000000111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 72(_array -1((_dto i 31 i 0)))))
		(_cnst(_int MIN_result 4 0 72(_arch(_string \"00000000000000001000000000000000"\))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment(_trgt(3))(_sens(0(d_127_112))))))
			(line__75(_arch 1 0 75(_assignment(_trgt(4))(_sens(0(d_111_96))))))
			(line__76(_arch 2 0 76(_assignment(_trgt(5))(_sens(0(d_95_80))))))
			(line__77(_arch 3 0 77(_assignment(_trgt(6))(_sens(0(d_79_64))))))
			(line__78(_arch 4 0 78(_assignment(_trgt(7))(_sens(0(d_63_48))))))
			(line__79(_arch 5 0 79(_assignment(_trgt(8))(_sens(0(d_47_32))))))
			(line__80(_arch 6 0 80(_assignment(_trgt(9))(_sens(0(d_31_16))))))
			(line__81(_arch 7 0 81(_assignment(_trgt(10))(_sens(0(d_15_0))))))
			(line__83(_arch 8 0 83(_assignment(_trgt(11))(_sens(1(d_127_112))))))
			(line__84(_arch 9 0 84(_assignment(_trgt(12))(_sens(1(d_111_96))))))
			(line__85(_arch 10 0 85(_assignment(_trgt(13))(_sens(1(d_95_80))))))
			(line__86(_arch 11 0 86(_assignment(_trgt(14))(_sens(1(d_79_64))))))
			(line__87(_arch 12 0 87(_assignment(_trgt(15))(_sens(1(d_63_48))))))
			(line__88(_arch 13 0 88(_assignment(_trgt(16))(_sens(1(d_47_32))))))
			(line__89(_arch 14 0 89(_assignment(_trgt(17))(_sens(1(d_31_16))))))
			(line__90(_arch 15 0 90(_assignment(_trgt(18))(_sens(1(d_15_0))))))
			(line__92(_arch 16 0 92(_assignment(_trgt(19))(_sens(3)(11)))))
			(line__93(_arch 17 0 93(_assignment(_trgt(20))(_sens(4)(12)))))
			(line__94(_arch 18 0 94(_assignment(_trgt(21))(_sens(5)(13)))))
			(line__95(_arch 19 0 95(_assignment(_trgt(22))(_sens(6)(14)))))
			(line__96(_arch 20 0 96(_assignment(_trgt(23))(_sens(7)(15)))))
			(line__97(_arch 21 0 97(_assignment(_trgt(24))(_sens(8)(16)))))
			(line__98(_arch 22 0 98(_assignment(_trgt(25))(_sens(9)(17)))))
			(line__99(_arch 23 0 99(_assignment(_trgt(26))(_sens(10)(18)))))
			(line__101(_arch 24 0 101(_prcs(_simple)(_trgt(2)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_sens(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_SIGNED(2 UNRESOLVED_SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . SFHS 25 -1)
)
I 000046 55 2725          1729783998900 MAXWS
(_unit VHDL(maxws 0 24(maxws 0 32))
	(_version vf5)
	(_time 1729783998901 2024.10.24 11:33:18)
	(_source(\../src/MAXWS.vhd\))
	(_parameters tan)
	(_code 6363346361353f7460377039666562646b64646460)
	(_ent
		(_time 1729745967250)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 26(_array -1((_dto i 127 i 0)))))
		(_port(_int input_a 0 0 26(_ent(_in))))
		(_port(_int input_b 0 0 27(_ent(_in))))
		(_port(_int output_result 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int a_w_index3 1 0 33(_arch(_uni))))
		(_sig(_int a_w_index2 1 0 34(_arch(_uni))))
		(_sig(_int a_w_index1 1 0 35(_arch(_uni))))
		(_sig(_int a_w_index0 1 0 36(_arch(_uni))))
		(_sig(_int b_w_index3 1 0 38(_arch(_uni))))
		(_sig(_int b_w_index2 1 0 39(_arch(_uni))))
		(_sig(_int b_w_index1 1 0 40(_arch(_uni))))
		(_sig(_int b_w_index0 1 0 41(_arch(_uni))))
		(_sig(_int result_w_index3 1 0 43(_arch(_uni))))
		(_sig(_int result_w_index2 1 0 44(_arch(_uni))))
		(_sig(_int result_w_index1 1 0 45(_arch(_uni))))
		(_sig(_int result_w_index0 1 0 46(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_alias((a_w_index3)(input_a(d_127_96))))(_trgt(3))(_sens(0(d_127_96))))))
			(line__50(_arch 1 0 50(_assignment(_alias((a_w_index2)(input_a(d_95_64))))(_trgt(4))(_sens(0(d_95_64))))))
			(line__51(_arch 2 0 51(_assignment(_alias((a_w_index1)(input_a(d_63_32))))(_trgt(5))(_sens(0(d_63_32))))))
			(line__52(_arch 3 0 52(_assignment(_alias((a_w_index0)(input_a(d_31_0))))(_trgt(6))(_sens(0(d_31_0))))))
			(line__54(_arch 4 0 54(_assignment(_alias((b_w_index3)(input_b(d_127_96))))(_trgt(7))(_sens(1(d_127_96))))))
			(line__55(_arch 5 0 55(_assignment(_alias((b_w_index2)(input_b(d_95_64))))(_trgt(8))(_sens(1(d_95_64))))))
			(line__56(_arch 6 0 56(_assignment(_alias((b_w_index1)(input_b(d_63_32))))(_trgt(9))(_sens(1(d_63_32))))))
			(line__57(_arch 7 0 57(_assignment(_alias((b_w_index0)(input_b(d_31_0))))(_trgt(10))(_sens(1(d_31_0))))))
			(line__59(_arch 8 0 59(_assignment(_alias((output_result)(result_w_index3)(result_w_index2)(result_w_index1)(result_w_index0)))(_trgt(2))(_sens(11)(12)(13)(14)))))
			(line__61(_arch 9 0 61(_prcs(_simple)(_trgt(11))(_sens(3)(7))(_mon))))
			(line__70(_arch 10 0 70(_prcs(_simple)(_trgt(12))(_sens(4)(8))(_mon))))
			(line__79(_arch 11 0 79(_prcs(_simple)(_trgt(13))(_sens(5)(9))(_mon))))
			(line__88(_arch 12 0 88(_prcs(_simple)(_trgt(14))(_sens(6)(10))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . MAXWS 13 -1)
)
I 000046 55 2725          1729783998917 MINWS
(_unit VHDL(minws 0 24(minws 0 32))
	(_version vf5)
	(_time 1729783998918 2024.10.24 11:33:18)
	(_source(\../src/MINWS.vhd\))
	(_parameters tan)
	(_code 73732472792472647026602976757a752674747470)
	(_ent
		(_time 1729745973554)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 26(_array -1((_dto i 127 i 0)))))
		(_port(_int input_a 0 0 26(_ent(_in))))
		(_port(_int input_b 0 0 27(_ent(_in))))
		(_port(_int output_result 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int a_w_index3 1 0 33(_arch(_uni))))
		(_sig(_int a_w_index2 1 0 34(_arch(_uni))))
		(_sig(_int a_w_index1 1 0 35(_arch(_uni))))
		(_sig(_int a_w_index0 1 0 36(_arch(_uni))))
		(_sig(_int b_w_index3 1 0 38(_arch(_uni))))
		(_sig(_int b_w_index2 1 0 39(_arch(_uni))))
		(_sig(_int b_w_index1 1 0 40(_arch(_uni))))
		(_sig(_int b_w_index0 1 0 41(_arch(_uni))))
		(_sig(_int result_w_index3 1 0 43(_arch(_uni))))
		(_sig(_int result_w_index2 1 0 44(_arch(_uni))))
		(_sig(_int result_w_index1 1 0 45(_arch(_uni))))
		(_sig(_int result_w_index0 1 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((a_w_index3)(input_a(d_127_96))))(_trgt(3))(_sens(0(d_127_96))))))
			(line__49(_arch 1 0 49(_assignment(_alias((a_w_index2)(input_a(d_95_64))))(_trgt(4))(_sens(0(d_95_64))))))
			(line__50(_arch 2 0 50(_assignment(_alias((a_w_index1)(input_a(d_63_32))))(_trgt(5))(_sens(0(d_63_32))))))
			(line__51(_arch 3 0 51(_assignment(_alias((a_w_index0)(input_a(d_31_0))))(_trgt(6))(_sens(0(d_31_0))))))
			(line__53(_arch 4 0 53(_assignment(_alias((b_w_index3)(input_b(d_127_96))))(_trgt(7))(_sens(1(d_127_96))))))
			(line__54(_arch 5 0 54(_assignment(_alias((b_w_index2)(input_b(d_95_64))))(_trgt(8))(_sens(1(d_95_64))))))
			(line__55(_arch 6 0 55(_assignment(_alias((b_w_index1)(input_b(d_63_32))))(_trgt(9))(_sens(1(d_63_32))))))
			(line__56(_arch 7 0 56(_assignment(_alias((b_w_index0)(input_b(d_31_0))))(_trgt(10))(_sens(1(d_31_0))))))
			(line__58(_arch 8 0 58(_assignment(_alias((output_result)(result_w_index3)(result_w_index2)(result_w_index1)(result_w_index0)))(_trgt(2))(_sens(11)(12)(13)(14)))))
			(line__60(_arch 9 0 60(_prcs(_simple)(_trgt(11))(_sens(3)(7))(_mon))))
			(line__69(_arch 10 0 69(_prcs(_simple)(_trgt(12))(_sens(4)(8))(_mon))))
			(line__78(_arch 11 0 78(_prcs(_simple)(_trgt(13))(_sens(5)(9))(_mon))))
			(line__87(_arch 12 0 87(_prcs(_simple)(_trgt(14))(_sens(6)(10))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . MINWS 13 -1)
)
I 000046 55 2606          1729783998931 MLHCU
(_unit VHDL(mlhcu 0 24(mlhcu 0 32))
	(_version vf5)
	(_time 1729783998932 2024.10.24 11:33:18)
	(_source(\../src/MLHCU.vhd\))
	(_parameters tan)
	(_code 8383d48dd3d4df95828396d98685d0858b85808486)
	(_ent
		(_time 1729745982982)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 26(_array -1((_dto i 127 i 0)))))
		(_port(_int input_a 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 27(_array -1((_dto i 4 i 0)))))
		(_port(_int input_const 1 0 27(_ent(_in))))
		(_port(_int output_result 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int a_w_low_index3 2 0 33(_arch(_uni))))
		(_sig(_int a_w_low_index2 2 0 34(_arch(_uni))))
		(_sig(_int a_w_low_index1 2 0 35(_arch(_uni))))
		(_sig(_int a_w_low_index0 2 0 36(_arch(_uni))))
		(_sig(_int const_hw 2 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_w_index3 3 0 40(_arch(_uni))))
		(_sig(_int result_w_index2 3 0 41(_arch(_uni))))
		(_sig(_int result_w_index1 3 0 42(_arch(_uni))))
		(_sig(_int result_w_index0 3 0 43(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((a_w_low_index3)(input_a(d_111_96))))(_trgt(3))(_sens(0(d_111_96))))))
			(line__46(_arch 1 0 46(_assignment(_alias((a_w_low_index2)(input_a(d_79_64))))(_trgt(4))(_sens(0(d_79_64))))))
			(line__47(_arch 2 0 47(_assignment(_alias((a_w_low_index1)(input_a(d_47_32))))(_trgt(5))(_sens(0(d_47_32))))))
			(line__48(_arch 3 0 48(_assignment(_alias((a_w_low_index0)(input_a(d_15_0))))(_trgt(6))(_sens(0(d_15_0))))))
			(line__50(_arch 4 0 50(_assignment(_trgt(7))(_sens(1)))))
			(line__52(_arch 5 0 52(_assignment(_trgt(8))(_sens(3)(7)))))
			(line__53(_arch 6 0 53(_assignment(_trgt(9))(_sens(4)(7)))))
			(line__54(_arch 7 0 54(_assignment(_trgt(10))(_sens(5)(7)))))
			(line__55(_arch 8 0 55(_assignment(_trgt(11))(_sens(6)(7)))))
			(line__57(_arch 9 0 57(_assignment(_alias((output_result)(result_w_index3)(result_w_index2)(result_w_index1)(result_w_index0)))(_trgt(2))(_sens(8)(9)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 131586)
	)
	(_model . MLHCU 10 -1)
)
I 000044 55 4963          1729783998950 RLH
(_unit VHDL(rlh 0 24(rlh 0 32))
	(_version vf5)
	(_time 1729783998951 2024.10.24 11:33:18)
	(_source(\../src/RLH.vhd\))
	(_parameters tan)
	(_code 9293939dc3c5ce859491d1c8cb959094c1949a9590)
	(_ent
		(_time 1729745982990)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 26(_array -1((_dto i 127 i 0)))))
		(_port(_int input_a 0 0 26(_ent(_in))))
		(_port(_int input_b 0 0 27(_ent(_in))))
		(_port(_int output_result 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int a_hw_index7 1 0 33(_arch(_uni))))
		(_sig(_int a_hw_index6 1 0 34(_arch(_uni))))
		(_sig(_int a_hw_index5 1 0 35(_arch(_uni))))
		(_sig(_int a_hw_index4 1 0 36(_arch(_uni))))
		(_sig(_int a_hw_index3 1 0 37(_arch(_uni))))
		(_sig(_int a_hw_index2 1 0 38(_arch(_uni))))
		(_sig(_int a_hw_index1 1 0 39(_arch(_uni))))
		(_sig(_int a_hw_index0 1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int b_shamt_index7 2 0 42(_arch(_uni))))
		(_sig(_int b_shamt_index6 2 0 43(_arch(_uni))))
		(_sig(_int b_shamt_index5 2 0 44(_arch(_uni))))
		(_sig(_int b_shamt_index4 2 0 45(_arch(_uni))))
		(_sig(_int b_shamt_index3 2 0 46(_arch(_uni))))
		(_sig(_int b_shamt_index2 2 0 47(_arch(_uni))))
		(_sig(_int b_shamt_index1 2 0 48(_arch(_uni))))
		(_sig(_int b_shamt_index0 2 0 49(_arch(_uni))))
		(_sig(_int result_hw_index7 1 0 51(_arch(_uni))))
		(_sig(_int result_hw_index6 1 0 52(_arch(_uni))))
		(_sig(_int result_hw_index5 1 0 53(_arch(_uni))))
		(_sig(_int result_hw_index4 1 0 54(_arch(_uni))))
		(_sig(_int result_hw_index3 1 0 55(_arch(_uni))))
		(_sig(_int result_hw_index2 1 0 56(_arch(_uni))))
		(_sig(_int result_hw_index1 1 0 57(_arch(_uni))))
		(_sig(_int result_hw_index0 1 0 58(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_alias((a_hw_index7)(input_a(d_127_112))))(_trgt(3))(_sens(0(d_127_112))))))
			(line__61(_arch 1 0 61(_assignment(_alias((a_hw_index6)(input_a(d_111_96))))(_trgt(4))(_sens(0(d_111_96))))))
			(line__62(_arch 2 0 62(_assignment(_alias((a_hw_index5)(input_a(d_95_80))))(_trgt(5))(_sens(0(d_95_80))))))
			(line__63(_arch 3 0 63(_assignment(_alias((a_hw_index4)(input_a(d_79_64))))(_trgt(6))(_sens(0(d_79_64))))))
			(line__64(_arch 4 0 64(_assignment(_alias((a_hw_index3)(input_a(d_63_48))))(_trgt(7))(_sens(0(d_63_48))))))
			(line__65(_arch 5 0 65(_assignment(_alias((a_hw_index2)(input_a(d_47_32))))(_trgt(8))(_sens(0(d_47_32))))))
			(line__66(_arch 6 0 66(_assignment(_alias((a_hw_index1)(input_a(d_31_16))))(_trgt(9))(_sens(0(d_31_16))))))
			(line__67(_arch 7 0 67(_assignment(_alias((a_hw_index0)(input_a(d_15_0))))(_trgt(10))(_sens(0(d_15_0))))))
			(line__69(_arch 8 0 69(_assignment(_alias((b_shamt_index7)(input_b(d_115_112))))(_trgt(11))(_sens(1(d_115_112))))))
			(line__70(_arch 9 0 70(_assignment(_alias((b_shamt_index6)(input_b(d_99_96))))(_trgt(12))(_sens(1(d_99_96))))))
			(line__71(_arch 10 0 71(_assignment(_alias((b_shamt_index5)(input_b(d_83_80))))(_trgt(13))(_sens(1(d_83_80))))))
			(line__72(_arch 11 0 72(_assignment(_alias((b_shamt_index4)(input_b(d_67_64))))(_trgt(14))(_sens(1(d_67_64))))))
			(line__73(_arch 12 0 73(_assignment(_alias((b_shamt_index3)(input_b(d_51_48))))(_trgt(15))(_sens(1(d_51_48))))))
			(line__74(_arch 13 0 74(_assignment(_alias((b_shamt_index2)(input_b(d_35_32))))(_trgt(16))(_sens(1(d_35_32))))))
			(line__75(_arch 14 0 75(_assignment(_alias((b_shamt_index1)(input_b(d_19_16))))(_trgt(17))(_sens(1(d_19_16))))))
			(line__76(_arch 15 0 76(_assignment(_alias((b_shamt_index0)(input_b(d_3_0))))(_trgt(18))(_sens(1(d_3_0))))))
			(line__78(_arch 16 0 78(_assignment(_trgt(19))(_sens(3)(11))(_mon))))
			(line__79(_arch 17 0 79(_assignment(_trgt(20))(_sens(4)(12))(_mon))))
			(line__80(_arch 18 0 80(_assignment(_trgt(21))(_sens(5)(13))(_mon))))
			(line__81(_arch 19 0 81(_assignment(_trgt(22))(_sens(6)(14))(_mon))))
			(line__82(_arch 20 0 82(_assignment(_trgt(23))(_sens(7)(15))(_mon))))
			(line__83(_arch 21 0 83(_assignment(_trgt(24))(_sens(8)(16))(_mon))))
			(line__84(_arch 22 0 84(_assignment(_trgt(25))(_sens(9)(17))(_mon))))
			(line__85(_arch 23 0 85(_assignment(_trgt(26))(_sens(10)(18))(_mon))))
			(line__87(_arch 24 0 87(_assignment(_alias((output_result)(result_hw_index7)(result_hw_index6)(result_hw_index5)(result_hw_index4)(result_hw_index3)(result_hw_index2)(result_hw_index1)(result_hw_index0)))(_trgt(2))(_sens(19)(20)(21)(22)(23)(24)(25)(26)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . RLH 25 -1)
)
V 000055 55 5814          1729796263663 R3_instruction
(_unit VHDL(r3_instruction 0 26(r3_instruction 0 41))
	(_version vf5)
	(_time 1729796263664 2024.10.24 14:57:43)
	(_source(\../src/R3_instruction.vhd\))
	(_parameters tan)
	(_code 222c21232376203422206779702526252025272421)
	(_ent
		(_time 1729745982696)
	)
	(_inst CLZH_module 0 58(_ent . CLZ)
		(_port
			((input_hw)(a))
			((output_count)(CLZ_result))
		)
	)
	(_inst AHS_module 0 64(_ent . AHS)
		(_port
			((a_input)(a))
			((b_input)(b))
			((result_output)(AHS_result))
		)
	)
	(_inst CNT1H_module 0 71(_ent . CNT1H)
		(_port
			((input_hw)(a))
			((output_count)(CNT1H_result))
		)
	)
	(_inst SFHS_module 0 77(_ent . SFHS)
		(_port
			((input_a)(a))
			((input_b)(b))
			((output_result)(SFHS_result))
		)
	)
	(_inst MAXWS_module 0 84(_ent . MAXWS)
		(_port
			((input_a)(a))
			((input_b)(b))
			((output_result)(MAXWS_result))
		)
	)
	(_inst MINWS_module 0 91(_ent . MINWS)
		(_port
			((input_a)(a))
			((input_b)(b))
			((output_result)(MINWS_result))
		)
	)
	(_inst MLHCU_module 0 98(_ent . MLHCU)
		(_port
			((input_a)(a))
			((input_const)(imme))
			((output_result)(MLHCU_result))
		)
	)
	(_inst RLH_module 0 105(_ent . RLH)
		(_port
			((input_a)(a))
			((input_b)(b))
			((output_result)(RLH_result))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int opcode 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 29(_array -1((_dto i 4 i 0)))))
		(_port(_int imme 1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int a 2 0 30(_ent(_in))))
		(_port(_int b 2 0 31(_ent(_in))))
		(_port(_int result 2 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int current_op 3 0 42(_arch(_uni))))
		(_sig(_int shamt -2 0 43(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int CLZ_result 4 0 44(_arch(_uni))))
		(_sig(_int AHS_result 4 0 45(_arch(_uni))))
		(_sig(_int CNT1H_result 4 0 46(_arch(_uni))))
		(_sig(_int SFHS_result 4 0 47(_arch(_uni))))
		(_sig(_int MAXWS_result 4 0 48(_arch(_uni))))
		(_sig(_int MINWS_result 4 0 49(_arch(_uni))))
		(_sig(_int MLHCU_result 4 0 50(_arch(_uni))))
		(_sig(_int RLH_result 4 0 51(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_alias((current_op)(opcode(d_3_0))))(_trgt(5))(_sens(0(d_3_0))))))
			(line__55(_arch 1 0 55(_assignment(_trgt(6))(_sens(1(d_3_0)))(_mon))))
			(line__113(_arch 2 0 113(_prcs(_simple)(_trgt(4)(4(d_31_0))(4(d_63_32))(4(d_95_64))(4(d_127_96))(4(d_15_0))(4(d_31_16))(4(d_47_32))(4(d_63_48))(4(d_79_64))(4(d_95_80))(4(d_111_96))(4(d_127_112)))(_sens(0)(2)(3))(_read(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~15(3 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var(_ext mips.op_package.OP_NOP(3 OP_NOP)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~152(3 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var(_ext mips.op_package.OP_SLHI(3 OP_SLHI)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~154(3 ~STD_LOGIC_VECTOR{3~downto~0}~154)))
		(_var(_ext mips.op_package.OP_AU(3 OP_AU)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~156(3 ~STD_LOGIC_VECTOR{3~downto~0}~156)))
		(_var(_ext mips.op_package.OP_CNTIH(3 OP_CNTIH)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~158(3 ~STD_LOGIC_VECTOR{3~downto~0}~158)))
		(_var(_ext mips.op_package.OP_AHS(3 OP_AHS)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1510(3 ~STD_LOGIC_VECTOR{3~downto~0}~1510)))
		(_var(_ext mips.op_package.OP_AND(3 OP_AND)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1512(3 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var(_ext mips.op_package.OP_BCW(3 OP_BCW)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1514(3 ~STD_LOGIC_VECTOR{3~downto~0}~1514)))
		(_var(_ext mips.op_package.OP_MAXWS(3 OP_MAXWS)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1516(3 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var(_ext mips.op_package.OP_MINWS(3 OP_MINWS)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1518(3 ~STD_LOGIC_VECTOR{3~downto~0}~1518)))
		(_var(_ext mips.op_package.OP_MLHU(3 OP_MLHU)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1520(3 ~STD_LOGIC_VECTOR{3~downto~0}~1520)))
		(_var(_ext mips.op_package.OP_MLHCU(3 OP_MLHCU)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1522(3 ~STD_LOGIC_VECTOR{3~downto~0}~1522)))
		(_var(_ext mips.op_package.OP_OR(3 OP_OR)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1524(3 ~STD_LOGIC_VECTOR{3~downto~0}~1524)))
		(_var(_ext mips.op_package.OP_CLZH(3 OP_CLZH)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1526(3 ~STD_LOGIC_VECTOR{3~downto~0}~1526)))
		(_var(_ext mips.op_package.OP_RLH(3 OP_RLH)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1528(3 ~STD_LOGIC_VECTOR{3~downto~0}~1528)))
		(_var(_ext mips.op_package.OP_SFWU(3 OP_SFWU)))
		(_type(_ext mips.op_package.STD_LOGIC_VECTOR{3~downto~0}~1530(3 ~STD_LOGIC_VECTOR{3~downto~0}~1530)))
		(_var(_ext mips.op_package.OP_SFHS(3 OP_SFHS)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(.(op_package)))
	(_model . R3_instruction 3 -1)
)
V 000044 55 3846          1729796263775 CLZ
(_unit VHDL(clz 0 26(clz 0 34))
	(_version vf5)
	(_time 1729796263776 2024.10.24 14:57:43)
	(_source(\../src/CLZ.vhd\))
	(_parameters tan)
	(_code 8f808d818ad98a99dd89ccd48f898c89dc88de898c)
	(_ent
		(_time 1729745559479)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 28(_array -1((_dto i 127 i 0)))))
		(_port(_int input_hw 0 0 28(_ent(_in))))
		(_port(_int output_count 0 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int input_hw_index7 1 0 35(_arch(_uni))))
		(_sig(_int input_hw_index6 1 0 36(_arch(_uni))))
		(_sig(_int input_hw_index5 1 0 37(_arch(_uni))))
		(_sig(_int input_hw_index4 1 0 38(_arch(_uni))))
		(_sig(_int input_hw_index3 1 0 39(_arch(_uni))))
		(_sig(_int input_hw_index2 1 0 40(_arch(_uni))))
		(_sig(_int input_hw_index1 1 0 41(_arch(_uni))))
		(_sig(_int input_hw_index0 1 0 42(_arch(_uni))))
		(_sig(_int count_index7 1 0 44(_arch(_uni))))
		(_sig(_int count_index6 1 0 45(_arch(_uni))))
		(_sig(_int count_index5 1 0 46(_arch(_uni))))
		(_sig(_int count_index4 1 0 47(_arch(_uni))))
		(_sig(_int count_index3 1 0 48(_arch(_uni))))
		(_sig(_int count_index2 1 0 49(_arch(_uni))))
		(_sig(_int count_index1 1 0 50(_arch(_uni))))
		(_sig(_int count_index0 1 0 51(_arch(_uni))))
		(_var(_int count_zeros -2 0 67(_prcs 9((i 0)))))
		(_var(_int count_zeros -2 0 81(_prcs 10((i 0)))))
		(_var(_int count_zeros -2 0 95(_prcs 11((i 0)))))
		(_var(_int count_zeros -2 0 110(_prcs 12((i 0)))))
		(_var(_int count_zeros -2 0 125(_prcs 13((i 0)))))
		(_var(_int count_zeros -2 0 140(_prcs 14((i 0)))))
		(_var(_int count_zeros -2 0 155(_prcs 15((i 0)))))
		(_var(_int count_zeros -2 0 170(_prcs 16((i 0)))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((input_hw_index7)(input_hw(d_127_112))))(_trgt(2))(_sens(0(d_127_112))))))
			(line__56(_arch 1 0 56(_assignment(_alias((input_hw_index6)(input_hw(d_111_96))))(_trgt(3))(_sens(0(d_111_96))))))
			(line__57(_arch 2 0 57(_assignment(_alias((input_hw_index5)(input_hw(d_95_80))))(_trgt(4))(_sens(0(d_95_80))))))
			(line__58(_arch 3 0 58(_assignment(_alias((input_hw_index4)(input_hw(d_79_64))))(_trgt(5))(_sens(0(d_79_64))))))
			(line__59(_arch 4 0 59(_assignment(_alias((input_hw_index3)(input_hw(d_63_48))))(_trgt(6))(_sens(0(d_63_48))))))
			(line__60(_arch 5 0 60(_assignment(_alias((input_hw_index2)(input_hw(d_47_32))))(_trgt(7))(_sens(0(d_47_32))))))
			(line__61(_arch 6 0 61(_assignment(_alias((input_hw_index1)(input_hw(d_31_16))))(_trgt(8))(_sens(0(d_31_16))))))
			(line__62(_arch 7 0 62(_assignment(_alias((input_hw_index0)(input_hw(d_15_0))))(_trgt(9))(_sens(0(d_15_0))))))
			(line__64(_arch 8 0 64(_assignment(_alias((output_count)(count_index7)(count_index6)(count_index5)(count_index4)(count_index3)(count_index2)(count_index1)(count_index0)))(_trgt(1))(_sens(10)(11)(12)(13)(14)(15)(16)(17)))))
			(line__66(_arch 9 0 66(_prcs(_simple)(_trgt(10))(_sens(2))(_mon))))
			(line__80(_arch 10 0 80(_prcs(_simple)(_trgt(11))(_sens(3))(_mon))))
			(line__94(_arch 11 0 94(_prcs(_simple)(_trgt(12))(_sens(4))(_mon))))
			(line__109(_arch 12 0 109(_prcs(_simple)(_trgt(13))(_sens(5))(_mon))))
			(line__124(_arch 13 0 124(_prcs(_simple)(_trgt(14))(_sens(6))(_mon))))
			(line__139(_arch 14 0 139(_prcs(_simple)(_trgt(15))(_sens(7))(_mon))))
			(line__154(_arch 15 0 154(_prcs(_simple)(_trgt(16))(_sens(8))(_mon))))
			(line__169(_arch 16 0 169(_prcs(_simple)(_trgt(17))(_sens(9))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . CLZ 17 -1)
)
V 000044 55 5087          1729796263823 AHS
(_unit VHDL(ahs 0 25(ahs 0 35))
	(_version vf5)
	(_time 1729796263824 2024.10.24 14:57:43)
	(_source(\../src/AHS.vhd\))
	(_parameters tan)
	(_code beb1beeae3e8e9a8b6b8a6e5ecb8bfb8b6b9bdb8bf)
	(_ent
		(_time 1729745777604)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 27(_array -1((_dto i 127 i 0)))))
		(_port(_int a_input 0 0 27(_ent(_in))))
		(_port(_int b_input 0 0 29(_ent(_in))))
		(_port(_int result_output 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 36(_array -1((_dto i 31 i 0)))))
		(_sig(_int a_long_index7 1 0 36(_arch(_uni))))
		(_sig(_int a_long_index6 1 0 37(_arch(_uni))))
		(_sig(_int a_long_index5 1 0 38(_arch(_uni))))
		(_sig(_int a_long_index4 1 0 39(_arch(_uni))))
		(_sig(_int a_long_index3 1 0 40(_arch(_uni))))
		(_sig(_int a_long_index2 1 0 41(_arch(_uni))))
		(_sig(_int a_long_index1 1 0 42(_arch(_uni))))
		(_sig(_int a_long_index0 1 0 43(_arch(_uni))))
		(_sig(_int b_long_index7 1 0 45(_arch(_uni))))
		(_sig(_int b_long_index6 1 0 46(_arch(_uni))))
		(_sig(_int b_long_index5 1 0 47(_arch(_uni))))
		(_sig(_int b_long_index4 1 0 48(_arch(_uni))))
		(_sig(_int b_long_index3 1 0 49(_arch(_uni))))
		(_sig(_int b_long_index2 1 0 50(_arch(_uni))))
		(_sig(_int b_long_index1 1 0 51(_arch(_uni))))
		(_sig(_int b_long_index0 1 0 52(_arch(_uni))))
		(_sig(_int result_long_index7 1 0 54(_arch(_uni))))
		(_sig(_int result_long_index6 1 0 55(_arch(_uni))))
		(_sig(_int result_long_index5 1 0 56(_arch(_uni))))
		(_sig(_int result_long_index4 1 0 57(_arch(_uni))))
		(_sig(_int result_long_index3 1 0 58(_arch(_uni))))
		(_sig(_int result_long_index2 1 0 59(_arch(_uni))))
		(_sig(_int result_long_index1 1 0 60(_arch(_uni))))
		(_sig(_int result_long_index0 1 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_index7 2 0 63(_arch(_uni))))
		(_sig(_int result_index6 2 0 64(_arch(_uni))))
		(_sig(_int result_index5 2 0 65(_arch(_uni))))
		(_sig(_int result_index4 2 0 66(_arch(_uni))))
		(_sig(_int result_index3 2 0 67(_arch(_uni))))
		(_sig(_int result_index2 2 0 68(_arch(_uni))))
		(_sig(_int result_index1 2 0 69(_arch(_uni))))
		(_sig(_int result_index0 2 0 70(_arch(_uni))))
		(_cnst(_int MAX -2 0 72(_arch((i 32767)))))
		(_cnst(_int MIN -2 0 73(_arch((i -32768)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 74(_array -1((_dto i 31 i 0)))))
		(_cnst(_int MAX_result 3 0 74(_arch(_string \"00000000000000000111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 75(_array -1((_dto i 31 i 0)))))
		(_cnst(_int MIN_result 4 0 75(_arch(_string \"00000000000000001000000000000000"\))))
		(_prcs
			(line__77(_arch 0 0 77(_assignment(_trgt(3))(_sens(0(d_127_112))))))
			(line__78(_arch 1 0 78(_assignment(_trgt(4))(_sens(0(d_111_96))))))
			(line__79(_arch 2 0 79(_assignment(_trgt(5))(_sens(0(d_95_80))))))
			(line__80(_arch 3 0 80(_assignment(_trgt(6))(_sens(0(d_79_64))))))
			(line__81(_arch 4 0 81(_assignment(_trgt(7))(_sens(0(d_63_48))))))
			(line__82(_arch 5 0 82(_assignment(_trgt(8))(_sens(0(d_47_32))))))
			(line__83(_arch 6 0 83(_assignment(_trgt(9))(_sens(0(d_31_16))))))
			(line__84(_arch 7 0 84(_assignment(_trgt(10))(_sens(0(d_15_0))))))
			(line__86(_arch 8 0 86(_assignment(_trgt(11))(_sens(1(d_127_112))))))
			(line__87(_arch 9 0 87(_assignment(_trgt(12))(_sens(1(d_111_96))))))
			(line__88(_arch 10 0 88(_assignment(_trgt(13))(_sens(1(d_95_80))))))
			(line__89(_arch 11 0 89(_assignment(_trgt(14))(_sens(1(d_79_64))))))
			(line__90(_arch 12 0 90(_assignment(_trgt(15))(_sens(1(d_63_48))))))
			(line__91(_arch 13 0 91(_assignment(_trgt(16))(_sens(1(d_47_32))))))
			(line__92(_arch 14 0 92(_assignment(_trgt(17))(_sens(1(d_31_16))))))
			(line__93(_arch 15 0 93(_assignment(_trgt(18))(_sens(1(d_15_0))))))
			(line__95(_arch 16 0 95(_assignment(_trgt(19))(_sens(3)(11)))))
			(line__96(_arch 17 0 96(_assignment(_trgt(20))(_sens(4)(12)))))
			(line__97(_arch 18 0 97(_assignment(_trgt(21))(_sens(5)(13)))))
			(line__98(_arch 19 0 98(_assignment(_trgt(22))(_sens(6)(14)))))
			(line__99(_arch 20 0 99(_assignment(_trgt(23))(_sens(7)(15)))))
			(line__100(_arch 21 0 100(_assignment(_trgt(24))(_sens(8)(16)))))
			(line__101(_arch 22 0 101(_assignment(_trgt(25))(_sens(9)(17)))))
			(line__102(_arch 23 0 102(_assignment(_trgt(26))(_sens(10)(18)))))
			(line__104(_arch 24 0 104(_prcs(_simple)(_trgt(2)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_sens(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_SIGNED(2 UNRESOLVED_SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . AHS 25 -1)
)
V 000046 55 3916          1729796263867 CNT1H
(_unit VHDL(cnt1h 0 25(cnt1h 0 32))
	(_version vf5)
	(_time 1729796263868 2024.10.24 14:57:43)
	(_source(\../src/CNT1H.vhd\))
	(_parameters tan)
	(_code ede2efbeecbbbdfee4eaf5b7bfebb8eae9eeecebe5)
	(_ent
		(_time 1729745559524)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 27(_array -1((_dto i 127 i 0)))))
		(_port(_int input_hw 0 0 27(_ent(_in))))
		(_port(_int output_count 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int input_hw_index7 1 0 33(_arch(_uni))))
		(_sig(_int input_hw_index6 1 0 34(_arch(_uni))))
		(_sig(_int input_hw_index5 1 0 35(_arch(_uni))))
		(_sig(_int input_hw_index4 1 0 36(_arch(_uni))))
		(_sig(_int input_hw_index3 1 0 37(_arch(_uni))))
		(_sig(_int input_hw_index2 1 0 38(_arch(_uni))))
		(_sig(_int input_hw_index1 1 0 39(_arch(_uni))))
		(_sig(_int input_hw_index0 1 0 40(_arch(_uni))))
		(_sig(_int output_count_index7 1 0 41(_arch(_uni))))
		(_sig(_int output_count_index6 1 0 42(_arch(_uni))))
		(_sig(_int output_count_index5 1 0 43(_arch(_uni))))
		(_sig(_int output_count_index4 1 0 44(_arch(_uni))))
		(_sig(_int output_count_index3 1 0 45(_arch(_uni))))
		(_sig(_int output_count_index2 1 0 46(_arch(_uni))))
		(_sig(_int output_count_index1 1 0 47(_arch(_uni))))
		(_sig(_int output_count_index0 1 0 48(_arch(_uni))))
		(_var(_int count -2 0 60(_prcs 8((i 0)))))
		(_var(_int count -2 0 71(_prcs 9((i 0)))))
		(_var(_int count -2 0 82(_prcs 10((i 0)))))
		(_var(_int count -2 0 93(_prcs 11((i 0)))))
		(_var(_int count -2 0 104(_prcs 12((i 0)))))
		(_var(_int count -2 0 115(_prcs 13((i 0)))))
		(_var(_int count -2 0 126(_prcs 14((i 0)))))
		(_var(_int count -2 0 137(_prcs 15((i 0)))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((input_hw_index7)(input_hw(d_127_112))))(_trgt(2))(_sens(0(d_127_112))))))
			(line__51(_arch 1 0 51(_assignment(_alias((input_hw_index6)(input_hw(d_111_96))))(_trgt(3))(_sens(0(d_111_96))))))
			(line__52(_arch 2 0 52(_assignment(_alias((input_hw_index5)(input_hw(d_95_80))))(_trgt(4))(_sens(0(d_95_80))))))
			(line__53(_arch 3 0 53(_assignment(_alias((input_hw_index4)(input_hw(d_79_64))))(_trgt(5))(_sens(0(d_79_64))))))
			(line__54(_arch 4 0 54(_assignment(_alias((input_hw_index3)(input_hw(d_63_48))))(_trgt(6))(_sens(0(d_63_48))))))
			(line__55(_arch 5 0 55(_assignment(_alias((input_hw_index2)(input_hw(d_47_32))))(_trgt(7))(_sens(0(d_47_32))))))
			(line__56(_arch 6 0 56(_assignment(_alias((input_hw_index1)(input_hw(d_31_16))))(_trgt(8))(_sens(0(d_31_16))))))
			(line__57(_arch 7 0 57(_assignment(_alias((input_hw_index0)(input_hw(d_15_0))))(_trgt(9))(_sens(0(d_15_0))))))
			(line__59(_arch 8 0 59(_prcs(_simple)(_trgt(10))(_sens(2))(_mon))))
			(line__70(_arch 9 0 70(_prcs(_simple)(_trgt(11))(_sens(3))(_mon))))
			(line__81(_arch 10 0 81(_prcs(_simple)(_trgt(12))(_sens(4))(_mon))))
			(line__92(_arch 11 0 92(_prcs(_simple)(_trgt(13))(_sens(5))(_mon))))
			(line__103(_arch 12 0 103(_prcs(_simple)(_trgt(14))(_sens(6))(_mon))))
			(line__114(_arch 13 0 114(_prcs(_simple)(_trgt(15))(_sens(7))(_mon))))
			(line__125(_arch 14 0 125(_prcs(_simple)(_trgt(16))(_sens(8))(_mon))))
			(line__136(_arch 15 0 136(_prcs(_simple)(_trgt(17))(_sens(9))(_mon))))
			(line__147(_arch 16 0 147(_assignment(_alias((output_count)(output_count_index7)(output_count_index6)(output_count_index5)(output_count_index4)(output_count_index3)(output_count_index2)(output_count_index1)(output_count_index0)))(_trgt(1))(_sens(10)(11)(12)(13)(14)(15)(16)(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . CNT1H 17 -1)
)
V 000045 55 5085          1729796263916 SFHS
(_unit VHDL(sfhs 0 24(sfhs 0 32))
	(_version vf5)
	(_time 1729796263917 2024.10.24 14:57:43)
	(_source(\../src/SFHS.vhd\))
	(_parameters tan)
	(_code 1c121d1b494b400b174e0f464b1a141b1f1b1f1a1a)
	(_ent
		(_time 1729745559529)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 26(_array -1((_dto i 127 i 0)))))
		(_port(_int input_a 0 0 26(_ent(_in))))
		(_port(_int input_b 0 0 27(_ent(_in))))
		(_port(_int output_result 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int a_long_index7 1 0 33(_arch(_uni))))
		(_sig(_int a_long_index6 1 0 34(_arch(_uni))))
		(_sig(_int a_long_index5 1 0 35(_arch(_uni))))
		(_sig(_int a_long_index4 1 0 36(_arch(_uni))))
		(_sig(_int a_long_index3 1 0 37(_arch(_uni))))
		(_sig(_int a_long_index2 1 0 38(_arch(_uni))))
		(_sig(_int a_long_index1 1 0 39(_arch(_uni))))
		(_sig(_int a_long_index0 1 0 40(_arch(_uni))))
		(_sig(_int b_long_index7 1 0 42(_arch(_uni))))
		(_sig(_int b_long_index6 1 0 43(_arch(_uni))))
		(_sig(_int b_long_index5 1 0 44(_arch(_uni))))
		(_sig(_int b_long_index4 1 0 45(_arch(_uni))))
		(_sig(_int b_long_index3 1 0 46(_arch(_uni))))
		(_sig(_int b_long_index2 1 0 47(_arch(_uni))))
		(_sig(_int b_long_index1 1 0 48(_arch(_uni))))
		(_sig(_int b_long_index0 1 0 49(_arch(_uni))))
		(_sig(_int result_long_index7 1 0 51(_arch(_uni))))
		(_sig(_int result_long_index6 1 0 52(_arch(_uni))))
		(_sig(_int result_long_index5 1 0 53(_arch(_uni))))
		(_sig(_int result_long_index4 1 0 54(_arch(_uni))))
		(_sig(_int result_long_index3 1 0 55(_arch(_uni))))
		(_sig(_int result_long_index2 1 0 56(_arch(_uni))))
		(_sig(_int result_long_index1 1 0 57(_arch(_uni))))
		(_sig(_int result_long_index0 1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_index7 2 0 60(_arch(_uni))))
		(_sig(_int result_index6 2 0 61(_arch(_uni))))
		(_sig(_int result_index5 2 0 62(_arch(_uni))))
		(_sig(_int result_index4 2 0 63(_arch(_uni))))
		(_sig(_int result_index3 2 0 64(_arch(_uni))))
		(_sig(_int result_index2 2 0 65(_arch(_uni))))
		(_sig(_int result_index1 2 0 66(_arch(_uni))))
		(_sig(_int result_index0 2 0 67(_arch(_uni))))
		(_cnst(_int MAX -2 0 69(_arch((i 32767)))))
		(_cnst(_int MIN -2 0 70(_arch((i -32768)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 71(_array -1((_dto i 31 i 0)))))
		(_cnst(_int MAX_result 3 0 71(_arch(_string \"00000000000000000111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 72(_array -1((_dto i 31 i 0)))))
		(_cnst(_int MIN_result 4 0 72(_arch(_string \"00000000000000001000000000000000"\))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment(_trgt(3))(_sens(0(d_127_112))))))
			(line__75(_arch 1 0 75(_assignment(_trgt(4))(_sens(0(d_111_96))))))
			(line__76(_arch 2 0 76(_assignment(_trgt(5))(_sens(0(d_95_80))))))
			(line__77(_arch 3 0 77(_assignment(_trgt(6))(_sens(0(d_79_64))))))
			(line__78(_arch 4 0 78(_assignment(_trgt(7))(_sens(0(d_63_48))))))
			(line__79(_arch 5 0 79(_assignment(_trgt(8))(_sens(0(d_47_32))))))
			(line__80(_arch 6 0 80(_assignment(_trgt(9))(_sens(0(d_31_16))))))
			(line__81(_arch 7 0 81(_assignment(_trgt(10))(_sens(0(d_15_0))))))
			(line__83(_arch 8 0 83(_assignment(_trgt(11))(_sens(1(d_127_112))))))
			(line__84(_arch 9 0 84(_assignment(_trgt(12))(_sens(1(d_111_96))))))
			(line__85(_arch 10 0 85(_assignment(_trgt(13))(_sens(1(d_95_80))))))
			(line__86(_arch 11 0 86(_assignment(_trgt(14))(_sens(1(d_79_64))))))
			(line__87(_arch 12 0 87(_assignment(_trgt(15))(_sens(1(d_63_48))))))
			(line__88(_arch 13 0 88(_assignment(_trgt(16))(_sens(1(d_47_32))))))
			(line__89(_arch 14 0 89(_assignment(_trgt(17))(_sens(1(d_31_16))))))
			(line__90(_arch 15 0 90(_assignment(_trgt(18))(_sens(1(d_15_0))))))
			(line__92(_arch 16 0 92(_assignment(_trgt(19))(_sens(3)(11)))))
			(line__93(_arch 17 0 93(_assignment(_trgt(20))(_sens(4)(12)))))
			(line__94(_arch 18 0 94(_assignment(_trgt(21))(_sens(5)(13)))))
			(line__95(_arch 19 0 95(_assignment(_trgt(22))(_sens(6)(14)))))
			(line__96(_arch 20 0 96(_assignment(_trgt(23))(_sens(7)(15)))))
			(line__97(_arch 21 0 97(_assignment(_trgt(24))(_sens(8)(16)))))
			(line__98(_arch 22 0 98(_assignment(_trgt(25))(_sens(9)(17)))))
			(line__99(_arch 23 0 99(_assignment(_trgt(26))(_sens(10)(18)))))
			(line__101(_arch 24 0 101(_prcs(_simple)(_trgt(2)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_sens(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_SIGNED(2 UNRESOLVED_SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . SFHS 25 -1)
)
V 000046 55 2725          1729796263961 MAXWS
(_unit VHDL(maxws 0 24(maxws 0 32))
	(_version vf5)
	(_time 1729796263962 2024.10.24 14:57:43)
	(_source(\../src/MAXWS.vhd\))
	(_parameters tan)
	(_code 4b441d49181d175c481f58114e4d4a4c434c4c4c48)
	(_ent
		(_time 1729745967250)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 26(_array -1((_dto i 127 i 0)))))
		(_port(_int input_a 0 0 26(_ent(_in))))
		(_port(_int input_b 0 0 27(_ent(_in))))
		(_port(_int output_result 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int a_w_index3 1 0 33(_arch(_uni))))
		(_sig(_int a_w_index2 1 0 34(_arch(_uni))))
		(_sig(_int a_w_index1 1 0 35(_arch(_uni))))
		(_sig(_int a_w_index0 1 0 36(_arch(_uni))))
		(_sig(_int b_w_index3 1 0 38(_arch(_uni))))
		(_sig(_int b_w_index2 1 0 39(_arch(_uni))))
		(_sig(_int b_w_index1 1 0 40(_arch(_uni))))
		(_sig(_int b_w_index0 1 0 41(_arch(_uni))))
		(_sig(_int result_w_index3 1 0 43(_arch(_uni))))
		(_sig(_int result_w_index2 1 0 44(_arch(_uni))))
		(_sig(_int result_w_index1 1 0 45(_arch(_uni))))
		(_sig(_int result_w_index0 1 0 46(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_alias((a_w_index3)(input_a(d_127_96))))(_trgt(3))(_sens(0(d_127_96))))))
			(line__50(_arch 1 0 50(_assignment(_alias((a_w_index2)(input_a(d_95_64))))(_trgt(4))(_sens(0(d_95_64))))))
			(line__51(_arch 2 0 51(_assignment(_alias((a_w_index1)(input_a(d_63_32))))(_trgt(5))(_sens(0(d_63_32))))))
			(line__52(_arch 3 0 52(_assignment(_alias((a_w_index0)(input_a(d_31_0))))(_trgt(6))(_sens(0(d_31_0))))))
			(line__54(_arch 4 0 54(_assignment(_alias((b_w_index3)(input_b(d_127_96))))(_trgt(7))(_sens(1(d_127_96))))))
			(line__55(_arch 5 0 55(_assignment(_alias((b_w_index2)(input_b(d_95_64))))(_trgt(8))(_sens(1(d_95_64))))))
			(line__56(_arch 6 0 56(_assignment(_alias((b_w_index1)(input_b(d_63_32))))(_trgt(9))(_sens(1(d_63_32))))))
			(line__57(_arch 7 0 57(_assignment(_alias((b_w_index0)(input_b(d_31_0))))(_trgt(10))(_sens(1(d_31_0))))))
			(line__59(_arch 8 0 59(_assignment(_alias((output_result)(result_w_index3)(result_w_index2)(result_w_index1)(result_w_index0)))(_trgt(2))(_sens(11)(12)(13)(14)))))
			(line__61(_arch 9 0 61(_prcs(_simple)(_trgt(11))(_sens(3)(7))(_mon))))
			(line__70(_arch 10 0 70(_prcs(_simple)(_trgt(12))(_sens(4)(8))(_mon))))
			(line__79(_arch 11 0 79(_prcs(_simple)(_trgt(13))(_sens(5)(9))(_mon))))
			(line__88(_arch 12 0 88(_prcs(_simple)(_trgt(14))(_sens(6)(10))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . MAXWS 13 -1)
)
V 000046 55 2725          1729796263996 MINWS
(_unit VHDL(minws 0 24(minws 0 32))
	(_version vf5)
	(_time 1729796263997 2024.10.24 14:57:43)
	(_source(\../src/MINWS.vhd\))
	(_parameters tan)
	(_code 6a653c6a323d6b7d693f79306f6c636c3f6d6d6d69)
	(_ent
		(_time 1729745973554)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 26(_array -1((_dto i 127 i 0)))))
		(_port(_int input_a 0 0 26(_ent(_in))))
		(_port(_int input_b 0 0 27(_ent(_in))))
		(_port(_int output_result 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int a_w_index3 1 0 33(_arch(_uni))))
		(_sig(_int a_w_index2 1 0 34(_arch(_uni))))
		(_sig(_int a_w_index1 1 0 35(_arch(_uni))))
		(_sig(_int a_w_index0 1 0 36(_arch(_uni))))
		(_sig(_int b_w_index3 1 0 38(_arch(_uni))))
		(_sig(_int b_w_index2 1 0 39(_arch(_uni))))
		(_sig(_int b_w_index1 1 0 40(_arch(_uni))))
		(_sig(_int b_w_index0 1 0 41(_arch(_uni))))
		(_sig(_int result_w_index3 1 0 43(_arch(_uni))))
		(_sig(_int result_w_index2 1 0 44(_arch(_uni))))
		(_sig(_int result_w_index1 1 0 45(_arch(_uni))))
		(_sig(_int result_w_index0 1 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((a_w_index3)(input_a(d_127_96))))(_trgt(3))(_sens(0(d_127_96))))))
			(line__49(_arch 1 0 49(_assignment(_alias((a_w_index2)(input_a(d_95_64))))(_trgt(4))(_sens(0(d_95_64))))))
			(line__50(_arch 2 0 50(_assignment(_alias((a_w_index1)(input_a(d_63_32))))(_trgt(5))(_sens(0(d_63_32))))))
			(line__51(_arch 3 0 51(_assignment(_alias((a_w_index0)(input_a(d_31_0))))(_trgt(6))(_sens(0(d_31_0))))))
			(line__53(_arch 4 0 53(_assignment(_alias((b_w_index3)(input_b(d_127_96))))(_trgt(7))(_sens(1(d_127_96))))))
			(line__54(_arch 5 0 54(_assignment(_alias((b_w_index2)(input_b(d_95_64))))(_trgt(8))(_sens(1(d_95_64))))))
			(line__55(_arch 6 0 55(_assignment(_alias((b_w_index1)(input_b(d_63_32))))(_trgt(9))(_sens(1(d_63_32))))))
			(line__56(_arch 7 0 56(_assignment(_alias((b_w_index0)(input_b(d_31_0))))(_trgt(10))(_sens(1(d_31_0))))))
			(line__58(_arch 8 0 58(_assignment(_alias((output_result)(result_w_index3)(result_w_index2)(result_w_index1)(result_w_index0)))(_trgt(2))(_sens(11)(12)(13)(14)))))
			(line__60(_arch 9 0 60(_prcs(_simple)(_trgt(11))(_sens(3)(7))(_mon))))
			(line__69(_arch 10 0 69(_prcs(_simple)(_trgt(12))(_sens(4)(8))(_mon))))
			(line__78(_arch 11 0 78(_prcs(_simple)(_trgt(13))(_sens(5)(9))(_mon))))
			(line__87(_arch 12 0 87(_prcs(_simple)(_trgt(14))(_sens(6)(10))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . MINWS 13 -1)
)
V 000046 55 2606          1729796264044 MLHCU
(_unit VHDL(mlhcu 0 24(mlhcu 0 32))
	(_version vf5)
	(_time 1729796264045 2024.10.24 14:57:44)
	(_source(\../src/MLHCU.vhd\))
	(_parameters tan)
	(_code 9996cf96c3cec58f98998cc39c9fca9f919f9a9e9c)
	(_ent
		(_time 1729745982982)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 26(_array -1((_dto i 127 i 0)))))
		(_port(_int input_a 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 27(_array -1((_dto i 4 i 0)))))
		(_port(_int input_const 1 0 27(_ent(_in))))
		(_port(_int output_result 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int a_w_low_index3 2 0 33(_arch(_uni))))
		(_sig(_int a_w_low_index2 2 0 34(_arch(_uni))))
		(_sig(_int a_w_low_index1 2 0 35(_arch(_uni))))
		(_sig(_int a_w_low_index0 2 0 36(_arch(_uni))))
		(_sig(_int const_hw 2 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_w_index3 3 0 40(_arch(_uni))))
		(_sig(_int result_w_index2 3 0 41(_arch(_uni))))
		(_sig(_int result_w_index1 3 0 42(_arch(_uni))))
		(_sig(_int result_w_index0 3 0 43(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((a_w_low_index3)(input_a(d_111_96))))(_trgt(3))(_sens(0(d_111_96))))))
			(line__46(_arch 1 0 46(_assignment(_alias((a_w_low_index2)(input_a(d_79_64))))(_trgt(4))(_sens(0(d_79_64))))))
			(line__47(_arch 2 0 47(_assignment(_alias((a_w_low_index1)(input_a(d_47_32))))(_trgt(5))(_sens(0(d_47_32))))))
			(line__48(_arch 3 0 48(_assignment(_alias((a_w_low_index0)(input_a(d_15_0))))(_trgt(6))(_sens(0(d_15_0))))))
			(line__50(_arch 4 0 50(_assignment(_trgt(7))(_sens(1)))))
			(line__52(_arch 5 0 52(_assignment(_trgt(8))(_sens(3)(7)))))
			(line__53(_arch 6 0 53(_assignment(_trgt(9))(_sens(4)(7)))))
			(line__54(_arch 7 0 54(_assignment(_trgt(10))(_sens(5)(7)))))
			(line__55(_arch 8 0 55(_assignment(_trgt(11))(_sens(6)(7)))))
			(line__57(_arch 9 0 57(_assignment(_alias((output_result)(result_w_index3)(result_w_index2)(result_w_index1)(result_w_index0)))(_trgt(2))(_sens(8)(9)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 131586)
	)
	(_model . MLHCU 10 -1)
)
V 000044 55 4963          1729796264079 RLH
(_unit VHDL(rlh 0 24(rlh 0 32))
	(_version vf5)
	(_time 1729796264080 2024.10.24 14:57:44)
	(_source(\../src/RLH.vhd\))
	(_parameters tan)
	(_code c8c6c89d939f94dfcecb8b9291cfcace9bcec0cfca)
	(_ent
		(_time 1729745982990)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 26(_array -1((_dto i 127 i 0)))))
		(_port(_int input_a 0 0 26(_ent(_in))))
		(_port(_int input_b 0 0 27(_ent(_in))))
		(_port(_int output_result 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int a_hw_index7 1 0 33(_arch(_uni))))
		(_sig(_int a_hw_index6 1 0 34(_arch(_uni))))
		(_sig(_int a_hw_index5 1 0 35(_arch(_uni))))
		(_sig(_int a_hw_index4 1 0 36(_arch(_uni))))
		(_sig(_int a_hw_index3 1 0 37(_arch(_uni))))
		(_sig(_int a_hw_index2 1 0 38(_arch(_uni))))
		(_sig(_int a_hw_index1 1 0 39(_arch(_uni))))
		(_sig(_int a_hw_index0 1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int b_shamt_index7 2 0 42(_arch(_uni))))
		(_sig(_int b_shamt_index6 2 0 43(_arch(_uni))))
		(_sig(_int b_shamt_index5 2 0 44(_arch(_uni))))
		(_sig(_int b_shamt_index4 2 0 45(_arch(_uni))))
		(_sig(_int b_shamt_index3 2 0 46(_arch(_uni))))
		(_sig(_int b_shamt_index2 2 0 47(_arch(_uni))))
		(_sig(_int b_shamt_index1 2 0 48(_arch(_uni))))
		(_sig(_int b_shamt_index0 2 0 49(_arch(_uni))))
		(_sig(_int result_hw_index7 1 0 51(_arch(_uni))))
		(_sig(_int result_hw_index6 1 0 52(_arch(_uni))))
		(_sig(_int result_hw_index5 1 0 53(_arch(_uni))))
		(_sig(_int result_hw_index4 1 0 54(_arch(_uni))))
		(_sig(_int result_hw_index3 1 0 55(_arch(_uni))))
		(_sig(_int result_hw_index2 1 0 56(_arch(_uni))))
		(_sig(_int result_hw_index1 1 0 57(_arch(_uni))))
		(_sig(_int result_hw_index0 1 0 58(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_alias((a_hw_index7)(input_a(d_127_112))))(_trgt(3))(_sens(0(d_127_112))))))
			(line__61(_arch 1 0 61(_assignment(_alias((a_hw_index6)(input_a(d_111_96))))(_trgt(4))(_sens(0(d_111_96))))))
			(line__62(_arch 2 0 62(_assignment(_alias((a_hw_index5)(input_a(d_95_80))))(_trgt(5))(_sens(0(d_95_80))))))
			(line__63(_arch 3 0 63(_assignment(_alias((a_hw_index4)(input_a(d_79_64))))(_trgt(6))(_sens(0(d_79_64))))))
			(line__64(_arch 4 0 64(_assignment(_alias((a_hw_index3)(input_a(d_63_48))))(_trgt(7))(_sens(0(d_63_48))))))
			(line__65(_arch 5 0 65(_assignment(_alias((a_hw_index2)(input_a(d_47_32))))(_trgt(8))(_sens(0(d_47_32))))))
			(line__66(_arch 6 0 66(_assignment(_alias((a_hw_index1)(input_a(d_31_16))))(_trgt(9))(_sens(0(d_31_16))))))
			(line__67(_arch 7 0 67(_assignment(_alias((a_hw_index0)(input_a(d_15_0))))(_trgt(10))(_sens(0(d_15_0))))))
			(line__69(_arch 8 0 69(_assignment(_alias((b_shamt_index7)(input_b(d_115_112))))(_trgt(11))(_sens(1(d_115_112))))))
			(line__70(_arch 9 0 70(_assignment(_alias((b_shamt_index6)(input_b(d_99_96))))(_trgt(12))(_sens(1(d_99_96))))))
			(line__71(_arch 10 0 71(_assignment(_alias((b_shamt_index5)(input_b(d_83_80))))(_trgt(13))(_sens(1(d_83_80))))))
			(line__72(_arch 11 0 72(_assignment(_alias((b_shamt_index4)(input_b(d_67_64))))(_trgt(14))(_sens(1(d_67_64))))))
			(line__73(_arch 12 0 73(_assignment(_alias((b_shamt_index3)(input_b(d_51_48))))(_trgt(15))(_sens(1(d_51_48))))))
			(line__74(_arch 13 0 74(_assignment(_alias((b_shamt_index2)(input_b(d_35_32))))(_trgt(16))(_sens(1(d_35_32))))))
			(line__75(_arch 14 0 75(_assignment(_alias((b_shamt_index1)(input_b(d_19_16))))(_trgt(17))(_sens(1(d_19_16))))))
			(line__76(_arch 15 0 76(_assignment(_alias((b_shamt_index0)(input_b(d_3_0))))(_trgt(18))(_sens(1(d_3_0))))))
			(line__78(_arch 16 0 78(_assignment(_trgt(19))(_sens(3)(11))(_mon))))
			(line__79(_arch 17 0 79(_assignment(_trgt(20))(_sens(4)(12))(_mon))))
			(line__80(_arch 18 0 80(_assignment(_trgt(21))(_sens(5)(13))(_mon))))
			(line__81(_arch 19 0 81(_assignment(_trgt(22))(_sens(6)(14))(_mon))))
			(line__82(_arch 20 0 82(_assignment(_trgt(23))(_sens(7)(15))(_mon))))
			(line__83(_arch 21 0 83(_assignment(_trgt(24))(_sens(8)(16))(_mon))))
			(line__84(_arch 22 0 84(_assignment(_trgt(25))(_sens(9)(17))(_mon))))
			(line__85(_arch 23 0 85(_assignment(_trgt(26))(_sens(10)(18))(_mon))))
			(line__87(_arch 24 0 87(_assignment(_alias((output_result)(result_hw_index7)(result_hw_index6)(result_hw_index5)(result_hw_index4)(result_hw_index3)(result_hw_index2)(result_hw_index1)(result_hw_index0)))(_trgt(2))(_sens(19)(20)(21)(22)(23)(24)(25)(26)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . RLH 25 -1)
)
