# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../as_02.srcs/sources_1/new/four_bit_parallel_adder.v" \
"../../../../as_02.srcs/sources_1/new/full_adder.v" \
"../../../../as_02.srcs/sources_1/new/main.v" \
"../../../../as_02.srcs/sources_1/new/three_bit_parallel_adder.v" \
"../../../../as_02.srcs/sim_1/new/as02_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
