Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Jul 19 14:22:19 2023
| Host         : nb running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_control_sets -verbose -file soc_axi_lite_top_control_sets_placed.rpt
| Design       : soc_axi_lite_top
| Device       : xc7a200t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   273 |
|    Minimum number of control sets                        |   273 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   714 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   273 |
| >= 0 to < 4        |    15 |
| >= 4 to < 6        |    23 |
| >= 6 to < 8        |    11 |
| >= 8 to < 10       |    26 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |    10 |
| >= 14 to < 16      |    10 |
| >= 16              |   169 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             739 |          259 |
| No           | No                    | Yes                    |             140 |           46 |
| No           | Yes                   | No                     |             449 |          176 |
| Yes          | No                    | No                     |            2851 |         1425 |
| Yes          | No                    | Yes                    |             100 |           25 |
| Yes          | Yes                   | No                     |            5543 |         2287 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                       |                                                                                                                Enable Signal                                                                                                                |                                                                                                   Set/Reset Signal                                                                                                  | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  u_cpu/sramaxibridge_item/write_count_reg_sub_reg_i_2_n_0 |                                                                                                                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              1 |
|  u_cpu/sramaxibridge_item/FSM_onehot_w_cs_reg_n_0_[1]     |                                                                                                                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              1 |
|  u_cpu/sramaxibridge_item/m_awlen_reg[1]_i_2_n_0          |                                                                                                                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |
|  u_cpu/sramaxibridge_item/Q[0]                            |                                                                                                                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |
|  pll.clk_pll/inst/sys_clk                                 |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  pll.clk_pll/inst/sys_clk                                 |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  pll.clk_pll/inst/cpu_clk                                 |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |
|  pll.clk_pll/inst/cpu_clk                                 |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  pll.clk_pll/inst/cpu_clk                                 |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  pll.clk_pll/inst/cpu_clk                                 |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  pll.clk_pll/inst/sys_clk                                 |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  pll.clk_pll/inst/sys_clk                                 |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                2 |              3 |
|  pll.clk_pll/inst/sys_clk                                 |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  pll.clk_pll/inst/cpu_clk                                 |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/E[0]                                                                                                                                                                | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0                                                                                            |                3 |              4 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/cpu_resetn_reg_rep                                                                                                                                                                               | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |                1 |              4 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c                                                                                                                                                            | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0                                                                                            |                1 |              4 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/dcache_item/index_op_queue/r_cs_reg[3]_0                                                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              4 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/dcache_item/index_op_queue/r_cs_reg[3]_5                                                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              4 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/dcache_item/index_op_queue/r_cs_reg[3]_6                                                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              4 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/dcache_item/tag_queue/E[0]                                                                                                                                                                                           | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |                2 |              4 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/icache_item/tag_queue/rcs_eq_lookup                                                                                                                                                                                  | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |                2 |              4 |
|  pll.clk_pll/inst/sys_clk                                 |                                                                                                                                                                                                                                             | u_confreg/state_count0                                                                                                                                                                                              |                1 |              4 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in                                                    |                                                                                                                                                                                                                     |                1 |              4 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                            | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                1 |              4 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[3]_i_1_n_0                                                                                                                            | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                1 |              4 |
|  pll.clk_pll/inst/sys_clk                                 | sys_resetn                                                                                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              4 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen41_in                                                    |                                                                                                                                                                                                                     |                1 |              4 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                     | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                             |                2 |              4 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/dcache_item/index_op_queue/r_cs_reg[3]                                                                                                                                                                               |                                                                                                                                                                                                                     |                1 |              4 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[5]_i_1__0_n_0                                                                                                                          |                                                                                                                                                                                                                     |                1 |              4 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/IdStage_item/IdSq_item/E[0]                                                                                                                                                                                      | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/line1_now_valid_o0                                                                                                                                                       |                2 |              4 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[96]_rep__0_20                                                                                                                                                                    | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/cpu_resetn_reg_rep__0_22                                                                                                                                                 |                2 |              5 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awburst[1][0]                                                                                                                                                  | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/SR[0]                                                                                                                                        |                2 |              5 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_0[0]                                                                                      |                                                                                                                                                                                                                     |                2 |              5 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[96]_5                                                                                                                                                                            | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |                4 |              5 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                     |                1 |              5 |
|  pll.clk_pll/inst/sys_clk                                 |                                                                                                                                                                                                                                             | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                                         |                4 |              6 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[185]_0                                                                                                                                                                           | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |                2 |              6 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[285]_0                                                                                                                                                                           | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |                2 |              6 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/line1_now_valid_o_reg_2[0]                                                                                                                                                                        | u_cpu/mycpu_cache_item/cpu/ExStageI/Div_item/count[5]_i_1_n_0                                                                                                                                                       |                2 |              6 |
|  pll.clk_pll/inst/sys_clk                                 |                                                                                                                                                                                                                                             | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]_0                                                                                                         |                4 |              6 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[96]_rep_2                                                                                                                                                                        |                                                                                                                                                                                                                     |                3 |              6 |
|  pll.clk_pll/inst/sys_clk                                 | u_confreg/state_count_reg[3]                                                                                                                                                                                                                | u_confreg/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                                               |                4 |              6 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/dcache_item/index_op_queue/queue_tail[2]_i_3__0_0[0]                                                                                                                                                                 | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |                3 |              6 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arvalid_2[0]                                                                                                                                                  | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                                                                                                                       |                2 |              6 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/icache_item/index_op_queue/E[0]                                                                                                                                                                                      | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |                3 |              6 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[286]_1                                                                                                                                                                           | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |                3 |              7 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/p_0_in1_out                                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              8 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |              8 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[96]_rep_0                                                                                                                                                                        | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[99]_1                                                                                                                                                    |                4 |              8 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |
|  pll.clk_pll/inst/sys_clk                                 | u_confreg/write_uart_valid                                                                                                                                                                                                                  | u_confreg/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                                               |                3 |              8 |
|  pll.clk_pll/inst/cpu_clk                                 | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                               | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                3 |              8 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arvalid_0                                                                                                                                                     | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0                                                                                            |                6 |              8 |
|  pll.clk_pll/inst/cpu_clk                                 | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/FSM_sequential_gaxi_full_sm.present_state_reg[1]_0[0]                                                                                                               | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0                                                                                            |                3 |              8 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/E[0]                                                                                                                                                                 | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0                                                                                            |                4 |              8 |
|  pll.clk_pll/inst/cpu_clk                                 |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                3 |              9 |
|  pll.clk_pll/inst/cpu_clk                                 |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  pll.clk_pll/inst/sys_clk                                 |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                3 |              9 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              9 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                3 |              9 |
|  pll.clk_pll/inst/sys_clk                                 |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                3 |              9 |
|  pll.clk_pll/inst/cpu_clk                                 |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                4 |              9 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                  | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                5 |              9 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                  | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                3 |              9 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[96]_rep_1                                                                                                                                                                        | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[99]_2                                                                                                                                                    |                7 |              9 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                  | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                3 |              9 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                  | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                3 |              9 |
|  pll.clk_pll/inst/sys_clk                                 |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                5 |             10 |
|  pll.clk_pll/inst/cpu_clk                                 |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                5 |             10 |
|  pll.clk_pll/inst/sys_clk                                 |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |             10 |
|  pll.clk_pll/inst/cpu_clk                                 |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |
|  pll.clk_pll/inst/cpu_clk                                 |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |             10 |
|  pll.clk_pll/inst/sys_clk                                 |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |             10 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[285]_1[0]                                                                                                                                                                        | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |                4 |             10 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[96]_rep_31                                                                                                                                                                       | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/cpu_resetn_reg_rep__2                                                                                                                                                    |                5 |             10 |
|  pll.clk_pll/inst/sys_clk                                 |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[96]_rep__0_26                                                                                                                                                                    | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |                7 |             12 |
|  pll.clk_pll/inst/cpu_clk                                 | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                3 |             12 |
|  pll.clk_pll/inst/cpu_clk                                 | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/cpu_resetn_reg_rep__0_1                                                                                                                                                                          | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/cpu_resetn_reg_rep__0_0                                                                                                                                                  |                9 |             12 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[98]_0                                                                                                                                                                            | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[99]_3                                                                                                                                                    |                4 |             12 |
|  pll.clk_pll/inst/cpu_clk                                 | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                3 |             12 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                4 |             12 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[150]_11[0]                                                                                                                                                                       | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |                3 |             13 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/E[0]                                                                                                                                                                |                                                                                                                                                                                                                     |                7 |             13 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[96]_rep__0_27                                                                                                                                                                    | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |               10 |             14 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/icache_item/index_op_queue/data_loop[2].data_queue[2][15]_i_1_n_0                                                                                                                                                    | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |                7 |             15 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/icache_item/index_op_queue/data_loop[1].data_queue[1][15]_i_1_n_0                                                                                                                                                    | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |               10 |             15 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/icache_item/index_op_queue/data_loop[0].data_queue[0][15]_i_1_n_0                                                                                                                                                    | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |                8 |             15 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/icache_item/index_op_queue/data_loop[3].data_queue[3][15]_i_1_n_0                                                                                                                                                    | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |                7 |             15 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[98]_rep_8                                                                                                                                                                        | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |               10 |             15 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/icache_item/index_op_queue/data_loop[4].data_queue[4][15]_i_1_n_0                                                                                                                                                    | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |                6 |             15 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/icache_item/index_op_queue/data_loop[5].data_queue[5][15]_i_1_n_0                                                                                                                                                    | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |                7 |             15 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/icache_item/index_op_queue/data_loop[6].data_queue[6][15]_i_1_n_0                                                                                                                                                    | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |                9 |             15 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/icache_item/index_op_queue/data_loop[7].data_queue[7][15]_i_1_n_0                                                                                                                                                    | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |                9 |             15 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/dcache_item/index_op_queue/data_loop[4].data_queue[4][15]_i_1__1_n_0                                                                                                                                                 | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |                9 |             16 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/dcache_item/index_op_queue/data_loop[3].data_queue[3][15]_i_1__1_n_0                                                                                                                                                 | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |                7 |             16 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/dcache_item/index_op_queue/data_loop[2].data_queue[2][15]_i_1__1_n_0                                                                                                                                                 | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |                8 |             16 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/dcache_item/index_op_queue/data_loop[1].data_queue[1][15]_i_1__1_n_0                                                                                                                                                 | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |                7 |             16 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/dcache_item/index_op_queue/data_loop[0].data_queue[0][15]_i_1__1_n_0                                                                                                                                                 | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |                8 |             16 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/dcache_item/index_op_queue/data_loop[5].data_queue[5][15]_i_1__1_n_0                                                                                                                                                 | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |               10 |             16 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/dcache_item/index_op_queue/data_loop[7].data_queue[7][15]_i_1__1_n_0                                                                                                                                                 | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |                9 |             16 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/dcache_item/index_op_queue/data_loop[6].data_queue[6][15]_i_1__1_n_0                                                                                                                                                 | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |                8 |             16 |
|  pll.clk_pll/inst/sys_clk                                 | u_confreg/led_data[15]_i_1_n_0                                                                                                                                                                                                              | u_confreg/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                                               |                9 |             16 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[98]_rep_8                                                                                                                                                                        |                                                                                                                                                                                                                     |               11 |             17 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[96]_rep__0_27                                                                                                                                                                    |                                                                                                                                                                                                                     |               10 |             18 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[149]_4[0]                                                                                                                                                                        | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |                6 |             19 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/icache_item/tag_queue/data_loop[7].data_queue[7][19]_i_1_n_0                                                                                                                                                         | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |               10 |             20 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/icache_item/tag_queue/data_loop[6].data_queue[6][19]_i_1_n_0                                                                                                                                                         | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |                6 |             20 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/icache_item/tag_queue/data_loop[5].data_queue[5][19]_i_1_n_0                                                                                                                                                         | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |                7 |             20 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/icache_item/tag_queue/data_loop[4].data_queue[4][19]_i_1_n_0                                                                                                                                                         | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |                8 |             20 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/icache_item/tag_queue/data_loop[3].data_queue[3][19]_i_1_n_0                                                                                                                                                         | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |                8 |             20 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/icache_item/tag_queue/data_loop[2].data_queue[2][19]_i_1_n_0                                                                                                                                                         | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |               10 |             20 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/icache_item/tag_queue/data_loop[1].data_queue[1][19]_i_1_n_0                                                                                                                                                         | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |                7 |             20 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/icache_item/tag_queue/data_loop[0].data_queue[0][19]_i_1_n_0                                                                                                                                                         | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |                7 |             20 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/dcache_item/tag_queue/data_loop[7].data_queue[7][19]_i_1__0_n_0                                                                                                                                                      | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |                9 |             20 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/dcache_item/tag_queue/data_loop[6].data_queue[6][19]_i_1__0_n_0                                                                                                                                                      | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |                8 |             20 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/dcache_item/tag_queue/data_loop[5].data_queue[5][19]_i_1__0_n_0                                                                                                                                                      | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |                9 |             20 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/dcache_item/tag_queue/data_loop[4].data_queue[4][19]_i_1__0_n_0                                                                                                                                                      | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |                8 |             20 |
|  pll.clk_pll/inst/sys_clk                                 |                                                                                                                                                                                                                                             | u_confreg/step0_count0                                                                                                                                                                                              |                5 |             20 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/dcache_item/tag_queue/data_loop[3].data_queue[3][19]_i_1__0_n_0                                                                                                                                                      | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |               10 |             20 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/dcache_item/tag_queue/data_loop[2].data_queue[2][19]_i_1__0_n_0                                                                                                                                                      | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |                9 |             20 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/dcache_item/tag_queue/data_loop[1].data_queue[1][19]_i_1__0_n_0                                                                                                                                                      | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |               10 |             20 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/dcache_item/tag_queue/data_loop[0].data_queue[0][19]_i_1__0_n_0                                                                                                                                                      | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |               10 |             20 |
|  pll.clk_pll/inst/sys_clk                                 |                                                                                                                                                                                                                                             | u_confreg/step1_count0                                                                                                                                                                                              |                5 |             20 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[96]_rep__0_26                                                                                                                                                                    |                                                                                                                                                                                                                     |               15 |             20 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[98]_0                                                                                                                                                                            |                                                                                                                                                                                                                     |               13 |             20 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/cpu_resetn_reg_rep__0_1                                                                                                                                                                          |                                                                                                                                                                                                                     |               15 |             20 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[150]_13[0]                                                                                                                                                                       | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |               10 |             20 |
|  pll.clk_pll/inst/sys_clk                                 |                                                                                                                                                                                                                                             | u_confreg/key_count0                                                                                                                                                                                                |                5 |             20 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[150]_14[0]                                                                                                                                                                       | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |                7 |             20 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arvalid_1[0]                                                                                                                                                  | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0                                                                                            |               10 |             21 |
|  pll.clk_pll/inst/sys_clk                                 |                                                                                                                                                                                                                                             | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0                                                                                            |               10 |             21 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_wvalid_0[0]                                                                                                                                                    | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0                                                                                            |                7 |             21 |
|  pll.clk_pll/inst/sys_clk                                 | u_confreg/busy01_out                                                                                                                                                                                                                        | u_confreg/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                                               |                9 |             21 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[96]_rep_31                                                                                                                                                                       |                                                                                                                                                                                                                     |               14 |             22 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[96]_rep_1                                                                                                                                                                        |                                                                                                                                                                                                                     |               11 |             23 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[96]_rep_0                                                                                                                                                                        |                                                                                                                                                                                                                     |               16 |             24 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[149]_2[0]                                                                                                                                                                        | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |               10 |             26 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[96]_rep_2                                                                                                                                                                        | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[100]_26                                                                                                                                                  |               10 |             26 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[96]_rep__0_20                                                                                                                                                                    |                                                                                                                                                                                                                     |               23 |             27 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[96]_5                                                                                                                                                                            |                                                                                                                                                                                                                     |               16 |             27 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/tlbelo1_reg0_out[0]                                                                                                                                                                              | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |               14 |             27 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/tlbelo0_reg[0]                                                                                                                                                                                   | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |               17 |             27 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[149]_3                                                                                                                                                                           | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |               10 |             30 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/tval_reg[31]_i_1_n_0                                                                                                                                                                                    | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |               13 |             30 |
|  pll.clk_pll/inst/sys_clk                                 | u_confreg/led_data[15]_i_1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                     |               11 |             32 |
|  pll.clk_pll/inst/sys_clk                                 | u_confreg/write_num                                                                                                                                                                                                                         | u_confreg/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                                               |               12 |             32 |
|  pll.clk_pll/inst/sys_clk                                 | u_confreg/write_io_simu                                                                                                                                                                                                                     | u_confreg/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                                               |               13 |             32 |
|  pll.clk_pll/inst/sys_clk                                 | u_confreg/write_cr7                                                                                                                                                                                                                         | u_confreg/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                                               |               14 |             32 |
|  pll.clk_pll/inst/sys_clk                                 | u_confreg/write_cr6                                                                                                                                                                                                                         | u_confreg/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                                               |               16 |             32 |
|  pll.clk_pll/inst/sys_clk                                 | u_confreg/cr3[31]_i_1_n_0                                                                                                                                                                                                                   | u_confreg/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                                               |               15 |             32 |
|  pll.clk_pll/inst/sys_clk                                 | u_confreg/write_cr5                                                                                                                                                                                                                         | u_confreg/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                                               |               15 |             32 |
|  pll.clk_pll/inst/sys_clk                                 | u_confreg/write_cr4                                                                                                                                                                                                                         | u_confreg/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                                               |               16 |             32 |
|  pll.clk_pll/inst/sys_clk                                 | u_confreg/write_cr2                                                                                                                                                                                                                         | u_confreg/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                                               |               14 |             32 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/icache_item/exrt_axi_rdata_buffer0[31]_i_1_n_0                                                                                                                                                                       | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |               15 |             32 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/icache_item/exrt_axi_rdata_buffer1[31]_i_1_n_0                                                                                                                                                                       | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |               12 |             32 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/icache_item/exrt_axi_rdata_buffer2[31]_i_1_n_0                                                                                                                                                                       | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |               15 |             32 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/icache_item/exrt_axi_rdata_buffer3[31]_i_1_n_0                                                                                                                                                                       | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |               12 |             32 |
|  pll.clk_pll/inst/sys_clk                                 | u_confreg/write_cr1                                                                                                                                                                                                                         | u_confreg/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                                               |               14 |             32 |
|  pll.clk_pll/inst/sys_clk                                 | u_confreg/write_cr0                                                                                                                                                                                                                         | u_confreg/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                                               |               16 |             32 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/dcache_item/exrt_axi_rdata_buffer2[31]_i_1__0_n_0                                                                                                                                                                    | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |               21 |             32 |
|  pll.clk_pll/inst/sys_clk                                 | u_confreg/conf_wdata_r[31]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                     |                9 |             32 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[96]_rep__0_13                                                                                                                                                                    |                                                                                                                                                                                                                     |               16 |             32 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[150]_16[0]                                                                                                                                                                       | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |                8 |             32 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[150]_15[0]                                                                                                                                                                       | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |               12 |             32 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[150]_12[0]                                                                                                                                                                       | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |               15 |             32 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[100]_29                                                                                                                                                                          |                                                                                                                                                                                                                     |               14 |             32 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[150]_10[0]                                                                                                                                                                       | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |               17 |             32 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[150]_1[0]                                                                                                                                                                        | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |                8 |             32 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[96]_6                                                                                                                                                                            |                                                                                                                                                                                                                     |               19 |             32 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[149]_0[0]                                                                                                                                                                        | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |               14 |             32 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[100]_24[0]                                                                                                                                                                       |                                                                                                                                                                                                                     |               21 |             32 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[96]_7                                                                                                                                                                            |                                                                                                                                                                                                                     |               16 |             32 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[96]_rep_30                                                                                                                                                                       |                                                                                                                                                                                                                     |               11 |             32 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[149]_1[0]                                                                                                                                                                        | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |               17 |             32 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[96]_rep__0_14                                                                                                                                                                    |                                                                                                                                                                                                                     |               10 |             32 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[96]_rep__0_15                                                                                                                                                                    |                                                                                                                                                                                                                     |               24 |             32 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[96]_rep__0_16                                                                                                                                                                    |                                                                                                                                                                                                                     |               19 |             32 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[96]_rep__0_17                                                                                                                                                                    |                                                                                                                                                                                                                     |               22 |             32 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[96]_rep__0_19                                                                                                                                                                    |                                                                                                                                                                                                                     |               17 |             32 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[96]_rep__0_22                                                                                                                                                                    |                                                                                                                                                                                                                     |               20 |             32 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[96]_rep__0_23                                                                                                                                                                    |                                                                                                                                                                                                                     |               25 |             32 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[96]_rep__0_24                                                                                                                                                                    |                                                                                                                                                                                                                     |               25 |             32 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/cpu_resetn_reg_rep__0[0]                                                                                                                                                                         |                                                                                                                                                                                                                     |               18 |             32 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[96]_rep__0_25                                                                                                                                                                    |                                                                                                                                                                                                                     |               13 |             32 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[150]_18[0]                                                                                                                                                                       | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |               14 |             32 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/ExStageI/Div_item/process_remainder[31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                     |               13 |             32 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/dcache_item/exrt_axi_rdata_buffer3[31]_i_1__0_n_0                                                                                                                                                                    | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |               18 |             32 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/dcache_item/exrt_axi_rdata_buffer1[31]_i_1__0_n_0                                                                                                                                                                    | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |               19 |             32 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/dcache_item/exrt_axi_rdata_buffer0[31]_i_1__0_n_0                                                                                                                                                                    | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |               19 |             32 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/cpu_resetn_reg_rep__0_25                                                                                                                                                                         |                                                                                                                                                                                                                     |               23 |             32 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[100]_22                                                                                                                                                                          |                                                                                                                                                                                                                     |               20 |             32 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[100]_23                                                                                                                                                                          | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[100]_25                                                                                                                                                  |               15 |             32 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[100]_28                                                                                                                                                                          |                                                                                                                                                                                                                     |               19 |             32 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[150]_17[0]                                                                                                                                                                       | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |               16 |             32 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[150]_2[0]                                                                                                                                                                        | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |               16 |             32 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[150]_8[0]                                                                                                                                                                        | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |               12 |             32 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[150]_9[0]                                                                                                                                                                        | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |               14 |             32 |
|  m_arid_reg[0]_i_2_n_0                                    |                                                                                                                                                                                                                                             |                                                                                                                                                                                                                     |               13 |             33 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/E[0]                                                                                                                                                                                             | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |               12 |             33 |
|  pll.clk_pll/inst/sys_clk                                 | u_confreg/conf_rdata_reg0                                                                                                                                                                                                                   | u_confreg/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                                               |               17 |             33 |
|  pll.clk_pll/inst/sys_clk                                 | u_confreg/write_led_rg0                                                                                                                                                                                                                     | u_confreg/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                                               |               18 |             34 |
|  pll.clk_pll/inst/sys_clk                                 | u_confreg/write_led_rg1                                                                                                                                                                                                                     | u_confreg/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                                               |               21 |             34 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/Predactor_item/predict_valid_o_reg_0[0]                                                                                                                                                                          | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |                8 |             35 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/E[0]                                                                                                                                                                                              | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |               12 |             36 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                     |               31 |             37 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                     |                9 |             37 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                     |                8 |             37 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                      |                                                                                                                                                                                                                     |               18 |             37 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                       | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                9 |             37 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                     |               14 |             37 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                     |               14 |             37 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                       | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |               14 |             37 |
|  pll.clk_pll/inst/cpu_clk                                 | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                     |               12 |             37 |
|  pll.clk_pll/inst/cpu_clk                                 | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                     |                8 |             37 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                     |                9 |             45 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                     |               13 |             45 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                     |               10 |             45 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                     |                9 |             45 |
|  pll.clk_pll/inst/cpu_clk                                 |                                                                                                                                                                                                                                             | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/line1_now_valid_o0                                                                                                                                                       |               26 |             52 |
|  pll.clk_pll/inst/sys_clk                                 | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                     |                7 |             56 |
|  pll.clk_pll/inst/cpu_clk                                 | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                     |                7 |             56 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/error_reg_reg[0]                                                                                                                                                                                        | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |               22 |             65 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/IdStage_item/IdSq_item/inst_rdata_buffer_o[64]_i_1_n_0                                                                                                                                                           | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |               18 |             65 |
|  pll.clk_pll/inst/sys_clk                                 |                                                                                                                                                                                                                                             | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |               30 |             69 |
|  pll.clk_pll/inst/cpu_clk                                 | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                     |                9 |             72 |
|  pll.clk_pll/inst/cpu_clk                                 | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                     |                9 |             72 |
|  pll.clk_pll/inst/sys_clk                                 |                                                                                                                                                                                                                                             | u_confreg/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                                               |               29 |             87 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/tlbidx_reg_reg[3]_9[0]                                                                                                                                                                           |                                                                                                                                                                                                                     |               41 |             88 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/TlbVppnRegs                                                                                                                                                                                      |                                                                                                                                                                                                                     |               39 |             88 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/tlbidx_reg_reg[1][0]                                                                                                                                                                             |                                                                                                                                                                                                                     |               48 |             88 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/tlbidx_reg_reg[3]_8[0]                                                                                                                                                                           |                                                                                                                                                                                                                     |               47 |             88 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/tlbidx_reg_reg[3]_7[0]                                                                                                                                                                           |                                                                                                                                                                                                                     |               51 |             88 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/tlbidx_reg_reg[3]_5[0]                                                                                                                                                                           |                                                                                                                                                                                                                     |               44 |             88 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/tlbidx_reg_reg[1]_0[0]                                                                                                                                                                           |                                                                                                                                                                                                                     |               49 |             88 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/tlbidx_reg_reg[1]_1[0]                                                                                                                                                                           |                                                                                                                                                                                                                     |               45 |             88 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/tlbidx_reg_reg[1]_2[0]                                                                                                                                                                           |                                                                                                                                                                                                                     |               41 |             88 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/tlbidx_reg_reg[1]_3[0]                                                                                                                                                                           |                                                                                                                                                                                                                     |               45 |             88 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/tlbidx_reg_reg[1]_4[0]                                                                                                                                                                           |                                                                                                                                                                                                                     |               45 |             88 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/tlbidx_reg_reg[1]_5[0]                                                                                                                                                                           |                                                                                                                                                                                                                     |               49 |             88 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/tlbidx_reg_reg[1]_rep[0]                                                                                                                                                                         |                                                                                                                                                                                                                     |               44 |             88 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/tlbidx_reg_reg[3]_10[0]                                                                                                                                                                          |                                                                                                                                                                                                                     |               42 |             88 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/tlbidx_reg_reg[3]_11[0]                                                                                                                                                                          |                                                                                                                                                                                                                     |               46 |             88 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/tlbidx_reg_reg[3]_6[0]                                                                                                                                                                           |                                                                                                                                                                                                                     |               48 |             88 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/IdStage_item/IdSq_item/to_now_signle_data_obus[21]_i_1_n_0                                                                                                                                                       | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |               35 |            128 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[6].inst_data_queue[6][177]_i_1_n_0                                                                                                                                                       | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/line1_now_valid_o0                                                                                                                                                       |               69 |            141 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[7].inst_data_queue[7][177]_i_1_n_0                                                                                                                                                       | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/line1_now_valid_o0                                                                                                                                                       |               66 |            141 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[3].inst_data_queue[3][177]_i_1_n_0                                                                                                                                                       | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/line1_now_valid_o0                                                                                                                                                       |               69 |            141 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[5].inst_data_queue[5][177]_i_1_n_0                                                                                                                                                       | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/line1_now_valid_o0                                                                                                                                                       |               66 |            141 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[4].inst_data_queue[4][177]_i_1_n_0                                                                                                                                                       | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/line1_now_valid_o0                                                                                                                                                       |               63 |            141 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[1].inst_data_queue[1][177]_i_1_n_0                                                                                                                                                       | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/line1_now_valid_o0                                                                                                                                                       |               63 |            141 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[0].inst_data_queue[0][177]_i_1_n_0                                                                                                                                                       | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/line1_now_valid_o0                                                                                                                                                       |               61 |            141 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[2].inst_data_queue[2][177]_i_1_n_0                                                                                                                                                       | u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/line1_now_valid_o0                                                                                                                                                       |               59 |            141 |
|  pll.clk_pll/inst/cpu_clk                                 |                                                                                                                                                                                                                                             | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |               57 |            144 |
|  m_awaddr_reg[31]_i_2_n_0                                 |                                                                                                                                                                                                                                             |                                                                                                                                                                                                                     |               59 |            164 |
|  pll.clk_pll/inst/cpu_clk                                 |                                                                                                                                                                                                                                             |                                                                                                                                                                                                                     |               88 |            218 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/line1_now_valid_o_reg_3[0]                                                                                                                                                                        | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |               77 |            250 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/line1_mem_to_next_valid                                                                                                                                                                         | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |               83 |            259 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus[357]_i_1_n_0                                                                                                                                                                        | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |              100 |            282 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/to_now_obus_reg[100]                                                                                                                                                                               | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |              142 |            298 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/icache_item/search_buffer[298]_i_1_n_0                                                                                                                                                                               | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |               85 |            299 |
|  pll.clk_pll/inst/cpu_clk                                 | u_cpu/mycpu_cache_item/dcache_item/search_buffer[298]_i_1__0_n_0                                                                                                                                                                            | u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0]                                                                                                                                                                           |               95 |            299 |
|  pll.clk_pll/inst/sys_clk                                 |                                                                                                                                                                                                                                             |                                                                                                                                                                                                                     |               95 |            318 |
+-----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


