Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : vbw_rca_bsln2
Version: K-2015.06-SP4
Date   : Wed Apr 26 19:42:46 2017
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:             134.00
  Critical Path Length:          5.98
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          8
  Hierarchical Port Count:        496
  Leaf Cell Count:               1286
  Buf/Inv Cell Count:              34
  Buf Cell Count:                   2
  Inv Cell Count:                  32
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1286
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:         2323.64
  Noncombinational Area:         0.00
  Buf/Inv Area:                 44.98
  Total Buffer Area:             4.07
  Total Inverter Area:          40.92
  Macro/Black Box Area:          0.00
  Net Area:                    439.98
  -----------------------------------
  Cell Area:                  2323.64
  Design Area:                2763.62


  Design Rules
  -----------------------------------
  Total Number of Nets:          1418
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: wario

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.55
  Logic Optimization:                  0.12
  Mapping Optimization:                0.79
  -----------------------------------------
  Overall Compile Time:                5.55
  Overall Compile Wall Clock Time:     6.72

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
