$date
	Fri Jun  5 15:15:16 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mixblocking $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var reg 1 $ d $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
1!
$end
#60
1#
#140
1$
